-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
-- Date        : Fri Feb 28 00:25:12 2025
-- Host        : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/GSM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcu50-fsvh2104-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W is
  port (
    q0 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ram_reg_bram_1_0 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ram_reg_bram_1_1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_ln162_fu_429_p2 : out STD_LOGIC;
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln107_fu_653_p2 : out STD_LOGIC;
    and_ln107_4_fu_647_p2 : out STD_LOGIC;
    and_ln107_fu_611_p2 : out STD_LOGIC;
    ram_reg_bram_0_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_1_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_1_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_1_4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_1_5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_bram_0_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \smax_fu_46_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \smax_fu_46_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln120_reg_1688_reg[39]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln122_reg_1739_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln122_reg_1739_reg[39]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln120_reg_1688_reg[39]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln120_reg_1688_reg[39]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \and_ln107_4_reg_1458_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[15]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[23]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    address1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    d1 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ram_reg_bram_1_6 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Autocorrelation_fu_103_bitoff_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W : entity is "Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W is
  signal \add_ln120_reg_1688[39]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[39]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[39]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[39]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[39]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[39]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[39]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[39]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[47]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[47]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[47]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[47]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[47]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[47]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[47]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[47]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[55]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[55]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[55]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[55]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[55]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[55]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[55]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[55]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[63]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[63]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[63]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[63]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[63]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[63]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[63]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[63]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[39]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[39]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[39]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[39]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[39]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[39]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[39]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[39]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[47]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[47]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[47]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[47]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[47]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[47]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[47]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[47]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[55]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[55]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[55]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[55]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[55]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[55]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[55]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[55]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[63]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[63]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[63]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[63]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[63]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[63]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[63]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln122_reg_1739[15]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[15]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[15]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[15]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[15]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[15]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[15]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[15]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[23]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[23]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[23]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[23]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[23]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[23]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[23]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[23]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[31]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[31]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[31]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[31]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[31]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[31]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[31]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[39]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[39]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[39]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[39]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[39]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[39]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[39]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[47]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[47]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[47]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[47]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[47]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[47]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[47]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[47]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[55]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[55]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[55]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[55]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[55]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[55]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[55]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[55]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[63]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[63]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[63]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[63]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[63]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[63]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[63]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[63]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[7]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[7]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[7]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[7]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[7]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[7]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[7]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739[7]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[15]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[15]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[15]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[15]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[23]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[23]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[23]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[23]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[31]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[31]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[31]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[31]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[31]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[31]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[31]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[31]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[39]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[39]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[39]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[39]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[39]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[39]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[39]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[39]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[47]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[47]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[47]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[47]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[47]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[47]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[47]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[47]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[55]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[55]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[55]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[55]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[55]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[55]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[55]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[55]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[63]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[63]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[63]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[63]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[63]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[63]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[63]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[7]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[7]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[7]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln122_reg_1739_reg[7]_i_1_n_19\ : STD_LOGIC;
  signal \and_ln107_4_reg_1458[0]_i_2_n_12\ : STD_LOGIC;
  signal \and_ln107_4_reg_1458[0]_i_3_n_12\ : STD_LOGIC;
  signal \and_ln107_4_reg_1458[0]_i_4_n_12\ : STD_LOGIC;
  signal \and_ln107_4_reg_1458[0]_i_5_n_12\ : STD_LOGIC;
  signal \and_ln107_reg_1452[0]_i_2_n_12\ : STD_LOGIC;
  signal \and_ln107_reg_1452[0]_i_3_n_12\ : STD_LOGIC;
  signal \and_ln107_reg_1452[0]_i_4_n_12\ : STD_LOGIC;
  signal \and_ln107_reg_1452[0]_i_5_n_12\ : STD_LOGIC;
  signal \and_ln107_reg_1452[0]_i_6_n_12\ : STD_LOGIC;
  signal \and_ln107_reg_1452[0]_i_7_n_12\ : STD_LOGIC;
  signal \and_ln107_reg_1452[0]_i_8_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[23]_i_10_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[23]_i_11_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[23]_i_12_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[23]_i_13_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[23]_i_14_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[23]_i_15_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[23]_i_16_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[23]_i_17_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[23]_i_2_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[23]_i_3_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[23]_i_4_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[23]_i_5_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[23]_i_6_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[23]_i_7_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[23]_i_8_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[23]_i_9_n_12\ : STD_LOGIC;
  signal bitoff_address0 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal bitoff_address1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal bitoff_address2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \or_ln107_reg_1463[0]_i_2_n_12\ : STD_LOGIC;
  signal \or_ln107_reg_1463[0]_i_3_n_12\ : STD_LOGIC;
  signal \^q0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \q0[0]_i_2_n_12\ : STD_LOGIC;
  signal \q0[0]_i_5_n_12\ : STD_LOGIC;
  signal \q0[0]_i_7_n_12\ : STD_LOGIC;
  signal \q0[1]_i_2_n_12\ : STD_LOGIC;
  signal \q0[1]_i_3_n_12\ : STD_LOGIC;
  signal \q0[3]_i_3_n_12\ : STD_LOGIC;
  signal \q0[3]_i_4_n_12\ : STD_LOGIC;
  signal \q0[3]_i_5_n_12\ : STD_LOGIC;
  signal \^q1\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \q1[0]_i_5_n_12\ : STD_LOGIC;
  signal \q1[0]_i_7_n_12\ : STD_LOGIC;
  signal \q1[0]_i_8_n_12\ : STD_LOGIC;
  signal \q1[3]_i_2_n_12\ : STD_LOGIC;
  signal \q1[3]_i_3_n_12\ : STD_LOGIC;
  signal \q1[3]_i_4_n_12\ : STD_LOGIC;
  signal \q1[3]_i_5_n_12\ : STD_LOGIC;
  signal \q2[0]_i_5_n_12\ : STD_LOGIC;
  signal \q2[0]_i_7_n_12\ : STD_LOGIC;
  signal \q2[1]_i_2_n_12\ : STD_LOGIC;
  signal \q2[1]_i_3_n_12\ : STD_LOGIC;
  signal \q2[1]_i_4_n_12\ : STD_LOGIC;
  signal \q2[1]_i_5_n_12\ : STD_LOGIC;
  signal \q2[3]_i_2_n_12\ : STD_LOGIC;
  signal \q2[3]_i_3_n_12\ : STD_LOGIC;
  signal \q3[0]_i_2_n_12\ : STD_LOGIC;
  signal \q3[0]_i_3_n_12\ : STD_LOGIC;
  signal \q3[1]_i_2_n_12\ : STD_LOGIC;
  signal \q3[1]_i_3_n_12\ : STD_LOGIC;
  signal \q3[1]_i_4_n_12\ : STD_LOGIC;
  signal \q3[3]_i_3_n_12\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_10__0_n_12\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_11__0_n_12\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_12_n_12 : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_6__0_n_12\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_7__1_n_12\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_8_n_12 : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_9__0_n_12\ : STD_LOGIC;
  signal \ram_reg_0_15_10_10_i_2__0_n_12\ : STD_LOGIC;
  signal ram_reg_0_15_10_10_i_3_n_12 : STD_LOGIC;
  signal \ram_reg_0_15_11_11_i_2__0_n_12\ : STD_LOGIC;
  signal ram_reg_0_15_11_11_i_3_n_12 : STD_LOGIC;
  signal \ram_reg_0_15_12_12_i_2__0_n_12\ : STD_LOGIC;
  signal ram_reg_0_15_12_12_i_3_n_12 : STD_LOGIC;
  signal ram_reg_0_15_12_12_i_4_n_12 : STD_LOGIC;
  signal \ram_reg_0_15_13_13_i_2__0_n_12\ : STD_LOGIC;
  signal ram_reg_0_15_13_13_i_3_n_12 : STD_LOGIC;
  signal \ram_reg_0_15_14_14_i_2__0_n_12\ : STD_LOGIC;
  signal ram_reg_0_15_14_14_i_3_n_12 : STD_LOGIC;
  signal \ram_reg_0_15_15_15_i_2__0_n_12\ : STD_LOGIC;
  signal ram_reg_0_15_15_15_i_3_n_12 : STD_LOGIC;
  signal \ram_reg_0_15_1_1_i_2__0_n_12\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_i_3_n_12 : STD_LOGIC;
  signal \ram_reg_0_15_2_2_i_2__0_n_12\ : STD_LOGIC;
  signal ram_reg_0_15_2_2_i_3_n_12 : STD_LOGIC;
  signal ram_reg_0_15_2_2_i_4_n_12 : STD_LOGIC;
  signal ram_reg_0_15_2_2_i_5_n_12 : STD_LOGIC;
  signal \ram_reg_0_15_3_3_i_2__0_n_12\ : STD_LOGIC;
  signal ram_reg_0_15_3_3_i_3_n_12 : STD_LOGIC;
  signal \ram_reg_0_15_4_4_i_2__0_n_12\ : STD_LOGIC;
  signal ram_reg_0_15_4_4_i_3_n_12 : STD_LOGIC;
  signal \ram_reg_0_15_5_5_i_2__0_n_12\ : STD_LOGIC;
  signal ram_reg_0_15_5_5_i_3_n_12 : STD_LOGIC;
  signal ram_reg_0_15_5_5_i_4_n_12 : STD_LOGIC;
  signal \ram_reg_0_15_6_6_i_2__0_n_12\ : STD_LOGIC;
  signal ram_reg_0_15_6_6_i_3_n_12 : STD_LOGIC;
  signal \ram_reg_0_15_7_7_i_2__0_n_12\ : STD_LOGIC;
  signal ram_reg_0_15_7_7_i_3_n_12 : STD_LOGIC;
  signal ram_reg_0_15_7_7_i_4_n_12 : STD_LOGIC;
  signal \ram_reg_0_15_8_8_i_2__0_n_12\ : STD_LOGIC;
  signal ram_reg_0_15_8_8_i_3_n_12 : STD_LOGIC;
  signal \ram_reg_0_15_9_9_i_2__0_n_12\ : STD_LOGIC;
  signal ram_reg_0_15_9_9_i_3_n_12 : STD_LOGIC;
  signal \NLW_add_ln120_reg_1688_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln122_reg_1739_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln120_reg_1688_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln120_reg_1688_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln120_reg_1688_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln120_reg_1688_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln122_reg_1739_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln122_reg_1739_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln122_reg_1739_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln122_reg_1739_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln122_reg_1739_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln122_reg_1739_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln122_reg_1739_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln122_reg_1739_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \and_ln107_4_reg_1458[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \and_ln107_4_reg_1458[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \and_ln107_4_reg_1458[0]_i_5\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \and_ln107_reg_1452[0]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \and_ln107_reg_1452[0]_i_6\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_CS_fsm[23]_i_8\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \icmp_ln162_reg_1423[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \or_ln107_reg_1463[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \q0[0]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \q0[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q0[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q1[0]_i_8\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q1[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \q1[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \q2[0]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \q2[0]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \q2[0]_i_4\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q2[0]_i_5\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q2[0]_i_6\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \q2[1]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \q2[1]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \q2[1]_i_4\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q2[1]_i_5\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q2[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \q2[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \q3[1]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q3[1]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \q3[1]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \q3[3]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_10__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_11__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_12 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_6__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ram_reg_0_15_12_12_i_2__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of ram_reg_0_15_12_12_i_3 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ram_reg_0_15_1_1_i_2__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of ram_reg_0_15_5_5_i_4 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of ram_reg_0_15_6_6_i_3 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ram_reg_0_15_7_7_i_4 : label is "soft_lutpair3";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 576;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/L_ACF_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p0_d28";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p0_d28";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 576;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "inst/L_ACF_U/ram_reg_bram_1";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 0;
  attribute ram_addr_end of ram_reg_bram_1 : label is 8;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 36;
  attribute ram_slice_end of ram_reg_bram_1 : label is 63;
begin
  q0(63 downto 0) <= \^q0\(63 downto 0);
  q1(63 downto 0) <= \^q1\(63 downto 0);
\add_ln120_reg_1688[39]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF0B40F4"
    )
        port map (
      I0 => \^q0\(31),
      I1 => \add_ln120_reg_1688_reg[39]\(0),
      I2 => P(0),
      I3 => \^q0\(32),
      I4 => \^q0\(33),
      O => \add_ln120_reg_1688[39]_i_10_n_12\
    );
\add_ln120_reg_1688[39]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => \^q0\(32),
      I1 => P(0),
      I2 => \add_ln120_reg_1688_reg[39]\(0),
      I3 => \^q0\(31),
      O => \add_ln120_reg_1688[39]_i_2_n_12\
    );
\add_ln120_reg_1688[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(38),
      I1 => \^q0\(39),
      O => \add_ln120_reg_1688[39]_i_4_n_12\
    );
\add_ln120_reg_1688[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(37),
      I1 => \^q0\(38),
      O => \add_ln120_reg_1688[39]_i_5_n_12\
    );
\add_ln120_reg_1688[39]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(36),
      I1 => \^q0\(37),
      O => \add_ln120_reg_1688[39]_i_6_n_12\
    );
\add_ln120_reg_1688[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(35),
      I1 => \^q0\(36),
      O => \add_ln120_reg_1688[39]_i_7_n_12\
    );
\add_ln120_reg_1688[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(34),
      I1 => \^q0\(35),
      O => \add_ln120_reg_1688[39]_i_8_n_12\
    );
\add_ln120_reg_1688[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(33),
      I1 => \^q0\(34),
      O => \add_ln120_reg_1688[39]_i_9_n_12\
    );
\add_ln120_reg_1688[47]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(46),
      I1 => \^q0\(47),
      O => \add_ln120_reg_1688[47]_i_2_n_12\
    );
\add_ln120_reg_1688[47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(45),
      I1 => \^q0\(46),
      O => \add_ln120_reg_1688[47]_i_3_n_12\
    );
\add_ln120_reg_1688[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(44),
      I1 => \^q0\(45),
      O => \add_ln120_reg_1688[47]_i_4_n_12\
    );
\add_ln120_reg_1688[47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(43),
      I1 => \^q0\(44),
      O => \add_ln120_reg_1688[47]_i_5_n_12\
    );
\add_ln120_reg_1688[47]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(42),
      I1 => \^q0\(43),
      O => \add_ln120_reg_1688[47]_i_6_n_12\
    );
\add_ln120_reg_1688[47]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(41),
      I1 => \^q0\(42),
      O => \add_ln120_reg_1688[47]_i_7_n_12\
    );
\add_ln120_reg_1688[47]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(40),
      I1 => \^q0\(41),
      O => \add_ln120_reg_1688[47]_i_8_n_12\
    );
\add_ln120_reg_1688[47]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(39),
      I1 => \^q0\(40),
      O => \add_ln120_reg_1688[47]_i_9_n_12\
    );
\add_ln120_reg_1688[55]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(54),
      I1 => \^q0\(55),
      O => \add_ln120_reg_1688[55]_i_2_n_12\
    );
\add_ln120_reg_1688[55]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(53),
      I1 => \^q0\(54),
      O => \add_ln120_reg_1688[55]_i_3_n_12\
    );
\add_ln120_reg_1688[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(52),
      I1 => \^q0\(53),
      O => \add_ln120_reg_1688[55]_i_4_n_12\
    );
\add_ln120_reg_1688[55]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(51),
      I1 => \^q0\(52),
      O => \add_ln120_reg_1688[55]_i_5_n_12\
    );
\add_ln120_reg_1688[55]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(50),
      I1 => \^q0\(51),
      O => \add_ln120_reg_1688[55]_i_6_n_12\
    );
\add_ln120_reg_1688[55]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(49),
      I1 => \^q0\(50),
      O => \add_ln120_reg_1688[55]_i_7_n_12\
    );
\add_ln120_reg_1688[55]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(48),
      I1 => \^q0\(49),
      O => \add_ln120_reg_1688[55]_i_8_n_12\
    );
\add_ln120_reg_1688[55]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(47),
      I1 => \^q0\(48),
      O => \add_ln120_reg_1688[55]_i_9_n_12\
    );
\add_ln120_reg_1688[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(62),
      I1 => \^q0\(63),
      O => \add_ln120_reg_1688[63]_i_2_n_12\
    );
\add_ln120_reg_1688[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(61),
      I1 => \^q0\(62),
      O => \add_ln120_reg_1688[63]_i_3_n_12\
    );
\add_ln120_reg_1688[63]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(60),
      I1 => \^q0\(61),
      O => \add_ln120_reg_1688[63]_i_4_n_12\
    );
\add_ln120_reg_1688[63]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(59),
      I1 => \^q0\(60),
      O => \add_ln120_reg_1688[63]_i_5_n_12\
    );
\add_ln120_reg_1688[63]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(58),
      I1 => \^q0\(59),
      O => \add_ln120_reg_1688[63]_i_6_n_12\
    );
\add_ln120_reg_1688[63]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(57),
      I1 => \^q0\(58),
      O => \add_ln120_reg_1688[63]_i_7_n_12\
    );
\add_ln120_reg_1688[63]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(56),
      I1 => \^q0\(57),
      O => \add_ln120_reg_1688[63]_i_8_n_12\
    );
\add_ln120_reg_1688[63]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(55),
      I1 => \^q0\(56),
      O => \add_ln120_reg_1688[63]_i_9_n_12\
    );
\add_ln120_reg_1688_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7) => \add_ln120_reg_1688_reg[39]_i_1_n_12\,
      CO(6) => \add_ln120_reg_1688_reg[39]_i_1_n_13\,
      CO(5) => \add_ln120_reg_1688_reg[39]_i_1_n_14\,
      CO(4) => \add_ln120_reg_1688_reg[39]_i_1_n_15\,
      CO(3) => \add_ln120_reg_1688_reg[39]_i_1_n_16\,
      CO(2) => \add_ln120_reg_1688_reg[39]_i_1_n_17\,
      CO(1) => \add_ln120_reg_1688_reg[39]_i_1_n_18\,
      CO(0) => \add_ln120_reg_1688_reg[39]_i_1_n_19\,
      DI(7 downto 2) => \^q0\(38 downto 33),
      DI(1) => \add_ln120_reg_1688[39]_i_2_n_12\,
      DI(0) => \add_ln120_reg_1688_reg[39]_0\(0),
      O(7 downto 0) => ram_reg_bram_1_1(7 downto 0),
      S(7) => \add_ln120_reg_1688[39]_i_4_n_12\,
      S(6) => \add_ln120_reg_1688[39]_i_5_n_12\,
      S(5) => \add_ln120_reg_1688[39]_i_6_n_12\,
      S(4) => \add_ln120_reg_1688[39]_i_7_n_12\,
      S(3) => \add_ln120_reg_1688[39]_i_8_n_12\,
      S(2) => \add_ln120_reg_1688[39]_i_9_n_12\,
      S(1) => \add_ln120_reg_1688[39]_i_10_n_12\,
      S(0) => \add_ln120_reg_1688_reg[39]_1\(0)
    );
\add_ln120_reg_1688_reg[47]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln120_reg_1688_reg[39]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln120_reg_1688_reg[47]_i_1_n_12\,
      CO(6) => \add_ln120_reg_1688_reg[47]_i_1_n_13\,
      CO(5) => \add_ln120_reg_1688_reg[47]_i_1_n_14\,
      CO(4) => \add_ln120_reg_1688_reg[47]_i_1_n_15\,
      CO(3) => \add_ln120_reg_1688_reg[47]_i_1_n_16\,
      CO(2) => \add_ln120_reg_1688_reg[47]_i_1_n_17\,
      CO(1) => \add_ln120_reg_1688_reg[47]_i_1_n_18\,
      CO(0) => \add_ln120_reg_1688_reg[47]_i_1_n_19\,
      DI(7 downto 0) => \^q0\(46 downto 39),
      O(7 downto 0) => ram_reg_bram_1_1(15 downto 8),
      S(7) => \add_ln120_reg_1688[47]_i_2_n_12\,
      S(6) => \add_ln120_reg_1688[47]_i_3_n_12\,
      S(5) => \add_ln120_reg_1688[47]_i_4_n_12\,
      S(4) => \add_ln120_reg_1688[47]_i_5_n_12\,
      S(3) => \add_ln120_reg_1688[47]_i_6_n_12\,
      S(2) => \add_ln120_reg_1688[47]_i_7_n_12\,
      S(1) => \add_ln120_reg_1688[47]_i_8_n_12\,
      S(0) => \add_ln120_reg_1688[47]_i_9_n_12\
    );
\add_ln120_reg_1688_reg[55]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln120_reg_1688_reg[47]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln120_reg_1688_reg[55]_i_1_n_12\,
      CO(6) => \add_ln120_reg_1688_reg[55]_i_1_n_13\,
      CO(5) => \add_ln120_reg_1688_reg[55]_i_1_n_14\,
      CO(4) => \add_ln120_reg_1688_reg[55]_i_1_n_15\,
      CO(3) => \add_ln120_reg_1688_reg[55]_i_1_n_16\,
      CO(2) => \add_ln120_reg_1688_reg[55]_i_1_n_17\,
      CO(1) => \add_ln120_reg_1688_reg[55]_i_1_n_18\,
      CO(0) => \add_ln120_reg_1688_reg[55]_i_1_n_19\,
      DI(7 downto 0) => \^q0\(54 downto 47),
      O(7 downto 0) => ram_reg_bram_1_1(23 downto 16),
      S(7) => \add_ln120_reg_1688[55]_i_2_n_12\,
      S(6) => \add_ln120_reg_1688[55]_i_3_n_12\,
      S(5) => \add_ln120_reg_1688[55]_i_4_n_12\,
      S(4) => \add_ln120_reg_1688[55]_i_5_n_12\,
      S(3) => \add_ln120_reg_1688[55]_i_6_n_12\,
      S(2) => \add_ln120_reg_1688[55]_i_7_n_12\,
      S(1) => \add_ln120_reg_1688[55]_i_8_n_12\,
      S(0) => \add_ln120_reg_1688[55]_i_9_n_12\
    );
\add_ln120_reg_1688_reg[63]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln120_reg_1688_reg[55]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln120_reg_1688_reg[63]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln120_reg_1688_reg[63]_i_1_n_13\,
      CO(5) => \add_ln120_reg_1688_reg[63]_i_1_n_14\,
      CO(4) => \add_ln120_reg_1688_reg[63]_i_1_n_15\,
      CO(3) => \add_ln120_reg_1688_reg[63]_i_1_n_16\,
      CO(2) => \add_ln120_reg_1688_reg[63]_i_1_n_17\,
      CO(1) => \add_ln120_reg_1688_reg[63]_i_1_n_18\,
      CO(0) => \add_ln120_reg_1688_reg[63]_i_1_n_19\,
      DI(7) => '0',
      DI(6 downto 0) => \^q0\(61 downto 55),
      O(7 downto 0) => ram_reg_bram_1_1(31 downto 24),
      S(7) => \add_ln120_reg_1688[63]_i_2_n_12\,
      S(6) => \add_ln120_reg_1688[63]_i_3_n_12\,
      S(5) => \add_ln120_reg_1688[63]_i_4_n_12\,
      S(4) => \add_ln120_reg_1688[63]_i_5_n_12\,
      S(3) => \add_ln120_reg_1688[63]_i_6_n_12\,
      S(2) => \add_ln120_reg_1688[63]_i_7_n_12\,
      S(1) => \add_ln120_reg_1688[63]_i_8_n_12\,
      S(0) => \add_ln120_reg_1688[63]_i_9_n_12\
    );
\add_ln122_reg_1739[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(15),
      I1 => \add_ln122_reg_1739_reg[31]\(15),
      O => \add_ln122_reg_1739[15]_i_2_n_12\
    );
\add_ln122_reg_1739[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(14),
      I1 => \add_ln122_reg_1739_reg[31]\(14),
      O => \add_ln122_reg_1739[15]_i_3_n_12\
    );
\add_ln122_reg_1739[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(13),
      I1 => \add_ln122_reg_1739_reg[31]\(13),
      O => \add_ln122_reg_1739[15]_i_4_n_12\
    );
\add_ln122_reg_1739[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(12),
      I1 => \add_ln122_reg_1739_reg[31]\(12),
      O => \add_ln122_reg_1739[15]_i_5_n_12\
    );
\add_ln122_reg_1739[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(11),
      I1 => \add_ln122_reg_1739_reg[31]\(11),
      O => \add_ln122_reg_1739[15]_i_6_n_12\
    );
\add_ln122_reg_1739[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(10),
      I1 => \add_ln122_reg_1739_reg[31]\(10),
      O => \add_ln122_reg_1739[15]_i_7_n_12\
    );
\add_ln122_reg_1739[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(9),
      I1 => \add_ln122_reg_1739_reg[31]\(9),
      O => \add_ln122_reg_1739[15]_i_8_n_12\
    );
\add_ln122_reg_1739[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(8),
      I1 => \add_ln122_reg_1739_reg[31]\(8),
      O => \add_ln122_reg_1739[15]_i_9_n_12\
    );
\add_ln122_reg_1739[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(23),
      I1 => \add_ln122_reg_1739_reg[31]\(23),
      O => \add_ln122_reg_1739[23]_i_2_n_12\
    );
\add_ln122_reg_1739[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(22),
      I1 => \add_ln122_reg_1739_reg[31]\(22),
      O => \add_ln122_reg_1739[23]_i_3_n_12\
    );
\add_ln122_reg_1739[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(21),
      I1 => \add_ln122_reg_1739_reg[31]\(21),
      O => \add_ln122_reg_1739[23]_i_4_n_12\
    );
\add_ln122_reg_1739[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(20),
      I1 => \add_ln122_reg_1739_reg[31]\(20),
      O => \add_ln122_reg_1739[23]_i_5_n_12\
    );
\add_ln122_reg_1739[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(19),
      I1 => \add_ln122_reg_1739_reg[31]\(19),
      O => \add_ln122_reg_1739[23]_i_6_n_12\
    );
\add_ln122_reg_1739[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(18),
      I1 => \add_ln122_reg_1739_reg[31]\(18),
      O => \add_ln122_reg_1739[23]_i_7_n_12\
    );
\add_ln122_reg_1739[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(17),
      I1 => \add_ln122_reg_1739_reg[31]\(17),
      O => \add_ln122_reg_1739[23]_i_8_n_12\
    );
\add_ln122_reg_1739[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(16),
      I1 => \add_ln122_reg_1739_reg[31]\(16),
      O => \add_ln122_reg_1739[23]_i_9_n_12\
    );
\add_ln122_reg_1739[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(30),
      I1 => \add_ln122_reg_1739_reg[31]\(30),
      O => \add_ln122_reg_1739[31]_i_3_n_12\
    );
\add_ln122_reg_1739[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(29),
      I1 => \add_ln122_reg_1739_reg[31]\(29),
      O => \add_ln122_reg_1739[31]_i_4_n_12\
    );
\add_ln122_reg_1739[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(28),
      I1 => \add_ln122_reg_1739_reg[31]\(28),
      O => \add_ln122_reg_1739[31]_i_5_n_12\
    );
\add_ln122_reg_1739[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(27),
      I1 => \add_ln122_reg_1739_reg[31]\(27),
      O => \add_ln122_reg_1739[31]_i_6_n_12\
    );
\add_ln122_reg_1739[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(26),
      I1 => \add_ln122_reg_1739_reg[31]\(26),
      O => \add_ln122_reg_1739[31]_i_7_n_12\
    );
\add_ln122_reg_1739[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(25),
      I1 => \add_ln122_reg_1739_reg[31]\(25),
      O => \add_ln122_reg_1739[31]_i_8_n_12\
    );
\add_ln122_reg_1739[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(24),
      I1 => \add_ln122_reg_1739_reg[31]\(24),
      O => \add_ln122_reg_1739[31]_i_9_n_12\
    );
\add_ln122_reg_1739[39]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(38),
      I1 => \^q0\(39),
      O => \add_ln122_reg_1739[39]_i_3_n_12\
    );
\add_ln122_reg_1739[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(37),
      I1 => \^q0\(38),
      O => \add_ln122_reg_1739[39]_i_4_n_12\
    );
\add_ln122_reg_1739[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(36),
      I1 => \^q0\(37),
      O => \add_ln122_reg_1739[39]_i_5_n_12\
    );
\add_ln122_reg_1739[39]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(35),
      I1 => \^q0\(36),
      O => \add_ln122_reg_1739[39]_i_6_n_12\
    );
\add_ln122_reg_1739[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(34),
      I1 => \^q0\(35),
      O => \add_ln122_reg_1739[39]_i_7_n_12\
    );
\add_ln122_reg_1739[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(33),
      I1 => \^q0\(34),
      O => \add_ln122_reg_1739[39]_i_8_n_12\
    );
\add_ln122_reg_1739[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(32),
      I1 => \^q0\(33),
      O => \add_ln122_reg_1739[39]_i_9_n_12\
    );
\add_ln122_reg_1739[47]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(46),
      I1 => \^q0\(47),
      O => \add_ln122_reg_1739[47]_i_2_n_12\
    );
\add_ln122_reg_1739[47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(45),
      I1 => \^q0\(46),
      O => \add_ln122_reg_1739[47]_i_3_n_12\
    );
\add_ln122_reg_1739[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(44),
      I1 => \^q0\(45),
      O => \add_ln122_reg_1739[47]_i_4_n_12\
    );
\add_ln122_reg_1739[47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(43),
      I1 => \^q0\(44),
      O => \add_ln122_reg_1739[47]_i_5_n_12\
    );
\add_ln122_reg_1739[47]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(42),
      I1 => \^q0\(43),
      O => \add_ln122_reg_1739[47]_i_6_n_12\
    );
\add_ln122_reg_1739[47]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(41),
      I1 => \^q0\(42),
      O => \add_ln122_reg_1739[47]_i_7_n_12\
    );
\add_ln122_reg_1739[47]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(40),
      I1 => \^q0\(41),
      O => \add_ln122_reg_1739[47]_i_8_n_12\
    );
\add_ln122_reg_1739[47]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(39),
      I1 => \^q0\(40),
      O => \add_ln122_reg_1739[47]_i_9_n_12\
    );
\add_ln122_reg_1739[55]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(54),
      I1 => \^q0\(55),
      O => \add_ln122_reg_1739[55]_i_2_n_12\
    );
\add_ln122_reg_1739[55]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(53),
      I1 => \^q0\(54),
      O => \add_ln122_reg_1739[55]_i_3_n_12\
    );
\add_ln122_reg_1739[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(52),
      I1 => \^q0\(53),
      O => \add_ln122_reg_1739[55]_i_4_n_12\
    );
\add_ln122_reg_1739[55]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(51),
      I1 => \^q0\(52),
      O => \add_ln122_reg_1739[55]_i_5_n_12\
    );
\add_ln122_reg_1739[55]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(50),
      I1 => \^q0\(51),
      O => \add_ln122_reg_1739[55]_i_6_n_12\
    );
\add_ln122_reg_1739[55]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(49),
      I1 => \^q0\(50),
      O => \add_ln122_reg_1739[55]_i_7_n_12\
    );
\add_ln122_reg_1739[55]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(48),
      I1 => \^q0\(49),
      O => \add_ln122_reg_1739[55]_i_8_n_12\
    );
\add_ln122_reg_1739[55]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(47),
      I1 => \^q0\(48),
      O => \add_ln122_reg_1739[55]_i_9_n_12\
    );
\add_ln122_reg_1739[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(62),
      I1 => \^q0\(63),
      O => \add_ln122_reg_1739[63]_i_2_n_12\
    );
\add_ln122_reg_1739[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(61),
      I1 => \^q0\(62),
      O => \add_ln122_reg_1739[63]_i_3_n_12\
    );
\add_ln122_reg_1739[63]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(60),
      I1 => \^q0\(61),
      O => \add_ln122_reg_1739[63]_i_4_n_12\
    );
\add_ln122_reg_1739[63]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(59),
      I1 => \^q0\(60),
      O => \add_ln122_reg_1739[63]_i_5_n_12\
    );
\add_ln122_reg_1739[63]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(58),
      I1 => \^q0\(59),
      O => \add_ln122_reg_1739[63]_i_6_n_12\
    );
\add_ln122_reg_1739[63]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(57),
      I1 => \^q0\(58),
      O => \add_ln122_reg_1739[63]_i_7_n_12\
    );
\add_ln122_reg_1739[63]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(56),
      I1 => \^q0\(57),
      O => \add_ln122_reg_1739[63]_i_8_n_12\
    );
\add_ln122_reg_1739[63]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(55),
      I1 => \^q0\(56),
      O => \add_ln122_reg_1739[63]_i_9_n_12\
    );
\add_ln122_reg_1739[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(7),
      I1 => \add_ln122_reg_1739_reg[31]\(7),
      O => \add_ln122_reg_1739[7]_i_2_n_12\
    );
\add_ln122_reg_1739[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(6),
      I1 => \add_ln122_reg_1739_reg[31]\(6),
      O => \add_ln122_reg_1739[7]_i_3_n_12\
    );
\add_ln122_reg_1739[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(5),
      I1 => \add_ln122_reg_1739_reg[31]\(5),
      O => \add_ln122_reg_1739[7]_i_4_n_12\
    );
\add_ln122_reg_1739[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(4),
      I1 => \add_ln122_reg_1739_reg[31]\(4),
      O => \add_ln122_reg_1739[7]_i_5_n_12\
    );
\add_ln122_reg_1739[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(3),
      I1 => \add_ln122_reg_1739_reg[31]\(3),
      O => \add_ln122_reg_1739[7]_i_6_n_12\
    );
\add_ln122_reg_1739[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(2),
      I1 => \add_ln122_reg_1739_reg[31]\(2),
      O => \add_ln122_reg_1739[7]_i_7_n_12\
    );
\add_ln122_reg_1739[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(1),
      I1 => \add_ln122_reg_1739_reg[31]\(1),
      O => \add_ln122_reg_1739[7]_i_8_n_12\
    );
\add_ln122_reg_1739[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(0),
      I1 => \add_ln122_reg_1739_reg[31]\(0),
      O => \add_ln122_reg_1739[7]_i_9_n_12\
    );
\add_ln122_reg_1739_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln122_reg_1739_reg[7]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln122_reg_1739_reg[15]_i_1_n_12\,
      CO(6) => \add_ln122_reg_1739_reg[15]_i_1_n_13\,
      CO(5) => \add_ln122_reg_1739_reg[15]_i_1_n_14\,
      CO(4) => \add_ln122_reg_1739_reg[15]_i_1_n_15\,
      CO(3) => \add_ln122_reg_1739_reg[15]_i_1_n_16\,
      CO(2) => \add_ln122_reg_1739_reg[15]_i_1_n_17\,
      CO(1) => \add_ln122_reg_1739_reg[15]_i_1_n_18\,
      CO(0) => \add_ln122_reg_1739_reg[15]_i_1_n_19\,
      DI(7 downto 0) => \^q0\(15 downto 8),
      O(7 downto 0) => ram_reg_bram_1_0(15 downto 8),
      S(7) => \add_ln122_reg_1739[15]_i_2_n_12\,
      S(6) => \add_ln122_reg_1739[15]_i_3_n_12\,
      S(5) => \add_ln122_reg_1739[15]_i_4_n_12\,
      S(4) => \add_ln122_reg_1739[15]_i_5_n_12\,
      S(3) => \add_ln122_reg_1739[15]_i_6_n_12\,
      S(2) => \add_ln122_reg_1739[15]_i_7_n_12\,
      S(1) => \add_ln122_reg_1739[15]_i_8_n_12\,
      S(0) => \add_ln122_reg_1739[15]_i_9_n_12\
    );
\add_ln122_reg_1739_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln122_reg_1739_reg[15]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln122_reg_1739_reg[23]_i_1_n_12\,
      CO(6) => \add_ln122_reg_1739_reg[23]_i_1_n_13\,
      CO(5) => \add_ln122_reg_1739_reg[23]_i_1_n_14\,
      CO(4) => \add_ln122_reg_1739_reg[23]_i_1_n_15\,
      CO(3) => \add_ln122_reg_1739_reg[23]_i_1_n_16\,
      CO(2) => \add_ln122_reg_1739_reg[23]_i_1_n_17\,
      CO(1) => \add_ln122_reg_1739_reg[23]_i_1_n_18\,
      CO(0) => \add_ln122_reg_1739_reg[23]_i_1_n_19\,
      DI(7 downto 0) => \^q0\(23 downto 16),
      O(7 downto 0) => ram_reg_bram_1_0(23 downto 16),
      S(7) => \add_ln122_reg_1739[23]_i_2_n_12\,
      S(6) => \add_ln122_reg_1739[23]_i_3_n_12\,
      S(5) => \add_ln122_reg_1739[23]_i_4_n_12\,
      S(4) => \add_ln122_reg_1739[23]_i_5_n_12\,
      S(3) => \add_ln122_reg_1739[23]_i_6_n_12\,
      S(2) => \add_ln122_reg_1739[23]_i_7_n_12\,
      S(1) => \add_ln122_reg_1739[23]_i_8_n_12\,
      S(0) => \add_ln122_reg_1739[23]_i_9_n_12\
    );
\add_ln122_reg_1739_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln122_reg_1739_reg[23]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln122_reg_1739_reg[31]_i_1_n_12\,
      CO(6) => \add_ln122_reg_1739_reg[31]_i_1_n_13\,
      CO(5) => \add_ln122_reg_1739_reg[31]_i_1_n_14\,
      CO(4) => \add_ln122_reg_1739_reg[31]_i_1_n_15\,
      CO(3) => \add_ln122_reg_1739_reg[31]_i_1_n_16\,
      CO(2) => \add_ln122_reg_1739_reg[31]_i_1_n_17\,
      CO(1) => \add_ln122_reg_1739_reg[31]_i_1_n_18\,
      CO(0) => \add_ln122_reg_1739_reg[31]_i_1_n_19\,
      DI(7) => \add_ln122_reg_1739_reg[31]\(31),
      DI(6 downto 0) => \^q0\(30 downto 24),
      O(7 downto 0) => ram_reg_bram_1_0(31 downto 24),
      S(7) => S(0),
      S(6) => \add_ln122_reg_1739[31]_i_3_n_12\,
      S(5) => \add_ln122_reg_1739[31]_i_4_n_12\,
      S(4) => \add_ln122_reg_1739[31]_i_5_n_12\,
      S(3) => \add_ln122_reg_1739[31]_i_6_n_12\,
      S(2) => \add_ln122_reg_1739[31]_i_7_n_12\,
      S(1) => \add_ln122_reg_1739[31]_i_8_n_12\,
      S(0) => \add_ln122_reg_1739[31]_i_9_n_12\
    );
\add_ln122_reg_1739_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln122_reg_1739_reg[31]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln122_reg_1739_reg[39]_i_1_n_12\,
      CO(6) => \add_ln122_reg_1739_reg[39]_i_1_n_13\,
      CO(5) => \add_ln122_reg_1739_reg[39]_i_1_n_14\,
      CO(4) => \add_ln122_reg_1739_reg[39]_i_1_n_15\,
      CO(3) => \add_ln122_reg_1739_reg[39]_i_1_n_16\,
      CO(2) => \add_ln122_reg_1739_reg[39]_i_1_n_17\,
      CO(1) => \add_ln122_reg_1739_reg[39]_i_1_n_18\,
      CO(0) => \add_ln122_reg_1739_reg[39]_i_1_n_19\,
      DI(7 downto 1) => \^q0\(38 downto 32),
      DI(0) => DI(0),
      O(7 downto 0) => ram_reg_bram_1_0(39 downto 32),
      S(7) => \add_ln122_reg_1739[39]_i_3_n_12\,
      S(6) => \add_ln122_reg_1739[39]_i_4_n_12\,
      S(5) => \add_ln122_reg_1739[39]_i_5_n_12\,
      S(4) => \add_ln122_reg_1739[39]_i_6_n_12\,
      S(3) => \add_ln122_reg_1739[39]_i_7_n_12\,
      S(2) => \add_ln122_reg_1739[39]_i_8_n_12\,
      S(1) => \add_ln122_reg_1739[39]_i_9_n_12\,
      S(0) => \add_ln122_reg_1739_reg[39]\(0)
    );
\add_ln122_reg_1739_reg[47]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln122_reg_1739_reg[39]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln122_reg_1739_reg[47]_i_1_n_12\,
      CO(6) => \add_ln122_reg_1739_reg[47]_i_1_n_13\,
      CO(5) => \add_ln122_reg_1739_reg[47]_i_1_n_14\,
      CO(4) => \add_ln122_reg_1739_reg[47]_i_1_n_15\,
      CO(3) => \add_ln122_reg_1739_reg[47]_i_1_n_16\,
      CO(2) => \add_ln122_reg_1739_reg[47]_i_1_n_17\,
      CO(1) => \add_ln122_reg_1739_reg[47]_i_1_n_18\,
      CO(0) => \add_ln122_reg_1739_reg[47]_i_1_n_19\,
      DI(7 downto 0) => \^q0\(46 downto 39),
      O(7 downto 0) => ram_reg_bram_1_0(47 downto 40),
      S(7) => \add_ln122_reg_1739[47]_i_2_n_12\,
      S(6) => \add_ln122_reg_1739[47]_i_3_n_12\,
      S(5) => \add_ln122_reg_1739[47]_i_4_n_12\,
      S(4) => \add_ln122_reg_1739[47]_i_5_n_12\,
      S(3) => \add_ln122_reg_1739[47]_i_6_n_12\,
      S(2) => \add_ln122_reg_1739[47]_i_7_n_12\,
      S(1) => \add_ln122_reg_1739[47]_i_8_n_12\,
      S(0) => \add_ln122_reg_1739[47]_i_9_n_12\
    );
\add_ln122_reg_1739_reg[55]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln122_reg_1739_reg[47]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln122_reg_1739_reg[55]_i_1_n_12\,
      CO(6) => \add_ln122_reg_1739_reg[55]_i_1_n_13\,
      CO(5) => \add_ln122_reg_1739_reg[55]_i_1_n_14\,
      CO(4) => \add_ln122_reg_1739_reg[55]_i_1_n_15\,
      CO(3) => \add_ln122_reg_1739_reg[55]_i_1_n_16\,
      CO(2) => \add_ln122_reg_1739_reg[55]_i_1_n_17\,
      CO(1) => \add_ln122_reg_1739_reg[55]_i_1_n_18\,
      CO(0) => \add_ln122_reg_1739_reg[55]_i_1_n_19\,
      DI(7 downto 0) => \^q0\(54 downto 47),
      O(7 downto 0) => ram_reg_bram_1_0(55 downto 48),
      S(7) => \add_ln122_reg_1739[55]_i_2_n_12\,
      S(6) => \add_ln122_reg_1739[55]_i_3_n_12\,
      S(5) => \add_ln122_reg_1739[55]_i_4_n_12\,
      S(4) => \add_ln122_reg_1739[55]_i_5_n_12\,
      S(3) => \add_ln122_reg_1739[55]_i_6_n_12\,
      S(2) => \add_ln122_reg_1739[55]_i_7_n_12\,
      S(1) => \add_ln122_reg_1739[55]_i_8_n_12\,
      S(0) => \add_ln122_reg_1739[55]_i_9_n_12\
    );
\add_ln122_reg_1739_reg[63]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln122_reg_1739_reg[55]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln122_reg_1739_reg[63]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln122_reg_1739_reg[63]_i_1_n_13\,
      CO(5) => \add_ln122_reg_1739_reg[63]_i_1_n_14\,
      CO(4) => \add_ln122_reg_1739_reg[63]_i_1_n_15\,
      CO(3) => \add_ln122_reg_1739_reg[63]_i_1_n_16\,
      CO(2) => \add_ln122_reg_1739_reg[63]_i_1_n_17\,
      CO(1) => \add_ln122_reg_1739_reg[63]_i_1_n_18\,
      CO(0) => \add_ln122_reg_1739_reg[63]_i_1_n_19\,
      DI(7) => '0',
      DI(6 downto 0) => \^q0\(61 downto 55),
      O(7 downto 0) => ram_reg_bram_1_0(63 downto 56),
      S(7) => \add_ln122_reg_1739[63]_i_2_n_12\,
      S(6) => \add_ln122_reg_1739[63]_i_3_n_12\,
      S(5) => \add_ln122_reg_1739[63]_i_4_n_12\,
      S(4) => \add_ln122_reg_1739[63]_i_5_n_12\,
      S(3) => \add_ln122_reg_1739[63]_i_6_n_12\,
      S(2) => \add_ln122_reg_1739[63]_i_7_n_12\,
      S(1) => \add_ln122_reg_1739[63]_i_8_n_12\,
      S(0) => \add_ln122_reg_1739[63]_i_9_n_12\
    );
\add_ln122_reg_1739_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln122_reg_1739_reg[7]_i_1_n_12\,
      CO(6) => \add_ln122_reg_1739_reg[7]_i_1_n_13\,
      CO(5) => \add_ln122_reg_1739_reg[7]_i_1_n_14\,
      CO(4) => \add_ln122_reg_1739_reg[7]_i_1_n_15\,
      CO(3) => \add_ln122_reg_1739_reg[7]_i_1_n_16\,
      CO(2) => \add_ln122_reg_1739_reg[7]_i_1_n_17\,
      CO(1) => \add_ln122_reg_1739_reg[7]_i_1_n_18\,
      CO(0) => \add_ln122_reg_1739_reg[7]_i_1_n_19\,
      DI(7 downto 0) => \^q0\(7 downto 0),
      O(7 downto 0) => ram_reg_bram_1_0(7 downto 0),
      S(7) => \add_ln122_reg_1739[7]_i_2_n_12\,
      S(6) => \add_ln122_reg_1739[7]_i_3_n_12\,
      S(5) => \add_ln122_reg_1739[7]_i_4_n_12\,
      S(4) => \add_ln122_reg_1739[7]_i_5_n_12\,
      S(3) => \add_ln122_reg_1739[7]_i_6_n_12\,
      S(2) => \add_ln122_reg_1739[7]_i_7_n_12\,
      S(1) => \add_ln122_reg_1739[7]_i_8_n_12\,
      S(0) => \add_ln122_reg_1739[7]_i_9_n_12\
    );
\and_ln107_4_reg_1458[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000002"
    )
        port map (
      I0 => \and_ln107_4_reg_1458[0]_i_2_n_12\,
      I1 => \and_ln107_4_reg_1458[0]_i_3_n_12\,
      I2 => \^q0\(25),
      I3 => \^q0\(24),
      I4 => \^q0\(63),
      O => and_ln107_4_fu_647_p2
    );
\and_ln107_4_reg_1458[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000010"
    )
        port map (
      I0 => \and_ln107_4_reg_1458_reg[0]\(0),
      I1 => \^q0\(28),
      I2 => \and_ln107_reg_1452[0]_i_8_n_12\,
      I3 => \^q0\(63),
      I4 => \^q0\(29),
      O => \and_ln107_4_reg_1458[0]_i_2_n_12\
    );
\and_ln107_4_reg_1458[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000001"
    )
        port map (
      I0 => \and_ln107_reg_1452[0]_i_2_n_12\,
      I1 => \and_ln107_4_reg_1458[0]_i_4_n_12\,
      I2 => \and_ln107_4_reg_1458[0]_i_5_n_12\,
      I3 => \^q0\(63),
      I4 => \^q0\(24),
      I5 => \^q0\(23),
      O => \and_ln107_4_reg_1458[0]_i_3_n_12\
    );
\and_ln107_4_reg_1458[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"224FF244"
    )
        port map (
      I0 => \^q0\(20),
      I1 => \^q0\(19),
      I2 => \^q0\(26),
      I3 => \^q0\(63),
      I4 => \^q0\(25),
      O => \and_ln107_4_reg_1458[0]_i_4_n_12\
    );
\and_ln107_4_reg_1458[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \^q0\(17),
      I1 => \^q0\(18),
      I2 => \^q0\(63),
      O => \and_ln107_4_reg_1458[0]_i_5_n_12\
    );
\and_ln107_reg_1452[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \and_ln107_reg_1452[0]_i_2_n_12\,
      I1 => \and_ln107_reg_1452[0]_i_3_n_12\,
      I2 => \and_ln107_reg_1452[0]_i_4_n_12\,
      I3 => \and_ln107_reg_1452[0]_i_5_n_12\,
      I4 => \and_ln107_reg_1452[0]_i_6_n_12\,
      O => and_ln107_fu_611_p2
    );
\and_ln107_reg_1452[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => \^q0\(16),
      I1 => \^q0\(20),
      I2 => \^q0\(63),
      I3 => \^q0\(21),
      I4 => \^q0\(22),
      O => \and_ln107_reg_1452[0]_i_2_n_12\
    );
\and_ln107_reg_1452[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \^q0\(9),
      I1 => \^q0\(63),
      I2 => \^q0\(10),
      I3 => \^q0\(8),
      O => \and_ln107_reg_1452[0]_i_3_n_12\
    );
\and_ln107_reg_1452[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000001"
    )
        port map (
      I0 => \^q0\(17),
      I1 => \^q0\(18),
      I2 => \^q0\(63),
      I3 => \^q0\(14),
      I4 => \^q0\(15),
      I5 => \and_ln107_reg_1452[0]_i_7_n_12\,
      O => \and_ln107_reg_1452[0]_i_4_n_12\
    );
\and_ln107_reg_1452[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500000000000051"
    )
        port map (
      I0 => \or_ln107_reg_1463[0]_i_2_n_12\,
      I1 => \^q0\(29),
      I2 => \^q0\(30),
      I3 => \^q0\(63),
      I4 => \^q0\(12),
      I5 => \^q0\(13),
      O => \and_ln107_reg_1452[0]_i_5_n_12\
    );
\and_ln107_reg_1452[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0082"
    )
        port map (
      I0 => \and_ln107_reg_1452[0]_i_8_n_12\,
      I1 => \^q0\(28),
      I2 => \^q0\(63),
      I3 => \and_ln107_4_reg_1458_reg[0]\(0),
      O => \and_ln107_reg_1452[0]_i_6_n_12\
    );
\and_ln107_reg_1452[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFFFFF4"
    )
        port map (
      I0 => \^q0\(12),
      I1 => \^q0\(11),
      I2 => \^q0\(63),
      I3 => \^q0\(19),
      I4 => \^q0\(23),
      O => \and_ln107_reg_1452[0]_i_7_n_12\
    );
\and_ln107_reg_1452[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000001"
    )
        port map (
      I0 => \^q0\(26),
      I1 => \^q0\(27),
      I2 => \^q0\(63),
      I3 => \^q0\(30),
      I4 => \^q0\(31),
      O => \and_ln107_reg_1452[0]_i_8_n_12\
    );
\ap_CS_fsm[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00040000"
    )
        port map (
      I0 => \ap_CS_fsm[23]_i_2_n_12\,
      I1 => \ap_CS_fsm[23]_i_3_n_12\,
      I2 => \ap_CS_fsm[23]_i_4_n_12\,
      I3 => \ap_CS_fsm[23]_i_5_n_12\,
      I4 => \ap_CS_fsm_reg[2]\(0),
      I5 => \ap_CS_fsm_reg[23]\,
      O => \ap_CS_fsm_reg[1]\(1)
    );
\ap_CS_fsm[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q0\(44),
      I1 => \^q0\(61),
      I2 => \^q0\(50),
      I3 => \^q0\(36),
      O => \ap_CS_fsm[23]_i_10_n_12\
    );
\ap_CS_fsm[23]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q0\(48),
      I1 => \^q0\(56),
      I2 => \^q0\(60),
      I3 => \^q0\(51),
      I4 => \ap_CS_fsm[23]_i_16_n_12\,
      O => \ap_CS_fsm[23]_i_11_n_12\
    );
\ap_CS_fsm[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q0\(53),
      I1 => \^q0\(46),
      I2 => \^q0\(37),
      I3 => \^q0\(55),
      O => \ap_CS_fsm[23]_i_12_n_12\
    );
\ap_CS_fsm[23]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q0\(57),
      I1 => \^q0\(45),
      I2 => \^q0\(49),
      I3 => \^q0\(34),
      I4 => \ap_CS_fsm[23]_i_17_n_12\,
      O => \ap_CS_fsm[23]_i_13_n_12\
    );
\ap_CS_fsm[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q0\(9),
      I1 => \^q0\(8),
      I2 => \^q0\(23),
      I3 => \^q0\(22),
      O => \ap_CS_fsm[23]_i_14_n_12\
    );
\ap_CS_fsm[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q0\(3),
      I1 => \^q0\(2),
      I2 => \^q0\(17),
      I3 => \^q0\(16),
      O => \ap_CS_fsm[23]_i_15_n_12\
    );
\ap_CS_fsm[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q0\(26),
      I1 => \^q0\(40),
      I2 => \^q0\(42),
      I3 => \^q0\(33),
      O => \ap_CS_fsm[23]_i_16_n_12\
    );
\ap_CS_fsm[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q0\(47),
      I1 => \^q0\(58),
      I2 => \^q0\(21),
      I3 => \^q0\(32),
      O => \ap_CS_fsm[23]_i_17_n_12\
    );
\ap_CS_fsm[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[23]_i_6_n_12\,
      I1 => \^q0\(29),
      I2 => \^q0\(28),
      I3 => \^q0\(15),
      I4 => \^q0\(14),
      I5 => \ap_CS_fsm[23]_i_7_n_12\,
      O => \ap_CS_fsm[23]_i_2_n_12\
    );
\ap_CS_fsm[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm[23]_i_8_n_12\,
      I1 => \^q0\(13),
      I2 => \^q0\(12),
      I3 => \^q0\(30),
      I4 => \^q0\(63),
      I5 => \ap_CS_fsm[23]_i_9_n_12\,
      O => \ap_CS_fsm[23]_i_3_n_12\
    );
\ap_CS_fsm[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[23]_i_10_n_12\,
      I1 => \^q0\(52),
      I2 => \^q0\(31),
      I3 => \^q0\(35),
      I4 => \^q0\(59),
      I5 => \ap_CS_fsm[23]_i_11_n_12\,
      O => \ap_CS_fsm[23]_i_4_n_12\
    );
\ap_CS_fsm[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[23]_i_12_n_12\,
      I1 => \^q0\(54),
      I2 => \^q0\(27),
      I3 => \^q0\(20),
      I4 => \^q0\(39),
      I5 => \ap_CS_fsm[23]_i_13_n_12\,
      O => \ap_CS_fsm[23]_i_5_n_12\
    );
\ap_CS_fsm[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q0\(18),
      I1 => \^q0\(19),
      I2 => \^q0\(7),
      I3 => \^q0\(6),
      O => \ap_CS_fsm[23]_i_6_n_12\
    );
\ap_CS_fsm[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q0\(1),
      I1 => \^q0\(0),
      I2 => \^q0\(25),
      I3 => \^q0\(24),
      I4 => \ap_CS_fsm[23]_i_14_n_12\,
      O => \ap_CS_fsm[23]_i_7_n_12\
    );
\ap_CS_fsm[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q0\(4),
      I1 => \^q0\(5),
      I2 => \^q0\(10),
      I3 => \^q0\(11),
      O => \ap_CS_fsm[23]_i_8_n_12\
    );
\ap_CS_fsm[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q0\(38),
      I1 => \^q0\(41),
      I2 => \^q0\(62),
      I3 => \^q0\(43),
      I4 => \ap_CS_fsm[23]_i_15_n_12\,
      O => \ap_CS_fsm[23]_i_9_n_12\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0000"
    )
        port map (
      I0 => \ap_CS_fsm[23]_i_2_n_12\,
      I1 => \ap_CS_fsm[23]_i_3_n_12\,
      I2 => \ap_CS_fsm[23]_i_4_n_12\,
      I3 => \ap_CS_fsm[23]_i_5_n_12\,
      I4 => \ap_CS_fsm_reg[2]\(0),
      O => \ap_CS_fsm_reg[1]\(0)
    );
\icmp_ln107_fu_435_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q0\(30),
      I1 => \^q0\(31),
      O => ram_reg_bram_0_3(0)
    );
\icmp_ln107_fu_435_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q0\(31),
      I1 => \^q0\(30),
      O => ram_reg_bram_0_0(7)
    );
\icmp_ln107_fu_435_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(28),
      I1 => \^q0\(29),
      O => ram_reg_bram_0_0(6)
    );
\icmp_ln107_fu_435_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(27),
      I1 => \^q0\(26),
      O => ram_reg_bram_0_0(5)
    );
\icmp_ln107_fu_435_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(25),
      I1 => \^q0\(24),
      O => ram_reg_bram_0_0(4)
    );
\icmp_ln107_fu_435_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(22),
      I1 => \^q0\(23),
      O => ram_reg_bram_0_0(3)
    );
\icmp_ln107_fu_435_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(20),
      I1 => \^q0\(21),
      O => ram_reg_bram_0_0(2)
    );
\icmp_ln107_fu_435_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(19),
      I1 => \^q0\(18),
      O => ram_reg_bram_0_0(1)
    );
\icmp_ln107_fu_435_p2_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(16),
      I1 => \^q0\(17),
      O => ram_reg_bram_0_0(0)
    );
\icmp_ln107_fu_435_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q0\(47),
      I1 => \^q0\(46),
      O => ram_reg_bram_1_2(7)
    );
\icmp_ln107_fu_435_p2_carry__1_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q0\(45),
      I1 => \^q0\(44),
      O => ram_reg_bram_1_3(6)
    );
\icmp_ln107_fu_435_p2_carry__1_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q0\(43),
      I1 => \^q0\(42),
      O => ram_reg_bram_1_3(5)
    );
\icmp_ln107_fu_435_p2_carry__1_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q0\(40),
      I1 => \^q0\(41),
      O => ram_reg_bram_1_3(4)
    );
\icmp_ln107_fu_435_p2_carry__1_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q0\(39),
      I1 => \^q0\(38),
      O => ram_reg_bram_1_3(3)
    );
\icmp_ln107_fu_435_p2_carry__1_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q0\(36),
      I1 => \^q0\(37),
      O => ram_reg_bram_1_3(2)
    );
\icmp_ln107_fu_435_p2_carry__1_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q0\(34),
      I1 => \^q0\(35),
      O => ram_reg_bram_1_3(1)
    );
\icmp_ln107_fu_435_p2_carry__1_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q0\(33),
      I1 => \^q0\(32),
      O => ram_reg_bram_1_3(0)
    );
\icmp_ln107_fu_435_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q0\(44),
      I1 => \^q0\(45),
      O => ram_reg_bram_1_2(6)
    );
\icmp_ln107_fu_435_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q0\(42),
      I1 => \^q0\(43),
      O => ram_reg_bram_1_2(5)
    );
\icmp_ln107_fu_435_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q0\(41),
      I1 => \^q0\(40),
      O => ram_reg_bram_1_2(4)
    );
\icmp_ln107_fu_435_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q0\(38),
      I1 => \^q0\(39),
      O => ram_reg_bram_1_2(3)
    );
\icmp_ln107_fu_435_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q0\(37),
      I1 => \^q0\(36),
      O => ram_reg_bram_1_2(2)
    );
\icmp_ln107_fu_435_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q0\(35),
      I1 => \^q0\(34),
      O => ram_reg_bram_1_2(1)
    );
\icmp_ln107_fu_435_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q0\(32),
      I1 => \^q0\(33),
      O => ram_reg_bram_1_2(0)
    );
\icmp_ln107_fu_435_p2_carry__1_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q0\(46),
      I1 => \^q0\(47),
      O => ram_reg_bram_1_3(7)
    );
\icmp_ln107_fu_435_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0\(63),
      I1 => \^q0\(62),
      O => ram_reg_bram_1_4(7)
    );
\icmp_ln107_fu_435_p2_carry__2_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q0\(60),
      I1 => \^q0\(61),
      O => ram_reg_bram_1_5(6)
    );
\icmp_ln107_fu_435_p2_carry__2_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q0\(59),
      I1 => \^q0\(58),
      O => ram_reg_bram_1_5(5)
    );
\icmp_ln107_fu_435_p2_carry__2_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q0\(57),
      I1 => \^q0\(56),
      O => ram_reg_bram_1_5(4)
    );
\icmp_ln107_fu_435_p2_carry__2_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q0\(55),
      I1 => \^q0\(54),
      O => ram_reg_bram_1_5(3)
    );
\icmp_ln107_fu_435_p2_carry__2_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q0\(52),
      I1 => \^q0\(53),
      O => ram_reg_bram_1_5(2)
    );
\icmp_ln107_fu_435_p2_carry__2_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q0\(51),
      I1 => \^q0\(50),
      O => ram_reg_bram_1_5(1)
    );
\icmp_ln107_fu_435_p2_carry__2_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q0\(49),
      I1 => \^q0\(48),
      O => ram_reg_bram_1_5(0)
    );
\icmp_ln107_fu_435_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q0\(61),
      I1 => \^q0\(60),
      O => ram_reg_bram_1_4(6)
    );
\icmp_ln107_fu_435_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q0\(58),
      I1 => \^q0\(59),
      O => ram_reg_bram_1_4(5)
    );
\icmp_ln107_fu_435_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q0\(56),
      I1 => \^q0\(57),
      O => ram_reg_bram_1_4(4)
    );
\icmp_ln107_fu_435_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q0\(54),
      I1 => \^q0\(55),
      O => ram_reg_bram_1_4(3)
    );
\icmp_ln107_fu_435_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q0\(53),
      I1 => \^q0\(52),
      O => ram_reg_bram_1_4(2)
    );
\icmp_ln107_fu_435_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q0\(50),
      I1 => \^q0\(51),
      O => ram_reg_bram_1_4(1)
    );
\icmp_ln107_fu_435_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q0\(48),
      I1 => \^q0\(49),
      O => ram_reg_bram_1_4(0)
    );
\icmp_ln107_fu_435_p2_carry__2_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q0\(62),
      I1 => \^q0\(63),
      O => ram_reg_bram_1_5(7)
    );
icmp_ln107_fu_435_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(1),
      I1 => \^q0\(0),
      O => ram_reg_bram_0_2(0)
    );
icmp_ln107_fu_435_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(14),
      I1 => \^q0\(15),
      O => ram_reg_bram_0_1(7)
    );
icmp_ln107_fu_435_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(12),
      I1 => \^q0\(13),
      O => ram_reg_bram_0_1(6)
    );
icmp_ln107_fu_435_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(11),
      I1 => \^q0\(10),
      O => ram_reg_bram_0_1(5)
    );
icmp_ln107_fu_435_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(8),
      I1 => \^q0\(9),
      O => ram_reg_bram_0_1(4)
    );
icmp_ln107_fu_435_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(6),
      I1 => \^q0\(7),
      O => ram_reg_bram_0_1(3)
    );
icmp_ln107_fu_435_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(5),
      I1 => \^q0\(4),
      O => ram_reg_bram_0_1(2)
    );
icmp_ln107_fu_435_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(2),
      I1 => \^q0\(3),
      O => ram_reg_bram_0_1(1)
    );
icmp_ln107_fu_435_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0\(0),
      I1 => \^q0\(1),
      O => ram_reg_bram_0_1(0)
    );
\icmp_ln162_reg_1423[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \ap_CS_fsm[23]_i_2_n_12\,
      I1 => \ap_CS_fsm[23]_i_3_n_12\,
      I2 => \ap_CS_fsm[23]_i_4_n_12\,
      I3 => \ap_CS_fsm[23]_i_5_n_12\,
      O => icmp_ln162_fu_429_p2
    );
\or_ln107_reg_1463[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A202A2A2"
    )
        port map (
      I0 => \and_ln107_4_reg_1458[0]_i_2_n_12\,
      I1 => \or_ln107_reg_1463[0]_i_2_n_12\,
      I2 => \and_ln107_4_reg_1458[0]_i_3_n_12\,
      I3 => \or_ln107_reg_1463[0]_i_3_n_12\,
      I4 => \and_ln107_reg_1452[0]_i_3_n_12\,
      O => or_ln107_fu_653_p2
    );
\or_ln107_reg_1463[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \^q0\(25),
      I1 => \^q0\(24),
      I2 => \^q0\(63),
      O => \or_ln107_reg_1463[0]_i_2_n_12\
    );
\or_ln107_reg_1463[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q0\(13),
      I1 => \^q0\(12),
      I2 => \^q0\(14),
      I3 => \^q0\(63),
      I4 => \^q0\(15),
      I5 => \^q0\(11),
      O => \or_ln107_reg_1463[0]_i_3_n_12\
    );
\q0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501010100"
    )
        port map (
      I0 => \q0[0]_i_2_n_12\,
      I1 => bitoff_address0(3),
      I2 => bitoff_address0(5),
      I3 => \q0[0]_i_5_n_12\,
      I4 => bitoff_address0(2),
      I5 => \q0[0]_i_7_n_12\,
      O => \smax_fu_46_reg[11]\(0)
    );
\q0[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^q0\(63),
      I1 => \^q0\(31),
      I2 => \q0_reg[3]\(0),
      O => \q0[0]_i_2_n_12\
    );
\q0[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \^q0\(27),
      I1 => \^q0\(63),
      I2 => \q0_reg[3]\(0),
      I3 => \q0_reg[1]\(15),
      I4 => \q0_reg[1]\(11),
      O => bitoff_address0(3)
    );
\q0[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \^q0\(29),
      I1 => \^q0\(63),
      I2 => \q0_reg[3]\(0),
      I3 => \q0_reg[1]\(15),
      I4 => \q0_reg[1]\(13),
      O => bitoff_address0(5)
    );
\q0[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000006F6F606"
    )
        port map (
      I0 => \q0_reg[1]\(8),
      I1 => \q0_reg[1]\(15),
      I2 => \q0_reg[3]\(0),
      I3 => \^q0\(24),
      I4 => \^q0\(63),
      I5 => bitoff_address0(1),
      O => \q0[0]_i_5_n_12\
    );
\q0[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \^q0\(26),
      I1 => \^q0\(63),
      I2 => \q0_reg[3]\(0),
      I3 => \q0_reg[1]\(15),
      I4 => \q0_reg[1]\(10),
      O => bitoff_address0(2)
    );
\q0[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF14551400"
    )
        port map (
      I0 => bitoff_address0(5),
      I1 => \^q0\(28),
      I2 => \^q0\(63),
      I3 => \q0_reg[3]\(0),
      I4 => grp_Autocorrelation_fu_103_bitoff_address0(0),
      I5 => bitoff_address0(6),
      O => \q0[0]_i_7_n_12\
    );
\q0[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \^q0\(63),
      I1 => \^q0\(30),
      I2 => \q0_reg[3]\(0),
      I3 => \q0_reg[1]\(14),
      I4 => \q0_reg[1]\(15),
      O => bitoff_address0(6)
    );
\q0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4C0"
    )
        port map (
      I0 => \q0[3]_i_3_n_12\,
      I1 => \q0[1]_i_2_n_12\,
      I2 => \q0[1]_i_3_n_12\,
      I3 => \q0[3]_i_4_n_12\,
      O => \smax_fu_46_reg[11]\(1)
    );
\q0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F099009900990F99"
    )
        port map (
      I0 => \q0_reg[1]\(15),
      I1 => \q0_reg[1]\(14),
      I2 => \^q0\(30),
      I3 => \q0_reg[3]\(0),
      I4 => \^q0\(31),
      I5 => \^q0\(63),
      O => \q0[1]_i_2_n_12\
    );
\q0[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEFFBEFFBEAABE"
    )
        port map (
      I0 => bitoff_address0(5),
      I1 => \q0_reg[1]\(12),
      I2 => \q0_reg[1]\(15),
      I3 => \q0_reg[3]\(0),
      I4 => \^q0\(63),
      I5 => \^q0\(28),
      O => \q0[1]_i_3_n_12\
    );
\q0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \q0[3]_i_3_n_12\,
      I1 => \q0[3]_i_4_n_12\,
      I2 => \q0[3]_i_5_n_12\,
      O => \smax_fu_46_reg[11]\(2)
    );
\q0[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \q0[3]_i_3_n_12\,
      I1 => \q0[3]_i_4_n_12\,
      I2 => \q0[3]_i_5_n_12\,
      O => \smax_fu_46_reg[11]\(3)
    );
\q0[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF06F6F606"
    )
        port map (
      I0 => \q0_reg[1]\(11),
      I1 => \q0_reg[1]\(15),
      I2 => \q0_reg[3]\(0),
      I3 => \^q0\(63),
      I4 => \^q0\(27),
      I5 => bitoff_address0(2),
      O => \q0[3]_i_3_n_12\
    );
\q0[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF06F6F606"
    )
        port map (
      I0 => \q0_reg[1]\(8),
      I1 => \q0_reg[1]\(15),
      I2 => \q0_reg[3]\(0),
      I3 => \^q0\(24),
      I4 => \^q0\(63),
      I5 => bitoff_address0(1),
      O => \q0[3]_i_4_n_12\
    );
\q0[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080108F1F"
    )
        port map (
      I0 => \^q0\(63),
      I1 => \^q0\(31),
      I2 => \q0_reg[3]\(0),
      I3 => \^q0\(30),
      I4 => grp_Autocorrelation_fu_103_bitoff_address0(1),
      I5 => \q0[1]_i_3_n_12\,
      O => \q0[3]_i_5_n_12\
    );
\q0[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \^q0\(63),
      I1 => \^q0\(25),
      I2 => \q0_reg[3]\(0),
      I3 => \q0_reg[1]\(15),
      I4 => \q0_reg[1]\(9),
      O => bitoff_address0(1)
    );
\q1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501010100"
    )
        port map (
      I0 => bitoff_address1(7),
      I1 => bitoff_address1(3),
      I2 => bitoff_address1(5),
      I3 => \q1[0]_i_5_n_12\,
      I4 => bitoff_address1(2),
      I5 => \q1[0]_i_7_n_12\,
      O => \smax_fu_46_reg[3]\(0)
    );
\q1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \^q0\(63),
      I1 => \^q0\(23),
      I2 => \q0_reg[3]\(0),
      I3 => \q0_reg[1]\(15),
      I4 => \q0_reg[1]\(7),
      O => bitoff_address1(7)
    );
\q1[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \^q0\(63),
      I1 => \^q0\(19),
      I2 => \q0_reg[3]\(0),
      I3 => \q0_reg[1]\(15),
      I4 => \q0_reg[1]\(3),
      O => bitoff_address1(3)
    );
\q1[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \^q0\(63),
      I1 => \^q0\(21),
      I2 => \q0_reg[3]\(0),
      I3 => \q0_reg[1]\(15),
      I4 => \q0_reg[1]\(5),
      O => bitoff_address1(5)
    );
\q1[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000006F6F606"
    )
        port map (
      I0 => \q0_reg[1]\(0),
      I1 => \q0_reg[1]\(15),
      I2 => \q0_reg[3]\(0),
      I3 => \^q0\(16),
      I4 => \^q0\(63),
      I5 => bitoff_address1(1),
      O => \q1[0]_i_5_n_12\
    );
\q1[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \^q0\(63),
      I1 => \^q0\(18),
      I2 => \q0_reg[3]\(0),
      I3 => \q0_reg[1]\(15),
      I4 => \q0_reg[1]\(2),
      O => bitoff_address1(2)
    );
\q1[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40454540"
    )
        port map (
      I0 => bitoff_address1(5),
      I1 => \q1[0]_i_8_n_12\,
      I2 => \q0_reg[3]\(0),
      I3 => \q0_reg[1]\(15),
      I4 => \q0_reg[1]\(4),
      I5 => bitoff_address1(6),
      O => \q1[0]_i_7_n_12\
    );
\q1[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0\(20),
      I1 => \^q0\(63),
      O => \q1[0]_i_8_n_12\
    );
\q1[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \^q0\(63),
      I1 => \^q0\(22),
      I2 => \q0_reg[3]\(0),
      I3 => \q0_reg[1]\(15),
      I4 => \q0_reg[1]\(6),
      O => bitoff_address1(6)
    );
\q1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4C0"
    )
        port map (
      I0 => \q1[3]_i_2_n_12\,
      I1 => \q1[3]_i_4_n_12\,
      I2 => \q1[3]_i_5_n_12\,
      I3 => \q1[3]_i_3_n_12\,
      O => \smax_fu_46_reg[3]\(1)
    );
\q1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \q1[3]_i_2_n_12\,
      I1 => \q1[3]_i_3_n_12\,
      I2 => \q1[3]_i_4_n_12\,
      I3 => \q1[3]_i_5_n_12\,
      O => \smax_fu_46_reg[3]\(2)
    );
\q1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \q1[3]_i_2_n_12\,
      I1 => \q1[3]_i_3_n_12\,
      I2 => \q1[3]_i_4_n_12\,
      I3 => \q1[3]_i_5_n_12\,
      O => \smax_fu_46_reg[3]\(3)
    );
\q1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF06F6F606"
    )
        port map (
      I0 => \q0_reg[1]\(3),
      I1 => \q0_reg[1]\(15),
      I2 => \q0_reg[3]\(0),
      I3 => \^q0\(19),
      I4 => \^q0\(63),
      I5 => bitoff_address1(2),
      O => \q1[3]_i_2_n_12\
    );
\q1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF06F6F606"
    )
        port map (
      I0 => \q0_reg[1]\(0),
      I1 => \q0_reg[1]\(15),
      I2 => \q0_reg[3]\(0),
      I3 => \^q0\(16),
      I4 => \^q0\(63),
      I5 => bitoff_address1(1),
      O => \q1[3]_i_3_n_12\
    );
\q1[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F90909F9"
    )
        port map (
      I0 => \q0_reg[1]\(6),
      I1 => \q0_reg[1]\(15),
      I2 => \q0_reg[3]\(0),
      I3 => \^q0\(22),
      I4 => \^q0\(63),
      I5 => bitoff_address1(7),
      O => \q1[3]_i_4_n_12\
    );
\q1[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEFFBEFFBEAABE"
    )
        port map (
      I0 => bitoff_address1(5),
      I1 => \q0_reg[1]\(4),
      I2 => \q0_reg[1]\(15),
      I3 => \q0_reg[3]\(0),
      I4 => \^q0\(63),
      I5 => \^q0\(20),
      O => \q1[3]_i_5_n_12\
    );
\q1[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \^q0\(63),
      I1 => \^q0\(17),
      I2 => \q0_reg[3]\(0),
      I3 => \q0_reg[1]\(15),
      I4 => \q0_reg[1]\(1),
      O => bitoff_address1(1)
    );
\q2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501010100"
    )
        port map (
      I0 => bitoff_address2(7),
      I1 => bitoff_address2(3),
      I2 => bitoff_address2(5),
      I3 => \q2[0]_i_5_n_12\,
      I4 => bitoff_address2(2),
      I5 => \q2[0]_i_7_n_12\,
      O => ram_reg_bram_0_4(0)
    );
\q2[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^q0\(15),
      I1 => \^q0\(63),
      I2 => \q0_reg[3]\(0),
      I3 => \q0_reg[1]\(15),
      O => bitoff_address2(7)
    );
\q2[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^q0\(63),
      I1 => \^q0\(11),
      I2 => \q0_reg[3]\(0),
      I3 => \q0_reg[1]\(15),
      O => bitoff_address2(3)
    );
\q2[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^q0\(63),
      I1 => \^q0\(13),
      I2 => \q0_reg[3]\(0),
      I3 => \q0_reg[1]\(15),
      O => bitoff_address2(5)
    );
\q2[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4008"
    )
        port map (
      I0 => \^q0\(8),
      I1 => \q0_reg[3]\(0),
      I2 => \^q0\(9),
      I3 => \^q0\(63),
      O => \q2[0]_i_5_n_12\
    );
\q2[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^q0\(63),
      I1 => \^q0\(10),
      I2 => \q0_reg[3]\(0),
      I3 => \q0_reg[1]\(15),
      O => bitoff_address2(2)
    );
\q2[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F0FFF0FFF044F0"
    )
        port map (
      I0 => \^q0\(13),
      I1 => \^q0\(12),
      I2 => \q0_reg[1]\(15),
      I3 => \q0_reg[3]\(0),
      I4 => \^q0\(63),
      I5 => \^q0\(14),
      O => \q2[0]_i_7_n_12\
    );
\q2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C4C0"
    )
        port map (
      I0 => \q2[1]_i_2_n_12\,
      I1 => \q2[1]_i_3_n_12\,
      I2 => \q2[1]_i_4_n_12\,
      I3 => \q2[1]_i_5_n_12\,
      O => ram_reg_bram_0_4(1)
    );
\q2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5CFCFCAC"
    )
        port map (
      I0 => \^q0\(11),
      I1 => \q0_reg[1]\(15),
      I2 => \q0_reg[3]\(0),
      I3 => \^q0\(10),
      I4 => \^q0\(63),
      O => \q2[1]_i_2_n_12\
    );
\q2[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3030353"
    )
        port map (
      I0 => \^q0\(14),
      I1 => \q0_reg[1]\(15),
      I2 => \q0_reg[3]\(0),
      I3 => \^q0\(63),
      I4 => \^q0\(15),
      O => \q2[1]_i_3_n_12\
    );
\q2[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5CFCFCAC"
    )
        port map (
      I0 => \^q0\(13),
      I1 => \q0_reg[1]\(15),
      I2 => \q0_reg[3]\(0),
      I3 => \^q0\(12),
      I4 => \^q0\(63),
      O => \q2[1]_i_4_n_12\
    );
\q2[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5CFCFCAC"
    )
        port map (
      I0 => \^q0\(8),
      I1 => \q0_reg[1]\(15),
      I2 => \q0_reg[3]\(0),
      I3 => \^q0\(9),
      I4 => \^q0\(63),
      O => \q2[1]_i_5_n_12\
    );
\q2[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q2[3]_i_2_n_12\,
      I1 => \q2[3]_i_3_n_12\,
      O => ram_reg_bram_0_4(2)
    );
\q2[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q2[3]_i_2_n_12\,
      I1 => \q2[3]_i_3_n_12\,
      O => ram_reg_bram_0_4(3)
    );
\q2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000808F101F"
    )
        port map (
      I0 => \^q0\(15),
      I1 => \^q0\(63),
      I2 => \q0_reg[3]\(0),
      I3 => \q0_reg[1]\(15),
      I4 => \^q0\(14),
      I5 => \q2[1]_i_4_n_12\,
      O => \q2[3]_i_2_n_12\
    );
\q2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F70EFE0"
    )
        port map (
      I0 => \^q0\(63),
      I1 => \^q0\(10),
      I2 => \q0_reg[3]\(0),
      I3 => \q0_reg[1]\(15),
      I4 => \^q0\(11),
      I5 => \q2[1]_i_5_n_12\,
      O => \q2[3]_i_3_n_12\
    );
\q3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA20AAAA08"
    )
        port map (
      I0 => \q3[0]_i_2_n_12\,
      I1 => \^q0\(0),
      I2 => \^q0\(1),
      I3 => \^q0\(63),
      I4 => \^q0\(2),
      I5 => \q3[0]_i_3_n_12\,
      O => ram_reg_bram_0_5(0)
    );
\q3[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF2F00000000F4F5"
    )
        port map (
      I0 => \^q0\(5),
      I1 => \^q0\(4),
      I2 => \^q0\(6),
      I3 => \^q0\(3),
      I4 => \^q0\(7),
      I5 => \^q0\(63),
      O => \q3[0]_i_2_n_12\
    );
\q3[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2FF4"
    )
        port map (
      I0 => \^q0\(5),
      I1 => \^q0\(4),
      I2 => \^q0\(6),
      I3 => \^q0\(63),
      O => \q3[0]_i_3_n_12\
    );
\q3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0034001C0030000"
    )
        port map (
      I0 => \q3[1]_i_2_n_12\,
      I1 => \^q0\(6),
      I2 => \^q0\(7),
      I3 => \^q0\(63),
      I4 => \q3[1]_i_3_n_12\,
      I5 => \q3[1]_i_4_n_12\,
      O => ram_reg_bram_0_5(1)
    );
\q3[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \^q0\(3),
      I1 => \^q0\(2),
      I2 => \^q0\(63),
      O => \q3[1]_i_2_n_12\
    );
\q3[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \^q0\(5),
      I1 => \^q0\(4),
      I2 => \^q0\(63),
      O => \q3[1]_i_3_n_12\
    );
\q3[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \^q0\(0),
      I1 => \^q0\(1),
      I2 => \^q0\(63),
      O => \q3[1]_i_4_n_12\
    );
\q3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000100000000"
    )
        port map (
      I0 => \^q0\(5),
      I1 => \^q0\(4),
      I2 => \^q0\(63),
      I3 => \^q0\(6),
      I4 => \^q0\(7),
      I5 => \q3[3]_i_3_n_12\,
      O => ram_reg_bram_0_5(2)
    );
\q3[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000001"
    )
        port map (
      I0 => \^q0\(5),
      I1 => \^q0\(4),
      I2 => \^q0\(63),
      I3 => \^q0\(6),
      I4 => \^q0\(7),
      I5 => \q3[3]_i_3_n_12\,
      O => ram_reg_bram_0_5(3)
    );
\q3[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => \^q0\(2),
      I1 => \^q0\(3),
      I2 => \^q0\(63),
      I3 => \^q0\(1),
      I4 => \^q0\(0),
      O => \q3[3]_i_3_n_12\
    );
\ram_reg_0_15_0_0_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^q0\(7),
      I1 => \q0_reg[15]\(3),
      I2 => \^q0\(15),
      I3 => \q0_reg[15]\(4),
      O => \ram_reg_0_15_0_0_i_10__0_n_12\
    );
\ram_reg_0_15_0_0_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^q0\(5),
      I1 => \q0_reg[15]\(3),
      I2 => \^q0\(13),
      I3 => \q0_reg[15]\(4),
      O => \ram_reg_0_15_0_0_i_11__0_n_12\
    );
ram_reg_0_15_0_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^q0\(6),
      I1 => \q0_reg[15]\(3),
      I2 => \^q0\(14),
      I3 => \q0_reg[15]\(4),
      O => ram_reg_0_15_0_0_i_12_n_12
    );
\ram_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_6__0_n_12\,
      I1 => \q0_reg[15]\(0),
      I2 => \ram_reg_0_15_0_0_i_7__1_n_12\,
      I3 => \q0_reg[15]\(1),
      I4 => ram_reg_0_15_0_0_i_8_n_12,
      I5 => \q0_reg[15]\(5),
      O => d0(0)
    );
\ram_reg_0_15_0_0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_9__0_n_12\,
      I1 => \q0_reg[15]\(1),
      I2 => \ram_reg_0_15_2_2_i_2__0_n_12\,
      O => \ram_reg_0_15_0_0_i_6__0_n_12\
    );
\ram_reg_0_15_0_0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B800B8FFFF0000"
    )
        port map (
      I0 => \^q0\(3),
      I1 => \q0_reg[15]\(3),
      I2 => \^q0\(11),
      I3 => \q0_reg[15]\(4),
      I4 => \ram_reg_0_15_0_0_i_10__0_n_12\,
      I5 => \q0_reg[15]\(2),
      O => \ram_reg_0_15_0_0_i_7__1_n_12\
    );
ram_reg_0_15_0_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q0\(1),
      I1 => \q0_reg[15]\(3),
      I2 => \^q0\(9),
      I3 => \q0_reg[15]\(4),
      I4 => \q0_reg[15]\(2),
      I5 => \ram_reg_0_15_0_0_i_11__0_n_12\,
      O => ram_reg_0_15_0_0_i_8_n_12
    );
\ram_reg_0_15_0_0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q0\(2),
      I1 => \q0_reg[15]\(3),
      I2 => \^q0\(10),
      I3 => \q0_reg[15]\(4),
      I4 => \q0_reg[15]\(2),
      I5 => ram_reg_0_15_0_0_i_12_n_12,
      O => \ram_reg_0_15_0_0_i_9__0_n_12\
    );
\ram_reg_0_15_10_10_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ram_reg_0_15_10_10_i_2__0_n_12\,
      I1 => \q0_reg[15]\(0),
      I2 => \ram_reg_0_15_9_9_i_2__0_n_12\,
      I3 => \q0_reg[15]\(5),
      O => d0(10)
    );
\ram_reg_0_15_10_10_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_0_15_4_4_i_3_n_12,
      I1 => ram_reg_0_15_8_8_i_3_n_12,
      I2 => \q0_reg[15]\(1),
      I3 => ram_reg_0_15_6_6_i_3_n_12,
      I4 => \q0_reg[15]\(2),
      I5 => ram_reg_0_15_10_10_i_3_n_12,
      O => \ram_reg_0_15_10_10_i_2__0_n_12\
    );
ram_reg_0_15_10_10_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q0\(2),
      I1 => \^q0\(18),
      I2 => \q0_reg[15]\(3),
      I3 => \^q0\(10),
      I4 => \q0_reg[15]\(4),
      I5 => \^q0\(26),
      O => ram_reg_0_15_10_10_i_3_n_12
    );
\ram_reg_0_15_11_11_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ram_reg_0_15_11_11_i_2__0_n_12\,
      I1 => \q0_reg[15]\(0),
      I2 => \ram_reg_0_15_10_10_i_2__0_n_12\,
      I3 => \q0_reg[15]\(5),
      O => d0(11)
    );
\ram_reg_0_15_11_11_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_0_15_5_5_i_4_n_12,
      I1 => ram_reg_0_15_9_9_i_3_n_12,
      I2 => \q0_reg[15]\(1),
      I3 => ram_reg_0_15_7_7_i_4_n_12,
      I4 => \q0_reg[15]\(2),
      I5 => ram_reg_0_15_11_11_i_3_n_12,
      O => \ram_reg_0_15_11_11_i_2__0_n_12\
    );
ram_reg_0_15_11_11_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q0\(3),
      I1 => \^q0\(19),
      I2 => \q0_reg[15]\(3),
      I3 => \^q0\(11),
      I4 => \q0_reg[15]\(4),
      I5 => \^q0\(27),
      O => ram_reg_0_15_11_11_i_3_n_12
    );
\ram_reg_0_15_12_12_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \ram_reg_0_15_12_12_i_2__0_n_12\,
      I1 => \q0_reg[15]\(1),
      I2 => ram_reg_0_15_12_12_i_3_n_12,
      I3 => \q0_reg[15]\(0),
      I4 => \ram_reg_0_15_11_11_i_2__0_n_12\,
      I5 => \q0_reg[15]\(5),
      O => d0(12)
    );
\ram_reg_0_15_12_12_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_15_6_6_i_3_n_12,
      I1 => \q0_reg[15]\(2),
      I2 => ram_reg_0_15_10_10_i_3_n_12,
      O => \ram_reg_0_15_12_12_i_2__0_n_12\
    );
ram_reg_0_15_12_12_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_15_8_8_i_3_n_12,
      I1 => \q0_reg[15]\(2),
      I2 => ram_reg_0_15_12_12_i_4_n_12,
      O => ram_reg_0_15_12_12_i_3_n_12
    );
ram_reg_0_15_12_12_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q0\(4),
      I1 => \^q0\(20),
      I2 => \q0_reg[15]\(3),
      I3 => \^q0\(12),
      I4 => \q0_reg[15]\(4),
      I5 => \^q0\(28),
      O => ram_reg_0_15_12_12_i_4_n_12
    );
\ram_reg_0_15_13_13_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \ram_reg_0_15_12_12_i_2__0_n_12\,
      I1 => \q0_reg[15]\(1),
      I2 => ram_reg_0_15_12_12_i_3_n_12,
      I3 => \ram_reg_0_15_13_13_i_2__0_n_12\,
      I4 => \q0_reg[15]\(0),
      I5 => \q0_reg[15]\(5),
      O => d0(13)
    );
\ram_reg_0_15_13_13_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8FF33CC00"
    )
        port map (
      I0 => ram_reg_0_15_7_7_i_4_n_12,
      I1 => \q0_reg[15]\(2),
      I2 => ram_reg_0_15_11_11_i_3_n_12,
      I3 => ram_reg_0_15_9_9_i_3_n_12,
      I4 => ram_reg_0_15_13_13_i_3_n_12,
      I5 => \q0_reg[15]\(1),
      O => \ram_reg_0_15_13_13_i_2__0_n_12\
    );
ram_reg_0_15_13_13_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q0\(5),
      I1 => \^q0\(21),
      I2 => \q0_reg[15]\(3),
      I3 => \^q0\(13),
      I4 => \q0_reg[15]\(4),
      I5 => \^q0\(29),
      O => ram_reg_0_15_13_13_i_3_n_12
    );
\ram_reg_0_15_14_14_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ram_reg_0_15_14_14_i_2__0_n_12\,
      I1 => \q0_reg[15]\(0),
      I2 => \ram_reg_0_15_13_13_i_2__0_n_12\,
      I3 => \q0_reg[15]\(5),
      O => d0(14)
    );
\ram_reg_0_15_14_14_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => ram_reg_0_15_12_12_i_3_n_12,
      I1 => \q0_reg[15]\(1),
      I2 => ram_reg_0_15_10_10_i_3_n_12,
      I3 => \q0_reg[15]\(2),
      I4 => ram_reg_0_15_14_14_i_3_n_12,
      O => \ram_reg_0_15_14_14_i_2__0_n_12\
    );
ram_reg_0_15_14_14_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q0\(6),
      I1 => \^q0\(22),
      I2 => \q0_reg[15]\(3),
      I3 => \^q0\(14),
      I4 => \q0_reg[15]\(4),
      I5 => \^q0\(30),
      O => ram_reg_0_15_14_14_i_3_n_12
    );
\ram_reg_0_15_15_15_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ram_reg_0_15_15_15_i_2__0_n_12\,
      I1 => \q0_reg[15]\(0),
      I2 => \ram_reg_0_15_14_14_i_2__0_n_12\,
      I3 => \q0_reg[15]\(5),
      O => d0(15)
    );
\ram_reg_0_15_15_15_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => ram_reg_0_15_9_9_i_3_n_12,
      I1 => \q0_reg[15]\(2),
      I2 => ram_reg_0_15_13_13_i_3_n_12,
      I3 => \q0_reg[15]\(1),
      I4 => ram_reg_0_15_11_11_i_3_n_12,
      I5 => ram_reg_0_15_15_15_i_3_n_12,
      O => \ram_reg_0_15_15_15_i_2__0_n_12\
    );
ram_reg_0_15_15_15_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q0\(7),
      I1 => \^q0\(23),
      I2 => \q0_reg[15]\(3),
      I3 => \^q0\(15),
      I4 => \q0_reg[15]\(4),
      I5 => \^q0\(31),
      O => ram_reg_0_15_15_15_i_3_n_12
    );
ram_reg_0_15_1_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ram_reg_0_15_1_1_i_2__0_n_12\,
      I1 => \q0_reg[15]\(0),
      I2 => \ram_reg_0_15_0_0_i_6__0_n_12\,
      I3 => \q0_reg[15]\(5),
      O => d0(1)
    );
\ram_reg_0_15_1_1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_7__1_n_12\,
      I1 => \q0_reg[15]\(1),
      I2 => ram_reg_0_15_1_1_i_3_n_12,
      O => \ram_reg_0_15_1_1_i_2__0_n_12\
    );
ram_reg_0_15_1_1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q0\(5),
      I1 => \q0_reg[15]\(3),
      I2 => \^q0\(13),
      I3 => \q0_reg[15]\(4),
      I4 => \q0_reg[15]\(2),
      I5 => ram_reg_0_15_5_5_i_3_n_12,
      O => ram_reg_0_15_1_1_i_3_n_12
    );
\ram_reg_0_15_2_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => \ram_reg_0_15_2_2_i_2__0_n_12\,
      I1 => \q0_reg[15]\(1),
      I2 => ram_reg_0_15_2_2_i_3_n_12,
      I3 => \q0_reg[15]\(0),
      I4 => \ram_reg_0_15_1_1_i_2__0_n_12\,
      I5 => \q0_reg[15]\(5),
      O => d0(2)
    );
\ram_reg_0_15_2_2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q0\(4),
      I1 => \q0_reg[15]\(3),
      I2 => \^q0\(12),
      I3 => \q0_reg[15]\(4),
      I4 => \q0_reg[15]\(2),
      I5 => ram_reg_0_15_2_2_i_4_n_12,
      O => \ram_reg_0_15_2_2_i_2__0_n_12\
    );
ram_reg_0_15_2_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q0\(6),
      I1 => \q0_reg[15]\(3),
      I2 => \^q0\(14),
      I3 => \q0_reg[15]\(4),
      I4 => \q0_reg[15]\(2),
      I5 => ram_reg_0_15_2_2_i_5_n_12,
      O => ram_reg_0_15_2_2_i_3_n_12
    );
ram_reg_0_15_2_2_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q0\(8),
      I1 => \q0_reg[15]\(3),
      I2 => \^q0\(0),
      I3 => \q0_reg[15]\(4),
      I4 => \^q0\(16),
      O => ram_reg_0_15_2_2_i_4_n_12
    );
ram_reg_0_15_2_2_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q0\(10),
      I1 => \q0_reg[15]\(3),
      I2 => \^q0\(2),
      I3 => \q0_reg[15]\(4),
      I4 => \^q0\(18),
      O => ram_reg_0_15_2_2_i_5_n_12
    );
\ram_reg_0_15_3_3_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => \ram_reg_0_15_2_2_i_2__0_n_12\,
      I1 => \q0_reg[15]\(1),
      I2 => ram_reg_0_15_2_2_i_3_n_12,
      I3 => \ram_reg_0_15_3_3_i_2__0_n_12\,
      I4 => \q0_reg[15]\(0),
      I5 => \q0_reg[15]\(5),
      O => d0(3)
    );
\ram_reg_0_15_3_3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_15_1_1_i_3_n_12,
      I1 => \q0_reg[15]\(1),
      I2 => ram_reg_0_15_3_3_i_3_n_12,
      O => \ram_reg_0_15_3_3_i_2__0_n_12\
    );
ram_reg_0_15_3_3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \^q0\(7),
      I1 => \q0_reg[15]\(3),
      I2 => \^q0\(15),
      I3 => \q0_reg[15]\(4),
      I4 => \q0_reg[15]\(2),
      I5 => ram_reg_0_15_7_7_i_3_n_12,
      O => ram_reg_0_15_3_3_i_3_n_12
    );
\ram_reg_0_15_4_4_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => ram_reg_0_15_2_2_i_3_n_12,
      I1 => \q0_reg[15]\(1),
      I2 => \ram_reg_0_15_4_4_i_2__0_n_12\,
      I3 => \q0_reg[15]\(0),
      I4 => \ram_reg_0_15_3_3_i_2__0_n_12\,
      I5 => \q0_reg[15]\(5),
      O => d0(4)
    );
\ram_reg_0_15_4_4_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_15_2_2_i_4_n_12,
      I1 => \q0_reg[15]\(2),
      I2 => ram_reg_0_15_4_4_i_3_n_12,
      O => \ram_reg_0_15_4_4_i_2__0_n_12\
    );
ram_reg_0_15_4_4_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q0\(12),
      I1 => \q0_reg[15]\(3),
      I2 => \^q0\(4),
      I3 => \q0_reg[15]\(4),
      I4 => \^q0\(20),
      O => ram_reg_0_15_4_4_i_3_n_12
    );
\ram_reg_0_15_5_5_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8FF00"
    )
        port map (
      I0 => ram_reg_0_15_2_2_i_3_n_12,
      I1 => \q0_reg[15]\(1),
      I2 => \ram_reg_0_15_4_4_i_2__0_n_12\,
      I3 => \ram_reg_0_15_5_5_i_2__0_n_12\,
      I4 => \q0_reg[15]\(0),
      I5 => \q0_reg[15]\(5),
      O => d0(5)
    );
\ram_reg_0_15_5_5_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => ram_reg_0_15_5_5_i_3_n_12,
      I1 => \q0_reg[15]\(2),
      I2 => ram_reg_0_15_5_5_i_4_n_12,
      I3 => ram_reg_0_15_3_3_i_3_n_12,
      I4 => \q0_reg[15]\(1),
      O => \ram_reg_0_15_5_5_i_2__0_n_12\
    );
ram_reg_0_15_5_5_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q0\(9),
      I1 => \q0_reg[15]\(3),
      I2 => \^q0\(1),
      I3 => \q0_reg[15]\(4),
      I4 => \^q0\(17),
      O => ram_reg_0_15_5_5_i_3_n_12
    );
ram_reg_0_15_5_5_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q0\(13),
      I1 => \q0_reg[15]\(3),
      I2 => \^q0\(5),
      I3 => \q0_reg[15]\(4),
      I4 => \^q0\(21),
      O => ram_reg_0_15_5_5_i_4_n_12
    );
\ram_reg_0_15_6_6_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ram_reg_0_15_6_6_i_2__0_n_12\,
      I1 => \q0_reg[15]\(0),
      I2 => \ram_reg_0_15_5_5_i_2__0_n_12\,
      I3 => \q0_reg[15]\(5),
      O => d0(6)
    );
\ram_reg_0_15_6_6_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_0_15_2_2_i_4_n_12,
      I1 => ram_reg_0_15_4_4_i_3_n_12,
      I2 => \q0_reg[15]\(1),
      I3 => ram_reg_0_15_2_2_i_5_n_12,
      I4 => \q0_reg[15]\(2),
      I5 => ram_reg_0_15_6_6_i_3_n_12,
      O => \ram_reg_0_15_6_6_i_2__0_n_12\
    );
ram_reg_0_15_6_6_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q0\(14),
      I1 => \q0_reg[15]\(3),
      I2 => \^q0\(6),
      I3 => \q0_reg[15]\(4),
      I4 => \^q0\(22),
      O => ram_reg_0_15_6_6_i_3_n_12
    );
\ram_reg_0_15_7_7_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ram_reg_0_15_7_7_i_2__0_n_12\,
      I1 => \q0_reg[15]\(0),
      I2 => \ram_reg_0_15_6_6_i_2__0_n_12\,
      I3 => \q0_reg[15]\(5),
      O => d0(7)
    );
\ram_reg_0_15_7_7_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_0_15_5_5_i_3_n_12,
      I1 => ram_reg_0_15_5_5_i_4_n_12,
      I2 => \q0_reg[15]\(1),
      I3 => ram_reg_0_15_7_7_i_3_n_12,
      I4 => \q0_reg[15]\(2),
      I5 => ram_reg_0_15_7_7_i_4_n_12,
      O => \ram_reg_0_15_7_7_i_2__0_n_12\
    );
ram_reg_0_15_7_7_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q0\(11),
      I1 => \q0_reg[15]\(3),
      I2 => \^q0\(3),
      I3 => \q0_reg[15]\(4),
      I4 => \^q0\(19),
      O => ram_reg_0_15_7_7_i_3_n_12
    );
ram_reg_0_15_7_7_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q0\(15),
      I1 => \q0_reg[15]\(3),
      I2 => \^q0\(7),
      I3 => \q0_reg[15]\(4),
      I4 => \^q0\(23),
      O => ram_reg_0_15_7_7_i_4_n_12
    );
\ram_reg_0_15_8_8_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ram_reg_0_15_8_8_i_2__0_n_12\,
      I1 => \q0_reg[15]\(0),
      I2 => \ram_reg_0_15_7_7_i_2__0_n_12\,
      I3 => \q0_reg[15]\(5),
      O => d0(8)
    );
\ram_reg_0_15_8_8_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_0_15_2_2_i_5_n_12,
      I1 => ram_reg_0_15_6_6_i_3_n_12,
      I2 => \q0_reg[15]\(1),
      I3 => ram_reg_0_15_4_4_i_3_n_12,
      I4 => \q0_reg[15]\(2),
      I5 => ram_reg_0_15_8_8_i_3_n_12,
      O => \ram_reg_0_15_8_8_i_2__0_n_12\
    );
ram_reg_0_15_8_8_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q0\(0),
      I1 => \^q0\(16),
      I2 => \q0_reg[15]\(3),
      I3 => \^q0\(8),
      I4 => \q0_reg[15]\(4),
      I5 => \^q0\(24),
      O => ram_reg_0_15_8_8_i_3_n_12
    );
\ram_reg_0_15_9_9_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \ram_reg_0_15_9_9_i_2__0_n_12\,
      I1 => \q0_reg[15]\(0),
      I2 => \ram_reg_0_15_8_8_i_2__0_n_12\,
      I3 => \q0_reg[15]\(5),
      O => d0(9)
    );
\ram_reg_0_15_9_9_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ram_reg_0_15_7_7_i_3_n_12,
      I1 => ram_reg_0_15_7_7_i_4_n_12,
      I2 => \q0_reg[15]\(1),
      I3 => ram_reg_0_15_5_5_i_4_n_12,
      I4 => \q0_reg[15]\(2),
      I5 => ram_reg_0_15_9_9_i_3_n_12,
      O => \ram_reg_0_15_9_9_i_2__0_n_12\
    );
ram_reg_0_15_9_9_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q0\(1),
      I1 => \^q0\(17),
      I2 => \q0_reg[15]\(3),
      I3 => \^q0\(9),
      I4 => \q0_reg[15]\(4),
      I5 => \^q0\(25),
      O => ram_reg_0_15_9_9_i_3_n_12
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 9) => B"111111",
      ADDRARDADDR(8 downto 5) => address1(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(14 downto 9) => B"111111",
      ADDRBWRADDR(8 downto 5) => address0(3 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => d1(31 downto 0),
      DINBDIN(31 downto 0) => ram_reg_bram_1_6(31 downto 0),
      DINPADINP(3 downto 0) => d1(35 downto 32),
      DINPBDINP(3 downto 0) => ram_reg_bram_1_6(35 downto 32),
      DOUTADOUT(31 downto 0) => \^q1\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \^q0\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \^q1\(35 downto 32),
      DOUTPBDOUTP(3 downto 0) => \^q0\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ce1,
      ENBWREN => ce0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 9) => B"111111",
      ADDRARDADDR(8 downto 5) => address1(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(14 downto 9) => B"111111",
      ADDRBWRADDR(8 downto 5) => address0(3 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 28) => B"0000",
      DINADIN(27 downto 0) => d1(63 downto 36),
      DINBDIN(31 downto 28) => B"0000",
      DINBDIN(27 downto 0) => ram_reg_bram_1_6(63 downto 36),
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 28) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 28),
      DOUTADOUT(27 downto 0) => \^q1\(63 downto 36),
      DOUTBDOUT(31 downto 28) => NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED(31 downto 28),
      DOUTBDOUT(27 downto 0) => \^q0\(63 downto 36),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ce1,
      ENBWREN => ce0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\reg_427[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(0),
      O => D(0)
    );
\reg_427[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(10),
      O => D(10)
    );
\reg_427[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(11),
      O => D(11)
    );
\reg_427[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(12),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(12),
      O => D(12)
    );
\reg_427[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(13),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(13),
      O => D(13)
    );
\reg_427[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(14),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(14),
      O => D(14)
    );
\reg_427[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(15),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(15),
      O => D(15)
    );
\reg_427[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(16),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(16),
      O => D(16)
    );
\reg_427[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(17),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(17),
      O => D(17)
    );
\reg_427[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(18),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(18),
      O => D(18)
    );
\reg_427[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(19),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(19),
      O => D(19)
    );
\reg_427[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(1),
      O => D(1)
    );
\reg_427[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(20),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(20),
      O => D(20)
    );
\reg_427[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(21),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(21),
      O => D(21)
    );
\reg_427[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(22),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(22),
      O => D(22)
    );
\reg_427[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(23),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(23),
      O => D(23)
    );
\reg_427[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(24),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(24),
      O => D(24)
    );
\reg_427[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(25),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(25),
      O => D(25)
    );
\reg_427[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(26),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(26),
      O => D(26)
    );
\reg_427[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(27),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(27),
      O => D(27)
    );
\reg_427[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(28),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(28),
      O => D(28)
    );
\reg_427[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(29),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(29),
      O => D(29)
    );
\reg_427[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(2),
      O => D(2)
    );
\reg_427[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(30),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(30),
      O => D(30)
    );
\reg_427[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(31),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(31),
      O => D(31)
    );
\reg_427[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(32),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(32),
      O => D(32)
    );
\reg_427[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(33),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(33),
      O => D(33)
    );
\reg_427[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(34),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(34),
      O => D(34)
    );
\reg_427[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(35),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(35),
      O => D(35)
    );
\reg_427[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(36),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(36),
      O => D(36)
    );
\reg_427[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(37),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(37),
      O => D(37)
    );
\reg_427[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(38),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(38),
      O => D(38)
    );
\reg_427[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(39),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(39),
      O => D(39)
    );
\reg_427[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(3),
      O => D(3)
    );
\reg_427[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(40),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(40),
      O => D(40)
    );
\reg_427[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(41),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(41),
      O => D(41)
    );
\reg_427[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(42),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(42),
      O => D(42)
    );
\reg_427[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(43),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(43),
      O => D(43)
    );
\reg_427[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(44),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(44),
      O => D(44)
    );
\reg_427[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(45),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(45),
      O => D(45)
    );
\reg_427[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(46),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(46),
      O => D(46)
    );
\reg_427[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(47),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(47),
      O => D(47)
    );
\reg_427[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(48),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(48),
      O => D(48)
    );
\reg_427[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(49),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(49),
      O => D(49)
    );
\reg_427[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(4),
      O => D(4)
    );
\reg_427[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(50),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(50),
      O => D(50)
    );
\reg_427[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(51),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(51),
      O => D(51)
    );
\reg_427[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(52),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(52),
      O => D(52)
    );
\reg_427[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(53),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(53),
      O => D(53)
    );
\reg_427[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(54),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(54),
      O => D(54)
    );
\reg_427[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(55),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(55),
      O => D(55)
    );
\reg_427[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(56),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(56),
      O => D(56)
    );
\reg_427[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(57),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(57),
      O => D(57)
    );
\reg_427[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(58),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(58),
      O => D(58)
    );
\reg_427[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(59),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(59),
      O => D(59)
    );
\reg_427[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(5),
      O => D(5)
    );
\reg_427[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(60),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(60),
      O => D(60)
    );
\reg_427[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(61),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(61),
      O => D(61)
    );
\reg_427[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(62),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(62),
      O => D(62)
    );
\reg_427[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(63),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(63),
      O => D(63)
    );
\reg_427[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(6),
      O => D(6)
    );
\reg_427[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(7),
      O => D(7)
    );
\reg_427[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(8),
      O => D(8)
    );
\reg_427[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \^q0\(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^q1\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W is
  port (
    \q0_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W : entity is "Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W is
  signal ACF_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ACF_ce0 : STD_LOGIC;
  signal q00 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_10_10 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_10_10 : label is "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_10_10 : label is 8;
  attribute ram_offset of ram_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_15_11_11 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_11_11 : label is "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_11_11 : label is 8;
  attribute ram_offset of ram_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_15_12_12 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_12 : label is "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_12 : label is 8;
  attribute ram_offset of ram_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_15_13_13 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_13_13 : label is "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_13_13 : label is 8;
  attribute ram_offset of ram_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_15_14_14 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_14 : label is "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_14 : label is 8;
  attribute ram_offset of ram_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_15_15_15 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_15_15 : label is "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_15_15 : label is 8;
  attribute ram_offset of ram_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 8;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 8;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 8;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 8;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 8;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 8;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 8;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_15_8_8 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_8_8 : label is "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_8_8 : label is 8;
  attribute ram_offset of ram_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_15_9_9 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_9_9 : label is "grp_Reflection_coefficients_fu_113/ACF_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_9_9 : label is 8;
  attribute ram_offset of ram_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_15_9_9 : label is 9;
begin
\q0[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      O => ACF_ce0
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ACF_ce0,
      D => q00(0),
      Q => \q0_reg[15]_0\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ACF_ce0,
      D => q00(10),
      Q => \q0_reg[15]_0\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ACF_ce0,
      D => q00(11),
      Q => \q0_reg[15]_0\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ACF_ce0,
      D => q00(12),
      Q => \q0_reg[15]_0\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ACF_ce0,
      D => q00(13),
      Q => \q0_reg[15]_0\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ACF_ce0,
      D => q00(14),
      Q => \q0_reg[15]_0\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ACF_ce0,
      D => q00(15),
      Q => \q0_reg[15]_0\(15),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ACF_ce0,
      D => q00(1),
      Q => \q0_reg[15]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ACF_ce0,
      D => q00(2),
      Q => \q0_reg[15]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ACF_ce0,
      D => q00(3),
      Q => \q0_reg[15]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ACF_ce0,
      D => q00(4),
      Q => \q0_reg[15]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ACF_ce0,
      D => q00(5),
      Q => \q0_reg[15]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ACF_ce0,
      D => q00(6),
      Q => \q0_reg[15]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ACF_ce0,
      D => q00(7),
      Q => \q0_reg[15]_0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ACF_ce0,
      D => q00(8),
      Q => \q0_reg[15]_0\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ACF_ce0,
      D => q00(9),
      Q => \q0_reg[15]_0\(9),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ACF_address0(0),
      A1 => ACF_address0(1),
      A2 => ACF_address0(2),
      A3 => ACF_address0(3),
      A4 => '0',
      D => d0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => Q(0)
    );
\ram_reg_0_15_0_0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[0]_0\(0),
      I1 => Q(2),
      I2 => \q0_reg[0]_1\(0),
      I3 => Q(1),
      I4 => \q0_reg[0]_2\(0),
      O => ACF_address0(0)
    );
\ram_reg_0_15_0_0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => Q(2),
      I2 => \q0_reg[0]_1\(1),
      I3 => Q(1),
      I4 => \q0_reg[0]_2\(1),
      O => ACF_address0(1)
    );
\ram_reg_0_15_0_0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[0]_0\(2),
      I1 => Q(2),
      I2 => \q0_reg[0]_1\(2),
      I3 => Q(1),
      I4 => \q0_reg[0]_2\(2),
      O => ACF_address0(2)
    );
\ram_reg_0_15_0_0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[0]_0\(3),
      I1 => Q(2),
      I2 => \q0_reg[0]_1\(3),
      I3 => Q(1),
      I4 => \q0_reg[0]_2\(3),
      O => ACF_address0(3)
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ACF_address0(0),
      A1 => ACF_address0(1),
      A2 => ACF_address0(2),
      A3 => ACF_address0(3),
      A4 => '0',
      D => d0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ACF_address0(0),
      A1 => ACF_address0(1),
      A2 => ACF_address0(2),
      A3 => ACF_address0(3),
      A4 => '0',
      D => d0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ACF_address0(0),
      A1 => ACF_address0(1),
      A2 => ACF_address0(2),
      A3 => ACF_address0(3),
      A4 => '0',
      D => d0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ACF_address0(0),
      A1 => ACF_address0(1),
      A2 => ACF_address0(2),
      A3 => ACF_address0(3),
      A4 => '0',
      D => d0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ACF_address0(0),
      A1 => ACF_address0(1),
      A2 => ACF_address0(2),
      A3 => ACF_address0(3),
      A4 => '0',
      D => d0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ACF_address0(0),
      A1 => ACF_address0(1),
      A2 => ACF_address0(2),
      A3 => ACF_address0(3),
      A4 => '0',
      D => d0(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ACF_address0(0),
      A1 => ACF_address0(1),
      A2 => ACF_address0(2),
      A3 => ACF_address0(3),
      A4 => '0',
      D => d0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ACF_address0(0),
      A1 => ACF_address0(1),
      A2 => ACF_address0(2),
      A3 => ACF_address0(3),
      A4 => '0',
      D => d0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ACF_address0(0),
      A1 => ACF_address0(1),
      A2 => ACF_address0(2),
      A3 => ACF_address0(3),
      A4 => '0',
      D => d0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ACF_address0(0),
      A1 => ACF_address0(1),
      A2 => ACF_address0(2),
      A3 => ACF_address0(3),
      A4 => '0',
      D => d0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ACF_address0(0),
      A1 => ACF_address0(1),
      A2 => ACF_address0(2),
      A3 => ACF_address0(3),
      A4 => '0',
      D => d0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ACF_address0(0),
      A1 => ACF_address0(1),
      A2 => ACF_address0(2),
      A3 => ACF_address0(3),
      A4 => '0',
      D => d0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ACF_address0(0),
      A1 => ACF_address0(1),
      A2 => ACF_address0(2),
      A3 => ACF_address0(3),
      A4 => '0',
      D => d0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ACF_address0(0),
      A1 => ACF_address0(1),
      A2 => ACF_address0(2),
      A3 => ACF_address0(3),
      A4 => '0',
      D => d0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => Q(0)
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ACF_address0(0),
      A1 => ACF_address0(1),
      A2 => ACF_address0(2),
      A3 => ACF_address0(3),
      A4 => '0',
      D => d0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_0 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \P_load_reg_1695_reg[3]\ : out STD_LOGIC;
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q0_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln39_4_fu_1272_p2_carry_i_9_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    add_ln39_4_fu_1272_p2_carry_i_9_1 : in STD_LOGIC;
    zext_ln219_reg_1663_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_0 : entity is "Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_0;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_0 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln39_4_fu_1272_p2_carry_i_10_n_12 : STD_LOGIC;
  signal add_ln39_4_fu_1272_p2_carry_i_11_n_12 : STD_LOGIC;
  signal add_ln39_4_fu_1272_p2_carry_i_12_n_12 : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC;
  signal \^q00\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram_reg_0_15_0_0_i_3__1_n_12\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_4__1_n_12\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_5__1_n_12\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_6__1_n_12\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_Reflection_coefficients_fu_113/K_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_10_10 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_10_10 : label is "grp_Reflection_coefficients_fu_113/K_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_10_10 : label is 8;
  attribute ram_offset of ram_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_15_11_11 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_11_11 : label is "grp_Reflection_coefficients_fu_113/K_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_11_11 : label is 8;
  attribute ram_offset of ram_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_15_12_12 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_12 : label is "grp_Reflection_coefficients_fu_113/K_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_12 : label is 8;
  attribute ram_offset of ram_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_15_13_13 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_13_13 : label is "grp_Reflection_coefficients_fu_113/K_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_13_13 : label is 8;
  attribute ram_offset of ram_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_15_14_14 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_14 : label is "grp_Reflection_coefficients_fu_113/K_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_14 : label is 8;
  attribute ram_offset of ram_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_15_15_15 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_15_15 : label is "grp_Reflection_coefficients_fu_113/K_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_15_15 : label is 8;
  attribute ram_offset of ram_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_Reflection_coefficients_fu_113/K_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 8;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_Reflection_coefficients_fu_113/K_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 8;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_Reflection_coefficients_fu_113/K_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 8;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "grp_Reflection_coefficients_fu_113/K_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 8;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "grp_Reflection_coefficients_fu_113/K_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 8;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "grp_Reflection_coefficients_fu_113/K_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 8;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "grp_Reflection_coefficients_fu_113/K_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 8;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_15_8_8 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_8_8 : label is "grp_Reflection_coefficients_fu_113/K_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_8_8 : label is 8;
  attribute ram_offset of ram_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_15_9_9 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_9_9 : label is "grp_Reflection_coefficients_fu_113/K_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_9_9 : label is 8;
  attribute ram_offset of ram_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_15_9_9 : label is 9;
begin
  E(0) <= \^e\(0);
  q00(15 downto 0) <= \^q00\(15 downto 0);
add_ln39_4_fu_1272_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => add_ln39_4_fu_1272_p2_carry_i_9_0(11),
      I1 => add_ln39_4_fu_1272_p2_carry_i_9_0(12),
      I2 => add_ln39_4_fu_1272_p2_carry_i_9_0(7),
      I3 => add_ln39_4_fu_1272_p2_carry_i_9_0(2),
      I4 => add_ln39_4_fu_1272_p2_carry_i_9_0(6),
      I5 => add_ln39_4_fu_1272_p2_carry_i_9_0(15),
      O => add_ln39_4_fu_1272_p2_carry_i_10_n_12
    );
add_ln39_4_fu_1272_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => add_ln39_4_fu_1272_p2_carry_i_9_1,
      I1 => add_ln39_4_fu_1272_p2_carry_i_9_0(5),
      I2 => add_ln39_4_fu_1272_p2_carry_i_9_0(8),
      I3 => add_ln39_4_fu_1272_p2_carry_i_9_0(10),
      O => add_ln39_4_fu_1272_p2_carry_i_11_n_12
    );
add_ln39_4_fu_1272_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => add_ln39_4_fu_1272_p2_carry_i_9_0(9),
      I1 => add_ln39_4_fu_1272_p2_carry_i_9_0(14),
      I2 => add_ln39_4_fu_1272_p2_carry_i_9_0(4),
      I3 => add_ln39_4_fu_1272_p2_carry_i_9_0(0),
      O => add_ln39_4_fu_1272_p2_carry_i_12_n_12
    );
add_ln39_4_fu_1272_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => add_ln39_4_fu_1272_p2_carry_i_10_n_12,
      I1 => add_ln39_4_fu_1272_p2_carry_i_9_0(3),
      I2 => add_ln39_4_fu_1272_p2_carry_i_9_0(1),
      I3 => add_ln39_4_fu_1272_p2_carry_i_9_0(13),
      I4 => add_ln39_4_fu_1272_p2_carry_i_11_n_12,
      I5 => add_ln39_4_fu_1272_p2_carry_i_12_n_12,
      O => \P_load_reg_1695_reg[3]\
    );
\q0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \^e\(0)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^q00\(0),
      Q => \q0_reg[15]_0\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^q00\(10),
      Q => \q0_reg[15]_0\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^q00\(11),
      Q => \q0_reg[15]_0\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^q00\(12),
      Q => \q0_reg[15]_0\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^q00\(13),
      Q => \q0_reg[15]_0\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^q00\(14),
      Q => \q0_reg[15]_0\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^q00\(15),
      Q => \q0_reg[15]_0\(15),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^q00\(1),
      Q => \q0_reg[15]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^q00\(2),
      Q => \q0_reg[15]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^q00\(3),
      Q => \q0_reg[15]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^q00\(4),
      Q => \q0_reg[15]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^q00\(5),
      Q => \q0_reg[15]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^q00\(6),
      Q => \q0_reg[15]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^q00\(7),
      Q => \q0_reg[15]_0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^q00\(8),
      Q => \q0_reg[15]_0\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^q00\(9),
      Q => \q0_reg[15]_0\(9),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_3__1_n_12\,
      A1 => \ram_reg_0_15_0_0_i_4__1_n_12\,
      A2 => \ram_reg_0_15_0_0_i_5__1_n_12\,
      A3 => \ram_reg_0_15_0_0_i_6__1_n_12\,
      A4 => '0',
      D => d0(0),
      O => \^q00\(0),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
\ram_reg_0_15_0_0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      O => \p_0_in__1\
    );
\ram_reg_0_15_0_0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zext_ln219_reg_1663_reg(0),
      I1 => Q(2),
      I2 => \q0_reg[0]_0\(0),
      I3 => Q(1),
      I4 => \q0_reg[0]_1\(0),
      O => \ram_reg_0_15_0_0_i_3__1_n_12\
    );
\ram_reg_0_15_0_0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zext_ln219_reg_1663_reg(1),
      I1 => Q(2),
      I2 => \q0_reg[0]_0\(1),
      I3 => Q(1),
      I4 => \q0_reg[0]_1\(1),
      O => \ram_reg_0_15_0_0_i_4__1_n_12\
    );
\ram_reg_0_15_0_0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zext_ln219_reg_1663_reg(2),
      I1 => Q(2),
      I2 => \q0_reg[0]_0\(2),
      I3 => Q(1),
      I4 => \q0_reg[0]_1\(2),
      O => \ram_reg_0_15_0_0_i_5__1_n_12\
    );
\ram_reg_0_15_0_0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => zext_ln219_reg_1663_reg(3),
      I1 => Q(2),
      I2 => \q0_reg[0]_0\(3),
      I3 => Q(1),
      I4 => \q0_reg[0]_1\(3),
      O => \ram_reg_0_15_0_0_i_6__1_n_12\
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_3__1_n_12\,
      A1 => \ram_reg_0_15_0_0_i_4__1_n_12\,
      A2 => \ram_reg_0_15_0_0_i_5__1_n_12\,
      A3 => \ram_reg_0_15_0_0_i_6__1_n_12\,
      A4 => '0',
      D => d0(10),
      O => \^q00\(10),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_3__1_n_12\,
      A1 => \ram_reg_0_15_0_0_i_4__1_n_12\,
      A2 => \ram_reg_0_15_0_0_i_5__1_n_12\,
      A3 => \ram_reg_0_15_0_0_i_6__1_n_12\,
      A4 => '0',
      D => d0(11),
      O => \^q00\(11),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_3__1_n_12\,
      A1 => \ram_reg_0_15_0_0_i_4__1_n_12\,
      A2 => \ram_reg_0_15_0_0_i_5__1_n_12\,
      A3 => \ram_reg_0_15_0_0_i_6__1_n_12\,
      A4 => '0',
      D => d0(12),
      O => \^q00\(12),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_3__1_n_12\,
      A1 => \ram_reg_0_15_0_0_i_4__1_n_12\,
      A2 => \ram_reg_0_15_0_0_i_5__1_n_12\,
      A3 => \ram_reg_0_15_0_0_i_6__1_n_12\,
      A4 => '0',
      D => d0(13),
      O => \^q00\(13),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_3__1_n_12\,
      A1 => \ram_reg_0_15_0_0_i_4__1_n_12\,
      A2 => \ram_reg_0_15_0_0_i_5__1_n_12\,
      A3 => \ram_reg_0_15_0_0_i_6__1_n_12\,
      A4 => '0',
      D => d0(14),
      O => \^q00\(14),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_3__1_n_12\,
      A1 => \ram_reg_0_15_0_0_i_4__1_n_12\,
      A2 => \ram_reg_0_15_0_0_i_5__1_n_12\,
      A3 => \ram_reg_0_15_0_0_i_6__1_n_12\,
      A4 => '0',
      D => d0(15),
      O => \^q00\(15),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_3__1_n_12\,
      A1 => \ram_reg_0_15_0_0_i_4__1_n_12\,
      A2 => \ram_reg_0_15_0_0_i_5__1_n_12\,
      A3 => \ram_reg_0_15_0_0_i_6__1_n_12\,
      A4 => '0',
      D => d0(1),
      O => \^q00\(1),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_3__1_n_12\,
      A1 => \ram_reg_0_15_0_0_i_4__1_n_12\,
      A2 => \ram_reg_0_15_0_0_i_5__1_n_12\,
      A3 => \ram_reg_0_15_0_0_i_6__1_n_12\,
      A4 => '0',
      D => d0(2),
      O => \^q00\(2),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_3__1_n_12\,
      A1 => \ram_reg_0_15_0_0_i_4__1_n_12\,
      A2 => \ram_reg_0_15_0_0_i_5__1_n_12\,
      A3 => \ram_reg_0_15_0_0_i_6__1_n_12\,
      A4 => '0',
      D => d0(3),
      O => \^q00\(3),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_3__1_n_12\,
      A1 => \ram_reg_0_15_0_0_i_4__1_n_12\,
      A2 => \ram_reg_0_15_0_0_i_5__1_n_12\,
      A3 => \ram_reg_0_15_0_0_i_6__1_n_12\,
      A4 => '0',
      D => d0(4),
      O => \^q00\(4),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_3__1_n_12\,
      A1 => \ram_reg_0_15_0_0_i_4__1_n_12\,
      A2 => \ram_reg_0_15_0_0_i_5__1_n_12\,
      A3 => \ram_reg_0_15_0_0_i_6__1_n_12\,
      A4 => '0',
      D => d0(5),
      O => \^q00\(5),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_3__1_n_12\,
      A1 => \ram_reg_0_15_0_0_i_4__1_n_12\,
      A2 => \ram_reg_0_15_0_0_i_5__1_n_12\,
      A3 => \ram_reg_0_15_0_0_i_6__1_n_12\,
      A4 => '0',
      D => d0(6),
      O => \^q00\(6),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_3__1_n_12\,
      A1 => \ram_reg_0_15_0_0_i_4__1_n_12\,
      A2 => \ram_reg_0_15_0_0_i_5__1_n_12\,
      A3 => \ram_reg_0_15_0_0_i_6__1_n_12\,
      A4 => '0',
      D => d0(7),
      O => \^q00\(7),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_3__1_n_12\,
      A1 => \ram_reg_0_15_0_0_i_4__1_n_12\,
      A2 => \ram_reg_0_15_0_0_i_5__1_n_12\,
      A3 => \ram_reg_0_15_0_0_i_6__1_n_12\,
      A4 => '0',
      D => d0(8),
      O => \^q00\(8),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \ram_reg_0_15_0_0_i_3__1_n_12\,
      A1 => \ram_reg_0_15_0_0_i_4__1_n_12\,
      A2 => \ram_reg_0_15_0_0_i_5__1_n_12\,
      A3 => \ram_reg_0_15_0_0_i_6__1_n_12\,
      A4 => '0',
      D => d0(9),
      O => \^q00\(9),
      WCLK => ap_clk,
      WE => \p_0_in__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_reg_391_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0 : out STD_LOGIC;
    \K_load_reg_1683_reg[3]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[3]_0\ : out STD_LOGIC;
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[8]_0\ : out STD_LOGIC;
    \q0_reg[9]_0\ : out STD_LOGIC;
    \q0_reg[13]_0\ : out STD_LOGIC;
    \q0_reg[13]_1\ : out STD_LOGIC;
    \q0_reg[14]_0\ : out STD_LOGIC;
    \q0_reg[14]_1\ : out STD_LOGIC;
    \q0_reg[14]_2\ : out STD_LOGIC;
    \q0_reg[14]_3\ : out STD_LOGIC;
    \q0_reg[14]_4\ : out STD_LOGIC;
    \q0_reg[14]_5\ : out STD_LOGIC;
    \q0_reg[14]_6\ : out STD_LOGIC;
    \q0_reg[14]_7\ : out STD_LOGIC;
    \q0_reg[14]_8\ : out STD_LOGIC;
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln222_reg_1673_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    zext_ln219_reg_1663_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln134_fu_938_p2 : in STD_LOGIC;
    add_ln39_2_fu_1185_p2_carry_i_9_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    add_ln39_2_fu_1185_p2_carry_i_9_1 : in STD_LOGIC;
    temp_6_reg_370 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_1 : entity is "Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_1;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_1 is
  signal add_ln39_2_fu_1185_p2_carry_i_10_n_12 : STD_LOGIC;
  signal add_ln39_2_fu_1185_p2_carry_i_11_n_12 : STD_LOGIC;
  signal add_ln39_2_fu_1185_p2_carry_i_12_n_12 : STD_LOGIC;
  signal address0_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_cs_fsm_reg[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_reg_391_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC;
  signal \^q00\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^q0_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ram_reg_0_15_0_0_i_10_n_12 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_11_n_12 : STD_LOGIC;
  signal \temp_6_reg_370[10]_i_2_n_12\ : STD_LOGIC;
  signal \temp_6_reg_370[13]_i_3_n_12\ : STD_LOGIC;
  signal \temp_6_reg_370[14]_i_2_n_12\ : STD_LOGIC;
  signal \temp_6_reg_370[5]_i_2_n_12\ : STD_LOGIC;
  signal \temp_6_reg_370[9]_i_2_n_12\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln222_reg_1673[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \add_ln222_reg_1673[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ap_CS_fsm[22]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \idx107_fu_178[3]_i_1\ : label is "soft_lutpair164";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "grp_Reflection_coefficients_fu_113/P_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 8;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_10_10 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_10_10 : label is "grp_Reflection_coefficients_fu_113/P_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_10_10 : label is 8;
  attribute ram_offset of ram_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_15_11_11 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_11_11 : label is "grp_Reflection_coefficients_fu_113/P_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_11_11 : label is 8;
  attribute ram_offset of ram_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_15_12_12 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_12 : label is "grp_Reflection_coefficients_fu_113/P_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_12 : label is 8;
  attribute ram_offset of ram_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_15_13_13 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_13_13 : label is "grp_Reflection_coefficients_fu_113/P_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_13_13 : label is 8;
  attribute ram_offset of ram_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_15_14_14 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_14 : label is "grp_Reflection_coefficients_fu_113/P_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_14 : label is 8;
  attribute ram_offset of ram_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_15_15_15 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_15_15 : label is "grp_Reflection_coefficients_fu_113/P_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_15_15 : label is 8;
  attribute ram_offset of ram_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "grp_Reflection_coefficients_fu_113/P_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 8;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "grp_Reflection_coefficients_fu_113/P_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 8;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "grp_Reflection_coefficients_fu_113/P_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 8;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "grp_Reflection_coefficients_fu_113/P_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 8;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "grp_Reflection_coefficients_fu_113/P_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 8;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "grp_Reflection_coefficients_fu_113/P_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 8;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "grp_Reflection_coefficients_fu_113/P_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 8;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_15_8_8 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_8_8 : label is "grp_Reflection_coefficients_fu_113/P_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_8_8 : label is 8;
  attribute ram_offset of ram_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_15_9_9 : label is 144;
  attribute RTL_RAM_NAME of ram_reg_0_15_9_9 : label is "grp_Reflection_coefficients_fu_113/P_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_9_9 : label is 8;
  attribute ram_offset of ram_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_15_9_9 : label is 9;
  attribute SOFT_HLUTNM of \retval_0_i43_reg_380[15]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \temp_6_reg_370[13]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \temp_6_reg_370[13]_i_3\ : label is "soft_lutpair161";
begin
  \ap_CS_fsm_reg[8]\(0) <= \^ap_cs_fsm_reg[8]\(0);
  \m_reg_391_reg[3]\(2 downto 0) <= \^m_reg_391_reg[3]\(2 downto 0);
  q00(15 downto 0) <= \^q00\(15 downto 0);
  \q0_reg[15]_0\(15 downto 0) <= \^q0_reg[15]_0\(15 downto 0);
\add_ln222_reg_1673[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln222_reg_1673_reg[3]\(1),
      I1 => \add_ln222_reg_1673_reg[3]\(0),
      O => \^m_reg_391_reg[3]\(0)
    );
\add_ln222_reg_1673[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln222_reg_1673_reg[3]\(2),
      I1 => \add_ln222_reg_1673_reg[3]\(0),
      I2 => \add_ln222_reg_1673_reg[3]\(1),
      O => \^m_reg_391_reg[3]\(1)
    );
\add_ln222_reg_1673[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \add_ln222_reg_1673_reg[3]\(3),
      I1 => \add_ln222_reg_1673_reg[3]\(1),
      I2 => \add_ln222_reg_1673_reg[3]\(0),
      I3 => \add_ln222_reg_1673_reg[3]\(2),
      O => \^m_reg_391_reg[3]\(2)
    );
add_ln39_2_fu_1185_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => add_ln39_2_fu_1185_p2_carry_i_9_0(11),
      I1 => add_ln39_2_fu_1185_p2_carry_i_9_0(12),
      I2 => add_ln39_2_fu_1185_p2_carry_i_9_0(6),
      I3 => add_ln39_2_fu_1185_p2_carry_i_9_0(15),
      I4 => add_ln39_2_fu_1185_p2_carry_i_9_0(7),
      I5 => add_ln39_2_fu_1185_p2_carry_i_9_0(2),
      O => add_ln39_2_fu_1185_p2_carry_i_10_n_12
    );
add_ln39_2_fu_1185_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => add_ln39_2_fu_1185_p2_carry_i_9_1,
      I1 => add_ln39_2_fu_1185_p2_carry_i_9_0(5),
      I2 => add_ln39_2_fu_1185_p2_carry_i_9_0(8),
      I3 => add_ln39_2_fu_1185_p2_carry_i_9_0(10),
      O => add_ln39_2_fu_1185_p2_carry_i_11_n_12
    );
add_ln39_2_fu_1185_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => add_ln39_2_fu_1185_p2_carry_i_9_0(9),
      I1 => add_ln39_2_fu_1185_p2_carry_i_9_0(14),
      I2 => add_ln39_2_fu_1185_p2_carry_i_9_0(4),
      I3 => add_ln39_2_fu_1185_p2_carry_i_9_0(0),
      O => add_ln39_2_fu_1185_p2_carry_i_12_n_12
    );
add_ln39_2_fu_1185_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => add_ln39_2_fu_1185_p2_carry_i_10_n_12,
      I1 => add_ln39_2_fu_1185_p2_carry_i_9_0(3),
      I2 => add_ln39_2_fu_1185_p2_carry_i_9_0(1),
      I3 => add_ln39_2_fu_1185_p2_carry_i_9_0(13),
      I4 => add_ln39_2_fu_1185_p2_carry_i_11_n_12,
      I5 => add_ln39_2_fu_1185_p2_carry_i_12_n_12,
      O => \K_load_reg_1683_reg[3]\
    );
\ap_CS_fsm[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => CO(0),
      I1 => Q(3),
      I2 => icmp_ln134_fu_938_p2,
      O => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0
    );
\ap_CS_fsm[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => E(0),
      I1 => CO(0),
      I2 => Q(3),
      O => D(0)
    );
icmp_ln198_fu_928_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^q0_reg[15]_0\(15),
      I1 => \^q0_reg[15]_0\(14),
      I2 => temp_6_reg_370(14),
      O => DI(7)
    );
icmp_ln198_fu_928_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[15]_0\(13),
      I1 => temp_6_reg_370(13),
      I2 => \^q0_reg[15]_0\(12),
      I3 => temp_6_reg_370(12),
      O => S(6)
    );
icmp_ln198_fu_928_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[15]_0\(11),
      I1 => temp_6_reg_370(11),
      I2 => \^q0_reg[15]_0\(10),
      I3 => temp_6_reg_370(10),
      O => S(5)
    );
icmp_ln198_fu_928_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[15]_0\(9),
      I1 => temp_6_reg_370(9),
      I2 => \^q0_reg[15]_0\(8),
      I3 => temp_6_reg_370(8),
      O => S(4)
    );
icmp_ln198_fu_928_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[15]_0\(7),
      I1 => temp_6_reg_370(7),
      I2 => \^q0_reg[15]_0\(6),
      I3 => temp_6_reg_370(6),
      O => S(3)
    );
icmp_ln198_fu_928_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[15]_0\(5),
      I1 => temp_6_reg_370(5),
      I2 => \^q0_reg[15]_0\(4),
      I3 => temp_6_reg_370(4),
      O => S(2)
    );
icmp_ln198_fu_928_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[15]_0\(3),
      I1 => temp_6_reg_370(3),
      I2 => \^q0_reg[15]_0\(2),
      I3 => temp_6_reg_370(2),
      O => S(1)
    );
icmp_ln198_fu_928_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[15]_0\(1),
      I1 => temp_6_reg_370(1),
      I2 => \^q0_reg[15]_0\(0),
      I3 => temp_6_reg_370(0),
      O => S(0)
    );
icmp_ln198_fu_928_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => temp_6_reg_370(13),
      I1 => \^q0_reg[15]_0\(13),
      I2 => temp_6_reg_370(12),
      I3 => \^q0_reg[15]_0\(12),
      O => DI(6)
    );
icmp_ln198_fu_928_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => temp_6_reg_370(11),
      I1 => \^q0_reg[15]_0\(11),
      I2 => temp_6_reg_370(10),
      I3 => \^q0_reg[15]_0\(10),
      O => DI(5)
    );
icmp_ln198_fu_928_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => temp_6_reg_370(9),
      I1 => \^q0_reg[15]_0\(9),
      I2 => temp_6_reg_370(8),
      I3 => \^q0_reg[15]_0\(8),
      O => DI(4)
    );
icmp_ln198_fu_928_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => temp_6_reg_370(7),
      I1 => \^q0_reg[15]_0\(7),
      I2 => temp_6_reg_370(6),
      I3 => \^q0_reg[15]_0\(6),
      O => DI(3)
    );
icmp_ln198_fu_928_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => temp_6_reg_370(5),
      I1 => \^q0_reg[15]_0\(5),
      I2 => temp_6_reg_370(4),
      I3 => \^q0_reg[15]_0\(4),
      O => DI(2)
    );
icmp_ln198_fu_928_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => temp_6_reg_370(3),
      I1 => \^q0_reg[15]_0\(3),
      I2 => temp_6_reg_370(2),
      I3 => \^q0_reg[15]_0\(2),
      O => DI(1)
    );
icmp_ln198_fu_928_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => temp_6_reg_370(1),
      I1 => \^q0_reg[15]_0\(1),
      I2 => temp_6_reg_370(0),
      I3 => \^q0_reg[15]_0\(0),
      O => DI(0)
    );
icmp_ln198_fu_928_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^q0_reg[15]_0\(15),
      I1 => \^q0_reg[15]_0\(14),
      I2 => temp_6_reg_370(14),
      O => S(7)
    );
\idx107_fu_178[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => CO(0),
      O => SR(0)
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(6),
      I3 => Q(2),
      I4 => Q(5),
      I5 => Q(1),
      O => \^ap_cs_fsm_reg[8]\(0)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]\(0),
      D => \^q00\(0),
      Q => \^q0_reg[15]_0\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]\(0),
      D => \^q00\(10),
      Q => \^q0_reg[15]_0\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]\(0),
      D => \^q00\(11),
      Q => \^q0_reg[15]_0\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]\(0),
      D => \^q00\(12),
      Q => \^q0_reg[15]_0\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]\(0),
      D => \^q00\(13),
      Q => \^q0_reg[15]_0\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]\(0),
      D => \^q00\(14),
      Q => \^q0_reg[15]_0\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]\(0),
      D => \^q00\(15),
      Q => \^q0_reg[15]_0\(15),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]\(0),
      D => \^q00\(1),
      Q => \^q0_reg[15]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]\(0),
      D => \^q00\(2),
      Q => \^q0_reg[15]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]\(0),
      D => \^q00\(3),
      Q => \^q0_reg[15]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]\(0),
      D => \^q00\(4),
      Q => \^q0_reg[15]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]\(0),
      D => \^q00\(5),
      Q => \^q0_reg[15]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]\(0),
      D => \^q00\(6),
      Q => \^q0_reg[15]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]\(0),
      D => \^q00\(7),
      Q => \^q0_reg[15]_0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]\(0),
      D => \^q00\(8),
      Q => \^q0_reg[15]_0\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[8]\(0),
      D => \^q00\(9),
      Q => \^q0_reg[15]_0\(9),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0_0(0),
      A1 => address0_0(1),
      A2 => address0_0(2),
      A3 => address0_0(3),
      A4 => '0',
      D => d0(0),
      O => \^q00\(0),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_0_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => Q(5),
      I1 => Q(2),
      I2 => Q(6),
      I3 => Q(4),
      I4 => \q0_reg[0]_0\(0),
      I5 => Q(1),
      O => ram_reg_0_15_0_0_i_10_n_12
    );
ram_reg_0_15_0_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(5),
      I2 => Q(2),
      I3 => Q(6),
      I4 => Q(4),
      O => ram_reg_0_15_0_0_i_11_n_12
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(6),
      O => \p_0_in__2\
    );
ram_reg_0_15_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBAAABA"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_10_n_12,
      I1 => \add_ln222_reg_1673_reg[3]\(0),
      I2 => Q(5),
      I3 => Q(6),
      I4 => zext_ln219_reg_1663_reg(0),
      O => address0_0(0)
    );
ram_reg_0_15_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4444444F444"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_11_n_12,
      I1 => \q0_reg[0]_0\(1),
      I2 => \^m_reg_391_reg[3]\(0),
      I3 => Q(5),
      I4 => Q(6),
      I5 => zext_ln219_reg_1663_reg(1),
      O => address0_0(1)
    );
ram_reg_0_15_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4444444F444"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_11_n_12,
      I1 => \q0_reg[0]_0\(2),
      I2 => \^m_reg_391_reg[3]\(1),
      I3 => Q(5),
      I4 => Q(6),
      I5 => zext_ln219_reg_1663_reg(2),
      O => address0_0(2)
    );
ram_reg_0_15_0_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88F800F088F8"
    )
        port map (
      I0 => Q(5),
      I1 => \^m_reg_391_reg[3]\(2),
      I2 => \q0_reg[0]_0\(3),
      I3 => ram_reg_0_15_0_0_i_11_n_12,
      I4 => Q(6),
      I5 => zext_ln219_reg_1663_reg(3),
      O => address0_0(3)
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0_0(0),
      A1 => address0_0(1),
      A2 => address0_0(2),
      A3 => address0_0(3),
      A4 => '0',
      D => d0(10),
      O => \^q00\(10),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0_0(0),
      A1 => address0_0(1),
      A2 => address0_0(2),
      A3 => address0_0(3),
      A4 => '0',
      D => d0(11),
      O => \^q00\(11),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0_0(0),
      A1 => address0_0(1),
      A2 => address0_0(2),
      A3 => address0_0(3),
      A4 => '0',
      D => d0(12),
      O => \^q00\(12),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0_0(0),
      A1 => address0_0(1),
      A2 => address0_0(2),
      A3 => address0_0(3),
      A4 => '0',
      D => d0(13),
      O => \^q00\(13),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0_0(0),
      A1 => address0_0(1),
      A2 => address0_0(2),
      A3 => address0_0(3),
      A4 => '0',
      D => d0(14),
      O => \^q00\(14),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0_0(0),
      A1 => address0_0(1),
      A2 => address0_0(2),
      A3 => address0_0(3),
      A4 => '0',
      D => d0(15),
      O => \^q00\(15),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0_0(0),
      A1 => address0_0(1),
      A2 => address0_0(2),
      A3 => address0_0(3),
      A4 => '0',
      D => d0(1),
      O => \^q00\(1),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0_0(0),
      A1 => address0_0(1),
      A2 => address0_0(2),
      A3 => address0_0(3),
      A4 => '0',
      D => d0(2),
      O => \^q00\(2),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0_0(0),
      A1 => address0_0(1),
      A2 => address0_0(2),
      A3 => address0_0(3),
      A4 => '0',
      D => d0(3),
      O => \^q00\(3),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0_0(0),
      A1 => address0_0(1),
      A2 => address0_0(2),
      A3 => address0_0(3),
      A4 => '0',
      D => d0(4),
      O => \^q00\(4),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0_0(0),
      A1 => address0_0(1),
      A2 => address0_0(2),
      A3 => address0_0(3),
      A4 => '0',
      D => d0(5),
      O => \^q00\(5),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0_0(0),
      A1 => address0_0(1),
      A2 => address0_0(2),
      A3 => address0_0(3),
      A4 => '0',
      D => d0(6),
      O => \^q00\(6),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0_0(0),
      A1 => address0_0(1),
      A2 => address0_0(2),
      A3 => address0_0(3),
      A4 => '0',
      D => d0(7),
      O => \^q00\(7),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0_0(0),
      A1 => address0_0(1),
      A2 => address0_0(2),
      A3 => address0_0(3),
      A4 => '0',
      D => d0(8),
      O => \^q00\(8),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0_0(0),
      A1 => address0_0(1),
      A2 => address0_0(2),
      A3 => address0_0(3),
      A4 => '0',
      D => d0(9),
      O => \^q00\(9),
      WCLK => ap_clk,
      WE => \p_0_in__2\
    );
\retval_0_i43_reg_380[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => CO(0),
      I1 => Q(3),
      I2 => icmp_ln134_fu_938_p2,
      O => \ap_CS_fsm_reg[11]\(0)
    );
\temp_6_reg_370[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4073CC"
    )
        port map (
      I0 => \^q0_reg[15]_0\(14),
      I1 => \^q0_reg[15]_0\(15),
      I2 => \temp_6_reg_370[13]_i_3_n_12\,
      I3 => \^q0_reg[15]_0\(10),
      I4 => \temp_6_reg_370[10]_i_2_n_12\,
      O => \q0_reg[14]_2\
    );
\temp_6_reg_370[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^q0_reg[15]_0\(8),
      I1 => \^q0_reg[15]_0\(6),
      I2 => \temp_6_reg_370[9]_i_2_n_12\,
      I3 => \^q0_reg[15]_0\(7),
      I4 => \^q0_reg[15]_0\(9),
      O => \temp_6_reg_370[10]_i_2_n_12\
    );
\temp_6_reg_370[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4073CC"
    )
        port map (
      I0 => \^q0_reg[15]_0\(14),
      I1 => \^q0_reg[15]_0\(15),
      I2 => \temp_6_reg_370[13]_i_3_n_12\,
      I3 => \^q0_reg[15]_0\(11),
      I4 => \temp_6_reg_370[14]_i_2_n_12\,
      O => \q0_reg[14]_1\
    );
\temp_6_reg_370[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73CC73CCFF4073CC"
    )
        port map (
      I0 => \^q0_reg[15]_0\(14),
      I1 => \^q0_reg[15]_0\(15),
      I2 => \temp_6_reg_370[13]_i_3_n_12\,
      I3 => \^q0_reg[15]_0\(12),
      I4 => \temp_6_reg_370[14]_i_2_n_12\,
      I5 => \^q0_reg[15]_0\(11),
      O => \q0_reg[14]_0\
    );
\temp_6_reg_370[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^q0_reg[15]_0\(14),
      I1 => \^q0_reg[15]_0\(15),
      I2 => \temp_6_reg_370[13]_i_3_n_12\,
      I3 => Q(2),
      O => \q0_reg[14]_8\
    );
\temp_6_reg_370[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AAAA"
    )
        port map (
      I0 => \^q0_reg[15]_0\(13),
      I1 => \^q0_reg[15]_0\(11),
      I2 => \temp_6_reg_370[14]_i_2_n_12\,
      I3 => \^q0_reg[15]_0\(12),
      I4 => \^q0_reg[15]_0\(15),
      O => \q0_reg[13]_0\
    );
\temp_6_reg_370[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q0_reg[15]_0\(12),
      I1 => \temp_6_reg_370[14]_i_2_n_12\,
      I2 => \^q0_reg[15]_0\(11),
      I3 => \^q0_reg[15]_0\(13),
      O => \temp_6_reg_370[13]_i_3_n_12\
    );
\temp_6_reg_370[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFFF0000"
    )
        port map (
      I0 => \^q0_reg[15]_0\(13),
      I1 => \^q0_reg[15]_0\(11),
      I2 => \temp_6_reg_370[14]_i_2_n_12\,
      I3 => \^q0_reg[15]_0\(12),
      I4 => \^q0_reg[15]_0\(14),
      I5 => \^q0_reg[15]_0\(15),
      O => \q0_reg[13]_1\
    );
\temp_6_reg_370[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q0_reg[15]_0\(9),
      I1 => \^q0_reg[15]_0\(7),
      I2 => \temp_6_reg_370[9]_i_2_n_12\,
      I3 => \^q0_reg[15]_0\(6),
      I4 => \^q0_reg[15]_0\(8),
      I5 => \^q0_reg[15]_0\(10),
      O => \temp_6_reg_370[14]_i_2_n_12\
    );
\temp_6_reg_370[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"73CCFF40"
    )
        port map (
      I0 => \^q0_reg[15]_0\(14),
      I1 => \^q0_reg[15]_0\(15),
      I2 => \temp_6_reg_370[13]_i_3_n_12\,
      I3 => \^q0_reg[15]_0\(1),
      I4 => \^q0_reg[15]_0\(0),
      O => \q0_reg[14]_7\
    );
\temp_6_reg_370[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73CC73CC73CCFF40"
    )
        port map (
      I0 => \^q0_reg[15]_0\(14),
      I1 => \^q0_reg[15]_0\(15),
      I2 => \temp_6_reg_370[13]_i_3_n_12\,
      I3 => \^q0_reg[15]_0\(2),
      I4 => \^q0_reg[15]_0\(1),
      I5 => \^q0_reg[15]_0\(0),
      O => \q0_reg[14]_6\
    );
\temp_6_reg_370[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => \^q0_reg[15]_0\(3),
      I1 => \^q0_reg[15]_0\(0),
      I2 => \^q0_reg[15]_0\(1),
      I3 => \^q0_reg[15]_0\(2),
      I4 => \^q0_reg[15]_0\(15),
      O => \q0_reg[3]_0\
    );
\temp_6_reg_370[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAAA"
    )
        port map (
      I0 => \^q0_reg[15]_0\(4),
      I1 => \^q0_reg[15]_0\(2),
      I2 => \^q0_reg[15]_0\(1),
      I3 => \^q0_reg[15]_0\(0),
      I4 => \^q0_reg[15]_0\(3),
      I5 => \^q0_reg[15]_0\(15),
      O => \q0_reg[4]_0\
    );
\temp_6_reg_370[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4073CC"
    )
        port map (
      I0 => \^q0_reg[15]_0\(14),
      I1 => \^q0_reg[15]_0\(15),
      I2 => \temp_6_reg_370[13]_i_3_n_12\,
      I3 => \^q0_reg[15]_0\(5),
      I4 => \temp_6_reg_370[5]_i_2_n_12\,
      O => \q0_reg[14]_5\
    );
\temp_6_reg_370[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q0_reg[15]_0\(3),
      I1 => \^q0_reg[15]_0\(0),
      I2 => \^q0_reg[15]_0\(1),
      I3 => \^q0_reg[15]_0\(2),
      I4 => \^q0_reg[15]_0\(4),
      O => \temp_6_reg_370[5]_i_2_n_12\
    );
\temp_6_reg_370[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4073CC"
    )
        port map (
      I0 => \^q0_reg[15]_0\(14),
      I1 => \^q0_reg[15]_0\(15),
      I2 => \temp_6_reg_370[13]_i_3_n_12\,
      I3 => \^q0_reg[15]_0\(6),
      I4 => \temp_6_reg_370[9]_i_2_n_12\,
      O => \q0_reg[14]_4\
    );
\temp_6_reg_370[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73CC73CCFF4073CC"
    )
        port map (
      I0 => \^q0_reg[15]_0\(14),
      I1 => \^q0_reg[15]_0\(15),
      I2 => \temp_6_reg_370[13]_i_3_n_12\,
      I3 => \^q0_reg[15]_0\(7),
      I4 => \temp_6_reg_370[9]_i_2_n_12\,
      I5 => \^q0_reg[15]_0\(6),
      O => \q0_reg[14]_3\
    );
\temp_6_reg_370[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AAAA"
    )
        port map (
      I0 => \^q0_reg[15]_0\(8),
      I1 => \^q0_reg[15]_0\(6),
      I2 => \temp_6_reg_370[9]_i_2_n_12\,
      I3 => \^q0_reg[15]_0\(7),
      I4 => \^q0_reg[15]_0\(15),
      O => \q0_reg[8]_0\
    );
\temp_6_reg_370[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555565AAAAAAAA"
    )
        port map (
      I0 => \^q0_reg[15]_0\(9),
      I1 => \^q0_reg[15]_0\(7),
      I2 => \temp_6_reg_370[9]_i_2_n_12\,
      I3 => \^q0_reg[15]_0\(6),
      I4 => \^q0_reg[15]_0\(8),
      I5 => \^q0_reg[15]_0\(15),
      O => \q0_reg[9]_0\
    );
\temp_6_reg_370[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q0_reg[15]_0\(4),
      I1 => \^q0_reg[15]_0\(2),
      I2 => \^q0_reg[15]_0\(1),
      I3 => \^q0_reg[15]_0\(0),
      I4 => \^q0_reg[15]_0\(3),
      I5 => \^q0_reg[15]_0\(5),
      O => \temp_6_reg_370[9]_i_2_n_12\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2 is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEA2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_PREADD_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln116_reg_1714_reg[39]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln116_reg_1714_reg[39]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2 : entity is "Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2 is
  signal \^p\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(32 downto 0) <= \^p\(32 downto 0);
\add_ln116_reg_1714[39]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \add_ln116_reg_1714_reg[39]\(0),
      I1 => \^p\(32),
      I2 => \add_ln116_reg_1714_reg[39]\(1),
      I3 => \add_ln116_reg_1714_reg[39]_0\(0),
      I4 => \add_ln116_reg_1714_reg[39]\(2),
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q1(15),
      B(16) => indata_q1(15),
      B(15 downto 0) => indata_q1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA2,
      CEA2 => Q(0),
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => Q(0),
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => DSP_PREADD_INST(15),
      D(25) => DSP_PREADD_INST(15),
      D(24) => DSP_PREADD_INST(15),
      D(23) => DSP_PREADD_INST(15),
      D(22) => DSP_PREADD_INST(15),
      D(21) => DSP_PREADD_INST(15),
      D(20) => DSP_PREADD_INST(15),
      D(19) => DSP_PREADD_INST(15),
      D(18) => DSP_PREADD_INST(15),
      D(17) => DSP_PREADD_INST(15),
      D(16) => DSP_PREADD_INST(15),
      D(15 downto 0) => DSP_PREADD_INST(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => \^p\(32 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_38 is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_38 : entity is "Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_38;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_38 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q0(15),
      A(28) => indata_q0(15),
      A(27) => indata_q0(15),
      A(26) => indata_q0(15),
      A(25) => indata_q0(15),
      A(24) => indata_q0(15),
      A(23) => indata_q0(15),
      A(22) => indata_q0(15),
      A(21) => indata_q0(15),
      A(20) => indata_q0(15),
      A(19) => indata_q0(15),
      A(18) => indata_q0(15),
      A(17) => indata_q0(15),
      A(16) => indata_q0(15),
      A(15 downto 0) => indata_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => A(15),
      B(16) => A(15),
      B(15 downto 0) => A(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => CEA2,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => indata_q0(15),
      D(25) => indata_q0(15),
      D(24) => indata_q0(15),
      D(23) => indata_q0(15),
      D(22) => indata_q0(15),
      D(21) => indata_q0(15),
      D(20) => indata_q0(15),
      D(19) => indata_q0(15),
      D(18) => indata_q0(15),
      D(17) => indata_q0(15),
      D(16) => indata_q0(15),
      D(15 downto 0) => indata_q0(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => P(32 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    CEA2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1 : entity is "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1 is
  signal m_reg_reg_n_118 : STD_LOGIC;
  signal m_reg_reg_n_119 : STD_LOGIC;
  signal m_reg_reg_n_120 : STD_LOGIC;
  signal m_reg_reg_n_121 : STD_LOGIC;
  signal m_reg_reg_n_122 : STD_LOGIC;
  signal m_reg_reg_n_123 : STD_LOGIC;
  signal m_reg_reg_n_124 : STD_LOGIC;
  signal m_reg_reg_n_125 : STD_LOGIC;
  signal m_reg_reg_n_126 : STD_LOGIC;
  signal m_reg_reg_n_127 : STD_LOGIC;
  signal m_reg_reg_n_128 : STD_LOGIC;
  signal m_reg_reg_n_129 : STD_LOGIC;
  signal m_reg_reg_n_130 : STD_LOGIC;
  signal m_reg_reg_n_131 : STD_LOGIC;
  signal m_reg_reg_n_132 : STD_LOGIC;
  signal m_reg_reg_n_133 : STD_LOGIC;
  signal m_reg_reg_n_134 : STD_LOGIC;
  signal m_reg_reg_n_135 : STD_LOGIC;
  signal m_reg_reg_n_136 : STD_LOGIC;
  signal m_reg_reg_n_137 : STD_LOGIC;
  signal m_reg_reg_n_138 : STD_LOGIC;
  signal m_reg_reg_n_139 : STD_LOGIC;
  signal m_reg_reg_n_140 : STD_LOGIC;
  signal m_reg_reg_n_141 : STD_LOGIC;
  signal m_reg_reg_n_142 : STD_LOGIC;
  signal m_reg_reg_n_143 : STD_LOGIC;
  signal m_reg_reg_n_144 : STD_LOGIC;
  signal m_reg_reg_n_145 : STD_LOGIC;
  signal m_reg_reg_n_146 : STD_LOGIC;
  signal m_reg_reg_n_147 : STD_LOGIC;
  signal m_reg_reg_n_148 : STD_LOGIC;
  signal m_reg_reg_n_149 : STD_LOGIC;
  signal m_reg_reg_n_150 : STD_LOGIC;
  signal m_reg_reg_n_151 : STD_LOGIC;
  signal m_reg_reg_n_152 : STD_LOGIC;
  signal m_reg_reg_n_153 : STD_LOGIC;
  signal m_reg_reg_n_154 : STD_LOGIC;
  signal m_reg_reg_n_155 : STD_LOGIC;
  signal m_reg_reg_n_156 : STD_LOGIC;
  signal m_reg_reg_n_157 : STD_LOGIC;
  signal m_reg_reg_n_158 : STD_LOGIC;
  signal m_reg_reg_n_159 : STD_LOGIC;
  signal m_reg_reg_n_160 : STD_LOGIC;
  signal m_reg_reg_n_161 : STD_LOGIC;
  signal m_reg_reg_n_162 : STD_LOGIC;
  signal m_reg_reg_n_163 : STD_LOGIC;
  signal m_reg_reg_n_164 : STD_LOGIC;
  signal m_reg_reg_n_165 : STD_LOGIC;
  signal NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of m_reg_reg : label is "yes";
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
m_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q0(15),
      B(16) => indata_q0(15),
      B(15 downto 0) => indata_q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26) => indata_q0(15),
      D(25) => indata_q0(15),
      D(24) => indata_q0(15),
      D(23) => indata_q0(15),
      D(22) => indata_q0(15),
      D(21) => indata_q0(15),
      D(20) => indata_q0(15),
      D(19) => indata_q0(15),
      D(18) => indata_q0(15),
      D(17) => indata_q0(15),
      D(16) => indata_q0(15),
      D(15 downto 0) => indata_q0(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_reg_reg_n_118,
      PCOUT(46) => m_reg_reg_n_119,
      PCOUT(45) => m_reg_reg_n_120,
      PCOUT(44) => m_reg_reg_n_121,
      PCOUT(43) => m_reg_reg_n_122,
      PCOUT(42) => m_reg_reg_n_123,
      PCOUT(41) => m_reg_reg_n_124,
      PCOUT(40) => m_reg_reg_n_125,
      PCOUT(39) => m_reg_reg_n_126,
      PCOUT(38) => m_reg_reg_n_127,
      PCOUT(37) => m_reg_reg_n_128,
      PCOUT(36) => m_reg_reg_n_129,
      PCOUT(35) => m_reg_reg_n_130,
      PCOUT(34) => m_reg_reg_n_131,
      PCOUT(33) => m_reg_reg_n_132,
      PCOUT(32) => m_reg_reg_n_133,
      PCOUT(31) => m_reg_reg_n_134,
      PCOUT(30) => m_reg_reg_n_135,
      PCOUT(29) => m_reg_reg_n_136,
      PCOUT(28) => m_reg_reg_n_137,
      PCOUT(27) => m_reg_reg_n_138,
      PCOUT(26) => m_reg_reg_n_139,
      PCOUT(25) => m_reg_reg_n_140,
      PCOUT(24) => m_reg_reg_n_141,
      PCOUT(23) => m_reg_reg_n_142,
      PCOUT(22) => m_reg_reg_n_143,
      PCOUT(21) => m_reg_reg_n_144,
      PCOUT(20) => m_reg_reg_n_145,
      PCOUT(19) => m_reg_reg_n_146,
      PCOUT(18) => m_reg_reg_n_147,
      PCOUT(17) => m_reg_reg_n_148,
      PCOUT(16) => m_reg_reg_n_149,
      PCOUT(15) => m_reg_reg_n_150,
      PCOUT(14) => m_reg_reg_n_151,
      PCOUT(13) => m_reg_reg_n_152,
      PCOUT(12) => m_reg_reg_n_153,
      PCOUT(11) => m_reg_reg_n_154,
      PCOUT(10) => m_reg_reg_n_155,
      PCOUT(9) => m_reg_reg_n_156,
      PCOUT(8) => m_reg_reg_n_157,
      PCOUT(7) => m_reg_reg_n_158,
      PCOUT(6) => m_reg_reg_n_159,
      PCOUT(5) => m_reg_reg_n_160,
      PCOUT(4) => m_reg_reg_n_161,
      PCOUT(3) => m_reg_reg_n_162,
      PCOUT(2) => m_reg_reg_n_163,
      PCOUT(1) => m_reg_reg_n_164,
      PCOUT(0) => m_reg_reg_n_165,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q1(15),
      A(28) => indata_q1(15),
      A(27) => indata_q1(15),
      A(26) => indata_q1(15),
      A(25) => indata_q1(15),
      A(24) => indata_q1(15),
      A(23) => indata_q1(15),
      A(22) => indata_q1(15),
      A(21) => indata_q1(15),
      A(20) => indata_q1(15),
      A(19) => indata_q1(15),
      A(18) => indata_q1(15),
      A(17) => indata_q1(15),
      A(16) => indata_q1(15),
      A(15 downto 0) => indata_q1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q1(15),
      B(16) => indata_q1(15),
      B(15 downto 0) => indata_q1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => Q(2),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => P(32 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_reg_reg_n_118,
      PCIN(46) => m_reg_reg_n_119,
      PCIN(45) => m_reg_reg_n_120,
      PCIN(44) => m_reg_reg_n_121,
      PCIN(43) => m_reg_reg_n_122,
      PCIN(42) => m_reg_reg_n_123,
      PCIN(41) => m_reg_reg_n_124,
      PCIN(40) => m_reg_reg_n_125,
      PCIN(39) => m_reg_reg_n_126,
      PCIN(38) => m_reg_reg_n_127,
      PCIN(37) => m_reg_reg_n_128,
      PCIN(36) => m_reg_reg_n_129,
      PCIN(35) => m_reg_reg_n_130,
      PCIN(34) => m_reg_reg_n_131,
      PCIN(33) => m_reg_reg_n_132,
      PCIN(32) => m_reg_reg_n_133,
      PCIN(31) => m_reg_reg_n_134,
      PCIN(30) => m_reg_reg_n_135,
      PCIN(29) => m_reg_reg_n_136,
      PCIN(28) => m_reg_reg_n_137,
      PCIN(27) => m_reg_reg_n_138,
      PCIN(26) => m_reg_reg_n_139,
      PCIN(25) => m_reg_reg_n_140,
      PCIN(24) => m_reg_reg_n_141,
      PCIN(23) => m_reg_reg_n_142,
      PCIN(22) => m_reg_reg_n_143,
      PCIN(21) => m_reg_reg_n_144,
      PCIN(20) => m_reg_reg_n_145,
      PCIN(19) => m_reg_reg_n_146,
      PCIN(18) => m_reg_reg_n_147,
      PCIN(17) => m_reg_reg_n_148,
      PCIN(16) => m_reg_reg_n_149,
      PCIN(15) => m_reg_reg_n_150,
      PCIN(14) => m_reg_reg_n_151,
      PCIN(13) => m_reg_reg_n_152,
      PCIN(12) => m_reg_reg_n_153,
      PCIN(11) => m_reg_reg_n_154,
      PCIN(10) => m_reg_reg_n_155,
      PCIN(9) => m_reg_reg_n_156,
      PCIN(8) => m_reg_reg_n_157,
      PCIN(7) => m_reg_reg_n_158,
      PCIN(6) => m_reg_reg_n_159,
      PCIN(5) => m_reg_reg_n_160,
      PCIN(4) => m_reg_reg_n_161,
      PCIN(3) => m_reg_reg_n_162,
      PCIN(2) => m_reg_reg_n_163,
      PCIN(1) => m_reg_reg_n_164,
      PCIN(0) => m_reg_reg_n_165,
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_37 is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CEA2 : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_37 : entity is "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_37;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_37 is
  signal m_reg_reg_n_118 : STD_LOGIC;
  signal m_reg_reg_n_119 : STD_LOGIC;
  signal m_reg_reg_n_120 : STD_LOGIC;
  signal m_reg_reg_n_121 : STD_LOGIC;
  signal m_reg_reg_n_122 : STD_LOGIC;
  signal m_reg_reg_n_123 : STD_LOGIC;
  signal m_reg_reg_n_124 : STD_LOGIC;
  signal m_reg_reg_n_125 : STD_LOGIC;
  signal m_reg_reg_n_126 : STD_LOGIC;
  signal m_reg_reg_n_127 : STD_LOGIC;
  signal m_reg_reg_n_128 : STD_LOGIC;
  signal m_reg_reg_n_129 : STD_LOGIC;
  signal m_reg_reg_n_130 : STD_LOGIC;
  signal m_reg_reg_n_131 : STD_LOGIC;
  signal m_reg_reg_n_132 : STD_LOGIC;
  signal m_reg_reg_n_133 : STD_LOGIC;
  signal m_reg_reg_n_134 : STD_LOGIC;
  signal m_reg_reg_n_135 : STD_LOGIC;
  signal m_reg_reg_n_136 : STD_LOGIC;
  signal m_reg_reg_n_137 : STD_LOGIC;
  signal m_reg_reg_n_138 : STD_LOGIC;
  signal m_reg_reg_n_139 : STD_LOGIC;
  signal m_reg_reg_n_140 : STD_LOGIC;
  signal m_reg_reg_n_141 : STD_LOGIC;
  signal m_reg_reg_n_142 : STD_LOGIC;
  signal m_reg_reg_n_143 : STD_LOGIC;
  signal m_reg_reg_n_144 : STD_LOGIC;
  signal m_reg_reg_n_145 : STD_LOGIC;
  signal m_reg_reg_n_146 : STD_LOGIC;
  signal m_reg_reg_n_147 : STD_LOGIC;
  signal m_reg_reg_n_148 : STD_LOGIC;
  signal m_reg_reg_n_149 : STD_LOGIC;
  signal m_reg_reg_n_150 : STD_LOGIC;
  signal m_reg_reg_n_151 : STD_LOGIC;
  signal m_reg_reg_n_152 : STD_LOGIC;
  signal m_reg_reg_n_153 : STD_LOGIC;
  signal m_reg_reg_n_154 : STD_LOGIC;
  signal m_reg_reg_n_155 : STD_LOGIC;
  signal m_reg_reg_n_156 : STD_LOGIC;
  signal m_reg_reg_n_157 : STD_LOGIC;
  signal m_reg_reg_n_158 : STD_LOGIC;
  signal m_reg_reg_n_159 : STD_LOGIC;
  signal m_reg_reg_n_160 : STD_LOGIC;
  signal m_reg_reg_n_161 : STD_LOGIC;
  signal m_reg_reg_n_162 : STD_LOGIC;
  signal m_reg_reg_n_163 : STD_LOGIC;
  signal m_reg_reg_n_164 : STD_LOGIC;
  signal m_reg_reg_n_165 : STD_LOGIC;
  signal NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of m_reg_reg : label is "yes";
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
m_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q0(15),
      A(28) => indata_q0(15),
      A(27) => indata_q0(15),
      A(26) => indata_q0(15),
      A(25) => indata_q0(15),
      A(24) => indata_q0(15),
      A(23) => indata_q0(15),
      A(22) => indata_q0(15),
      A(21) => indata_q0(15),
      A(20) => indata_q0(15),
      A(19) => indata_q0(15),
      A(18) => indata_q0(15),
      A(17) => indata_q0(15),
      A(16) => indata_q0(15),
      A(15 downto 0) => indata_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q1(15),
      B(16) => indata_q1(15),
      B(15 downto 0) => indata_q1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26) => indata_q0(15),
      D(25) => indata_q0(15),
      D(24) => indata_q0(15),
      D(23) => indata_q0(15),
      D(22) => indata_q0(15),
      D(21) => indata_q0(15),
      D(20) => indata_q0(15),
      D(19) => indata_q0(15),
      D(18) => indata_q0(15),
      D(17) => indata_q0(15),
      D(16) => indata_q0(15),
      D(15 downto 0) => indata_q0(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_reg_reg_n_118,
      PCOUT(46) => m_reg_reg_n_119,
      PCOUT(45) => m_reg_reg_n_120,
      PCOUT(44) => m_reg_reg_n_121,
      PCOUT(43) => m_reg_reg_n_122,
      PCOUT(42) => m_reg_reg_n_123,
      PCOUT(41) => m_reg_reg_n_124,
      PCOUT(40) => m_reg_reg_n_125,
      PCOUT(39) => m_reg_reg_n_126,
      PCOUT(38) => m_reg_reg_n_127,
      PCOUT(37) => m_reg_reg_n_128,
      PCOUT(36) => m_reg_reg_n_129,
      PCOUT(35) => m_reg_reg_n_130,
      PCOUT(34) => m_reg_reg_n_131,
      PCOUT(33) => m_reg_reg_n_132,
      PCOUT(32) => m_reg_reg_n_133,
      PCOUT(31) => m_reg_reg_n_134,
      PCOUT(30) => m_reg_reg_n_135,
      PCOUT(29) => m_reg_reg_n_136,
      PCOUT(28) => m_reg_reg_n_137,
      PCOUT(27) => m_reg_reg_n_138,
      PCOUT(26) => m_reg_reg_n_139,
      PCOUT(25) => m_reg_reg_n_140,
      PCOUT(24) => m_reg_reg_n_141,
      PCOUT(23) => m_reg_reg_n_142,
      PCOUT(22) => m_reg_reg_n_143,
      PCOUT(21) => m_reg_reg_n_144,
      PCOUT(20) => m_reg_reg_n_145,
      PCOUT(19) => m_reg_reg_n_146,
      PCOUT(18) => m_reg_reg_n_147,
      PCOUT(17) => m_reg_reg_n_148,
      PCOUT(16) => m_reg_reg_n_149,
      PCOUT(15) => m_reg_reg_n_150,
      PCOUT(14) => m_reg_reg_n_151,
      PCOUT(13) => m_reg_reg_n_152,
      PCOUT(12) => m_reg_reg_n_153,
      PCOUT(11) => m_reg_reg_n_154,
      PCOUT(10) => m_reg_reg_n_155,
      PCOUT(9) => m_reg_reg_n_156,
      PCOUT(8) => m_reg_reg_n_157,
      PCOUT(7) => m_reg_reg_n_158,
      PCOUT(6) => m_reg_reg_n_159,
      PCOUT(5) => m_reg_reg_n_160,
      PCOUT(4) => m_reg_reg_n_161,
      PCOUT(3) => m_reg_reg_n_162,
      PCOUT(2) => m_reg_reg_n_163,
      PCOUT(1) => m_reg_reg_n_164,
      PCOUT(0) => m_reg_reg_n_165,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q1(15),
      A(28) => indata_q1(15),
      A(27) => indata_q1(15),
      A(26) => indata_q1(15),
      A(25) => indata_q1(15),
      A(24) => indata_q1(15),
      A(23) => indata_q1(15),
      A(22) => indata_q1(15),
      A(21) => indata_q1(15),
      A(20) => indata_q1(15),
      A(19) => indata_q1(15),
      A(18) => indata_q1(15),
      A(17) => indata_q1(15),
      A(16) => indata_q1(15),
      A(15 downto 0) => indata_q1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => A(15),
      B(16) => A(15),
      B(15 downto 0) => A(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => P(32 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_reg_reg_n_118,
      PCIN(46) => m_reg_reg_n_119,
      PCIN(45) => m_reg_reg_n_120,
      PCIN(44) => m_reg_reg_n_121,
      PCIN(43) => m_reg_reg_n_122,
      PCIN(42) => m_reg_reg_n_123,
      PCIN(41) => m_reg_reg_n_124,
      PCIN(40) => m_reg_reg_n_125,
      PCIN(39) => m_reg_reg_n_126,
      PCIN(38) => m_reg_reg_n_127,
      PCIN(37) => m_reg_reg_n_128,
      PCIN(36) => m_reg_reg_n_129,
      PCIN(35) => m_reg_reg_n_130,
      PCIN(34) => m_reg_reg_n_131,
      PCIN(33) => m_reg_reg_n_132,
      PCIN(32) => m_reg_reg_n_133,
      PCIN(31) => m_reg_reg_n_134,
      PCIN(30) => m_reg_reg_n_135,
      PCIN(29) => m_reg_reg_n_136,
      PCIN(28) => m_reg_reg_n_137,
      PCIN(27) => m_reg_reg_n_138,
      PCIN(26) => m_reg_reg_n_139,
      PCIN(25) => m_reg_reg_n_140,
      PCIN(24) => m_reg_reg_n_141,
      PCIN(23) => m_reg_reg_n_142,
      PCIN(22) => m_reg_reg_n_143,
      PCIN(21) => m_reg_reg_n_144,
      PCIN(20) => m_reg_reg_n_145,
      PCIN(19) => m_reg_reg_n_146,
      PCIN(18) => m_reg_reg_n_147,
      PCIN(17) => m_reg_reg_n_148,
      PCIN(16) => m_reg_reg_n_149,
      PCIN(15) => m_reg_reg_n_150,
      PCIN(14) => m_reg_reg_n_151,
      PCIN(13) => m_reg_reg_n_152,
      PCIN(12) => m_reg_reg_n_153,
      PCIN(11) => m_reg_reg_n_154,
      PCIN(10) => m_reg_reg_n_155,
      PCIN(9) => m_reg_reg_n_156,
      PCIN(8) => m_reg_reg_n_157,
      PCIN(7) => m_reg_reg_n_158,
      PCIN(6) => m_reg_reg_n_159,
      PCIN(5) => m_reg_reg_n_160,
      PCIN(4) => m_reg_reg_n_161,
      PCIN(3) => m_reg_reg_n_162,
      PCIN(2) => m_reg_reg_n_163,
      PCIN(1) => m_reg_reg_n_164,
      PCIN(0) => m_reg_reg_n_165,
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5 is
  port (
    P : out STD_LOGIC_VECTOR ( 33 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \add_ln118_reg_1724_reg[39]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln118_reg_1724_reg[39]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5 : entity is "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5 is
  signal \^p\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(33 downto 0) <= \^p\(33 downto 0);
\add_ln118_reg_1724[39]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FE1F01"
    )
        port map (
      I0 => \^p\(32),
      I1 => \add_ln118_reg_1724_reg[39]\(1),
      I2 => \add_ln118_reg_1724_reg[39]\(2),
      I3 => \^p\(33),
      I4 => \add_ln118_reg_1724_reg[39]\(3),
      O => S(1)
    );
\add_ln118_reg_1724[39]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44B0FF00FF04BB4"
    )
        port map (
      I0 => \add_ln118_reg_1724_reg[39]\(0),
      I1 => \add_ln118_reg_1724_reg[39]_0\(0),
      I2 => \^p\(33),
      I3 => \add_ln118_reg_1724_reg[39]\(2),
      I4 => \^p\(32),
      I5 => \add_ln118_reg_1724_reg[39]\(1),
      O => S(0)
    );
\add_ln118_reg_1724[39]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D00D"
    )
        port map (
      I0 => \add_ln118_reg_1724_reg[39]_0\(0),
      I1 => \add_ln118_reg_1724_reg[39]\(0),
      I2 => \add_ln118_reg_1724_reg[39]\(1),
      I3 => \^p\(32),
      O => DI(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q1(15),
      A(28) => indata_q1(15),
      A(27) => indata_q1(15),
      A(26) => indata_q1(15),
      A(25) => indata_q1(15),
      A(24) => indata_q1(15),
      A(23) => indata_q1(15),
      A(22) => indata_q1(15),
      A(21) => indata_q1(15),
      A(20) => indata_q1(15),
      A(19) => indata_q1(15),
      A(18) => indata_q1(15),
      A(17) => indata_q1(15),
      A(16) => indata_q1(15),
      A(15 downto 0) => indata_q1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(15),
      B(16) => DSP_ALU_INST(15),
      B(15 downto 0) => DSP_ALU_INST(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(32),
      C(46) => DSP_ALU_INST_0(32),
      C(45) => DSP_ALU_INST_0(32),
      C(44) => DSP_ALU_INST_0(32),
      C(43) => DSP_ALU_INST_0(32),
      C(42) => DSP_ALU_INST_0(32),
      C(41) => DSP_ALU_INST_0(32),
      C(40) => DSP_ALU_INST_0(32),
      C(39) => DSP_ALU_INST_0(32),
      C(38) => DSP_ALU_INST_0(32),
      C(37) => DSP_ALU_INST_0(32),
      C(36) => DSP_ALU_INST_0(32),
      C(35) => DSP_ALU_INST_0(32),
      C(34) => DSP_ALU_INST_0(32),
      C(33) => DSP_ALU_INST_0(32),
      C(32 downto 0) => DSP_ALU_INST_0(32 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => CEA2,
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => A(15),
      D(25) => A(15),
      D(24) => A(15),
      D(23) => A(15),
      D(22) => A(15),
      D(21) => A(15),
      D(20) => A(15),
      D(19) => A(15),
      D(18) => A(15),
      D(17) => A(15),
      D(16) => A(15),
      D(15 downto 0) => A(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 34) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 34),
      P(33 downto 0) => \^p\(33 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_35 is
  port (
    P : out STD_LOGIC_VECTOR ( 33 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \add_ln117_reg_1719_reg[39]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln117_reg_1719_reg[39]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_35 : entity is "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_35;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_35 is
  signal \^p\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(33 downto 0) <= \^p\(33 downto 0);
\add_ln117_reg_1719[39]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FE1F01"
    )
        port map (
      I0 => \^p\(32),
      I1 => \add_ln117_reg_1719_reg[39]\(1),
      I2 => \add_ln117_reg_1719_reg[39]\(2),
      I3 => \^p\(33),
      I4 => \add_ln117_reg_1719_reg[39]\(3),
      O => S(1)
    );
\add_ln117_reg_1719[39]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44B0FF00FF04BB4"
    )
        port map (
      I0 => \add_ln117_reg_1719_reg[39]\(0),
      I1 => \add_ln117_reg_1719_reg[39]_0\(0),
      I2 => \^p\(33),
      I3 => \add_ln117_reg_1719_reg[39]\(2),
      I4 => \^p\(32),
      I5 => \add_ln117_reg_1719_reg[39]\(1),
      O => S(0)
    );
\add_ln117_reg_1719[39]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D00D"
    )
        port map (
      I0 => \add_ln117_reg_1719_reg[39]_0\(0),
      I1 => \add_ln117_reg_1719_reg[39]\(0),
      I2 => \add_ln117_reg_1719_reg[39]\(1),
      I3 => \^p\(32),
      O => DI(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q1(15),
      A(28) => indata_q1(15),
      A(27) => indata_q1(15),
      A(26) => indata_q1(15),
      A(25) => indata_q1(15),
      A(24) => indata_q1(15),
      A(23) => indata_q1(15),
      A(22) => indata_q1(15),
      A(21) => indata_q1(15),
      A(20) => indata_q1(15),
      A(19) => indata_q1(15),
      A(18) => indata_q1(15),
      A(17) => indata_q1(15),
      A(16) => indata_q1(15),
      A(15 downto 0) => indata_q1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(15),
      B(16) => DSP_ALU_INST(15),
      B(15 downto 0) => DSP_ALU_INST(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(32),
      C(46) => DSP_ALU_INST_0(32),
      C(45) => DSP_ALU_INST_0(32),
      C(44) => DSP_ALU_INST_0(32),
      C(43) => DSP_ALU_INST_0(32),
      C(42) => DSP_ALU_INST_0(32),
      C(41) => DSP_ALU_INST_0(32),
      C(40) => DSP_ALU_INST_0(32),
      C(39) => DSP_ALU_INST_0(32),
      C(38) => DSP_ALU_INST_0(32),
      C(37) => DSP_ALU_INST_0(32),
      C(36) => DSP_ALU_INST_0(32),
      C(35) => DSP_ALU_INST_0(32),
      C(34) => DSP_ALU_INST_0(32),
      C(33) => DSP_ALU_INST_0(32),
      C(32 downto 0) => DSP_ALU_INST_0(32 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => Q(1),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => Q(0),
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => indata_q1(15),
      D(25) => indata_q1(15),
      D(24) => indata_q1(15),
      D(23) => indata_q1(15),
      D(22) => indata_q1(15),
      D(21) => indata_q1(15),
      D(20) => indata_q1(15),
      D(19) => indata_q1(15),
      D(18) => indata_q1(15),
      D(17) => indata_q1(15),
      D(16) => indata_q1(15),
      D(15 downto 0) => indata_q1(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 34) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 34),
      P(33 downto 0) => \^p\(33 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_36 is
  port (
    P : out STD_LOGIC_VECTOR ( 33 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_PREADD_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \add_ln116_reg_1714_reg[39]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln116_reg_1714_reg[39]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_36 : entity is "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_36;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_36 is
  signal \^p\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(33 downto 0) <= \^p\(33 downto 0);
\add_ln116_reg_1714[39]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C69963C"
    )
        port map (
      I0 => \^p\(32),
      I1 => \^p\(33),
      I2 => \add_ln116_reg_1714_reg[39]\(1),
      I3 => \add_ln116_reg_1714_reg[39]\(0),
      I4 => \add_ln116_reg_1714_reg[39]_0\(0),
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "AD",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q0(15),
      A(28) => indata_q0(15),
      A(27) => indata_q0(15),
      A(26) => indata_q0(15),
      A(25) => indata_q0(15),
      A(24) => indata_q0(15),
      A(23) => indata_q0(15),
      A(22) => indata_q0(15),
      A(21) => indata_q0(15),
      A(20) => indata_q0(15),
      A(19) => indata_q0(15),
      A(18) => indata_q0(15),
      A(17) => indata_q0(15),
      A(16) => indata_q0(15),
      A(15 downto 0) => indata_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(15),
      B(16) => DSP_ALU_INST(15),
      B(15 downto 0) => DSP_ALU_INST(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(32),
      C(46) => DSP_ALU_INST_0(32),
      C(45) => DSP_ALU_INST_0(32),
      C(44) => DSP_ALU_INST_0(32),
      C(43) => DSP_ALU_INST_0(32),
      C(42) => DSP_ALU_INST_0(32),
      C(41) => DSP_ALU_INST_0(32),
      C(40) => DSP_ALU_INST_0(32),
      C(39) => DSP_ALU_INST_0(32),
      C(38) => DSP_ALU_INST_0(32),
      C(37) => DSP_ALU_INST_0(32),
      C(36) => DSP_ALU_INST_0(32),
      C(35) => DSP_ALU_INST_0(32),
      C(34) => DSP_ALU_INST_0(32),
      C(33) => DSP_ALU_INST_0(32),
      C(32 downto 0) => DSP_ALU_INST_0(32 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => Q(1),
      CEAD => '1',
      CEALUMODE => '0',
      CEB1 => Q(1),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => Q(1),
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26) => DSP_PREADD_INST(15),
      D(25) => DSP_PREADD_INST(15),
      D(24) => DSP_PREADD_INST(15),
      D(23) => DSP_PREADD_INST(15),
      D(22) => DSP_PREADD_INST(15),
      D(21) => DSP_PREADD_INST(15),
      D(20) => DSP_PREADD_INST(15),
      D(19) => DSP_PREADD_INST(15),
      D(18) => DSP_PREADD_INST(15),
      D(17) => DSP_PREADD_INST(15),
      D(16) => DSP_PREADD_INST(15),
      D(15 downto 0) => DSP_PREADD_INST(15 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 34) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 34),
      P(33 downto 0) => \^p\(33 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R is
  port (
    \q1_reg[3]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q2_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[2]_0\ : out STD_LOGIC;
    \q0_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_0\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \q3_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln57_reg_1325_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    and_ln107_8_reg_1356 : in STD_LOGIC;
    and_ln107_reg_1350 : in STD_LOGIC;
    icmp_ln107_reg_1330 : in STD_LOGIC;
    or_ln107_reg_1361 : in STD_LOGIC;
    \sh_prom_cast_cast_cast_cast_reg_1469_reg[3]\ : in STD_LOGIC;
    \or_ln107_2_fu_738_p2__1\ : in STD_LOGIC;
    and_ln107_4_reg_1458 : in STD_LOGIC;
    or_ln107_reg_1463 : in STD_LOGIC;
    icmp_ln107_reg_1427 : in STD_LOGIC;
    and_ln107_reg_1452 : in STD_LOGIC;
    \scalauto_2_reg_1372_reg[2]\ : in STD_LOGIC;
    \scalauto_2_reg_1372_reg[2]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    \q1_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q2_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q3_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q3_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R : entity is "Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bitoff_q0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal bitoff_q1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal bitoff_q2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal bitoff_q3 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \grp_Reflection_coefficients_fu_113/sext_ln107_fu_705_p1\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \icmp_ln62_1_reg_1381[0]_i_10_n_12\ : STD_LOGIC;
  signal \icmp_ln62_1_reg_1381[0]_i_11_n_12\ : STD_LOGIC;
  signal \icmp_ln62_1_reg_1381[0]_i_8_n_12\ : STD_LOGIC;
  signal \^q0_reg[0]_0\ : STD_LOGIC;
  signal \^q0_reg[0]_1\ : STD_LOGIC;
  signal \^q0_reg[2]_0\ : STD_LOGIC;
  signal \^q0_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q2_reg[0]_0\ : STD_LOGIC;
  signal \^q2_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q3_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \scalauto_2_reg_1372[2]_i_4_n_12\ : STD_LOGIC;
  signal \scalauto_2_reg_1372[2]_i_6_n_12\ : STD_LOGIC;
  signal select_ln107_fu_709_p3 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \sh_prom_cast_cast_cast_cast_reg_1469[1]_i_2_n_12\ : STD_LOGIC;
  signal \sh_prom_cast_cast_cast_cast_reg_1469[1]_i_3_n_12\ : STD_LOGIC;
  signal \sh_prom_cast_cast_cast_cast_reg_1469[3]_i_2_n_12\ : STD_LOGIC;
  signal \sh_prom_cast_cast_cast_cast_reg_1469[3]_i_3_n_12\ : STD_LOGIC;
  signal \sh_prom_cast_cast_cast_cast_reg_1469[3]_i_4_n_12\ : STD_LOGIC;
  signal \sh_prom_cast_cast_cast_cast_reg_1469[4]_i_3_n_12\ : STD_LOGIC;
  signal \sh_prom_cast_cast_cast_cast_reg_1469[4]_i_4_n_12\ : STD_LOGIC;
  signal zext_ln107_fu_734_p1 : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln62_1_reg_1381[0]_i_10\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \icmp_ln62_1_reg_1381[0]_i_11\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \icmp_ln62_1_reg_1381[0]_i_6\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \icmp_ln62_1_reg_1381[0]_i_7\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \scalauto_2_reg_1372[2]_i_6\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sh_prom_cast_cast_cast_cast_reg_1469[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sh_prom_cast_cast_cast_cast_reg_1469[3]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sh_prom_cast_cast_cast_cast_reg_1469[3]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \sh_prom_cast_cast_cast_cast_reg_1469[4]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \sh_prom_cast_cast_cast_cast_reg_1469[5]_i_1\ : label is "soft_lutpair21";
begin
  Q(0) <= \^q\(0);
  \q0_reg[0]_0\ <= \^q0_reg[0]_0\;
  \q0_reg[0]_1\ <= \^q0_reg[0]_1\;
  \q0_reg[2]_0\ <= \^q0_reg[2]_0\;
  \q0_reg[3]_0\(2 downto 0) <= \^q0_reg[3]_0\(2 downto 0);
  \q2_reg[0]_0\ <= \^q2_reg[0]_0\;
  \q2_reg[3]_0\(1 downto 0) <= \^q2_reg[3]_0\(1 downto 0);
  \q3_reg[0]_0\(0) <= \^q3_reg[0]_0\(0);
\icmp_ln62_1_reg_1381[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => bitoff_q1(1),
      O => \icmp_ln62_1_reg_1381[0]_i_10_n_12\
    );
\icmp_ln62_1_reg_1381[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => bitoff_q2(2),
      I1 => \^q2_reg[3]_0\(0),
      I2 => bitoff_q2(1),
      O => \icmp_ln62_1_reg_1381[0]_i_11_n_12\
    );
\icmp_ln62_1_reg_1381[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000009"
    )
        port map (
      I0 => \^q0_reg[3]_0\(1),
      I1 => \^q0_reg[0]_0\,
      I2 => and_ln107_reg_1350,
      I3 => icmp_ln107_reg_1330,
      I4 => or_ln107_reg_1361,
      I5 => \icmp_ln62_1_reg_1381[0]_i_8_n_12\,
      O => \^q0_reg[2]_0\
    );
\icmp_ln62_1_reg_1381[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q2_reg[3]_0\(0),
      I1 => bitoff_q2(1),
      I2 => bitoff_q2(2),
      O => \^q2_reg[0]_0\
    );
\icmp_ln62_1_reg_1381[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q0_reg[3]_0\(0),
      I1 => bitoff_q0(1),
      O => \^q0_reg[0]_0\
    );
\icmp_ln62_1_reg_1381[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF6F0060006000"
    )
        port map (
      I0 => bitoff_q1(2),
      I1 => \icmp_ln62_1_reg_1381[0]_i_10_n_12\,
      I2 => and_ln107_8_reg_1356,
      I3 => or_ln107_reg_1361,
      I4 => and_ln107_reg_1350,
      I5 => \icmp_ln62_1_reg_1381[0]_i_11_n_12\,
      O => \icmp_ln62_1_reg_1381[0]_i_8_n_12\
    );
\icmp_ln62_1_reg_1381[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AFF9A009A009AFF"
    )
        port map (
      I0 => bitoff_q1(3),
      I1 => bitoff_q1(2),
      I2 => \icmp_ln62_1_reg_1381[0]_i_10_n_12\,
      I3 => and_ln107_8_reg_1356,
      I4 => \^q2_reg[3]_0\(1),
      I5 => \^q2_reg[0]_0\,
      O => \q1_reg[3]_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[3]_1\(0),
      Q => \^q0_reg[3]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[3]_1\(1),
      Q => bitoff_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[3]_1\(2),
      Q => \^q0_reg[3]_0\(1),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[3]_1\(3),
      Q => \^q0_reg[3]_0\(2),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[3]_1\(0),
      Q => \^q\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[3]_1\(1),
      Q => bitoff_q1(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[3]_1\(2),
      Q => bitoff_q1(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q1_reg[3]_1\(3),
      Q => bitoff_q1(3),
      R => '0'
    );
\q2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q2_reg[3]_1\(0),
      Q => \^q2_reg[3]_0\(0),
      R => '0'
    );
\q2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q2_reg[3]_1\(1),
      Q => bitoff_q2(1),
      R => '0'
    );
\q2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q2_reg[3]_1\(2),
      Q => bitoff_q2(2),
      R => '0'
    );
\q2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q2_reg[3]_1\(3),
      Q => \^q2_reg[3]_0\(1),
      R => '0'
    );
\q3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q3_reg[3]_0\(0),
      D => \q3_reg[3]_1\(0),
      Q => \^q3_reg[0]_0\(0),
      R => '0'
    );
\q3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q3_reg[3]_0\(0),
      D => \q3_reg[3]_1\(1),
      Q => bitoff_q3(1),
      R => '0'
    );
\q3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q3_reg[3]_0\(0),
      D => \q3_reg[3]_1\(2),
      Q => bitoff_q3(2),
      R => '0'
    );
\q3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q3_reg[3]_0\(0),
      D => \q3_reg[3]_1\(3),
      Q => bitoff_q3(3),
      R => '0'
    );
\scalauto_2_reg_1372[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \^q0_reg[0]_1\,
      I1 => \scalauto_2_reg_1372_reg[2]\,
      I2 => \^q0_reg[2]_0\,
      I3 => \scalauto_2_reg_1372_reg[2]_0\,
      O => \icmp_ln57_reg_1325_reg[0]\(0)
    );
\scalauto_2_reg_1372[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA28"
    )
        port map (
      I0 => \scalauto_2_reg_1372[2]_i_4_n_12\,
      I1 => \^q0_reg[3]_0\(0),
      I2 => bitoff_q0(1),
      I3 => and_ln107_reg_1350,
      I4 => icmp_ln107_reg_1330,
      I5 => or_ln107_reg_1361,
      O => \^q0_reg[0]_1\
    );
\scalauto_2_reg_1372[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFF60006FFF60FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => bitoff_q1(1),
      I2 => and_ln107_8_reg_1356,
      I3 => or_ln107_reg_1361,
      I4 => \scalauto_2_reg_1372[2]_i_6_n_12\,
      I5 => and_ln107_reg_1350,
      O => \scalauto_2_reg_1372[2]_i_4_n_12\
    );
\scalauto_2_reg_1372[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bitoff_q2(1),
      I1 => \^q2_reg[3]_0\(0),
      O => \scalauto_2_reg_1372[2]_i_6_n_12\
    );
\sh_prom_cast_cast_cast_cast_reg_1469[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000009"
    )
        port map (
      I0 => bitoff_q0(1),
      I1 => \^q0_reg[3]_0\(0),
      I2 => or_ln107_reg_1463,
      I3 => icmp_ln107_reg_1427,
      I4 => and_ln107_reg_1452,
      I5 => \sh_prom_cast_cast_cast_cast_reg_1469[1]_i_2_n_12\,
      O => D(0)
    );
\sh_prom_cast_cast_cast_cast_reg_1469[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEBAAEBAAAAAA00"
    )
        port map (
      I0 => \sh_prom_cast_cast_cast_cast_reg_1469[1]_i_3_n_12\,
      I1 => \^q3_reg[0]_0\(0),
      I2 => bitoff_q3(1),
      I3 => or_ln107_reg_1463,
      I4 => icmp_ln107_reg_1427,
      I5 => and_ln107_reg_1452,
      O => \sh_prom_cast_cast_cast_cast_reg_1469[1]_i_2_n_12\
    );
\sh_prom_cast_cast_cast_cast_reg_1469[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB4141EB00000000"
    )
        port map (
      I0 => and_ln107_4_reg_1458,
      I1 => \^q2_reg[3]_0\(0),
      I2 => bitoff_q2(1),
      I3 => \^q\(0),
      I4 => bitoff_q1(1),
      I5 => or_ln107_reg_1463,
      O => \sh_prom_cast_cast_cast_cast_reg_1469[1]_i_3_n_12\
    );
\sh_prom_cast_cast_cast_cast_reg_1469[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA900A9"
    )
        port map (
      I0 => \^q0_reg[3]_0\(1),
      I1 => \^q0_reg[3]_0\(0),
      I2 => bitoff_q0(1),
      I3 => \or_ln107_2_fu_738_p2__1\,
      I4 => zext_ln107_fu_734_p1(2),
      O => D(1)
    );
\sh_prom_cast_cast_cast_cast_reg_1469[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA9000000A900"
    )
        port map (
      I0 => bitoff_q3(2),
      I1 => \^q3_reg[0]_0\(0),
      I2 => bitoff_q3(1),
      I3 => and_ln107_reg_1452,
      I4 => or_ln107_reg_1463,
      I5 => select_ln107_fu_709_p3(2),
      O => zext_ln107_fu_734_p1(2)
    );
\sh_prom_cast_cast_cast_cast_reg_1469[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66F066F066F0660F"
    )
        port map (
      I0 => bitoff_q1(2),
      I1 => \icmp_ln62_1_reg_1381[0]_i_10_n_12\,
      I2 => bitoff_q2(2),
      I3 => and_ln107_4_reg_1458,
      I4 => bitoff_q2(1),
      I5 => \^q2_reg[3]_0\(0),
      O => select_ln107_fu_709_p3(2)
    );
\sh_prom_cast_cast_cast_cast_reg_1469[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF84FFFFFF840000"
    )
        port map (
      I0 => bitoff_q3(3),
      I1 => \sh_prom_cast_cast_cast_cast_reg_1469_reg[3]\,
      I2 => \sh_prom_cast_cast_cast_cast_reg_1469[4]_i_3_n_12\,
      I3 => \sh_prom_cast_cast_cast_cast_reg_1469[3]_i_2_n_12\,
      I4 => \or_ln107_2_fu_738_p2__1\,
      I5 => \grp_Reflection_coefficients_fu_113/sext_ln107_fu_705_p1\(3),
      O => D(2)
    );
\sh_prom_cast_cast_cast_cast_reg_1469[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB4141EB00000000"
    )
        port map (
      I0 => and_ln107_4_reg_1458,
      I1 => \sh_prom_cast_cast_cast_cast_reg_1469[3]_i_3_n_12\,
      I2 => \^q2_reg[3]_0\(1),
      I3 => \sh_prom_cast_cast_cast_cast_reg_1469[3]_i_4_n_12\,
      I4 => bitoff_q1(3),
      I5 => or_ln107_reg_1463,
      O => \sh_prom_cast_cast_cast_cast_reg_1469[3]_i_2_n_12\
    );
\sh_prom_cast_cast_cast_cast_reg_1469[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => bitoff_q2(2),
      I1 => bitoff_q2(1),
      I2 => \^q2_reg[3]_0\(0),
      O => \sh_prom_cast_cast_cast_cast_reg_1469[3]_i_3_n_12\
    );
\sh_prom_cast_cast_cast_cast_reg_1469[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => bitoff_q1(1),
      I1 => \^q\(0),
      I2 => bitoff_q1(2),
      O => \sh_prom_cast_cast_cast_cast_reg_1469[3]_i_4_n_12\
    );
\sh_prom_cast_cast_cast_cast_reg_1469[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8AFFFFFF8A0000"
    )
        port map (
      I0 => \sh_prom_cast_cast_cast_cast_reg_1469_reg[3]\,
      I1 => \sh_prom_cast_cast_cast_cast_reg_1469[4]_i_3_n_12\,
      I2 => bitoff_q3(3),
      I3 => \sh_prom_cast_cast_cast_cast_reg_1469[4]_i_4_n_12\,
      I4 => \or_ln107_2_fu_738_p2__1\,
      I5 => \grp_Reflection_coefficients_fu_113/sext_ln107_fu_705_p1\(3),
      O => D(3)
    );
\sh_prom_cast_cast_cast_cast_reg_1469[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => bitoff_q3(1),
      I1 => \^q3_reg[0]_0\(0),
      I2 => bitoff_q3(2),
      O => \sh_prom_cast_cast_cast_cast_reg_1469[4]_i_3_n_12\
    );
\sh_prom_cast_cast_cast_cast_reg_1469[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => and_ln107_4_reg_1458,
      I1 => or_ln107_reg_1463,
      I2 => \^q2_reg[3]_0\(1),
      I3 => bitoff_q2(2),
      I4 => bitoff_q2(1),
      I5 => \^q2_reg[3]_0\(0),
      O => \sh_prom_cast_cast_cast_cast_reg_1469[4]_i_4_n_12\
    );
\sh_prom_cast_cast_cast_cast_reg_1469[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q0_reg[3]_0\(1),
      I1 => \^q0_reg[3]_0\(0),
      I2 => bitoff_q0(1),
      I3 => \^q0_reg[3]_0\(2),
      O => \grp_Reflection_coefficients_fu_113/sext_ln107_fu_705_p1\(3)
    );
\sh_prom_cast_cast_cast_cast_reg_1469[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA9"
    )
        port map (
      I0 => \^q0_reg[3]_0\(2),
      I1 => bitoff_q0(1),
      I2 => \^q0_reg[3]_0\(0),
      I3 => \^q0_reg[3]_0\(1),
      I4 => \or_ln107_2_fu_738_p2__1\,
      O => D(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init is
  port (
    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 14 downto 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_reg : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0 : in STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[13]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    temp_6_reg_370 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    shl_ln120_fu_139_p2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    L_num_3_fu_156_p2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    sext_ln126_cast_reg_241 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init : entity is "Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init is
  signal \ap_CS_fsm[13]_i_2_n_12\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__4_n_12\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_12\ : STD_LOGIC;
  signal \^grp_reflection_coefficients_pipeline_gsm_div_label0_fu_402_ap_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \L_num_fu_54[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \L_num_fu_54[14]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \L_num_fu_54[62]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__4\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \div_fu_50[14]_i_1\ : label is "soft_lutpair168";
begin
  grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready <= \^grp_reflection_coefficients_pipeline_gsm_div_label0_fu_402_ap_ready\;
\L_num_fu_54[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080BF80"
    )
        port map (
      I0 => temp_6_reg_370(0),
      I1 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => sext_ln126_cast_reg_241(0),
      I4 => CO(0),
      O => p_0_in(0)
    );
\L_num_fu_54[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => temp_6_reg_370(10),
      I1 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => shl_ln120_fu_139_p2(9),
      I4 => CO(0),
      I5 => L_num_3_fu_156_p2(9),
      O => p_0_in(10)
    );
\L_num_fu_54[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => temp_6_reg_370(11),
      I1 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => shl_ln120_fu_139_p2(10),
      I4 => CO(0),
      I5 => L_num_3_fu_156_p2(10),
      O => p_0_in(11)
    );
\L_num_fu_54[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => temp_6_reg_370(12),
      I1 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => shl_ln120_fu_139_p2(11),
      I4 => CO(0),
      I5 => L_num_3_fu_156_p2(11),
      O => p_0_in(12)
    );
\L_num_fu_54[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => temp_6_reg_370(13),
      I1 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => shl_ln120_fu_139_p2(12),
      I4 => CO(0),
      I5 => L_num_3_fu_156_p2(12),
      O => p_0_in(13)
    );
\L_num_fu_54[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => E(0),
      I1 => ap_loop_init_int,
      I2 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      O => ap_enable_reg_pp0_iter1_reg
    );
\L_num_fu_54[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => temp_6_reg_370(14),
      I1 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => shl_ln120_fu_139_p2(13),
      I4 => CO(0),
      I5 => L_num_3_fu_156_p2(13),
      O => p_0_in(14)
    );
\L_num_fu_54[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => temp_6_reg_370(1),
      I1 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => shl_ln120_fu_139_p2(0),
      I4 => CO(0),
      I5 => L_num_3_fu_156_p2(0),
      O => p_0_in(1)
    );
\L_num_fu_54[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => temp_6_reg_370(2),
      I1 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => shl_ln120_fu_139_p2(1),
      I4 => CO(0),
      I5 => L_num_3_fu_156_p2(1),
      O => p_0_in(2)
    );
\L_num_fu_54[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => temp_6_reg_370(3),
      I1 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => shl_ln120_fu_139_p2(2),
      I4 => CO(0),
      I5 => L_num_3_fu_156_p2(2),
      O => p_0_in(3)
    );
\L_num_fu_54[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => temp_6_reg_370(4),
      I1 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => shl_ln120_fu_139_p2(3),
      I4 => CO(0),
      I5 => L_num_3_fu_156_p2(3),
      O => p_0_in(4)
    );
\L_num_fu_54[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => temp_6_reg_370(5),
      I1 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => shl_ln120_fu_139_p2(4),
      I4 => CO(0),
      I5 => L_num_3_fu_156_p2(4),
      O => p_0_in(5)
    );
\L_num_fu_54[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I1 => ap_loop_init_int,
      O => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_reg
    );
\L_num_fu_54[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => temp_6_reg_370(6),
      I1 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => shl_ln120_fu_139_p2(5),
      I4 => CO(0),
      I5 => L_num_3_fu_156_p2(5),
      O => p_0_in(6)
    );
\L_num_fu_54[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => temp_6_reg_370(7),
      I1 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => shl_ln120_fu_139_p2(6),
      I4 => CO(0),
      I5 => L_num_3_fu_156_p2(6),
      O => p_0_in(7)
    );
\L_num_fu_54[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => temp_6_reg_370(8),
      I1 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => shl_ln120_fu_139_p2(7),
      I4 => CO(0),
      I5 => L_num_3_fu_156_p2(7),
      O => p_0_in(8)
    );
\L_num_fu_54[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => temp_6_reg_370(9),
      I1 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => shl_ln120_fu_139_p2(8),
      I4 => CO(0),
      I5 => L_num_3_fu_156_p2(8),
      O => p_0_in(9)
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => \^grp_reflection_coefficients_pipeline_gsm_div_label0_fu_402_ap_ready\,
      I1 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(0),
      I4 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0,
      O => D(0)
    );
\ap_CS_fsm[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => E(0),
      I1 => ap_done_cache_reg_0(0),
      I2 => ap_done_cache_reg_0(1),
      I3 => ap_done_cache_reg_0(2),
      I4 => ap_done_cache_reg_0(3),
      O => \^grp_reflection_coefficients_pipeline_gsm_div_label0_fu_402_ap_ready\
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF4FFF4FFF4"
    )
        port map (
      I0 => \ap_CS_fsm[13]_i_2_n_12\,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[13]\,
      I3 => SR(0),
      I4 => \ap_CS_fsm_reg[13]_0\,
      I5 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^grp_reflection_coefficients_pipeline_gsm_div_label0_fu_402_ap_ready\,
      I1 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_CS_fsm[13]_i_2_n_12\
    );
\ap_done_cache_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I1 => \^grp_reflection_coefficients_pipeline_gsm_div_label0_fu_402_ap_ready\,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__4_n_12\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__4_n_12\,
      Q => ap_done_cache,
      R => ap_rst
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \^grp_reflection_coefficients_pipeline_gsm_div_label0_fu_402_ap_ready\,
      I3 => ap_rst,
      O => \ap_loop_init_int_i_1__4_n_12\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_12\,
      Q => ap_loop_init_int,
      R => '0'
    );
\div_fu_50[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I1 => ap_loop_init_int,
      O => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Autocorrelation_fu_103_L_ACF_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    indata_ce0 : out STD_LOGIC;
    \k_3_fu_30_reg[4]\ : out STD_LOGIC;
    address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \k_3_fu_30_reg[3]\ : out STD_LOGIC;
    \k_3_fu_30_reg[1]\ : out STD_LOGIC;
    \k_3_fu_30_reg[0]\ : out STD_LOGIC;
    \k_3_fu_30_reg[4]_0\ : out STD_LOGIC;
    k_3_fu_30 : out STD_LOGIC;
    add_ln76_fu_69_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_NS_fsm14_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_bram_1 : in STD_LOGIC;
    \k_3_fu_30_reg[4]_1\ : in STD_LOGIC;
    ram_reg_bram_1_0 : in STD_LOGIC;
    \k_3_fu_30_reg[4]_2\ : in STD_LOGIC;
    \k_3_fu_30_reg[3]_0\ : in STD_LOGIC;
    indata_ce0_0 : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0 : in STD_LOGIC;
    indata_ce0_1 : in STD_LOGIC;
    indata_ce0_2 : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0 : in STD_LOGIC;
    ram_reg_bram_1_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_1_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_1_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_1_4 : in STD_LOGIC;
    ram_reg_bram_1_5 : in STD_LOGIC;
    \k_3_fu_30_reg[4]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_25 : entity is "Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_25;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_25 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_12\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_12\ : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \k_3_fu_30[3]_i_2_n_12\ : STD_LOGIC;
  signal ram_reg_bram_0_i_172_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_173_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_174_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_96_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_98_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_99_n_12 : STD_LOGIC;
  signal tmp_fu_56_p3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of indata_ce0_INST_0_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \k_3_fu_30[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \k_3_fu_30[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \k_3_fu_30[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \k_3_fu_30[3]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \k_3_fu_30[4]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \k_3_fu_30[4]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_175 : label is "soft_lutpair103";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABABABAAABA"
    )
        port map (
      I0 => ap_NS_fsm14_out,
      I1 => Q(0),
      I2 => Q(1),
      I3 => ap_done_cache,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
      I5 => tmp_fu_56_p3,
      O => \^d\(0)
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
      I2 => ap_loop_init_int,
      O => tmp_fu_56_p3
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg,
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_12\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_12\,
      Q => ap_done_cache,
      R => ap_rst
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF38"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ap_rst,
      O => \ap_loop_init_int_i_1__0_n_12\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_12\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC4"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ap_NS_fsm14_out,
      O => \k_3_fu_30_reg[4]\
    );
indata_ce0_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFBFBFB"
    )
        port map (
      I0 => \^d\(1),
      I1 => indata_ce0_0,
      I2 => Q(2),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0,
      I4 => indata_ce0_1,
      I5 => indata_ce0_2,
      O => indata_ce0
    );
indata_ce0_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808A808"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg,
      I4 => ap_loop_init_int,
      O => \^d\(1)
    );
\k_3_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \k_3_fu_30_reg[4]_3\,
      O => add_ln76_fu_69_p2(0)
    );
\k_3_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \k_3_fu_30_reg[4]_3\,
      I1 => ap_loop_init_int,
      I2 => \k_3_fu_30_reg[4]_1\,
      O => \k_3_fu_30_reg[0]\
    );
\k_3_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEF1"
    )
        port map (
      I0 => \k_3_fu_30_reg[4]_1\,
      I1 => \k_3_fu_30_reg[4]_3\,
      I2 => ap_loop_init_int,
      I3 => \k_3_fu_30_reg[4]_2\,
      O => \k_3_fu_30_reg[1]\
    );
\k_3_fu_30[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFEFA010"
    )
        port map (
      I0 => \k_3_fu_30[3]_i_2_n_12\,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg,
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \k_3_fu_30_reg[3]_0\,
      O => \k_3_fu_30_reg[4]_0\
    );
\k_3_fu_30[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0EEE"
    )
        port map (
      I0 => \k_3_fu_30_reg[4]_1\,
      I1 => \k_3_fu_30_reg[4]_3\,
      I2 => ap_loop_init_int,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
      I4 => \k_3_fu_30_reg[4]_2\,
      O => \k_3_fu_30[3]_i_2_n_12\
    );
\k_3_fu_30[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
      I2 => ap_loop_init_int,
      O => k_3_fu_30
    );
\k_3_fu_30[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000001"
    )
        port map (
      I0 => \k_3_fu_30_reg[3]_0\,
      I1 => \k_3_fu_30_reg[4]_1\,
      I2 => \k_3_fu_30_reg[4]_3\,
      I3 => \k_3_fu_30_reg[4]_2\,
      I4 => ap_loop_init,
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg,
      O => \k_3_fu_30_reg[3]\
    );
\k_3_fu_30[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
      O => ap_loop_init
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8080808F808F80"
    )
        port map (
      I0 => ram_reg_bram_1_1(0),
      I1 => ram_reg_bram_1_2(0),
      I2 => ram_reg_bram_1_3(1),
      I3 => ram_reg_bram_1_4,
      I4 => ram_reg_bram_0_i_99_n_12,
      I5 => ram_reg_bram_1_5,
      O => address0(0)
    );
ram_reg_bram_0_i_172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8888888B8B88888"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0,
      I1 => Q(11),
      I2 => Q(1),
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg,
      O => ram_reg_bram_0_i_172_n_12
    );
ram_reg_bram_0_i_173: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555D5FFFFFFD5FF"
    )
        port map (
      I0 => ram_reg_bram_1_0,
      I1 => ap_loop_init_int,
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
      I3 => \k_3_fu_30_reg[4]_2\,
      I4 => Q(11),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0(2),
      O => ram_reg_bram_0_i_173_n_12
    );
ram_reg_bram_0_i_174: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7477"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0(1),
      I1 => Q(11),
      I2 => ap_loop_init,
      I3 => \k_3_fu_30_reg[4]_1\,
      I4 => Q(7),
      I5 => Q(3),
      O => ram_reg_bram_0_i_174_n_12
    );
ram_reg_bram_0_i_175: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \k_3_fu_30_reg[4]_3\,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
      I2 => ap_loop_init_int,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_address0(0)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80808080808080"
    )
        port map (
      I0 => ram_reg_bram_1_1(2),
      I1 => ram_reg_bram_1_2(0),
      I2 => ram_reg_bram_1_3(1),
      I3 => ram_reg_bram_1_0,
      I4 => ram_reg_bram_0_i_96_n_12,
      I5 => ram_reg_bram_1_4,
      O => address0(2)
    );
ram_reg_bram_0_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => ram_reg_bram_1_3(0),
      I1 => ram_reg_bram_0_i_172_n_12,
      I2 => Q(7),
      I3 => Q(8),
      I4 => Q(9),
      I5 => Q(10),
      O => WEBWE(0)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080808F8F808F"
    )
        port map (
      I0 => ram_reg_bram_1_1(1),
      I1 => ram_reg_bram_1_2(0),
      I2 => ram_reg_bram_1_3(1),
      I3 => Q(9),
      I4 => Q(10),
      I5 => ram_reg_bram_0_i_98_n_12,
      O => address0(1)
    );
ram_reg_bram_0_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBBBB888"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0(3),
      I1 => Q(11),
      I2 => ap_loop_init_int,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
      I4 => \k_3_fu_30_reg[3]_0\,
      I5 => Q(6),
      O => ram_reg_bram_0_i_96_n_12
    );
ram_reg_bram_0_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF54FFFFFF55"
    )
        port map (
      I0 => Q(8),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(10),
      I4 => Q(9),
      I5 => ram_reg_bram_0_i_173_n_12,
      O => grp_Autocorrelation_fu_103_L_ACF_address0(0)
    );
ram_reg_bram_0_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F8"
    )
        port map (
      I0 => ram_reg_bram_1,
      I1 => ram_reg_bram_0_i_174_n_12,
      I2 => Q(5),
      I3 => Q(8),
      I4 => Q(10),
      I5 => Q(6),
      O => ram_reg_bram_0_i_98_n_12
    );
ram_reg_bram_0_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => Q(7),
      I1 => Q(3),
      I2 => Q(4),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_L_ACF_address0(0),
      I4 => Q(11),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0(0),
      O => ram_reg_bram_0_i_99_n_12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_26 is
  port (
    \k_2_fu_44_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    indata_address1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \k_2_fu_44_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm14_out : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg : out STD_LOGIC;
    add_ln64_fu_89_p2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_0 : out STD_LOGIC;
    k_2_fu_440 : out STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_ready : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \indata_address1[6]\ : in STD_LOGIC;
    \k_2_fu_44_reg[4]\ : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \k_2_fu_44_reg[4]_0\ : in STD_LOGIC;
    \indata_address1[6]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \indata_address1[6]_1\ : in STD_LOGIC;
    icmp_ln62_1_reg_1381 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    icmp_ln62_1_fu_742_p2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \k_2_fu_44_reg[4]_1\ : in STD_LOGIC;
    \k_2_fu_44_reg[4]_2\ : in STD_LOGIC;
    \k_2_fu_44_reg[4]_3\ : in STD_LOGIC;
    \k_2_fu_44_reg[7]\ : in STD_LOGIC;
    \k_2_fu_44_reg[7]_0\ : in STD_LOGIC;
    \k_2_fu_44_reg[7]_1\ : in STD_LOGIC;
    \k_2_fu_44_reg[5]\ : in STD_LOGIC;
    \k_2_fu_44_reg[5]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_26 : entity is "Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_26;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_26 is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_12 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_12 : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1 : STD_LOGIC_VECTOR ( 6 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_1 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_i_1 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \indata_addr_reg_143[7]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \indata_address1[2]_INST_0_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \indata_address1[3]_INST_0_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \indata_address1[4]_INST_0_i_4\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \indata_address1[7]_INST_0_i_5\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \k_2_fu_44[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \k_2_fu_44[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \k_2_fu_44[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \k_2_fu_44[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \k_2_fu_44[5]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \k_2_fu_44[6]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \k_2_fu_44[7]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \k_2_fu_44[7]_i_2\ : label is "soft_lutpair93";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAAAEAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => icmp_ln62_1_reg_1381,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => ap_done_cache,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA20AAAA"
    )
        port map (
      I0 => Q(1),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      I2 => ap_done_cache,
      I3 => ap_loop_exit_ready_pp0_iter3_reg,
      I4 => icmp_ln62_1_reg_1381,
      O => ap_NS_fsm14_out
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_12
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_12,
      Q => ap_done_cache,
      R => ap_rst
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_rst,
      I2 => ap_loop_init_int,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      O => ap_rst_0
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1_reg,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_ready
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg,
      I1 => ap_rst,
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      I3 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_12
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_12,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF88F888"
    )
        port map (
      I0 => Q(0),
      I1 => icmp_ln62_1_fu_742_p2,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[3]\
    );
\indata_addr_reg_143[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      I1 => ap_loop_init_int,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg
    );
\indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \k_2_fu_44_reg[4]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      O => \k_2_fu_44_reg[0]\(0)
    );
\indata_address1[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEEEAAAAAEEE"
    )
        port map (
      I0 => \indata_address1[6]\,
      I1 => \k_2_fu_44_reg[4]\,
      I2 => ap_loop_init_int,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      I4 => Q(2),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(0),
      O => \k_2_fu_44_reg[1]\
    );
\indata_address1[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(1),
      I1 => Q(2),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \k_2_fu_44_reg[4]_0\,
      O => \ap_CS_fsm_reg[14]\
    );
\indata_address1[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1(3),
      I1 => Q(2),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(2),
      I3 => \indata_address1[6]\,
      I4 => \indata_address1[6]_0\(0),
      I5 => \indata_address1[6]_1\,
      O => indata_address1(0)
    );
\indata_address1[3]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \k_2_fu_44_reg[4]_2\,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1(3)
    );
\indata_address1[4]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \k_2_fu_44_reg[4]_3\,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_1(0)
    );
\indata_address1[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1(6),
      I1 => Q(2),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(3),
      I3 => \indata_address1[6]\,
      I4 => \indata_address1[6]_0\(1),
      I5 => \indata_address1[6]_1\,
      O => indata_address1(1)
    );
\indata_address1[6]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \k_2_fu_44_reg[7]\,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1(6)
    );
\indata_address1[7]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      O => \^ap_loop_init_int_reg_0\
    );
\k_2_fu_44[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \k_2_fu_44_reg[4]_1\,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_0(0)
    );
\k_2_fu_44[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \k_2_fu_44_reg[4]\,
      I1 => ap_loop_init_int,
      I2 => \k_2_fu_44_reg[4]_1\,
      O => add_ln64_fu_89_p2(0)
    );
\k_2_fu_44[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \k_2_fu_44_reg[4]_1\,
      I1 => \k_2_fu_44_reg[4]\,
      I2 => ap_loop_init_int,
      I3 => \k_2_fu_44_reg[4]_0\,
      O => add_ln64_fu_89_p2(1)
    );
\k_2_fu_44[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \k_2_fu_44_reg[4]\,
      I1 => \k_2_fu_44_reg[4]_1\,
      I2 => \k_2_fu_44_reg[4]_0\,
      I3 => ap_loop_init_int,
      I4 => \k_2_fu_44_reg[4]_2\,
      O => add_ln64_fu_89_p2(2)
    );
\k_2_fu_44[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \k_2_fu_44_reg[4]_0\,
      I1 => \k_2_fu_44_reg[4]_1\,
      I2 => \k_2_fu_44_reg[4]\,
      I3 => \k_2_fu_44_reg[4]_2\,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \k_2_fu_44_reg[4]_3\,
      O => add_ln64_fu_89_p2(3)
    );
\k_2_fu_44[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \k_2_fu_44_reg[5]\,
      I1 => ap_loop_init_int,
      I2 => \k_2_fu_44_reg[5]_0\,
      O => add_ln64_fu_89_p2(4)
    );
\k_2_fu_44[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \k_2_fu_44_reg[7]_0\,
      I1 => ap_loop_init_int,
      I2 => \k_2_fu_44_reg[7]\,
      O => add_ln64_fu_89_p2(5)
    );
\k_2_fu_44[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      I2 => ap_loop_init_int,
      O => k_2_fu_440
    );
\k_2_fu_44[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D02"
    )
        port map (
      I0 => \k_2_fu_44_reg[7]\,
      I1 => \k_2_fu_44_reg[7]_0\,
      I2 => ap_loop_init_int,
      I3 => \k_2_fu_44_reg[7]_1\,
      O => add_ln64_fu_89_p2(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_27 is
  port (
    indata_address1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    add_ln143_fu_81_p2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \idx77_fu_36_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    grp_Autocorrelation_fu_103_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_0 : out STD_LOGIC;
    idx77_fu_360 : out STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    indata_address1_2_sp_1 : in STD_LOGIC;
    \indata_address1[7]\ : in STD_LOGIC;
    indata_address1_0_sp_1 : in STD_LOGIC;
    indata_address1_1_sp_1 : in STD_LOGIC;
    \indata_address1[2]_0\ : in STD_LOGIC;
    indata_address1_4_sp_1 : in STD_LOGIC;
    \indata_address1[4]_0\ : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg : in STD_LOGIC;
    \indata_address1[7]_0\ : in STD_LOGIC;
    indata_address1_5_sp_1 : in STD_LOGIC;
    \indata_address1[5]_0\ : in STD_LOGIC;
    \indata_address1[7]_1\ : in STD_LOGIC;
    \indata_address1[7]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[22]\ : in STD_LOGIC;
    icmp_ln62_reg_1377 : in STD_LOGIC;
    grp_Autocorrelation_fu_103_ap_start_reg : in STD_LOGIC;
    \idx77_fu_36_reg[4]\ : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_start : in STD_LOGIC;
    \idx77_fu_36_reg[4]_0\ : in STD_LOGIC;
    \idx77_fu_36_reg[4]_1\ : in STD_LOGIC;
    \idx77_fu_36_reg[4]_2\ : in STD_LOGIC;
    \idx77_fu_36_reg[7]\ : in STD_LOGIC;
    \idx77_fu_36_reg[7]_0\ : in STD_LOGIC;
    \idx77_fu_36_reg[5]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_27 : entity is "Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_27;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_27 is
  signal \^add_ln143_fu_81_p2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_12\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_12\ : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_ready : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal grp_Autocorrelation_fu_103_ap_ready : STD_LOGIC;
  signal \idx77_fu_36[4]_i_2_n_12\ : STD_LOGIC;
  signal \idx77_fu_36[7]_i_3_n_12\ : STD_LOGIC;
  signal \idx77_fu_36[7]_i_5_n_12\ : STD_LOGIC;
  signal \indata_address1[1]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal indata_address1_0_sn_1 : STD_LOGIC;
  signal indata_address1_1_sn_1 : STD_LOGIC;
  signal indata_address1_2_sn_1 : STD_LOGIC;
  signal indata_address1_4_sn_1 : STD_LOGIC;
  signal indata_address1_5_sn_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_2__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_i_1 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of grp_Autocorrelation_fu_103_ap_start_reg_i_1 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \idx77_fu_36[1]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \idx77_fu_36[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \idx77_fu_36[3]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \idx77_fu_36[4]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \idx77_fu_36[5]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \idx77_fu_36[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \idx77_fu_36[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \idx77_fu_36[7]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \indata_addr_reg_118[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \indata_addr_reg_118[7]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \indata_address1[0]_INST_0_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \indata_address1[1]_INST_0_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \indata_address1[2]_INST_0_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \indata_address1[3]_INST_0_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \indata_address1[6]_INST_0_i_3\ : label is "soft_lutpair85";
begin
  add_ln143_fu_81_p2(7 downto 0) <= \^add_ln143_fu_81_p2\(7 downto 0);
  indata_address1_0_sn_1 <= indata_address1_0_sp_1;
  indata_address1_1_sn_1 <= indata_address1_1_sp_1;
  indata_address1_2_sn_1 <= indata_address1_2_sp_1;
  indata_address1_4_sn_1 <= indata_address1_4_sp_1;
  indata_address1_5_sn_1 <= indata_address1_5_sp_1;
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_Autocorrelation_fu_103_ap_ready,
      I1 => grp_Autocorrelation_fu_103_ap_start_reg,
      I2 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A88AAAA"
    )
        port map (
      I0 => Q(5),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_ready,
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      I3 => ap_done_cache,
      I4 => icmp_ln62_reg_1377,
      O => grp_Autocorrelation_fu_103_ap_ready
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF454545FF000000"
    )
        port map (
      I0 => grp_Autocorrelation_fu_103_ap_ready,
      I1 => grp_Autocorrelation_fu_103_ap_start_reg,
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[1]\(0),
      I4 => ap_start,
      I5 => \ap_CS_fsm_reg[1]\(1),
      O => grp_Autocorrelation_fu_103_ap_start_reg_reg(0)
    );
\ap_CS_fsm[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEEAEAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[22]\,
      I1 => icmp_ln62_reg_1377,
      I2 => ap_done_cache,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_ready,
      I5 => Q(5),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA00"
    )
        port map (
      I0 => grp_Autocorrelation_fu_103_ap_ready,
      I1 => grp_Autocorrelation_fu_103_ap_start_reg,
      I2 => Q(0),
      I3 => \ap_CS_fsm_reg[1]\(1),
      O => grp_Autocorrelation_fu_103_ap_start_reg_reg(1)
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_ready,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_12\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_12\,
      Q => ap_done_cache,
      R => ap_rst
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => ap_rst,
      I1 => ap_loop_init_int,
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_ready,
      O => \ap_loop_init_int_i_1__3_n_12\
    );
\ap_loop_init_int_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      I2 => \idx77_fu_36[7]_i_3_n_12\,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_ready
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_12\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_ready,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0,
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg
    );
grp_Autocorrelation_fu_103_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_Autocorrelation_fu_103_ap_ready,
      I1 => \ap_CS_fsm_reg[1]\(0),
      I2 => ap_start,
      I3 => grp_Autocorrelation_fu_103_ap_start_reg,
      O => \ap_CS_fsm_reg[0]\
    );
\idx77_fu_36[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \idx77_fu_36_reg[4]\,
      I1 => ap_loop_init_int,
      I2 => \idx77_fu_36_reg[4]_2\,
      O => \^add_ln143_fu_81_p2\(1)
    );
\idx77_fu_36[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx77_fu_36_reg[4]_2\,
      I1 => \idx77_fu_36_reg[4]\,
      I2 => ap_loop_init_int,
      I3 => \idx77_fu_36_reg[4]_0\,
      O => \^add_ln143_fu_81_p2\(2)
    );
\idx77_fu_36[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx77_fu_36_reg[4]\,
      I1 => \idx77_fu_36_reg[4]_2\,
      I2 => \idx77_fu_36_reg[4]_0\,
      I3 => ap_loop_init_int,
      I4 => \idx77_fu_36_reg[4]_1\,
      O => \^add_ln143_fu_81_p2\(3)
    );
\idx77_fu_36[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \idx77_fu_36_reg[4]_0\,
      I1 => \idx77_fu_36_reg[4]_2\,
      I2 => \idx77_fu_36_reg[4]\,
      I3 => \idx77_fu_36_reg[4]_1\,
      I4 => \idx77_fu_36[4]_i_2_n_12\,
      I5 => \indata_address1[4]_0\,
      O => \^add_ln143_fu_81_p2\(4)
    );
\idx77_fu_36[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      O => \idx77_fu_36[4]_i_2_n_12\
    );
\idx77_fu_36[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \idx77_fu_36_reg[5]\,
      I1 => ap_loop_init_int,
      I2 => \indata_address1[5]_0\,
      O => \^add_ln143_fu_81_p2\(5)
    );
\idx77_fu_36[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \idx77_fu_36_reg[7]_0\,
      I1 => ap_loop_init_int,
      I2 => \idx77_fu_36_reg[7]\,
      O => \^add_ln143_fu_81_p2\(6)
    );
\idx77_fu_36[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \idx77_fu_36[7]_i_3_n_12\,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      I2 => ap_loop_init_int,
      O => idx77_fu_360
    );
\idx77_fu_36[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D02"
    )
        port map (
      I0 => \idx77_fu_36_reg[7]\,
      I1 => \idx77_fu_36_reg[7]_0\,
      I2 => ap_loop_init_int,
      I3 => \indata_address1[7]_2\,
      O => \^add_ln143_fu_81_p2\(7)
    );
\idx77_fu_36[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \idx77_fu_36_reg[4]_0\,
      I1 => \idx77_fu_36_reg[4]_1\,
      I2 => \idx77_fu_36_reg[4]_2\,
      I3 => \idx77_fu_36_reg[4]\,
      I4 => \idx77_fu_36[7]_i_5_n_12\,
      O => \idx77_fu_36[7]_i_3_n_12\
    );
\idx77_fu_36[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \indata_address1[5]_0\,
      I1 => \indata_address1[4]_0\,
      I2 => \indata_address1[7]_2\,
      I3 => \idx77_fu_36_reg[7]\,
      O => \idx77_fu_36[7]_i_5_n_12\
    );
\indata_addr_reg_118[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx77_fu_36_reg[4]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      O => \idx77_fu_36_reg[0]\(0)
    );
\indata_addr_reg_118[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      I1 => ap_loop_init_int,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_0
    );
\indata_address1[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBFBFBBBFBBBB"
    )
        port map (
      I0 => Q(4),
      I1 => indata_address1_2_sn_1,
      I2 => Q(1),
      I3 => \^add_ln143_fu_81_p2\(0),
      I4 => \indata_address1[7]\,
      I5 => indata_address1_0_sn_1,
      O => indata_address1(0)
    );
\indata_address1[0]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \idx77_fu_36_reg[4]_2\,
      O => \^add_ln143_fu_81_p2\(0)
    );
\indata_address1[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF000000F4"
    )
        port map (
      I0 => \indata_address1[1]_INST_0_i_1_n_12\,
      I1 => indata_address1_1_sn_1,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(4),
      I5 => Q(3),
      O => indata_address1(1)
    );
\indata_address1[1]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => Q(5),
      I1 => icmp_ln62_reg_1377,
      I2 => \idx77_fu_36_reg[4]\,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      O => \indata_address1[1]_INST_0_i_1_n_12\
    );
\indata_address1[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1511151515111111"
    )
        port map (
      I0 => Q(4),
      I1 => indata_address1_2_sn_1,
      I2 => Q(1),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1(2),
      I4 => \indata_address1[7]\,
      I5 => \indata_address1[2]_0\,
      O => indata_address1(2)
    );
\indata_address1[2]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \idx77_fu_36_reg[4]_0\,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1(2)
    );
\indata_address1[3]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \idx77_fu_36_reg[4]_1\,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_1(0)
    );
\indata_address1[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022E2E2E2"
    )
        port map (
      I0 => indata_address1_4_sn_1,
      I1 => \indata_address1[7]\,
      I2 => \indata_address1[4]_0\,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      I5 => \indata_address1[7]_0\,
      O => indata_address1(3)
    );
\indata_address1[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022E2E2E2"
    )
        port map (
      I0 => indata_address1_5_sn_1,
      I1 => \indata_address1[7]\,
      I2 => \indata_address1[5]_0\,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      I5 => \indata_address1[7]_0\,
      O => indata_address1(4)
    );
\indata_address1[6]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \idx77_fu_36_reg[7]\,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_1(1)
    );
\indata_address1[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022E2E2E2"
    )
        port map (
      I0 => \indata_address1[7]_1\,
      I1 => \indata_address1[7]\,
      I2 => \indata_address1[7]_2\,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      I5 => \indata_address1[7]_0\,
      O => indata_address1(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_28 is
  port (
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0 : out STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_reg : out STD_LOGIC;
    add_ln137_fu_74_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_0 : out STD_LOGIC;
    k_fu_320 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    icmp_ln62_reg_1377 : in STD_LOGIC;
    k_fu_32_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_1 : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_28 : entity is "Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_28;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_28 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_12\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_12\ : STD_LOGIC;
  signal \^grp_autocorrelation_pipeline_vitis_loop_137_4_fu_404_l_acf_address1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_reg_bram_0_i_90_n_12 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \L_ACF_addr_reg_102[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \L_ACF_addr_reg_102[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \L_ACF_addr_reg_102[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \L_ACF_addr_reg_102[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_CS_fsm[22]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_i_1 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \k_fu_32[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \k_fu_32[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \k_fu_32[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \k_fu_32[3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \k_fu_32[4]_i_1\ : label is "soft_lutpair68";
begin
  grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1(3 downto 0) <= \^grp_autocorrelation_pipeline_vitis_loop_137_4_fu_404_l_acf_address1\(3 downto 0);
\L_ACF_addr_reg_102[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
      I2 => k_fu_32_reg(0),
      O => \^grp_autocorrelation_pipeline_vitis_loop_137_4_fu_404_l_acf_address1\(0)
    );
\L_ACF_addr_reg_102[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
      I2 => k_fu_32_reg(1),
      O => \^grp_autocorrelation_pipeline_vitis_loop_137_4_fu_404_l_acf_address1\(1)
    );
\L_ACF_addr_reg_102[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
      I2 => k_fu_32_reg(2),
      O => \^grp_autocorrelation_pipeline_vitis_loop_137_4_fu_404_l_acf_address1\(2)
    );
\L_ACF_addr_reg_102[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
      I2 => k_fu_32_reg(3),
      O => \^grp_autocorrelation_pipeline_vitis_loop_137_4_fu_404_l_acf_address1\(3)
    );
\ap_CS_fsm[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFBBBBAAAAAAAA"
    )
        port map (
      I0 => Q(8),
      I1 => ap_done_cache,
      I2 => ap_loop_init_int,
      I3 => k_fu_32_reg(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
      I5 => Q(9),
      O => D(0)
    );
\ap_CS_fsm[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A20080"
    )
        port map (
      I0 => Q(9),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
      I2 => k_fu_32_reg(4),
      I3 => ap_loop_init_int,
      I4 => ap_done_cache,
      O => \ap_CS_fsm_reg[21]\
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000022E2"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
      I2 => k_fu_32_reg(4),
      I3 => ap_loop_init_int,
      I4 => ap_rst,
      O => \ap_done_cache_i_1__3_n_12\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_12\,
      Q => ap_done_cache,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => ap_rst,
      I1 => ap_loop_init_int,
      I2 => k_fu_32_reg(4),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
      O => ap_rst_0
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3F8"
    )
        port map (
      I0 => k_fu_32_reg(4),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
      I2 => ap_rst,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__2_n_12\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_12\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA2"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
      I1 => k_fu_32_reg(4),
      I2 => ap_loop_init_int,
      I3 => Q(8),
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_reg
    );
grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00888800000000"
    )
        port map (
      I0 => icmp_ln62_reg_1377,
      I1 => ap_done_cache,
      I2 => ap_loop_init_int,
      I3 => k_fu_32_reg(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
      I5 => Q(9),
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0
    );
\k_fu_32[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => k_fu_32_reg(0),
      O => add_ln137_fu_74_p2(0)
    );
\k_fu_32[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => k_fu_32_reg(0),
      I2 => k_fu_32_reg(1),
      O => add_ln137_fu_74_p2(1)
    );
\k_fu_32[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEB"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => k_fu_32_reg(2),
      I2 => k_fu_32_reg(0),
      I3 => k_fu_32_reg(1),
      O => add_ln137_fu_74_p2(2)
    );
\k_fu_32[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444441"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => k_fu_32_reg(3),
      I2 => k_fu_32_reg(0),
      I3 => k_fu_32_reg(1),
      I4 => k_fu_32_reg(2),
      O => add_ln137_fu_74_p2(3)
    );
\k_fu_32[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => k_fu_32_reg(4),
      I1 => ap_loop_init_int,
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
      O => k_fu_320
    );
\k_fu_32[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F000F000E01"
    )
        port map (
      I0 => k_fu_32_reg(1),
      I1 => k_fu_32_reg(0),
      I2 => ap_loop_init_int,
      I3 => k_fu_32_reg(4),
      I4 => k_fu_32_reg(2),
      I5 => k_fu_32_reg(3),
      O => add_ln137_fu_74_p2(4)
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FF40"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_bram_1,
      I2 => \^grp_autocorrelation_pipeline_vitis_loop_137_4_fu_404_l_acf_address1\(3),
      I3 => Q(3),
      I4 => ram_reg_bram_0,
      I5 => Q(7),
      O => address1(3)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555550001"
    )
        port map (
      I0 => Q(7),
      I1 => ram_reg_bram_0,
      I2 => Q(3),
      I3 => ram_reg_bram_0_i_90_n_12,
      I4 => Q(5),
      I5 => Q(6),
      O => address1(2)
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444454445444544"
    )
        port map (
      I0 => Q(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_1,
      I3 => k_fu_32_reg(1),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
      I5 => ap_loop_init_int,
      O => address1(1)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555444055555555"
    )
        port map (
      I0 => Q(7),
      I1 => ram_reg_bram_0_2,
      I2 => \^grp_autocorrelation_pipeline_vitis_loop_137_4_fu_404_l_acf_address1\(0),
      I3 => Q(0),
      I4 => Q(4),
      I5 => ram_reg_bram_0_3,
      O => address1(0)
    );
ram_reg_bram_0_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110101011111111"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
      I5 => k_fu_32_reg(2),
      O => ram_reg_bram_0_i_90_n_12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_29 is
  port (
    ap_loop_init_int : out STD_LOGIC;
    indata_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_load_reg_864_reg[0]\ : out STD_LOGIC;
    \idx_load_reg_864_reg[4]\ : out STD_LOGIC;
    \idx_load_reg_864_reg[5]\ : out STD_LOGIC;
    \idx_load_reg_864_reg[7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg : out STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1 : out STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2 : out STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3 : out STD_LOGIC;
    i_fu_90_reg_1_sp_1 : out STD_LOGIC;
    i_fu_90_reg_3_sp_1 : out STD_LOGIC;
    i_fu_90 : out STD_LOGIC;
    empty_fu_94 : out STD_LOGIC;
    empty_83_fu_106 : out STD_LOGIC;
    empty_87_fu_122 : out STD_LOGIC;
    empty_85_fu_114 : out STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \idx_fu_86_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4 : out STD_LOGIC;
    i_11_fu_417_p2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    empty_88_fu_126 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_7 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_10 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_11 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln122_reg_1739_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln122_reg_1739_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln122_reg_1739_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln122_reg_1739_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln122_reg_1739_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln122_reg_1739_reg[47]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln122_reg_1739_reg[55]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln122_reg_1739_reg[63]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln121_reg_1734_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln121_reg_1734_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln121_reg_1734_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln121_reg_1734_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln121_reg_1734_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln121_reg_1734_reg[47]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln121_reg_1734_reg[55]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln121_reg_1734_reg[63]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln120_reg_1688_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln120_reg_1688_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln120_reg_1688_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln120_reg_1688_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln120_reg_1688_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln120_reg_1688_reg[47]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln120_reg_1688_reg[55]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln120_reg_1688_reg[63]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln119_reg_1729_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln119_reg_1729_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln119_reg_1729_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln119_reg_1729_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln119_reg_1729_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln119_reg_1729_reg[47]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln119_reg_1729_reg[55]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln119_reg_1729_reg[63]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln118_reg_1724_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln118_reg_1724_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln118_reg_1724_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln118_reg_1724_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln118_reg_1724_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln118_reg_1724_reg[47]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln118_reg_1724_reg[55]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln118_reg_1724_reg[63]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln117_reg_1719_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln117_reg_1719_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln117_reg_1719_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln117_reg_1719_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln117_reg_1719_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln117_reg_1719_reg[47]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln117_reg_1719_reg[55]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln117_reg_1719_reg[63]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln116_reg_1714_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln116_reg_1714_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln116_reg_1714_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln116_reg_1714_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln116_reg_1714_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln116_reg_1714_reg[47]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln116_reg_1714_reg[55]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln116_reg_1714_reg[63]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln115_reg_1709_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln115_reg_1709_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln115_reg_1709_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln115_reg_1709_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln115_reg_1709_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln115_reg_1709_reg[47]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln115_reg_1709_reg[55]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln115_reg_1709_reg[63]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \indata_address0[2]\ : in STD_LOGIC;
    \indata_address0[2]_0\ : in STD_LOGIC;
    \indata_address0[2]_1\ : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indata_address0[2]_2\ : in STD_LOGIC;
    idx_load_reg_864 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \indata_address1[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[14]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln64_fu_89_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indata_address1[4]\ : in STD_LOGIC;
    \indata_address1[4]_0\ : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indata_address1[7]\ : in STD_LOGIC;
    \indata_address1[5]\ : in STD_LOGIC;
    \indata_address1[7]_0\ : in STD_LOGIC;
    ap_loop_init_int_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_done_cache_reg_0 : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_ready : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \empty_86_fu_118_reg[63]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \empty_84_fu_110_reg[63]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \empty_82_fu_102_reg[63]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \empty_88_fu_126_reg[63]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \empty_87_fu_122_reg[63]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \empty_85_fu_114_reg[63]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \empty_83_fu_106_reg[63]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \icmp_ln124_reg_875_reg[0]\ : in STD_LOGIC;
    i_fu_90_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    \indata_address0[2]_INST_0_i_2_0\ : in STD_LOGIC;
    \indata_address0[2]_INST_0_i_2_1\ : in STD_LOGIC;
    \indata_address0[2]_INST_0_i_2_2\ : in STD_LOGIC;
    \indata_address1[6]\ : in STD_LOGIC;
    \indata_address1[6]_0\ : in STD_LOGIC;
    \indata_address0[3]_INST_0_i_1\ : in STD_LOGIC;
    \indata_address0[3]_INST_0_i_1_0\ : in STD_LOGIC;
    \indata_address0[5]_INST_0_i_1\ : in STD_LOGIC;
    \indata_address0[6]_INST_0_i_3_0\ : in STD_LOGIC;
    \indata_address0[7]_INST_0_i_1\ : in STD_LOGIC;
    \indata_address0[7]_INST_0_i_5_0\ : in STD_LOGIC;
    \empty_fu_94_reg[63]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_fu_94_reg[63]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \empty_81_fu_98_reg[63]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_81_fu_98_reg[63]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_fu_90_reg_5_sp_1 : in STD_LOGIC;
    i_fu_90_reg_6_sp_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    i_fu_90_reg_0_sp_1 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_88_fu_126_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_88_fu_126_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_88_fu_126_reg[31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_88_fu_126_reg[39]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_88_fu_126_reg[47]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_88_fu_126_reg[55]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_88_fu_126_reg[63]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_87_fu_122_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_87_fu_122_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_87_fu_122_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_87_fu_122_reg[31]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \empty_86_fu_118_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_86_fu_118_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_86_fu_118_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_86_fu_118_reg[31]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \empty_85_fu_114_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_85_fu_114_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_85_fu_114_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_85_fu_114_reg[31]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \empty_84_fu_110_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_84_fu_110_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_84_fu_110_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_84_fu_110_reg[31]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \empty_83_fu_106_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_83_fu_106_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_83_fu_106_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_83_fu_106_reg[31]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \empty_82_fu_102_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_82_fu_102_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_82_fu_102_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_82_fu_102_reg[31]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \empty_81_fu_98_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_81_fu_98_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_81_fu_98_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_81_fu_98_reg[31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_81_fu_98_reg[39]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_81_fu_98_reg[47]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_81_fu_98_reg[55]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_81_fu_98_reg[63]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \empty_fu_94_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_fu_94_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_fu_94_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_fu_94_reg[31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_fu_94_reg[39]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_fu_94_reg[47]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_fu_94_reg[55]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_fu_94_reg[63]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_29 : entity is "Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_29;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_29 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_12\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \^ap_loop_init_int\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[0]_i_10_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[0]_i_3_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[0]_i_4_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[0]_i_5_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[0]_i_6_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[0]_i_7_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[0]_i_8_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[0]_i_9_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[16]_i_2_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[16]_i_3_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[16]_i_4_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[16]_i_5_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[16]_i_6_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[16]_i_7_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[16]_i_8_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[16]_i_9_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[24]_i_2_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[24]_i_3_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[24]_i_4_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[24]_i_5_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[24]_i_6_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[24]_i_7_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[24]_i_8_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[24]_i_9_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[32]_i_2_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[32]_i_3_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[32]_i_4_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[32]_i_5_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[32]_i_6_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[32]_i_7_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[32]_i_8_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[32]_i_9_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[40]_i_2_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[40]_i_3_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[40]_i_4_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[40]_i_5_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[40]_i_6_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[40]_i_7_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[40]_i_8_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[40]_i_9_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[48]_i_2_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[48]_i_3_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[48]_i_4_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[48]_i_5_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[48]_i_6_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[48]_i_7_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[48]_i_8_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[48]_i_9_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[56]_i_2_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[56]_i_3_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[56]_i_4_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[56]_i_5_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[56]_i_6_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[56]_i_7_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[56]_i_8_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[56]_i_9_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[8]_i_2_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[8]_i_3_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[8]_i_4_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[8]_i_5_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[8]_i_6_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[8]_i_7_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[8]_i_8_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98[8]_i_9_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[0]_i_2_n_17\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[0]_i_2_n_18\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[0]_i_2_n_19\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[16]_i_1_n_18\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[16]_i_1_n_19\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[24]_i_1_n_16\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[24]_i_1_n_17\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[24]_i_1_n_18\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[24]_i_1_n_19\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[32]_i_1_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[32]_i_1_n_13\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[32]_i_1_n_14\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[32]_i_1_n_15\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[32]_i_1_n_16\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[32]_i_1_n_17\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[32]_i_1_n_18\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[32]_i_1_n_19\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[40]_i_1_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[40]_i_1_n_13\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[40]_i_1_n_14\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[40]_i_1_n_16\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[40]_i_1_n_17\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[40]_i_1_n_18\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[40]_i_1_n_19\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[48]_i_1_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[48]_i_1_n_13\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[48]_i_1_n_14\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[48]_i_1_n_16\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[48]_i_1_n_17\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[48]_i_1_n_18\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[48]_i_1_n_19\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[56]_i_1_n_13\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[56]_i_1_n_14\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[56]_i_1_n_16\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[56]_i_1_n_17\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[56]_i_1_n_18\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[56]_i_1_n_19\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \empty_81_fu_98_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \empty_82_fu_102[0]_i_2_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[0]_i_3_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[0]_i_4_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[0]_i_5_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[0]_i_6_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[0]_i_7_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[0]_i_8_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[0]_i_9_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[16]_i_2_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[16]_i_3_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[16]_i_4_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[16]_i_5_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[16]_i_6_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[16]_i_7_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[16]_i_8_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[16]_i_9_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[24]_i_10_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[24]_i_2_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[24]_i_3_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[24]_i_4_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[24]_i_5_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[24]_i_6_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[24]_i_7_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[24]_i_8_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[24]_i_9_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[32]_i_10_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[32]_i_11_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[32]_i_12_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[32]_i_13_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[32]_i_14_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[32]_i_15_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[32]_i_16_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[32]_i_17_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[32]_i_2_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[32]_i_3_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[32]_i_4_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[32]_i_5_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[32]_i_6_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[32]_i_7_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[32]_i_8_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[32]_i_9_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[40]_i_10_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[40]_i_11_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[40]_i_12_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[40]_i_13_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[40]_i_14_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[40]_i_15_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[40]_i_16_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[40]_i_17_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[40]_i_2_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[40]_i_3_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[40]_i_4_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[40]_i_5_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[40]_i_6_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[40]_i_7_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[40]_i_8_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[40]_i_9_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[48]_i_10_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[48]_i_11_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[48]_i_12_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[48]_i_13_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[48]_i_14_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[48]_i_15_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[48]_i_16_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[48]_i_17_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[48]_i_2_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[48]_i_3_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[48]_i_4_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[48]_i_5_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[48]_i_6_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[48]_i_7_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[48]_i_8_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[48]_i_9_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[56]_i_10_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[56]_i_11_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[56]_i_12_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[56]_i_13_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[56]_i_14_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[56]_i_15_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[56]_i_16_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[56]_i_2_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[56]_i_3_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[56]_i_4_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[56]_i_5_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[56]_i_6_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[56]_i_7_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[56]_i_8_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[56]_i_9_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[8]_i_2_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[8]_i_3_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[8]_i_4_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[8]_i_5_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[8]_i_6_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[8]_i_7_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[8]_i_8_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102[8]_i_9_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[0]_i_1_n_16\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[0]_i_1_n_17\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[0]_i_1_n_18\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[0]_i_1_n_19\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[16]_i_1_n_18\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[16]_i_1_n_19\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[24]_i_1_n_16\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[24]_i_1_n_17\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[24]_i_1_n_18\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[24]_i_1_n_19\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[32]_i_1_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[32]_i_1_n_13\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[32]_i_1_n_14\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[32]_i_1_n_15\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[32]_i_1_n_16\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[32]_i_1_n_17\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[32]_i_1_n_18\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[32]_i_1_n_19\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[40]_i_1_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[40]_i_1_n_13\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[40]_i_1_n_14\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[40]_i_1_n_16\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[40]_i_1_n_17\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[40]_i_1_n_18\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[40]_i_1_n_19\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[48]_i_1_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[48]_i_1_n_13\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[48]_i_1_n_14\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[48]_i_1_n_16\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[48]_i_1_n_17\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[48]_i_1_n_18\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[48]_i_1_n_19\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[56]_i_1_n_13\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[56]_i_1_n_14\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[56]_i_1_n_16\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[56]_i_1_n_17\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[56]_i_1_n_18\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[56]_i_1_n_19\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \empty_82_fu_102_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \empty_83_fu_106[0]_i_10_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[0]_i_3_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[0]_i_4_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[0]_i_5_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[0]_i_6_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[0]_i_7_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[0]_i_8_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[0]_i_9_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[16]_i_2_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[16]_i_3_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[16]_i_4_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[16]_i_5_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[16]_i_6_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[16]_i_7_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[16]_i_8_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[16]_i_9_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[24]_i_10_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[24]_i_2_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[24]_i_3_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[24]_i_4_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[24]_i_5_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[24]_i_6_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[24]_i_7_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[24]_i_8_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[24]_i_9_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[32]_i_10_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[32]_i_11_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[32]_i_12_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[32]_i_13_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[32]_i_14_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[32]_i_15_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[32]_i_16_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[32]_i_17_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[32]_i_2_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[32]_i_3_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[32]_i_4_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[32]_i_5_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[32]_i_6_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[32]_i_7_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[32]_i_8_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[32]_i_9_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[40]_i_10_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[40]_i_11_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[40]_i_12_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[40]_i_13_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[40]_i_14_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[40]_i_15_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[40]_i_16_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[40]_i_17_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[40]_i_2_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[40]_i_3_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[40]_i_4_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[40]_i_5_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[40]_i_6_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[40]_i_7_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[40]_i_8_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[40]_i_9_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[48]_i_10_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[48]_i_11_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[48]_i_12_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[48]_i_13_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[48]_i_14_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[48]_i_15_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[48]_i_16_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[48]_i_17_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[48]_i_2_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[48]_i_3_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[48]_i_4_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[48]_i_5_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[48]_i_6_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[48]_i_7_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[48]_i_8_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[48]_i_9_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[56]_i_10_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[56]_i_11_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[56]_i_12_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[56]_i_13_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[56]_i_14_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[56]_i_15_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[56]_i_16_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[56]_i_2_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[56]_i_3_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[56]_i_4_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[56]_i_5_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[56]_i_6_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[56]_i_7_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[56]_i_8_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[56]_i_9_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[8]_i_2_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[8]_i_3_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[8]_i_4_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[8]_i_5_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[8]_i_6_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[8]_i_7_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[8]_i_8_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106[8]_i_9_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[0]_i_2_n_17\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[0]_i_2_n_18\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[0]_i_2_n_19\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[16]_i_1_n_18\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[16]_i_1_n_19\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[24]_i_1_n_16\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[24]_i_1_n_17\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[24]_i_1_n_18\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[24]_i_1_n_19\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[32]_i_1_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[32]_i_1_n_13\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[32]_i_1_n_14\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[32]_i_1_n_15\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[32]_i_1_n_16\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[32]_i_1_n_17\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[32]_i_1_n_18\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[32]_i_1_n_19\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[40]_i_1_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[40]_i_1_n_13\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[40]_i_1_n_14\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[40]_i_1_n_16\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[40]_i_1_n_17\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[40]_i_1_n_18\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[40]_i_1_n_19\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[48]_i_1_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[48]_i_1_n_13\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[48]_i_1_n_14\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[48]_i_1_n_16\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[48]_i_1_n_17\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[48]_i_1_n_18\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[48]_i_1_n_19\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[56]_i_1_n_13\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[56]_i_1_n_14\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[56]_i_1_n_16\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[56]_i_1_n_17\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[56]_i_1_n_18\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[56]_i_1_n_19\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \empty_83_fu_106_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \empty_84_fu_110[0]_i_2_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[0]_i_3_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[0]_i_4_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[0]_i_5_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[0]_i_6_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[0]_i_7_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[0]_i_8_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[0]_i_9_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[16]_i_2_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[16]_i_3_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[16]_i_4_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[16]_i_5_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[16]_i_6_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[16]_i_7_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[16]_i_8_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[16]_i_9_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[24]_i_10_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[24]_i_2_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[24]_i_3_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[24]_i_4_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[24]_i_5_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[24]_i_6_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[24]_i_7_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[24]_i_8_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[24]_i_9_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[32]_i_10_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[32]_i_11_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[32]_i_12_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[32]_i_13_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[32]_i_14_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[32]_i_15_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[32]_i_16_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[32]_i_17_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[32]_i_2_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[32]_i_3_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[32]_i_4_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[32]_i_5_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[32]_i_6_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[32]_i_7_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[32]_i_8_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[32]_i_9_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[40]_i_10_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[40]_i_11_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[40]_i_12_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[40]_i_13_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[40]_i_14_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[40]_i_15_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[40]_i_16_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[40]_i_17_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[40]_i_2_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[40]_i_3_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[40]_i_4_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[40]_i_5_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[40]_i_6_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[40]_i_7_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[40]_i_8_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[40]_i_9_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[48]_i_10_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[48]_i_11_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[48]_i_12_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[48]_i_13_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[48]_i_14_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[48]_i_15_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[48]_i_16_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[48]_i_17_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[48]_i_2_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[48]_i_3_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[48]_i_4_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[48]_i_5_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[48]_i_6_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[48]_i_7_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[48]_i_8_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[48]_i_9_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[56]_i_10_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[56]_i_11_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[56]_i_12_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[56]_i_13_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[56]_i_14_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[56]_i_15_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[56]_i_16_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[56]_i_2_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[56]_i_3_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[56]_i_4_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[56]_i_5_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[56]_i_6_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[56]_i_7_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[56]_i_8_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[56]_i_9_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[8]_i_2_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[8]_i_3_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[8]_i_4_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[8]_i_5_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[8]_i_6_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[8]_i_7_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[8]_i_8_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110[8]_i_9_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[0]_i_1_n_16\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[0]_i_1_n_17\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[0]_i_1_n_18\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[0]_i_1_n_19\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[16]_i_1_n_18\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[16]_i_1_n_19\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[24]_i_1_n_16\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[24]_i_1_n_17\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[24]_i_1_n_18\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[24]_i_1_n_19\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[32]_i_1_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[32]_i_1_n_13\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[32]_i_1_n_14\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[32]_i_1_n_15\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[32]_i_1_n_16\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[32]_i_1_n_17\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[32]_i_1_n_18\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[32]_i_1_n_19\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[40]_i_1_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[40]_i_1_n_13\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[40]_i_1_n_14\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[40]_i_1_n_16\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[40]_i_1_n_17\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[40]_i_1_n_18\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[40]_i_1_n_19\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[48]_i_1_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[48]_i_1_n_13\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[48]_i_1_n_14\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[48]_i_1_n_16\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[48]_i_1_n_17\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[48]_i_1_n_18\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[48]_i_1_n_19\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[56]_i_1_n_13\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[56]_i_1_n_14\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[56]_i_1_n_16\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[56]_i_1_n_17\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[56]_i_1_n_18\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[56]_i_1_n_19\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \empty_84_fu_110_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \empty_85_fu_114[0]_i_10_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[0]_i_3_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[0]_i_4_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[0]_i_5_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[0]_i_6_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[0]_i_7_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[0]_i_8_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[0]_i_9_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[16]_i_2_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[16]_i_3_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[16]_i_4_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[16]_i_5_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[16]_i_6_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[16]_i_7_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[16]_i_8_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[16]_i_9_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[24]_i_10_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[24]_i_2_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[24]_i_3_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[24]_i_4_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[24]_i_5_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[24]_i_6_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[24]_i_7_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[24]_i_8_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[24]_i_9_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[32]_i_10_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[32]_i_11_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[32]_i_12_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[32]_i_13_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[32]_i_14_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[32]_i_15_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[32]_i_16_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[32]_i_17_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[32]_i_2_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[32]_i_3_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[32]_i_4_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[32]_i_5_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[32]_i_6_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[32]_i_7_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[32]_i_8_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[32]_i_9_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[40]_i_10_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[40]_i_11_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[40]_i_12_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[40]_i_13_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[40]_i_14_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[40]_i_15_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[40]_i_16_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[40]_i_17_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[40]_i_18_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[40]_i_2_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[40]_i_3_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[40]_i_4_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[40]_i_5_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[40]_i_6_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[40]_i_7_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[40]_i_8_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[40]_i_9_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[48]_i_10_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[48]_i_11_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[48]_i_12_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[48]_i_13_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[48]_i_14_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[48]_i_15_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[48]_i_16_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[48]_i_17_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[48]_i_2_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[48]_i_3_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[48]_i_4_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[48]_i_5_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[48]_i_6_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[48]_i_7_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[48]_i_8_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[48]_i_9_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[56]_i_10_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[56]_i_11_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[56]_i_12_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[56]_i_13_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[56]_i_14_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[56]_i_15_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[56]_i_16_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[56]_i_2_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[56]_i_3_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[56]_i_4_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[56]_i_5_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[56]_i_6_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[56]_i_7_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[56]_i_8_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[56]_i_9_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[8]_i_2_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[8]_i_3_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[8]_i_4_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[8]_i_5_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[8]_i_6_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[8]_i_7_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[8]_i_8_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114[8]_i_9_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[0]_i_2_n_17\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[0]_i_2_n_18\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[0]_i_2_n_19\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[16]_i_1_n_18\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[16]_i_1_n_19\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[24]_i_1_n_16\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[24]_i_1_n_17\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[24]_i_1_n_18\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[24]_i_1_n_19\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[32]_i_1_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[32]_i_1_n_13\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[32]_i_1_n_14\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[32]_i_1_n_15\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[32]_i_1_n_16\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[32]_i_1_n_17\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[32]_i_1_n_18\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[32]_i_1_n_19\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[40]_i_1_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[40]_i_1_n_13\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[40]_i_1_n_14\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[40]_i_1_n_16\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[40]_i_1_n_17\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[40]_i_1_n_18\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[40]_i_1_n_19\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[48]_i_1_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[48]_i_1_n_13\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[48]_i_1_n_14\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[48]_i_1_n_16\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[48]_i_1_n_17\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[48]_i_1_n_18\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[48]_i_1_n_19\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[56]_i_1_n_13\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[56]_i_1_n_14\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[56]_i_1_n_16\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[56]_i_1_n_17\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[56]_i_1_n_18\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[56]_i_1_n_19\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \empty_85_fu_114_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \empty_86_fu_118[0]_i_2_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[0]_i_3_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[0]_i_4_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[0]_i_5_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[0]_i_6_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[0]_i_7_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[0]_i_8_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[0]_i_9_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[16]_i_2_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[16]_i_3_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[16]_i_4_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[16]_i_5_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[16]_i_6_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[16]_i_7_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[16]_i_8_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[16]_i_9_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[24]_i_10_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[24]_i_2_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[24]_i_3_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[24]_i_4_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[24]_i_5_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[24]_i_6_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[24]_i_7_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[24]_i_8_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[24]_i_9_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[32]_i_10_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[32]_i_11_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[32]_i_12_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[32]_i_13_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[32]_i_14_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[32]_i_15_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[32]_i_16_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[32]_i_17_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[32]_i_2_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[32]_i_3_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[32]_i_4_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[32]_i_5_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[32]_i_6_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[32]_i_7_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[32]_i_8_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[32]_i_9_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[40]_i_10_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[40]_i_11_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[40]_i_12_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[40]_i_13_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[40]_i_14_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[40]_i_15_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[40]_i_16_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[40]_i_17_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[40]_i_2_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[40]_i_3_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[40]_i_4_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[40]_i_5_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[40]_i_6_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[40]_i_7_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[40]_i_8_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[40]_i_9_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[48]_i_10_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[48]_i_11_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[48]_i_12_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[48]_i_13_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[48]_i_14_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[48]_i_15_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[48]_i_16_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[48]_i_17_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[48]_i_2_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[48]_i_3_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[48]_i_4_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[48]_i_5_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[48]_i_6_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[48]_i_7_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[48]_i_8_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[48]_i_9_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[56]_i_10_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[56]_i_11_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[56]_i_12_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[56]_i_13_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[56]_i_14_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[56]_i_15_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[56]_i_16_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[56]_i_2_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[56]_i_3_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[56]_i_4_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[56]_i_5_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[56]_i_6_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[56]_i_7_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[56]_i_8_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[56]_i_9_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[8]_i_2_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[8]_i_3_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[8]_i_4_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[8]_i_5_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[8]_i_6_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[8]_i_7_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[8]_i_8_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118[8]_i_9_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[0]_i_1_n_16\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[0]_i_1_n_17\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[0]_i_1_n_18\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[0]_i_1_n_19\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[16]_i_1_n_18\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[16]_i_1_n_19\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[24]_i_1_n_16\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[24]_i_1_n_17\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[24]_i_1_n_18\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[24]_i_1_n_19\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[32]_i_1_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[32]_i_1_n_13\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[32]_i_1_n_14\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[32]_i_1_n_15\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[32]_i_1_n_16\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[32]_i_1_n_17\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[32]_i_1_n_18\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[32]_i_1_n_19\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[40]_i_1_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[40]_i_1_n_13\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[40]_i_1_n_14\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[40]_i_1_n_16\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[40]_i_1_n_17\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[40]_i_1_n_18\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[40]_i_1_n_19\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[48]_i_1_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[48]_i_1_n_13\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[48]_i_1_n_14\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[48]_i_1_n_16\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[48]_i_1_n_17\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[48]_i_1_n_18\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[48]_i_1_n_19\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[56]_i_1_n_13\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[56]_i_1_n_14\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[56]_i_1_n_16\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[56]_i_1_n_17\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[56]_i_1_n_18\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[56]_i_1_n_19\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \empty_86_fu_118_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \empty_87_fu_122[0]_i_10_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[0]_i_3_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[0]_i_4_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[0]_i_5_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[0]_i_6_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[0]_i_7_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[0]_i_8_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[0]_i_9_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[16]_i_2_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[16]_i_3_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[16]_i_4_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[16]_i_5_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[16]_i_6_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[16]_i_7_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[16]_i_8_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[16]_i_9_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[24]_i_10_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[24]_i_2_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[24]_i_3_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[24]_i_4_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[24]_i_5_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[24]_i_6_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[24]_i_7_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[24]_i_8_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[24]_i_9_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[32]_i_10_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[32]_i_11_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[32]_i_12_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[32]_i_13_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[32]_i_14_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[32]_i_15_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[32]_i_16_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[32]_i_17_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[32]_i_2_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[32]_i_3_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[32]_i_4_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[32]_i_5_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[32]_i_6_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[32]_i_7_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[32]_i_8_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[32]_i_9_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[40]_i_10_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[40]_i_11_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[40]_i_12_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[40]_i_13_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[40]_i_14_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[40]_i_15_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[40]_i_16_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[40]_i_17_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[40]_i_2_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[40]_i_3_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[40]_i_4_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[40]_i_5_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[40]_i_6_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[40]_i_7_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[40]_i_8_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[40]_i_9_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[48]_i_10_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[48]_i_11_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[48]_i_12_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[48]_i_13_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[48]_i_14_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[48]_i_15_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[48]_i_16_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[48]_i_17_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[48]_i_18_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[48]_i_2_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[48]_i_3_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[48]_i_4_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[48]_i_5_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[48]_i_6_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[48]_i_7_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[48]_i_8_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[48]_i_9_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[56]_i_10_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[56]_i_11_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[56]_i_12_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[56]_i_13_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[56]_i_14_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[56]_i_15_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[56]_i_16_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[56]_i_2_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[56]_i_3_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[56]_i_4_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[56]_i_5_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[56]_i_6_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[56]_i_7_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[56]_i_8_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[56]_i_9_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[8]_i_2_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[8]_i_3_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[8]_i_4_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[8]_i_5_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[8]_i_6_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[8]_i_7_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[8]_i_8_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122[8]_i_9_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[0]_i_2_n_17\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[0]_i_2_n_18\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[0]_i_2_n_19\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[16]_i_1_n_18\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[16]_i_1_n_19\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[24]_i_1_n_16\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[24]_i_1_n_17\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[24]_i_1_n_18\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[24]_i_1_n_19\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[32]_i_1_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[32]_i_1_n_13\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[32]_i_1_n_14\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[32]_i_1_n_15\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[32]_i_1_n_16\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[32]_i_1_n_17\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[32]_i_1_n_18\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[32]_i_1_n_19\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[40]_i_1_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[40]_i_1_n_13\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[40]_i_1_n_14\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[40]_i_1_n_16\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[40]_i_1_n_17\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[40]_i_1_n_18\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[40]_i_1_n_19\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[48]_i_1_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[48]_i_1_n_13\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[48]_i_1_n_14\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[48]_i_1_n_16\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[48]_i_1_n_17\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[48]_i_1_n_18\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[48]_i_1_n_19\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[56]_i_1_n_13\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[56]_i_1_n_14\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[56]_i_1_n_16\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[56]_i_1_n_17\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[56]_i_1_n_18\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[56]_i_1_n_19\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \empty_87_fu_122_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \empty_88_fu_126[0]_i_10_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[0]_i_3_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[0]_i_4_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[0]_i_5_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[0]_i_6_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[0]_i_7_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[0]_i_8_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[0]_i_9_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[16]_i_2_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[16]_i_3_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[16]_i_4_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[16]_i_5_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[16]_i_6_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[16]_i_7_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[16]_i_8_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[16]_i_9_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[24]_i_2_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[24]_i_3_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[24]_i_4_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[24]_i_5_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[24]_i_6_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[24]_i_7_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[24]_i_8_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[24]_i_9_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[32]_i_2_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[32]_i_3_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[32]_i_4_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[32]_i_5_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[32]_i_6_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[32]_i_7_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[32]_i_8_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[32]_i_9_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[40]_i_2_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[40]_i_3_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[40]_i_4_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[40]_i_5_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[40]_i_6_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[40]_i_7_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[40]_i_8_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[40]_i_9_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[48]_i_2_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[48]_i_3_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[48]_i_4_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[48]_i_5_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[48]_i_6_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[48]_i_7_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[48]_i_8_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[48]_i_9_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[56]_i_2_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[56]_i_3_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[56]_i_4_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[56]_i_5_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[56]_i_6_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[56]_i_7_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[56]_i_8_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[8]_i_2_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[8]_i_3_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[8]_i_4_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[8]_i_5_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[8]_i_6_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[8]_i_7_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[8]_i_8_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126[8]_i_9_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[0]_i_2_n_16\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[0]_i_2_n_17\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[0]_i_2_n_18\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[0]_i_2_n_19\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[16]_i_1_n_18\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[16]_i_1_n_19\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[24]_i_1_n_16\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[24]_i_1_n_17\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[24]_i_1_n_18\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[24]_i_1_n_19\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[32]_i_1_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[32]_i_1_n_13\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[32]_i_1_n_14\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[32]_i_1_n_15\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[32]_i_1_n_16\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[32]_i_1_n_17\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[32]_i_1_n_18\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[32]_i_1_n_19\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[40]_i_1_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[40]_i_1_n_13\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[40]_i_1_n_14\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[40]_i_1_n_16\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[40]_i_1_n_17\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[40]_i_1_n_18\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[40]_i_1_n_19\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[48]_i_1_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[48]_i_1_n_13\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[48]_i_1_n_14\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[48]_i_1_n_16\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[48]_i_1_n_17\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[48]_i_1_n_18\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[48]_i_1_n_19\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[56]_i_1_n_13\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[56]_i_1_n_14\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[56]_i_1_n_16\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[56]_i_1_n_17\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[56]_i_1_n_18\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[56]_i_1_n_19\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \empty_88_fu_126_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \empty_fu_94[0]_i_2_n_12\ : STD_LOGIC;
  signal \empty_fu_94[0]_i_3_n_12\ : STD_LOGIC;
  signal \empty_fu_94[0]_i_4_n_12\ : STD_LOGIC;
  signal \empty_fu_94[0]_i_5_n_12\ : STD_LOGIC;
  signal \empty_fu_94[0]_i_6_n_12\ : STD_LOGIC;
  signal \empty_fu_94[0]_i_7_n_12\ : STD_LOGIC;
  signal \empty_fu_94[0]_i_8_n_12\ : STD_LOGIC;
  signal \empty_fu_94[0]_i_9_n_12\ : STD_LOGIC;
  signal \empty_fu_94[16]_i_2_n_12\ : STD_LOGIC;
  signal \empty_fu_94[16]_i_3_n_12\ : STD_LOGIC;
  signal \empty_fu_94[16]_i_4_n_12\ : STD_LOGIC;
  signal \empty_fu_94[16]_i_5_n_12\ : STD_LOGIC;
  signal \empty_fu_94[16]_i_6_n_12\ : STD_LOGIC;
  signal \empty_fu_94[16]_i_7_n_12\ : STD_LOGIC;
  signal \empty_fu_94[16]_i_8_n_12\ : STD_LOGIC;
  signal \empty_fu_94[16]_i_9_n_12\ : STD_LOGIC;
  signal \empty_fu_94[24]_i_2_n_12\ : STD_LOGIC;
  signal \empty_fu_94[24]_i_3_n_12\ : STD_LOGIC;
  signal \empty_fu_94[24]_i_4_n_12\ : STD_LOGIC;
  signal \empty_fu_94[24]_i_5_n_12\ : STD_LOGIC;
  signal \empty_fu_94[24]_i_6_n_12\ : STD_LOGIC;
  signal \empty_fu_94[24]_i_7_n_12\ : STD_LOGIC;
  signal \empty_fu_94[24]_i_8_n_12\ : STD_LOGIC;
  signal \empty_fu_94[24]_i_9_n_12\ : STD_LOGIC;
  signal \empty_fu_94[32]_i_2_n_12\ : STD_LOGIC;
  signal \empty_fu_94[32]_i_3_n_12\ : STD_LOGIC;
  signal \empty_fu_94[32]_i_4_n_12\ : STD_LOGIC;
  signal \empty_fu_94[32]_i_5_n_12\ : STD_LOGIC;
  signal \empty_fu_94[32]_i_6_n_12\ : STD_LOGIC;
  signal \empty_fu_94[32]_i_7_n_12\ : STD_LOGIC;
  signal \empty_fu_94[32]_i_8_n_12\ : STD_LOGIC;
  signal \empty_fu_94[32]_i_9_n_12\ : STD_LOGIC;
  signal \empty_fu_94[40]_i_2_n_12\ : STD_LOGIC;
  signal \empty_fu_94[40]_i_3_n_12\ : STD_LOGIC;
  signal \empty_fu_94[40]_i_4_n_12\ : STD_LOGIC;
  signal \empty_fu_94[40]_i_5_n_12\ : STD_LOGIC;
  signal \empty_fu_94[40]_i_6_n_12\ : STD_LOGIC;
  signal \empty_fu_94[40]_i_7_n_12\ : STD_LOGIC;
  signal \empty_fu_94[40]_i_8_n_12\ : STD_LOGIC;
  signal \empty_fu_94[40]_i_9_n_12\ : STD_LOGIC;
  signal \empty_fu_94[48]_i_2_n_12\ : STD_LOGIC;
  signal \empty_fu_94[48]_i_3_n_12\ : STD_LOGIC;
  signal \empty_fu_94[48]_i_4_n_12\ : STD_LOGIC;
  signal \empty_fu_94[48]_i_5_n_12\ : STD_LOGIC;
  signal \empty_fu_94[48]_i_6_n_12\ : STD_LOGIC;
  signal \empty_fu_94[48]_i_7_n_12\ : STD_LOGIC;
  signal \empty_fu_94[48]_i_8_n_12\ : STD_LOGIC;
  signal \empty_fu_94[48]_i_9_n_12\ : STD_LOGIC;
  signal \empty_fu_94[56]_i_2_n_12\ : STD_LOGIC;
  signal \empty_fu_94[56]_i_3_n_12\ : STD_LOGIC;
  signal \empty_fu_94[56]_i_4_n_12\ : STD_LOGIC;
  signal \empty_fu_94[56]_i_5_n_12\ : STD_LOGIC;
  signal \empty_fu_94[56]_i_6_n_12\ : STD_LOGIC;
  signal \empty_fu_94[56]_i_7_n_12\ : STD_LOGIC;
  signal \empty_fu_94[56]_i_8_n_12\ : STD_LOGIC;
  signal \empty_fu_94[56]_i_9_n_12\ : STD_LOGIC;
  signal \empty_fu_94[8]_i_2_n_12\ : STD_LOGIC;
  signal \empty_fu_94[8]_i_3_n_12\ : STD_LOGIC;
  signal \empty_fu_94[8]_i_4_n_12\ : STD_LOGIC;
  signal \empty_fu_94[8]_i_5_n_12\ : STD_LOGIC;
  signal \empty_fu_94[8]_i_6_n_12\ : STD_LOGIC;
  signal \empty_fu_94[8]_i_7_n_12\ : STD_LOGIC;
  signal \empty_fu_94[8]_i_8_n_12\ : STD_LOGIC;
  signal \empty_fu_94[8]_i_9_n_12\ : STD_LOGIC;
  signal \empty_fu_94_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \empty_fu_94_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \empty_fu_94_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \empty_fu_94_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \empty_fu_94_reg[0]_i_1_n_16\ : STD_LOGIC;
  signal \empty_fu_94_reg[0]_i_1_n_17\ : STD_LOGIC;
  signal \empty_fu_94_reg[0]_i_1_n_18\ : STD_LOGIC;
  signal \empty_fu_94_reg[0]_i_1_n_19\ : STD_LOGIC;
  signal \empty_fu_94_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \empty_fu_94_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \empty_fu_94_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \empty_fu_94_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \empty_fu_94_reg[16]_i_1_n_16\ : STD_LOGIC;
  signal \empty_fu_94_reg[16]_i_1_n_17\ : STD_LOGIC;
  signal \empty_fu_94_reg[16]_i_1_n_18\ : STD_LOGIC;
  signal \empty_fu_94_reg[16]_i_1_n_19\ : STD_LOGIC;
  signal \empty_fu_94_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \empty_fu_94_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \empty_fu_94_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \empty_fu_94_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \empty_fu_94_reg[24]_i_1_n_16\ : STD_LOGIC;
  signal \empty_fu_94_reg[24]_i_1_n_17\ : STD_LOGIC;
  signal \empty_fu_94_reg[24]_i_1_n_18\ : STD_LOGIC;
  signal \empty_fu_94_reg[24]_i_1_n_19\ : STD_LOGIC;
  signal \empty_fu_94_reg[32]_i_1_n_12\ : STD_LOGIC;
  signal \empty_fu_94_reg[32]_i_1_n_13\ : STD_LOGIC;
  signal \empty_fu_94_reg[32]_i_1_n_14\ : STD_LOGIC;
  signal \empty_fu_94_reg[32]_i_1_n_15\ : STD_LOGIC;
  signal \empty_fu_94_reg[32]_i_1_n_16\ : STD_LOGIC;
  signal \empty_fu_94_reg[32]_i_1_n_17\ : STD_LOGIC;
  signal \empty_fu_94_reg[32]_i_1_n_18\ : STD_LOGIC;
  signal \empty_fu_94_reg[32]_i_1_n_19\ : STD_LOGIC;
  signal \empty_fu_94_reg[40]_i_1_n_12\ : STD_LOGIC;
  signal \empty_fu_94_reg[40]_i_1_n_13\ : STD_LOGIC;
  signal \empty_fu_94_reg[40]_i_1_n_14\ : STD_LOGIC;
  signal \empty_fu_94_reg[40]_i_1_n_15\ : STD_LOGIC;
  signal \empty_fu_94_reg[40]_i_1_n_16\ : STD_LOGIC;
  signal \empty_fu_94_reg[40]_i_1_n_17\ : STD_LOGIC;
  signal \empty_fu_94_reg[40]_i_1_n_18\ : STD_LOGIC;
  signal \empty_fu_94_reg[40]_i_1_n_19\ : STD_LOGIC;
  signal \empty_fu_94_reg[48]_i_1_n_12\ : STD_LOGIC;
  signal \empty_fu_94_reg[48]_i_1_n_13\ : STD_LOGIC;
  signal \empty_fu_94_reg[48]_i_1_n_14\ : STD_LOGIC;
  signal \empty_fu_94_reg[48]_i_1_n_15\ : STD_LOGIC;
  signal \empty_fu_94_reg[48]_i_1_n_16\ : STD_LOGIC;
  signal \empty_fu_94_reg[48]_i_1_n_17\ : STD_LOGIC;
  signal \empty_fu_94_reg[48]_i_1_n_18\ : STD_LOGIC;
  signal \empty_fu_94_reg[48]_i_1_n_19\ : STD_LOGIC;
  signal \empty_fu_94_reg[56]_i_1_n_13\ : STD_LOGIC;
  signal \empty_fu_94_reg[56]_i_1_n_14\ : STD_LOGIC;
  signal \empty_fu_94_reg[56]_i_1_n_15\ : STD_LOGIC;
  signal \empty_fu_94_reg[56]_i_1_n_16\ : STD_LOGIC;
  signal \empty_fu_94_reg[56]_i_1_n_17\ : STD_LOGIC;
  signal \empty_fu_94_reg[56]_i_1_n_18\ : STD_LOGIC;
  signal \empty_fu_94_reg[56]_i_1_n_19\ : STD_LOGIC;
  signal \empty_fu_94_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \empty_fu_94_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \empty_fu_94_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \empty_fu_94_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \empty_fu_94_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \empty_fu_94_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \empty_fu_94_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \empty_fu_94_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\ : STD_LOGIC;
  signal \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\ : STD_LOGIC;
  signal \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\ : STD_LOGIC;
  signal \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\ : STD_LOGIC;
  signal \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\ : STD_LOGIC;
  signal \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\ : STD_LOGIC;
  signal \^i_fu_90\ : STD_LOGIC;
  signal i_fu_90_reg_0_sn_1 : STD_LOGIC;
  signal i_fu_90_reg_1_sn_1 : STD_LOGIC;
  signal i_fu_90_reg_3_sn_1 : STD_LOGIC;
  signal i_fu_90_reg_5_sn_1 : STD_LOGIC;
  signal i_fu_90_reg_6_sn_1 : STD_LOGIC;
  signal \icmp_ln124_reg_875[0]_i_2_n_12\ : STD_LOGIC;
  signal \indata_address0[1]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal \indata_address0[1]_INST_0_i_5_n_12\ : STD_LOGIC;
  signal \indata_address0[2]_INST_0_i_11_n_12\ : STD_LOGIC;
  signal \indata_address0[2]_INST_0_i_13_n_12\ : STD_LOGIC;
  signal \indata_address0[2]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \indata_address0[2]_INST_0_i_5_n_12\ : STD_LOGIC;
  signal \indata_address0[2]_INST_0_i_6_n_12\ : STD_LOGIC;
  signal \indata_address0[2]_INST_0_i_7_n_12\ : STD_LOGIC;
  signal \indata_address0[2]_INST_0_i_9_n_12\ : STD_LOGIC;
  signal \indata_address0[3]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal \indata_address0[3]_INST_0_i_5_n_12\ : STD_LOGIC;
  signal \indata_address0[4]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal \indata_address0[5]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal \indata_address0[6]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal \indata_address0[7]_INST_0_i_13_n_12\ : STD_LOGIC;
  signal \indata_address0[7]_INST_0_i_7_n_12\ : STD_LOGIC;
  signal \indata_address1[2]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal \indata_address1[2]_INST_0_i_5_n_12\ : STD_LOGIC;
  signal \indata_address1[2]_INST_0_i_6_n_12\ : STD_LOGIC;
  signal \indata_address1[2]_INST_0_i_7_n_12\ : STD_LOGIC;
  signal \indata_address1[3]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal \indata_address1[4]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \indata_address1[5]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \indata_address1[5]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \indata_address1[6]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal \indata_address1[6]_INST_0_i_8_n_12\ : STD_LOGIC;
  signal \indata_address1[7]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \indata_address1[7]_INST_0_i_6_n_12\ : STD_LOGIC;
  signal \NLW_empty_81_fu_98_reg[56]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_empty_82_fu_102_reg[56]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_empty_83_fu_106_reg[56]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_empty_84_fu_110_reg[56]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_empty_85_fu_114_reg[56]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_empty_86_fu_118_reg[56]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_empty_87_fu_122_reg[56]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_empty_88_fu_126_reg[56]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_empty_fu_94_reg[56]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_init_int_i_2 : label is "soft_lutpair54";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \empty_81_fu_98_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_81_fu_98_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_81_fu_98_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_81_fu_98_reg[32]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_81_fu_98_reg[40]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_81_fu_98_reg[48]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_81_fu_98_reg[56]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_81_fu_98_reg[8]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_82_fu_102_reg[0]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_82_fu_102_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_82_fu_102_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_82_fu_102_reg[32]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_82_fu_102_reg[40]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_82_fu_102_reg[48]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_82_fu_102_reg[56]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_82_fu_102_reg[8]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_83_fu_106_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_83_fu_106_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_83_fu_106_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_83_fu_106_reg[32]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_83_fu_106_reg[40]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_83_fu_106_reg[48]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_83_fu_106_reg[56]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_83_fu_106_reg[8]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_84_fu_110_reg[0]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_84_fu_110_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_84_fu_110_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_84_fu_110_reg[32]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_84_fu_110_reg[40]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_84_fu_110_reg[48]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_84_fu_110_reg[56]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_84_fu_110_reg[8]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_85_fu_114_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_85_fu_114_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_85_fu_114_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_85_fu_114_reg[32]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_85_fu_114_reg[40]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_85_fu_114_reg[48]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_85_fu_114_reg[56]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_85_fu_114_reg[8]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_86_fu_118_reg[0]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_86_fu_118_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_86_fu_118_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_86_fu_118_reg[32]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_86_fu_118_reg[40]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_86_fu_118_reg[48]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_86_fu_118_reg[56]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_86_fu_118_reg[8]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_87_fu_122_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_87_fu_122_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_87_fu_122_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_87_fu_122_reg[32]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_87_fu_122_reg[40]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_87_fu_122_reg[48]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_87_fu_122_reg[56]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_87_fu_122_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \empty_88_fu_126[0]_i_1\ : label is "soft_lutpair52";
  attribute ADDER_THRESHOLD of \empty_88_fu_126_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_88_fu_126_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_88_fu_126_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_88_fu_126_reg[32]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_88_fu_126_reg[40]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_88_fu_126_reg[48]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_88_fu_126_reg[56]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_88_fu_126_reg[8]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_fu_94_reg[0]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_fu_94_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_fu_94_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_fu_94_reg[32]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_fu_94_reg[40]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_fu_94_reg[48]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_fu_94_reg[56]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \empty_fu_94_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \i_fu_90[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i_fu_90[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \i_fu_90[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \i_fu_90[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i_fu_90[6]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \i_fu_90[7]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \i_fu_90[7]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \idx_fu_86[7]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \idx_load_reg_864[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \idx_load_reg_864[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \idx_load_reg_864[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \indata_address0[1]_INST_0_i_4\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \indata_address0[2]_INST_0_i_11\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \indata_address0[2]_INST_0_i_13\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \indata_address0[3]_INST_0_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \indata_address0[3]_INST_0_i_5\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \indata_address1[2]_INST_0_i_5\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \indata_address1[2]_INST_0_i_6\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \indata_address1[3]_INST_0_i_4\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \indata_address1[5]_INST_0_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \indata_address1[6]_INST_0_i_4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \indata_address1[6]_INST_0_i_8\ : label is "soft_lutpair44";
begin
  ap_loop_init_int <= \^ap_loop_init_int\;
  grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg <= \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\;
  grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0 <= \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\;
  grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1 <= \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\;
  grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2 <= \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\;
  grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3 <= \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\;
  grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4 <= \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\;
  i_fu_90 <= \^i_fu_90\;
  i_fu_90_reg_0_sn_1 <= i_fu_90_reg_0_sp_1;
  i_fu_90_reg_1_sp_1 <= i_fu_90_reg_1_sn_1;
  i_fu_90_reg_3_sp_1 <= i_fu_90_reg_3_sn_1;
  i_fu_90_reg_5_sn_1 <= i_fu_90_reg_5_sp_1;
  i_fu_90_reg_6_sn_1 <= i_fu_90_reg_6_sp_1;
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[14]_0\(0),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I2 => ap_done_cache,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_ready,
      I4 => \ap_CS_fsm_reg[14]_0\(1),
      O => D(0)
    );
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000AAAA8000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[14]_0\(1),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_loop_init_int_reg_0(3),
      I3 => ap_done_cache_reg_0,
      I4 => ap_done_cache,
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      O => D(1)
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880FFFF88800080"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => ap_loop_init_int_reg_0(3),
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_loop_init_int_reg_0(0),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_12\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_12\,
      Q => ap_done_cache,
      R => ap_rst
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFFFFFF8F0F8F0"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(3),
      I1 => ap_done_cache_reg_0,
      I2 => ap_rst,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_loop_init_int_reg_0(4),
      I5 => \^ap_loop_init_int\,
      O => \ap_loop_init_int_i_1__1_n_12\
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => ap_loop_init_int_reg_0(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => ap_enable_reg_pp0_iter0
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_12\,
      Q => \^ap_loop_init_int\,
      R => '0'
    );
\empty_81_fu_98[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808FFFFFFFF"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(1),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_loop_init_int_reg_0(0),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I4 => ap_done_cache_reg_0,
      I5 => \indata_address1[3]_INST_0_i_4_n_12\,
      O => empty_fu_94
    );
\empty_81_fu_98[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(0),
      O => \empty_81_fu_98[0]_i_10_n_12\
    );
\empty_81_fu_98[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(7),
      O => \empty_81_fu_98[0]_i_3_n_12\
    );
\empty_81_fu_98[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(6),
      O => \empty_81_fu_98[0]_i_4_n_12\
    );
\empty_81_fu_98[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(5),
      O => \empty_81_fu_98[0]_i_5_n_12\
    );
\empty_81_fu_98[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(4),
      O => \empty_81_fu_98[0]_i_6_n_12\
    );
\empty_81_fu_98[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(3),
      O => \empty_81_fu_98[0]_i_7_n_12\
    );
\empty_81_fu_98[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(2),
      O => \empty_81_fu_98[0]_i_8_n_12\
    );
\empty_81_fu_98[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(1),
      O => \empty_81_fu_98[0]_i_9_n_12\
    );
\empty_81_fu_98[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(23),
      O => \empty_81_fu_98[16]_i_2_n_12\
    );
\empty_81_fu_98[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(22),
      O => \empty_81_fu_98[16]_i_3_n_12\
    );
\empty_81_fu_98[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(21),
      O => \empty_81_fu_98[16]_i_4_n_12\
    );
\empty_81_fu_98[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(20),
      O => \empty_81_fu_98[16]_i_5_n_12\
    );
\empty_81_fu_98[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(19),
      O => \empty_81_fu_98[16]_i_6_n_12\
    );
\empty_81_fu_98[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(18),
      O => \empty_81_fu_98[16]_i_7_n_12\
    );
\empty_81_fu_98[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(17),
      O => \empty_81_fu_98[16]_i_8_n_12\
    );
\empty_81_fu_98[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(16),
      O => \empty_81_fu_98[16]_i_9_n_12\
    );
\empty_81_fu_98[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[24]_i_2_n_12\
    );
\empty_81_fu_98[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(30),
      O => \empty_81_fu_98[24]_i_3_n_12\
    );
\empty_81_fu_98[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(29),
      O => \empty_81_fu_98[24]_i_4_n_12\
    );
\empty_81_fu_98[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(28),
      O => \empty_81_fu_98[24]_i_5_n_12\
    );
\empty_81_fu_98[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(27),
      O => \empty_81_fu_98[24]_i_6_n_12\
    );
\empty_81_fu_98[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(26),
      O => \empty_81_fu_98[24]_i_7_n_12\
    );
\empty_81_fu_98[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(25),
      O => \empty_81_fu_98[24]_i_8_n_12\
    );
\empty_81_fu_98[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(24),
      O => \empty_81_fu_98[24]_i_9_n_12\
    );
\empty_81_fu_98[32]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => ap_loop_init_int_reg_0(0),
      O => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\
    );
\empty_81_fu_98[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[32]_i_2_n_12\
    );
\empty_81_fu_98[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[32]_i_3_n_12\
    );
\empty_81_fu_98[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[32]_i_4_n_12\
    );
\empty_81_fu_98[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[32]_i_5_n_12\
    );
\empty_81_fu_98[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[32]_i_6_n_12\
    );
\empty_81_fu_98[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[32]_i_7_n_12\
    );
\empty_81_fu_98[32]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[32]_i_8_n_12\
    );
\empty_81_fu_98[32]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[32]_i_9_n_12\
    );
\empty_81_fu_98[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[40]_i_2_n_12\
    );
\empty_81_fu_98[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[40]_i_3_n_12\
    );
\empty_81_fu_98[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[40]_i_4_n_12\
    );
\empty_81_fu_98[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[40]_i_5_n_12\
    );
\empty_81_fu_98[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[40]_i_6_n_12\
    );
\empty_81_fu_98[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[40]_i_7_n_12\
    );
\empty_81_fu_98[40]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[40]_i_8_n_12\
    );
\empty_81_fu_98[40]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[40]_i_9_n_12\
    );
\empty_81_fu_98[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[48]_i_2_n_12\
    );
\empty_81_fu_98[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[48]_i_3_n_12\
    );
\empty_81_fu_98[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[48]_i_4_n_12\
    );
\empty_81_fu_98[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[48]_i_5_n_12\
    );
\empty_81_fu_98[48]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[48]_i_6_n_12\
    );
\empty_81_fu_98[48]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[48]_i_7_n_12\
    );
\empty_81_fu_98[48]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[48]_i_8_n_12\
    );
\empty_81_fu_98[48]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[48]_i_9_n_12\
    );
\empty_81_fu_98[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[56]_i_2_n_12\
    );
\empty_81_fu_98[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[56]_i_3_n_12\
    );
\empty_81_fu_98[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[56]_i_4_n_12\
    );
\empty_81_fu_98[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[56]_i_5_n_12\
    );
\empty_81_fu_98[56]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[56]_i_6_n_12\
    );
\empty_81_fu_98[56]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[56]_i_7_n_12\
    );
\empty_81_fu_98[56]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[56]_i_8_n_12\
    );
\empty_81_fu_98[56]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2EE2"
    )
        port map (
      I0 => \empty_81_fu_98_reg[63]\(0),
      I1 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(0),
      I3 => \empty_81_fu_98_reg[63]_0\(31),
      O => \empty_81_fu_98[56]_i_9_n_12\
    );
\empty_81_fu_98[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(15),
      O => \empty_81_fu_98[8]_i_2_n_12\
    );
\empty_81_fu_98[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(14),
      O => \empty_81_fu_98[8]_i_3_n_12\
    );
\empty_81_fu_98[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(13),
      O => \empty_81_fu_98[8]_i_4_n_12\
    );
\empty_81_fu_98[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(12),
      O => \empty_81_fu_98[8]_i_5_n_12\
    );
\empty_81_fu_98[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(11),
      O => \empty_81_fu_98[8]_i_6_n_12\
    );
\empty_81_fu_98[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(10),
      O => \empty_81_fu_98[8]_i_7_n_12\
    );
\empty_81_fu_98[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(9),
      O => \empty_81_fu_98[8]_i_8_n_12\
    );
\empty_81_fu_98[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => \empty_81_fu_98_reg[63]_0\(8),
      O => \empty_81_fu_98[8]_i_9_n_12\
    );
\empty_81_fu_98_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \empty_81_fu_98_reg[0]_i_2_n_12\,
      CO(6) => \empty_81_fu_98_reg[0]_i_2_n_13\,
      CO(5) => \empty_81_fu_98_reg[0]_i_2_n_14\,
      CO(4) => \empty_81_fu_98_reg[0]_i_2_n_15\,
      CO(3) => \empty_81_fu_98_reg[0]_i_2_n_16\,
      CO(2) => \empty_81_fu_98_reg[0]_i_2_n_17\,
      CO(1) => \empty_81_fu_98_reg[0]_i_2_n_18\,
      CO(0) => \empty_81_fu_98_reg[0]_i_2_n_19\,
      DI(7) => \empty_81_fu_98[0]_i_3_n_12\,
      DI(6) => \empty_81_fu_98[0]_i_4_n_12\,
      DI(5) => \empty_81_fu_98[0]_i_5_n_12\,
      DI(4) => \empty_81_fu_98[0]_i_6_n_12\,
      DI(3) => \empty_81_fu_98[0]_i_7_n_12\,
      DI(2) => \empty_81_fu_98[0]_i_8_n_12\,
      DI(1) => \empty_81_fu_98[0]_i_9_n_12\,
      DI(0) => \empty_81_fu_98[0]_i_10_n_12\,
      O(7 downto 0) => \add_ln116_reg_1714_reg[7]\(7 downto 0),
      S(7 downto 0) => \empty_81_fu_98_reg[7]\(7 downto 0)
    );
\empty_81_fu_98_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_81_fu_98_reg[8]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_81_fu_98_reg[16]_i_1_n_12\,
      CO(6) => \empty_81_fu_98_reg[16]_i_1_n_13\,
      CO(5) => \empty_81_fu_98_reg[16]_i_1_n_14\,
      CO(4) => \empty_81_fu_98_reg[16]_i_1_n_15\,
      CO(3) => \empty_81_fu_98_reg[16]_i_1_n_16\,
      CO(2) => \empty_81_fu_98_reg[16]_i_1_n_17\,
      CO(1) => \empty_81_fu_98_reg[16]_i_1_n_18\,
      CO(0) => \empty_81_fu_98_reg[16]_i_1_n_19\,
      DI(7) => \empty_81_fu_98[16]_i_2_n_12\,
      DI(6) => \empty_81_fu_98[16]_i_3_n_12\,
      DI(5) => \empty_81_fu_98[16]_i_4_n_12\,
      DI(4) => \empty_81_fu_98[16]_i_5_n_12\,
      DI(3) => \empty_81_fu_98[16]_i_6_n_12\,
      DI(2) => \empty_81_fu_98[16]_i_7_n_12\,
      DI(1) => \empty_81_fu_98[16]_i_8_n_12\,
      DI(0) => \empty_81_fu_98[16]_i_9_n_12\,
      O(7 downto 0) => \add_ln116_reg_1714_reg[23]\(7 downto 0),
      S(7 downto 0) => \empty_81_fu_98_reg[23]\(7 downto 0)
    );
\empty_81_fu_98_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_81_fu_98_reg[16]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_81_fu_98_reg[24]_i_1_n_12\,
      CO(6) => \empty_81_fu_98_reg[24]_i_1_n_13\,
      CO(5) => \empty_81_fu_98_reg[24]_i_1_n_14\,
      CO(4) => \empty_81_fu_98_reg[24]_i_1_n_15\,
      CO(3) => \empty_81_fu_98_reg[24]_i_1_n_16\,
      CO(2) => \empty_81_fu_98_reg[24]_i_1_n_17\,
      CO(1) => \empty_81_fu_98_reg[24]_i_1_n_18\,
      CO(0) => \empty_81_fu_98_reg[24]_i_1_n_19\,
      DI(7) => \empty_81_fu_98[24]_i_2_n_12\,
      DI(6) => \empty_81_fu_98[24]_i_3_n_12\,
      DI(5) => \empty_81_fu_98[24]_i_4_n_12\,
      DI(4) => \empty_81_fu_98[24]_i_5_n_12\,
      DI(3) => \empty_81_fu_98[24]_i_6_n_12\,
      DI(2) => \empty_81_fu_98[24]_i_7_n_12\,
      DI(1) => \empty_81_fu_98[24]_i_8_n_12\,
      DI(0) => \empty_81_fu_98[24]_i_9_n_12\,
      O(7 downto 0) => \add_ln116_reg_1714_reg[31]\(7 downto 0),
      S(7 downto 0) => \empty_81_fu_98_reg[31]\(7 downto 0)
    );
\empty_81_fu_98_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_81_fu_98_reg[24]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_81_fu_98_reg[32]_i_1_n_12\,
      CO(6) => \empty_81_fu_98_reg[32]_i_1_n_13\,
      CO(5) => \empty_81_fu_98_reg[32]_i_1_n_14\,
      CO(4) => \empty_81_fu_98_reg[32]_i_1_n_15\,
      CO(3) => \empty_81_fu_98_reg[32]_i_1_n_16\,
      CO(2) => \empty_81_fu_98_reg[32]_i_1_n_17\,
      CO(1) => \empty_81_fu_98_reg[32]_i_1_n_18\,
      CO(0) => \empty_81_fu_98_reg[32]_i_1_n_19\,
      DI(7) => \empty_81_fu_98[32]_i_2_n_12\,
      DI(6) => \empty_81_fu_98[32]_i_3_n_12\,
      DI(5) => \empty_81_fu_98[32]_i_4_n_12\,
      DI(4) => \empty_81_fu_98[32]_i_5_n_12\,
      DI(3) => \empty_81_fu_98[32]_i_6_n_12\,
      DI(2) => \empty_81_fu_98[32]_i_7_n_12\,
      DI(1) => \empty_81_fu_98[32]_i_8_n_12\,
      DI(0) => \empty_81_fu_98[32]_i_9_n_12\,
      O(7 downto 0) => \add_ln116_reg_1714_reg[39]\(7 downto 0),
      S(7 downto 0) => \empty_81_fu_98_reg[39]\(7 downto 0)
    );
\empty_81_fu_98_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_81_fu_98_reg[32]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_81_fu_98_reg[40]_i_1_n_12\,
      CO(6) => \empty_81_fu_98_reg[40]_i_1_n_13\,
      CO(5) => \empty_81_fu_98_reg[40]_i_1_n_14\,
      CO(4) => \empty_81_fu_98_reg[40]_i_1_n_15\,
      CO(3) => \empty_81_fu_98_reg[40]_i_1_n_16\,
      CO(2) => \empty_81_fu_98_reg[40]_i_1_n_17\,
      CO(1) => \empty_81_fu_98_reg[40]_i_1_n_18\,
      CO(0) => \empty_81_fu_98_reg[40]_i_1_n_19\,
      DI(7) => \empty_81_fu_98[40]_i_2_n_12\,
      DI(6) => \empty_81_fu_98[40]_i_3_n_12\,
      DI(5) => \empty_81_fu_98[40]_i_4_n_12\,
      DI(4) => \empty_81_fu_98[40]_i_5_n_12\,
      DI(3) => \empty_81_fu_98[40]_i_6_n_12\,
      DI(2) => \empty_81_fu_98[40]_i_7_n_12\,
      DI(1) => \empty_81_fu_98[40]_i_8_n_12\,
      DI(0) => \empty_81_fu_98[40]_i_9_n_12\,
      O(7 downto 0) => \add_ln116_reg_1714_reg[47]\(7 downto 0),
      S(7 downto 0) => \empty_81_fu_98_reg[47]\(7 downto 0)
    );
\empty_81_fu_98_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_81_fu_98_reg[40]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_81_fu_98_reg[48]_i_1_n_12\,
      CO(6) => \empty_81_fu_98_reg[48]_i_1_n_13\,
      CO(5) => \empty_81_fu_98_reg[48]_i_1_n_14\,
      CO(4) => \empty_81_fu_98_reg[48]_i_1_n_15\,
      CO(3) => \empty_81_fu_98_reg[48]_i_1_n_16\,
      CO(2) => \empty_81_fu_98_reg[48]_i_1_n_17\,
      CO(1) => \empty_81_fu_98_reg[48]_i_1_n_18\,
      CO(0) => \empty_81_fu_98_reg[48]_i_1_n_19\,
      DI(7) => \empty_81_fu_98[48]_i_2_n_12\,
      DI(6) => \empty_81_fu_98[48]_i_3_n_12\,
      DI(5) => \empty_81_fu_98[48]_i_4_n_12\,
      DI(4) => \empty_81_fu_98[48]_i_5_n_12\,
      DI(3) => \empty_81_fu_98[48]_i_6_n_12\,
      DI(2) => \empty_81_fu_98[48]_i_7_n_12\,
      DI(1) => \empty_81_fu_98[48]_i_8_n_12\,
      DI(0) => \empty_81_fu_98[48]_i_9_n_12\,
      O(7 downto 0) => \add_ln116_reg_1714_reg[55]\(7 downto 0),
      S(7 downto 0) => \empty_81_fu_98_reg[55]\(7 downto 0)
    );
\empty_81_fu_98_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_81_fu_98_reg[48]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \NLW_empty_81_fu_98_reg[56]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \empty_81_fu_98_reg[56]_i_1_n_13\,
      CO(5) => \empty_81_fu_98_reg[56]_i_1_n_14\,
      CO(4) => \empty_81_fu_98_reg[56]_i_1_n_15\,
      CO(3) => \empty_81_fu_98_reg[56]_i_1_n_16\,
      CO(2) => \empty_81_fu_98_reg[56]_i_1_n_17\,
      CO(1) => \empty_81_fu_98_reg[56]_i_1_n_18\,
      CO(0) => \empty_81_fu_98_reg[56]_i_1_n_19\,
      DI(7) => '0',
      DI(6) => \empty_81_fu_98[56]_i_2_n_12\,
      DI(5) => \empty_81_fu_98[56]_i_3_n_12\,
      DI(4) => \empty_81_fu_98[56]_i_4_n_12\,
      DI(3) => \empty_81_fu_98[56]_i_5_n_12\,
      DI(2) => \empty_81_fu_98[56]_i_6_n_12\,
      DI(1) => \empty_81_fu_98[56]_i_7_n_12\,
      DI(0) => \empty_81_fu_98[56]_i_8_n_12\,
      O(7 downto 0) => \add_ln116_reg_1714_reg[63]\(7 downto 0),
      S(7) => \empty_81_fu_98[56]_i_9_n_12\,
      S(6 downto 0) => \empty_81_fu_98_reg[63]_1\(6 downto 0)
    );
\empty_81_fu_98_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_81_fu_98_reg[0]_i_2_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_81_fu_98_reg[8]_i_1_n_12\,
      CO(6) => \empty_81_fu_98_reg[8]_i_1_n_13\,
      CO(5) => \empty_81_fu_98_reg[8]_i_1_n_14\,
      CO(4) => \empty_81_fu_98_reg[8]_i_1_n_15\,
      CO(3) => \empty_81_fu_98_reg[8]_i_1_n_16\,
      CO(2) => \empty_81_fu_98_reg[8]_i_1_n_17\,
      CO(1) => \empty_81_fu_98_reg[8]_i_1_n_18\,
      CO(0) => \empty_81_fu_98_reg[8]_i_1_n_19\,
      DI(7) => \empty_81_fu_98[8]_i_2_n_12\,
      DI(6) => \empty_81_fu_98[8]_i_3_n_12\,
      DI(5) => \empty_81_fu_98[8]_i_4_n_12\,
      DI(4) => \empty_81_fu_98[8]_i_5_n_12\,
      DI(3) => \empty_81_fu_98[8]_i_6_n_12\,
      DI(2) => \empty_81_fu_98[8]_i_7_n_12\,
      DI(1) => \empty_81_fu_98[8]_i_8_n_12\,
      DI(0) => \empty_81_fu_98[8]_i_9_n_12\,
      O(7 downto 0) => \add_ln116_reg_1714_reg[15]\(7 downto 0),
      S(7 downto 0) => \empty_81_fu_98_reg[15]\(7 downto 0)
    );
\empty_82_fu_102[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(7),
      O => \empty_82_fu_102[0]_i_2_n_12\
    );
\empty_82_fu_102[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(6),
      O => \empty_82_fu_102[0]_i_3_n_12\
    );
\empty_82_fu_102[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(5),
      O => \empty_82_fu_102[0]_i_4_n_12\
    );
\empty_82_fu_102[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(4),
      O => \empty_82_fu_102[0]_i_5_n_12\
    );
\empty_82_fu_102[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(3),
      O => \empty_82_fu_102[0]_i_6_n_12\
    );
\empty_82_fu_102[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(2),
      O => \empty_82_fu_102[0]_i_7_n_12\
    );
\empty_82_fu_102[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(1),
      O => \empty_82_fu_102[0]_i_8_n_12\
    );
\empty_82_fu_102[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(0),
      O => \empty_82_fu_102[0]_i_9_n_12\
    );
\empty_82_fu_102[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(23),
      O => \empty_82_fu_102[16]_i_2_n_12\
    );
\empty_82_fu_102[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(22),
      O => \empty_82_fu_102[16]_i_3_n_12\
    );
\empty_82_fu_102[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(21),
      O => \empty_82_fu_102[16]_i_4_n_12\
    );
\empty_82_fu_102[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(20),
      O => \empty_82_fu_102[16]_i_5_n_12\
    );
\empty_82_fu_102[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(19),
      O => \empty_82_fu_102[16]_i_6_n_12\
    );
\empty_82_fu_102[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(18),
      O => \empty_82_fu_102[16]_i_7_n_12\
    );
\empty_82_fu_102[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(17),
      O => \empty_82_fu_102[16]_i_8_n_12\
    );
\empty_82_fu_102[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(16),
      O => \empty_82_fu_102[16]_i_9_n_12\
    );
\empty_82_fu_102[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(0),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(0),
      O => \empty_82_fu_102[24]_i_10_n_12\
    );
\empty_82_fu_102[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(31),
      O => \empty_82_fu_102[24]_i_2_n_12\
    );
\empty_82_fu_102[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(30),
      O => \empty_82_fu_102[24]_i_3_n_12\
    );
\empty_82_fu_102[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(29),
      O => \empty_82_fu_102[24]_i_4_n_12\
    );
\empty_82_fu_102[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(28),
      O => \empty_82_fu_102[24]_i_5_n_12\
    );
\empty_82_fu_102[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(27),
      O => \empty_82_fu_102[24]_i_6_n_12\
    );
\empty_82_fu_102[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(26),
      O => \empty_82_fu_102[24]_i_7_n_12\
    );
\empty_82_fu_102[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(25),
      O => \empty_82_fu_102[24]_i_8_n_12\
    );
\empty_82_fu_102[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(24),
      O => \empty_82_fu_102[24]_i_9_n_12\
    );
\empty_82_fu_102[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(8),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(8),
      O => \empty_82_fu_102[32]_i_10_n_12\
    );
\empty_82_fu_102[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(7),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(7),
      O => \empty_82_fu_102[32]_i_11_n_12\
    );
\empty_82_fu_102[32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(6),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(6),
      O => \empty_82_fu_102[32]_i_12_n_12\
    );
\empty_82_fu_102[32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(5),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(5),
      O => \empty_82_fu_102[32]_i_13_n_12\
    );
\empty_82_fu_102[32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(4),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(4),
      O => \empty_82_fu_102[32]_i_14_n_12\
    );
\empty_82_fu_102[32]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(3),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(3),
      O => \empty_82_fu_102[32]_i_15_n_12\
    );
\empty_82_fu_102[32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(2),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(2),
      O => \empty_82_fu_102[32]_i_16_n_12\
    );
\empty_82_fu_102[32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(1),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(1),
      O => \empty_82_fu_102[32]_i_17_n_12\
    );
\empty_82_fu_102[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[32]_i_2_n_12\
    );
\empty_82_fu_102[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[32]_i_3_n_12\
    );
\empty_82_fu_102[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[32]_i_4_n_12\
    );
\empty_82_fu_102[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[32]_i_5_n_12\
    );
\empty_82_fu_102[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[32]_i_6_n_12\
    );
\empty_82_fu_102[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[32]_i_7_n_12\
    );
\empty_82_fu_102[32]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[32]_i_8_n_12\
    );
\empty_82_fu_102[32]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[32]_i_9_n_12\
    );
\empty_82_fu_102[40]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(16),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(16),
      O => \empty_82_fu_102[40]_i_10_n_12\
    );
\empty_82_fu_102[40]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(15),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(15),
      O => \empty_82_fu_102[40]_i_11_n_12\
    );
\empty_82_fu_102[40]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(14),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(14),
      O => \empty_82_fu_102[40]_i_12_n_12\
    );
\empty_82_fu_102[40]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(13),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(13),
      O => \empty_82_fu_102[40]_i_13_n_12\
    );
\empty_82_fu_102[40]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(12),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(12),
      O => \empty_82_fu_102[40]_i_14_n_12\
    );
\empty_82_fu_102[40]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(11),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(11),
      O => \empty_82_fu_102[40]_i_15_n_12\
    );
\empty_82_fu_102[40]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(10),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(10),
      O => \empty_82_fu_102[40]_i_16_n_12\
    );
\empty_82_fu_102[40]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(9),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(9),
      O => \empty_82_fu_102[40]_i_17_n_12\
    );
\empty_82_fu_102[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[40]_i_2_n_12\
    );
\empty_82_fu_102[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[40]_i_3_n_12\
    );
\empty_82_fu_102[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[40]_i_4_n_12\
    );
\empty_82_fu_102[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[40]_i_5_n_12\
    );
\empty_82_fu_102[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[40]_i_6_n_12\
    );
\empty_82_fu_102[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[40]_i_7_n_12\
    );
\empty_82_fu_102[40]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[40]_i_8_n_12\
    );
\empty_82_fu_102[40]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[40]_i_9_n_12\
    );
\empty_82_fu_102[48]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(24),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(24),
      O => \empty_82_fu_102[48]_i_10_n_12\
    );
\empty_82_fu_102[48]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(23),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(23),
      O => \empty_82_fu_102[48]_i_11_n_12\
    );
\empty_82_fu_102[48]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(22),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(22),
      O => \empty_82_fu_102[48]_i_12_n_12\
    );
\empty_82_fu_102[48]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(21),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(21),
      O => \empty_82_fu_102[48]_i_13_n_12\
    );
\empty_82_fu_102[48]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(20),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(20),
      O => \empty_82_fu_102[48]_i_14_n_12\
    );
\empty_82_fu_102[48]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(19),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(19),
      O => \empty_82_fu_102[48]_i_15_n_12\
    );
\empty_82_fu_102[48]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(18),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(18),
      O => \empty_82_fu_102[48]_i_16_n_12\
    );
\empty_82_fu_102[48]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(17),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(17),
      O => \empty_82_fu_102[48]_i_17_n_12\
    );
\empty_82_fu_102[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[48]_i_2_n_12\
    );
\empty_82_fu_102[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[48]_i_3_n_12\
    );
\empty_82_fu_102[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[48]_i_4_n_12\
    );
\empty_82_fu_102[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[48]_i_5_n_12\
    );
\empty_82_fu_102[48]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[48]_i_6_n_12\
    );
\empty_82_fu_102[48]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[48]_i_7_n_12\
    );
\empty_82_fu_102[48]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[48]_i_8_n_12\
    );
\empty_82_fu_102[48]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[48]_i_9_n_12\
    );
\empty_82_fu_102[56]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(31),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(31),
      O => \empty_82_fu_102[56]_i_10_n_12\
    );
\empty_82_fu_102[56]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(30),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(30),
      O => \empty_82_fu_102[56]_i_11_n_12\
    );
\empty_82_fu_102[56]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(29),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(29),
      O => \empty_82_fu_102[56]_i_12_n_12\
    );
\empty_82_fu_102[56]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(28),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(28),
      O => \empty_82_fu_102[56]_i_13_n_12\
    );
\empty_82_fu_102[56]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(27),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(27),
      O => \empty_82_fu_102[56]_i_14_n_12\
    );
\empty_82_fu_102[56]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(26),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(26),
      O => \empty_82_fu_102[56]_i_15_n_12\
    );
\empty_82_fu_102[56]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(25),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(25),
      O => \empty_82_fu_102[56]_i_16_n_12\
    );
\empty_82_fu_102[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[56]_i_2_n_12\
    );
\empty_82_fu_102[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[56]_i_3_n_12\
    );
\empty_82_fu_102[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[56]_i_4_n_12\
    );
\empty_82_fu_102[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[56]_i_5_n_12\
    );
\empty_82_fu_102[56]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[56]_i_6_n_12\
    );
\empty_82_fu_102[56]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[56]_i_7_n_12\
    );
\empty_82_fu_102[56]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      O => \empty_82_fu_102[56]_i_8_n_12\
    );
\empty_82_fu_102[56]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => P(31),
      I2 => \empty_82_fu_102_reg[63]\(32),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(32),
      O => \empty_82_fu_102[56]_i_9_n_12\
    );
\empty_82_fu_102[8]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => ap_loop_init_int_reg_0(0),
      O => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\
    );
\empty_82_fu_102[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(15),
      O => \empty_82_fu_102[8]_i_2_n_12\
    );
\empty_82_fu_102[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(14),
      O => \empty_82_fu_102[8]_i_3_n_12\
    );
\empty_82_fu_102[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(13),
      O => \empty_82_fu_102[8]_i_4_n_12\
    );
\empty_82_fu_102[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(12),
      O => \empty_82_fu_102[8]_i_5_n_12\
    );
\empty_82_fu_102[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(11),
      O => \empty_82_fu_102[8]_i_6_n_12\
    );
\empty_82_fu_102[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(10),
      O => \empty_82_fu_102[8]_i_7_n_12\
    );
\empty_82_fu_102[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(9),
      O => \empty_82_fu_102[8]_i_8_n_12\
    );
\empty_82_fu_102[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg\,
      I1 => P(8),
      O => \empty_82_fu_102[8]_i_9_n_12\
    );
\empty_82_fu_102_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \empty_82_fu_102_reg[0]_i_1_n_12\,
      CO(6) => \empty_82_fu_102_reg[0]_i_1_n_13\,
      CO(5) => \empty_82_fu_102_reg[0]_i_1_n_14\,
      CO(4) => \empty_82_fu_102_reg[0]_i_1_n_15\,
      CO(3) => \empty_82_fu_102_reg[0]_i_1_n_16\,
      CO(2) => \empty_82_fu_102_reg[0]_i_1_n_17\,
      CO(1) => \empty_82_fu_102_reg[0]_i_1_n_18\,
      CO(0) => \empty_82_fu_102_reg[0]_i_1_n_19\,
      DI(7) => \empty_82_fu_102[0]_i_2_n_12\,
      DI(6) => \empty_82_fu_102[0]_i_3_n_12\,
      DI(5) => \empty_82_fu_102[0]_i_4_n_12\,
      DI(4) => \empty_82_fu_102[0]_i_5_n_12\,
      DI(3) => \empty_82_fu_102[0]_i_6_n_12\,
      DI(2) => \empty_82_fu_102[0]_i_7_n_12\,
      DI(1) => \empty_82_fu_102[0]_i_8_n_12\,
      DI(0) => \empty_82_fu_102[0]_i_9_n_12\,
      O(7 downto 0) => \add_ln117_reg_1719_reg[7]\(7 downto 0),
      S(7 downto 0) => \empty_82_fu_102_reg[7]\(7 downto 0)
    );
\empty_82_fu_102_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_82_fu_102_reg[8]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_82_fu_102_reg[16]_i_1_n_12\,
      CO(6) => \empty_82_fu_102_reg[16]_i_1_n_13\,
      CO(5) => \empty_82_fu_102_reg[16]_i_1_n_14\,
      CO(4) => \empty_82_fu_102_reg[16]_i_1_n_15\,
      CO(3) => \empty_82_fu_102_reg[16]_i_1_n_16\,
      CO(2) => \empty_82_fu_102_reg[16]_i_1_n_17\,
      CO(1) => \empty_82_fu_102_reg[16]_i_1_n_18\,
      CO(0) => \empty_82_fu_102_reg[16]_i_1_n_19\,
      DI(7) => \empty_82_fu_102[16]_i_2_n_12\,
      DI(6) => \empty_82_fu_102[16]_i_3_n_12\,
      DI(5) => \empty_82_fu_102[16]_i_4_n_12\,
      DI(4) => \empty_82_fu_102[16]_i_5_n_12\,
      DI(3) => \empty_82_fu_102[16]_i_6_n_12\,
      DI(2) => \empty_82_fu_102[16]_i_7_n_12\,
      DI(1) => \empty_82_fu_102[16]_i_8_n_12\,
      DI(0) => \empty_82_fu_102[16]_i_9_n_12\,
      O(7 downto 0) => \add_ln117_reg_1719_reg[23]\(7 downto 0),
      S(7 downto 0) => \empty_82_fu_102_reg[23]\(7 downto 0)
    );
\empty_82_fu_102_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_82_fu_102_reg[16]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_82_fu_102_reg[24]_i_1_n_12\,
      CO(6) => \empty_82_fu_102_reg[24]_i_1_n_13\,
      CO(5) => \empty_82_fu_102_reg[24]_i_1_n_14\,
      CO(4) => \empty_82_fu_102_reg[24]_i_1_n_15\,
      CO(3) => \empty_82_fu_102_reg[24]_i_1_n_16\,
      CO(2) => \empty_82_fu_102_reg[24]_i_1_n_17\,
      CO(1) => \empty_82_fu_102_reg[24]_i_1_n_18\,
      CO(0) => \empty_82_fu_102_reg[24]_i_1_n_19\,
      DI(7) => \empty_82_fu_102[24]_i_2_n_12\,
      DI(6) => \empty_82_fu_102[24]_i_3_n_12\,
      DI(5) => \empty_82_fu_102[24]_i_4_n_12\,
      DI(4) => \empty_82_fu_102[24]_i_5_n_12\,
      DI(3) => \empty_82_fu_102[24]_i_6_n_12\,
      DI(2) => \empty_82_fu_102[24]_i_7_n_12\,
      DI(1) => \empty_82_fu_102[24]_i_8_n_12\,
      DI(0) => \empty_82_fu_102[24]_i_9_n_12\,
      O(7 downto 0) => \add_ln117_reg_1719_reg[31]\(7 downto 0),
      S(7) => \empty_82_fu_102[24]_i_10_n_12\,
      S(6 downto 0) => \empty_82_fu_102_reg[31]\(6 downto 0)
    );
\empty_82_fu_102_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_82_fu_102_reg[24]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_82_fu_102_reg[32]_i_1_n_12\,
      CO(6) => \empty_82_fu_102_reg[32]_i_1_n_13\,
      CO(5) => \empty_82_fu_102_reg[32]_i_1_n_14\,
      CO(4) => \empty_82_fu_102_reg[32]_i_1_n_15\,
      CO(3) => \empty_82_fu_102_reg[32]_i_1_n_16\,
      CO(2) => \empty_82_fu_102_reg[32]_i_1_n_17\,
      CO(1) => \empty_82_fu_102_reg[32]_i_1_n_18\,
      CO(0) => \empty_82_fu_102_reg[32]_i_1_n_19\,
      DI(7) => \empty_82_fu_102[32]_i_2_n_12\,
      DI(6) => \empty_82_fu_102[32]_i_3_n_12\,
      DI(5) => \empty_82_fu_102[32]_i_4_n_12\,
      DI(4) => \empty_82_fu_102[32]_i_5_n_12\,
      DI(3) => \empty_82_fu_102[32]_i_6_n_12\,
      DI(2) => \empty_82_fu_102[32]_i_7_n_12\,
      DI(1) => \empty_82_fu_102[32]_i_8_n_12\,
      DI(0) => \empty_82_fu_102[32]_i_9_n_12\,
      O(7 downto 0) => \add_ln117_reg_1719_reg[39]\(7 downto 0),
      S(7) => \empty_82_fu_102[32]_i_10_n_12\,
      S(6) => \empty_82_fu_102[32]_i_11_n_12\,
      S(5) => \empty_82_fu_102[32]_i_12_n_12\,
      S(4) => \empty_82_fu_102[32]_i_13_n_12\,
      S(3) => \empty_82_fu_102[32]_i_14_n_12\,
      S(2) => \empty_82_fu_102[32]_i_15_n_12\,
      S(1) => \empty_82_fu_102[32]_i_16_n_12\,
      S(0) => \empty_82_fu_102[32]_i_17_n_12\
    );
\empty_82_fu_102_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_82_fu_102_reg[32]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_82_fu_102_reg[40]_i_1_n_12\,
      CO(6) => \empty_82_fu_102_reg[40]_i_1_n_13\,
      CO(5) => \empty_82_fu_102_reg[40]_i_1_n_14\,
      CO(4) => \empty_82_fu_102_reg[40]_i_1_n_15\,
      CO(3) => \empty_82_fu_102_reg[40]_i_1_n_16\,
      CO(2) => \empty_82_fu_102_reg[40]_i_1_n_17\,
      CO(1) => \empty_82_fu_102_reg[40]_i_1_n_18\,
      CO(0) => \empty_82_fu_102_reg[40]_i_1_n_19\,
      DI(7) => \empty_82_fu_102[40]_i_2_n_12\,
      DI(6) => \empty_82_fu_102[40]_i_3_n_12\,
      DI(5) => \empty_82_fu_102[40]_i_4_n_12\,
      DI(4) => \empty_82_fu_102[40]_i_5_n_12\,
      DI(3) => \empty_82_fu_102[40]_i_6_n_12\,
      DI(2) => \empty_82_fu_102[40]_i_7_n_12\,
      DI(1) => \empty_82_fu_102[40]_i_8_n_12\,
      DI(0) => \empty_82_fu_102[40]_i_9_n_12\,
      O(7 downto 0) => \add_ln117_reg_1719_reg[47]\(7 downto 0),
      S(7) => \empty_82_fu_102[40]_i_10_n_12\,
      S(6) => \empty_82_fu_102[40]_i_11_n_12\,
      S(5) => \empty_82_fu_102[40]_i_12_n_12\,
      S(4) => \empty_82_fu_102[40]_i_13_n_12\,
      S(3) => \empty_82_fu_102[40]_i_14_n_12\,
      S(2) => \empty_82_fu_102[40]_i_15_n_12\,
      S(1) => \empty_82_fu_102[40]_i_16_n_12\,
      S(0) => \empty_82_fu_102[40]_i_17_n_12\
    );
\empty_82_fu_102_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_82_fu_102_reg[40]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_82_fu_102_reg[48]_i_1_n_12\,
      CO(6) => \empty_82_fu_102_reg[48]_i_1_n_13\,
      CO(5) => \empty_82_fu_102_reg[48]_i_1_n_14\,
      CO(4) => \empty_82_fu_102_reg[48]_i_1_n_15\,
      CO(3) => \empty_82_fu_102_reg[48]_i_1_n_16\,
      CO(2) => \empty_82_fu_102_reg[48]_i_1_n_17\,
      CO(1) => \empty_82_fu_102_reg[48]_i_1_n_18\,
      CO(0) => \empty_82_fu_102_reg[48]_i_1_n_19\,
      DI(7) => \empty_82_fu_102[48]_i_2_n_12\,
      DI(6) => \empty_82_fu_102[48]_i_3_n_12\,
      DI(5) => \empty_82_fu_102[48]_i_4_n_12\,
      DI(4) => \empty_82_fu_102[48]_i_5_n_12\,
      DI(3) => \empty_82_fu_102[48]_i_6_n_12\,
      DI(2) => \empty_82_fu_102[48]_i_7_n_12\,
      DI(1) => \empty_82_fu_102[48]_i_8_n_12\,
      DI(0) => \empty_82_fu_102[48]_i_9_n_12\,
      O(7 downto 0) => \add_ln117_reg_1719_reg[55]\(7 downto 0),
      S(7) => \empty_82_fu_102[48]_i_10_n_12\,
      S(6) => \empty_82_fu_102[48]_i_11_n_12\,
      S(5) => \empty_82_fu_102[48]_i_12_n_12\,
      S(4) => \empty_82_fu_102[48]_i_13_n_12\,
      S(3) => \empty_82_fu_102[48]_i_14_n_12\,
      S(2) => \empty_82_fu_102[48]_i_15_n_12\,
      S(1) => \empty_82_fu_102[48]_i_16_n_12\,
      S(0) => \empty_82_fu_102[48]_i_17_n_12\
    );
\empty_82_fu_102_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_82_fu_102_reg[48]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \NLW_empty_82_fu_102_reg[56]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \empty_82_fu_102_reg[56]_i_1_n_13\,
      CO(5) => \empty_82_fu_102_reg[56]_i_1_n_14\,
      CO(4) => \empty_82_fu_102_reg[56]_i_1_n_15\,
      CO(3) => \empty_82_fu_102_reg[56]_i_1_n_16\,
      CO(2) => \empty_82_fu_102_reg[56]_i_1_n_17\,
      CO(1) => \empty_82_fu_102_reg[56]_i_1_n_18\,
      CO(0) => \empty_82_fu_102_reg[56]_i_1_n_19\,
      DI(7) => '0',
      DI(6) => \empty_82_fu_102[56]_i_2_n_12\,
      DI(5) => \empty_82_fu_102[56]_i_3_n_12\,
      DI(4) => \empty_82_fu_102[56]_i_4_n_12\,
      DI(3) => \empty_82_fu_102[56]_i_5_n_12\,
      DI(2) => \empty_82_fu_102[56]_i_6_n_12\,
      DI(1) => \empty_82_fu_102[56]_i_7_n_12\,
      DI(0) => \empty_82_fu_102[56]_i_8_n_12\,
      O(7 downto 0) => \add_ln117_reg_1719_reg[63]\(7 downto 0),
      S(7) => \empty_82_fu_102[56]_i_9_n_12\,
      S(6) => \empty_82_fu_102[56]_i_10_n_12\,
      S(5) => \empty_82_fu_102[56]_i_11_n_12\,
      S(4) => \empty_82_fu_102[56]_i_12_n_12\,
      S(3) => \empty_82_fu_102[56]_i_13_n_12\,
      S(2) => \empty_82_fu_102[56]_i_14_n_12\,
      S(1) => \empty_82_fu_102[56]_i_15_n_12\,
      S(0) => \empty_82_fu_102[56]_i_16_n_12\
    );
\empty_82_fu_102_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_82_fu_102_reg[0]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_82_fu_102_reg[8]_i_1_n_12\,
      CO(6) => \empty_82_fu_102_reg[8]_i_1_n_13\,
      CO(5) => \empty_82_fu_102_reg[8]_i_1_n_14\,
      CO(4) => \empty_82_fu_102_reg[8]_i_1_n_15\,
      CO(3) => \empty_82_fu_102_reg[8]_i_1_n_16\,
      CO(2) => \empty_82_fu_102_reg[8]_i_1_n_17\,
      CO(1) => \empty_82_fu_102_reg[8]_i_1_n_18\,
      CO(0) => \empty_82_fu_102_reg[8]_i_1_n_19\,
      DI(7) => \empty_82_fu_102[8]_i_2_n_12\,
      DI(6) => \empty_82_fu_102[8]_i_3_n_12\,
      DI(5) => \empty_82_fu_102[8]_i_4_n_12\,
      DI(4) => \empty_82_fu_102[8]_i_5_n_12\,
      DI(3) => \empty_82_fu_102[8]_i_6_n_12\,
      DI(2) => \empty_82_fu_102[8]_i_7_n_12\,
      DI(1) => \empty_82_fu_102[8]_i_8_n_12\,
      DI(0) => \empty_82_fu_102[8]_i_9_n_12\,
      O(7 downto 0) => \add_ln117_reg_1719_reg[15]\(7 downto 0),
      S(7 downto 0) => \empty_82_fu_102_reg[15]\(7 downto 0)
    );
\empty_83_fu_106[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808FFFFFFFF"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(2),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_loop_init_int_reg_0(0),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I4 => ap_done_cache_reg_0,
      I5 => \indata_address1[3]_INST_0_i_4_n_12\,
      O => empty_83_fu_106
    );
\empty_83_fu_106[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(0),
      O => \empty_83_fu_106[0]_i_10_n_12\
    );
\empty_83_fu_106[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(7),
      O => \empty_83_fu_106[0]_i_3_n_12\
    );
\empty_83_fu_106[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(6),
      O => \empty_83_fu_106[0]_i_4_n_12\
    );
\empty_83_fu_106[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(5),
      O => \empty_83_fu_106[0]_i_5_n_12\
    );
\empty_83_fu_106[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(4),
      O => \empty_83_fu_106[0]_i_6_n_12\
    );
\empty_83_fu_106[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(3),
      O => \empty_83_fu_106[0]_i_7_n_12\
    );
\empty_83_fu_106[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(2),
      O => \empty_83_fu_106[0]_i_8_n_12\
    );
\empty_83_fu_106[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(1),
      O => \empty_83_fu_106[0]_i_9_n_12\
    );
\empty_83_fu_106[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(23),
      O => \empty_83_fu_106[16]_i_2_n_12\
    );
\empty_83_fu_106[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(22),
      O => \empty_83_fu_106[16]_i_3_n_12\
    );
\empty_83_fu_106[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(21),
      O => \empty_83_fu_106[16]_i_4_n_12\
    );
\empty_83_fu_106[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(20),
      O => \empty_83_fu_106[16]_i_5_n_12\
    );
\empty_83_fu_106[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(19),
      O => \empty_83_fu_106[16]_i_6_n_12\
    );
\empty_83_fu_106[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(18),
      O => \empty_83_fu_106[16]_i_7_n_12\
    );
\empty_83_fu_106[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(17),
      O => \empty_83_fu_106[16]_i_8_n_12\
    );
\empty_83_fu_106[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(16),
      O => \empty_83_fu_106[16]_i_9_n_12\
    );
\empty_83_fu_106[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(0),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(0),
      O => \empty_83_fu_106[24]_i_10_n_12\
    );
\empty_83_fu_106[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[24]_i_2_n_12\
    );
\empty_83_fu_106[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(30),
      O => \empty_83_fu_106[24]_i_3_n_12\
    );
\empty_83_fu_106[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(29),
      O => \empty_83_fu_106[24]_i_4_n_12\
    );
\empty_83_fu_106[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(28),
      O => \empty_83_fu_106[24]_i_5_n_12\
    );
\empty_83_fu_106[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(27),
      O => \empty_83_fu_106[24]_i_6_n_12\
    );
\empty_83_fu_106[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(26),
      O => \empty_83_fu_106[24]_i_7_n_12\
    );
\empty_83_fu_106[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(25),
      O => \empty_83_fu_106[24]_i_8_n_12\
    );
\empty_83_fu_106[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(24),
      O => \empty_83_fu_106[24]_i_9_n_12\
    );
\empty_83_fu_106[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(8),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(8),
      O => \empty_83_fu_106[32]_i_10_n_12\
    );
\empty_83_fu_106[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(7),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(7),
      O => \empty_83_fu_106[32]_i_11_n_12\
    );
\empty_83_fu_106[32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(6),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(6),
      O => \empty_83_fu_106[32]_i_12_n_12\
    );
\empty_83_fu_106[32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(5),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(5),
      O => \empty_83_fu_106[32]_i_13_n_12\
    );
\empty_83_fu_106[32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(4),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(4),
      O => \empty_83_fu_106[32]_i_14_n_12\
    );
\empty_83_fu_106[32]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(3),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(3),
      O => \empty_83_fu_106[32]_i_15_n_12\
    );
\empty_83_fu_106[32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(2),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(2),
      O => \empty_83_fu_106[32]_i_16_n_12\
    );
\empty_83_fu_106[32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(1),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(1),
      O => \empty_83_fu_106[32]_i_17_n_12\
    );
\empty_83_fu_106[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[32]_i_2_n_12\
    );
\empty_83_fu_106[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[32]_i_3_n_12\
    );
\empty_83_fu_106[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[32]_i_4_n_12\
    );
\empty_83_fu_106[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[32]_i_5_n_12\
    );
\empty_83_fu_106[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[32]_i_6_n_12\
    );
\empty_83_fu_106[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[32]_i_7_n_12\
    );
\empty_83_fu_106[32]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[32]_i_8_n_12\
    );
\empty_83_fu_106[32]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[32]_i_9_n_12\
    );
\empty_83_fu_106[40]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(16),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(16),
      O => \empty_83_fu_106[40]_i_10_n_12\
    );
\empty_83_fu_106[40]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(15),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(15),
      O => \empty_83_fu_106[40]_i_11_n_12\
    );
\empty_83_fu_106[40]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(14),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(14),
      O => \empty_83_fu_106[40]_i_12_n_12\
    );
\empty_83_fu_106[40]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(13),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(13),
      O => \empty_83_fu_106[40]_i_13_n_12\
    );
\empty_83_fu_106[40]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(12),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(12),
      O => \empty_83_fu_106[40]_i_14_n_12\
    );
\empty_83_fu_106[40]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(11),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(11),
      O => \empty_83_fu_106[40]_i_15_n_12\
    );
\empty_83_fu_106[40]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(10),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(10),
      O => \empty_83_fu_106[40]_i_16_n_12\
    );
\empty_83_fu_106[40]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(9),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(9),
      O => \empty_83_fu_106[40]_i_17_n_12\
    );
\empty_83_fu_106[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[40]_i_2_n_12\
    );
\empty_83_fu_106[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[40]_i_3_n_12\
    );
\empty_83_fu_106[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[40]_i_4_n_12\
    );
\empty_83_fu_106[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[40]_i_5_n_12\
    );
\empty_83_fu_106[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[40]_i_6_n_12\
    );
\empty_83_fu_106[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[40]_i_7_n_12\
    );
\empty_83_fu_106[40]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[40]_i_8_n_12\
    );
\empty_83_fu_106[40]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[40]_i_9_n_12\
    );
\empty_83_fu_106[48]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(24),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(24),
      O => \empty_83_fu_106[48]_i_10_n_12\
    );
\empty_83_fu_106[48]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(23),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(23),
      O => \empty_83_fu_106[48]_i_11_n_12\
    );
\empty_83_fu_106[48]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(22),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(22),
      O => \empty_83_fu_106[48]_i_12_n_12\
    );
\empty_83_fu_106[48]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(21),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(21),
      O => \empty_83_fu_106[48]_i_13_n_12\
    );
\empty_83_fu_106[48]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(20),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(20),
      O => \empty_83_fu_106[48]_i_14_n_12\
    );
\empty_83_fu_106[48]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(19),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(19),
      O => \empty_83_fu_106[48]_i_15_n_12\
    );
\empty_83_fu_106[48]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(18),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(18),
      O => \empty_83_fu_106[48]_i_16_n_12\
    );
\empty_83_fu_106[48]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(17),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(17),
      O => \empty_83_fu_106[48]_i_17_n_12\
    );
\empty_83_fu_106[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[48]_i_2_n_12\
    );
\empty_83_fu_106[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[48]_i_3_n_12\
    );
\empty_83_fu_106[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[48]_i_4_n_12\
    );
\empty_83_fu_106[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[48]_i_5_n_12\
    );
\empty_83_fu_106[48]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[48]_i_6_n_12\
    );
\empty_83_fu_106[48]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[48]_i_7_n_12\
    );
\empty_83_fu_106[48]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[48]_i_8_n_12\
    );
\empty_83_fu_106[48]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[48]_i_9_n_12\
    );
\empty_83_fu_106[56]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(31),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(31),
      O => \empty_83_fu_106[56]_i_10_n_12\
    );
\empty_83_fu_106[56]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(30),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(30),
      O => \empty_83_fu_106[56]_i_11_n_12\
    );
\empty_83_fu_106[56]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(29),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(29),
      O => \empty_83_fu_106[56]_i_12_n_12\
    );
\empty_83_fu_106[56]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(28),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(28),
      O => \empty_83_fu_106[56]_i_13_n_12\
    );
\empty_83_fu_106[56]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(27),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(27),
      O => \empty_83_fu_106[56]_i_14_n_12\
    );
\empty_83_fu_106[56]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(26),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(26),
      O => \empty_83_fu_106[56]_i_15_n_12\
    );
\empty_83_fu_106[56]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(25),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(25),
      O => \empty_83_fu_106[56]_i_16_n_12\
    );
\empty_83_fu_106[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[56]_i_2_n_12\
    );
\empty_83_fu_106[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[56]_i_3_n_12\
    );
\empty_83_fu_106[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[56]_i_4_n_12\
    );
\empty_83_fu_106[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[56]_i_5_n_12\
    );
\empty_83_fu_106[56]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[56]_i_6_n_12\
    );
\empty_83_fu_106[56]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[56]_i_7_n_12\
    );
\empty_83_fu_106[56]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_83_fu_106[56]_i_8_n_12\
    );
\empty_83_fu_106[56]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_83_fu_106_reg[63]\(32),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(32),
      O => \empty_83_fu_106[56]_i_9_n_12\
    );
\empty_83_fu_106[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(15),
      O => \empty_83_fu_106[8]_i_2_n_12\
    );
\empty_83_fu_106[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(14),
      O => \empty_83_fu_106[8]_i_3_n_12\
    );
\empty_83_fu_106[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(13),
      O => \empty_83_fu_106[8]_i_4_n_12\
    );
\empty_83_fu_106[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(12),
      O => \empty_83_fu_106[8]_i_5_n_12\
    );
\empty_83_fu_106[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(11),
      O => \empty_83_fu_106[8]_i_6_n_12\
    );
\empty_83_fu_106[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(10),
      O => \empty_83_fu_106[8]_i_7_n_12\
    );
\empty_83_fu_106[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(9),
      O => \empty_83_fu_106[8]_i_8_n_12\
    );
\empty_83_fu_106[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => \empty_88_fu_126_reg[63]\(8),
      O => \empty_83_fu_106[8]_i_9_n_12\
    );
\empty_83_fu_106_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \empty_83_fu_106_reg[0]_i_2_n_12\,
      CO(6) => \empty_83_fu_106_reg[0]_i_2_n_13\,
      CO(5) => \empty_83_fu_106_reg[0]_i_2_n_14\,
      CO(4) => \empty_83_fu_106_reg[0]_i_2_n_15\,
      CO(3) => \empty_83_fu_106_reg[0]_i_2_n_16\,
      CO(2) => \empty_83_fu_106_reg[0]_i_2_n_17\,
      CO(1) => \empty_83_fu_106_reg[0]_i_2_n_18\,
      CO(0) => \empty_83_fu_106_reg[0]_i_2_n_19\,
      DI(7) => \empty_83_fu_106[0]_i_3_n_12\,
      DI(6) => \empty_83_fu_106[0]_i_4_n_12\,
      DI(5) => \empty_83_fu_106[0]_i_5_n_12\,
      DI(4) => \empty_83_fu_106[0]_i_6_n_12\,
      DI(3) => \empty_83_fu_106[0]_i_7_n_12\,
      DI(2) => \empty_83_fu_106[0]_i_8_n_12\,
      DI(1) => \empty_83_fu_106[0]_i_9_n_12\,
      DI(0) => \empty_83_fu_106[0]_i_10_n_12\,
      O(7 downto 0) => \add_ln118_reg_1724_reg[7]\(7 downto 0),
      S(7 downto 0) => \empty_83_fu_106_reg[7]\(7 downto 0)
    );
\empty_83_fu_106_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_83_fu_106_reg[8]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_83_fu_106_reg[16]_i_1_n_12\,
      CO(6) => \empty_83_fu_106_reg[16]_i_1_n_13\,
      CO(5) => \empty_83_fu_106_reg[16]_i_1_n_14\,
      CO(4) => \empty_83_fu_106_reg[16]_i_1_n_15\,
      CO(3) => \empty_83_fu_106_reg[16]_i_1_n_16\,
      CO(2) => \empty_83_fu_106_reg[16]_i_1_n_17\,
      CO(1) => \empty_83_fu_106_reg[16]_i_1_n_18\,
      CO(0) => \empty_83_fu_106_reg[16]_i_1_n_19\,
      DI(7) => \empty_83_fu_106[16]_i_2_n_12\,
      DI(6) => \empty_83_fu_106[16]_i_3_n_12\,
      DI(5) => \empty_83_fu_106[16]_i_4_n_12\,
      DI(4) => \empty_83_fu_106[16]_i_5_n_12\,
      DI(3) => \empty_83_fu_106[16]_i_6_n_12\,
      DI(2) => \empty_83_fu_106[16]_i_7_n_12\,
      DI(1) => \empty_83_fu_106[16]_i_8_n_12\,
      DI(0) => \empty_83_fu_106[16]_i_9_n_12\,
      O(7 downto 0) => \add_ln118_reg_1724_reg[23]\(7 downto 0),
      S(7 downto 0) => \empty_83_fu_106_reg[23]\(7 downto 0)
    );
\empty_83_fu_106_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_83_fu_106_reg[16]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_83_fu_106_reg[24]_i_1_n_12\,
      CO(6) => \empty_83_fu_106_reg[24]_i_1_n_13\,
      CO(5) => \empty_83_fu_106_reg[24]_i_1_n_14\,
      CO(4) => \empty_83_fu_106_reg[24]_i_1_n_15\,
      CO(3) => \empty_83_fu_106_reg[24]_i_1_n_16\,
      CO(2) => \empty_83_fu_106_reg[24]_i_1_n_17\,
      CO(1) => \empty_83_fu_106_reg[24]_i_1_n_18\,
      CO(0) => \empty_83_fu_106_reg[24]_i_1_n_19\,
      DI(7) => \empty_83_fu_106[24]_i_2_n_12\,
      DI(6) => \empty_83_fu_106[24]_i_3_n_12\,
      DI(5) => \empty_83_fu_106[24]_i_4_n_12\,
      DI(4) => \empty_83_fu_106[24]_i_5_n_12\,
      DI(3) => \empty_83_fu_106[24]_i_6_n_12\,
      DI(2) => \empty_83_fu_106[24]_i_7_n_12\,
      DI(1) => \empty_83_fu_106[24]_i_8_n_12\,
      DI(0) => \empty_83_fu_106[24]_i_9_n_12\,
      O(7 downto 0) => \add_ln118_reg_1724_reg[31]\(7 downto 0),
      S(7) => \empty_83_fu_106[24]_i_10_n_12\,
      S(6 downto 0) => \empty_83_fu_106_reg[31]\(6 downto 0)
    );
\empty_83_fu_106_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_83_fu_106_reg[24]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_83_fu_106_reg[32]_i_1_n_12\,
      CO(6) => \empty_83_fu_106_reg[32]_i_1_n_13\,
      CO(5) => \empty_83_fu_106_reg[32]_i_1_n_14\,
      CO(4) => \empty_83_fu_106_reg[32]_i_1_n_15\,
      CO(3) => \empty_83_fu_106_reg[32]_i_1_n_16\,
      CO(2) => \empty_83_fu_106_reg[32]_i_1_n_17\,
      CO(1) => \empty_83_fu_106_reg[32]_i_1_n_18\,
      CO(0) => \empty_83_fu_106_reg[32]_i_1_n_19\,
      DI(7) => \empty_83_fu_106[32]_i_2_n_12\,
      DI(6) => \empty_83_fu_106[32]_i_3_n_12\,
      DI(5) => \empty_83_fu_106[32]_i_4_n_12\,
      DI(4) => \empty_83_fu_106[32]_i_5_n_12\,
      DI(3) => \empty_83_fu_106[32]_i_6_n_12\,
      DI(2) => \empty_83_fu_106[32]_i_7_n_12\,
      DI(1) => \empty_83_fu_106[32]_i_8_n_12\,
      DI(0) => \empty_83_fu_106[32]_i_9_n_12\,
      O(7 downto 0) => \add_ln118_reg_1724_reg[39]\(7 downto 0),
      S(7) => \empty_83_fu_106[32]_i_10_n_12\,
      S(6) => \empty_83_fu_106[32]_i_11_n_12\,
      S(5) => \empty_83_fu_106[32]_i_12_n_12\,
      S(4) => \empty_83_fu_106[32]_i_13_n_12\,
      S(3) => \empty_83_fu_106[32]_i_14_n_12\,
      S(2) => \empty_83_fu_106[32]_i_15_n_12\,
      S(1) => \empty_83_fu_106[32]_i_16_n_12\,
      S(0) => \empty_83_fu_106[32]_i_17_n_12\
    );
\empty_83_fu_106_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_83_fu_106_reg[32]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_83_fu_106_reg[40]_i_1_n_12\,
      CO(6) => \empty_83_fu_106_reg[40]_i_1_n_13\,
      CO(5) => \empty_83_fu_106_reg[40]_i_1_n_14\,
      CO(4) => \empty_83_fu_106_reg[40]_i_1_n_15\,
      CO(3) => \empty_83_fu_106_reg[40]_i_1_n_16\,
      CO(2) => \empty_83_fu_106_reg[40]_i_1_n_17\,
      CO(1) => \empty_83_fu_106_reg[40]_i_1_n_18\,
      CO(0) => \empty_83_fu_106_reg[40]_i_1_n_19\,
      DI(7) => \empty_83_fu_106[40]_i_2_n_12\,
      DI(6) => \empty_83_fu_106[40]_i_3_n_12\,
      DI(5) => \empty_83_fu_106[40]_i_4_n_12\,
      DI(4) => \empty_83_fu_106[40]_i_5_n_12\,
      DI(3) => \empty_83_fu_106[40]_i_6_n_12\,
      DI(2) => \empty_83_fu_106[40]_i_7_n_12\,
      DI(1) => \empty_83_fu_106[40]_i_8_n_12\,
      DI(0) => \empty_83_fu_106[40]_i_9_n_12\,
      O(7 downto 0) => \add_ln118_reg_1724_reg[47]\(7 downto 0),
      S(7) => \empty_83_fu_106[40]_i_10_n_12\,
      S(6) => \empty_83_fu_106[40]_i_11_n_12\,
      S(5) => \empty_83_fu_106[40]_i_12_n_12\,
      S(4) => \empty_83_fu_106[40]_i_13_n_12\,
      S(3) => \empty_83_fu_106[40]_i_14_n_12\,
      S(2) => \empty_83_fu_106[40]_i_15_n_12\,
      S(1) => \empty_83_fu_106[40]_i_16_n_12\,
      S(0) => \empty_83_fu_106[40]_i_17_n_12\
    );
\empty_83_fu_106_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_83_fu_106_reg[40]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_83_fu_106_reg[48]_i_1_n_12\,
      CO(6) => \empty_83_fu_106_reg[48]_i_1_n_13\,
      CO(5) => \empty_83_fu_106_reg[48]_i_1_n_14\,
      CO(4) => \empty_83_fu_106_reg[48]_i_1_n_15\,
      CO(3) => \empty_83_fu_106_reg[48]_i_1_n_16\,
      CO(2) => \empty_83_fu_106_reg[48]_i_1_n_17\,
      CO(1) => \empty_83_fu_106_reg[48]_i_1_n_18\,
      CO(0) => \empty_83_fu_106_reg[48]_i_1_n_19\,
      DI(7) => \empty_83_fu_106[48]_i_2_n_12\,
      DI(6) => \empty_83_fu_106[48]_i_3_n_12\,
      DI(5) => \empty_83_fu_106[48]_i_4_n_12\,
      DI(4) => \empty_83_fu_106[48]_i_5_n_12\,
      DI(3) => \empty_83_fu_106[48]_i_6_n_12\,
      DI(2) => \empty_83_fu_106[48]_i_7_n_12\,
      DI(1) => \empty_83_fu_106[48]_i_8_n_12\,
      DI(0) => \empty_83_fu_106[48]_i_9_n_12\,
      O(7 downto 0) => \add_ln118_reg_1724_reg[55]\(7 downto 0),
      S(7) => \empty_83_fu_106[48]_i_10_n_12\,
      S(6) => \empty_83_fu_106[48]_i_11_n_12\,
      S(5) => \empty_83_fu_106[48]_i_12_n_12\,
      S(4) => \empty_83_fu_106[48]_i_13_n_12\,
      S(3) => \empty_83_fu_106[48]_i_14_n_12\,
      S(2) => \empty_83_fu_106[48]_i_15_n_12\,
      S(1) => \empty_83_fu_106[48]_i_16_n_12\,
      S(0) => \empty_83_fu_106[48]_i_17_n_12\
    );
\empty_83_fu_106_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_83_fu_106_reg[48]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \NLW_empty_83_fu_106_reg[56]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \empty_83_fu_106_reg[56]_i_1_n_13\,
      CO(5) => \empty_83_fu_106_reg[56]_i_1_n_14\,
      CO(4) => \empty_83_fu_106_reg[56]_i_1_n_15\,
      CO(3) => \empty_83_fu_106_reg[56]_i_1_n_16\,
      CO(2) => \empty_83_fu_106_reg[56]_i_1_n_17\,
      CO(1) => \empty_83_fu_106_reg[56]_i_1_n_18\,
      CO(0) => \empty_83_fu_106_reg[56]_i_1_n_19\,
      DI(7) => '0',
      DI(6) => \empty_83_fu_106[56]_i_2_n_12\,
      DI(5) => \empty_83_fu_106[56]_i_3_n_12\,
      DI(4) => \empty_83_fu_106[56]_i_4_n_12\,
      DI(3) => \empty_83_fu_106[56]_i_5_n_12\,
      DI(2) => \empty_83_fu_106[56]_i_6_n_12\,
      DI(1) => \empty_83_fu_106[56]_i_7_n_12\,
      DI(0) => \empty_83_fu_106[56]_i_8_n_12\,
      O(7 downto 0) => \add_ln118_reg_1724_reg[63]\(7 downto 0),
      S(7) => \empty_83_fu_106[56]_i_9_n_12\,
      S(6) => \empty_83_fu_106[56]_i_10_n_12\,
      S(5) => \empty_83_fu_106[56]_i_11_n_12\,
      S(4) => \empty_83_fu_106[56]_i_12_n_12\,
      S(3) => \empty_83_fu_106[56]_i_13_n_12\,
      S(2) => \empty_83_fu_106[56]_i_14_n_12\,
      S(1) => \empty_83_fu_106[56]_i_15_n_12\,
      S(0) => \empty_83_fu_106[56]_i_16_n_12\
    );
\empty_83_fu_106_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_83_fu_106_reg[0]_i_2_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_83_fu_106_reg[8]_i_1_n_12\,
      CO(6) => \empty_83_fu_106_reg[8]_i_1_n_13\,
      CO(5) => \empty_83_fu_106_reg[8]_i_1_n_14\,
      CO(4) => \empty_83_fu_106_reg[8]_i_1_n_15\,
      CO(3) => \empty_83_fu_106_reg[8]_i_1_n_16\,
      CO(2) => \empty_83_fu_106_reg[8]_i_1_n_17\,
      CO(1) => \empty_83_fu_106_reg[8]_i_1_n_18\,
      CO(0) => \empty_83_fu_106_reg[8]_i_1_n_19\,
      DI(7) => \empty_83_fu_106[8]_i_2_n_12\,
      DI(6) => \empty_83_fu_106[8]_i_3_n_12\,
      DI(5) => \empty_83_fu_106[8]_i_4_n_12\,
      DI(4) => \empty_83_fu_106[8]_i_5_n_12\,
      DI(3) => \empty_83_fu_106[8]_i_6_n_12\,
      DI(2) => \empty_83_fu_106[8]_i_7_n_12\,
      DI(1) => \empty_83_fu_106[8]_i_8_n_12\,
      DI(0) => \empty_83_fu_106[8]_i_9_n_12\,
      O(7 downto 0) => \add_ln118_reg_1724_reg[15]\(7 downto 0),
      S(7 downto 0) => \empty_83_fu_106_reg[15]\(7 downto 0)
    );
\empty_84_fu_110[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(7),
      O => \empty_84_fu_110[0]_i_2_n_12\
    );
\empty_84_fu_110[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(6),
      O => \empty_84_fu_110[0]_i_3_n_12\
    );
\empty_84_fu_110[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(5),
      O => \empty_84_fu_110[0]_i_4_n_12\
    );
\empty_84_fu_110[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(4),
      O => \empty_84_fu_110[0]_i_5_n_12\
    );
\empty_84_fu_110[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(3),
      O => \empty_84_fu_110[0]_i_6_n_12\
    );
\empty_84_fu_110[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(2),
      O => \empty_84_fu_110[0]_i_7_n_12\
    );
\empty_84_fu_110[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(1),
      O => \empty_84_fu_110[0]_i_8_n_12\
    );
\empty_84_fu_110[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(0),
      O => \empty_84_fu_110[0]_i_9_n_12\
    );
\empty_84_fu_110[16]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => ap_loop_init_int_reg_0(0),
      O => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\
    );
\empty_84_fu_110[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(23),
      O => \empty_84_fu_110[16]_i_2_n_12\
    );
\empty_84_fu_110[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(22),
      O => \empty_84_fu_110[16]_i_3_n_12\
    );
\empty_84_fu_110[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(21),
      O => \empty_84_fu_110[16]_i_4_n_12\
    );
\empty_84_fu_110[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(20),
      O => \empty_84_fu_110[16]_i_5_n_12\
    );
\empty_84_fu_110[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(19),
      O => \empty_84_fu_110[16]_i_6_n_12\
    );
\empty_84_fu_110[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(18),
      O => \empty_84_fu_110[16]_i_7_n_12\
    );
\empty_84_fu_110[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(17),
      O => \empty_84_fu_110[16]_i_8_n_12\
    );
\empty_84_fu_110[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(16),
      O => \empty_84_fu_110[16]_i_9_n_12\
    );
\empty_84_fu_110[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(0),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(0),
      O => \empty_84_fu_110[24]_i_10_n_12\
    );
\empty_84_fu_110[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(31),
      O => \empty_84_fu_110[24]_i_2_n_12\
    );
\empty_84_fu_110[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(30),
      O => \empty_84_fu_110[24]_i_3_n_12\
    );
\empty_84_fu_110[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(29),
      O => \empty_84_fu_110[24]_i_4_n_12\
    );
\empty_84_fu_110[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(28),
      O => \empty_84_fu_110[24]_i_5_n_12\
    );
\empty_84_fu_110[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(27),
      O => \empty_84_fu_110[24]_i_6_n_12\
    );
\empty_84_fu_110[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(26),
      O => \empty_84_fu_110[24]_i_7_n_12\
    );
\empty_84_fu_110[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(25),
      O => \empty_84_fu_110[24]_i_8_n_12\
    );
\empty_84_fu_110[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_0\,
      I1 => P(24),
      O => \empty_84_fu_110[24]_i_9_n_12\
    );
\empty_84_fu_110[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(8),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(8),
      O => \empty_84_fu_110[32]_i_10_n_12\
    );
\empty_84_fu_110[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(7),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(7),
      O => \empty_84_fu_110[32]_i_11_n_12\
    );
\empty_84_fu_110[32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(6),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(6),
      O => \empty_84_fu_110[32]_i_12_n_12\
    );
\empty_84_fu_110[32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(5),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(5),
      O => \empty_84_fu_110[32]_i_13_n_12\
    );
\empty_84_fu_110[32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(4),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(4),
      O => \empty_84_fu_110[32]_i_14_n_12\
    );
\empty_84_fu_110[32]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(3),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(3),
      O => \empty_84_fu_110[32]_i_15_n_12\
    );
\empty_84_fu_110[32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(2),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(2),
      O => \empty_84_fu_110[32]_i_16_n_12\
    );
\empty_84_fu_110[32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(1),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(1),
      O => \empty_84_fu_110[32]_i_17_n_12\
    );
\empty_84_fu_110[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[32]_i_2_n_12\
    );
\empty_84_fu_110[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[32]_i_3_n_12\
    );
\empty_84_fu_110[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[32]_i_4_n_12\
    );
\empty_84_fu_110[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[32]_i_5_n_12\
    );
\empty_84_fu_110[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[32]_i_6_n_12\
    );
\empty_84_fu_110[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[32]_i_7_n_12\
    );
\empty_84_fu_110[32]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[32]_i_8_n_12\
    );
\empty_84_fu_110[32]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[32]_i_9_n_12\
    );
\empty_84_fu_110[40]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(16),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(16),
      O => \empty_84_fu_110[40]_i_10_n_12\
    );
\empty_84_fu_110[40]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(15),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(15),
      O => \empty_84_fu_110[40]_i_11_n_12\
    );
\empty_84_fu_110[40]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(14),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(14),
      O => \empty_84_fu_110[40]_i_12_n_12\
    );
\empty_84_fu_110[40]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(13),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(13),
      O => \empty_84_fu_110[40]_i_13_n_12\
    );
\empty_84_fu_110[40]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(12),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(12),
      O => \empty_84_fu_110[40]_i_14_n_12\
    );
\empty_84_fu_110[40]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(11),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(11),
      O => \empty_84_fu_110[40]_i_15_n_12\
    );
\empty_84_fu_110[40]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(10),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(10),
      O => \empty_84_fu_110[40]_i_16_n_12\
    );
\empty_84_fu_110[40]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(9),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(9),
      O => \empty_84_fu_110[40]_i_17_n_12\
    );
\empty_84_fu_110[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[40]_i_2_n_12\
    );
\empty_84_fu_110[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[40]_i_3_n_12\
    );
\empty_84_fu_110[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[40]_i_4_n_12\
    );
\empty_84_fu_110[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[40]_i_5_n_12\
    );
\empty_84_fu_110[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[40]_i_6_n_12\
    );
\empty_84_fu_110[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[40]_i_7_n_12\
    );
\empty_84_fu_110[40]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[40]_i_8_n_12\
    );
\empty_84_fu_110[40]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[40]_i_9_n_12\
    );
\empty_84_fu_110[48]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(24),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(24),
      O => \empty_84_fu_110[48]_i_10_n_12\
    );
\empty_84_fu_110[48]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(23),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(23),
      O => \empty_84_fu_110[48]_i_11_n_12\
    );
\empty_84_fu_110[48]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(22),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(22),
      O => \empty_84_fu_110[48]_i_12_n_12\
    );
\empty_84_fu_110[48]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(21),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(21),
      O => \empty_84_fu_110[48]_i_13_n_12\
    );
\empty_84_fu_110[48]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(20),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(20),
      O => \empty_84_fu_110[48]_i_14_n_12\
    );
\empty_84_fu_110[48]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(19),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(19),
      O => \empty_84_fu_110[48]_i_15_n_12\
    );
\empty_84_fu_110[48]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(18),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(18),
      O => \empty_84_fu_110[48]_i_16_n_12\
    );
\empty_84_fu_110[48]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(17),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(17),
      O => \empty_84_fu_110[48]_i_17_n_12\
    );
\empty_84_fu_110[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[48]_i_2_n_12\
    );
\empty_84_fu_110[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[48]_i_3_n_12\
    );
\empty_84_fu_110[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[48]_i_4_n_12\
    );
\empty_84_fu_110[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[48]_i_5_n_12\
    );
\empty_84_fu_110[48]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[48]_i_6_n_12\
    );
\empty_84_fu_110[48]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[48]_i_7_n_12\
    );
\empty_84_fu_110[48]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[48]_i_8_n_12\
    );
\empty_84_fu_110[48]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[48]_i_9_n_12\
    );
\empty_84_fu_110[56]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(31),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(31),
      O => \empty_84_fu_110[56]_i_10_n_12\
    );
\empty_84_fu_110[56]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(30),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(30),
      O => \empty_84_fu_110[56]_i_11_n_12\
    );
\empty_84_fu_110[56]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(29),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(29),
      O => \empty_84_fu_110[56]_i_12_n_12\
    );
\empty_84_fu_110[56]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(28),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(28),
      O => \empty_84_fu_110[56]_i_13_n_12\
    );
\empty_84_fu_110[56]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(27),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(27),
      O => \empty_84_fu_110[56]_i_14_n_12\
    );
\empty_84_fu_110[56]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(26),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(26),
      O => \empty_84_fu_110[56]_i_15_n_12\
    );
\empty_84_fu_110[56]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(25),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(25),
      O => \empty_84_fu_110[56]_i_16_n_12\
    );
\empty_84_fu_110[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[56]_i_2_n_12\
    );
\empty_84_fu_110[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[56]_i_3_n_12\
    );
\empty_84_fu_110[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[56]_i_4_n_12\
    );
\empty_84_fu_110[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[56]_i_5_n_12\
    );
\empty_84_fu_110[56]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[56]_i_6_n_12\
    );
\empty_84_fu_110[56]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[56]_i_7_n_12\
    );
\empty_84_fu_110[56]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      O => \empty_84_fu_110[56]_i_8_n_12\
    );
\empty_84_fu_110[56]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_84_fu_110_reg[63]\(32),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(32),
      O => \empty_84_fu_110[56]_i_9_n_12\
    );
\empty_84_fu_110[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(15),
      O => \empty_84_fu_110[8]_i_2_n_12\
    );
\empty_84_fu_110[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(14),
      O => \empty_84_fu_110[8]_i_3_n_12\
    );
\empty_84_fu_110[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(13),
      O => \empty_84_fu_110[8]_i_4_n_12\
    );
\empty_84_fu_110[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(12),
      O => \empty_84_fu_110[8]_i_5_n_12\
    );
\empty_84_fu_110[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(11),
      O => \empty_84_fu_110[8]_i_6_n_12\
    );
\empty_84_fu_110[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(10),
      O => \empty_84_fu_110[8]_i_7_n_12\
    );
\empty_84_fu_110[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(9),
      O => \empty_84_fu_110[8]_i_8_n_12\
    );
\empty_84_fu_110[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(8),
      O => \empty_84_fu_110[8]_i_9_n_12\
    );
\empty_84_fu_110_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \empty_84_fu_110_reg[0]_i_1_n_12\,
      CO(6) => \empty_84_fu_110_reg[0]_i_1_n_13\,
      CO(5) => \empty_84_fu_110_reg[0]_i_1_n_14\,
      CO(4) => \empty_84_fu_110_reg[0]_i_1_n_15\,
      CO(3) => \empty_84_fu_110_reg[0]_i_1_n_16\,
      CO(2) => \empty_84_fu_110_reg[0]_i_1_n_17\,
      CO(1) => \empty_84_fu_110_reg[0]_i_1_n_18\,
      CO(0) => \empty_84_fu_110_reg[0]_i_1_n_19\,
      DI(7) => \empty_84_fu_110[0]_i_2_n_12\,
      DI(6) => \empty_84_fu_110[0]_i_3_n_12\,
      DI(5) => \empty_84_fu_110[0]_i_4_n_12\,
      DI(4) => \empty_84_fu_110[0]_i_5_n_12\,
      DI(3) => \empty_84_fu_110[0]_i_6_n_12\,
      DI(2) => \empty_84_fu_110[0]_i_7_n_12\,
      DI(1) => \empty_84_fu_110[0]_i_8_n_12\,
      DI(0) => \empty_84_fu_110[0]_i_9_n_12\,
      O(7 downto 0) => \add_ln119_reg_1729_reg[7]\(7 downto 0),
      S(7 downto 0) => \empty_84_fu_110_reg[7]\(7 downto 0)
    );
\empty_84_fu_110_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_84_fu_110_reg[8]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_84_fu_110_reg[16]_i_1_n_12\,
      CO(6) => \empty_84_fu_110_reg[16]_i_1_n_13\,
      CO(5) => \empty_84_fu_110_reg[16]_i_1_n_14\,
      CO(4) => \empty_84_fu_110_reg[16]_i_1_n_15\,
      CO(3) => \empty_84_fu_110_reg[16]_i_1_n_16\,
      CO(2) => \empty_84_fu_110_reg[16]_i_1_n_17\,
      CO(1) => \empty_84_fu_110_reg[16]_i_1_n_18\,
      CO(0) => \empty_84_fu_110_reg[16]_i_1_n_19\,
      DI(7) => \empty_84_fu_110[16]_i_2_n_12\,
      DI(6) => \empty_84_fu_110[16]_i_3_n_12\,
      DI(5) => \empty_84_fu_110[16]_i_4_n_12\,
      DI(4) => \empty_84_fu_110[16]_i_5_n_12\,
      DI(3) => \empty_84_fu_110[16]_i_6_n_12\,
      DI(2) => \empty_84_fu_110[16]_i_7_n_12\,
      DI(1) => \empty_84_fu_110[16]_i_8_n_12\,
      DI(0) => \empty_84_fu_110[16]_i_9_n_12\,
      O(7 downto 0) => \add_ln119_reg_1729_reg[23]\(7 downto 0),
      S(7 downto 0) => \empty_84_fu_110_reg[23]\(7 downto 0)
    );
\empty_84_fu_110_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_84_fu_110_reg[16]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_84_fu_110_reg[24]_i_1_n_12\,
      CO(6) => \empty_84_fu_110_reg[24]_i_1_n_13\,
      CO(5) => \empty_84_fu_110_reg[24]_i_1_n_14\,
      CO(4) => \empty_84_fu_110_reg[24]_i_1_n_15\,
      CO(3) => \empty_84_fu_110_reg[24]_i_1_n_16\,
      CO(2) => \empty_84_fu_110_reg[24]_i_1_n_17\,
      CO(1) => \empty_84_fu_110_reg[24]_i_1_n_18\,
      CO(0) => \empty_84_fu_110_reg[24]_i_1_n_19\,
      DI(7) => \empty_84_fu_110[24]_i_2_n_12\,
      DI(6) => \empty_84_fu_110[24]_i_3_n_12\,
      DI(5) => \empty_84_fu_110[24]_i_4_n_12\,
      DI(4) => \empty_84_fu_110[24]_i_5_n_12\,
      DI(3) => \empty_84_fu_110[24]_i_6_n_12\,
      DI(2) => \empty_84_fu_110[24]_i_7_n_12\,
      DI(1) => \empty_84_fu_110[24]_i_8_n_12\,
      DI(0) => \empty_84_fu_110[24]_i_9_n_12\,
      O(7 downto 0) => \add_ln119_reg_1729_reg[31]\(7 downto 0),
      S(7) => \empty_84_fu_110[24]_i_10_n_12\,
      S(6 downto 0) => \empty_84_fu_110_reg[31]\(6 downto 0)
    );
\empty_84_fu_110_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_84_fu_110_reg[24]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_84_fu_110_reg[32]_i_1_n_12\,
      CO(6) => \empty_84_fu_110_reg[32]_i_1_n_13\,
      CO(5) => \empty_84_fu_110_reg[32]_i_1_n_14\,
      CO(4) => \empty_84_fu_110_reg[32]_i_1_n_15\,
      CO(3) => \empty_84_fu_110_reg[32]_i_1_n_16\,
      CO(2) => \empty_84_fu_110_reg[32]_i_1_n_17\,
      CO(1) => \empty_84_fu_110_reg[32]_i_1_n_18\,
      CO(0) => \empty_84_fu_110_reg[32]_i_1_n_19\,
      DI(7) => \empty_84_fu_110[32]_i_2_n_12\,
      DI(6) => \empty_84_fu_110[32]_i_3_n_12\,
      DI(5) => \empty_84_fu_110[32]_i_4_n_12\,
      DI(4) => \empty_84_fu_110[32]_i_5_n_12\,
      DI(3) => \empty_84_fu_110[32]_i_6_n_12\,
      DI(2) => \empty_84_fu_110[32]_i_7_n_12\,
      DI(1) => \empty_84_fu_110[32]_i_8_n_12\,
      DI(0) => \empty_84_fu_110[32]_i_9_n_12\,
      O(7 downto 0) => \add_ln119_reg_1729_reg[39]\(7 downto 0),
      S(7) => \empty_84_fu_110[32]_i_10_n_12\,
      S(6) => \empty_84_fu_110[32]_i_11_n_12\,
      S(5) => \empty_84_fu_110[32]_i_12_n_12\,
      S(4) => \empty_84_fu_110[32]_i_13_n_12\,
      S(3) => \empty_84_fu_110[32]_i_14_n_12\,
      S(2) => \empty_84_fu_110[32]_i_15_n_12\,
      S(1) => \empty_84_fu_110[32]_i_16_n_12\,
      S(0) => \empty_84_fu_110[32]_i_17_n_12\
    );
\empty_84_fu_110_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_84_fu_110_reg[32]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_84_fu_110_reg[40]_i_1_n_12\,
      CO(6) => \empty_84_fu_110_reg[40]_i_1_n_13\,
      CO(5) => \empty_84_fu_110_reg[40]_i_1_n_14\,
      CO(4) => \empty_84_fu_110_reg[40]_i_1_n_15\,
      CO(3) => \empty_84_fu_110_reg[40]_i_1_n_16\,
      CO(2) => \empty_84_fu_110_reg[40]_i_1_n_17\,
      CO(1) => \empty_84_fu_110_reg[40]_i_1_n_18\,
      CO(0) => \empty_84_fu_110_reg[40]_i_1_n_19\,
      DI(7) => \empty_84_fu_110[40]_i_2_n_12\,
      DI(6) => \empty_84_fu_110[40]_i_3_n_12\,
      DI(5) => \empty_84_fu_110[40]_i_4_n_12\,
      DI(4) => \empty_84_fu_110[40]_i_5_n_12\,
      DI(3) => \empty_84_fu_110[40]_i_6_n_12\,
      DI(2) => \empty_84_fu_110[40]_i_7_n_12\,
      DI(1) => \empty_84_fu_110[40]_i_8_n_12\,
      DI(0) => \empty_84_fu_110[40]_i_9_n_12\,
      O(7 downto 0) => \add_ln119_reg_1729_reg[47]\(7 downto 0),
      S(7) => \empty_84_fu_110[40]_i_10_n_12\,
      S(6) => \empty_84_fu_110[40]_i_11_n_12\,
      S(5) => \empty_84_fu_110[40]_i_12_n_12\,
      S(4) => \empty_84_fu_110[40]_i_13_n_12\,
      S(3) => \empty_84_fu_110[40]_i_14_n_12\,
      S(2) => \empty_84_fu_110[40]_i_15_n_12\,
      S(1) => \empty_84_fu_110[40]_i_16_n_12\,
      S(0) => \empty_84_fu_110[40]_i_17_n_12\
    );
\empty_84_fu_110_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_84_fu_110_reg[40]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_84_fu_110_reg[48]_i_1_n_12\,
      CO(6) => \empty_84_fu_110_reg[48]_i_1_n_13\,
      CO(5) => \empty_84_fu_110_reg[48]_i_1_n_14\,
      CO(4) => \empty_84_fu_110_reg[48]_i_1_n_15\,
      CO(3) => \empty_84_fu_110_reg[48]_i_1_n_16\,
      CO(2) => \empty_84_fu_110_reg[48]_i_1_n_17\,
      CO(1) => \empty_84_fu_110_reg[48]_i_1_n_18\,
      CO(0) => \empty_84_fu_110_reg[48]_i_1_n_19\,
      DI(7) => \empty_84_fu_110[48]_i_2_n_12\,
      DI(6) => \empty_84_fu_110[48]_i_3_n_12\,
      DI(5) => \empty_84_fu_110[48]_i_4_n_12\,
      DI(4) => \empty_84_fu_110[48]_i_5_n_12\,
      DI(3) => \empty_84_fu_110[48]_i_6_n_12\,
      DI(2) => \empty_84_fu_110[48]_i_7_n_12\,
      DI(1) => \empty_84_fu_110[48]_i_8_n_12\,
      DI(0) => \empty_84_fu_110[48]_i_9_n_12\,
      O(7 downto 0) => \add_ln119_reg_1729_reg[55]\(7 downto 0),
      S(7) => \empty_84_fu_110[48]_i_10_n_12\,
      S(6) => \empty_84_fu_110[48]_i_11_n_12\,
      S(5) => \empty_84_fu_110[48]_i_12_n_12\,
      S(4) => \empty_84_fu_110[48]_i_13_n_12\,
      S(3) => \empty_84_fu_110[48]_i_14_n_12\,
      S(2) => \empty_84_fu_110[48]_i_15_n_12\,
      S(1) => \empty_84_fu_110[48]_i_16_n_12\,
      S(0) => \empty_84_fu_110[48]_i_17_n_12\
    );
\empty_84_fu_110_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_84_fu_110_reg[48]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \NLW_empty_84_fu_110_reg[56]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \empty_84_fu_110_reg[56]_i_1_n_13\,
      CO(5) => \empty_84_fu_110_reg[56]_i_1_n_14\,
      CO(4) => \empty_84_fu_110_reg[56]_i_1_n_15\,
      CO(3) => \empty_84_fu_110_reg[56]_i_1_n_16\,
      CO(2) => \empty_84_fu_110_reg[56]_i_1_n_17\,
      CO(1) => \empty_84_fu_110_reg[56]_i_1_n_18\,
      CO(0) => \empty_84_fu_110_reg[56]_i_1_n_19\,
      DI(7) => '0',
      DI(6) => \empty_84_fu_110[56]_i_2_n_12\,
      DI(5) => \empty_84_fu_110[56]_i_3_n_12\,
      DI(4) => \empty_84_fu_110[56]_i_4_n_12\,
      DI(3) => \empty_84_fu_110[56]_i_5_n_12\,
      DI(2) => \empty_84_fu_110[56]_i_6_n_12\,
      DI(1) => \empty_84_fu_110[56]_i_7_n_12\,
      DI(0) => \empty_84_fu_110[56]_i_8_n_12\,
      O(7 downto 0) => \add_ln119_reg_1729_reg[63]\(7 downto 0),
      S(7) => \empty_84_fu_110[56]_i_9_n_12\,
      S(6) => \empty_84_fu_110[56]_i_10_n_12\,
      S(5) => \empty_84_fu_110[56]_i_11_n_12\,
      S(4) => \empty_84_fu_110[56]_i_12_n_12\,
      S(3) => \empty_84_fu_110[56]_i_13_n_12\,
      S(2) => \empty_84_fu_110[56]_i_14_n_12\,
      S(1) => \empty_84_fu_110[56]_i_15_n_12\,
      S(0) => \empty_84_fu_110[56]_i_16_n_12\
    );
\empty_84_fu_110_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_84_fu_110_reg[0]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_84_fu_110_reg[8]_i_1_n_12\,
      CO(6) => \empty_84_fu_110_reg[8]_i_1_n_13\,
      CO(5) => \empty_84_fu_110_reg[8]_i_1_n_14\,
      CO(4) => \empty_84_fu_110_reg[8]_i_1_n_15\,
      CO(3) => \empty_84_fu_110_reg[8]_i_1_n_16\,
      CO(2) => \empty_84_fu_110_reg[8]_i_1_n_17\,
      CO(1) => \empty_84_fu_110_reg[8]_i_1_n_18\,
      CO(0) => \empty_84_fu_110_reg[8]_i_1_n_19\,
      DI(7) => \empty_84_fu_110[8]_i_2_n_12\,
      DI(6) => \empty_84_fu_110[8]_i_3_n_12\,
      DI(5) => \empty_84_fu_110[8]_i_4_n_12\,
      DI(4) => \empty_84_fu_110[8]_i_5_n_12\,
      DI(3) => \empty_84_fu_110[8]_i_6_n_12\,
      DI(2) => \empty_84_fu_110[8]_i_7_n_12\,
      DI(1) => \empty_84_fu_110[8]_i_8_n_12\,
      DI(0) => \empty_84_fu_110[8]_i_9_n_12\,
      O(7 downto 0) => \add_ln119_reg_1729_reg[15]\(7 downto 0),
      S(7 downto 0) => \empty_84_fu_110_reg[15]\(7 downto 0)
    );
\empty_85_fu_114[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808FFFFFFFF"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(3),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_loop_init_int_reg_0(0),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I4 => ap_done_cache_reg_0,
      I5 => \indata_address1[3]_INST_0_i_4_n_12\,
      O => empty_85_fu_114
    );
\empty_85_fu_114[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(0),
      O => \empty_85_fu_114[0]_i_10_n_12\
    );
\empty_85_fu_114[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(7),
      O => \empty_85_fu_114[0]_i_3_n_12\
    );
\empty_85_fu_114[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(6),
      O => \empty_85_fu_114[0]_i_4_n_12\
    );
\empty_85_fu_114[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(5),
      O => \empty_85_fu_114[0]_i_5_n_12\
    );
\empty_85_fu_114[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(4),
      O => \empty_85_fu_114[0]_i_6_n_12\
    );
\empty_85_fu_114[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(3),
      O => \empty_85_fu_114[0]_i_7_n_12\
    );
\empty_85_fu_114[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(2),
      O => \empty_85_fu_114[0]_i_8_n_12\
    );
\empty_85_fu_114[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(1),
      O => \empty_85_fu_114[0]_i_9_n_12\
    );
\empty_85_fu_114[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(23),
      O => \empty_85_fu_114[16]_i_2_n_12\
    );
\empty_85_fu_114[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(22),
      O => \empty_85_fu_114[16]_i_3_n_12\
    );
\empty_85_fu_114[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(21),
      O => \empty_85_fu_114[16]_i_4_n_12\
    );
\empty_85_fu_114[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(20),
      O => \empty_85_fu_114[16]_i_5_n_12\
    );
\empty_85_fu_114[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(19),
      O => \empty_85_fu_114[16]_i_6_n_12\
    );
\empty_85_fu_114[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(18),
      O => \empty_85_fu_114[16]_i_7_n_12\
    );
\empty_85_fu_114[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(17),
      O => \empty_85_fu_114[16]_i_8_n_12\
    );
\empty_85_fu_114[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(16),
      O => \empty_85_fu_114[16]_i_9_n_12\
    );
\empty_85_fu_114[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(0),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(0),
      O => \empty_85_fu_114[24]_i_10_n_12\
    );
\empty_85_fu_114[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[24]_i_2_n_12\
    );
\empty_85_fu_114[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(30),
      O => \empty_85_fu_114[24]_i_3_n_12\
    );
\empty_85_fu_114[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(29),
      O => \empty_85_fu_114[24]_i_4_n_12\
    );
\empty_85_fu_114[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(28),
      O => \empty_85_fu_114[24]_i_5_n_12\
    );
\empty_85_fu_114[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(27),
      O => \empty_85_fu_114[24]_i_6_n_12\
    );
\empty_85_fu_114[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(26),
      O => \empty_85_fu_114[24]_i_7_n_12\
    );
\empty_85_fu_114[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(25),
      O => \empty_85_fu_114[24]_i_8_n_12\
    );
\empty_85_fu_114[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(24),
      O => \empty_85_fu_114[24]_i_9_n_12\
    );
\empty_85_fu_114[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(8),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(8),
      O => \empty_85_fu_114[32]_i_10_n_12\
    );
\empty_85_fu_114[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(7),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(7),
      O => \empty_85_fu_114[32]_i_11_n_12\
    );
\empty_85_fu_114[32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(6),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(6),
      O => \empty_85_fu_114[32]_i_12_n_12\
    );
\empty_85_fu_114[32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(5),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(5),
      O => \empty_85_fu_114[32]_i_13_n_12\
    );
\empty_85_fu_114[32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(4),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(4),
      O => \empty_85_fu_114[32]_i_14_n_12\
    );
\empty_85_fu_114[32]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(3),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(3),
      O => \empty_85_fu_114[32]_i_15_n_12\
    );
\empty_85_fu_114[32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(2),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(2),
      O => \empty_85_fu_114[32]_i_16_n_12\
    );
\empty_85_fu_114[32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(1),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(1),
      O => \empty_85_fu_114[32]_i_17_n_12\
    );
\empty_85_fu_114[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[32]_i_2_n_12\
    );
\empty_85_fu_114[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[32]_i_3_n_12\
    );
\empty_85_fu_114[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[32]_i_4_n_12\
    );
\empty_85_fu_114[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[32]_i_5_n_12\
    );
\empty_85_fu_114[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[32]_i_6_n_12\
    );
\empty_85_fu_114[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[32]_i_7_n_12\
    );
\empty_85_fu_114[32]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[32]_i_8_n_12\
    );
\empty_85_fu_114[32]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[32]_i_9_n_12\
    );
\empty_85_fu_114[40]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(16),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(16),
      O => \empty_85_fu_114[40]_i_10_n_12\
    );
\empty_85_fu_114[40]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(15),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(15),
      O => \empty_85_fu_114[40]_i_11_n_12\
    );
\empty_85_fu_114[40]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(14),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(14),
      O => \empty_85_fu_114[40]_i_12_n_12\
    );
\empty_85_fu_114[40]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(13),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(13),
      O => \empty_85_fu_114[40]_i_13_n_12\
    );
\empty_85_fu_114[40]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(12),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(12),
      O => \empty_85_fu_114[40]_i_14_n_12\
    );
\empty_85_fu_114[40]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(11),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(11),
      O => \empty_85_fu_114[40]_i_15_n_12\
    );
\empty_85_fu_114[40]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(10),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(10),
      O => \empty_85_fu_114[40]_i_16_n_12\
    );
\empty_85_fu_114[40]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(9),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(9),
      O => \empty_85_fu_114[40]_i_17_n_12\
    );
\empty_85_fu_114[40]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => ap_loop_init_int_reg_0(0),
      O => \empty_85_fu_114[40]_i_18_n_12\
    );
\empty_85_fu_114[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[40]_i_2_n_12\
    );
\empty_85_fu_114[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[40]_i_3_n_12\
    );
\empty_85_fu_114[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[40]_i_4_n_12\
    );
\empty_85_fu_114[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[40]_i_5_n_12\
    );
\empty_85_fu_114[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[40]_i_6_n_12\
    );
\empty_85_fu_114[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[40]_i_7_n_12\
    );
\empty_85_fu_114[40]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[40]_i_8_n_12\
    );
\empty_85_fu_114[40]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[40]_i_9_n_12\
    );
\empty_85_fu_114[48]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(24),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(24),
      O => \empty_85_fu_114[48]_i_10_n_12\
    );
\empty_85_fu_114[48]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(23),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(23),
      O => \empty_85_fu_114[48]_i_11_n_12\
    );
\empty_85_fu_114[48]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(22),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(22),
      O => \empty_85_fu_114[48]_i_12_n_12\
    );
\empty_85_fu_114[48]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(21),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(21),
      O => \empty_85_fu_114[48]_i_13_n_12\
    );
\empty_85_fu_114[48]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(20),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(20),
      O => \empty_85_fu_114[48]_i_14_n_12\
    );
\empty_85_fu_114[48]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(19),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(19),
      O => \empty_85_fu_114[48]_i_15_n_12\
    );
\empty_85_fu_114[48]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(18),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(18),
      O => \empty_85_fu_114[48]_i_16_n_12\
    );
\empty_85_fu_114[48]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(17),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(17),
      O => \empty_85_fu_114[48]_i_17_n_12\
    );
\empty_85_fu_114[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[48]_i_2_n_12\
    );
\empty_85_fu_114[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[48]_i_3_n_12\
    );
\empty_85_fu_114[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[48]_i_4_n_12\
    );
\empty_85_fu_114[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[48]_i_5_n_12\
    );
\empty_85_fu_114[48]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[48]_i_6_n_12\
    );
\empty_85_fu_114[48]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[48]_i_7_n_12\
    );
\empty_85_fu_114[48]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[48]_i_8_n_12\
    );
\empty_85_fu_114[48]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[48]_i_9_n_12\
    );
\empty_85_fu_114[56]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(31),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(31),
      O => \empty_85_fu_114[56]_i_10_n_12\
    );
\empty_85_fu_114[56]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(30),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(30),
      O => \empty_85_fu_114[56]_i_11_n_12\
    );
\empty_85_fu_114[56]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(29),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(29),
      O => \empty_85_fu_114[56]_i_12_n_12\
    );
\empty_85_fu_114[56]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(28),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(28),
      O => \empty_85_fu_114[56]_i_13_n_12\
    );
\empty_85_fu_114[56]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(27),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(27),
      O => \empty_85_fu_114[56]_i_14_n_12\
    );
\empty_85_fu_114[56]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(26),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(26),
      O => \empty_85_fu_114[56]_i_15_n_12\
    );
\empty_85_fu_114[56]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(25),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(25),
      O => \empty_85_fu_114[56]_i_16_n_12\
    );
\empty_85_fu_114[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[56]_i_2_n_12\
    );
\empty_85_fu_114[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[56]_i_3_n_12\
    );
\empty_85_fu_114[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[56]_i_4_n_12\
    );
\empty_85_fu_114[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[56]_i_5_n_12\
    );
\empty_85_fu_114[56]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[56]_i_6_n_12\
    );
\empty_85_fu_114[56]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[56]_i_7_n_12\
    );
\empty_85_fu_114[56]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_85_fu_114[56]_i_8_n_12\
    );
\empty_85_fu_114[56]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_85_fu_114[40]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_85_fu_114_reg[63]\(32),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(32),
      O => \empty_85_fu_114[56]_i_9_n_12\
    );
\empty_85_fu_114[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(15),
      O => \empty_85_fu_114[8]_i_2_n_12\
    );
\empty_85_fu_114[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(14),
      O => \empty_85_fu_114[8]_i_3_n_12\
    );
\empty_85_fu_114[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(13),
      O => \empty_85_fu_114[8]_i_4_n_12\
    );
\empty_85_fu_114[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(12),
      O => \empty_85_fu_114[8]_i_5_n_12\
    );
\empty_85_fu_114[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(11),
      O => \empty_85_fu_114[8]_i_6_n_12\
    );
\empty_85_fu_114[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(10),
      O => \empty_85_fu_114[8]_i_7_n_12\
    );
\empty_85_fu_114[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(9),
      O => \empty_85_fu_114[8]_i_8_n_12\
    );
\empty_85_fu_114[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => \empty_88_fu_126_reg[63]\(8),
      O => \empty_85_fu_114[8]_i_9_n_12\
    );
\empty_85_fu_114_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \empty_85_fu_114_reg[0]_i_2_n_12\,
      CO(6) => \empty_85_fu_114_reg[0]_i_2_n_13\,
      CO(5) => \empty_85_fu_114_reg[0]_i_2_n_14\,
      CO(4) => \empty_85_fu_114_reg[0]_i_2_n_15\,
      CO(3) => \empty_85_fu_114_reg[0]_i_2_n_16\,
      CO(2) => \empty_85_fu_114_reg[0]_i_2_n_17\,
      CO(1) => \empty_85_fu_114_reg[0]_i_2_n_18\,
      CO(0) => \empty_85_fu_114_reg[0]_i_2_n_19\,
      DI(7) => \empty_85_fu_114[0]_i_3_n_12\,
      DI(6) => \empty_85_fu_114[0]_i_4_n_12\,
      DI(5) => \empty_85_fu_114[0]_i_5_n_12\,
      DI(4) => \empty_85_fu_114[0]_i_6_n_12\,
      DI(3) => \empty_85_fu_114[0]_i_7_n_12\,
      DI(2) => \empty_85_fu_114[0]_i_8_n_12\,
      DI(1) => \empty_85_fu_114[0]_i_9_n_12\,
      DI(0) => \empty_85_fu_114[0]_i_10_n_12\,
      O(7 downto 0) => \add_ln120_reg_1688_reg[7]\(7 downto 0),
      S(7 downto 0) => \empty_85_fu_114_reg[7]\(7 downto 0)
    );
\empty_85_fu_114_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_85_fu_114_reg[8]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_85_fu_114_reg[16]_i_1_n_12\,
      CO(6) => \empty_85_fu_114_reg[16]_i_1_n_13\,
      CO(5) => \empty_85_fu_114_reg[16]_i_1_n_14\,
      CO(4) => \empty_85_fu_114_reg[16]_i_1_n_15\,
      CO(3) => \empty_85_fu_114_reg[16]_i_1_n_16\,
      CO(2) => \empty_85_fu_114_reg[16]_i_1_n_17\,
      CO(1) => \empty_85_fu_114_reg[16]_i_1_n_18\,
      CO(0) => \empty_85_fu_114_reg[16]_i_1_n_19\,
      DI(7) => \empty_85_fu_114[16]_i_2_n_12\,
      DI(6) => \empty_85_fu_114[16]_i_3_n_12\,
      DI(5) => \empty_85_fu_114[16]_i_4_n_12\,
      DI(4) => \empty_85_fu_114[16]_i_5_n_12\,
      DI(3) => \empty_85_fu_114[16]_i_6_n_12\,
      DI(2) => \empty_85_fu_114[16]_i_7_n_12\,
      DI(1) => \empty_85_fu_114[16]_i_8_n_12\,
      DI(0) => \empty_85_fu_114[16]_i_9_n_12\,
      O(7 downto 0) => \add_ln120_reg_1688_reg[23]\(7 downto 0),
      S(7 downto 0) => \empty_85_fu_114_reg[23]\(7 downto 0)
    );
\empty_85_fu_114_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_85_fu_114_reg[16]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_85_fu_114_reg[24]_i_1_n_12\,
      CO(6) => \empty_85_fu_114_reg[24]_i_1_n_13\,
      CO(5) => \empty_85_fu_114_reg[24]_i_1_n_14\,
      CO(4) => \empty_85_fu_114_reg[24]_i_1_n_15\,
      CO(3) => \empty_85_fu_114_reg[24]_i_1_n_16\,
      CO(2) => \empty_85_fu_114_reg[24]_i_1_n_17\,
      CO(1) => \empty_85_fu_114_reg[24]_i_1_n_18\,
      CO(0) => \empty_85_fu_114_reg[24]_i_1_n_19\,
      DI(7) => \empty_85_fu_114[24]_i_2_n_12\,
      DI(6) => \empty_85_fu_114[24]_i_3_n_12\,
      DI(5) => \empty_85_fu_114[24]_i_4_n_12\,
      DI(4) => \empty_85_fu_114[24]_i_5_n_12\,
      DI(3) => \empty_85_fu_114[24]_i_6_n_12\,
      DI(2) => \empty_85_fu_114[24]_i_7_n_12\,
      DI(1) => \empty_85_fu_114[24]_i_8_n_12\,
      DI(0) => \empty_85_fu_114[24]_i_9_n_12\,
      O(7 downto 0) => \add_ln120_reg_1688_reg[31]\(7 downto 0),
      S(7) => \empty_85_fu_114[24]_i_10_n_12\,
      S(6 downto 0) => \empty_85_fu_114_reg[31]\(6 downto 0)
    );
\empty_85_fu_114_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_85_fu_114_reg[24]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_85_fu_114_reg[32]_i_1_n_12\,
      CO(6) => \empty_85_fu_114_reg[32]_i_1_n_13\,
      CO(5) => \empty_85_fu_114_reg[32]_i_1_n_14\,
      CO(4) => \empty_85_fu_114_reg[32]_i_1_n_15\,
      CO(3) => \empty_85_fu_114_reg[32]_i_1_n_16\,
      CO(2) => \empty_85_fu_114_reg[32]_i_1_n_17\,
      CO(1) => \empty_85_fu_114_reg[32]_i_1_n_18\,
      CO(0) => \empty_85_fu_114_reg[32]_i_1_n_19\,
      DI(7) => \empty_85_fu_114[32]_i_2_n_12\,
      DI(6) => \empty_85_fu_114[32]_i_3_n_12\,
      DI(5) => \empty_85_fu_114[32]_i_4_n_12\,
      DI(4) => \empty_85_fu_114[32]_i_5_n_12\,
      DI(3) => \empty_85_fu_114[32]_i_6_n_12\,
      DI(2) => \empty_85_fu_114[32]_i_7_n_12\,
      DI(1) => \empty_85_fu_114[32]_i_8_n_12\,
      DI(0) => \empty_85_fu_114[32]_i_9_n_12\,
      O(7 downto 0) => \add_ln120_reg_1688_reg[39]\(7 downto 0),
      S(7) => \empty_85_fu_114[32]_i_10_n_12\,
      S(6) => \empty_85_fu_114[32]_i_11_n_12\,
      S(5) => \empty_85_fu_114[32]_i_12_n_12\,
      S(4) => \empty_85_fu_114[32]_i_13_n_12\,
      S(3) => \empty_85_fu_114[32]_i_14_n_12\,
      S(2) => \empty_85_fu_114[32]_i_15_n_12\,
      S(1) => \empty_85_fu_114[32]_i_16_n_12\,
      S(0) => \empty_85_fu_114[32]_i_17_n_12\
    );
\empty_85_fu_114_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_85_fu_114_reg[32]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_85_fu_114_reg[40]_i_1_n_12\,
      CO(6) => \empty_85_fu_114_reg[40]_i_1_n_13\,
      CO(5) => \empty_85_fu_114_reg[40]_i_1_n_14\,
      CO(4) => \empty_85_fu_114_reg[40]_i_1_n_15\,
      CO(3) => \empty_85_fu_114_reg[40]_i_1_n_16\,
      CO(2) => \empty_85_fu_114_reg[40]_i_1_n_17\,
      CO(1) => \empty_85_fu_114_reg[40]_i_1_n_18\,
      CO(0) => \empty_85_fu_114_reg[40]_i_1_n_19\,
      DI(7) => \empty_85_fu_114[40]_i_2_n_12\,
      DI(6) => \empty_85_fu_114[40]_i_3_n_12\,
      DI(5) => \empty_85_fu_114[40]_i_4_n_12\,
      DI(4) => \empty_85_fu_114[40]_i_5_n_12\,
      DI(3) => \empty_85_fu_114[40]_i_6_n_12\,
      DI(2) => \empty_85_fu_114[40]_i_7_n_12\,
      DI(1) => \empty_85_fu_114[40]_i_8_n_12\,
      DI(0) => \empty_85_fu_114[40]_i_9_n_12\,
      O(7 downto 0) => \add_ln120_reg_1688_reg[47]\(7 downto 0),
      S(7) => \empty_85_fu_114[40]_i_10_n_12\,
      S(6) => \empty_85_fu_114[40]_i_11_n_12\,
      S(5) => \empty_85_fu_114[40]_i_12_n_12\,
      S(4) => \empty_85_fu_114[40]_i_13_n_12\,
      S(3) => \empty_85_fu_114[40]_i_14_n_12\,
      S(2) => \empty_85_fu_114[40]_i_15_n_12\,
      S(1) => \empty_85_fu_114[40]_i_16_n_12\,
      S(0) => \empty_85_fu_114[40]_i_17_n_12\
    );
\empty_85_fu_114_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_85_fu_114_reg[40]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_85_fu_114_reg[48]_i_1_n_12\,
      CO(6) => \empty_85_fu_114_reg[48]_i_1_n_13\,
      CO(5) => \empty_85_fu_114_reg[48]_i_1_n_14\,
      CO(4) => \empty_85_fu_114_reg[48]_i_1_n_15\,
      CO(3) => \empty_85_fu_114_reg[48]_i_1_n_16\,
      CO(2) => \empty_85_fu_114_reg[48]_i_1_n_17\,
      CO(1) => \empty_85_fu_114_reg[48]_i_1_n_18\,
      CO(0) => \empty_85_fu_114_reg[48]_i_1_n_19\,
      DI(7) => \empty_85_fu_114[48]_i_2_n_12\,
      DI(6) => \empty_85_fu_114[48]_i_3_n_12\,
      DI(5) => \empty_85_fu_114[48]_i_4_n_12\,
      DI(4) => \empty_85_fu_114[48]_i_5_n_12\,
      DI(3) => \empty_85_fu_114[48]_i_6_n_12\,
      DI(2) => \empty_85_fu_114[48]_i_7_n_12\,
      DI(1) => \empty_85_fu_114[48]_i_8_n_12\,
      DI(0) => \empty_85_fu_114[48]_i_9_n_12\,
      O(7 downto 0) => \add_ln120_reg_1688_reg[55]\(7 downto 0),
      S(7) => \empty_85_fu_114[48]_i_10_n_12\,
      S(6) => \empty_85_fu_114[48]_i_11_n_12\,
      S(5) => \empty_85_fu_114[48]_i_12_n_12\,
      S(4) => \empty_85_fu_114[48]_i_13_n_12\,
      S(3) => \empty_85_fu_114[48]_i_14_n_12\,
      S(2) => \empty_85_fu_114[48]_i_15_n_12\,
      S(1) => \empty_85_fu_114[48]_i_16_n_12\,
      S(0) => \empty_85_fu_114[48]_i_17_n_12\
    );
\empty_85_fu_114_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_85_fu_114_reg[48]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \NLW_empty_85_fu_114_reg[56]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \empty_85_fu_114_reg[56]_i_1_n_13\,
      CO(5) => \empty_85_fu_114_reg[56]_i_1_n_14\,
      CO(4) => \empty_85_fu_114_reg[56]_i_1_n_15\,
      CO(3) => \empty_85_fu_114_reg[56]_i_1_n_16\,
      CO(2) => \empty_85_fu_114_reg[56]_i_1_n_17\,
      CO(1) => \empty_85_fu_114_reg[56]_i_1_n_18\,
      CO(0) => \empty_85_fu_114_reg[56]_i_1_n_19\,
      DI(7) => '0',
      DI(6) => \empty_85_fu_114[56]_i_2_n_12\,
      DI(5) => \empty_85_fu_114[56]_i_3_n_12\,
      DI(4) => \empty_85_fu_114[56]_i_4_n_12\,
      DI(3) => \empty_85_fu_114[56]_i_5_n_12\,
      DI(2) => \empty_85_fu_114[56]_i_6_n_12\,
      DI(1) => \empty_85_fu_114[56]_i_7_n_12\,
      DI(0) => \empty_85_fu_114[56]_i_8_n_12\,
      O(7 downto 0) => \add_ln120_reg_1688_reg[63]\(7 downto 0),
      S(7) => \empty_85_fu_114[56]_i_9_n_12\,
      S(6) => \empty_85_fu_114[56]_i_10_n_12\,
      S(5) => \empty_85_fu_114[56]_i_11_n_12\,
      S(4) => \empty_85_fu_114[56]_i_12_n_12\,
      S(3) => \empty_85_fu_114[56]_i_13_n_12\,
      S(2) => \empty_85_fu_114[56]_i_14_n_12\,
      S(1) => \empty_85_fu_114[56]_i_15_n_12\,
      S(0) => \empty_85_fu_114[56]_i_16_n_12\
    );
\empty_85_fu_114_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_85_fu_114_reg[0]_i_2_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_85_fu_114_reg[8]_i_1_n_12\,
      CO(6) => \empty_85_fu_114_reg[8]_i_1_n_13\,
      CO(5) => \empty_85_fu_114_reg[8]_i_1_n_14\,
      CO(4) => \empty_85_fu_114_reg[8]_i_1_n_15\,
      CO(3) => \empty_85_fu_114_reg[8]_i_1_n_16\,
      CO(2) => \empty_85_fu_114_reg[8]_i_1_n_17\,
      CO(1) => \empty_85_fu_114_reg[8]_i_1_n_18\,
      CO(0) => \empty_85_fu_114_reg[8]_i_1_n_19\,
      DI(7) => \empty_85_fu_114[8]_i_2_n_12\,
      DI(6) => \empty_85_fu_114[8]_i_3_n_12\,
      DI(5) => \empty_85_fu_114[8]_i_4_n_12\,
      DI(4) => \empty_85_fu_114[8]_i_5_n_12\,
      DI(3) => \empty_85_fu_114[8]_i_6_n_12\,
      DI(2) => \empty_85_fu_114[8]_i_7_n_12\,
      DI(1) => \empty_85_fu_114[8]_i_8_n_12\,
      DI(0) => \empty_85_fu_114[8]_i_9_n_12\,
      O(7 downto 0) => \add_ln120_reg_1688_reg[15]\(7 downto 0),
      S(7 downto 0) => \empty_85_fu_114_reg[15]\(7 downto 0)
    );
\empty_86_fu_118[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(7),
      O => \empty_86_fu_118[0]_i_2_n_12\
    );
\empty_86_fu_118[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(6),
      O => \empty_86_fu_118[0]_i_3_n_12\
    );
\empty_86_fu_118[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(5),
      O => \empty_86_fu_118[0]_i_4_n_12\
    );
\empty_86_fu_118[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(4),
      O => \empty_86_fu_118[0]_i_5_n_12\
    );
\empty_86_fu_118[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(3),
      O => \empty_86_fu_118[0]_i_6_n_12\
    );
\empty_86_fu_118[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(2),
      O => \empty_86_fu_118[0]_i_7_n_12\
    );
\empty_86_fu_118[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(1),
      O => \empty_86_fu_118[0]_i_8_n_12\
    );
\empty_86_fu_118[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(0),
      O => \empty_86_fu_118[0]_i_9_n_12\
    );
\empty_86_fu_118[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(23),
      O => \empty_86_fu_118[16]_i_2_n_12\
    );
\empty_86_fu_118[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(22),
      O => \empty_86_fu_118[16]_i_3_n_12\
    );
\empty_86_fu_118[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(21),
      O => \empty_86_fu_118[16]_i_4_n_12\
    );
\empty_86_fu_118[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(20),
      O => \empty_86_fu_118[16]_i_5_n_12\
    );
\empty_86_fu_118[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(19),
      O => \empty_86_fu_118[16]_i_6_n_12\
    );
\empty_86_fu_118[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(18),
      O => \empty_86_fu_118[16]_i_7_n_12\
    );
\empty_86_fu_118[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(17),
      O => \empty_86_fu_118[16]_i_8_n_12\
    );
\empty_86_fu_118[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(16),
      O => \empty_86_fu_118[16]_i_9_n_12\
    );
\empty_86_fu_118[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(0),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(0),
      O => \empty_86_fu_118[24]_i_10_n_12\
    );
\empty_86_fu_118[24]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => ap_loop_init_int_reg_0(0),
      O => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\
    );
\empty_86_fu_118[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(31),
      O => \empty_86_fu_118[24]_i_2_n_12\
    );
\empty_86_fu_118[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(30),
      O => \empty_86_fu_118[24]_i_3_n_12\
    );
\empty_86_fu_118[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(29),
      O => \empty_86_fu_118[24]_i_4_n_12\
    );
\empty_86_fu_118[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(28),
      O => \empty_86_fu_118[24]_i_5_n_12\
    );
\empty_86_fu_118[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(27),
      O => \empty_86_fu_118[24]_i_6_n_12\
    );
\empty_86_fu_118[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(26),
      O => \empty_86_fu_118[24]_i_7_n_12\
    );
\empty_86_fu_118[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(25),
      O => \empty_86_fu_118[24]_i_8_n_12\
    );
\empty_86_fu_118[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_1\,
      I1 => P(24),
      O => \empty_86_fu_118[24]_i_9_n_12\
    );
\empty_86_fu_118[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(8),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(8),
      O => \empty_86_fu_118[32]_i_10_n_12\
    );
\empty_86_fu_118[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(7),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(7),
      O => \empty_86_fu_118[32]_i_11_n_12\
    );
\empty_86_fu_118[32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(6),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(6),
      O => \empty_86_fu_118[32]_i_12_n_12\
    );
\empty_86_fu_118[32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(5),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(5),
      O => \empty_86_fu_118[32]_i_13_n_12\
    );
\empty_86_fu_118[32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(4),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(4),
      O => \empty_86_fu_118[32]_i_14_n_12\
    );
\empty_86_fu_118[32]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(3),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(3),
      O => \empty_86_fu_118[32]_i_15_n_12\
    );
\empty_86_fu_118[32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(2),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(2),
      O => \empty_86_fu_118[32]_i_16_n_12\
    );
\empty_86_fu_118[32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(1),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(1),
      O => \empty_86_fu_118[32]_i_17_n_12\
    );
\empty_86_fu_118[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[32]_i_2_n_12\
    );
\empty_86_fu_118[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[32]_i_3_n_12\
    );
\empty_86_fu_118[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[32]_i_4_n_12\
    );
\empty_86_fu_118[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[32]_i_5_n_12\
    );
\empty_86_fu_118[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[32]_i_6_n_12\
    );
\empty_86_fu_118[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[32]_i_7_n_12\
    );
\empty_86_fu_118[32]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[32]_i_8_n_12\
    );
\empty_86_fu_118[32]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[32]_i_9_n_12\
    );
\empty_86_fu_118[40]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(16),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(16),
      O => \empty_86_fu_118[40]_i_10_n_12\
    );
\empty_86_fu_118[40]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(15),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(15),
      O => \empty_86_fu_118[40]_i_11_n_12\
    );
\empty_86_fu_118[40]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(14),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(14),
      O => \empty_86_fu_118[40]_i_12_n_12\
    );
\empty_86_fu_118[40]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(13),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(13),
      O => \empty_86_fu_118[40]_i_13_n_12\
    );
\empty_86_fu_118[40]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(12),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(12),
      O => \empty_86_fu_118[40]_i_14_n_12\
    );
\empty_86_fu_118[40]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(11),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(11),
      O => \empty_86_fu_118[40]_i_15_n_12\
    );
\empty_86_fu_118[40]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(10),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(10),
      O => \empty_86_fu_118[40]_i_16_n_12\
    );
\empty_86_fu_118[40]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(9),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(9),
      O => \empty_86_fu_118[40]_i_17_n_12\
    );
\empty_86_fu_118[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[40]_i_2_n_12\
    );
\empty_86_fu_118[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[40]_i_3_n_12\
    );
\empty_86_fu_118[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[40]_i_4_n_12\
    );
\empty_86_fu_118[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[40]_i_5_n_12\
    );
\empty_86_fu_118[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[40]_i_6_n_12\
    );
\empty_86_fu_118[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[40]_i_7_n_12\
    );
\empty_86_fu_118[40]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[40]_i_8_n_12\
    );
\empty_86_fu_118[40]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[40]_i_9_n_12\
    );
\empty_86_fu_118[48]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(24),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(24),
      O => \empty_86_fu_118[48]_i_10_n_12\
    );
\empty_86_fu_118[48]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(23),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(23),
      O => \empty_86_fu_118[48]_i_11_n_12\
    );
\empty_86_fu_118[48]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(22),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(22),
      O => \empty_86_fu_118[48]_i_12_n_12\
    );
\empty_86_fu_118[48]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(21),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(21),
      O => \empty_86_fu_118[48]_i_13_n_12\
    );
\empty_86_fu_118[48]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(20),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(20),
      O => \empty_86_fu_118[48]_i_14_n_12\
    );
\empty_86_fu_118[48]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(19),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(19),
      O => \empty_86_fu_118[48]_i_15_n_12\
    );
\empty_86_fu_118[48]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(18),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(18),
      O => \empty_86_fu_118[48]_i_16_n_12\
    );
\empty_86_fu_118[48]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(17),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(17),
      O => \empty_86_fu_118[48]_i_17_n_12\
    );
\empty_86_fu_118[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[48]_i_2_n_12\
    );
\empty_86_fu_118[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[48]_i_3_n_12\
    );
\empty_86_fu_118[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[48]_i_4_n_12\
    );
\empty_86_fu_118[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[48]_i_5_n_12\
    );
\empty_86_fu_118[48]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[48]_i_6_n_12\
    );
\empty_86_fu_118[48]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[48]_i_7_n_12\
    );
\empty_86_fu_118[48]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[48]_i_8_n_12\
    );
\empty_86_fu_118[48]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[48]_i_9_n_12\
    );
\empty_86_fu_118[56]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(31),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(31),
      O => \empty_86_fu_118[56]_i_10_n_12\
    );
\empty_86_fu_118[56]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(30),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(30),
      O => \empty_86_fu_118[56]_i_11_n_12\
    );
\empty_86_fu_118[56]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(29),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(29),
      O => \empty_86_fu_118[56]_i_12_n_12\
    );
\empty_86_fu_118[56]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(28),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(28),
      O => \empty_86_fu_118[56]_i_13_n_12\
    );
\empty_86_fu_118[56]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(27),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(27),
      O => \empty_86_fu_118[56]_i_14_n_12\
    );
\empty_86_fu_118[56]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(26),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(26),
      O => \empty_86_fu_118[56]_i_15_n_12\
    );
\empty_86_fu_118[56]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(25),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(25),
      O => \empty_86_fu_118[56]_i_16_n_12\
    );
\empty_86_fu_118[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[56]_i_2_n_12\
    );
\empty_86_fu_118[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[56]_i_3_n_12\
    );
\empty_86_fu_118[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[56]_i_4_n_12\
    );
\empty_86_fu_118[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[56]_i_5_n_12\
    );
\empty_86_fu_118[56]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[56]_i_6_n_12\
    );
\empty_86_fu_118[56]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[56]_i_7_n_12\
    );
\empty_86_fu_118[56]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      O => \empty_86_fu_118[56]_i_8_n_12\
    );
\empty_86_fu_118[56]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => P(31),
      I2 => \empty_86_fu_118_reg[63]\(32),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(32),
      O => \empty_86_fu_118[56]_i_9_n_12\
    );
\empty_86_fu_118[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(15),
      O => \empty_86_fu_118[8]_i_2_n_12\
    );
\empty_86_fu_118[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(14),
      O => \empty_86_fu_118[8]_i_3_n_12\
    );
\empty_86_fu_118[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(13),
      O => \empty_86_fu_118[8]_i_4_n_12\
    );
\empty_86_fu_118[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(12),
      O => \empty_86_fu_118[8]_i_5_n_12\
    );
\empty_86_fu_118[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(11),
      O => \empty_86_fu_118[8]_i_6_n_12\
    );
\empty_86_fu_118[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(10),
      O => \empty_86_fu_118[8]_i_7_n_12\
    );
\empty_86_fu_118[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(9),
      O => \empty_86_fu_118[8]_i_8_n_12\
    );
\empty_86_fu_118[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => P(8),
      O => \empty_86_fu_118[8]_i_9_n_12\
    );
\empty_86_fu_118_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \empty_86_fu_118_reg[0]_i_1_n_12\,
      CO(6) => \empty_86_fu_118_reg[0]_i_1_n_13\,
      CO(5) => \empty_86_fu_118_reg[0]_i_1_n_14\,
      CO(4) => \empty_86_fu_118_reg[0]_i_1_n_15\,
      CO(3) => \empty_86_fu_118_reg[0]_i_1_n_16\,
      CO(2) => \empty_86_fu_118_reg[0]_i_1_n_17\,
      CO(1) => \empty_86_fu_118_reg[0]_i_1_n_18\,
      CO(0) => \empty_86_fu_118_reg[0]_i_1_n_19\,
      DI(7) => \empty_86_fu_118[0]_i_2_n_12\,
      DI(6) => \empty_86_fu_118[0]_i_3_n_12\,
      DI(5) => \empty_86_fu_118[0]_i_4_n_12\,
      DI(4) => \empty_86_fu_118[0]_i_5_n_12\,
      DI(3) => \empty_86_fu_118[0]_i_6_n_12\,
      DI(2) => \empty_86_fu_118[0]_i_7_n_12\,
      DI(1) => \empty_86_fu_118[0]_i_8_n_12\,
      DI(0) => \empty_86_fu_118[0]_i_9_n_12\,
      O(7 downto 0) => \add_ln121_reg_1734_reg[7]\(7 downto 0),
      S(7 downto 0) => \empty_86_fu_118_reg[7]\(7 downto 0)
    );
\empty_86_fu_118_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_86_fu_118_reg[8]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_86_fu_118_reg[16]_i_1_n_12\,
      CO(6) => \empty_86_fu_118_reg[16]_i_1_n_13\,
      CO(5) => \empty_86_fu_118_reg[16]_i_1_n_14\,
      CO(4) => \empty_86_fu_118_reg[16]_i_1_n_15\,
      CO(3) => \empty_86_fu_118_reg[16]_i_1_n_16\,
      CO(2) => \empty_86_fu_118_reg[16]_i_1_n_17\,
      CO(1) => \empty_86_fu_118_reg[16]_i_1_n_18\,
      CO(0) => \empty_86_fu_118_reg[16]_i_1_n_19\,
      DI(7) => \empty_86_fu_118[16]_i_2_n_12\,
      DI(6) => \empty_86_fu_118[16]_i_3_n_12\,
      DI(5) => \empty_86_fu_118[16]_i_4_n_12\,
      DI(4) => \empty_86_fu_118[16]_i_5_n_12\,
      DI(3) => \empty_86_fu_118[16]_i_6_n_12\,
      DI(2) => \empty_86_fu_118[16]_i_7_n_12\,
      DI(1) => \empty_86_fu_118[16]_i_8_n_12\,
      DI(0) => \empty_86_fu_118[16]_i_9_n_12\,
      O(7 downto 0) => \add_ln121_reg_1734_reg[23]\(7 downto 0),
      S(7 downto 0) => \empty_86_fu_118_reg[23]\(7 downto 0)
    );
\empty_86_fu_118_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_86_fu_118_reg[16]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_86_fu_118_reg[24]_i_1_n_12\,
      CO(6) => \empty_86_fu_118_reg[24]_i_1_n_13\,
      CO(5) => \empty_86_fu_118_reg[24]_i_1_n_14\,
      CO(4) => \empty_86_fu_118_reg[24]_i_1_n_15\,
      CO(3) => \empty_86_fu_118_reg[24]_i_1_n_16\,
      CO(2) => \empty_86_fu_118_reg[24]_i_1_n_17\,
      CO(1) => \empty_86_fu_118_reg[24]_i_1_n_18\,
      CO(0) => \empty_86_fu_118_reg[24]_i_1_n_19\,
      DI(7) => \empty_86_fu_118[24]_i_2_n_12\,
      DI(6) => \empty_86_fu_118[24]_i_3_n_12\,
      DI(5) => \empty_86_fu_118[24]_i_4_n_12\,
      DI(4) => \empty_86_fu_118[24]_i_5_n_12\,
      DI(3) => \empty_86_fu_118[24]_i_6_n_12\,
      DI(2) => \empty_86_fu_118[24]_i_7_n_12\,
      DI(1) => \empty_86_fu_118[24]_i_8_n_12\,
      DI(0) => \empty_86_fu_118[24]_i_9_n_12\,
      O(7 downto 0) => \add_ln121_reg_1734_reg[31]\(7 downto 0),
      S(7) => \empty_86_fu_118[24]_i_10_n_12\,
      S(6 downto 0) => \empty_86_fu_118_reg[31]\(6 downto 0)
    );
\empty_86_fu_118_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_86_fu_118_reg[24]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_86_fu_118_reg[32]_i_1_n_12\,
      CO(6) => \empty_86_fu_118_reg[32]_i_1_n_13\,
      CO(5) => \empty_86_fu_118_reg[32]_i_1_n_14\,
      CO(4) => \empty_86_fu_118_reg[32]_i_1_n_15\,
      CO(3) => \empty_86_fu_118_reg[32]_i_1_n_16\,
      CO(2) => \empty_86_fu_118_reg[32]_i_1_n_17\,
      CO(1) => \empty_86_fu_118_reg[32]_i_1_n_18\,
      CO(0) => \empty_86_fu_118_reg[32]_i_1_n_19\,
      DI(7) => \empty_86_fu_118[32]_i_2_n_12\,
      DI(6) => \empty_86_fu_118[32]_i_3_n_12\,
      DI(5) => \empty_86_fu_118[32]_i_4_n_12\,
      DI(4) => \empty_86_fu_118[32]_i_5_n_12\,
      DI(3) => \empty_86_fu_118[32]_i_6_n_12\,
      DI(2) => \empty_86_fu_118[32]_i_7_n_12\,
      DI(1) => \empty_86_fu_118[32]_i_8_n_12\,
      DI(0) => \empty_86_fu_118[32]_i_9_n_12\,
      O(7 downto 0) => \add_ln121_reg_1734_reg[39]\(7 downto 0),
      S(7) => \empty_86_fu_118[32]_i_10_n_12\,
      S(6) => \empty_86_fu_118[32]_i_11_n_12\,
      S(5) => \empty_86_fu_118[32]_i_12_n_12\,
      S(4) => \empty_86_fu_118[32]_i_13_n_12\,
      S(3) => \empty_86_fu_118[32]_i_14_n_12\,
      S(2) => \empty_86_fu_118[32]_i_15_n_12\,
      S(1) => \empty_86_fu_118[32]_i_16_n_12\,
      S(0) => \empty_86_fu_118[32]_i_17_n_12\
    );
\empty_86_fu_118_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_86_fu_118_reg[32]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_86_fu_118_reg[40]_i_1_n_12\,
      CO(6) => \empty_86_fu_118_reg[40]_i_1_n_13\,
      CO(5) => \empty_86_fu_118_reg[40]_i_1_n_14\,
      CO(4) => \empty_86_fu_118_reg[40]_i_1_n_15\,
      CO(3) => \empty_86_fu_118_reg[40]_i_1_n_16\,
      CO(2) => \empty_86_fu_118_reg[40]_i_1_n_17\,
      CO(1) => \empty_86_fu_118_reg[40]_i_1_n_18\,
      CO(0) => \empty_86_fu_118_reg[40]_i_1_n_19\,
      DI(7) => \empty_86_fu_118[40]_i_2_n_12\,
      DI(6) => \empty_86_fu_118[40]_i_3_n_12\,
      DI(5) => \empty_86_fu_118[40]_i_4_n_12\,
      DI(4) => \empty_86_fu_118[40]_i_5_n_12\,
      DI(3) => \empty_86_fu_118[40]_i_6_n_12\,
      DI(2) => \empty_86_fu_118[40]_i_7_n_12\,
      DI(1) => \empty_86_fu_118[40]_i_8_n_12\,
      DI(0) => \empty_86_fu_118[40]_i_9_n_12\,
      O(7 downto 0) => \add_ln121_reg_1734_reg[47]\(7 downto 0),
      S(7) => \empty_86_fu_118[40]_i_10_n_12\,
      S(6) => \empty_86_fu_118[40]_i_11_n_12\,
      S(5) => \empty_86_fu_118[40]_i_12_n_12\,
      S(4) => \empty_86_fu_118[40]_i_13_n_12\,
      S(3) => \empty_86_fu_118[40]_i_14_n_12\,
      S(2) => \empty_86_fu_118[40]_i_15_n_12\,
      S(1) => \empty_86_fu_118[40]_i_16_n_12\,
      S(0) => \empty_86_fu_118[40]_i_17_n_12\
    );
\empty_86_fu_118_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_86_fu_118_reg[40]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_86_fu_118_reg[48]_i_1_n_12\,
      CO(6) => \empty_86_fu_118_reg[48]_i_1_n_13\,
      CO(5) => \empty_86_fu_118_reg[48]_i_1_n_14\,
      CO(4) => \empty_86_fu_118_reg[48]_i_1_n_15\,
      CO(3) => \empty_86_fu_118_reg[48]_i_1_n_16\,
      CO(2) => \empty_86_fu_118_reg[48]_i_1_n_17\,
      CO(1) => \empty_86_fu_118_reg[48]_i_1_n_18\,
      CO(0) => \empty_86_fu_118_reg[48]_i_1_n_19\,
      DI(7) => \empty_86_fu_118[48]_i_2_n_12\,
      DI(6) => \empty_86_fu_118[48]_i_3_n_12\,
      DI(5) => \empty_86_fu_118[48]_i_4_n_12\,
      DI(4) => \empty_86_fu_118[48]_i_5_n_12\,
      DI(3) => \empty_86_fu_118[48]_i_6_n_12\,
      DI(2) => \empty_86_fu_118[48]_i_7_n_12\,
      DI(1) => \empty_86_fu_118[48]_i_8_n_12\,
      DI(0) => \empty_86_fu_118[48]_i_9_n_12\,
      O(7 downto 0) => \add_ln121_reg_1734_reg[55]\(7 downto 0),
      S(7) => \empty_86_fu_118[48]_i_10_n_12\,
      S(6) => \empty_86_fu_118[48]_i_11_n_12\,
      S(5) => \empty_86_fu_118[48]_i_12_n_12\,
      S(4) => \empty_86_fu_118[48]_i_13_n_12\,
      S(3) => \empty_86_fu_118[48]_i_14_n_12\,
      S(2) => \empty_86_fu_118[48]_i_15_n_12\,
      S(1) => \empty_86_fu_118[48]_i_16_n_12\,
      S(0) => \empty_86_fu_118[48]_i_17_n_12\
    );
\empty_86_fu_118_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_86_fu_118_reg[48]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \NLW_empty_86_fu_118_reg[56]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \empty_86_fu_118_reg[56]_i_1_n_13\,
      CO(5) => \empty_86_fu_118_reg[56]_i_1_n_14\,
      CO(4) => \empty_86_fu_118_reg[56]_i_1_n_15\,
      CO(3) => \empty_86_fu_118_reg[56]_i_1_n_16\,
      CO(2) => \empty_86_fu_118_reg[56]_i_1_n_17\,
      CO(1) => \empty_86_fu_118_reg[56]_i_1_n_18\,
      CO(0) => \empty_86_fu_118_reg[56]_i_1_n_19\,
      DI(7) => '0',
      DI(6) => \empty_86_fu_118[56]_i_2_n_12\,
      DI(5) => \empty_86_fu_118[56]_i_3_n_12\,
      DI(4) => \empty_86_fu_118[56]_i_4_n_12\,
      DI(3) => \empty_86_fu_118[56]_i_5_n_12\,
      DI(2) => \empty_86_fu_118[56]_i_6_n_12\,
      DI(1) => \empty_86_fu_118[56]_i_7_n_12\,
      DI(0) => \empty_86_fu_118[56]_i_8_n_12\,
      O(7 downto 0) => \add_ln121_reg_1734_reg[63]\(7 downto 0),
      S(7) => \empty_86_fu_118[56]_i_9_n_12\,
      S(6) => \empty_86_fu_118[56]_i_10_n_12\,
      S(5) => \empty_86_fu_118[56]_i_11_n_12\,
      S(4) => \empty_86_fu_118[56]_i_12_n_12\,
      S(3) => \empty_86_fu_118[56]_i_13_n_12\,
      S(2) => \empty_86_fu_118[56]_i_14_n_12\,
      S(1) => \empty_86_fu_118[56]_i_15_n_12\,
      S(0) => \empty_86_fu_118[56]_i_16_n_12\
    );
\empty_86_fu_118_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_86_fu_118_reg[0]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_86_fu_118_reg[8]_i_1_n_12\,
      CO(6) => \empty_86_fu_118_reg[8]_i_1_n_13\,
      CO(5) => \empty_86_fu_118_reg[8]_i_1_n_14\,
      CO(4) => \empty_86_fu_118_reg[8]_i_1_n_15\,
      CO(3) => \empty_86_fu_118_reg[8]_i_1_n_16\,
      CO(2) => \empty_86_fu_118_reg[8]_i_1_n_17\,
      CO(1) => \empty_86_fu_118_reg[8]_i_1_n_18\,
      CO(0) => \empty_86_fu_118_reg[8]_i_1_n_19\,
      DI(7) => \empty_86_fu_118[8]_i_2_n_12\,
      DI(6) => \empty_86_fu_118[8]_i_3_n_12\,
      DI(5) => \empty_86_fu_118[8]_i_4_n_12\,
      DI(4) => \empty_86_fu_118[8]_i_5_n_12\,
      DI(3) => \empty_86_fu_118[8]_i_6_n_12\,
      DI(2) => \empty_86_fu_118[8]_i_7_n_12\,
      DI(1) => \empty_86_fu_118[8]_i_8_n_12\,
      DI(0) => \empty_86_fu_118[8]_i_9_n_12\,
      O(7 downto 0) => \add_ln121_reg_1734_reg[15]\(7 downto 0),
      S(7 downto 0) => \empty_86_fu_118_reg[15]\(7 downto 0)
    );
\empty_87_fu_122[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A808FFFFFFFF"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(4),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_loop_init_int_reg_0(0),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I4 => ap_done_cache_reg_0,
      I5 => \indata_address1[3]_INST_0_i_4_n_12\,
      O => empty_87_fu_122
    );
\empty_87_fu_122[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(0),
      O => \empty_87_fu_122[0]_i_10_n_12\
    );
\empty_87_fu_122[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => ap_loop_init_int_reg_0(0),
      O => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\
    );
\empty_87_fu_122[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(7),
      O => \empty_87_fu_122[0]_i_3_n_12\
    );
\empty_87_fu_122[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(6),
      O => \empty_87_fu_122[0]_i_4_n_12\
    );
\empty_87_fu_122[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(5),
      O => \empty_87_fu_122[0]_i_5_n_12\
    );
\empty_87_fu_122[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(4),
      O => \empty_87_fu_122[0]_i_6_n_12\
    );
\empty_87_fu_122[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(3),
      O => \empty_87_fu_122[0]_i_7_n_12\
    );
\empty_87_fu_122[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(2),
      O => \empty_87_fu_122[0]_i_8_n_12\
    );
\empty_87_fu_122[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(1),
      O => \empty_87_fu_122[0]_i_9_n_12\
    );
\empty_87_fu_122[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(23),
      O => \empty_87_fu_122[16]_i_2_n_12\
    );
\empty_87_fu_122[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(22),
      O => \empty_87_fu_122[16]_i_3_n_12\
    );
\empty_87_fu_122[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(21),
      O => \empty_87_fu_122[16]_i_4_n_12\
    );
\empty_87_fu_122[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(20),
      O => \empty_87_fu_122[16]_i_5_n_12\
    );
\empty_87_fu_122[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(19),
      O => \empty_87_fu_122[16]_i_6_n_12\
    );
\empty_87_fu_122[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(18),
      O => \empty_87_fu_122[16]_i_7_n_12\
    );
\empty_87_fu_122[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(17),
      O => \empty_87_fu_122[16]_i_8_n_12\
    );
\empty_87_fu_122[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(16),
      O => \empty_87_fu_122[16]_i_9_n_12\
    );
\empty_87_fu_122[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(0),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(0),
      O => \empty_87_fu_122[24]_i_10_n_12\
    );
\empty_87_fu_122[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[24]_i_2_n_12\
    );
\empty_87_fu_122[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(30),
      O => \empty_87_fu_122[24]_i_3_n_12\
    );
\empty_87_fu_122[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(29),
      O => \empty_87_fu_122[24]_i_4_n_12\
    );
\empty_87_fu_122[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(28),
      O => \empty_87_fu_122[24]_i_5_n_12\
    );
\empty_87_fu_122[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(27),
      O => \empty_87_fu_122[24]_i_6_n_12\
    );
\empty_87_fu_122[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(26),
      O => \empty_87_fu_122[24]_i_7_n_12\
    );
\empty_87_fu_122[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(25),
      O => \empty_87_fu_122[24]_i_8_n_12\
    );
\empty_87_fu_122[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(24),
      O => \empty_87_fu_122[24]_i_9_n_12\
    );
\empty_87_fu_122[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(8),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(8),
      O => \empty_87_fu_122[32]_i_10_n_12\
    );
\empty_87_fu_122[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(7),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(7),
      O => \empty_87_fu_122[32]_i_11_n_12\
    );
\empty_87_fu_122[32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(6),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(6),
      O => \empty_87_fu_122[32]_i_12_n_12\
    );
\empty_87_fu_122[32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(5),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(5),
      O => \empty_87_fu_122[32]_i_13_n_12\
    );
\empty_87_fu_122[32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(4),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(4),
      O => \empty_87_fu_122[32]_i_14_n_12\
    );
\empty_87_fu_122[32]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(3),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(3),
      O => \empty_87_fu_122[32]_i_15_n_12\
    );
\empty_87_fu_122[32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(2),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(2),
      O => \empty_87_fu_122[32]_i_16_n_12\
    );
\empty_87_fu_122[32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(1),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(1),
      O => \empty_87_fu_122[32]_i_17_n_12\
    );
\empty_87_fu_122[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[32]_i_2_n_12\
    );
\empty_87_fu_122[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[32]_i_3_n_12\
    );
\empty_87_fu_122[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[32]_i_4_n_12\
    );
\empty_87_fu_122[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[32]_i_5_n_12\
    );
\empty_87_fu_122[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[32]_i_6_n_12\
    );
\empty_87_fu_122[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[32]_i_7_n_12\
    );
\empty_87_fu_122[32]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[32]_i_8_n_12\
    );
\empty_87_fu_122[32]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[32]_i_9_n_12\
    );
\empty_87_fu_122[40]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(16),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(16),
      O => \empty_87_fu_122[40]_i_10_n_12\
    );
\empty_87_fu_122[40]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(15),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(15),
      O => \empty_87_fu_122[40]_i_11_n_12\
    );
\empty_87_fu_122[40]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(14),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(14),
      O => \empty_87_fu_122[40]_i_12_n_12\
    );
\empty_87_fu_122[40]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(13),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(13),
      O => \empty_87_fu_122[40]_i_13_n_12\
    );
\empty_87_fu_122[40]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(12),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(12),
      O => \empty_87_fu_122[40]_i_14_n_12\
    );
\empty_87_fu_122[40]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(11),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(11),
      O => \empty_87_fu_122[40]_i_15_n_12\
    );
\empty_87_fu_122[40]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(10),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(10),
      O => \empty_87_fu_122[40]_i_16_n_12\
    );
\empty_87_fu_122[40]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(9),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(9),
      O => \empty_87_fu_122[40]_i_17_n_12\
    );
\empty_87_fu_122[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[40]_i_2_n_12\
    );
\empty_87_fu_122[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[40]_i_3_n_12\
    );
\empty_87_fu_122[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[40]_i_4_n_12\
    );
\empty_87_fu_122[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[40]_i_5_n_12\
    );
\empty_87_fu_122[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[40]_i_6_n_12\
    );
\empty_87_fu_122[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[40]_i_7_n_12\
    );
\empty_87_fu_122[40]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[40]_i_8_n_12\
    );
\empty_87_fu_122[40]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[40]_i_9_n_12\
    );
\empty_87_fu_122[48]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(24),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(24),
      O => \empty_87_fu_122[48]_i_10_n_12\
    );
\empty_87_fu_122[48]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(23),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(23),
      O => \empty_87_fu_122[48]_i_11_n_12\
    );
\empty_87_fu_122[48]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(22),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(22),
      O => \empty_87_fu_122[48]_i_12_n_12\
    );
\empty_87_fu_122[48]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(21),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(21),
      O => \empty_87_fu_122[48]_i_13_n_12\
    );
\empty_87_fu_122[48]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(20),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(20),
      O => \empty_87_fu_122[48]_i_14_n_12\
    );
\empty_87_fu_122[48]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(19),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(19),
      O => \empty_87_fu_122[48]_i_15_n_12\
    );
\empty_87_fu_122[48]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(18),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(18),
      O => \empty_87_fu_122[48]_i_16_n_12\
    );
\empty_87_fu_122[48]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(17),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(17),
      O => \empty_87_fu_122[48]_i_17_n_12\
    );
\empty_87_fu_122[48]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => ap_loop_init_int_reg_0(0),
      O => \empty_87_fu_122[48]_i_18_n_12\
    );
\empty_87_fu_122[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[48]_i_2_n_12\
    );
\empty_87_fu_122[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[48]_i_3_n_12\
    );
\empty_87_fu_122[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[48]_i_4_n_12\
    );
\empty_87_fu_122[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[48]_i_5_n_12\
    );
\empty_87_fu_122[48]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[48]_i_6_n_12\
    );
\empty_87_fu_122[48]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[48]_i_7_n_12\
    );
\empty_87_fu_122[48]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[48]_i_8_n_12\
    );
\empty_87_fu_122[48]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[48]_i_9_n_12\
    );
\empty_87_fu_122[56]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(31),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(31),
      O => \empty_87_fu_122[56]_i_10_n_12\
    );
\empty_87_fu_122[56]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(30),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(30),
      O => \empty_87_fu_122[56]_i_11_n_12\
    );
\empty_87_fu_122[56]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(29),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(29),
      O => \empty_87_fu_122[56]_i_12_n_12\
    );
\empty_87_fu_122[56]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(28),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(28),
      O => \empty_87_fu_122[56]_i_13_n_12\
    );
\empty_87_fu_122[56]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(27),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(27),
      O => \empty_87_fu_122[56]_i_14_n_12\
    );
\empty_87_fu_122[56]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(26),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(26),
      O => \empty_87_fu_122[56]_i_15_n_12\
    );
\empty_87_fu_122[56]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(25),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(25),
      O => \empty_87_fu_122[56]_i_16_n_12\
    );
\empty_87_fu_122[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[56]_i_2_n_12\
    );
\empty_87_fu_122[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[56]_i_3_n_12\
    );
\empty_87_fu_122[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[56]_i_4_n_12\
    );
\empty_87_fu_122[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[56]_i_5_n_12\
    );
\empty_87_fu_122[56]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[56]_i_6_n_12\
    );
\empty_87_fu_122[56]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[56]_i_7_n_12\
    );
\empty_87_fu_122[56]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_87_fu_122[56]_i_8_n_12\
    );
\empty_87_fu_122[56]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"72D8"
    )
        port map (
      I0 => \empty_87_fu_122[48]_i_18_n_12\,
      I1 => \empty_88_fu_126_reg[63]\(31),
      I2 => \empty_87_fu_122_reg[63]\(32),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(32),
      O => \empty_87_fu_122[56]_i_9_n_12\
    );
\empty_87_fu_122[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(15),
      O => \empty_87_fu_122[8]_i_2_n_12\
    );
\empty_87_fu_122[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(14),
      O => \empty_87_fu_122[8]_i_3_n_12\
    );
\empty_87_fu_122[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(13),
      O => \empty_87_fu_122[8]_i_4_n_12\
    );
\empty_87_fu_122[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(12),
      O => \empty_87_fu_122[8]_i_5_n_12\
    );
\empty_87_fu_122[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(11),
      O => \empty_87_fu_122[8]_i_6_n_12\
    );
\empty_87_fu_122[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(10),
      O => \empty_87_fu_122[8]_i_7_n_12\
    );
\empty_87_fu_122[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(9),
      O => \empty_87_fu_122[8]_i_8_n_12\
    );
\empty_87_fu_122[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_3\,
      I1 => \empty_88_fu_126_reg[63]\(8),
      O => \empty_87_fu_122[8]_i_9_n_12\
    );
\empty_87_fu_122_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \empty_87_fu_122_reg[0]_i_2_n_12\,
      CO(6) => \empty_87_fu_122_reg[0]_i_2_n_13\,
      CO(5) => \empty_87_fu_122_reg[0]_i_2_n_14\,
      CO(4) => \empty_87_fu_122_reg[0]_i_2_n_15\,
      CO(3) => \empty_87_fu_122_reg[0]_i_2_n_16\,
      CO(2) => \empty_87_fu_122_reg[0]_i_2_n_17\,
      CO(1) => \empty_87_fu_122_reg[0]_i_2_n_18\,
      CO(0) => \empty_87_fu_122_reg[0]_i_2_n_19\,
      DI(7) => \empty_87_fu_122[0]_i_3_n_12\,
      DI(6) => \empty_87_fu_122[0]_i_4_n_12\,
      DI(5) => \empty_87_fu_122[0]_i_5_n_12\,
      DI(4) => \empty_87_fu_122[0]_i_6_n_12\,
      DI(3) => \empty_87_fu_122[0]_i_7_n_12\,
      DI(2) => \empty_87_fu_122[0]_i_8_n_12\,
      DI(1) => \empty_87_fu_122[0]_i_9_n_12\,
      DI(0) => \empty_87_fu_122[0]_i_10_n_12\,
      O(7 downto 0) => \add_ln122_reg_1739_reg[7]\(7 downto 0),
      S(7 downto 0) => \empty_87_fu_122_reg[7]\(7 downto 0)
    );
\empty_87_fu_122_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_87_fu_122_reg[8]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_87_fu_122_reg[16]_i_1_n_12\,
      CO(6) => \empty_87_fu_122_reg[16]_i_1_n_13\,
      CO(5) => \empty_87_fu_122_reg[16]_i_1_n_14\,
      CO(4) => \empty_87_fu_122_reg[16]_i_1_n_15\,
      CO(3) => \empty_87_fu_122_reg[16]_i_1_n_16\,
      CO(2) => \empty_87_fu_122_reg[16]_i_1_n_17\,
      CO(1) => \empty_87_fu_122_reg[16]_i_1_n_18\,
      CO(0) => \empty_87_fu_122_reg[16]_i_1_n_19\,
      DI(7) => \empty_87_fu_122[16]_i_2_n_12\,
      DI(6) => \empty_87_fu_122[16]_i_3_n_12\,
      DI(5) => \empty_87_fu_122[16]_i_4_n_12\,
      DI(4) => \empty_87_fu_122[16]_i_5_n_12\,
      DI(3) => \empty_87_fu_122[16]_i_6_n_12\,
      DI(2) => \empty_87_fu_122[16]_i_7_n_12\,
      DI(1) => \empty_87_fu_122[16]_i_8_n_12\,
      DI(0) => \empty_87_fu_122[16]_i_9_n_12\,
      O(7 downto 0) => \add_ln122_reg_1739_reg[23]\(7 downto 0),
      S(7 downto 0) => \empty_87_fu_122_reg[23]\(7 downto 0)
    );
\empty_87_fu_122_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_87_fu_122_reg[16]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_87_fu_122_reg[24]_i_1_n_12\,
      CO(6) => \empty_87_fu_122_reg[24]_i_1_n_13\,
      CO(5) => \empty_87_fu_122_reg[24]_i_1_n_14\,
      CO(4) => \empty_87_fu_122_reg[24]_i_1_n_15\,
      CO(3) => \empty_87_fu_122_reg[24]_i_1_n_16\,
      CO(2) => \empty_87_fu_122_reg[24]_i_1_n_17\,
      CO(1) => \empty_87_fu_122_reg[24]_i_1_n_18\,
      CO(0) => \empty_87_fu_122_reg[24]_i_1_n_19\,
      DI(7) => \empty_87_fu_122[24]_i_2_n_12\,
      DI(6) => \empty_87_fu_122[24]_i_3_n_12\,
      DI(5) => \empty_87_fu_122[24]_i_4_n_12\,
      DI(4) => \empty_87_fu_122[24]_i_5_n_12\,
      DI(3) => \empty_87_fu_122[24]_i_6_n_12\,
      DI(2) => \empty_87_fu_122[24]_i_7_n_12\,
      DI(1) => \empty_87_fu_122[24]_i_8_n_12\,
      DI(0) => \empty_87_fu_122[24]_i_9_n_12\,
      O(7 downto 0) => \add_ln122_reg_1739_reg[31]\(7 downto 0),
      S(7) => \empty_87_fu_122[24]_i_10_n_12\,
      S(6 downto 0) => \empty_87_fu_122_reg[31]\(6 downto 0)
    );
\empty_87_fu_122_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_87_fu_122_reg[24]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_87_fu_122_reg[32]_i_1_n_12\,
      CO(6) => \empty_87_fu_122_reg[32]_i_1_n_13\,
      CO(5) => \empty_87_fu_122_reg[32]_i_1_n_14\,
      CO(4) => \empty_87_fu_122_reg[32]_i_1_n_15\,
      CO(3) => \empty_87_fu_122_reg[32]_i_1_n_16\,
      CO(2) => \empty_87_fu_122_reg[32]_i_1_n_17\,
      CO(1) => \empty_87_fu_122_reg[32]_i_1_n_18\,
      CO(0) => \empty_87_fu_122_reg[32]_i_1_n_19\,
      DI(7) => \empty_87_fu_122[32]_i_2_n_12\,
      DI(6) => \empty_87_fu_122[32]_i_3_n_12\,
      DI(5) => \empty_87_fu_122[32]_i_4_n_12\,
      DI(4) => \empty_87_fu_122[32]_i_5_n_12\,
      DI(3) => \empty_87_fu_122[32]_i_6_n_12\,
      DI(2) => \empty_87_fu_122[32]_i_7_n_12\,
      DI(1) => \empty_87_fu_122[32]_i_8_n_12\,
      DI(0) => \empty_87_fu_122[32]_i_9_n_12\,
      O(7 downto 0) => \add_ln122_reg_1739_reg[39]\(7 downto 0),
      S(7) => \empty_87_fu_122[32]_i_10_n_12\,
      S(6) => \empty_87_fu_122[32]_i_11_n_12\,
      S(5) => \empty_87_fu_122[32]_i_12_n_12\,
      S(4) => \empty_87_fu_122[32]_i_13_n_12\,
      S(3) => \empty_87_fu_122[32]_i_14_n_12\,
      S(2) => \empty_87_fu_122[32]_i_15_n_12\,
      S(1) => \empty_87_fu_122[32]_i_16_n_12\,
      S(0) => \empty_87_fu_122[32]_i_17_n_12\
    );
\empty_87_fu_122_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_87_fu_122_reg[32]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_87_fu_122_reg[40]_i_1_n_12\,
      CO(6) => \empty_87_fu_122_reg[40]_i_1_n_13\,
      CO(5) => \empty_87_fu_122_reg[40]_i_1_n_14\,
      CO(4) => \empty_87_fu_122_reg[40]_i_1_n_15\,
      CO(3) => \empty_87_fu_122_reg[40]_i_1_n_16\,
      CO(2) => \empty_87_fu_122_reg[40]_i_1_n_17\,
      CO(1) => \empty_87_fu_122_reg[40]_i_1_n_18\,
      CO(0) => \empty_87_fu_122_reg[40]_i_1_n_19\,
      DI(7) => \empty_87_fu_122[40]_i_2_n_12\,
      DI(6) => \empty_87_fu_122[40]_i_3_n_12\,
      DI(5) => \empty_87_fu_122[40]_i_4_n_12\,
      DI(4) => \empty_87_fu_122[40]_i_5_n_12\,
      DI(3) => \empty_87_fu_122[40]_i_6_n_12\,
      DI(2) => \empty_87_fu_122[40]_i_7_n_12\,
      DI(1) => \empty_87_fu_122[40]_i_8_n_12\,
      DI(0) => \empty_87_fu_122[40]_i_9_n_12\,
      O(7 downto 0) => \add_ln122_reg_1739_reg[47]\(7 downto 0),
      S(7) => \empty_87_fu_122[40]_i_10_n_12\,
      S(6) => \empty_87_fu_122[40]_i_11_n_12\,
      S(5) => \empty_87_fu_122[40]_i_12_n_12\,
      S(4) => \empty_87_fu_122[40]_i_13_n_12\,
      S(3) => \empty_87_fu_122[40]_i_14_n_12\,
      S(2) => \empty_87_fu_122[40]_i_15_n_12\,
      S(1) => \empty_87_fu_122[40]_i_16_n_12\,
      S(0) => \empty_87_fu_122[40]_i_17_n_12\
    );
\empty_87_fu_122_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_87_fu_122_reg[40]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_87_fu_122_reg[48]_i_1_n_12\,
      CO(6) => \empty_87_fu_122_reg[48]_i_1_n_13\,
      CO(5) => \empty_87_fu_122_reg[48]_i_1_n_14\,
      CO(4) => \empty_87_fu_122_reg[48]_i_1_n_15\,
      CO(3) => \empty_87_fu_122_reg[48]_i_1_n_16\,
      CO(2) => \empty_87_fu_122_reg[48]_i_1_n_17\,
      CO(1) => \empty_87_fu_122_reg[48]_i_1_n_18\,
      CO(0) => \empty_87_fu_122_reg[48]_i_1_n_19\,
      DI(7) => \empty_87_fu_122[48]_i_2_n_12\,
      DI(6) => \empty_87_fu_122[48]_i_3_n_12\,
      DI(5) => \empty_87_fu_122[48]_i_4_n_12\,
      DI(4) => \empty_87_fu_122[48]_i_5_n_12\,
      DI(3) => \empty_87_fu_122[48]_i_6_n_12\,
      DI(2) => \empty_87_fu_122[48]_i_7_n_12\,
      DI(1) => \empty_87_fu_122[48]_i_8_n_12\,
      DI(0) => \empty_87_fu_122[48]_i_9_n_12\,
      O(7 downto 0) => \add_ln122_reg_1739_reg[55]\(7 downto 0),
      S(7) => \empty_87_fu_122[48]_i_10_n_12\,
      S(6) => \empty_87_fu_122[48]_i_11_n_12\,
      S(5) => \empty_87_fu_122[48]_i_12_n_12\,
      S(4) => \empty_87_fu_122[48]_i_13_n_12\,
      S(3) => \empty_87_fu_122[48]_i_14_n_12\,
      S(2) => \empty_87_fu_122[48]_i_15_n_12\,
      S(1) => \empty_87_fu_122[48]_i_16_n_12\,
      S(0) => \empty_87_fu_122[48]_i_17_n_12\
    );
\empty_87_fu_122_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_87_fu_122_reg[48]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \NLW_empty_87_fu_122_reg[56]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \empty_87_fu_122_reg[56]_i_1_n_13\,
      CO(5) => \empty_87_fu_122_reg[56]_i_1_n_14\,
      CO(4) => \empty_87_fu_122_reg[56]_i_1_n_15\,
      CO(3) => \empty_87_fu_122_reg[56]_i_1_n_16\,
      CO(2) => \empty_87_fu_122_reg[56]_i_1_n_17\,
      CO(1) => \empty_87_fu_122_reg[56]_i_1_n_18\,
      CO(0) => \empty_87_fu_122_reg[56]_i_1_n_19\,
      DI(7) => '0',
      DI(6) => \empty_87_fu_122[56]_i_2_n_12\,
      DI(5) => \empty_87_fu_122[56]_i_3_n_12\,
      DI(4) => \empty_87_fu_122[56]_i_4_n_12\,
      DI(3) => \empty_87_fu_122[56]_i_5_n_12\,
      DI(2) => \empty_87_fu_122[56]_i_6_n_12\,
      DI(1) => \empty_87_fu_122[56]_i_7_n_12\,
      DI(0) => \empty_87_fu_122[56]_i_8_n_12\,
      O(7 downto 0) => \add_ln122_reg_1739_reg[63]\(7 downto 0),
      S(7) => \empty_87_fu_122[56]_i_9_n_12\,
      S(6) => \empty_87_fu_122[56]_i_10_n_12\,
      S(5) => \empty_87_fu_122[56]_i_11_n_12\,
      S(4) => \empty_87_fu_122[56]_i_12_n_12\,
      S(3) => \empty_87_fu_122[56]_i_13_n_12\,
      S(2) => \empty_87_fu_122[56]_i_14_n_12\,
      S(1) => \empty_87_fu_122[56]_i_15_n_12\,
      S(0) => \empty_87_fu_122[56]_i_16_n_12\
    );
\empty_87_fu_122_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_87_fu_122_reg[0]_i_2_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_87_fu_122_reg[8]_i_1_n_12\,
      CO(6) => \empty_87_fu_122_reg[8]_i_1_n_13\,
      CO(5) => \empty_87_fu_122_reg[8]_i_1_n_14\,
      CO(4) => \empty_87_fu_122_reg[8]_i_1_n_15\,
      CO(3) => \empty_87_fu_122_reg[8]_i_1_n_16\,
      CO(2) => \empty_87_fu_122_reg[8]_i_1_n_17\,
      CO(1) => \empty_87_fu_122_reg[8]_i_1_n_18\,
      CO(0) => \empty_87_fu_122_reg[8]_i_1_n_19\,
      DI(7) => \empty_87_fu_122[8]_i_2_n_12\,
      DI(6) => \empty_87_fu_122[8]_i_3_n_12\,
      DI(5) => \empty_87_fu_122[8]_i_4_n_12\,
      DI(4) => \empty_87_fu_122[8]_i_5_n_12\,
      DI(3) => \empty_87_fu_122[8]_i_6_n_12\,
      DI(2) => \empty_87_fu_122[8]_i_7_n_12\,
      DI(1) => \empty_87_fu_122[8]_i_8_n_12\,
      DI(0) => \empty_87_fu_122[8]_i_9_n_12\,
      O(7 downto 0) => \add_ln122_reg_1739_reg[15]\(7 downto 0),
      S(7 downto 0) => \empty_87_fu_122_reg[15]\(7 downto 0)
    );
\empty_88_fu_126[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_loop_init_int_reg_0(0),
      I2 => \indata_address1[3]_INST_0_i_4_n_12\,
      O => empty_88_fu_126
    );
\empty_88_fu_126[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(0),
      O => \empty_88_fu_126[0]_i_10_n_12\
    );
\empty_88_fu_126[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(7),
      O => \empty_88_fu_126[0]_i_3_n_12\
    );
\empty_88_fu_126[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(6),
      O => \empty_88_fu_126[0]_i_4_n_12\
    );
\empty_88_fu_126[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(5),
      O => \empty_88_fu_126[0]_i_5_n_12\
    );
\empty_88_fu_126[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(4),
      O => \empty_88_fu_126[0]_i_6_n_12\
    );
\empty_88_fu_126[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(3),
      O => \empty_88_fu_126[0]_i_7_n_12\
    );
\empty_88_fu_126[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(2),
      O => \empty_88_fu_126[0]_i_8_n_12\
    );
\empty_88_fu_126[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(1),
      O => \empty_88_fu_126[0]_i_9_n_12\
    );
\empty_88_fu_126[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(23),
      O => \empty_88_fu_126[16]_i_2_n_12\
    );
\empty_88_fu_126[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(22),
      O => \empty_88_fu_126[16]_i_3_n_12\
    );
\empty_88_fu_126[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(21),
      O => \empty_88_fu_126[16]_i_4_n_12\
    );
\empty_88_fu_126[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(20),
      O => \empty_88_fu_126[16]_i_5_n_12\
    );
\empty_88_fu_126[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(19),
      O => \empty_88_fu_126[16]_i_6_n_12\
    );
\empty_88_fu_126[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(18),
      O => \empty_88_fu_126[16]_i_7_n_12\
    );
\empty_88_fu_126[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(17),
      O => \empty_88_fu_126[16]_i_8_n_12\
    );
\empty_88_fu_126[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(16),
      O => \empty_88_fu_126[16]_i_9_n_12\
    );
\empty_88_fu_126[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[24]_i_2_n_12\
    );
\empty_88_fu_126[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(30),
      O => \empty_88_fu_126[24]_i_3_n_12\
    );
\empty_88_fu_126[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(29),
      O => \empty_88_fu_126[24]_i_4_n_12\
    );
\empty_88_fu_126[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(28),
      O => \empty_88_fu_126[24]_i_5_n_12\
    );
\empty_88_fu_126[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(27),
      O => \empty_88_fu_126[24]_i_6_n_12\
    );
\empty_88_fu_126[24]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(26),
      O => \empty_88_fu_126[24]_i_7_n_12\
    );
\empty_88_fu_126[24]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(25),
      O => \empty_88_fu_126[24]_i_8_n_12\
    );
\empty_88_fu_126[24]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(24),
      O => \empty_88_fu_126[24]_i_9_n_12\
    );
\empty_88_fu_126[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[32]_i_2_n_12\
    );
\empty_88_fu_126[32]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[32]_i_3_n_12\
    );
\empty_88_fu_126[32]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[32]_i_4_n_12\
    );
\empty_88_fu_126[32]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[32]_i_5_n_12\
    );
\empty_88_fu_126[32]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[32]_i_6_n_12\
    );
\empty_88_fu_126[32]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[32]_i_7_n_12\
    );
\empty_88_fu_126[32]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[32]_i_8_n_12\
    );
\empty_88_fu_126[32]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[32]_i_9_n_12\
    );
\empty_88_fu_126[40]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[40]_i_2_n_12\
    );
\empty_88_fu_126[40]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[40]_i_3_n_12\
    );
\empty_88_fu_126[40]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[40]_i_4_n_12\
    );
\empty_88_fu_126[40]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[40]_i_5_n_12\
    );
\empty_88_fu_126[40]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[40]_i_6_n_12\
    );
\empty_88_fu_126[40]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[40]_i_7_n_12\
    );
\empty_88_fu_126[40]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[40]_i_8_n_12\
    );
\empty_88_fu_126[40]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[40]_i_9_n_12\
    );
\empty_88_fu_126[48]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[48]_i_2_n_12\
    );
\empty_88_fu_126[48]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[48]_i_3_n_12\
    );
\empty_88_fu_126[48]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[48]_i_4_n_12\
    );
\empty_88_fu_126[48]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[48]_i_5_n_12\
    );
\empty_88_fu_126[48]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[48]_i_6_n_12\
    );
\empty_88_fu_126[48]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[48]_i_7_n_12\
    );
\empty_88_fu_126[48]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[48]_i_8_n_12\
    );
\empty_88_fu_126[48]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[48]_i_9_n_12\
    );
\empty_88_fu_126[56]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[56]_i_2_n_12\
    );
\empty_88_fu_126[56]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[56]_i_3_n_12\
    );
\empty_88_fu_126[56]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[56]_i_4_n_12\
    );
\empty_88_fu_126[56]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[56]_i_5_n_12\
    );
\empty_88_fu_126[56]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[56]_i_6_n_12\
    );
\empty_88_fu_126[56]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[56]_i_7_n_12\
    );
\empty_88_fu_126[56]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(31),
      O => \empty_88_fu_126[56]_i_8_n_12\
    );
\empty_88_fu_126[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(15),
      O => \empty_88_fu_126[8]_i_2_n_12\
    );
\empty_88_fu_126[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(14),
      O => \empty_88_fu_126[8]_i_3_n_12\
    );
\empty_88_fu_126[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(13),
      O => \empty_88_fu_126[8]_i_4_n_12\
    );
\empty_88_fu_126[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(12),
      O => \empty_88_fu_126[8]_i_5_n_12\
    );
\empty_88_fu_126[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(11),
      O => \empty_88_fu_126[8]_i_6_n_12\
    );
\empty_88_fu_126[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(10),
      O => \empty_88_fu_126[8]_i_7_n_12\
    );
\empty_88_fu_126[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(9),
      O => \empty_88_fu_126[8]_i_8_n_12\
    );
\empty_88_fu_126[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => \empty_88_fu_126_reg[63]\(8),
      O => \empty_88_fu_126[8]_i_9_n_12\
    );
\empty_88_fu_126_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \empty_88_fu_126_reg[0]_i_2_n_12\,
      CO(6) => \empty_88_fu_126_reg[0]_i_2_n_13\,
      CO(5) => \empty_88_fu_126_reg[0]_i_2_n_14\,
      CO(4) => \empty_88_fu_126_reg[0]_i_2_n_15\,
      CO(3) => \empty_88_fu_126_reg[0]_i_2_n_16\,
      CO(2) => \empty_88_fu_126_reg[0]_i_2_n_17\,
      CO(1) => \empty_88_fu_126_reg[0]_i_2_n_18\,
      CO(0) => \empty_88_fu_126_reg[0]_i_2_n_19\,
      DI(7) => \empty_88_fu_126[0]_i_3_n_12\,
      DI(6) => \empty_88_fu_126[0]_i_4_n_12\,
      DI(5) => \empty_88_fu_126[0]_i_5_n_12\,
      DI(4) => \empty_88_fu_126[0]_i_6_n_12\,
      DI(3) => \empty_88_fu_126[0]_i_7_n_12\,
      DI(2) => \empty_88_fu_126[0]_i_8_n_12\,
      DI(1) => \empty_88_fu_126[0]_i_9_n_12\,
      DI(0) => \empty_88_fu_126[0]_i_10_n_12\,
      O(7 downto 0) => O(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\empty_88_fu_126_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_88_fu_126_reg[8]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_88_fu_126_reg[16]_i_1_n_12\,
      CO(6) => \empty_88_fu_126_reg[16]_i_1_n_13\,
      CO(5) => \empty_88_fu_126_reg[16]_i_1_n_14\,
      CO(4) => \empty_88_fu_126_reg[16]_i_1_n_15\,
      CO(3) => \empty_88_fu_126_reg[16]_i_1_n_16\,
      CO(2) => \empty_88_fu_126_reg[16]_i_1_n_17\,
      CO(1) => \empty_88_fu_126_reg[16]_i_1_n_18\,
      CO(0) => \empty_88_fu_126_reg[16]_i_1_n_19\,
      DI(7) => \empty_88_fu_126[16]_i_2_n_12\,
      DI(6) => \empty_88_fu_126[16]_i_3_n_12\,
      DI(5) => \empty_88_fu_126[16]_i_4_n_12\,
      DI(4) => \empty_88_fu_126[16]_i_5_n_12\,
      DI(3) => \empty_88_fu_126[16]_i_6_n_12\,
      DI(2) => \empty_88_fu_126[16]_i_7_n_12\,
      DI(1) => \empty_88_fu_126[16]_i_8_n_12\,
      DI(0) => \empty_88_fu_126[16]_i_9_n_12\,
      O(7 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_6(7 downto 0),
      S(7 downto 0) => \empty_88_fu_126_reg[23]\(7 downto 0)
    );
\empty_88_fu_126_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_88_fu_126_reg[16]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_88_fu_126_reg[24]_i_1_n_12\,
      CO(6) => \empty_88_fu_126_reg[24]_i_1_n_13\,
      CO(5) => \empty_88_fu_126_reg[24]_i_1_n_14\,
      CO(4) => \empty_88_fu_126_reg[24]_i_1_n_15\,
      CO(3) => \empty_88_fu_126_reg[24]_i_1_n_16\,
      CO(2) => \empty_88_fu_126_reg[24]_i_1_n_17\,
      CO(1) => \empty_88_fu_126_reg[24]_i_1_n_18\,
      CO(0) => \empty_88_fu_126_reg[24]_i_1_n_19\,
      DI(7) => \empty_88_fu_126[24]_i_2_n_12\,
      DI(6) => \empty_88_fu_126[24]_i_3_n_12\,
      DI(5) => \empty_88_fu_126[24]_i_4_n_12\,
      DI(4) => \empty_88_fu_126[24]_i_5_n_12\,
      DI(3) => \empty_88_fu_126[24]_i_6_n_12\,
      DI(2) => \empty_88_fu_126[24]_i_7_n_12\,
      DI(1) => \empty_88_fu_126[24]_i_8_n_12\,
      DI(0) => \empty_88_fu_126[24]_i_9_n_12\,
      O(7 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_7(7 downto 0),
      S(7 downto 0) => \empty_88_fu_126_reg[31]\(7 downto 0)
    );
\empty_88_fu_126_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_88_fu_126_reg[24]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_88_fu_126_reg[32]_i_1_n_12\,
      CO(6) => \empty_88_fu_126_reg[32]_i_1_n_13\,
      CO(5) => \empty_88_fu_126_reg[32]_i_1_n_14\,
      CO(4) => \empty_88_fu_126_reg[32]_i_1_n_15\,
      CO(3) => \empty_88_fu_126_reg[32]_i_1_n_16\,
      CO(2) => \empty_88_fu_126_reg[32]_i_1_n_17\,
      CO(1) => \empty_88_fu_126_reg[32]_i_1_n_18\,
      CO(0) => \empty_88_fu_126_reg[32]_i_1_n_19\,
      DI(7) => \empty_88_fu_126[32]_i_2_n_12\,
      DI(6) => \empty_88_fu_126[32]_i_3_n_12\,
      DI(5) => \empty_88_fu_126[32]_i_4_n_12\,
      DI(4) => \empty_88_fu_126[32]_i_5_n_12\,
      DI(3) => \empty_88_fu_126[32]_i_6_n_12\,
      DI(2) => \empty_88_fu_126[32]_i_7_n_12\,
      DI(1) => \empty_88_fu_126[32]_i_8_n_12\,
      DI(0) => \empty_88_fu_126[32]_i_9_n_12\,
      O(7 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_8(7 downto 0),
      S(7 downto 0) => \empty_88_fu_126_reg[39]\(7 downto 0)
    );
\empty_88_fu_126_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_88_fu_126_reg[32]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_88_fu_126_reg[40]_i_1_n_12\,
      CO(6) => \empty_88_fu_126_reg[40]_i_1_n_13\,
      CO(5) => \empty_88_fu_126_reg[40]_i_1_n_14\,
      CO(4) => \empty_88_fu_126_reg[40]_i_1_n_15\,
      CO(3) => \empty_88_fu_126_reg[40]_i_1_n_16\,
      CO(2) => \empty_88_fu_126_reg[40]_i_1_n_17\,
      CO(1) => \empty_88_fu_126_reg[40]_i_1_n_18\,
      CO(0) => \empty_88_fu_126_reg[40]_i_1_n_19\,
      DI(7) => \empty_88_fu_126[40]_i_2_n_12\,
      DI(6) => \empty_88_fu_126[40]_i_3_n_12\,
      DI(5) => \empty_88_fu_126[40]_i_4_n_12\,
      DI(4) => \empty_88_fu_126[40]_i_5_n_12\,
      DI(3) => \empty_88_fu_126[40]_i_6_n_12\,
      DI(2) => \empty_88_fu_126[40]_i_7_n_12\,
      DI(1) => \empty_88_fu_126[40]_i_8_n_12\,
      DI(0) => \empty_88_fu_126[40]_i_9_n_12\,
      O(7 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_9(7 downto 0),
      S(7 downto 0) => \empty_88_fu_126_reg[47]\(7 downto 0)
    );
\empty_88_fu_126_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_88_fu_126_reg[40]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_88_fu_126_reg[48]_i_1_n_12\,
      CO(6) => \empty_88_fu_126_reg[48]_i_1_n_13\,
      CO(5) => \empty_88_fu_126_reg[48]_i_1_n_14\,
      CO(4) => \empty_88_fu_126_reg[48]_i_1_n_15\,
      CO(3) => \empty_88_fu_126_reg[48]_i_1_n_16\,
      CO(2) => \empty_88_fu_126_reg[48]_i_1_n_17\,
      CO(1) => \empty_88_fu_126_reg[48]_i_1_n_18\,
      CO(0) => \empty_88_fu_126_reg[48]_i_1_n_19\,
      DI(7) => \empty_88_fu_126[48]_i_2_n_12\,
      DI(6) => \empty_88_fu_126[48]_i_3_n_12\,
      DI(5) => \empty_88_fu_126[48]_i_4_n_12\,
      DI(4) => \empty_88_fu_126[48]_i_5_n_12\,
      DI(3) => \empty_88_fu_126[48]_i_6_n_12\,
      DI(2) => \empty_88_fu_126[48]_i_7_n_12\,
      DI(1) => \empty_88_fu_126[48]_i_8_n_12\,
      DI(0) => \empty_88_fu_126[48]_i_9_n_12\,
      O(7 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_10(7 downto 0),
      S(7 downto 0) => \empty_88_fu_126_reg[55]\(7 downto 0)
    );
\empty_88_fu_126_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_88_fu_126_reg[48]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \NLW_empty_88_fu_126_reg[56]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \empty_88_fu_126_reg[56]_i_1_n_13\,
      CO(5) => \empty_88_fu_126_reg[56]_i_1_n_14\,
      CO(4) => \empty_88_fu_126_reg[56]_i_1_n_15\,
      CO(3) => \empty_88_fu_126_reg[56]_i_1_n_16\,
      CO(2) => \empty_88_fu_126_reg[56]_i_1_n_17\,
      CO(1) => \empty_88_fu_126_reg[56]_i_1_n_18\,
      CO(0) => \empty_88_fu_126_reg[56]_i_1_n_19\,
      DI(7) => '0',
      DI(6) => \empty_88_fu_126[56]_i_2_n_12\,
      DI(5) => \empty_88_fu_126[56]_i_3_n_12\,
      DI(4) => \empty_88_fu_126[56]_i_4_n_12\,
      DI(3) => \empty_88_fu_126[56]_i_5_n_12\,
      DI(2) => \empty_88_fu_126[56]_i_6_n_12\,
      DI(1) => \empty_88_fu_126[56]_i_7_n_12\,
      DI(0) => \empty_88_fu_126[56]_i_8_n_12\,
      O(7 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_11(7 downto 0),
      S(7 downto 0) => \empty_88_fu_126_reg[63]_0\(7 downto 0)
    );
\empty_88_fu_126_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_88_fu_126_reg[0]_i_2_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_88_fu_126_reg[8]_i_1_n_12\,
      CO(6) => \empty_88_fu_126_reg[8]_i_1_n_13\,
      CO(5) => \empty_88_fu_126_reg[8]_i_1_n_14\,
      CO(4) => \empty_88_fu_126_reg[8]_i_1_n_15\,
      CO(3) => \empty_88_fu_126_reg[8]_i_1_n_16\,
      CO(2) => \empty_88_fu_126_reg[8]_i_1_n_17\,
      CO(1) => \empty_88_fu_126_reg[8]_i_1_n_18\,
      CO(0) => \empty_88_fu_126_reg[8]_i_1_n_19\,
      DI(7) => \empty_88_fu_126[8]_i_2_n_12\,
      DI(6) => \empty_88_fu_126[8]_i_3_n_12\,
      DI(5) => \empty_88_fu_126[8]_i_4_n_12\,
      DI(4) => \empty_88_fu_126[8]_i_5_n_12\,
      DI(3) => \empty_88_fu_126[8]_i_6_n_12\,
      DI(2) => \empty_88_fu_126[8]_i_7_n_12\,
      DI(1) => \empty_88_fu_126[8]_i_8_n_12\,
      DI(0) => \empty_88_fu_126[8]_i_9_n_12\,
      O(7 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_5(7 downto 0),
      S(7 downto 0) => \empty_88_fu_126_reg[15]\(7 downto 0)
    );
\empty_fu_94[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(7),
      O => \empty_fu_94[0]_i_2_n_12\
    );
\empty_fu_94[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(6),
      O => \empty_fu_94[0]_i_3_n_12\
    );
\empty_fu_94[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(5),
      O => \empty_fu_94[0]_i_4_n_12\
    );
\empty_fu_94[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(4),
      O => \empty_fu_94[0]_i_5_n_12\
    );
\empty_fu_94[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(3),
      O => \empty_fu_94[0]_i_6_n_12\
    );
\empty_fu_94[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(2),
      O => \empty_fu_94[0]_i_7_n_12\
    );
\empty_fu_94[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(1),
      O => \empty_fu_94[0]_i_8_n_12\
    );
\empty_fu_94[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(0),
      O => \empty_fu_94[0]_i_9_n_12\
    );
\empty_fu_94[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(23),
      O => \empty_fu_94[16]_i_2_n_12\
    );
\empty_fu_94[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(22),
      O => \empty_fu_94[16]_i_3_n_12\
    );
\empty_fu_94[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(21),
      O => \empty_fu_94[16]_i_4_n_12\
    );
\empty_fu_94[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(20),
      O => \empty_fu_94[16]_i_5_n_12\
    );
\empty_fu_94[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(19),
      O => \empty_fu_94[16]_i_6_n_12\
    );
\empty_fu_94[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(18),
      O => \empty_fu_94[16]_i_7_n_12\
    );
\empty_fu_94[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(17),
      O => \empty_fu_94[16]_i_8_n_12\
    );
\empty_fu_94[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(16),
      O => \empty_fu_94[16]_i_9_n_12\
    );
\empty_fu_94[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[24]_i_2_n_12\
    );
\empty_fu_94[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(30),
      O => \empty_fu_94[24]_i_3_n_12\
    );
\empty_fu_94[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(29),
      O => \empty_fu_94[24]_i_4_n_12\
    );
\empty_fu_94[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(28),
      O => \empty_fu_94[24]_i_5_n_12\
    );
\empty_fu_94[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(27),
      O => \empty_fu_94[24]_i_6_n_12\
    );
\empty_fu_94[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(26),
      O => \empty_fu_94[24]_i_7_n_12\
    );
\empty_fu_94[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(25),
      O => \empty_fu_94[24]_i_8_n_12\
    );
\empty_fu_94[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(24),
      O => \empty_fu_94[24]_i_9_n_12\
    );
\empty_fu_94[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[32]_i_2_n_12\
    );
\empty_fu_94[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[32]_i_3_n_12\
    );
\empty_fu_94[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[32]_i_4_n_12\
    );
\empty_fu_94[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[32]_i_5_n_12\
    );
\empty_fu_94[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[32]_i_6_n_12\
    );
\empty_fu_94[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[32]_i_7_n_12\
    );
\empty_fu_94[32]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[32]_i_8_n_12\
    );
\empty_fu_94[32]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[32]_i_9_n_12\
    );
\empty_fu_94[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[40]_i_2_n_12\
    );
\empty_fu_94[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[40]_i_3_n_12\
    );
\empty_fu_94[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[40]_i_4_n_12\
    );
\empty_fu_94[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[40]_i_5_n_12\
    );
\empty_fu_94[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[40]_i_6_n_12\
    );
\empty_fu_94[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[40]_i_7_n_12\
    );
\empty_fu_94[40]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[40]_i_8_n_12\
    );
\empty_fu_94[40]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[40]_i_9_n_12\
    );
\empty_fu_94[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[48]_i_2_n_12\
    );
\empty_fu_94[48]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[48]_i_3_n_12\
    );
\empty_fu_94[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[48]_i_4_n_12\
    );
\empty_fu_94[48]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[48]_i_5_n_12\
    );
\empty_fu_94[48]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[48]_i_6_n_12\
    );
\empty_fu_94[48]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[48]_i_7_n_12\
    );
\empty_fu_94[48]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[48]_i_8_n_12\
    );
\empty_fu_94[48]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[48]_i_9_n_12\
    );
\empty_fu_94[56]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[56]_i_2_n_12\
    );
\empty_fu_94[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[56]_i_3_n_12\
    );
\empty_fu_94[56]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[56]_i_4_n_12\
    );
\empty_fu_94[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[56]_i_5_n_12\
    );
\empty_fu_94[56]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[56]_i_6_n_12\
    );
\empty_fu_94[56]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[56]_i_7_n_12\
    );
\empty_fu_94[56]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[56]_i_8_n_12\
    );
\empty_fu_94[56]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2EE2"
    )
        port map (
      I0 => \empty_fu_94_reg[63]\(0),
      I1 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(0),
      I3 => \empty_fu_94_reg[63]_0\(31),
      O => \empty_fu_94[56]_i_9_n_12\
    );
\empty_fu_94[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(15),
      O => \empty_fu_94[8]_i_2_n_12\
    );
\empty_fu_94[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(14),
      O => \empty_fu_94[8]_i_3_n_12\
    );
\empty_fu_94[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(13),
      O => \empty_fu_94[8]_i_4_n_12\
    );
\empty_fu_94[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(12),
      O => \empty_fu_94[8]_i_5_n_12\
    );
\empty_fu_94[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(11),
      O => \empty_fu_94[8]_i_6_n_12\
    );
\empty_fu_94[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(10),
      O => \empty_fu_94[8]_i_7_n_12\
    );
\empty_fu_94[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(9),
      O => \empty_fu_94[8]_i_8_n_12\
    );
\empty_fu_94[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_4\,
      I1 => \empty_fu_94_reg[63]_0\(8),
      O => \empty_fu_94[8]_i_9_n_12\
    );
\empty_fu_94_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \empty_fu_94_reg[0]_i_1_n_12\,
      CO(6) => \empty_fu_94_reg[0]_i_1_n_13\,
      CO(5) => \empty_fu_94_reg[0]_i_1_n_14\,
      CO(4) => \empty_fu_94_reg[0]_i_1_n_15\,
      CO(3) => \empty_fu_94_reg[0]_i_1_n_16\,
      CO(2) => \empty_fu_94_reg[0]_i_1_n_17\,
      CO(1) => \empty_fu_94_reg[0]_i_1_n_18\,
      CO(0) => \empty_fu_94_reg[0]_i_1_n_19\,
      DI(7) => \empty_fu_94[0]_i_2_n_12\,
      DI(6) => \empty_fu_94[0]_i_3_n_12\,
      DI(5) => \empty_fu_94[0]_i_4_n_12\,
      DI(4) => \empty_fu_94[0]_i_5_n_12\,
      DI(3) => \empty_fu_94[0]_i_6_n_12\,
      DI(2) => \empty_fu_94[0]_i_7_n_12\,
      DI(1) => \empty_fu_94[0]_i_8_n_12\,
      DI(0) => \empty_fu_94[0]_i_9_n_12\,
      O(7 downto 0) => \add_ln115_reg_1709_reg[7]\(7 downto 0),
      S(7 downto 0) => \empty_fu_94_reg[7]\(7 downto 0)
    );
\empty_fu_94_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_fu_94_reg[8]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_fu_94_reg[16]_i_1_n_12\,
      CO(6) => \empty_fu_94_reg[16]_i_1_n_13\,
      CO(5) => \empty_fu_94_reg[16]_i_1_n_14\,
      CO(4) => \empty_fu_94_reg[16]_i_1_n_15\,
      CO(3) => \empty_fu_94_reg[16]_i_1_n_16\,
      CO(2) => \empty_fu_94_reg[16]_i_1_n_17\,
      CO(1) => \empty_fu_94_reg[16]_i_1_n_18\,
      CO(0) => \empty_fu_94_reg[16]_i_1_n_19\,
      DI(7) => \empty_fu_94[16]_i_2_n_12\,
      DI(6) => \empty_fu_94[16]_i_3_n_12\,
      DI(5) => \empty_fu_94[16]_i_4_n_12\,
      DI(4) => \empty_fu_94[16]_i_5_n_12\,
      DI(3) => \empty_fu_94[16]_i_6_n_12\,
      DI(2) => \empty_fu_94[16]_i_7_n_12\,
      DI(1) => \empty_fu_94[16]_i_8_n_12\,
      DI(0) => \empty_fu_94[16]_i_9_n_12\,
      O(7 downto 0) => \add_ln115_reg_1709_reg[23]\(7 downto 0),
      S(7 downto 0) => \empty_fu_94_reg[23]\(7 downto 0)
    );
\empty_fu_94_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_fu_94_reg[16]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_fu_94_reg[24]_i_1_n_12\,
      CO(6) => \empty_fu_94_reg[24]_i_1_n_13\,
      CO(5) => \empty_fu_94_reg[24]_i_1_n_14\,
      CO(4) => \empty_fu_94_reg[24]_i_1_n_15\,
      CO(3) => \empty_fu_94_reg[24]_i_1_n_16\,
      CO(2) => \empty_fu_94_reg[24]_i_1_n_17\,
      CO(1) => \empty_fu_94_reg[24]_i_1_n_18\,
      CO(0) => \empty_fu_94_reg[24]_i_1_n_19\,
      DI(7) => \empty_fu_94[24]_i_2_n_12\,
      DI(6) => \empty_fu_94[24]_i_3_n_12\,
      DI(5) => \empty_fu_94[24]_i_4_n_12\,
      DI(4) => \empty_fu_94[24]_i_5_n_12\,
      DI(3) => \empty_fu_94[24]_i_6_n_12\,
      DI(2) => \empty_fu_94[24]_i_7_n_12\,
      DI(1) => \empty_fu_94[24]_i_8_n_12\,
      DI(0) => \empty_fu_94[24]_i_9_n_12\,
      O(7 downto 0) => \add_ln115_reg_1709_reg[31]\(7 downto 0),
      S(7 downto 0) => \empty_fu_94_reg[31]\(7 downto 0)
    );
\empty_fu_94_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_fu_94_reg[24]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_fu_94_reg[32]_i_1_n_12\,
      CO(6) => \empty_fu_94_reg[32]_i_1_n_13\,
      CO(5) => \empty_fu_94_reg[32]_i_1_n_14\,
      CO(4) => \empty_fu_94_reg[32]_i_1_n_15\,
      CO(3) => \empty_fu_94_reg[32]_i_1_n_16\,
      CO(2) => \empty_fu_94_reg[32]_i_1_n_17\,
      CO(1) => \empty_fu_94_reg[32]_i_1_n_18\,
      CO(0) => \empty_fu_94_reg[32]_i_1_n_19\,
      DI(7) => \empty_fu_94[32]_i_2_n_12\,
      DI(6) => \empty_fu_94[32]_i_3_n_12\,
      DI(5) => \empty_fu_94[32]_i_4_n_12\,
      DI(4) => \empty_fu_94[32]_i_5_n_12\,
      DI(3) => \empty_fu_94[32]_i_6_n_12\,
      DI(2) => \empty_fu_94[32]_i_7_n_12\,
      DI(1) => \empty_fu_94[32]_i_8_n_12\,
      DI(0) => \empty_fu_94[32]_i_9_n_12\,
      O(7 downto 0) => \add_ln115_reg_1709_reg[39]\(7 downto 0),
      S(7 downto 0) => \empty_fu_94_reg[39]\(7 downto 0)
    );
\empty_fu_94_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_fu_94_reg[32]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_fu_94_reg[40]_i_1_n_12\,
      CO(6) => \empty_fu_94_reg[40]_i_1_n_13\,
      CO(5) => \empty_fu_94_reg[40]_i_1_n_14\,
      CO(4) => \empty_fu_94_reg[40]_i_1_n_15\,
      CO(3) => \empty_fu_94_reg[40]_i_1_n_16\,
      CO(2) => \empty_fu_94_reg[40]_i_1_n_17\,
      CO(1) => \empty_fu_94_reg[40]_i_1_n_18\,
      CO(0) => \empty_fu_94_reg[40]_i_1_n_19\,
      DI(7) => \empty_fu_94[40]_i_2_n_12\,
      DI(6) => \empty_fu_94[40]_i_3_n_12\,
      DI(5) => \empty_fu_94[40]_i_4_n_12\,
      DI(4) => \empty_fu_94[40]_i_5_n_12\,
      DI(3) => \empty_fu_94[40]_i_6_n_12\,
      DI(2) => \empty_fu_94[40]_i_7_n_12\,
      DI(1) => \empty_fu_94[40]_i_8_n_12\,
      DI(0) => \empty_fu_94[40]_i_9_n_12\,
      O(7 downto 0) => \add_ln115_reg_1709_reg[47]\(7 downto 0),
      S(7 downto 0) => \empty_fu_94_reg[47]\(7 downto 0)
    );
\empty_fu_94_reg[48]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_fu_94_reg[40]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_fu_94_reg[48]_i_1_n_12\,
      CO(6) => \empty_fu_94_reg[48]_i_1_n_13\,
      CO(5) => \empty_fu_94_reg[48]_i_1_n_14\,
      CO(4) => \empty_fu_94_reg[48]_i_1_n_15\,
      CO(3) => \empty_fu_94_reg[48]_i_1_n_16\,
      CO(2) => \empty_fu_94_reg[48]_i_1_n_17\,
      CO(1) => \empty_fu_94_reg[48]_i_1_n_18\,
      CO(0) => \empty_fu_94_reg[48]_i_1_n_19\,
      DI(7) => \empty_fu_94[48]_i_2_n_12\,
      DI(6) => \empty_fu_94[48]_i_3_n_12\,
      DI(5) => \empty_fu_94[48]_i_4_n_12\,
      DI(4) => \empty_fu_94[48]_i_5_n_12\,
      DI(3) => \empty_fu_94[48]_i_6_n_12\,
      DI(2) => \empty_fu_94[48]_i_7_n_12\,
      DI(1) => \empty_fu_94[48]_i_8_n_12\,
      DI(0) => \empty_fu_94[48]_i_9_n_12\,
      O(7 downto 0) => \add_ln115_reg_1709_reg[55]\(7 downto 0),
      S(7 downto 0) => \empty_fu_94_reg[55]\(7 downto 0)
    );
\empty_fu_94_reg[56]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_fu_94_reg[48]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \NLW_empty_fu_94_reg[56]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \empty_fu_94_reg[56]_i_1_n_13\,
      CO(5) => \empty_fu_94_reg[56]_i_1_n_14\,
      CO(4) => \empty_fu_94_reg[56]_i_1_n_15\,
      CO(3) => \empty_fu_94_reg[56]_i_1_n_16\,
      CO(2) => \empty_fu_94_reg[56]_i_1_n_17\,
      CO(1) => \empty_fu_94_reg[56]_i_1_n_18\,
      CO(0) => \empty_fu_94_reg[56]_i_1_n_19\,
      DI(7) => '0',
      DI(6) => \empty_fu_94[56]_i_2_n_12\,
      DI(5) => \empty_fu_94[56]_i_3_n_12\,
      DI(4) => \empty_fu_94[56]_i_4_n_12\,
      DI(3) => \empty_fu_94[56]_i_5_n_12\,
      DI(2) => \empty_fu_94[56]_i_6_n_12\,
      DI(1) => \empty_fu_94[56]_i_7_n_12\,
      DI(0) => \empty_fu_94[56]_i_8_n_12\,
      O(7 downto 0) => \add_ln115_reg_1709_reg[63]\(7 downto 0),
      S(7) => \empty_fu_94[56]_i_9_n_12\,
      S(6 downto 0) => \empty_fu_94_reg[63]_1\(6 downto 0)
    );
\empty_fu_94_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_fu_94_reg[0]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \empty_fu_94_reg[8]_i_1_n_12\,
      CO(6) => \empty_fu_94_reg[8]_i_1_n_13\,
      CO(5) => \empty_fu_94_reg[8]_i_1_n_14\,
      CO(4) => \empty_fu_94_reg[8]_i_1_n_15\,
      CO(3) => \empty_fu_94_reg[8]_i_1_n_16\,
      CO(2) => \empty_fu_94_reg[8]_i_1_n_17\,
      CO(1) => \empty_fu_94_reg[8]_i_1_n_18\,
      CO(0) => \empty_fu_94_reg[8]_i_1_n_19\,
      DI(7) => \empty_fu_94[8]_i_2_n_12\,
      DI(6) => \empty_fu_94[8]_i_3_n_12\,
      DI(5) => \empty_fu_94[8]_i_4_n_12\,
      DI(4) => \empty_fu_94[8]_i_5_n_12\,
      DI(3) => \empty_fu_94[8]_i_6_n_12\,
      DI(2) => \empty_fu_94[8]_i_7_n_12\,
      DI(1) => \empty_fu_94[8]_i_8_n_12\,
      DI(0) => \empty_fu_94[8]_i_9_n_12\,
      O(7 downto 0) => \add_ln115_reg_1709_reg[15]\(7 downto 0),
      S(7 downto 0) => \empty_fu_94_reg[15]\(7 downto 0)
    );
\i_fu_90[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => i_fu_90_reg(0),
      O => i_11_fu_417_p2(0)
    );
\i_fu_90[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => i_fu_90_reg(0),
      I2 => i_fu_90_reg(1),
      O => i_11_fu_417_p2(1)
    );
\i_fu_90[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I1 => i_fu_90_reg(1),
      I2 => i_fu_90_reg(0),
      I3 => i_fu_90_reg(2),
      O => i_11_fu_417_p2(2)
    );
\i_fu_90[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFFAAAAAAAA"
    )
        port map (
      I0 => i_fu_90_reg(3),
      I1 => i_fu_90_reg(1),
      I2 => i_fu_90_reg(0),
      I3 => i_fu_90_reg(2),
      I4 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I5 => \^i_fu_90\,
      O => i_fu_90_reg_3_sn_1
    );
\i_fu_90[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => i_fu_90_reg(2),
      I1 => i_fu_90_reg(0),
      I2 => i_fu_90_reg(1),
      I3 => i_fu_90_reg(3),
      I4 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I5 => i_fu_90_reg(4),
      O => i_11_fu_417_p2(3)
    );
\i_fu_90[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => i_fu_90_reg_5_sn_1,
      I1 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I2 => i_fu_90_reg(5),
      O => i_11_fu_417_p2(4)
    );
\i_fu_90[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => i_fu_90_reg_6_sn_1,
      I1 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I2 => i_fu_90_reg(6),
      O => i_11_fu_417_p2(5)
    );
\i_fu_90[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(0),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I2 => i_fu_90_reg_0_sn_1,
      I3 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      O => \^i_fu_90\
    );
\i_fu_90[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D020"
    )
        port map (
      I0 => i_fu_90_reg(6),
      I1 => i_fu_90_reg_6_sn_1,
      I2 => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\,
      I3 => i_fu_90_reg(7),
      O => i_11_fu_417_p2(6)
    );
\i_fu_90[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => ap_loop_init_int_reg_0(0),
      O => \^grp_autocorrelation_pipeline_vitis_loop_124_3_fu_379_ap_start_reg_reg_2\
    );
\icmp_ln124_reg_875[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \icmp_ln124_reg_875[0]_i_2_n_12\,
      I1 => \icmp_ln124_reg_875_reg[0]\,
      I2 => i_fu_90_reg(1),
      I3 => i_fu_90_reg(0),
      I4 => i_fu_90_reg(3),
      I5 => i_fu_90_reg(2),
      O => i_fu_90_reg_1_sn_1
    );
\icmp_ln124_reg_875[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => ap_loop_init_int_reg_0(0),
      O => \icmp_ln124_reg_875[0]_i_2_n_12\
    );
\idx_fu_86[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(0),
      I1 => \^ap_loop_init_int\,
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      O => SR(0)
    );
\idx_load_reg_864[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \indata_address1[3]_INST_0_i_4_n_12\,
      O => \idx_fu_86_reg[3]\(0)
    );
\idx_load_reg_864[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => \indata_address1[3]_INST_0_i_4_n_12\,
      O => \idx_fu_86_reg[3]\(1)
    );
\idx_load_reg_864[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(0),
      I1 => \indata_address1[3]_INST_0_i_4_n_12\,
      O => \ap_CS_fsm_reg[0]\
    );
\indata_address0[0]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5F5F5FF7D5D5D5"
    )
        port map (
      I0 => \ap_CS_fsm_reg[14]_0\(1),
      I1 => \indata_address1[0]\,
      I2 => idx_load_reg_864(0),
      I3 => Q(0),
      I4 => \indata_address1[3]_INST_0_i_4_n_12\,
      I5 => ap_loop_init_int_reg_0(4),
      O => \ap_CS_fsm_reg[14]\
    );
\indata_address0[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F02FF020F0F2F002"
    )
        port map (
      I0 => \indata_address0[1]_INST_0_i_4_n_12\,
      I1 => ap_loop_init_int_reg_0(3),
      I2 => idx_load_reg_864(1),
      I3 => ap_loop_init_int_reg_0(4),
      I4 => \indata_address0[1]_INST_0_i_5_n_12\,
      I5 => idx_load_reg_864(0),
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(0)
    );
\indata_address0[1]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4155"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \indata_address1[3]_INST_0_i_4_n_12\,
      I4 => ap_loop_init_int_reg_0(2),
      O => \indata_address0[1]_INST_0_i_4_n_12\
    );
\indata_address0[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FFFFFF9F"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \indata_address1[3]_INST_0_i_4_n_12\,
      I3 => ap_loop_init_int_reg_0(3),
      I4 => ap_loop_init_int_reg_0(1),
      I5 => ap_loop_init_int_reg_0(2),
      O => \indata_address0[1]_INST_0_i_5_n_12\
    );
\indata_address0[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF80FFFFFF80FF"
    )
        port map (
      I0 => \indata_address0[2]\,
      I1 => \indata_address0[2]_INST_0_i_2_n_12\,
      I2 => \indata_address0[2]_0\,
      I3 => \indata_address0[2]_1\,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0(0),
      I5 => \indata_address0[2]_2\,
      O => indata_address0(0)
    );
\indata_address0[2]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \indata_address1[3]_INST_0_i_4_n_12\,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \indata_address0[2]_INST_0_i_11_n_12\
    );
\indata_address0[2]_INST_0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE1FF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \indata_address1[3]_INST_0_i_4_n_12\,
      I4 => ap_loop_init_int_reg_0(1),
      O => \indata_address0[2]_INST_0_i_13_n_12\
    );
\indata_address0[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFFFFFFF"
    )
        port map (
      I0 => \indata_address0[2]_INST_0_i_5_n_12\,
      I1 => idx_load_reg_864(2),
      I2 => ap_loop_init_int_reg_0(4),
      I3 => \indata_address0[2]_INST_0_i_6_n_12\,
      I4 => \indata_address0[2]_INST_0_i_7_n_12\,
      I5 => \ap_CS_fsm_reg[14]_0\(1),
      O => \indata_address0[2]_INST_0_i_2_n_12\
    );
\indata_address0[2]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FCFCFE00000000"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(2),
      I1 => \indata_address0[2]_INST_0_i_9_n_12\,
      I2 => ap_loop_init_int_reg_0(3),
      I3 => idx_load_reg_864(1),
      I4 => idx_load_reg_864(0),
      I5 => idx_load_reg_864(2),
      O => \indata_address0[2]_INST_0_i_5_n_12\
    );
\indata_address0[2]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8FFB8A8A8"
    )
        port map (
      I0 => \indata_address0[2]_INST_0_i_2_0\,
      I1 => ap_loop_init_int_reg_0(1),
      I2 => \indata_address0[2]_INST_0_i_11_n_12\,
      I3 => ap_loop_init_int_reg_0(3),
      I4 => \indata_address0[2]_INST_0_i_2_1\,
      I5 => idx_load_reg_864(2),
      O => \indata_address0[2]_INST_0_i_6_n_12\
    );
\indata_address0[2]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAE000000000"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(2),
      I1 => \indata_address0[2]_INST_0_i_13_n_12\,
      I2 => idx_load_reg_864(0),
      I3 => idx_load_reg_864(1),
      I4 => ap_loop_init_int_reg_0(4),
      I5 => \indata_address0[2]_INST_0_i_2_2\,
      O => \indata_address0[2]_INST_0_i_7_n_12\
    );
\indata_address0[2]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E1FF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \indata_address1[3]_INST_0_i_4_n_12\,
      I4 => ap_loop_init_int_reg_0(2),
      I5 => ap_loop_init_int_reg_0(1),
      O => \indata_address0[2]_INST_0_i_9_n_12\
    );
\indata_address0[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \indata_address0[3]_INST_0_i_1_0\,
      I1 => idx_load_reg_864(3),
      I2 => \indata_address0[3]_INST_0_i_1\,
      I3 => \indata_address0[3]_INST_0_i_4_n_12\,
      I4 => Q(3),
      I5 => \indata_address0[3]_INST_0_i_5_n_12\,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(1)
    );
\indata_address0[3]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111110"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(4),
      I1 => \indata_address1[6]_INST_0_i_8_n_12\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => \indata_address0[3]_INST_0_i_4_n_12\
    );
\indata_address0[3]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(4),
      I1 => \indata_address1[6]_INST_0_i_8_n_12\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => \indata_address0[3]_INST_0_i_5_n_12\
    );
\indata_address0[4]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFEF0FCF0FEF0"
    )
        port map (
      I0 => \indata_address1[0]\,
      I1 => \indata_address0[3]_INST_0_i_1\,
      I2 => \indata_address0[4]_INST_0_i_4_n_12\,
      I3 => idx_load_reg_864(4),
      I4 => idx_load_reg_864(3),
      I5 => \indata_address0[3]_INST_0_i_1_0\,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(2)
    );
\indata_address0[4]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60606060606060C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => \indata_address0[7]_INST_0_i_13_n_12\,
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \indata_address0[4]_INST_0_i_4_n_12\
    );
\indata_address0[5]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF0FCFFFEF0FCF0"
    )
        port map (
      I0 => \indata_address1[0]\,
      I1 => \indata_address0[3]_INST_0_i_1\,
      I2 => \indata_address0[5]_INST_0_i_4_n_12\,
      I3 => idx_load_reg_864(5),
      I4 => \indata_address0[5]_INST_0_i_1\,
      I5 => \indata_address0[3]_INST_0_i_1_0\,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(3)
    );
\indata_address0[5]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000078000000F0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(5),
      I3 => ap_loop_init_int_reg_0(4),
      I4 => \indata_address1[6]_INST_0_i_8_n_12\,
      I5 => \indata_address0[6]_INST_0_i_3_0\,
      O => \indata_address0[5]_INST_0_i_4_n_12\
    );
\indata_address0[6]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF0FCFFFEF0FCF0"
    )
        port map (
      I0 => \indata_address1[0]\,
      I1 => \indata_address0[3]_INST_0_i_1\,
      I2 => \indata_address0[6]_INST_0_i_4_n_12\,
      I3 => idx_load_reg_864(6),
      I4 => \indata_address1[6]_0\,
      I5 => \indata_address0[3]_INST_0_i_1_0\,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(4)
    );
\indata_address0[6]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F800000FF000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(5),
      I3 => Q(6),
      I4 => \indata_address0[7]_INST_0_i_13_n_12\,
      I5 => \indata_address0[6]_INST_0_i_3_0\,
      O => \indata_address0[6]_INST_0_i_4_n_12\
    );
\indata_address0[7]_INST_0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \indata_address1[3]_INST_0_i_4_n_12\,
      I1 => ap_loop_init_int_reg_0(3),
      I2 => ap_loop_init_int_reg_0(2),
      I3 => ap_loop_init_int_reg_0(1),
      I4 => ap_loop_init_int_reg_0(4),
      O => \indata_address0[7]_INST_0_i_13_n_12\
    );
\indata_address0[7]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF0FCFFFEF0FCF0"
    )
        port map (
      I0 => \indata_address1[0]\,
      I1 => \indata_address0[3]_INST_0_i_1\,
      I2 => \indata_address0[7]_INST_0_i_7_n_12\,
      I3 => idx_load_reg_864(7),
      I4 => \indata_address0[7]_INST_0_i_1\,
      I5 => \indata_address0[3]_INST_0_i_1_0\,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(5)
    );
\indata_address0[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"90909090909090C0"
    )
        port map (
      I0 => \indata_address0[7]_INST_0_i_5_0\,
      I1 => Q(7),
      I2 => \indata_address0[7]_INST_0_i_13_n_12\,
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \indata_address0[7]_INST_0_i_7_n_12\
    );
\indata_address1[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACA00000ACA0FFFF"
    )
        port map (
      I0 => idx_load_reg_864(0),
      I1 => Q(0),
      I2 => \indata_address1[0]\,
      I3 => \indata_address1[3]_INST_0_i_4_n_12\,
      I4 => \ap_CS_fsm_reg[14]_0\(1),
      I5 => add_ln64_fu_89_p2(0),
      O => \idx_load_reg_864_reg[0]\
    );
\indata_address1[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A5A55555ACA0"
    )
        port map (
      I0 => idx_load_reg_864(1),
      I1 => Q(1),
      I2 => ap_loop_init_int_reg_0(2),
      I3 => \indata_address1[3]_INST_0_i_4_n_12\,
      I4 => ap_loop_init_int_reg_0(3),
      I5 => ap_loop_init_int_reg_0(1),
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(0)
    );
\indata_address1[2]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABAAAAABABAFFAA"
    )
        port map (
      I0 => \indata_address1[2]_INST_0_i_4_n_12\,
      I1 => idx_load_reg_864(1),
      I2 => \indata_address1[2]_INST_0_i_5_n_12\,
      I3 => ap_loop_init_int_reg_0(2),
      I4 => idx_load_reg_864(2),
      I5 => ap_loop_init_int_reg_0(3),
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(1)
    );
\indata_address1[2]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01090000"
    )
        port map (
      I0 => idx_load_reg_864(1),
      I1 => idx_load_reg_864(2),
      I2 => ap_loop_init_int_reg_0(3),
      I3 => ap_loop_init_int_reg_0(2),
      I4 => \indata_address1[2]_INST_0_i_6_n_12\,
      I5 => \indata_address1[2]_INST_0_i_7_n_12\,
      O => \indata_address1[2]_INST_0_i_4_n_12\
    );
\indata_address1[2]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => \indata_address1[3]_INST_0_i_4_n_12\,
      I1 => Q(2),
      I2 => ap_loop_init_int_reg_0(2),
      I3 => ap_loop_init_int_reg_0(1),
      I4 => ap_loop_init_int_reg_0(3),
      O => \indata_address1[2]_INST_0_i_5_n_12\
    );
\indata_address1[2]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(2),
      I1 => \indata_address1[3]_INST_0_i_4_n_12\,
      I2 => ap_loop_init_int_reg_0(1),
      O => \indata_address1[2]_INST_0_i_6_n_12\
    );
\indata_address1[2]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044404040404040"
    )
        port map (
      I0 => idx_load_reg_864(2),
      I1 => idx_load_reg_864(1),
      I2 => ap_loop_init_int_reg_0(3),
      I3 => ap_loop_init_int_reg_0(1),
      I4 => Q(2),
      I5 => \indata_address1[3]_INST_0_i_4_n_12\,
      O => \indata_address1[2]_INST_0_i_7_n_12\
    );
\indata_address1[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF07FFFFFF070707"
    )
        port map (
      I0 => Q(3),
      I1 => \indata_address1[3]_INST_0_i_4_n_12\,
      I2 => \indata_address1[0]\,
      I3 => \indata_address1[4]_0\,
      I4 => idx_load_reg_864(3),
      I5 => \indata_address1[6]\,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(2)
    );
\indata_address1[3]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => \^ap_loop_init_int\,
      I2 => ap_loop_init_int_reg_0(0),
      O => \indata_address1[3]_INST_0_i_4_n_12\
    );
\indata_address1[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFFFFEEE0000"
    )
        port map (
      I0 => \indata_address1[4]_INST_0_i_2_n_12\,
      I1 => \indata_address1[4]\,
      I2 => idx_load_reg_864(4),
      I3 => \indata_address1[4]_0\,
      I4 => \ap_CS_fsm_reg[14]_0\(1),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1(0),
      O => \idx_load_reg_864_reg[4]\
    );
\indata_address1[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06060606FF060606"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => \indata_address1[6]_INST_0_i_8_n_12\,
      I3 => \indata_address1[6]\,
      I4 => idx_load_reg_864(3),
      I5 => idx_load_reg_864(4),
      O => \indata_address1[4]_INST_0_i_2_n_12\
    );
\indata_address1[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEA00EA00EA00"
    )
        port map (
      I0 => \indata_address1[5]_INST_0_i_2_n_12\,
      I1 => idx_load_reg_864(5),
      I2 => \indata_address1[4]_0\,
      I3 => \ap_CS_fsm_reg[14]_0\(1),
      I4 => \indata_address1[7]\,
      I5 => \indata_address1[5]\,
      O => \idx_load_reg_864_reg[5]\
    );
\indata_address1[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF38880888"
    )
        port map (
      I0 => \indata_address1[0]\,
      I1 => idx_load_reg_864(5),
      I2 => idx_load_reg_864(3),
      I3 => idx_load_reg_864(4),
      I4 => \indata_address1[6]\,
      I5 => \indata_address1[5]_INST_0_i_3_n_12\,
      O => \indata_address1[5]_INST_0_i_2_n_12\
    );
\indata_address1[5]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => \indata_address1[6]_INST_0_i_8_n_12\,
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(5),
      O => \indata_address1[5]_INST_0_i_3_n_12\
    );
\indata_address1[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEAEFAAAAEAE"
    )
        port map (
      I0 => \indata_address1[6]_INST_0_i_4_n_12\,
      I1 => \indata_address1[6]\,
      I2 => \indata_address1[6]_0\,
      I3 => \indata_address1[0]\,
      I4 => idx_load_reg_864(6),
      I5 => \indata_address1[4]_0\,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(3)
    );
\indata_address1[6]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => \indata_address1[6]_INST_0_i_8_n_12\,
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(6),
      O => \indata_address1[6]_INST_0_i_4_n_12\
    );
\indata_address1[6]_INST_0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(1),
      I1 => ap_loop_init_int_reg_0(2),
      I2 => ap_loop_init_int_reg_0(3),
      I3 => \indata_address1[3]_INST_0_i_4_n_12\,
      O => \indata_address1[6]_INST_0_i_8_n_12\
    );
\indata_address1[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEA00EA00EA00"
    )
        port map (
      I0 => \indata_address1[7]_INST_0_i_3_n_12\,
      I1 => idx_load_reg_864(7),
      I2 => \indata_address1[4]_0\,
      I3 => \ap_CS_fsm_reg[14]_0\(1),
      I4 => \indata_address1[7]\,
      I5 => \indata_address1[7]_0\,
      O => \idx_load_reg_864_reg[7]\
    );
\indata_address1[7]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF83888088"
    )
        port map (
      I0 => \indata_address1[0]\,
      I1 => idx_load_reg_864(7),
      I2 => \indata_address1[6]_0\,
      I3 => idx_load_reg_864(6),
      I4 => \indata_address1[6]\,
      I5 => \indata_address1[7]_INST_0_i_6_n_12\,
      O => \indata_address1[7]_INST_0_i_3_n_12\
    );
\indata_address1[7]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \indata_address1[6]_INST_0_i_8_n_12\,
      I1 => Q(6),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(7),
      O => \indata_address1[7]_INST_0_i_6_n_12\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_34 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \indata_addr_reg_143_pp0_iter3_reg_reg[1]__0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    k_fu_500 : out STD_LOGIC;
    add_ln49_fu_93_p2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    grp_Autocorrelation_fu_103_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln62_1_reg_1381 : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg : in STD_LOGIC;
    \k_fu_50_reg[4]\ : in STD_LOGIC;
    \k_fu_50_reg[4]_0\ : in STD_LOGIC;
    \k_fu_50_reg[4]_1\ : in STD_LOGIC;
    \k_fu_50_reg[4]_2\ : in STD_LOGIC;
    \k_fu_50_reg[5]\ : in STD_LOGIC;
    \k_fu_50_reg[4]_3\ : in STD_LOGIC;
    \k_fu_50_reg[7]\ : in STD_LOGIC;
    \k_fu_50_reg[7]_0\ : in STD_LOGIC;
    \k_fu_50_reg[7]_1\ : in STD_LOGIC;
    \k_fu_50_reg[5]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_34 : entity is "Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_34;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_34 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[1]_i_2_n_12\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__5_n_12\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__5_n_12\ : STD_LOGIC;
  signal \indata_address0[2]_INST_0_i_8_n_12\ : STD_LOGIC;
  signal \k_fu_50[7]_i_3_n_12\ : STD_LOGIC;
  signal \k_fu_50[7]_i_5_n_12\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__5\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__5\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \indata_address0[2]_INST_0_i_8\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \indata_address0[3]_INST_0_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \indata_address0[4]_INST_0_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \indata_address0[5]_INST_0_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \indata_address0[6]_INST_0_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \k_fu_50[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \k_fu_50[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \k_fu_50[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \k_fu_50[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \k_fu_50[5]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \k_fu_50[6]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \k_fu_50[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \k_fu_50[7]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \smax_fu_46[15]_i_1\ : label is "soft_lutpair28";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8888"
    )
        port map (
      I0 => grp_Autocorrelation_fu_103_ap_start_reg,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => \ap_CS_fsm[1]_i_2_n_12\,
      I4 => \ap_CS_fsm_reg[1]_0\,
      O => \^d\(0)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => Q(7),
      I1 => Q(4),
      I2 => \ap_CS_fsm_reg[1]_1\,
      I3 => \^d\(1),
      I4 => Q(6),
      I5 => Q(5),
      O => \ap_CS_fsm[1]_i_2_n_12\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"37000400"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
      I2 => \k_fu_50[7]_i_3_n_12\,
      I3 => Q(1),
      I4 => ap_done_cache,
      O => \^d\(1)
    );
\ap_done_cache_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3704"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
      I2 => \k_fu_50[7]_i_3_n_12\,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__5_n_12\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__5_n_12\,
      Q => ap_done_cache,
      R => ap_rst
    );
\ap_loop_init_int_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF26"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
      I2 => \k_fu_50[7]_i_3_n_12\,
      I3 => ap_rst,
      O => \ap_loop_init_int_i_1__5_n_12\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__5_n_12\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC8C8C8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
      I2 => \k_fu_50[7]_i_3_n_12\,
      I3 => grp_Autocorrelation_fu_103_ap_start_reg,
      I4 => Q(0),
      O => ap_loop_init_int_reg_0
    );
\indata_address0[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80BFBFBF80808080"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(0),
      I1 => icmp_ln62_1_reg_1381,
      I2 => Q(2),
      I3 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \k_fu_50_reg[4]\,
      O => \indata_addr_reg_143_pp0_iter3_reg_reg[1]__0\
    );
\indata_address0[2]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAEAEAEA"
    )
        port map (
      I0 => Q(3),
      I1 => \k_fu_50_reg[4]_0\,
      I2 => \indata_address0[2]_INST_0_i_8_n_12\,
      I3 => Q(2),
      I4 => icmp_ln62_1_reg_1381,
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(1),
      O => \ap_CS_fsm_reg[14]\
    );
\indata_address0[2]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
      O => \indata_address0[2]_INST_0_i_8_n_12\
    );
\indata_address0[3]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \k_fu_50_reg[4]_1\,
      O => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0(0)
    );
\indata_address0[4]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \k_fu_50_reg[4]_3\,
      O => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0(1)
    );
\indata_address0[5]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \k_fu_50_reg[5]\,
      O => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0(2)
    );
\indata_address0[6]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \k_fu_50_reg[7]_0\,
      O => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0(3)
    );
\indata_address0[7]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \k_fu_50_reg[7]\,
      O => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0(4)
    );
\k_fu_50[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \k_fu_50_reg[4]_2\,
      O => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_reg(0)
    );
\k_fu_50[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \k_fu_50_reg[4]\,
      I1 => ap_loop_init_int,
      I2 => \k_fu_50_reg[4]_2\,
      O => add_ln49_fu_93_p2(0)
    );
\k_fu_50[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \k_fu_50_reg[4]_2\,
      I1 => \k_fu_50_reg[4]\,
      I2 => ap_loop_init_int,
      I3 => \k_fu_50_reg[4]_0\,
      O => add_ln49_fu_93_p2(1)
    );
\k_fu_50[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \k_fu_50_reg[4]\,
      I1 => \k_fu_50_reg[4]_2\,
      I2 => \k_fu_50_reg[4]_0\,
      I3 => ap_loop_init_int,
      I4 => \k_fu_50_reg[4]_1\,
      O => add_ln49_fu_93_p2(2)
    );
\k_fu_50[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \k_fu_50_reg[4]_0\,
      I1 => \k_fu_50_reg[4]_2\,
      I2 => \k_fu_50_reg[4]\,
      I3 => \k_fu_50_reg[4]_1\,
      I4 => \indata_address0[2]_INST_0_i_8_n_12\,
      I5 => \k_fu_50_reg[4]_3\,
      O => add_ln49_fu_93_p2(3)
    );
\k_fu_50[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \k_fu_50_reg[5]_0\,
      I1 => ap_loop_init_int,
      I2 => \k_fu_50_reg[5]\,
      O => add_ln49_fu_93_p2(4)
    );
\k_fu_50[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \k_fu_50_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => \k_fu_50_reg[7]_0\,
      O => add_ln49_fu_93_p2(5)
    );
\k_fu_50[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \k_fu_50[7]_i_3_n_12\,
      I1 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
      I2 => ap_loop_init_int,
      O => k_fu_500
    );
\k_fu_50[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D02"
    )
        port map (
      I0 => \k_fu_50_reg[7]_0\,
      I1 => \k_fu_50_reg[7]_1\,
      I2 => ap_loop_init_int,
      I3 => \k_fu_50_reg[7]\,
      O => add_ln49_fu_93_p2(6)
    );
\k_fu_50[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \k_fu_50_reg[4]_0\,
      I1 => \k_fu_50_reg[4]_1\,
      I2 => \k_fu_50_reg[4]_2\,
      I3 => \k_fu_50_reg[4]\,
      I4 => \k_fu_50[7]_i_5_n_12\,
      O => \k_fu_50[7]_i_3_n_12\
    );
\k_fu_50[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \k_fu_50_reg[5]\,
      I1 => \k_fu_50_reg[4]_3\,
      I2 => \k_fu_50_reg[7]\,
      I3 => \k_fu_50_reg[7]_0\,
      O => \k_fu_50[7]_i_5_n_12\
    );
\smax_fu_46[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
      I1 => ap_loop_init_int,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0 is
  port (
    indata_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0 is
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 11) => DSP_ALU_INST(3 downto 0),
      A(10 downto 0) => B"00000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q1(15),
      B(16) => indata_q1(15),
      B(15 downto 0) => indata_q1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000100000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => indata_d0(15 downto 0),
      P(14) => p_reg_reg_n_103,
      P(13) => p_reg_reg_n_104,
      P(12) => p_reg_reg_n_105,
      P(11) => p_reg_reg_n_106,
      P(10) => p_reg_reg_n_107,
      P(9) => p_reg_reg_n_108,
      P(8) => p_reg_reg_n_109,
      P(7) => p_reg_reg_n_110,
      P(6) => p_reg_reg_n_111,
      P(5) => p_reg_reg_n_112,
      P(4) => p_reg_reg_n_113,
      P(3) => p_reg_reg_n_114,
      P(2) => p_reg_reg_n_115,
      P(1) => p_reg_reg_n_116,
      P(0) => p_reg_reg_n_117,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \K_load_reg_1683_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \K_load_reg_1683_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_load_reg_1683_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_load_reg_1683_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_load_reg_1683_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sum_2_fu_1277_p2_carry__0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln39_4_fu_1272_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q0_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln39_4_fu_1272_p2_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6 is
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_7__0_n_19\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ram_reg_0_15_0_0_i_7__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ram_reg_0_15_0_0_i_7__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
\add_ln39_4_fu_1272_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \add_ln39_4_fu_1272_p2_carry__0\(15),
      I1 => \sum_2_fu_1277_p2_carry__0\,
      I2 => p_reg_reg_n_87,
      O => \K_load_reg_1683_reg[15]_0\(7)
    );
\add_ln39_4_fu_1272_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_88,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(14),
      O => \K_load_reg_1683_reg[15]_0\(6)
    );
\add_ln39_4_fu_1272_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_89,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(13),
      O => \K_load_reg_1683_reg[15]_0\(5)
    );
\add_ln39_4_fu_1272_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_90,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(12),
      O => \K_load_reg_1683_reg[15]_0\(4)
    );
\add_ln39_4_fu_1272_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_91,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(11),
      O => \K_load_reg_1683_reg[15]_0\(3)
    );
\add_ln39_4_fu_1272_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_92,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(10),
      O => \K_load_reg_1683_reg[15]_0\(2)
    );
\add_ln39_4_fu_1272_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_93,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(9),
      O => \K_load_reg_1683_reg[15]_0\(1)
    );
\add_ln39_4_fu_1272_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_94,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(8),
      O => \K_load_reg_1683_reg[15]_0\(0)
    );
add_ln39_4_fu_1272_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_95,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(7),
      O => \K_load_reg_1683_reg[7]_0\(7)
    );
add_ln39_4_fu_1272_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_96,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(6),
      O => \K_load_reg_1683_reg[7]_0\(6)
    );
add_ln39_4_fu_1272_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_97,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(5),
      O => \K_load_reg_1683_reg[7]_0\(5)
    );
add_ln39_4_fu_1272_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_98,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(4),
      O => \K_load_reg_1683_reg[7]_0\(4)
    );
add_ln39_4_fu_1272_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_99,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(3),
      O => \K_load_reg_1683_reg[7]_0\(3)
    );
add_ln39_4_fu_1272_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_100,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(2),
      O => \K_load_reg_1683_reg[7]_0\(2)
    );
add_ln39_4_fu_1272_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_101,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(1),
      O => \K_load_reg_1683_reg[7]_0\(1)
    );
add_ln39_4_fu_1272_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_102,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(0),
      O => \K_load_reg_1683_reg[7]_0\(0)
    );
icmp_ln40_4_fu_1283_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => O(1),
      O => \K_load_reg_1683_reg[14]\(0)
    );
icmp_ln40_4_fu_1283_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_7__0_n_19\,
      O => S(1)
    );
icmp_ln40_4_fu_1283_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => O(1),
      I1 => O(0),
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => q00(15),
      A(28) => q00(15),
      A(27) => q00(15),
      A(26) => q00(15),
      A(25) => q00(15),
      A(24) => q00(15),
      A(23) => q00(15),
      A(22) => q00(15),
      A(21) => q00(15),
      A(20) => q00(15),
      A(19) => q00(15),
      A(18) => q00(15),
      A(17) => q00(15),
      A(16) => q00(15),
      A(15 downto 0) => q00(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(15),
      B(16) => B(15),
      B(15 downto 0) => B(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000100000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => DSP_ALU_INST(0),
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30) => p_reg_reg_n_87,
      P(29) => p_reg_reg_n_88,
      P(28) => p_reg_reg_n_89,
      P(27) => p_reg_reg_n_90,
      P(26) => p_reg_reg_n_91,
      P(25) => p_reg_reg_n_92,
      P(24) => p_reg_reg_n_93,
      P(23) => p_reg_reg_n_94,
      P(22) => p_reg_reg_n_95,
      P(21) => p_reg_reg_n_96,
      P(20) => p_reg_reg_n_97,
      P(19) => p_reg_reg_n_98,
      P(18) => p_reg_reg_n_99,
      P(17) => p_reg_reg_n_100,
      P(16) => p_reg_reg_n_101,
      P(15) => p_reg_reg_n_102,
      P(14) => p_reg_reg_n_103,
      P(13) => p_reg_reg_n_104,
      P(12) => p_reg_reg_n_105,
      P(11) => p_reg_reg_n_106,
      P(10) => p_reg_reg_n_107,
      P(9) => p_reg_reg_n_108,
      P(8) => p_reg_reg_n_109,
      P(7) => p_reg_reg_n_110,
      P(6) => p_reg_reg_n_111,
      P(5) => p_reg_reg_n_112,
      P(4) => p_reg_reg_n_113,
      P(3) => p_reg_reg_n_114,
      P(2) => p_reg_reg_n_115,
      P(1) => p_reg_reg_n_116,
      P(0) => p_reg_reg_n_117,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\ram_reg_0_15_0_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAFFFF00EA0000"
    )
        port map (
      I0 => add_ln39_4_fu_1272_p2(0),
      I1 => O(1),
      I2 => \ram_reg_0_15_0_0_i_7__0_n_19\,
      I3 => \q0_reg[15]\(0),
      I4 => Q(1),
      I5 => \q0_reg[15]_0\(0),
      O => d0(0)
    );
\ram_reg_0_15_0_0_i_7__0\: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ram_reg_0_15_0_0_i_7__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \ram_reg_0_15_0_0_i_7__0_n_19\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_ram_reg_0_15_0_0_i_7__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\ram_reg_0_15_10_10_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAFFFF00EA0000"
    )
        port map (
      I0 => add_ln39_4_fu_1272_p2(10),
      I1 => O(1),
      I2 => \ram_reg_0_15_0_0_i_7__0_n_19\,
      I3 => \q0_reg[15]\(0),
      I4 => Q(1),
      I5 => \q0_reg[15]_0\(10),
      O => d0(10)
    );
\ram_reg_0_15_11_11_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAFFFF00EA0000"
    )
        port map (
      I0 => add_ln39_4_fu_1272_p2(11),
      I1 => O(1),
      I2 => \ram_reg_0_15_0_0_i_7__0_n_19\,
      I3 => \q0_reg[15]\(0),
      I4 => Q(1),
      I5 => \q0_reg[15]_0\(11),
      O => d0(11)
    );
\ram_reg_0_15_12_12_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAFFFF00EA0000"
    )
        port map (
      I0 => add_ln39_4_fu_1272_p2(12),
      I1 => O(1),
      I2 => \ram_reg_0_15_0_0_i_7__0_n_19\,
      I3 => \q0_reg[15]\(0),
      I4 => Q(1),
      I5 => \q0_reg[15]_0\(12),
      O => d0(12)
    );
\ram_reg_0_15_13_13_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAFFFF00EA0000"
    )
        port map (
      I0 => add_ln39_4_fu_1272_p2(13),
      I1 => O(1),
      I2 => \ram_reg_0_15_0_0_i_7__0_n_19\,
      I3 => \q0_reg[15]\(0),
      I4 => Q(1),
      I5 => \q0_reg[15]_0\(13),
      O => d0(13)
    );
\ram_reg_0_15_14_14_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAFFFF00EA0000"
    )
        port map (
      I0 => add_ln39_4_fu_1272_p2(14),
      I1 => O(1),
      I2 => \ram_reg_0_15_0_0_i_7__0_n_19\,
      I3 => \q0_reg[15]\(0),
      I4 => Q(1),
      I5 => \q0_reg[15]_0\(14),
      O => d0(14)
    );
\ram_reg_0_15_15_15_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAA0CCCAAAA"
    )
        port map (
      I0 => \q0_reg[15]_0\(15),
      I1 => add_ln39_4_fu_1272_p2(15),
      I2 => O(1),
      I3 => \ram_reg_0_15_0_0_i_7__0_n_19\,
      I4 => Q(1),
      I5 => \q0_reg[15]\(0),
      O => d0(15)
    );
\ram_reg_0_15_1_1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAFFFF00EA0000"
    )
        port map (
      I0 => add_ln39_4_fu_1272_p2(1),
      I1 => O(1),
      I2 => \ram_reg_0_15_0_0_i_7__0_n_19\,
      I3 => \q0_reg[15]\(0),
      I4 => Q(1),
      I5 => \q0_reg[15]_0\(1),
      O => d0(1)
    );
\ram_reg_0_15_2_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAFFFF00EA0000"
    )
        port map (
      I0 => add_ln39_4_fu_1272_p2(2),
      I1 => O(1),
      I2 => \ram_reg_0_15_0_0_i_7__0_n_19\,
      I3 => \q0_reg[15]\(0),
      I4 => Q(1),
      I5 => \q0_reg[15]_0\(2),
      O => d0(2)
    );
\ram_reg_0_15_3_3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAFFFF00EA0000"
    )
        port map (
      I0 => add_ln39_4_fu_1272_p2(3),
      I1 => O(1),
      I2 => \ram_reg_0_15_0_0_i_7__0_n_19\,
      I3 => \q0_reg[15]\(0),
      I4 => Q(1),
      I5 => \q0_reg[15]_0\(3),
      O => d0(3)
    );
\ram_reg_0_15_4_4_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAFFFF00EA0000"
    )
        port map (
      I0 => add_ln39_4_fu_1272_p2(4),
      I1 => O(1),
      I2 => \ram_reg_0_15_0_0_i_7__0_n_19\,
      I3 => \q0_reg[15]\(0),
      I4 => Q(1),
      I5 => \q0_reg[15]_0\(4),
      O => d0(4)
    );
\ram_reg_0_15_5_5_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAFFFF00EA0000"
    )
        port map (
      I0 => add_ln39_4_fu_1272_p2(5),
      I1 => O(1),
      I2 => \ram_reg_0_15_0_0_i_7__0_n_19\,
      I3 => \q0_reg[15]\(0),
      I4 => Q(1),
      I5 => \q0_reg[15]_0\(5),
      O => d0(5)
    );
\ram_reg_0_15_6_6_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAFFFF00EA0000"
    )
        port map (
      I0 => add_ln39_4_fu_1272_p2(6),
      I1 => O(1),
      I2 => \ram_reg_0_15_0_0_i_7__0_n_19\,
      I3 => \q0_reg[15]\(0),
      I4 => Q(1),
      I5 => \q0_reg[15]_0\(6),
      O => d0(6)
    );
\ram_reg_0_15_7_7_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAFFFF00EA0000"
    )
        port map (
      I0 => add_ln39_4_fu_1272_p2(7),
      I1 => O(1),
      I2 => \ram_reg_0_15_0_0_i_7__0_n_19\,
      I3 => \q0_reg[15]\(0),
      I4 => Q(1),
      I5 => \q0_reg[15]_0\(7),
      O => d0(7)
    );
\ram_reg_0_15_8_8_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAFFFF00EA0000"
    )
        port map (
      I0 => add_ln39_4_fu_1272_p2(8),
      I1 => O(1),
      I2 => \ram_reg_0_15_0_0_i_7__0_n_19\,
      I3 => \q0_reg[15]\(0),
      I4 => Q(1),
      I5 => \q0_reg[15]_0\(8),
      O => d0(8)
    );
\ram_reg_0_15_9_9_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00EAFFFF00EA0000"
    )
        port map (
      I0 => add_ln39_4_fu_1272_p2(9),
      I1 => O(1),
      I2 => \ram_reg_0_15_0_0_i_7__0_n_19\,
      I3 => \q0_reg[15]\(0),
      I4 => Q(1),
      I5 => \q0_reg[15]_0\(9),
      O => d0(9)
    );
\sum_2_fu_1277_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_87,
      O => DI(0)
    );
\sum_2_fu_1277_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_87,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(15),
      O => \K_load_reg_1683_reg[15]\(7)
    );
\sum_2_fu_1277_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_88,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(14),
      O => \K_load_reg_1683_reg[15]\(6)
    );
\sum_2_fu_1277_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_89,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(13),
      O => \K_load_reg_1683_reg[15]\(5)
    );
\sum_2_fu_1277_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_90,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(12),
      O => \K_load_reg_1683_reg[15]\(4)
    );
\sum_2_fu_1277_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_91,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(11),
      O => \K_load_reg_1683_reg[15]\(3)
    );
\sum_2_fu_1277_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_92,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(10),
      O => \K_load_reg_1683_reg[15]\(2)
    );
\sum_2_fu_1277_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_93,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(9),
      O => \K_load_reg_1683_reg[15]\(1)
    );
\sum_2_fu_1277_p2_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_94,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(8),
      O => \K_load_reg_1683_reg[15]\(0)
    );
sum_2_fu_1277_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_95,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(7),
      O => \K_load_reg_1683_reg[7]\(7)
    );
sum_2_fu_1277_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_96,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(6),
      O => \K_load_reg_1683_reg[7]\(6)
    );
sum_2_fu_1277_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_97,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(5),
      O => \K_load_reg_1683_reg[7]\(5)
    );
sum_2_fu_1277_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_98,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(4),
      O => \K_load_reg_1683_reg[7]\(4)
    );
sum_2_fu_1277_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_99,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(3),
      O => \K_load_reg_1683_reg[7]\(3)
    );
sum_2_fu_1277_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_100,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(2),
      O => \K_load_reg_1683_reg[7]\(2)
    );
sum_2_fu_1277_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_101,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(1),
      O => \K_load_reg_1683_reg[7]\(1)
    );
sum_2_fu_1277_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_2_fu_1277_p2_carry__0\,
      I1 => p_reg_reg_n_102,
      I2 => \add_ln39_4_fu_1272_p2_carry__0\(0),
      O => \K_load_reg_1683_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_4 is
  port (
    \retval_0_i43_reg_380_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[16]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[16]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[16]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[16]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[21]_0\ : out STD_LOGIC;
    \icmp_ln134_reg_1617_reg[0]\ : out STD_LOGIC;
    \div_3_loc_fu_134_reg[10]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_load_reg_1683_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_15_1_1_i_2_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \P_load_reg_1695_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \P_load_reg_1695_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \P_load_reg_1695_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \P_load_reg_1695_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \P_load_reg_1695_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 0 to 0 );
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln39_2_fu_1185_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q0_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_15_15_15_i_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]\ : in STD_LOGIC;
    \q0_reg[10]\ : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[6]\ : in STD_LOGIC;
    \q0_reg[5]\ : in STD_LOGIC;
    \q0_reg[4]\ : in STD_LOGIC;
    \q0_reg[3]\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC;
    \LARc_d0[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \LARc_d0[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \LARc_d0[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln134_reg_1617 : in STD_LOGIC;
    icmp_ln162_reg_1423 : in STD_LOGIC;
    icmp_ln194_reg_1571 : in STD_LOGIC;
    icmp_ln198_reg_1608 : in STD_LOGIC;
    icmp_ln209_fu_956_p2_carry : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \sum_1_fu_1190_p2_carry__0\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    \add_ln39_2_fu_1185_p2_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_4 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_4;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_4 is
  signal \^d\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \LARc_d0[10]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal \LARc_d0[11]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal \LARc_d0[13]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal \LARc_d0[14]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal \LARc_d0[7]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal \LARc_d0[7]_INST_0_i_6_n_12\ : STD_LOGIC;
  signal \LARc_d0[8]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal \LARc_d0[9]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal \^div_3_loc_fu_134_reg[10]\ : STD_LOGIC;
  signal \^icmp_ln134_reg_1617_reg[0]\ : STD_LOGIC;
  signal \p_reg_reg_i_10__0_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_11__0_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_7__0_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_8__0_n_12\ : STD_LOGIC;
  signal \p_reg_reg_i_9__0_n_12\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_12__0_n_12\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_i_2_n_19 : STD_LOGIC;
  signal \^retval_0_i43_reg_380_reg[14]\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_15_1_1_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_ram_reg_0_15_1_1_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \LARc_d0[10]_INST_0_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \LARc_d0[11]_INST_0_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \LARc_d0[7]_INST_0_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \LARc_d0[7]_INST_0_i_6\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \LARc_d0[8]_INST_0_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \LARc_d0[9]_INST_0_i_1\ : label is "soft_lutpair200";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM of \p_reg_reg_i_11__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \p_reg_reg_i_2__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \p_reg_reg_i_3__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \p_reg_reg_i_4__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \p_reg_reg_i_5__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \retval_0_i43_reg_380[0]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \retval_0_i43_reg_380[10]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \retval_0_i43_reg_380[11]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \retval_0_i43_reg_380[2]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \retval_0_i43_reg_380[3]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \retval_0_i43_reg_380[4]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \retval_0_i43_reg_380[5]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \retval_0_i43_reg_380[6]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \retval_0_i43_reg_380[7]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \retval_0_i43_reg_380[8]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \retval_0_i43_reg_380[9]_i_1\ : label is "soft_lutpair200";
begin
  D(9 downto 0) <= \^d\(9 downto 0);
  \div_3_loc_fu_134_reg[10]\ <= \^div_3_loc_fu_134_reg[10]\;
  \icmp_ln134_reg_1617_reg[0]\ <= \^icmp_ln134_reg_1617_reg[0]\;
  \retval_0_i43_reg_380_reg[14]\(14 downto 0) <= \^retval_0_i43_reg_380_reg[14]\(14 downto 0);
\LARc_d0[10]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \LARc_d0[14]\(10),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]_0\(10),
      I3 => \LARc_d0[10]_INST_0_i_4_n_12\,
      I4 => \LARc_d0[14]_1\(0),
      O => \^retval_0_i43_reg_380_reg[14]\(10)
    );
\LARc_d0[10]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000044404"
    )
        port map (
      I0 => \^d\(6),
      I1 => \LARc_d0[7]_INST_0_i_4_n_12\,
      I2 => \LARc_d0[14]\(7),
      I3 => \^icmp_ln134_reg_1617_reg[0]\,
      I4 => \LARc_d0[14]_0\(7),
      I5 => \^d\(7),
      O => \LARc_d0[10]_INST_0_i_4_n_12\
    );
\LARc_d0[11]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \LARc_d0[14]\(11),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]_0\(11),
      I3 => \LARc_d0[11]_INST_0_i_4_n_12\,
      I4 => \LARc_d0[14]_1\(0),
      O => \^retval_0_i43_reg_380_reg[14]\(11)
    );
\LARc_d0[11]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^d\(7),
      I1 => \^d\(5),
      I2 => \LARc_d0[7]_INST_0_i_4_n_12\,
      I3 => \^d\(6),
      I4 => \^d\(8),
      O => \LARc_d0[11]_INST_0_i_4_n_12\
    );
\LARc_d0[12]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \LARc_d0[14]\(12),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]_0\(12),
      I3 => \^div_3_loc_fu_134_reg[10]\,
      I4 => \LARc_d0[14]_1\(0),
      O => \^retval_0_i43_reg_380_reg[14]\(12)
    );
\LARc_d0[12]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^d\(8),
      I1 => \^d\(6),
      I2 => \LARc_d0[7]_INST_0_i_4_n_12\,
      I3 => \^d\(5),
      I4 => \^d\(7),
      I5 => \^d\(9),
      O => \^div_3_loc_fu_134_reg[10]\
    );
\LARc_d0[13]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \LARc_d0[14]\(13),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]_0\(13),
      I3 => \LARc_d0[13]_INST_0_i_4_n_12\,
      I4 => \LARc_d0[14]_1\(0),
      O => \^retval_0_i43_reg_380_reg[14]\(13)
    );
\LARc_d0[13]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \LARc_d0[14]_0\(11),
      I1 => \LARc_d0[14]\(11),
      I2 => \LARc_d0[11]_INST_0_i_4_n_12\,
      I3 => \LARc_d0[14]\(12),
      I4 => \^icmp_ln134_reg_1617_reg[0]\,
      I5 => \LARc_d0[14]_0\(12),
      O => \LARc_d0[13]_INST_0_i_4_n_12\
    );
\LARc_d0[14]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \LARc_d0[14]\(14),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]_0\(14),
      I3 => \LARc_d0[14]_INST_0_i_4_n_12\,
      I4 => \LARc_d0[14]_1\(0),
      O => \^retval_0_i43_reg_380_reg[14]\(14)
    );
\LARc_d0[14]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => icmp_ln134_reg_1617,
      I1 => Q(0),
      I2 => icmp_ln162_reg_1423,
      I3 => icmp_ln194_reg_1571,
      I4 => icmp_ln198_reg_1608,
      O => \^icmp_ln134_reg_1617_reg[0]\
    );
\LARc_d0[14]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \LARc_d0[14]_0\(12),
      I1 => \LARc_d0[14]\(12),
      I2 => \^div_3_loc_fu_134_reg[10]\,
      I3 => \LARc_d0[14]\(13),
      I4 => \^icmp_ln134_reg_1617_reg[0]\,
      I5 => \LARc_d0[14]_0\(13),
      O => \LARc_d0[14]_INST_0_i_4_n_12\
    );
\LARc_d0[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F5FA0C0C05FA0"
    )
        port map (
      I0 => \LARc_d0[14]\(0),
      I1 => \LARc_d0[14]_0\(0),
      I2 => \LARc_d0[14]_1\(0),
      I3 => \LARc_d0[14]\(1),
      I4 => \^icmp_ln134_reg_1617_reg[0]\,
      I5 => \LARc_d0[14]_0\(1),
      O => \^retval_0_i43_reg_380_reg[14]\(1)
    );
\LARc_d0[7]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \LARc_d0[14]\(7),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]_0\(7),
      I3 => \LARc_d0[7]_INST_0_i_4_n_12\,
      I4 => \LARc_d0[14]_1\(0),
      O => \^retval_0_i43_reg_380_reg[14]\(7)
    );
\LARc_d0[7]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(1),
      I2 => \LARc_d0[7]_INST_0_i_6_n_12\,
      I3 => \^d\(0),
      I4 => \^d\(2),
      I5 => \^d\(4),
      O => \LARc_d0[7]_INST_0_i_4_n_12\
    );
\LARc_d0[7]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => \LARc_d0[14]\(1),
      I1 => \LARc_d0[14]_0\(1),
      I2 => \LARc_d0[14]\(0),
      I3 => \^icmp_ln134_reg_1617_reg[0]\,
      I4 => \LARc_d0[14]_0\(0),
      O => \LARc_d0[7]_INST_0_i_6_n_12\
    );
\LARc_d0[8]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \LARc_d0[14]\(8),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]_0\(8),
      I3 => \LARc_d0[8]_INST_0_i_4_n_12\,
      I4 => \LARc_d0[14]_1\(0),
      O => \^retval_0_i43_reg_380_reg[14]\(8)
    );
\LARc_d0[8]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \LARc_d0[14]_0\(6),
      I1 => \LARc_d0[14]\(6),
      I2 => \p_reg_reg_i_7__0_n_12\,
      I3 => \LARc_d0[14]\(7),
      I4 => \^icmp_ln134_reg_1617_reg[0]\,
      I5 => \LARc_d0[14]_0\(7),
      O => \LARc_d0[8]_INST_0_i_4_n_12\
    );
\LARc_d0[9]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \LARc_d0[14]\(9),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]_0\(9),
      I3 => \LARc_d0[9]_INST_0_i_4_n_12\,
      I4 => \LARc_d0[14]_1\(0),
      O => \^retval_0_i43_reg_380_reg[14]\(9)
    );
\LARc_d0[9]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \LARc_d0[14]_0\(7),
      I1 => \LARc_d0[14]\(7),
      I2 => \LARc_d0[7]_INST_0_i_4_n_12\,
      I3 => \LARc_d0[14]\(8),
      I4 => \^icmp_ln134_reg_1617_reg[0]\,
      I5 => \LARc_d0[14]_0\(8),
      O => \LARc_d0[9]_INST_0_i_4_n_12\
    );
\add_ln39_2_fu_1185_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \add_ln39_2_fu_1185_p2_carry__0\(15),
      I1 => \sum_1_fu_1190_p2_carry__0\,
      I2 => p_reg_reg_n_87,
      O => \P_load_reg_1695_reg[15]_0\(7)
    );
\add_ln39_2_fu_1185_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_88,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(14),
      O => \P_load_reg_1695_reg[15]_0\(6)
    );
\add_ln39_2_fu_1185_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_89,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(13),
      O => \P_load_reg_1695_reg[15]_0\(5)
    );
\add_ln39_2_fu_1185_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_90,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(12),
      O => \P_load_reg_1695_reg[15]_0\(4)
    );
\add_ln39_2_fu_1185_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_91,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(11),
      O => \P_load_reg_1695_reg[15]_0\(3)
    );
\add_ln39_2_fu_1185_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_92,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(10),
      O => \P_load_reg_1695_reg[15]_0\(2)
    );
\add_ln39_2_fu_1185_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_93,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(9),
      O => \P_load_reg_1695_reg[15]_0\(1)
    );
\add_ln39_2_fu_1185_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_94,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(8),
      O => \P_load_reg_1695_reg[15]_0\(0)
    );
add_ln39_2_fu_1185_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_95,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(7),
      O => \P_load_reg_1695_reg[7]_0\(7)
    );
add_ln39_2_fu_1185_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_96,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(6),
      O => \P_load_reg_1695_reg[7]_0\(6)
    );
add_ln39_2_fu_1185_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_97,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(5),
      O => \P_load_reg_1695_reg[7]_0\(5)
    );
add_ln39_2_fu_1185_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_98,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(4),
      O => \P_load_reg_1695_reg[7]_0\(4)
    );
add_ln39_2_fu_1185_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_99,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(3),
      O => \P_load_reg_1695_reg[7]_0\(3)
    );
add_ln39_2_fu_1185_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_100,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(2),
      O => \P_load_reg_1695_reg[7]_0\(2)
    );
add_ln39_2_fu_1185_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_101,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(1),
      O => \P_load_reg_1695_reg[7]_0\(1)
    );
add_ln39_2_fu_1185_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_102,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(0),
      O => \P_load_reg_1695_reg[7]_0\(0)
    );
icmp_ln209_fu_956_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln209_fu_956_p2_carry(14),
      I1 => icmp_ln209_fu_956_p2_carry(15),
      O => DI(7)
    );
icmp_ln209_fu_956_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln209_fu_956_p2_carry(13),
      I1 => icmp_ln209_fu_956_p2_carry(12),
      O => S(6)
    );
icmp_ln209_fu_956_p2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln209_fu_956_p2_carry(11),
      I1 => icmp_ln209_fu_956_p2_carry(10),
      O => S(5)
    );
icmp_ln209_fu_956_p2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln209_fu_956_p2_carry(9),
      I1 => icmp_ln209_fu_956_p2_carry(8),
      O => S(4)
    );
icmp_ln209_fu_956_p2_carry_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln209_fu_956_p2_carry(7),
      I1 => icmp_ln209_fu_956_p2_carry(6),
      O => S(3)
    );
icmp_ln209_fu_956_p2_carry_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln209_fu_956_p2_carry(5),
      I1 => icmp_ln209_fu_956_p2_carry(4),
      O => S(2)
    );
icmp_ln209_fu_956_p2_carry_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln209_fu_956_p2_carry(3),
      I1 => icmp_ln209_fu_956_p2_carry(2),
      O => S(1)
    );
icmp_ln209_fu_956_p2_carry_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln209_fu_956_p2_carry(1),
      I1 => icmp_ln209_fu_956_p2_carry(0),
      O => S(0)
    );
icmp_ln209_fu_956_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln209_fu_956_p2_carry(12),
      I1 => icmp_ln209_fu_956_p2_carry(13),
      O => DI(6)
    );
icmp_ln209_fu_956_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln209_fu_956_p2_carry(10),
      I1 => icmp_ln209_fu_956_p2_carry(11),
      O => DI(5)
    );
icmp_ln209_fu_956_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln209_fu_956_p2_carry(8),
      I1 => icmp_ln209_fu_956_p2_carry(9),
      O => DI(4)
    );
icmp_ln209_fu_956_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln209_fu_956_p2_carry(6),
      I1 => icmp_ln209_fu_956_p2_carry(7),
      O => DI(3)
    );
icmp_ln209_fu_956_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln209_fu_956_p2_carry(4),
      I1 => icmp_ln209_fu_956_p2_carry(5),
      O => DI(2)
    );
icmp_ln209_fu_956_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln209_fu_956_p2_carry(2),
      I1 => icmp_ln209_fu_956_p2_carry(3),
      O => DI(1)
    );
icmp_ln209_fu_956_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln209_fu_956_p2_carry(0),
      I1 => icmp_ln209_fu_956_p2_carry(1),
      O => DI(0)
    );
icmp_ln209_fu_956_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln209_fu_956_p2_carry(15),
      I1 => icmp_ln209_fu_956_p2_carry(14),
      O => S(7)
    );
icmp_ln40_2_fu_1196_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => O(1),
      O => \P_load_reg_1695_reg[14]\(0)
    );
icmp_ln40_2_fu_1196_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_1_1_i_2_n_19,
      O => ram_reg_0_15_1_1_i_2_0(1)
    );
icmp_ln40_2_fu_1196_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => O(1),
      I1 => O(0),
      O => ram_reg_0_15_1_1_i_2_0(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => q00(15),
      A(28) => q00(15),
      A(27) => q00(15),
      A(26) => q00(15),
      A(25) => q00(15),
      A(24) => q00(15),
      A(23) => q00(15),
      A(22) => q00(15),
      A(21) => q00(15),
      A(20) => q00(15),
      A(19) => q00(15),
      A(18) => q00(15),
      A(17) => q00(15),
      A(16) => q00(15),
      A(15 downto 0) => q00(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(0),
      B(16) => B(0),
      B(15) => B(0),
      B(14 downto 0) => \^retval_0_i43_reg_380_reg[14]\(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000100000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30) => p_reg_reg_n_87,
      P(29) => p_reg_reg_n_88,
      P(28) => p_reg_reg_n_89,
      P(27) => p_reg_reg_n_90,
      P(26) => p_reg_reg_n_91,
      P(25) => p_reg_reg_n_92,
      P(24) => p_reg_reg_n_93,
      P(23) => p_reg_reg_n_94,
      P(22) => p_reg_reg_n_95,
      P(21) => p_reg_reg_n_96,
      P(20) => p_reg_reg_n_97,
      P(19) => p_reg_reg_n_98,
      P(18) => p_reg_reg_n_99,
      P(17) => p_reg_reg_n_100,
      P(16) => p_reg_reg_n_101,
      P(15) => p_reg_reg_n_102,
      P(14) => p_reg_reg_n_103,
      P(13) => p_reg_reg_n_104,
      P(12) => p_reg_reg_n_105,
      P(11) => p_reg_reg_n_106,
      P(10) => p_reg_reg_n_107,
      P(9) => p_reg_reg_n_108,
      P(8) => p_reg_reg_n_109,
      P(7) => p_reg_reg_n_110,
      P(6) => p_reg_reg_n_111,
      P(5) => p_reg_reg_n_112,
      P(4) => p_reg_reg_n_113,
      P(3) => p_reg_reg_n_114,
      P(2) => p_reg_reg_n_115,
      P(1) => p_reg_reg_n_116,
      P(0) => p_reg_reg_n_117,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000511110005"
    )
        port map (
      I0 => \^retval_0_i43_reg_380_reg[14]\(0),
      I1 => \LARc_d0[14]_0\(1),
      I2 => \LARc_d0[14]\(1),
      I3 => \LARc_d0[14]\(2),
      I4 => \^icmp_ln134_reg_1617_reg[0]\,
      I5 => \LARc_d0[14]_0\(2),
      O => \p_reg_reg_i_10__0_n_12\
    );
\p_reg_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \LARc_d0[14]_0\(1),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]\(1),
      O => \p_reg_reg_i_11__0_n_12\
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \LARc_d0[14]\(6),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]_0\(6),
      I3 => \p_reg_reg_i_7__0_n_12\,
      I4 => \LARc_d0[14]_1\(0),
      O => \^retval_0_i43_reg_380_reg[14]\(6)
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \LARc_d0[14]\(5),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]_0\(5),
      I3 => \p_reg_reg_i_8__0_n_12\,
      I4 => \LARc_d0[14]_1\(0),
      O => \^retval_0_i43_reg_380_reg[14]\(5)
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \LARc_d0[14]\(4),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]_0\(4),
      I3 => \p_reg_reg_i_9__0_n_12\,
      I4 => \LARc_d0[14]_1\(0),
      O => \^retval_0_i43_reg_380_reg[14]\(4)
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21DE2E2"
    )
        port map (
      I0 => \LARc_d0[14]\(3),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]_0\(3),
      I3 => \p_reg_reg_i_10__0_n_12\,
      I4 => \LARc_d0[14]_1\(0),
      O => \^retval_0_i43_reg_380_reg[14]\(3)
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1DE21DE2E2E2E2"
    )
        port map (
      I0 => \LARc_d0[14]\(2),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]_0\(2),
      I3 => \p_reg_reg_i_11__0_n_12\,
      I4 => \^retval_0_i43_reg_380_reg[14]\(0),
      I5 => \LARc_d0[14]_1\(0),
      O => \^retval_0_i43_reg_380_reg[14]\(2)
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(0),
      I2 => \p_reg_reg_i_11__0_n_12\,
      I3 => \^retval_0_i43_reg_380_reg[14]\(0),
      I4 => \^d\(1),
      I5 => \^d\(3),
      O => \p_reg_reg_i_7__0_n_12\
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000044404"
    )
        port map (
      I0 => \^d\(1),
      I1 => \LARc_d0[7]_INST_0_i_6_n_12\,
      I2 => \LARc_d0[14]\(2),
      I3 => \^icmp_ln134_reg_1617_reg[0]\,
      I4 => \LARc_d0[14]_0\(2),
      I5 => \^d\(2),
      O => \p_reg_reg_i_8__0_n_12\
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050500030"
    )
        port map (
      I0 => \LARc_d0[14]_0\(2),
      I1 => \LARc_d0[14]\(2),
      I2 => \LARc_d0[7]_INST_0_i_6_n_12\,
      I3 => \LARc_d0[14]\(3),
      I4 => \^icmp_ln134_reg_1617_reg[0]\,
      I5 => \LARc_d0[14]_0\(3),
      O => \p_reg_reg_i_9__0_n_12\
    );
\ram_reg_0_15_0_0_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_15_1_1_i_2_n_19,
      I1 => O(1),
      O => \ram_reg_0_15_0_0_i_12__0_n_12\
    );
ram_reg_0_15_0_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000EFF0E000E00"
    )
        port map (
      I0 => add_ln39_2_fu_1185_p2(0),
      I1 => \ram_reg_0_15_0_0_i_12__0_n_12\,
      I2 => \q0_reg[1]\(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ram_reg_0_15_15_15_i_1(0),
      O => \ap_CS_fsm_reg[21]_0\
    );
ram_reg_0_15_10_10_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000EA00"
    )
        port map (
      I0 => add_ln39_2_fu_1185_p2(10),
      I1 => O(1),
      I2 => ram_reg_0_15_1_1_i_2_n_19,
      I3 => Q(2),
      I4 => \q0_reg[1]\(0),
      I5 => \q0_reg[10]\,
      O => d0(8)
    );
ram_reg_0_15_11_11_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004444FFF04444"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_15_15_i_1(2),
      I2 => add_ln39_2_fu_1185_p2(11),
      I3 => \ram_reg_0_15_0_0_i_12__0_n_12\,
      I4 => Q(2),
      I5 => \q0_reg[1]\(0),
      O => \ap_CS_fsm_reg[16]_1\
    );
ram_reg_0_15_12_12_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004444FFF04444"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_15_15_i_1(3),
      I2 => add_ln39_2_fu_1185_p2(12),
      I3 => \ram_reg_0_15_0_0_i_12__0_n_12\,
      I4 => Q(2),
      I5 => \q0_reg[1]\(0),
      O => \ap_CS_fsm_reg[16]_0\
    );
ram_reg_0_15_13_13_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004444FFF04444"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_15_15_i_1(4),
      I2 => add_ln39_2_fu_1185_p2(13),
      I3 => \ram_reg_0_15_0_0_i_12__0_n_12\,
      I4 => Q(2),
      I5 => \q0_reg[1]\(0),
      O => \ap_CS_fsm_reg[16]\
    );
ram_reg_0_15_14_14_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000EA00"
    )
        port map (
      I0 => add_ln39_2_fu_1185_p2(14),
      I1 => O(1),
      I2 => ram_reg_0_15_1_1_i_2_n_19,
      I3 => Q(2),
      I4 => \q0_reg[1]\(0),
      I5 => \q0_reg[14]\,
      O => d0(9)
    );
ram_reg_0_15_15_15_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000D000DFF"
    )
        port map (
      I0 => add_ln39_2_fu_1185_p2(15),
      I1 => \ram_reg_0_15_0_0_i_12__0_n_12\,
      I2 => \q0_reg[1]\(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ram_reg_0_15_15_15_i_1(5),
      O => \ap_CS_fsm_reg[21]\
    );
\ram_reg_0_15_1_1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000EA00"
    )
        port map (
      I0 => add_ln39_2_fu_1185_p2(1),
      I1 => O(1),
      I2 => ram_reg_0_15_1_1_i_2_n_19,
      I3 => Q(2),
      I4 => \q0_reg[1]\(0),
      I5 => \q0_reg[1]_0\,
      O => d0(0)
    );
ram_reg_0_15_1_1_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7 downto 1) => NLW_ram_reg_0_15_1_1_i_2_CO_UNCONNECTED(7 downto 1),
      CO(0) => ram_reg_0_15_1_1_i_2_n_19,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_ram_reg_0_15_1_1_i_2_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
ram_reg_0_15_2_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000EA00"
    )
        port map (
      I0 => add_ln39_2_fu_1185_p2(2),
      I1 => O(1),
      I2 => ram_reg_0_15_1_1_i_2_n_19,
      I3 => Q(2),
      I4 => \q0_reg[1]\(0),
      I5 => \q0_reg[2]\,
      O => d0(1)
    );
ram_reg_0_15_3_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000EA00"
    )
        port map (
      I0 => add_ln39_2_fu_1185_p2(3),
      I1 => O(1),
      I2 => ram_reg_0_15_1_1_i_2_n_19,
      I3 => Q(2),
      I4 => \q0_reg[1]\(0),
      I5 => \q0_reg[3]\,
      O => d0(2)
    );
ram_reg_0_15_4_4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000EA00"
    )
        port map (
      I0 => add_ln39_2_fu_1185_p2(4),
      I1 => O(1),
      I2 => ram_reg_0_15_1_1_i_2_n_19,
      I3 => Q(2),
      I4 => \q0_reg[1]\(0),
      I5 => \q0_reg[4]\,
      O => d0(3)
    );
ram_reg_0_15_5_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000EA00"
    )
        port map (
      I0 => add_ln39_2_fu_1185_p2(5),
      I1 => O(1),
      I2 => ram_reg_0_15_1_1_i_2_n_19,
      I3 => Q(2),
      I4 => \q0_reg[1]\(0),
      I5 => \q0_reg[5]\,
      O => d0(4)
    );
ram_reg_0_15_6_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000EA00"
    )
        port map (
      I0 => add_ln39_2_fu_1185_p2(6),
      I1 => O(1),
      I2 => ram_reg_0_15_1_1_i_2_n_19,
      I3 => Q(2),
      I4 => \q0_reg[1]\(0),
      I5 => \q0_reg[6]\,
      O => d0(5)
    );
ram_reg_0_15_7_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000EA00"
    )
        port map (
      I0 => add_ln39_2_fu_1185_p2(7),
      I1 => O(1),
      I2 => ram_reg_0_15_1_1_i_2_n_19,
      I3 => Q(2),
      I4 => \q0_reg[1]\(0),
      I5 => \q0_reg[7]\,
      O => d0(6)
    );
ram_reg_0_15_8_8_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000EA00"
    )
        port map (
      I0 => add_ln39_2_fu_1185_p2(8),
      I1 => O(1),
      I2 => ram_reg_0_15_1_1_i_2_n_19,
      I3 => Q(2),
      I4 => \q0_reg[1]\(0),
      I5 => \q0_reg[8]\,
      O => d0(7)
    );
ram_reg_0_15_9_9_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004444FFF04444"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_0_15_15_15_i_1(1),
      I2 => add_ln39_2_fu_1185_p2(9),
      I3 => \ram_reg_0_15_0_0_i_12__0_n_12\,
      I4 => Q(2),
      I5 => \q0_reg[1]\(0),
      O => \ap_CS_fsm_reg[16]_2\
    );
\retval_0_i43_reg_380[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \LARc_d0[14]_0\(0),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]\(0),
      O => \^retval_0_i43_reg_380_reg[14]\(0)
    );
\retval_0_i43_reg_380[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \LARc_d0[14]_0\(10),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]\(10),
      O => \^d\(8)
    );
\retval_0_i43_reg_380[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \LARc_d0[14]_0\(11),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]\(11),
      O => \^d\(9)
    );
\retval_0_i43_reg_380[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \LARc_d0[14]_0\(2),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]\(2),
      O => \^d\(0)
    );
\retval_0_i43_reg_380[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \LARc_d0[14]_0\(3),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]\(3),
      O => \^d\(1)
    );
\retval_0_i43_reg_380[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \LARc_d0[14]_0\(4),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]\(4),
      O => \^d\(2)
    );
\retval_0_i43_reg_380[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \LARc_d0[14]_0\(5),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]\(5),
      O => \^d\(3)
    );
\retval_0_i43_reg_380[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \LARc_d0[14]_0\(6),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]\(6),
      O => \^d\(4)
    );
\retval_0_i43_reg_380[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \LARc_d0[14]_0\(7),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]\(7),
      O => \^d\(5)
    );
\retval_0_i43_reg_380[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \LARc_d0[14]_0\(8),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]\(8),
      O => \^d\(6)
    );
\retval_0_i43_reg_380[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \LARc_d0[14]_0\(9),
      I1 => \^icmp_ln134_reg_1617_reg[0]\,
      I2 => \LARc_d0[14]\(9),
      O => \^d\(7)
    );
\sum_1_fu_1190_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_87,
      O => \K_load_reg_1683_reg[3]\(0)
    );
\sum_1_fu_1190_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_87,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(15),
      O => \P_load_reg_1695_reg[15]\(7)
    );
\sum_1_fu_1190_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_88,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(14),
      O => \P_load_reg_1695_reg[15]\(6)
    );
\sum_1_fu_1190_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_89,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(13),
      O => \P_load_reg_1695_reg[15]\(5)
    );
\sum_1_fu_1190_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_90,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(12),
      O => \P_load_reg_1695_reg[15]\(4)
    );
\sum_1_fu_1190_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_91,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(11),
      O => \P_load_reg_1695_reg[15]\(3)
    );
\sum_1_fu_1190_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_92,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(10),
      O => \P_load_reg_1695_reg[15]\(2)
    );
\sum_1_fu_1190_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_93,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(9),
      O => \P_load_reg_1695_reg[15]\(1)
    );
\sum_1_fu_1190_p2_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_94,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(8),
      O => \P_load_reg_1695_reg[15]\(0)
    );
sum_1_fu_1190_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_95,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(7),
      O => \P_load_reg_1695_reg[7]\(7)
    );
sum_1_fu_1190_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_96,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(6),
      O => \P_load_reg_1695_reg[7]\(6)
    );
sum_1_fu_1190_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_97,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(5),
      O => \P_load_reg_1695_reg[7]\(5)
    );
sum_1_fu_1190_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_98,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(4),
      O => \P_load_reg_1695_reg[7]\(4)
    );
sum_1_fu_1190_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_99,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(3),
      O => \P_load_reg_1695_reg[7]\(3)
    );
sum_1_fu_1190_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_100,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(2),
      O => \P_load_reg_1695_reg[7]\(2)
    );
sum_1_fu_1190_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_101,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(1),
      O => \P_load_reg_1695_reg[7]\(1)
    );
sum_1_fu_1190_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sum_1_fu_1190_p2_carry__0\,
      I1 => p_reg_reg_n_102,
      I2 => \add_ln39_2_fu_1185_p2_carry__0\(0),
      O => \P_load_reg_1695_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_5 is
  port (
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    d0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[14]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    \q0_reg[8]\ : out STD_LOGIC;
    \q0_reg[7]\ : out STD_LOGIC;
    \q0_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[21]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[21]_1\ : out STD_LOGIC;
    \q0_reg[3]\ : out STD_LOGIC;
    \q0_reg[2]\ : out STD_LOGIC;
    \div_3_loc_fu_134_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \L_denum_reg_1601_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]\ : out STD_LOGIC;
    \icmp_ln55_reg_1636_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln55_reg_1636_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \L_denum_reg_1601_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln55_reg_1636_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 14 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln39_fu_1024_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[15]\ : in STD_LOGIC;
    ram_reg_0_15_14_14_i_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0_15_14_14_i_1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[13]\ : in STD_LOGIC;
    \q0_reg[12]\ : in STD_LOGIC;
    \q0_reg[11]\ : in STD_LOGIC;
    \q0_reg[9]\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \LARc_d0[15]_INST_0_i_4\ : in STD_LOGIC;
    \LARc_d0[15]_INST_0_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \retval_0_i43_reg_380_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \retval_0_i43_reg_380_reg[15]_0\ : in STD_LOGIC;
    \retval_0_i43_reg_380_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sum_fu_1029_p2_carry__0\ : in STD_LOGIC;
    \sum_fu_1029_p2_carry__0_0\ : in STD_LOGIC;
    L_denum_reg_1601 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_5 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_5;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_5 is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^div_3_loc_fu_134_reg[15]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_7_n_19 : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_8__0_n_12\ : STD_LOGIC;
  signal ram_reg_0_15_1_1_i_4_n_12 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_15_0_0_i_7_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_ram_reg_0_15_0_0_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \retval_0_i43_reg_380[12]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \retval_0_i43_reg_380[13]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \retval_0_i43_reg_380[14]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \retval_0_i43_reg_380[15]_i_2\ : label is "soft_lutpair196";
begin
  A(0) <= \^a\(0);
  \div_3_loc_fu_134_reg[15]\(3 downto 0) <= \^div_3_loc_fu_134_reg[15]\(3 downto 0);
\add_ln39_fu_1024_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => L_denum_reg_1601(15),
      I1 => \sum_fu_1029_p2_carry__0\,
      I2 => \sum_fu_1029_p2_carry__0_0\,
      I3 => p_reg_reg_n_87,
      O => \L_denum_reg_1601_reg[15]\(7)
    );
\add_ln39_fu_1024_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_88,
      I3 => L_denum_reg_1601(14),
      O => \L_denum_reg_1601_reg[15]\(6)
    );
\add_ln39_fu_1024_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_89,
      I3 => L_denum_reg_1601(13),
      O => \L_denum_reg_1601_reg[15]\(5)
    );
\add_ln39_fu_1024_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_90,
      I3 => L_denum_reg_1601(12),
      O => \L_denum_reg_1601_reg[15]\(4)
    );
\add_ln39_fu_1024_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_91,
      I3 => L_denum_reg_1601(11),
      O => \L_denum_reg_1601_reg[15]\(3)
    );
\add_ln39_fu_1024_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_92,
      I3 => L_denum_reg_1601(10),
      O => \L_denum_reg_1601_reg[15]\(2)
    );
\add_ln39_fu_1024_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_93,
      I3 => L_denum_reg_1601(9),
      O => \L_denum_reg_1601_reg[15]\(1)
    );
\add_ln39_fu_1024_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_94,
      I3 => L_denum_reg_1601(8),
      O => \L_denum_reg_1601_reg[15]\(0)
    );
add_ln39_fu_1024_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_95,
      I3 => L_denum_reg_1601(7),
      O => \icmp_ln55_reg_1636_reg[0]_1\(7)
    );
add_ln39_fu_1024_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_96,
      I3 => L_denum_reg_1601(6),
      O => \icmp_ln55_reg_1636_reg[0]_1\(6)
    );
add_ln39_fu_1024_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_97,
      I3 => L_denum_reg_1601(5),
      O => \icmp_ln55_reg_1636_reg[0]_1\(5)
    );
add_ln39_fu_1024_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_98,
      I3 => L_denum_reg_1601(4),
      O => \icmp_ln55_reg_1636_reg[0]_1\(4)
    );
add_ln39_fu_1024_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_99,
      I3 => L_denum_reg_1601(3),
      O => \icmp_ln55_reg_1636_reg[0]_1\(3)
    );
add_ln39_fu_1024_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_100,
      I3 => L_denum_reg_1601(2),
      O => \icmp_ln55_reg_1636_reg[0]_1\(2)
    );
add_ln39_fu_1024_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_101,
      I3 => L_denum_reg_1601(1),
      O => \icmp_ln55_reg_1636_reg[0]_1\(1)
    );
add_ln39_fu_1024_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_102,
      I3 => L_denum_reg_1601(0),
      O => \icmp_ln55_reg_1636_reg[0]_1\(0)
    );
icmp_ln40_fu_1034_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => O(1),
      O => \L_denum_reg_1601_reg[14]\(0)
    );
icmp_ln40_fu_1034_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_7_n_19,
      O => S(1)
    );
icmp_ln40_fu_1034_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => O(1),
      I1 => O(0),
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^a\(0),
      A(28) => \^a\(0),
      A(27) => \^a\(0),
      A(26) => \^a\(0),
      A(25) => \^a\(0),
      A(24) => \^a\(0),
      A(23) => \^a\(0),
      A(22) => \^a\(0),
      A(21) => \^a\(0),
      A(20) => \^a\(0),
      A(19) => \^a\(0),
      A(18) => \^a\(0),
      A(17) => \^a\(0),
      A(16) => \^a\(0),
      A(15) => \^a\(0),
      A(14 downto 0) => DSP_ALU_INST(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => D(15),
      B(16) => D(15),
      B(15 downto 0) => D(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000100000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 31),
      P(30) => p_reg_reg_n_87,
      P(29) => p_reg_reg_n_88,
      P(28) => p_reg_reg_n_89,
      P(27) => p_reg_reg_n_90,
      P(26) => p_reg_reg_n_91,
      P(25) => p_reg_reg_n_92,
      P(24) => p_reg_reg_n_93,
      P(23) => p_reg_reg_n_94,
      P(22) => p_reg_reg_n_95,
      P(21) => p_reg_reg_n_96,
      P(20) => p_reg_reg_n_97,
      P(19) => p_reg_reg_n_98,
      P(18) => p_reg_reg_n_99,
      P(17) => p_reg_reg_n_100,
      P(16) => p_reg_reg_n_101,
      P(15) => p_reg_reg_n_102,
      P(14) => p_reg_reg_n_103,
      P(13) => p_reg_reg_n_104,
      P(12) => p_reg_reg_n_105,
      P(11) => p_reg_reg_n_106,
      P(10) => p_reg_reg_n_107,
      P(9) => p_reg_reg_n_108,
      P(8) => p_reg_reg_n_109,
      P(7) => p_reg_reg_n_110,
      P(6) => p_reg_reg_n_111,
      P(5) => p_reg_reg_n_112,
      P(4) => p_reg_reg_n_113,
      P(3) => p_reg_reg_n_114,
      P(2) => p_reg_reg_n_115,
      P(1) => p_reg_reg_n_116,
      P(0) => p_reg_reg_n_117,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555565AAAAAAAA"
    )
        port map (
      I0 => \^div_3_loc_fu_134_reg[15]\(3),
      I1 => \^div_3_loc_fu_134_reg[15]\(1),
      I2 => \LARc_d0[15]_INST_0_i_4\,
      I3 => \^div_3_loc_fu_134_reg[15]\(0),
      I4 => \^div_3_loc_fu_134_reg[15]\(2),
      I5 => \LARc_d0[15]_INST_0_i_4_0\(0),
      O => \^a\(0)
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA00"
    )
        port map (
      I0 => add_ln39_fu_1024_p2(0),
      I1 => O(1),
      I2 => ram_reg_0_15_0_0_i_7_n_19,
      I3 => \ram_reg_0_15_0_0_i_8__0_n_12\,
      I4 => \q0_reg[0]\,
      O => d0(0)
    );
ram_reg_0_15_0_0_i_7: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7 downto 1) => NLW_ram_reg_0_15_0_0_i_7_CO_UNCONNECTED(7 downto 1),
      CO(0) => ram_reg_0_15_0_0_i_7_n_19,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_ram_reg_0_15_0_0_i_7_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\ram_reg_0_15_0_0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_reg_0_15_14_14_i_1_0(0),
      I1 => Q(1),
      I2 => Q(2),
      O => \ram_reg_0_15_0_0_i_8__0_n_12\
    );
ram_reg_0_15_10_10_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E00FF000E0000"
    )
        port map (
      I0 => add_ln39_fu_1024_p2(10),
      I1 => ram_reg_0_15_1_1_i_4_n_12,
      I2 => ram_reg_0_15_14_14_i_1_0(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ram_reg_0_15_14_14_i_1(8),
      O => \ap_CS_fsm_reg[21]\
    );
ram_reg_0_15_11_11_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA00"
    )
        port map (
      I0 => add_ln39_fu_1024_p2(11),
      I1 => O(1),
      I2 => ram_reg_0_15_0_0_i_7_n_19,
      I3 => \ram_reg_0_15_0_0_i_8__0_n_12\,
      I4 => \q0_reg[11]\,
      O => d0(2)
    );
ram_reg_0_15_12_12_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA00"
    )
        port map (
      I0 => add_ln39_fu_1024_p2(12),
      I1 => O(1),
      I2 => ram_reg_0_15_0_0_i_7_n_19,
      I3 => \ram_reg_0_15_0_0_i_8__0_n_12\,
      I4 => \q0_reg[12]\,
      O => d0(3)
    );
ram_reg_0_15_13_13_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA00"
    )
        port map (
      I0 => add_ln39_fu_1024_p2(13),
      I1 => O(1),
      I2 => ram_reg_0_15_0_0_i_7_n_19,
      I3 => \ram_reg_0_15_0_0_i_8__0_n_12\,
      I4 => \q0_reg[13]\,
      O => d0(4)
    );
ram_reg_0_15_14_14_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FCAAAA"
    )
        port map (
      I0 => ram_reg_0_15_14_14_i_1(9),
      I1 => add_ln39_fu_1024_p2(14),
      I2 => ram_reg_0_15_1_1_i_4_n_12,
      I3 => ram_reg_0_15_14_14_i_1_0(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \q0_reg[14]\
    );
ram_reg_0_15_15_15_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005DDD"
    )
        port map (
      I0 => \ram_reg_0_15_0_0_i_8__0_n_12\,
      I1 => add_ln39_fu_1024_p2(15),
      I2 => O(1),
      I3 => ram_reg_0_15_0_0_i_7_n_19,
      I4 => \q0_reg[15]\,
      O => d0(5)
    );
\ram_reg_0_15_1_1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FCAAAA"
    )
        port map (
      I0 => ram_reg_0_15_14_14_i_1(0),
      I1 => add_ln39_fu_1024_p2(1),
      I2 => ram_reg_0_15_1_1_i_4_n_12,
      I3 => ram_reg_0_15_14_14_i_1_0(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \q0_reg[1]\
    );
ram_reg_0_15_1_1_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_7_n_19,
      I1 => O(1),
      O => ram_reg_0_15_1_1_i_4_n_12
    );
ram_reg_0_15_2_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FCAAAA"
    )
        port map (
      I0 => ram_reg_0_15_14_14_i_1(1),
      I1 => add_ln39_fu_1024_p2(2),
      I2 => ram_reg_0_15_1_1_i_4_n_12,
      I3 => ram_reg_0_15_14_14_i_1_0(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \q0_reg[2]\
    );
ram_reg_0_15_3_3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FCAAAA"
    )
        port map (
      I0 => ram_reg_0_15_14_14_i_1(2),
      I1 => add_ln39_fu_1024_p2(3),
      I2 => ram_reg_0_15_1_1_i_4_n_12,
      I3 => ram_reg_0_15_14_14_i_1_0(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \q0_reg[3]\
    );
ram_reg_0_15_4_4_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E00FF000E0000"
    )
        port map (
      I0 => add_ln39_fu_1024_p2(4),
      I1 => ram_reg_0_15_1_1_i_4_n_12,
      I2 => ram_reg_0_15_14_14_i_1_0(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ram_reg_0_15_14_14_i_1(3),
      O => \ap_CS_fsm_reg[21]_1\
    );
ram_reg_0_15_5_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E00FF000E0000"
    )
        port map (
      I0 => add_ln39_fu_1024_p2(5),
      I1 => ram_reg_0_15_1_1_i_4_n_12,
      I2 => ram_reg_0_15_14_14_i_1_0(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ram_reg_0_15_14_14_i_1(4),
      O => \ap_CS_fsm_reg[21]_0\
    );
ram_reg_0_15_6_6_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FCAAAA"
    )
        port map (
      I0 => ram_reg_0_15_14_14_i_1(5),
      I1 => add_ln39_fu_1024_p2(6),
      I2 => ram_reg_0_15_1_1_i_4_n_12,
      I3 => ram_reg_0_15_14_14_i_1_0(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \q0_reg[6]\
    );
ram_reg_0_15_7_7_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FCAAAA"
    )
        port map (
      I0 => ram_reg_0_15_14_14_i_1(6),
      I1 => add_ln39_fu_1024_p2(7),
      I2 => ram_reg_0_15_1_1_i_4_n_12,
      I3 => ram_reg_0_15_14_14_i_1_0(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \q0_reg[7]\
    );
ram_reg_0_15_8_8_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FCAAAA"
    )
        port map (
      I0 => ram_reg_0_15_14_14_i_1(7),
      I1 => add_ln39_fu_1024_p2(8),
      I2 => ram_reg_0_15_1_1_i_4_n_12,
      I3 => ram_reg_0_15_14_14_i_1_0(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \q0_reg[8]\
    );
ram_reg_0_15_9_9_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA00"
    )
        port map (
      I0 => add_ln39_fu_1024_p2(9),
      I1 => O(1),
      I2 => ram_reg_0_15_0_0_i_7_n_19,
      I3 => \ram_reg_0_15_0_0_i_8__0_n_12\,
      I4 => \q0_reg[9]\,
      O => d0(1)
    );
\retval_0_i43_reg_380[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \retval_0_i43_reg_380_reg[15]\(0),
      I1 => \retval_0_i43_reg_380_reg[15]_0\,
      I2 => \retval_0_i43_reg_380_reg[15]_1\(0),
      O => \^div_3_loc_fu_134_reg[15]\(0)
    );
\retval_0_i43_reg_380[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \retval_0_i43_reg_380_reg[15]\(1),
      I1 => \retval_0_i43_reg_380_reg[15]_0\,
      I2 => \retval_0_i43_reg_380_reg[15]_1\(1),
      O => \^div_3_loc_fu_134_reg[15]\(1)
    );
\retval_0_i43_reg_380[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \retval_0_i43_reg_380_reg[15]\(2),
      I1 => \retval_0_i43_reg_380_reg[15]_0\,
      I2 => \retval_0_i43_reg_380_reg[15]_1\(2),
      O => \^div_3_loc_fu_134_reg[15]\(2)
    );
\retval_0_i43_reg_380[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \retval_0_i43_reg_380_reg[15]\(3),
      I1 => \retval_0_i43_reg_380_reg[15]_0\,
      I2 => \retval_0_i43_reg_380_reg[15]_1\(3),
      O => \^div_3_loc_fu_134_reg[15]\(3)
    );
\sum_fu_1029_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_87,
      O => DI(0)
    );
\sum_fu_1029_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_87,
      I3 => L_denum_reg_1601(15),
      O => \icmp_ln55_reg_1636_reg[0]\(7)
    );
\sum_fu_1029_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_88,
      I3 => L_denum_reg_1601(14),
      O => \icmp_ln55_reg_1636_reg[0]\(6)
    );
\sum_fu_1029_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_89,
      I3 => L_denum_reg_1601(13),
      O => \icmp_ln55_reg_1636_reg[0]\(5)
    );
\sum_fu_1029_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_90,
      I3 => L_denum_reg_1601(12),
      O => \icmp_ln55_reg_1636_reg[0]\(4)
    );
\sum_fu_1029_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_91,
      I3 => L_denum_reg_1601(11),
      O => \icmp_ln55_reg_1636_reg[0]\(3)
    );
\sum_fu_1029_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_92,
      I3 => L_denum_reg_1601(10),
      O => \icmp_ln55_reg_1636_reg[0]\(2)
    );
\sum_fu_1029_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_93,
      I3 => L_denum_reg_1601(9),
      O => \icmp_ln55_reg_1636_reg[0]\(1)
    );
\sum_fu_1029_p2_carry__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_94,
      I3 => L_denum_reg_1601(8),
      O => \icmp_ln55_reg_1636_reg[0]\(0)
    );
sum_fu_1029_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_95,
      I3 => L_denum_reg_1601(7),
      O => \icmp_ln55_reg_1636_reg[0]_0\(7)
    );
sum_fu_1029_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_96,
      I3 => L_denum_reg_1601(6),
      O => \icmp_ln55_reg_1636_reg[0]_0\(6)
    );
sum_fu_1029_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_97,
      I3 => L_denum_reg_1601(5),
      O => \icmp_ln55_reg_1636_reg[0]_0\(5)
    );
sum_fu_1029_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_98,
      I3 => L_denum_reg_1601(4),
      O => \icmp_ln55_reg_1636_reg[0]_0\(4)
    );
sum_fu_1029_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_99,
      I3 => L_denum_reg_1601(3),
      O => \icmp_ln55_reg_1636_reg[0]_0\(3)
    );
sum_fu_1029_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_100,
      I3 => L_denum_reg_1601(2),
      O => \icmp_ln55_reg_1636_reg[0]_0\(2)
    );
sum_fu_1029_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_101,
      I3 => L_denum_reg_1601(1),
      O => \icmp_ln55_reg_1636_reg[0]_0\(1)
    );
sum_fu_1029_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => \sum_fu_1029_p2_carry__0\,
      I1 => \sum_fu_1029_p2_carry__0_0\,
      I2 => p_reg_reg_n_102,
      I3 => L_denum_reg_1601(0),
      O => \icmp_ln55_reg_1636_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CEA2 : in STD_LOGIC;
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln121_reg_1734_reg[63]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln121_reg_1734_reg[47]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln121_reg_1734_reg[55]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln121_reg_1734_reg[63]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3 is
  signal \add_ln121_reg_1734[15]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[15]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[15]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[15]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[15]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[15]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[15]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[15]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[23]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[23]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[23]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[23]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[23]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[23]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[23]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[23]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[31]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[31]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[31]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[31]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[31]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[31]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[31]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[31]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[39]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[7]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[7]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[7]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[7]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[7]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[7]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[7]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[7]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[15]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[15]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[15]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[15]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[23]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[23]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[23]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[23]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[31]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[31]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[31]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[31]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[31]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[31]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[31]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[31]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[39]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[39]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[39]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[39]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[39]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[39]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[39]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[39]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[47]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[47]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[47]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[47]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[47]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[47]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[47]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[47]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[55]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[55]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[55]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[55]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[55]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[55]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[55]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[55]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[63]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[63]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[63]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[63]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[63]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[63]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[63]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[7]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[7]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[7]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln121_reg_1734_reg[7]_i_1_n_19\ : STD_LOGIC;
  signal m_reg_reg_n_118 : STD_LOGIC;
  signal m_reg_reg_n_119 : STD_LOGIC;
  signal m_reg_reg_n_120 : STD_LOGIC;
  signal m_reg_reg_n_121 : STD_LOGIC;
  signal m_reg_reg_n_122 : STD_LOGIC;
  signal m_reg_reg_n_123 : STD_LOGIC;
  signal m_reg_reg_n_124 : STD_LOGIC;
  signal m_reg_reg_n_125 : STD_LOGIC;
  signal m_reg_reg_n_126 : STD_LOGIC;
  signal m_reg_reg_n_127 : STD_LOGIC;
  signal m_reg_reg_n_128 : STD_LOGIC;
  signal m_reg_reg_n_129 : STD_LOGIC;
  signal m_reg_reg_n_130 : STD_LOGIC;
  signal m_reg_reg_n_131 : STD_LOGIC;
  signal m_reg_reg_n_132 : STD_LOGIC;
  signal m_reg_reg_n_133 : STD_LOGIC;
  signal m_reg_reg_n_134 : STD_LOGIC;
  signal m_reg_reg_n_135 : STD_LOGIC;
  signal m_reg_reg_n_136 : STD_LOGIC;
  signal m_reg_reg_n_137 : STD_LOGIC;
  signal m_reg_reg_n_138 : STD_LOGIC;
  signal m_reg_reg_n_139 : STD_LOGIC;
  signal m_reg_reg_n_140 : STD_LOGIC;
  signal m_reg_reg_n_141 : STD_LOGIC;
  signal m_reg_reg_n_142 : STD_LOGIC;
  signal m_reg_reg_n_143 : STD_LOGIC;
  signal m_reg_reg_n_144 : STD_LOGIC;
  signal m_reg_reg_n_145 : STD_LOGIC;
  signal m_reg_reg_n_146 : STD_LOGIC;
  signal m_reg_reg_n_147 : STD_LOGIC;
  signal m_reg_reg_n_148 : STD_LOGIC;
  signal m_reg_reg_n_149 : STD_LOGIC;
  signal m_reg_reg_n_150 : STD_LOGIC;
  signal m_reg_reg_n_151 : STD_LOGIC;
  signal m_reg_reg_n_152 : STD_LOGIC;
  signal m_reg_reg_n_153 : STD_LOGIC;
  signal m_reg_reg_n_154 : STD_LOGIC;
  signal m_reg_reg_n_155 : STD_LOGIC;
  signal m_reg_reg_n_156 : STD_LOGIC;
  signal m_reg_reg_n_157 : STD_LOGIC;
  signal m_reg_reg_n_158 : STD_LOGIC;
  signal m_reg_reg_n_159 : STD_LOGIC;
  signal m_reg_reg_n_160 : STD_LOGIC;
  signal m_reg_reg_n_161 : STD_LOGIC;
  signal m_reg_reg_n_162 : STD_LOGIC;
  signal m_reg_reg_n_163 : STD_LOGIC;
  signal m_reg_reg_n_164 : STD_LOGIC;
  signal m_reg_reg_n_165 : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_111 : STD_LOGIC;
  signal p_reg_reg_n_112 : STD_LOGIC;
  signal p_reg_reg_n_113 : STD_LOGIC;
  signal p_reg_reg_n_114 : STD_LOGIC;
  signal p_reg_reg_n_115 : STD_LOGIC;
  signal p_reg_reg_n_116 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_add_ln121_reg_1734_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln121_reg_1734_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln121_reg_1734_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln121_reg_1734_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln121_reg_1734_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln121_reg_1734_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln121_reg_1734_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln121_reg_1734_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln121_reg_1734_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of m_reg_reg : label is "yes";
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
\add_ln121_reg_1734[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \add_ln121_reg_1734_reg[63]\(15),
      O => \add_ln121_reg_1734[15]_i_2_n_12\
    );
\add_ln121_reg_1734[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \add_ln121_reg_1734_reg[63]\(14),
      O => \add_ln121_reg_1734[15]_i_3_n_12\
    );
\add_ln121_reg_1734[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \add_ln121_reg_1734_reg[63]\(13),
      O => \add_ln121_reg_1734[15]_i_4_n_12\
    );
\add_ln121_reg_1734[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \add_ln121_reg_1734_reg[63]\(12),
      O => \add_ln121_reg_1734[15]_i_5_n_12\
    );
\add_ln121_reg_1734[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \add_ln121_reg_1734_reg[63]\(11),
      O => \add_ln121_reg_1734[15]_i_6_n_12\
    );
\add_ln121_reg_1734[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \add_ln121_reg_1734_reg[63]\(10),
      O => \add_ln121_reg_1734[15]_i_7_n_12\
    );
\add_ln121_reg_1734[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => \add_ln121_reg_1734_reg[63]\(9),
      O => \add_ln121_reg_1734[15]_i_8_n_12\
    );
\add_ln121_reg_1734[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_109,
      I1 => \add_ln121_reg_1734_reg[63]\(8),
      O => \add_ln121_reg_1734[15]_i_9_n_12\
    );
\add_ln121_reg_1734[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => \add_ln121_reg_1734_reg[63]\(23),
      O => \add_ln121_reg_1734[23]_i_2_n_12\
    );
\add_ln121_reg_1734[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_95,
      I1 => \add_ln121_reg_1734_reg[63]\(22),
      O => \add_ln121_reg_1734[23]_i_3_n_12\
    );
\add_ln121_reg_1734[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \add_ln121_reg_1734_reg[63]\(21),
      O => \add_ln121_reg_1734[23]_i_4_n_12\
    );
\add_ln121_reg_1734[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_97,
      I1 => \add_ln121_reg_1734_reg[63]\(20),
      O => \add_ln121_reg_1734[23]_i_5_n_12\
    );
\add_ln121_reg_1734[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \add_ln121_reg_1734_reg[63]\(19),
      O => \add_ln121_reg_1734[23]_i_6_n_12\
    );
\add_ln121_reg_1734[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \add_ln121_reg_1734_reg[63]\(18),
      O => \add_ln121_reg_1734[23]_i_7_n_12\
    );
\add_ln121_reg_1734[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \add_ln121_reg_1734_reg[63]\(17),
      O => \add_ln121_reg_1734[23]_i_8_n_12\
    );
\add_ln121_reg_1734[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \add_ln121_reg_1734_reg[63]\(16),
      O => \add_ln121_reg_1734[23]_i_9_n_12\
    );
\add_ln121_reg_1734[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => \add_ln121_reg_1734_reg[63]\(31),
      O => \add_ln121_reg_1734[31]_i_2_n_12\
    );
\add_ln121_reg_1734[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_87,
      I1 => \add_ln121_reg_1734_reg[63]\(30),
      O => \add_ln121_reg_1734[31]_i_3_n_12\
    );
\add_ln121_reg_1734[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_88,
      I1 => \add_ln121_reg_1734_reg[63]\(29),
      O => \add_ln121_reg_1734[31]_i_4_n_12\
    );
\add_ln121_reg_1734[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_89,
      I1 => \add_ln121_reg_1734_reg[63]\(28),
      O => \add_ln121_reg_1734[31]_i_5_n_12\
    );
\add_ln121_reg_1734[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_90,
      I1 => \add_ln121_reg_1734_reg[63]\(27),
      O => \add_ln121_reg_1734[31]_i_6_n_12\
    );
\add_ln121_reg_1734[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_91,
      I1 => \add_ln121_reg_1734_reg[63]\(26),
      O => \add_ln121_reg_1734[31]_i_7_n_12\
    );
\add_ln121_reg_1734[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_92,
      I1 => \add_ln121_reg_1734_reg[63]\(25),
      O => \add_ln121_reg_1734[31]_i_8_n_12\
    );
\add_ln121_reg_1734[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => \add_ln121_reg_1734_reg[63]\(24),
      O => \add_ln121_reg_1734[31]_i_9_n_12\
    );
\add_ln121_reg_1734[39]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln121_reg_1734_reg[63]\(32),
      I1 => p_reg_reg_n_85,
      O => \add_ln121_reg_1734[39]_i_10_n_12\
    );
\add_ln121_reg_1734[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_110,
      I1 => \add_ln121_reg_1734_reg[63]\(7),
      O => \add_ln121_reg_1734[7]_i_2_n_12\
    );
\add_ln121_reg_1734[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_111,
      I1 => \add_ln121_reg_1734_reg[63]\(6),
      O => \add_ln121_reg_1734[7]_i_3_n_12\
    );
\add_ln121_reg_1734[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_112,
      I1 => \add_ln121_reg_1734_reg[63]\(5),
      O => \add_ln121_reg_1734[7]_i_4_n_12\
    );
\add_ln121_reg_1734[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_113,
      I1 => \add_ln121_reg_1734_reg[63]\(4),
      O => \add_ln121_reg_1734[7]_i_5_n_12\
    );
\add_ln121_reg_1734[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_114,
      I1 => \add_ln121_reg_1734_reg[63]\(3),
      O => \add_ln121_reg_1734[7]_i_6_n_12\
    );
\add_ln121_reg_1734[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_115,
      I1 => \add_ln121_reg_1734_reg[63]\(2),
      O => \add_ln121_reg_1734[7]_i_7_n_12\
    );
\add_ln121_reg_1734[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_116,
      I1 => \add_ln121_reg_1734_reg[63]\(1),
      O => \add_ln121_reg_1734[7]_i_8_n_12\
    );
\add_ln121_reg_1734[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_117,
      I1 => \add_ln121_reg_1734_reg[63]\(0),
      O => \add_ln121_reg_1734[7]_i_9_n_12\
    );
\add_ln121_reg_1734_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln121_reg_1734_reg[7]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln121_reg_1734_reg[15]_i_1_n_12\,
      CO(6) => \add_ln121_reg_1734_reg[15]_i_1_n_13\,
      CO(5) => \add_ln121_reg_1734_reg[15]_i_1_n_14\,
      CO(4) => \add_ln121_reg_1734_reg[15]_i_1_n_15\,
      CO(3) => \add_ln121_reg_1734_reg[15]_i_1_n_16\,
      CO(2) => \add_ln121_reg_1734_reg[15]_i_1_n_17\,
      CO(1) => \add_ln121_reg_1734_reg[15]_i_1_n_18\,
      CO(0) => \add_ln121_reg_1734_reg[15]_i_1_n_19\,
      DI(7) => p_reg_reg_n_102,
      DI(6) => p_reg_reg_n_103,
      DI(5) => p_reg_reg_n_104,
      DI(4) => p_reg_reg_n_105,
      DI(3) => p_reg_reg_n_106,
      DI(2) => p_reg_reg_n_107,
      DI(1) => p_reg_reg_n_108,
      DI(0) => p_reg_reg_n_109,
      O(7 downto 0) => D(15 downto 8),
      S(7) => \add_ln121_reg_1734[15]_i_2_n_12\,
      S(6) => \add_ln121_reg_1734[15]_i_3_n_12\,
      S(5) => \add_ln121_reg_1734[15]_i_4_n_12\,
      S(4) => \add_ln121_reg_1734[15]_i_5_n_12\,
      S(3) => \add_ln121_reg_1734[15]_i_6_n_12\,
      S(2) => \add_ln121_reg_1734[15]_i_7_n_12\,
      S(1) => \add_ln121_reg_1734[15]_i_8_n_12\,
      S(0) => \add_ln121_reg_1734[15]_i_9_n_12\
    );
\add_ln121_reg_1734_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln121_reg_1734_reg[15]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln121_reg_1734_reg[23]_i_1_n_12\,
      CO(6) => \add_ln121_reg_1734_reg[23]_i_1_n_13\,
      CO(5) => \add_ln121_reg_1734_reg[23]_i_1_n_14\,
      CO(4) => \add_ln121_reg_1734_reg[23]_i_1_n_15\,
      CO(3) => \add_ln121_reg_1734_reg[23]_i_1_n_16\,
      CO(2) => \add_ln121_reg_1734_reg[23]_i_1_n_17\,
      CO(1) => \add_ln121_reg_1734_reg[23]_i_1_n_18\,
      CO(0) => \add_ln121_reg_1734_reg[23]_i_1_n_19\,
      DI(7) => p_reg_reg_n_94,
      DI(6) => p_reg_reg_n_95,
      DI(5) => p_reg_reg_n_96,
      DI(4) => p_reg_reg_n_97,
      DI(3) => p_reg_reg_n_98,
      DI(2) => p_reg_reg_n_99,
      DI(1) => p_reg_reg_n_100,
      DI(0) => p_reg_reg_n_101,
      O(7 downto 0) => D(23 downto 16),
      S(7) => \add_ln121_reg_1734[23]_i_2_n_12\,
      S(6) => \add_ln121_reg_1734[23]_i_3_n_12\,
      S(5) => \add_ln121_reg_1734[23]_i_4_n_12\,
      S(4) => \add_ln121_reg_1734[23]_i_5_n_12\,
      S(3) => \add_ln121_reg_1734[23]_i_6_n_12\,
      S(2) => \add_ln121_reg_1734[23]_i_7_n_12\,
      S(1) => \add_ln121_reg_1734[23]_i_8_n_12\,
      S(0) => \add_ln121_reg_1734[23]_i_9_n_12\
    );
\add_ln121_reg_1734_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln121_reg_1734_reg[23]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln121_reg_1734_reg[31]_i_1_n_12\,
      CO(6) => \add_ln121_reg_1734_reg[31]_i_1_n_13\,
      CO(5) => \add_ln121_reg_1734_reg[31]_i_1_n_14\,
      CO(4) => \add_ln121_reg_1734_reg[31]_i_1_n_15\,
      CO(3) => \add_ln121_reg_1734_reg[31]_i_1_n_16\,
      CO(2) => \add_ln121_reg_1734_reg[31]_i_1_n_17\,
      CO(1) => \add_ln121_reg_1734_reg[31]_i_1_n_18\,
      CO(0) => \add_ln121_reg_1734_reg[31]_i_1_n_19\,
      DI(7) => p_reg_reg_n_86,
      DI(6) => p_reg_reg_n_87,
      DI(5) => p_reg_reg_n_88,
      DI(4) => p_reg_reg_n_89,
      DI(3) => p_reg_reg_n_90,
      DI(2) => p_reg_reg_n_91,
      DI(1) => p_reg_reg_n_92,
      DI(0) => p_reg_reg_n_93,
      O(7 downto 0) => D(31 downto 24),
      S(7) => \add_ln121_reg_1734[31]_i_2_n_12\,
      S(6) => \add_ln121_reg_1734[31]_i_3_n_12\,
      S(5) => \add_ln121_reg_1734[31]_i_4_n_12\,
      S(4) => \add_ln121_reg_1734[31]_i_5_n_12\,
      S(3) => \add_ln121_reg_1734[31]_i_6_n_12\,
      S(2) => \add_ln121_reg_1734[31]_i_7_n_12\,
      S(1) => \add_ln121_reg_1734[31]_i_8_n_12\,
      S(0) => \add_ln121_reg_1734[31]_i_9_n_12\
    );
\add_ln121_reg_1734_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln121_reg_1734_reg[31]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln121_reg_1734_reg[39]_i_1_n_12\,
      CO(6) => \add_ln121_reg_1734_reg[39]_i_1_n_13\,
      CO(5) => \add_ln121_reg_1734_reg[39]_i_1_n_14\,
      CO(4) => \add_ln121_reg_1734_reg[39]_i_1_n_15\,
      CO(3) => \add_ln121_reg_1734_reg[39]_i_1_n_16\,
      CO(2) => \add_ln121_reg_1734_reg[39]_i_1_n_17\,
      CO(1) => \add_ln121_reg_1734_reg[39]_i_1_n_18\,
      CO(0) => \add_ln121_reg_1734_reg[39]_i_1_n_19\,
      DI(7 downto 1) => \add_ln121_reg_1734_reg[63]\(38 downto 32),
      DI(0) => DI(0),
      O(7 downto 0) => D(39 downto 32),
      S(7 downto 1) => S(6 downto 0),
      S(0) => \add_ln121_reg_1734[39]_i_10_n_12\
    );
\add_ln121_reg_1734_reg[47]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln121_reg_1734_reg[39]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln121_reg_1734_reg[47]_i_1_n_12\,
      CO(6) => \add_ln121_reg_1734_reg[47]_i_1_n_13\,
      CO(5) => \add_ln121_reg_1734_reg[47]_i_1_n_14\,
      CO(4) => \add_ln121_reg_1734_reg[47]_i_1_n_15\,
      CO(3) => \add_ln121_reg_1734_reg[47]_i_1_n_16\,
      CO(2) => \add_ln121_reg_1734_reg[47]_i_1_n_17\,
      CO(1) => \add_ln121_reg_1734_reg[47]_i_1_n_18\,
      CO(0) => \add_ln121_reg_1734_reg[47]_i_1_n_19\,
      DI(7 downto 0) => \add_ln121_reg_1734_reg[63]\(46 downto 39),
      O(7 downto 0) => D(47 downto 40),
      S(7 downto 0) => \add_ln121_reg_1734_reg[47]\(7 downto 0)
    );
\add_ln121_reg_1734_reg[55]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln121_reg_1734_reg[47]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln121_reg_1734_reg[55]_i_1_n_12\,
      CO(6) => \add_ln121_reg_1734_reg[55]_i_1_n_13\,
      CO(5) => \add_ln121_reg_1734_reg[55]_i_1_n_14\,
      CO(4) => \add_ln121_reg_1734_reg[55]_i_1_n_15\,
      CO(3) => \add_ln121_reg_1734_reg[55]_i_1_n_16\,
      CO(2) => \add_ln121_reg_1734_reg[55]_i_1_n_17\,
      CO(1) => \add_ln121_reg_1734_reg[55]_i_1_n_18\,
      CO(0) => \add_ln121_reg_1734_reg[55]_i_1_n_19\,
      DI(7 downto 0) => \add_ln121_reg_1734_reg[63]\(54 downto 47),
      O(7 downto 0) => D(55 downto 48),
      S(7 downto 0) => \add_ln121_reg_1734_reg[55]\(7 downto 0)
    );
\add_ln121_reg_1734_reg[63]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln121_reg_1734_reg[55]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln121_reg_1734_reg[63]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln121_reg_1734_reg[63]_i_1_n_13\,
      CO(5) => \add_ln121_reg_1734_reg[63]_i_1_n_14\,
      CO(4) => \add_ln121_reg_1734_reg[63]_i_1_n_15\,
      CO(3) => \add_ln121_reg_1734_reg[63]_i_1_n_16\,
      CO(2) => \add_ln121_reg_1734_reg[63]_i_1_n_17\,
      CO(1) => \add_ln121_reg_1734_reg[63]_i_1_n_18\,
      CO(0) => \add_ln121_reg_1734_reg[63]_i_1_n_19\,
      DI(7) => '0',
      DI(6 downto 0) => \add_ln121_reg_1734_reg[63]\(61 downto 55),
      O(7 downto 0) => D(63 downto 56),
      S(7 downto 0) => \add_ln121_reg_1734_reg[63]_0\(7 downto 0)
    );
\add_ln121_reg_1734_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln121_reg_1734_reg[7]_i_1_n_12\,
      CO(6) => \add_ln121_reg_1734_reg[7]_i_1_n_13\,
      CO(5) => \add_ln121_reg_1734_reg[7]_i_1_n_14\,
      CO(4) => \add_ln121_reg_1734_reg[7]_i_1_n_15\,
      CO(3) => \add_ln121_reg_1734_reg[7]_i_1_n_16\,
      CO(2) => \add_ln121_reg_1734_reg[7]_i_1_n_17\,
      CO(1) => \add_ln121_reg_1734_reg[7]_i_1_n_18\,
      CO(0) => \add_ln121_reg_1734_reg[7]_i_1_n_19\,
      DI(7) => p_reg_reg_n_110,
      DI(6) => p_reg_reg_n_111,
      DI(5) => p_reg_reg_n_112,
      DI(4) => p_reg_reg_n_113,
      DI(3) => p_reg_reg_n_114,
      DI(2) => p_reg_reg_n_115,
      DI(1) => p_reg_reg_n_116,
      DI(0) => p_reg_reg_n_117,
      O(7 downto 0) => D(7 downto 0),
      S(7) => \add_ln121_reg_1734[7]_i_2_n_12\,
      S(6) => \add_ln121_reg_1734[7]_i_3_n_12\,
      S(5) => \add_ln121_reg_1734[7]_i_4_n_12\,
      S(4) => \add_ln121_reg_1734[7]_i_5_n_12\,
      S(3) => \add_ln121_reg_1734[7]_i_6_n_12\,
      S(2) => \add_ln121_reg_1734[7]_i_7_n_12\,
      S(1) => \add_ln121_reg_1734[7]_i_8_n_12\,
      S(0) => \add_ln121_reg_1734[7]_i_9_n_12\
    );
m_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q1(15),
      A(28) => indata_q1(15),
      A(27) => indata_q1(15),
      A(26) => indata_q1(15),
      A(25) => indata_q1(15),
      A(24) => indata_q1(15),
      A(23) => indata_q1(15),
      A(22) => indata_q1(15),
      A(21) => indata_q1(15),
      A(20) => indata_q1(15),
      A(19) => indata_q1(15),
      A(18) => indata_q1(15),
      A(17) => indata_q1(15),
      A(16) => indata_q1(15),
      A(15 downto 0) => indata_q1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q1(15),
      B(16) => indata_q1(15),
      B(15 downto 0) => indata_q1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(1),
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_reg_reg_n_118,
      PCOUT(46) => m_reg_reg_n_119,
      PCOUT(45) => m_reg_reg_n_120,
      PCOUT(44) => m_reg_reg_n_121,
      PCOUT(43) => m_reg_reg_n_122,
      PCOUT(42) => m_reg_reg_n_123,
      PCOUT(41) => m_reg_reg_n_124,
      PCOUT(40) => m_reg_reg_n_125,
      PCOUT(39) => m_reg_reg_n_126,
      PCOUT(38) => m_reg_reg_n_127,
      PCOUT(37) => m_reg_reg_n_128,
      PCOUT(36) => m_reg_reg_n_129,
      PCOUT(35) => m_reg_reg_n_130,
      PCOUT(34) => m_reg_reg_n_131,
      PCOUT(33) => m_reg_reg_n_132,
      PCOUT(32) => m_reg_reg_n_133,
      PCOUT(31) => m_reg_reg_n_134,
      PCOUT(30) => m_reg_reg_n_135,
      PCOUT(29) => m_reg_reg_n_136,
      PCOUT(28) => m_reg_reg_n_137,
      PCOUT(27) => m_reg_reg_n_138,
      PCOUT(26) => m_reg_reg_n_139,
      PCOUT(25) => m_reg_reg_n_140,
      PCOUT(24) => m_reg_reg_n_141,
      PCOUT(23) => m_reg_reg_n_142,
      PCOUT(22) => m_reg_reg_n_143,
      PCOUT(21) => m_reg_reg_n_144,
      PCOUT(20) => m_reg_reg_n_145,
      PCOUT(19) => m_reg_reg_n_146,
      PCOUT(18) => m_reg_reg_n_147,
      PCOUT(17) => m_reg_reg_n_148,
      PCOUT(16) => m_reg_reg_n_149,
      PCOUT(15) => m_reg_reg_n_150,
      PCOUT(14) => m_reg_reg_n_151,
      PCOUT(13) => m_reg_reg_n_152,
      PCOUT(12) => m_reg_reg_n_153,
      PCOUT(11) => m_reg_reg_n_154,
      PCOUT(10) => m_reg_reg_n_155,
      PCOUT(9) => m_reg_reg_n_156,
      PCOUT(8) => m_reg_reg_n_157,
      PCOUT(7) => m_reg_reg_n_158,
      PCOUT(6) => m_reg_reg_n_159,
      PCOUT(5) => m_reg_reg_n_160,
      PCOUT(4) => m_reg_reg_n_161,
      PCOUT(3) => m_reg_reg_n_162,
      PCOUT(2) => m_reg_reg_n_163,
      PCOUT(1) => m_reg_reg_n_164,
      PCOUT(0) => m_reg_reg_n_165,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q0(15),
      B(16) => indata_q0(15),
      B(15 downto 0) => indata_q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA2,
      CEA2 => Q(2),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 33),
      P(32) => p_reg_reg_n_85,
      P(31) => p_reg_reg_n_86,
      P(30) => p_reg_reg_n_87,
      P(29) => p_reg_reg_n_88,
      P(28) => p_reg_reg_n_89,
      P(27) => p_reg_reg_n_90,
      P(26) => p_reg_reg_n_91,
      P(25) => p_reg_reg_n_92,
      P(24) => p_reg_reg_n_93,
      P(23) => p_reg_reg_n_94,
      P(22) => p_reg_reg_n_95,
      P(21) => p_reg_reg_n_96,
      P(20) => p_reg_reg_n_97,
      P(19) => p_reg_reg_n_98,
      P(18) => p_reg_reg_n_99,
      P(17) => p_reg_reg_n_100,
      P(16) => p_reg_reg_n_101,
      P(15) => p_reg_reg_n_102,
      P(14) => p_reg_reg_n_103,
      P(13) => p_reg_reg_n_104,
      P(12) => p_reg_reg_n_105,
      P(11) => p_reg_reg_n_106,
      P(10) => p_reg_reg_n_107,
      P(9) => p_reg_reg_n_108,
      P(8) => p_reg_reg_n_109,
      P(7) => p_reg_reg_n_110,
      P(6) => p_reg_reg_n_111,
      P(5) => p_reg_reg_n_112,
      P(4) => p_reg_reg_n_113,
      P(3) => p_reg_reg_n_114,
      P(2) => p_reg_reg_n_115,
      P(1) => p_reg_reg_n_116,
      P(0) => p_reg_reg_n_117,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_reg_reg_n_118,
      PCIN(46) => m_reg_reg_n_119,
      PCIN(45) => m_reg_reg_n_120,
      PCIN(44) => m_reg_reg_n_121,
      PCIN(43) => m_reg_reg_n_122,
      PCIN(42) => m_reg_reg_n_123,
      PCIN(41) => m_reg_reg_n_124,
      PCIN(40) => m_reg_reg_n_125,
      PCIN(39) => m_reg_reg_n_126,
      PCIN(38) => m_reg_reg_n_127,
      PCIN(37) => m_reg_reg_n_128,
      PCIN(36) => m_reg_reg_n_129,
      PCIN(35) => m_reg_reg_n_130,
      PCIN(34) => m_reg_reg_n_131,
      PCIN(33) => m_reg_reg_n_132,
      PCIN(32) => m_reg_reg_n_133,
      PCIN(31) => m_reg_reg_n_134,
      PCIN(30) => m_reg_reg_n_135,
      PCIN(29) => m_reg_reg_n_136,
      PCIN(28) => m_reg_reg_n_137,
      PCIN(27) => m_reg_reg_n_138,
      PCIN(26) => m_reg_reg_n_139,
      PCIN(25) => m_reg_reg_n_140,
      PCIN(24) => m_reg_reg_n_141,
      PCIN(23) => m_reg_reg_n_142,
      PCIN(22) => m_reg_reg_n_143,
      PCIN(21) => m_reg_reg_n_144,
      PCIN(20) => m_reg_reg_n_145,
      PCIN(19) => m_reg_reg_n_146,
      PCIN(18) => m_reg_reg_n_147,
      PCIN(17) => m_reg_reg_n_148,
      PCIN(16) => m_reg_reg_n_149,
      PCIN(15) => m_reg_reg_n_150,
      PCIN(14) => m_reg_reg_n_151,
      PCIN(13) => m_reg_reg_n_152,
      PCIN(12) => m_reg_reg_n_153,
      PCIN(11) => m_reg_reg_n_154,
      PCIN(10) => m_reg_reg_n_155,
      PCIN(9) => m_reg_reg_n_156,
      PCIN(8) => m_reg_reg_n_157,
      PCIN(7) => m_reg_reg_n_158,
      PCIN(6) => m_reg_reg_n_159,
      PCIN(5) => m_reg_reg_n_160,
      PCIN(4) => m_reg_reg_n_161,
      PCIN(3) => m_reg_reg_n_162,
      PCIN(2) => m_reg_reg_n_163,
      PCIN(1) => m_reg_reg_n_164,
      PCIN(0) => m_reg_reg_n_165,
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_20 is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CEA2 : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_20 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_20;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_20 is
  signal \^b\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m_reg_reg_n_118 : STD_LOGIC;
  signal m_reg_reg_n_119 : STD_LOGIC;
  signal m_reg_reg_n_120 : STD_LOGIC;
  signal m_reg_reg_n_121 : STD_LOGIC;
  signal m_reg_reg_n_122 : STD_LOGIC;
  signal m_reg_reg_n_123 : STD_LOGIC;
  signal m_reg_reg_n_124 : STD_LOGIC;
  signal m_reg_reg_n_125 : STD_LOGIC;
  signal m_reg_reg_n_126 : STD_LOGIC;
  signal m_reg_reg_n_127 : STD_LOGIC;
  signal m_reg_reg_n_128 : STD_LOGIC;
  signal m_reg_reg_n_129 : STD_LOGIC;
  signal m_reg_reg_n_130 : STD_LOGIC;
  signal m_reg_reg_n_131 : STD_LOGIC;
  signal m_reg_reg_n_132 : STD_LOGIC;
  signal m_reg_reg_n_133 : STD_LOGIC;
  signal m_reg_reg_n_134 : STD_LOGIC;
  signal m_reg_reg_n_135 : STD_LOGIC;
  signal m_reg_reg_n_136 : STD_LOGIC;
  signal m_reg_reg_n_137 : STD_LOGIC;
  signal m_reg_reg_n_138 : STD_LOGIC;
  signal m_reg_reg_n_139 : STD_LOGIC;
  signal m_reg_reg_n_140 : STD_LOGIC;
  signal m_reg_reg_n_141 : STD_LOGIC;
  signal m_reg_reg_n_142 : STD_LOGIC;
  signal m_reg_reg_n_143 : STD_LOGIC;
  signal m_reg_reg_n_144 : STD_LOGIC;
  signal m_reg_reg_n_145 : STD_LOGIC;
  signal m_reg_reg_n_146 : STD_LOGIC;
  signal m_reg_reg_n_147 : STD_LOGIC;
  signal m_reg_reg_n_148 : STD_LOGIC;
  signal m_reg_reg_n_149 : STD_LOGIC;
  signal m_reg_reg_n_150 : STD_LOGIC;
  signal m_reg_reg_n_151 : STD_LOGIC;
  signal m_reg_reg_n_152 : STD_LOGIC;
  signal m_reg_reg_n_153 : STD_LOGIC;
  signal m_reg_reg_n_154 : STD_LOGIC;
  signal m_reg_reg_n_155 : STD_LOGIC;
  signal m_reg_reg_n_156 : STD_LOGIC;
  signal m_reg_reg_n_157 : STD_LOGIC;
  signal m_reg_reg_n_158 : STD_LOGIC;
  signal m_reg_reg_n_159 : STD_LOGIC;
  signal m_reg_reg_n_160 : STD_LOGIC;
  signal m_reg_reg_n_161 : STD_LOGIC;
  signal m_reg_reg_n_162 : STD_LOGIC;
  signal m_reg_reg_n_163 : STD_LOGIC;
  signal m_reg_reg_n_164 : STD_LOGIC;
  signal m_reg_reg_n_165 : STD_LOGIC;
  signal NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of m_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_reg_reg_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of m_reg_reg_i_10 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of m_reg_reg_i_11 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of m_reg_reg_i_12 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of m_reg_reg_i_13 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of m_reg_reg_i_14 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of m_reg_reg_i_15 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of m_reg_reg_i_16 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of m_reg_reg_i_2 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of m_reg_reg_i_3 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of m_reg_reg_i_4 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of m_reg_reg_i_5 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of m_reg_reg_i_6 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of m_reg_reg_i_7 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of m_reg_reg_i_8 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of m_reg_reg_i_9 : label is "soft_lutpair119";
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  B(15 downto 0) <= \^b\(15 downto 0);
m_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q0(15),
      A(28) => indata_q0(15),
      A(27) => indata_q0(15),
      A(26) => indata_q0(15),
      A(25) => indata_q0(15),
      A(24) => indata_q0(15),
      A(23) => indata_q0(15),
      A(22) => indata_q0(15),
      A(21) => indata_q0(15),
      A(20) => indata_q0(15),
      A(19) => indata_q0(15),
      A(18) => indata_q0(15),
      A(17) => indata_q0(15),
      A(16) => indata_q0(15),
      A(15 downto 0) => indata_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q0(15),
      B(16) => indata_q0(15),
      B(15 downto 0) => indata_q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_reg_reg_n_118,
      PCOUT(46) => m_reg_reg_n_119,
      PCOUT(45) => m_reg_reg_n_120,
      PCOUT(44) => m_reg_reg_n_121,
      PCOUT(43) => m_reg_reg_n_122,
      PCOUT(42) => m_reg_reg_n_123,
      PCOUT(41) => m_reg_reg_n_124,
      PCOUT(40) => m_reg_reg_n_125,
      PCOUT(39) => m_reg_reg_n_126,
      PCOUT(38) => m_reg_reg_n_127,
      PCOUT(37) => m_reg_reg_n_128,
      PCOUT(36) => m_reg_reg_n_129,
      PCOUT(35) => m_reg_reg_n_130,
      PCOUT(34) => m_reg_reg_n_131,
      PCOUT(33) => m_reg_reg_n_132,
      PCOUT(32) => m_reg_reg_n_133,
      PCOUT(31) => m_reg_reg_n_134,
      PCOUT(30) => m_reg_reg_n_135,
      PCOUT(29) => m_reg_reg_n_136,
      PCOUT(28) => m_reg_reg_n_137,
      PCOUT(27) => m_reg_reg_n_138,
      PCOUT(26) => m_reg_reg_n_139,
      PCOUT(25) => m_reg_reg_n_140,
      PCOUT(24) => m_reg_reg_n_141,
      PCOUT(23) => m_reg_reg_n_142,
      PCOUT(22) => m_reg_reg_n_143,
      PCOUT(21) => m_reg_reg_n_144,
      PCOUT(20) => m_reg_reg_n_145,
      PCOUT(19) => m_reg_reg_n_146,
      PCOUT(18) => m_reg_reg_n_147,
      PCOUT(17) => m_reg_reg_n_148,
      PCOUT(16) => m_reg_reg_n_149,
      PCOUT(15) => m_reg_reg_n_150,
      PCOUT(14) => m_reg_reg_n_151,
      PCOUT(13) => m_reg_reg_n_152,
      PCOUT(12) => m_reg_reg_n_153,
      PCOUT(11) => m_reg_reg_n_154,
      PCOUT(10) => m_reg_reg_n_155,
      PCOUT(9) => m_reg_reg_n_156,
      PCOUT(8) => m_reg_reg_n_157,
      PCOUT(7) => m_reg_reg_n_158,
      PCOUT(6) => m_reg_reg_n_159,
      PCOUT(5) => m_reg_reg_n_160,
      PCOUT(4) => m_reg_reg_n_161,
      PCOUT(3) => m_reg_reg_n_162,
      PCOUT(2) => m_reg_reg_n_163,
      PCOUT(1) => m_reg_reg_n_164,
      PCOUT(0) => m_reg_reg_n_165,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
m_reg_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q1(15),
      I1 => Q(1),
      I2 => indata_q0(15),
      O => \^b\(15)
    );
m_reg_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q1(6),
      I1 => Q(1),
      I2 => indata_q0(6),
      O => \^b\(6)
    );
m_reg_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q1(5),
      I1 => Q(1),
      I2 => indata_q0(5),
      O => \^b\(5)
    );
m_reg_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q1(4),
      I1 => Q(1),
      I2 => indata_q0(4),
      O => \^b\(4)
    );
m_reg_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q1(3),
      I1 => Q(1),
      I2 => indata_q0(3),
      O => \^b\(3)
    );
m_reg_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q1(2),
      I1 => Q(1),
      I2 => indata_q0(2),
      O => \^b\(2)
    );
m_reg_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q1(1),
      I1 => Q(1),
      I2 => indata_q0(1),
      O => \^b\(1)
    );
m_reg_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q1(0),
      I1 => Q(1),
      I2 => indata_q0(0),
      O => \^b\(0)
    );
m_reg_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q1(14),
      I1 => Q(1),
      I2 => indata_q0(14),
      O => \^b\(14)
    );
m_reg_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q1(13),
      I1 => Q(1),
      I2 => indata_q0(13),
      O => \^b\(13)
    );
m_reg_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q1(12),
      I1 => Q(1),
      I2 => indata_q0(12),
      O => \^b\(12)
    );
m_reg_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q1(11),
      I1 => Q(1),
      I2 => indata_q0(11),
      O => \^b\(11)
    );
m_reg_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q1(10),
      I1 => Q(1),
      I2 => indata_q0(10),
      O => \^b\(10)
    );
m_reg_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q1(9),
      I1 => Q(1),
      I2 => indata_q0(9),
      O => \^b\(9)
    );
m_reg_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q1(8),
      I1 => Q(1),
      I2 => indata_q0(8),
      O => \^b\(8)
    );
m_reg_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q1(7),
      I1 => Q(1),
      I2 => indata_q0(7),
      O => \^b\(7)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^b\(15),
      A(28) => \^b\(15),
      A(27) => \^b\(15),
      A(26) => \^b\(15),
      A(25) => \^b\(15),
      A(24) => \^b\(15),
      A(23) => \^b\(15),
      A(22) => \^b\(15),
      A(21) => \^b\(15),
      A(20) => \^b\(15),
      A(19) => \^b\(15),
      A(18) => \^b\(15),
      A(17) => \^b\(15),
      A(16) => \^b\(15),
      A(15 downto 0) => \^b\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(15),
      B(16) => \^b\(15),
      B(15 downto 0) => \^b\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA2,
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEA2,
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => P(32 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_reg_reg_n_118,
      PCIN(46) => m_reg_reg_n_119,
      PCIN(45) => m_reg_reg_n_120,
      PCIN(44) => m_reg_reg_n_121,
      PCIN(43) => m_reg_reg_n_122,
      PCIN(42) => m_reg_reg_n_123,
      PCIN(41) => m_reg_reg_n_124,
      PCIN(40) => m_reg_reg_n_125,
      PCIN(39) => m_reg_reg_n_126,
      PCIN(38) => m_reg_reg_n_127,
      PCIN(37) => m_reg_reg_n_128,
      PCIN(36) => m_reg_reg_n_129,
      PCIN(35) => m_reg_reg_n_130,
      PCIN(34) => m_reg_reg_n_131,
      PCIN(33) => m_reg_reg_n_132,
      PCIN(32) => m_reg_reg_n_133,
      PCIN(31) => m_reg_reg_n_134,
      PCIN(30) => m_reg_reg_n_135,
      PCIN(29) => m_reg_reg_n_136,
      PCIN(28) => m_reg_reg_n_137,
      PCIN(27) => m_reg_reg_n_138,
      PCIN(26) => m_reg_reg_n_139,
      PCIN(25) => m_reg_reg_n_140,
      PCIN(24) => m_reg_reg_n_141,
      PCIN(23) => m_reg_reg_n_142,
      PCIN(22) => m_reg_reg_n_143,
      PCIN(21) => m_reg_reg_n_144,
      PCIN(20) => m_reg_reg_n_145,
      PCIN(19) => m_reg_reg_n_146,
      PCIN(18) => m_reg_reg_n_147,
      PCIN(17) => m_reg_reg_n_148,
      PCIN(16) => m_reg_reg_n_149,
      PCIN(15) => m_reg_reg_n_150,
      PCIN(14) => m_reg_reg_n_151,
      PCIN(13) => m_reg_reg_n_152,
      PCIN(12) => m_reg_reg_n_153,
      PCIN(11) => m_reg_reg_n_154,
      PCIN(10) => m_reg_reg_n_155,
      PCIN(9) => m_reg_reg_n_156,
      PCIN(8) => m_reg_reg_n_157,
      PCIN(7) => m_reg_reg_n_158,
      PCIN(6) => m_reg_reg_n_159,
      PCIN(5) => m_reg_reg_n_160,
      PCIN(4) => m_reg_reg_n_161,
      PCIN(3) => m_reg_reg_n_162,
      PCIN(2) => m_reg_reg_n_163,
      PCIN(1) => m_reg_reg_n_164,
      PCIN(0) => m_reg_reg_n_165,
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_21 is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln115_reg_1709_reg[39]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_21 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_21;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_21 is
  signal \^p\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal m_reg_reg_n_118 : STD_LOGIC;
  signal m_reg_reg_n_119 : STD_LOGIC;
  signal m_reg_reg_n_120 : STD_LOGIC;
  signal m_reg_reg_n_121 : STD_LOGIC;
  signal m_reg_reg_n_122 : STD_LOGIC;
  signal m_reg_reg_n_123 : STD_LOGIC;
  signal m_reg_reg_n_124 : STD_LOGIC;
  signal m_reg_reg_n_125 : STD_LOGIC;
  signal m_reg_reg_n_126 : STD_LOGIC;
  signal m_reg_reg_n_127 : STD_LOGIC;
  signal m_reg_reg_n_128 : STD_LOGIC;
  signal m_reg_reg_n_129 : STD_LOGIC;
  signal m_reg_reg_n_130 : STD_LOGIC;
  signal m_reg_reg_n_131 : STD_LOGIC;
  signal m_reg_reg_n_132 : STD_LOGIC;
  signal m_reg_reg_n_133 : STD_LOGIC;
  signal m_reg_reg_n_134 : STD_LOGIC;
  signal m_reg_reg_n_135 : STD_LOGIC;
  signal m_reg_reg_n_136 : STD_LOGIC;
  signal m_reg_reg_n_137 : STD_LOGIC;
  signal m_reg_reg_n_138 : STD_LOGIC;
  signal m_reg_reg_n_139 : STD_LOGIC;
  signal m_reg_reg_n_140 : STD_LOGIC;
  signal m_reg_reg_n_141 : STD_LOGIC;
  signal m_reg_reg_n_142 : STD_LOGIC;
  signal m_reg_reg_n_143 : STD_LOGIC;
  signal m_reg_reg_n_144 : STD_LOGIC;
  signal m_reg_reg_n_145 : STD_LOGIC;
  signal m_reg_reg_n_146 : STD_LOGIC;
  signal m_reg_reg_n_147 : STD_LOGIC;
  signal m_reg_reg_n_148 : STD_LOGIC;
  signal m_reg_reg_n_149 : STD_LOGIC;
  signal m_reg_reg_n_150 : STD_LOGIC;
  signal m_reg_reg_n_151 : STD_LOGIC;
  signal m_reg_reg_n_152 : STD_LOGIC;
  signal m_reg_reg_n_153 : STD_LOGIC;
  signal m_reg_reg_n_154 : STD_LOGIC;
  signal m_reg_reg_n_155 : STD_LOGIC;
  signal m_reg_reg_n_156 : STD_LOGIC;
  signal m_reg_reg_n_157 : STD_LOGIC;
  signal m_reg_reg_n_158 : STD_LOGIC;
  signal m_reg_reg_n_159 : STD_LOGIC;
  signal m_reg_reg_n_160 : STD_LOGIC;
  signal m_reg_reg_n_161 : STD_LOGIC;
  signal m_reg_reg_n_162 : STD_LOGIC;
  signal m_reg_reg_n_163 : STD_LOGIC;
  signal m_reg_reg_n_164 : STD_LOGIC;
  signal m_reg_reg_n_165 : STD_LOGIC;
  signal NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of m_reg_reg : label is "yes";
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(32 downto 0) <= \^p\(32 downto 0);
\add_ln115_reg_1709[39]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBB0044F"
    )
        port map (
      I0 => \add_ln115_reg_1709_reg[39]\(0),
      I1 => \^p\(32),
      I2 => \add_ln115_reg_1709_reg[39]\(1),
      I3 => CO(0),
      I4 => \add_ln115_reg_1709_reg[39]\(2),
      O => S(0)
    );
m_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(15),
      B(16) => DSP_ALU_INST(15),
      B(15 downto 0) => DSP_ALU_INST(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_reg_reg_n_118,
      PCOUT(46) => m_reg_reg_n_119,
      PCOUT(45) => m_reg_reg_n_120,
      PCOUT(44) => m_reg_reg_n_121,
      PCOUT(43) => m_reg_reg_n_122,
      PCOUT(42) => m_reg_reg_n_123,
      PCOUT(41) => m_reg_reg_n_124,
      PCOUT(40) => m_reg_reg_n_125,
      PCOUT(39) => m_reg_reg_n_126,
      PCOUT(38) => m_reg_reg_n_127,
      PCOUT(37) => m_reg_reg_n_128,
      PCOUT(36) => m_reg_reg_n_129,
      PCOUT(35) => m_reg_reg_n_130,
      PCOUT(34) => m_reg_reg_n_131,
      PCOUT(33) => m_reg_reg_n_132,
      PCOUT(32) => m_reg_reg_n_133,
      PCOUT(31) => m_reg_reg_n_134,
      PCOUT(30) => m_reg_reg_n_135,
      PCOUT(29) => m_reg_reg_n_136,
      PCOUT(28) => m_reg_reg_n_137,
      PCOUT(27) => m_reg_reg_n_138,
      PCOUT(26) => m_reg_reg_n_139,
      PCOUT(25) => m_reg_reg_n_140,
      PCOUT(24) => m_reg_reg_n_141,
      PCOUT(23) => m_reg_reg_n_142,
      PCOUT(22) => m_reg_reg_n_143,
      PCOUT(21) => m_reg_reg_n_144,
      PCOUT(20) => m_reg_reg_n_145,
      PCOUT(19) => m_reg_reg_n_146,
      PCOUT(18) => m_reg_reg_n_147,
      PCOUT(17) => m_reg_reg_n_148,
      PCOUT(16) => m_reg_reg_n_149,
      PCOUT(15) => m_reg_reg_n_150,
      PCOUT(14) => m_reg_reg_n_151,
      PCOUT(13) => m_reg_reg_n_152,
      PCOUT(12) => m_reg_reg_n_153,
      PCOUT(11) => m_reg_reg_n_154,
      PCOUT(10) => m_reg_reg_n_155,
      PCOUT(9) => m_reg_reg_n_156,
      PCOUT(8) => m_reg_reg_n_157,
      PCOUT(7) => m_reg_reg_n_158,
      PCOUT(6) => m_reg_reg_n_159,
      PCOUT(5) => m_reg_reg_n_160,
      PCOUT(4) => m_reg_reg_n_161,
      PCOUT(3) => m_reg_reg_n_162,
      PCOUT(2) => m_reg_reg_n_163,
      PCOUT(1) => m_reg_reg_n_164,
      PCOUT(0) => m_reg_reg_n_165,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q1(15),
      A(28) => indata_q1(15),
      A(27) => indata_q1(15),
      A(26) => indata_q1(15),
      A(25) => indata_q1(15),
      A(24) => indata_q1(15),
      A(23) => indata_q1(15),
      A(22) => indata_q1(15),
      A(21) => indata_q1(15),
      A(20) => indata_q1(15),
      A(19) => indata_q1(15),
      A(18) => indata_q1(15),
      A(17) => indata_q1(15),
      A(16) => indata_q1(15),
      A(15 downto 0) => indata_q1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q1(15),
      B(16) => indata_q1(15),
      B(15 downto 0) => indata_q1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => \^p\(32 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_reg_reg_n_118,
      PCIN(46) => m_reg_reg_n_119,
      PCIN(45) => m_reg_reg_n_120,
      PCIN(44) => m_reg_reg_n_121,
      PCIN(43) => m_reg_reg_n_122,
      PCIN(42) => m_reg_reg_n_123,
      PCIN(41) => m_reg_reg_n_124,
      PCIN(40) => m_reg_reg_n_125,
      PCIN(39) => m_reg_reg_n_126,
      PCIN(38) => m_reg_reg_n_127,
      PCIN(37) => m_reg_reg_n_128,
      PCIN(36) => m_reg_reg_n_129,
      PCIN(35) => m_reg_reg_n_130,
      PCIN(34) => m_reg_reg_n_131,
      PCIN(33) => m_reg_reg_n_132,
      PCIN(32) => m_reg_reg_n_133,
      PCIN(31) => m_reg_reg_n_134,
      PCIN(30) => m_reg_reg_n_135,
      PCIN(29) => m_reg_reg_n_136,
      PCIN(28) => m_reg_reg_n_137,
      PCIN(27) => m_reg_reg_n_138,
      PCIN(26) => m_reg_reg_n_139,
      PCIN(25) => m_reg_reg_n_140,
      PCIN(24) => m_reg_reg_n_141,
      PCIN(23) => m_reg_reg_n_142,
      PCIN(22) => m_reg_reg_n_143,
      PCIN(21) => m_reg_reg_n_144,
      PCIN(20) => m_reg_reg_n_145,
      PCIN(19) => m_reg_reg_n_146,
      PCIN(18) => m_reg_reg_n_147,
      PCIN(17) => m_reg_reg_n_148,
      PCIN(16) => m_reg_reg_n_149,
      PCIN(15) => m_reg_reg_n_150,
      PCIN(14) => m_reg_reg_n_151,
      PCIN(13) => m_reg_reg_n_152,
      PCIN(12) => m_reg_reg_n_153,
      PCIN(11) => m_reg_reg_n_154,
      PCIN(10) => m_reg_reg_n_155,
      PCIN(9) => m_reg_reg_n_156,
      PCIN(8) => m_reg_reg_n_157,
      PCIN(7) => m_reg_reg_n_158,
      PCIN(6) => m_reg_reg_n_159,
      PCIN(5) => m_reg_reg_n_160,
      PCIN(4) => m_reg_reg_n_161,
      PCIN(3) => m_reg_reg_n_162,
      PCIN(2) => m_reg_reg_n_163,
      PCIN(1) => m_reg_reg_n_164,
      PCIN(0) => m_reg_reg_n_165,
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_22 is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \add_ln120_reg_1688_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_22 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_22;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_22 is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_reg_reg_n_118 : STD_LOGIC;
  signal m_reg_reg_n_119 : STD_LOGIC;
  signal m_reg_reg_n_120 : STD_LOGIC;
  signal m_reg_reg_n_121 : STD_LOGIC;
  signal m_reg_reg_n_122 : STD_LOGIC;
  signal m_reg_reg_n_123 : STD_LOGIC;
  signal m_reg_reg_n_124 : STD_LOGIC;
  signal m_reg_reg_n_125 : STD_LOGIC;
  signal m_reg_reg_n_126 : STD_LOGIC;
  signal m_reg_reg_n_127 : STD_LOGIC;
  signal m_reg_reg_n_128 : STD_LOGIC;
  signal m_reg_reg_n_129 : STD_LOGIC;
  signal m_reg_reg_n_130 : STD_LOGIC;
  signal m_reg_reg_n_131 : STD_LOGIC;
  signal m_reg_reg_n_132 : STD_LOGIC;
  signal m_reg_reg_n_133 : STD_LOGIC;
  signal m_reg_reg_n_134 : STD_LOGIC;
  signal m_reg_reg_n_135 : STD_LOGIC;
  signal m_reg_reg_n_136 : STD_LOGIC;
  signal m_reg_reg_n_137 : STD_LOGIC;
  signal m_reg_reg_n_138 : STD_LOGIC;
  signal m_reg_reg_n_139 : STD_LOGIC;
  signal m_reg_reg_n_140 : STD_LOGIC;
  signal m_reg_reg_n_141 : STD_LOGIC;
  signal m_reg_reg_n_142 : STD_LOGIC;
  signal m_reg_reg_n_143 : STD_LOGIC;
  signal m_reg_reg_n_144 : STD_LOGIC;
  signal m_reg_reg_n_145 : STD_LOGIC;
  signal m_reg_reg_n_146 : STD_LOGIC;
  signal m_reg_reg_n_147 : STD_LOGIC;
  signal m_reg_reg_n_148 : STD_LOGIC;
  signal m_reg_reg_n_149 : STD_LOGIC;
  signal m_reg_reg_n_150 : STD_LOGIC;
  signal m_reg_reg_n_151 : STD_LOGIC;
  signal m_reg_reg_n_152 : STD_LOGIC;
  signal m_reg_reg_n_153 : STD_LOGIC;
  signal m_reg_reg_n_154 : STD_LOGIC;
  signal m_reg_reg_n_155 : STD_LOGIC;
  signal m_reg_reg_n_156 : STD_LOGIC;
  signal m_reg_reg_n_157 : STD_LOGIC;
  signal m_reg_reg_n_158 : STD_LOGIC;
  signal m_reg_reg_n_159 : STD_LOGIC;
  signal m_reg_reg_n_160 : STD_LOGIC;
  signal m_reg_reg_n_161 : STD_LOGIC;
  signal m_reg_reg_n_162 : STD_LOGIC;
  signal m_reg_reg_n_163 : STD_LOGIC;
  signal m_reg_reg_n_164 : STD_LOGIC;
  signal m_reg_reg_n_165 : STD_LOGIC;
  signal p_reg_reg_n_117 : STD_LOGIC;
  signal \^ram_reg_bram_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln120_reg_1688[7]_i_15\ : label is "lutpair153";
  attribute HLUTNM of \add_ln120_reg_1688[7]_i_16\ : label is "lutpair152";
  attribute HLUTNM of \add_ln120_reg_1688[7]_i_8\ : label is "lutpair152";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of m_reg_reg : label is "yes";
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  DI(0) <= \^di\(0);
  P(31 downto 0) <= \^p\(31 downto 0);
  ram_reg_bram_0(0) <= \^ram_reg_bram_0\(0);
\add_ln120_reg_1688[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^p\(30),
      I1 => \add_ln120_reg_1688_reg[31]\(3),
      I2 => q0(3),
      I3 => q0(2),
      I4 => \^p\(29),
      I5 => \add_ln120_reg_1688_reg[31]\(2),
      O => S(0)
    );
\add_ln120_reg_1688[39]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \^ram_reg_bram_0\(0),
      I1 => q0(4),
      I2 => \^p\(31),
      I3 => \add_ln120_reg_1688_reg[31]\(3),
      I4 => q0(3),
      O => ram_reg_bram_0_0(0)
    );
\add_ln120_reg_1688[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^p\(30),
      I1 => q0(3),
      I2 => \add_ln120_reg_1688_reg[31]\(3),
      O => \^ram_reg_bram_0\(0)
    );
\add_ln120_reg_1688[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln120_reg_1688_reg[31]\(1),
      I1 => \^p\(0),
      I2 => q0(1),
      I3 => \^di\(0),
      O => ram_reg_bram_0_1(1)
    );
\add_ln120_reg_1688[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_reg_reg_n_117,
      I1 => \add_ln120_reg_1688_reg[31]\(0),
      I2 => q0(0),
      O => ram_reg_bram_0_1(0)
    );
\add_ln120_reg_1688[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_117,
      I1 => \add_ln120_reg_1688_reg[31]\(0),
      I2 => q0(0),
      O => \^di\(0)
    );
m_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q1(15),
      A(28) => indata_q1(15),
      A(27) => indata_q1(15),
      A(26) => indata_q1(15),
      A(25) => indata_q1(15),
      A(24) => indata_q1(15),
      A(23) => indata_q1(15),
      A(22) => indata_q1(15),
      A(21) => indata_q1(15),
      A(20) => indata_q1(15),
      A(19) => indata_q1(15),
      A(18) => indata_q1(15),
      A(17) => indata_q1(15),
      A(16) => indata_q1(15),
      A(15 downto 0) => indata_q1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => A(15),
      B(16) => A(15),
      B(15 downto 0) => A(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEA2,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_reg_reg_n_118,
      PCOUT(46) => m_reg_reg_n_119,
      PCOUT(45) => m_reg_reg_n_120,
      PCOUT(44) => m_reg_reg_n_121,
      PCOUT(43) => m_reg_reg_n_122,
      PCOUT(42) => m_reg_reg_n_123,
      PCOUT(41) => m_reg_reg_n_124,
      PCOUT(40) => m_reg_reg_n_125,
      PCOUT(39) => m_reg_reg_n_126,
      PCOUT(38) => m_reg_reg_n_127,
      PCOUT(37) => m_reg_reg_n_128,
      PCOUT(36) => m_reg_reg_n_129,
      PCOUT(35) => m_reg_reg_n_130,
      PCOUT(34) => m_reg_reg_n_131,
      PCOUT(33) => m_reg_reg_n_132,
      PCOUT(32) => m_reg_reg_n_133,
      PCOUT(31) => m_reg_reg_n_134,
      PCOUT(30) => m_reg_reg_n_135,
      PCOUT(29) => m_reg_reg_n_136,
      PCOUT(28) => m_reg_reg_n_137,
      PCOUT(27) => m_reg_reg_n_138,
      PCOUT(26) => m_reg_reg_n_139,
      PCOUT(25) => m_reg_reg_n_140,
      PCOUT(24) => m_reg_reg_n_141,
      PCOUT(23) => m_reg_reg_n_142,
      PCOUT(22) => m_reg_reg_n_143,
      PCOUT(21) => m_reg_reg_n_144,
      PCOUT(20) => m_reg_reg_n_145,
      PCOUT(19) => m_reg_reg_n_146,
      PCOUT(18) => m_reg_reg_n_147,
      PCOUT(17) => m_reg_reg_n_148,
      PCOUT(16) => m_reg_reg_n_149,
      PCOUT(15) => m_reg_reg_n_150,
      PCOUT(14) => m_reg_reg_n_151,
      PCOUT(13) => m_reg_reg_n_152,
      PCOUT(12) => m_reg_reg_n_153,
      PCOUT(11) => m_reg_reg_n_154,
      PCOUT(10) => m_reg_reg_n_155,
      PCOUT(9) => m_reg_reg_n_156,
      PCOUT(8) => m_reg_reg_n_157,
      PCOUT(7) => m_reg_reg_n_158,
      PCOUT(6) => m_reg_reg_n_159,
      PCOUT(5) => m_reg_reg_n_160,
      PCOUT(4) => m_reg_reg_n_161,
      PCOUT(3) => m_reg_reg_n_162,
      PCOUT(2) => m_reg_reg_n_163,
      PCOUT(1) => m_reg_reg_n_164,
      PCOUT(0) => m_reg_reg_n_165,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q1(15),
      B(16) => indata_q1(15),
      B(15 downto 0) => indata_q1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 1) => \^p\(31 downto 0),
      P(0) => p_reg_reg_n_117,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_reg_reg_n_118,
      PCIN(46) => m_reg_reg_n_119,
      PCIN(45) => m_reg_reg_n_120,
      PCIN(44) => m_reg_reg_n_121,
      PCIN(43) => m_reg_reg_n_122,
      PCIN(42) => m_reg_reg_n_123,
      PCIN(41) => m_reg_reg_n_124,
      PCIN(40) => m_reg_reg_n_125,
      PCIN(39) => m_reg_reg_n_126,
      PCIN(38) => m_reg_reg_n_127,
      PCIN(37) => m_reg_reg_n_128,
      PCIN(36) => m_reg_reg_n_129,
      PCIN(35) => m_reg_reg_n_130,
      PCIN(34) => m_reg_reg_n_131,
      PCIN(33) => m_reg_reg_n_132,
      PCIN(32) => m_reg_reg_n_133,
      PCIN(31) => m_reg_reg_n_134,
      PCIN(30) => m_reg_reg_n_135,
      PCIN(29) => m_reg_reg_n_136,
      PCIN(28) => m_reg_reg_n_137,
      PCIN(27) => m_reg_reg_n_138,
      PCIN(26) => m_reg_reg_n_139,
      PCIN(25) => m_reg_reg_n_140,
      PCIN(24) => m_reg_reg_n_141,
      PCIN(23) => m_reg_reg_n_142,
      PCIN(22) => m_reg_reg_n_143,
      PCIN(21) => m_reg_reg_n_144,
      PCIN(20) => m_reg_reg_n_145,
      PCIN(19) => m_reg_reg_n_146,
      PCIN(18) => m_reg_reg_n_147,
      PCIN(17) => m_reg_reg_n_148,
      PCIN(16) => m_reg_reg_n_149,
      PCIN(15) => m_reg_reg_n_150,
      PCIN(14) => m_reg_reg_n_151,
      PCIN(13) => m_reg_reg_n_152,
      PCIN(12) => m_reg_reg_n_153,
      PCIN(11) => m_reg_reg_n_154,
      PCIN(10) => m_reg_reg_n_155,
      PCIN(9) => m_reg_reg_n_156,
      PCIN(8) => m_reg_reg_n_157,
      PCIN(7) => m_reg_reg_n_158,
      PCIN(6) => m_reg_reg_n_159,
      PCIN(5) => m_reg_reg_n_160,
      PCIN(4) => m_reg_reg_n_161,
      PCIN(3) => m_reg_reg_n_162,
      PCIN(2) => m_reg_reg_n_163,
      PCIN(1) => m_reg_reg_n_164,
      PCIN(0) => m_reg_reg_n_165,
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_23 is
  port (
    CEB1 : out STD_LOGIC;
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_23 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_23;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_23 is
  signal \^ceb1\ : STD_LOGIC;
  signal m_reg_reg_n_118 : STD_LOGIC;
  signal m_reg_reg_n_119 : STD_LOGIC;
  signal m_reg_reg_n_120 : STD_LOGIC;
  signal m_reg_reg_n_121 : STD_LOGIC;
  signal m_reg_reg_n_122 : STD_LOGIC;
  signal m_reg_reg_n_123 : STD_LOGIC;
  signal m_reg_reg_n_124 : STD_LOGIC;
  signal m_reg_reg_n_125 : STD_LOGIC;
  signal m_reg_reg_n_126 : STD_LOGIC;
  signal m_reg_reg_n_127 : STD_LOGIC;
  signal m_reg_reg_n_128 : STD_LOGIC;
  signal m_reg_reg_n_129 : STD_LOGIC;
  signal m_reg_reg_n_130 : STD_LOGIC;
  signal m_reg_reg_n_131 : STD_LOGIC;
  signal m_reg_reg_n_132 : STD_LOGIC;
  signal m_reg_reg_n_133 : STD_LOGIC;
  signal m_reg_reg_n_134 : STD_LOGIC;
  signal m_reg_reg_n_135 : STD_LOGIC;
  signal m_reg_reg_n_136 : STD_LOGIC;
  signal m_reg_reg_n_137 : STD_LOGIC;
  signal m_reg_reg_n_138 : STD_LOGIC;
  signal m_reg_reg_n_139 : STD_LOGIC;
  signal m_reg_reg_n_140 : STD_LOGIC;
  signal m_reg_reg_n_141 : STD_LOGIC;
  signal m_reg_reg_n_142 : STD_LOGIC;
  signal m_reg_reg_n_143 : STD_LOGIC;
  signal m_reg_reg_n_144 : STD_LOGIC;
  signal m_reg_reg_n_145 : STD_LOGIC;
  signal m_reg_reg_n_146 : STD_LOGIC;
  signal m_reg_reg_n_147 : STD_LOGIC;
  signal m_reg_reg_n_148 : STD_LOGIC;
  signal m_reg_reg_n_149 : STD_LOGIC;
  signal m_reg_reg_n_150 : STD_LOGIC;
  signal m_reg_reg_n_151 : STD_LOGIC;
  signal m_reg_reg_n_152 : STD_LOGIC;
  signal m_reg_reg_n_153 : STD_LOGIC;
  signal m_reg_reg_n_154 : STD_LOGIC;
  signal m_reg_reg_n_155 : STD_LOGIC;
  signal m_reg_reg_n_156 : STD_LOGIC;
  signal m_reg_reg_n_157 : STD_LOGIC;
  signal m_reg_reg_n_158 : STD_LOGIC;
  signal m_reg_reg_n_159 : STD_LOGIC;
  signal m_reg_reg_n_160 : STD_LOGIC;
  signal m_reg_reg_n_161 : STD_LOGIC;
  signal m_reg_reg_n_162 : STD_LOGIC;
  signal m_reg_reg_n_163 : STD_LOGIC;
  signal m_reg_reg_n_164 : STD_LOGIC;
  signal m_reg_reg_n_165 : STD_LOGIC;
  signal NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of m_reg_reg : label is "yes";
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  CEB1 <= \^ceb1\;
m_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q1(15),
      A(28) => indata_q1(15),
      A(27) => indata_q1(15),
      A(26) => indata_q1(15),
      A(25) => indata_q1(15),
      A(24) => indata_q1(15),
      A(23) => indata_q1(15),
      A(22) => indata_q1(15),
      A(21) => indata_q1(15),
      A(20) => indata_q1(15),
      A(19) => indata_q1(15),
      A(18) => indata_q1(15),
      A(17) => indata_q1(15),
      A(16) => indata_q1(15),
      A(15 downto 0) => indata_q1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => A(15),
      B(16) => A(15),
      B(15 downto 0) => A(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ceb1\,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_reg_reg_n_118,
      PCOUT(46) => m_reg_reg_n_119,
      PCOUT(45) => m_reg_reg_n_120,
      PCOUT(44) => m_reg_reg_n_121,
      PCOUT(43) => m_reg_reg_n_122,
      PCOUT(42) => m_reg_reg_n_123,
      PCOUT(41) => m_reg_reg_n_124,
      PCOUT(40) => m_reg_reg_n_125,
      PCOUT(39) => m_reg_reg_n_126,
      PCOUT(38) => m_reg_reg_n_127,
      PCOUT(37) => m_reg_reg_n_128,
      PCOUT(36) => m_reg_reg_n_129,
      PCOUT(35) => m_reg_reg_n_130,
      PCOUT(34) => m_reg_reg_n_131,
      PCOUT(33) => m_reg_reg_n_132,
      PCOUT(32) => m_reg_reg_n_133,
      PCOUT(31) => m_reg_reg_n_134,
      PCOUT(30) => m_reg_reg_n_135,
      PCOUT(29) => m_reg_reg_n_136,
      PCOUT(28) => m_reg_reg_n_137,
      PCOUT(27) => m_reg_reg_n_138,
      PCOUT(26) => m_reg_reg_n_139,
      PCOUT(25) => m_reg_reg_n_140,
      PCOUT(24) => m_reg_reg_n_141,
      PCOUT(23) => m_reg_reg_n_142,
      PCOUT(22) => m_reg_reg_n_143,
      PCOUT(21) => m_reg_reg_n_144,
      PCOUT(20) => m_reg_reg_n_145,
      PCOUT(19) => m_reg_reg_n_146,
      PCOUT(18) => m_reg_reg_n_147,
      PCOUT(17) => m_reg_reg_n_148,
      PCOUT(16) => m_reg_reg_n_149,
      PCOUT(15) => m_reg_reg_n_150,
      PCOUT(14) => m_reg_reg_n_151,
      PCOUT(13) => m_reg_reg_n_152,
      PCOUT(12) => m_reg_reg_n_153,
      PCOUT(11) => m_reg_reg_n_154,
      PCOUT(10) => m_reg_reg_n_155,
      PCOUT(9) => m_reg_reg_n_156,
      PCOUT(8) => m_reg_reg_n_157,
      PCOUT(7) => m_reg_reg_n_158,
      PCOUT(6) => m_reg_reg_n_159,
      PCOUT(5) => m_reg_reg_n_160,
      PCOUT(4) => m_reg_reg_n_161,
      PCOUT(3) => m_reg_reg_n_162,
      PCOUT(2) => m_reg_reg_n_163,
      PCOUT(1) => m_reg_reg_n_164,
      PCOUT(0) => m_reg_reg_n_165,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(15),
      B(16) => DSP_ALU_INST(15),
      B(15 downto 0) => DSP_ALU_INST(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ceb1\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ceb1\,
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_reg_reg_n_118,
      PCIN(46) => m_reg_reg_n_119,
      PCIN(45) => m_reg_reg_n_120,
      PCIN(44) => m_reg_reg_n_121,
      PCIN(43) => m_reg_reg_n_122,
      PCIN(42) => m_reg_reg_n_123,
      PCIN(41) => m_reg_reg_n_124,
      PCIN(40) => m_reg_reg_n_125,
      PCIN(39) => m_reg_reg_n_126,
      PCIN(38) => m_reg_reg_n_127,
      PCIN(37) => m_reg_reg_n_128,
      PCIN(36) => m_reg_reg_n_129,
      PCIN(35) => m_reg_reg_n_130,
      PCIN(34) => m_reg_reg_n_131,
      PCIN(33) => m_reg_reg_n_132,
      PCIN(32) => m_reg_reg_n_133,
      PCIN(31) => m_reg_reg_n_134,
      PCIN(30) => m_reg_reg_n_135,
      PCIN(29) => m_reg_reg_n_136,
      PCIN(28) => m_reg_reg_n_137,
      PCIN(27) => m_reg_reg_n_138,
      PCIN(26) => m_reg_reg_n_139,
      PCIN(25) => m_reg_reg_n_140,
      PCIN(24) => m_reg_reg_n_141,
      PCIN(23) => m_reg_reg_n_142,
      PCIN(22) => m_reg_reg_n_143,
      PCIN(21) => m_reg_reg_n_144,
      PCIN(20) => m_reg_reg_n_145,
      PCIN(19) => m_reg_reg_n_146,
      PCIN(18) => m_reg_reg_n_147,
      PCIN(17) => m_reg_reg_n_148,
      PCIN(16) => m_reg_reg_n_149,
      PCIN(15) => m_reg_reg_n_150,
      PCIN(14) => m_reg_reg_n_151,
      PCIN(13) => m_reg_reg_n_152,
      PCIN(12) => m_reg_reg_n_153,
      PCIN(11) => m_reg_reg_n_154,
      PCIN(10) => m_reg_reg_n_155,
      PCIN(9) => m_reg_reg_n_156,
      PCIN(8) => m_reg_reg_n_157,
      PCIN(7) => m_reg_reg_n_158,
      PCIN(6) => m_reg_reg_n_159,
      PCIN(5) => m_reg_reg_n_160,
      PCIN(4) => m_reg_reg_n_161,
      PCIN(3) => m_reg_reg_n_162,
      PCIN(2) => m_reg_reg_n_163,
      PCIN(1) => m_reg_reg_n_164,
      PCIN(0) => m_reg_reg_n_165,
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \^ceb1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_24 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    B : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CEA2 : in STD_LOGIC;
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_24 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_24;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_24 is
  signal \^b\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m_reg_reg_n_118 : STD_LOGIC;
  signal m_reg_reg_n_119 : STD_LOGIC;
  signal m_reg_reg_n_120 : STD_LOGIC;
  signal m_reg_reg_n_121 : STD_LOGIC;
  signal m_reg_reg_n_122 : STD_LOGIC;
  signal m_reg_reg_n_123 : STD_LOGIC;
  signal m_reg_reg_n_124 : STD_LOGIC;
  signal m_reg_reg_n_125 : STD_LOGIC;
  signal m_reg_reg_n_126 : STD_LOGIC;
  signal m_reg_reg_n_127 : STD_LOGIC;
  signal m_reg_reg_n_128 : STD_LOGIC;
  signal m_reg_reg_n_129 : STD_LOGIC;
  signal m_reg_reg_n_130 : STD_LOGIC;
  signal m_reg_reg_n_131 : STD_LOGIC;
  signal m_reg_reg_n_132 : STD_LOGIC;
  signal m_reg_reg_n_133 : STD_LOGIC;
  signal m_reg_reg_n_134 : STD_LOGIC;
  signal m_reg_reg_n_135 : STD_LOGIC;
  signal m_reg_reg_n_136 : STD_LOGIC;
  signal m_reg_reg_n_137 : STD_LOGIC;
  signal m_reg_reg_n_138 : STD_LOGIC;
  signal m_reg_reg_n_139 : STD_LOGIC;
  signal m_reg_reg_n_140 : STD_LOGIC;
  signal m_reg_reg_n_141 : STD_LOGIC;
  signal m_reg_reg_n_142 : STD_LOGIC;
  signal m_reg_reg_n_143 : STD_LOGIC;
  signal m_reg_reg_n_144 : STD_LOGIC;
  signal m_reg_reg_n_145 : STD_LOGIC;
  signal m_reg_reg_n_146 : STD_LOGIC;
  signal m_reg_reg_n_147 : STD_LOGIC;
  signal m_reg_reg_n_148 : STD_LOGIC;
  signal m_reg_reg_n_149 : STD_LOGIC;
  signal m_reg_reg_n_150 : STD_LOGIC;
  signal m_reg_reg_n_151 : STD_LOGIC;
  signal m_reg_reg_n_152 : STD_LOGIC;
  signal m_reg_reg_n_153 : STD_LOGIC;
  signal m_reg_reg_n_154 : STD_LOGIC;
  signal m_reg_reg_n_155 : STD_LOGIC;
  signal m_reg_reg_n_156 : STD_LOGIC;
  signal m_reg_reg_n_157 : STD_LOGIC;
  signal m_reg_reg_n_158 : STD_LOGIC;
  signal m_reg_reg_n_159 : STD_LOGIC;
  signal m_reg_reg_n_160 : STD_LOGIC;
  signal m_reg_reg_n_161 : STD_LOGIC;
  signal m_reg_reg_n_162 : STD_LOGIC;
  signal m_reg_reg_n_163 : STD_LOGIC;
  signal m_reg_reg_n_164 : STD_LOGIC;
  signal m_reg_reg_n_165 : STD_LOGIC;
  signal NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_m_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_m_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_m_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_m_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_m_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of m_reg_reg : label is "yes";
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of p_reg_reg_i_10 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of p_reg_reg_i_11 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of p_reg_reg_i_12 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of p_reg_reg_i_13 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of p_reg_reg_i_14 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of p_reg_reg_i_15 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of p_reg_reg_i_16 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of p_reg_reg_i_17 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of p_reg_reg_i_2 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of p_reg_reg_i_3 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of p_reg_reg_i_4 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of p_reg_reg_i_5 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of p_reg_reg_i_6 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of p_reg_reg_i_7 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of p_reg_reg_i_8 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of p_reg_reg_i_9 : label is "soft_lutpair106";
begin
  B(15 downto 0) <= \^b\(15 downto 0);
m_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q1(15),
      A(28) => indata_q1(15),
      A(27) => indata_q1(15),
      A(26) => indata_q1(15),
      A(25) => indata_q1(15),
      A(24) => indata_q1(15),
      A(23) => indata_q1(15),
      A(22) => indata_q1(15),
      A(21) => indata_q1(15),
      A(20) => indata_q1(15),
      A(19) => indata_q1(15),
      A(18) => indata_q1(15),
      A(17) => indata_q1(15),
      A(16) => indata_q1(15),
      A(15 downto 0) => indata_q1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_m_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q1(15),
      B(16) => indata_q1(15),
      B(15 downto 0) => indata_q1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_m_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_m_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_m_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_m_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => m_reg_reg_n_118,
      PCOUT(46) => m_reg_reg_n_119,
      PCOUT(45) => m_reg_reg_n_120,
      PCOUT(44) => m_reg_reg_n_121,
      PCOUT(43) => m_reg_reg_n_122,
      PCOUT(42) => m_reg_reg_n_123,
      PCOUT(41) => m_reg_reg_n_124,
      PCOUT(40) => m_reg_reg_n_125,
      PCOUT(39) => m_reg_reg_n_126,
      PCOUT(38) => m_reg_reg_n_127,
      PCOUT(37) => m_reg_reg_n_128,
      PCOUT(36) => m_reg_reg_n_129,
      PCOUT(35) => m_reg_reg_n_130,
      PCOUT(34) => m_reg_reg_n_131,
      PCOUT(33) => m_reg_reg_n_132,
      PCOUT(32) => m_reg_reg_n_133,
      PCOUT(31) => m_reg_reg_n_134,
      PCOUT(30) => m_reg_reg_n_135,
      PCOUT(29) => m_reg_reg_n_136,
      PCOUT(28) => m_reg_reg_n_137,
      PCOUT(27) => m_reg_reg_n_138,
      PCOUT(26) => m_reg_reg_n_139,
      PCOUT(25) => m_reg_reg_n_140,
      PCOUT(24) => m_reg_reg_n_141,
      PCOUT(23) => m_reg_reg_n_142,
      PCOUT(22) => m_reg_reg_n_143,
      PCOUT(21) => m_reg_reg_n_144,
      PCOUT(20) => m_reg_reg_n_145,
      PCOUT(19) => m_reg_reg_n_146,
      PCOUT(18) => m_reg_reg_n_147,
      PCOUT(17) => m_reg_reg_n_148,
      PCOUT(16) => m_reg_reg_n_149,
      PCOUT(15) => m_reg_reg_n_150,
      PCOUT(14) => m_reg_reg_n_151,
      PCOUT(13) => m_reg_reg_n_152,
      PCOUT(12) => m_reg_reg_n_153,
      PCOUT(11) => m_reg_reg_n_154,
      PCOUT(10) => m_reg_reg_n_155,
      PCOUT(9) => m_reg_reg_n_156,
      PCOUT(8) => m_reg_reg_n_157,
      PCOUT(7) => m_reg_reg_n_158,
      PCOUT(6) => m_reg_reg_n_159,
      PCOUT(5) => m_reg_reg_n_160,
      PCOUT(4) => m_reg_reg_n_161,
      PCOUT(3) => m_reg_reg_n_162,
      PCOUT(2) => m_reg_reg_n_163,
      PCOUT(1) => m_reg_reg_n_164,
      PCOUT(0) => m_reg_reg_n_165,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_m_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_m_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^b\(15),
      A(28) => \^b\(15),
      A(27) => \^b\(15),
      A(26) => \^b\(15),
      A(25) => \^b\(15),
      A(24) => \^b\(15),
      A(23) => \^b\(15),
      A(22) => \^b\(15),
      A(21) => \^b\(15),
      A(20) => \^b\(15),
      A(19) => \^b\(15),
      A(18) => \^b\(15),
      A(17) => \^b\(15),
      A(16) => \^b\(15),
      A(15 downto 0) => \^b\(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(15),
      B(16) => \^b\(15),
      B(15 downto 0) => \^b\(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => m_reg_reg_n_118,
      PCIN(46) => m_reg_reg_n_119,
      PCIN(45) => m_reg_reg_n_120,
      PCIN(44) => m_reg_reg_n_121,
      PCIN(43) => m_reg_reg_n_122,
      PCIN(42) => m_reg_reg_n_123,
      PCIN(41) => m_reg_reg_n_124,
      PCIN(40) => m_reg_reg_n_125,
      PCIN(39) => m_reg_reg_n_126,
      PCIN(38) => m_reg_reg_n_127,
      PCIN(37) => m_reg_reg_n_128,
      PCIN(36) => m_reg_reg_n_129,
      PCIN(35) => m_reg_reg_n_130,
      PCIN(34) => m_reg_reg_n_131,
      PCIN(33) => m_reg_reg_n_132,
      PCIN(32) => m_reg_reg_n_133,
      PCIN(31) => m_reg_reg_n_134,
      PCIN(30) => m_reg_reg_n_135,
      PCIN(29) => m_reg_reg_n_136,
      PCIN(28) => m_reg_reg_n_137,
      PCIN(27) => m_reg_reg_n_138,
      PCIN(26) => m_reg_reg_n_139,
      PCIN(25) => m_reg_reg_n_140,
      PCIN(24) => m_reg_reg_n_141,
      PCIN(23) => m_reg_reg_n_142,
      PCIN(22) => m_reg_reg_n_143,
      PCIN(21) => m_reg_reg_n_144,
      PCIN(20) => m_reg_reg_n_145,
      PCIN(19) => m_reg_reg_n_146,
      PCIN(18) => m_reg_reg_n_147,
      PCIN(17) => m_reg_reg_n_148,
      PCIN(16) => m_reg_reg_n_149,
      PCIN(15) => m_reg_reg_n_150,
      PCIN(14) => m_reg_reg_n_151,
      PCIN(13) => m_reg_reg_n_152,
      PCIN(12) => m_reg_reg_n_153,
      PCIN(11) => m_reg_reg_n_154,
      PCIN(10) => m_reg_reg_n_155,
      PCIN(9) => m_reg_reg_n_156,
      PCIN(8) => m_reg_reg_n_157,
      PCIN(7) => m_reg_reg_n_158,
      PCIN(6) => m_reg_reg_n_159,
      PCIN(5) => m_reg_reg_n_160,
      PCIN(4) => m_reg_reg_n_161,
      PCIN(3) => m_reg_reg_n_162,
      PCIN(2) => m_reg_reg_n_163,
      PCIN(1) => m_reg_reg_n_164,
      PCIN(0) => m_reg_reg_n_165,
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q0(7),
      I1 => Q(0),
      I2 => indata_q1(7),
      O => \^b\(7)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q0(6),
      I1 => Q(0),
      I2 => indata_q1(6),
      O => \^b\(6)
    );
p_reg_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q0(5),
      I1 => Q(0),
      I2 => indata_q1(5),
      O => \^b\(5)
    );
p_reg_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q0(4),
      I1 => Q(0),
      I2 => indata_q1(4),
      O => \^b\(4)
    );
p_reg_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q0(3),
      I1 => Q(0),
      I2 => indata_q1(3),
      O => \^b\(3)
    );
p_reg_reg_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q0(2),
      I1 => Q(0),
      I2 => indata_q1(2),
      O => \^b\(2)
    );
p_reg_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q0(1),
      I1 => Q(0),
      I2 => indata_q1(1),
      O => \^b\(1)
    );
p_reg_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q0(0),
      I1 => Q(0),
      I2 => indata_q1(0),
      O => \^b\(0)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q0(15),
      I1 => Q(0),
      I2 => indata_q1(15),
      O => \^b\(15)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q0(14),
      I1 => Q(0),
      I2 => indata_q1(14),
      O => \^b\(14)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q0(13),
      I1 => Q(0),
      I2 => indata_q1(13),
      O => \^b\(13)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q0(12),
      I1 => Q(0),
      I2 => indata_q1(12),
      O => \^b\(12)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q0(11),
      I1 => Q(0),
      I2 => indata_q1(11),
      O => \^b\(11)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q0(10),
      I1 => Q(0),
      I2 => indata_q1(10),
      O => \^b\(10)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q0(9),
      I1 => Q(0),
      I2 => indata_q1(9),
      O => \^b\(9)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => indata_q0(8),
      I1 => Q(0),
      I2 => indata_q1(8),
      O => \^b\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4 is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \add_ln119_reg_1729_reg[39]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln119_reg_1729_reg[39]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4 is
  signal \^p\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(32 downto 0) <= \^p\(32 downto 0);
\add_ln119_reg_1729[39]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \add_ln119_reg_1729_reg[39]\(0),
      I1 => \add_ln119_reg_1729_reg[39]_0\(0),
      I2 => \add_ln119_reg_1729_reg[39]\(1),
      I3 => \^p\(32),
      I4 => \add_ln119_reg_1729_reg[39]\(2),
      O => S(1)
    );
\add_ln119_reg_1729[39]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C69963C"
    )
        port map (
      I0 => \^p\(31),
      I1 => \^p\(32),
      I2 => \add_ln119_reg_1729_reg[39]\(1),
      I3 => \add_ln119_reg_1729_reg[39]\(0),
      I4 => \add_ln119_reg_1729_reg[39]_0\(0),
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q1(15),
      A(28) => indata_q1(15),
      A(27) => indata_q1(15),
      A(26) => indata_q1(15),
      A(25) => indata_q1(15),
      A(24) => indata_q1(15),
      A(23) => indata_q1(15),
      A(22) => indata_q1(15),
      A(21) => indata_q1(15),
      A(20) => indata_q1(15),
      A(19) => indata_q1(15),
      A(18) => indata_q1(15),
      A(17) => indata_q1(15),
      A(16) => indata_q1(15),
      A(15 downto 0) => indata_q1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q1(15),
      B(16) => indata_q1(15),
      B(15 downto 0) => indata_q1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => \^p\(32 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_19 is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln115_reg_1709_reg[39]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln115_reg_1709_reg[39]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln115_reg_1709_reg[39]_i_13\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_19 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_19;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_19 is
  signal \^p\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 33 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(32 downto 0) <= \^p\(32 downto 0);
\add_ln115_reg_1709[39]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C39669C3"
    )
        port map (
      I0 => O(0),
      I1 => CO(0),
      I2 => \add_ln115_reg_1709_reg[39]\(1),
      I3 => \add_ln115_reg_1709_reg[39]\(0),
      I4 => \add_ln115_reg_1709_reg[39]_0\(0),
      O => S(0)
    );
\add_ln115_reg_1709[39]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(32),
      I1 => \add_ln115_reg_1709_reg[39]_i_13\(0),
      O => ap_clk_0(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q1(15),
      A(28) => indata_q1(15),
      A(27) => indata_q1(15),
      A(26) => indata_q1(15),
      A(25) => indata_q1(15),
      A(24) => indata_q1(15),
      A(23) => indata_q1(15),
      A(22) => indata_q1(15),
      A(21) => indata_q1(15),
      A(20) => indata_q1(15),
      A(19) => indata_q1(15),
      A(18) => indata_q1(15),
      A(17) => indata_q1(15),
      A(16) => indata_q1(15),
      A(15 downto 0) => indata_q1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q1(15),
      B(16) => indata_q1(15),
      B(15 downto 0) => indata_q1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 33) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 33),
      P(32 downto 0) => \^p\(32 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \icmp_ln40_12_reg_1489_reg[0]\ : out STD_LOGIC;
    LARc_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln40_12_reg_1489_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1 : entity is "Gsm_LPC_Analysis_mul_16s_15ns_31_1_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1 is
  signal \icmp_ln40_12_reg_1489[0]_i_2_n_12\ : STD_LOGIC;
  signal sext_ln39_9_fu_835_p1 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \tmp_4_reg_1494[0]_i_2_n_12\ : STD_LOGIC;
  signal \tmp_4_reg_1494[2]_i_2_n_12\ : STD_LOGIC;
  signal \tmp_4_reg_1494[2]_i_3_n_12\ : STD_LOGIC;
  signal \tmp_4_reg_1494[6]_i_2_n_12\ : STD_LOGIC;
  signal \tmp_4_reg_1494[6]_i_3_n_12\ : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_4_reg_1494[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \tmp_4_reg_1494[2]_i_3\ : label is "soft_lutpair130";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
begin
\icmp_ln40_12_reg_1489[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \icmp_ln40_12_reg_1489_reg[0]_0\,
      I1 => \icmp_ln40_12_reg_1489[0]_i_2_n_12\,
      I2 => Q(0),
      O => \icmp_ln40_12_reg_1489_reg[0]\
    );
\icmp_ln40_12_reg_1489[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBFBFFFF"
    )
        port map (
      I0 => \tmp_4_reg_1494[6]_i_3_n_12\,
      I1 => sext_ln39_9_fu_835_p1(13),
      I2 => \tmp_4_reg_1494[6]_i_2_n_12\,
      I3 => sext_ln39_9_fu_835_p1(12),
      I4 => sext_ln39_9_fu_835_p1(14),
      I5 => sext_ln39_9_fu_835_p1(15),
      O => \icmp_ln40_12_reg_1489[0]_i_2_n_12\
    );
\tmp_4_reg_1494[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => sext_ln39_9_fu_835_p1(9),
      I1 => sext_ln39_9_fu_835_p1(8),
      I2 => sext_ln39_9_fu_835_p1(7),
      I3 => \tmp_4_reg_1494[0]_i_2_n_12\,
      O => D(0)
    );
\tmp_4_reg_1494[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => sext_ln39_9_fu_835_p1(6),
      I1 => sext_ln39_9_fu_835_p1(3),
      I2 => sext_ln39_9_fu_835_p1(2),
      I3 => sext_ln39_9_fu_835_p1(1),
      I4 => sext_ln39_9_fu_835_p1(4),
      I5 => sext_ln39_9_fu_835_p1(5),
      O => \tmp_4_reg_1494[0]_i_2_n_12\
    );
\tmp_4_reg_1494[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59AA0000"
    )
        port map (
      I0 => sext_ln39_9_fu_835_p1(10),
      I1 => \tmp_4_reg_1494[2]_i_3_n_12\,
      I2 => sext_ln39_9_fu_835_p1(8),
      I3 => sext_ln39_9_fu_835_p1(9),
      I4 => \tmp_4_reg_1494[2]_i_2_n_12\,
      O => D(1)
    );
\tmp_4_reg_1494[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4888484888888888"
    )
        port map (
      I0 => sext_ln39_9_fu_835_p1(11),
      I1 => \tmp_4_reg_1494[2]_i_2_n_12\,
      I2 => sext_ln39_9_fu_835_p1(9),
      I3 => sext_ln39_9_fu_835_p1(8),
      I4 => \tmp_4_reg_1494[2]_i_3_n_12\,
      I5 => sext_ln39_9_fu_835_p1(10),
      O => D(2)
    );
\tmp_4_reg_1494[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => sext_ln39_9_fu_835_p1(15),
      I1 => sext_ln39_9_fu_835_p1(14),
      I2 => sext_ln39_9_fu_835_p1(12),
      I3 => \tmp_4_reg_1494[6]_i_2_n_12\,
      I4 => sext_ln39_9_fu_835_p1(13),
      O => \tmp_4_reg_1494[2]_i_2_n_12\
    );
\tmp_4_reg_1494[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sext_ln39_9_fu_835_p1(7),
      I1 => \tmp_4_reg_1494[0]_i_2_n_12\,
      O => \tmp_4_reg_1494[2]_i_3_n_12\
    );
\tmp_4_reg_1494[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0800FF00F7FF00"
    )
        port map (
      I0 => sext_ln39_9_fu_835_p1(13),
      I1 => sext_ln39_9_fu_835_p1(14),
      I2 => sext_ln39_9_fu_835_p1(15),
      I3 => \tmp_4_reg_1494[6]_i_2_n_12\,
      I4 => sext_ln39_9_fu_835_p1(12),
      I5 => \tmp_4_reg_1494[6]_i_3_n_12\,
      O => D(3)
    );
\tmp_4_reg_1494[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999933B3CCCC9999"
    )
        port map (
      I0 => \tmp_4_reg_1494[6]_i_3_n_12\,
      I1 => sext_ln39_9_fu_835_p1(13),
      I2 => sext_ln39_9_fu_835_p1(14),
      I3 => sext_ln39_9_fu_835_p1(15),
      I4 => \tmp_4_reg_1494[6]_i_2_n_12\,
      I5 => sext_ln39_9_fu_835_p1(12),
      O => D(4)
    );
\tmp_4_reg_1494[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF22FF0044BBFF00"
    )
        port map (
      I0 => sext_ln39_9_fu_835_p1(12),
      I1 => \tmp_4_reg_1494[6]_i_2_n_12\,
      I2 => sext_ln39_9_fu_835_p1(15),
      I3 => sext_ln39_9_fu_835_p1(14),
      I4 => sext_ln39_9_fu_835_p1(13),
      I5 => \tmp_4_reg_1494[6]_i_3_n_12\,
      O => D(5)
    );
\tmp_4_reg_1494[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAA6A66AAAA"
    )
        port map (
      I0 => sext_ln39_9_fu_835_p1(15),
      I1 => sext_ln39_9_fu_835_p1(14),
      I2 => sext_ln39_9_fu_835_p1(12),
      I3 => \tmp_4_reg_1494[6]_i_2_n_12\,
      I4 => sext_ln39_9_fu_835_p1(13),
      I5 => \tmp_4_reg_1494[6]_i_3_n_12\,
      O => D(6)
    );
\tmp_4_reg_1494[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sext_ln39_9_fu_835_p1(9),
      I1 => sext_ln39_9_fu_835_p1(8),
      I2 => sext_ln39_9_fu_835_p1(7),
      I3 => \tmp_4_reg_1494[0]_i_2_n_12\,
      I4 => sext_ln39_9_fu_835_p1(10),
      I5 => sext_ln39_9_fu_835_p1(11),
      O => \tmp_4_reg_1494[6]_i_2_n_12\
    );
\tmp_4_reg_1494[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CCCCC4CCCCCCCCC"
    )
        port map (
      I0 => sext_ln39_9_fu_835_p1(11),
      I1 => \tmp_4_reg_1494[2]_i_2_n_12\,
      I2 => sext_ln39_9_fu_835_p1(9),
      I3 => sext_ln39_9_fu_835_p1(8),
      I4 => \tmp_4_reg_1494[2]_i_3_n_12\,
      I5 => sext_ln39_9_fu_835_p1(10),
      O => \tmp_4_reg_1494[6]_i_3_n_12\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => LARc_q1(15),
      A(28) => LARc_q1(15),
      A(27) => LARc_q1(15),
      A(26) => LARc_q1(15),
      A(25) => LARc_q1(15),
      A(24) => LARc_q1(15),
      A(23) => LARc_q1(15),
      A(22) => LARc_q1(15),
      A(21) => LARc_q1(15),
      A(20) => LARc_q1(15),
      A(19) => LARc_q1(15),
      A(18) => LARc_q1(15),
      A(17) => LARc_q1(15),
      A(16) => LARc_q1(15),
      A(15 downto 0) => LARc_q1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000011011010001100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_tmp_product_P_UNCONNECTED(47 downto 31),
      P(30 downto 16) => sext_ln39_9_fu_835_p1(15 downto 1),
      P(15) => tmp_product_n_102,
      P(14) => tmp_product_n_103,
      P(13) => tmp_product_n_104,
      P(12) => tmp_product_n_105,
      P(11) => tmp_product_n_106,
      P(10) => tmp_product_n_107,
      P(9) => tmp_product_n_108,
      P(8) => tmp_product_n_109,
      P(7) => tmp_product_n_110,
      P(6) => tmp_product_n_111,
      P(5) => tmp_product_n_112,
      P(4) => tmp_product_n_113,
      P(3) => tmp_product_n_114,
      P(2) => tmp_product_n_115,
      P(1) => tmp_product_n_116,
      P(0) => tmp_product_n_117,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln40_16_reg_1519_reg[0]\ : out STD_LOGIC;
    LARc_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln40_16_reg_1519_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_6 : entity is "Gsm_LPC_Analysis_mul_16s_15ns_31_1_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_6;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_6 is
  signal \icmp_ln40_16_reg_1519[0]_i_2_n_12\ : STD_LOGIC;
  signal sext_ln39_13_fu_1155_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_6_reg_1524[4]_i_2_n_12\ : STD_LOGIC;
  signal \tmp_6_reg_1524[6]_i_2_n_12\ : STD_LOGIC;
  signal \tmp_6_reg_1524[6]_i_3_n_12\ : STD_LOGIC;
  signal \tmp_6_reg_1524[6]_i_4_n_12\ : STD_LOGIC;
  signal \tmp_6_reg_1524[6]_i_5_n_12\ : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln40_16_reg_1519[0]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tmp_6_reg_1524[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tmp_6_reg_1524[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tmp_6_reg_1524[2]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tmp_6_reg_1524[5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \tmp_6_reg_1524[6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \tmp_6_reg_1524[6]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \tmp_6_reg_1524[6]_i_3\ : label is "soft_lutpair133";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
begin
icmp_ln40_15_fu_1165_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => sext_ln39_13_fu_1155_p1(14),
      I1 => \tmp_6_reg_1524[6]_i_3_n_12\,
      I2 => sext_ln39_13_fu_1155_p1(15),
      O => DI(0)
    );
icmp_ln40_15_fu_1165_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sext_ln39_13_fu_1155_p1(15),
      I1 => sext_ln39_13_fu_1155_p1(14),
      I2 => \tmp_6_reg_1524[6]_i_3_n_12\,
      O => S(1)
    );
icmp_ln40_15_fu_1165_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => sext_ln39_13_fu_1155_p1(15),
      I1 => \tmp_6_reg_1524[6]_i_3_n_12\,
      I2 => sext_ln39_13_fu_1155_p1(14),
      O => S(0)
    );
\icmp_ln40_16_reg_1519[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004B4BFF00FF00"
    )
        port map (
      I0 => sext_ln39_13_fu_1155_p1(14),
      I1 => \tmp_6_reg_1524[6]_i_3_n_12\,
      I2 => sext_ln39_13_fu_1155_p1(15),
      I3 => \icmp_ln40_16_reg_1519_reg[0]_0\,
      I4 => \icmp_ln40_16_reg_1519[0]_i_2_n_12\,
      I5 => Q(0),
      O => \icmp_ln40_16_reg_1519_reg[0]\
    );
\icmp_ln40_16_reg_1519[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => sext_ln39_13_fu_1155_p1(14),
      I1 => CO(0),
      I2 => \tmp_6_reg_1524[6]_i_2_n_12\,
      I3 => \tmp_6_reg_1524[6]_i_3_n_12\,
      O => \icmp_ln40_16_reg_1519[0]_i_2_n_12\
    );
\tmp_6_reg_1524[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \tmp_6_reg_1524[6]_i_2_n_12\,
      I1 => sext_ln39_13_fu_1155_p1(9),
      I2 => CO(0),
      O => D(0)
    );
\tmp_6_reg_1524[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \tmp_6_reg_1524[6]_i_2_n_12\,
      I1 => sext_ln39_13_fu_1155_p1(9),
      I2 => sext_ln39_13_fu_1155_p1(10),
      I3 => CO(0),
      O => D(1)
    );
\tmp_6_reg_1524[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB04"
    )
        port map (
      I0 => sext_ln39_13_fu_1155_p1(9),
      I1 => \tmp_6_reg_1524[6]_i_2_n_12\,
      I2 => sext_ln39_13_fu_1155_p1(10),
      I3 => sext_ln39_13_fu_1155_p1(11),
      I4 => CO(0),
      O => D(2)
    );
\tmp_6_reg_1524[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555554500000010"
    )
        port map (
      I0 => CO(0),
      I1 => sext_ln39_13_fu_1155_p1(10),
      I2 => \tmp_6_reg_1524[6]_i_2_n_12\,
      I3 => sext_ln39_13_fu_1155_p1(9),
      I4 => sext_ln39_13_fu_1155_p1(11),
      I5 => sext_ln39_13_fu_1155_p1(12),
      O => D(3)
    );
\tmp_6_reg_1524[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => CO(0),
      I1 => sext_ln39_13_fu_1155_p1(13),
      I2 => \tmp_6_reg_1524[4]_i_2_n_12\,
      O => D(4)
    );
\tmp_6_reg_1524[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => sext_ln39_13_fu_1155_p1(12),
      I1 => sext_ln39_13_fu_1155_p1(11),
      I2 => sext_ln39_13_fu_1155_p1(9),
      I3 => \tmp_6_reg_1524[6]_i_2_n_12\,
      I4 => sext_ln39_13_fu_1155_p1(10),
      O => \tmp_6_reg_1524[4]_i_2_n_12\
    );
\tmp_6_reg_1524[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1222"
    )
        port map (
      I0 => sext_ln39_13_fu_1155_p1(14),
      I1 => CO(0),
      I2 => \tmp_6_reg_1524[6]_i_2_n_12\,
      I3 => \tmp_6_reg_1524[6]_i_3_n_12\,
      O => D(5)
    );
\tmp_6_reg_1524[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFCECC"
    )
        port map (
      I0 => \tmp_6_reg_1524[6]_i_2_n_12\,
      I1 => CO(0),
      I2 => sext_ln39_13_fu_1155_p1(14),
      I3 => \tmp_6_reg_1524[6]_i_3_n_12\,
      I4 => sext_ln39_13_fu_1155_p1(15),
      O => D(6)
    );
\tmp_6_reg_1524[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0045"
    )
        port map (
      I0 => sext_ln39_13_fu_1155_p1(7),
      I1 => \tmp_6_reg_1524[6]_i_4_n_12\,
      I2 => sext_ln39_13_fu_1155_p1(6),
      I3 => sext_ln39_13_fu_1155_p1(8),
      O => \tmp_6_reg_1524[6]_i_2_n_12\
    );
\tmp_6_reg_1524[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A2AAAA"
    )
        port map (
      I0 => \tmp_6_reg_1524[6]_i_5_n_12\,
      I1 => sext_ln39_13_fu_1155_p1(6),
      I2 => \tmp_6_reg_1524[6]_i_4_n_12\,
      I3 => sext_ln39_13_fu_1155_p1(7),
      I4 => sext_ln39_13_fu_1155_p1(8),
      O => \tmp_6_reg_1524[6]_i_3_n_12\
    );
\tmp_6_reg_1524[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555777F"
    )
        port map (
      I0 => sext_ln39_13_fu_1155_p1(4),
      I1 => sext_ln39_13_fu_1155_p1(2),
      I2 => sext_ln39_13_fu_1155_p1(0),
      I3 => sext_ln39_13_fu_1155_p1(1),
      I4 => sext_ln39_13_fu_1155_p1(3),
      I5 => sext_ln39_13_fu_1155_p1(5),
      O => \tmp_6_reg_1524[6]_i_4_n_12\
    );
\tmp_6_reg_1524[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sext_ln39_13_fu_1155_p1(12),
      I1 => sext_ln39_13_fu_1155_p1(10),
      I2 => sext_ln39_13_fu_1155_p1(9),
      I3 => sext_ln39_13_fu_1155_p1(13),
      I4 => sext_ln39_13_fu_1155_p1(11),
      O => \tmp_6_reg_1524[6]_i_5_n_12\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => LARc_q1(15),
      A(28) => LARc_q1(15),
      A(27) => LARc_q1(15),
      A(26) => LARc_q1(15),
      A(25) => LARc_q1(15),
      A(24) => LARc_q1(15),
      A(23) => LARc_q1(15),
      A(22) => LARc_q1(15),
      A(21) => LARc_q1(15),
      A(20) => LARc_q1(15),
      A(19) => LARc_q1(15),
      A(18) => LARc_q1(15),
      A(17) => LARc_q1(15),
      A(16) => LARc_q1(15),
      A(15 downto 0) => LARc_q1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000010000101010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_tmp_product_P_UNCONNECTED(47 downto 31),
      P(30 downto 15) => sext_ln39_13_fu_1155_p1(15 downto 0),
      P(14) => tmp_product_n_103,
      P(13) => tmp_product_n_104,
      P(12) => tmp_product_n_105,
      P(11) => tmp_product_n_106,
      P(10) => tmp_product_n_107,
      P(9) => tmp_product_n_108,
      P(8) => tmp_product_n_109,
      P(7) => tmp_product_n_110,
      P(6) => tmp_product_n_111,
      P(5) => tmp_product_n_112,
      P(4) => tmp_product_n_113,
      P(3) => tmp_product_n_114,
      P(2) => tmp_product_n_115,
      P(1) => tmp_product_n_116,
      P(0) => tmp_product_n_117,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \icmp_ln40_18_reg_1529_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    LARc_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln40_18_reg_1529_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_7 : entity is "Gsm_LPC_Analysis_mul_16s_15ns_31_1_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_7;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_7 is
  signal icmp_ln40_17_fu_1249_p2_carry_i_4_n_12 : STD_LOGIC;
  signal sext_ln39_15_fu_1239_p1 : STD_LOGIC_VECTOR ( 15 downto 3 );
  signal \tmp_7_reg_1534[2]_i_2_n_12\ : STD_LOGIC;
  signal \tmp_7_reg_1534[3]_i_2_n_12\ : STD_LOGIC;
  signal \tmp_7_reg_1534[5]_i_2_n_12\ : STD_LOGIC;
  signal \tmp_7_reg_1534[5]_i_3_n_12\ : STD_LOGIC;
  signal \tmp_7_reg_1534[5]_i_4_n_12\ : STD_LOGIC;
  signal \tmp_7_reg_1534[6]_i_2_n_12\ : STD_LOGIC;
  signal \tmp_7_reg_1534[6]_i_3_n_12\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 31 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln40_18_reg_1529[0]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \tmp_7_reg_1534[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tmp_7_reg_1534[1]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tmp_7_reg_1534[3]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \tmp_7_reg_1534[5]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \tmp_7_reg_1534[6]_i_1\ : label is "soft_lutpair135";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
begin
icmp_ln40_17_fu_1249_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => sext_ln39_15_fu_1239_p1(14),
      I1 => icmp_ln40_17_fu_1249_p2_carry_i_4_n_12,
      I2 => sext_ln39_15_fu_1239_p1(15),
      O => DI(0)
    );
icmp_ln40_17_fu_1249_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sext_ln39_15_fu_1239_p1(15),
      I1 => sext_ln39_15_fu_1239_p1(14),
      I2 => icmp_ln40_17_fu_1249_p2_carry_i_4_n_12,
      O => S(1)
    );
icmp_ln40_17_fu_1249_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => sext_ln39_15_fu_1239_p1(15),
      I1 => icmp_ln40_17_fu_1249_p2_carry_i_4_n_12,
      I2 => sext_ln39_15_fu_1239_p1(14),
      O => S(0)
    );
icmp_ln40_17_fu_1249_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000101111"
    )
        port map (
      I0 => sext_ln39_15_fu_1239_p1(12),
      I1 => sext_ln39_15_fu_1239_p1(11),
      I2 => \tmp_7_reg_1534[5]_i_4_n_12\,
      I3 => sext_ln39_15_fu_1239_p1(9),
      I4 => sext_ln39_15_fu_1239_p1(10),
      I5 => sext_ln39_15_fu_1239_p1(13),
      O => icmp_ln40_17_fu_1249_p2_carry_i_4_n_12
    );
\icmp_ln40_18_reg_1529[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0300AAAA"
    )
        port map (
      I0 => \icmp_ln40_18_reg_1529_reg[0]_0\,
      I1 => \tmp_7_reg_1534[6]_i_2_n_12\,
      I2 => CO(0),
      I3 => \tmp_7_reg_1534[6]_i_3_n_12\,
      I4 => Q(0),
      O => \icmp_ln40_18_reg_1529_reg[0]\
    );
\tmp_7_reg_1534[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4414"
    )
        port map (
      I0 => CO(0),
      I1 => sext_ln39_15_fu_1239_p1(9),
      I2 => sext_ln39_15_fu_1239_p1(8),
      I3 => \tmp_7_reg_1534[2]_i_2_n_12\,
      O => D(0)
    );
\tmp_7_reg_1534[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005595"
    )
        port map (
      I0 => sext_ln39_15_fu_1239_p1(10),
      I1 => sext_ln39_15_fu_1239_p1(9),
      I2 => sext_ln39_15_fu_1239_p1(8),
      I3 => \tmp_7_reg_1534[2]_i_2_n_12\,
      I4 => CO(0),
      O => D(1)
    );
\tmp_7_reg_1534[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222212111111"
    )
        port map (
      I0 => sext_ln39_15_fu_1239_p1(11),
      I1 => CO(0),
      I2 => \tmp_7_reg_1534[2]_i_2_n_12\,
      I3 => sext_ln39_15_fu_1239_p1(8),
      I4 => sext_ln39_15_fu_1239_p1(9),
      I5 => sext_ln39_15_fu_1239_p1(10),
      O => D(2)
    );
\tmp_7_reg_1534[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => sext_ln39_15_fu_1239_p1(4),
      I1 => sext_ln39_15_fu_1239_p1(6),
      I2 => sext_ln39_15_fu_1239_p1(5),
      I3 => sext_ln39_15_fu_1239_p1(3),
      I4 => sext_ln39_15_fu_1239_p1(7),
      O => \tmp_7_reg_1534[2]_i_2_n_12\
    );
\tmp_7_reg_1534[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \tmp_7_reg_1534[5]_i_2_n_12\,
      I1 => CO(0),
      I2 => \tmp_7_reg_1534[3]_i_2_n_12\,
      O => D(3)
    );
\tmp_7_reg_1534[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA9599"
    )
        port map (
      I0 => sext_ln39_15_fu_1239_p1(12),
      I1 => sext_ln39_15_fu_1239_p1(10),
      I2 => sext_ln39_15_fu_1239_p1(9),
      I3 => \tmp_7_reg_1534[5]_i_4_n_12\,
      I4 => sext_ln39_15_fu_1239_p1(11),
      O => \tmp_7_reg_1534[3]_i_2_n_12\
    );
\tmp_7_reg_1534[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44E1B444"
    )
        port map (
      I0 => CO(0),
      I1 => sext_ln39_15_fu_1239_p1(13),
      I2 => \tmp_7_reg_1534[5]_i_2_n_12\,
      I3 => sext_ln39_15_fu_1239_p1(12),
      I4 => \tmp_7_reg_1534[5]_i_3_n_12\,
      O => D(4)
    );
\tmp_7_reg_1534[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030123030213030"
    )
        port map (
      I0 => \tmp_7_reg_1534[5]_i_2_n_12\,
      I1 => CO(0),
      I2 => sext_ln39_15_fu_1239_p1(14),
      I3 => sext_ln39_15_fu_1239_p1(13),
      I4 => \tmp_7_reg_1534[5]_i_3_n_12\,
      I5 => sext_ln39_15_fu_1239_p1(12),
      O => D(5)
    );
\tmp_7_reg_1534[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001001000000"
    )
        port map (
      I0 => sext_ln39_15_fu_1239_p1(11),
      I1 => CO(0),
      I2 => \tmp_7_reg_1534[2]_i_2_n_12\,
      I3 => sext_ln39_15_fu_1239_p1(8),
      I4 => sext_ln39_15_fu_1239_p1(9),
      I5 => sext_ln39_15_fu_1239_p1(10),
      O => \tmp_7_reg_1534[5]_i_2_n_12\
    );
\tmp_7_reg_1534[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => sext_ln39_15_fu_1239_p1(11),
      I1 => \tmp_7_reg_1534[5]_i_4_n_12\,
      I2 => sext_ln39_15_fu_1239_p1(9),
      I3 => sext_ln39_15_fu_1239_p1(10),
      O => \tmp_7_reg_1534[5]_i_3_n_12\
    );
\tmp_7_reg_1534[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015555555"
    )
        port map (
      I0 => sext_ln39_15_fu_1239_p1(7),
      I1 => sext_ln39_15_fu_1239_p1(3),
      I2 => sext_ln39_15_fu_1239_p1(5),
      I3 => sext_ln39_15_fu_1239_p1(6),
      I4 => sext_ln39_15_fu_1239_p1(4),
      I5 => sext_ln39_15_fu_1239_p1(8),
      O => \tmp_7_reg_1534[5]_i_4_n_12\
    );
\tmp_7_reg_1534[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \tmp_7_reg_1534[6]_i_2_n_12\,
      I1 => CO(0),
      I2 => \tmp_7_reg_1534[6]_i_3_n_12\,
      O => D(6)
    );
\tmp_7_reg_1534[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFFBFF"
    )
        port map (
      I0 => sext_ln39_15_fu_1239_p1(14),
      I1 => \tmp_7_reg_1534[5]_i_3_n_12\,
      I2 => sext_ln39_15_fu_1239_p1(12),
      I3 => \tmp_7_reg_1534[5]_i_2_n_12\,
      I4 => sext_ln39_15_fu_1239_p1(13),
      I5 => CO(0),
      O => \tmp_7_reg_1534[6]_i_2_n_12\
    );
\tmp_7_reg_1534[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => sext_ln39_15_fu_1239_p1(14),
      I1 => icmp_ln40_17_fu_1249_p2_carry_i_4_n_12,
      I2 => sext_ln39_15_fu_1239_p1(15),
      O => \tmp_7_reg_1534[6]_i_3_n_12\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => LARc_q0(15),
      A(28) => LARc_q0(15),
      A(27) => LARc_q0(15),
      A(26) => LARc_q0(15),
      A(25) => LARc_q0(15),
      A(24) => LARc_q0(15),
      A(23) => LARc_q0(15),
      A(22) => LARc_q0(15),
      A(21) => LARc_q0(15),
      A(20) => LARc_q0(15),
      A(19) => LARc_q0(15),
      A(18) => LARc_q0(15),
      A(17) => LARc_q0(15),
      A(16) => LARc_q0(15),
      A(15 downto 0) => LARc_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000010001101001100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 31) => NLW_tmp_product_P_UNCONNECTED(47 downto 31),
      P(30 downto 18) => sext_ln39_15_fu_1239_p1(15 downto 3),
      P(17) => tmp_product_n_100,
      P(16) => tmp_product_n_101,
      P(15) => tmp_product_n_102,
      P(14) => tmp_product_n_103,
      P(13) => tmp_product_n_104,
      P(12) => tmp_product_n_105,
      P(11) => tmp_product_n_106,
      P(10) => tmp_product_n_107,
      P(9) => tmp_product_n_108,
      P(8) => tmp_product_n_109,
      P(7) => tmp_product_n_110,
      P(6) => tmp_product_n_111,
      P(5) => tmp_product_n_112,
      P(4) => tmp_product_n_113,
      P(3) => tmp_product_n_114,
      P(2) => tmp_product_n_115,
      P(1) => tmp_product_n_116,
      P(0) => tmp_product_n_117,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln115_1_reg_1663_reg[63]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln115_1_reg_1663_reg[47]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln115_1_reg_1663_reg[55]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln115_1_reg_1663_reg[63]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1 : entity is "Gsm_LPC_Analysis_mul_16s_16s_32_1_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1 is
  signal \add_ln115_1_reg_1663[15]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[15]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[15]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[15]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[15]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[15]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[15]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[15]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[23]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[23]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[23]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[23]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[23]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[23]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[23]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[23]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[31]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[31]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[31]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[31]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[31]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[31]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[31]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[31]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[39]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[39]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[7]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[7]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[7]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[7]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[7]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[7]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[7]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[7]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[15]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[15]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[15]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[15]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[23]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[23]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[23]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[23]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[31]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[31]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[31]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[31]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[31]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[31]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[31]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[31]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[39]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[39]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[39]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[39]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[39]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[39]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[39]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[39]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[47]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[47]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[47]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[47]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[47]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[47]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[47]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[47]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[55]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[55]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[55]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[55]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[55]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[55]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[55]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[55]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[63]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[63]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[63]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[63]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[63]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[63]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[63]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[7]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[7]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[7]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663_reg[7]_i_1_n_19\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_add_ln115_1_reg_1663_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln115_1_reg_1663_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln115_1_reg_1663_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln115_1_reg_1663_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln115_1_reg_1663_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln115_1_reg_1663_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln115_1_reg_1663_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln115_1_reg_1663_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln115_1_reg_1663_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
\add_ln115_1_reg_1663[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(15),
      I1 => tmp_product_n_102,
      O => \add_ln115_1_reg_1663[15]_i_2_n_12\
    );
\add_ln115_1_reg_1663[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(14),
      I1 => tmp_product_n_103,
      O => \add_ln115_1_reg_1663[15]_i_3_n_12\
    );
\add_ln115_1_reg_1663[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(13),
      I1 => tmp_product_n_104,
      O => \add_ln115_1_reg_1663[15]_i_4_n_12\
    );
\add_ln115_1_reg_1663[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(12),
      I1 => tmp_product_n_105,
      O => \add_ln115_1_reg_1663[15]_i_5_n_12\
    );
\add_ln115_1_reg_1663[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(11),
      I1 => tmp_product_n_106,
      O => \add_ln115_1_reg_1663[15]_i_6_n_12\
    );
\add_ln115_1_reg_1663[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(10),
      I1 => tmp_product_n_107,
      O => \add_ln115_1_reg_1663[15]_i_7_n_12\
    );
\add_ln115_1_reg_1663[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(9),
      I1 => tmp_product_n_108,
      O => \add_ln115_1_reg_1663[15]_i_8_n_12\
    );
\add_ln115_1_reg_1663[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(8),
      I1 => tmp_product_n_109,
      O => \add_ln115_1_reg_1663[15]_i_9_n_12\
    );
\add_ln115_1_reg_1663[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(23),
      I1 => tmp_product_n_94,
      O => \add_ln115_1_reg_1663[23]_i_2_n_12\
    );
\add_ln115_1_reg_1663[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(22),
      I1 => tmp_product_n_95,
      O => \add_ln115_1_reg_1663[23]_i_3_n_12\
    );
\add_ln115_1_reg_1663[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(21),
      I1 => tmp_product_n_96,
      O => \add_ln115_1_reg_1663[23]_i_4_n_12\
    );
\add_ln115_1_reg_1663[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(20),
      I1 => tmp_product_n_97,
      O => \add_ln115_1_reg_1663[23]_i_5_n_12\
    );
\add_ln115_1_reg_1663[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(19),
      I1 => tmp_product_n_98,
      O => \add_ln115_1_reg_1663[23]_i_6_n_12\
    );
\add_ln115_1_reg_1663[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(18),
      I1 => tmp_product_n_99,
      O => \add_ln115_1_reg_1663[23]_i_7_n_12\
    );
\add_ln115_1_reg_1663[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(17),
      I1 => tmp_product_n_100,
      O => \add_ln115_1_reg_1663[23]_i_8_n_12\
    );
\add_ln115_1_reg_1663[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(16),
      I1 => tmp_product_n_101,
      O => \add_ln115_1_reg_1663[23]_i_9_n_12\
    );
\add_ln115_1_reg_1663[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_n_86,
      I1 => \add_ln115_1_reg_1663_reg[63]\(31),
      O => \add_ln115_1_reg_1663[31]_i_2_n_12\
    );
\add_ln115_1_reg_1663[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(30),
      I1 => tmp_product_n_87,
      O => \add_ln115_1_reg_1663[31]_i_3_n_12\
    );
\add_ln115_1_reg_1663[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(29),
      I1 => tmp_product_n_88,
      O => \add_ln115_1_reg_1663[31]_i_4_n_12\
    );
\add_ln115_1_reg_1663[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(28),
      I1 => tmp_product_n_89,
      O => \add_ln115_1_reg_1663[31]_i_5_n_12\
    );
\add_ln115_1_reg_1663[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(27),
      I1 => tmp_product_n_90,
      O => \add_ln115_1_reg_1663[31]_i_6_n_12\
    );
\add_ln115_1_reg_1663[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(26),
      I1 => tmp_product_n_91,
      O => \add_ln115_1_reg_1663[31]_i_7_n_12\
    );
\add_ln115_1_reg_1663[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(25),
      I1 => tmp_product_n_92,
      O => \add_ln115_1_reg_1663[31]_i_8_n_12\
    );
\add_ln115_1_reg_1663[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(24),
      I1 => tmp_product_n_93,
      O => \add_ln115_1_reg_1663[31]_i_9_n_12\
    );
\add_ln115_1_reg_1663[39]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_product_n_86,
      I1 => \add_ln115_1_reg_1663_reg[63]\(32),
      O => \add_ln115_1_reg_1663[39]_i_10_n_12\
    );
\add_ln115_1_reg_1663[39]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_product_n_86,
      O => \add_ln115_1_reg_1663[39]_i_2_n_12\
    );
\add_ln115_1_reg_1663[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(7),
      I1 => tmp_product_n_110,
      O => \add_ln115_1_reg_1663[7]_i_2_n_12\
    );
\add_ln115_1_reg_1663[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(6),
      I1 => tmp_product_n_111,
      O => \add_ln115_1_reg_1663[7]_i_3_n_12\
    );
\add_ln115_1_reg_1663[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(5),
      I1 => tmp_product_n_112,
      O => \add_ln115_1_reg_1663[7]_i_4_n_12\
    );
\add_ln115_1_reg_1663[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(4),
      I1 => tmp_product_n_113,
      O => \add_ln115_1_reg_1663[7]_i_5_n_12\
    );
\add_ln115_1_reg_1663[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(3),
      I1 => tmp_product_n_114,
      O => \add_ln115_1_reg_1663[7]_i_6_n_12\
    );
\add_ln115_1_reg_1663[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(2),
      I1 => tmp_product_n_115,
      O => \add_ln115_1_reg_1663[7]_i_7_n_12\
    );
\add_ln115_1_reg_1663[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(1),
      I1 => tmp_product_n_116,
      O => \add_ln115_1_reg_1663[7]_i_8_n_12\
    );
\add_ln115_1_reg_1663[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln115_1_reg_1663_reg[63]\(0),
      I1 => tmp_product_n_117,
      O => \add_ln115_1_reg_1663[7]_i_9_n_12\
    );
\add_ln115_1_reg_1663_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln115_1_reg_1663_reg[7]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln115_1_reg_1663_reg[15]_i_1_n_12\,
      CO(6) => \add_ln115_1_reg_1663_reg[15]_i_1_n_13\,
      CO(5) => \add_ln115_1_reg_1663_reg[15]_i_1_n_14\,
      CO(4) => \add_ln115_1_reg_1663_reg[15]_i_1_n_15\,
      CO(3) => \add_ln115_1_reg_1663_reg[15]_i_1_n_16\,
      CO(2) => \add_ln115_1_reg_1663_reg[15]_i_1_n_17\,
      CO(1) => \add_ln115_1_reg_1663_reg[15]_i_1_n_18\,
      CO(0) => \add_ln115_1_reg_1663_reg[15]_i_1_n_19\,
      DI(7 downto 0) => \add_ln115_1_reg_1663_reg[63]\(15 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7) => \add_ln115_1_reg_1663[15]_i_2_n_12\,
      S(6) => \add_ln115_1_reg_1663[15]_i_3_n_12\,
      S(5) => \add_ln115_1_reg_1663[15]_i_4_n_12\,
      S(4) => \add_ln115_1_reg_1663[15]_i_5_n_12\,
      S(3) => \add_ln115_1_reg_1663[15]_i_6_n_12\,
      S(2) => \add_ln115_1_reg_1663[15]_i_7_n_12\,
      S(1) => \add_ln115_1_reg_1663[15]_i_8_n_12\,
      S(0) => \add_ln115_1_reg_1663[15]_i_9_n_12\
    );
\add_ln115_1_reg_1663_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln115_1_reg_1663_reg[15]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln115_1_reg_1663_reg[23]_i_1_n_12\,
      CO(6) => \add_ln115_1_reg_1663_reg[23]_i_1_n_13\,
      CO(5) => \add_ln115_1_reg_1663_reg[23]_i_1_n_14\,
      CO(4) => \add_ln115_1_reg_1663_reg[23]_i_1_n_15\,
      CO(3) => \add_ln115_1_reg_1663_reg[23]_i_1_n_16\,
      CO(2) => \add_ln115_1_reg_1663_reg[23]_i_1_n_17\,
      CO(1) => \add_ln115_1_reg_1663_reg[23]_i_1_n_18\,
      CO(0) => \add_ln115_1_reg_1663_reg[23]_i_1_n_19\,
      DI(7 downto 0) => \add_ln115_1_reg_1663_reg[63]\(23 downto 16),
      O(7 downto 0) => D(23 downto 16),
      S(7) => \add_ln115_1_reg_1663[23]_i_2_n_12\,
      S(6) => \add_ln115_1_reg_1663[23]_i_3_n_12\,
      S(5) => \add_ln115_1_reg_1663[23]_i_4_n_12\,
      S(4) => \add_ln115_1_reg_1663[23]_i_5_n_12\,
      S(3) => \add_ln115_1_reg_1663[23]_i_6_n_12\,
      S(2) => \add_ln115_1_reg_1663[23]_i_7_n_12\,
      S(1) => \add_ln115_1_reg_1663[23]_i_8_n_12\,
      S(0) => \add_ln115_1_reg_1663[23]_i_9_n_12\
    );
\add_ln115_1_reg_1663_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln115_1_reg_1663_reg[23]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln115_1_reg_1663_reg[31]_i_1_n_12\,
      CO(6) => \add_ln115_1_reg_1663_reg[31]_i_1_n_13\,
      CO(5) => \add_ln115_1_reg_1663_reg[31]_i_1_n_14\,
      CO(4) => \add_ln115_1_reg_1663_reg[31]_i_1_n_15\,
      CO(3) => \add_ln115_1_reg_1663_reg[31]_i_1_n_16\,
      CO(2) => \add_ln115_1_reg_1663_reg[31]_i_1_n_17\,
      CO(1) => \add_ln115_1_reg_1663_reg[31]_i_1_n_18\,
      CO(0) => \add_ln115_1_reg_1663_reg[31]_i_1_n_19\,
      DI(7) => tmp_product_n_86,
      DI(6 downto 0) => \add_ln115_1_reg_1663_reg[63]\(30 downto 24),
      O(7 downto 0) => D(31 downto 24),
      S(7) => \add_ln115_1_reg_1663[31]_i_2_n_12\,
      S(6) => \add_ln115_1_reg_1663[31]_i_3_n_12\,
      S(5) => \add_ln115_1_reg_1663[31]_i_4_n_12\,
      S(4) => \add_ln115_1_reg_1663[31]_i_5_n_12\,
      S(3) => \add_ln115_1_reg_1663[31]_i_6_n_12\,
      S(2) => \add_ln115_1_reg_1663[31]_i_7_n_12\,
      S(1) => \add_ln115_1_reg_1663[31]_i_8_n_12\,
      S(0) => \add_ln115_1_reg_1663[31]_i_9_n_12\
    );
\add_ln115_1_reg_1663_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln115_1_reg_1663_reg[31]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln115_1_reg_1663_reg[39]_i_1_n_12\,
      CO(6) => \add_ln115_1_reg_1663_reg[39]_i_1_n_13\,
      CO(5) => \add_ln115_1_reg_1663_reg[39]_i_1_n_14\,
      CO(4) => \add_ln115_1_reg_1663_reg[39]_i_1_n_15\,
      CO(3) => \add_ln115_1_reg_1663_reg[39]_i_1_n_16\,
      CO(2) => \add_ln115_1_reg_1663_reg[39]_i_1_n_17\,
      CO(1) => \add_ln115_1_reg_1663_reg[39]_i_1_n_18\,
      CO(0) => \add_ln115_1_reg_1663_reg[39]_i_1_n_19\,
      DI(7 downto 1) => \add_ln115_1_reg_1663_reg[63]\(38 downto 32),
      DI(0) => \add_ln115_1_reg_1663[39]_i_2_n_12\,
      O(7 downto 0) => D(39 downto 32),
      S(7 downto 1) => S(6 downto 0),
      S(0) => \add_ln115_1_reg_1663[39]_i_10_n_12\
    );
\add_ln115_1_reg_1663_reg[47]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln115_1_reg_1663_reg[39]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln115_1_reg_1663_reg[47]_i_1_n_12\,
      CO(6) => \add_ln115_1_reg_1663_reg[47]_i_1_n_13\,
      CO(5) => \add_ln115_1_reg_1663_reg[47]_i_1_n_14\,
      CO(4) => \add_ln115_1_reg_1663_reg[47]_i_1_n_15\,
      CO(3) => \add_ln115_1_reg_1663_reg[47]_i_1_n_16\,
      CO(2) => \add_ln115_1_reg_1663_reg[47]_i_1_n_17\,
      CO(1) => \add_ln115_1_reg_1663_reg[47]_i_1_n_18\,
      CO(0) => \add_ln115_1_reg_1663_reg[47]_i_1_n_19\,
      DI(7 downto 0) => \add_ln115_1_reg_1663_reg[63]\(46 downto 39),
      O(7 downto 0) => D(47 downto 40),
      S(7 downto 0) => \add_ln115_1_reg_1663_reg[47]\(7 downto 0)
    );
\add_ln115_1_reg_1663_reg[55]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln115_1_reg_1663_reg[47]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln115_1_reg_1663_reg[55]_i_1_n_12\,
      CO(6) => \add_ln115_1_reg_1663_reg[55]_i_1_n_13\,
      CO(5) => \add_ln115_1_reg_1663_reg[55]_i_1_n_14\,
      CO(4) => \add_ln115_1_reg_1663_reg[55]_i_1_n_15\,
      CO(3) => \add_ln115_1_reg_1663_reg[55]_i_1_n_16\,
      CO(2) => \add_ln115_1_reg_1663_reg[55]_i_1_n_17\,
      CO(1) => \add_ln115_1_reg_1663_reg[55]_i_1_n_18\,
      CO(0) => \add_ln115_1_reg_1663_reg[55]_i_1_n_19\,
      DI(7 downto 0) => \add_ln115_1_reg_1663_reg[63]\(54 downto 47),
      O(7 downto 0) => D(55 downto 48),
      S(7 downto 0) => \add_ln115_1_reg_1663_reg[55]\(7 downto 0)
    );
\add_ln115_1_reg_1663_reg[63]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln115_1_reg_1663_reg[55]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln115_1_reg_1663_reg[63]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln115_1_reg_1663_reg[63]_i_1_n_13\,
      CO(5) => \add_ln115_1_reg_1663_reg[63]_i_1_n_14\,
      CO(4) => \add_ln115_1_reg_1663_reg[63]_i_1_n_15\,
      CO(3) => \add_ln115_1_reg_1663_reg[63]_i_1_n_16\,
      CO(2) => \add_ln115_1_reg_1663_reg[63]_i_1_n_17\,
      CO(1) => \add_ln115_1_reg_1663_reg[63]_i_1_n_18\,
      CO(0) => \add_ln115_1_reg_1663_reg[63]_i_1_n_19\,
      DI(7) => '0',
      DI(6 downto 0) => \add_ln115_1_reg_1663_reg[63]\(61 downto 55),
      O(7 downto 0) => D(63 downto 56),
      S(7 downto 0) => \add_ln115_1_reg_1663_reg[63]_0\(7 downto 0)
    );
\add_ln115_1_reg_1663_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln115_1_reg_1663_reg[7]_i_1_n_12\,
      CO(6) => \add_ln115_1_reg_1663_reg[7]_i_1_n_13\,
      CO(5) => \add_ln115_1_reg_1663_reg[7]_i_1_n_14\,
      CO(4) => \add_ln115_1_reg_1663_reg[7]_i_1_n_15\,
      CO(3) => \add_ln115_1_reg_1663_reg[7]_i_1_n_16\,
      CO(2) => \add_ln115_1_reg_1663_reg[7]_i_1_n_17\,
      CO(1) => \add_ln115_1_reg_1663_reg[7]_i_1_n_18\,
      CO(0) => \add_ln115_1_reg_1663_reg[7]_i_1_n_19\,
      DI(7 downto 0) => \add_ln115_1_reg_1663_reg[63]\(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \add_ln115_1_reg_1663[7]_i_2_n_12\,
      S(6) => \add_ln115_1_reg_1663[7]_i_3_n_12\,
      S(5) => \add_ln115_1_reg_1663[7]_i_4_n_12\,
      S(4) => \add_ln115_1_reg_1663[7]_i_5_n_12\,
      S(3) => \add_ln115_1_reg_1663[7]_i_6_n_12\,
      S(2) => \add_ln115_1_reg_1663[7]_i_7_n_12\,
      S(1) => \add_ln115_1_reg_1663[7]_i_8_n_12\,
      S(0) => \add_ln115_1_reg_1663[7]_i_9_n_12\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q0(15),
      A(28) => indata_q0(15),
      A(27) => indata_q0(15),
      A(26) => indata_q0(15),
      A(25) => indata_q0(15),
      A(24) => indata_q0(15),
      A(23) => indata_q0(15),
      A(22) => indata_q0(15),
      A(21) => indata_q0(15),
      A(20) => indata_q0(15),
      A(19) => indata_q0(15),
      A(18) => indata_q0(15),
      A(17) => indata_q0(15),
      A(16) => indata_q0(15),
      A(15 downto 0) => indata_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q0(15),
      B(16) => indata_q0(15),
      B(15 downto 0) => indata_q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => tmp_product_n_86,
      P(30) => tmp_product_n_87,
      P(29) => tmp_product_n_88,
      P(28) => tmp_product_n_89,
      P(27) => tmp_product_n_90,
      P(26) => tmp_product_n_91,
      P(25) => tmp_product_n_92,
      P(24) => tmp_product_n_93,
      P(23) => tmp_product_n_94,
      P(22) => tmp_product_n_95,
      P(21) => tmp_product_n_96,
      P(20) => tmp_product_n_97,
      P(19) => tmp_product_n_98,
      P(18) => tmp_product_n_99,
      P(17) => tmp_product_n_100,
      P(16) => tmp_product_n_101,
      P(15) => tmp_product_n_102,
      P(14) => tmp_product_n_103,
      P(13) => tmp_product_n_104,
      P(12) => tmp_product_n_105,
      P(11) => tmp_product_n_106,
      P(10) => tmp_product_n_107,
      P(9) => tmp_product_n_108,
      P(8) => tmp_product_n_109,
      P(7) => tmp_product_n_110,
      P(6) => tmp_product_n_111,
      P(5) => tmp_product_n_112,
      P(4) => tmp_product_n_113,
      P(3) => tmp_product_n_114,
      P(2) => tmp_product_n_115,
      P(1) => tmp_product_n_116,
      P(0) => tmp_product_n_117,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_18 is
  port (
    P : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln120_reg_1688_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln120_reg_1688_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_18 : entity is "Gsm_LPC_Analysis_mul_16s_16s_32_1_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_18;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_18 is
  signal \^p\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \add_ln120_reg_1688[15]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[15]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[15]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[15]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[15]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[15]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[15]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[15]_i_17_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[15]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[15]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[15]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[15]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[15]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[15]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[15]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[15]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[23]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[23]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[23]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[23]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[23]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[23]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[23]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[23]_i_17_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[23]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[23]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[23]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[23]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[23]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[23]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[23]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[23]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[31]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[31]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[31]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[31]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[31]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[31]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[31]_i_17_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[31]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[31]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[31]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[31]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[31]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[31]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[31]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[31]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[7]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[7]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[7]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[7]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[7]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[7]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[7]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[7]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[7]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[7]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[7]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688[7]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[15]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[15]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[15]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[15]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[23]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[23]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[23]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[23]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[31]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[31]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[31]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[31]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[31]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[31]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[31]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[7]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[7]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[7]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln120_reg_1688_reg[7]_i_1_n_19\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln120_reg_1688[15]_i_10\ : label is "lutpair167";
  attribute HLUTNM of \add_ln120_reg_1688[15]_i_11\ : label is "lutpair166";
  attribute HLUTNM of \add_ln120_reg_1688[15]_i_12\ : label is "lutpair165";
  attribute HLUTNM of \add_ln120_reg_1688[15]_i_13\ : label is "lutpair164";
  attribute HLUTNM of \add_ln120_reg_1688[15]_i_14\ : label is "lutpair163";
  attribute HLUTNM of \add_ln120_reg_1688[15]_i_15\ : label is "lutpair162";
  attribute HLUTNM of \add_ln120_reg_1688[15]_i_16\ : label is "lutpair161";
  attribute HLUTNM of \add_ln120_reg_1688[15]_i_17\ : label is "lutpair160";
  attribute HLUTNM of \add_ln120_reg_1688[15]_i_2\ : label is "lutpair166";
  attribute HLUTNM of \add_ln120_reg_1688[15]_i_3\ : label is "lutpair165";
  attribute HLUTNM of \add_ln120_reg_1688[15]_i_4\ : label is "lutpair164";
  attribute HLUTNM of \add_ln120_reg_1688[15]_i_5\ : label is "lutpair163";
  attribute HLUTNM of \add_ln120_reg_1688[15]_i_6\ : label is "lutpair162";
  attribute HLUTNM of \add_ln120_reg_1688[15]_i_7\ : label is "lutpair161";
  attribute HLUTNM of \add_ln120_reg_1688[15]_i_8\ : label is "lutpair160";
  attribute HLUTNM of \add_ln120_reg_1688[15]_i_9\ : label is "lutpair159";
  attribute HLUTNM of \add_ln120_reg_1688[23]_i_10\ : label is "lutpair175";
  attribute HLUTNM of \add_ln120_reg_1688[23]_i_11\ : label is "lutpair174";
  attribute HLUTNM of \add_ln120_reg_1688[23]_i_12\ : label is "lutpair173";
  attribute HLUTNM of \add_ln120_reg_1688[23]_i_13\ : label is "lutpair172";
  attribute HLUTNM of \add_ln120_reg_1688[23]_i_14\ : label is "lutpair171";
  attribute HLUTNM of \add_ln120_reg_1688[23]_i_15\ : label is "lutpair170";
  attribute HLUTNM of \add_ln120_reg_1688[23]_i_16\ : label is "lutpair169";
  attribute HLUTNM of \add_ln120_reg_1688[23]_i_17\ : label is "lutpair168";
  attribute HLUTNM of \add_ln120_reg_1688[23]_i_2\ : label is "lutpair174";
  attribute HLUTNM of \add_ln120_reg_1688[23]_i_3\ : label is "lutpair173";
  attribute HLUTNM of \add_ln120_reg_1688[23]_i_4\ : label is "lutpair172";
  attribute HLUTNM of \add_ln120_reg_1688[23]_i_5\ : label is "lutpair171";
  attribute HLUTNM of \add_ln120_reg_1688[23]_i_6\ : label is "lutpair170";
  attribute HLUTNM of \add_ln120_reg_1688[23]_i_7\ : label is "lutpair169";
  attribute HLUTNM of \add_ln120_reg_1688[23]_i_8\ : label is "lutpair168";
  attribute HLUTNM of \add_ln120_reg_1688[23]_i_9\ : label is "lutpair167";
  attribute HLUTNM of \add_ln120_reg_1688[31]_i_12\ : label is "lutpair181";
  attribute HLUTNM of \add_ln120_reg_1688[31]_i_13\ : label is "lutpair180";
  attribute HLUTNM of \add_ln120_reg_1688[31]_i_14\ : label is "lutpair179";
  attribute HLUTNM of \add_ln120_reg_1688[31]_i_15\ : label is "lutpair178";
  attribute HLUTNM of \add_ln120_reg_1688[31]_i_16\ : label is "lutpair177";
  attribute HLUTNM of \add_ln120_reg_1688[31]_i_17\ : label is "lutpair176";
  attribute HLUTNM of \add_ln120_reg_1688[31]_i_3\ : label is "lutpair181";
  attribute HLUTNM of \add_ln120_reg_1688[31]_i_4\ : label is "lutpair180";
  attribute HLUTNM of \add_ln120_reg_1688[31]_i_5\ : label is "lutpair179";
  attribute HLUTNM of \add_ln120_reg_1688[31]_i_6\ : label is "lutpair178";
  attribute HLUTNM of \add_ln120_reg_1688[31]_i_7\ : label is "lutpair177";
  attribute HLUTNM of \add_ln120_reg_1688[31]_i_8\ : label is "lutpair176";
  attribute HLUTNM of \add_ln120_reg_1688[31]_i_9\ : label is "lutpair175";
  attribute HLUTNM of \add_ln120_reg_1688[7]_i_10\ : label is "lutpair158";
  attribute HLUTNM of \add_ln120_reg_1688[7]_i_11\ : label is "lutpair157";
  attribute HLUTNM of \add_ln120_reg_1688[7]_i_12\ : label is "lutpair156";
  attribute HLUTNM of \add_ln120_reg_1688[7]_i_13\ : label is "lutpair155";
  attribute HLUTNM of \add_ln120_reg_1688[7]_i_14\ : label is "lutpair154";
  attribute HLUTNM of \add_ln120_reg_1688[7]_i_2\ : label is "lutpair158";
  attribute HLUTNM of \add_ln120_reg_1688[7]_i_3\ : label is "lutpair157";
  attribute HLUTNM of \add_ln120_reg_1688[7]_i_4\ : label is "lutpair156";
  attribute HLUTNM of \add_ln120_reg_1688[7]_i_5\ : label is "lutpair155";
  attribute HLUTNM of \add_ln120_reg_1688[7]_i_6\ : label is "lutpair154";
  attribute HLUTNM of \add_ln120_reg_1688[7]_i_7\ : label is "lutpair153";
  attribute HLUTNM of \add_ln120_reg_1688[7]_i_9\ : label is "lutpair159";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln120_reg_1688_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln120_reg_1688_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln120_reg_1688_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln120_reg_1688_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(3 downto 0) <= \^p\(3 downto 0);
\add_ln120_reg_1688[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_102,
      I1 => \add_ln120_reg_1688_reg[31]\(14),
      I2 => q0(14),
      I3 => \add_ln120_reg_1688[15]_i_2_n_12\,
      O => \add_ln120_reg_1688[15]_i_10_n_12\
    );
\add_ln120_reg_1688[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_103,
      I1 => \add_ln120_reg_1688_reg[31]\(13),
      I2 => q0(13),
      I3 => \add_ln120_reg_1688[15]_i_3_n_12\,
      O => \add_ln120_reg_1688[15]_i_11_n_12\
    );
\add_ln120_reg_1688[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_104,
      I1 => \add_ln120_reg_1688_reg[31]\(12),
      I2 => q0(12),
      I3 => \add_ln120_reg_1688[15]_i_4_n_12\,
      O => \add_ln120_reg_1688[15]_i_12_n_12\
    );
\add_ln120_reg_1688[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_105,
      I1 => \add_ln120_reg_1688_reg[31]\(11),
      I2 => q0(11),
      I3 => \add_ln120_reg_1688[15]_i_5_n_12\,
      O => \add_ln120_reg_1688[15]_i_13_n_12\
    );
\add_ln120_reg_1688[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_106,
      I1 => \add_ln120_reg_1688_reg[31]\(10),
      I2 => q0(10),
      I3 => \add_ln120_reg_1688[15]_i_6_n_12\,
      O => \add_ln120_reg_1688[15]_i_14_n_12\
    );
\add_ln120_reg_1688[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_107,
      I1 => \add_ln120_reg_1688_reg[31]\(9),
      I2 => q0(9),
      I3 => \add_ln120_reg_1688[15]_i_7_n_12\,
      O => \add_ln120_reg_1688[15]_i_15_n_12\
    );
\add_ln120_reg_1688[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_108,
      I1 => \add_ln120_reg_1688_reg[31]\(8),
      I2 => q0(8),
      I3 => \add_ln120_reg_1688[15]_i_8_n_12\,
      O => \add_ln120_reg_1688[15]_i_16_n_12\
    );
\add_ln120_reg_1688[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_109,
      I1 => \add_ln120_reg_1688_reg[31]\(7),
      I2 => q0(7),
      I3 => \add_ln120_reg_1688[15]_i_9_n_12\,
      O => \add_ln120_reg_1688[15]_i_17_n_12\
    );
\add_ln120_reg_1688[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_103,
      I1 => \add_ln120_reg_1688_reg[31]\(13),
      I2 => q0(13),
      O => \add_ln120_reg_1688[15]_i_2_n_12\
    );
\add_ln120_reg_1688[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_104,
      I1 => \add_ln120_reg_1688_reg[31]\(12),
      I2 => q0(12),
      O => \add_ln120_reg_1688[15]_i_3_n_12\
    );
\add_ln120_reg_1688[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_105,
      I1 => \add_ln120_reg_1688_reg[31]\(11),
      I2 => q0(11),
      O => \add_ln120_reg_1688[15]_i_4_n_12\
    );
\add_ln120_reg_1688[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_106,
      I1 => \add_ln120_reg_1688_reg[31]\(10),
      I2 => q0(10),
      O => \add_ln120_reg_1688[15]_i_5_n_12\
    );
\add_ln120_reg_1688[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_107,
      I1 => \add_ln120_reg_1688_reg[31]\(9),
      I2 => q0(9),
      O => \add_ln120_reg_1688[15]_i_6_n_12\
    );
\add_ln120_reg_1688[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_108,
      I1 => \add_ln120_reg_1688_reg[31]\(8),
      I2 => q0(8),
      O => \add_ln120_reg_1688[15]_i_7_n_12\
    );
\add_ln120_reg_1688[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_109,
      I1 => \add_ln120_reg_1688_reg[31]\(7),
      I2 => q0(7),
      O => \add_ln120_reg_1688[15]_i_8_n_12\
    );
\add_ln120_reg_1688[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_110,
      I1 => \add_ln120_reg_1688_reg[31]\(6),
      I2 => q0(6),
      O => \add_ln120_reg_1688[15]_i_9_n_12\
    );
\add_ln120_reg_1688[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_94,
      I1 => \add_ln120_reg_1688_reg[31]\(22),
      I2 => q0(22),
      I3 => \add_ln120_reg_1688[23]_i_2_n_12\,
      O => \add_ln120_reg_1688[23]_i_10_n_12\
    );
\add_ln120_reg_1688[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_95,
      I1 => \add_ln120_reg_1688_reg[31]\(21),
      I2 => q0(21),
      I3 => \add_ln120_reg_1688[23]_i_3_n_12\,
      O => \add_ln120_reg_1688[23]_i_11_n_12\
    );
\add_ln120_reg_1688[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_96,
      I1 => \add_ln120_reg_1688_reg[31]\(20),
      I2 => q0(20),
      I3 => \add_ln120_reg_1688[23]_i_4_n_12\,
      O => \add_ln120_reg_1688[23]_i_12_n_12\
    );
\add_ln120_reg_1688[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_97,
      I1 => \add_ln120_reg_1688_reg[31]\(19),
      I2 => q0(19),
      I3 => \add_ln120_reg_1688[23]_i_5_n_12\,
      O => \add_ln120_reg_1688[23]_i_13_n_12\
    );
\add_ln120_reg_1688[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_98,
      I1 => \add_ln120_reg_1688_reg[31]\(18),
      I2 => q0(18),
      I3 => \add_ln120_reg_1688[23]_i_6_n_12\,
      O => \add_ln120_reg_1688[23]_i_14_n_12\
    );
\add_ln120_reg_1688[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_99,
      I1 => \add_ln120_reg_1688_reg[31]\(17),
      I2 => q0(17),
      I3 => \add_ln120_reg_1688[23]_i_7_n_12\,
      O => \add_ln120_reg_1688[23]_i_15_n_12\
    );
\add_ln120_reg_1688[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_100,
      I1 => \add_ln120_reg_1688_reg[31]\(16),
      I2 => q0(16),
      I3 => \add_ln120_reg_1688[23]_i_8_n_12\,
      O => \add_ln120_reg_1688[23]_i_16_n_12\
    );
\add_ln120_reg_1688[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_101,
      I1 => \add_ln120_reg_1688_reg[31]\(15),
      I2 => q0(15),
      I3 => \add_ln120_reg_1688[23]_i_9_n_12\,
      O => \add_ln120_reg_1688[23]_i_17_n_12\
    );
\add_ln120_reg_1688[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_95,
      I1 => \add_ln120_reg_1688_reg[31]\(21),
      I2 => q0(21),
      O => \add_ln120_reg_1688[23]_i_2_n_12\
    );
\add_ln120_reg_1688[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_96,
      I1 => \add_ln120_reg_1688_reg[31]\(20),
      I2 => q0(20),
      O => \add_ln120_reg_1688[23]_i_3_n_12\
    );
\add_ln120_reg_1688[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_97,
      I1 => \add_ln120_reg_1688_reg[31]\(19),
      I2 => q0(19),
      O => \add_ln120_reg_1688[23]_i_4_n_12\
    );
\add_ln120_reg_1688[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_98,
      I1 => \add_ln120_reg_1688_reg[31]\(18),
      I2 => q0(18),
      O => \add_ln120_reg_1688[23]_i_5_n_12\
    );
\add_ln120_reg_1688[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_99,
      I1 => \add_ln120_reg_1688_reg[31]\(17),
      I2 => q0(17),
      O => \add_ln120_reg_1688[23]_i_6_n_12\
    );
\add_ln120_reg_1688[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_100,
      I1 => \add_ln120_reg_1688_reg[31]\(16),
      I2 => q0(16),
      O => \add_ln120_reg_1688[23]_i_7_n_12\
    );
\add_ln120_reg_1688[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_101,
      I1 => \add_ln120_reg_1688_reg[31]\(15),
      I2 => q0(15),
      O => \add_ln120_reg_1688[23]_i_8_n_12\
    );
\add_ln120_reg_1688[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_102,
      I1 => \add_ln120_reg_1688_reg[31]\(14),
      I2 => q0(14),
      O => \add_ln120_reg_1688[23]_i_9_n_12\
    );
\add_ln120_reg_1688[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln120_reg_1688[31]_i_3_n_12\,
      I1 => \^p\(2),
      I2 => \add_ln120_reg_1688_reg[31]\(29),
      I3 => q0(29),
      O => \add_ln120_reg_1688[31]_i_11_n_12\
    );
\add_ln120_reg_1688[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_88,
      I1 => \add_ln120_reg_1688_reg[31]\(28),
      I2 => q0(28),
      I3 => \add_ln120_reg_1688[31]_i_4_n_12\,
      O => \add_ln120_reg_1688[31]_i_12_n_12\
    );
\add_ln120_reg_1688[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_89,
      I1 => \add_ln120_reg_1688_reg[31]\(27),
      I2 => q0(27),
      I3 => \add_ln120_reg_1688[31]_i_5_n_12\,
      O => \add_ln120_reg_1688[31]_i_13_n_12\
    );
\add_ln120_reg_1688[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_90,
      I1 => \add_ln120_reg_1688_reg[31]\(26),
      I2 => q0(26),
      I3 => \add_ln120_reg_1688[31]_i_6_n_12\,
      O => \add_ln120_reg_1688[31]_i_14_n_12\
    );
\add_ln120_reg_1688[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_91,
      I1 => \add_ln120_reg_1688_reg[31]\(25),
      I2 => q0(25),
      I3 => \add_ln120_reg_1688[31]_i_7_n_12\,
      O => \add_ln120_reg_1688[31]_i_15_n_12\
    );
\add_ln120_reg_1688[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_92,
      I1 => \add_ln120_reg_1688_reg[31]\(24),
      I2 => q0(24),
      I3 => \add_ln120_reg_1688[31]_i_8_n_12\,
      O => \add_ln120_reg_1688[31]_i_16_n_12\
    );
\add_ln120_reg_1688[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_93,
      I1 => \add_ln120_reg_1688_reg[31]\(23),
      I2 => q0(23),
      I3 => \add_ln120_reg_1688[31]_i_9_n_12\,
      O => \add_ln120_reg_1688[31]_i_17_n_12\
    );
\add_ln120_reg_1688[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q0(30),
      I1 => \^p\(3),
      I2 => \add_ln120_reg_1688_reg[31]\(30),
      O => \add_ln120_reg_1688[31]_i_2_n_12\
    );
\add_ln120_reg_1688[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_88,
      I1 => \add_ln120_reg_1688_reg[31]\(28),
      I2 => q0(28),
      O => \add_ln120_reg_1688[31]_i_3_n_12\
    );
\add_ln120_reg_1688[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_89,
      I1 => \add_ln120_reg_1688_reg[31]\(27),
      I2 => q0(27),
      O => \add_ln120_reg_1688[31]_i_4_n_12\
    );
\add_ln120_reg_1688[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_90,
      I1 => \add_ln120_reg_1688_reg[31]\(26),
      I2 => q0(26),
      O => \add_ln120_reg_1688[31]_i_5_n_12\
    );
\add_ln120_reg_1688[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_91,
      I1 => \add_ln120_reg_1688_reg[31]\(25),
      I2 => q0(25),
      O => \add_ln120_reg_1688[31]_i_6_n_12\
    );
\add_ln120_reg_1688[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_92,
      I1 => \add_ln120_reg_1688_reg[31]\(24),
      I2 => q0(24),
      O => \add_ln120_reg_1688[31]_i_7_n_12\
    );
\add_ln120_reg_1688[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_93,
      I1 => \add_ln120_reg_1688_reg[31]\(23),
      I2 => q0(23),
      O => \add_ln120_reg_1688[31]_i_8_n_12\
    );
\add_ln120_reg_1688[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_94,
      I1 => \add_ln120_reg_1688_reg[31]\(22),
      I2 => q0(22),
      O => \add_ln120_reg_1688[31]_i_9_n_12\
    );
\add_ln120_reg_1688[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_111,
      I1 => \add_ln120_reg_1688_reg[31]\(5),
      I2 => q0(5),
      I3 => \add_ln120_reg_1688[7]_i_3_n_12\,
      O => \add_ln120_reg_1688[7]_i_10_n_12\
    );
\add_ln120_reg_1688[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_112,
      I1 => \add_ln120_reg_1688_reg[31]\(4),
      I2 => q0(4),
      I3 => \add_ln120_reg_1688[7]_i_4_n_12\,
      O => \add_ln120_reg_1688[7]_i_11_n_12\
    );
\add_ln120_reg_1688[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_113,
      I1 => \add_ln120_reg_1688_reg[31]\(3),
      I2 => q0(3),
      I3 => \add_ln120_reg_1688[7]_i_5_n_12\,
      O => \add_ln120_reg_1688[7]_i_12_n_12\
    );
\add_ln120_reg_1688[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_114,
      I1 => \add_ln120_reg_1688_reg[31]\(2),
      I2 => q0(2),
      I3 => \add_ln120_reg_1688[7]_i_6_n_12\,
      O => \add_ln120_reg_1688[7]_i_13_n_12\
    );
\add_ln120_reg_1688[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_115,
      I1 => \add_ln120_reg_1688_reg[31]\(1),
      I2 => q0(1),
      I3 => \add_ln120_reg_1688[7]_i_7_n_12\,
      O => \add_ln120_reg_1688[7]_i_14_n_12\
    );
\add_ln120_reg_1688[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_111,
      I1 => \add_ln120_reg_1688_reg[31]\(5),
      I2 => q0(5),
      O => \add_ln120_reg_1688[7]_i_2_n_12\
    );
\add_ln120_reg_1688[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_112,
      I1 => \add_ln120_reg_1688_reg[31]\(4),
      I2 => q0(4),
      O => \add_ln120_reg_1688[7]_i_3_n_12\
    );
\add_ln120_reg_1688[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_113,
      I1 => \add_ln120_reg_1688_reg[31]\(3),
      I2 => q0(3),
      O => \add_ln120_reg_1688[7]_i_4_n_12\
    );
\add_ln120_reg_1688[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_114,
      I1 => \add_ln120_reg_1688_reg[31]\(2),
      I2 => q0(2),
      O => \add_ln120_reg_1688[7]_i_5_n_12\
    );
\add_ln120_reg_1688[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_product_n_115,
      I1 => \add_ln120_reg_1688_reg[31]\(1),
      I2 => q0(1),
      O => \add_ln120_reg_1688[7]_i_6_n_12\
    );
\add_ln120_reg_1688[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln120_reg_1688_reg[31]\(0),
      I2 => q0(0),
      O => \add_ln120_reg_1688[7]_i_7_n_12\
    );
\add_ln120_reg_1688[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_product_n_110,
      I1 => \add_ln120_reg_1688_reg[31]\(6),
      I2 => q0(6),
      I3 => \add_ln120_reg_1688[7]_i_2_n_12\,
      O => \add_ln120_reg_1688[7]_i_9_n_12\
    );
\add_ln120_reg_1688_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln120_reg_1688_reg[7]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln120_reg_1688_reg[15]_i_1_n_12\,
      CO(6) => \add_ln120_reg_1688_reg[15]_i_1_n_13\,
      CO(5) => \add_ln120_reg_1688_reg[15]_i_1_n_14\,
      CO(4) => \add_ln120_reg_1688_reg[15]_i_1_n_15\,
      CO(3) => \add_ln120_reg_1688_reg[15]_i_1_n_16\,
      CO(2) => \add_ln120_reg_1688_reg[15]_i_1_n_17\,
      CO(1) => \add_ln120_reg_1688_reg[15]_i_1_n_18\,
      CO(0) => \add_ln120_reg_1688_reg[15]_i_1_n_19\,
      DI(7) => \add_ln120_reg_1688[15]_i_2_n_12\,
      DI(6) => \add_ln120_reg_1688[15]_i_3_n_12\,
      DI(5) => \add_ln120_reg_1688[15]_i_4_n_12\,
      DI(4) => \add_ln120_reg_1688[15]_i_5_n_12\,
      DI(3) => \add_ln120_reg_1688[15]_i_6_n_12\,
      DI(2) => \add_ln120_reg_1688[15]_i_7_n_12\,
      DI(1) => \add_ln120_reg_1688[15]_i_8_n_12\,
      DI(0) => \add_ln120_reg_1688[15]_i_9_n_12\,
      O(7 downto 0) => D(15 downto 8),
      S(7) => \add_ln120_reg_1688[15]_i_10_n_12\,
      S(6) => \add_ln120_reg_1688[15]_i_11_n_12\,
      S(5) => \add_ln120_reg_1688[15]_i_12_n_12\,
      S(4) => \add_ln120_reg_1688[15]_i_13_n_12\,
      S(3) => \add_ln120_reg_1688[15]_i_14_n_12\,
      S(2) => \add_ln120_reg_1688[15]_i_15_n_12\,
      S(1) => \add_ln120_reg_1688[15]_i_16_n_12\,
      S(0) => \add_ln120_reg_1688[15]_i_17_n_12\
    );
\add_ln120_reg_1688_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln120_reg_1688_reg[15]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln120_reg_1688_reg[23]_i_1_n_12\,
      CO(6) => \add_ln120_reg_1688_reg[23]_i_1_n_13\,
      CO(5) => \add_ln120_reg_1688_reg[23]_i_1_n_14\,
      CO(4) => \add_ln120_reg_1688_reg[23]_i_1_n_15\,
      CO(3) => \add_ln120_reg_1688_reg[23]_i_1_n_16\,
      CO(2) => \add_ln120_reg_1688_reg[23]_i_1_n_17\,
      CO(1) => \add_ln120_reg_1688_reg[23]_i_1_n_18\,
      CO(0) => \add_ln120_reg_1688_reg[23]_i_1_n_19\,
      DI(7) => \add_ln120_reg_1688[23]_i_2_n_12\,
      DI(6) => \add_ln120_reg_1688[23]_i_3_n_12\,
      DI(5) => \add_ln120_reg_1688[23]_i_4_n_12\,
      DI(4) => \add_ln120_reg_1688[23]_i_5_n_12\,
      DI(3) => \add_ln120_reg_1688[23]_i_6_n_12\,
      DI(2) => \add_ln120_reg_1688[23]_i_7_n_12\,
      DI(1) => \add_ln120_reg_1688[23]_i_8_n_12\,
      DI(0) => \add_ln120_reg_1688[23]_i_9_n_12\,
      O(7 downto 0) => D(23 downto 16),
      S(7) => \add_ln120_reg_1688[23]_i_10_n_12\,
      S(6) => \add_ln120_reg_1688[23]_i_11_n_12\,
      S(5) => \add_ln120_reg_1688[23]_i_12_n_12\,
      S(4) => \add_ln120_reg_1688[23]_i_13_n_12\,
      S(3) => \add_ln120_reg_1688[23]_i_14_n_12\,
      S(2) => \add_ln120_reg_1688[23]_i_15_n_12\,
      S(1) => \add_ln120_reg_1688[23]_i_16_n_12\,
      S(0) => \add_ln120_reg_1688[23]_i_17_n_12\
    );
\add_ln120_reg_1688_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln120_reg_1688_reg[23]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \add_ln120_reg_1688_reg[31]_i_1_n_13\,
      CO(5) => \add_ln120_reg_1688_reg[31]_i_1_n_14\,
      CO(4) => \add_ln120_reg_1688_reg[31]_i_1_n_15\,
      CO(3) => \add_ln120_reg_1688_reg[31]_i_1_n_16\,
      CO(2) => \add_ln120_reg_1688_reg[31]_i_1_n_17\,
      CO(1) => \add_ln120_reg_1688_reg[31]_i_1_n_18\,
      CO(0) => \add_ln120_reg_1688_reg[31]_i_1_n_19\,
      DI(7) => \add_ln120_reg_1688[31]_i_2_n_12\,
      DI(6) => \add_ln120_reg_1688[31]_i_3_n_12\,
      DI(5) => \add_ln120_reg_1688[31]_i_4_n_12\,
      DI(4) => \add_ln120_reg_1688[31]_i_5_n_12\,
      DI(3) => \add_ln120_reg_1688[31]_i_6_n_12\,
      DI(2) => \add_ln120_reg_1688[31]_i_7_n_12\,
      DI(1) => \add_ln120_reg_1688[31]_i_8_n_12\,
      DI(0) => \add_ln120_reg_1688[31]_i_9_n_12\,
      O(7 downto 0) => D(31 downto 24),
      S(7) => S(0),
      S(6) => \add_ln120_reg_1688[31]_i_11_n_12\,
      S(5) => \add_ln120_reg_1688[31]_i_12_n_12\,
      S(4) => \add_ln120_reg_1688[31]_i_13_n_12\,
      S(3) => \add_ln120_reg_1688[31]_i_14_n_12\,
      S(2) => \add_ln120_reg_1688[31]_i_15_n_12\,
      S(1) => \add_ln120_reg_1688[31]_i_16_n_12\,
      S(0) => \add_ln120_reg_1688[31]_i_17_n_12\
    );
\add_ln120_reg_1688_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln120_reg_1688_reg[7]_i_1_n_12\,
      CO(6) => \add_ln120_reg_1688_reg[7]_i_1_n_13\,
      CO(5) => \add_ln120_reg_1688_reg[7]_i_1_n_14\,
      CO(4) => \add_ln120_reg_1688_reg[7]_i_1_n_15\,
      CO(3) => \add_ln120_reg_1688_reg[7]_i_1_n_16\,
      CO(2) => \add_ln120_reg_1688_reg[7]_i_1_n_17\,
      CO(1) => \add_ln120_reg_1688_reg[7]_i_1_n_18\,
      CO(0) => \add_ln120_reg_1688_reg[7]_i_1_n_19\,
      DI(7) => \add_ln120_reg_1688[7]_i_2_n_12\,
      DI(6) => \add_ln120_reg_1688[7]_i_3_n_12\,
      DI(5) => \add_ln120_reg_1688[7]_i_4_n_12\,
      DI(4) => \add_ln120_reg_1688[7]_i_5_n_12\,
      DI(3) => \add_ln120_reg_1688[7]_i_6_n_12\,
      DI(2) => \add_ln120_reg_1688[7]_i_7_n_12\,
      DI(1) => DI(0),
      DI(0) => '0',
      O(7 downto 0) => D(7 downto 0),
      S(7) => \add_ln120_reg_1688[7]_i_9_n_12\,
      S(6) => \add_ln120_reg_1688[7]_i_10_n_12\,
      S(5) => \add_ln120_reg_1688[7]_i_11_n_12\,
      S(4) => \add_ln120_reg_1688[7]_i_12_n_12\,
      S(3) => \add_ln120_reg_1688[7]_i_13_n_12\,
      S(2) => \add_ln120_reg_1688[7]_i_14_n_12\,
      S(1 downto 0) => \add_ln120_reg_1688_reg[7]\(1 downto 0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q1(15),
      A(28) => indata_q1(15),
      A(27) => indata_q1(15),
      A(26) => indata_q1(15),
      A(25) => indata_q1(15),
      A(24) => indata_q1(15),
      A(23) => indata_q1(15),
      A(22) => indata_q1(15),
      A(21) => indata_q1(15),
      A(20) => indata_q1(15),
      A(19) => indata_q1(15),
      A(18) => indata_q1(15),
      A(17) => indata_q1(15),
      A(16) => indata_q1(15),
      A(15 downto 0) => indata_q1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q0(15),
      B(16) => indata_q0(15),
      B(15 downto 0) => indata_q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(1),
      CEA2 => Q(2),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31 downto 30) => \^p\(3 downto 2),
      P(29) => tmp_product_n_88,
      P(28) => tmp_product_n_89,
      P(27) => tmp_product_n_90,
      P(26) => tmp_product_n_91,
      P(25) => tmp_product_n_92,
      P(24) => tmp_product_n_93,
      P(23) => tmp_product_n_94,
      P(22) => tmp_product_n_95,
      P(21) => tmp_product_n_96,
      P(20) => tmp_product_n_97,
      P(19) => tmp_product_n_98,
      P(18) => tmp_product_n_99,
      P(17) => tmp_product_n_100,
      P(16) => tmp_product_n_101,
      P(15) => tmp_product_n_102,
      P(14) => tmp_product_n_103,
      P(13) => tmp_product_n_104,
      P(12) => tmp_product_n_105,
      P(11) => tmp_product_n_106,
      P(10) => tmp_product_n_107,
      P(9) => tmp_product_n_108,
      P(8) => tmp_product_n_109,
      P(7) => tmp_product_n_110,
      P(6) => tmp_product_n_111,
      P(5) => tmp_product_n_112,
      P(4) => tmp_product_n_113,
      P(3) => tmp_product_n_114,
      P(2) => tmp_product_n_115,
      P(1 downto 0) => \^p\(1 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_30 is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \add_ln121_reg_1734_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln121_reg_1734_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln121_reg_1734_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln121_reg_1734_reg[30]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln119_reg_1729_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln119_reg_1729_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln119_reg_1729_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln119_reg_1729_reg[30]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln117_reg_1719_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln117_reg_1719_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln117_reg_1719_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln117_reg_1719_reg[30]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \empty_86_fu_118_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \empty_86_fu_118_reg[7]\ : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \empty_86_fu_118_reg[31]_0\ : in STD_LOGIC;
    \empty_84_fu_110_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \empty_84_fu_110_reg[23]\ : in STD_LOGIC;
    \empty_82_fu_102_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \empty_82_fu_102_reg[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_30 : entity is "Gsm_LPC_Analysis_mul_16s_16s_32_1_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_30;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_30 is
  signal \^p\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(31 downto 0) <= \^p\(31 downto 0);
\empty_82_fu_102[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(7),
      I1 => \empty_82_fu_102_reg[31]\(7),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(7),
      O => \add_ln117_reg_1719_reg[7]\(7)
    );
\empty_82_fu_102[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(6),
      I1 => \empty_82_fu_102_reg[31]\(6),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(6),
      O => \add_ln117_reg_1719_reg[7]\(6)
    );
\empty_82_fu_102[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(5),
      I1 => \empty_82_fu_102_reg[31]\(5),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(5),
      O => \add_ln117_reg_1719_reg[7]\(5)
    );
\empty_82_fu_102[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(4),
      I1 => \empty_82_fu_102_reg[31]\(4),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(4),
      O => \add_ln117_reg_1719_reg[7]\(4)
    );
\empty_82_fu_102[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(3),
      I1 => \empty_82_fu_102_reg[31]\(3),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(3),
      O => \add_ln117_reg_1719_reg[7]\(3)
    );
\empty_82_fu_102[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(2),
      I1 => \empty_82_fu_102_reg[31]\(2),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(2),
      O => \add_ln117_reg_1719_reg[7]\(2)
    );
\empty_82_fu_102[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(1),
      I1 => \empty_82_fu_102_reg[31]\(1),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(1),
      O => \add_ln117_reg_1719_reg[7]\(1)
    );
\empty_82_fu_102[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(0),
      I1 => \empty_82_fu_102_reg[31]\(0),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(0),
      O => \add_ln117_reg_1719_reg[7]\(0)
    );
\empty_82_fu_102[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(23),
      I1 => \empty_82_fu_102_reg[31]\(23),
      I2 => \empty_82_fu_102_reg[15]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(23),
      O => \add_ln117_reg_1719_reg[23]\(7)
    );
\empty_82_fu_102[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(22),
      I1 => \empty_82_fu_102_reg[31]\(22),
      I2 => \empty_82_fu_102_reg[15]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(22),
      O => \add_ln117_reg_1719_reg[23]\(6)
    );
\empty_82_fu_102[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(21),
      I1 => \empty_82_fu_102_reg[31]\(21),
      I2 => \empty_82_fu_102_reg[15]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(21),
      O => \add_ln117_reg_1719_reg[23]\(5)
    );
\empty_82_fu_102[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(20),
      I1 => \empty_82_fu_102_reg[31]\(20),
      I2 => \empty_82_fu_102_reg[15]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(20),
      O => \add_ln117_reg_1719_reg[23]\(4)
    );
\empty_82_fu_102[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(19),
      I1 => \empty_82_fu_102_reg[31]\(19),
      I2 => \empty_82_fu_102_reg[15]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(19),
      O => \add_ln117_reg_1719_reg[23]\(3)
    );
\empty_82_fu_102[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(18),
      I1 => \empty_82_fu_102_reg[31]\(18),
      I2 => \empty_82_fu_102_reg[15]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(18),
      O => \add_ln117_reg_1719_reg[23]\(2)
    );
\empty_82_fu_102[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(17),
      I1 => \empty_82_fu_102_reg[31]\(17),
      I2 => \empty_82_fu_102_reg[15]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(17),
      O => \add_ln117_reg_1719_reg[23]\(1)
    );
\empty_82_fu_102[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(16),
      I1 => \empty_82_fu_102_reg[31]\(16),
      I2 => \empty_82_fu_102_reg[15]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(16),
      O => \add_ln117_reg_1719_reg[23]\(0)
    );
\empty_82_fu_102[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(30),
      I1 => \empty_82_fu_102_reg[31]\(30),
      I2 => \empty_82_fu_102_reg[15]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(30),
      O => \add_ln117_reg_1719_reg[30]\(6)
    );
\empty_82_fu_102[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(29),
      I1 => \empty_82_fu_102_reg[31]\(29),
      I2 => \empty_82_fu_102_reg[15]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(29),
      O => \add_ln117_reg_1719_reg[30]\(5)
    );
\empty_82_fu_102[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(28),
      I1 => \empty_82_fu_102_reg[31]\(28),
      I2 => \empty_82_fu_102_reg[15]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(28),
      O => \add_ln117_reg_1719_reg[30]\(4)
    );
\empty_82_fu_102[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(27),
      I1 => \empty_82_fu_102_reg[31]\(27),
      I2 => \empty_82_fu_102_reg[15]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(27),
      O => \add_ln117_reg_1719_reg[30]\(3)
    );
\empty_82_fu_102[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(26),
      I1 => \empty_82_fu_102_reg[31]\(26),
      I2 => \empty_82_fu_102_reg[15]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(26),
      O => \add_ln117_reg_1719_reg[30]\(2)
    );
\empty_82_fu_102[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(25),
      I1 => \empty_82_fu_102_reg[31]\(25),
      I2 => \empty_82_fu_102_reg[15]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(25),
      O => \add_ln117_reg_1719_reg[30]\(1)
    );
\empty_82_fu_102[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(24),
      I1 => \empty_82_fu_102_reg[31]\(24),
      I2 => \empty_82_fu_102_reg[15]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(24),
      O => \add_ln117_reg_1719_reg[30]\(0)
    );
\empty_82_fu_102[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(15),
      I1 => \empty_82_fu_102_reg[31]\(15),
      I2 => \empty_82_fu_102_reg[15]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(15),
      O => \add_ln117_reg_1719_reg[15]\(7)
    );
\empty_82_fu_102[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(14),
      I1 => \empty_82_fu_102_reg[31]\(14),
      I2 => \empty_82_fu_102_reg[15]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(14),
      O => \add_ln117_reg_1719_reg[15]\(6)
    );
\empty_82_fu_102[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(13),
      I1 => \empty_82_fu_102_reg[31]\(13),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(13),
      O => \add_ln117_reg_1719_reg[15]\(5)
    );
\empty_82_fu_102[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(12),
      I1 => \empty_82_fu_102_reg[31]\(12),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(12),
      O => \add_ln117_reg_1719_reg[15]\(4)
    );
\empty_82_fu_102[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(11),
      I1 => \empty_82_fu_102_reg[31]\(11),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(11),
      O => \add_ln117_reg_1719_reg[15]\(3)
    );
\empty_82_fu_102[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(10),
      I1 => \empty_82_fu_102_reg[31]\(10),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(10),
      O => \add_ln117_reg_1719_reg[15]\(2)
    );
\empty_82_fu_102[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(9),
      I1 => \empty_82_fu_102_reg[31]\(9),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(9),
      O => \add_ln117_reg_1719_reg[15]\(1)
    );
\empty_82_fu_102[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(8),
      I1 => \empty_82_fu_102_reg[31]\(8),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(8),
      O => \add_ln117_reg_1719_reg[15]\(0)
    );
\empty_84_fu_110[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(7),
      I1 => \empty_84_fu_110_reg[31]\(7),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(7),
      O => \add_ln119_reg_1729_reg[7]\(7)
    );
\empty_84_fu_110[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(6),
      I1 => \empty_84_fu_110_reg[31]\(6),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(6),
      O => \add_ln119_reg_1729_reg[7]\(6)
    );
\empty_84_fu_110[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(5),
      I1 => \empty_84_fu_110_reg[31]\(5),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(5),
      O => \add_ln119_reg_1729_reg[7]\(5)
    );
\empty_84_fu_110[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(4),
      I1 => \empty_84_fu_110_reg[31]\(4),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(4),
      O => \add_ln119_reg_1729_reg[7]\(4)
    );
\empty_84_fu_110[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(3),
      I1 => \empty_84_fu_110_reg[31]\(3),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(3),
      O => \add_ln119_reg_1729_reg[7]\(3)
    );
\empty_84_fu_110[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(2),
      I1 => \empty_84_fu_110_reg[31]\(2),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(2),
      O => \add_ln119_reg_1729_reg[7]\(2)
    );
\empty_84_fu_110[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(1),
      I1 => \empty_84_fu_110_reg[31]\(1),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(1),
      O => \add_ln119_reg_1729_reg[7]\(1)
    );
\empty_84_fu_110[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(0),
      I1 => \empty_84_fu_110_reg[31]\(0),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(0),
      O => \add_ln119_reg_1729_reg[7]\(0)
    );
\empty_84_fu_110[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(23),
      I1 => \empty_84_fu_110_reg[31]\(23),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(23),
      O => \add_ln119_reg_1729_reg[23]\(7)
    );
\empty_84_fu_110[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(22),
      I1 => \empty_84_fu_110_reg[31]\(22),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(22),
      O => \add_ln119_reg_1729_reg[23]\(6)
    );
\empty_84_fu_110[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(21),
      I1 => \empty_84_fu_110_reg[31]\(21),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(21),
      O => \add_ln119_reg_1729_reg[23]\(5)
    );
\empty_84_fu_110[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(20),
      I1 => \empty_84_fu_110_reg[31]\(20),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(20),
      O => \add_ln119_reg_1729_reg[23]\(4)
    );
\empty_84_fu_110[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(19),
      I1 => \empty_84_fu_110_reg[31]\(19),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(19),
      O => \add_ln119_reg_1729_reg[23]\(3)
    );
\empty_84_fu_110[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(18),
      I1 => \empty_84_fu_110_reg[31]\(18),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(18),
      O => \add_ln119_reg_1729_reg[23]\(2)
    );
\empty_84_fu_110[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(17),
      I1 => \empty_84_fu_110_reg[31]\(17),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(17),
      O => \add_ln119_reg_1729_reg[23]\(1)
    );
\empty_84_fu_110[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(16),
      I1 => \empty_84_fu_110_reg[31]\(16),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(16),
      O => \add_ln119_reg_1729_reg[23]\(0)
    );
\empty_84_fu_110[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(30),
      I1 => \empty_84_fu_110_reg[31]\(30),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(30),
      O => \add_ln119_reg_1729_reg[30]\(6)
    );
\empty_84_fu_110[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(29),
      I1 => \empty_84_fu_110_reg[31]\(29),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(29),
      O => \add_ln119_reg_1729_reg[30]\(5)
    );
\empty_84_fu_110[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(28),
      I1 => \empty_84_fu_110_reg[31]\(28),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(28),
      O => \add_ln119_reg_1729_reg[30]\(4)
    );
\empty_84_fu_110[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(27),
      I1 => \empty_84_fu_110_reg[31]\(27),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(27),
      O => \add_ln119_reg_1729_reg[30]\(3)
    );
\empty_84_fu_110[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(26),
      I1 => \empty_84_fu_110_reg[31]\(26),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(26),
      O => \add_ln119_reg_1729_reg[30]\(2)
    );
\empty_84_fu_110[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(25),
      I1 => \empty_84_fu_110_reg[31]\(25),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(25),
      O => \add_ln119_reg_1729_reg[30]\(1)
    );
\empty_84_fu_110[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(24),
      I1 => \empty_84_fu_110_reg[31]\(24),
      I2 => \empty_84_fu_110_reg[23]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(24),
      O => \add_ln119_reg_1729_reg[30]\(0)
    );
\empty_84_fu_110[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(15),
      I1 => \empty_84_fu_110_reg[31]\(15),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(15),
      O => \add_ln119_reg_1729_reg[15]\(7)
    );
\empty_84_fu_110[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(14),
      I1 => \empty_84_fu_110_reg[31]\(14),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(14),
      O => \add_ln119_reg_1729_reg[15]\(6)
    );
\empty_84_fu_110[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(13),
      I1 => \empty_84_fu_110_reg[31]\(13),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(13),
      O => \add_ln119_reg_1729_reg[15]\(5)
    );
\empty_84_fu_110[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(12),
      I1 => \empty_84_fu_110_reg[31]\(12),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(12),
      O => \add_ln119_reg_1729_reg[15]\(4)
    );
\empty_84_fu_110[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(11),
      I1 => \empty_84_fu_110_reg[31]\(11),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(11),
      O => \add_ln119_reg_1729_reg[15]\(3)
    );
\empty_84_fu_110[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(10),
      I1 => \empty_84_fu_110_reg[31]\(10),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(10),
      O => \add_ln119_reg_1729_reg[15]\(2)
    );
\empty_84_fu_110[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(9),
      I1 => \empty_84_fu_110_reg[31]\(9),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(9),
      O => \add_ln119_reg_1729_reg[15]\(1)
    );
\empty_84_fu_110[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(8),
      I1 => \empty_84_fu_110_reg[31]\(8),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(8),
      O => \add_ln119_reg_1729_reg[15]\(0)
    );
\empty_86_fu_118[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(7),
      I1 => \empty_86_fu_118_reg[31]\(7),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(7),
      O => \add_ln121_reg_1734_reg[7]\(7)
    );
\empty_86_fu_118[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(6),
      I1 => \empty_86_fu_118_reg[31]\(6),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(6),
      O => \add_ln121_reg_1734_reg[7]\(6)
    );
\empty_86_fu_118[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(5),
      I1 => \empty_86_fu_118_reg[31]\(5),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(5),
      O => \add_ln121_reg_1734_reg[7]\(5)
    );
\empty_86_fu_118[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(4),
      I1 => \empty_86_fu_118_reg[31]\(4),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(4),
      O => \add_ln121_reg_1734_reg[7]\(4)
    );
\empty_86_fu_118[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(3),
      I1 => \empty_86_fu_118_reg[31]\(3),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(3),
      O => \add_ln121_reg_1734_reg[7]\(3)
    );
\empty_86_fu_118[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(2),
      I1 => \empty_86_fu_118_reg[31]\(2),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(2),
      O => \add_ln121_reg_1734_reg[7]\(2)
    );
\empty_86_fu_118[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(1),
      I1 => \empty_86_fu_118_reg[31]\(1),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(1),
      O => \add_ln121_reg_1734_reg[7]\(1)
    );
\empty_86_fu_118[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(0),
      I1 => \empty_86_fu_118_reg[31]\(0),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(0),
      O => \add_ln121_reg_1734_reg[7]\(0)
    );
\empty_86_fu_118[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(23),
      I1 => \empty_86_fu_118_reg[31]\(23),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(23),
      O => \add_ln121_reg_1734_reg[23]\(7)
    );
\empty_86_fu_118[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(22),
      I1 => \empty_86_fu_118_reg[31]\(22),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(22),
      O => \add_ln121_reg_1734_reg[23]\(6)
    );
\empty_86_fu_118[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(21),
      I1 => \empty_86_fu_118_reg[31]\(21),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(21),
      O => \add_ln121_reg_1734_reg[23]\(5)
    );
\empty_86_fu_118[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(20),
      I1 => \empty_86_fu_118_reg[31]\(20),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(20),
      O => \add_ln121_reg_1734_reg[23]\(4)
    );
\empty_86_fu_118[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(19),
      I1 => \empty_86_fu_118_reg[31]\(19),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(19),
      O => \add_ln121_reg_1734_reg[23]\(3)
    );
\empty_86_fu_118[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(18),
      I1 => \empty_86_fu_118_reg[31]\(18),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(18),
      O => \add_ln121_reg_1734_reg[23]\(2)
    );
\empty_86_fu_118[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(17),
      I1 => \empty_86_fu_118_reg[31]\(17),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(17),
      O => \add_ln121_reg_1734_reg[23]\(1)
    );
\empty_86_fu_118[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(16),
      I1 => \empty_86_fu_118_reg[31]\(16),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(16),
      O => \add_ln121_reg_1734_reg[23]\(0)
    );
\empty_86_fu_118[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(30),
      I1 => \empty_86_fu_118_reg[31]\(30),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(30),
      O => \add_ln121_reg_1734_reg[30]\(6)
    );
\empty_86_fu_118[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(29),
      I1 => \empty_86_fu_118_reg[31]\(29),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(29),
      O => \add_ln121_reg_1734_reg[30]\(5)
    );
\empty_86_fu_118[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(28),
      I1 => \empty_86_fu_118_reg[31]\(28),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(28),
      O => \add_ln121_reg_1734_reg[30]\(4)
    );
\empty_86_fu_118[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(27),
      I1 => \empty_86_fu_118_reg[31]\(27),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(27),
      O => \add_ln121_reg_1734_reg[30]\(3)
    );
\empty_86_fu_118[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(26),
      I1 => \empty_86_fu_118_reg[31]\(26),
      I2 => \empty_86_fu_118_reg[31]_0\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(26),
      O => \add_ln121_reg_1734_reg[30]\(2)
    );
\empty_86_fu_118[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(25),
      I1 => \empty_86_fu_118_reg[31]\(25),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(25),
      O => \add_ln121_reg_1734_reg[30]\(1)
    );
\empty_86_fu_118[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(24),
      I1 => \empty_86_fu_118_reg[31]\(24),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(24),
      O => \add_ln121_reg_1734_reg[30]\(0)
    );
\empty_86_fu_118[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(15),
      I1 => \empty_86_fu_118_reg[31]\(15),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(15),
      O => \add_ln121_reg_1734_reg[15]\(7)
    );
\empty_86_fu_118[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(14),
      I1 => \empty_86_fu_118_reg[31]\(14),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(14),
      O => \add_ln121_reg_1734_reg[15]\(6)
    );
\empty_86_fu_118[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(13),
      I1 => \empty_86_fu_118_reg[31]\(13),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(13),
      O => \add_ln121_reg_1734_reg[15]\(5)
    );
\empty_86_fu_118[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(12),
      I1 => \empty_86_fu_118_reg[31]\(12),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(12),
      O => \add_ln121_reg_1734_reg[15]\(4)
    );
\empty_86_fu_118[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(11),
      I1 => \empty_86_fu_118_reg[31]\(11),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(11),
      O => \add_ln121_reg_1734_reg[15]\(3)
    );
\empty_86_fu_118[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(10),
      I1 => \empty_86_fu_118_reg[31]\(10),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(10),
      O => \add_ln121_reg_1734_reg[15]\(2)
    );
\empty_86_fu_118[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(9),
      I1 => \empty_86_fu_118_reg[31]\(9),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(9),
      O => \add_ln121_reg_1734_reg[15]\(1)
    );
\empty_86_fu_118[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(8),
      I1 => \empty_86_fu_118_reg[31]\(8),
      I2 => \empty_86_fu_118_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(8),
      O => \add_ln121_reg_1734_reg[15]\(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q1(15),
      A(28) => indata_q1(15),
      A(27) => indata_q1(15),
      A(26) => indata_q1(15),
      A(25) => indata_q1(15),
      A(24) => indata_q1(15),
      A(23) => indata_q1(15),
      A(22) => indata_q1(15),
      A(21) => indata_q1(15),
      A(20) => indata_q1(15),
      A(19) => indata_q1(15),
      A(18) => indata_q1(15),
      A(17) => indata_q1(15),
      A(16) => indata_q1(15),
      A(15 downto 0) => indata_q1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q1(15),
      B(16) => indata_q1(15),
      B(15 downto 0) => indata_q1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31 downto 0) => \^p\(31 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_31 is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \empty_88_fu_126_reg[63]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_427_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_427_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_427_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_427_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_427_reg[47]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_427_reg[55]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln122_reg_1739_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln122_reg_1739_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln122_reg_1739_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln122_reg_1739_reg[30]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln120_reg_1688_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln120_reg_1688_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln120_reg_1688_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln120_reg_1688_reg[30]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln118_reg_1724_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln118_reg_1724_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln118_reg_1724_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln118_reg_1724_reg[30]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_loop_init_int : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg : in STD_LOGIC;
    \empty_88_fu_126_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \empty_87_fu_122_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \empty_87_fu_122_reg[7]\ : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \empty_85_fu_114_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \empty_85_fu_114_reg[7]\ : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \empty_83_fu_106_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \empty_83_fu_106_reg[7]\ : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5 : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_31 : entity is "Gsm_LPC_Analysis_mul_16s_16s_32_1_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_31;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_31 is
  signal \^p\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(31 downto 0) <= \^p\(31 downto 0);
\empty_83_fu_106[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(7),
      I1 => \empty_83_fu_106_reg[31]\(7),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(7),
      O => \add_ln118_reg_1724_reg[7]\(7)
    );
\empty_83_fu_106[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(6),
      I1 => \empty_83_fu_106_reg[31]\(6),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(6),
      O => \add_ln118_reg_1724_reg[7]\(6)
    );
\empty_83_fu_106[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(5),
      I1 => \empty_83_fu_106_reg[31]\(5),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(5),
      O => \add_ln118_reg_1724_reg[7]\(5)
    );
\empty_83_fu_106[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(4),
      I1 => \empty_83_fu_106_reg[31]\(4),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(4),
      O => \add_ln118_reg_1724_reg[7]\(4)
    );
\empty_83_fu_106[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(3),
      I1 => \empty_83_fu_106_reg[31]\(3),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(3),
      O => \add_ln118_reg_1724_reg[7]\(3)
    );
\empty_83_fu_106[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(2),
      I1 => \empty_83_fu_106_reg[31]\(2),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(2),
      O => \add_ln118_reg_1724_reg[7]\(2)
    );
\empty_83_fu_106[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(1),
      I1 => \empty_83_fu_106_reg[31]\(1),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(1),
      O => \add_ln118_reg_1724_reg[7]\(1)
    );
\empty_83_fu_106[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(0),
      I1 => \empty_83_fu_106_reg[31]\(0),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(0),
      O => \add_ln118_reg_1724_reg[7]\(0)
    );
\empty_83_fu_106[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(23),
      I1 => \empty_83_fu_106_reg[31]\(23),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(23),
      O => \add_ln118_reg_1724_reg[23]\(7)
    );
\empty_83_fu_106[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(22),
      I1 => \empty_83_fu_106_reg[31]\(22),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(22),
      O => \add_ln118_reg_1724_reg[23]\(6)
    );
\empty_83_fu_106[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(21),
      I1 => \empty_83_fu_106_reg[31]\(21),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(21),
      O => \add_ln118_reg_1724_reg[23]\(5)
    );
\empty_83_fu_106[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(20),
      I1 => \empty_83_fu_106_reg[31]\(20),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(20),
      O => \add_ln118_reg_1724_reg[23]\(4)
    );
\empty_83_fu_106[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(19),
      I1 => \empty_83_fu_106_reg[31]\(19),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(19),
      O => \add_ln118_reg_1724_reg[23]\(3)
    );
\empty_83_fu_106[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(18),
      I1 => \empty_83_fu_106_reg[31]\(18),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(18),
      O => \add_ln118_reg_1724_reg[23]\(2)
    );
\empty_83_fu_106[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(17),
      I1 => \empty_83_fu_106_reg[31]\(17),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(17),
      O => \add_ln118_reg_1724_reg[23]\(1)
    );
\empty_83_fu_106[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(16),
      I1 => \empty_83_fu_106_reg[31]\(16),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(16),
      O => \add_ln118_reg_1724_reg[23]\(0)
    );
\empty_83_fu_106[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(30),
      I1 => \empty_83_fu_106_reg[31]\(30),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(30),
      O => \add_ln118_reg_1724_reg[30]\(6)
    );
\empty_83_fu_106[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(29),
      I1 => \empty_83_fu_106_reg[31]\(29),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(29),
      O => \add_ln118_reg_1724_reg[30]\(5)
    );
\empty_83_fu_106[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(28),
      I1 => \empty_83_fu_106_reg[31]\(28),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(28),
      O => \add_ln118_reg_1724_reg[30]\(4)
    );
\empty_83_fu_106[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(27),
      I1 => \empty_83_fu_106_reg[31]\(27),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(27),
      O => \add_ln118_reg_1724_reg[30]\(3)
    );
\empty_83_fu_106[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(26),
      I1 => \empty_83_fu_106_reg[31]\(26),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(26),
      O => \add_ln118_reg_1724_reg[30]\(2)
    );
\empty_83_fu_106[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(25),
      I1 => \empty_83_fu_106_reg[31]\(25),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(25),
      O => \add_ln118_reg_1724_reg[30]\(1)
    );
\empty_83_fu_106[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(24),
      I1 => \empty_83_fu_106_reg[31]\(24),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(24),
      O => \add_ln118_reg_1724_reg[30]\(0)
    );
\empty_83_fu_106[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(15),
      I1 => \empty_83_fu_106_reg[31]\(15),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(15),
      O => \add_ln118_reg_1724_reg[15]\(7)
    );
\empty_83_fu_106[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(14),
      I1 => \empty_83_fu_106_reg[31]\(14),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(14),
      O => \add_ln118_reg_1724_reg[15]\(6)
    );
\empty_83_fu_106[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(13),
      I1 => \empty_83_fu_106_reg[31]\(13),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(13),
      O => \add_ln118_reg_1724_reg[15]\(5)
    );
\empty_83_fu_106[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(12),
      I1 => \empty_83_fu_106_reg[31]\(12),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(12),
      O => \add_ln118_reg_1724_reg[15]\(4)
    );
\empty_83_fu_106[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(11),
      I1 => \empty_83_fu_106_reg[31]\(11),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(11),
      O => \add_ln118_reg_1724_reg[15]\(3)
    );
\empty_83_fu_106[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(10),
      I1 => \empty_83_fu_106_reg[31]\(10),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(10),
      O => \add_ln118_reg_1724_reg[15]\(2)
    );
\empty_83_fu_106[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(9),
      I1 => \empty_83_fu_106_reg[31]\(9),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(9),
      O => \add_ln118_reg_1724_reg[15]\(1)
    );
\empty_83_fu_106[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(8),
      I1 => \empty_83_fu_106_reg[31]\(8),
      I2 => \empty_83_fu_106_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(8),
      O => \add_ln118_reg_1724_reg[15]\(0)
    );
\empty_85_fu_114[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(7),
      I1 => \empty_85_fu_114_reg[31]\(7),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(7),
      O => \add_ln120_reg_1688_reg[7]\(7)
    );
\empty_85_fu_114[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(6),
      I1 => \empty_85_fu_114_reg[31]\(6),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(6),
      O => \add_ln120_reg_1688_reg[7]\(6)
    );
\empty_85_fu_114[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(5),
      I1 => \empty_85_fu_114_reg[31]\(5),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(5),
      O => \add_ln120_reg_1688_reg[7]\(5)
    );
\empty_85_fu_114[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(4),
      I1 => \empty_85_fu_114_reg[31]\(4),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(4),
      O => \add_ln120_reg_1688_reg[7]\(4)
    );
\empty_85_fu_114[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(3),
      I1 => \empty_85_fu_114_reg[31]\(3),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(3),
      O => \add_ln120_reg_1688_reg[7]\(3)
    );
\empty_85_fu_114[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(2),
      I1 => \empty_85_fu_114_reg[31]\(2),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(2),
      O => \add_ln120_reg_1688_reg[7]\(2)
    );
\empty_85_fu_114[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(1),
      I1 => \empty_85_fu_114_reg[31]\(1),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(1),
      O => \add_ln120_reg_1688_reg[7]\(1)
    );
\empty_85_fu_114[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(0),
      I1 => \empty_85_fu_114_reg[31]\(0),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(0),
      O => \add_ln120_reg_1688_reg[7]\(0)
    );
\empty_85_fu_114[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(23),
      I1 => \empty_85_fu_114_reg[31]\(23),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(23),
      O => \add_ln120_reg_1688_reg[23]\(7)
    );
\empty_85_fu_114[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(22),
      I1 => \empty_85_fu_114_reg[31]\(22),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(22),
      O => \add_ln120_reg_1688_reg[23]\(6)
    );
\empty_85_fu_114[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(21),
      I1 => \empty_85_fu_114_reg[31]\(21),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(21),
      O => \add_ln120_reg_1688_reg[23]\(5)
    );
\empty_85_fu_114[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(20),
      I1 => \empty_85_fu_114_reg[31]\(20),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(20),
      O => \add_ln120_reg_1688_reg[23]\(4)
    );
\empty_85_fu_114[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(19),
      I1 => \empty_85_fu_114_reg[31]\(19),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(19),
      O => \add_ln120_reg_1688_reg[23]\(3)
    );
\empty_85_fu_114[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(18),
      I1 => \empty_85_fu_114_reg[31]\(18),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(18),
      O => \add_ln120_reg_1688_reg[23]\(2)
    );
\empty_85_fu_114[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(17),
      I1 => \empty_85_fu_114_reg[31]\(17),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(17),
      O => \add_ln120_reg_1688_reg[23]\(1)
    );
\empty_85_fu_114[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(16),
      I1 => \empty_85_fu_114_reg[31]\(16),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(16),
      O => \add_ln120_reg_1688_reg[23]\(0)
    );
\empty_85_fu_114[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(30),
      I1 => \empty_85_fu_114_reg[31]\(30),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(30),
      O => \add_ln120_reg_1688_reg[30]\(6)
    );
\empty_85_fu_114[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(29),
      I1 => \empty_85_fu_114_reg[31]\(29),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(29),
      O => \add_ln120_reg_1688_reg[30]\(5)
    );
\empty_85_fu_114[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(28),
      I1 => \empty_85_fu_114_reg[31]\(28),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(28),
      O => \add_ln120_reg_1688_reg[30]\(4)
    );
\empty_85_fu_114[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(27),
      I1 => \empty_85_fu_114_reg[31]\(27),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(27),
      O => \add_ln120_reg_1688_reg[30]\(3)
    );
\empty_85_fu_114[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(26),
      I1 => \empty_85_fu_114_reg[31]\(26),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(26),
      O => \add_ln120_reg_1688_reg[30]\(2)
    );
\empty_85_fu_114[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(25),
      I1 => \empty_85_fu_114_reg[31]\(25),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(25),
      O => \add_ln120_reg_1688_reg[30]\(1)
    );
\empty_85_fu_114[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(24),
      I1 => \empty_85_fu_114_reg[31]\(24),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(24),
      O => \add_ln120_reg_1688_reg[30]\(0)
    );
\empty_85_fu_114[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(15),
      I1 => \empty_85_fu_114_reg[31]\(15),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(15),
      O => \add_ln120_reg_1688_reg[15]\(7)
    );
\empty_85_fu_114[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(14),
      I1 => \empty_85_fu_114_reg[31]\(14),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(14),
      O => \add_ln120_reg_1688_reg[15]\(6)
    );
\empty_85_fu_114[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(13),
      I1 => \empty_85_fu_114_reg[31]\(13),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(13),
      O => \add_ln120_reg_1688_reg[15]\(5)
    );
\empty_85_fu_114[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(12),
      I1 => \empty_85_fu_114_reg[31]\(12),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(12),
      O => \add_ln120_reg_1688_reg[15]\(4)
    );
\empty_85_fu_114[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(11),
      I1 => \empty_85_fu_114_reg[31]\(11),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(11),
      O => \add_ln120_reg_1688_reg[15]\(3)
    );
\empty_85_fu_114[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(10),
      I1 => \empty_85_fu_114_reg[31]\(10),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(10),
      O => \add_ln120_reg_1688_reg[15]\(2)
    );
\empty_85_fu_114[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(9),
      I1 => \empty_85_fu_114_reg[31]\(9),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(9),
      O => \add_ln120_reg_1688_reg[15]\(1)
    );
\empty_85_fu_114[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(8),
      I1 => \empty_85_fu_114_reg[31]\(8),
      I2 => \empty_85_fu_114_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(8),
      O => \add_ln120_reg_1688_reg[15]\(0)
    );
\empty_87_fu_122[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(7),
      I1 => \empty_87_fu_122_reg[31]\(7),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(7),
      O => \add_ln122_reg_1739_reg[7]\(7)
    );
\empty_87_fu_122[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(6),
      I1 => \empty_87_fu_122_reg[31]\(6),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(6),
      O => \add_ln122_reg_1739_reg[7]\(6)
    );
\empty_87_fu_122[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(5),
      I1 => \empty_87_fu_122_reg[31]\(5),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(5),
      O => \add_ln122_reg_1739_reg[7]\(5)
    );
\empty_87_fu_122[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(4),
      I1 => \empty_87_fu_122_reg[31]\(4),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(4),
      O => \add_ln122_reg_1739_reg[7]\(4)
    );
\empty_87_fu_122[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(3),
      I1 => \empty_87_fu_122_reg[31]\(3),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(3),
      O => \add_ln122_reg_1739_reg[7]\(3)
    );
\empty_87_fu_122[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(2),
      I1 => \empty_87_fu_122_reg[31]\(2),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(2),
      O => \add_ln122_reg_1739_reg[7]\(2)
    );
\empty_87_fu_122[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(1),
      I1 => \empty_87_fu_122_reg[31]\(1),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(1),
      O => \add_ln122_reg_1739_reg[7]\(1)
    );
\empty_87_fu_122[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(0),
      I1 => \empty_87_fu_122_reg[31]\(0),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(0),
      O => \add_ln122_reg_1739_reg[7]\(0)
    );
\empty_87_fu_122[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(23),
      I1 => \empty_87_fu_122_reg[31]\(23),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(23),
      O => \add_ln122_reg_1739_reg[23]\(7)
    );
\empty_87_fu_122[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(22),
      I1 => \empty_87_fu_122_reg[31]\(22),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(22),
      O => \add_ln122_reg_1739_reg[23]\(6)
    );
\empty_87_fu_122[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(21),
      I1 => \empty_87_fu_122_reg[31]\(21),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(21),
      O => \add_ln122_reg_1739_reg[23]\(5)
    );
\empty_87_fu_122[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(20),
      I1 => \empty_87_fu_122_reg[31]\(20),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(20),
      O => \add_ln122_reg_1739_reg[23]\(4)
    );
\empty_87_fu_122[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(19),
      I1 => \empty_87_fu_122_reg[31]\(19),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(19),
      O => \add_ln122_reg_1739_reg[23]\(3)
    );
\empty_87_fu_122[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(18),
      I1 => \empty_87_fu_122_reg[31]\(18),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(18),
      O => \add_ln122_reg_1739_reg[23]\(2)
    );
\empty_87_fu_122[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(17),
      I1 => \empty_87_fu_122_reg[31]\(17),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(17),
      O => \add_ln122_reg_1739_reg[23]\(1)
    );
\empty_87_fu_122[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(16),
      I1 => \empty_87_fu_122_reg[31]\(16),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(16),
      O => \add_ln122_reg_1739_reg[23]\(0)
    );
\empty_87_fu_122[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(30),
      I1 => \empty_87_fu_122_reg[31]\(30),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(30),
      O => \add_ln122_reg_1739_reg[30]\(6)
    );
\empty_87_fu_122[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(29),
      I1 => \empty_87_fu_122_reg[31]\(29),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(29),
      O => \add_ln122_reg_1739_reg[30]\(5)
    );
\empty_87_fu_122[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(28),
      I1 => \empty_87_fu_122_reg[31]\(28),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(28),
      O => \add_ln122_reg_1739_reg[30]\(4)
    );
\empty_87_fu_122[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(27),
      I1 => \empty_87_fu_122_reg[31]\(27),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(27),
      O => \add_ln122_reg_1739_reg[30]\(3)
    );
\empty_87_fu_122[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(26),
      I1 => \empty_87_fu_122_reg[31]\(26),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(26),
      O => \add_ln122_reg_1739_reg[30]\(2)
    );
\empty_87_fu_122[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(25),
      I1 => \empty_87_fu_122_reg[31]\(25),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(25),
      O => \add_ln122_reg_1739_reg[30]\(1)
    );
\empty_87_fu_122[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(24),
      I1 => \empty_87_fu_122_reg[31]\(24),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(24),
      O => \add_ln122_reg_1739_reg[30]\(0)
    );
\empty_87_fu_122[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(15),
      I1 => \empty_87_fu_122_reg[31]\(15),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(15),
      O => \add_ln122_reg_1739_reg[15]\(7)
    );
\empty_87_fu_122[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(14),
      I1 => \empty_87_fu_122_reg[31]\(14),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(14),
      O => \add_ln122_reg_1739_reg[15]\(6)
    );
\empty_87_fu_122[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(13),
      I1 => \empty_87_fu_122_reg[31]\(13),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(13),
      O => \add_ln122_reg_1739_reg[15]\(5)
    );
\empty_87_fu_122[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(12),
      I1 => \empty_87_fu_122_reg[31]\(12),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(12),
      O => \add_ln122_reg_1739_reg[15]\(4)
    );
\empty_87_fu_122[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(11),
      I1 => \empty_87_fu_122_reg[31]\(11),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(11),
      O => \add_ln122_reg_1739_reg[15]\(3)
    );
\empty_87_fu_122[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(10),
      I1 => \empty_87_fu_122_reg[31]\(10),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(10),
      O => \add_ln122_reg_1739_reg[15]\(2)
    );
\empty_87_fu_122[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(9),
      I1 => \empty_87_fu_122_reg[31]\(9),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(9),
      O => \add_ln122_reg_1739_reg[15]\(1)
    );
\empty_87_fu_122[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(8),
      I1 => \empty_87_fu_122_reg[31]\(8),
      I2 => \empty_87_fu_122_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(8),
      O => \add_ln122_reg_1739_reg[15]\(0)
    );
\empty_88_fu_126[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(7),
      I1 => \empty_88_fu_126_reg[63]_0\(7),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(7),
      O => S(7)
    );
\empty_88_fu_126[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(6),
      I1 => \empty_88_fu_126_reg[63]_0\(6),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(6),
      O => S(6)
    );
\empty_88_fu_126[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(5),
      I1 => \empty_88_fu_126_reg[63]_0\(5),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(5),
      O => S(5)
    );
\empty_88_fu_126[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(4),
      I1 => \empty_88_fu_126_reg[63]_0\(4),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(4),
      O => S(4)
    );
\empty_88_fu_126[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(3),
      I1 => \empty_88_fu_126_reg[63]_0\(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(3),
      O => S(3)
    );
\empty_88_fu_126[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(2),
      I1 => \empty_88_fu_126_reg[63]_0\(2),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(2),
      O => S(2)
    );
\empty_88_fu_126[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(1),
      I1 => \empty_88_fu_126_reg[63]_0\(1),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(1),
      O => S(1)
    );
\empty_88_fu_126[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(0),
      I1 => \empty_88_fu_126_reg[63]_0\(0),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(0),
      O => S(0)
    );
\empty_88_fu_126[16]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(23),
      I1 => \empty_88_fu_126_reg[63]_0\(23),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(23),
      O => \reg_427_reg[23]\(7)
    );
\empty_88_fu_126[16]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(22),
      I1 => \empty_88_fu_126_reg[63]_0\(22),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(22),
      O => \reg_427_reg[23]\(6)
    );
\empty_88_fu_126[16]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(21),
      I1 => \empty_88_fu_126_reg[63]_0\(21),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(21),
      O => \reg_427_reg[23]\(5)
    );
\empty_88_fu_126[16]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(20),
      I1 => \empty_88_fu_126_reg[63]_0\(20),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(20),
      O => \reg_427_reg[23]\(4)
    );
\empty_88_fu_126[16]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(19),
      I1 => \empty_88_fu_126_reg[63]_0\(19),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(19),
      O => \reg_427_reg[23]\(3)
    );
\empty_88_fu_126[16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(18),
      I1 => \empty_88_fu_126_reg[63]_0\(18),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(18),
      O => \reg_427_reg[23]\(2)
    );
\empty_88_fu_126[16]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(17),
      I1 => \empty_88_fu_126_reg[63]_0\(17),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(17),
      O => \reg_427_reg[23]\(1)
    );
\empty_88_fu_126[16]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(16),
      I1 => \empty_88_fu_126_reg[63]_0\(16),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(16),
      O => \reg_427_reg[23]\(0)
    );
\empty_88_fu_126[24]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(31),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(31),
      O => \reg_427_reg[31]\(7)
    );
\empty_88_fu_126[24]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(30),
      I1 => \empty_88_fu_126_reg[63]_0\(30),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(30),
      O => \reg_427_reg[31]\(6)
    );
\empty_88_fu_126[24]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(29),
      I1 => \empty_88_fu_126_reg[63]_0\(29),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(29),
      O => \reg_427_reg[31]\(5)
    );
\empty_88_fu_126[24]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(28),
      I1 => \empty_88_fu_126_reg[63]_0\(28),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(28),
      O => \reg_427_reg[31]\(4)
    );
\empty_88_fu_126[24]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(27),
      I1 => \empty_88_fu_126_reg[63]_0\(27),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(27),
      O => \reg_427_reg[31]\(3)
    );
\empty_88_fu_126[24]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(26),
      I1 => \empty_88_fu_126_reg[63]_0\(26),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(26),
      O => \reg_427_reg[31]\(2)
    );
\empty_88_fu_126[24]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(25),
      I1 => \empty_88_fu_126_reg[63]_0\(25),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(25),
      O => \reg_427_reg[31]\(1)
    );
\empty_88_fu_126[24]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(24),
      I1 => \empty_88_fu_126_reg[63]_0\(24),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(24),
      O => \reg_427_reg[31]\(0)
    );
\empty_88_fu_126[32]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(39),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(39),
      O => \reg_427_reg[39]\(7)
    );
\empty_88_fu_126[32]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(38),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(38),
      O => \reg_427_reg[39]\(6)
    );
\empty_88_fu_126[32]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(37),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(37),
      O => \reg_427_reg[39]\(5)
    );
\empty_88_fu_126[32]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(36),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(36),
      O => \reg_427_reg[39]\(4)
    );
\empty_88_fu_126[32]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(35),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(35),
      O => \reg_427_reg[39]\(3)
    );
\empty_88_fu_126[32]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(34),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(34),
      O => \reg_427_reg[39]\(2)
    );
\empty_88_fu_126[32]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(33),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(33),
      O => \reg_427_reg[39]\(1)
    );
\empty_88_fu_126[32]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(32),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(32),
      O => \reg_427_reg[39]\(0)
    );
\empty_88_fu_126[40]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(47),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(47),
      O => \reg_427_reg[47]\(7)
    );
\empty_88_fu_126[40]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(46),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(46),
      O => \reg_427_reg[47]\(6)
    );
\empty_88_fu_126[40]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(45),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(45),
      O => \reg_427_reg[47]\(5)
    );
\empty_88_fu_126[40]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(44),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(44),
      O => \reg_427_reg[47]\(4)
    );
\empty_88_fu_126[40]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(43),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(43),
      O => \reg_427_reg[47]\(3)
    );
\empty_88_fu_126[40]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(42),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(42),
      O => \reg_427_reg[47]\(2)
    );
\empty_88_fu_126[40]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(41),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(41),
      O => \reg_427_reg[47]\(1)
    );
\empty_88_fu_126[40]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(40),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(40),
      O => \reg_427_reg[47]\(0)
    );
\empty_88_fu_126[48]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(55),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(55),
      O => \reg_427_reg[55]\(7)
    );
\empty_88_fu_126[48]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(54),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(54),
      O => \reg_427_reg[55]\(6)
    );
\empty_88_fu_126[48]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(53),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(53),
      O => \reg_427_reg[55]\(5)
    );
\empty_88_fu_126[48]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(52),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(52),
      O => \reg_427_reg[55]\(4)
    );
\empty_88_fu_126[48]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(51),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(51),
      O => \reg_427_reg[55]\(3)
    );
\empty_88_fu_126[48]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(50),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(50),
      O => \reg_427_reg[55]\(2)
    );
\empty_88_fu_126[48]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(49),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(49),
      O => \reg_427_reg[55]\(1)
    );
\empty_88_fu_126[48]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(48),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(48),
      O => \reg_427_reg[55]\(0)
    );
\empty_88_fu_126[56]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(62),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(62),
      O => \empty_88_fu_126_reg[63]\(6)
    );
\empty_88_fu_126[56]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(61),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(61),
      O => \empty_88_fu_126_reg[63]\(5)
    );
\empty_88_fu_126[56]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(60),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(60),
      O => \empty_88_fu_126_reg[63]\(4)
    );
\empty_88_fu_126[56]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(59),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(59),
      O => \empty_88_fu_126_reg[63]\(3)
    );
\empty_88_fu_126[56]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(58),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(58),
      O => \empty_88_fu_126_reg[63]\(2)
    );
\empty_88_fu_126[56]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(57),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(57),
      O => \empty_88_fu_126_reg[63]\(1)
    );
\empty_88_fu_126[56]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_88_fu_126_reg[63]_0\(56),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(56),
      O => \empty_88_fu_126_reg[63]\(0)
    );
\empty_88_fu_126[56]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6660666"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(63),
      I1 => \^p\(31),
      I2 => ap_loop_init_int,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I4 => \empty_88_fu_126_reg[63]_0\(63),
      O => \empty_88_fu_126_reg[63]\(7)
    );
\empty_88_fu_126[8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(15),
      I1 => \empty_88_fu_126_reg[63]_0\(15),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(15),
      O => \reg_427_reg[15]\(7)
    );
\empty_88_fu_126[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(14),
      I1 => \empty_88_fu_126_reg[63]_0\(14),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(14),
      O => \reg_427_reg[15]\(6)
    );
\empty_88_fu_126[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(13),
      I1 => \empty_88_fu_126_reg[63]_0\(13),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(13),
      O => \reg_427_reg[15]\(5)
    );
\empty_88_fu_126[8]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(12),
      I1 => \empty_88_fu_126_reg[63]_0\(12),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(12),
      O => \reg_427_reg[15]\(4)
    );
\empty_88_fu_126[8]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(11),
      I1 => \empty_88_fu_126_reg[63]_0\(11),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(11),
      O => \reg_427_reg[15]\(3)
    );
\empty_88_fu_126[8]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(10),
      I1 => \empty_88_fu_126_reg[63]_0\(10),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(10),
      O => \reg_427_reg[15]\(2)
    );
\empty_88_fu_126[8]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(9),
      I1 => \empty_88_fu_126_reg[63]_0\(9),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(9),
      O => \reg_427_reg[15]\(1)
    );
\empty_88_fu_126[8]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C555CAAA"
    )
        port map (
      I0 => \^p\(8),
      I1 => \empty_88_fu_126_reg[63]_0\(8),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(8),
      O => \reg_427_reg[15]\(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q0(15),
      A(28) => indata_q0(15),
      A(27) => indata_q0(15),
      A(26) => indata_q0(15),
      A(25) => indata_q0(15),
      A(24) => indata_q0(15),
      A(23) => indata_q0(15),
      A(22) => indata_q0(15),
      A(21) => indata_q0(15),
      A(20) => indata_q0(15),
      A(19) => indata_q0(15),
      A(18) => indata_q0(15),
      A(17) => indata_q0(15),
      A(16) => indata_q0(15),
      A(15 downto 0) => indata_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q1(15),
      B(16) => indata_q1(15),
      B(15 downto 0) => indata_q1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31 downto 0) => \^p\(31 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_32 is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \add_ln115_reg_1709_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln115_reg_1709_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln115_reg_1709_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln115_reg_1709_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln115_reg_1709_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln115_reg_1709_reg[47]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln115_reg_1709_reg[55]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln115_reg_1709_reg[62]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \empty_fu_94_reg[63]\ : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \empty_fu_94_reg[7]\ : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8 : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \empty_fu_94_reg[39]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_32 : entity is "Gsm_LPC_Analysis_mul_16s_16s_32_1_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_32;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_32 is
  signal \^p\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(31 downto 0) <= \^p\(31 downto 0);
\empty_fu_94[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(7),
      I1 => \empty_fu_94_reg[63]\(7),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(7),
      O => \add_ln115_reg_1709_reg[7]\(7)
    );
\empty_fu_94[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(6),
      I1 => \empty_fu_94_reg[63]\(6),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(6),
      O => \add_ln115_reg_1709_reg[7]\(6)
    );
\empty_fu_94[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(5),
      I1 => \empty_fu_94_reg[63]\(5),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(5),
      O => \add_ln115_reg_1709_reg[7]\(5)
    );
\empty_fu_94[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(4),
      I1 => \empty_fu_94_reg[63]\(4),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(4),
      O => \add_ln115_reg_1709_reg[7]\(4)
    );
\empty_fu_94[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(3),
      I1 => \empty_fu_94_reg[63]\(3),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(3),
      O => \add_ln115_reg_1709_reg[7]\(3)
    );
\empty_fu_94[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(2),
      I1 => \empty_fu_94_reg[63]\(2),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(2),
      O => \add_ln115_reg_1709_reg[7]\(2)
    );
\empty_fu_94[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(1),
      I1 => \empty_fu_94_reg[63]\(1),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(1),
      O => \add_ln115_reg_1709_reg[7]\(1)
    );
\empty_fu_94[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(0),
      I1 => \empty_fu_94_reg[63]\(0),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(0),
      O => \add_ln115_reg_1709_reg[7]\(0)
    );
\empty_fu_94[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(23),
      I1 => \empty_fu_94_reg[63]\(23),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(23),
      O => \add_ln115_reg_1709_reg[23]\(7)
    );
\empty_fu_94[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(22),
      I1 => \empty_fu_94_reg[63]\(22),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(22),
      O => \add_ln115_reg_1709_reg[23]\(6)
    );
\empty_fu_94[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(21),
      I1 => \empty_fu_94_reg[63]\(21),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(21),
      O => \add_ln115_reg_1709_reg[23]\(5)
    );
\empty_fu_94[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(20),
      I1 => \empty_fu_94_reg[63]\(20),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(20),
      O => \add_ln115_reg_1709_reg[23]\(4)
    );
\empty_fu_94[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(19),
      I1 => \empty_fu_94_reg[63]\(19),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(19),
      O => \add_ln115_reg_1709_reg[23]\(3)
    );
\empty_fu_94[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(18),
      I1 => \empty_fu_94_reg[63]\(18),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(18),
      O => \add_ln115_reg_1709_reg[23]\(2)
    );
\empty_fu_94[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(17),
      I1 => \empty_fu_94_reg[63]\(17),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(17),
      O => \add_ln115_reg_1709_reg[23]\(1)
    );
\empty_fu_94[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(16),
      I1 => \empty_fu_94_reg[63]\(16),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(16),
      O => \add_ln115_reg_1709_reg[23]\(0)
    );
\empty_fu_94[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(31),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(31),
      O => \add_ln115_reg_1709_reg[31]\(7)
    );
\empty_fu_94[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(30),
      I1 => \empty_fu_94_reg[63]\(30),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(30),
      O => \add_ln115_reg_1709_reg[31]\(6)
    );
\empty_fu_94[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(29),
      I1 => \empty_fu_94_reg[63]\(29),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(29),
      O => \add_ln115_reg_1709_reg[31]\(5)
    );
\empty_fu_94[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(28),
      I1 => \empty_fu_94_reg[63]\(28),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(28),
      O => \add_ln115_reg_1709_reg[31]\(4)
    );
\empty_fu_94[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(27),
      I1 => \empty_fu_94_reg[63]\(27),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(27),
      O => \add_ln115_reg_1709_reg[31]\(3)
    );
\empty_fu_94[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(26),
      I1 => \empty_fu_94_reg[63]\(26),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(26),
      O => \add_ln115_reg_1709_reg[31]\(2)
    );
\empty_fu_94[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(25),
      I1 => \empty_fu_94_reg[63]\(25),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(25),
      O => \add_ln115_reg_1709_reg[31]\(1)
    );
\empty_fu_94[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(24),
      I1 => \empty_fu_94_reg[63]\(24),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(24),
      O => \add_ln115_reg_1709_reg[31]\(0)
    );
\empty_fu_94[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(39),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(39),
      O => \add_ln115_reg_1709_reg[39]\(7)
    );
\empty_fu_94[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(38),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(38),
      O => \add_ln115_reg_1709_reg[39]\(6)
    );
\empty_fu_94[32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(37),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(37),
      O => \add_ln115_reg_1709_reg[39]\(5)
    );
\empty_fu_94[32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(36),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(36),
      O => \add_ln115_reg_1709_reg[39]\(4)
    );
\empty_fu_94[32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(35),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(35),
      O => \add_ln115_reg_1709_reg[39]\(3)
    );
\empty_fu_94[32]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(34),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(34),
      O => \add_ln115_reg_1709_reg[39]\(2)
    );
\empty_fu_94[32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(33),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(33),
      O => \add_ln115_reg_1709_reg[39]\(1)
    );
\empty_fu_94[32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(32),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(32),
      O => \add_ln115_reg_1709_reg[39]\(0)
    );
\empty_fu_94[40]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(47),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(47),
      O => \add_ln115_reg_1709_reg[47]\(7)
    );
\empty_fu_94[40]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(46),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(46),
      O => \add_ln115_reg_1709_reg[47]\(6)
    );
\empty_fu_94[40]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(45),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(45),
      O => \add_ln115_reg_1709_reg[47]\(5)
    );
\empty_fu_94[40]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(44),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(44),
      O => \add_ln115_reg_1709_reg[47]\(4)
    );
\empty_fu_94[40]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(43),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(43),
      O => \add_ln115_reg_1709_reg[47]\(3)
    );
\empty_fu_94[40]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(42),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(42),
      O => \add_ln115_reg_1709_reg[47]\(2)
    );
\empty_fu_94[40]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(41),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(41),
      O => \add_ln115_reg_1709_reg[47]\(1)
    );
\empty_fu_94[40]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(40),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(40),
      O => \add_ln115_reg_1709_reg[47]\(0)
    );
\empty_fu_94[48]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(55),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(55),
      O => \add_ln115_reg_1709_reg[55]\(7)
    );
\empty_fu_94[48]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(54),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(54),
      O => \add_ln115_reg_1709_reg[55]\(6)
    );
\empty_fu_94[48]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(53),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(53),
      O => \add_ln115_reg_1709_reg[55]\(5)
    );
\empty_fu_94[48]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(52),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(52),
      O => \add_ln115_reg_1709_reg[55]\(4)
    );
\empty_fu_94[48]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(51),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(51),
      O => \add_ln115_reg_1709_reg[55]\(3)
    );
\empty_fu_94[48]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(50),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(50),
      O => \add_ln115_reg_1709_reg[55]\(2)
    );
\empty_fu_94[48]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(49),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(49),
      O => \add_ln115_reg_1709_reg[55]\(1)
    );
\empty_fu_94[48]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(48),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(48),
      O => \add_ln115_reg_1709_reg[55]\(0)
    );
\empty_fu_94[56]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(62),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(62),
      O => \add_ln115_reg_1709_reg[62]\(6)
    );
\empty_fu_94[56]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(61),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(61),
      O => \add_ln115_reg_1709_reg[62]\(5)
    );
\empty_fu_94[56]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(60),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(60),
      O => \add_ln115_reg_1709_reg[62]\(4)
    );
\empty_fu_94[56]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(59),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(59),
      O => \add_ln115_reg_1709_reg[62]\(3)
    );
\empty_fu_94[56]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(58),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(58),
      O => \add_ln115_reg_1709_reg[62]\(2)
    );
\empty_fu_94[56]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(57),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(57),
      O => \add_ln115_reg_1709_reg[62]\(1)
    );
\empty_fu_94[56]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_fu_94_reg[63]\(56),
      I2 => \empty_fu_94_reg[39]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(56),
      O => \add_ln115_reg_1709_reg[62]\(0)
    );
\empty_fu_94[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(15),
      I1 => \empty_fu_94_reg[63]\(15),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(15),
      O => \add_ln115_reg_1709_reg[15]\(7)
    );
\empty_fu_94[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(14),
      I1 => \empty_fu_94_reg[63]\(14),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(14),
      O => \add_ln115_reg_1709_reg[15]\(6)
    );
\empty_fu_94[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(13),
      I1 => \empty_fu_94_reg[63]\(13),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(13),
      O => \add_ln115_reg_1709_reg[15]\(5)
    );
\empty_fu_94[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(12),
      I1 => \empty_fu_94_reg[63]\(12),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(12),
      O => \add_ln115_reg_1709_reg[15]\(4)
    );
\empty_fu_94[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(11),
      I1 => \empty_fu_94_reg[63]\(11),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(11),
      O => \add_ln115_reg_1709_reg[15]\(3)
    );
\empty_fu_94[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(10),
      I1 => \empty_fu_94_reg[63]\(10),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(10),
      O => \add_ln115_reg_1709_reg[15]\(2)
    );
\empty_fu_94[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(9),
      I1 => \empty_fu_94_reg[63]\(9),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(9),
      O => \add_ln115_reg_1709_reg[15]\(1)
    );
\empty_fu_94[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(8),
      I1 => \empty_fu_94_reg[63]\(8),
      I2 => \empty_fu_94_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(8),
      O => \add_ln115_reg_1709_reg[15]\(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q1(15),
      A(28) => indata_q1(15),
      A(27) => indata_q1(15),
      A(26) => indata_q1(15),
      A(25) => indata_q1(15),
      A(24) => indata_q1(15),
      A(23) => indata_q1(15),
      A(22) => indata_q1(15),
      A(21) => indata_q1(15),
      A(20) => indata_q1(15),
      A(19) => indata_q1(15),
      A(18) => indata_q1(15),
      A(17) => indata_q1(15),
      A(16) => indata_q1(15),
      A(15 downto 0) => indata_q1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q1(15),
      B(16) => indata_q1(15),
      B(15 downto 0) => indata_q1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31 downto 0) => \^p\(31 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_33 is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \add_ln116_reg_1714_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln116_reg_1714_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln116_reg_1714_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln116_reg_1714_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln116_reg_1714_reg[39]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln116_reg_1714_reg[47]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln116_reg_1714_reg[55]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln116_reg_1714_reg[62]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \empty_81_fu_98_reg[63]\ : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \empty_81_fu_98_reg[7]\ : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7 : in STD_LOGIC_VECTOR ( 62 downto 0 );
    \empty_81_fu_98_reg[47]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_33 : entity is "Gsm_LPC_Analysis_mul_16s_16s_32_1_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_33;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_33 is
  signal \^p\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(31 downto 0) <= \^p\(31 downto 0);
\empty_81_fu_98[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(7),
      I1 => \empty_81_fu_98_reg[63]\(7),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(7),
      O => \add_ln116_reg_1714_reg[7]\(7)
    );
\empty_81_fu_98[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(6),
      I1 => \empty_81_fu_98_reg[63]\(6),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(6),
      O => \add_ln116_reg_1714_reg[7]\(6)
    );
\empty_81_fu_98[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(5),
      I1 => \empty_81_fu_98_reg[63]\(5),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(5),
      O => \add_ln116_reg_1714_reg[7]\(5)
    );
\empty_81_fu_98[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(4),
      I1 => \empty_81_fu_98_reg[63]\(4),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(4),
      O => \add_ln116_reg_1714_reg[7]\(4)
    );
\empty_81_fu_98[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(3),
      I1 => \empty_81_fu_98_reg[63]\(3),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(3),
      O => \add_ln116_reg_1714_reg[7]\(3)
    );
\empty_81_fu_98[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(2),
      I1 => \empty_81_fu_98_reg[63]\(2),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(2),
      O => \add_ln116_reg_1714_reg[7]\(2)
    );
\empty_81_fu_98[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(1),
      I1 => \empty_81_fu_98_reg[63]\(1),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(1),
      O => \add_ln116_reg_1714_reg[7]\(1)
    );
\empty_81_fu_98[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(0),
      I1 => \empty_81_fu_98_reg[63]\(0),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(0),
      O => \add_ln116_reg_1714_reg[7]\(0)
    );
\empty_81_fu_98[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(23),
      I1 => \empty_81_fu_98_reg[63]\(23),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(23),
      O => \add_ln116_reg_1714_reg[23]\(7)
    );
\empty_81_fu_98[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(22),
      I1 => \empty_81_fu_98_reg[63]\(22),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(22),
      O => \add_ln116_reg_1714_reg[23]\(6)
    );
\empty_81_fu_98[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(21),
      I1 => \empty_81_fu_98_reg[63]\(21),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(21),
      O => \add_ln116_reg_1714_reg[23]\(5)
    );
\empty_81_fu_98[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(20),
      I1 => \empty_81_fu_98_reg[63]\(20),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(20),
      O => \add_ln116_reg_1714_reg[23]\(4)
    );
\empty_81_fu_98[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(19),
      I1 => \empty_81_fu_98_reg[63]\(19),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(19),
      O => \add_ln116_reg_1714_reg[23]\(3)
    );
\empty_81_fu_98[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(18),
      I1 => \empty_81_fu_98_reg[63]\(18),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(18),
      O => \add_ln116_reg_1714_reg[23]\(2)
    );
\empty_81_fu_98[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(17),
      I1 => \empty_81_fu_98_reg[63]\(17),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(17),
      O => \add_ln116_reg_1714_reg[23]\(1)
    );
\empty_81_fu_98[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(16),
      I1 => \empty_81_fu_98_reg[63]\(16),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(16),
      O => \add_ln116_reg_1714_reg[23]\(0)
    );
\empty_81_fu_98[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(31),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(31),
      O => \add_ln116_reg_1714_reg[31]\(7)
    );
\empty_81_fu_98[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(30),
      I1 => \empty_81_fu_98_reg[63]\(30),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(30),
      O => \add_ln116_reg_1714_reg[31]\(6)
    );
\empty_81_fu_98[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(29),
      I1 => \empty_81_fu_98_reg[63]\(29),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(29),
      O => \add_ln116_reg_1714_reg[31]\(5)
    );
\empty_81_fu_98[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(28),
      I1 => \empty_81_fu_98_reg[63]\(28),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(28),
      O => \add_ln116_reg_1714_reg[31]\(4)
    );
\empty_81_fu_98[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(27),
      I1 => \empty_81_fu_98_reg[63]\(27),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(27),
      O => \add_ln116_reg_1714_reg[31]\(3)
    );
\empty_81_fu_98[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(26),
      I1 => \empty_81_fu_98_reg[63]\(26),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(26),
      O => \add_ln116_reg_1714_reg[31]\(2)
    );
\empty_81_fu_98[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(25),
      I1 => \empty_81_fu_98_reg[63]\(25),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(25),
      O => \add_ln116_reg_1714_reg[31]\(1)
    );
\empty_81_fu_98[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(24),
      I1 => \empty_81_fu_98_reg[63]\(24),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(24),
      O => \add_ln116_reg_1714_reg[31]\(0)
    );
\empty_81_fu_98[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(39),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(39),
      O => \add_ln116_reg_1714_reg[39]\(7)
    );
\empty_81_fu_98[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(38),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(38),
      O => \add_ln116_reg_1714_reg[39]\(6)
    );
\empty_81_fu_98[32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(37),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(37),
      O => \add_ln116_reg_1714_reg[39]\(5)
    );
\empty_81_fu_98[32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(36),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(36),
      O => \add_ln116_reg_1714_reg[39]\(4)
    );
\empty_81_fu_98[32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(35),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(35),
      O => \add_ln116_reg_1714_reg[39]\(3)
    );
\empty_81_fu_98[32]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(34),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(34),
      O => \add_ln116_reg_1714_reg[39]\(2)
    );
\empty_81_fu_98[32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(33),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(33),
      O => \add_ln116_reg_1714_reg[39]\(1)
    );
\empty_81_fu_98[32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(32),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(32),
      O => \add_ln116_reg_1714_reg[39]\(0)
    );
\empty_81_fu_98[40]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(47),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(47),
      O => \add_ln116_reg_1714_reg[47]\(7)
    );
\empty_81_fu_98[40]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(46),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(46),
      O => \add_ln116_reg_1714_reg[47]\(6)
    );
\empty_81_fu_98[40]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(45),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(45),
      O => \add_ln116_reg_1714_reg[47]\(5)
    );
\empty_81_fu_98[40]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(44),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(44),
      O => \add_ln116_reg_1714_reg[47]\(4)
    );
\empty_81_fu_98[40]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(43),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(43),
      O => \add_ln116_reg_1714_reg[47]\(3)
    );
\empty_81_fu_98[40]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(42),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(42),
      O => \add_ln116_reg_1714_reg[47]\(2)
    );
\empty_81_fu_98[40]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(41),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(41),
      O => \add_ln116_reg_1714_reg[47]\(1)
    );
\empty_81_fu_98[40]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(40),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(40),
      O => \add_ln116_reg_1714_reg[47]\(0)
    );
\empty_81_fu_98[48]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(55),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(55),
      O => \add_ln116_reg_1714_reg[55]\(7)
    );
\empty_81_fu_98[48]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(54),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(54),
      O => \add_ln116_reg_1714_reg[55]\(6)
    );
\empty_81_fu_98[48]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(53),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(53),
      O => \add_ln116_reg_1714_reg[55]\(5)
    );
\empty_81_fu_98[48]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(52),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(52),
      O => \add_ln116_reg_1714_reg[55]\(4)
    );
\empty_81_fu_98[48]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(51),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(51),
      O => \add_ln116_reg_1714_reg[55]\(3)
    );
\empty_81_fu_98[48]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(50),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(50),
      O => \add_ln116_reg_1714_reg[55]\(2)
    );
\empty_81_fu_98[48]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(49),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(49),
      O => \add_ln116_reg_1714_reg[55]\(1)
    );
\empty_81_fu_98[48]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(48),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(48),
      O => \add_ln116_reg_1714_reg[55]\(0)
    );
\empty_81_fu_98[56]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(62),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(62),
      O => \add_ln116_reg_1714_reg[62]\(6)
    );
\empty_81_fu_98[56]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(61),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(61),
      O => \add_ln116_reg_1714_reg[62]\(5)
    );
\empty_81_fu_98[56]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(60),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(60),
      O => \add_ln116_reg_1714_reg[62]\(4)
    );
\empty_81_fu_98[56]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(59),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(59),
      O => \add_ln116_reg_1714_reg[62]\(3)
    );
\empty_81_fu_98[56]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(58),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(58),
      O => \add_ln116_reg_1714_reg[62]\(2)
    );
\empty_81_fu_98[56]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(57),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(57),
      O => \add_ln116_reg_1714_reg[62]\(1)
    );
\empty_81_fu_98[56]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(31),
      I1 => \empty_81_fu_98_reg[63]\(56),
      I2 => \empty_81_fu_98_reg[47]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(56),
      O => \add_ln116_reg_1714_reg[62]\(0)
    );
\empty_81_fu_98[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(15),
      I1 => \empty_81_fu_98_reg[63]\(15),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(15),
      O => \add_ln116_reg_1714_reg[15]\(7)
    );
\empty_81_fu_98[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(14),
      I1 => \empty_81_fu_98_reg[63]\(14),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(14),
      O => \add_ln116_reg_1714_reg[15]\(6)
    );
\empty_81_fu_98[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(13),
      I1 => \empty_81_fu_98_reg[63]\(13),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(13),
      O => \add_ln116_reg_1714_reg[15]\(5)
    );
\empty_81_fu_98[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(12),
      I1 => \empty_81_fu_98_reg[63]\(12),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(12),
      O => \add_ln116_reg_1714_reg[15]\(4)
    );
\empty_81_fu_98[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(11),
      I1 => \empty_81_fu_98_reg[63]\(11),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(11),
      O => \add_ln116_reg_1714_reg[15]\(3)
    );
\empty_81_fu_98[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(10),
      I1 => \empty_81_fu_98_reg[63]\(10),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(10),
      O => \add_ln116_reg_1714_reg[15]\(2)
    );
\empty_81_fu_98[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(9),
      I1 => \empty_81_fu_98_reg[63]\(9),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(9),
      O => \add_ln116_reg_1714_reg[15]\(1)
    );
\empty_81_fu_98[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^p\(8),
      I1 => \empty_81_fu_98_reg[63]\(8),
      I2 => \empty_81_fu_98_reg[7]\,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(8),
      O => \add_ln116_reg_1714_reg[15]\(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q0(15),
      A(28) => indata_q0(15),
      A(27) => indata_q0(15),
      A(26) => indata_q0(15),
      A(25) => indata_q0(15),
      A(24) => indata_q0(15),
      A(23) => indata_q0(15),
      A(22) => indata_q0(15),
      A(21) => indata_q0(15),
      A(20) => indata_q0(15),
      A(19) => indata_q0(15),
      A(18) => indata_q0(15),
      A(17) => indata_q0(15),
      A(16) => indata_q0(15),
      A(15 downto 0) => indata_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q1(15),
      B(16) => indata_q1(15),
      B(15 downto 0) => indata_q1(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31 downto 0) => \^p\(31 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_Autocorrelation_label0 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \indata_addr_reg_143_pp0_iter3_reg_reg[1]__0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    \icmp_ln57_reg_1325_reg[0]\ : out STD_LOGIC;
    and_ln107_fu_587_p2 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \smax_fu_46_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    or_ln107_fu_623_p2 : out STD_LOGIC;
    and_ln107_8_fu_617_p2 : out STD_LOGIC;
    grp_Autocorrelation_fu_103_bitoff_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg : out STD_LOGIC;
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_Autocorrelation_fu_103_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln62_1_reg_1381 : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg : in STD_LOGIC;
    \icmp_ln57_reg_1325_reg[0]_0\ : in STD_LOGIC;
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_Autocorrelation_label0 : entity is "Gsm_LPC_Analysis_Autocorrelation_Pipeline_Autocorrelation_label0";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_Autocorrelation_label0;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_Autocorrelation_label0 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln49_fu_93_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \and_ln107_8_reg_1356[0]_i_2_n_12\ : STD_LOGIC;
  signal \and_ln107_8_reg_1356[0]_i_3_n_12\ : STD_LOGIC;
  signal \and_ln107_8_reg_1356[0]_i_4_n_12\ : STD_LOGIC;
  signal \and_ln107_8_reg_1356[0]_i_5_n_12\ : STD_LOGIC;
  signal \and_ln107_8_reg_1356[0]_i_6_n_12\ : STD_LOGIC;
  signal \and_ln107_8_reg_1356[0]_i_7_n_12\ : STD_LOGIC;
  signal \and_ln107_8_reg_1356[0]_i_8_n_12\ : STD_LOGIC;
  signal \and_ln107_reg_1350[0]_i_2_n_12\ : STD_LOGIC;
  signal \and_ln107_reg_1350[0]_i_3_n_12\ : STD_LOGIC;
  signal \and_ln107_reg_1350[0]_i_4_n_12\ : STD_LOGIC;
  signal \and_ln107_reg_1350[0]_i_5_n_12\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal \^grp_autocorrelation_pipeline_autocorrelation_label0_fu_359_ap_start_reg_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \icmp_ln107_reg_1330[0]_i_10_n_12\ : STD_LOGIC;
  signal \icmp_ln107_reg_1330[0]_i_2_n_12\ : STD_LOGIC;
  signal \icmp_ln107_reg_1330[0]_i_3_n_12\ : STD_LOGIC;
  signal \icmp_ln107_reg_1330[0]_i_4_n_12\ : STD_LOGIC;
  signal \icmp_ln107_reg_1330[0]_i_5_n_12\ : STD_LOGIC;
  signal \icmp_ln107_reg_1330[0]_i_6_n_12\ : STD_LOGIC;
  signal \icmp_ln107_reg_1330[0]_i_7_n_12\ : STD_LOGIC;
  signal \icmp_ln107_reg_1330[0]_i_8_n_12\ : STD_LOGIC;
  signal \icmp_ln107_reg_1330[0]_i_9_n_12\ : STD_LOGIC;
  signal \icmp_ln107_reg_1330_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \icmp_ln107_reg_1330_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \icmp_ln107_reg_1330_reg[0]_i_1_n_16\ : STD_LOGIC;
  signal \icmp_ln107_reg_1330_reg[0]_i_1_n_17\ : STD_LOGIC;
  signal \icmp_ln107_reg_1330_reg[0]_i_1_n_18\ : STD_LOGIC;
  signal \icmp_ln107_reg_1330_reg[0]_i_1_n_19\ : STD_LOGIC;
  signal icmp_ln67_fu_120_p2 : STD_LOGIC;
  signal k_fu_500 : STD_LOGIC;
  signal \k_fu_50[5]_i_2_n_12\ : STD_LOGIC;
  signal \k_fu_50[7]_i_4_n_12\ : STD_LOGIC;
  signal \k_fu_50_reg_n_12_[0]\ : STD_LOGIC;
  signal \k_fu_50_reg_n_12_[1]\ : STD_LOGIC;
  signal \k_fu_50_reg_n_12_[2]\ : STD_LOGIC;
  signal \k_fu_50_reg_n_12_[3]\ : STD_LOGIC;
  signal \k_fu_50_reg_n_12_[4]\ : STD_LOGIC;
  signal \k_fu_50_reg_n_12_[5]\ : STD_LOGIC;
  signal \k_fu_50_reg_n_12_[6]\ : STD_LOGIC;
  signal \k_fu_50_reg_n_12_[7]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal smax_fu_46 : STD_LOGIC;
  signal \smax_fu_46[10]_i_2_n_12\ : STD_LOGIC;
  signal \smax_fu_46[13]_i_2_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_10_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_11_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_12_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_13_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_14_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_15_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_16_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_17_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_18_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_19_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_20_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_21_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_22_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_23_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_24_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_25_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_26_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_6_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_7_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_8_n_12\ : STD_LOGIC;
  signal \smax_fu_46[15]_i_9_n_12\ : STD_LOGIC;
  signal \smax_fu_46[4]_i_2_n_12\ : STD_LOGIC;
  signal \smax_fu_46[5]_i_2_n_12\ : STD_LOGIC;
  signal \smax_fu_46[8]_i_2_n_12\ : STD_LOGIC;
  signal \smax_fu_46[9]_i_2_n_12\ : STD_LOGIC;
  signal \^smax_fu_46_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \smax_fu_46_reg[15]_i_4_n_13\ : STD_LOGIC;
  signal \smax_fu_46_reg[15]_i_4_n_14\ : STD_LOGIC;
  signal \smax_fu_46_reg[15]_i_4_n_15\ : STD_LOGIC;
  signal \smax_fu_46_reg[15]_i_4_n_16\ : STD_LOGIC;
  signal \smax_fu_46_reg[15]_i_4_n_17\ : STD_LOGIC;
  signal \smax_fu_46_reg[15]_i_4_n_18\ : STD_LOGIC;
  signal \smax_fu_46_reg[15]_i_4_n_19\ : STD_LOGIC;
  signal temp_fu_140_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_icmp_ln107_reg_1330_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_icmp_ln107_reg_1330_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_smax_fu_46_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \and_ln107_8_reg_1356[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \and_ln107_8_reg_1356[0]_i_6\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \and_ln107_8_reg_1356[0]_i_7\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \and_ln107_8_reg_1356[0]_i_8\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \and_ln107_reg_1350[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \and_ln107_reg_1350[0]_i_5\ : label is "soft_lutpair35";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln107_reg_1330_reg[0]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln57_reg_1325[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \or_ln107_reg_1361[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \q0[0]_i_8\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \q0[3]_i_7\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \smax_fu_46[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \smax_fu_46[11]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \smax_fu_46[12]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \smax_fu_46[15]_i_26\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \smax_fu_46[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \smax_fu_46[2]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \smax_fu_46[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \smax_fu_46[5]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \smax_fu_46[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \smax_fu_46[7]_i_1\ : label is "soft_lutpair38";
  attribute COMPARATOR_THRESHOLD of \smax_fu_46_reg[15]_i_4\ : label is 11;
begin
  CO(0) <= \^co\(0);
  grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_reg(0) <= \^grp_autocorrelation_pipeline_autocorrelation_label0_fu_359_ap_start_reg_reg\(0);
  \smax_fu_46_reg[15]_0\(15 downto 0) <= \^smax_fu_46_reg[15]_0\(15 downto 0);
\and_ln107_8_reg_1356[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \and_ln107_8_reg_1356[0]_i_2_n_12\,
      I1 => \and_ln107_8_reg_1356[0]_i_3_n_12\,
      O => and_ln107_8_fu_617_p2
    );
\and_ln107_8_reg_1356[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFE"
    )
        port map (
      I0 => \and_ln107_8_reg_1356[0]_i_4_n_12\,
      I1 => \^smax_fu_46_reg[15]_0\(13),
      I2 => \^smax_fu_46_reg[15]_0\(14),
      I3 => \^smax_fu_46_reg[15]_0\(15),
      I4 => \^smax_fu_46_reg[15]_0\(12),
      I5 => \and_ln107_8_reg_1356[0]_i_5_n_12\,
      O => \and_ln107_8_reg_1356[0]_i_2_n_12\
    );
\and_ln107_8_reg_1356[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004001"
    )
        port map (
      I0 => \and_ln107_8_reg_1356[0]_i_6_n_12\,
      I1 => \^smax_fu_46_reg[15]_0\(11),
      I2 => \^smax_fu_46_reg[15]_0\(15),
      I3 => \^smax_fu_46_reg[15]_0\(8),
      I4 => \^co\(0),
      I5 => \and_ln107_8_reg_1356[0]_i_7_n_12\,
      O => \and_ln107_8_reg_1356[0]_i_3_n_12\
    );
\and_ln107_8_reg_1356[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFE"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(0),
      I1 => \^smax_fu_46_reg[15]_0\(8),
      I2 => \^smax_fu_46_reg[15]_0\(15),
      I3 => \^smax_fu_46_reg[15]_0\(1),
      I4 => \^smax_fu_46_reg[15]_0\(7),
      I5 => \and_ln107_8_reg_1356[0]_i_8_n_12\,
      O => \and_ln107_8_reg_1356[0]_i_4_n_12\
    );
\and_ln107_8_reg_1356[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2FFFFFFFFFFFFFF4"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(7),
      I1 => \^smax_fu_46_reg[15]_0\(6),
      I2 => \^smax_fu_46_reg[15]_0\(5),
      I3 => \^smax_fu_46_reg[15]_0\(2),
      I4 => \^smax_fu_46_reg[15]_0\(15),
      I5 => \^smax_fu_46_reg[15]_0\(11),
      O => \and_ln107_8_reg_1356[0]_i_5_n_12\
    );
\and_ln107_8_reg_1356[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(13),
      I1 => \^smax_fu_46_reg[15]_0\(14),
      I2 => \^smax_fu_46_reg[15]_0\(15),
      I3 => \^smax_fu_46_reg[15]_0\(12),
      O => \and_ln107_8_reg_1356[0]_i_6_n_12\
    );
\and_ln107_8_reg_1356[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(9),
      I1 => \^smax_fu_46_reg[15]_0\(10),
      I2 => \^smax_fu_46_reg[15]_0\(15),
      O => \and_ln107_8_reg_1356[0]_i_7_n_12\
    );
\and_ln107_8_reg_1356[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(4),
      I1 => \^smax_fu_46_reg[15]_0\(3),
      I2 => \^smax_fu_46_reg[15]_0\(15),
      I3 => \^smax_fu_46_reg[15]_0\(10),
      I4 => \^smax_fu_46_reg[15]_0\(9),
      O => \and_ln107_8_reg_1356[0]_i_8_n_12\
    );
\and_ln107_reg_1350[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^co\(0),
      I1 => \and_ln107_reg_1350[0]_i_2_n_12\,
      O => and_ln107_fu_587_p2
    );
\and_ln107_reg_1350[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \and_ln107_reg_1350[0]_i_3_n_12\,
      I1 => \^smax_fu_46_reg[15]_0\(0),
      I2 => \^smax_fu_46_reg[15]_0\(15),
      I3 => \^smax_fu_46_reg[15]_0\(2),
      I4 => \^smax_fu_46_reg[15]_0\(1),
      I5 => \and_ln107_reg_1350[0]_i_4_n_12\,
      O => \and_ln107_reg_1350[0]_i_2_n_12\
    );
\and_ln107_reg_1350[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(4),
      I1 => \^smax_fu_46_reg[15]_0\(3),
      I2 => \^smax_fu_46_reg[15]_0\(15),
      I3 => \^smax_fu_46_reg[15]_0\(6),
      I4 => \^smax_fu_46_reg[15]_0\(5),
      O => \and_ln107_reg_1350[0]_i_3_n_12\
    );
\and_ln107_reg_1350[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFE"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(7),
      I1 => \^smax_fu_46_reg[15]_0\(8),
      I2 => \^smax_fu_46_reg[15]_0\(15),
      I3 => \^smax_fu_46_reg[15]_0\(9),
      I4 => \^smax_fu_46_reg[15]_0\(10),
      I5 => \and_ln107_reg_1350[0]_i_5_n_12\,
      O => \and_ln107_reg_1350[0]_i_4_n_12\
    );
\and_ln107_reg_1350[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(11),
      I1 => \^smax_fu_46_reg[15]_0\(12),
      I2 => \^smax_fu_46_reg[15]_0\(14),
      I3 => \^smax_fu_46_reg[15]_0\(15),
      I4 => \^smax_fu_46_reg[15]_0\(13),
      O => \and_ln107_reg_1350[0]_i_5_n_12\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => k_fu_500,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_34
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(7 downto 2) => Q(8 downto 3),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => ap_loop_init,
      add_ln49_fu_93_p2(6 downto 0) => add_ln49_fu_93_p2(7 downto 1),
      \ap_CS_fsm_reg[14]\ => \ap_CS_fsm_reg[14]\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm_reg[1]_1\,
      ap_clk => ap_clk,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_rst => ap_rst,
      grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
      grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_reg(0) => \^grp_autocorrelation_pipeline_autocorrelation_label0_fu_359_ap_start_reg_reg\(0),
      grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0(4 downto 0) => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0(4 downto 0),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(1 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(1 downto 0),
      grp_Autocorrelation_fu_103_ap_start_reg => grp_Autocorrelation_fu_103_ap_start_reg,
      icmp_ln62_1_reg_1381 => icmp_ln62_1_reg_1381,
      \indata_addr_reg_143_pp0_iter3_reg_reg[1]__0\ => \indata_addr_reg_143_pp0_iter3_reg_reg[1]__0\,
      k_fu_500 => k_fu_500,
      \k_fu_50_reg[4]\ => \k_fu_50_reg_n_12_[1]\,
      \k_fu_50_reg[4]_0\ => \k_fu_50_reg_n_12_[2]\,
      \k_fu_50_reg[4]_1\ => \k_fu_50_reg_n_12_[3]\,
      \k_fu_50_reg[4]_2\ => \k_fu_50_reg_n_12_[0]\,
      \k_fu_50_reg[4]_3\ => \k_fu_50_reg_n_12_[4]\,
      \k_fu_50_reg[5]\ => \k_fu_50_reg_n_12_[5]\,
      \k_fu_50_reg[5]_0\ => \k_fu_50[5]_i_2_n_12\,
      \k_fu_50_reg[7]\ => \k_fu_50_reg_n_12_[7]\,
      \k_fu_50_reg[7]_0\ => \k_fu_50_reg_n_12_[6]\,
      \k_fu_50_reg[7]_1\ => \k_fu_50[7]_i_4_n_12\
    );
\icmp_ln107_reg_1330[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(3),
      I1 => \^smax_fu_46_reg[15]_0\(2),
      O => \icmp_ln107_reg_1330[0]_i_10_n_12\
    );
\icmp_ln107_reg_1330[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(0),
      I1 => \^smax_fu_46_reg[15]_0\(1),
      O => \icmp_ln107_reg_1330[0]_i_2_n_12\
    );
\icmp_ln107_reg_1330[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(15),
      I1 => \^smax_fu_46_reg[15]_0\(14),
      O => \icmp_ln107_reg_1330[0]_i_3_n_12\
    );
\icmp_ln107_reg_1330[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(14),
      I1 => \^smax_fu_46_reg[15]_0\(15),
      O => \icmp_ln107_reg_1330[0]_i_4_n_12\
    );
\icmp_ln107_reg_1330[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(12),
      I1 => \^smax_fu_46_reg[15]_0\(13),
      O => \icmp_ln107_reg_1330[0]_i_5_n_12\
    );
\icmp_ln107_reg_1330[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(11),
      I1 => \^smax_fu_46_reg[15]_0\(10),
      O => \icmp_ln107_reg_1330[0]_i_6_n_12\
    );
\icmp_ln107_reg_1330[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(9),
      I1 => \^smax_fu_46_reg[15]_0\(8),
      O => \icmp_ln107_reg_1330[0]_i_7_n_12\
    );
\icmp_ln107_reg_1330[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(6),
      I1 => \^smax_fu_46_reg[15]_0\(7),
      O => \icmp_ln107_reg_1330[0]_i_8_n_12\
    );
\icmp_ln107_reg_1330[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(5),
      I1 => \^smax_fu_46_reg[15]_0\(4),
      O => \icmp_ln107_reg_1330[0]_i_9_n_12\
    );
\icmp_ln107_reg_1330_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \icmp_ln107_reg_1330[0]_i_2_n_12\,
      CI_TOP => '0',
      CO(7) => \NLW_icmp_ln107_reg_1330_reg[0]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \^co\(0),
      CO(5) => \icmp_ln107_reg_1330_reg[0]_i_1_n_14\,
      CO(4) => \icmp_ln107_reg_1330_reg[0]_i_1_n_15\,
      CO(3) => \icmp_ln107_reg_1330_reg[0]_i_1_n_16\,
      CO(2) => \icmp_ln107_reg_1330_reg[0]_i_1_n_17\,
      CO(1) => \icmp_ln107_reg_1330_reg[0]_i_1_n_18\,
      CO(0) => \icmp_ln107_reg_1330_reg[0]_i_1_n_19\,
      DI(7) => '0',
      DI(6) => \icmp_ln107_reg_1330[0]_i_3_n_12\,
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_icmp_ln107_reg_1330_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7) => '0',
      S(6) => \icmp_ln107_reg_1330[0]_i_4_n_12\,
      S(5) => \icmp_ln107_reg_1330[0]_i_5_n_12\,
      S(4) => \icmp_ln107_reg_1330[0]_i_6_n_12\,
      S(3) => \icmp_ln107_reg_1330[0]_i_7_n_12\,
      S(2) => \icmp_ln107_reg_1330[0]_i_8_n_12\,
      S(1) => \icmp_ln107_reg_1330[0]_i_9_n_12\,
      S(0) => \icmp_ln107_reg_1330[0]_i_10_n_12\
    );
\icmp_ln57_reg_1325[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \icmp_ln57_reg_1325_reg[0]_0\,
      I1 => \and_ln107_reg_1350[0]_i_2_n_12\,
      I2 => Q(2),
      O => \icmp_ln57_reg_1325_reg[0]\
    );
\k_fu_50[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \k_fu_50_reg_n_12_[3]\,
      I1 => \k_fu_50_reg_n_12_[1]\,
      I2 => \k_fu_50_reg_n_12_[0]\,
      I3 => \k_fu_50_reg_n_12_[2]\,
      I4 => \k_fu_50_reg_n_12_[4]\,
      O => \k_fu_50[5]_i_2_n_12\
    );
\k_fu_50[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \k_fu_50_reg_n_12_[4]\,
      I1 => \k_fu_50_reg_n_12_[2]\,
      I2 => \k_fu_50_reg_n_12_[0]\,
      I3 => \k_fu_50_reg_n_12_[1]\,
      I4 => \k_fu_50_reg_n_12_[3]\,
      I5 => \k_fu_50_reg_n_12_[5]\,
      O => \k_fu_50[7]_i_4_n_12\
    );
\k_fu_50_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_fu_500,
      D => \^grp_autocorrelation_pipeline_autocorrelation_label0_fu_359_ap_start_reg_reg\(0),
      Q => \k_fu_50_reg_n_12_[0]\,
      R => '0'
    );
\k_fu_50_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_fu_500,
      D => add_ln49_fu_93_p2(1),
      Q => \k_fu_50_reg_n_12_[1]\,
      R => '0'
    );
\k_fu_50_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_fu_500,
      D => add_ln49_fu_93_p2(2),
      Q => \k_fu_50_reg_n_12_[2]\,
      R => '0'
    );
\k_fu_50_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_fu_500,
      D => add_ln49_fu_93_p2(3),
      Q => \k_fu_50_reg_n_12_[3]\,
      R => '0'
    );
\k_fu_50_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_fu_500,
      D => add_ln49_fu_93_p2(4),
      Q => \k_fu_50_reg_n_12_[4]\,
      R => '0'
    );
\k_fu_50_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_fu_500,
      D => add_ln49_fu_93_p2(5),
      Q => \k_fu_50_reg_n_12_[5]\,
      R => '0'
    );
\k_fu_50_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_fu_500,
      D => add_ln49_fu_93_p2(6),
      Q => \k_fu_50_reg_n_12_[6]\,
      R => '0'
    );
\k_fu_50_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_fu_500,
      D => add_ln49_fu_93_p2(7),
      Q => \k_fu_50_reg_n_12_[7]\,
      R => '0'
    );
\or_ln107_reg_1361[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \and_ln107_8_reg_1356[0]_i_3_n_12\,
      I1 => \and_ln107_8_reg_1356[0]_i_2_n_12\,
      I2 => \^smax_fu_46_reg[15]_0\(15),
      I3 => \^co\(0),
      O => or_ln107_fu_623_p2
    );
\q0[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(15),
      I1 => \^smax_fu_46_reg[15]_0\(12),
      O => grp_Autocorrelation_fu_103_bitoff_address0(0)
    );
\q0[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(14),
      I1 => \^smax_fu_46_reg[15]_0\(15),
      O => grp_Autocorrelation_fu_103_bitoff_address0(1)
    );
\smax_fu_46[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => icmp_ln67_fu_120_p2,
      I1 => indata_q0(15),
      I2 => indata_q0(0),
      O => temp_fu_140_p3(0)
    );
\smax_fu_46[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFB0"
    )
        port map (
      I0 => icmp_ln67_fu_120_p2,
      I1 => \smax_fu_46[10]_i_2_n_12\,
      I2 => indata_q0(15),
      I3 => indata_q0(10),
      O => temp_fu_140_p3(10)
    );
\smax_fu_46[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => indata_q0(8),
      I1 => indata_q0(6),
      I2 => \smax_fu_46[8]_i_2_n_12\,
      I3 => indata_q0(7),
      I4 => indata_q0(9),
      O => \smax_fu_46[10]_i_2_n_12\
    );
\smax_fu_46[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFB0"
    )
        port map (
      I0 => icmp_ln67_fu_120_p2,
      I1 => \smax_fu_46[13]_i_2_n_12\,
      I2 => indata_q0(15),
      I3 => indata_q0(11),
      O => temp_fu_140_p3(11)
    );
\smax_fu_46[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFFB00"
    )
        port map (
      I0 => icmp_ln67_fu_120_p2,
      I1 => \smax_fu_46[13]_i_2_n_12\,
      I2 => indata_q0(11),
      I3 => indata_q0(15),
      I4 => indata_q0(12),
      O => temp_fu_140_p3(12)
    );
\smax_fu_46[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFFFFFEF0000"
    )
        port map (
      I0 => icmp_ln67_fu_120_p2,
      I1 => indata_q0(11),
      I2 => \smax_fu_46[13]_i_2_n_12\,
      I3 => indata_q0(12),
      I4 => indata_q0(15),
      I5 => indata_q0(13),
      O => temp_fu_140_p3(13)
    );
\smax_fu_46[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => indata_q0(9),
      I1 => indata_q0(7),
      I2 => \smax_fu_46[8]_i_2_n_12\,
      I3 => indata_q0(6),
      I4 => indata_q0(8),
      I5 => indata_q0(10),
      O => \smax_fu_46[13]_i_2_n_12\
    );
\smax_fu_46[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFFFFFEF0000"
    )
        port map (
      I0 => icmp_ln67_fu_120_p2,
      I1 => indata_q0(12),
      I2 => \smax_fu_46[15]_i_6_n_12\,
      I3 => indata_q0(13),
      I4 => indata_q0(15),
      I5 => indata_q0(14),
      O => temp_fu_140_p3(14)
    );
\smax_fu_46[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_fu_140_p3(8),
      I1 => \^smax_fu_46_reg[15]_0\(8),
      I2 => \^smax_fu_46_reg[15]_0\(9),
      I3 => temp_fu_140_p3(9),
      O => \smax_fu_46[15]_i_10_n_12\
    );
\smax_fu_46[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_fu_140_p3(6),
      I1 => \^smax_fu_46_reg[15]_0\(6),
      I2 => \^smax_fu_46_reg[15]_0\(7),
      I3 => temp_fu_140_p3(7),
      O => \smax_fu_46[15]_i_11_n_12\
    );
\smax_fu_46[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_fu_140_p3(4),
      I1 => \^smax_fu_46_reg[15]_0\(4),
      I2 => \^smax_fu_46_reg[15]_0\(5),
      I3 => temp_fu_140_p3(5),
      O => \smax_fu_46[15]_i_12_n_12\
    );
\smax_fu_46[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_fu_140_p3(2),
      I1 => \^smax_fu_46_reg[15]_0\(2),
      I2 => \^smax_fu_46_reg[15]_0\(3),
      I3 => temp_fu_140_p3(3),
      O => \smax_fu_46[15]_i_13_n_12\
    );
\smax_fu_46[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7173773377701100"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(0),
      I1 => \^smax_fu_46_reg[15]_0\(1),
      I2 => icmp_ln67_fu_120_p2,
      I3 => indata_q0(0),
      I4 => indata_q0(15),
      I5 => indata_q0(1),
      O => \smax_fu_46[15]_i_14_n_12\
    );
\smax_fu_46[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2224212222112211"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(14),
      I1 => \^smax_fu_46_reg[15]_0\(15),
      I2 => icmp_ln67_fu_120_p2,
      I3 => indata_q0(14),
      I4 => \smax_fu_46[15]_i_25_n_12\,
      I5 => indata_q0(15),
      O => \smax_fu_46[15]_i_15_n_12\
    );
\smax_fu_46[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_fu_140_p3(12),
      I1 => \^smax_fu_46_reg[15]_0\(12),
      I2 => temp_fu_140_p3(13),
      I3 => \^smax_fu_46_reg[15]_0\(13),
      O => \smax_fu_46[15]_i_16_n_12\
    );
\smax_fu_46[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_fu_140_p3(10),
      I1 => \^smax_fu_46_reg[15]_0\(10),
      I2 => temp_fu_140_p3(11),
      I3 => \^smax_fu_46_reg[15]_0\(11),
      O => \smax_fu_46[15]_i_17_n_12\
    );
\smax_fu_46[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_fu_140_p3(8),
      I1 => \^smax_fu_46_reg[15]_0\(8),
      I2 => temp_fu_140_p3(9),
      I3 => \^smax_fu_46_reg[15]_0\(9),
      O => \smax_fu_46[15]_i_18_n_12\
    );
\smax_fu_46[15]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_fu_140_p3(6),
      I1 => \^smax_fu_46_reg[15]_0\(6),
      I2 => temp_fu_140_p3(7),
      I3 => \^smax_fu_46_reg[15]_0\(7),
      O => \smax_fu_46[15]_i_19_n_12\
    );
\smax_fu_46[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => p_0_in,
      O => smax_fu_46
    );
\smax_fu_46[15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_fu_140_p3(4),
      I1 => \^smax_fu_46_reg[15]_0\(4),
      I2 => temp_fu_140_p3(5),
      I3 => \^smax_fu_46_reg[15]_0\(5),
      O => \smax_fu_46[15]_i_20_n_12\
    );
\smax_fu_46[15]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => temp_fu_140_p3(2),
      I1 => \^smax_fu_46_reg[15]_0\(2),
      I2 => temp_fu_140_p3(3),
      I3 => \^smax_fu_46_reg[15]_0\(3),
      O => \smax_fu_46[15]_i_21_n_12\
    );
\smax_fu_46[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89A5A800200001A5"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(0),
      I1 => icmp_ln67_fu_120_p2,
      I2 => indata_q0(0),
      I3 => indata_q0(15),
      I4 => indata_q0(1),
      I5 => \^smax_fu_46_reg[15]_0\(1),
      O => \smax_fu_46[15]_i_22_n_12\
    );
\smax_fu_46[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => indata_q0(10),
      I1 => indata_q0(11),
      I2 => indata_q0(8),
      I3 => indata_q0(9),
      O => \smax_fu_46[15]_i_23_n_12\
    );
\smax_fu_46[15]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => indata_q0(5),
      I1 => indata_q0(4),
      I2 => indata_q0(7),
      I3 => indata_q0(6),
      I4 => \smax_fu_46[15]_i_26_n_12\,
      O => \smax_fu_46[15]_i_24_n_12\
    );
\smax_fu_46[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => indata_q0(12),
      I1 => \smax_fu_46[13]_i_2_n_12\,
      I2 => indata_q0(11),
      I3 => indata_q0(13),
      O => \smax_fu_46[15]_i_25_n_12\
    );
\smax_fu_46[15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => indata_q0(2),
      I1 => indata_q0(3),
      I2 => indata_q0(1),
      I3 => indata_q0(0),
      O => \smax_fu_46[15]_i_26_n_12\
    );
\smax_fu_46[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => icmp_ln67_fu_120_p2,
      I1 => indata_q0(14),
      I2 => indata_q0(12),
      I3 => \smax_fu_46[15]_i_6_n_12\,
      I4 => indata_q0(13),
      I5 => indata_q0(15),
      O => temp_fu_140_p3(15)
    );
\smax_fu_46[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \smax_fu_46[15]_i_23_n_12\,
      I1 => indata_q0(15),
      I2 => indata_q0(14),
      I3 => indata_q0(12),
      I4 => indata_q0(13),
      I5 => \smax_fu_46[15]_i_24_n_12\,
      O => icmp_ln67_fu_120_p2
    );
\smax_fu_46[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => indata_q0(10),
      I1 => indata_q0(8),
      I2 => \smax_fu_46[9]_i_2_n_12\,
      I3 => indata_q0(7),
      I4 => indata_q0(9),
      I5 => indata_q0(11),
      O => \smax_fu_46[15]_i_6_n_12\
    );
\smax_fu_46[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFFFF54455050"
    )
        port map (
      I0 => \^smax_fu_46_reg[15]_0\(14),
      I1 => icmp_ln67_fu_120_p2,
      I2 => indata_q0(14),
      I3 => \smax_fu_46[15]_i_25_n_12\,
      I4 => indata_q0(15),
      I5 => \^smax_fu_46_reg[15]_0\(15),
      O => \smax_fu_46[15]_i_7_n_12\
    );
\smax_fu_46[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_fu_140_p3(12),
      I1 => \^smax_fu_46_reg[15]_0\(12),
      I2 => \^smax_fu_46_reg[15]_0\(13),
      I3 => temp_fu_140_p3(13),
      O => \smax_fu_46[15]_i_8_n_12\
    );
\smax_fu_46[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => temp_fu_140_p3(10),
      I1 => \^smax_fu_46_reg[15]_0\(10),
      I2 => \^smax_fu_46_reg[15]_0\(11),
      I3 => temp_fu_140_p3(11),
      O => \smax_fu_46[15]_i_9_n_12\
    );
\smax_fu_46[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFE0"
    )
        port map (
      I0 => icmp_ln67_fu_120_p2,
      I1 => indata_q0(0),
      I2 => indata_q0(15),
      I3 => indata_q0(1),
      O => temp_fu_140_p3(1)
    );
\smax_fu_46[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFFE00"
    )
        port map (
      I0 => icmp_ln67_fu_120_p2,
      I1 => indata_q0(1),
      I2 => indata_q0(0),
      I3 => indata_q0(15),
      I4 => indata_q0(2),
      O => temp_fu_140_p3(2)
    );
\smax_fu_46[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABFFFFFFFE0000"
    )
        port map (
      I0 => icmp_ln67_fu_120_p2,
      I1 => indata_q0(0),
      I2 => indata_q0(1),
      I3 => indata_q0(2),
      I4 => indata_q0(15),
      I5 => indata_q0(3),
      O => temp_fu_140_p3(3)
    );
\smax_fu_46[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFFFFFEF0000"
    )
        port map (
      I0 => icmp_ln67_fu_120_p2,
      I1 => indata_q0(2),
      I2 => \smax_fu_46[4]_i_2_n_12\,
      I3 => indata_q0(3),
      I4 => indata_q0(15),
      I5 => indata_q0(4),
      O => temp_fu_140_p3(4)
    );
\smax_fu_46[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indata_q0(1),
      I1 => indata_q0(0),
      O => \smax_fu_46[4]_i_2_n_12\
    );
\smax_fu_46[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFB0"
    )
        port map (
      I0 => icmp_ln67_fu_120_p2,
      I1 => \smax_fu_46[5]_i_2_n_12\,
      I2 => indata_q0(15),
      I3 => indata_q0(5),
      O => temp_fu_140_p3(5)
    );
\smax_fu_46[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => indata_q0(3),
      I1 => indata_q0(0),
      I2 => indata_q0(1),
      I3 => indata_q0(2),
      I4 => indata_q0(4),
      O => \smax_fu_46[5]_i_2_n_12\
    );
\smax_fu_46[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFB0"
    )
        port map (
      I0 => icmp_ln67_fu_120_p2,
      I1 => \smax_fu_46[8]_i_2_n_12\,
      I2 => indata_q0(15),
      I3 => indata_q0(6),
      O => temp_fu_140_p3(6)
    );
\smax_fu_46[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFFB00"
    )
        port map (
      I0 => icmp_ln67_fu_120_p2,
      I1 => \smax_fu_46[8]_i_2_n_12\,
      I2 => indata_q0(6),
      I3 => indata_q0(15),
      I4 => indata_q0(7),
      O => temp_fu_140_p3(7)
    );
\smax_fu_46[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFFFFFEF0000"
    )
        port map (
      I0 => icmp_ln67_fu_120_p2,
      I1 => indata_q0(6),
      I2 => \smax_fu_46[8]_i_2_n_12\,
      I3 => indata_q0(7),
      I4 => indata_q0(15),
      I5 => indata_q0(8),
      O => temp_fu_140_p3(8)
    );
\smax_fu_46[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => indata_q0(4),
      I1 => indata_q0(2),
      I2 => indata_q0(1),
      I3 => indata_q0(0),
      I4 => indata_q0(3),
      I5 => indata_q0(5),
      O => \smax_fu_46[8]_i_2_n_12\
    );
\smax_fu_46[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAFFFFFFEF0000"
    )
        port map (
      I0 => icmp_ln67_fu_120_p2,
      I1 => indata_q0(7),
      I2 => \smax_fu_46[9]_i_2_n_12\,
      I3 => indata_q0(8),
      I4 => indata_q0(15),
      I5 => indata_q0(9),
      O => temp_fu_140_p3(9)
    );
\smax_fu_46[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => indata_q0(5),
      I1 => indata_q0(3),
      I2 => \smax_fu_46[4]_i_2_n_12\,
      I3 => indata_q0(2),
      I4 => indata_q0(4),
      I5 => indata_q0(6),
      O => \smax_fu_46[9]_i_2_n_12\
    );
\smax_fu_46_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => smax_fu_46,
      D => temp_fu_140_p3(0),
      Q => \^smax_fu_46_reg[15]_0\(0),
      R => ap_loop_init
    );
\smax_fu_46_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => smax_fu_46,
      D => temp_fu_140_p3(10),
      Q => \^smax_fu_46_reg[15]_0\(10),
      R => ap_loop_init
    );
\smax_fu_46_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => smax_fu_46,
      D => temp_fu_140_p3(11),
      Q => \^smax_fu_46_reg[15]_0\(11),
      R => ap_loop_init
    );
\smax_fu_46_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => smax_fu_46,
      D => temp_fu_140_p3(12),
      Q => \^smax_fu_46_reg[15]_0\(12),
      R => ap_loop_init
    );
\smax_fu_46_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => smax_fu_46,
      D => temp_fu_140_p3(13),
      Q => \^smax_fu_46_reg[15]_0\(13),
      R => ap_loop_init
    );
\smax_fu_46_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => smax_fu_46,
      D => temp_fu_140_p3(14),
      Q => \^smax_fu_46_reg[15]_0\(14),
      R => ap_loop_init
    );
\smax_fu_46_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => smax_fu_46,
      D => temp_fu_140_p3(15),
      Q => \^smax_fu_46_reg[15]_0\(15),
      R => ap_loop_init
    );
\smax_fu_46_reg[15]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => p_0_in,
      CO(6) => \smax_fu_46_reg[15]_i_4_n_13\,
      CO(5) => \smax_fu_46_reg[15]_i_4_n_14\,
      CO(4) => \smax_fu_46_reg[15]_i_4_n_15\,
      CO(3) => \smax_fu_46_reg[15]_i_4_n_16\,
      CO(2) => \smax_fu_46_reg[15]_i_4_n_17\,
      CO(1) => \smax_fu_46_reg[15]_i_4_n_18\,
      CO(0) => \smax_fu_46_reg[15]_i_4_n_19\,
      DI(7) => \smax_fu_46[15]_i_7_n_12\,
      DI(6) => \smax_fu_46[15]_i_8_n_12\,
      DI(5) => \smax_fu_46[15]_i_9_n_12\,
      DI(4) => \smax_fu_46[15]_i_10_n_12\,
      DI(3) => \smax_fu_46[15]_i_11_n_12\,
      DI(2) => \smax_fu_46[15]_i_12_n_12\,
      DI(1) => \smax_fu_46[15]_i_13_n_12\,
      DI(0) => \smax_fu_46[15]_i_14_n_12\,
      O(7 downto 0) => \NLW_smax_fu_46_reg[15]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7) => \smax_fu_46[15]_i_15_n_12\,
      S(6) => \smax_fu_46[15]_i_16_n_12\,
      S(5) => \smax_fu_46[15]_i_17_n_12\,
      S(4) => \smax_fu_46[15]_i_18_n_12\,
      S(3) => \smax_fu_46[15]_i_19_n_12\,
      S(2) => \smax_fu_46[15]_i_20_n_12\,
      S(1) => \smax_fu_46[15]_i_21_n_12\,
      S(0) => \smax_fu_46[15]_i_22_n_12\
    );
\smax_fu_46_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => smax_fu_46,
      D => temp_fu_140_p3(1),
      Q => \^smax_fu_46_reg[15]_0\(1),
      R => ap_loop_init
    );
\smax_fu_46_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => smax_fu_46,
      D => temp_fu_140_p3(2),
      Q => \^smax_fu_46_reg[15]_0\(2),
      R => ap_loop_init
    );
\smax_fu_46_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => smax_fu_46,
      D => temp_fu_140_p3(3),
      Q => \^smax_fu_46_reg[15]_0\(3),
      R => ap_loop_init
    );
\smax_fu_46_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => smax_fu_46,
      D => temp_fu_140_p3(4),
      Q => \^smax_fu_46_reg[15]_0\(4),
      R => ap_loop_init
    );
\smax_fu_46_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => smax_fu_46,
      D => temp_fu_140_p3(5),
      Q => \^smax_fu_46_reg[15]_0\(5),
      R => ap_loop_init
    );
\smax_fu_46_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => smax_fu_46,
      D => temp_fu_140_p3(6),
      Q => \^smax_fu_46_reg[15]_0\(6),
      R => ap_loop_init
    );
\smax_fu_46_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => smax_fu_46,
      D => temp_fu_140_p3(7),
      Q => \^smax_fu_46_reg[15]_0\(7),
      R => ap_loop_init
    );
\smax_fu_46_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => smax_fu_46,
      D => temp_fu_140_p3(8),
      Q => \^smax_fu_46_reg[15]_0\(8),
      R => ap_loop_init
    );
\smax_fu_46_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => smax_fu_46,
      D => temp_fu_140_p3(9),
      Q => \^smax_fu_46_reg[15]_0\(9),
      R => ap_loop_init
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_124_3 is
  port (
    indata_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_load_reg_864_reg[0]_0\ : out STD_LOGIC;
    \idx_load_reg_864_reg[4]_0\ : out STD_LOGIC;
    \idx_load_reg_864_reg[5]_0\ : out STD_LOGIC;
    \idx_load_reg_864_reg[7]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    indata_ce1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_reg_0 : out STD_LOGIC;
    \empty_fu_94_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    d1 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \icmp_ln124_reg_875_reg[0]_0\ : out STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \indata_address0[2]\ : in STD_LOGIC;
    \indata_address0[2]_0\ : in STD_LOGIC;
    \indata_address0[2]_1\ : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indata_address0[2]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    add_ln64_fu_89_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indata_address1[7]\ : in STD_LOGIC;
    \indata_address1[5]\ : in STD_LOGIC;
    \indata_address1[7]_0\ : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg : in STD_LOGIC;
    icmp_ln62_reg_1377 : in STD_LOGIC;
    indata_ce1_0 : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg : in STD_LOGIC;
    indata_ce1_1 : in STD_LOGIC;
    indata_ce0_INST_0_i_2 : in STD_LOGIC;
    ram_reg_bram_1 : in STD_LOGIC_VECTOR ( 62 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    \empty_86_fu_118_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \empty_84_fu_110_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \empty_82_fu_102_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \empty_87_fu_122_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \empty_85_fu_114_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \empty_83_fu_106_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \empty_88_fu_126_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \empty_fu_94_reg[63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \empty_81_fu_98_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_124_3 : entity is "Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_124_3";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_124_3;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_124_3 is
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg_i_1_n_12 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_12\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_sig_allocacmp_idx_load : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_81_fu_981 : STD_LOGIC;
  signal empty_83_fu_106 : STD_LOGIC;
  signal empty_84_fu_1100 : STD_LOGIC;
  signal empty_85_fu_114 : STD_LOGIC;
  signal empty_87_fu_122 : STD_LOGIC;
  signal empty_88_fu_126 : STD_LOGIC;
  signal empty_fu_94 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_100 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_101 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_102 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_103 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_104 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_105 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_106 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_107 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_108 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_109 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_111 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_112 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_113 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_115 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_116 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_117 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_118 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_119 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_120 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_121 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_122 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_123 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_124 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_125 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_126 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_127 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_128 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_129 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_130 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_131 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_132 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_133 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_134 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_135 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_136 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_137 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_138 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_139 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_140 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_141 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_142 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_143 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_144 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_145 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_146 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_147 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_148 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_149 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_150 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_151 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_152 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_153 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_154 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_155 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_156 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_157 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_158 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_159 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_160 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_161 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_162 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_163 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_164 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_165 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_166 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_167 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_168 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_169 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_170 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_171 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_172 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_173 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_174 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_175 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_176 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_177 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_178 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_179 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_180 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_181 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_182 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_183 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_184 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_185 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_186 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_187 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_188 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_189 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_190 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_191 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_192 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_193 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_194 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_195 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_196 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_197 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_198 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_199 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_200 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_201 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_202 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_203 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_204 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_205 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_206 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_207 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_208 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_209 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_210 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_211 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_212 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_213 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_214 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_215 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_216 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_217 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_218 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_219 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_220 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_221 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_222 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_223 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_224 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_225 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_226 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_227 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_228 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_229 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_230 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_231 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_232 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_233 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_234 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_235 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_236 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_237 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_238 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_239 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_240 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_241 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_242 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_243 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_244 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_245 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_246 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_247 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_248 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_249 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_250 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_251 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_252 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_253 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_254 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_255 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_256 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_257 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_258 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_259 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_260 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_261 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_262 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_263 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_264 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_265 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_266 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_267 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_268 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_269 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_270 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_271 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_272 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_273 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_274 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_275 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_276 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_277 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_278 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_279 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_280 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_281 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_282 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_283 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_284 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_285 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_286 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_287 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_288 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_289 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_290 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_291 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_292 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_293 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_294 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_295 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_296 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_297 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_298 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_299 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_300 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_301 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_302 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_303 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_304 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_305 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_306 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_307 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_308 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_309 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_310 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_311 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_312 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_313 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_314 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_315 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_316 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_317 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_318 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_319 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_320 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_321 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_322 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_323 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_324 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_325 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_326 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_327 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_328 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_329 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_330 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_331 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_332 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_333 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_334 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_335 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_336 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_337 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_338 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_339 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_340 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_341 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_342 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_343 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_344 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_345 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_346 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_347 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_348 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_349 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_350 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_351 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_352 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_353 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_354 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_355 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_356 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_357 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_358 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_359 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_360 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_361 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_362 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_363 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_364 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_365 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_366 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_367 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_368 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_369 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_370 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_371 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_372 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_373 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_374 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_375 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_376 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_377 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_378 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_379 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_380 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_381 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_382 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_383 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_384 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_385 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_386 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_387 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_388 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_389 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_390 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_391 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_392 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_393 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_394 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_395 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_396 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_397 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_398 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_399 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_400 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_401 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_402 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_403 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_404 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_405 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_406 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_407 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_408 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_409 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_410 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_411 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_412 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_413 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_414 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_415 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_416 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_417 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_418 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_419 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_420 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_421 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_422 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_423 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_424 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_425 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_426 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_427 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_428 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_429 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_430 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_431 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_432 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_433 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_434 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_435 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_436 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_437 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_438 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_439 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_440 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_441 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_442 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_443 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_444 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_445 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_446 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_447 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_448 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_449 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_450 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_451 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_452 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_453 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_454 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_455 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_456 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_457 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_458 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_459 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_460 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_461 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_462 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_463 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_464 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_465 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_466 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_467 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_468 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_469 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_470 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_471 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_472 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_473 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_474 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_475 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_476 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_477 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_478 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_479 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_480 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_481 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_482 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_483 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_484 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_485 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_486 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_487 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_488 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_489 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_490 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_491 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_492 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_493 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_494 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_495 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_496 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_497 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_498 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_499 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_500 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_501 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_502 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_503 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_504 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_505 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_506 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_507 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_508 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_509 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_510 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_511 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_512 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_513 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_514 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_515 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_516 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_517 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_518 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_519 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_520 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_521 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_522 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_523 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_524 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_525 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_526 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_527 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_528 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_529 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_530 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_531 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_532 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_533 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_534 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_535 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_536 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_537 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_538 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_539 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_540 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_541 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_542 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_543 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_544 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_545 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_546 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_547 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_548 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_549 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_550 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_551 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_552 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_553 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_554 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_555 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_556 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_557 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_558 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_559 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_560 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_561 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_562 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_563 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_564 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_565 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_566 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_567 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_568 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_569 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_570 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_571 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_572 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_573 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_574 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_575 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_576 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_577 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_578 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_579 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_580 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_581 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_582 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_583 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_584 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_585 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_586 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_587 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_588 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_589 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_590 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_591 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_592 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_593 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_594 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_595 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_596 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_597 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_598 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_599 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_600 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_601 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_602 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_603 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_604 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_605 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_606 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_607 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_608 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_609 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_610 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_611 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_612 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_613 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_614 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_615 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_616 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_617 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_618 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_619 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_620 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_621 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_622 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_623 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_624 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_625 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_626 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_627 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_628 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_629 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_630 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_631 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_83 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_85 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_87 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_88 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_89 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_90 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_91 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_92 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_93 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_94 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_95 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_96 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_97 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_98 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_99 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_ready : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal i_11_fu_417_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_fu_90 : STD_LOGIC;
  signal \i_fu_90[5]_i_2_n_12\ : STD_LOGIC;
  signal \i_fu_90[7]_i_3_n_12\ : STD_LOGIC;
  signal \i_fu_90[7]_i_5_n_12\ : STD_LOGIC;
  signal i_fu_90_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \icmp_ln124_reg_875[0]_i_3_n_12\ : STD_LOGIC;
  signal \icmp_ln124_reg_875_reg_n_12_[0]\ : STD_LOGIC;
  signal idx_fu_86 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \idx_fu_86[7]_i_4_n_12\ : STD_LOGIC;
  signal idx_load_reg_864 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \indata_address0[2]_INST_0_i_10_n_12\ : STD_LOGIC;
  signal \indata_address0[2]_INST_0_i_12_n_12\ : STD_LOGIC;
  signal \indata_address0[2]_INST_0_i_14_n_12\ : STD_LOGIC;
  signal \indata_address0[5]_INST_0_i_5_n_12\ : STD_LOGIC;
  signal \indata_address0[6]_INST_0_i_5_n_12\ : STD_LOGIC;
  signal \indata_address0[7]_INST_0_i_10_n_12\ : STD_LOGIC;
  signal \indata_address0[7]_INST_0_i_11_n_12\ : STD_LOGIC;
  signal \indata_address0[7]_INST_0_i_12_n_12\ : STD_LOGIC;
  signal \indata_address0[7]_INST_0_i_14_n_12\ : STD_LOGIC;
  signal \indata_address0[7]_INST_0_i_15_n_12\ : STD_LOGIC;
  signal \indata_address0[7]_INST_0_i_16_n_12\ : STD_LOGIC;
  signal \indata_address0[7]_INST_0_i_6_n_12\ : STD_LOGIC;
  signal \indata_address0[7]_INST_0_i_8_n_12\ : STD_LOGIC;
  signal \indata_address0[7]_INST_0_i_9_n_12\ : STD_LOGIC;
  signal \indata_address1[4]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \indata_address1[6]_INST_0_i_5_n_12\ : STD_LOGIC;
  signal \indata_address1[6]_INST_0_i_6_n_12\ : STD_LOGIC;
  signal \indata_address1[6]_INST_0_i_7_n_12\ : STD_LOGIC;
  signal \indata_address1[7]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal indata_ce0_INST_0_i_4_n_12 : STD_LOGIC;
  signal indata_ce1_INST_0_i_1_n_12 : STD_LOGIC;
  signal indata_ce1_INST_0_i_2_n_12 : STD_LOGIC;
  signal indata_ce1_INST_0_i_3_n_12 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_100 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_101 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_102 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_103 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_104 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_105 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_106 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_107 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_108 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_109 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_110 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_111 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_112 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_113 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_114 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_115 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_116 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_117 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_118 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_119 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_12 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_120 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_121 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_122 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_123 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_124 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_125 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_126 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_127 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_128 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_129 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_13 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_130 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_131 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_132 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_133 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_134 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_135 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_136 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_14 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_15 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_16 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_17 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_18 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_19 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_20 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_21 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_22 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_23 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_24 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_25 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_26 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_27 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_28 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_29 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_30 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_31 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_32 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_33 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_34 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_35 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_36 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_37 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_38 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_39 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_40 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_41 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_42 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_43 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_44 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_45 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_46 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_47 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_48 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_49 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_50 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_51 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_52 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_53 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_54 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_55 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_56 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_57 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_58 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_59 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_60 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_61 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_62 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_63 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_64 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_65 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_66 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_67 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_68 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_69 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_70 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_71 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_72 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_73 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_74 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_75 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_76 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_77 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_78 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_79 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_80 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_81 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_82 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_83 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_84 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_85 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_86 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_87 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_88 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_89 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_90 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_91 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_92 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_93 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_94 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_95 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_96 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_97 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_98 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U10_n_99 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_100 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_101 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_102 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_103 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_104 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_105 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_106 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_107 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_108 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_109 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_110 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_111 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_112 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_113 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_114 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_115 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_116 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_117 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_118 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_119 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_12 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_120 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_121 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_122 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_123 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_124 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_125 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_126 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_127 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_128 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_129 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_13 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_130 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_131 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_132 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_133 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_134 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_135 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_136 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_137 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_138 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_139 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_14 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_140 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_141 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_142 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_143 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_144 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_145 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_146 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_147 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_148 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_149 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_15 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_150 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_151 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_152 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_153 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_154 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_155 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_156 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_157 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_158 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_159 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_16 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_160 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_161 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_162 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_163 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_164 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_165 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_166 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_167 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_168 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_169 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_17 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_170 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_171 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_172 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_173 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_174 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_175 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_176 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_177 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_178 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_179 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_18 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_180 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_181 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_182 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_183 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_184 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_185 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_186 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_187 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_188 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_189 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_19 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_190 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_191 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_192 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_193 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_194 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_195 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_196 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_197 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_198 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_199 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_20 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_200 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_21 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_22 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_23 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_24 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_25 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_26 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_27 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_28 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_29 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_30 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_31 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_32 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_33 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_34 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_35 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_36 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_37 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_38 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_39 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_40 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_41 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_42 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_43 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_44 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_45 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_46 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_47 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_48 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_49 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_50 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_51 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_52 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_53 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_54 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_55 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_56 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_57 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_58 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_59 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_60 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_61 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_62 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_63 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_64 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_65 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_66 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_67 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_68 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_69 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_70 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_71 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_72 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_73 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_74 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_75 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_76 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_77 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_78 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_79 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_80 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_81 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_82 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_83 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_84 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_85 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_86 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_87 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_88 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_89 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_90 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_91 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_92 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_93 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_94 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_95 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_96 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_97 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_98 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U11_n_99 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_100 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_101 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_102 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_103 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_104 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_105 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_106 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_44 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_45 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_46 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_47 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_48 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_49 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_50 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_51 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_52 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_53 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_54 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_55 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_56 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_57 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_58 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_59 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_60 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_61 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_62 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_63 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_64 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_65 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_66 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_67 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_68 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_69 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_70 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_71 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_72 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_73 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_74 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_75 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_76 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_77 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_78 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_79 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_80 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_81 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_82 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_83 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_84 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_85 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_86 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_87 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_88 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_89 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_90 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_91 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_92 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_93 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_94 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_95 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_96 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_97 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_98 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U8_n_99 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_100 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_101 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_102 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_103 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_104 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_105 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_106 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_44 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_45 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_46 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_47 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_48 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_49 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_50 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_51 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_52 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_53 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_54 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_55 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_56 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_57 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_58 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_59 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_60 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_61 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_62 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_63 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_64 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_65 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_66 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_67 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_68 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_69 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_70 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_71 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_72 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_73 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_74 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_75 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_76 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_77 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_78 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_79 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_80 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_81 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_82 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_83 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_84 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_85 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_86 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_87 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_88 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_89 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_90 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_91 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_92 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_93 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_94 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_95 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_96 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_97 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_98 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U9_n_99 : STD_LOGIC;
  signal ram_reg_bram_0_i_100_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_101_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_102_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_103_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_104_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_105_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_106_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_107_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_108_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_109_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_110_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_111_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_112_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_113_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_114_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_115_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_116_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_117_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_118_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_119_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_120_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_121_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_122_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_123_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_124_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_125_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_126_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_127_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_128_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_129_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_130_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_131_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_132_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_133_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_134_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_135_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_136_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_137_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_138_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_139_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_140_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_141_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_142_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_143_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_144_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_145_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_146_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_147_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_148_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_149_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_150_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_151_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_152_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_153_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_154_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_155_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_156_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_157_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_158_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_159_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_160_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_161_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_162_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_163_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_164_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_165_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_166_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_167_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_168_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_169_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_170_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_171_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_100_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_101_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_102_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_103_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_104_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_105_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_106_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_107_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_108_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_109_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_110_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_111_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_112_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_57_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_58_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_59_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_60_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_61_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_62_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_63_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_64_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_65_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_66_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_67_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_68_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_69_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_70_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_71_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_72_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_73_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_74_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_75_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_76_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_77_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_78_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_79_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_80_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_81_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_82_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_83_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_84_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_85_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_86_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_87_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_88_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_89_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_90_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_91_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_92_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_93_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_94_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_95_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_96_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_97_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_98_n_12 : STD_LOGIC;
  signal ram_reg_bram_1_i_99_n_12 : STD_LOGIC;
  signal \tmp_product__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_product__0_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair57";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute SOFT_HLUTNM of \idx_fu_86[1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \idx_fu_86[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \idx_fu_86[3]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \idx_fu_86[4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \idx_fu_86[6]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \idx_fu_86[7]_i_4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \indata_address0[2]_INST_0_i_12\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \indata_address0[2]_INST_0_i_14\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \indata_address0[5]_INST_0_i_5\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \indata_address0[7]_INST_0_i_10\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \indata_address0[7]_INST_0_i_11\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \indata_address0[7]_INST_0_i_15\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \indata_address0[7]_INST_0_i_16\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \indata_address0[7]_INST_0_i_8\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \indata_address1[4]_INST_0_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \indata_address1[6]_INST_0_i_5\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \indata_address1[6]_INST_0_i_6\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \indata_address1[6]_INST_0_i_7\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \indata_address1[7]_INST_0_i_4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of indata_ce0_INST_0_i_4 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of indata_ce1_INST_0_i_3 : label is "soft_lutpair56";
begin
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_ready,
      I1 => ap_CS_fsm_pp0_stage4,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => \icmp_ln124_reg_875_reg_n_12_[0]\,
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_ready
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => ap_CS_fsm_pp0_stage1,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"757F0000"
    )
        port map (
      I0 => \icmp_ln124_reg_875_reg_n_12_[0]\,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage3,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage4,
      R => ap_rst
    );
ap_enable_reg_pp0_iter0_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515150000001500"
    )
        port map (
      I0 => ap_rst,
      I1 => \icmp_ln124_reg_875_reg_n_12_[0]\,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      O => ap_enable_reg_pp0_iter0_reg_i_1_n_12
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_reg_i_1_n_12,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000440050555000"
    )
        port map (
      I0 => ap_rst,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_12\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_12\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\empty_81_fu_98_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_511,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(0),
      R => '0'
    );
\empty_81_fu_98_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_517,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(10),
      R => '0'
    );
\empty_81_fu_98_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_516,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(11),
      R => '0'
    );
\empty_81_fu_98_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_515,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(12),
      R => '0'
    );
\empty_81_fu_98_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_514,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(13),
      R => '0'
    );
\empty_81_fu_98_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_513,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(14),
      R => '0'
    );
\empty_81_fu_98_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_512,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(15),
      R => '0'
    );
\empty_81_fu_98_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_527,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(16),
      R => '0'
    );
\empty_81_fu_98_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_526,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(17),
      R => '0'
    );
\empty_81_fu_98_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_525,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(18),
      R => '0'
    );
\empty_81_fu_98_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_524,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(19),
      R => '0'
    );
\empty_81_fu_98_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_510,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(1),
      R => '0'
    );
\empty_81_fu_98_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_523,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(20),
      R => '0'
    );
\empty_81_fu_98_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_522,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(21),
      R => '0'
    );
\empty_81_fu_98_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_521,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(22),
      R => '0'
    );
\empty_81_fu_98_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_520,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(23),
      R => '0'
    );
\empty_81_fu_98_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_535,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(24),
      R => '0'
    );
\empty_81_fu_98_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_534,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(25),
      R => '0'
    );
\empty_81_fu_98_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_533,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(26),
      R => '0'
    );
\empty_81_fu_98_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_532,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(27),
      R => '0'
    );
\empty_81_fu_98_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_531,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(28),
      R => '0'
    );
\empty_81_fu_98_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_530,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(29),
      R => '0'
    );
\empty_81_fu_98_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_509,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(2),
      R => '0'
    );
\empty_81_fu_98_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_529,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(30),
      R => '0'
    );
\empty_81_fu_98_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_528,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(31),
      R => '0'
    );
\empty_81_fu_98_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_543,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(32),
      R => '0'
    );
\empty_81_fu_98_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_542,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(33),
      R => '0'
    );
\empty_81_fu_98_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_541,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(34),
      R => '0'
    );
\empty_81_fu_98_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_540,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(35),
      R => '0'
    );
\empty_81_fu_98_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_539,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(36),
      R => '0'
    );
\empty_81_fu_98_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_538,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(37),
      R => '0'
    );
\empty_81_fu_98_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_537,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(38),
      R => '0'
    );
\empty_81_fu_98_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_536,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(39),
      R => '0'
    );
\empty_81_fu_98_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_508,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(3),
      R => '0'
    );
\empty_81_fu_98_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_551,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(40),
      R => '0'
    );
\empty_81_fu_98_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_550,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(41),
      R => '0'
    );
\empty_81_fu_98_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_549,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(42),
      R => '0'
    );
\empty_81_fu_98_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_548,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(43),
      R => '0'
    );
\empty_81_fu_98_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_547,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(44),
      R => '0'
    );
\empty_81_fu_98_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_546,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(45),
      R => '0'
    );
\empty_81_fu_98_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_545,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(46),
      R => '0'
    );
\empty_81_fu_98_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_544,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(47),
      R => '0'
    );
\empty_81_fu_98_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_559,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(48),
      R => '0'
    );
\empty_81_fu_98_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_558,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(49),
      R => '0'
    );
\empty_81_fu_98_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_507,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(4),
      R => '0'
    );
\empty_81_fu_98_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_557,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(50),
      R => '0'
    );
\empty_81_fu_98_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_556,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(51),
      R => '0'
    );
\empty_81_fu_98_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_555,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(52),
      R => '0'
    );
\empty_81_fu_98_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_554,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(53),
      R => '0'
    );
\empty_81_fu_98_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_553,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(54),
      R => '0'
    );
\empty_81_fu_98_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_552,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(55),
      R => '0'
    );
\empty_81_fu_98_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_567,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(56),
      R => '0'
    );
\empty_81_fu_98_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_566,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(57),
      R => '0'
    );
\empty_81_fu_98_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_565,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(58),
      R => '0'
    );
\empty_81_fu_98_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_564,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(59),
      R => '0'
    );
\empty_81_fu_98_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_506,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(5),
      R => '0'
    );
\empty_81_fu_98_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_563,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(60),
      R => '0'
    );
\empty_81_fu_98_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_562,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(61),
      R => '0'
    );
\empty_81_fu_98_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_561,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(62),
      R => '0'
    );
\empty_81_fu_98_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_560,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(63),
      R => '0'
    );
\empty_81_fu_98_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_505,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(6),
      R => '0'
    );
\empty_81_fu_98_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_504,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(7),
      R => '0'
    );
\empty_81_fu_98_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_519,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(8),
      R => '0'
    );
\empty_81_fu_98_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_518,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(9),
      R => '0'
    );
\empty_82_fu_102_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_447,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(0),
      R => '0'
    );
\empty_82_fu_102_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_453,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(10),
      R => '0'
    );
\empty_82_fu_102_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_452,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(11),
      R => '0'
    );
\empty_82_fu_102_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_451,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(12),
      R => '0'
    );
\empty_82_fu_102_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_450,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(13),
      R => '0'
    );
\empty_82_fu_102_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_449,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(14),
      R => '0'
    );
\empty_82_fu_102_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_448,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(15),
      R => '0'
    );
\empty_82_fu_102_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_463,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(16),
      R => '0'
    );
\empty_82_fu_102_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_462,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(17),
      R => '0'
    );
\empty_82_fu_102_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_461,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(18),
      R => '0'
    );
\empty_82_fu_102_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_460,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(19),
      R => '0'
    );
\empty_82_fu_102_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_446,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(1),
      R => '0'
    );
\empty_82_fu_102_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_459,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(20),
      R => '0'
    );
\empty_82_fu_102_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_458,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(21),
      R => '0'
    );
\empty_82_fu_102_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_457,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(22),
      R => '0'
    );
\empty_82_fu_102_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_456,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(23),
      R => '0'
    );
\empty_82_fu_102_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_471,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(24),
      R => '0'
    );
\empty_82_fu_102_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_470,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(25),
      R => '0'
    );
\empty_82_fu_102_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_469,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(26),
      R => '0'
    );
\empty_82_fu_102_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_468,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(27),
      R => '0'
    );
\empty_82_fu_102_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_467,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(28),
      R => '0'
    );
\empty_82_fu_102_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_466,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(29),
      R => '0'
    );
\empty_82_fu_102_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_445,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(2),
      R => '0'
    );
\empty_82_fu_102_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_465,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(30),
      R => '0'
    );
\empty_82_fu_102_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_464,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(31),
      R => '0'
    );
\empty_82_fu_102_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_479,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(32),
      R => '0'
    );
\empty_82_fu_102_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_478,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(33),
      R => '0'
    );
\empty_82_fu_102_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_477,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(34),
      R => '0'
    );
\empty_82_fu_102_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_476,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(35),
      R => '0'
    );
\empty_82_fu_102_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_475,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(36),
      R => '0'
    );
\empty_82_fu_102_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_474,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(37),
      R => '0'
    );
\empty_82_fu_102_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_473,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(38),
      R => '0'
    );
\empty_82_fu_102_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_472,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(39),
      R => '0'
    );
\empty_82_fu_102_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_444,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(3),
      R => '0'
    );
\empty_82_fu_102_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_487,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(40),
      R => '0'
    );
\empty_82_fu_102_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_486,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(41),
      R => '0'
    );
\empty_82_fu_102_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_485,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(42),
      R => '0'
    );
\empty_82_fu_102_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_484,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(43),
      R => '0'
    );
\empty_82_fu_102_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_483,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(44),
      R => '0'
    );
\empty_82_fu_102_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_482,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(45),
      R => '0'
    );
\empty_82_fu_102_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_481,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(46),
      R => '0'
    );
\empty_82_fu_102_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_480,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(47),
      R => '0'
    );
\empty_82_fu_102_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_495,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(48),
      R => '0'
    );
\empty_82_fu_102_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_494,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(49),
      R => '0'
    );
\empty_82_fu_102_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_443,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(4),
      R => '0'
    );
\empty_82_fu_102_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_493,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(50),
      R => '0'
    );
\empty_82_fu_102_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_492,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(51),
      R => '0'
    );
\empty_82_fu_102_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_491,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(52),
      R => '0'
    );
\empty_82_fu_102_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_490,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(53),
      R => '0'
    );
\empty_82_fu_102_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_489,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(54),
      R => '0'
    );
\empty_82_fu_102_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_488,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(55),
      R => '0'
    );
\empty_82_fu_102_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_503,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(56),
      R => '0'
    );
\empty_82_fu_102_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_502,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(57),
      R => '0'
    );
\empty_82_fu_102_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_501,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(58),
      R => '0'
    );
\empty_82_fu_102_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_500,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(59),
      R => '0'
    );
\empty_82_fu_102_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_442,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(5),
      R => '0'
    );
\empty_82_fu_102_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_499,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(60),
      R => '0'
    );
\empty_82_fu_102_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_498,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(61),
      R => '0'
    );
\empty_82_fu_102_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_497,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(62),
      R => '0'
    );
\empty_82_fu_102_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_496,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(63),
      R => '0'
    );
\empty_82_fu_102_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_441,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(6),
      R => '0'
    );
\empty_82_fu_102_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_440,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(7),
      R => '0'
    );
\empty_82_fu_102_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_455,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(8),
      R => '0'
    );
\empty_82_fu_102_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_454,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(9),
      R => '0'
    );
\empty_83_fu_106_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_383,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(0),
      R => '0'
    );
\empty_83_fu_106_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_389,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(10),
      R => '0'
    );
\empty_83_fu_106_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_388,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(11),
      R => '0'
    );
\empty_83_fu_106_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_387,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(12),
      R => '0'
    );
\empty_83_fu_106_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_386,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(13),
      R => '0'
    );
\empty_83_fu_106_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_385,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(14),
      R => '0'
    );
\empty_83_fu_106_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_384,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(15),
      R => '0'
    );
\empty_83_fu_106_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_399,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(16),
      R => '0'
    );
\empty_83_fu_106_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_398,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(17),
      R => '0'
    );
\empty_83_fu_106_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_397,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(18),
      R => '0'
    );
\empty_83_fu_106_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_396,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(19),
      R => '0'
    );
\empty_83_fu_106_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_382,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(1),
      R => '0'
    );
\empty_83_fu_106_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_395,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(20),
      R => '0'
    );
\empty_83_fu_106_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_394,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(21),
      R => '0'
    );
\empty_83_fu_106_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_393,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(22),
      R => '0'
    );
\empty_83_fu_106_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_392,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(23),
      R => '0'
    );
\empty_83_fu_106_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_407,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(24),
      R => '0'
    );
\empty_83_fu_106_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_406,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(25),
      R => '0'
    );
\empty_83_fu_106_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_405,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(26),
      R => '0'
    );
\empty_83_fu_106_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_404,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(27),
      R => '0'
    );
\empty_83_fu_106_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_403,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(28),
      R => '0'
    );
\empty_83_fu_106_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_402,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(29),
      R => '0'
    );
\empty_83_fu_106_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_381,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(2),
      R => '0'
    );
\empty_83_fu_106_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_401,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(30),
      R => '0'
    );
\empty_83_fu_106_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_400,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(31),
      R => '0'
    );
\empty_83_fu_106_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_415,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(32),
      R => '0'
    );
\empty_83_fu_106_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_414,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(33),
      R => '0'
    );
\empty_83_fu_106_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_413,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(34),
      R => '0'
    );
\empty_83_fu_106_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_412,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(35),
      R => '0'
    );
\empty_83_fu_106_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_411,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(36),
      R => '0'
    );
\empty_83_fu_106_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_410,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(37),
      R => '0'
    );
\empty_83_fu_106_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_409,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(38),
      R => '0'
    );
\empty_83_fu_106_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_408,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(39),
      R => '0'
    );
\empty_83_fu_106_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_380,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(3),
      R => '0'
    );
\empty_83_fu_106_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_423,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(40),
      R => '0'
    );
\empty_83_fu_106_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_422,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(41),
      R => '0'
    );
\empty_83_fu_106_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_421,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(42),
      R => '0'
    );
\empty_83_fu_106_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_420,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(43),
      R => '0'
    );
\empty_83_fu_106_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_419,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(44),
      R => '0'
    );
\empty_83_fu_106_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_418,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(45),
      R => '0'
    );
\empty_83_fu_106_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_417,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(46),
      R => '0'
    );
\empty_83_fu_106_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_416,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(47),
      R => '0'
    );
\empty_83_fu_106_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_431,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(48),
      R => '0'
    );
\empty_83_fu_106_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_430,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(49),
      R => '0'
    );
\empty_83_fu_106_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_379,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(4),
      R => '0'
    );
\empty_83_fu_106_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_429,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(50),
      R => '0'
    );
\empty_83_fu_106_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_428,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(51),
      R => '0'
    );
\empty_83_fu_106_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_427,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(52),
      R => '0'
    );
\empty_83_fu_106_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_426,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(53),
      R => '0'
    );
\empty_83_fu_106_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_425,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(54),
      R => '0'
    );
\empty_83_fu_106_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_424,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(55),
      R => '0'
    );
\empty_83_fu_106_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_439,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(56),
      R => '0'
    );
\empty_83_fu_106_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_438,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(57),
      R => '0'
    );
\empty_83_fu_106_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_437,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(58),
      R => '0'
    );
\empty_83_fu_106_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_436,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(59),
      R => '0'
    );
\empty_83_fu_106_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_378,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(5),
      R => '0'
    );
\empty_83_fu_106_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_435,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(60),
      R => '0'
    );
\empty_83_fu_106_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_434,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(61),
      R => '0'
    );
\empty_83_fu_106_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_433,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(62),
      R => '0'
    );
\empty_83_fu_106_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_432,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(63),
      R => '0'
    );
\empty_83_fu_106_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_377,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(6),
      R => '0'
    );
\empty_83_fu_106_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_376,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(7),
      R => '0'
    );
\empty_83_fu_106_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_391,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(8),
      R => '0'
    );
\empty_83_fu_106_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_83_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_390,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(9),
      R => '0'
    );
\empty_84_fu_110_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_319,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(0),
      R => '0'
    );
\empty_84_fu_110_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_325,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(10),
      R => '0'
    );
\empty_84_fu_110_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_324,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(11),
      R => '0'
    );
\empty_84_fu_110_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_323,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(12),
      R => '0'
    );
\empty_84_fu_110_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_322,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(13),
      R => '0'
    );
\empty_84_fu_110_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_321,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(14),
      R => '0'
    );
\empty_84_fu_110_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_320,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(15),
      R => '0'
    );
\empty_84_fu_110_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_335,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(16),
      R => '0'
    );
\empty_84_fu_110_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_334,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(17),
      R => '0'
    );
\empty_84_fu_110_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_333,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(18),
      R => '0'
    );
\empty_84_fu_110_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_332,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(19),
      R => '0'
    );
\empty_84_fu_110_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_318,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(1),
      R => '0'
    );
\empty_84_fu_110_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_331,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(20),
      R => '0'
    );
\empty_84_fu_110_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_330,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(21),
      R => '0'
    );
\empty_84_fu_110_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_329,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(22),
      R => '0'
    );
\empty_84_fu_110_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_328,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(23),
      R => '0'
    );
\empty_84_fu_110_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_343,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(24),
      R => '0'
    );
\empty_84_fu_110_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_342,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(25),
      R => '0'
    );
\empty_84_fu_110_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_341,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(26),
      R => '0'
    );
\empty_84_fu_110_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_340,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(27),
      R => '0'
    );
\empty_84_fu_110_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_339,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(28),
      R => '0'
    );
\empty_84_fu_110_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_338,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(29),
      R => '0'
    );
\empty_84_fu_110_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_317,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(2),
      R => '0'
    );
\empty_84_fu_110_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_337,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(30),
      R => '0'
    );
\empty_84_fu_110_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_336,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(31),
      R => '0'
    );
\empty_84_fu_110_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_351,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(32),
      R => '0'
    );
\empty_84_fu_110_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_350,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(33),
      R => '0'
    );
\empty_84_fu_110_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_349,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(34),
      R => '0'
    );
\empty_84_fu_110_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_348,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(35),
      R => '0'
    );
\empty_84_fu_110_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_347,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(36),
      R => '0'
    );
\empty_84_fu_110_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_346,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(37),
      R => '0'
    );
\empty_84_fu_110_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_345,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(38),
      R => '0'
    );
\empty_84_fu_110_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_344,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(39),
      R => '0'
    );
\empty_84_fu_110_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_316,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(3),
      R => '0'
    );
\empty_84_fu_110_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_359,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(40),
      R => '0'
    );
\empty_84_fu_110_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_358,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(41),
      R => '0'
    );
\empty_84_fu_110_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_357,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(42),
      R => '0'
    );
\empty_84_fu_110_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_356,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(43),
      R => '0'
    );
\empty_84_fu_110_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_355,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(44),
      R => '0'
    );
\empty_84_fu_110_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_354,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(45),
      R => '0'
    );
\empty_84_fu_110_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_353,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(46),
      R => '0'
    );
\empty_84_fu_110_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_352,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(47),
      R => '0'
    );
\empty_84_fu_110_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_367,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(48),
      R => '0'
    );
\empty_84_fu_110_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_366,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(49),
      R => '0'
    );
\empty_84_fu_110_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_315,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(4),
      R => '0'
    );
\empty_84_fu_110_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_365,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(50),
      R => '0'
    );
\empty_84_fu_110_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_364,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(51),
      R => '0'
    );
\empty_84_fu_110_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_363,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(52),
      R => '0'
    );
\empty_84_fu_110_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_362,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(53),
      R => '0'
    );
\empty_84_fu_110_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_361,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(54),
      R => '0'
    );
\empty_84_fu_110_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_360,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(55),
      R => '0'
    );
\empty_84_fu_110_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_375,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(56),
      R => '0'
    );
\empty_84_fu_110_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_374,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(57),
      R => '0'
    );
\empty_84_fu_110_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_373,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(58),
      R => '0'
    );
\empty_84_fu_110_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_372,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(59),
      R => '0'
    );
\empty_84_fu_110_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_314,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(5),
      R => '0'
    );
\empty_84_fu_110_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_371,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(60),
      R => '0'
    );
\empty_84_fu_110_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_370,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(61),
      R => '0'
    );
\empty_84_fu_110_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_369,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(62),
      R => '0'
    );
\empty_84_fu_110_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_368,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(63),
      R => '0'
    );
\empty_84_fu_110_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_313,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(6),
      R => '0'
    );
\empty_84_fu_110_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_312,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(7),
      R => '0'
    );
\empty_84_fu_110_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_327,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(8),
      R => '0'
    );
\empty_84_fu_110_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_326,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(9),
      R => '0'
    );
\empty_85_fu_114_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_255,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(0),
      R => '0'
    );
\empty_85_fu_114_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_261,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(10),
      R => '0'
    );
\empty_85_fu_114_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_260,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(11),
      R => '0'
    );
\empty_85_fu_114_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_259,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(12),
      R => '0'
    );
\empty_85_fu_114_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_258,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(13),
      R => '0'
    );
\empty_85_fu_114_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_257,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(14),
      R => '0'
    );
\empty_85_fu_114_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_256,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(15),
      R => '0'
    );
\empty_85_fu_114_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_271,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(16),
      R => '0'
    );
\empty_85_fu_114_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_270,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(17),
      R => '0'
    );
\empty_85_fu_114_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_269,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(18),
      R => '0'
    );
\empty_85_fu_114_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_268,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(19),
      R => '0'
    );
\empty_85_fu_114_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_254,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(1),
      R => '0'
    );
\empty_85_fu_114_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_267,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(20),
      R => '0'
    );
\empty_85_fu_114_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_266,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(21),
      R => '0'
    );
\empty_85_fu_114_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_265,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(22),
      R => '0'
    );
\empty_85_fu_114_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_264,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(23),
      R => '0'
    );
\empty_85_fu_114_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_279,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(24),
      R => '0'
    );
\empty_85_fu_114_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_278,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(25),
      R => '0'
    );
\empty_85_fu_114_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_277,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(26),
      R => '0'
    );
\empty_85_fu_114_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_276,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(27),
      R => '0'
    );
\empty_85_fu_114_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_275,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(28),
      R => '0'
    );
\empty_85_fu_114_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_274,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(29),
      R => '0'
    );
\empty_85_fu_114_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_253,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(2),
      R => '0'
    );
\empty_85_fu_114_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_273,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(30),
      R => '0'
    );
\empty_85_fu_114_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_272,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(31),
      R => '0'
    );
\empty_85_fu_114_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_287,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(32),
      R => '0'
    );
\empty_85_fu_114_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_286,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(33),
      R => '0'
    );
\empty_85_fu_114_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_285,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(34),
      R => '0'
    );
\empty_85_fu_114_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_284,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(35),
      R => '0'
    );
\empty_85_fu_114_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_283,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(36),
      R => '0'
    );
\empty_85_fu_114_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_282,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(37),
      R => '0'
    );
\empty_85_fu_114_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_281,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(38),
      R => '0'
    );
\empty_85_fu_114_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_280,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(39),
      R => '0'
    );
\empty_85_fu_114_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_252,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(3),
      R => '0'
    );
\empty_85_fu_114_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_295,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(40),
      R => '0'
    );
\empty_85_fu_114_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_294,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(41),
      R => '0'
    );
\empty_85_fu_114_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_293,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(42),
      R => '0'
    );
\empty_85_fu_114_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_292,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(43),
      R => '0'
    );
\empty_85_fu_114_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_291,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(44),
      R => '0'
    );
\empty_85_fu_114_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_290,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(45),
      R => '0'
    );
\empty_85_fu_114_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_289,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(46),
      R => '0'
    );
\empty_85_fu_114_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_288,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(47),
      R => '0'
    );
\empty_85_fu_114_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_303,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(48),
      R => '0'
    );
\empty_85_fu_114_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_302,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(49),
      R => '0'
    );
\empty_85_fu_114_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_251,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(4),
      R => '0'
    );
\empty_85_fu_114_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_301,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(50),
      R => '0'
    );
\empty_85_fu_114_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_300,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(51),
      R => '0'
    );
\empty_85_fu_114_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_299,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(52),
      R => '0'
    );
\empty_85_fu_114_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_298,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(53),
      R => '0'
    );
\empty_85_fu_114_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_297,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(54),
      R => '0'
    );
\empty_85_fu_114_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_296,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(55),
      R => '0'
    );
\empty_85_fu_114_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_311,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(56),
      R => '0'
    );
\empty_85_fu_114_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_310,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(57),
      R => '0'
    );
\empty_85_fu_114_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_309,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(58),
      R => '0'
    );
\empty_85_fu_114_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_308,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(59),
      R => '0'
    );
\empty_85_fu_114_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_250,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(5),
      R => '0'
    );
\empty_85_fu_114_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_307,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(60),
      R => '0'
    );
\empty_85_fu_114_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_306,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(61),
      R => '0'
    );
\empty_85_fu_114_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_305,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(62),
      R => '0'
    );
\empty_85_fu_114_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_304,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(63),
      R => '0'
    );
\empty_85_fu_114_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_249,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(6),
      R => '0'
    );
\empty_85_fu_114_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_248,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(7),
      R => '0'
    );
\empty_85_fu_114_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_263,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(8),
      R => '0'
    );
\empty_85_fu_114_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_85_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_262,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(9),
      R => '0'
    );
\empty_86_fu_118_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_191,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(0),
      R => '0'
    );
\empty_86_fu_118_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_197,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(10),
      R => '0'
    );
\empty_86_fu_118_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_196,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(11),
      R => '0'
    );
\empty_86_fu_118_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_195,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(12),
      R => '0'
    );
\empty_86_fu_118_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_194,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(13),
      R => '0'
    );
\empty_86_fu_118_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_193,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(14),
      R => '0'
    );
\empty_86_fu_118_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_192,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(15),
      R => '0'
    );
\empty_86_fu_118_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_207,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(16),
      R => '0'
    );
\empty_86_fu_118_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_206,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(17),
      R => '0'
    );
\empty_86_fu_118_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_205,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(18),
      R => '0'
    );
\empty_86_fu_118_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_204,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(19),
      R => '0'
    );
\empty_86_fu_118_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_190,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(1),
      R => '0'
    );
\empty_86_fu_118_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_203,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(20),
      R => '0'
    );
\empty_86_fu_118_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_202,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(21),
      R => '0'
    );
\empty_86_fu_118_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_201,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(22),
      R => '0'
    );
\empty_86_fu_118_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_200,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(23),
      R => '0'
    );
\empty_86_fu_118_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_215,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(24),
      R => '0'
    );
\empty_86_fu_118_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_214,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(25),
      R => '0'
    );
\empty_86_fu_118_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_213,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(26),
      R => '0'
    );
\empty_86_fu_118_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_212,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(27),
      R => '0'
    );
\empty_86_fu_118_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_211,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(28),
      R => '0'
    );
\empty_86_fu_118_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_210,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(29),
      R => '0'
    );
\empty_86_fu_118_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_189,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(2),
      R => '0'
    );
\empty_86_fu_118_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_209,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(30),
      R => '0'
    );
\empty_86_fu_118_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_208,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(31),
      R => '0'
    );
\empty_86_fu_118_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_223,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(32),
      R => '0'
    );
\empty_86_fu_118_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_222,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(33),
      R => '0'
    );
\empty_86_fu_118_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_221,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(34),
      R => '0'
    );
\empty_86_fu_118_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_220,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(35),
      R => '0'
    );
\empty_86_fu_118_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_219,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(36),
      R => '0'
    );
\empty_86_fu_118_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_218,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(37),
      R => '0'
    );
\empty_86_fu_118_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_217,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(38),
      R => '0'
    );
\empty_86_fu_118_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_216,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(39),
      R => '0'
    );
\empty_86_fu_118_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_188,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(3),
      R => '0'
    );
\empty_86_fu_118_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_231,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(40),
      R => '0'
    );
\empty_86_fu_118_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_230,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(41),
      R => '0'
    );
\empty_86_fu_118_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_229,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(42),
      R => '0'
    );
\empty_86_fu_118_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_228,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(43),
      R => '0'
    );
\empty_86_fu_118_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_227,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(44),
      R => '0'
    );
\empty_86_fu_118_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_226,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(45),
      R => '0'
    );
\empty_86_fu_118_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_225,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(46),
      R => '0'
    );
\empty_86_fu_118_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_224,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(47),
      R => '0'
    );
\empty_86_fu_118_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_239,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(48),
      R => '0'
    );
\empty_86_fu_118_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_238,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(49),
      R => '0'
    );
\empty_86_fu_118_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_187,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(4),
      R => '0'
    );
\empty_86_fu_118_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_237,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(50),
      R => '0'
    );
\empty_86_fu_118_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_236,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(51),
      R => '0'
    );
\empty_86_fu_118_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_235,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(52),
      R => '0'
    );
\empty_86_fu_118_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_234,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(53),
      R => '0'
    );
\empty_86_fu_118_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_233,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(54),
      R => '0'
    );
\empty_86_fu_118_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_232,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(55),
      R => '0'
    );
\empty_86_fu_118_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_247,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(56),
      R => '0'
    );
\empty_86_fu_118_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_246,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(57),
      R => '0'
    );
\empty_86_fu_118_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_245,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(58),
      R => '0'
    );
\empty_86_fu_118_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_244,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(59),
      R => '0'
    );
\empty_86_fu_118_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_186,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(5),
      R => '0'
    );
\empty_86_fu_118_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_243,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(60),
      R => '0'
    );
\empty_86_fu_118_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_242,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(61),
      R => '0'
    );
\empty_86_fu_118_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_241,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(62),
      R => '0'
    );
\empty_86_fu_118_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_240,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(63),
      R => '0'
    );
\empty_86_fu_118_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_185,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(6),
      R => '0'
    );
\empty_86_fu_118_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_184,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(7),
      R => '0'
    );
\empty_86_fu_118_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_199,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(8),
      R => '0'
    );
\empty_86_fu_118_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_198,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(9),
      R => '0'
    );
\empty_87_fu_122_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_127,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(0),
      R => '0'
    );
\empty_87_fu_122_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_133,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(10),
      R => '0'
    );
\empty_87_fu_122_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_132,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(11),
      R => '0'
    );
\empty_87_fu_122_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_131,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(12),
      R => '0'
    );
\empty_87_fu_122_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_130,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(13),
      R => '0'
    );
\empty_87_fu_122_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_129,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(14),
      R => '0'
    );
\empty_87_fu_122_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_128,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(15),
      R => '0'
    );
\empty_87_fu_122_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_143,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(16),
      R => '0'
    );
\empty_87_fu_122_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_142,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(17),
      R => '0'
    );
\empty_87_fu_122_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_141,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(18),
      R => '0'
    );
\empty_87_fu_122_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_140,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(19),
      R => '0'
    );
\empty_87_fu_122_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_126,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(1),
      R => '0'
    );
\empty_87_fu_122_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_139,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(20),
      R => '0'
    );
\empty_87_fu_122_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_138,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(21),
      R => '0'
    );
\empty_87_fu_122_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_137,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(22),
      R => '0'
    );
\empty_87_fu_122_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_136,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(23),
      R => '0'
    );
\empty_87_fu_122_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_151,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(24),
      R => '0'
    );
\empty_87_fu_122_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_150,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(25),
      R => '0'
    );
\empty_87_fu_122_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_149,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(26),
      R => '0'
    );
\empty_87_fu_122_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_148,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(27),
      R => '0'
    );
\empty_87_fu_122_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_147,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(28),
      R => '0'
    );
\empty_87_fu_122_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_146,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(29),
      R => '0'
    );
\empty_87_fu_122_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_125,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(2),
      R => '0'
    );
\empty_87_fu_122_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_145,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(30),
      R => '0'
    );
\empty_87_fu_122_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_144,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(31),
      R => '0'
    );
\empty_87_fu_122_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_159,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(32),
      R => '0'
    );
\empty_87_fu_122_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_158,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(33),
      R => '0'
    );
\empty_87_fu_122_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_157,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(34),
      R => '0'
    );
\empty_87_fu_122_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_156,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(35),
      R => '0'
    );
\empty_87_fu_122_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_155,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(36),
      R => '0'
    );
\empty_87_fu_122_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_154,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(37),
      R => '0'
    );
\empty_87_fu_122_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_153,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(38),
      R => '0'
    );
\empty_87_fu_122_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_152,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(39),
      R => '0'
    );
\empty_87_fu_122_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_124,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(3),
      R => '0'
    );
\empty_87_fu_122_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_167,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(40),
      R => '0'
    );
\empty_87_fu_122_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_166,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(41),
      R => '0'
    );
\empty_87_fu_122_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_165,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(42),
      R => '0'
    );
\empty_87_fu_122_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_164,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(43),
      R => '0'
    );
\empty_87_fu_122_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_163,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(44),
      R => '0'
    );
\empty_87_fu_122_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_162,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(45),
      R => '0'
    );
\empty_87_fu_122_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_161,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(46),
      R => '0'
    );
\empty_87_fu_122_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_160,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(47),
      R => '0'
    );
\empty_87_fu_122_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_175,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(48),
      R => '0'
    );
\empty_87_fu_122_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_174,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(49),
      R => '0'
    );
\empty_87_fu_122_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_123,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(4),
      R => '0'
    );
\empty_87_fu_122_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_173,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(50),
      R => '0'
    );
\empty_87_fu_122_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_172,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(51),
      R => '0'
    );
\empty_87_fu_122_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_171,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(52),
      R => '0'
    );
\empty_87_fu_122_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_170,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(53),
      R => '0'
    );
\empty_87_fu_122_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_169,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(54),
      R => '0'
    );
\empty_87_fu_122_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_168,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(55),
      R => '0'
    );
\empty_87_fu_122_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_183,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(56),
      R => '0'
    );
\empty_87_fu_122_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_182,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(57),
      R => '0'
    );
\empty_87_fu_122_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_181,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(58),
      R => '0'
    );
\empty_87_fu_122_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_180,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(59),
      R => '0'
    );
\empty_87_fu_122_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_122,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(5),
      R => '0'
    );
\empty_87_fu_122_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_179,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(60),
      R => '0'
    );
\empty_87_fu_122_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_178,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(61),
      R => '0'
    );
\empty_87_fu_122_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_177,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(62),
      R => '0'
    );
\empty_87_fu_122_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_176,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(63),
      R => '0'
    );
\empty_87_fu_122_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_121,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(6),
      R => '0'
    );
\empty_87_fu_122_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_120,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(7),
      R => '0'
    );
\empty_87_fu_122_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_135,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(8),
      R => '0'
    );
\empty_87_fu_122_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_87_fu_122,
      D => flow_control_loop_pipe_sequential_init_U_n_134,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(9),
      R => '0'
    );
\empty_88_fu_126_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(0),
      R => '0'
    );
\empty_88_fu_126_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_69,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(10),
      R => '0'
    );
\empty_88_fu_126_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(11),
      R => '0'
    );
\empty_88_fu_126_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_67,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(12),
      R => '0'
    );
\empty_88_fu_126_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_66,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(13),
      R => '0'
    );
\empty_88_fu_126_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(14),
      R => '0'
    );
\empty_88_fu_126_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(15),
      R => '0'
    );
\empty_88_fu_126_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_79,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(16),
      R => '0'
    );
\empty_88_fu_126_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_78,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(17),
      R => '0'
    );
\empty_88_fu_126_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_77,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(18),
      R => '0'
    );
\empty_88_fu_126_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_76,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(19),
      R => '0'
    );
\empty_88_fu_126_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(1),
      R => '0'
    );
\empty_88_fu_126_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_75,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(20),
      R => '0'
    );
\empty_88_fu_126_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_74,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(21),
      R => '0'
    );
\empty_88_fu_126_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_73,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(22),
      R => '0'
    );
\empty_88_fu_126_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_72,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(23),
      R => '0'
    );
\empty_88_fu_126_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_87,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(24),
      R => '0'
    );
\empty_88_fu_126_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_86,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(25),
      R => '0'
    );
\empty_88_fu_126_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_85,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(26),
      R => '0'
    );
\empty_88_fu_126_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_84,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(27),
      R => '0'
    );
\empty_88_fu_126_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_83,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(28),
      R => '0'
    );
\empty_88_fu_126_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_82,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(29),
      R => '0'
    );
\empty_88_fu_126_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(2),
      R => '0'
    );
\empty_88_fu_126_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_81,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(30),
      R => '0'
    );
\empty_88_fu_126_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_80,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(31),
      R => '0'
    );
\empty_88_fu_126_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_95,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(32),
      R => '0'
    );
\empty_88_fu_126_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_94,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(33),
      R => '0'
    );
\empty_88_fu_126_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_93,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(34),
      R => '0'
    );
\empty_88_fu_126_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_92,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(35),
      R => '0'
    );
\empty_88_fu_126_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_91,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(36),
      R => '0'
    );
\empty_88_fu_126_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_90,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(37),
      R => '0'
    );
\empty_88_fu_126_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_89,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(38),
      R => '0'
    );
\empty_88_fu_126_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_88,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(39),
      R => '0'
    );
\empty_88_fu_126_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(3),
      R => '0'
    );
\empty_88_fu_126_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_103,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(40),
      R => '0'
    );
\empty_88_fu_126_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_102,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(41),
      R => '0'
    );
\empty_88_fu_126_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_101,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(42),
      R => '0'
    );
\empty_88_fu_126_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_100,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(43),
      R => '0'
    );
\empty_88_fu_126_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_99,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(44),
      R => '0'
    );
\empty_88_fu_126_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_98,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(45),
      R => '0'
    );
\empty_88_fu_126_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_97,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(46),
      R => '0'
    );
\empty_88_fu_126_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_96,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(47),
      R => '0'
    );
\empty_88_fu_126_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_111,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(48),
      R => '0'
    );
\empty_88_fu_126_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_110,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(49),
      R => '0'
    );
\empty_88_fu_126_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(4),
      R => '0'
    );
\empty_88_fu_126_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_109,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(50),
      R => '0'
    );
\empty_88_fu_126_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_108,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(51),
      R => '0'
    );
\empty_88_fu_126_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_107,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(52),
      R => '0'
    );
\empty_88_fu_126_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_106,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(53),
      R => '0'
    );
\empty_88_fu_126_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_105,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(54),
      R => '0'
    );
\empty_88_fu_126_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_104,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(55),
      R => '0'
    );
\empty_88_fu_126_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_119,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(56),
      R => '0'
    );
\empty_88_fu_126_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_118,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(57),
      R => '0'
    );
\empty_88_fu_126_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_117,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(58),
      R => '0'
    );
\empty_88_fu_126_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_116,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(59),
      R => '0'
    );
\empty_88_fu_126_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(5),
      R => '0'
    );
\empty_88_fu_126_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_115,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(60),
      R => '0'
    );
\empty_88_fu_126_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_114,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(61),
      R => '0'
    );
\empty_88_fu_126_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_113,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(62),
      R => '0'
    );
\empty_88_fu_126_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_112,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(63),
      R => '0'
    );
\empty_88_fu_126_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(6),
      R => '0'
    );
\empty_88_fu_126_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(7),
      R => '0'
    );
\empty_88_fu_126_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_71,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(8),
      R => '0'
    );
\empty_88_fu_126_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_88_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_70,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(9),
      R => '0'
    );
\empty_fu_94_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_575,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(0),
      R => '0'
    );
\empty_fu_94_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_581,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(10),
      R => '0'
    );
\empty_fu_94_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_580,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(11),
      R => '0'
    );
\empty_fu_94_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_579,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(12),
      R => '0'
    );
\empty_fu_94_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_578,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(13),
      R => '0'
    );
\empty_fu_94_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_577,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(14),
      R => '0'
    );
\empty_fu_94_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_576,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(15),
      R => '0'
    );
\empty_fu_94_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_591,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(16),
      R => '0'
    );
\empty_fu_94_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_590,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(17),
      R => '0'
    );
\empty_fu_94_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_589,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(18),
      R => '0'
    );
\empty_fu_94_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_588,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(19),
      R => '0'
    );
\empty_fu_94_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_574,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(1),
      R => '0'
    );
\empty_fu_94_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_587,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(20),
      R => '0'
    );
\empty_fu_94_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_586,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(21),
      R => '0'
    );
\empty_fu_94_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_585,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(22),
      R => '0'
    );
\empty_fu_94_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_584,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(23),
      R => '0'
    );
\empty_fu_94_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_599,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(24),
      R => '0'
    );
\empty_fu_94_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_598,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(25),
      R => '0'
    );
\empty_fu_94_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_597,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(26),
      R => '0'
    );
\empty_fu_94_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_596,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(27),
      R => '0'
    );
\empty_fu_94_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_595,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(28),
      R => '0'
    );
\empty_fu_94_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_594,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(29),
      R => '0'
    );
\empty_fu_94_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_573,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(2),
      R => '0'
    );
\empty_fu_94_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_593,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(30),
      R => '0'
    );
\empty_fu_94_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_592,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(31),
      R => '0'
    );
\empty_fu_94_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_607,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(32),
      R => '0'
    );
\empty_fu_94_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_606,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(33),
      R => '0'
    );
\empty_fu_94_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_605,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(34),
      R => '0'
    );
\empty_fu_94_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_604,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(35),
      R => '0'
    );
\empty_fu_94_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_603,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(36),
      R => '0'
    );
\empty_fu_94_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_602,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(37),
      R => '0'
    );
\empty_fu_94_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_601,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(38),
      R => '0'
    );
\empty_fu_94_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_600,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(39),
      R => '0'
    );
\empty_fu_94_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_572,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(3),
      R => '0'
    );
\empty_fu_94_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_615,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(40),
      R => '0'
    );
\empty_fu_94_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_614,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(41),
      R => '0'
    );
\empty_fu_94_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_613,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(42),
      R => '0'
    );
\empty_fu_94_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_612,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(43),
      R => '0'
    );
\empty_fu_94_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_611,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(44),
      R => '0'
    );
\empty_fu_94_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_610,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(45),
      R => '0'
    );
\empty_fu_94_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_609,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(46),
      R => '0'
    );
\empty_fu_94_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_608,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(47),
      R => '0'
    );
\empty_fu_94_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_623,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(48),
      R => '0'
    );
\empty_fu_94_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_622,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(49),
      R => '0'
    );
\empty_fu_94_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_571,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(4),
      R => '0'
    );
\empty_fu_94_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_621,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(50),
      R => '0'
    );
\empty_fu_94_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_620,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(51),
      R => '0'
    );
\empty_fu_94_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_619,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(52),
      R => '0'
    );
\empty_fu_94_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_618,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(53),
      R => '0'
    );
\empty_fu_94_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_617,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(54),
      R => '0'
    );
\empty_fu_94_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_616,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(55),
      R => '0'
    );
\empty_fu_94_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_631,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(56),
      R => '0'
    );
\empty_fu_94_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_630,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(57),
      R => '0'
    );
\empty_fu_94_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_629,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(58),
      R => '0'
    );
\empty_fu_94_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_628,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(59),
      R => '0'
    );
\empty_fu_94_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_570,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(5),
      R => '0'
    );
\empty_fu_94_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_627,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(60),
      R => '0'
    );
\empty_fu_94_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_626,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(61),
      R => '0'
    );
\empty_fu_94_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_625,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(62),
      R => '0'
    );
\empty_fu_94_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_624,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(63),
      R => '0'
    );
\empty_fu_94_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_569,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(6),
      R => '0'
    );
\empty_fu_94_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_568,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(7),
      R => '0'
    );
\empty_fu_94_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_583,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(8),
      R => '0'
    );
\empty_fu_94_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_94,
      D => flow_control_loop_pipe_sequential_init_U_n_582,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(9),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_29
     port map (
      D(1 downto 0) => D(1 downto 0),
      O(7) => flow_control_loop_pipe_sequential_init_U_n_56,
      O(6) => flow_control_loop_pipe_sequential_init_U_n_57,
      O(5) => flow_control_loop_pipe_sequential_init_U_n_58,
      O(4) => flow_control_loop_pipe_sequential_init_U_n_59,
      O(3) => flow_control_loop_pipe_sequential_init_U_n_60,
      O(2) => flow_control_loop_pipe_sequential_init_U_n_61,
      O(1) => flow_control_loop_pipe_sequential_init_U_n_62,
      O(0) => flow_control_loop_pipe_sequential_init_U_n_63,
      P(31) => mul_16s_16s_32_1_1_U10_n_12,
      P(30) => mul_16s_16s_32_1_1_U10_n_13,
      P(29) => mul_16s_16s_32_1_1_U10_n_14,
      P(28) => mul_16s_16s_32_1_1_U10_n_15,
      P(27) => mul_16s_16s_32_1_1_U10_n_16,
      P(26) => mul_16s_16s_32_1_1_U10_n_17,
      P(25) => mul_16s_16s_32_1_1_U10_n_18,
      P(24) => mul_16s_16s_32_1_1_U10_n_19,
      P(23) => mul_16s_16s_32_1_1_U10_n_20,
      P(22) => mul_16s_16s_32_1_1_U10_n_21,
      P(21) => mul_16s_16s_32_1_1_U10_n_22,
      P(20) => mul_16s_16s_32_1_1_U10_n_23,
      P(19) => mul_16s_16s_32_1_1_U10_n_24,
      P(18) => mul_16s_16s_32_1_1_U10_n_25,
      P(17) => mul_16s_16s_32_1_1_U10_n_26,
      P(16) => mul_16s_16s_32_1_1_U10_n_27,
      P(15) => mul_16s_16s_32_1_1_U10_n_28,
      P(14) => mul_16s_16s_32_1_1_U10_n_29,
      P(13) => mul_16s_16s_32_1_1_U10_n_30,
      P(12) => mul_16s_16s_32_1_1_U10_n_31,
      P(11) => mul_16s_16s_32_1_1_U10_n_32,
      P(10) => mul_16s_16s_32_1_1_U10_n_33,
      P(9) => mul_16s_16s_32_1_1_U10_n_34,
      P(8) => mul_16s_16s_32_1_1_U10_n_35,
      P(7) => mul_16s_16s_32_1_1_U10_n_36,
      P(6) => mul_16s_16s_32_1_1_U10_n_37,
      P(5) => mul_16s_16s_32_1_1_U10_n_38,
      P(4) => mul_16s_16s_32_1_1_U10_n_39,
      P(3) => mul_16s_16s_32_1_1_U10_n_40,
      P(2) => mul_16s_16s_32_1_1_U10_n_41,
      P(1) => mul_16s_16s_32_1_1_U10_n_42,
      P(0) => mul_16s_16s_32_1_1_U10_n_43,
      Q(7 downto 0) => idx_fu_86(7 downto 0),
      S(7) => mul_16s_16s_32_1_1_U11_n_52,
      S(6) => mul_16s_16s_32_1_1_U11_n_53,
      S(5) => mul_16s_16s_32_1_1_U11_n_54,
      S(4) => mul_16s_16s_32_1_1_U11_n_55,
      S(3) => mul_16s_16s_32_1_1_U11_n_56,
      S(2) => mul_16s_16s_32_1_1_U11_n_57,
      S(1) => mul_16s_16s_32_1_1_U11_n_58,
      S(0) => mul_16s_16s_32_1_1_U11_n_59,
      SR(0) => empty_81_fu_981,
      \add_ln115_reg_1709_reg[15]\(7) => flow_control_loop_pipe_sequential_init_U_n_576,
      \add_ln115_reg_1709_reg[15]\(6) => flow_control_loop_pipe_sequential_init_U_n_577,
      \add_ln115_reg_1709_reg[15]\(5) => flow_control_loop_pipe_sequential_init_U_n_578,
      \add_ln115_reg_1709_reg[15]\(4) => flow_control_loop_pipe_sequential_init_U_n_579,
      \add_ln115_reg_1709_reg[15]\(3) => flow_control_loop_pipe_sequential_init_U_n_580,
      \add_ln115_reg_1709_reg[15]\(2) => flow_control_loop_pipe_sequential_init_U_n_581,
      \add_ln115_reg_1709_reg[15]\(1) => flow_control_loop_pipe_sequential_init_U_n_582,
      \add_ln115_reg_1709_reg[15]\(0) => flow_control_loop_pipe_sequential_init_U_n_583,
      \add_ln115_reg_1709_reg[23]\(7) => flow_control_loop_pipe_sequential_init_U_n_584,
      \add_ln115_reg_1709_reg[23]\(6) => flow_control_loop_pipe_sequential_init_U_n_585,
      \add_ln115_reg_1709_reg[23]\(5) => flow_control_loop_pipe_sequential_init_U_n_586,
      \add_ln115_reg_1709_reg[23]\(4) => flow_control_loop_pipe_sequential_init_U_n_587,
      \add_ln115_reg_1709_reg[23]\(3) => flow_control_loop_pipe_sequential_init_U_n_588,
      \add_ln115_reg_1709_reg[23]\(2) => flow_control_loop_pipe_sequential_init_U_n_589,
      \add_ln115_reg_1709_reg[23]\(1) => flow_control_loop_pipe_sequential_init_U_n_590,
      \add_ln115_reg_1709_reg[23]\(0) => flow_control_loop_pipe_sequential_init_U_n_591,
      \add_ln115_reg_1709_reg[31]\(7) => flow_control_loop_pipe_sequential_init_U_n_592,
      \add_ln115_reg_1709_reg[31]\(6) => flow_control_loop_pipe_sequential_init_U_n_593,
      \add_ln115_reg_1709_reg[31]\(5) => flow_control_loop_pipe_sequential_init_U_n_594,
      \add_ln115_reg_1709_reg[31]\(4) => flow_control_loop_pipe_sequential_init_U_n_595,
      \add_ln115_reg_1709_reg[31]\(3) => flow_control_loop_pipe_sequential_init_U_n_596,
      \add_ln115_reg_1709_reg[31]\(2) => flow_control_loop_pipe_sequential_init_U_n_597,
      \add_ln115_reg_1709_reg[31]\(1) => flow_control_loop_pipe_sequential_init_U_n_598,
      \add_ln115_reg_1709_reg[31]\(0) => flow_control_loop_pipe_sequential_init_U_n_599,
      \add_ln115_reg_1709_reg[39]\(7) => flow_control_loop_pipe_sequential_init_U_n_600,
      \add_ln115_reg_1709_reg[39]\(6) => flow_control_loop_pipe_sequential_init_U_n_601,
      \add_ln115_reg_1709_reg[39]\(5) => flow_control_loop_pipe_sequential_init_U_n_602,
      \add_ln115_reg_1709_reg[39]\(4) => flow_control_loop_pipe_sequential_init_U_n_603,
      \add_ln115_reg_1709_reg[39]\(3) => flow_control_loop_pipe_sequential_init_U_n_604,
      \add_ln115_reg_1709_reg[39]\(2) => flow_control_loop_pipe_sequential_init_U_n_605,
      \add_ln115_reg_1709_reg[39]\(1) => flow_control_loop_pipe_sequential_init_U_n_606,
      \add_ln115_reg_1709_reg[39]\(0) => flow_control_loop_pipe_sequential_init_U_n_607,
      \add_ln115_reg_1709_reg[47]\(7) => flow_control_loop_pipe_sequential_init_U_n_608,
      \add_ln115_reg_1709_reg[47]\(6) => flow_control_loop_pipe_sequential_init_U_n_609,
      \add_ln115_reg_1709_reg[47]\(5) => flow_control_loop_pipe_sequential_init_U_n_610,
      \add_ln115_reg_1709_reg[47]\(4) => flow_control_loop_pipe_sequential_init_U_n_611,
      \add_ln115_reg_1709_reg[47]\(3) => flow_control_loop_pipe_sequential_init_U_n_612,
      \add_ln115_reg_1709_reg[47]\(2) => flow_control_loop_pipe_sequential_init_U_n_613,
      \add_ln115_reg_1709_reg[47]\(1) => flow_control_loop_pipe_sequential_init_U_n_614,
      \add_ln115_reg_1709_reg[47]\(0) => flow_control_loop_pipe_sequential_init_U_n_615,
      \add_ln115_reg_1709_reg[55]\(7) => flow_control_loop_pipe_sequential_init_U_n_616,
      \add_ln115_reg_1709_reg[55]\(6) => flow_control_loop_pipe_sequential_init_U_n_617,
      \add_ln115_reg_1709_reg[55]\(5) => flow_control_loop_pipe_sequential_init_U_n_618,
      \add_ln115_reg_1709_reg[55]\(4) => flow_control_loop_pipe_sequential_init_U_n_619,
      \add_ln115_reg_1709_reg[55]\(3) => flow_control_loop_pipe_sequential_init_U_n_620,
      \add_ln115_reg_1709_reg[55]\(2) => flow_control_loop_pipe_sequential_init_U_n_621,
      \add_ln115_reg_1709_reg[55]\(1) => flow_control_loop_pipe_sequential_init_U_n_622,
      \add_ln115_reg_1709_reg[55]\(0) => flow_control_loop_pipe_sequential_init_U_n_623,
      \add_ln115_reg_1709_reg[63]\(7) => flow_control_loop_pipe_sequential_init_U_n_624,
      \add_ln115_reg_1709_reg[63]\(6) => flow_control_loop_pipe_sequential_init_U_n_625,
      \add_ln115_reg_1709_reg[63]\(5) => flow_control_loop_pipe_sequential_init_U_n_626,
      \add_ln115_reg_1709_reg[63]\(4) => flow_control_loop_pipe_sequential_init_U_n_627,
      \add_ln115_reg_1709_reg[63]\(3) => flow_control_loop_pipe_sequential_init_U_n_628,
      \add_ln115_reg_1709_reg[63]\(2) => flow_control_loop_pipe_sequential_init_U_n_629,
      \add_ln115_reg_1709_reg[63]\(1) => flow_control_loop_pipe_sequential_init_U_n_630,
      \add_ln115_reg_1709_reg[63]\(0) => flow_control_loop_pipe_sequential_init_U_n_631,
      \add_ln115_reg_1709_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_568,
      \add_ln115_reg_1709_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_569,
      \add_ln115_reg_1709_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_570,
      \add_ln115_reg_1709_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_571,
      \add_ln115_reg_1709_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_572,
      \add_ln115_reg_1709_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_573,
      \add_ln115_reg_1709_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_574,
      \add_ln115_reg_1709_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_575,
      \add_ln116_reg_1714_reg[15]\(7) => flow_control_loop_pipe_sequential_init_U_n_512,
      \add_ln116_reg_1714_reg[15]\(6) => flow_control_loop_pipe_sequential_init_U_n_513,
      \add_ln116_reg_1714_reg[15]\(5) => flow_control_loop_pipe_sequential_init_U_n_514,
      \add_ln116_reg_1714_reg[15]\(4) => flow_control_loop_pipe_sequential_init_U_n_515,
      \add_ln116_reg_1714_reg[15]\(3) => flow_control_loop_pipe_sequential_init_U_n_516,
      \add_ln116_reg_1714_reg[15]\(2) => flow_control_loop_pipe_sequential_init_U_n_517,
      \add_ln116_reg_1714_reg[15]\(1) => flow_control_loop_pipe_sequential_init_U_n_518,
      \add_ln116_reg_1714_reg[15]\(0) => flow_control_loop_pipe_sequential_init_U_n_519,
      \add_ln116_reg_1714_reg[23]\(7) => flow_control_loop_pipe_sequential_init_U_n_520,
      \add_ln116_reg_1714_reg[23]\(6) => flow_control_loop_pipe_sequential_init_U_n_521,
      \add_ln116_reg_1714_reg[23]\(5) => flow_control_loop_pipe_sequential_init_U_n_522,
      \add_ln116_reg_1714_reg[23]\(4) => flow_control_loop_pipe_sequential_init_U_n_523,
      \add_ln116_reg_1714_reg[23]\(3) => flow_control_loop_pipe_sequential_init_U_n_524,
      \add_ln116_reg_1714_reg[23]\(2) => flow_control_loop_pipe_sequential_init_U_n_525,
      \add_ln116_reg_1714_reg[23]\(1) => flow_control_loop_pipe_sequential_init_U_n_526,
      \add_ln116_reg_1714_reg[23]\(0) => flow_control_loop_pipe_sequential_init_U_n_527,
      \add_ln116_reg_1714_reg[31]\(7) => flow_control_loop_pipe_sequential_init_U_n_528,
      \add_ln116_reg_1714_reg[31]\(6) => flow_control_loop_pipe_sequential_init_U_n_529,
      \add_ln116_reg_1714_reg[31]\(5) => flow_control_loop_pipe_sequential_init_U_n_530,
      \add_ln116_reg_1714_reg[31]\(4) => flow_control_loop_pipe_sequential_init_U_n_531,
      \add_ln116_reg_1714_reg[31]\(3) => flow_control_loop_pipe_sequential_init_U_n_532,
      \add_ln116_reg_1714_reg[31]\(2) => flow_control_loop_pipe_sequential_init_U_n_533,
      \add_ln116_reg_1714_reg[31]\(1) => flow_control_loop_pipe_sequential_init_U_n_534,
      \add_ln116_reg_1714_reg[31]\(0) => flow_control_loop_pipe_sequential_init_U_n_535,
      \add_ln116_reg_1714_reg[39]\(7) => flow_control_loop_pipe_sequential_init_U_n_536,
      \add_ln116_reg_1714_reg[39]\(6) => flow_control_loop_pipe_sequential_init_U_n_537,
      \add_ln116_reg_1714_reg[39]\(5) => flow_control_loop_pipe_sequential_init_U_n_538,
      \add_ln116_reg_1714_reg[39]\(4) => flow_control_loop_pipe_sequential_init_U_n_539,
      \add_ln116_reg_1714_reg[39]\(3) => flow_control_loop_pipe_sequential_init_U_n_540,
      \add_ln116_reg_1714_reg[39]\(2) => flow_control_loop_pipe_sequential_init_U_n_541,
      \add_ln116_reg_1714_reg[39]\(1) => flow_control_loop_pipe_sequential_init_U_n_542,
      \add_ln116_reg_1714_reg[39]\(0) => flow_control_loop_pipe_sequential_init_U_n_543,
      \add_ln116_reg_1714_reg[47]\(7) => flow_control_loop_pipe_sequential_init_U_n_544,
      \add_ln116_reg_1714_reg[47]\(6) => flow_control_loop_pipe_sequential_init_U_n_545,
      \add_ln116_reg_1714_reg[47]\(5) => flow_control_loop_pipe_sequential_init_U_n_546,
      \add_ln116_reg_1714_reg[47]\(4) => flow_control_loop_pipe_sequential_init_U_n_547,
      \add_ln116_reg_1714_reg[47]\(3) => flow_control_loop_pipe_sequential_init_U_n_548,
      \add_ln116_reg_1714_reg[47]\(2) => flow_control_loop_pipe_sequential_init_U_n_549,
      \add_ln116_reg_1714_reg[47]\(1) => flow_control_loop_pipe_sequential_init_U_n_550,
      \add_ln116_reg_1714_reg[47]\(0) => flow_control_loop_pipe_sequential_init_U_n_551,
      \add_ln116_reg_1714_reg[55]\(7) => flow_control_loop_pipe_sequential_init_U_n_552,
      \add_ln116_reg_1714_reg[55]\(6) => flow_control_loop_pipe_sequential_init_U_n_553,
      \add_ln116_reg_1714_reg[55]\(5) => flow_control_loop_pipe_sequential_init_U_n_554,
      \add_ln116_reg_1714_reg[55]\(4) => flow_control_loop_pipe_sequential_init_U_n_555,
      \add_ln116_reg_1714_reg[55]\(3) => flow_control_loop_pipe_sequential_init_U_n_556,
      \add_ln116_reg_1714_reg[55]\(2) => flow_control_loop_pipe_sequential_init_U_n_557,
      \add_ln116_reg_1714_reg[55]\(1) => flow_control_loop_pipe_sequential_init_U_n_558,
      \add_ln116_reg_1714_reg[55]\(0) => flow_control_loop_pipe_sequential_init_U_n_559,
      \add_ln116_reg_1714_reg[63]\(7) => flow_control_loop_pipe_sequential_init_U_n_560,
      \add_ln116_reg_1714_reg[63]\(6) => flow_control_loop_pipe_sequential_init_U_n_561,
      \add_ln116_reg_1714_reg[63]\(5) => flow_control_loop_pipe_sequential_init_U_n_562,
      \add_ln116_reg_1714_reg[63]\(4) => flow_control_loop_pipe_sequential_init_U_n_563,
      \add_ln116_reg_1714_reg[63]\(3) => flow_control_loop_pipe_sequential_init_U_n_564,
      \add_ln116_reg_1714_reg[63]\(2) => flow_control_loop_pipe_sequential_init_U_n_565,
      \add_ln116_reg_1714_reg[63]\(1) => flow_control_loop_pipe_sequential_init_U_n_566,
      \add_ln116_reg_1714_reg[63]\(0) => flow_control_loop_pipe_sequential_init_U_n_567,
      \add_ln116_reg_1714_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_504,
      \add_ln116_reg_1714_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_505,
      \add_ln116_reg_1714_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_506,
      \add_ln116_reg_1714_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_507,
      \add_ln116_reg_1714_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_508,
      \add_ln116_reg_1714_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_509,
      \add_ln116_reg_1714_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_510,
      \add_ln116_reg_1714_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_511,
      \add_ln117_reg_1719_reg[15]\(7) => flow_control_loop_pipe_sequential_init_U_n_448,
      \add_ln117_reg_1719_reg[15]\(6) => flow_control_loop_pipe_sequential_init_U_n_449,
      \add_ln117_reg_1719_reg[15]\(5) => flow_control_loop_pipe_sequential_init_U_n_450,
      \add_ln117_reg_1719_reg[15]\(4) => flow_control_loop_pipe_sequential_init_U_n_451,
      \add_ln117_reg_1719_reg[15]\(3) => flow_control_loop_pipe_sequential_init_U_n_452,
      \add_ln117_reg_1719_reg[15]\(2) => flow_control_loop_pipe_sequential_init_U_n_453,
      \add_ln117_reg_1719_reg[15]\(1) => flow_control_loop_pipe_sequential_init_U_n_454,
      \add_ln117_reg_1719_reg[15]\(0) => flow_control_loop_pipe_sequential_init_U_n_455,
      \add_ln117_reg_1719_reg[23]\(7) => flow_control_loop_pipe_sequential_init_U_n_456,
      \add_ln117_reg_1719_reg[23]\(6) => flow_control_loop_pipe_sequential_init_U_n_457,
      \add_ln117_reg_1719_reg[23]\(5) => flow_control_loop_pipe_sequential_init_U_n_458,
      \add_ln117_reg_1719_reg[23]\(4) => flow_control_loop_pipe_sequential_init_U_n_459,
      \add_ln117_reg_1719_reg[23]\(3) => flow_control_loop_pipe_sequential_init_U_n_460,
      \add_ln117_reg_1719_reg[23]\(2) => flow_control_loop_pipe_sequential_init_U_n_461,
      \add_ln117_reg_1719_reg[23]\(1) => flow_control_loop_pipe_sequential_init_U_n_462,
      \add_ln117_reg_1719_reg[23]\(0) => flow_control_loop_pipe_sequential_init_U_n_463,
      \add_ln117_reg_1719_reg[31]\(7) => flow_control_loop_pipe_sequential_init_U_n_464,
      \add_ln117_reg_1719_reg[31]\(6) => flow_control_loop_pipe_sequential_init_U_n_465,
      \add_ln117_reg_1719_reg[31]\(5) => flow_control_loop_pipe_sequential_init_U_n_466,
      \add_ln117_reg_1719_reg[31]\(4) => flow_control_loop_pipe_sequential_init_U_n_467,
      \add_ln117_reg_1719_reg[31]\(3) => flow_control_loop_pipe_sequential_init_U_n_468,
      \add_ln117_reg_1719_reg[31]\(2) => flow_control_loop_pipe_sequential_init_U_n_469,
      \add_ln117_reg_1719_reg[31]\(1) => flow_control_loop_pipe_sequential_init_U_n_470,
      \add_ln117_reg_1719_reg[31]\(0) => flow_control_loop_pipe_sequential_init_U_n_471,
      \add_ln117_reg_1719_reg[39]\(7) => flow_control_loop_pipe_sequential_init_U_n_472,
      \add_ln117_reg_1719_reg[39]\(6) => flow_control_loop_pipe_sequential_init_U_n_473,
      \add_ln117_reg_1719_reg[39]\(5) => flow_control_loop_pipe_sequential_init_U_n_474,
      \add_ln117_reg_1719_reg[39]\(4) => flow_control_loop_pipe_sequential_init_U_n_475,
      \add_ln117_reg_1719_reg[39]\(3) => flow_control_loop_pipe_sequential_init_U_n_476,
      \add_ln117_reg_1719_reg[39]\(2) => flow_control_loop_pipe_sequential_init_U_n_477,
      \add_ln117_reg_1719_reg[39]\(1) => flow_control_loop_pipe_sequential_init_U_n_478,
      \add_ln117_reg_1719_reg[39]\(0) => flow_control_loop_pipe_sequential_init_U_n_479,
      \add_ln117_reg_1719_reg[47]\(7) => flow_control_loop_pipe_sequential_init_U_n_480,
      \add_ln117_reg_1719_reg[47]\(6) => flow_control_loop_pipe_sequential_init_U_n_481,
      \add_ln117_reg_1719_reg[47]\(5) => flow_control_loop_pipe_sequential_init_U_n_482,
      \add_ln117_reg_1719_reg[47]\(4) => flow_control_loop_pipe_sequential_init_U_n_483,
      \add_ln117_reg_1719_reg[47]\(3) => flow_control_loop_pipe_sequential_init_U_n_484,
      \add_ln117_reg_1719_reg[47]\(2) => flow_control_loop_pipe_sequential_init_U_n_485,
      \add_ln117_reg_1719_reg[47]\(1) => flow_control_loop_pipe_sequential_init_U_n_486,
      \add_ln117_reg_1719_reg[47]\(0) => flow_control_loop_pipe_sequential_init_U_n_487,
      \add_ln117_reg_1719_reg[55]\(7) => flow_control_loop_pipe_sequential_init_U_n_488,
      \add_ln117_reg_1719_reg[55]\(6) => flow_control_loop_pipe_sequential_init_U_n_489,
      \add_ln117_reg_1719_reg[55]\(5) => flow_control_loop_pipe_sequential_init_U_n_490,
      \add_ln117_reg_1719_reg[55]\(4) => flow_control_loop_pipe_sequential_init_U_n_491,
      \add_ln117_reg_1719_reg[55]\(3) => flow_control_loop_pipe_sequential_init_U_n_492,
      \add_ln117_reg_1719_reg[55]\(2) => flow_control_loop_pipe_sequential_init_U_n_493,
      \add_ln117_reg_1719_reg[55]\(1) => flow_control_loop_pipe_sequential_init_U_n_494,
      \add_ln117_reg_1719_reg[55]\(0) => flow_control_loop_pipe_sequential_init_U_n_495,
      \add_ln117_reg_1719_reg[63]\(7) => flow_control_loop_pipe_sequential_init_U_n_496,
      \add_ln117_reg_1719_reg[63]\(6) => flow_control_loop_pipe_sequential_init_U_n_497,
      \add_ln117_reg_1719_reg[63]\(5) => flow_control_loop_pipe_sequential_init_U_n_498,
      \add_ln117_reg_1719_reg[63]\(4) => flow_control_loop_pipe_sequential_init_U_n_499,
      \add_ln117_reg_1719_reg[63]\(3) => flow_control_loop_pipe_sequential_init_U_n_500,
      \add_ln117_reg_1719_reg[63]\(2) => flow_control_loop_pipe_sequential_init_U_n_501,
      \add_ln117_reg_1719_reg[63]\(1) => flow_control_loop_pipe_sequential_init_U_n_502,
      \add_ln117_reg_1719_reg[63]\(0) => flow_control_loop_pipe_sequential_init_U_n_503,
      \add_ln117_reg_1719_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_440,
      \add_ln117_reg_1719_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_441,
      \add_ln117_reg_1719_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_442,
      \add_ln117_reg_1719_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_443,
      \add_ln117_reg_1719_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_444,
      \add_ln117_reg_1719_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_445,
      \add_ln117_reg_1719_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_446,
      \add_ln117_reg_1719_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_447,
      \add_ln118_reg_1724_reg[15]\(7) => flow_control_loop_pipe_sequential_init_U_n_384,
      \add_ln118_reg_1724_reg[15]\(6) => flow_control_loop_pipe_sequential_init_U_n_385,
      \add_ln118_reg_1724_reg[15]\(5) => flow_control_loop_pipe_sequential_init_U_n_386,
      \add_ln118_reg_1724_reg[15]\(4) => flow_control_loop_pipe_sequential_init_U_n_387,
      \add_ln118_reg_1724_reg[15]\(3) => flow_control_loop_pipe_sequential_init_U_n_388,
      \add_ln118_reg_1724_reg[15]\(2) => flow_control_loop_pipe_sequential_init_U_n_389,
      \add_ln118_reg_1724_reg[15]\(1) => flow_control_loop_pipe_sequential_init_U_n_390,
      \add_ln118_reg_1724_reg[15]\(0) => flow_control_loop_pipe_sequential_init_U_n_391,
      \add_ln118_reg_1724_reg[23]\(7) => flow_control_loop_pipe_sequential_init_U_n_392,
      \add_ln118_reg_1724_reg[23]\(6) => flow_control_loop_pipe_sequential_init_U_n_393,
      \add_ln118_reg_1724_reg[23]\(5) => flow_control_loop_pipe_sequential_init_U_n_394,
      \add_ln118_reg_1724_reg[23]\(4) => flow_control_loop_pipe_sequential_init_U_n_395,
      \add_ln118_reg_1724_reg[23]\(3) => flow_control_loop_pipe_sequential_init_U_n_396,
      \add_ln118_reg_1724_reg[23]\(2) => flow_control_loop_pipe_sequential_init_U_n_397,
      \add_ln118_reg_1724_reg[23]\(1) => flow_control_loop_pipe_sequential_init_U_n_398,
      \add_ln118_reg_1724_reg[23]\(0) => flow_control_loop_pipe_sequential_init_U_n_399,
      \add_ln118_reg_1724_reg[31]\(7) => flow_control_loop_pipe_sequential_init_U_n_400,
      \add_ln118_reg_1724_reg[31]\(6) => flow_control_loop_pipe_sequential_init_U_n_401,
      \add_ln118_reg_1724_reg[31]\(5) => flow_control_loop_pipe_sequential_init_U_n_402,
      \add_ln118_reg_1724_reg[31]\(4) => flow_control_loop_pipe_sequential_init_U_n_403,
      \add_ln118_reg_1724_reg[31]\(3) => flow_control_loop_pipe_sequential_init_U_n_404,
      \add_ln118_reg_1724_reg[31]\(2) => flow_control_loop_pipe_sequential_init_U_n_405,
      \add_ln118_reg_1724_reg[31]\(1) => flow_control_loop_pipe_sequential_init_U_n_406,
      \add_ln118_reg_1724_reg[31]\(0) => flow_control_loop_pipe_sequential_init_U_n_407,
      \add_ln118_reg_1724_reg[39]\(7) => flow_control_loop_pipe_sequential_init_U_n_408,
      \add_ln118_reg_1724_reg[39]\(6) => flow_control_loop_pipe_sequential_init_U_n_409,
      \add_ln118_reg_1724_reg[39]\(5) => flow_control_loop_pipe_sequential_init_U_n_410,
      \add_ln118_reg_1724_reg[39]\(4) => flow_control_loop_pipe_sequential_init_U_n_411,
      \add_ln118_reg_1724_reg[39]\(3) => flow_control_loop_pipe_sequential_init_U_n_412,
      \add_ln118_reg_1724_reg[39]\(2) => flow_control_loop_pipe_sequential_init_U_n_413,
      \add_ln118_reg_1724_reg[39]\(1) => flow_control_loop_pipe_sequential_init_U_n_414,
      \add_ln118_reg_1724_reg[39]\(0) => flow_control_loop_pipe_sequential_init_U_n_415,
      \add_ln118_reg_1724_reg[47]\(7) => flow_control_loop_pipe_sequential_init_U_n_416,
      \add_ln118_reg_1724_reg[47]\(6) => flow_control_loop_pipe_sequential_init_U_n_417,
      \add_ln118_reg_1724_reg[47]\(5) => flow_control_loop_pipe_sequential_init_U_n_418,
      \add_ln118_reg_1724_reg[47]\(4) => flow_control_loop_pipe_sequential_init_U_n_419,
      \add_ln118_reg_1724_reg[47]\(3) => flow_control_loop_pipe_sequential_init_U_n_420,
      \add_ln118_reg_1724_reg[47]\(2) => flow_control_loop_pipe_sequential_init_U_n_421,
      \add_ln118_reg_1724_reg[47]\(1) => flow_control_loop_pipe_sequential_init_U_n_422,
      \add_ln118_reg_1724_reg[47]\(0) => flow_control_loop_pipe_sequential_init_U_n_423,
      \add_ln118_reg_1724_reg[55]\(7) => flow_control_loop_pipe_sequential_init_U_n_424,
      \add_ln118_reg_1724_reg[55]\(6) => flow_control_loop_pipe_sequential_init_U_n_425,
      \add_ln118_reg_1724_reg[55]\(5) => flow_control_loop_pipe_sequential_init_U_n_426,
      \add_ln118_reg_1724_reg[55]\(4) => flow_control_loop_pipe_sequential_init_U_n_427,
      \add_ln118_reg_1724_reg[55]\(3) => flow_control_loop_pipe_sequential_init_U_n_428,
      \add_ln118_reg_1724_reg[55]\(2) => flow_control_loop_pipe_sequential_init_U_n_429,
      \add_ln118_reg_1724_reg[55]\(1) => flow_control_loop_pipe_sequential_init_U_n_430,
      \add_ln118_reg_1724_reg[55]\(0) => flow_control_loop_pipe_sequential_init_U_n_431,
      \add_ln118_reg_1724_reg[63]\(7) => flow_control_loop_pipe_sequential_init_U_n_432,
      \add_ln118_reg_1724_reg[63]\(6) => flow_control_loop_pipe_sequential_init_U_n_433,
      \add_ln118_reg_1724_reg[63]\(5) => flow_control_loop_pipe_sequential_init_U_n_434,
      \add_ln118_reg_1724_reg[63]\(4) => flow_control_loop_pipe_sequential_init_U_n_435,
      \add_ln118_reg_1724_reg[63]\(3) => flow_control_loop_pipe_sequential_init_U_n_436,
      \add_ln118_reg_1724_reg[63]\(2) => flow_control_loop_pipe_sequential_init_U_n_437,
      \add_ln118_reg_1724_reg[63]\(1) => flow_control_loop_pipe_sequential_init_U_n_438,
      \add_ln118_reg_1724_reg[63]\(0) => flow_control_loop_pipe_sequential_init_U_n_439,
      \add_ln118_reg_1724_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_376,
      \add_ln118_reg_1724_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_377,
      \add_ln118_reg_1724_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_378,
      \add_ln118_reg_1724_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_379,
      \add_ln118_reg_1724_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_380,
      \add_ln118_reg_1724_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_381,
      \add_ln118_reg_1724_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_382,
      \add_ln118_reg_1724_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_383,
      \add_ln119_reg_1729_reg[15]\(7) => flow_control_loop_pipe_sequential_init_U_n_320,
      \add_ln119_reg_1729_reg[15]\(6) => flow_control_loop_pipe_sequential_init_U_n_321,
      \add_ln119_reg_1729_reg[15]\(5) => flow_control_loop_pipe_sequential_init_U_n_322,
      \add_ln119_reg_1729_reg[15]\(4) => flow_control_loop_pipe_sequential_init_U_n_323,
      \add_ln119_reg_1729_reg[15]\(3) => flow_control_loop_pipe_sequential_init_U_n_324,
      \add_ln119_reg_1729_reg[15]\(2) => flow_control_loop_pipe_sequential_init_U_n_325,
      \add_ln119_reg_1729_reg[15]\(1) => flow_control_loop_pipe_sequential_init_U_n_326,
      \add_ln119_reg_1729_reg[15]\(0) => flow_control_loop_pipe_sequential_init_U_n_327,
      \add_ln119_reg_1729_reg[23]\(7) => flow_control_loop_pipe_sequential_init_U_n_328,
      \add_ln119_reg_1729_reg[23]\(6) => flow_control_loop_pipe_sequential_init_U_n_329,
      \add_ln119_reg_1729_reg[23]\(5) => flow_control_loop_pipe_sequential_init_U_n_330,
      \add_ln119_reg_1729_reg[23]\(4) => flow_control_loop_pipe_sequential_init_U_n_331,
      \add_ln119_reg_1729_reg[23]\(3) => flow_control_loop_pipe_sequential_init_U_n_332,
      \add_ln119_reg_1729_reg[23]\(2) => flow_control_loop_pipe_sequential_init_U_n_333,
      \add_ln119_reg_1729_reg[23]\(1) => flow_control_loop_pipe_sequential_init_U_n_334,
      \add_ln119_reg_1729_reg[23]\(0) => flow_control_loop_pipe_sequential_init_U_n_335,
      \add_ln119_reg_1729_reg[31]\(7) => flow_control_loop_pipe_sequential_init_U_n_336,
      \add_ln119_reg_1729_reg[31]\(6) => flow_control_loop_pipe_sequential_init_U_n_337,
      \add_ln119_reg_1729_reg[31]\(5) => flow_control_loop_pipe_sequential_init_U_n_338,
      \add_ln119_reg_1729_reg[31]\(4) => flow_control_loop_pipe_sequential_init_U_n_339,
      \add_ln119_reg_1729_reg[31]\(3) => flow_control_loop_pipe_sequential_init_U_n_340,
      \add_ln119_reg_1729_reg[31]\(2) => flow_control_loop_pipe_sequential_init_U_n_341,
      \add_ln119_reg_1729_reg[31]\(1) => flow_control_loop_pipe_sequential_init_U_n_342,
      \add_ln119_reg_1729_reg[31]\(0) => flow_control_loop_pipe_sequential_init_U_n_343,
      \add_ln119_reg_1729_reg[39]\(7) => flow_control_loop_pipe_sequential_init_U_n_344,
      \add_ln119_reg_1729_reg[39]\(6) => flow_control_loop_pipe_sequential_init_U_n_345,
      \add_ln119_reg_1729_reg[39]\(5) => flow_control_loop_pipe_sequential_init_U_n_346,
      \add_ln119_reg_1729_reg[39]\(4) => flow_control_loop_pipe_sequential_init_U_n_347,
      \add_ln119_reg_1729_reg[39]\(3) => flow_control_loop_pipe_sequential_init_U_n_348,
      \add_ln119_reg_1729_reg[39]\(2) => flow_control_loop_pipe_sequential_init_U_n_349,
      \add_ln119_reg_1729_reg[39]\(1) => flow_control_loop_pipe_sequential_init_U_n_350,
      \add_ln119_reg_1729_reg[39]\(0) => flow_control_loop_pipe_sequential_init_U_n_351,
      \add_ln119_reg_1729_reg[47]\(7) => flow_control_loop_pipe_sequential_init_U_n_352,
      \add_ln119_reg_1729_reg[47]\(6) => flow_control_loop_pipe_sequential_init_U_n_353,
      \add_ln119_reg_1729_reg[47]\(5) => flow_control_loop_pipe_sequential_init_U_n_354,
      \add_ln119_reg_1729_reg[47]\(4) => flow_control_loop_pipe_sequential_init_U_n_355,
      \add_ln119_reg_1729_reg[47]\(3) => flow_control_loop_pipe_sequential_init_U_n_356,
      \add_ln119_reg_1729_reg[47]\(2) => flow_control_loop_pipe_sequential_init_U_n_357,
      \add_ln119_reg_1729_reg[47]\(1) => flow_control_loop_pipe_sequential_init_U_n_358,
      \add_ln119_reg_1729_reg[47]\(0) => flow_control_loop_pipe_sequential_init_U_n_359,
      \add_ln119_reg_1729_reg[55]\(7) => flow_control_loop_pipe_sequential_init_U_n_360,
      \add_ln119_reg_1729_reg[55]\(6) => flow_control_loop_pipe_sequential_init_U_n_361,
      \add_ln119_reg_1729_reg[55]\(5) => flow_control_loop_pipe_sequential_init_U_n_362,
      \add_ln119_reg_1729_reg[55]\(4) => flow_control_loop_pipe_sequential_init_U_n_363,
      \add_ln119_reg_1729_reg[55]\(3) => flow_control_loop_pipe_sequential_init_U_n_364,
      \add_ln119_reg_1729_reg[55]\(2) => flow_control_loop_pipe_sequential_init_U_n_365,
      \add_ln119_reg_1729_reg[55]\(1) => flow_control_loop_pipe_sequential_init_U_n_366,
      \add_ln119_reg_1729_reg[55]\(0) => flow_control_loop_pipe_sequential_init_U_n_367,
      \add_ln119_reg_1729_reg[63]\(7) => flow_control_loop_pipe_sequential_init_U_n_368,
      \add_ln119_reg_1729_reg[63]\(6) => flow_control_loop_pipe_sequential_init_U_n_369,
      \add_ln119_reg_1729_reg[63]\(5) => flow_control_loop_pipe_sequential_init_U_n_370,
      \add_ln119_reg_1729_reg[63]\(4) => flow_control_loop_pipe_sequential_init_U_n_371,
      \add_ln119_reg_1729_reg[63]\(3) => flow_control_loop_pipe_sequential_init_U_n_372,
      \add_ln119_reg_1729_reg[63]\(2) => flow_control_loop_pipe_sequential_init_U_n_373,
      \add_ln119_reg_1729_reg[63]\(1) => flow_control_loop_pipe_sequential_init_U_n_374,
      \add_ln119_reg_1729_reg[63]\(0) => flow_control_loop_pipe_sequential_init_U_n_375,
      \add_ln119_reg_1729_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_312,
      \add_ln119_reg_1729_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_313,
      \add_ln119_reg_1729_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_314,
      \add_ln119_reg_1729_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_315,
      \add_ln119_reg_1729_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_316,
      \add_ln119_reg_1729_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_317,
      \add_ln119_reg_1729_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_318,
      \add_ln119_reg_1729_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_319,
      \add_ln120_reg_1688_reg[15]\(7) => flow_control_loop_pipe_sequential_init_U_n_256,
      \add_ln120_reg_1688_reg[15]\(6) => flow_control_loop_pipe_sequential_init_U_n_257,
      \add_ln120_reg_1688_reg[15]\(5) => flow_control_loop_pipe_sequential_init_U_n_258,
      \add_ln120_reg_1688_reg[15]\(4) => flow_control_loop_pipe_sequential_init_U_n_259,
      \add_ln120_reg_1688_reg[15]\(3) => flow_control_loop_pipe_sequential_init_U_n_260,
      \add_ln120_reg_1688_reg[15]\(2) => flow_control_loop_pipe_sequential_init_U_n_261,
      \add_ln120_reg_1688_reg[15]\(1) => flow_control_loop_pipe_sequential_init_U_n_262,
      \add_ln120_reg_1688_reg[15]\(0) => flow_control_loop_pipe_sequential_init_U_n_263,
      \add_ln120_reg_1688_reg[23]\(7) => flow_control_loop_pipe_sequential_init_U_n_264,
      \add_ln120_reg_1688_reg[23]\(6) => flow_control_loop_pipe_sequential_init_U_n_265,
      \add_ln120_reg_1688_reg[23]\(5) => flow_control_loop_pipe_sequential_init_U_n_266,
      \add_ln120_reg_1688_reg[23]\(4) => flow_control_loop_pipe_sequential_init_U_n_267,
      \add_ln120_reg_1688_reg[23]\(3) => flow_control_loop_pipe_sequential_init_U_n_268,
      \add_ln120_reg_1688_reg[23]\(2) => flow_control_loop_pipe_sequential_init_U_n_269,
      \add_ln120_reg_1688_reg[23]\(1) => flow_control_loop_pipe_sequential_init_U_n_270,
      \add_ln120_reg_1688_reg[23]\(0) => flow_control_loop_pipe_sequential_init_U_n_271,
      \add_ln120_reg_1688_reg[31]\(7) => flow_control_loop_pipe_sequential_init_U_n_272,
      \add_ln120_reg_1688_reg[31]\(6) => flow_control_loop_pipe_sequential_init_U_n_273,
      \add_ln120_reg_1688_reg[31]\(5) => flow_control_loop_pipe_sequential_init_U_n_274,
      \add_ln120_reg_1688_reg[31]\(4) => flow_control_loop_pipe_sequential_init_U_n_275,
      \add_ln120_reg_1688_reg[31]\(3) => flow_control_loop_pipe_sequential_init_U_n_276,
      \add_ln120_reg_1688_reg[31]\(2) => flow_control_loop_pipe_sequential_init_U_n_277,
      \add_ln120_reg_1688_reg[31]\(1) => flow_control_loop_pipe_sequential_init_U_n_278,
      \add_ln120_reg_1688_reg[31]\(0) => flow_control_loop_pipe_sequential_init_U_n_279,
      \add_ln120_reg_1688_reg[39]\(7) => flow_control_loop_pipe_sequential_init_U_n_280,
      \add_ln120_reg_1688_reg[39]\(6) => flow_control_loop_pipe_sequential_init_U_n_281,
      \add_ln120_reg_1688_reg[39]\(5) => flow_control_loop_pipe_sequential_init_U_n_282,
      \add_ln120_reg_1688_reg[39]\(4) => flow_control_loop_pipe_sequential_init_U_n_283,
      \add_ln120_reg_1688_reg[39]\(3) => flow_control_loop_pipe_sequential_init_U_n_284,
      \add_ln120_reg_1688_reg[39]\(2) => flow_control_loop_pipe_sequential_init_U_n_285,
      \add_ln120_reg_1688_reg[39]\(1) => flow_control_loop_pipe_sequential_init_U_n_286,
      \add_ln120_reg_1688_reg[39]\(0) => flow_control_loop_pipe_sequential_init_U_n_287,
      \add_ln120_reg_1688_reg[47]\(7) => flow_control_loop_pipe_sequential_init_U_n_288,
      \add_ln120_reg_1688_reg[47]\(6) => flow_control_loop_pipe_sequential_init_U_n_289,
      \add_ln120_reg_1688_reg[47]\(5) => flow_control_loop_pipe_sequential_init_U_n_290,
      \add_ln120_reg_1688_reg[47]\(4) => flow_control_loop_pipe_sequential_init_U_n_291,
      \add_ln120_reg_1688_reg[47]\(3) => flow_control_loop_pipe_sequential_init_U_n_292,
      \add_ln120_reg_1688_reg[47]\(2) => flow_control_loop_pipe_sequential_init_U_n_293,
      \add_ln120_reg_1688_reg[47]\(1) => flow_control_loop_pipe_sequential_init_U_n_294,
      \add_ln120_reg_1688_reg[47]\(0) => flow_control_loop_pipe_sequential_init_U_n_295,
      \add_ln120_reg_1688_reg[55]\(7) => flow_control_loop_pipe_sequential_init_U_n_296,
      \add_ln120_reg_1688_reg[55]\(6) => flow_control_loop_pipe_sequential_init_U_n_297,
      \add_ln120_reg_1688_reg[55]\(5) => flow_control_loop_pipe_sequential_init_U_n_298,
      \add_ln120_reg_1688_reg[55]\(4) => flow_control_loop_pipe_sequential_init_U_n_299,
      \add_ln120_reg_1688_reg[55]\(3) => flow_control_loop_pipe_sequential_init_U_n_300,
      \add_ln120_reg_1688_reg[55]\(2) => flow_control_loop_pipe_sequential_init_U_n_301,
      \add_ln120_reg_1688_reg[55]\(1) => flow_control_loop_pipe_sequential_init_U_n_302,
      \add_ln120_reg_1688_reg[55]\(0) => flow_control_loop_pipe_sequential_init_U_n_303,
      \add_ln120_reg_1688_reg[63]\(7) => flow_control_loop_pipe_sequential_init_U_n_304,
      \add_ln120_reg_1688_reg[63]\(6) => flow_control_loop_pipe_sequential_init_U_n_305,
      \add_ln120_reg_1688_reg[63]\(5) => flow_control_loop_pipe_sequential_init_U_n_306,
      \add_ln120_reg_1688_reg[63]\(4) => flow_control_loop_pipe_sequential_init_U_n_307,
      \add_ln120_reg_1688_reg[63]\(3) => flow_control_loop_pipe_sequential_init_U_n_308,
      \add_ln120_reg_1688_reg[63]\(2) => flow_control_loop_pipe_sequential_init_U_n_309,
      \add_ln120_reg_1688_reg[63]\(1) => flow_control_loop_pipe_sequential_init_U_n_310,
      \add_ln120_reg_1688_reg[63]\(0) => flow_control_loop_pipe_sequential_init_U_n_311,
      \add_ln120_reg_1688_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_248,
      \add_ln120_reg_1688_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_249,
      \add_ln120_reg_1688_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_250,
      \add_ln120_reg_1688_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_251,
      \add_ln120_reg_1688_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_252,
      \add_ln120_reg_1688_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_253,
      \add_ln120_reg_1688_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_254,
      \add_ln120_reg_1688_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_255,
      \add_ln121_reg_1734_reg[15]\(7) => flow_control_loop_pipe_sequential_init_U_n_192,
      \add_ln121_reg_1734_reg[15]\(6) => flow_control_loop_pipe_sequential_init_U_n_193,
      \add_ln121_reg_1734_reg[15]\(5) => flow_control_loop_pipe_sequential_init_U_n_194,
      \add_ln121_reg_1734_reg[15]\(4) => flow_control_loop_pipe_sequential_init_U_n_195,
      \add_ln121_reg_1734_reg[15]\(3) => flow_control_loop_pipe_sequential_init_U_n_196,
      \add_ln121_reg_1734_reg[15]\(2) => flow_control_loop_pipe_sequential_init_U_n_197,
      \add_ln121_reg_1734_reg[15]\(1) => flow_control_loop_pipe_sequential_init_U_n_198,
      \add_ln121_reg_1734_reg[15]\(0) => flow_control_loop_pipe_sequential_init_U_n_199,
      \add_ln121_reg_1734_reg[23]\(7) => flow_control_loop_pipe_sequential_init_U_n_200,
      \add_ln121_reg_1734_reg[23]\(6) => flow_control_loop_pipe_sequential_init_U_n_201,
      \add_ln121_reg_1734_reg[23]\(5) => flow_control_loop_pipe_sequential_init_U_n_202,
      \add_ln121_reg_1734_reg[23]\(4) => flow_control_loop_pipe_sequential_init_U_n_203,
      \add_ln121_reg_1734_reg[23]\(3) => flow_control_loop_pipe_sequential_init_U_n_204,
      \add_ln121_reg_1734_reg[23]\(2) => flow_control_loop_pipe_sequential_init_U_n_205,
      \add_ln121_reg_1734_reg[23]\(1) => flow_control_loop_pipe_sequential_init_U_n_206,
      \add_ln121_reg_1734_reg[23]\(0) => flow_control_loop_pipe_sequential_init_U_n_207,
      \add_ln121_reg_1734_reg[31]\(7) => flow_control_loop_pipe_sequential_init_U_n_208,
      \add_ln121_reg_1734_reg[31]\(6) => flow_control_loop_pipe_sequential_init_U_n_209,
      \add_ln121_reg_1734_reg[31]\(5) => flow_control_loop_pipe_sequential_init_U_n_210,
      \add_ln121_reg_1734_reg[31]\(4) => flow_control_loop_pipe_sequential_init_U_n_211,
      \add_ln121_reg_1734_reg[31]\(3) => flow_control_loop_pipe_sequential_init_U_n_212,
      \add_ln121_reg_1734_reg[31]\(2) => flow_control_loop_pipe_sequential_init_U_n_213,
      \add_ln121_reg_1734_reg[31]\(1) => flow_control_loop_pipe_sequential_init_U_n_214,
      \add_ln121_reg_1734_reg[31]\(0) => flow_control_loop_pipe_sequential_init_U_n_215,
      \add_ln121_reg_1734_reg[39]\(7) => flow_control_loop_pipe_sequential_init_U_n_216,
      \add_ln121_reg_1734_reg[39]\(6) => flow_control_loop_pipe_sequential_init_U_n_217,
      \add_ln121_reg_1734_reg[39]\(5) => flow_control_loop_pipe_sequential_init_U_n_218,
      \add_ln121_reg_1734_reg[39]\(4) => flow_control_loop_pipe_sequential_init_U_n_219,
      \add_ln121_reg_1734_reg[39]\(3) => flow_control_loop_pipe_sequential_init_U_n_220,
      \add_ln121_reg_1734_reg[39]\(2) => flow_control_loop_pipe_sequential_init_U_n_221,
      \add_ln121_reg_1734_reg[39]\(1) => flow_control_loop_pipe_sequential_init_U_n_222,
      \add_ln121_reg_1734_reg[39]\(0) => flow_control_loop_pipe_sequential_init_U_n_223,
      \add_ln121_reg_1734_reg[47]\(7) => flow_control_loop_pipe_sequential_init_U_n_224,
      \add_ln121_reg_1734_reg[47]\(6) => flow_control_loop_pipe_sequential_init_U_n_225,
      \add_ln121_reg_1734_reg[47]\(5) => flow_control_loop_pipe_sequential_init_U_n_226,
      \add_ln121_reg_1734_reg[47]\(4) => flow_control_loop_pipe_sequential_init_U_n_227,
      \add_ln121_reg_1734_reg[47]\(3) => flow_control_loop_pipe_sequential_init_U_n_228,
      \add_ln121_reg_1734_reg[47]\(2) => flow_control_loop_pipe_sequential_init_U_n_229,
      \add_ln121_reg_1734_reg[47]\(1) => flow_control_loop_pipe_sequential_init_U_n_230,
      \add_ln121_reg_1734_reg[47]\(0) => flow_control_loop_pipe_sequential_init_U_n_231,
      \add_ln121_reg_1734_reg[55]\(7) => flow_control_loop_pipe_sequential_init_U_n_232,
      \add_ln121_reg_1734_reg[55]\(6) => flow_control_loop_pipe_sequential_init_U_n_233,
      \add_ln121_reg_1734_reg[55]\(5) => flow_control_loop_pipe_sequential_init_U_n_234,
      \add_ln121_reg_1734_reg[55]\(4) => flow_control_loop_pipe_sequential_init_U_n_235,
      \add_ln121_reg_1734_reg[55]\(3) => flow_control_loop_pipe_sequential_init_U_n_236,
      \add_ln121_reg_1734_reg[55]\(2) => flow_control_loop_pipe_sequential_init_U_n_237,
      \add_ln121_reg_1734_reg[55]\(1) => flow_control_loop_pipe_sequential_init_U_n_238,
      \add_ln121_reg_1734_reg[55]\(0) => flow_control_loop_pipe_sequential_init_U_n_239,
      \add_ln121_reg_1734_reg[63]\(7) => flow_control_loop_pipe_sequential_init_U_n_240,
      \add_ln121_reg_1734_reg[63]\(6) => flow_control_loop_pipe_sequential_init_U_n_241,
      \add_ln121_reg_1734_reg[63]\(5) => flow_control_loop_pipe_sequential_init_U_n_242,
      \add_ln121_reg_1734_reg[63]\(4) => flow_control_loop_pipe_sequential_init_U_n_243,
      \add_ln121_reg_1734_reg[63]\(3) => flow_control_loop_pipe_sequential_init_U_n_244,
      \add_ln121_reg_1734_reg[63]\(2) => flow_control_loop_pipe_sequential_init_U_n_245,
      \add_ln121_reg_1734_reg[63]\(1) => flow_control_loop_pipe_sequential_init_U_n_246,
      \add_ln121_reg_1734_reg[63]\(0) => flow_control_loop_pipe_sequential_init_U_n_247,
      \add_ln121_reg_1734_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_184,
      \add_ln121_reg_1734_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_185,
      \add_ln121_reg_1734_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_186,
      \add_ln121_reg_1734_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_187,
      \add_ln121_reg_1734_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_188,
      \add_ln121_reg_1734_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_189,
      \add_ln121_reg_1734_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_190,
      \add_ln121_reg_1734_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_191,
      \add_ln122_reg_1739_reg[15]\(7) => flow_control_loop_pipe_sequential_init_U_n_128,
      \add_ln122_reg_1739_reg[15]\(6) => flow_control_loop_pipe_sequential_init_U_n_129,
      \add_ln122_reg_1739_reg[15]\(5) => flow_control_loop_pipe_sequential_init_U_n_130,
      \add_ln122_reg_1739_reg[15]\(4) => flow_control_loop_pipe_sequential_init_U_n_131,
      \add_ln122_reg_1739_reg[15]\(3) => flow_control_loop_pipe_sequential_init_U_n_132,
      \add_ln122_reg_1739_reg[15]\(2) => flow_control_loop_pipe_sequential_init_U_n_133,
      \add_ln122_reg_1739_reg[15]\(1) => flow_control_loop_pipe_sequential_init_U_n_134,
      \add_ln122_reg_1739_reg[15]\(0) => flow_control_loop_pipe_sequential_init_U_n_135,
      \add_ln122_reg_1739_reg[23]\(7) => flow_control_loop_pipe_sequential_init_U_n_136,
      \add_ln122_reg_1739_reg[23]\(6) => flow_control_loop_pipe_sequential_init_U_n_137,
      \add_ln122_reg_1739_reg[23]\(5) => flow_control_loop_pipe_sequential_init_U_n_138,
      \add_ln122_reg_1739_reg[23]\(4) => flow_control_loop_pipe_sequential_init_U_n_139,
      \add_ln122_reg_1739_reg[23]\(3) => flow_control_loop_pipe_sequential_init_U_n_140,
      \add_ln122_reg_1739_reg[23]\(2) => flow_control_loop_pipe_sequential_init_U_n_141,
      \add_ln122_reg_1739_reg[23]\(1) => flow_control_loop_pipe_sequential_init_U_n_142,
      \add_ln122_reg_1739_reg[23]\(0) => flow_control_loop_pipe_sequential_init_U_n_143,
      \add_ln122_reg_1739_reg[31]\(7) => flow_control_loop_pipe_sequential_init_U_n_144,
      \add_ln122_reg_1739_reg[31]\(6) => flow_control_loop_pipe_sequential_init_U_n_145,
      \add_ln122_reg_1739_reg[31]\(5) => flow_control_loop_pipe_sequential_init_U_n_146,
      \add_ln122_reg_1739_reg[31]\(4) => flow_control_loop_pipe_sequential_init_U_n_147,
      \add_ln122_reg_1739_reg[31]\(3) => flow_control_loop_pipe_sequential_init_U_n_148,
      \add_ln122_reg_1739_reg[31]\(2) => flow_control_loop_pipe_sequential_init_U_n_149,
      \add_ln122_reg_1739_reg[31]\(1) => flow_control_loop_pipe_sequential_init_U_n_150,
      \add_ln122_reg_1739_reg[31]\(0) => flow_control_loop_pipe_sequential_init_U_n_151,
      \add_ln122_reg_1739_reg[39]\(7) => flow_control_loop_pipe_sequential_init_U_n_152,
      \add_ln122_reg_1739_reg[39]\(6) => flow_control_loop_pipe_sequential_init_U_n_153,
      \add_ln122_reg_1739_reg[39]\(5) => flow_control_loop_pipe_sequential_init_U_n_154,
      \add_ln122_reg_1739_reg[39]\(4) => flow_control_loop_pipe_sequential_init_U_n_155,
      \add_ln122_reg_1739_reg[39]\(3) => flow_control_loop_pipe_sequential_init_U_n_156,
      \add_ln122_reg_1739_reg[39]\(2) => flow_control_loop_pipe_sequential_init_U_n_157,
      \add_ln122_reg_1739_reg[39]\(1) => flow_control_loop_pipe_sequential_init_U_n_158,
      \add_ln122_reg_1739_reg[39]\(0) => flow_control_loop_pipe_sequential_init_U_n_159,
      \add_ln122_reg_1739_reg[47]\(7) => flow_control_loop_pipe_sequential_init_U_n_160,
      \add_ln122_reg_1739_reg[47]\(6) => flow_control_loop_pipe_sequential_init_U_n_161,
      \add_ln122_reg_1739_reg[47]\(5) => flow_control_loop_pipe_sequential_init_U_n_162,
      \add_ln122_reg_1739_reg[47]\(4) => flow_control_loop_pipe_sequential_init_U_n_163,
      \add_ln122_reg_1739_reg[47]\(3) => flow_control_loop_pipe_sequential_init_U_n_164,
      \add_ln122_reg_1739_reg[47]\(2) => flow_control_loop_pipe_sequential_init_U_n_165,
      \add_ln122_reg_1739_reg[47]\(1) => flow_control_loop_pipe_sequential_init_U_n_166,
      \add_ln122_reg_1739_reg[47]\(0) => flow_control_loop_pipe_sequential_init_U_n_167,
      \add_ln122_reg_1739_reg[55]\(7) => flow_control_loop_pipe_sequential_init_U_n_168,
      \add_ln122_reg_1739_reg[55]\(6) => flow_control_loop_pipe_sequential_init_U_n_169,
      \add_ln122_reg_1739_reg[55]\(5) => flow_control_loop_pipe_sequential_init_U_n_170,
      \add_ln122_reg_1739_reg[55]\(4) => flow_control_loop_pipe_sequential_init_U_n_171,
      \add_ln122_reg_1739_reg[55]\(3) => flow_control_loop_pipe_sequential_init_U_n_172,
      \add_ln122_reg_1739_reg[55]\(2) => flow_control_loop_pipe_sequential_init_U_n_173,
      \add_ln122_reg_1739_reg[55]\(1) => flow_control_loop_pipe_sequential_init_U_n_174,
      \add_ln122_reg_1739_reg[55]\(0) => flow_control_loop_pipe_sequential_init_U_n_175,
      \add_ln122_reg_1739_reg[63]\(7) => flow_control_loop_pipe_sequential_init_U_n_176,
      \add_ln122_reg_1739_reg[63]\(6) => flow_control_loop_pipe_sequential_init_U_n_177,
      \add_ln122_reg_1739_reg[63]\(5) => flow_control_loop_pipe_sequential_init_U_n_178,
      \add_ln122_reg_1739_reg[63]\(4) => flow_control_loop_pipe_sequential_init_U_n_179,
      \add_ln122_reg_1739_reg[63]\(3) => flow_control_loop_pipe_sequential_init_U_n_180,
      \add_ln122_reg_1739_reg[63]\(2) => flow_control_loop_pipe_sequential_init_U_n_181,
      \add_ln122_reg_1739_reg[63]\(1) => flow_control_loop_pipe_sequential_init_U_n_182,
      \add_ln122_reg_1739_reg[63]\(0) => flow_control_loop_pipe_sequential_init_U_n_183,
      \add_ln122_reg_1739_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_120,
      \add_ln122_reg_1739_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_121,
      \add_ln122_reg_1739_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_122,
      \add_ln122_reg_1739_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_123,
      \add_ln122_reg_1739_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_124,
      \add_ln122_reg_1739_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_125,
      \add_ln122_reg_1739_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_126,
      \add_ln122_reg_1739_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_127,
      add_ln64_fu_89_p2(0) => add_ln64_fu_89_p2(0),
      \ap_CS_fsm_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_21,
      \ap_CS_fsm_reg[14]\ => \ap_CS_fsm_reg[14]\,
      \ap_CS_fsm_reg[14]_0\(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \icmp_ln124_reg_875_reg_n_12_[0]\,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init_int => ap_loop_init_int,
      ap_loop_init_int_reg_0(4) => ap_CS_fsm_pp0_stage4,
      ap_loop_init_int_reg_0(3) => ap_CS_fsm_pp0_stage3,
      ap_loop_init_int_reg_0(2) => ap_CS_fsm_pp0_stage2,
      ap_loop_init_int_reg_0(1) => ap_CS_fsm_pp0_stage1,
      ap_loop_init_int_reg_0(0) => ap_CS_fsm_pp0_stage0,
      ap_rst => ap_rst,
      \empty_81_fu_98_reg[15]\(7) => mul_16s_16s_32_1_1_U9_n_52,
      \empty_81_fu_98_reg[15]\(6) => mul_16s_16s_32_1_1_U9_n_53,
      \empty_81_fu_98_reg[15]\(5) => mul_16s_16s_32_1_1_U9_n_54,
      \empty_81_fu_98_reg[15]\(4) => mul_16s_16s_32_1_1_U9_n_55,
      \empty_81_fu_98_reg[15]\(3) => mul_16s_16s_32_1_1_U9_n_56,
      \empty_81_fu_98_reg[15]\(2) => mul_16s_16s_32_1_1_U9_n_57,
      \empty_81_fu_98_reg[15]\(1) => mul_16s_16s_32_1_1_U9_n_58,
      \empty_81_fu_98_reg[15]\(0) => mul_16s_16s_32_1_1_U9_n_59,
      \empty_81_fu_98_reg[23]\(7) => mul_16s_16s_32_1_1_U9_n_60,
      \empty_81_fu_98_reg[23]\(6) => mul_16s_16s_32_1_1_U9_n_61,
      \empty_81_fu_98_reg[23]\(5) => mul_16s_16s_32_1_1_U9_n_62,
      \empty_81_fu_98_reg[23]\(4) => mul_16s_16s_32_1_1_U9_n_63,
      \empty_81_fu_98_reg[23]\(3) => mul_16s_16s_32_1_1_U9_n_64,
      \empty_81_fu_98_reg[23]\(2) => mul_16s_16s_32_1_1_U9_n_65,
      \empty_81_fu_98_reg[23]\(1) => mul_16s_16s_32_1_1_U9_n_66,
      \empty_81_fu_98_reg[23]\(0) => mul_16s_16s_32_1_1_U9_n_67,
      \empty_81_fu_98_reg[31]\(7) => mul_16s_16s_32_1_1_U9_n_68,
      \empty_81_fu_98_reg[31]\(6) => mul_16s_16s_32_1_1_U9_n_69,
      \empty_81_fu_98_reg[31]\(5) => mul_16s_16s_32_1_1_U9_n_70,
      \empty_81_fu_98_reg[31]\(4) => mul_16s_16s_32_1_1_U9_n_71,
      \empty_81_fu_98_reg[31]\(3) => mul_16s_16s_32_1_1_U9_n_72,
      \empty_81_fu_98_reg[31]\(2) => mul_16s_16s_32_1_1_U9_n_73,
      \empty_81_fu_98_reg[31]\(1) => mul_16s_16s_32_1_1_U9_n_74,
      \empty_81_fu_98_reg[31]\(0) => mul_16s_16s_32_1_1_U9_n_75,
      \empty_81_fu_98_reg[39]\(7) => mul_16s_16s_32_1_1_U9_n_76,
      \empty_81_fu_98_reg[39]\(6) => mul_16s_16s_32_1_1_U9_n_77,
      \empty_81_fu_98_reg[39]\(5) => mul_16s_16s_32_1_1_U9_n_78,
      \empty_81_fu_98_reg[39]\(4) => mul_16s_16s_32_1_1_U9_n_79,
      \empty_81_fu_98_reg[39]\(3) => mul_16s_16s_32_1_1_U9_n_80,
      \empty_81_fu_98_reg[39]\(2) => mul_16s_16s_32_1_1_U9_n_81,
      \empty_81_fu_98_reg[39]\(1) => mul_16s_16s_32_1_1_U9_n_82,
      \empty_81_fu_98_reg[39]\(0) => mul_16s_16s_32_1_1_U9_n_83,
      \empty_81_fu_98_reg[47]\(7) => mul_16s_16s_32_1_1_U9_n_84,
      \empty_81_fu_98_reg[47]\(6) => mul_16s_16s_32_1_1_U9_n_85,
      \empty_81_fu_98_reg[47]\(5) => mul_16s_16s_32_1_1_U9_n_86,
      \empty_81_fu_98_reg[47]\(4) => mul_16s_16s_32_1_1_U9_n_87,
      \empty_81_fu_98_reg[47]\(3) => mul_16s_16s_32_1_1_U9_n_88,
      \empty_81_fu_98_reg[47]\(2) => mul_16s_16s_32_1_1_U9_n_89,
      \empty_81_fu_98_reg[47]\(1) => mul_16s_16s_32_1_1_U9_n_90,
      \empty_81_fu_98_reg[47]\(0) => mul_16s_16s_32_1_1_U9_n_91,
      \empty_81_fu_98_reg[55]\(7) => mul_16s_16s_32_1_1_U9_n_92,
      \empty_81_fu_98_reg[55]\(6) => mul_16s_16s_32_1_1_U9_n_93,
      \empty_81_fu_98_reg[55]\(5) => mul_16s_16s_32_1_1_U9_n_94,
      \empty_81_fu_98_reg[55]\(4) => mul_16s_16s_32_1_1_U9_n_95,
      \empty_81_fu_98_reg[55]\(3) => mul_16s_16s_32_1_1_U9_n_96,
      \empty_81_fu_98_reg[55]\(2) => mul_16s_16s_32_1_1_U9_n_97,
      \empty_81_fu_98_reg[55]\(1) => mul_16s_16s_32_1_1_U9_n_98,
      \empty_81_fu_98_reg[55]\(0) => mul_16s_16s_32_1_1_U9_n_99,
      \empty_81_fu_98_reg[63]\(0) => \empty_81_fu_98_reg[63]_0\(63),
      \empty_81_fu_98_reg[63]_0\(31 downto 0) => \tmp_product__0_0\(31 downto 0),
      \empty_81_fu_98_reg[63]_1\(6) => mul_16s_16s_32_1_1_U9_n_100,
      \empty_81_fu_98_reg[63]_1\(5) => mul_16s_16s_32_1_1_U9_n_101,
      \empty_81_fu_98_reg[63]_1\(4) => mul_16s_16s_32_1_1_U9_n_102,
      \empty_81_fu_98_reg[63]_1\(3) => mul_16s_16s_32_1_1_U9_n_103,
      \empty_81_fu_98_reg[63]_1\(2) => mul_16s_16s_32_1_1_U9_n_104,
      \empty_81_fu_98_reg[63]_1\(1) => mul_16s_16s_32_1_1_U9_n_105,
      \empty_81_fu_98_reg[63]_1\(0) => mul_16s_16s_32_1_1_U9_n_106,
      \empty_81_fu_98_reg[7]\(7) => mul_16s_16s_32_1_1_U9_n_44,
      \empty_81_fu_98_reg[7]\(6) => mul_16s_16s_32_1_1_U9_n_45,
      \empty_81_fu_98_reg[7]\(5) => mul_16s_16s_32_1_1_U9_n_46,
      \empty_81_fu_98_reg[7]\(4) => mul_16s_16s_32_1_1_U9_n_47,
      \empty_81_fu_98_reg[7]\(3) => mul_16s_16s_32_1_1_U9_n_48,
      \empty_81_fu_98_reg[7]\(2) => mul_16s_16s_32_1_1_U9_n_49,
      \empty_81_fu_98_reg[7]\(1) => mul_16s_16s_32_1_1_U9_n_50,
      \empty_81_fu_98_reg[7]\(0) => mul_16s_16s_32_1_1_U9_n_51,
      \empty_82_fu_102_reg[15]\(7) => mul_16s_16s_32_1_1_U10_n_114,
      \empty_82_fu_102_reg[15]\(6) => mul_16s_16s_32_1_1_U10_n_115,
      \empty_82_fu_102_reg[15]\(5) => mul_16s_16s_32_1_1_U10_n_116,
      \empty_82_fu_102_reg[15]\(4) => mul_16s_16s_32_1_1_U10_n_117,
      \empty_82_fu_102_reg[15]\(3) => mul_16s_16s_32_1_1_U10_n_118,
      \empty_82_fu_102_reg[15]\(2) => mul_16s_16s_32_1_1_U10_n_119,
      \empty_82_fu_102_reg[15]\(1) => mul_16s_16s_32_1_1_U10_n_120,
      \empty_82_fu_102_reg[15]\(0) => mul_16s_16s_32_1_1_U10_n_121,
      \empty_82_fu_102_reg[23]\(7) => mul_16s_16s_32_1_1_U10_n_122,
      \empty_82_fu_102_reg[23]\(6) => mul_16s_16s_32_1_1_U10_n_123,
      \empty_82_fu_102_reg[23]\(5) => mul_16s_16s_32_1_1_U10_n_124,
      \empty_82_fu_102_reg[23]\(4) => mul_16s_16s_32_1_1_U10_n_125,
      \empty_82_fu_102_reg[23]\(3) => mul_16s_16s_32_1_1_U10_n_126,
      \empty_82_fu_102_reg[23]\(2) => mul_16s_16s_32_1_1_U10_n_127,
      \empty_82_fu_102_reg[23]\(1) => mul_16s_16s_32_1_1_U10_n_128,
      \empty_82_fu_102_reg[23]\(0) => mul_16s_16s_32_1_1_U10_n_129,
      \empty_82_fu_102_reg[31]\(6) => mul_16s_16s_32_1_1_U10_n_130,
      \empty_82_fu_102_reg[31]\(5) => mul_16s_16s_32_1_1_U10_n_131,
      \empty_82_fu_102_reg[31]\(4) => mul_16s_16s_32_1_1_U10_n_132,
      \empty_82_fu_102_reg[31]\(3) => mul_16s_16s_32_1_1_U10_n_133,
      \empty_82_fu_102_reg[31]\(2) => mul_16s_16s_32_1_1_U10_n_134,
      \empty_82_fu_102_reg[31]\(1) => mul_16s_16s_32_1_1_U10_n_135,
      \empty_82_fu_102_reg[31]\(0) => mul_16s_16s_32_1_1_U10_n_136,
      \empty_82_fu_102_reg[63]\(32 downto 0) => \empty_82_fu_102_reg[63]_0\(63 downto 31),
      \empty_82_fu_102_reg[7]\(7) => mul_16s_16s_32_1_1_U10_n_106,
      \empty_82_fu_102_reg[7]\(6) => mul_16s_16s_32_1_1_U10_n_107,
      \empty_82_fu_102_reg[7]\(5) => mul_16s_16s_32_1_1_U10_n_108,
      \empty_82_fu_102_reg[7]\(4) => mul_16s_16s_32_1_1_U10_n_109,
      \empty_82_fu_102_reg[7]\(3) => mul_16s_16s_32_1_1_U10_n_110,
      \empty_82_fu_102_reg[7]\(2) => mul_16s_16s_32_1_1_U10_n_111,
      \empty_82_fu_102_reg[7]\(1) => mul_16s_16s_32_1_1_U10_n_112,
      \empty_82_fu_102_reg[7]\(0) => mul_16s_16s_32_1_1_U10_n_113,
      empty_83_fu_106 => empty_83_fu_106,
      \empty_83_fu_106_reg[15]\(7) => mul_16s_16s_32_1_1_U11_n_178,
      \empty_83_fu_106_reg[15]\(6) => mul_16s_16s_32_1_1_U11_n_179,
      \empty_83_fu_106_reg[15]\(5) => mul_16s_16s_32_1_1_U11_n_180,
      \empty_83_fu_106_reg[15]\(4) => mul_16s_16s_32_1_1_U11_n_181,
      \empty_83_fu_106_reg[15]\(3) => mul_16s_16s_32_1_1_U11_n_182,
      \empty_83_fu_106_reg[15]\(2) => mul_16s_16s_32_1_1_U11_n_183,
      \empty_83_fu_106_reg[15]\(1) => mul_16s_16s_32_1_1_U11_n_184,
      \empty_83_fu_106_reg[15]\(0) => mul_16s_16s_32_1_1_U11_n_185,
      \empty_83_fu_106_reg[23]\(7) => mul_16s_16s_32_1_1_U11_n_186,
      \empty_83_fu_106_reg[23]\(6) => mul_16s_16s_32_1_1_U11_n_187,
      \empty_83_fu_106_reg[23]\(5) => mul_16s_16s_32_1_1_U11_n_188,
      \empty_83_fu_106_reg[23]\(4) => mul_16s_16s_32_1_1_U11_n_189,
      \empty_83_fu_106_reg[23]\(3) => mul_16s_16s_32_1_1_U11_n_190,
      \empty_83_fu_106_reg[23]\(2) => mul_16s_16s_32_1_1_U11_n_191,
      \empty_83_fu_106_reg[23]\(1) => mul_16s_16s_32_1_1_U11_n_192,
      \empty_83_fu_106_reg[23]\(0) => mul_16s_16s_32_1_1_U11_n_193,
      \empty_83_fu_106_reg[31]\(6) => mul_16s_16s_32_1_1_U11_n_194,
      \empty_83_fu_106_reg[31]\(5) => mul_16s_16s_32_1_1_U11_n_195,
      \empty_83_fu_106_reg[31]\(4) => mul_16s_16s_32_1_1_U11_n_196,
      \empty_83_fu_106_reg[31]\(3) => mul_16s_16s_32_1_1_U11_n_197,
      \empty_83_fu_106_reg[31]\(2) => mul_16s_16s_32_1_1_U11_n_198,
      \empty_83_fu_106_reg[31]\(1) => mul_16s_16s_32_1_1_U11_n_199,
      \empty_83_fu_106_reg[31]\(0) => mul_16s_16s_32_1_1_U11_n_200,
      \empty_83_fu_106_reg[63]\(32 downto 0) => \empty_83_fu_106_reg[63]_0\(63 downto 31),
      \empty_83_fu_106_reg[7]\(7) => mul_16s_16s_32_1_1_U11_n_170,
      \empty_83_fu_106_reg[7]\(6) => mul_16s_16s_32_1_1_U11_n_171,
      \empty_83_fu_106_reg[7]\(5) => mul_16s_16s_32_1_1_U11_n_172,
      \empty_83_fu_106_reg[7]\(4) => mul_16s_16s_32_1_1_U11_n_173,
      \empty_83_fu_106_reg[7]\(3) => mul_16s_16s_32_1_1_U11_n_174,
      \empty_83_fu_106_reg[7]\(2) => mul_16s_16s_32_1_1_U11_n_175,
      \empty_83_fu_106_reg[7]\(1) => mul_16s_16s_32_1_1_U11_n_176,
      \empty_83_fu_106_reg[7]\(0) => mul_16s_16s_32_1_1_U11_n_177,
      \empty_84_fu_110_reg[15]\(7) => mul_16s_16s_32_1_1_U10_n_83,
      \empty_84_fu_110_reg[15]\(6) => mul_16s_16s_32_1_1_U10_n_84,
      \empty_84_fu_110_reg[15]\(5) => mul_16s_16s_32_1_1_U10_n_85,
      \empty_84_fu_110_reg[15]\(4) => mul_16s_16s_32_1_1_U10_n_86,
      \empty_84_fu_110_reg[15]\(3) => mul_16s_16s_32_1_1_U10_n_87,
      \empty_84_fu_110_reg[15]\(2) => mul_16s_16s_32_1_1_U10_n_88,
      \empty_84_fu_110_reg[15]\(1) => mul_16s_16s_32_1_1_U10_n_89,
      \empty_84_fu_110_reg[15]\(0) => mul_16s_16s_32_1_1_U10_n_90,
      \empty_84_fu_110_reg[23]\(7) => mul_16s_16s_32_1_1_U10_n_91,
      \empty_84_fu_110_reg[23]\(6) => mul_16s_16s_32_1_1_U10_n_92,
      \empty_84_fu_110_reg[23]\(5) => mul_16s_16s_32_1_1_U10_n_93,
      \empty_84_fu_110_reg[23]\(4) => mul_16s_16s_32_1_1_U10_n_94,
      \empty_84_fu_110_reg[23]\(3) => mul_16s_16s_32_1_1_U10_n_95,
      \empty_84_fu_110_reg[23]\(2) => mul_16s_16s_32_1_1_U10_n_96,
      \empty_84_fu_110_reg[23]\(1) => mul_16s_16s_32_1_1_U10_n_97,
      \empty_84_fu_110_reg[23]\(0) => mul_16s_16s_32_1_1_U10_n_98,
      \empty_84_fu_110_reg[31]\(6) => mul_16s_16s_32_1_1_U10_n_99,
      \empty_84_fu_110_reg[31]\(5) => mul_16s_16s_32_1_1_U10_n_100,
      \empty_84_fu_110_reg[31]\(4) => mul_16s_16s_32_1_1_U10_n_101,
      \empty_84_fu_110_reg[31]\(3) => mul_16s_16s_32_1_1_U10_n_102,
      \empty_84_fu_110_reg[31]\(2) => mul_16s_16s_32_1_1_U10_n_103,
      \empty_84_fu_110_reg[31]\(1) => mul_16s_16s_32_1_1_U10_n_104,
      \empty_84_fu_110_reg[31]\(0) => mul_16s_16s_32_1_1_U10_n_105,
      \empty_84_fu_110_reg[63]\(32 downto 0) => \empty_84_fu_110_reg[63]_0\(63 downto 31),
      \empty_84_fu_110_reg[7]\(7) => mul_16s_16s_32_1_1_U10_n_75,
      \empty_84_fu_110_reg[7]\(6) => mul_16s_16s_32_1_1_U10_n_76,
      \empty_84_fu_110_reg[7]\(5) => mul_16s_16s_32_1_1_U10_n_77,
      \empty_84_fu_110_reg[7]\(4) => mul_16s_16s_32_1_1_U10_n_78,
      \empty_84_fu_110_reg[7]\(3) => mul_16s_16s_32_1_1_U10_n_79,
      \empty_84_fu_110_reg[7]\(2) => mul_16s_16s_32_1_1_U10_n_80,
      \empty_84_fu_110_reg[7]\(1) => mul_16s_16s_32_1_1_U10_n_81,
      \empty_84_fu_110_reg[7]\(0) => mul_16s_16s_32_1_1_U10_n_82,
      empty_85_fu_114 => empty_85_fu_114,
      \empty_85_fu_114_reg[15]\(7) => mul_16s_16s_32_1_1_U11_n_147,
      \empty_85_fu_114_reg[15]\(6) => mul_16s_16s_32_1_1_U11_n_148,
      \empty_85_fu_114_reg[15]\(5) => mul_16s_16s_32_1_1_U11_n_149,
      \empty_85_fu_114_reg[15]\(4) => mul_16s_16s_32_1_1_U11_n_150,
      \empty_85_fu_114_reg[15]\(3) => mul_16s_16s_32_1_1_U11_n_151,
      \empty_85_fu_114_reg[15]\(2) => mul_16s_16s_32_1_1_U11_n_152,
      \empty_85_fu_114_reg[15]\(1) => mul_16s_16s_32_1_1_U11_n_153,
      \empty_85_fu_114_reg[15]\(0) => mul_16s_16s_32_1_1_U11_n_154,
      \empty_85_fu_114_reg[23]\(7) => mul_16s_16s_32_1_1_U11_n_155,
      \empty_85_fu_114_reg[23]\(6) => mul_16s_16s_32_1_1_U11_n_156,
      \empty_85_fu_114_reg[23]\(5) => mul_16s_16s_32_1_1_U11_n_157,
      \empty_85_fu_114_reg[23]\(4) => mul_16s_16s_32_1_1_U11_n_158,
      \empty_85_fu_114_reg[23]\(3) => mul_16s_16s_32_1_1_U11_n_159,
      \empty_85_fu_114_reg[23]\(2) => mul_16s_16s_32_1_1_U11_n_160,
      \empty_85_fu_114_reg[23]\(1) => mul_16s_16s_32_1_1_U11_n_161,
      \empty_85_fu_114_reg[23]\(0) => mul_16s_16s_32_1_1_U11_n_162,
      \empty_85_fu_114_reg[31]\(6) => mul_16s_16s_32_1_1_U11_n_163,
      \empty_85_fu_114_reg[31]\(5) => mul_16s_16s_32_1_1_U11_n_164,
      \empty_85_fu_114_reg[31]\(4) => mul_16s_16s_32_1_1_U11_n_165,
      \empty_85_fu_114_reg[31]\(3) => mul_16s_16s_32_1_1_U11_n_166,
      \empty_85_fu_114_reg[31]\(2) => mul_16s_16s_32_1_1_U11_n_167,
      \empty_85_fu_114_reg[31]\(1) => mul_16s_16s_32_1_1_U11_n_168,
      \empty_85_fu_114_reg[31]\(0) => mul_16s_16s_32_1_1_U11_n_169,
      \empty_85_fu_114_reg[63]\(32 downto 0) => \empty_85_fu_114_reg[63]_0\(63 downto 31),
      \empty_85_fu_114_reg[7]\(7) => mul_16s_16s_32_1_1_U11_n_139,
      \empty_85_fu_114_reg[7]\(6) => mul_16s_16s_32_1_1_U11_n_140,
      \empty_85_fu_114_reg[7]\(5) => mul_16s_16s_32_1_1_U11_n_141,
      \empty_85_fu_114_reg[7]\(4) => mul_16s_16s_32_1_1_U11_n_142,
      \empty_85_fu_114_reg[7]\(3) => mul_16s_16s_32_1_1_U11_n_143,
      \empty_85_fu_114_reg[7]\(2) => mul_16s_16s_32_1_1_U11_n_144,
      \empty_85_fu_114_reg[7]\(1) => mul_16s_16s_32_1_1_U11_n_145,
      \empty_85_fu_114_reg[7]\(0) => mul_16s_16s_32_1_1_U11_n_146,
      \empty_86_fu_118_reg[15]\(7) => mul_16s_16s_32_1_1_U10_n_52,
      \empty_86_fu_118_reg[15]\(6) => mul_16s_16s_32_1_1_U10_n_53,
      \empty_86_fu_118_reg[15]\(5) => mul_16s_16s_32_1_1_U10_n_54,
      \empty_86_fu_118_reg[15]\(4) => mul_16s_16s_32_1_1_U10_n_55,
      \empty_86_fu_118_reg[15]\(3) => mul_16s_16s_32_1_1_U10_n_56,
      \empty_86_fu_118_reg[15]\(2) => mul_16s_16s_32_1_1_U10_n_57,
      \empty_86_fu_118_reg[15]\(1) => mul_16s_16s_32_1_1_U10_n_58,
      \empty_86_fu_118_reg[15]\(0) => mul_16s_16s_32_1_1_U10_n_59,
      \empty_86_fu_118_reg[23]\(7) => mul_16s_16s_32_1_1_U10_n_60,
      \empty_86_fu_118_reg[23]\(6) => mul_16s_16s_32_1_1_U10_n_61,
      \empty_86_fu_118_reg[23]\(5) => mul_16s_16s_32_1_1_U10_n_62,
      \empty_86_fu_118_reg[23]\(4) => mul_16s_16s_32_1_1_U10_n_63,
      \empty_86_fu_118_reg[23]\(3) => mul_16s_16s_32_1_1_U10_n_64,
      \empty_86_fu_118_reg[23]\(2) => mul_16s_16s_32_1_1_U10_n_65,
      \empty_86_fu_118_reg[23]\(1) => mul_16s_16s_32_1_1_U10_n_66,
      \empty_86_fu_118_reg[23]\(0) => mul_16s_16s_32_1_1_U10_n_67,
      \empty_86_fu_118_reg[31]\(6) => mul_16s_16s_32_1_1_U10_n_68,
      \empty_86_fu_118_reg[31]\(5) => mul_16s_16s_32_1_1_U10_n_69,
      \empty_86_fu_118_reg[31]\(4) => mul_16s_16s_32_1_1_U10_n_70,
      \empty_86_fu_118_reg[31]\(3) => mul_16s_16s_32_1_1_U10_n_71,
      \empty_86_fu_118_reg[31]\(2) => mul_16s_16s_32_1_1_U10_n_72,
      \empty_86_fu_118_reg[31]\(1) => mul_16s_16s_32_1_1_U10_n_73,
      \empty_86_fu_118_reg[31]\(0) => mul_16s_16s_32_1_1_U10_n_74,
      \empty_86_fu_118_reg[63]\(32 downto 0) => \empty_86_fu_118_reg[63]_0\(63 downto 31),
      \empty_86_fu_118_reg[7]\(7) => mul_16s_16s_32_1_1_U10_n_44,
      \empty_86_fu_118_reg[7]\(6) => mul_16s_16s_32_1_1_U10_n_45,
      \empty_86_fu_118_reg[7]\(5) => mul_16s_16s_32_1_1_U10_n_46,
      \empty_86_fu_118_reg[7]\(4) => mul_16s_16s_32_1_1_U10_n_47,
      \empty_86_fu_118_reg[7]\(3) => mul_16s_16s_32_1_1_U10_n_48,
      \empty_86_fu_118_reg[7]\(2) => mul_16s_16s_32_1_1_U10_n_49,
      \empty_86_fu_118_reg[7]\(1) => mul_16s_16s_32_1_1_U10_n_50,
      \empty_86_fu_118_reg[7]\(0) => mul_16s_16s_32_1_1_U10_n_51,
      empty_87_fu_122 => empty_87_fu_122,
      \empty_87_fu_122_reg[15]\(7) => mul_16s_16s_32_1_1_U11_n_116,
      \empty_87_fu_122_reg[15]\(6) => mul_16s_16s_32_1_1_U11_n_117,
      \empty_87_fu_122_reg[15]\(5) => mul_16s_16s_32_1_1_U11_n_118,
      \empty_87_fu_122_reg[15]\(4) => mul_16s_16s_32_1_1_U11_n_119,
      \empty_87_fu_122_reg[15]\(3) => mul_16s_16s_32_1_1_U11_n_120,
      \empty_87_fu_122_reg[15]\(2) => mul_16s_16s_32_1_1_U11_n_121,
      \empty_87_fu_122_reg[15]\(1) => mul_16s_16s_32_1_1_U11_n_122,
      \empty_87_fu_122_reg[15]\(0) => mul_16s_16s_32_1_1_U11_n_123,
      \empty_87_fu_122_reg[23]\(7) => mul_16s_16s_32_1_1_U11_n_124,
      \empty_87_fu_122_reg[23]\(6) => mul_16s_16s_32_1_1_U11_n_125,
      \empty_87_fu_122_reg[23]\(5) => mul_16s_16s_32_1_1_U11_n_126,
      \empty_87_fu_122_reg[23]\(4) => mul_16s_16s_32_1_1_U11_n_127,
      \empty_87_fu_122_reg[23]\(3) => mul_16s_16s_32_1_1_U11_n_128,
      \empty_87_fu_122_reg[23]\(2) => mul_16s_16s_32_1_1_U11_n_129,
      \empty_87_fu_122_reg[23]\(1) => mul_16s_16s_32_1_1_U11_n_130,
      \empty_87_fu_122_reg[23]\(0) => mul_16s_16s_32_1_1_U11_n_131,
      \empty_87_fu_122_reg[31]\(6) => mul_16s_16s_32_1_1_U11_n_132,
      \empty_87_fu_122_reg[31]\(5) => mul_16s_16s_32_1_1_U11_n_133,
      \empty_87_fu_122_reg[31]\(4) => mul_16s_16s_32_1_1_U11_n_134,
      \empty_87_fu_122_reg[31]\(3) => mul_16s_16s_32_1_1_U11_n_135,
      \empty_87_fu_122_reg[31]\(2) => mul_16s_16s_32_1_1_U11_n_136,
      \empty_87_fu_122_reg[31]\(1) => mul_16s_16s_32_1_1_U11_n_137,
      \empty_87_fu_122_reg[31]\(0) => mul_16s_16s_32_1_1_U11_n_138,
      \empty_87_fu_122_reg[63]\(32 downto 0) => \empty_87_fu_122_reg[63]_0\(63 downto 31),
      \empty_87_fu_122_reg[7]\(7) => mul_16s_16s_32_1_1_U11_n_108,
      \empty_87_fu_122_reg[7]\(6) => mul_16s_16s_32_1_1_U11_n_109,
      \empty_87_fu_122_reg[7]\(5) => mul_16s_16s_32_1_1_U11_n_110,
      \empty_87_fu_122_reg[7]\(4) => mul_16s_16s_32_1_1_U11_n_111,
      \empty_87_fu_122_reg[7]\(3) => mul_16s_16s_32_1_1_U11_n_112,
      \empty_87_fu_122_reg[7]\(2) => mul_16s_16s_32_1_1_U11_n_113,
      \empty_87_fu_122_reg[7]\(1) => mul_16s_16s_32_1_1_U11_n_114,
      \empty_87_fu_122_reg[7]\(0) => mul_16s_16s_32_1_1_U11_n_115,
      empty_88_fu_126 => empty_88_fu_126,
      \empty_88_fu_126_reg[15]\(7) => mul_16s_16s_32_1_1_U11_n_60,
      \empty_88_fu_126_reg[15]\(6) => mul_16s_16s_32_1_1_U11_n_61,
      \empty_88_fu_126_reg[15]\(5) => mul_16s_16s_32_1_1_U11_n_62,
      \empty_88_fu_126_reg[15]\(4) => mul_16s_16s_32_1_1_U11_n_63,
      \empty_88_fu_126_reg[15]\(3) => mul_16s_16s_32_1_1_U11_n_64,
      \empty_88_fu_126_reg[15]\(2) => mul_16s_16s_32_1_1_U11_n_65,
      \empty_88_fu_126_reg[15]\(1) => mul_16s_16s_32_1_1_U11_n_66,
      \empty_88_fu_126_reg[15]\(0) => mul_16s_16s_32_1_1_U11_n_67,
      \empty_88_fu_126_reg[23]\(7) => mul_16s_16s_32_1_1_U11_n_68,
      \empty_88_fu_126_reg[23]\(6) => mul_16s_16s_32_1_1_U11_n_69,
      \empty_88_fu_126_reg[23]\(5) => mul_16s_16s_32_1_1_U11_n_70,
      \empty_88_fu_126_reg[23]\(4) => mul_16s_16s_32_1_1_U11_n_71,
      \empty_88_fu_126_reg[23]\(3) => mul_16s_16s_32_1_1_U11_n_72,
      \empty_88_fu_126_reg[23]\(2) => mul_16s_16s_32_1_1_U11_n_73,
      \empty_88_fu_126_reg[23]\(1) => mul_16s_16s_32_1_1_U11_n_74,
      \empty_88_fu_126_reg[23]\(0) => mul_16s_16s_32_1_1_U11_n_75,
      \empty_88_fu_126_reg[31]\(7) => mul_16s_16s_32_1_1_U11_n_76,
      \empty_88_fu_126_reg[31]\(6) => mul_16s_16s_32_1_1_U11_n_77,
      \empty_88_fu_126_reg[31]\(5) => mul_16s_16s_32_1_1_U11_n_78,
      \empty_88_fu_126_reg[31]\(4) => mul_16s_16s_32_1_1_U11_n_79,
      \empty_88_fu_126_reg[31]\(3) => mul_16s_16s_32_1_1_U11_n_80,
      \empty_88_fu_126_reg[31]\(2) => mul_16s_16s_32_1_1_U11_n_81,
      \empty_88_fu_126_reg[31]\(1) => mul_16s_16s_32_1_1_U11_n_82,
      \empty_88_fu_126_reg[31]\(0) => mul_16s_16s_32_1_1_U11_n_83,
      \empty_88_fu_126_reg[39]\(7) => mul_16s_16s_32_1_1_U11_n_84,
      \empty_88_fu_126_reg[39]\(6) => mul_16s_16s_32_1_1_U11_n_85,
      \empty_88_fu_126_reg[39]\(5) => mul_16s_16s_32_1_1_U11_n_86,
      \empty_88_fu_126_reg[39]\(4) => mul_16s_16s_32_1_1_U11_n_87,
      \empty_88_fu_126_reg[39]\(3) => mul_16s_16s_32_1_1_U11_n_88,
      \empty_88_fu_126_reg[39]\(2) => mul_16s_16s_32_1_1_U11_n_89,
      \empty_88_fu_126_reg[39]\(1) => mul_16s_16s_32_1_1_U11_n_90,
      \empty_88_fu_126_reg[39]\(0) => mul_16s_16s_32_1_1_U11_n_91,
      \empty_88_fu_126_reg[47]\(7) => mul_16s_16s_32_1_1_U11_n_92,
      \empty_88_fu_126_reg[47]\(6) => mul_16s_16s_32_1_1_U11_n_93,
      \empty_88_fu_126_reg[47]\(5) => mul_16s_16s_32_1_1_U11_n_94,
      \empty_88_fu_126_reg[47]\(4) => mul_16s_16s_32_1_1_U11_n_95,
      \empty_88_fu_126_reg[47]\(3) => mul_16s_16s_32_1_1_U11_n_96,
      \empty_88_fu_126_reg[47]\(2) => mul_16s_16s_32_1_1_U11_n_97,
      \empty_88_fu_126_reg[47]\(1) => mul_16s_16s_32_1_1_U11_n_98,
      \empty_88_fu_126_reg[47]\(0) => mul_16s_16s_32_1_1_U11_n_99,
      \empty_88_fu_126_reg[55]\(7) => mul_16s_16s_32_1_1_U11_n_100,
      \empty_88_fu_126_reg[55]\(6) => mul_16s_16s_32_1_1_U11_n_101,
      \empty_88_fu_126_reg[55]\(5) => mul_16s_16s_32_1_1_U11_n_102,
      \empty_88_fu_126_reg[55]\(4) => mul_16s_16s_32_1_1_U11_n_103,
      \empty_88_fu_126_reg[55]\(3) => mul_16s_16s_32_1_1_U11_n_104,
      \empty_88_fu_126_reg[55]\(2) => mul_16s_16s_32_1_1_U11_n_105,
      \empty_88_fu_126_reg[55]\(1) => mul_16s_16s_32_1_1_U11_n_106,
      \empty_88_fu_126_reg[55]\(0) => mul_16s_16s_32_1_1_U11_n_107,
      \empty_88_fu_126_reg[63]\(31) => mul_16s_16s_32_1_1_U11_n_12,
      \empty_88_fu_126_reg[63]\(30) => mul_16s_16s_32_1_1_U11_n_13,
      \empty_88_fu_126_reg[63]\(29) => mul_16s_16s_32_1_1_U11_n_14,
      \empty_88_fu_126_reg[63]\(28) => mul_16s_16s_32_1_1_U11_n_15,
      \empty_88_fu_126_reg[63]\(27) => mul_16s_16s_32_1_1_U11_n_16,
      \empty_88_fu_126_reg[63]\(26) => mul_16s_16s_32_1_1_U11_n_17,
      \empty_88_fu_126_reg[63]\(25) => mul_16s_16s_32_1_1_U11_n_18,
      \empty_88_fu_126_reg[63]\(24) => mul_16s_16s_32_1_1_U11_n_19,
      \empty_88_fu_126_reg[63]\(23) => mul_16s_16s_32_1_1_U11_n_20,
      \empty_88_fu_126_reg[63]\(22) => mul_16s_16s_32_1_1_U11_n_21,
      \empty_88_fu_126_reg[63]\(21) => mul_16s_16s_32_1_1_U11_n_22,
      \empty_88_fu_126_reg[63]\(20) => mul_16s_16s_32_1_1_U11_n_23,
      \empty_88_fu_126_reg[63]\(19) => mul_16s_16s_32_1_1_U11_n_24,
      \empty_88_fu_126_reg[63]\(18) => mul_16s_16s_32_1_1_U11_n_25,
      \empty_88_fu_126_reg[63]\(17) => mul_16s_16s_32_1_1_U11_n_26,
      \empty_88_fu_126_reg[63]\(16) => mul_16s_16s_32_1_1_U11_n_27,
      \empty_88_fu_126_reg[63]\(15) => mul_16s_16s_32_1_1_U11_n_28,
      \empty_88_fu_126_reg[63]\(14) => mul_16s_16s_32_1_1_U11_n_29,
      \empty_88_fu_126_reg[63]\(13) => mul_16s_16s_32_1_1_U11_n_30,
      \empty_88_fu_126_reg[63]\(12) => mul_16s_16s_32_1_1_U11_n_31,
      \empty_88_fu_126_reg[63]\(11) => mul_16s_16s_32_1_1_U11_n_32,
      \empty_88_fu_126_reg[63]\(10) => mul_16s_16s_32_1_1_U11_n_33,
      \empty_88_fu_126_reg[63]\(9) => mul_16s_16s_32_1_1_U11_n_34,
      \empty_88_fu_126_reg[63]\(8) => mul_16s_16s_32_1_1_U11_n_35,
      \empty_88_fu_126_reg[63]\(7) => mul_16s_16s_32_1_1_U11_n_36,
      \empty_88_fu_126_reg[63]\(6) => mul_16s_16s_32_1_1_U11_n_37,
      \empty_88_fu_126_reg[63]\(5) => mul_16s_16s_32_1_1_U11_n_38,
      \empty_88_fu_126_reg[63]\(4) => mul_16s_16s_32_1_1_U11_n_39,
      \empty_88_fu_126_reg[63]\(3) => mul_16s_16s_32_1_1_U11_n_40,
      \empty_88_fu_126_reg[63]\(2) => mul_16s_16s_32_1_1_U11_n_41,
      \empty_88_fu_126_reg[63]\(1) => mul_16s_16s_32_1_1_U11_n_42,
      \empty_88_fu_126_reg[63]\(0) => mul_16s_16s_32_1_1_U11_n_43,
      \empty_88_fu_126_reg[63]_0\(7) => mul_16s_16s_32_1_1_U11_n_44,
      \empty_88_fu_126_reg[63]_0\(6) => mul_16s_16s_32_1_1_U11_n_45,
      \empty_88_fu_126_reg[63]_0\(5) => mul_16s_16s_32_1_1_U11_n_46,
      \empty_88_fu_126_reg[63]_0\(4) => mul_16s_16s_32_1_1_U11_n_47,
      \empty_88_fu_126_reg[63]_0\(3) => mul_16s_16s_32_1_1_U11_n_48,
      \empty_88_fu_126_reg[63]_0\(2) => mul_16s_16s_32_1_1_U11_n_49,
      \empty_88_fu_126_reg[63]_0\(1) => mul_16s_16s_32_1_1_U11_n_50,
      \empty_88_fu_126_reg[63]_0\(0) => mul_16s_16s_32_1_1_U11_n_51,
      empty_fu_94 => empty_fu_94,
      \empty_fu_94_reg[15]\(7) => mul_16s_16s_32_1_1_U8_n_52,
      \empty_fu_94_reg[15]\(6) => mul_16s_16s_32_1_1_U8_n_53,
      \empty_fu_94_reg[15]\(5) => mul_16s_16s_32_1_1_U8_n_54,
      \empty_fu_94_reg[15]\(4) => mul_16s_16s_32_1_1_U8_n_55,
      \empty_fu_94_reg[15]\(3) => mul_16s_16s_32_1_1_U8_n_56,
      \empty_fu_94_reg[15]\(2) => mul_16s_16s_32_1_1_U8_n_57,
      \empty_fu_94_reg[15]\(1) => mul_16s_16s_32_1_1_U8_n_58,
      \empty_fu_94_reg[15]\(0) => mul_16s_16s_32_1_1_U8_n_59,
      \empty_fu_94_reg[23]\(7) => mul_16s_16s_32_1_1_U8_n_60,
      \empty_fu_94_reg[23]\(6) => mul_16s_16s_32_1_1_U8_n_61,
      \empty_fu_94_reg[23]\(5) => mul_16s_16s_32_1_1_U8_n_62,
      \empty_fu_94_reg[23]\(4) => mul_16s_16s_32_1_1_U8_n_63,
      \empty_fu_94_reg[23]\(3) => mul_16s_16s_32_1_1_U8_n_64,
      \empty_fu_94_reg[23]\(2) => mul_16s_16s_32_1_1_U8_n_65,
      \empty_fu_94_reg[23]\(1) => mul_16s_16s_32_1_1_U8_n_66,
      \empty_fu_94_reg[23]\(0) => mul_16s_16s_32_1_1_U8_n_67,
      \empty_fu_94_reg[31]\(7) => mul_16s_16s_32_1_1_U8_n_68,
      \empty_fu_94_reg[31]\(6) => mul_16s_16s_32_1_1_U8_n_69,
      \empty_fu_94_reg[31]\(5) => mul_16s_16s_32_1_1_U8_n_70,
      \empty_fu_94_reg[31]\(4) => mul_16s_16s_32_1_1_U8_n_71,
      \empty_fu_94_reg[31]\(3) => mul_16s_16s_32_1_1_U8_n_72,
      \empty_fu_94_reg[31]\(2) => mul_16s_16s_32_1_1_U8_n_73,
      \empty_fu_94_reg[31]\(1) => mul_16s_16s_32_1_1_U8_n_74,
      \empty_fu_94_reg[31]\(0) => mul_16s_16s_32_1_1_U8_n_75,
      \empty_fu_94_reg[39]\(7) => mul_16s_16s_32_1_1_U8_n_76,
      \empty_fu_94_reg[39]\(6) => mul_16s_16s_32_1_1_U8_n_77,
      \empty_fu_94_reg[39]\(5) => mul_16s_16s_32_1_1_U8_n_78,
      \empty_fu_94_reg[39]\(4) => mul_16s_16s_32_1_1_U8_n_79,
      \empty_fu_94_reg[39]\(3) => mul_16s_16s_32_1_1_U8_n_80,
      \empty_fu_94_reg[39]\(2) => mul_16s_16s_32_1_1_U8_n_81,
      \empty_fu_94_reg[39]\(1) => mul_16s_16s_32_1_1_U8_n_82,
      \empty_fu_94_reg[39]\(0) => mul_16s_16s_32_1_1_U8_n_83,
      \empty_fu_94_reg[47]\(7) => mul_16s_16s_32_1_1_U8_n_84,
      \empty_fu_94_reg[47]\(6) => mul_16s_16s_32_1_1_U8_n_85,
      \empty_fu_94_reg[47]\(5) => mul_16s_16s_32_1_1_U8_n_86,
      \empty_fu_94_reg[47]\(4) => mul_16s_16s_32_1_1_U8_n_87,
      \empty_fu_94_reg[47]\(3) => mul_16s_16s_32_1_1_U8_n_88,
      \empty_fu_94_reg[47]\(2) => mul_16s_16s_32_1_1_U8_n_89,
      \empty_fu_94_reg[47]\(1) => mul_16s_16s_32_1_1_U8_n_90,
      \empty_fu_94_reg[47]\(0) => mul_16s_16s_32_1_1_U8_n_91,
      \empty_fu_94_reg[55]\(7) => mul_16s_16s_32_1_1_U8_n_92,
      \empty_fu_94_reg[55]\(6) => mul_16s_16s_32_1_1_U8_n_93,
      \empty_fu_94_reg[55]\(5) => mul_16s_16s_32_1_1_U8_n_94,
      \empty_fu_94_reg[55]\(4) => mul_16s_16s_32_1_1_U8_n_95,
      \empty_fu_94_reg[55]\(3) => mul_16s_16s_32_1_1_U8_n_96,
      \empty_fu_94_reg[55]\(2) => mul_16s_16s_32_1_1_U8_n_97,
      \empty_fu_94_reg[55]\(1) => mul_16s_16s_32_1_1_U8_n_98,
      \empty_fu_94_reg[55]\(0) => mul_16s_16s_32_1_1_U8_n_99,
      \empty_fu_94_reg[63]\(0) => \empty_fu_94_reg[63]_1\(63),
      \empty_fu_94_reg[63]_0\(31 downto 0) => \tmp_product__0\(31 downto 0),
      \empty_fu_94_reg[63]_1\(6) => mul_16s_16s_32_1_1_U8_n_100,
      \empty_fu_94_reg[63]_1\(5) => mul_16s_16s_32_1_1_U8_n_101,
      \empty_fu_94_reg[63]_1\(4) => mul_16s_16s_32_1_1_U8_n_102,
      \empty_fu_94_reg[63]_1\(3) => mul_16s_16s_32_1_1_U8_n_103,
      \empty_fu_94_reg[63]_1\(2) => mul_16s_16s_32_1_1_U8_n_104,
      \empty_fu_94_reg[63]_1\(1) => mul_16s_16s_32_1_1_U8_n_105,
      \empty_fu_94_reg[63]_1\(0) => mul_16s_16s_32_1_1_U8_n_106,
      \empty_fu_94_reg[7]\(7) => mul_16s_16s_32_1_1_U8_n_44,
      \empty_fu_94_reg[7]\(6) => mul_16s_16s_32_1_1_U8_n_45,
      \empty_fu_94_reg[7]\(5) => mul_16s_16s_32_1_1_U8_n_46,
      \empty_fu_94_reg[7]\(4) => mul_16s_16s_32_1_1_U8_n_47,
      \empty_fu_94_reg[7]\(3) => mul_16s_16s_32_1_1_U8_n_48,
      \empty_fu_94_reg[7]\(2) => mul_16s_16s_32_1_1_U8_n_49,
      \empty_fu_94_reg[7]\(1) => mul_16s_16s_32_1_1_U8_n_50,
      \empty_fu_94_reg[7]\(0) => mul_16s_16s_32_1_1_U8_n_51,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_ready => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_ready,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_22,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_23,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_1 => flow_control_loop_pipe_sequential_init_U_n_24,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_10(7) => flow_control_loop_pipe_sequential_init_U_n_104,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_10(6) => flow_control_loop_pipe_sequential_init_U_n_105,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_10(5) => flow_control_loop_pipe_sequential_init_U_n_106,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_10(4) => flow_control_loop_pipe_sequential_init_U_n_107,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_10(3) => flow_control_loop_pipe_sequential_init_U_n_108,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_10(2) => flow_control_loop_pipe_sequential_init_U_n_109,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_10(1) => flow_control_loop_pipe_sequential_init_U_n_110,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_10(0) => flow_control_loop_pipe_sequential_init_U_n_111,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_11(7) => flow_control_loop_pipe_sequential_init_U_n_112,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_11(6) => flow_control_loop_pipe_sequential_init_U_n_113,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_11(5) => flow_control_loop_pipe_sequential_init_U_n_114,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_11(4) => flow_control_loop_pipe_sequential_init_U_n_115,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_11(3) => flow_control_loop_pipe_sequential_init_U_n_116,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_11(2) => flow_control_loop_pipe_sequential_init_U_n_117,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_11(1) => flow_control_loop_pipe_sequential_init_U_n_118,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_11(0) => flow_control_loop_pipe_sequential_init_U_n_119,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_2 => flow_control_loop_pipe_sequential_init_U_n_25,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_3 => flow_control_loop_pipe_sequential_init_U_n_26,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_4 => flow_control_loop_pipe_sequential_init_U_n_46,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_5(7) => flow_control_loop_pipe_sequential_init_U_n_64,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_5(6) => flow_control_loop_pipe_sequential_init_U_n_65,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_5(5) => flow_control_loop_pipe_sequential_init_U_n_66,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_5(4) => flow_control_loop_pipe_sequential_init_U_n_67,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_5(3) => flow_control_loop_pipe_sequential_init_U_n_68,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_5(2) => flow_control_loop_pipe_sequential_init_U_n_69,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_5(1) => flow_control_loop_pipe_sequential_init_U_n_70,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_5(0) => flow_control_loop_pipe_sequential_init_U_n_71,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_6(7) => flow_control_loop_pipe_sequential_init_U_n_72,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_6(6) => flow_control_loop_pipe_sequential_init_U_n_73,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_6(5) => flow_control_loop_pipe_sequential_init_U_n_74,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_6(4) => flow_control_loop_pipe_sequential_init_U_n_75,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_6(3) => flow_control_loop_pipe_sequential_init_U_n_76,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_6(2) => flow_control_loop_pipe_sequential_init_U_n_77,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_6(1) => flow_control_loop_pipe_sequential_init_U_n_78,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_6(0) => flow_control_loop_pipe_sequential_init_U_n_79,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_7(7) => flow_control_loop_pipe_sequential_init_U_n_80,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_7(6) => flow_control_loop_pipe_sequential_init_U_n_81,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_7(5) => flow_control_loop_pipe_sequential_init_U_n_82,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_7(4) => flow_control_loop_pipe_sequential_init_U_n_83,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_7(3) => flow_control_loop_pipe_sequential_init_U_n_84,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_7(2) => flow_control_loop_pipe_sequential_init_U_n_85,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_7(1) => flow_control_loop_pipe_sequential_init_U_n_86,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_7(0) => flow_control_loop_pipe_sequential_init_U_n_87,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_8(7) => flow_control_loop_pipe_sequential_init_U_n_88,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_8(6) => flow_control_loop_pipe_sequential_init_U_n_89,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_8(5) => flow_control_loop_pipe_sequential_init_U_n_90,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_8(4) => flow_control_loop_pipe_sequential_init_U_n_91,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_8(3) => flow_control_loop_pipe_sequential_init_U_n_92,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_8(2) => flow_control_loop_pipe_sequential_init_U_n_93,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_8(1) => flow_control_loop_pipe_sequential_init_U_n_94,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_8(0) => flow_control_loop_pipe_sequential_init_U_n_95,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_9(7) => flow_control_loop_pipe_sequential_init_U_n_96,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_9(6) => flow_control_loop_pipe_sequential_init_U_n_97,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_9(5) => flow_control_loop_pipe_sequential_init_U_n_98,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_9(4) => flow_control_loop_pipe_sequential_init_U_n_99,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_9(3) => flow_control_loop_pipe_sequential_init_U_n_100,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_9(2) => flow_control_loop_pipe_sequential_init_U_n_101,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_9(1) => flow_control_loop_pipe_sequential_init_U_n_102,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg_9(0) => flow_control_loop_pipe_sequential_init_U_n_103,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(5 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(5 downto 0),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(3 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(3 downto 0),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(32 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(63 downto 31),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(32 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(63 downto 31),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(32 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(63 downto 31),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(32 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(63 downto 31),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(32 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(63 downto 31),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(32 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(63 downto 31),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(63),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(63),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0(0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0(0),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1(0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1(0),
      i_11_fu_417_p2(6 downto 3) => i_11_fu_417_p2(7 downto 4),
      i_11_fu_417_p2(2 downto 0) => i_11_fu_417_p2(2 downto 0),
      i_fu_90 => i_fu_90,
      i_fu_90_reg(7 downto 0) => i_fu_90_reg(7 downto 0),
      i_fu_90_reg_0_sp_1 => \i_fu_90[7]_i_3_n_12\,
      i_fu_90_reg_1_sp_1 => flow_control_loop_pipe_sequential_init_U_n_27,
      i_fu_90_reg_3_sp_1 => flow_control_loop_pipe_sequential_init_U_n_28,
      i_fu_90_reg_5_sp_1 => \i_fu_90[5]_i_2_n_12\,
      i_fu_90_reg_6_sp_1 => \i_fu_90[7]_i_5_n_12\,
      \icmp_ln124_reg_875_reg[0]\ => \icmp_ln124_reg_875[0]_i_3_n_12\,
      \idx_fu_86_reg[3]\(1) => ap_sig_allocacmp_idx_load(3),
      \idx_fu_86_reg[3]\(0) => ap_sig_allocacmp_idx_load(0),
      idx_load_reg_864(7 downto 0) => idx_load_reg_864(7 downto 0),
      \idx_load_reg_864_reg[0]\ => \idx_load_reg_864_reg[0]_0\,
      \idx_load_reg_864_reg[4]\ => \idx_load_reg_864_reg[4]_0\,
      \idx_load_reg_864_reg[5]\ => \idx_load_reg_864_reg[5]_0\,
      \idx_load_reg_864_reg[7]\ => \idx_load_reg_864_reg[7]_0\,
      indata_address0(0) => indata_address0(0),
      \indata_address0[2]\ => \indata_address0[2]\,
      \indata_address0[2]_0\ => \indata_address0[2]_0\,
      \indata_address0[2]_1\ => \indata_address0[2]_1\,
      \indata_address0[2]_2\ => \indata_address0[2]_2\,
      \indata_address0[2]_INST_0_i_2_0\ => \indata_address0[2]_INST_0_i_10_n_12\,
      \indata_address0[2]_INST_0_i_2_1\ => \indata_address0[2]_INST_0_i_12_n_12\,
      \indata_address0[2]_INST_0_i_2_2\ => \indata_address0[2]_INST_0_i_14_n_12\,
      \indata_address0[3]_INST_0_i_1\ => \indata_address0[7]_INST_0_i_6_n_12\,
      \indata_address0[3]_INST_0_i_1_0\ => \indata_address0[7]_INST_0_i_9_n_12\,
      \indata_address0[5]_INST_0_i_1\ => \indata_address0[5]_INST_0_i_5_n_12\,
      \indata_address0[6]_INST_0_i_3_0\ => \indata_address0[6]_INST_0_i_5_n_12\,
      \indata_address0[7]_INST_0_i_1\ => \indata_address0[7]_INST_0_i_8_n_12\,
      \indata_address0[7]_INST_0_i_5_0\ => \indata_address0[7]_INST_0_i_12_n_12\,
      \indata_address1[0]\ => \indata_address1[6]_INST_0_i_7_n_12\,
      \indata_address1[4]\ => \indata_address1[4]_INST_0_i_3_n_12\,
      \indata_address1[4]_0\ => \indata_address1[7]_INST_0_i_4_n_12\,
      \indata_address1[5]\ => \indata_address1[5]\,
      \indata_address1[6]\ => \indata_address1[6]_INST_0_i_5_n_12\,
      \indata_address1[6]_0\ => \indata_address1[6]_INST_0_i_6_n_12\,
      \indata_address1[7]\ => \indata_address1[7]\,
      \indata_address1[7]_0\ => \indata_address1[7]_0\
    );
grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF707070F0"
    )
        port map (
      I0 => \icmp_ln124_reg_875_reg_n_12_[0]\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => Q(0),
      O => \icmp_ln124_reg_875_reg[0]_0\
    );
\i_fu_90[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => i_fu_90_reg(3),
      I1 => i_fu_90_reg(1),
      I2 => i_fu_90_reg(0),
      I3 => i_fu_90_reg(2),
      I4 => i_fu_90_reg(4),
      O => \i_fu_90[5]_i_2_n_12\
    );
\i_fu_90[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => i_fu_90_reg(2),
      I1 => i_fu_90_reg(3),
      I2 => i_fu_90_reg(0),
      I3 => i_fu_90_reg(1),
      I4 => \icmp_ln124_reg_875[0]_i_3_n_12\,
      O => \i_fu_90[7]_i_3_n_12\
    );
\i_fu_90[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => i_fu_90_reg(4),
      I1 => i_fu_90_reg(2),
      I2 => i_fu_90_reg(0),
      I3 => i_fu_90_reg(1),
      I4 => i_fu_90_reg(3),
      I5 => i_fu_90_reg(5),
      O => \i_fu_90[7]_i_5_n_12\
    );
\i_fu_90_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_90,
      D => i_11_fu_417_p2(0),
      Q => i_fu_90_reg(0),
      R => '0'
    );
\i_fu_90_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_90,
      D => i_11_fu_417_p2(1),
      Q => i_fu_90_reg(1),
      R => '0'
    );
\i_fu_90_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_90,
      D => i_11_fu_417_p2(2),
      Q => i_fu_90_reg(2),
      R => '0'
    );
\i_fu_90_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => i_fu_90_reg(3),
      R => '0'
    );
\i_fu_90_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_90,
      D => i_11_fu_417_p2(4),
      Q => i_fu_90_reg(4),
      R => '0'
    );
\i_fu_90_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_90,
      D => i_11_fu_417_p2(5),
      Q => i_fu_90_reg(5),
      R => '0'
    );
\i_fu_90_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_90,
      D => i_11_fu_417_p2(6),
      Q => i_fu_90_reg(6),
      R => '0'
    );
\i_fu_90_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_90,
      D => i_11_fu_417_p2(7),
      Q => i_fu_90_reg(7),
      R => '0'
    );
\icmp_ln124_reg_875[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => i_fu_90_reg(5),
      I1 => i_fu_90_reg(4),
      I2 => i_fu_90_reg(7),
      I3 => i_fu_90_reg(6),
      O => \icmp_ln124_reg_875[0]_i_3_n_12\
    );
\icmp_ln124_reg_875_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \icmp_ln124_reg_875_reg_n_12_[0]\,
      R => '0'
    );
\idx_fu_86[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx_load_reg_864(0),
      O => data1(0)
    );
\idx_fu_86[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx_load_reg_864(0),
      I1 => idx_load_reg_864(1),
      O => data1(1)
    );
\idx_fu_86[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => idx_load_reg_864(1),
      I1 => idx_load_reg_864(0),
      I2 => idx_load_reg_864(2),
      O => data1(2)
    );
\idx_fu_86[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => idx_load_reg_864(2),
      I1 => idx_load_reg_864(0),
      I2 => idx_load_reg_864(1),
      I3 => idx_load_reg_864(3),
      O => data1(3)
    );
\idx_fu_86[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => idx_load_reg_864(3),
      I1 => idx_load_reg_864(1),
      I2 => idx_load_reg_864(0),
      I3 => idx_load_reg_864(2),
      I4 => idx_load_reg_864(4),
      O => data1(4)
    );
\idx_fu_86[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => idx_load_reg_864(3),
      I1 => idx_load_reg_864(4),
      I2 => idx_load_reg_864(1),
      I3 => idx_load_reg_864(0),
      I4 => idx_load_reg_864(2),
      I5 => idx_load_reg_864(5),
      O => data1(5)
    );
\idx_fu_86[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => idx_load_reg_864(4),
      I1 => idx_load_reg_864(3),
      I2 => idx_load_reg_864(5),
      I3 => \idx_fu_86[7]_i_4_n_12\,
      I4 => idx_load_reg_864(6),
      O => data1(6)
    );
\idx_fu_86[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
        port map (
      I0 => \icmp_ln124_reg_875_reg_n_12_[0]\,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage3,
      O => empty_84_fu_1100
    );
\idx_fu_86[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \idx_fu_86[7]_i_4_n_12\,
      I1 => idx_load_reg_864(5),
      I2 => idx_load_reg_864(3),
      I3 => idx_load_reg_864(4),
      I4 => idx_load_reg_864(6),
      I5 => idx_load_reg_864(7),
      O => data1(7)
    );
\idx_fu_86[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => idx_load_reg_864(1),
      I1 => idx_load_reg_864(0),
      I2 => idx_load_reg_864(2),
      O => \idx_fu_86[7]_i_4_n_12\
    );
\idx_fu_86_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_84_fu_1100,
      D => data1(0),
      Q => idx_fu_86(0),
      R => empty_81_fu_981
    );
\idx_fu_86_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_84_fu_1100,
      D => data1(1),
      Q => idx_fu_86(1),
      R => empty_81_fu_981
    );
\idx_fu_86_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_84_fu_1100,
      D => data1(2),
      Q => idx_fu_86(2),
      R => empty_81_fu_981
    );
\idx_fu_86_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_84_fu_1100,
      D => data1(3),
      Q => idx_fu_86(3),
      R => empty_81_fu_981
    );
\idx_fu_86_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_84_fu_1100,
      D => data1(4),
      Q => idx_fu_86(4),
      R => empty_81_fu_981
    );
\idx_fu_86_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_84_fu_1100,
      D => data1(5),
      Q => idx_fu_86(5),
      R => empty_81_fu_981
    );
\idx_fu_86_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_84_fu_1100,
      D => data1(6),
      Q => idx_fu_86(6),
      R => empty_81_fu_981
    );
\idx_fu_86_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_84_fu_1100,
      D => data1(7),
      Q => idx_fu_86(7),
      R => empty_81_fu_981
    );
\idx_load_reg_864_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_idx_load(0),
      Q => idx_load_reg_864(0),
      R => '0'
    );
\idx_load_reg_864_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => idx_fu_86(1),
      Q => idx_load_reg_864(1),
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\idx_load_reg_864_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => idx_fu_86(2),
      Q => idx_load_reg_864(2),
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\idx_load_reg_864_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => ap_sig_allocacmp_idx_load(3),
      Q => idx_load_reg_864(3),
      R => '0'
    );
\idx_load_reg_864_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => idx_fu_86(4),
      Q => idx_load_reg_864(4),
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\idx_load_reg_864_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => idx_fu_86(5),
      Q => idx_load_reg_864(5),
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\idx_load_reg_864_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => idx_fu_86(6),
      Q => idx_load_reg_864(6),
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\idx_load_reg_864_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => idx_fu_86(7),
      Q => idx_load_reg_864(7),
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\indata_address0[2]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008083"
    )
        port map (
      I0 => idx_load_reg_864(1),
      I1 => idx_load_reg_864(0),
      I2 => idx_load_reg_864(2),
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_CS_fsm_pp0_stage2,
      O => \indata_address0[2]_INST_0_i_10_n_12\
    );
\indata_address0[2]_INST_0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => idx_load_reg_864(1),
      I1 => idx_load_reg_864(0),
      I2 => ap_CS_fsm_pp0_stage4,
      O => \indata_address0[2]_INST_0_i_12_n_12\
    );
\indata_address0[2]_INST_0_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx_load_reg_864(2),
      I1 => ap_CS_fsm_pp0_stage3,
      O => \indata_address0[2]_INST_0_i_14_n_12\
    );
\indata_address0[5]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => idx_load_reg_864(3),
      I1 => idx_load_reg_864(4),
      O => \indata_address0[5]_INST_0_i_5_n_12\
    );
\indata_address0[6]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => idx_fu_86(1),
      I1 => idx_fu_86(0),
      I2 => idx_fu_86(2),
      O => \indata_address0[6]_INST_0_i_5_n_12\
    );
\indata_address0[7]_INST_0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => idx_load_reg_864(2),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_CS_fsm_pp0_stage3,
      O => \indata_address0[7]_INST_0_i_10_n_12\
    );
\indata_address0[7]_INST_0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => idx_load_reg_864(2),
      O => \indata_address0[7]_INST_0_i_11_n_12\
    );
\indata_address0[7]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => idx_fu_86(5),
      I1 => idx_fu_86(3),
      I2 => idx_fu_86(4),
      I3 => idx_fu_86(6),
      O => \indata_address0[7]_INST_0_i_12_n_12\
    );
\indata_address0[7]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8888800"
    )
        port map (
      I0 => \indata_address0[7]_INST_0_i_15_n_12\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \indata_address0[7]_INST_0_i_16_n_12\,
      I3 => idx_load_reg_864(1),
      I4 => idx_load_reg_864(0),
      I5 => ap_CS_fsm_pp0_stage4,
      O => \indata_address0[7]_INST_0_i_14_n_12\
    );
\indata_address0[7]_INST_0_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => idx_load_reg_864(2),
      I1 => ap_CS_fsm_pp0_stage3,
      O => \indata_address0[7]_INST_0_i_15_n_12\
    );
\indata_address0[7]_INST_0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => idx_load_reg_864(2),
      O => \indata_address0[7]_INST_0_i_16_n_12\
    );
\indata_address0[7]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAEEEEFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => \indata_address0[7]_INST_0_i_10_n_12\,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => idx_load_reg_864(1),
      I4 => idx_load_reg_864(0),
      I5 => \indata_address0[7]_INST_0_i_11_n_12\,
      O => \indata_address0[7]_INST_0_i_6_n_12\
    );
\indata_address0[7]_INST_0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => idx_load_reg_864(5),
      I1 => idx_load_reg_864(3),
      I2 => idx_load_reg_864(4),
      I3 => idx_load_reg_864(6),
      O => \indata_address0[7]_INST_0_i_8_n_12\
    );
\indata_address0[7]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000200"
    )
        port map (
      I0 => idx_load_reg_864(2),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_CS_fsm_pp0_stage4,
      I5 => \indata_address0[7]_INST_0_i_14_n_12\,
      O => \indata_address0[7]_INST_0_i_9_n_12\
    );
\indata_address1[4]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => idx_load_reg_864(3),
      I1 => idx_load_reg_864(4),
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_CS_fsm_pp0_stage3,
      O => \indata_address1[4]_INST_0_i_3_n_12\
    );
\indata_address1[6]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFC0020"
    )
        port map (
      I0 => idx_load_reg_864(1),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => idx_load_reg_864(2),
      O => \indata_address1[6]_INST_0_i_5_n_12\
    );
\indata_address1[6]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => idx_load_reg_864(4),
      I1 => idx_load_reg_864(3),
      I2 => idx_load_reg_864(5),
      O => \indata_address1[6]_INST_0_i_6_n_12\
    );
\indata_address1[6]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage1,
      O => \indata_address1[6]_INST_0_i_7_n_12\
    );
\indata_address1[7]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F5F0F04"
    )
        port map (
      I0 => idx_load_reg_864(1),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => idx_load_reg_864(2),
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_CS_fsm_pp0_stage3,
      O => \indata_address1[7]_INST_0_i_4_n_12\
    );
indata_ce0_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFBFBFAAAAAAAA"
    )
        port map (
      I0 => indata_ce0_INST_0_i_2,
      I1 => indata_ce0_INST_0_i_4_n_12,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => Q(1),
      O => ap_enable_reg_pp0_iter0_reg_reg_0
    );
indata_ce0_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_CS_fsm_pp0_stage4,
      O => indata_ce0_INST_0_i_4_n_12
    );
indata_ce1_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCAAA"
    )
        port map (
      I0 => indata_ce1_INST_0_i_1_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      I2 => Q(8),
      I3 => icmp_ln62_reg_1377,
      I4 => indata_ce1_0,
      O => indata_ce1
    );
indata_ce1_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF800F800F800"
    )
        port map (
      I0 => \indata_address1[6]_INST_0_i_7_n_12\,
      I1 => indata_ce1_INST_0_i_2_n_12,
      I2 => indata_ce1_INST_0_i_3_n_12,
      I3 => Q(1),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      I5 => indata_ce1_1,
      O => indata_ce1_INST_0_i_1_n_12
    );
indata_ce1_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      O => indata_ce1_INST_0_i_2_n_12
    );
indata_ce1_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      O => indata_ce1_INST_0_i_3_n_12
    );
mul_16s_16s_32_1_1_U10: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_30
     port map (
      P(31) => mul_16s_16s_32_1_1_U10_n_12,
      P(30) => mul_16s_16s_32_1_1_U10_n_13,
      P(29) => mul_16s_16s_32_1_1_U10_n_14,
      P(28) => mul_16s_16s_32_1_1_U10_n_15,
      P(27) => mul_16s_16s_32_1_1_U10_n_16,
      P(26) => mul_16s_16s_32_1_1_U10_n_17,
      P(25) => mul_16s_16s_32_1_1_U10_n_18,
      P(24) => mul_16s_16s_32_1_1_U10_n_19,
      P(23) => mul_16s_16s_32_1_1_U10_n_20,
      P(22) => mul_16s_16s_32_1_1_U10_n_21,
      P(21) => mul_16s_16s_32_1_1_U10_n_22,
      P(20) => mul_16s_16s_32_1_1_U10_n_23,
      P(19) => mul_16s_16s_32_1_1_U10_n_24,
      P(18) => mul_16s_16s_32_1_1_U10_n_25,
      P(17) => mul_16s_16s_32_1_1_U10_n_26,
      P(16) => mul_16s_16s_32_1_1_U10_n_27,
      P(15) => mul_16s_16s_32_1_1_U10_n_28,
      P(14) => mul_16s_16s_32_1_1_U10_n_29,
      P(13) => mul_16s_16s_32_1_1_U10_n_30,
      P(12) => mul_16s_16s_32_1_1_U10_n_31,
      P(11) => mul_16s_16s_32_1_1_U10_n_32,
      P(10) => mul_16s_16s_32_1_1_U10_n_33,
      P(9) => mul_16s_16s_32_1_1_U10_n_34,
      P(8) => mul_16s_16s_32_1_1_U10_n_35,
      P(7) => mul_16s_16s_32_1_1_U10_n_36,
      P(6) => mul_16s_16s_32_1_1_U10_n_37,
      P(5) => mul_16s_16s_32_1_1_U10_n_38,
      P(4) => mul_16s_16s_32_1_1_U10_n_39,
      P(3) => mul_16s_16s_32_1_1_U10_n_40,
      P(2) => mul_16s_16s_32_1_1_U10_n_41,
      P(1) => mul_16s_16s_32_1_1_U10_n_42,
      P(0) => mul_16s_16s_32_1_1_U10_n_43,
      Q(0) => ap_CS_fsm_pp0_stage1,
      \add_ln117_reg_1719_reg[15]\(7) => mul_16s_16s_32_1_1_U10_n_114,
      \add_ln117_reg_1719_reg[15]\(6) => mul_16s_16s_32_1_1_U10_n_115,
      \add_ln117_reg_1719_reg[15]\(5) => mul_16s_16s_32_1_1_U10_n_116,
      \add_ln117_reg_1719_reg[15]\(4) => mul_16s_16s_32_1_1_U10_n_117,
      \add_ln117_reg_1719_reg[15]\(3) => mul_16s_16s_32_1_1_U10_n_118,
      \add_ln117_reg_1719_reg[15]\(2) => mul_16s_16s_32_1_1_U10_n_119,
      \add_ln117_reg_1719_reg[15]\(1) => mul_16s_16s_32_1_1_U10_n_120,
      \add_ln117_reg_1719_reg[15]\(0) => mul_16s_16s_32_1_1_U10_n_121,
      \add_ln117_reg_1719_reg[23]\(7) => mul_16s_16s_32_1_1_U10_n_122,
      \add_ln117_reg_1719_reg[23]\(6) => mul_16s_16s_32_1_1_U10_n_123,
      \add_ln117_reg_1719_reg[23]\(5) => mul_16s_16s_32_1_1_U10_n_124,
      \add_ln117_reg_1719_reg[23]\(4) => mul_16s_16s_32_1_1_U10_n_125,
      \add_ln117_reg_1719_reg[23]\(3) => mul_16s_16s_32_1_1_U10_n_126,
      \add_ln117_reg_1719_reg[23]\(2) => mul_16s_16s_32_1_1_U10_n_127,
      \add_ln117_reg_1719_reg[23]\(1) => mul_16s_16s_32_1_1_U10_n_128,
      \add_ln117_reg_1719_reg[23]\(0) => mul_16s_16s_32_1_1_U10_n_129,
      \add_ln117_reg_1719_reg[30]\(6) => mul_16s_16s_32_1_1_U10_n_130,
      \add_ln117_reg_1719_reg[30]\(5) => mul_16s_16s_32_1_1_U10_n_131,
      \add_ln117_reg_1719_reg[30]\(4) => mul_16s_16s_32_1_1_U10_n_132,
      \add_ln117_reg_1719_reg[30]\(3) => mul_16s_16s_32_1_1_U10_n_133,
      \add_ln117_reg_1719_reg[30]\(2) => mul_16s_16s_32_1_1_U10_n_134,
      \add_ln117_reg_1719_reg[30]\(1) => mul_16s_16s_32_1_1_U10_n_135,
      \add_ln117_reg_1719_reg[30]\(0) => mul_16s_16s_32_1_1_U10_n_136,
      \add_ln117_reg_1719_reg[7]\(7) => mul_16s_16s_32_1_1_U10_n_106,
      \add_ln117_reg_1719_reg[7]\(6) => mul_16s_16s_32_1_1_U10_n_107,
      \add_ln117_reg_1719_reg[7]\(5) => mul_16s_16s_32_1_1_U10_n_108,
      \add_ln117_reg_1719_reg[7]\(4) => mul_16s_16s_32_1_1_U10_n_109,
      \add_ln117_reg_1719_reg[7]\(3) => mul_16s_16s_32_1_1_U10_n_110,
      \add_ln117_reg_1719_reg[7]\(2) => mul_16s_16s_32_1_1_U10_n_111,
      \add_ln117_reg_1719_reg[7]\(1) => mul_16s_16s_32_1_1_U10_n_112,
      \add_ln117_reg_1719_reg[7]\(0) => mul_16s_16s_32_1_1_U10_n_113,
      \add_ln119_reg_1729_reg[15]\(7) => mul_16s_16s_32_1_1_U10_n_83,
      \add_ln119_reg_1729_reg[15]\(6) => mul_16s_16s_32_1_1_U10_n_84,
      \add_ln119_reg_1729_reg[15]\(5) => mul_16s_16s_32_1_1_U10_n_85,
      \add_ln119_reg_1729_reg[15]\(4) => mul_16s_16s_32_1_1_U10_n_86,
      \add_ln119_reg_1729_reg[15]\(3) => mul_16s_16s_32_1_1_U10_n_87,
      \add_ln119_reg_1729_reg[15]\(2) => mul_16s_16s_32_1_1_U10_n_88,
      \add_ln119_reg_1729_reg[15]\(1) => mul_16s_16s_32_1_1_U10_n_89,
      \add_ln119_reg_1729_reg[15]\(0) => mul_16s_16s_32_1_1_U10_n_90,
      \add_ln119_reg_1729_reg[23]\(7) => mul_16s_16s_32_1_1_U10_n_91,
      \add_ln119_reg_1729_reg[23]\(6) => mul_16s_16s_32_1_1_U10_n_92,
      \add_ln119_reg_1729_reg[23]\(5) => mul_16s_16s_32_1_1_U10_n_93,
      \add_ln119_reg_1729_reg[23]\(4) => mul_16s_16s_32_1_1_U10_n_94,
      \add_ln119_reg_1729_reg[23]\(3) => mul_16s_16s_32_1_1_U10_n_95,
      \add_ln119_reg_1729_reg[23]\(2) => mul_16s_16s_32_1_1_U10_n_96,
      \add_ln119_reg_1729_reg[23]\(1) => mul_16s_16s_32_1_1_U10_n_97,
      \add_ln119_reg_1729_reg[23]\(0) => mul_16s_16s_32_1_1_U10_n_98,
      \add_ln119_reg_1729_reg[30]\(6) => mul_16s_16s_32_1_1_U10_n_99,
      \add_ln119_reg_1729_reg[30]\(5) => mul_16s_16s_32_1_1_U10_n_100,
      \add_ln119_reg_1729_reg[30]\(4) => mul_16s_16s_32_1_1_U10_n_101,
      \add_ln119_reg_1729_reg[30]\(3) => mul_16s_16s_32_1_1_U10_n_102,
      \add_ln119_reg_1729_reg[30]\(2) => mul_16s_16s_32_1_1_U10_n_103,
      \add_ln119_reg_1729_reg[30]\(1) => mul_16s_16s_32_1_1_U10_n_104,
      \add_ln119_reg_1729_reg[30]\(0) => mul_16s_16s_32_1_1_U10_n_105,
      \add_ln119_reg_1729_reg[7]\(7) => mul_16s_16s_32_1_1_U10_n_75,
      \add_ln119_reg_1729_reg[7]\(6) => mul_16s_16s_32_1_1_U10_n_76,
      \add_ln119_reg_1729_reg[7]\(5) => mul_16s_16s_32_1_1_U10_n_77,
      \add_ln119_reg_1729_reg[7]\(4) => mul_16s_16s_32_1_1_U10_n_78,
      \add_ln119_reg_1729_reg[7]\(3) => mul_16s_16s_32_1_1_U10_n_79,
      \add_ln119_reg_1729_reg[7]\(2) => mul_16s_16s_32_1_1_U10_n_80,
      \add_ln119_reg_1729_reg[7]\(1) => mul_16s_16s_32_1_1_U10_n_81,
      \add_ln119_reg_1729_reg[7]\(0) => mul_16s_16s_32_1_1_U10_n_82,
      \add_ln121_reg_1734_reg[15]\(7) => mul_16s_16s_32_1_1_U10_n_52,
      \add_ln121_reg_1734_reg[15]\(6) => mul_16s_16s_32_1_1_U10_n_53,
      \add_ln121_reg_1734_reg[15]\(5) => mul_16s_16s_32_1_1_U10_n_54,
      \add_ln121_reg_1734_reg[15]\(4) => mul_16s_16s_32_1_1_U10_n_55,
      \add_ln121_reg_1734_reg[15]\(3) => mul_16s_16s_32_1_1_U10_n_56,
      \add_ln121_reg_1734_reg[15]\(2) => mul_16s_16s_32_1_1_U10_n_57,
      \add_ln121_reg_1734_reg[15]\(1) => mul_16s_16s_32_1_1_U10_n_58,
      \add_ln121_reg_1734_reg[15]\(0) => mul_16s_16s_32_1_1_U10_n_59,
      \add_ln121_reg_1734_reg[23]\(7) => mul_16s_16s_32_1_1_U10_n_60,
      \add_ln121_reg_1734_reg[23]\(6) => mul_16s_16s_32_1_1_U10_n_61,
      \add_ln121_reg_1734_reg[23]\(5) => mul_16s_16s_32_1_1_U10_n_62,
      \add_ln121_reg_1734_reg[23]\(4) => mul_16s_16s_32_1_1_U10_n_63,
      \add_ln121_reg_1734_reg[23]\(3) => mul_16s_16s_32_1_1_U10_n_64,
      \add_ln121_reg_1734_reg[23]\(2) => mul_16s_16s_32_1_1_U10_n_65,
      \add_ln121_reg_1734_reg[23]\(1) => mul_16s_16s_32_1_1_U10_n_66,
      \add_ln121_reg_1734_reg[23]\(0) => mul_16s_16s_32_1_1_U10_n_67,
      \add_ln121_reg_1734_reg[30]\(6) => mul_16s_16s_32_1_1_U10_n_68,
      \add_ln121_reg_1734_reg[30]\(5) => mul_16s_16s_32_1_1_U10_n_69,
      \add_ln121_reg_1734_reg[30]\(4) => mul_16s_16s_32_1_1_U10_n_70,
      \add_ln121_reg_1734_reg[30]\(3) => mul_16s_16s_32_1_1_U10_n_71,
      \add_ln121_reg_1734_reg[30]\(2) => mul_16s_16s_32_1_1_U10_n_72,
      \add_ln121_reg_1734_reg[30]\(1) => mul_16s_16s_32_1_1_U10_n_73,
      \add_ln121_reg_1734_reg[30]\(0) => mul_16s_16s_32_1_1_U10_n_74,
      \add_ln121_reg_1734_reg[7]\(7) => mul_16s_16s_32_1_1_U10_n_44,
      \add_ln121_reg_1734_reg[7]\(6) => mul_16s_16s_32_1_1_U10_n_45,
      \add_ln121_reg_1734_reg[7]\(5) => mul_16s_16s_32_1_1_U10_n_46,
      \add_ln121_reg_1734_reg[7]\(4) => mul_16s_16s_32_1_1_U10_n_47,
      \add_ln121_reg_1734_reg[7]\(3) => mul_16s_16s_32_1_1_U10_n_48,
      \add_ln121_reg_1734_reg[7]\(2) => mul_16s_16s_32_1_1_U10_n_49,
      \add_ln121_reg_1734_reg[7]\(1) => mul_16s_16s_32_1_1_U10_n_50,
      \add_ln121_reg_1734_reg[7]\(0) => mul_16s_16s_32_1_1_U10_n_51,
      ap_clk => ap_clk,
      \empty_82_fu_102_reg[15]\ => flow_control_loop_pipe_sequential_init_U_n_22,
      \empty_82_fu_102_reg[31]\(30 downto 0) => \empty_82_fu_102_reg[63]_0\(30 downto 0),
      \empty_84_fu_110_reg[23]\ => flow_control_loop_pipe_sequential_init_U_n_23,
      \empty_84_fu_110_reg[31]\(30 downto 0) => \empty_84_fu_110_reg[63]_0\(30 downto 0),
      \empty_86_fu_118_reg[31]\(30 downto 0) => \empty_86_fu_118_reg[63]_0\(30 downto 0),
      \empty_86_fu_118_reg[31]_0\ => flow_control_loop_pipe_sequential_init_U_n_24,
      \empty_86_fu_118_reg[7]\ => flow_control_loop_pipe_sequential_init_U_n_26,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(30 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(30 downto 0),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(30 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(30 downto 0),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(30 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(30 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
mul_16s_16s_32_1_1_U11: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_31
     port map (
      P(31) => mul_16s_16s_32_1_1_U11_n_12,
      P(30) => mul_16s_16s_32_1_1_U11_n_13,
      P(29) => mul_16s_16s_32_1_1_U11_n_14,
      P(28) => mul_16s_16s_32_1_1_U11_n_15,
      P(27) => mul_16s_16s_32_1_1_U11_n_16,
      P(26) => mul_16s_16s_32_1_1_U11_n_17,
      P(25) => mul_16s_16s_32_1_1_U11_n_18,
      P(24) => mul_16s_16s_32_1_1_U11_n_19,
      P(23) => mul_16s_16s_32_1_1_U11_n_20,
      P(22) => mul_16s_16s_32_1_1_U11_n_21,
      P(21) => mul_16s_16s_32_1_1_U11_n_22,
      P(20) => mul_16s_16s_32_1_1_U11_n_23,
      P(19) => mul_16s_16s_32_1_1_U11_n_24,
      P(18) => mul_16s_16s_32_1_1_U11_n_25,
      P(17) => mul_16s_16s_32_1_1_U11_n_26,
      P(16) => mul_16s_16s_32_1_1_U11_n_27,
      P(15) => mul_16s_16s_32_1_1_U11_n_28,
      P(14) => mul_16s_16s_32_1_1_U11_n_29,
      P(13) => mul_16s_16s_32_1_1_U11_n_30,
      P(12) => mul_16s_16s_32_1_1_U11_n_31,
      P(11) => mul_16s_16s_32_1_1_U11_n_32,
      P(10) => mul_16s_16s_32_1_1_U11_n_33,
      P(9) => mul_16s_16s_32_1_1_U11_n_34,
      P(8) => mul_16s_16s_32_1_1_U11_n_35,
      P(7) => mul_16s_16s_32_1_1_U11_n_36,
      P(6) => mul_16s_16s_32_1_1_U11_n_37,
      P(5) => mul_16s_16s_32_1_1_U11_n_38,
      P(4) => mul_16s_16s_32_1_1_U11_n_39,
      P(3) => mul_16s_16s_32_1_1_U11_n_40,
      P(2) => mul_16s_16s_32_1_1_U11_n_41,
      P(1) => mul_16s_16s_32_1_1_U11_n_42,
      P(0) => mul_16s_16s_32_1_1_U11_n_43,
      Q(0) => ap_CS_fsm_pp0_stage1,
      S(7) => mul_16s_16s_32_1_1_U11_n_52,
      S(6) => mul_16s_16s_32_1_1_U11_n_53,
      S(5) => mul_16s_16s_32_1_1_U11_n_54,
      S(4) => mul_16s_16s_32_1_1_U11_n_55,
      S(3) => mul_16s_16s_32_1_1_U11_n_56,
      S(2) => mul_16s_16s_32_1_1_U11_n_57,
      S(1) => mul_16s_16s_32_1_1_U11_n_58,
      S(0) => mul_16s_16s_32_1_1_U11_n_59,
      \add_ln118_reg_1724_reg[15]\(7) => mul_16s_16s_32_1_1_U11_n_178,
      \add_ln118_reg_1724_reg[15]\(6) => mul_16s_16s_32_1_1_U11_n_179,
      \add_ln118_reg_1724_reg[15]\(5) => mul_16s_16s_32_1_1_U11_n_180,
      \add_ln118_reg_1724_reg[15]\(4) => mul_16s_16s_32_1_1_U11_n_181,
      \add_ln118_reg_1724_reg[15]\(3) => mul_16s_16s_32_1_1_U11_n_182,
      \add_ln118_reg_1724_reg[15]\(2) => mul_16s_16s_32_1_1_U11_n_183,
      \add_ln118_reg_1724_reg[15]\(1) => mul_16s_16s_32_1_1_U11_n_184,
      \add_ln118_reg_1724_reg[15]\(0) => mul_16s_16s_32_1_1_U11_n_185,
      \add_ln118_reg_1724_reg[23]\(7) => mul_16s_16s_32_1_1_U11_n_186,
      \add_ln118_reg_1724_reg[23]\(6) => mul_16s_16s_32_1_1_U11_n_187,
      \add_ln118_reg_1724_reg[23]\(5) => mul_16s_16s_32_1_1_U11_n_188,
      \add_ln118_reg_1724_reg[23]\(4) => mul_16s_16s_32_1_1_U11_n_189,
      \add_ln118_reg_1724_reg[23]\(3) => mul_16s_16s_32_1_1_U11_n_190,
      \add_ln118_reg_1724_reg[23]\(2) => mul_16s_16s_32_1_1_U11_n_191,
      \add_ln118_reg_1724_reg[23]\(1) => mul_16s_16s_32_1_1_U11_n_192,
      \add_ln118_reg_1724_reg[23]\(0) => mul_16s_16s_32_1_1_U11_n_193,
      \add_ln118_reg_1724_reg[30]\(6) => mul_16s_16s_32_1_1_U11_n_194,
      \add_ln118_reg_1724_reg[30]\(5) => mul_16s_16s_32_1_1_U11_n_195,
      \add_ln118_reg_1724_reg[30]\(4) => mul_16s_16s_32_1_1_U11_n_196,
      \add_ln118_reg_1724_reg[30]\(3) => mul_16s_16s_32_1_1_U11_n_197,
      \add_ln118_reg_1724_reg[30]\(2) => mul_16s_16s_32_1_1_U11_n_198,
      \add_ln118_reg_1724_reg[30]\(1) => mul_16s_16s_32_1_1_U11_n_199,
      \add_ln118_reg_1724_reg[30]\(0) => mul_16s_16s_32_1_1_U11_n_200,
      \add_ln118_reg_1724_reg[7]\(7) => mul_16s_16s_32_1_1_U11_n_170,
      \add_ln118_reg_1724_reg[7]\(6) => mul_16s_16s_32_1_1_U11_n_171,
      \add_ln118_reg_1724_reg[7]\(5) => mul_16s_16s_32_1_1_U11_n_172,
      \add_ln118_reg_1724_reg[7]\(4) => mul_16s_16s_32_1_1_U11_n_173,
      \add_ln118_reg_1724_reg[7]\(3) => mul_16s_16s_32_1_1_U11_n_174,
      \add_ln118_reg_1724_reg[7]\(2) => mul_16s_16s_32_1_1_U11_n_175,
      \add_ln118_reg_1724_reg[7]\(1) => mul_16s_16s_32_1_1_U11_n_176,
      \add_ln118_reg_1724_reg[7]\(0) => mul_16s_16s_32_1_1_U11_n_177,
      \add_ln120_reg_1688_reg[15]\(7) => mul_16s_16s_32_1_1_U11_n_147,
      \add_ln120_reg_1688_reg[15]\(6) => mul_16s_16s_32_1_1_U11_n_148,
      \add_ln120_reg_1688_reg[15]\(5) => mul_16s_16s_32_1_1_U11_n_149,
      \add_ln120_reg_1688_reg[15]\(4) => mul_16s_16s_32_1_1_U11_n_150,
      \add_ln120_reg_1688_reg[15]\(3) => mul_16s_16s_32_1_1_U11_n_151,
      \add_ln120_reg_1688_reg[15]\(2) => mul_16s_16s_32_1_1_U11_n_152,
      \add_ln120_reg_1688_reg[15]\(1) => mul_16s_16s_32_1_1_U11_n_153,
      \add_ln120_reg_1688_reg[15]\(0) => mul_16s_16s_32_1_1_U11_n_154,
      \add_ln120_reg_1688_reg[23]\(7) => mul_16s_16s_32_1_1_U11_n_155,
      \add_ln120_reg_1688_reg[23]\(6) => mul_16s_16s_32_1_1_U11_n_156,
      \add_ln120_reg_1688_reg[23]\(5) => mul_16s_16s_32_1_1_U11_n_157,
      \add_ln120_reg_1688_reg[23]\(4) => mul_16s_16s_32_1_1_U11_n_158,
      \add_ln120_reg_1688_reg[23]\(3) => mul_16s_16s_32_1_1_U11_n_159,
      \add_ln120_reg_1688_reg[23]\(2) => mul_16s_16s_32_1_1_U11_n_160,
      \add_ln120_reg_1688_reg[23]\(1) => mul_16s_16s_32_1_1_U11_n_161,
      \add_ln120_reg_1688_reg[23]\(0) => mul_16s_16s_32_1_1_U11_n_162,
      \add_ln120_reg_1688_reg[30]\(6) => mul_16s_16s_32_1_1_U11_n_163,
      \add_ln120_reg_1688_reg[30]\(5) => mul_16s_16s_32_1_1_U11_n_164,
      \add_ln120_reg_1688_reg[30]\(4) => mul_16s_16s_32_1_1_U11_n_165,
      \add_ln120_reg_1688_reg[30]\(3) => mul_16s_16s_32_1_1_U11_n_166,
      \add_ln120_reg_1688_reg[30]\(2) => mul_16s_16s_32_1_1_U11_n_167,
      \add_ln120_reg_1688_reg[30]\(1) => mul_16s_16s_32_1_1_U11_n_168,
      \add_ln120_reg_1688_reg[30]\(0) => mul_16s_16s_32_1_1_U11_n_169,
      \add_ln120_reg_1688_reg[7]\(7) => mul_16s_16s_32_1_1_U11_n_139,
      \add_ln120_reg_1688_reg[7]\(6) => mul_16s_16s_32_1_1_U11_n_140,
      \add_ln120_reg_1688_reg[7]\(5) => mul_16s_16s_32_1_1_U11_n_141,
      \add_ln120_reg_1688_reg[7]\(4) => mul_16s_16s_32_1_1_U11_n_142,
      \add_ln120_reg_1688_reg[7]\(3) => mul_16s_16s_32_1_1_U11_n_143,
      \add_ln120_reg_1688_reg[7]\(2) => mul_16s_16s_32_1_1_U11_n_144,
      \add_ln120_reg_1688_reg[7]\(1) => mul_16s_16s_32_1_1_U11_n_145,
      \add_ln120_reg_1688_reg[7]\(0) => mul_16s_16s_32_1_1_U11_n_146,
      \add_ln122_reg_1739_reg[15]\(7) => mul_16s_16s_32_1_1_U11_n_116,
      \add_ln122_reg_1739_reg[15]\(6) => mul_16s_16s_32_1_1_U11_n_117,
      \add_ln122_reg_1739_reg[15]\(5) => mul_16s_16s_32_1_1_U11_n_118,
      \add_ln122_reg_1739_reg[15]\(4) => mul_16s_16s_32_1_1_U11_n_119,
      \add_ln122_reg_1739_reg[15]\(3) => mul_16s_16s_32_1_1_U11_n_120,
      \add_ln122_reg_1739_reg[15]\(2) => mul_16s_16s_32_1_1_U11_n_121,
      \add_ln122_reg_1739_reg[15]\(1) => mul_16s_16s_32_1_1_U11_n_122,
      \add_ln122_reg_1739_reg[15]\(0) => mul_16s_16s_32_1_1_U11_n_123,
      \add_ln122_reg_1739_reg[23]\(7) => mul_16s_16s_32_1_1_U11_n_124,
      \add_ln122_reg_1739_reg[23]\(6) => mul_16s_16s_32_1_1_U11_n_125,
      \add_ln122_reg_1739_reg[23]\(5) => mul_16s_16s_32_1_1_U11_n_126,
      \add_ln122_reg_1739_reg[23]\(4) => mul_16s_16s_32_1_1_U11_n_127,
      \add_ln122_reg_1739_reg[23]\(3) => mul_16s_16s_32_1_1_U11_n_128,
      \add_ln122_reg_1739_reg[23]\(2) => mul_16s_16s_32_1_1_U11_n_129,
      \add_ln122_reg_1739_reg[23]\(1) => mul_16s_16s_32_1_1_U11_n_130,
      \add_ln122_reg_1739_reg[23]\(0) => mul_16s_16s_32_1_1_U11_n_131,
      \add_ln122_reg_1739_reg[30]\(6) => mul_16s_16s_32_1_1_U11_n_132,
      \add_ln122_reg_1739_reg[30]\(5) => mul_16s_16s_32_1_1_U11_n_133,
      \add_ln122_reg_1739_reg[30]\(4) => mul_16s_16s_32_1_1_U11_n_134,
      \add_ln122_reg_1739_reg[30]\(3) => mul_16s_16s_32_1_1_U11_n_135,
      \add_ln122_reg_1739_reg[30]\(2) => mul_16s_16s_32_1_1_U11_n_136,
      \add_ln122_reg_1739_reg[30]\(1) => mul_16s_16s_32_1_1_U11_n_137,
      \add_ln122_reg_1739_reg[30]\(0) => mul_16s_16s_32_1_1_U11_n_138,
      \add_ln122_reg_1739_reg[7]\(7) => mul_16s_16s_32_1_1_U11_n_108,
      \add_ln122_reg_1739_reg[7]\(6) => mul_16s_16s_32_1_1_U11_n_109,
      \add_ln122_reg_1739_reg[7]\(5) => mul_16s_16s_32_1_1_U11_n_110,
      \add_ln122_reg_1739_reg[7]\(4) => mul_16s_16s_32_1_1_U11_n_111,
      \add_ln122_reg_1739_reg[7]\(3) => mul_16s_16s_32_1_1_U11_n_112,
      \add_ln122_reg_1739_reg[7]\(2) => mul_16s_16s_32_1_1_U11_n_113,
      \add_ln122_reg_1739_reg[7]\(1) => mul_16s_16s_32_1_1_U11_n_114,
      \add_ln122_reg_1739_reg[7]\(0) => mul_16s_16s_32_1_1_U11_n_115,
      ap_clk => ap_clk,
      ap_loop_init_int => ap_loop_init_int,
      \empty_83_fu_106_reg[31]\(30 downto 0) => \empty_83_fu_106_reg[63]_0\(30 downto 0),
      \empty_83_fu_106_reg[7]\ => flow_control_loop_pipe_sequential_init_U_n_23,
      \empty_85_fu_114_reg[31]\(30 downto 0) => \empty_85_fu_114_reg[63]_0\(30 downto 0),
      \empty_85_fu_114_reg[7]\ => flow_control_loop_pipe_sequential_init_U_n_24,
      \empty_87_fu_122_reg[31]\(30 downto 0) => \empty_87_fu_122_reg[63]_0\(30 downto 0),
      \empty_87_fu_122_reg[7]\ => flow_control_loop_pipe_sequential_init_U_n_26,
      \empty_88_fu_126_reg[63]\(7) => mul_16s_16s_32_1_1_U11_n_44,
      \empty_88_fu_126_reg[63]\(6) => mul_16s_16s_32_1_1_U11_n_45,
      \empty_88_fu_126_reg[63]\(5) => mul_16s_16s_32_1_1_U11_n_46,
      \empty_88_fu_126_reg[63]\(4) => mul_16s_16s_32_1_1_U11_n_47,
      \empty_88_fu_126_reg[63]\(3) => mul_16s_16s_32_1_1_U11_n_48,
      \empty_88_fu_126_reg[63]\(2) => mul_16s_16s_32_1_1_U11_n_49,
      \empty_88_fu_126_reg[63]\(1) => mul_16s_16s_32_1_1_U11_n_50,
      \empty_88_fu_126_reg[63]\(0) => mul_16s_16s_32_1_1_U11_n_51,
      \empty_88_fu_126_reg[63]_0\(63 downto 0) => \empty_88_fu_126_reg[63]_0\(63 downto 0),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(63 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(63 downto 0),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(30 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(30 downto 0),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(30 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(30 downto 0),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(30 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(30 downto 0),
      indata_q0(15 downto 0) => indata_q0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0),
      \reg_427_reg[15]\(7) => mul_16s_16s_32_1_1_U11_n_60,
      \reg_427_reg[15]\(6) => mul_16s_16s_32_1_1_U11_n_61,
      \reg_427_reg[15]\(5) => mul_16s_16s_32_1_1_U11_n_62,
      \reg_427_reg[15]\(4) => mul_16s_16s_32_1_1_U11_n_63,
      \reg_427_reg[15]\(3) => mul_16s_16s_32_1_1_U11_n_64,
      \reg_427_reg[15]\(2) => mul_16s_16s_32_1_1_U11_n_65,
      \reg_427_reg[15]\(1) => mul_16s_16s_32_1_1_U11_n_66,
      \reg_427_reg[15]\(0) => mul_16s_16s_32_1_1_U11_n_67,
      \reg_427_reg[23]\(7) => mul_16s_16s_32_1_1_U11_n_68,
      \reg_427_reg[23]\(6) => mul_16s_16s_32_1_1_U11_n_69,
      \reg_427_reg[23]\(5) => mul_16s_16s_32_1_1_U11_n_70,
      \reg_427_reg[23]\(4) => mul_16s_16s_32_1_1_U11_n_71,
      \reg_427_reg[23]\(3) => mul_16s_16s_32_1_1_U11_n_72,
      \reg_427_reg[23]\(2) => mul_16s_16s_32_1_1_U11_n_73,
      \reg_427_reg[23]\(1) => mul_16s_16s_32_1_1_U11_n_74,
      \reg_427_reg[23]\(0) => mul_16s_16s_32_1_1_U11_n_75,
      \reg_427_reg[31]\(7) => mul_16s_16s_32_1_1_U11_n_76,
      \reg_427_reg[31]\(6) => mul_16s_16s_32_1_1_U11_n_77,
      \reg_427_reg[31]\(5) => mul_16s_16s_32_1_1_U11_n_78,
      \reg_427_reg[31]\(4) => mul_16s_16s_32_1_1_U11_n_79,
      \reg_427_reg[31]\(3) => mul_16s_16s_32_1_1_U11_n_80,
      \reg_427_reg[31]\(2) => mul_16s_16s_32_1_1_U11_n_81,
      \reg_427_reg[31]\(1) => mul_16s_16s_32_1_1_U11_n_82,
      \reg_427_reg[31]\(0) => mul_16s_16s_32_1_1_U11_n_83,
      \reg_427_reg[39]\(7) => mul_16s_16s_32_1_1_U11_n_84,
      \reg_427_reg[39]\(6) => mul_16s_16s_32_1_1_U11_n_85,
      \reg_427_reg[39]\(5) => mul_16s_16s_32_1_1_U11_n_86,
      \reg_427_reg[39]\(4) => mul_16s_16s_32_1_1_U11_n_87,
      \reg_427_reg[39]\(3) => mul_16s_16s_32_1_1_U11_n_88,
      \reg_427_reg[39]\(2) => mul_16s_16s_32_1_1_U11_n_89,
      \reg_427_reg[39]\(1) => mul_16s_16s_32_1_1_U11_n_90,
      \reg_427_reg[39]\(0) => mul_16s_16s_32_1_1_U11_n_91,
      \reg_427_reg[47]\(7) => mul_16s_16s_32_1_1_U11_n_92,
      \reg_427_reg[47]\(6) => mul_16s_16s_32_1_1_U11_n_93,
      \reg_427_reg[47]\(5) => mul_16s_16s_32_1_1_U11_n_94,
      \reg_427_reg[47]\(4) => mul_16s_16s_32_1_1_U11_n_95,
      \reg_427_reg[47]\(3) => mul_16s_16s_32_1_1_U11_n_96,
      \reg_427_reg[47]\(2) => mul_16s_16s_32_1_1_U11_n_97,
      \reg_427_reg[47]\(1) => mul_16s_16s_32_1_1_U11_n_98,
      \reg_427_reg[47]\(0) => mul_16s_16s_32_1_1_U11_n_99,
      \reg_427_reg[55]\(7) => mul_16s_16s_32_1_1_U11_n_100,
      \reg_427_reg[55]\(6) => mul_16s_16s_32_1_1_U11_n_101,
      \reg_427_reg[55]\(5) => mul_16s_16s_32_1_1_U11_n_102,
      \reg_427_reg[55]\(4) => mul_16s_16s_32_1_1_U11_n_103,
      \reg_427_reg[55]\(3) => mul_16s_16s_32_1_1_U11_n_104,
      \reg_427_reg[55]\(2) => mul_16s_16s_32_1_1_U11_n_105,
      \reg_427_reg[55]\(1) => mul_16s_16s_32_1_1_U11_n_106,
      \reg_427_reg[55]\(0) => mul_16s_16s_32_1_1_U11_n_107
    );
mul_16s_16s_32_1_1_U8: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_32
     port map (
      P(31 downto 0) => \tmp_product__0\(31 downto 0),
      \add_ln115_reg_1709_reg[15]\(7) => mul_16s_16s_32_1_1_U8_n_52,
      \add_ln115_reg_1709_reg[15]\(6) => mul_16s_16s_32_1_1_U8_n_53,
      \add_ln115_reg_1709_reg[15]\(5) => mul_16s_16s_32_1_1_U8_n_54,
      \add_ln115_reg_1709_reg[15]\(4) => mul_16s_16s_32_1_1_U8_n_55,
      \add_ln115_reg_1709_reg[15]\(3) => mul_16s_16s_32_1_1_U8_n_56,
      \add_ln115_reg_1709_reg[15]\(2) => mul_16s_16s_32_1_1_U8_n_57,
      \add_ln115_reg_1709_reg[15]\(1) => mul_16s_16s_32_1_1_U8_n_58,
      \add_ln115_reg_1709_reg[15]\(0) => mul_16s_16s_32_1_1_U8_n_59,
      \add_ln115_reg_1709_reg[23]\(7) => mul_16s_16s_32_1_1_U8_n_60,
      \add_ln115_reg_1709_reg[23]\(6) => mul_16s_16s_32_1_1_U8_n_61,
      \add_ln115_reg_1709_reg[23]\(5) => mul_16s_16s_32_1_1_U8_n_62,
      \add_ln115_reg_1709_reg[23]\(4) => mul_16s_16s_32_1_1_U8_n_63,
      \add_ln115_reg_1709_reg[23]\(3) => mul_16s_16s_32_1_1_U8_n_64,
      \add_ln115_reg_1709_reg[23]\(2) => mul_16s_16s_32_1_1_U8_n_65,
      \add_ln115_reg_1709_reg[23]\(1) => mul_16s_16s_32_1_1_U8_n_66,
      \add_ln115_reg_1709_reg[23]\(0) => mul_16s_16s_32_1_1_U8_n_67,
      \add_ln115_reg_1709_reg[31]\(7) => mul_16s_16s_32_1_1_U8_n_68,
      \add_ln115_reg_1709_reg[31]\(6) => mul_16s_16s_32_1_1_U8_n_69,
      \add_ln115_reg_1709_reg[31]\(5) => mul_16s_16s_32_1_1_U8_n_70,
      \add_ln115_reg_1709_reg[31]\(4) => mul_16s_16s_32_1_1_U8_n_71,
      \add_ln115_reg_1709_reg[31]\(3) => mul_16s_16s_32_1_1_U8_n_72,
      \add_ln115_reg_1709_reg[31]\(2) => mul_16s_16s_32_1_1_U8_n_73,
      \add_ln115_reg_1709_reg[31]\(1) => mul_16s_16s_32_1_1_U8_n_74,
      \add_ln115_reg_1709_reg[31]\(0) => mul_16s_16s_32_1_1_U8_n_75,
      \add_ln115_reg_1709_reg[39]\(7) => mul_16s_16s_32_1_1_U8_n_76,
      \add_ln115_reg_1709_reg[39]\(6) => mul_16s_16s_32_1_1_U8_n_77,
      \add_ln115_reg_1709_reg[39]\(5) => mul_16s_16s_32_1_1_U8_n_78,
      \add_ln115_reg_1709_reg[39]\(4) => mul_16s_16s_32_1_1_U8_n_79,
      \add_ln115_reg_1709_reg[39]\(3) => mul_16s_16s_32_1_1_U8_n_80,
      \add_ln115_reg_1709_reg[39]\(2) => mul_16s_16s_32_1_1_U8_n_81,
      \add_ln115_reg_1709_reg[39]\(1) => mul_16s_16s_32_1_1_U8_n_82,
      \add_ln115_reg_1709_reg[39]\(0) => mul_16s_16s_32_1_1_U8_n_83,
      \add_ln115_reg_1709_reg[47]\(7) => mul_16s_16s_32_1_1_U8_n_84,
      \add_ln115_reg_1709_reg[47]\(6) => mul_16s_16s_32_1_1_U8_n_85,
      \add_ln115_reg_1709_reg[47]\(5) => mul_16s_16s_32_1_1_U8_n_86,
      \add_ln115_reg_1709_reg[47]\(4) => mul_16s_16s_32_1_1_U8_n_87,
      \add_ln115_reg_1709_reg[47]\(3) => mul_16s_16s_32_1_1_U8_n_88,
      \add_ln115_reg_1709_reg[47]\(2) => mul_16s_16s_32_1_1_U8_n_89,
      \add_ln115_reg_1709_reg[47]\(1) => mul_16s_16s_32_1_1_U8_n_90,
      \add_ln115_reg_1709_reg[47]\(0) => mul_16s_16s_32_1_1_U8_n_91,
      \add_ln115_reg_1709_reg[55]\(7) => mul_16s_16s_32_1_1_U8_n_92,
      \add_ln115_reg_1709_reg[55]\(6) => mul_16s_16s_32_1_1_U8_n_93,
      \add_ln115_reg_1709_reg[55]\(5) => mul_16s_16s_32_1_1_U8_n_94,
      \add_ln115_reg_1709_reg[55]\(4) => mul_16s_16s_32_1_1_U8_n_95,
      \add_ln115_reg_1709_reg[55]\(3) => mul_16s_16s_32_1_1_U8_n_96,
      \add_ln115_reg_1709_reg[55]\(2) => mul_16s_16s_32_1_1_U8_n_97,
      \add_ln115_reg_1709_reg[55]\(1) => mul_16s_16s_32_1_1_U8_n_98,
      \add_ln115_reg_1709_reg[55]\(0) => mul_16s_16s_32_1_1_U8_n_99,
      \add_ln115_reg_1709_reg[62]\(6) => mul_16s_16s_32_1_1_U8_n_100,
      \add_ln115_reg_1709_reg[62]\(5) => mul_16s_16s_32_1_1_U8_n_101,
      \add_ln115_reg_1709_reg[62]\(4) => mul_16s_16s_32_1_1_U8_n_102,
      \add_ln115_reg_1709_reg[62]\(3) => mul_16s_16s_32_1_1_U8_n_103,
      \add_ln115_reg_1709_reg[62]\(2) => mul_16s_16s_32_1_1_U8_n_104,
      \add_ln115_reg_1709_reg[62]\(1) => mul_16s_16s_32_1_1_U8_n_105,
      \add_ln115_reg_1709_reg[62]\(0) => mul_16s_16s_32_1_1_U8_n_106,
      \add_ln115_reg_1709_reg[7]\(7) => mul_16s_16s_32_1_1_U8_n_44,
      \add_ln115_reg_1709_reg[7]\(6) => mul_16s_16s_32_1_1_U8_n_45,
      \add_ln115_reg_1709_reg[7]\(5) => mul_16s_16s_32_1_1_U8_n_46,
      \add_ln115_reg_1709_reg[7]\(4) => mul_16s_16s_32_1_1_U8_n_47,
      \add_ln115_reg_1709_reg[7]\(3) => mul_16s_16s_32_1_1_U8_n_48,
      \add_ln115_reg_1709_reg[7]\(2) => mul_16s_16s_32_1_1_U8_n_49,
      \add_ln115_reg_1709_reg[7]\(1) => mul_16s_16s_32_1_1_U8_n_50,
      \add_ln115_reg_1709_reg[7]\(0) => mul_16s_16s_32_1_1_U8_n_51,
      \empty_fu_94_reg[39]\ => flow_control_loop_pipe_sequential_init_U_n_25,
      \empty_fu_94_reg[63]\(62 downto 0) => \empty_fu_94_reg[63]_1\(62 downto 0),
      \empty_fu_94_reg[7]\ => flow_control_loop_pipe_sequential_init_U_n_46,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(62 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(62 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
mul_16s_16s_32_1_1_U9: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_33
     port map (
      P(31 downto 0) => \tmp_product__0_0\(31 downto 0),
      \add_ln116_reg_1714_reg[15]\(7) => mul_16s_16s_32_1_1_U9_n_52,
      \add_ln116_reg_1714_reg[15]\(6) => mul_16s_16s_32_1_1_U9_n_53,
      \add_ln116_reg_1714_reg[15]\(5) => mul_16s_16s_32_1_1_U9_n_54,
      \add_ln116_reg_1714_reg[15]\(4) => mul_16s_16s_32_1_1_U9_n_55,
      \add_ln116_reg_1714_reg[15]\(3) => mul_16s_16s_32_1_1_U9_n_56,
      \add_ln116_reg_1714_reg[15]\(2) => mul_16s_16s_32_1_1_U9_n_57,
      \add_ln116_reg_1714_reg[15]\(1) => mul_16s_16s_32_1_1_U9_n_58,
      \add_ln116_reg_1714_reg[15]\(0) => mul_16s_16s_32_1_1_U9_n_59,
      \add_ln116_reg_1714_reg[23]\(7) => mul_16s_16s_32_1_1_U9_n_60,
      \add_ln116_reg_1714_reg[23]\(6) => mul_16s_16s_32_1_1_U9_n_61,
      \add_ln116_reg_1714_reg[23]\(5) => mul_16s_16s_32_1_1_U9_n_62,
      \add_ln116_reg_1714_reg[23]\(4) => mul_16s_16s_32_1_1_U9_n_63,
      \add_ln116_reg_1714_reg[23]\(3) => mul_16s_16s_32_1_1_U9_n_64,
      \add_ln116_reg_1714_reg[23]\(2) => mul_16s_16s_32_1_1_U9_n_65,
      \add_ln116_reg_1714_reg[23]\(1) => mul_16s_16s_32_1_1_U9_n_66,
      \add_ln116_reg_1714_reg[23]\(0) => mul_16s_16s_32_1_1_U9_n_67,
      \add_ln116_reg_1714_reg[31]\(7) => mul_16s_16s_32_1_1_U9_n_68,
      \add_ln116_reg_1714_reg[31]\(6) => mul_16s_16s_32_1_1_U9_n_69,
      \add_ln116_reg_1714_reg[31]\(5) => mul_16s_16s_32_1_1_U9_n_70,
      \add_ln116_reg_1714_reg[31]\(4) => mul_16s_16s_32_1_1_U9_n_71,
      \add_ln116_reg_1714_reg[31]\(3) => mul_16s_16s_32_1_1_U9_n_72,
      \add_ln116_reg_1714_reg[31]\(2) => mul_16s_16s_32_1_1_U9_n_73,
      \add_ln116_reg_1714_reg[31]\(1) => mul_16s_16s_32_1_1_U9_n_74,
      \add_ln116_reg_1714_reg[31]\(0) => mul_16s_16s_32_1_1_U9_n_75,
      \add_ln116_reg_1714_reg[39]\(7) => mul_16s_16s_32_1_1_U9_n_76,
      \add_ln116_reg_1714_reg[39]\(6) => mul_16s_16s_32_1_1_U9_n_77,
      \add_ln116_reg_1714_reg[39]\(5) => mul_16s_16s_32_1_1_U9_n_78,
      \add_ln116_reg_1714_reg[39]\(4) => mul_16s_16s_32_1_1_U9_n_79,
      \add_ln116_reg_1714_reg[39]\(3) => mul_16s_16s_32_1_1_U9_n_80,
      \add_ln116_reg_1714_reg[39]\(2) => mul_16s_16s_32_1_1_U9_n_81,
      \add_ln116_reg_1714_reg[39]\(1) => mul_16s_16s_32_1_1_U9_n_82,
      \add_ln116_reg_1714_reg[39]\(0) => mul_16s_16s_32_1_1_U9_n_83,
      \add_ln116_reg_1714_reg[47]\(7) => mul_16s_16s_32_1_1_U9_n_84,
      \add_ln116_reg_1714_reg[47]\(6) => mul_16s_16s_32_1_1_U9_n_85,
      \add_ln116_reg_1714_reg[47]\(5) => mul_16s_16s_32_1_1_U9_n_86,
      \add_ln116_reg_1714_reg[47]\(4) => mul_16s_16s_32_1_1_U9_n_87,
      \add_ln116_reg_1714_reg[47]\(3) => mul_16s_16s_32_1_1_U9_n_88,
      \add_ln116_reg_1714_reg[47]\(2) => mul_16s_16s_32_1_1_U9_n_89,
      \add_ln116_reg_1714_reg[47]\(1) => mul_16s_16s_32_1_1_U9_n_90,
      \add_ln116_reg_1714_reg[47]\(0) => mul_16s_16s_32_1_1_U9_n_91,
      \add_ln116_reg_1714_reg[55]\(7) => mul_16s_16s_32_1_1_U9_n_92,
      \add_ln116_reg_1714_reg[55]\(6) => mul_16s_16s_32_1_1_U9_n_93,
      \add_ln116_reg_1714_reg[55]\(5) => mul_16s_16s_32_1_1_U9_n_94,
      \add_ln116_reg_1714_reg[55]\(4) => mul_16s_16s_32_1_1_U9_n_95,
      \add_ln116_reg_1714_reg[55]\(3) => mul_16s_16s_32_1_1_U9_n_96,
      \add_ln116_reg_1714_reg[55]\(2) => mul_16s_16s_32_1_1_U9_n_97,
      \add_ln116_reg_1714_reg[55]\(1) => mul_16s_16s_32_1_1_U9_n_98,
      \add_ln116_reg_1714_reg[55]\(0) => mul_16s_16s_32_1_1_U9_n_99,
      \add_ln116_reg_1714_reg[62]\(6) => mul_16s_16s_32_1_1_U9_n_100,
      \add_ln116_reg_1714_reg[62]\(5) => mul_16s_16s_32_1_1_U9_n_101,
      \add_ln116_reg_1714_reg[62]\(4) => mul_16s_16s_32_1_1_U9_n_102,
      \add_ln116_reg_1714_reg[62]\(3) => mul_16s_16s_32_1_1_U9_n_103,
      \add_ln116_reg_1714_reg[62]\(2) => mul_16s_16s_32_1_1_U9_n_104,
      \add_ln116_reg_1714_reg[62]\(1) => mul_16s_16s_32_1_1_U9_n_105,
      \add_ln116_reg_1714_reg[62]\(0) => mul_16s_16s_32_1_1_U9_n_106,
      \add_ln116_reg_1714_reg[7]\(7) => mul_16s_16s_32_1_1_U9_n_44,
      \add_ln116_reg_1714_reg[7]\(6) => mul_16s_16s_32_1_1_U9_n_45,
      \add_ln116_reg_1714_reg[7]\(5) => mul_16s_16s_32_1_1_U9_n_46,
      \add_ln116_reg_1714_reg[7]\(4) => mul_16s_16s_32_1_1_U9_n_47,
      \add_ln116_reg_1714_reg[7]\(3) => mul_16s_16s_32_1_1_U9_n_48,
      \add_ln116_reg_1714_reg[7]\(2) => mul_16s_16s_32_1_1_U9_n_49,
      \add_ln116_reg_1714_reg[7]\(1) => mul_16s_16s_32_1_1_U9_n_50,
      \add_ln116_reg_1714_reg[7]\(0) => mul_16s_16s_32_1_1_U9_n_51,
      \empty_81_fu_98_reg[47]\ => flow_control_loop_pipe_sequential_init_U_n_46,
      \empty_81_fu_98_reg[63]\(62 downto 0) => \empty_81_fu_98_reg[63]_0\(62 downto 0),
      \empty_81_fu_98_reg[7]\ => flow_control_loop_pipe_sequential_init_U_n_22,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(62 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(62 downto 0),
      indata_q0(15 downto 0) => indata_q0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
ram_reg_bram_0_i_100: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(31),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(31),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(31),
      O => ram_reg_bram_0_i_100_n_12
    );
ram_reg_bram_0_i_101: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(30),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(30),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(30),
      O => ram_reg_bram_0_i_101_n_12
    );
ram_reg_bram_0_i_102: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(29),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(29),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(29),
      O => ram_reg_bram_0_i_102_n_12
    );
ram_reg_bram_0_i_103: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(28),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(28),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(28),
      O => ram_reg_bram_0_i_103_n_12
    );
ram_reg_bram_0_i_104: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(27),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(27),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(27),
      O => ram_reg_bram_0_i_104_n_12
    );
ram_reg_bram_0_i_105: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(26),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(26),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(26),
      O => ram_reg_bram_0_i_105_n_12
    );
ram_reg_bram_0_i_106: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(25),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(25),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(25),
      O => ram_reg_bram_0_i_106_n_12
    );
ram_reg_bram_0_i_107: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(24),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(24),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(24),
      O => ram_reg_bram_0_i_107_n_12
    );
ram_reg_bram_0_i_108: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(23),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(23),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(23),
      O => ram_reg_bram_0_i_108_n_12
    );
ram_reg_bram_0_i_109: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(22),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(22),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(22),
      O => ram_reg_bram_0_i_109_n_12
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_100_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(31),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(31),
      O => d1(31)
    );
ram_reg_bram_0_i_110: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(21),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(21),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(21),
      O => ram_reg_bram_0_i_110_n_12
    );
ram_reg_bram_0_i_111: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(20),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(20),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(20),
      O => ram_reg_bram_0_i_111_n_12
    );
ram_reg_bram_0_i_112: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(19),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(19),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(19),
      O => ram_reg_bram_0_i_112_n_12
    );
ram_reg_bram_0_i_113: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(18),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(18),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(18),
      O => ram_reg_bram_0_i_113_n_12
    );
ram_reg_bram_0_i_114: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(17),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(17),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(17),
      O => ram_reg_bram_0_i_114_n_12
    );
ram_reg_bram_0_i_115: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(16),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(16),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(16),
      O => ram_reg_bram_0_i_115_n_12
    );
ram_reg_bram_0_i_116: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(15),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(15),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(15),
      O => ram_reg_bram_0_i_116_n_12
    );
ram_reg_bram_0_i_117: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(14),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(14),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(14),
      O => ram_reg_bram_0_i_117_n_12
    );
ram_reg_bram_0_i_118: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(13),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(13),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(13),
      O => ram_reg_bram_0_i_118_n_12
    );
ram_reg_bram_0_i_119: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(12),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(12),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(12),
      O => ram_reg_bram_0_i_119_n_12
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_101_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(30),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(30),
      O => d1(30)
    );
ram_reg_bram_0_i_120: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(11),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(11),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(11),
      O => ram_reg_bram_0_i_120_n_12
    );
ram_reg_bram_0_i_121: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(10),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(10),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(10),
      O => ram_reg_bram_0_i_121_n_12
    );
ram_reg_bram_0_i_122: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(9),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(9),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(9),
      O => ram_reg_bram_0_i_122_n_12
    );
ram_reg_bram_0_i_123: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(8),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(8),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(8),
      O => ram_reg_bram_0_i_123_n_12
    );
ram_reg_bram_0_i_124: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(7),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(7),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(7),
      O => ram_reg_bram_0_i_124_n_12
    );
ram_reg_bram_0_i_125: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(6),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(6),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(6),
      O => ram_reg_bram_0_i_125_n_12
    );
ram_reg_bram_0_i_126: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(5),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(5),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(5),
      O => ram_reg_bram_0_i_126_n_12
    );
ram_reg_bram_0_i_127: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(4),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(4),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(4),
      O => ram_reg_bram_0_i_127_n_12
    );
ram_reg_bram_0_i_128: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(3),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(3),
      O => ram_reg_bram_0_i_128_n_12
    );
ram_reg_bram_0_i_129: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(2),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(2),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(2),
      O => ram_reg_bram_0_i_129_n_12
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_102_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(29),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(29),
      O => d1(29)
    );
ram_reg_bram_0_i_130: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(1),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(1),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(1),
      O => ram_reg_bram_0_i_130_n_12
    );
ram_reg_bram_0_i_131: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(0),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(0),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(0),
      O => ram_reg_bram_0_i_131_n_12
    );
ram_reg_bram_0_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(31),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(31),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(31),
      O => ram_reg_bram_0_i_132_n_12
    );
ram_reg_bram_0_i_133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(30),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(30),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(30),
      O => ram_reg_bram_0_i_133_n_12
    );
ram_reg_bram_0_i_134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(29),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(29),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(29),
      O => ram_reg_bram_0_i_134_n_12
    );
ram_reg_bram_0_i_135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(28),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(28),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(28),
      O => ram_reg_bram_0_i_135_n_12
    );
ram_reg_bram_0_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(27),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(27),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(27),
      O => ram_reg_bram_0_i_136_n_12
    );
ram_reg_bram_0_i_137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3ACA0ACA0ACA0"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(26),
      I1 => Q(4),
      I2 => Q(5),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(26),
      I4 => Q(3),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(26),
      O => ram_reg_bram_0_i_137_n_12
    );
ram_reg_bram_0_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFACACACA3A0A0A0"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(25),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(25),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(25),
      O => ram_reg_bram_0_i_138_n_12
    );
ram_reg_bram_0_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(24),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(24),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(24),
      O => ram_reg_bram_0_i_139_n_12
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_103_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(28),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(28),
      O => d1(28)
    );
ram_reg_bram_0_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(23),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(23),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(23),
      O => ram_reg_bram_0_i_140_n_12
    );
ram_reg_bram_0_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(22),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(22),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(22),
      O => ram_reg_bram_0_i_141_n_12
    );
ram_reg_bram_0_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(21),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(21),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(21),
      O => ram_reg_bram_0_i_142_n_12
    );
ram_reg_bram_0_i_143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(20),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(20),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(20),
      O => ram_reg_bram_0_i_143_n_12
    );
ram_reg_bram_0_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(19),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(19),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(19),
      O => ram_reg_bram_0_i_144_n_12
    );
ram_reg_bram_0_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(18),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(18),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(18),
      O => ram_reg_bram_0_i_145_n_12
    );
ram_reg_bram_0_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(17),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(17),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(17),
      O => ram_reg_bram_0_i_146_n_12
    );
ram_reg_bram_0_i_147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(16),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(16),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(16),
      O => ram_reg_bram_0_i_147_n_12
    );
ram_reg_bram_0_i_148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(15),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(15),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(15),
      O => ram_reg_bram_0_i_148_n_12
    );
ram_reg_bram_0_i_149: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(14),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(14),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(14),
      O => ram_reg_bram_0_i_149_n_12
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_104_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(27),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(27),
      O => d1(27)
    );
ram_reg_bram_0_i_150: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(13),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(13),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(13),
      O => ram_reg_bram_0_i_150_n_12
    );
ram_reg_bram_0_i_151: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(12),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(12),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(12),
      O => ram_reg_bram_0_i_151_n_12
    );
ram_reg_bram_0_i_152: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(11),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(11),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(11),
      O => ram_reg_bram_0_i_152_n_12
    );
ram_reg_bram_0_i_153: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(10),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(10),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(10),
      O => ram_reg_bram_0_i_153_n_12
    );
ram_reg_bram_0_i_154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(9),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(9),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(9),
      O => ram_reg_bram_0_i_154_n_12
    );
ram_reg_bram_0_i_155: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(8),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(8),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(8),
      O => ram_reg_bram_0_i_155_n_12
    );
ram_reg_bram_0_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(7),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(7),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(7),
      O => ram_reg_bram_0_i_156_n_12
    );
ram_reg_bram_0_i_157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(6),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(6),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(6),
      O => ram_reg_bram_0_i_157_n_12
    );
ram_reg_bram_0_i_158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(5),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(5),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(5),
      O => ram_reg_bram_0_i_158_n_12
    );
ram_reg_bram_0_i_159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(4),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(4),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(4),
      O => ram_reg_bram_0_i_159_n_12
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_105_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(26),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(26),
      O => d1(26)
    );
ram_reg_bram_0_i_160: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(3),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(3),
      O => ram_reg_bram_0_i_160_n_12
    );
ram_reg_bram_0_i_161: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(2),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(2),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(2),
      O => ram_reg_bram_0_i_161_n_12
    );
ram_reg_bram_0_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(1),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(1),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(1),
      O => ram_reg_bram_0_i_162_n_12
    );
ram_reg_bram_0_i_163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(0),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(0),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(0),
      O => ram_reg_bram_0_i_163_n_12
    );
ram_reg_bram_0_i_164: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(35),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(35),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(35),
      O => ram_reg_bram_0_i_164_n_12
    );
ram_reg_bram_0_i_165: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(34),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(34),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(34),
      O => ram_reg_bram_0_i_165_n_12
    );
ram_reg_bram_0_i_166: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(33),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(33),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(33),
      O => ram_reg_bram_0_i_166_n_12
    );
ram_reg_bram_0_i_167: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(32),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(32),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(32),
      O => ram_reg_bram_0_i_167_n_12
    );
ram_reg_bram_0_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(35),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(35),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(35),
      O => ram_reg_bram_0_i_168_n_12
    );
ram_reg_bram_0_i_169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3ACA0ACA0ACA0"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(34),
      I1 => Q(4),
      I2 => Q(5),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(34),
      I4 => Q(3),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(34),
      O => ram_reg_bram_0_i_169_n_12
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_106_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(25),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(25),
      O => d1(25)
    );
ram_reg_bram_0_i_170: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(33),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(33),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(33),
      O => ram_reg_bram_0_i_170_n_12
    );
ram_reg_bram_0_i_171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(32),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(32),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(32),
      O => ram_reg_bram_0_i_171_n_12
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_107_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(24),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(24),
      O => d1(24)
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_108_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(23),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(23),
      O => d1(23)
    );
ram_reg_bram_0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_109_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(22),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(22),
      O => d1(22)
    );
ram_reg_bram_0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_110_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(21),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(21),
      O => d1(21)
    );
ram_reg_bram_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_111_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(20),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(20),
      O => d1(20)
    );
ram_reg_bram_0_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_112_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(19),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(19),
      O => d1(19)
    );
ram_reg_bram_0_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_113_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(18),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(18),
      O => d1(18)
    );
ram_reg_bram_0_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_114_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(17),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(17),
      O => d1(17)
    );
ram_reg_bram_0_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_115_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(16),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(16),
      O => d1(16)
    );
ram_reg_bram_0_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_116_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(15),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(15),
      O => d1(15)
    );
ram_reg_bram_0_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_117_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(14),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(14),
      O => d1(14)
    );
ram_reg_bram_0_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_118_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(13),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(13),
      O => d1(13)
    );
ram_reg_bram_0_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_119_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(12),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(12),
      O => d1(12)
    );
ram_reg_bram_0_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_120_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(11),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(11),
      O => d1(11)
    );
ram_reg_bram_0_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_121_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(10),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(10),
      O => d1(10)
    );
ram_reg_bram_0_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_122_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(9),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(9),
      O => d1(9)
    );
ram_reg_bram_0_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_123_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(8),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(8),
      O => d1(8)
    );
ram_reg_bram_0_i_35: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_124_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(7),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(7),
      O => d1(7)
    );
ram_reg_bram_0_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_125_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(6),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(6),
      O => d1(6)
    );
ram_reg_bram_0_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_126_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(5),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(5),
      O => d1(5)
    );
ram_reg_bram_0_i_38: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_127_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(4),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(4),
      O => d1(4)
    );
ram_reg_bram_0_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_128_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(3),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(3),
      O => d1(3)
    );
ram_reg_bram_0_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_129_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(2),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(2),
      O => d1(2)
    );
ram_reg_bram_0_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_130_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(1),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(1),
      O => d1(1)
    );
ram_reg_bram_0_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_131_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(0),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(0),
      O => d1(0)
    );
ram_reg_bram_0_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_132_n_12,
      I1 => ram_reg_bram_1(30),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(31),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(31)
    );
ram_reg_bram_0_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_133_n_12,
      I1 => ram_reg_bram_1(29),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(30),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(30)
    );
ram_reg_bram_0_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_134_n_12,
      I1 => ram_reg_bram_1(28),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(29),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(29)
    );
ram_reg_bram_0_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_135_n_12,
      I1 => ram_reg_bram_1(27),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(28),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(28)
    );
ram_reg_bram_0_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_136_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(27),
      I2 => Q(2),
      I3 => Q(7),
      I4 => ram_reg_bram_1(26),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(27)
    );
ram_reg_bram_0_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_137_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(26),
      I2 => Q(2),
      I3 => Q(7),
      I4 => ram_reg_bram_1(25),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(26)
    );
ram_reg_bram_0_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_138_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(25),
      I2 => Q(2),
      I3 => Q(7),
      I4 => ram_reg_bram_1(24),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(25)
    );
ram_reg_bram_0_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8880000"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(24),
      I1 => Q(2),
      I2 => Q(7),
      I3 => ram_reg_bram_1(23),
      I4 => ram_reg_bram_0,
      I5 => ram_reg_bram_0_i_139_n_12,
      O => \empty_fu_94_reg[63]_0\(24)
    );
ram_reg_bram_0_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_140_n_12,
      I1 => ram_reg_bram_1(22),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(23),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(23)
    );
ram_reg_bram_0_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_141_n_12,
      I1 => ram_reg_bram_1(21),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(22),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(22)
    );
ram_reg_bram_0_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_142_n_12,
      I1 => ram_reg_bram_1(20),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(21),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(21)
    );
ram_reg_bram_0_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_143_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(20),
      I2 => Q(2),
      I3 => Q(7),
      I4 => ram_reg_bram_1(19),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(20)
    );
ram_reg_bram_0_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_144_n_12,
      I1 => ram_reg_bram_1(18),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(19),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(19)
    );
ram_reg_bram_0_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_145_n_12,
      I1 => ram_reg_bram_1(17),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(18),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(18)
    );
ram_reg_bram_0_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_146_n_12,
      I1 => ram_reg_bram_1(16),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(17),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(17)
    );
ram_reg_bram_0_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_147_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(16),
      I2 => Q(2),
      I3 => Q(7),
      I4 => ram_reg_bram_1(15),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(16)
    );
ram_reg_bram_0_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8880000"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(15),
      I1 => Q(2),
      I2 => Q(7),
      I3 => ram_reg_bram_1(14),
      I4 => ram_reg_bram_0,
      I5 => ram_reg_bram_0_i_148_n_12,
      O => \empty_fu_94_reg[63]_0\(15)
    );
ram_reg_bram_0_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_149_n_12,
      I1 => ram_reg_bram_1(13),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(14),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(14)
    );
ram_reg_bram_0_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_150_n_12,
      I1 => ram_reg_bram_1(12),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(13),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(13)
    );
ram_reg_bram_0_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_151_n_12,
      I1 => ram_reg_bram_1(11),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(12),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(12)
    );
ram_reg_bram_0_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_152_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(11),
      I2 => Q(2),
      I3 => Q(7),
      I4 => ram_reg_bram_1(10),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(11)
    );
ram_reg_bram_0_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_153_n_12,
      I1 => ram_reg_bram_1(9),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(10),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(10)
    );
ram_reg_bram_0_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_154_n_12,
      I1 => ram_reg_bram_1(8),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(9),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(9)
    );
ram_reg_bram_0_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_155_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(8),
      I2 => Q(2),
      I3 => Q(7),
      I4 => ram_reg_bram_1(7),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(8)
    );
ram_reg_bram_0_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_156_n_12,
      I1 => ram_reg_bram_1(6),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(7),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(7)
    );
ram_reg_bram_0_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_157_n_12,
      I1 => ram_reg_bram_1(5),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(6),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(6)
    );
ram_reg_bram_0_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8880000"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(5),
      I1 => Q(2),
      I2 => Q(7),
      I3 => ram_reg_bram_1(4),
      I4 => ram_reg_bram_0,
      I5 => ram_reg_bram_0_i_158_n_12,
      O => \empty_fu_94_reg[63]_0\(5)
    );
ram_reg_bram_0_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_159_n_12,
      I1 => ram_reg_bram_1(3),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(4),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(4)
    );
ram_reg_bram_0_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_160_n_12,
      I1 => ram_reg_bram_1(2),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(3),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(3)
    );
ram_reg_bram_0_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_161_n_12,
      I1 => ram_reg_bram_1(1),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(2)
    );
ram_reg_bram_0_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_162_n_12,
      I1 => ram_reg_bram_1(0),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(1),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(1)
    );
ram_reg_bram_0_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAEA"
    )
        port map (
      I0 => ram_reg_bram_0_i_163_n_12,
      I1 => Q(2),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(0),
      I3 => Q(5),
      I4 => Q(4),
      I5 => Q(3),
      O => \empty_fu_94_reg[63]_0\(0)
    );
ram_reg_bram_0_i_75: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_164_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(35),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(35),
      O => d1(35)
    );
ram_reg_bram_0_i_76: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_165_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(34),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(34),
      O => d1(34)
    );
ram_reg_bram_0_i_77: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_166_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(33),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(33),
      O => d1(33)
    );
ram_reg_bram_0_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_0_i_167_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(32),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(32),
      O => d1(32)
    );
ram_reg_bram_0_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_168_n_12,
      I1 => ram_reg_bram_1(34),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(35),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(35)
    );
ram_reg_bram_0_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_169_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(34),
      I2 => Q(2),
      I3 => Q(7),
      I4 => ram_reg_bram_1(33),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(34)
    );
ram_reg_bram_0_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_170_n_12,
      I1 => ram_reg_bram_1(32),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(33),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(33)
    );
ram_reg_bram_0_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_171_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(32),
      I2 => Q(2),
      I3 => Q(7),
      I4 => ram_reg_bram_1(31),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(32)
    );
ram_reg_bram_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_57_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(63),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(63),
      O => d1(63)
    );
ram_reg_bram_1_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_66_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(54),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(54),
      O => d1(54)
    );
ram_reg_bram_1_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(48),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(48),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(48),
      O => ram_reg_bram_1_i_100_n_12
    );
ram_reg_bram_1_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(47),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(47),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(47),
      O => ram_reg_bram_1_i_101_n_12
    );
ram_reg_bram_1_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(46),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(46),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(46),
      O => ram_reg_bram_1_i_102_n_12
    );
ram_reg_bram_1_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(45),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(45),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(45),
      O => ram_reg_bram_1_i_103_n_12
    );
ram_reg_bram_1_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(44),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(44),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(44),
      O => ram_reg_bram_1_i_104_n_12
    );
ram_reg_bram_1_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(43),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(43),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(43),
      O => ram_reg_bram_1_i_105_n_12
    );
ram_reg_bram_1_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(42),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(42),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(42),
      O => ram_reg_bram_1_i_106_n_12
    );
ram_reg_bram_1_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(41),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(41),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(41),
      O => ram_reg_bram_1_i_107_n_12
    );
ram_reg_bram_1_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(40),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(40),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(40),
      O => ram_reg_bram_1_i_108_n_12
    );
ram_reg_bram_1_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(39),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(39),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(39),
      O => ram_reg_bram_1_i_109_n_12
    );
ram_reg_bram_1_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_67_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(53),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(53),
      O => d1(53)
    );
ram_reg_bram_1_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(38),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(38),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(38),
      O => ram_reg_bram_1_i_110_n_12
    );
ram_reg_bram_1_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(37),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(37),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(37),
      O => ram_reg_bram_1_i_111_n_12
    );
ram_reg_bram_1_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3ACA0ACA0ACA0"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(36),
      I1 => Q(4),
      I2 => Q(5),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(36),
      I4 => Q(3),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(36),
      O => ram_reg_bram_1_i_112_n_12
    );
ram_reg_bram_1_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_68_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(52),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(52),
      O => d1(52)
    );
ram_reg_bram_1_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_69_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(51),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(51),
      O => d1(51)
    );
ram_reg_bram_1_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_70_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(50),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(50),
      O => d1(50)
    );
ram_reg_bram_1_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_71_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(49),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(49),
      O => d1(49)
    );
ram_reg_bram_1_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_72_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(48),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(48),
      O => d1(48)
    );
ram_reg_bram_1_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_73_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(47),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(47),
      O => d1(47)
    );
ram_reg_bram_1_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_74_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(46),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(46),
      O => d1(46)
    );
ram_reg_bram_1_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_75_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(45),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(45),
      O => d1(45)
    );
ram_reg_bram_1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_58_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(62),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(62),
      O => d1(62)
    );
ram_reg_bram_1_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_76_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(44),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(44),
      O => d1(44)
    );
ram_reg_bram_1_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_77_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(43),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(43),
      O => d1(43)
    );
ram_reg_bram_1_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_78_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(42),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(42),
      O => d1(42)
    );
ram_reg_bram_1_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_79_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(41),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(41),
      O => d1(41)
    );
ram_reg_bram_1_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_80_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(40),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(40),
      O => d1(40)
    );
ram_reg_bram_1_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_81_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(39),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(39),
      O => d1(39)
    );
ram_reg_bram_1_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_82_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(38),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(38),
      O => d1(38)
    );
ram_reg_bram_1_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_83_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(37),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(37),
      O => d1(37)
    );
ram_reg_bram_1_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_84_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(36),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(36),
      O => d1(36)
    );
ram_reg_bram_1_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_85_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(63),
      I2 => Q(2),
      I3 => Q(7),
      I4 => ram_reg_bram_1(62),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(63)
    );
ram_reg_bram_1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_59_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(61),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(61),
      O => d1(61)
    );
ram_reg_bram_1_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_86_n_12,
      I1 => Q(7),
      I2 => ram_reg_bram_1(61),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(62),
      I4 => Q(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(62)
    );
ram_reg_bram_1_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_87_n_12,
      I1 => Q(7),
      I2 => ram_reg_bram_1(60),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(61),
      I4 => Q(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(61)
    );
ram_reg_bram_1_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_88_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(60),
      I2 => Q(2),
      I3 => Q(7),
      I4 => ram_reg_bram_1(59),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(60)
    );
ram_reg_bram_1_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_89_n_12,
      I1 => Q(7),
      I2 => ram_reg_bram_1(58),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(59),
      I4 => Q(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(59)
    );
ram_reg_bram_1_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_90_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(58),
      I2 => Q(2),
      I3 => Q(7),
      I4 => ram_reg_bram_1(57),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(58)
    );
ram_reg_bram_1_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_91_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(57),
      I2 => Q(2),
      I3 => Q(7),
      I4 => ram_reg_bram_1(56),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(57)
    );
ram_reg_bram_1_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_92_n_12,
      I1 => Q(7),
      I2 => ram_reg_bram_1(55),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(56),
      I4 => Q(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(56)
    );
ram_reg_bram_1_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_93_n_12,
      I1 => Q(7),
      I2 => ram_reg_bram_1(54),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(55),
      I4 => Q(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(55)
    );
ram_reg_bram_1_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_94_n_12,
      I1 => Q(7),
      I2 => ram_reg_bram_1(53),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(54),
      I4 => Q(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(54)
    );
ram_reg_bram_1_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_95_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(53),
      I2 => Q(2),
      I3 => Q(7),
      I4 => ram_reg_bram_1(52),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(53)
    );
ram_reg_bram_1_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_60_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(60),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(60),
      O => d1(60)
    );
ram_reg_bram_1_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_96_n_12,
      I1 => Q(7),
      I2 => ram_reg_bram_1(51),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(52),
      I4 => Q(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(52)
    );
ram_reg_bram_1_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_97_n_12,
      I1 => Q(7),
      I2 => ram_reg_bram_1(50),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(51),
      I4 => Q(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(51)
    );
ram_reg_bram_1_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_98_n_12,
      I1 => Q(7),
      I2 => ram_reg_bram_1(49),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(50),
      I4 => Q(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(50)
    );
ram_reg_bram_1_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_99_n_12,
      I1 => Q(7),
      I2 => ram_reg_bram_1(48),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(49),
      I4 => Q(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(49)
    );
ram_reg_bram_1_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_100_n_12,
      I1 => Q(7),
      I2 => ram_reg_bram_1(47),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(48),
      I4 => Q(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(48)
    );
ram_reg_bram_1_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_101_n_12,
      I1 => Q(7),
      I2 => ram_reg_bram_1(46),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(47),
      I4 => Q(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(47)
    );
ram_reg_bram_1_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_102_n_12,
      I1 => Q(7),
      I2 => ram_reg_bram_1(45),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(46),
      I4 => Q(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(46)
    );
ram_reg_bram_1_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_103_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(45),
      I2 => Q(2),
      I3 => Q(7),
      I4 => ram_reg_bram_1(44),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(45)
    );
ram_reg_bram_1_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_104_n_12,
      I1 => Q(7),
      I2 => ram_reg_bram_1(43),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(44),
      I4 => Q(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(44)
    );
ram_reg_bram_1_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_105_n_12,
      I1 => Q(7),
      I2 => ram_reg_bram_1(42),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(43),
      I4 => Q(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(43)
    );
ram_reg_bram_1_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_61_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(59),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(59),
      O => d1(59)
    );
ram_reg_bram_1_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_106_n_12,
      I1 => Q(7),
      I2 => ram_reg_bram_1(41),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(42),
      I4 => Q(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(42)
    );
ram_reg_bram_1_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_107_n_12,
      I1 => Q(7),
      I2 => ram_reg_bram_1(40),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(41),
      I4 => Q(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(41)
    );
ram_reg_bram_1_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_108_n_12,
      I1 => Q(7),
      I2 => ram_reg_bram_1(39),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(40),
      I4 => Q(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(40)
    );
ram_reg_bram_1_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_109_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(39),
      I2 => Q(2),
      I3 => Q(7),
      I4 => ram_reg_bram_1(38),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(39)
    );
ram_reg_bram_1_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_110_n_12,
      I1 => Q(7),
      I2 => ram_reg_bram_1(37),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(38),
      I4 => Q(2),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(38)
    );
ram_reg_bram_1_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAAAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_111_n_12,
      I1 => ram_reg_bram_1(36),
      I2 => Q(7),
      I3 => Q(2),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(37),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(37)
    );
ram_reg_bram_1_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_1_i_112_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out8(36),
      I2 => Q(2),
      I3 => Q(7),
      I4 => ram_reg_bram_1(35),
      I5 => ram_reg_bram_0,
      O => \empty_fu_94_reg[63]_0\(36)
    );
ram_reg_bram_1_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(63),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(63),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(63),
      O => ram_reg_bram_1_i_57_n_12
    );
ram_reg_bram_1_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(62),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(62),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(62),
      O => ram_reg_bram_1_i_58_n_12
    );
ram_reg_bram_1_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(61),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(61),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(61),
      O => ram_reg_bram_1_i_59_n_12
    );
ram_reg_bram_1_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_62_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(58),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(58),
      O => d1(58)
    );
ram_reg_bram_1_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(60),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(60),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(60),
      O => ram_reg_bram_1_i_60_n_12
    );
ram_reg_bram_1_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(59),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(59),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(59),
      O => ram_reg_bram_1_i_61_n_12
    );
ram_reg_bram_1_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(58),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(58),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(58),
      O => ram_reg_bram_1_i_62_n_12
    );
ram_reg_bram_1_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(57),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(57),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(57),
      O => ram_reg_bram_1_i_63_n_12
    );
ram_reg_bram_1_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(56),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(56),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(56),
      O => ram_reg_bram_1_i_64_n_12
    );
ram_reg_bram_1_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(55),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(55),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(55),
      O => ram_reg_bram_1_i_65_n_12
    );
ram_reg_bram_1_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(54),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(54),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(54),
      O => ram_reg_bram_1_i_66_n_12
    );
ram_reg_bram_1_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(53),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(53),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(53),
      O => ram_reg_bram_1_i_67_n_12
    );
ram_reg_bram_1_i_68: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(52),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(52),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(52),
      O => ram_reg_bram_1_i_68_n_12
    );
ram_reg_bram_1_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(51),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(51),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(51),
      O => ram_reg_bram_1_i_69_n_12
    );
ram_reg_bram_1_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_63_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(57),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(57),
      O => d1(57)
    );
ram_reg_bram_1_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(50),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(50),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(50),
      O => ram_reg_bram_1_i_70_n_12
    );
ram_reg_bram_1_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(49),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(49),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(49),
      O => ram_reg_bram_1_i_71_n_12
    );
ram_reg_bram_1_i_72: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(48),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(48),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(48),
      O => ram_reg_bram_1_i_72_n_12
    );
ram_reg_bram_1_i_73: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(47),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(47),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(47),
      O => ram_reg_bram_1_i_73_n_12
    );
ram_reg_bram_1_i_74: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(46),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(46),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(46),
      O => ram_reg_bram_1_i_74_n_12
    );
ram_reg_bram_1_i_75: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(45),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(45),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(45),
      O => ram_reg_bram_1_i_75_n_12
    );
ram_reg_bram_1_i_76: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(44),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(44),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(44),
      O => ram_reg_bram_1_i_76_n_12
    );
ram_reg_bram_1_i_77: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(43),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(43),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(43),
      O => ram_reg_bram_1_i_77_n_12
    );
ram_reg_bram_1_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(42),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(42),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(42),
      O => ram_reg_bram_1_i_78_n_12
    );
ram_reg_bram_1_i_79: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(41),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(41),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(41),
      O => ram_reg_bram_1_i_79_n_12
    );
ram_reg_bram_1_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_64_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(56),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(56),
      O => d1(56)
    );
ram_reg_bram_1_i_80: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(40),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(40),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(40),
      O => ram_reg_bram_1_i_80_n_12
    );
ram_reg_bram_1_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(39),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(39),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(39),
      O => ram_reg_bram_1_i_81_n_12
    );
ram_reg_bram_1_i_82: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(38),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(38),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(38),
      O => ram_reg_bram_1_i_82_n_12
    );
ram_reg_bram_1_i_83: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0047FF47"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(37),
      I1 => Q(3),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(37),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(37),
      O => ram_reg_bram_1_i_83_n_12
    );
ram_reg_bram_1_i_84: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out7(36),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out5(36),
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out3(36),
      O => ram_reg_bram_1_i_84_n_12
    );
ram_reg_bram_1_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(63),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(63),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(63),
      O => ram_reg_bram_1_i_85_n_12
    );
ram_reg_bram_1_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(62),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(62),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(62),
      O => ram_reg_bram_1_i_86_n_12
    );
ram_reg_bram_1_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(61),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(61),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(61),
      O => ram_reg_bram_1_i_87_n_12
    );
ram_reg_bram_1_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(60),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(60),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(60),
      O => ram_reg_bram_1_i_88_n_12
    );
ram_reg_bram_1_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(59),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(59),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(59),
      O => ram_reg_bram_1_i_89_n_12
    );
ram_reg_bram_1_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC500C5"
    )
        port map (
      I0 => ram_reg_bram_1_i_65_n_12,
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out1(55),
      I2 => Q(5),
      I3 => Q(6),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out(55),
      O => d1(55)
    );
ram_reg_bram_1_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA3ACA0ACA0ACA0"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(58),
      I1 => Q(4),
      I2 => Q(5),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(58),
      I4 => Q(3),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(58),
      O => ram_reg_bram_1_i_90_n_12
    );
ram_reg_bram_1_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFACACACA3A0A0A0"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(57),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(3),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(57),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(57),
      O => ram_reg_bram_1_i_91_n_12
    );
ram_reg_bram_1_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(56),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(56),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(56),
      O => ram_reg_bram_1_i_92_n_12
    );
ram_reg_bram_1_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(55),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(55),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(55),
      O => ram_reg_bram_1_i_93_n_12
    );
ram_reg_bram_1_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(54),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(54),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(54),
      O => ram_reg_bram_1_i_94_n_12
    );
ram_reg_bram_1_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(53),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(53),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(53),
      O => ram_reg_bram_1_i_95_n_12
    );
ram_reg_bram_1_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(52),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(52),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(52),
      O => ram_reg_bram_1_i_96_n_12
    );
ram_reg_bram_1_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(51),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(51),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(51),
      O => ram_reg_bram_1_i_97_n_12
    );
ram_reg_bram_1_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(50),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(50),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(50),
      O => ram_reg_bram_1_i_98_n_12
    );
ram_reg_bram_1_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out6(49),
      I2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out4(49),
      I3 => Q(4),
      I4 => Q(5),
      I5 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_p_out2(49),
      O => ram_reg_bram_1_i_99_n_12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_137_4 is
  port (
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0 : out STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0 : out STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_reg : out STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln62_reg_1377 : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_1 : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg : in STD_LOGIC;
    ram_reg_bram_1_0 : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_137_4 : entity is "Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_137_4";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_137_4;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_137_4 is
  signal add_ln137_fu_74_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^grp_autocorrelation_pipeline_vitis_loop_137_4_fu_404_l_acf_ce0\ : STD_LOGIC;
  signal k_fu_320 : STD_LOGIC;
  signal k_fu_32_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0 <= \^grp_autocorrelation_pipeline_vitis_loop_137_4_fu_404_l_acf_ce0\;
\L_ACF_addr_reg_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1(0),
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0(0),
      R => '0'
    );
\L_ACF_addr_reg_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1(1),
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0(1),
      R => '0'
    );
\L_ACF_addr_reg_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1(2),
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0(2),
      R => '0'
    );
\L_ACF_addr_reg_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1(3),
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0(3),
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => \^grp_autocorrelation_pipeline_vitis_loop_137_4_fu_404_l_acf_ce0\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_28
     port map (
      D(0) => D(0),
      Q(9 downto 0) => Q(11 downto 2),
      add_ln137_fu_74_p2(4 downto 0) => add_ln137_fu_74_p2(4 downto 0),
      address1(3 downto 0) => address1(3 downto 0),
      \ap_CS_fsm_reg[21]\ => \ap_CS_fsm_reg[21]\,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_rst_0 => flow_control_loop_pipe_sequential_init_U_n_29,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1(3 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address1(3 downto 0),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_reg => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_reg,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0,
      icmp_ln62_reg_1377 => icmp_ln62_reg_1377,
      k_fu_320 => k_fu_320,
      k_fu_32_reg(4 downto 0) => k_fu_32_reg(4 downto 0),
      ram_reg_bram_0 => ram_reg_bram_0,
      ram_reg_bram_0_0 => ram_reg_bram_0_0,
      ram_reg_bram_0_1 => ram_reg_bram_0_1,
      ram_reg_bram_0_2 => ram_reg_bram_0_2,
      ram_reg_bram_0_3 => ram_reg_bram_0_3,
      ram_reg_bram_1 => ram_reg_bram_1
    );
\k_fu_32_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_fu_320,
      D => add_ln137_fu_74_p2(0),
      Q => k_fu_32_reg(0),
      R => '0'
    );
\k_fu_32_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_fu_320,
      D => add_ln137_fu_74_p2(1),
      Q => k_fu_32_reg(1),
      R => '0'
    );
\k_fu_32_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_fu_320,
      D => add_ln137_fu_74_p2(2),
      Q => k_fu_32_reg(2),
      R => '0'
    );
\k_fu_32_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_fu_320,
      D => add_ln137_fu_74_p2(3),
      Q => k_fu_32_reg(3),
      R => '0'
    );
\k_fu_32_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_fu_320,
      D => add_ln137_fu_74_p2(4),
      Q => k_fu_32_reg(4),
      R => '0'
    );
ram_reg_bram_0_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF0F8F8"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
      I2 => Q(1),
      I3 => \^grp_autocorrelation_pipeline_vitis_loop_137_4_fu_404_l_acf_ce0\,
      I4 => Q(11),
      I5 => ram_reg_bram_1_0,
      O => \ap_CS_fsm_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_143_5 is
  port (
    indata_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    indata_address1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    indata_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \indata_addr_reg_118_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    indata_we0 : out STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0 : out STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    grp_Autocorrelation_fu_103_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \indata_address0[1]\ : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indata_address0[1]_0\ : in STD_LOGIC;
    indata_address1_2_sp_1 : in STD_LOGIC;
    \indata_address1[7]\ : in STD_LOGIC;
    indata_address1_0_sp_1 : in STD_LOGIC;
    indata_address1_1_sp_1 : in STD_LOGIC;
    \indata_address1[2]_0\ : in STD_LOGIC;
    indata_address1_4_sp_1 : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg : in STD_LOGIC;
    \indata_address1[7]_0\ : in STD_LOGIC;
    indata_address1_5_sp_1 : in STD_LOGIC;
    \indata_address1[7]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[22]\ : in STD_LOGIC;
    icmp_ln62_reg_1377 : in STD_LOGIC;
    \indata_d0[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_Autocorrelation_fu_103_ap_start_reg : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_ce0 : in STD_LOGIC;
    icmp_ln62_1_reg_1381 : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_start : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \zext_ln143_cast_reg_110_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_143_5 : entity is "Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_143_5";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_143_5;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_143_5 is
  signal add_ln143_fu_81_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^grp_autocorrelation_pipeline_vitis_loop_143_5_fu_410_indata_ce0\ : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_d0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal idx77_fu_360 : STD_LOGIC;
  signal \idx77_fu_36[5]_i_2_n_12\ : STD_LOGIC;
  signal \idx77_fu_36[7]_i_4_n_12\ : STD_LOGIC;
  signal \idx77_fu_36_reg_n_12_[0]\ : STD_LOGIC;
  signal \idx77_fu_36_reg_n_12_[1]\ : STD_LOGIC;
  signal \idx77_fu_36_reg_n_12_[2]\ : STD_LOGIC;
  signal \idx77_fu_36_reg_n_12_[3]\ : STD_LOGIC;
  signal \idx77_fu_36_reg_n_12_[4]\ : STD_LOGIC;
  signal \idx77_fu_36_reg_n_12_[5]\ : STD_LOGIC;
  signal \idx77_fu_36_reg_n_12_[6]\ : STD_LOGIC;
  signal \idx77_fu_36_reg_n_12_[7]\ : STD_LOGIC;
  signal \indata_address0[1]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal indata_address1_0_sn_1 : STD_LOGIC;
  signal indata_address1_1_sn_1 : STD_LOGIC;
  signal indata_address1_2_sn_1 : STD_LOGIC;
  signal indata_address1_4_sn_1 : STD_LOGIC;
  signal indata_address1_5_sn_1 : STD_LOGIC;
  signal \indata_d0[10]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \indata_d0[11]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \indata_d0[12]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \indata_d0[13]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \indata_d0[14]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \indata_d0[15]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \indata_d0[15]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \indata_d0[3]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \indata_d0[4]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \indata_d0[5]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \indata_d0[6]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \indata_d0[7]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \indata_d0[8]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \indata_d0[9]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal zext_ln143_cast_reg_110 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \indata_d0[3]_INST_0_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \indata_d0[4]_INST_0_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \indata_d0[5]_INST_0_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \indata_d0[6]_INST_0_i_1\ : label is "soft_lutpair87";
begin
  grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0 <= \^grp_autocorrelation_pipeline_vitis_loop_143_5_fu_410_indata_ce0\;
  indata_address1_0_sn_1 <= indata_address1_0_sp_1;
  indata_address1_1_sn_1 <= indata_address1_1_sp_1;
  indata_address1_2_sn_1 <= indata_address1_2_sp_1;
  indata_address1_4_sn_1 <= indata_address1_4_sp_1;
  indata_address1_5_sn_1 <= indata_address1_5_sp_1;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => idx77_fu_360,
      Q => \^grp_autocorrelation_pipeline_vitis_loop_143_5_fu_410_indata_ce0\,
      R => ap_rst
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_27
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(5) => Q(8),
      Q(4 downto 1) => Q(6 downto 3),
      Q(0) => Q(0),
      add_ln143_fu_81_p2(7 downto 0) => add_ln143_fu_81_p2(7 downto 0),
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]\,
      \ap_CS_fsm_reg[1]\(1 downto 0) => \ap_CS_fsm_reg[1]\(1 downto 0),
      \ap_CS_fsm_reg[22]\ => \ap_CS_fsm_reg[22]\,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_start => ap_start,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_0,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_33,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_1(1 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg(1 downto 0),
      grp_Autocorrelation_fu_103_ap_start_reg => grp_Autocorrelation_fu_103_ap_start_reg,
      grp_Autocorrelation_fu_103_ap_start_reg_reg(1 downto 0) => grp_Autocorrelation_fu_103_ap_start_reg_reg(1 downto 0),
      icmp_ln62_reg_1377 => icmp_ln62_reg_1377,
      idx77_fu_360 => idx77_fu_360,
      \idx77_fu_36_reg[0]\(0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1(0),
      \idx77_fu_36_reg[4]\ => \idx77_fu_36_reg_n_12_[1]\,
      \idx77_fu_36_reg[4]_0\ => \idx77_fu_36_reg_n_12_[2]\,
      \idx77_fu_36_reg[4]_1\ => \idx77_fu_36_reg_n_12_[3]\,
      \idx77_fu_36_reg[4]_2\ => \idx77_fu_36_reg_n_12_[0]\,
      \idx77_fu_36_reg[5]\ => \idx77_fu_36[5]_i_2_n_12\,
      \idx77_fu_36_reg[7]\ => \idx77_fu_36_reg_n_12_[6]\,
      \idx77_fu_36_reg[7]_0\ => \idx77_fu_36[7]_i_4_n_12\,
      indata_address1(5 downto 0) => indata_address1(5 downto 0),
      \indata_address1[2]_0\ => \indata_address1[2]_0\,
      \indata_address1[4]_0\ => \idx77_fu_36_reg_n_12_[4]\,
      \indata_address1[5]_0\ => \idx77_fu_36_reg_n_12_[5]\,
      \indata_address1[7]\ => \indata_address1[7]\,
      \indata_address1[7]_0\ => \indata_address1[7]_0\,
      \indata_address1[7]_1\ => \indata_address1[7]_1\,
      \indata_address1[7]_2\ => \idx77_fu_36_reg_n_12_[7]\,
      indata_address1_0_sp_1 => indata_address1_0_sn_1,
      indata_address1_1_sp_1 => indata_address1_1_sn_1,
      indata_address1_2_sp_1 => indata_address1_2_sn_1,
      indata_address1_4_sp_1 => indata_address1_4_sn_1,
      indata_address1_5_sp_1 => indata_address1_5_sn_1
    );
\idx77_fu_36[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \idx77_fu_36_reg_n_12_[3]\,
      I1 => \idx77_fu_36_reg_n_12_[1]\,
      I2 => \idx77_fu_36_reg_n_12_[0]\,
      I3 => \idx77_fu_36_reg_n_12_[2]\,
      I4 => \idx77_fu_36_reg_n_12_[4]\,
      O => \idx77_fu_36[5]_i_2_n_12\
    );
\idx77_fu_36[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \idx77_fu_36_reg_n_12_[4]\,
      I1 => \idx77_fu_36_reg_n_12_[2]\,
      I2 => \idx77_fu_36_reg_n_12_[0]\,
      I3 => \idx77_fu_36_reg_n_12_[1]\,
      I4 => \idx77_fu_36_reg_n_12_[3]\,
      I5 => \idx77_fu_36_reg_n_12_[5]\,
      O => \idx77_fu_36[7]_i_4_n_12\
    );
\idx77_fu_36_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => idx77_fu_360,
      D => add_ln143_fu_81_p2(0),
      Q => \idx77_fu_36_reg_n_12_[0]\,
      R => '0'
    );
\idx77_fu_36_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => idx77_fu_360,
      D => add_ln143_fu_81_p2(1),
      Q => \idx77_fu_36_reg_n_12_[1]\,
      R => '0'
    );
\idx77_fu_36_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => idx77_fu_360,
      D => add_ln143_fu_81_p2(2),
      Q => \idx77_fu_36_reg_n_12_[2]\,
      R => '0'
    );
\idx77_fu_36_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => idx77_fu_360,
      D => add_ln143_fu_81_p2(3),
      Q => \idx77_fu_36_reg_n_12_[3]\,
      R => '0'
    );
\idx77_fu_36_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => idx77_fu_360,
      D => add_ln143_fu_81_p2(4),
      Q => \idx77_fu_36_reg_n_12_[4]\,
      R => '0'
    );
\idx77_fu_36_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => idx77_fu_360,
      D => add_ln143_fu_81_p2(5),
      Q => \idx77_fu_36_reg_n_12_[5]\,
      R => '0'
    );
\idx77_fu_36_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => idx77_fu_360,
      D => add_ln143_fu_81_p2(6),
      Q => \idx77_fu_36_reg_n_12_[6]\,
      R => '0'
    );
\idx77_fu_36_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => idx77_fu_360,
      D => add_ln143_fu_81_p2(7),
      Q => \idx77_fu_36_reg_n_12_[7]\,
      R => '0'
    );
\indata_addr_reg_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1(0),
      Q => \indata_addr_reg_118_reg[7]_0\(0),
      R => '0'
    );
\indata_addr_reg_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx77_fu_36_reg_n_12_[1]\,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0(1),
      R => flow_control_loop_pipe_sequential_init_U_n_33
    );
\indata_addr_reg_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx77_fu_36_reg_n_12_[2]\,
      Q => \indata_addr_reg_118_reg[7]_0\(1),
      R => flow_control_loop_pipe_sequential_init_U_n_33
    );
\indata_addr_reg_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx77_fu_36_reg_n_12_[3]\,
      Q => \indata_addr_reg_118_reg[7]_0\(2),
      R => flow_control_loop_pipe_sequential_init_U_n_33
    );
\indata_addr_reg_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx77_fu_36_reg_n_12_[4]\,
      Q => \indata_addr_reg_118_reg[7]_0\(3),
      R => flow_control_loop_pipe_sequential_init_U_n_33
    );
\indata_addr_reg_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx77_fu_36_reg_n_12_[5]\,
      Q => \indata_addr_reg_118_reg[7]_0\(4),
      R => flow_control_loop_pipe_sequential_init_U_n_33
    );
\indata_addr_reg_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx77_fu_36_reg_n_12_[6]\,
      Q => \indata_addr_reg_118_reg[7]_0\(5),
      R => flow_control_loop_pipe_sequential_init_U_n_33
    );
\indata_addr_reg_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \idx77_fu_36_reg_n_12_[7]\,
      Q => \indata_addr_reg_118_reg[7]_0\(6),
      R => flow_control_loop_pipe_sequential_init_U_n_33
    );
\indata_address0[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAAABABBBBBBBB"
    )
        port map (
      I0 => Q(5),
      I1 => \indata_address0[1]_INST_0_i_1_n_12\,
      I2 => \indata_address0[1]\,
      I3 => Q(7),
      I4 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(0),
      I5 => \indata_address0[1]_0\,
      O => indata_address0(0)
    );
\indata_address0[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFFBAAA"
    )
        port map (
      I0 => Q(4),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0(1),
      I2 => icmp_ln62_reg_1377,
      I3 => Q(8),
      I4 => Q(2),
      I5 => Q(3),
      O => \indata_address0[1]_INST_0_i_1_n_12\
    );
\indata_d0[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => zext_ln143_cast_reg_110(1),
      I1 => indata_q1(0),
      I2 => zext_ln143_cast_reg_110(2),
      I3 => zext_ln143_cast_reg_110(0),
      I4 => \indata_address1[7]\,
      I5 => \indata_d0[15]\(0),
      O => indata_d0(0)
    );
\indata_d0[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \indata_d0[10]_INST_0_i_1_n_12\,
      I1 => zext_ln143_cast_reg_110(0),
      I2 => \indata_d0[11]_INST_0_i_1_n_12\,
      I3 => icmp_ln62_reg_1377,
      I4 => Q(8),
      I5 => \indata_d0[15]\(10),
      O => indata_d0(10)
    );
\indata_d0[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => indata_q1(3),
      I1 => indata_q1(7),
      I2 => zext_ln143_cast_reg_110(1),
      I3 => indata_q1(5),
      I4 => zext_ln143_cast_reg_110(2),
      I5 => indata_q1(9),
      O => \indata_d0[10]_INST_0_i_1_n_12\
    );
\indata_d0[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \indata_d0[11]_INST_0_i_1_n_12\,
      I1 => zext_ln143_cast_reg_110(0),
      I2 => \indata_d0[12]_INST_0_i_1_n_12\,
      I3 => icmp_ln62_reg_1377,
      I4 => Q(8),
      I5 => \indata_d0[15]\(11),
      O => indata_d0(11)
    );
\indata_d0[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => indata_q1(4),
      I1 => indata_q1(8),
      I2 => zext_ln143_cast_reg_110(1),
      I3 => indata_q1(6),
      I4 => zext_ln143_cast_reg_110(2),
      I5 => indata_q1(10),
      O => \indata_d0[11]_INST_0_i_1_n_12\
    );
\indata_d0[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \indata_d0[12]_INST_0_i_1_n_12\,
      I1 => zext_ln143_cast_reg_110(0),
      I2 => \indata_d0[13]_INST_0_i_1_n_12\,
      I3 => icmp_ln62_reg_1377,
      I4 => Q(8),
      I5 => \indata_d0[15]\(12),
      O => indata_d0(12)
    );
\indata_d0[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => indata_q1(5),
      I1 => indata_q1(9),
      I2 => zext_ln143_cast_reg_110(1),
      I3 => indata_q1(7),
      I4 => zext_ln143_cast_reg_110(2),
      I5 => indata_q1(11),
      O => \indata_d0[12]_INST_0_i_1_n_12\
    );
\indata_d0[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \indata_d0[13]_INST_0_i_1_n_12\,
      I1 => zext_ln143_cast_reg_110(0),
      I2 => \indata_d0[14]_INST_0_i_1_n_12\,
      I3 => icmp_ln62_reg_1377,
      I4 => Q(8),
      I5 => \indata_d0[15]\(13),
      O => indata_d0(13)
    );
\indata_d0[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => indata_q1(6),
      I1 => indata_q1(10),
      I2 => zext_ln143_cast_reg_110(1),
      I3 => indata_q1(8),
      I4 => zext_ln143_cast_reg_110(2),
      I5 => indata_q1(12),
      O => \indata_d0[13]_INST_0_i_1_n_12\
    );
\indata_d0[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \indata_d0[14]_INST_0_i_1_n_12\,
      I1 => zext_ln143_cast_reg_110(0),
      I2 => \indata_d0[15]_INST_0_i_1_n_12\,
      I3 => icmp_ln62_reg_1377,
      I4 => Q(8),
      I5 => \indata_d0[15]\(14),
      O => indata_d0(14)
    );
\indata_d0[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => indata_q1(7),
      I1 => indata_q1(11),
      I2 => zext_ln143_cast_reg_110(1),
      I3 => indata_q1(9),
      I4 => zext_ln143_cast_reg_110(2),
      I5 => indata_q1(13),
      O => \indata_d0[14]_INST_0_i_1_n_12\
    );
\indata_d0[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \indata_d0[15]_INST_0_i_1_n_12\,
      I1 => zext_ln143_cast_reg_110(0),
      I2 => \indata_d0[15]_INST_0_i_2_n_12\,
      I3 => icmp_ln62_reg_1377,
      I4 => Q(8),
      I5 => \indata_d0[15]\(15),
      O => indata_d0(15)
    );
\indata_d0[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => indata_q1(8),
      I1 => indata_q1(12),
      I2 => zext_ln143_cast_reg_110(1),
      I3 => indata_q1(10),
      I4 => zext_ln143_cast_reg_110(2),
      I5 => indata_q1(14),
      O => \indata_d0[15]_INST_0_i_1_n_12\
    );
\indata_d0[15]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => indata_q1(9),
      I1 => indata_q1(13),
      I2 => zext_ln143_cast_reg_110(1),
      I3 => indata_q1(11),
      I4 => zext_ln143_cast_reg_110(2),
      I5 => indata_q1(15),
      O => \indata_d0[15]_INST_0_i_2_n_12\
    );
\indata_d0[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_d0(1),
      I1 => icmp_ln62_reg_1377,
      I2 => Q(8),
      I3 => \indata_d0[15]\(1),
      O => indata_d0(1)
    );
\indata_d0[1]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => indata_q1(0),
      I1 => zext_ln143_cast_reg_110(0),
      I2 => zext_ln143_cast_reg_110(2),
      I3 => indata_q1(1),
      I4 => zext_ln143_cast_reg_110(1),
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_d0(1)
    );
\indata_d0[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_d0(2),
      I1 => icmp_ln62_reg_1377,
      I2 => Q(8),
      I3 => \indata_d0[15]\(2),
      O => indata_d0(2)
    );
\indata_d0[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => indata_q1(1),
      I1 => zext_ln143_cast_reg_110(0),
      I2 => indata_q1(0),
      I3 => zext_ln143_cast_reg_110(1),
      I4 => indata_q1(2),
      I5 => zext_ln143_cast_reg_110(2),
      O => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_d0(2)
    );
\indata_d0[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \indata_d0[3]_INST_0_i_1_n_12\,
      I1 => zext_ln143_cast_reg_110(0),
      I2 => \indata_d0[4]_INST_0_i_1_n_12\,
      I3 => icmp_ln62_reg_1377,
      I4 => Q(8),
      I5 => \indata_d0[15]\(3),
      O => indata_d0(3)
    );
\indata_d0[3]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => indata_q1(0),
      I1 => zext_ln143_cast_reg_110(1),
      I2 => indata_q1(2),
      I3 => zext_ln143_cast_reg_110(2),
      O => \indata_d0[3]_INST_0_i_1_n_12\
    );
\indata_d0[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \indata_d0[4]_INST_0_i_1_n_12\,
      I1 => zext_ln143_cast_reg_110(0),
      I2 => \indata_d0[5]_INST_0_i_1_n_12\,
      I3 => icmp_ln62_reg_1377,
      I4 => Q(8),
      I5 => \indata_d0[15]\(4),
      O => indata_d0(4)
    );
\indata_d0[4]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => indata_q1(1),
      I1 => zext_ln143_cast_reg_110(1),
      I2 => indata_q1(3),
      I3 => zext_ln143_cast_reg_110(2),
      O => \indata_d0[4]_INST_0_i_1_n_12\
    );
\indata_d0[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \indata_d0[5]_INST_0_i_1_n_12\,
      I1 => zext_ln143_cast_reg_110(0),
      I2 => \indata_d0[6]_INST_0_i_1_n_12\,
      I3 => icmp_ln62_reg_1377,
      I4 => Q(8),
      I5 => \indata_d0[15]\(5),
      O => indata_d0(5)
    );
\indata_d0[5]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => indata_q1(2),
      I1 => zext_ln143_cast_reg_110(1),
      I2 => indata_q1(0),
      I3 => zext_ln143_cast_reg_110(2),
      I4 => indata_q1(4),
      O => \indata_d0[5]_INST_0_i_1_n_12\
    );
\indata_d0[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \indata_d0[6]_INST_0_i_1_n_12\,
      I1 => zext_ln143_cast_reg_110(0),
      I2 => \indata_d0[7]_INST_0_i_1_n_12\,
      I3 => icmp_ln62_reg_1377,
      I4 => Q(8),
      I5 => \indata_d0[15]\(6),
      O => indata_d0(6)
    );
\indata_d0[6]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => indata_q1(3),
      I1 => zext_ln143_cast_reg_110(1),
      I2 => indata_q1(1),
      I3 => zext_ln143_cast_reg_110(2),
      I4 => indata_q1(5),
      O => \indata_d0[6]_INST_0_i_1_n_12\
    );
\indata_d0[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \indata_d0[7]_INST_0_i_1_n_12\,
      I1 => zext_ln143_cast_reg_110(0),
      I2 => \indata_d0[8]_INST_0_i_1_n_12\,
      I3 => icmp_ln62_reg_1377,
      I4 => Q(8),
      I5 => \indata_d0[15]\(7),
      O => indata_d0(7)
    );
\indata_d0[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => indata_q1(0),
      I1 => indata_q1(4),
      I2 => zext_ln143_cast_reg_110(1),
      I3 => indata_q1(2),
      I4 => zext_ln143_cast_reg_110(2),
      I5 => indata_q1(6),
      O => \indata_d0[7]_INST_0_i_1_n_12\
    );
\indata_d0[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \indata_d0[8]_INST_0_i_1_n_12\,
      I1 => zext_ln143_cast_reg_110(0),
      I2 => \indata_d0[9]_INST_0_i_1_n_12\,
      I3 => icmp_ln62_reg_1377,
      I4 => Q(8),
      I5 => \indata_d0[15]\(8),
      O => indata_d0(8)
    );
\indata_d0[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => indata_q1(1),
      I1 => indata_q1(5),
      I2 => zext_ln143_cast_reg_110(1),
      I3 => indata_q1(3),
      I4 => zext_ln143_cast_reg_110(2),
      I5 => indata_q1(7),
      O => \indata_d0[8]_INST_0_i_1_n_12\
    );
\indata_d0[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \indata_d0[9]_INST_0_i_1_n_12\,
      I1 => zext_ln143_cast_reg_110(0),
      I2 => \indata_d0[10]_INST_0_i_1_n_12\,
      I3 => icmp_ln62_reg_1377,
      I4 => Q(8),
      I5 => \indata_d0[15]\(9),
      O => indata_d0(9)
    );
\indata_d0[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => indata_q1(2),
      I1 => indata_q1(6),
      I2 => zext_ln143_cast_reg_110(1),
      I3 => indata_q1(4),
      I4 => zext_ln143_cast_reg_110(2),
      I5 => indata_q1(8),
      O => \indata_d0[9]_INST_0_i_1_n_12\
    );
indata_we0_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80808080808080"
    )
        port map (
      I0 => \^grp_autocorrelation_pipeline_vitis_loop_143_5_fu_410_indata_ce0\,
      I1 => icmp_ln62_reg_1377,
      I2 => Q(8),
      I3 => indata_ce0,
      I4 => Q(1),
      I5 => icmp_ln62_1_reg_1381,
      O => indata_we0
    );
\zext_ln143_cast_reg_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln143_cast_reg_110_reg[2]_0\(0),
      Q => zext_ln143_cast_reg_110(0),
      R => '0'
    );
\zext_ln143_cast_reg_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln143_cast_reg_110_reg[2]_0\(1),
      Q => zext_ln143_cast_reg_110(1),
      R => '0'
    );
\zext_ln143_cast_reg_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln143_cast_reg_110_reg[2]_0\(2),
      Q => zext_ln143_cast_reg_110(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_76_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Autocorrelation_fu_103_L_ACF_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    indata_ce0 : out STD_LOGIC;
    \k_3_fu_30_reg[4]_0\ : out STD_LOGIC;
    address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm14_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_bram_1 : in STD_LOGIC;
    ram_reg_bram_1_0 : in STD_LOGIC;
    indata_ce0_0 : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0 : in STD_LOGIC;
    indata_ce0_1 : in STD_LOGIC;
    indata_ce0_2 : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0 : in STD_LOGIC;
    ram_reg_bram_1_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_1_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_1_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_1_4 : in STD_LOGIC;
    ram_reg_bram_1_5 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_76_2 : entity is "Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_76_2";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_76_2;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_76_2 is
  signal add_ln76_fu_69_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal k_3_fu_30 : STD_LOGIC;
  signal \k_3_fu_30_reg_n_12_[0]\ : STD_LOGIC;
  signal \k_3_fu_30_reg_n_12_[1]\ : STD_LOGIC;
  signal \k_3_fu_30_reg_n_12_[2]\ : STD_LOGIC;
  signal \k_3_fu_30_reg_n_12_[3]\ : STD_LOGIC;
  signal \k_3_fu_30_reg_n_12_[4]\ : STD_LOGIC;
begin
flow_control_loop_pipe_sequential_init_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_25
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      WEBWE(0) => WEBWE(0),
      add_ln76_fu_69_p2(0) => add_ln76_fu_69_p2(0),
      address0(2 downto 0) => address0(2 downto 0),
      ap_NS_fsm14_out => ap_NS_fsm14_out,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0(3 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0(3 downto 0),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg => \k_3_fu_30_reg_n_12_[4]\,
      grp_Autocorrelation_fu_103_L_ACF_address0(0) => grp_Autocorrelation_fu_103_L_ACF_address0(0),
      indata_ce0 => indata_ce0,
      indata_ce0_0 => indata_ce0_0,
      indata_ce0_1 => indata_ce0_1,
      indata_ce0_2 => indata_ce0_2,
      k_3_fu_30 => k_3_fu_30,
      \k_3_fu_30_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_23,
      \k_3_fu_30_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_22,
      \k_3_fu_30_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_21,
      \k_3_fu_30_reg[3]_0\ => \k_3_fu_30_reg_n_12_[3]\,
      \k_3_fu_30_reg[4]\ => \k_3_fu_30_reg[4]_0\,
      \k_3_fu_30_reg[4]_0\ => flow_control_loop_pipe_sequential_init_U_n_24,
      \k_3_fu_30_reg[4]_1\ => \k_3_fu_30_reg_n_12_[1]\,
      \k_3_fu_30_reg[4]_2\ => \k_3_fu_30_reg_n_12_[2]\,
      \k_3_fu_30_reg[4]_3\ => \k_3_fu_30_reg_n_12_[0]\,
      ram_reg_bram_1 => ram_reg_bram_1,
      ram_reg_bram_1_0 => ram_reg_bram_1_0,
      ram_reg_bram_1_1(2 downto 0) => ram_reg_bram_1_1(2 downto 0),
      ram_reg_bram_1_2(0) => ram_reg_bram_1_2(0),
      ram_reg_bram_1_3(1 downto 0) => ram_reg_bram_1_3(1 downto 0),
      ram_reg_bram_1_4 => ram_reg_bram_1_4,
      ram_reg_bram_1_5 => ram_reg_bram_1_5
    );
\k_3_fu_30_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_3_fu_30,
      D => add_ln76_fu_69_p2(0),
      Q => \k_3_fu_30_reg_n_12_[0]\,
      R => '0'
    );
\k_3_fu_30_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_3_fu_30,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \k_3_fu_30_reg_n_12_[1]\,
      R => '0'
    );
\k_3_fu_30_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_3_fu_30,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \k_3_fu_30_reg_n_12_[2]\,
      R => '0'
    );
\k_3_fu_30_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \k_3_fu_30_reg_n_12_[3]\,
      R => '0'
    );
\k_3_fu_30_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_3_fu_30,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \k_3_fu_30_reg_n_12_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_Quantization_and_coding is
  port (
    LARc_d0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    LARc_q1_0_sp_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LARc_q1_15_sp_1 : out STD_LOGIC;
    LARc_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    LARc_address1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    LARc_ce1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_1\ : out STD_LOGIC;
    LARc_we1 : out STD_LOGIC;
    LARc_d1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \LARc_q1[0]_0\ : out STD_LOGIC;
    LARc_q1_10_sp_1 : out STD_LOGIC;
    \LARc_q1[10]_0\ : out STD_LOGIC;
    LARc_q1_3_sp_1 : out STD_LOGIC;
    LARc_q1_1_sp_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_2\ : out STD_LOGIC;
    \select_ln283_1_reg_1499_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_3\ : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    LARc_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    LARc_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    LARc_d0_2_sp_1 : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LARc_d0[6]\ : in STD_LOGIC;
    \LARc_d0[6]_0\ : in STD_LOGIC;
    \LARc_address0[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \LARc_address0[2]_0\ : in STD_LOGIC;
    \LARc_address1[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    grp_Quantization_and_coding_fu_122_ap_start_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    LARc_we0 : in STD_LOGIC;
    \LARc_d0[6]_1\ : in STD_LOGIC;
    \LARc_d0[6]_2\ : in STD_LOGIC;
    \LARc_d0[6]_3\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \LARc_d0[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \LARc_d0[2]_0\ : in STD_LOGIC;
    LARc_d0_3_sp_1 : in STD_LOGIC;
    LARc_d0_0_sp_1 : in STD_LOGIC;
    \LARc_d0[5]_INST_0_i_6\ : in STD_LOGIC;
    \LARc_d0[5]_INST_0_i_6_0\ : in STD_LOGIC;
    \LARc_d0[5]_INST_0_i_6_1\ : in STD_LOGIC;
    \LARc_d0[5]_INST_0_i_6_2\ : in STD_LOGIC;
    LARc_address0_1_sp_1 : in STD_LOGIC;
    \LARc_d0[4]_INST_0_i_1\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_Quantization_and_coding : entity is "Gsm_LPC_Analysis_Quantization_and_coding";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_Quantization_and_coding;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_Quantization_and_coding is
  signal \LARc_address0[1]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \LARc_address0[1]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \LARc_address0[2]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal LARc_address0_1_sn_1 : STD_LOGIC;
  signal LARc_ce1_INST_0_i_1_n_12 : STD_LOGIC;
  signal \LARc_d0[0]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \LARc_d0[0]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \LARc_d0[1]_INST_0_i_6_n_12\ : STD_LOGIC;
  signal \LARc_d0[2]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \LARc_d0[2]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \LARc_d0[2]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal \LARc_d0[2]_INST_0_i_5_n_12\ : STD_LOGIC;
  signal \LARc_d0[3]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \LARc_d0[3]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \LARc_d0[3]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \LARc_d0[3]_INST_0_i_6_n_12\ : STD_LOGIC;
  signal \LARc_d0[6]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \LARc_d0[6]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \LARc_d0[6]_INST_0_i_5_n_12\ : STD_LOGIC;
  signal LARc_d0_0_sn_1 : STD_LOGIC;
  signal LARc_d0_2_sn_1 : STD_LOGIC;
  signal LARc_d0_3_sn_1 : STD_LOGIC;
  signal \LARc_d1[0]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \LARc_d1[1]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \LARc_d1[2]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \LARc_d1[3]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \^larc_q1[0]_0\ : STD_LOGIC;
  signal \^larc_q1[10]_0\ : STD_LOGIC;
  signal LARc_q1_0_sn_1 : STD_LOGIC;
  signal LARc_q1_10_sn_1 : STD_LOGIC;
  signal LARc_q1_15_sn_1 : STD_LOGIC;
  signal LARc_q1_1_sn_1 : STD_LOGIC;
  signal LARc_q1_3_sn_1 : STD_LOGIC;
  signal \add_ln48_1_fu_371_p2_carry__0_i_1_n_12\ : STD_LOGIC;
  signal \add_ln48_1_fu_371_p2_carry__0_i_2_n_12\ : STD_LOGIC;
  signal \add_ln48_1_fu_371_p2_carry__0_i_3_n_12\ : STD_LOGIC;
  signal \add_ln48_1_fu_371_p2_carry__0_i_4_n_12\ : STD_LOGIC;
  signal \add_ln48_1_fu_371_p2_carry__0_i_5_n_12\ : STD_LOGIC;
  signal \add_ln48_1_fu_371_p2_carry__0_i_6_n_12\ : STD_LOGIC;
  signal \add_ln48_1_fu_371_p2_carry__0_i_7_n_12\ : STD_LOGIC;
  signal \add_ln48_1_fu_371_p2_carry__0_i_8_n_12\ : STD_LOGIC;
  signal \add_ln48_1_fu_371_p2_carry__0_i_9_n_12\ : STD_LOGIC;
  signal \add_ln48_1_fu_371_p2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln48_1_fu_371_p2_carry__0_n_13\ : STD_LOGIC;
  signal \add_ln48_1_fu_371_p2_carry__0_n_14\ : STD_LOGIC;
  signal \add_ln48_1_fu_371_p2_carry__0_n_15\ : STD_LOGIC;
  signal \add_ln48_1_fu_371_p2_carry__0_n_16\ : STD_LOGIC;
  signal \add_ln48_1_fu_371_p2_carry__0_n_17\ : STD_LOGIC;
  signal \add_ln48_1_fu_371_p2_carry__0_n_18\ : STD_LOGIC;
  signal \add_ln48_1_fu_371_p2_carry__0_n_19\ : STD_LOGIC;
  signal \add_ln48_1_fu_371_p2_carry__1_i_1_n_12\ : STD_LOGIC;
  signal \add_ln48_1_fu_371_p2_carry__1_n_19\ : STD_LOGIC;
  signal add_ln48_1_fu_371_p2_carry_i_1_n_12 : STD_LOGIC;
  signal add_ln48_1_fu_371_p2_carry_i_2_n_12 : STD_LOGIC;
  signal add_ln48_1_fu_371_p2_carry_i_3_n_12 : STD_LOGIC;
  signal add_ln48_1_fu_371_p2_carry_i_4_n_12 : STD_LOGIC;
  signal add_ln48_1_fu_371_p2_carry_i_5_n_12 : STD_LOGIC;
  signal add_ln48_1_fu_371_p2_carry_i_6_n_12 : STD_LOGIC;
  signal add_ln48_1_fu_371_p2_carry_i_7_n_12 : STD_LOGIC;
  signal add_ln48_1_fu_371_p2_carry_n_12 : STD_LOGIC;
  signal add_ln48_1_fu_371_p2_carry_n_13 : STD_LOGIC;
  signal add_ln48_1_fu_371_p2_carry_n_14 : STD_LOGIC;
  signal add_ln48_1_fu_371_p2_carry_n_15 : STD_LOGIC;
  signal add_ln48_1_fu_371_p2_carry_n_16 : STD_LOGIC;
  signal add_ln48_1_fu_371_p2_carry_n_17 : STD_LOGIC;
  signal add_ln48_1_fu_371_p2_carry_n_18 : STD_LOGIC;
  signal add_ln48_1_fu_371_p2_carry_n_19 : STD_LOGIC;
  signal \add_ln48_2_fu_505_p2_carry__0_i_1_n_12\ : STD_LOGIC;
  signal \add_ln48_2_fu_505_p2_carry__0_i_2_n_12\ : STD_LOGIC;
  signal \add_ln48_2_fu_505_p2_carry__0_i_3_n_12\ : STD_LOGIC;
  signal \add_ln48_2_fu_505_p2_carry__0_i_4_n_12\ : STD_LOGIC;
  signal \add_ln48_2_fu_505_p2_carry__0_i_5_n_12\ : STD_LOGIC;
  signal \add_ln48_2_fu_505_p2_carry__0_i_6_n_12\ : STD_LOGIC;
  signal \add_ln48_2_fu_505_p2_carry__0_i_7_n_12\ : STD_LOGIC;
  signal \add_ln48_2_fu_505_p2_carry__0_i_8_n_12\ : STD_LOGIC;
  signal \add_ln48_2_fu_505_p2_carry__0_i_9_n_12\ : STD_LOGIC;
  signal \add_ln48_2_fu_505_p2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln48_2_fu_505_p2_carry__0_n_13\ : STD_LOGIC;
  signal \add_ln48_2_fu_505_p2_carry__0_n_14\ : STD_LOGIC;
  signal \add_ln48_2_fu_505_p2_carry__0_n_15\ : STD_LOGIC;
  signal \add_ln48_2_fu_505_p2_carry__0_n_16\ : STD_LOGIC;
  signal \add_ln48_2_fu_505_p2_carry__0_n_17\ : STD_LOGIC;
  signal \add_ln48_2_fu_505_p2_carry__0_n_18\ : STD_LOGIC;
  signal \add_ln48_2_fu_505_p2_carry__0_n_19\ : STD_LOGIC;
  signal \add_ln48_2_fu_505_p2_carry__1_i_1_n_12\ : STD_LOGIC;
  signal \add_ln48_2_fu_505_p2_carry__1_n_18\ : STD_LOGIC;
  signal add_ln48_2_fu_505_p2_carry_i_1_n_12 : STD_LOGIC;
  signal add_ln48_2_fu_505_p2_carry_i_2_n_12 : STD_LOGIC;
  signal add_ln48_2_fu_505_p2_carry_i_3_n_12 : STD_LOGIC;
  signal add_ln48_2_fu_505_p2_carry_i_4_n_12 : STD_LOGIC;
  signal add_ln48_2_fu_505_p2_carry_i_5_n_12 : STD_LOGIC;
  signal add_ln48_2_fu_505_p2_carry_i_6_n_12 : STD_LOGIC;
  signal add_ln48_2_fu_505_p2_carry_i_7_n_12 : STD_LOGIC;
  signal add_ln48_2_fu_505_p2_carry_n_12 : STD_LOGIC;
  signal add_ln48_2_fu_505_p2_carry_n_13 : STD_LOGIC;
  signal add_ln48_2_fu_505_p2_carry_n_14 : STD_LOGIC;
  signal add_ln48_2_fu_505_p2_carry_n_15 : STD_LOGIC;
  signal add_ln48_2_fu_505_p2_carry_n_16 : STD_LOGIC;
  signal add_ln48_2_fu_505_p2_carry_n_17 : STD_LOGIC;
  signal add_ln48_2_fu_505_p2_carry_n_18 : STD_LOGIC;
  signal add_ln48_2_fu_505_p2_carry_n_19 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_12_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \icmp_ln40_12_reg_1489_reg_n_12_[0]\ : STD_LOGIC;
  signal icmp_ln40_13_fu_959_p2_carry_i_1_n_12 : STD_LOGIC;
  signal icmp_ln40_13_fu_959_p2_carry_i_2_n_12 : STD_LOGIC;
  signal icmp_ln40_13_fu_959_p2_carry_i_3_n_12 : STD_LOGIC;
  signal icmp_ln40_13_fu_959_p2_carry_i_4_n_12 : STD_LOGIC;
  signal icmp_ln40_13_fu_959_p2_carry_n_18 : STD_LOGIC;
  signal icmp_ln40_13_fu_959_p2_carry_n_19 : STD_LOGIC;
  signal icmp_ln40_15_fu_1165_p2_carry_n_18 : STD_LOGIC;
  signal icmp_ln40_15_fu_1165_p2_carry_n_19 : STD_LOGIC;
  signal \icmp_ln40_16_reg_1519_reg_n_12_[0]\ : STD_LOGIC;
  signal icmp_ln40_17_fu_1249_p2_carry_n_18 : STD_LOGIC;
  signal icmp_ln40_17_fu_1249_p2_carry_n_19 : STD_LOGIC;
  signal \icmp_ln40_18_reg_1529_reg_n_12_[0]\ : STD_LOGIC;
  signal icmp_ln40_9_fu_703_p2_carry_i_1_n_12 : STD_LOGIC;
  signal icmp_ln40_9_fu_703_p2_carry_i_2_n_12 : STD_LOGIC;
  signal icmp_ln40_9_fu_703_p2_carry_i_3_n_12 : STD_LOGIC;
  signal icmp_ln40_9_fu_703_p2_carry_n_18 : STD_LOGIC;
  signal icmp_ln40_9_fu_703_p2_carry_n_19 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U89_n_13 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U89_n_14 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U89_n_15 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U89_n_16 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U89_n_17 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U89_n_18 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U89_n_19 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U90_n_13 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U90_n_14 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U90_n_15 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U90_n_16 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U90_n_17 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U90_n_18 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U90_n_19 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U90_n_20 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U90_n_21 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U90_n_22 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U91_n_13 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U91_n_14 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U91_n_15 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U91_n_16 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U91_n_17 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U91_n_18 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U91_n_19 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U91_n_20 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U91_n_21 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U91_n_22 : STD_LOGIC;
  signal select_ln277_1_reg_1449 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \select_ln277_1_reg_1449[0]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln277_1_reg_1449[1]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln277_1_reg_1449[2]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln277_1_reg_1449[3]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln277_1_reg_1449[4]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln277_1_reg_1449[4]_i_2_n_12\ : STD_LOGIC;
  signal \select_ln277_1_reg_1449[5]_i_2_n_12\ : STD_LOGIC;
  signal \select_ln277_1_reg_1449[5]_i_3_n_12\ : STD_LOGIC;
  signal \select_ln277_1_reg_1449[5]_i_4_n_12\ : STD_LOGIC;
  signal \select_ln277_1_reg_1449[5]_i_5_n_12\ : STD_LOGIC;
  signal \select_ln277_1_reg_1449[5]_i_6_n_12\ : STD_LOGIC;
  signal \select_ln277_1_reg_1449[6]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln277_1_reg_1449_reg_n_12_[0]\ : STD_LOGIC;
  signal \select_ln277_1_reg_1449_reg_n_12_[1]\ : STD_LOGIC;
  signal \select_ln277_1_reg_1449_reg_n_12_[2]\ : STD_LOGIC;
  signal \select_ln277_1_reg_1449_reg_n_12_[3]\ : STD_LOGIC;
  signal \select_ln277_1_reg_1449_reg_n_12_[4]\ : STD_LOGIC;
  signal \select_ln277_1_reg_1449_reg_n_12_[5]\ : STD_LOGIC;
  signal \select_ln277_1_reg_1449_reg_n_12_[6]\ : STD_LOGIC;
  signal select_ln278_1_reg_1454 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \select_ln278_1_reg_1454[0]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln278_1_reg_1454[1]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln278_1_reg_1454[2]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln278_1_reg_1454[2]_i_2_n_12\ : STD_LOGIC;
  signal \select_ln278_1_reg_1454[3]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln278_1_reg_1454[3]_i_2_n_12\ : STD_LOGIC;
  signal \select_ln278_1_reg_1454[4]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln278_1_reg_1454[4]_i_2_n_12\ : STD_LOGIC;
  signal \select_ln278_1_reg_1454[5]_i_2_n_12\ : STD_LOGIC;
  signal \select_ln278_1_reg_1454[5]_i_3_n_12\ : STD_LOGIC;
  signal \select_ln278_1_reg_1454[5]_i_4_n_12\ : STD_LOGIC;
  signal \select_ln278_1_reg_1454[5]_i_5_n_12\ : STD_LOGIC;
  signal \select_ln278_1_reg_1454[6]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln278_1_reg_1454_reg_n_12_[0]\ : STD_LOGIC;
  signal \select_ln278_1_reg_1454_reg_n_12_[1]\ : STD_LOGIC;
  signal \select_ln278_1_reg_1454_reg_n_12_[2]\ : STD_LOGIC;
  signal \select_ln278_1_reg_1454_reg_n_12_[3]\ : STD_LOGIC;
  signal \select_ln278_1_reg_1454_reg_n_12_[4]\ : STD_LOGIC;
  signal \select_ln278_1_reg_1454_reg_n_12_[5]\ : STD_LOGIC;
  signal \select_ln278_1_reg_1454_reg_n_12_[6]\ : STD_LOGIC;
  signal select_ln279_1_reg_1469 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \select_ln279_1_reg_1469[0]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln279_1_reg_1469[1]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln279_1_reg_1469[2]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln279_1_reg_1469[3]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln279_1_reg_1469[3]_i_2_n_12\ : STD_LOGIC;
  signal \select_ln279_1_reg_1469[4]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln279_1_reg_1469[4]_i_2_n_12\ : STD_LOGIC;
  signal \select_ln279_1_reg_1469[4]_i_3_n_12\ : STD_LOGIC;
  signal \select_ln279_1_reg_1469[4]_i_4_n_12\ : STD_LOGIC;
  signal \select_ln279_1_reg_1469[4]_i_5_n_12\ : STD_LOGIC;
  signal \select_ln279_1_reg_1469[4]_i_6_n_12\ : STD_LOGIC;
  signal \select_ln279_1_reg_1469[4]_i_7_n_12\ : STD_LOGIC;
  signal \select_ln279_1_reg_1469[5]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln279_1_reg_1469[5]_i_2_n_12\ : STD_LOGIC;
  signal select_ln280_1_reg_1474 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \select_ln280_1_reg_1474[0]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln280_1_reg_1474[1]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln280_1_reg_1474[2]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln280_1_reg_1474[2]_i_2_n_12\ : STD_LOGIC;
  signal \select_ln280_1_reg_1474[3]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln280_1_reg_1474[3]_i_2_n_12\ : STD_LOGIC;
  signal \select_ln280_1_reg_1474[3]_i_3_n_12\ : STD_LOGIC;
  signal \select_ln280_1_reg_1474[4]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln280_1_reg_1474[4]_i_2_n_12\ : STD_LOGIC;
  signal \select_ln280_1_reg_1474[4]_i_3_n_12\ : STD_LOGIC;
  signal \select_ln280_1_reg_1474[4]_i_4_n_12\ : STD_LOGIC;
  signal \select_ln280_1_reg_1474[4]_i_5_n_12\ : STD_LOGIC;
  signal \select_ln280_1_reg_1474[4]_i_6_n_12\ : STD_LOGIC;
  signal \select_ln280_1_reg_1474[4]_i_7_n_12\ : STD_LOGIC;
  signal \select_ln280_1_reg_1474[4]_i_8_n_12\ : STD_LOGIC;
  signal \select_ln280_1_reg_1474[4]_i_9_n_12\ : STD_LOGIC;
  signal \select_ln280_1_reg_1474[5]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln280_1_reg_1474[5]_i_2_n_12\ : STD_LOGIC;
  signal select_ln282_1_reg_1514 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \select_ln282_1_reg_1514[0]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln282_1_reg_1514[1]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln282_1_reg_1514[2]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln282_1_reg_1514[2]_i_2_n_12\ : STD_LOGIC;
  signal \select_ln282_1_reg_1514[3]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln282_1_reg_1514[3]_i_2_n_12\ : STD_LOGIC;
  signal \select_ln282_1_reg_1514[4]_i_1_n_12\ : STD_LOGIC;
  signal select_ln283_1_reg_1499 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \select_ln283_1_reg_1499[0]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln283_1_reg_1499[1]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln283_1_reg_1499[2]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln283_1_reg_1499[2]_i_2_n_12\ : STD_LOGIC;
  signal \select_ln283_1_reg_1499[3]_i_10_n_12\ : STD_LOGIC;
  signal \select_ln283_1_reg_1499[3]_i_11_n_12\ : STD_LOGIC;
  signal \select_ln283_1_reg_1499[3]_i_12_n_12\ : STD_LOGIC;
  signal \select_ln283_1_reg_1499[3]_i_13_n_12\ : STD_LOGIC;
  signal \select_ln283_1_reg_1499[3]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln283_1_reg_1499[3]_i_2_n_12\ : STD_LOGIC;
  signal \select_ln283_1_reg_1499[3]_i_3_n_12\ : STD_LOGIC;
  signal \select_ln283_1_reg_1499[3]_i_4_n_12\ : STD_LOGIC;
  signal \select_ln283_1_reg_1499[3]_i_5_n_12\ : STD_LOGIC;
  signal \select_ln283_1_reg_1499[3]_i_6_n_12\ : STD_LOGIC;
  signal \select_ln283_1_reg_1499[3]_i_7_n_12\ : STD_LOGIC;
  signal \select_ln283_1_reg_1499[3]_i_8_n_12\ : STD_LOGIC;
  signal \select_ln283_1_reg_1499[3]_i_9_n_12\ : STD_LOGIC;
  signal \select_ln283_1_reg_1499[4]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln283_1_reg_1499[4]_i_2_n_12\ : STD_LOGIC;
  signal select_ln284_1_reg_1539 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \select_ln284_1_reg_1539[0]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln284_1_reg_1539[1]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln284_1_reg_1539[2]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln284_1_reg_1539[2]_i_2_n_12\ : STD_LOGIC;
  signal \select_ln284_1_reg_1539[2]_i_3_n_12\ : STD_LOGIC;
  signal \select_ln284_1_reg_1539[2]_i_4_n_12\ : STD_LOGIC;
  signal \select_ln284_1_reg_1539[2]_i_5_n_12\ : STD_LOGIC;
  signal \select_ln284_1_reg_1539[2]_i_6_n_12\ : STD_LOGIC;
  signal \select_ln284_1_reg_1539[3]_i_1_n_12\ : STD_LOGIC;
  signal select_ln285_1_reg_1544 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \select_ln285_1_reg_1544[0]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln285_1_reg_1544[1]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln285_1_reg_1544[2]_i_1_n_12\ : STD_LOGIC;
  signal \select_ln285_1_reg_1544[2]_i_2_n_12\ : STD_LOGIC;
  signal \select_ln285_1_reg_1544[2]_i_3_n_12\ : STD_LOGIC;
  signal \select_ln285_1_reg_1544[2]_i_4_n_12\ : STD_LOGIC;
  signal \select_ln285_1_reg_1544[2]_i_5_n_12\ : STD_LOGIC;
  signal \select_ln285_1_reg_1544[2]_i_6_n_12\ : STD_LOGIC;
  signal \select_ln285_1_reg_1544[3]_i_1_n_12\ : STD_LOGIC;
  signal sext_ln39_11_fu_949_p1 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal sext_ln39_4_fu_387_p1 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal sext_ln39_5_fu_521_p1 : STD_LOGIC_VECTOR ( 14 downto 8 );
  signal \sub_ln48_fu_933_p2_carry__0_i_1_n_12\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__0_i_2_n_12\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__0_i_3_n_12\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__0_i_4_n_12\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__0_i_5_n_12\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__0_i_6_n_12\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__0_i_7_n_12\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__0_i_8_n_12\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__0_n_12\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__0_n_13\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__0_n_14\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__0_n_15\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__0_n_16\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__0_n_17\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__0_n_18\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__0_n_19\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__1_i_1_n_12\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__1_i_2_n_12\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__1_i_3_n_12\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__1_i_4_n_12\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__1_i_5_n_12\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__1_n_15\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__1_n_16\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__1_n_17\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__1_n_18\ : STD_LOGIC;
  signal \sub_ln48_fu_933_p2_carry__1_n_19\ : STD_LOGIC;
  signal sub_ln48_fu_933_p2_carry_i_1_n_12 : STD_LOGIC;
  signal sub_ln48_fu_933_p2_carry_i_2_n_12 : STD_LOGIC;
  signal sub_ln48_fu_933_p2_carry_i_3_n_12 : STD_LOGIC;
  signal sub_ln48_fu_933_p2_carry_i_4_n_12 : STD_LOGIC;
  signal sub_ln48_fu_933_p2_carry_i_5_n_12 : STD_LOGIC;
  signal sub_ln48_fu_933_p2_carry_i_6_n_12 : STD_LOGIC;
  signal sub_ln48_fu_933_p2_carry_i_7_n_12 : STD_LOGIC;
  signal sub_ln48_fu_933_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln48_fu_933_p2_carry_n_13 : STD_LOGIC;
  signal sub_ln48_fu_933_p2_carry_n_14 : STD_LOGIC;
  signal sub_ln48_fu_933_p2_carry_n_15 : STD_LOGIC;
  signal sub_ln48_fu_933_p2_carry_n_16 : STD_LOGIC;
  signal sub_ln48_fu_933_p2_carry_n_17 : STD_LOGIC;
  signal sub_ln48_fu_933_p2_carry_n_18 : STD_LOGIC;
  signal sub_ln48_fu_933_p2_carry_n_19 : STD_LOGIC;
  signal sum_13_fu_1187_p2 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal sum_15_fu_1271_p2 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal sum_9_fu_877_p2 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal tmp_4_reg_1494 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_6_reg_1524 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_7_reg_1534 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_add_ln48_1_fu_371_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln48_1_fu_371_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln48_1_fu_371_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln48_1_fu_371_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_add_ln48_2_fu_505_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln48_2_fu_505_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln48_2_fu_505_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln48_2_fu_505_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_icmp_ln40_13_fu_959_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_icmp_ln40_13_fu_959_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln40_15_fu_1165_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_icmp_ln40_15_fu_1165_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln40_17_fu_1249_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_icmp_ln40_17_fu_1249_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln40_9_fu_703_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_icmp_ln40_9_fu_703_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sub_ln48_fu_933_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sub_ln48_fu_933_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_sub_ln48_fu_933_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_sub_ln48_fu_933_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \LARc_address0[1]_INST_0_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of LARc_ce0_INST_0_i_1 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \LARc_d0[2]_INST_0_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \LARc_d0[3]_INST_0_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \LARc_d0[6]_INST_0_i_5\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \LARc_d1[0]_INST_0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \LARc_d1[1]_INST_0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \LARc_d1[2]_INST_0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \LARc_d1[3]_INST_0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \LARc_d1[6]_INST_0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of LARc_we1_INST_0 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__0\ : label is "soft_lutpair143";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of ap_ready_INST_0 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of grp_Quantization_and_coding_fu_122_ap_start_reg_i_1 : label is "soft_lutpair156";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln40_13_fu_959_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln40_15_fu_1165_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln40_17_fu_1249_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln40_9_fu_703_p2_carry : label is 11;
  attribute SOFT_HLUTNM of \select_ln277_1_reg_1449[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \select_ln277_1_reg_1449[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \select_ln277_1_reg_1449[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \select_ln277_1_reg_1449[4]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \select_ln277_1_reg_1449[5]_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \select_ln277_1_reg_1449[5]_i_4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \select_ln277_1_reg_1449[5]_i_6\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \select_ln277_1_reg_1449[6]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \select_ln278_1_reg_1454[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \select_ln278_1_reg_1454[3]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \select_ln278_1_reg_1454[4]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \select_ln278_1_reg_1454[5]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \select_ln278_1_reg_1454[5]_i_5\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \select_ln278_1_reg_1454[6]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \select_ln279_1_reg_1469[4]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \select_ln280_1_reg_1474[2]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \select_ln280_1_reg_1474[3]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \select_ln280_1_reg_1474[4]_i_3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \select_ln280_1_reg_1474[4]_i_5\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \select_ln280_1_reg_1474[4]_i_9\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \select_ln282_1_reg_1514[0]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \select_ln282_1_reg_1514[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \select_ln283_1_reg_1499[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \select_ln283_1_reg_1499[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \select_ln283_1_reg_1499[3]_i_11\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \select_ln283_1_reg_1499[3]_i_13\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \select_ln284_1_reg_1539[0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \select_ln284_1_reg_1539[2]_i_3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \select_ln285_1_reg_1544[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \select_ln285_1_reg_1544[2]_i_3\ : label is "soft_lutpair153";
begin
  LARc_address0_1_sn_1 <= LARc_address0_1_sp_1;
  LARc_d0_0_sn_1 <= LARc_d0_0_sp_1;
  LARc_d0_2_sn_1 <= LARc_d0_2_sp_1;
  LARc_d0_3_sn_1 <= LARc_d0_3_sp_1;
  \LARc_q1[0]_0\ <= \^larc_q1[0]_0\;
  \LARc_q1[10]_0\ <= \^larc_q1[10]_0\;
  LARc_q1_0_sp_1 <= LARc_q1_0_sn_1;
  LARc_q1_10_sp_1 <= LARc_q1_10_sn_1;
  LARc_q1_15_sp_1 <= LARc_q1_15_sn_1;
  LARc_q1_1_sp_1 <= LARc_q1_1_sn_1;
  LARc_q1_3_sp_1 <= LARc_q1_3_sn_1;
  \ap_CS_fsm_reg[7]_0\(0) <= \^ap_cs_fsm_reg[7]_0\(0);
\LARc_address0[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \LARc_address0[2]\(0),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \LARc_address0[1]_INST_0_i_1_n_12\,
      I4 => Q(3),
      I5 => LARc_address0_1_sn_1,
      O => LARc_address0(0)
    );
\LARc_address0[1]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \LARc_address0[1]_INST_0_i_3_n_12\,
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state7,
      I3 => \^ap_cs_fsm_reg[7]_0\(0),
      O => \LARc_address0[1]_INST_0_i_1_n_12\
    );
\LARc_address0[1]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110010"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state7,
      I2 => ap_CS_fsm_state2,
      I3 => ap_CS_fsm_state3,
      I4 => ap_CS_fsm_state4,
      O => \LARc_address0[1]_INST_0_i_3_n_12\
    );
\LARc_address0[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080BFBFBF"
    )
        port map (
      I0 => \LARc_address0[2]\(1),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \LARc_address0[2]_INST_0_i_1_n_12\,
      I4 => Q(3),
      I5 => \LARc_address0[2]_0\,
      O => LARc_address0(1)
    );
\LARc_address0[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110001"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => ap_CS_fsm_state4,
      I3 => ap_CS_fsm_state3,
      I4 => ap_CS_fsm_state6,
      I5 => ap_CS_fsm_state5,
      O => \LARc_address0[2]_INST_0_i_1_n_12\
    );
\LARc_address1[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \LARc_address1[2]\(0),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(1),
      I3 => \LARc_address0[1]_INST_0_i_1_n_12\,
      O => LARc_address1(0)
    );
\LARc_address1[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A333"
    )
        port map (
      I0 => \LARc_address1[2]\(1),
      I1 => \LARc_address0[2]_INST_0_i_1_n_12\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => Q(1),
      O => LARc_address1(1)
    );
LARc_ce0_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => Q(3),
      I1 => grp_Quantization_and_coding_fu_122_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_12_[0]\,
      I3 => LARc_ce1_INST_0_i_1_n_12,
      O => \ap_CS_fsm_reg[6]_0\
    );
LARc_ce1_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F8F8F88888888"
    )
        port map (
      I0 => Q(1),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => LARc_ce1_INST_0_i_1_n_12,
      I3 => \ap_CS_fsm_reg_n_12_[0]\,
      I4 => grp_Quantization_and_coding_fu_122_ap_start_reg,
      I5 => Q(3),
      O => LARc_ce1
    );
LARc_ce1_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \LARc_d0[6]_INST_0_i_5_n_12\,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state4,
      I3 => ap_CS_fsm_state3,
      I4 => ap_CS_fsm_state5,
      I5 => \^ap_cs_fsm_reg[7]_0\(0),
      O => LARc_ce1_INST_0_i_1_n_12
    );
\LARc_d0[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => LARc_q1_15_sn_1,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \LARc_d0[0]_INST_0_i_2_n_12\,
      O => LARc_d0(0)
    );
\LARc_d0[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFCCC00220022"
    )
        port map (
      I0 => CO(0),
      I1 => LARc_d0_0_sn_1,
      I2 => LARc_q1(15),
      I3 => LARc_q1(0),
      I4 => LARc_q1(1),
      I5 => \LARc_d0[1]\(0),
      O => LARc_q1_15_sn_1
    );
\LARc_d0[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => select_ln285_1_reg_1544(0),
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => \LARc_d0[0]_INST_0_i_3_n_12\,
      I3 => Q(3),
      I4 => B(0),
      I5 => \LARc_d0[6]_0\,
      O => \LARc_d0[0]_INST_0_i_2_n_12\
    );
\LARc_d0[0]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => select_ln283_1_reg_1499(0),
      I1 => ap_CS_fsm_state7,
      I2 => select_ln280_1_reg_1474(0),
      I3 => ap_CS_fsm_state6,
      I4 => \select_ln278_1_reg_1454_reg_n_12_[0]\,
      O => \LARc_d0[0]_INST_0_i_3_n_12\
    );
\LARc_d0[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FC0055553000"
    )
        port map (
      I0 => LARc_q1_10_sn_1,
      I1 => LARc_q1(0),
      I2 => LARc_q1(1),
      I3 => CO(0),
      I4 => \LARc_d0[1]\(0),
      I5 => \^larc_q1[10]_0\,
      O => \^larc_q1[0]_0\
    );
\LARc_d0[1]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A2A2A200000000"
    )
        port map (
      I0 => \LARc_d0[1]_INST_0_i_6_n_12\,
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => select_ln285_1_reg_1544(1),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => Q(1),
      I5 => Q(3),
      O => \ap_CS_fsm_reg[7]_1\
    );
\LARc_d0[1]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCEEFCEEFCFFFCCC"
    )
        port map (
      I0 => select_ln280_1_reg_1474(1),
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => select_ln283_1_reg_1499(1),
      I3 => ap_CS_fsm_state7,
      I4 => \select_ln278_1_reg_1454_reg_n_12_[1]\,
      I5 => ap_CS_fsm_state6,
      O => \LARc_d0[1]_INST_0_i_6_n_12\
    );
\LARc_d0[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AFFFFFF9A000000"
    )
        port map (
      I0 => LARc_q1_0_sn_1,
      I1 => \LARc_d0[2]_INST_0_i_2_n_12\,
      I2 => LARc_q1(15),
      I3 => Q(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \LARc_d0[2]_INST_0_i_3_n_12\,
      O => LARc_d0(1)
    );
\LARc_d0[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB8B8BBBB888B888"
    )
        port map (
      I0 => \LARc_d0[2]_0\,
      I1 => \LARc_d0[1]\(0),
      I2 => CO(0),
      I3 => LARc_q1_10_sn_1,
      I4 => \^larc_q1[10]_0\,
      I5 => \LARc_d0[2]_INST_0_i_4_n_12\,
      O => LARc_q1_0_sn_1
    );
\LARc_d0[2]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \^larc_q1[0]_0\,
      I1 => LARc_q1(15),
      I2 => LARc_q1_15_sn_1,
      O => \LARc_d0[2]_INST_0_i_2_n_12\
    );
\LARc_d0[2]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => LARc_d0_2_sn_1,
      I1 => B(1),
      I2 => Q(3),
      I3 => select_ln285_1_reg_1544(2),
      I4 => \^ap_cs_fsm_reg[7]_0\(0),
      I5 => \LARc_d0[2]_INST_0_i_5_n_12\,
      O => \LARc_d0[2]_INST_0_i_3_n_12\
    );
\LARc_d0[2]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => LARc_q1(0),
      I1 => \LARc_d0[5]_INST_0_i_6\,
      I2 => \LARc_d0[5]_INST_0_i_6_0\,
      I3 => \LARc_d0[5]_INST_0_i_6_1\,
      I4 => \LARc_d0[5]_INST_0_i_6_2\,
      O => \LARc_d0[2]_INST_0_i_4_n_12\
    );
\LARc_d0[2]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => select_ln283_1_reg_1499(2),
      I1 => ap_CS_fsm_state7,
      I2 => select_ln280_1_reg_1474(2),
      I3 => ap_CS_fsm_state6,
      I4 => \select_ln278_1_reg_1454_reg_n_12_[2]\,
      O => \LARc_d0[2]_INST_0_i_5_n_12\
    );
\LARc_d0[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AFFFFFF6A000000"
    )
        port map (
      I0 => \LARc_d0[3]_INST_0_i_1_n_12\,
      I1 => LARc_q1(15),
      I2 => \LARc_d0[3]_INST_0_i_2_n_12\,
      I3 => Q(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \LARc_d0[3]_INST_0_i_3_n_12\,
      O => LARc_d0(2)
    );
\LARc_d0[3]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F535053"
    )
        port map (
      I0 => LARc_d0_3_sn_1,
      I1 => \^larc_q1[10]_0\,
      I2 => \LARc_d0[1]\(0),
      I3 => CO(0),
      I4 => LARc_q1_3_sn_1,
      O => \LARc_d0[3]_INST_0_i_1_n_12\
    );
\LARc_d0[3]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => LARc_q1_0_sn_1,
      I1 => LARc_q1_15_sn_1,
      I2 => \^larc_q1[0]_0\,
      O => \LARc_d0[3]_INST_0_i_2_n_12\
    );
\LARc_d0[3]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => LARc_d0_2_sn_1,
      I1 => B(2),
      I2 => Q(3),
      I3 => select_ln285_1_reg_1544(3),
      I4 => \^ap_cs_fsm_reg[7]_0\(0),
      I5 => \LARc_d0[3]_INST_0_i_6_n_12\,
      O => \LARc_d0[3]_INST_0_i_3_n_12\
    );
\LARc_d0[3]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \LARc_d0[5]_INST_0_i_6\,
      I1 => \LARc_d0[5]_INST_0_i_6_0\,
      I2 => \LARc_d0[5]_INST_0_i_6_1\,
      I3 => \LARc_d0[5]_INST_0_i_6_2\,
      I4 => LARc_q1_1_sn_1,
      O => \^larc_q1[10]_0\
    );
\LARc_d0[3]_INST_0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => select_ln283_1_reg_1499(3),
      I1 => ap_CS_fsm_state7,
      I2 => select_ln280_1_reg_1474(3),
      I3 => ap_CS_fsm_state6,
      I4 => \select_ln278_1_reg_1454_reg_n_12_[3]\,
      O => \LARc_d0[3]_INST_0_i_6_n_12\
    );
\LARc_d0[3]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => LARc_q1(1),
      I1 => LARc_q1(0),
      I2 => LARc_q1(15),
      O => LARc_q1_1_sn_1
    );
\LARc_d0[4]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \LARc_d0[5]_INST_0_i_6\,
      I1 => \LARc_d0[5]_INST_0_i_6_0\,
      I2 => \LARc_d0[5]_INST_0_i_6_1\,
      I3 => \LARc_d0[5]_INST_0_i_6_2\,
      I4 => \LARc_d0[4]_INST_0_i_1\,
      O => LARc_q1_10_sn_1
    );
\LARc_d0[4]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF99AAFFFF5595"
    )
        port map (
      I0 => LARc_q1(3),
      I1 => LARc_q1(1),
      I2 => LARc_q1(0),
      I3 => LARc_q1(15),
      I4 => LARc_d0_0_sn_1,
      I5 => LARc_q1(2),
      O => LARc_q1_3_sn_1
    );
\LARc_d0[4]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => select_ln283_1_reg_1499(4),
      I1 => ap_CS_fsm_state7,
      I2 => select_ln280_1_reg_1474(4),
      I3 => ap_CS_fsm_state6,
      I4 => \select_ln278_1_reg_1454_reg_n_12_[4]\,
      O => \select_ln283_1_reg_1499_reg[4]_0\
    );
\LARc_d0[5]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040444000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(0),
      I1 => Q(3),
      I2 => select_ln280_1_reg_1474(5),
      I3 => ap_CS_fsm_state6,
      I4 => \select_ln278_1_reg_1454_reg_n_12_[5]\,
      I5 => ap_CS_fsm_state7,
      O => \ap_CS_fsm_reg[7]_2\
    );
\LARc_d0[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AFFFFFF6A000000"
    )
        port map (
      I0 => \LARc_d0[6]\,
      I1 => LARc_q1(15),
      I2 => \LARc_d0[6]_INST_0_i_2_n_12\,
      I3 => Q(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \LARc_d0[6]_INST_0_i_3_n_12\,
      O => LARc_d0(3)
    );
\LARc_d0[6]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \LARc_d0[6]_1\,
      I1 => \LARc_d0[6]_2\,
      I2 => \LARc_d0[6]_3\,
      O => \LARc_d0[6]_INST_0_i_2_n_12\
    );
\LARc_d0[6]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(0),
      I1 => \select_ln278_1_reg_1454_reg_n_12_[6]\,
      I2 => \LARc_d0[6]_INST_0_i_5_n_12\,
      I3 => Q(3),
      I4 => B(3),
      I5 => \LARc_d0[6]_0\,
      O => \LARc_d0[6]_INST_0_i_3_n_12\
    );
\LARc_d0[6]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state6,
      O => \LARc_d0[6]_INST_0_i_5_n_12\
    );
\LARc_d1[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln284_1_reg_1539(0),
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => \LARc_d1[0]_INST_0_i_1_n_12\,
      O => LARc_d1(0)
    );
\LARc_d1[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => select_ln282_1_reg_1514(0),
      I1 => ap_CS_fsm_state7,
      I2 => select_ln279_1_reg_1469(0),
      I3 => ap_CS_fsm_state6,
      I4 => \select_ln277_1_reg_1449_reg_n_12_[0]\,
      O => \LARc_d1[0]_INST_0_i_1_n_12\
    );
\LARc_d1[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln284_1_reg_1539(1),
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => \LARc_d1[1]_INST_0_i_1_n_12\,
      O => LARc_d1(1)
    );
\LARc_d1[1]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => select_ln282_1_reg_1514(1),
      I1 => ap_CS_fsm_state7,
      I2 => select_ln279_1_reg_1469(1),
      I3 => ap_CS_fsm_state6,
      I4 => \select_ln277_1_reg_1449_reg_n_12_[1]\,
      O => \LARc_d1[1]_INST_0_i_1_n_12\
    );
\LARc_d1[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln284_1_reg_1539(2),
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => \LARc_d1[2]_INST_0_i_1_n_12\,
      O => LARc_d1(2)
    );
\LARc_d1[2]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => select_ln282_1_reg_1514(2),
      I1 => ap_CS_fsm_state7,
      I2 => select_ln279_1_reg_1469(2),
      I3 => ap_CS_fsm_state6,
      I4 => \select_ln277_1_reg_1449_reg_n_12_[2]\,
      O => \LARc_d1[2]_INST_0_i_1_n_12\
    );
\LARc_d1[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => select_ln284_1_reg_1539(3),
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => \LARc_d1[3]_INST_0_i_1_n_12\,
      O => LARc_d1(3)
    );
\LARc_d1[3]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => select_ln282_1_reg_1514(3),
      I1 => ap_CS_fsm_state7,
      I2 => select_ln279_1_reg_1469(3),
      I3 => ap_CS_fsm_state6,
      I4 => \select_ln277_1_reg_1449_reg_n_12_[3]\,
      O => \LARc_d1[3]_INST_0_i_1_n_12\
    );
\LARc_d1[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \select_ln277_1_reg_1449_reg_n_12_[4]\,
      I1 => ap_CS_fsm_state6,
      I2 => select_ln279_1_reg_1469(4),
      I3 => ap_CS_fsm_state7,
      I4 => select_ln282_1_reg_1514(4),
      I5 => \^ap_cs_fsm_reg[7]_0\(0),
      O => LARc_d1(4)
    );
\LARc_d1[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(0),
      I1 => select_ln279_1_reg_1469(5),
      I2 => ap_CS_fsm_state6,
      I3 => \select_ln277_1_reg_1449_reg_n_12_[5]\,
      I4 => ap_CS_fsm_state7,
      O => LARc_d1(5)
    );
\LARc_d1[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \select_ln277_1_reg_1449_reg_n_12_[6]\,
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => ap_CS_fsm_state7,
      I3 => ap_CS_fsm_state6,
      O => LARc_d1(6)
    );
LARc_we0_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => ap_CS_fsm_state5,
      I3 => ap_CS_fsm_state6,
      I4 => Q(3),
      I5 => LARc_we0,
      O => \ap_CS_fsm_reg[6]_1\
    );
LARc_we1_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => Q(3),
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state5,
      I3 => \^ap_cs_fsm_reg[7]_0\(0),
      I4 => ap_CS_fsm_state7,
      O => LARc_we1
    );
add_ln48_1_fu_371_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln48_1_fu_371_p2_carry_n_12,
      CO(6) => add_ln48_1_fu_371_p2_carry_n_13,
      CO(5) => add_ln48_1_fu_371_p2_carry_n_14,
      CO(4) => add_ln48_1_fu_371_p2_carry_n_15,
      CO(3) => add_ln48_1_fu_371_p2_carry_n_16,
      CO(2) => add_ln48_1_fu_371_p2_carry_n_17,
      CO(1) => add_ln48_1_fu_371_p2_carry_n_18,
      CO(0) => add_ln48_1_fu_371_p2_carry_n_19,
      DI(7 downto 1) => LARc_q0(6 downto 0),
      DI(0) => '0',
      O(7 downto 0) => NLW_add_ln48_1_fu_371_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => add_ln48_1_fu_371_p2_carry_i_1_n_12,
      S(6) => add_ln48_1_fu_371_p2_carry_i_2_n_12,
      S(5) => add_ln48_1_fu_371_p2_carry_i_3_n_12,
      S(4) => add_ln48_1_fu_371_p2_carry_i_4_n_12,
      S(3) => add_ln48_1_fu_371_p2_carry_i_5_n_12,
      S(2) => add_ln48_1_fu_371_p2_carry_i_6_n_12,
      S(1) => add_ln48_1_fu_371_p2_carry_i_7_n_12,
      S(0) => LARc_q0(1)
    );
\add_ln48_1_fu_371_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln48_1_fu_371_p2_carry_n_12,
      CI_TOP => '0',
      CO(7) => \add_ln48_1_fu_371_p2_carry__0_n_12\,
      CO(6) => \add_ln48_1_fu_371_p2_carry__0_n_13\,
      CO(5) => \add_ln48_1_fu_371_p2_carry__0_n_14\,
      CO(4) => \add_ln48_1_fu_371_p2_carry__0_n_15\,
      CO(3) => \add_ln48_1_fu_371_p2_carry__0_n_16\,
      CO(2) => \add_ln48_1_fu_371_p2_carry__0_n_17\,
      CO(1) => \add_ln48_1_fu_371_p2_carry__0_n_18\,
      CO(0) => \add_ln48_1_fu_371_p2_carry__0_n_19\,
      DI(7) => \add_ln48_1_fu_371_p2_carry__0_i_1_n_12\,
      DI(6) => LARc_q0(15),
      DI(5 downto 0) => LARc_q0(12 downto 7),
      O(7 downto 2) => sext_ln39_4_fu_387_p1(13 downto 8),
      O(1 downto 0) => \NLW_add_ln48_1_fu_371_p2_carry__0_O_UNCONNECTED\(1 downto 0),
      S(7) => \add_ln48_1_fu_371_p2_carry__0_i_2_n_12\,
      S(6) => \add_ln48_1_fu_371_p2_carry__0_i_3_n_12\,
      S(5) => \add_ln48_1_fu_371_p2_carry__0_i_4_n_12\,
      S(4) => \add_ln48_1_fu_371_p2_carry__0_i_5_n_12\,
      S(3) => \add_ln48_1_fu_371_p2_carry__0_i_6_n_12\,
      S(2) => \add_ln48_1_fu_371_p2_carry__0_i_7_n_12\,
      S(1) => \add_ln48_1_fu_371_p2_carry__0_i_8_n_12\,
      S(0) => \add_ln48_1_fu_371_p2_carry__0_i_9_n_12\
    );
\add_ln48_1_fu_371_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LARc_q0(15),
      O => \add_ln48_1_fu_371_p2_carry__0_i_1_n_12\
    );
\add_ln48_1_fu_371_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q0(15),
      I1 => LARc_q0(14),
      O => \add_ln48_1_fu_371_p2_carry__0_i_2_n_12\
    );
\add_ln48_1_fu_371_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q0(15),
      I1 => LARc_q0(13),
      O => \add_ln48_1_fu_371_p2_carry__0_i_3_n_12\
    );
\add_ln48_1_fu_371_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q0(12),
      I1 => LARc_q0(14),
      O => \add_ln48_1_fu_371_p2_carry__0_i_4_n_12\
    );
\add_ln48_1_fu_371_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q0(11),
      I1 => LARc_q0(13),
      O => \add_ln48_1_fu_371_p2_carry__0_i_5_n_12\
    );
\add_ln48_1_fu_371_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q0(10),
      I1 => LARc_q0(12),
      O => \add_ln48_1_fu_371_p2_carry__0_i_6_n_12\
    );
\add_ln48_1_fu_371_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q0(9),
      I1 => LARc_q0(11),
      O => \add_ln48_1_fu_371_p2_carry__0_i_7_n_12\
    );
\add_ln48_1_fu_371_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q0(8),
      I1 => LARc_q0(10),
      O => \add_ln48_1_fu_371_p2_carry__0_i_8_n_12\
    );
\add_ln48_1_fu_371_p2_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q0(7),
      I1 => LARc_q0(9),
      O => \add_ln48_1_fu_371_p2_carry__0_i_9_n_12\
    );
\add_ln48_1_fu_371_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln48_1_fu_371_p2_carry__0_n_12\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln48_1_fu_371_p2_carry__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \add_ln48_1_fu_371_p2_carry__1_n_19\,
      DI(7 downto 1) => B"0000000",
      DI(0) => LARc_q0(14),
      O(7 downto 2) => \NLW_add_ln48_1_fu_371_p2_carry__1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sext_ln39_4_fu_387_p1(15 downto 14),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln48_1_fu_371_p2_carry__1_i_1_n_12\
    );
\add_ln48_1_fu_371_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LARc_q0(14),
      I1 => LARc_q0(15),
      O => \add_ln48_1_fu_371_p2_carry__1_i_1_n_12\
    );
add_ln48_1_fu_371_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q0(6),
      I1 => LARc_q0(8),
      O => add_ln48_1_fu_371_p2_carry_i_1_n_12
    );
add_ln48_1_fu_371_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q0(5),
      I1 => LARc_q0(7),
      O => add_ln48_1_fu_371_p2_carry_i_2_n_12
    );
add_ln48_1_fu_371_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q0(4),
      I1 => LARc_q0(6),
      O => add_ln48_1_fu_371_p2_carry_i_3_n_12
    );
add_ln48_1_fu_371_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q0(3),
      I1 => LARc_q0(5),
      O => add_ln48_1_fu_371_p2_carry_i_4_n_12
    );
add_ln48_1_fu_371_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q0(2),
      I1 => LARc_q0(4),
      O => add_ln48_1_fu_371_p2_carry_i_5_n_12
    );
add_ln48_1_fu_371_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q0(1),
      I1 => LARc_q0(3),
      O => add_ln48_1_fu_371_p2_carry_i_6_n_12
    );
add_ln48_1_fu_371_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q0(0),
      I1 => LARc_q0(2),
      O => add_ln48_1_fu_371_p2_carry_i_7_n_12
    );
add_ln48_2_fu_505_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln48_2_fu_505_p2_carry_n_12,
      CO(6) => add_ln48_2_fu_505_p2_carry_n_13,
      CO(5) => add_ln48_2_fu_505_p2_carry_n_14,
      CO(4) => add_ln48_2_fu_505_p2_carry_n_15,
      CO(3) => add_ln48_2_fu_505_p2_carry_n_16,
      CO(2) => add_ln48_2_fu_505_p2_carry_n_17,
      CO(1) => add_ln48_2_fu_505_p2_carry_n_18,
      CO(0) => add_ln48_2_fu_505_p2_carry_n_19,
      DI(7 downto 1) => LARc_q1(6 downto 0),
      DI(0) => '0',
      O(7 downto 0) => NLW_add_ln48_2_fu_505_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => add_ln48_2_fu_505_p2_carry_i_1_n_12,
      S(6) => add_ln48_2_fu_505_p2_carry_i_2_n_12,
      S(5) => add_ln48_2_fu_505_p2_carry_i_3_n_12,
      S(4) => add_ln48_2_fu_505_p2_carry_i_4_n_12,
      S(3) => add_ln48_2_fu_505_p2_carry_i_5_n_12,
      S(2) => add_ln48_2_fu_505_p2_carry_i_6_n_12,
      S(1) => add_ln48_2_fu_505_p2_carry_i_7_n_12,
      S(0) => LARc_q1(1)
    );
\add_ln48_2_fu_505_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln48_2_fu_505_p2_carry_n_12,
      CI_TOP => '0',
      CO(7) => \add_ln48_2_fu_505_p2_carry__0_n_12\,
      CO(6) => \add_ln48_2_fu_505_p2_carry__0_n_13\,
      CO(5) => \add_ln48_2_fu_505_p2_carry__0_n_14\,
      CO(4) => \add_ln48_2_fu_505_p2_carry__0_n_15\,
      CO(3) => \add_ln48_2_fu_505_p2_carry__0_n_16\,
      CO(2) => \add_ln48_2_fu_505_p2_carry__0_n_17\,
      CO(1) => \add_ln48_2_fu_505_p2_carry__0_n_18\,
      CO(0) => \add_ln48_2_fu_505_p2_carry__0_n_19\,
      DI(7) => \add_ln48_2_fu_505_p2_carry__0_i_1_n_12\,
      DI(6) => LARc_q1(15),
      DI(5 downto 0) => LARc_q1(12 downto 7),
      O(7 downto 2) => sext_ln39_5_fu_521_p1(13 downto 8),
      O(1 downto 0) => \NLW_add_ln48_2_fu_505_p2_carry__0_O_UNCONNECTED\(1 downto 0),
      S(7) => \add_ln48_2_fu_505_p2_carry__0_i_2_n_12\,
      S(6) => \add_ln48_2_fu_505_p2_carry__0_i_3_n_12\,
      S(5) => \add_ln48_2_fu_505_p2_carry__0_i_4_n_12\,
      S(4) => \add_ln48_2_fu_505_p2_carry__0_i_5_n_12\,
      S(3) => \add_ln48_2_fu_505_p2_carry__0_i_6_n_12\,
      S(2) => \add_ln48_2_fu_505_p2_carry__0_i_7_n_12\,
      S(1) => \add_ln48_2_fu_505_p2_carry__0_i_8_n_12\,
      S(0) => \add_ln48_2_fu_505_p2_carry__0_i_9_n_12\
    );
\add_ln48_2_fu_505_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LARc_q1(15),
      O => \add_ln48_2_fu_505_p2_carry__0_i_1_n_12\
    );
\add_ln48_2_fu_505_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q1(15),
      I1 => LARc_q1(14),
      O => \add_ln48_2_fu_505_p2_carry__0_i_2_n_12\
    );
\add_ln48_2_fu_505_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q1(15),
      I1 => LARc_q1(13),
      O => \add_ln48_2_fu_505_p2_carry__0_i_3_n_12\
    );
\add_ln48_2_fu_505_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q1(12),
      I1 => LARc_q1(14),
      O => \add_ln48_2_fu_505_p2_carry__0_i_4_n_12\
    );
\add_ln48_2_fu_505_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q1(11),
      I1 => LARc_q1(13),
      O => \add_ln48_2_fu_505_p2_carry__0_i_5_n_12\
    );
\add_ln48_2_fu_505_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q1(10),
      I1 => LARc_q1(12),
      O => \add_ln48_2_fu_505_p2_carry__0_i_6_n_12\
    );
\add_ln48_2_fu_505_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q1(9),
      I1 => LARc_q1(11),
      O => \add_ln48_2_fu_505_p2_carry__0_i_7_n_12\
    );
\add_ln48_2_fu_505_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q1(8),
      I1 => LARc_q1(10),
      O => \add_ln48_2_fu_505_p2_carry__0_i_8_n_12\
    );
\add_ln48_2_fu_505_p2_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q1(7),
      I1 => LARc_q1(9),
      O => \add_ln48_2_fu_505_p2_carry__0_i_9_n_12\
    );
\add_ln48_2_fu_505_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln48_2_fu_505_p2_carry__0_n_12\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln48_2_fu_505_p2_carry__1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln48_2_fu_505_p2_carry__1_n_18\,
      CO(0) => \NLW_add_ln48_2_fu_505_p2_carry__1_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => LARc_q1(14),
      O(7 downto 1) => \NLW_add_ln48_2_fu_505_p2_carry__1_O_UNCONNECTED\(7 downto 1),
      O(0) => sext_ln39_5_fu_521_p1(14),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln48_2_fu_505_p2_carry__1_i_1_n_12\
    );
\add_ln48_2_fu_505_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LARc_q1(14),
      I1 => LARc_q1(15),
      O => \add_ln48_2_fu_505_p2_carry__1_i_1_n_12\
    );
add_ln48_2_fu_505_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q1(6),
      I1 => LARc_q1(8),
      O => add_ln48_2_fu_505_p2_carry_i_1_n_12
    );
add_ln48_2_fu_505_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q1(5),
      I1 => LARc_q1(7),
      O => add_ln48_2_fu_505_p2_carry_i_2_n_12
    );
add_ln48_2_fu_505_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q1(4),
      I1 => LARc_q1(6),
      O => add_ln48_2_fu_505_p2_carry_i_3_n_12
    );
add_ln48_2_fu_505_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q1(3),
      I1 => LARc_q1(5),
      O => add_ln48_2_fu_505_p2_carry_i_4_n_12
    );
add_ln48_2_fu_505_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q1(2),
      I1 => LARc_q1(4),
      O => add_ln48_2_fu_505_p2_carry_i_5_n_12
    );
add_ln48_2_fu_505_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q1(1),
      I1 => LARc_q1(3),
      O => add_ln48_2_fu_505_p2_carry_i_6_n_12
    );
add_ln48_2_fu_505_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => LARc_q1(0),
      I1 => LARc_q1(2),
      O => add_ln48_2_fu_505_p2_carry_i_7_n_12
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88FFFF8A888A88"
    )
        port map (
      I0 => Q(3),
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => grp_Quantization_and_coding_fu_122_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_12_[0]\,
      I4 => ap_start,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(0),
      I1 => grp_Quantization_and_coding_fu_122_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_12_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => LARc_ce1_INST_0_i_1_n_12,
      I1 => \ap_CS_fsm_reg_n_12_[0]\,
      I2 => grp_Quantization_and_coding_fu_122_ap_start_reg,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => \^ap_cs_fsm_reg[7]_0\(0),
      I2 => grp_Quantization_and_coding_fu_122_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_12_[0]\,
      I4 => Q(3),
      O => D(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_12_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state4,
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state6,
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => \^ap_cs_fsm_reg[7]_0\(0),
      R => ap_rst
    );
ap_ready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_12_[0]\,
      I1 => grp_Quantization_and_coding_fu_122_ap_start_reg,
      I2 => \^ap_cs_fsm_reg[7]_0\(0),
      I3 => Q(3),
      O => ap_done
    );
grp_Quantization_and_coding_fu_122_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[7]_0\(0),
      I1 => Q(2),
      I2 => grp_Quantization_and_coding_fu_122_ap_start_reg,
      O => \ap_CS_fsm_reg[7]_3\
    );
\icmp_ln40_12_reg_1489_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_16s_15ns_31_1_1_U89_n_19,
      Q => \icmp_ln40_12_reg_1489_reg_n_12_[0]\,
      R => '0'
    );
icmp_ln40_13_fu_959_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 2) => NLW_icmp_ln40_13_fu_959_p2_carry_CO_UNCONNECTED(7 downto 2),
      CO(1) => icmp_ln40_13_fu_959_p2_carry_n_18,
      CO(0) => icmp_ln40_13_fu_959_p2_carry_n_19,
      DI(7 downto 1) => B"0000000",
      DI(0) => icmp_ln40_13_fu_959_p2_carry_i_1_n_12,
      O(7 downto 0) => NLW_icmp_ln40_13_fu_959_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 2) => B"000000",
      S(1) => icmp_ln40_13_fu_959_p2_carry_i_2_n_12,
      S(0) => icmp_ln40_13_fu_959_p2_carry_i_3_n_12
    );
icmp_ln40_13_fu_959_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => sext_ln39_11_fu_949_p1(14),
      I1 => icmp_ln40_13_fu_959_p2_carry_i_4_n_12,
      I2 => sext_ln39_11_fu_949_p1(15),
      O => icmp_ln40_13_fu_959_p2_carry_i_1_n_12
    );
icmp_ln40_13_fu_959_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sext_ln39_11_fu_949_p1(15),
      I1 => sext_ln39_11_fu_949_p1(14),
      I2 => icmp_ln40_13_fu_959_p2_carry_i_4_n_12,
      O => icmp_ln40_13_fu_959_p2_carry_i_2_n_12
    );
icmp_ln40_13_fu_959_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => sext_ln39_11_fu_949_p1(15),
      I1 => icmp_ln40_13_fu_959_p2_carry_i_4_n_12,
      I2 => sext_ln39_11_fu_949_p1(14),
      O => icmp_ln40_13_fu_959_p2_carry_i_3_n_12
    );
icmp_ln40_13_fu_959_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001555"
    )
        port map (
      I0 => sext_ln39_11_fu_949_p1(11),
      I1 => sext_ln39_11_fu_949_p1(9),
      I2 => sext_ln39_11_fu_949_p1(8),
      I3 => sext_ln39_11_fu_949_p1(10),
      I4 => sext_ln39_11_fu_949_p1(12),
      I5 => sext_ln39_11_fu_949_p1(13),
      O => icmp_ln40_13_fu_959_p2_carry_i_4_n_12
    );
icmp_ln40_15_fu_1165_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 2) => NLW_icmp_ln40_15_fu_1165_p2_carry_CO_UNCONNECTED(7 downto 2),
      CO(1) => icmp_ln40_15_fu_1165_p2_carry_n_18,
      CO(0) => icmp_ln40_15_fu_1165_p2_carry_n_19,
      DI(7 downto 1) => B"0000000",
      DI(0) => mul_16s_15ns_31_1_1_U90_n_21,
      O(7 downto 0) => NLW_icmp_ln40_15_fu_1165_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 2) => B"000000",
      S(1) => mul_16s_15ns_31_1_1_U90_n_19,
      S(0) => mul_16s_15ns_31_1_1_U90_n_20
    );
\icmp_ln40_16_reg_1519_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_16s_15ns_31_1_1_U90_n_22,
      Q => \icmp_ln40_16_reg_1519_reg_n_12_[0]\,
      R => '0'
    );
icmp_ln40_17_fu_1249_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 2) => NLW_icmp_ln40_17_fu_1249_p2_carry_CO_UNCONNECTED(7 downto 2),
      CO(1) => icmp_ln40_17_fu_1249_p2_carry_n_18,
      CO(0) => icmp_ln40_17_fu_1249_p2_carry_n_19,
      DI(7 downto 1) => B"0000000",
      DI(0) => mul_16s_15ns_31_1_1_U91_n_22,
      O(7 downto 0) => NLW_icmp_ln40_17_fu_1249_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 2) => B"000000",
      S(1) => mul_16s_15ns_31_1_1_U91_n_20,
      S(0) => mul_16s_15ns_31_1_1_U91_n_21
    );
\icmp_ln40_18_reg_1529_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_16s_15ns_31_1_1_U91_n_19,
      Q => \icmp_ln40_18_reg_1529_reg_n_12_[0]\,
      R => '0'
    );
icmp_ln40_9_fu_703_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 2) => NLW_icmp_ln40_9_fu_703_p2_carry_CO_UNCONNECTED(7 downto 2),
      CO(1) => icmp_ln40_9_fu_703_p2_carry_n_18,
      CO(0) => icmp_ln40_9_fu_703_p2_carry_n_19,
      DI(7 downto 1) => B"0000000",
      DI(0) => icmp_ln40_9_fu_703_p2_carry_i_1_n_12,
      O(7 downto 0) => NLW_icmp_ln40_9_fu_703_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 2) => B"000000",
      S(1) => icmp_ln40_9_fu_703_p2_carry_i_2_n_12,
      S(0) => icmp_ln40_9_fu_703_p2_carry_i_3_n_12
    );
icmp_ln40_9_fu_703_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000051FFFFFFAE"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(14),
      I1 => sext_ln39_4_fu_387_p1(11),
      I2 => \select_ln280_1_reg_1474[2]_i_2_n_12\,
      I3 => sext_ln39_4_fu_387_p1(12),
      I4 => sext_ln39_4_fu_387_p1(13),
      I5 => sext_ln39_4_fu_387_p1(15),
      O => icmp_ln40_9_fu_703_p2_carry_i_1_n_12
    );
icmp_ln40_9_fu_703_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABBAB"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(15),
      I1 => sext_ln39_4_fu_387_p1(14),
      I2 => sext_ln39_4_fu_387_p1(11),
      I3 => \select_ln280_1_reg_1474[2]_i_2_n_12\,
      I4 => sext_ln39_4_fu_387_p1(12),
      I5 => sext_ln39_4_fu_387_p1(13),
      O => icmp_ln40_9_fu_703_p2_carry_i_2_n_12
    );
icmp_ln40_9_fu_703_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000202A8AAA8A8"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(15),
      I1 => sext_ln39_4_fu_387_p1(13),
      I2 => sext_ln39_4_fu_387_p1(12),
      I3 => \select_ln280_1_reg_1474[2]_i_2_n_12\,
      I4 => sext_ln39_4_fu_387_p1(11),
      I5 => sext_ln39_4_fu_387_p1(14),
      O => icmp_ln40_9_fu_703_p2_carry_i_3_n_12
    );
mul_16s_15ns_31_1_1_U89: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1
     port map (
      D(6) => sum_9_fu_877_p2(15),
      D(5) => mul_16s_15ns_31_1_1_U89_n_13,
      D(4) => mul_16s_15ns_31_1_1_U89_n_14,
      D(3) => mul_16s_15ns_31_1_1_U89_n_15,
      D(2) => mul_16s_15ns_31_1_1_U89_n_16,
      D(1) => mul_16s_15ns_31_1_1_U89_n_17,
      D(0) => mul_16s_15ns_31_1_1_U89_n_18,
      LARc_q1(15 downto 0) => LARc_q1(15 downto 0),
      Q(0) => ap_CS_fsm_state4,
      \icmp_ln40_12_reg_1489_reg[0]\ => mul_16s_15ns_31_1_1_U89_n_19,
      \icmp_ln40_12_reg_1489_reg[0]_0\ => \icmp_ln40_12_reg_1489_reg_n_12_[0]\
    );
mul_16s_15ns_31_1_1_U90: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_6
     port map (
      CO(0) => icmp_ln40_15_fu_1165_p2_carry_n_18,
      D(6) => sum_13_fu_1187_p2(15),
      D(5) => mul_16s_15ns_31_1_1_U90_n_13,
      D(4) => mul_16s_15ns_31_1_1_U90_n_14,
      D(3) => mul_16s_15ns_31_1_1_U90_n_15,
      D(2) => mul_16s_15ns_31_1_1_U90_n_16,
      D(1) => mul_16s_15ns_31_1_1_U90_n_17,
      D(0) => mul_16s_15ns_31_1_1_U90_n_18,
      DI(0) => mul_16s_15ns_31_1_1_U90_n_21,
      LARc_q1(15 downto 0) => LARc_q1(15 downto 0),
      Q(0) => ap_CS_fsm_state5,
      S(1) => mul_16s_15ns_31_1_1_U90_n_19,
      S(0) => mul_16s_15ns_31_1_1_U90_n_20,
      \icmp_ln40_16_reg_1519_reg[0]\ => mul_16s_15ns_31_1_1_U90_n_22,
      \icmp_ln40_16_reg_1519_reg[0]_0\ => \icmp_ln40_16_reg_1519_reg_n_12_[0]\
    );
mul_16s_15ns_31_1_1_U91: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_15ns_31_1_1_7
     port map (
      CO(0) => icmp_ln40_17_fu_1249_p2_carry_n_18,
      D(6) => sum_15_fu_1271_p2(15),
      D(5) => mul_16s_15ns_31_1_1_U91_n_13,
      D(4) => mul_16s_15ns_31_1_1_U91_n_14,
      D(3) => mul_16s_15ns_31_1_1_U91_n_15,
      D(2) => mul_16s_15ns_31_1_1_U91_n_16,
      D(1) => mul_16s_15ns_31_1_1_U91_n_17,
      D(0) => mul_16s_15ns_31_1_1_U91_n_18,
      DI(0) => mul_16s_15ns_31_1_1_U91_n_22,
      LARc_q0(15 downto 0) => LARc_q0(15 downto 0),
      Q(0) => ap_CS_fsm_state5,
      S(1) => mul_16s_15ns_31_1_1_U91_n_20,
      S(0) => mul_16s_15ns_31_1_1_U91_n_21,
      \icmp_ln40_18_reg_1529_reg[0]\ => mul_16s_15ns_31_1_1_U91_n_19,
      \icmp_ln40_18_reg_1529_reg[0]_0\ => \icmp_ln40_18_reg_1529_reg_n_12_[0]\
    );
\select_ln277_1_reg_1449[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000066E6"
    )
        port map (
      I0 => sext_ln39_5_fu_521_p1(8),
      I1 => sext_ln39_5_fu_521_p1(9),
      I2 => sext_ln39_5_fu_521_p1(10),
      I3 => \select_ln277_1_reg_1449[4]_i_2_n_12\,
      I4 => \select_ln277_1_reg_1449[5]_i_6_n_12\,
      O => \select_ln277_1_reg_1449[0]_i_1_n_12\
    );
\select_ln277_1_reg_1449[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AEA"
    )
        port map (
      I0 => sext_ln39_5_fu_521_p1(10),
      I1 => sext_ln39_5_fu_521_p1(9),
      I2 => sext_ln39_5_fu_521_p1(8),
      I3 => \select_ln277_1_reg_1449[4]_i_2_n_12\,
      I4 => \select_ln277_1_reg_1449[5]_i_6_n_12\,
      O => \select_ln277_1_reg_1449[1]_i_1_n_12\
    );
\select_ln277_1_reg_1449[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAFFFF"
    )
        port map (
      I0 => sext_ln39_5_fu_521_p1(11),
      I1 => sext_ln39_5_fu_521_p1(8),
      I2 => sext_ln39_5_fu_521_p1(9),
      I3 => sext_ln39_5_fu_521_p1(10),
      I4 => \select_ln277_1_reg_1449[4]_i_2_n_12\,
      I5 => \select_ln277_1_reg_1449[5]_i_6_n_12\,
      O => \select_ln277_1_reg_1449[2]_i_1_n_12\
    );
\select_ln277_1_reg_1449[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AEE"
    )
        port map (
      I0 => sext_ln39_5_fu_521_p1(12),
      I1 => \select_ln277_1_reg_1449[5]_i_5_n_12\,
      I2 => sext_ln39_5_fu_521_p1(11),
      I3 => \select_ln277_1_reg_1449[4]_i_2_n_12\,
      I4 => \select_ln277_1_reg_1449[5]_i_6_n_12\,
      O => \select_ln277_1_reg_1449[3]_i_1_n_12\
    );
\select_ln277_1_reg_1449[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAFFAA"
    )
        port map (
      I0 => sext_ln39_5_fu_521_p1(13),
      I1 => sext_ln39_5_fu_521_p1(12),
      I2 => sext_ln39_5_fu_521_p1(11),
      I3 => \select_ln277_1_reg_1449[5]_i_5_n_12\,
      I4 => \select_ln277_1_reg_1449[4]_i_2_n_12\,
      I5 => \select_ln277_1_reg_1449[5]_i_6_n_12\,
      O => \select_ln277_1_reg_1449[4]_i_1_n_12\
    );
\select_ln277_1_reg_1449[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \add_ln48_2_fu_505_p2_carry__1_n_18\,
      I1 => sext_ln39_5_fu_521_p1(14),
      I2 => sext_ln39_5_fu_521_p1(13),
      I3 => sext_ln39_5_fu_521_p1(11),
      I4 => sext_ln39_5_fu_521_p1(12),
      O => \select_ln277_1_reg_1449[4]_i_2_n_12\
    );
\select_ln277_1_reg_1449[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88808080"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \add_ln48_2_fu_505_p2_carry__1_n_18\,
      I2 => sext_ln39_5_fu_521_p1(14),
      I3 => \select_ln277_1_reg_1449[5]_i_4_n_12\,
      I4 => \select_ln277_1_reg_1449[5]_i_5_n_12\,
      O => select_ln277_1_reg_1449(5)
    );
\select_ln277_1_reg_1449[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \select_ln277_1_reg_1449[5]_i_6_n_12\,
      O => \select_ln277_1_reg_1449[5]_i_2_n_12\
    );
\select_ln277_1_reg_1449[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"402A403F"
    )
        port map (
      I0 => \add_ln48_2_fu_505_p2_carry__1_n_18\,
      I1 => \select_ln277_1_reg_1449[5]_i_5_n_12\,
      I2 => \select_ln277_1_reg_1449[5]_i_4_n_12\,
      I3 => sext_ln39_5_fu_521_p1(14),
      I4 => ap_CS_fsm_state2,
      O => \select_ln277_1_reg_1449[5]_i_3_n_12\
    );
\select_ln277_1_reg_1449[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sext_ln39_5_fu_521_p1(13),
      I1 => sext_ln39_5_fu_521_p1(11),
      I2 => sext_ln39_5_fu_521_p1(12),
      O => \select_ln277_1_reg_1449[5]_i_4_n_12\
    );
\select_ln277_1_reg_1449[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sext_ln39_5_fu_521_p1(10),
      I1 => sext_ln39_5_fu_521_p1(9),
      I2 => sext_ln39_5_fu_521_p1(8),
      O => \select_ln277_1_reg_1449[5]_i_5_n_12\
    );
\select_ln277_1_reg_1449[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880222"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => sext_ln39_5_fu_521_p1(14),
      I2 => \select_ln277_1_reg_1449[5]_i_4_n_12\,
      I3 => \select_ln277_1_reg_1449[5]_i_5_n_12\,
      I4 => \add_ln48_2_fu_505_p2_carry__1_n_18\,
      O => \select_ln277_1_reg_1449[5]_i_6_n_12\
    );
\select_ln277_1_reg_1449[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln277_1_reg_1449_reg_n_12_[6]\,
      I1 => ap_CS_fsm_state2,
      O => \select_ln277_1_reg_1449[6]_i_1_n_12\
    );
\select_ln277_1_reg_1449_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln277_1_reg_1449[5]_i_2_n_12\,
      D => \select_ln277_1_reg_1449[0]_i_1_n_12\,
      Q => \select_ln277_1_reg_1449_reg_n_12_[0]\,
      S => select_ln277_1_reg_1449(5)
    );
\select_ln277_1_reg_1449_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln277_1_reg_1449[5]_i_2_n_12\,
      D => \select_ln277_1_reg_1449[1]_i_1_n_12\,
      Q => \select_ln277_1_reg_1449_reg_n_12_[1]\,
      S => select_ln277_1_reg_1449(5)
    );
\select_ln277_1_reg_1449_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln277_1_reg_1449[5]_i_2_n_12\,
      D => \select_ln277_1_reg_1449[2]_i_1_n_12\,
      Q => \select_ln277_1_reg_1449_reg_n_12_[2]\,
      S => select_ln277_1_reg_1449(5)
    );
\select_ln277_1_reg_1449_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln277_1_reg_1449[5]_i_2_n_12\,
      D => \select_ln277_1_reg_1449[3]_i_1_n_12\,
      Q => \select_ln277_1_reg_1449_reg_n_12_[3]\,
      S => select_ln277_1_reg_1449(5)
    );
\select_ln277_1_reg_1449_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln277_1_reg_1449[5]_i_2_n_12\,
      D => \select_ln277_1_reg_1449[4]_i_1_n_12\,
      Q => \select_ln277_1_reg_1449_reg_n_12_[4]\,
      S => select_ln277_1_reg_1449(5)
    );
\select_ln277_1_reg_1449_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln277_1_reg_1449[5]_i_2_n_12\,
      D => \select_ln277_1_reg_1449[5]_i_3_n_12\,
      Q => \select_ln277_1_reg_1449_reg_n_12_[5]\,
      S => select_ln277_1_reg_1449(5)
    );
\select_ln277_1_reg_1449_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln277_1_reg_1449[6]_i_1_n_12\,
      Q => \select_ln277_1_reg_1449_reg_n_12_[6]\,
      R => '0'
    );
\select_ln278_1_reg_1454[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606060066F666666"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(8),
      I1 => sext_ln39_4_fu_387_p1(9),
      I2 => sext_ln39_4_fu_387_p1(15),
      I3 => \select_ln278_1_reg_1454[5]_i_4_n_12\,
      I4 => sext_ln39_4_fu_387_p1(14),
      I5 => ap_CS_fsm_state2,
      O => \select_ln278_1_reg_1454[0]_i_1_n_12\
    );
\select_ln278_1_reg_1454[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF6A"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(10),
      I1 => sext_ln39_4_fu_387_p1(9),
      I2 => sext_ln39_4_fu_387_p1(8),
      I3 => \select_ln278_1_reg_1454[2]_i_2_n_12\,
      I4 => \select_ln278_1_reg_1454[5]_i_5_n_12\,
      O => \select_ln278_1_reg_1454[1]_i_1_n_12\
    );
\select_ln278_1_reg_1454[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF6AAA"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(11),
      I1 => sext_ln39_4_fu_387_p1(10),
      I2 => sext_ln39_4_fu_387_p1(8),
      I3 => sext_ln39_4_fu_387_p1(9),
      I4 => \select_ln278_1_reg_1454[2]_i_2_n_12\,
      I5 => \select_ln278_1_reg_1454[5]_i_5_n_12\,
      O => \select_ln278_1_reg_1454[2]_i_1_n_12\
    );
\select_ln278_1_reg_1454[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(14),
      I1 => \select_ln278_1_reg_1454[5]_i_4_n_12\,
      I2 => sext_ln39_4_fu_387_p1(15),
      O => \select_ln278_1_reg_1454[2]_i_2_n_12\
    );
\select_ln278_1_reg_1454[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"282814147C3C3C3C"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(15),
      I1 => sext_ln39_4_fu_387_p1(12),
      I2 => \select_ln278_1_reg_1454[3]_i_2_n_12\,
      I3 => sext_ln39_4_fu_387_p1(13),
      I4 => sext_ln39_4_fu_387_p1(14),
      I5 => ap_CS_fsm_state2,
      O => \select_ln278_1_reg_1454[3]_i_1_n_12\
    );
\select_ln278_1_reg_1454[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(10),
      I1 => sext_ln39_4_fu_387_p1(8),
      I2 => sext_ln39_4_fu_387_p1(9),
      I3 => sext_ln39_4_fu_387_p1(11),
      O => \select_ln278_1_reg_1454[3]_i_2_n_12\
    );
\select_ln278_1_reg_1454[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28147C3C"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(15),
      I1 => \select_ln278_1_reg_1454[4]_i_2_n_12\,
      I2 => sext_ln39_4_fu_387_p1(13),
      I3 => sext_ln39_4_fu_387_p1(14),
      I4 => ap_CS_fsm_state2,
      O => \select_ln278_1_reg_1454[4]_i_1_n_12\
    );
\select_ln278_1_reg_1454[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(11),
      I1 => sext_ln39_4_fu_387_p1(9),
      I2 => sext_ln39_4_fu_387_p1(8),
      I3 => sext_ln39_4_fu_387_p1(10),
      I4 => sext_ln39_4_fu_387_p1(12),
      O => \select_ln278_1_reg_1454[4]_i_2_n_12\
    );
\select_ln278_1_reg_1454[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => sext_ln39_4_fu_387_p1(14),
      I2 => \select_ln278_1_reg_1454[5]_i_4_n_12\,
      I3 => sext_ln39_4_fu_387_p1(15),
      O => select_ln278_1_reg_1454(5)
    );
\select_ln278_1_reg_1454[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \select_ln278_1_reg_1454[5]_i_5_n_12\,
      O => \select_ln278_1_reg_1454[5]_i_2_n_12\
    );
\select_ln278_1_reg_1454[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8183"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(15),
      I1 => \select_ln278_1_reg_1454[5]_i_4_n_12\,
      I2 => sext_ln39_4_fu_387_p1(14),
      I3 => ap_CS_fsm_state2,
      O => \select_ln278_1_reg_1454[5]_i_3_n_12\
    );
\select_ln278_1_reg_1454[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(12),
      I1 => sext_ln39_4_fu_387_p1(10),
      I2 => sext_ln39_4_fu_387_p1(8),
      I3 => sext_ln39_4_fu_387_p1(9),
      I4 => sext_ln39_4_fu_387_p1(11),
      I5 => sext_ln39_4_fu_387_p1(13),
      O => \select_ln278_1_reg_1454[5]_i_4_n_12\
    );
\select_ln278_1_reg_1454[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => sext_ln39_4_fu_387_p1(14),
      I2 => \select_ln278_1_reg_1454[5]_i_4_n_12\,
      I3 => sext_ln39_4_fu_387_p1(15),
      O => \select_ln278_1_reg_1454[5]_i_5_n_12\
    );
\select_ln278_1_reg_1454[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln278_1_reg_1454_reg_n_12_[6]\,
      I1 => ap_CS_fsm_state2,
      O => \select_ln278_1_reg_1454[6]_i_1_n_12\
    );
\select_ln278_1_reg_1454_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln278_1_reg_1454[5]_i_2_n_12\,
      D => \select_ln278_1_reg_1454[0]_i_1_n_12\,
      Q => \select_ln278_1_reg_1454_reg_n_12_[0]\,
      S => select_ln278_1_reg_1454(5)
    );
\select_ln278_1_reg_1454_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln278_1_reg_1454[5]_i_2_n_12\,
      D => \select_ln278_1_reg_1454[1]_i_1_n_12\,
      Q => \select_ln278_1_reg_1454_reg_n_12_[1]\,
      S => select_ln278_1_reg_1454(5)
    );
\select_ln278_1_reg_1454_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln278_1_reg_1454[5]_i_2_n_12\,
      D => \select_ln278_1_reg_1454[2]_i_1_n_12\,
      Q => \select_ln278_1_reg_1454_reg_n_12_[2]\,
      S => select_ln278_1_reg_1454(5)
    );
\select_ln278_1_reg_1454_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln278_1_reg_1454[5]_i_2_n_12\,
      D => \select_ln278_1_reg_1454[3]_i_1_n_12\,
      Q => \select_ln278_1_reg_1454_reg_n_12_[3]\,
      S => select_ln278_1_reg_1454(5)
    );
\select_ln278_1_reg_1454_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln278_1_reg_1454[5]_i_2_n_12\,
      D => \select_ln278_1_reg_1454[4]_i_1_n_12\,
      Q => \select_ln278_1_reg_1454_reg_n_12_[4]\,
      S => select_ln278_1_reg_1454(5)
    );
\select_ln278_1_reg_1454_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln278_1_reg_1454[5]_i_2_n_12\,
      D => \select_ln278_1_reg_1454[5]_i_3_n_12\,
      Q => \select_ln278_1_reg_1454_reg_n_12_[5]\,
      S => select_ln278_1_reg_1454(5)
    );
\select_ln278_1_reg_1454_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln278_1_reg_1454[6]_i_1_n_12\,
      Q => \select_ln278_1_reg_1454_reg_n_12_[6]\,
      R => '0'
    );
\select_ln279_1_reg_1469[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF28"
    )
        port map (
      I0 => \select_ln277_1_reg_1449[4]_i_2_n_12\,
      I1 => sext_ln39_5_fu_521_p1(9),
      I2 => sext_ln39_5_fu_521_p1(8),
      I3 => \select_ln279_1_reg_1469[3]_i_2_n_12\,
      I4 => \select_ln279_1_reg_1469[4]_i_6_n_12\,
      O => \select_ln279_1_reg_1469[0]_i_1_n_12\
    );
\select_ln279_1_reg_1469[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2A80"
    )
        port map (
      I0 => \select_ln277_1_reg_1449[4]_i_2_n_12\,
      I1 => sext_ln39_5_fu_521_p1(8),
      I2 => sext_ln39_5_fu_521_p1(9),
      I3 => sext_ln39_5_fu_521_p1(10),
      I4 => \select_ln279_1_reg_1469[3]_i_2_n_12\,
      I5 => \select_ln279_1_reg_1469[4]_i_6_n_12\,
      O => \select_ln279_1_reg_1469[1]_i_1_n_12\
    );
\select_ln279_1_reg_1469[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAE"
    )
        port map (
      I0 => \select_ln279_1_reg_1469[3]_i_2_n_12\,
      I1 => \select_ln277_1_reg_1449[4]_i_2_n_12\,
      I2 => \select_ln277_1_reg_1449[5]_i_5_n_12\,
      I3 => sext_ln39_5_fu_521_p1(11),
      I4 => \select_ln279_1_reg_1469[4]_i_6_n_12\,
      O => \select_ln279_1_reg_1469[2]_i_1_n_12\
    );
\select_ln279_1_reg_1469[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF3600"
    )
        port map (
      I0 => \select_ln277_1_reg_1449[5]_i_5_n_12\,
      I1 => sext_ln39_5_fu_521_p1(12),
      I2 => sext_ln39_5_fu_521_p1(11),
      I3 => \select_ln277_1_reg_1449[4]_i_2_n_12\,
      I4 => \select_ln279_1_reg_1469[3]_i_2_n_12\,
      I5 => \select_ln279_1_reg_1469[4]_i_6_n_12\,
      O => \select_ln279_1_reg_1469[3]_i_1_n_12\
    );
\select_ln279_1_reg_1469[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C800000000000000"
    )
        port map (
      I0 => \select_ln277_1_reg_1449[5]_i_5_n_12\,
      I1 => sext_ln39_5_fu_521_p1(12),
      I2 => sext_ln39_5_fu_521_p1(11),
      I3 => sext_ln39_5_fu_521_p1(13),
      I4 => sext_ln39_5_fu_521_p1(14),
      I5 => \add_ln48_2_fu_505_p2_carry__1_n_18\,
      O => \select_ln279_1_reg_1469[3]_i_2_n_12\
    );
\select_ln279_1_reg_1469[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888880A8888888"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \add_ln48_2_fu_505_p2_carry__1_n_18\,
      I2 => sext_ln39_5_fu_521_p1(13),
      I3 => \select_ln279_1_reg_1469[4]_i_4_n_12\,
      I4 => sext_ln39_5_fu_521_p1(14),
      I5 => \select_ln279_1_reg_1469[4]_i_5_n_12\,
      O => \select_ln279_1_reg_1469[4]_i_1_n_12\
    );
\select_ln279_1_reg_1469[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \select_ln279_1_reg_1469[4]_i_6_n_12\,
      O => \select_ln279_1_reg_1469[4]_i_2_n_12\
    );
\select_ln279_1_reg_1469[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln279_1_reg_1469[4]_i_7_n_12\,
      I1 => \select_ln279_1_reg_1469[4]_i_6_n_12\,
      O => \select_ln279_1_reg_1469[4]_i_3_n_12\
    );
\select_ln279_1_reg_1469[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sext_ln39_5_fu_521_p1(12),
      I1 => sext_ln39_5_fu_521_p1(11),
      O => \select_ln279_1_reg_1469[4]_i_4_n_12\
    );
\select_ln279_1_reg_1469[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00000000"
    )
        port map (
      I0 => sext_ln39_5_fu_521_p1(8),
      I1 => sext_ln39_5_fu_521_p1(9),
      I2 => sext_ln39_5_fu_521_p1(10),
      I3 => sext_ln39_5_fu_521_p1(12),
      I4 => sext_ln39_5_fu_521_p1(11),
      I5 => \select_ln277_1_reg_1449[4]_i_2_n_12\,
      O => \select_ln279_1_reg_1469[4]_i_5_n_12\
    );
\select_ln279_1_reg_1469[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA2280A0A8A"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \select_ln279_1_reg_1469[4]_i_5_n_12\,
      I2 => sext_ln39_5_fu_521_p1(14),
      I3 => \select_ln279_1_reg_1469[4]_i_4_n_12\,
      I4 => sext_ln39_5_fu_521_p1(13),
      I5 => \add_ln48_2_fu_505_p2_carry__1_n_18\,
      O => \select_ln279_1_reg_1469[4]_i_6_n_12\
    );
\select_ln279_1_reg_1469[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70700F0F70000FFF"
    )
        port map (
      I0 => sext_ln39_5_fu_521_p1(14),
      I1 => \add_ln48_2_fu_505_p2_carry__1_n_18\,
      I2 => sext_ln39_5_fu_521_p1(12),
      I3 => sext_ln39_5_fu_521_p1(11),
      I4 => sext_ln39_5_fu_521_p1(13),
      I5 => \select_ln277_1_reg_1449[5]_i_5_n_12\,
      O => \select_ln279_1_reg_1469[4]_i_7_n_12\
    );
\select_ln279_1_reg_1469[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E22E"
    )
        port map (
      I0 => select_ln279_1_reg_1469(5),
      I1 => ap_CS_fsm_state3,
      I2 => \select_ln279_1_reg_1469[4]_i_7_n_12\,
      I3 => \select_ln279_1_reg_1469[5]_i_2_n_12\,
      I4 => \select_ln279_1_reg_1469[4]_i_6_n_12\,
      O => \select_ln279_1_reg_1469[5]_i_1_n_12\
    );
\select_ln279_1_reg_1469[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFCC00BFFFC000"
    )
        port map (
      I0 => \add_ln48_2_fu_505_p2_carry__1_n_18\,
      I1 => sext_ln39_5_fu_521_p1(13),
      I2 => sext_ln39_5_fu_521_p1(11),
      I3 => sext_ln39_5_fu_521_p1(12),
      I4 => sext_ln39_5_fu_521_p1(14),
      I5 => \select_ln277_1_reg_1449[5]_i_5_n_12\,
      O => \select_ln279_1_reg_1469[5]_i_2_n_12\
    );
\select_ln279_1_reg_1469_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln279_1_reg_1469[4]_i_2_n_12\,
      D => \select_ln279_1_reg_1469[0]_i_1_n_12\,
      Q => select_ln279_1_reg_1469(0),
      S => \select_ln279_1_reg_1469[4]_i_1_n_12\
    );
\select_ln279_1_reg_1469_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln279_1_reg_1469[4]_i_2_n_12\,
      D => \select_ln279_1_reg_1469[1]_i_1_n_12\,
      Q => select_ln279_1_reg_1469(1),
      S => \select_ln279_1_reg_1469[4]_i_1_n_12\
    );
\select_ln279_1_reg_1469_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln279_1_reg_1469[4]_i_2_n_12\,
      D => \select_ln279_1_reg_1469[2]_i_1_n_12\,
      Q => select_ln279_1_reg_1469(2),
      S => \select_ln279_1_reg_1469[4]_i_1_n_12\
    );
\select_ln279_1_reg_1469_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln279_1_reg_1469[4]_i_2_n_12\,
      D => \select_ln279_1_reg_1469[3]_i_1_n_12\,
      Q => select_ln279_1_reg_1469(3),
      S => \select_ln279_1_reg_1469[4]_i_1_n_12\
    );
\select_ln279_1_reg_1469_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln279_1_reg_1469[4]_i_2_n_12\,
      D => \select_ln279_1_reg_1469[4]_i_3_n_12\,
      Q => select_ln279_1_reg_1469(4),
      S => \select_ln279_1_reg_1469[4]_i_1_n_12\
    );
\select_ln279_1_reg_1469_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln279_1_reg_1469[5]_i_1_n_12\,
      Q => select_ln279_1_reg_1469(5),
      R => '0'
    );
\select_ln280_1_reg_1474[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF41"
    )
        port map (
      I0 => icmp_ln40_9_fu_703_p2_carry_n_18,
      I1 => sext_ln39_4_fu_387_p1(9),
      I2 => sext_ln39_4_fu_387_p1(8),
      I3 => \select_ln280_1_reg_1474[3]_i_3_n_12\,
      I4 => \select_ln280_1_reg_1474[4]_i_7_n_12\,
      O => \select_ln280_1_reg_1474[0]_i_1_n_12\
    );
\select_ln280_1_reg_1474[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF5401"
    )
        port map (
      I0 => icmp_ln40_9_fu_703_p2_carry_n_18,
      I1 => sext_ln39_4_fu_387_p1(8),
      I2 => sext_ln39_4_fu_387_p1(9),
      I3 => sext_ln39_4_fu_387_p1(10),
      I4 => \select_ln280_1_reg_1474[3]_i_3_n_12\,
      I5 => \select_ln280_1_reg_1474[4]_i_7_n_12\,
      O => \select_ln280_1_reg_1474[1]_i_1_n_12\
    );
\select_ln280_1_reg_1474[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0063"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(8),
      I1 => sext_ln39_4_fu_387_p1(11),
      I2 => \select_ln280_1_reg_1474[2]_i_2_n_12\,
      I3 => icmp_ln40_9_fu_703_p2_carry_n_18,
      I4 => \select_ln280_1_reg_1474[3]_i_3_n_12\,
      I5 => \select_ln280_1_reg_1474[4]_i_7_n_12\,
      O => \select_ln280_1_reg_1474[2]_i_1_n_12\
    );
\select_ln280_1_reg_1474[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(9),
      I1 => sext_ln39_4_fu_387_p1(10),
      O => \select_ln280_1_reg_1474[2]_i_2_n_12\
    );
\select_ln280_1_reg_1474[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \select_ln280_1_reg_1474[3]_i_2_n_12\,
      I1 => \select_ln280_1_reg_1474[3]_i_3_n_12\,
      I2 => \select_ln280_1_reg_1474[4]_i_7_n_12\,
      O => \select_ln280_1_reg_1474[3]_i_1_n_12\
    );
\select_ln280_1_reg_1474[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCC93333"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(8),
      I1 => sext_ln39_4_fu_387_p1(12),
      I2 => sext_ln39_4_fu_387_p1(9),
      I3 => sext_ln39_4_fu_387_p1(10),
      I4 => sext_ln39_4_fu_387_p1(11),
      I5 => icmp_ln40_9_fu_703_p2_carry_n_18,
      O => \select_ln280_1_reg_1474[3]_i_2_n_12\
    );
\select_ln280_1_reg_1474[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000080"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(15),
      I1 => \select_ln280_1_reg_1474[4]_i_4_n_12\,
      I2 => \select_ln280_1_reg_1474[4]_i_9_n_12\,
      I3 => sext_ln39_4_fu_387_p1(13),
      I4 => icmp_ln40_9_fu_703_p2_carry_n_18,
      I5 => sext_ln39_4_fu_387_p1(14),
      O => \select_ln280_1_reg_1474[3]_i_3_n_12\
    );
\select_ln280_1_reg_1474[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008AAA00000000"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \select_ln280_1_reg_1474[4]_i_4_n_12\,
      I2 => \select_ln280_1_reg_1474[4]_i_5_n_12\,
      I3 => \select_ln280_1_reg_1474[4]_i_6_n_12\,
      I4 => icmp_ln40_9_fu_703_p2_carry_n_18,
      I5 => icmp_ln40_9_fu_703_p2_carry_i_1_n_12,
      O => \select_ln280_1_reg_1474[4]_i_1_n_12\
    );
\select_ln280_1_reg_1474[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \select_ln280_1_reg_1474[4]_i_7_n_12\,
      O => \select_ln280_1_reg_1474[4]_i_2_n_12\
    );
\select_ln280_1_reg_1474[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln280_1_reg_1474[4]_i_8_n_12\,
      I1 => \select_ln280_1_reg_1474[4]_i_7_n_12\,
      O => \select_ln280_1_reg_1474[4]_i_3_n_12\
    );
\select_ln280_1_reg_1474[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => icmp_ln40_9_fu_703_p2_carry_n_18,
      I1 => sext_ln39_4_fu_387_p1(9),
      I2 => sext_ln39_4_fu_387_p1(10),
      I3 => sext_ln39_4_fu_387_p1(11),
      I4 => sext_ln39_4_fu_387_p1(8),
      I5 => sext_ln39_4_fu_387_p1(12),
      O => \select_ln280_1_reg_1474[4]_i_4_n_12\
    );
\select_ln280_1_reg_1474[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555666A"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(13),
      I1 => sext_ln39_4_fu_387_p1(11),
      I2 => sext_ln39_4_fu_387_p1(10),
      I3 => sext_ln39_4_fu_387_p1(9),
      I4 => sext_ln39_4_fu_387_p1(12),
      O => \select_ln280_1_reg_1474[4]_i_5_n_12\
    );
\select_ln280_1_reg_1474[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555656565656"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(14),
      I1 => sext_ln39_4_fu_387_p1(13),
      I2 => sext_ln39_4_fu_387_p1(12),
      I3 => sext_ln39_4_fu_387_p1(9),
      I4 => sext_ln39_4_fu_387_p1(10),
      I5 => sext_ln39_4_fu_387_p1(11),
      O => \select_ln280_1_reg_1474[4]_i_6_n_12\
    );
\select_ln280_1_reg_1474[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA80A08A2AAAAA8"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => icmp_ln40_9_fu_703_p2_carry_i_1_n_12,
      I2 => icmp_ln40_9_fu_703_p2_carry_n_18,
      I3 => \select_ln280_1_reg_1474[4]_i_6_n_12\,
      I4 => \select_ln280_1_reg_1474[4]_i_5_n_12\,
      I5 => \select_ln280_1_reg_1474[4]_i_4_n_12\,
      O => \select_ln280_1_reg_1474[4]_i_7_n_12\
    );
\select_ln280_1_reg_1474[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0230FCCF0310FCCF"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(14),
      I1 => icmp_ln40_9_fu_703_p2_carry_n_18,
      I2 => sext_ln39_4_fu_387_p1(13),
      I3 => \select_ln280_1_reg_1474[4]_i_9_n_12\,
      I4 => \select_ln280_1_reg_1474[4]_i_4_n_12\,
      I5 => sext_ln39_4_fu_387_p1(15),
      O => \select_ln280_1_reg_1474[4]_i_8_n_12\
    );
\select_ln280_1_reg_1474[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(12),
      I1 => sext_ln39_4_fu_387_p1(9),
      I2 => sext_ln39_4_fu_387_p1(10),
      I3 => sext_ln39_4_fu_387_p1(11),
      O => \select_ln280_1_reg_1474[4]_i_9_n_12\
    );
\select_ln280_1_reg_1474[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002EE2"
    )
        port map (
      I0 => select_ln280_1_reg_1474(5),
      I1 => ap_CS_fsm_state3,
      I2 => \select_ln280_1_reg_1474[5]_i_2_n_12\,
      I3 => \select_ln280_1_reg_1474[4]_i_8_n_12\,
      I4 => \select_ln280_1_reg_1474[4]_i_7_n_12\,
      O => \select_ln280_1_reg_1474[5]_i_1_n_12\
    );
\select_ln280_1_reg_1474[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D02DDEDDD10DDEDD"
    )
        port map (
      I0 => sext_ln39_4_fu_387_p1(14),
      I1 => icmp_ln40_9_fu_703_p2_carry_n_18,
      I2 => sext_ln39_4_fu_387_p1(13),
      I3 => \select_ln280_1_reg_1474[4]_i_9_n_12\,
      I4 => \select_ln280_1_reg_1474[4]_i_4_n_12\,
      I5 => sext_ln39_4_fu_387_p1(15),
      O => \select_ln280_1_reg_1474[5]_i_2_n_12\
    );
\select_ln280_1_reg_1474_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln280_1_reg_1474[4]_i_2_n_12\,
      D => \select_ln280_1_reg_1474[0]_i_1_n_12\,
      Q => select_ln280_1_reg_1474(0),
      S => \select_ln280_1_reg_1474[4]_i_1_n_12\
    );
\select_ln280_1_reg_1474_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln280_1_reg_1474[4]_i_2_n_12\,
      D => \select_ln280_1_reg_1474[1]_i_1_n_12\,
      Q => select_ln280_1_reg_1474(1),
      S => \select_ln280_1_reg_1474[4]_i_1_n_12\
    );
\select_ln280_1_reg_1474_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln280_1_reg_1474[4]_i_2_n_12\,
      D => \select_ln280_1_reg_1474[2]_i_1_n_12\,
      Q => select_ln280_1_reg_1474(2),
      S => \select_ln280_1_reg_1474[4]_i_1_n_12\
    );
\select_ln280_1_reg_1474_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln280_1_reg_1474[4]_i_2_n_12\,
      D => \select_ln280_1_reg_1474[3]_i_1_n_12\,
      Q => select_ln280_1_reg_1474(3),
      S => \select_ln280_1_reg_1474[4]_i_1_n_12\
    );
\select_ln280_1_reg_1474_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln280_1_reg_1474[4]_i_2_n_12\,
      D => \select_ln280_1_reg_1474[4]_i_3_n_12\,
      Q => select_ln280_1_reg_1474(4),
      S => \select_ln280_1_reg_1474[4]_i_1_n_12\
    );
\select_ln280_1_reg_1474_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln280_1_reg_1474[5]_i_1_n_12\,
      Q => select_ln280_1_reg_1474(5),
      R => '0'
    );
\select_ln282_1_reg_1514[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => tmp_4_reg_1494(0),
      I1 => \icmp_ln40_12_reg_1489_reg_n_12_[0]\,
      I2 => \select_ln282_1_reg_1514[2]_i_2_n_12\,
      O => \select_ln282_1_reg_1514[0]_i_1_n_12\
    );
\select_ln282_1_reg_1514[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => tmp_4_reg_1494(1),
      I1 => \icmp_ln40_12_reg_1489_reg_n_12_[0]\,
      I2 => \select_ln282_1_reg_1514[2]_i_2_n_12\,
      O => \select_ln282_1_reg_1514[1]_i_1_n_12\
    );
\select_ln282_1_reg_1514[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => tmp_4_reg_1494(2),
      I1 => \icmp_ln40_12_reg_1489_reg_n_12_[0]\,
      I2 => \select_ln282_1_reg_1514[2]_i_2_n_12\,
      O => \select_ln282_1_reg_1514[2]_i_1_n_12\
    );
\select_ln282_1_reg_1514[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAA8"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \icmp_ln40_12_reg_1489_reg_n_12_[0]\,
      I2 => tmp_4_reg_1494(6),
      I3 => tmp_4_reg_1494(3),
      I4 => tmp_4_reg_1494(4),
      I5 => tmp_4_reg_1494(5),
      O => \select_ln282_1_reg_1514[2]_i_2_n_12\
    );
\select_ln282_1_reg_1514[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF000000FE00"
    )
        port map (
      I0 => tmp_4_reg_1494(4),
      I1 => tmp_4_reg_1494(3),
      I2 => tmp_4_reg_1494(5),
      I3 => ap_CS_fsm_state5,
      I4 => tmp_4_reg_1494(6),
      I5 => \icmp_ln40_12_reg_1489_reg_n_12_[0]\,
      O => \select_ln282_1_reg_1514[3]_i_1_n_12\
    );
\select_ln282_1_reg_1514[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tmp_4_reg_1494(5),
      I1 => tmp_4_reg_1494(4),
      I2 => tmp_4_reg_1494(3),
      I3 => tmp_4_reg_1494(6),
      I4 => \icmp_ln40_12_reg_1489_reg_n_12_[0]\,
      O => \select_ln282_1_reg_1514[3]_i_2_n_12\
    );
\select_ln282_1_reg_1514[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2E22"
    )
        port map (
      I0 => select_ln282_1_reg_1514(4),
      I1 => ap_CS_fsm_state5,
      I2 => \icmp_ln40_12_reg_1489_reg_n_12_[0]\,
      I3 => tmp_4_reg_1494(4),
      I4 => tmp_4_reg_1494(3),
      I5 => \select_ln282_1_reg_1514[2]_i_2_n_12\,
      O => \select_ln282_1_reg_1514[4]_i_1_n_12\
    );
\select_ln282_1_reg_1514_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \select_ln282_1_reg_1514[0]_i_1_n_12\,
      Q => select_ln282_1_reg_1514(0),
      S => \select_ln282_1_reg_1514[3]_i_1_n_12\
    );
\select_ln282_1_reg_1514_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \select_ln282_1_reg_1514[1]_i_1_n_12\,
      Q => select_ln282_1_reg_1514(1),
      S => \select_ln282_1_reg_1514[3]_i_1_n_12\
    );
\select_ln282_1_reg_1514_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \select_ln282_1_reg_1514[2]_i_1_n_12\,
      Q => select_ln282_1_reg_1514(2),
      S => \select_ln282_1_reg_1514[3]_i_1_n_12\
    );
\select_ln282_1_reg_1514_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => \select_ln282_1_reg_1514[3]_i_2_n_12\,
      Q => select_ln282_1_reg_1514(3),
      S => \select_ln282_1_reg_1514[3]_i_1_n_12\
    );
\select_ln282_1_reg_1514_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln282_1_reg_1514[4]_i_1_n_12\,
      Q => select_ln282_1_reg_1514(4),
      R => '0'
    );
\select_ln283_1_reg_1499[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F1"
    )
        port map (
      I0 => sext_ln39_11_fu_949_p1(9),
      I1 => icmp_ln40_13_fu_959_p2_carry_n_18,
      I2 => \select_ln283_1_reg_1499[2]_i_2_n_12\,
      I3 => \select_ln283_1_reg_1499[3]_i_8_n_12\,
      O => \select_ln283_1_reg_1499[0]_i_1_n_12\
    );
\select_ln283_1_reg_1499[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF14"
    )
        port map (
      I0 => icmp_ln40_13_fu_959_p2_carry_n_18,
      I1 => sext_ln39_11_fu_949_p1(9),
      I2 => sext_ln39_11_fu_949_p1(10),
      I3 => \select_ln283_1_reg_1499[2]_i_2_n_12\,
      I4 => \select_ln283_1_reg_1499[3]_i_8_n_12\,
      O => \select_ln283_1_reg_1499[1]_i_1_n_12\
    );
\select_ln283_1_reg_1499[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF4015"
    )
        port map (
      I0 => icmp_ln40_13_fu_959_p2_carry_n_18,
      I1 => sext_ln39_11_fu_949_p1(10),
      I2 => sext_ln39_11_fu_949_p1(9),
      I3 => sext_ln39_11_fu_949_p1(11),
      I4 => \select_ln283_1_reg_1499[2]_i_2_n_12\,
      I5 => \select_ln283_1_reg_1499[3]_i_8_n_12\,
      O => \select_ln283_1_reg_1499[2]_i_1_n_12\
    );
\select_ln283_1_reg_1499[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000200000"
    )
        port map (
      I0 => \select_ln283_1_reg_1499[3]_i_9_n_12\,
      I1 => icmp_ln40_13_fu_959_p2_carry_n_18,
      I2 => sext_ln39_11_fu_949_p1(14),
      I3 => \select_ln283_1_reg_1499[3]_i_13_n_12\,
      I4 => sext_ln39_11_fu_949_p1(13),
      I5 => sext_ln39_11_fu_949_p1(15),
      O => \select_ln283_1_reg_1499[2]_i_2_n_12\
    );
\select_ln283_1_reg_1499[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB00"
    )
        port map (
      I0 => \select_ln283_1_reg_1499[3]_i_4_n_12\,
      I1 => \select_ln283_1_reg_1499[3]_i_5_n_12\,
      I2 => \select_ln283_1_reg_1499[3]_i_6_n_12\,
      I3 => ap_CS_fsm_state4,
      I4 => \select_ln283_1_reg_1499[3]_i_7_n_12\,
      O => \select_ln283_1_reg_1499[3]_i_1_n_12\
    );
\select_ln283_1_reg_1499[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA9999999"
    )
        port map (
      I0 => sext_ln39_11_fu_949_p1(13),
      I1 => sext_ln39_11_fu_949_p1(11),
      I2 => sext_ln39_11_fu_949_p1(9),
      I3 => sext_ln39_11_fu_949_p1(8),
      I4 => sext_ln39_11_fu_949_p1(10),
      I5 => sext_ln39_11_fu_949_p1(12),
      O => \select_ln283_1_reg_1499[3]_i_10_n_12\
    );
\select_ln283_1_reg_1499[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55556AAA"
    )
        port map (
      I0 => sext_ln39_11_fu_949_p1(12),
      I1 => sext_ln39_11_fu_949_p1(10),
      I2 => sext_ln39_11_fu_949_p1(8),
      I3 => sext_ln39_11_fu_949_p1(9),
      I4 => sext_ln39_11_fu_949_p1(11),
      O => \select_ln283_1_reg_1499[3]_i_11_n_12\
    );
\select_ln283_1_reg_1499[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sext_ln39_11_fu_949_p1(10),
      I1 => sext_ln39_11_fu_949_p1(9),
      O => \select_ln283_1_reg_1499[3]_i_12_n_12\
    );
\select_ln283_1_reg_1499[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001555"
    )
        port map (
      I0 => sext_ln39_11_fu_949_p1(12),
      I1 => sext_ln39_11_fu_949_p1(10),
      I2 => sext_ln39_11_fu_949_p1(8),
      I3 => sext_ln39_11_fu_949_p1(9),
      I4 => sext_ln39_11_fu_949_p1(11),
      O => \select_ln283_1_reg_1499[3]_i_13_n_12\
    );
\select_ln283_1_reg_1499[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \select_ln283_1_reg_1499[3]_i_8_n_12\,
      O => \select_ln283_1_reg_1499[3]_i_2_n_12\
    );
\select_ln283_1_reg_1499[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \select_ln283_1_reg_1499[3]_i_5_n_12\,
      I1 => \select_ln283_1_reg_1499[3]_i_8_n_12\,
      O => \select_ln283_1_reg_1499[3]_i_3_n_12\
    );
\select_ln283_1_reg_1499[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \select_ln283_1_reg_1499[3]_i_9_n_12\,
      I1 => icmp_ln40_13_fu_959_p2_carry_n_18,
      I2 => \select_ln283_1_reg_1499[3]_i_10_n_12\,
      O => \select_ln283_1_reg_1499[3]_i_4_n_12\
    );
\select_ln283_1_reg_1499[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545454544554"
    )
        port map (
      I0 => \select_ln283_1_reg_1499[2]_i_2_n_12\,
      I1 => icmp_ln40_13_fu_959_p2_carry_n_18,
      I2 => \select_ln283_1_reg_1499[3]_i_11_n_12\,
      I3 => \select_ln283_1_reg_1499[3]_i_12_n_12\,
      I4 => sext_ln39_11_fu_949_p1(8),
      I5 => sext_ln39_11_fu_949_p1(11),
      O => \select_ln283_1_reg_1499[3]_i_5_n_12\
    );
\select_ln283_1_reg_1499[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3CDF380000F30C"
    )
        port map (
      I0 => sext_ln39_11_fu_949_p1(15),
      I1 => \select_ln283_1_reg_1499[3]_i_13_n_12\,
      I2 => sext_ln39_11_fu_949_p1(13),
      I3 => sext_ln39_11_fu_949_p1(14),
      I4 => icmp_ln40_13_fu_959_p2_carry_n_18,
      I5 => \select_ln283_1_reg_1499[3]_i_9_n_12\,
      O => \select_ln283_1_reg_1499[3]_i_6_n_12\
    );
\select_ln283_1_reg_1499[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FF4FFCC4CC5CC"
    )
        port map (
      I0 => \select_ln283_1_reg_1499[3]_i_9_n_12\,
      I1 => icmp_ln40_13_fu_959_p2_carry_n_18,
      I2 => sext_ln39_11_fu_949_p1(14),
      I3 => \select_ln283_1_reg_1499[3]_i_13_n_12\,
      I4 => sext_ln39_11_fu_949_p1(13),
      I5 => sext_ln39_11_fu_949_p1(15),
      O => \select_ln283_1_reg_1499[3]_i_7_n_12\
    );
\select_ln283_1_reg_1499[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8A82A2A2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \select_ln283_1_reg_1499[3]_i_7_n_12\,
      I2 => \select_ln283_1_reg_1499[3]_i_6_n_12\,
      I3 => \select_ln283_1_reg_1499[2]_i_2_n_12\,
      I4 => \select_ln283_1_reg_1499[3]_i_4_n_12\,
      I5 => \select_ln283_1_reg_1499[3]_i_5_n_12\,
      O => \select_ln283_1_reg_1499[3]_i_8_n_12\
    );
\select_ln283_1_reg_1499[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => icmp_ln40_13_fu_959_p2_carry_n_18,
      I1 => sext_ln39_11_fu_949_p1(11),
      I2 => sext_ln39_11_fu_949_p1(9),
      I3 => sext_ln39_11_fu_949_p1(8),
      I4 => sext_ln39_11_fu_949_p1(10),
      I5 => sext_ln39_11_fu_949_p1(12),
      O => \select_ln283_1_reg_1499[3]_i_9_n_12\
    );
\select_ln283_1_reg_1499[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002EE2"
    )
        port map (
      I0 => select_ln283_1_reg_1499(4),
      I1 => ap_CS_fsm_state4,
      I2 => \select_ln283_1_reg_1499[4]_i_2_n_12\,
      I3 => \select_ln283_1_reg_1499[3]_i_5_n_12\,
      I4 => \select_ln283_1_reg_1499[3]_i_8_n_12\,
      O => \select_ln283_1_reg_1499[4]_i_1_n_12\
    );
\select_ln283_1_reg_1499[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000BD0FFFFF00F"
    )
        port map (
      I0 => sext_ln39_11_fu_949_p1(15),
      I1 => sext_ln39_11_fu_949_p1(14),
      I2 => \select_ln283_1_reg_1499[3]_i_13_n_12\,
      I3 => sext_ln39_11_fu_949_p1(13),
      I4 => icmp_ln40_13_fu_959_p2_carry_n_18,
      I5 => \select_ln283_1_reg_1499[3]_i_9_n_12\,
      O => \select_ln283_1_reg_1499[4]_i_2_n_12\
    );
\select_ln283_1_reg_1499_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln283_1_reg_1499[3]_i_2_n_12\,
      D => \select_ln283_1_reg_1499[0]_i_1_n_12\,
      Q => select_ln283_1_reg_1499(0),
      S => \select_ln283_1_reg_1499[3]_i_1_n_12\
    );
\select_ln283_1_reg_1499_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln283_1_reg_1499[3]_i_2_n_12\,
      D => \select_ln283_1_reg_1499[1]_i_1_n_12\,
      Q => select_ln283_1_reg_1499(1),
      S => \select_ln283_1_reg_1499[3]_i_1_n_12\
    );
\select_ln283_1_reg_1499_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln283_1_reg_1499[3]_i_2_n_12\,
      D => \select_ln283_1_reg_1499[2]_i_1_n_12\,
      Q => select_ln283_1_reg_1499(2),
      S => \select_ln283_1_reg_1499[3]_i_1_n_12\
    );
\select_ln283_1_reg_1499_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln283_1_reg_1499[3]_i_2_n_12\,
      D => \select_ln283_1_reg_1499[3]_i_3_n_12\,
      Q => select_ln283_1_reg_1499(3),
      S => \select_ln283_1_reg_1499[3]_i_1_n_12\
    );
\select_ln283_1_reg_1499_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln283_1_reg_1499[4]_i_1_n_12\,
      Q => select_ln283_1_reg_1499(4),
      R => '0'
    );
\select_ln284_1_reg_1539[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => tmp_6_reg_1524(0),
      I1 => \icmp_ln40_16_reg_1519_reg_n_12_[0]\,
      I2 => \select_ln284_1_reg_1539[2]_i_5_n_12\,
      O => \select_ln284_1_reg_1539[0]_i_1_n_12\
    );
\select_ln284_1_reg_1539[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => tmp_6_reg_1524(1),
      I1 => \icmp_ln40_16_reg_1519_reg_n_12_[0]\,
      I2 => \select_ln284_1_reg_1539[2]_i_5_n_12\,
      O => \select_ln284_1_reg_1539[1]_i_1_n_12\
    );
\select_ln284_1_reg_1539[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \select_ln284_1_reg_1539[2]_i_4_n_12\,
      I1 => ap_CS_fsm_state6,
      I2 => tmp_6_reg_1524(6),
      I3 => \icmp_ln40_16_reg_1519_reg_n_12_[0]\,
      O => \select_ln284_1_reg_1539[2]_i_1_n_12\
    );
\select_ln284_1_reg_1539[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \select_ln284_1_reg_1539[2]_i_5_n_12\,
      O => \select_ln284_1_reg_1539[2]_i_2_n_12\
    );
\select_ln284_1_reg_1539[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tmp_6_reg_1524(2),
      I1 => \icmp_ln40_16_reg_1519_reg_n_12_[0]\,
      I2 => \select_ln284_1_reg_1539[2]_i_5_n_12\,
      O => \select_ln284_1_reg_1539[2]_i_3_n_12\
    );
\select_ln284_1_reg_1539[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \icmp_ln40_16_reg_1519_reg_n_12_[0]\,
      I1 => tmp_6_reg_1524(2),
      I2 => tmp_6_reg_1524(3),
      I3 => tmp_6_reg_1524(4),
      I4 => tmp_6_reg_1524(5),
      O => \select_ln284_1_reg_1539[2]_i_4_n_12\
    );
\select_ln284_1_reg_1539[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => \select_ln284_1_reg_1539[2]_i_4_n_12\,
      I1 => tmp_6_reg_1524(6),
      I2 => \icmp_ln40_16_reg_1519_reg_n_12_[0]\,
      I3 => ap_CS_fsm_state6,
      I4 => \select_ln284_1_reg_1539[2]_i_6_n_12\,
      O => \select_ln284_1_reg_1539[2]_i_5_n_12\
    );
\select_ln284_1_reg_1539[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => tmp_6_reg_1524(3),
      I1 => tmp_6_reg_1524(2),
      I2 => tmp_6_reg_1524(5),
      I3 => tmp_6_reg_1524(4),
      I4 => tmp_6_reg_1524(6),
      I5 => \icmp_ln40_16_reg_1519_reg_n_12_[0]\,
      O => \select_ln284_1_reg_1539[2]_i_6_n_12\
    );
\select_ln284_1_reg_1539[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2E22"
    )
        port map (
      I0 => select_ln284_1_reg_1539(3),
      I1 => ap_CS_fsm_state6,
      I2 => \icmp_ln40_16_reg_1519_reg_n_12_[0]\,
      I3 => tmp_6_reg_1524(3),
      I4 => tmp_6_reg_1524(2),
      I5 => \select_ln284_1_reg_1539[2]_i_5_n_12\,
      O => \select_ln284_1_reg_1539[3]_i_1_n_12\
    );
\select_ln284_1_reg_1539_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln284_1_reg_1539[2]_i_2_n_12\,
      D => \select_ln284_1_reg_1539[0]_i_1_n_12\,
      Q => select_ln284_1_reg_1539(0),
      S => \select_ln284_1_reg_1539[2]_i_1_n_12\
    );
\select_ln284_1_reg_1539_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln284_1_reg_1539[2]_i_2_n_12\,
      D => \select_ln284_1_reg_1539[1]_i_1_n_12\,
      Q => select_ln284_1_reg_1539(1),
      S => \select_ln284_1_reg_1539[2]_i_1_n_12\
    );
\select_ln284_1_reg_1539_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln284_1_reg_1539[2]_i_2_n_12\,
      D => \select_ln284_1_reg_1539[2]_i_3_n_12\,
      Q => select_ln284_1_reg_1539(2),
      S => \select_ln284_1_reg_1539[2]_i_1_n_12\
    );
\select_ln284_1_reg_1539_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln284_1_reg_1539[3]_i_1_n_12\,
      Q => select_ln284_1_reg_1539(3),
      R => '0'
    );
\select_ln285_1_reg_1544[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => tmp_7_reg_1534(0),
      I1 => \icmp_ln40_18_reg_1529_reg_n_12_[0]\,
      I2 => \select_ln285_1_reg_1544[2]_i_5_n_12\,
      O => \select_ln285_1_reg_1544[0]_i_1_n_12\
    );
\select_ln285_1_reg_1544[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => tmp_7_reg_1534(1),
      I1 => \icmp_ln40_18_reg_1529_reg_n_12_[0]\,
      I2 => \select_ln285_1_reg_1544[2]_i_5_n_12\,
      O => \select_ln285_1_reg_1544[1]_i_1_n_12\
    );
\select_ln285_1_reg_1544[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \select_ln285_1_reg_1544[2]_i_4_n_12\,
      I1 => ap_CS_fsm_state6,
      I2 => tmp_7_reg_1534(6),
      I3 => \icmp_ln40_18_reg_1529_reg_n_12_[0]\,
      O => \select_ln285_1_reg_1544[2]_i_1_n_12\
    );
\select_ln285_1_reg_1544[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \select_ln285_1_reg_1544[2]_i_5_n_12\,
      O => \select_ln285_1_reg_1544[2]_i_2_n_12\
    );
\select_ln285_1_reg_1544[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tmp_7_reg_1534(2),
      I1 => \icmp_ln40_18_reg_1529_reg_n_12_[0]\,
      I2 => \select_ln285_1_reg_1544[2]_i_5_n_12\,
      O => \select_ln285_1_reg_1544[2]_i_3_n_12\
    );
\select_ln285_1_reg_1544[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \icmp_ln40_18_reg_1529_reg_n_12_[0]\,
      I1 => tmp_7_reg_1534(3),
      I2 => tmp_7_reg_1534(2),
      I3 => tmp_7_reg_1534(5),
      I4 => tmp_7_reg_1534(4),
      O => \select_ln285_1_reg_1544[2]_i_4_n_12\
    );
\select_ln285_1_reg_1544[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \select_ln285_1_reg_1544[2]_i_4_n_12\,
      I1 => tmp_7_reg_1534(6),
      I2 => ap_CS_fsm_state6,
      I3 => \select_ln285_1_reg_1544[2]_i_6_n_12\,
      O => \select_ln285_1_reg_1544[2]_i_5_n_12\
    );
\select_ln285_1_reg_1544[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => tmp_7_reg_1534(2),
      I1 => tmp_7_reg_1534(3),
      I2 => tmp_7_reg_1534(4),
      I3 => tmp_7_reg_1534(5),
      I4 => tmp_7_reg_1534(6),
      I5 => \icmp_ln40_18_reg_1529_reg_n_12_[0]\,
      O => \select_ln285_1_reg_1544[2]_i_6_n_12\
    );
\select_ln285_1_reg_1544[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222E2E22"
    )
        port map (
      I0 => select_ln285_1_reg_1544(3),
      I1 => ap_CS_fsm_state6,
      I2 => \icmp_ln40_18_reg_1529_reg_n_12_[0]\,
      I3 => tmp_7_reg_1534(2),
      I4 => tmp_7_reg_1534(3),
      I5 => \select_ln285_1_reg_1544[2]_i_5_n_12\,
      O => \select_ln285_1_reg_1544[3]_i_1_n_12\
    );
\select_ln285_1_reg_1544_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln285_1_reg_1544[2]_i_2_n_12\,
      D => \select_ln285_1_reg_1544[0]_i_1_n_12\,
      Q => select_ln285_1_reg_1544(0),
      S => \select_ln285_1_reg_1544[2]_i_1_n_12\
    );
\select_ln285_1_reg_1544_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln285_1_reg_1544[2]_i_2_n_12\,
      D => \select_ln285_1_reg_1544[1]_i_1_n_12\,
      Q => select_ln285_1_reg_1544(1),
      S => \select_ln285_1_reg_1544[2]_i_1_n_12\
    );
\select_ln285_1_reg_1544_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \select_ln285_1_reg_1544[2]_i_2_n_12\,
      D => \select_ln285_1_reg_1544[2]_i_3_n_12\,
      Q => select_ln285_1_reg_1544(2),
      S => \select_ln285_1_reg_1544[2]_i_1_n_12\
    );
\select_ln285_1_reg_1544_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln285_1_reg_1544[3]_i_1_n_12\,
      Q => select_ln285_1_reg_1544(3),
      R => '0'
    );
sub_ln48_fu_933_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => sub_ln48_fu_933_p2_carry_n_12,
      CO(6) => sub_ln48_fu_933_p2_carry_n_13,
      CO(5) => sub_ln48_fu_933_p2_carry_n_14,
      CO(4) => sub_ln48_fu_933_p2_carry_n_15,
      CO(3) => sub_ln48_fu_933_p2_carry_n_16,
      CO(2) => sub_ln48_fu_933_p2_carry_n_17,
      CO(1) => sub_ln48_fu_933_p2_carry_n_18,
      CO(0) => sub_ln48_fu_933_p2_carry_n_19,
      DI(7 downto 5) => LARc_q0(2 downto 0),
      DI(4 downto 2) => B"000",
      DI(1) => sub_ln48_fu_933_p2_carry_i_1_n_12,
      DI(0) => '0',
      O(7 downto 0) => NLW_sub_ln48_fu_933_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => sub_ln48_fu_933_p2_carry_i_2_n_12,
      S(6) => sub_ln48_fu_933_p2_carry_i_3_n_12,
      S(5) => sub_ln48_fu_933_p2_carry_i_4_n_12,
      S(4) => sub_ln48_fu_933_p2_carry_i_5_n_12,
      S(3) => sub_ln48_fu_933_p2_carry_i_6_n_12,
      S(2) => sub_ln48_fu_933_p2_carry_i_7_n_12,
      S(1) => LARc_q0(0),
      S(0) => '0'
    );
\sub_ln48_fu_933_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln48_fu_933_p2_carry_n_12,
      CI_TOP => '0',
      CO(7) => \sub_ln48_fu_933_p2_carry__0_n_12\,
      CO(6) => \sub_ln48_fu_933_p2_carry__0_n_13\,
      CO(5) => \sub_ln48_fu_933_p2_carry__0_n_14\,
      CO(4) => \sub_ln48_fu_933_p2_carry__0_n_15\,
      CO(3) => \sub_ln48_fu_933_p2_carry__0_n_16\,
      CO(2) => \sub_ln48_fu_933_p2_carry__0_n_17\,
      CO(1) => \sub_ln48_fu_933_p2_carry__0_n_18\,
      CO(0) => \sub_ln48_fu_933_p2_carry__0_n_19\,
      DI(7 downto 0) => LARc_q0(10 downto 3),
      O(7 downto 6) => sext_ln39_11_fu_949_p1(9 downto 8),
      O(5 downto 0) => \NLW_sub_ln48_fu_933_p2_carry__0_O_UNCONNECTED\(5 downto 0),
      S(7) => \sub_ln48_fu_933_p2_carry__0_i_1_n_12\,
      S(6) => \sub_ln48_fu_933_p2_carry__0_i_2_n_12\,
      S(5) => \sub_ln48_fu_933_p2_carry__0_i_3_n_12\,
      S(4) => \sub_ln48_fu_933_p2_carry__0_i_4_n_12\,
      S(3) => \sub_ln48_fu_933_p2_carry__0_i_5_n_12\,
      S(2) => \sub_ln48_fu_933_p2_carry__0_i_6_n_12\,
      S(1) => \sub_ln48_fu_933_p2_carry__0_i_7_n_12\,
      S(0) => \sub_ln48_fu_933_p2_carry__0_i_8_n_12\
    );
\sub_ln48_fu_933_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LARc_q0(10),
      I1 => LARc_q0(14),
      O => \sub_ln48_fu_933_p2_carry__0_i_1_n_12\
    );
\sub_ln48_fu_933_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LARc_q0(9),
      I1 => LARc_q0(13),
      O => \sub_ln48_fu_933_p2_carry__0_i_2_n_12\
    );
\sub_ln48_fu_933_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LARc_q0(8),
      I1 => LARc_q0(12),
      O => \sub_ln48_fu_933_p2_carry__0_i_3_n_12\
    );
\sub_ln48_fu_933_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LARc_q0(7),
      I1 => LARc_q0(11),
      O => \sub_ln48_fu_933_p2_carry__0_i_4_n_12\
    );
\sub_ln48_fu_933_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LARc_q0(6),
      I1 => LARc_q0(10),
      O => \sub_ln48_fu_933_p2_carry__0_i_5_n_12\
    );
\sub_ln48_fu_933_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LARc_q0(5),
      I1 => LARc_q0(9),
      O => \sub_ln48_fu_933_p2_carry__0_i_6_n_12\
    );
\sub_ln48_fu_933_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LARc_q0(4),
      I1 => LARc_q0(8),
      O => \sub_ln48_fu_933_p2_carry__0_i_7_n_12\
    );
\sub_ln48_fu_933_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LARc_q0(3),
      I1 => LARc_q0(7),
      O => \sub_ln48_fu_933_p2_carry__0_i_8_n_12\
    );
\sub_ln48_fu_933_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln48_fu_933_p2_carry__0_n_12\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_sub_ln48_fu_933_p2_carry__1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \sub_ln48_fu_933_p2_carry__1_n_15\,
      CO(3) => \sub_ln48_fu_933_p2_carry__1_n_16\,
      CO(2) => \sub_ln48_fu_933_p2_carry__1_n_17\,
      CO(1) => \sub_ln48_fu_933_p2_carry__1_n_18\,
      CO(0) => \sub_ln48_fu_933_p2_carry__1_n_19\,
      DI(7 downto 5) => B"000",
      DI(4 downto 2) => LARc_q0(14 downto 12),
      DI(1) => LARc_q0(15),
      DI(0) => LARc_q0(11),
      O(7 downto 6) => \NLW_sub_ln48_fu_933_p2_carry__1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => sext_ln39_11_fu_949_p1(15 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \sub_ln48_fu_933_p2_carry__1_i_1_n_12\,
      S(3) => \sub_ln48_fu_933_p2_carry__1_i_2_n_12\,
      S(2) => \sub_ln48_fu_933_p2_carry__1_i_3_n_12\,
      S(1) => \sub_ln48_fu_933_p2_carry__1_i_4_n_12\,
      S(0) => \sub_ln48_fu_933_p2_carry__1_i_5_n_12\
    );
\sub_ln48_fu_933_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LARc_q0(14),
      I1 => LARc_q0(15),
      O => \sub_ln48_fu_933_p2_carry__1_i_1_n_12\
    );
\sub_ln48_fu_933_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LARc_q0(13),
      I1 => LARc_q0(14),
      O => \sub_ln48_fu_933_p2_carry__1_i_2_n_12\
    );
\sub_ln48_fu_933_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LARc_q0(12),
      I1 => LARc_q0(13),
      O => \sub_ln48_fu_933_p2_carry__1_i_3_n_12\
    );
\sub_ln48_fu_933_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LARc_q0(15),
      I1 => LARc_q0(12),
      O => \sub_ln48_fu_933_p2_carry__1_i_4_n_12\
    );
\sub_ln48_fu_933_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LARc_q0(15),
      I1 => LARc_q0(11),
      O => \sub_ln48_fu_933_p2_carry__1_i_5_n_12\
    );
sub_ln48_fu_933_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LARc_q0(0),
      O => sub_ln48_fu_933_p2_carry_i_1_n_12
    );
sub_ln48_fu_933_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LARc_q0(2),
      I1 => LARc_q0(6),
      O => sub_ln48_fu_933_p2_carry_i_2_n_12
    );
sub_ln48_fu_933_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LARc_q0(1),
      I1 => LARc_q0(5),
      O => sub_ln48_fu_933_p2_carry_i_3_n_12
    );
sub_ln48_fu_933_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => LARc_q0(0),
      I1 => LARc_q0(4),
      O => sub_ln48_fu_933_p2_carry_i_4_n_12
    );
sub_ln48_fu_933_p2_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LARc_q0(3),
      O => sub_ln48_fu_933_p2_carry_i_5_n_12
    );
sub_ln48_fu_933_p2_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LARc_q0(2),
      O => sub_ln48_fu_933_p2_carry_i_6_n_12
    );
sub_ln48_fu_933_p2_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LARc_q0(1),
      O => sub_ln48_fu_933_p2_carry_i_7_n_12
    );
\tmp_4_reg_1494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_16s_15ns_31_1_1_U89_n_18,
      Q => tmp_4_reg_1494(0),
      R => '0'
    );
\tmp_4_reg_1494_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_16s_15ns_31_1_1_U89_n_17,
      Q => tmp_4_reg_1494(1),
      R => '0'
    );
\tmp_4_reg_1494_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_16s_15ns_31_1_1_U89_n_16,
      Q => tmp_4_reg_1494(2),
      R => '0'
    );
\tmp_4_reg_1494_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_16s_15ns_31_1_1_U89_n_15,
      Q => tmp_4_reg_1494(3),
      R => '0'
    );
\tmp_4_reg_1494_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_16s_15ns_31_1_1_U89_n_14,
      Q => tmp_4_reg_1494(4),
      R => '0'
    );
\tmp_4_reg_1494_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => mul_16s_15ns_31_1_1_U89_n_13,
      Q => tmp_4_reg_1494(5),
      R => '0'
    );
\tmp_4_reg_1494_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => sum_9_fu_877_p2(15),
      Q => tmp_4_reg_1494(6),
      R => '0'
    );
\tmp_6_reg_1524_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_16s_15ns_31_1_1_U90_n_18,
      Q => tmp_6_reg_1524(0),
      R => '0'
    );
\tmp_6_reg_1524_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_16s_15ns_31_1_1_U90_n_17,
      Q => tmp_6_reg_1524(1),
      R => '0'
    );
\tmp_6_reg_1524_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_16s_15ns_31_1_1_U90_n_16,
      Q => tmp_6_reg_1524(2),
      R => '0'
    );
\tmp_6_reg_1524_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_16s_15ns_31_1_1_U90_n_15,
      Q => tmp_6_reg_1524(3),
      R => '0'
    );
\tmp_6_reg_1524_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_16s_15ns_31_1_1_U90_n_14,
      Q => tmp_6_reg_1524(4),
      R => '0'
    );
\tmp_6_reg_1524_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_16s_15ns_31_1_1_U90_n_13,
      Q => tmp_6_reg_1524(5),
      R => '0'
    );
\tmp_6_reg_1524_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => sum_13_fu_1187_p2(15),
      Q => tmp_6_reg_1524(6),
      R => '0'
    );
\tmp_7_reg_1534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_16s_15ns_31_1_1_U91_n_18,
      Q => tmp_7_reg_1534(0),
      R => '0'
    );
\tmp_7_reg_1534_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_16s_15ns_31_1_1_U91_n_17,
      Q => tmp_7_reg_1534(1),
      R => '0'
    );
\tmp_7_reg_1534_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_16s_15ns_31_1_1_U91_n_16,
      Q => tmp_7_reg_1534(2),
      R => '0'
    );
\tmp_7_reg_1534_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_16s_15ns_31_1_1_U91_n_15,
      Q => tmp_7_reg_1534(3),
      R => '0'
    );
\tmp_7_reg_1534_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_16s_15ns_31_1_1_U91_n_14,
      Q => tmp_7_reg_1534(4),
      R => '0'
    );
\tmp_7_reg_1534_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => mul_16s_15ns_31_1_1_U91_n_13,
      Q => tmp_7_reg_1534(5),
      R => '0'
    );
\tmp_7_reg_1534_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => sum_15_fu_1271_p2(15),
      Q => tmp_7_reg_1534(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_Pipeline_gsm_div_label0 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \div_fu_50_reg[14]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_reg : out STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    L_denum_reg_1601 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg : in STD_LOGIC;
    grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0 : in STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[13]_0\ : in STD_LOGIC;
    temp_6_reg_370 : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_Pipeline_gsm_div_label0 : entity is "Gsm_LPC_Analysis_Reflection_coefficients_Pipeline_gsm_div_label0";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_Pipeline_gsm_div_label0;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_Pipeline_gsm_div_label0 is
  signal L_num_3_fu_156_p2 : STD_LOGIC_VECTOR ( 62 downto 1 );
  signal \L_num_3_fu_156_p2_carry__0_i_1_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__0_i_2_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__0_i_3_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__0_i_4_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__0_i_5_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__0_i_6_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__0_i_7_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__0_i_8_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__0_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__0_n_13\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__0_n_14\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__0_n_15\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__0_n_16\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__0_n_17\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__0_n_18\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__0_n_19\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__1_i_1_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__1_i_2_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__1_i_3_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__1_i_4_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__1_i_5_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__1_i_6_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__1_i_7_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__1_i_8_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__1_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__1_n_13\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__1_n_14\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__1_n_15\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__1_n_16\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__1_n_17\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__1_n_18\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__1_n_19\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__2_i_1_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__2_i_2_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__2_i_3_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__2_i_4_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__2_i_5_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__2_i_6_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__2_i_7_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__2_i_8_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__2_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__2_n_13\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__2_n_14\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__2_n_15\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__2_n_16\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__2_n_17\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__2_n_18\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__2_n_19\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__3_i_1_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__3_i_2_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__3_i_3_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__3_i_4_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__3_i_5_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__3_i_6_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__3_i_7_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__3_i_8_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__3_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__3_n_13\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__3_n_14\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__3_n_15\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__3_n_16\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__3_n_17\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__3_n_18\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__3_n_19\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__4_i_1_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__4_i_2_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__4_i_3_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__4_i_4_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__4_i_5_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__4_i_6_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__4_i_7_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__4_i_8_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__4_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__4_n_13\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__4_n_14\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__4_n_15\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__4_n_16\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__4_n_17\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__4_n_18\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__4_n_19\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__5_i_1_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__5_i_2_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__5_i_3_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__5_i_4_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__5_i_5_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__5_i_6_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__5_i_7_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__5_i_8_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__5_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__5_n_13\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__5_n_14\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__5_n_15\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__5_n_16\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__5_n_17\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__5_n_18\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__5_n_19\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__6_i_1_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__6_i_2_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__6_i_3_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__6_i_4_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__6_i_5_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__6_i_6_n_12\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__6_n_15\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__6_n_16\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__6_n_17\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__6_n_18\ : STD_LOGIC;
  signal \L_num_3_fu_156_p2_carry__6_n_19\ : STD_LOGIC;
  signal L_num_3_fu_156_p2_carry_i_1_n_12 : STD_LOGIC;
  signal L_num_3_fu_156_p2_carry_i_2_n_12 : STD_LOGIC;
  signal L_num_3_fu_156_p2_carry_i_3_n_12 : STD_LOGIC;
  signal L_num_3_fu_156_p2_carry_i_4_n_12 : STD_LOGIC;
  signal L_num_3_fu_156_p2_carry_i_5_n_12 : STD_LOGIC;
  signal L_num_3_fu_156_p2_carry_i_6_n_12 : STD_LOGIC;
  signal L_num_3_fu_156_p2_carry_i_7_n_12 : STD_LOGIC;
  signal L_num_3_fu_156_p2_carry_i_8_n_12 : STD_LOGIC;
  signal L_num_3_fu_156_p2_carry_i_9_n_12 : STD_LOGIC;
  signal L_num_3_fu_156_p2_carry_n_12 : STD_LOGIC;
  signal L_num_3_fu_156_p2_carry_n_13 : STD_LOGIC;
  signal L_num_3_fu_156_p2_carry_n_14 : STD_LOGIC;
  signal L_num_3_fu_156_p2_carry_n_15 : STD_LOGIC;
  signal L_num_3_fu_156_p2_carry_n_16 : STD_LOGIC;
  signal L_num_3_fu_156_p2_carry_n_17 : STD_LOGIC;
  signal L_num_3_fu_156_p2_carry_n_18 : STD_LOGIC;
  signal L_num_3_fu_156_p2_carry_n_19 : STD_LOGIC;
  signal \L_num_fu_54[15]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[16]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[17]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[18]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[19]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[20]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[21]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[22]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[23]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[24]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[25]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[26]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[27]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[28]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[29]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[30]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[31]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[32]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[33]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[34]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[35]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[36]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[37]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[38]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[39]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[40]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[41]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[42]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[43]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[44]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[45]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[46]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[47]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[48]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[49]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[50]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[51]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[52]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[53]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[54]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[55]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[56]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[57]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[58]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[59]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[60]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[61]_i_1_n_12\ : STD_LOGIC;
  signal \L_num_fu_54[62]_i_2_n_12\ : STD_LOGIC;
  signal \L_num_fu_54_reg_n_12_[62]\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_12\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal \^div_fu_50_reg[14]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready : STD_LOGIC;
  signal icmp_ln144_fu_145_p2 : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_i_10_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_i_11_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_i_12_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_i_13_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_i_14_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_i_15_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_i_16_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_i_1_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_i_2_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_i_3_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_i_4_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_i_5_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_i_6_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_i_7_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_i_8_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_i_9_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_n_13\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_n_14\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_n_15\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_n_16\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_n_17\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_n_18\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__0_n_19\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_i_10_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_i_11_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_i_12_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_i_13_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_i_14_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_i_15_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_i_16_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_i_1_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_i_2_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_i_3_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_i_4_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_i_5_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_i_6_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_i_7_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_i_8_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_i_9_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_n_13\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_n_14\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_n_15\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_n_16\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_n_17\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_n_18\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__1_n_19\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_i_10_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_i_11_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_i_12_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_i_13_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_i_14_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_i_15_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_i_16_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_i_1_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_i_2_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_i_3_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_i_4_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_i_5_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_i_6_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_i_7_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_i_8_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_i_9_n_12\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_n_13\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_n_14\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_n_15\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_n_16\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_n_17\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_n_18\ : STD_LOGIC;
  signal \icmp_ln144_fu_145_p2_carry__2_n_19\ : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_i_10_n_12 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_i_11_n_12 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_i_12_n_12 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_i_13_n_12 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_i_14_n_12 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_i_15_n_12 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_i_16_n_12 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_i_1_n_12 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_i_2_n_12 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_i_3_n_12 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_i_4_n_12 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_i_5_n_12 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_i_6_n_12 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_i_7_n_12 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_i_8_n_12 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_i_9_n_12 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_n_13 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_n_14 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_n_15 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_n_16 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_n_17 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_n_18 : STD_LOGIC;
  signal icmp_ln144_fu_145_p2_carry_n_19 : STD_LOGIC;
  signal k_3_fu_188_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \k_fu_58[1]_i_1_n_12\ : STD_LOGIC;
  signal k_fu_58_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln126_cast_reg_241 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal shl_ln120_fu_139_p2 : STD_LOGIC_VECTOR ( 62 downto 1 );
  signal \NLW_L_num_3_fu_156_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_L_num_3_fu_156_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_icmp_ln144_fu_145_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln144_fu_145_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln144_fu_145_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln144_fu_145_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of L_num_3_fu_156_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \L_num_3_fu_156_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \L_num_3_fu_156_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \L_num_3_fu_156_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \L_num_3_fu_156_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \L_num_3_fu_156_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \L_num_3_fu_156_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \L_num_3_fu_156_p2_carry__6\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \L_num_fu_54[16]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \L_num_fu_54[17]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \L_num_fu_54[18]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \L_num_fu_54[19]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \L_num_fu_54[20]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \L_num_fu_54[21]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \L_num_fu_54[22]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \L_num_fu_54[23]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \L_num_fu_54[24]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \L_num_fu_54[25]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \L_num_fu_54[26]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \L_num_fu_54[27]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \L_num_fu_54[28]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \L_num_fu_54[29]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \L_num_fu_54[30]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \L_num_fu_54[31]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \L_num_fu_54[32]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \L_num_fu_54[33]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \L_num_fu_54[34]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \L_num_fu_54[35]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \L_num_fu_54[36]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \L_num_fu_54[37]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \L_num_fu_54[38]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \L_num_fu_54[39]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \L_num_fu_54[40]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \L_num_fu_54[41]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \L_num_fu_54[42]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \L_num_fu_54[43]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \L_num_fu_54[44]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \L_num_fu_54[45]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \L_num_fu_54[46]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \L_num_fu_54[47]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \L_num_fu_54[48]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \L_num_fu_54[49]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \L_num_fu_54[50]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \L_num_fu_54[51]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \L_num_fu_54[52]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \L_num_fu_54[53]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \L_num_fu_54[54]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \L_num_fu_54[55]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \L_num_fu_54[56]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \L_num_fu_54[57]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \L_num_fu_54[58]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \L_num_fu_54[59]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \L_num_fu_54[60]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \L_num_fu_54[61]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \L_num_fu_54[62]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \div_3_loc_fu_134[15]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \div_fu_50[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_i_1 : label is "soft_lutpair170";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln144_fu_145_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln144_fu_145_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln144_fu_145_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln144_fu_145_p2_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \k_fu_58[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \k_fu_58[2]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \k_fu_58[3]_i_1\ : label is "soft_lutpair169";
begin
  \div_fu_50_reg[14]_0\(15 downto 0) <= \^div_fu_50_reg[14]_0\(15 downto 0);
L_num_3_fu_156_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => L_num_3_fu_156_p2_carry_i_1_n_12,
      CI_TOP => '0',
      CO(7) => L_num_3_fu_156_p2_carry_n_12,
      CO(6) => L_num_3_fu_156_p2_carry_n_13,
      CO(5) => L_num_3_fu_156_p2_carry_n_14,
      CO(4) => L_num_3_fu_156_p2_carry_n_15,
      CO(3) => L_num_3_fu_156_p2_carry_n_16,
      CO(2) => L_num_3_fu_156_p2_carry_n_17,
      CO(1) => L_num_3_fu_156_p2_carry_n_18,
      CO(0) => L_num_3_fu_156_p2_carry_n_19,
      DI(7 downto 0) => shl_ln120_fu_139_p2(8 downto 1),
      O(7 downto 0) => L_num_3_fu_156_p2(8 downto 1),
      S(7) => L_num_3_fu_156_p2_carry_i_2_n_12,
      S(6) => L_num_3_fu_156_p2_carry_i_3_n_12,
      S(5) => L_num_3_fu_156_p2_carry_i_4_n_12,
      S(4) => L_num_3_fu_156_p2_carry_i_5_n_12,
      S(3) => L_num_3_fu_156_p2_carry_i_6_n_12,
      S(2) => L_num_3_fu_156_p2_carry_i_7_n_12,
      S(1) => L_num_3_fu_156_p2_carry_i_8_n_12,
      S(0) => L_num_3_fu_156_p2_carry_i_9_n_12
    );
\L_num_3_fu_156_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => L_num_3_fu_156_p2_carry_n_12,
      CI_TOP => '0',
      CO(7) => \L_num_3_fu_156_p2_carry__0_n_12\,
      CO(6) => \L_num_3_fu_156_p2_carry__0_n_13\,
      CO(5) => \L_num_3_fu_156_p2_carry__0_n_14\,
      CO(4) => \L_num_3_fu_156_p2_carry__0_n_15\,
      CO(3) => \L_num_3_fu_156_p2_carry__0_n_16\,
      CO(2) => \L_num_3_fu_156_p2_carry__0_n_17\,
      CO(1) => \L_num_3_fu_156_p2_carry__0_n_18\,
      CO(0) => \L_num_3_fu_156_p2_carry__0_n_19\,
      DI(7 downto 0) => shl_ln120_fu_139_p2(16 downto 9),
      O(7 downto 0) => L_num_3_fu_156_p2(16 downto 9),
      S(7) => \L_num_3_fu_156_p2_carry__0_i_1_n_12\,
      S(6) => \L_num_3_fu_156_p2_carry__0_i_2_n_12\,
      S(5) => \L_num_3_fu_156_p2_carry__0_i_3_n_12\,
      S(4) => \L_num_3_fu_156_p2_carry__0_i_4_n_12\,
      S(3) => \L_num_3_fu_156_p2_carry__0_i_5_n_12\,
      S(2) => \L_num_3_fu_156_p2_carry__0_i_6_n_12\,
      S(1) => \L_num_3_fu_156_p2_carry__0_i_7_n_12\,
      S(0) => \L_num_3_fu_156_p2_carry__0_i_8_n_12\
    );
\L_num_3_fu_156_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(16),
      I1 => sext_ln126_cast_reg_241(16),
      O => \L_num_3_fu_156_p2_carry__0_i_1_n_12\
    );
\L_num_3_fu_156_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(15),
      O => \L_num_3_fu_156_p2_carry__0_i_2_n_12\
    );
\L_num_3_fu_156_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(14),
      I1 => shl_ln120_fu_139_p2(14),
      O => \L_num_3_fu_156_p2_carry__0_i_3_n_12\
    );
\L_num_3_fu_156_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(13),
      I1 => shl_ln120_fu_139_p2(13),
      O => \L_num_3_fu_156_p2_carry__0_i_4_n_12\
    );
\L_num_3_fu_156_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(12),
      I1 => shl_ln120_fu_139_p2(12),
      O => \L_num_3_fu_156_p2_carry__0_i_5_n_12\
    );
\L_num_3_fu_156_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(11),
      I1 => shl_ln120_fu_139_p2(11),
      O => \L_num_3_fu_156_p2_carry__0_i_6_n_12\
    );
\L_num_3_fu_156_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(10),
      I1 => shl_ln120_fu_139_p2(10),
      O => \L_num_3_fu_156_p2_carry__0_i_7_n_12\
    );
\L_num_3_fu_156_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(9),
      I1 => shl_ln120_fu_139_p2(9),
      O => \L_num_3_fu_156_p2_carry__0_i_8_n_12\
    );
\L_num_3_fu_156_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \L_num_3_fu_156_p2_carry__0_n_12\,
      CI_TOP => '0',
      CO(7) => \L_num_3_fu_156_p2_carry__1_n_12\,
      CO(6) => \L_num_3_fu_156_p2_carry__1_n_13\,
      CO(5) => \L_num_3_fu_156_p2_carry__1_n_14\,
      CO(4) => \L_num_3_fu_156_p2_carry__1_n_15\,
      CO(3) => \L_num_3_fu_156_p2_carry__1_n_16\,
      CO(2) => \L_num_3_fu_156_p2_carry__1_n_17\,
      CO(1) => \L_num_3_fu_156_p2_carry__1_n_18\,
      CO(0) => \L_num_3_fu_156_p2_carry__1_n_19\,
      DI(7 downto 1) => shl_ln120_fu_139_p2(23 downto 17),
      DI(0) => sext_ln126_cast_reg_241(16),
      O(7 downto 0) => L_num_3_fu_156_p2(24 downto 17),
      S(7) => \L_num_3_fu_156_p2_carry__1_i_1_n_12\,
      S(6) => \L_num_3_fu_156_p2_carry__1_i_2_n_12\,
      S(5) => \L_num_3_fu_156_p2_carry__1_i_3_n_12\,
      S(4) => \L_num_3_fu_156_p2_carry__1_i_4_n_12\,
      S(3) => \L_num_3_fu_156_p2_carry__1_i_5_n_12\,
      S(2) => \L_num_3_fu_156_p2_carry__1_i_6_n_12\,
      S(1) => \L_num_3_fu_156_p2_carry__1_i_7_n_12\,
      S(0) => \L_num_3_fu_156_p2_carry__1_i_8_n_12\
    );
\L_num_3_fu_156_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(23),
      I1 => shl_ln120_fu_139_p2(24),
      O => \L_num_3_fu_156_p2_carry__1_i_1_n_12\
    );
\L_num_3_fu_156_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(22),
      I1 => shl_ln120_fu_139_p2(23),
      O => \L_num_3_fu_156_p2_carry__1_i_2_n_12\
    );
\L_num_3_fu_156_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(21),
      I1 => shl_ln120_fu_139_p2(22),
      O => \L_num_3_fu_156_p2_carry__1_i_3_n_12\
    );
\L_num_3_fu_156_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(20),
      I1 => shl_ln120_fu_139_p2(21),
      O => \L_num_3_fu_156_p2_carry__1_i_4_n_12\
    );
\L_num_3_fu_156_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(19),
      I1 => shl_ln120_fu_139_p2(20),
      O => \L_num_3_fu_156_p2_carry__1_i_5_n_12\
    );
\L_num_3_fu_156_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(18),
      I1 => shl_ln120_fu_139_p2(19),
      O => \L_num_3_fu_156_p2_carry__1_i_6_n_12\
    );
\L_num_3_fu_156_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(17),
      I1 => shl_ln120_fu_139_p2(18),
      O => \L_num_3_fu_156_p2_carry__1_i_7_n_12\
    );
\L_num_3_fu_156_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(17),
      I1 => sext_ln126_cast_reg_241(16),
      O => \L_num_3_fu_156_p2_carry__1_i_8_n_12\
    );
\L_num_3_fu_156_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \L_num_3_fu_156_p2_carry__1_n_12\,
      CI_TOP => '0',
      CO(7) => \L_num_3_fu_156_p2_carry__2_n_12\,
      CO(6) => \L_num_3_fu_156_p2_carry__2_n_13\,
      CO(5) => \L_num_3_fu_156_p2_carry__2_n_14\,
      CO(4) => \L_num_3_fu_156_p2_carry__2_n_15\,
      CO(3) => \L_num_3_fu_156_p2_carry__2_n_16\,
      CO(2) => \L_num_3_fu_156_p2_carry__2_n_17\,
      CO(1) => \L_num_3_fu_156_p2_carry__2_n_18\,
      CO(0) => \L_num_3_fu_156_p2_carry__2_n_19\,
      DI(7 downto 0) => shl_ln120_fu_139_p2(31 downto 24),
      O(7 downto 0) => L_num_3_fu_156_p2(32 downto 25),
      S(7) => \L_num_3_fu_156_p2_carry__2_i_1_n_12\,
      S(6) => \L_num_3_fu_156_p2_carry__2_i_2_n_12\,
      S(5) => \L_num_3_fu_156_p2_carry__2_i_3_n_12\,
      S(4) => \L_num_3_fu_156_p2_carry__2_i_4_n_12\,
      S(3) => \L_num_3_fu_156_p2_carry__2_i_5_n_12\,
      S(2) => \L_num_3_fu_156_p2_carry__2_i_6_n_12\,
      S(1) => \L_num_3_fu_156_p2_carry__2_i_7_n_12\,
      S(0) => \L_num_3_fu_156_p2_carry__2_i_8_n_12\
    );
\L_num_3_fu_156_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(31),
      I1 => shl_ln120_fu_139_p2(32),
      O => \L_num_3_fu_156_p2_carry__2_i_1_n_12\
    );
\L_num_3_fu_156_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(30),
      I1 => shl_ln120_fu_139_p2(31),
      O => \L_num_3_fu_156_p2_carry__2_i_2_n_12\
    );
\L_num_3_fu_156_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(29),
      I1 => shl_ln120_fu_139_p2(30),
      O => \L_num_3_fu_156_p2_carry__2_i_3_n_12\
    );
\L_num_3_fu_156_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(28),
      I1 => shl_ln120_fu_139_p2(29),
      O => \L_num_3_fu_156_p2_carry__2_i_4_n_12\
    );
\L_num_3_fu_156_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(27),
      I1 => shl_ln120_fu_139_p2(28),
      O => \L_num_3_fu_156_p2_carry__2_i_5_n_12\
    );
\L_num_3_fu_156_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(26),
      I1 => shl_ln120_fu_139_p2(27),
      O => \L_num_3_fu_156_p2_carry__2_i_6_n_12\
    );
\L_num_3_fu_156_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(25),
      I1 => shl_ln120_fu_139_p2(26),
      O => \L_num_3_fu_156_p2_carry__2_i_7_n_12\
    );
\L_num_3_fu_156_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(24),
      I1 => shl_ln120_fu_139_p2(25),
      O => \L_num_3_fu_156_p2_carry__2_i_8_n_12\
    );
\L_num_3_fu_156_p2_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \L_num_3_fu_156_p2_carry__2_n_12\,
      CI_TOP => '0',
      CO(7) => \L_num_3_fu_156_p2_carry__3_n_12\,
      CO(6) => \L_num_3_fu_156_p2_carry__3_n_13\,
      CO(5) => \L_num_3_fu_156_p2_carry__3_n_14\,
      CO(4) => \L_num_3_fu_156_p2_carry__3_n_15\,
      CO(3) => \L_num_3_fu_156_p2_carry__3_n_16\,
      CO(2) => \L_num_3_fu_156_p2_carry__3_n_17\,
      CO(1) => \L_num_3_fu_156_p2_carry__3_n_18\,
      CO(0) => \L_num_3_fu_156_p2_carry__3_n_19\,
      DI(7 downto 0) => shl_ln120_fu_139_p2(39 downto 32),
      O(7 downto 0) => L_num_3_fu_156_p2(40 downto 33),
      S(7) => \L_num_3_fu_156_p2_carry__3_i_1_n_12\,
      S(6) => \L_num_3_fu_156_p2_carry__3_i_2_n_12\,
      S(5) => \L_num_3_fu_156_p2_carry__3_i_3_n_12\,
      S(4) => \L_num_3_fu_156_p2_carry__3_i_4_n_12\,
      S(3) => \L_num_3_fu_156_p2_carry__3_i_5_n_12\,
      S(2) => \L_num_3_fu_156_p2_carry__3_i_6_n_12\,
      S(1) => \L_num_3_fu_156_p2_carry__3_i_7_n_12\,
      S(0) => \L_num_3_fu_156_p2_carry__3_i_8_n_12\
    );
\L_num_3_fu_156_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(39),
      I1 => shl_ln120_fu_139_p2(40),
      O => \L_num_3_fu_156_p2_carry__3_i_1_n_12\
    );
\L_num_3_fu_156_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(38),
      I1 => shl_ln120_fu_139_p2(39),
      O => \L_num_3_fu_156_p2_carry__3_i_2_n_12\
    );
\L_num_3_fu_156_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(37),
      I1 => shl_ln120_fu_139_p2(38),
      O => \L_num_3_fu_156_p2_carry__3_i_3_n_12\
    );
\L_num_3_fu_156_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(36),
      I1 => shl_ln120_fu_139_p2(37),
      O => \L_num_3_fu_156_p2_carry__3_i_4_n_12\
    );
\L_num_3_fu_156_p2_carry__3_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(35),
      I1 => shl_ln120_fu_139_p2(36),
      O => \L_num_3_fu_156_p2_carry__3_i_5_n_12\
    );
\L_num_3_fu_156_p2_carry__3_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(34),
      I1 => shl_ln120_fu_139_p2(35),
      O => \L_num_3_fu_156_p2_carry__3_i_6_n_12\
    );
\L_num_3_fu_156_p2_carry__3_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(33),
      I1 => shl_ln120_fu_139_p2(34),
      O => \L_num_3_fu_156_p2_carry__3_i_7_n_12\
    );
\L_num_3_fu_156_p2_carry__3_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(32),
      I1 => shl_ln120_fu_139_p2(33),
      O => \L_num_3_fu_156_p2_carry__3_i_8_n_12\
    );
\L_num_3_fu_156_p2_carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \L_num_3_fu_156_p2_carry__3_n_12\,
      CI_TOP => '0',
      CO(7) => \L_num_3_fu_156_p2_carry__4_n_12\,
      CO(6) => \L_num_3_fu_156_p2_carry__4_n_13\,
      CO(5) => \L_num_3_fu_156_p2_carry__4_n_14\,
      CO(4) => \L_num_3_fu_156_p2_carry__4_n_15\,
      CO(3) => \L_num_3_fu_156_p2_carry__4_n_16\,
      CO(2) => \L_num_3_fu_156_p2_carry__4_n_17\,
      CO(1) => \L_num_3_fu_156_p2_carry__4_n_18\,
      CO(0) => \L_num_3_fu_156_p2_carry__4_n_19\,
      DI(7 downto 0) => shl_ln120_fu_139_p2(47 downto 40),
      O(7 downto 0) => L_num_3_fu_156_p2(48 downto 41),
      S(7) => \L_num_3_fu_156_p2_carry__4_i_1_n_12\,
      S(6) => \L_num_3_fu_156_p2_carry__4_i_2_n_12\,
      S(5) => \L_num_3_fu_156_p2_carry__4_i_3_n_12\,
      S(4) => \L_num_3_fu_156_p2_carry__4_i_4_n_12\,
      S(3) => \L_num_3_fu_156_p2_carry__4_i_5_n_12\,
      S(2) => \L_num_3_fu_156_p2_carry__4_i_6_n_12\,
      S(1) => \L_num_3_fu_156_p2_carry__4_i_7_n_12\,
      S(0) => \L_num_3_fu_156_p2_carry__4_i_8_n_12\
    );
\L_num_3_fu_156_p2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(47),
      I1 => shl_ln120_fu_139_p2(48),
      O => \L_num_3_fu_156_p2_carry__4_i_1_n_12\
    );
\L_num_3_fu_156_p2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(46),
      I1 => shl_ln120_fu_139_p2(47),
      O => \L_num_3_fu_156_p2_carry__4_i_2_n_12\
    );
\L_num_3_fu_156_p2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(45),
      I1 => shl_ln120_fu_139_p2(46),
      O => \L_num_3_fu_156_p2_carry__4_i_3_n_12\
    );
\L_num_3_fu_156_p2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(44),
      I1 => shl_ln120_fu_139_p2(45),
      O => \L_num_3_fu_156_p2_carry__4_i_4_n_12\
    );
\L_num_3_fu_156_p2_carry__4_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(43),
      I1 => shl_ln120_fu_139_p2(44),
      O => \L_num_3_fu_156_p2_carry__4_i_5_n_12\
    );
\L_num_3_fu_156_p2_carry__4_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(42),
      I1 => shl_ln120_fu_139_p2(43),
      O => \L_num_3_fu_156_p2_carry__4_i_6_n_12\
    );
\L_num_3_fu_156_p2_carry__4_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(41),
      I1 => shl_ln120_fu_139_p2(42),
      O => \L_num_3_fu_156_p2_carry__4_i_7_n_12\
    );
\L_num_3_fu_156_p2_carry__4_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(40),
      I1 => shl_ln120_fu_139_p2(41),
      O => \L_num_3_fu_156_p2_carry__4_i_8_n_12\
    );
\L_num_3_fu_156_p2_carry__5\: unisim.vcomponents.CARRY8
     port map (
      CI => \L_num_3_fu_156_p2_carry__4_n_12\,
      CI_TOP => '0',
      CO(7) => \L_num_3_fu_156_p2_carry__5_n_12\,
      CO(6) => \L_num_3_fu_156_p2_carry__5_n_13\,
      CO(5) => \L_num_3_fu_156_p2_carry__5_n_14\,
      CO(4) => \L_num_3_fu_156_p2_carry__5_n_15\,
      CO(3) => \L_num_3_fu_156_p2_carry__5_n_16\,
      CO(2) => \L_num_3_fu_156_p2_carry__5_n_17\,
      CO(1) => \L_num_3_fu_156_p2_carry__5_n_18\,
      CO(0) => \L_num_3_fu_156_p2_carry__5_n_19\,
      DI(7 downto 0) => shl_ln120_fu_139_p2(55 downto 48),
      O(7 downto 0) => L_num_3_fu_156_p2(56 downto 49),
      S(7) => \L_num_3_fu_156_p2_carry__5_i_1_n_12\,
      S(6) => \L_num_3_fu_156_p2_carry__5_i_2_n_12\,
      S(5) => \L_num_3_fu_156_p2_carry__5_i_3_n_12\,
      S(4) => \L_num_3_fu_156_p2_carry__5_i_4_n_12\,
      S(3) => \L_num_3_fu_156_p2_carry__5_i_5_n_12\,
      S(2) => \L_num_3_fu_156_p2_carry__5_i_6_n_12\,
      S(1) => \L_num_3_fu_156_p2_carry__5_i_7_n_12\,
      S(0) => \L_num_3_fu_156_p2_carry__5_i_8_n_12\
    );
\L_num_3_fu_156_p2_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(55),
      I1 => shl_ln120_fu_139_p2(56),
      O => \L_num_3_fu_156_p2_carry__5_i_1_n_12\
    );
\L_num_3_fu_156_p2_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(54),
      I1 => shl_ln120_fu_139_p2(55),
      O => \L_num_3_fu_156_p2_carry__5_i_2_n_12\
    );
\L_num_3_fu_156_p2_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(53),
      I1 => shl_ln120_fu_139_p2(54),
      O => \L_num_3_fu_156_p2_carry__5_i_3_n_12\
    );
\L_num_3_fu_156_p2_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(52),
      I1 => shl_ln120_fu_139_p2(53),
      O => \L_num_3_fu_156_p2_carry__5_i_4_n_12\
    );
\L_num_3_fu_156_p2_carry__5_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(51),
      I1 => shl_ln120_fu_139_p2(52),
      O => \L_num_3_fu_156_p2_carry__5_i_5_n_12\
    );
\L_num_3_fu_156_p2_carry__5_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(50),
      I1 => shl_ln120_fu_139_p2(51),
      O => \L_num_3_fu_156_p2_carry__5_i_6_n_12\
    );
\L_num_3_fu_156_p2_carry__5_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(49),
      I1 => shl_ln120_fu_139_p2(50),
      O => \L_num_3_fu_156_p2_carry__5_i_7_n_12\
    );
\L_num_3_fu_156_p2_carry__5_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(48),
      I1 => shl_ln120_fu_139_p2(49),
      O => \L_num_3_fu_156_p2_carry__5_i_8_n_12\
    );
\L_num_3_fu_156_p2_carry__6\: unisim.vcomponents.CARRY8
     port map (
      CI => \L_num_3_fu_156_p2_carry__5_n_12\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_L_num_3_fu_156_p2_carry__6_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \L_num_3_fu_156_p2_carry__6_n_15\,
      CO(3) => \L_num_3_fu_156_p2_carry__6_n_16\,
      CO(2) => \L_num_3_fu_156_p2_carry__6_n_17\,
      CO(1) => \L_num_3_fu_156_p2_carry__6_n_18\,
      CO(0) => \L_num_3_fu_156_p2_carry__6_n_19\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => shl_ln120_fu_139_p2(60 downto 56),
      O(7 downto 6) => \NLW_L_num_3_fu_156_p2_carry__6_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => L_num_3_fu_156_p2(62 downto 57),
      S(7 downto 6) => B"00",
      S(5) => \L_num_3_fu_156_p2_carry__6_i_1_n_12\,
      S(4) => \L_num_3_fu_156_p2_carry__6_i_2_n_12\,
      S(3) => \L_num_3_fu_156_p2_carry__6_i_3_n_12\,
      S(2) => \L_num_3_fu_156_p2_carry__6_i_4_n_12\,
      S(1) => \L_num_3_fu_156_p2_carry__6_i_5_n_12\,
      S(0) => \L_num_3_fu_156_p2_carry__6_i_6_n_12\
    );
\L_num_3_fu_156_p2_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(61),
      I1 => shl_ln120_fu_139_p2(62),
      O => \L_num_3_fu_156_p2_carry__6_i_1_n_12\
    );
\L_num_3_fu_156_p2_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(60),
      I1 => shl_ln120_fu_139_p2(61),
      O => \L_num_3_fu_156_p2_carry__6_i_2_n_12\
    );
\L_num_3_fu_156_p2_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(59),
      I1 => shl_ln120_fu_139_p2(60),
      O => \L_num_3_fu_156_p2_carry__6_i_3_n_12\
    );
\L_num_3_fu_156_p2_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(58),
      I1 => shl_ln120_fu_139_p2(59),
      O => \L_num_3_fu_156_p2_carry__6_i_4_n_12\
    );
\L_num_3_fu_156_p2_carry__6_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(57),
      I1 => shl_ln120_fu_139_p2(58),
      O => \L_num_3_fu_156_p2_carry__6_i_5_n_12\
    );
\L_num_3_fu_156_p2_carry__6_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(56),
      I1 => shl_ln120_fu_139_p2(57),
      O => \L_num_3_fu_156_p2_carry__6_i_6_n_12\
    );
L_num_3_fu_156_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(0),
      O => L_num_3_fu_156_p2_carry_i_1_n_12
    );
L_num_3_fu_156_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(8),
      I1 => shl_ln120_fu_139_p2(8),
      O => L_num_3_fu_156_p2_carry_i_2_n_12
    );
L_num_3_fu_156_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(7),
      I1 => shl_ln120_fu_139_p2(7),
      O => L_num_3_fu_156_p2_carry_i_3_n_12
    );
L_num_3_fu_156_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(6),
      I1 => shl_ln120_fu_139_p2(6),
      O => L_num_3_fu_156_p2_carry_i_4_n_12
    );
L_num_3_fu_156_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(5),
      I1 => shl_ln120_fu_139_p2(5),
      O => L_num_3_fu_156_p2_carry_i_5_n_12
    );
L_num_3_fu_156_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(4),
      I1 => shl_ln120_fu_139_p2(4),
      O => L_num_3_fu_156_p2_carry_i_6_n_12
    );
L_num_3_fu_156_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(3),
      I1 => shl_ln120_fu_139_p2(3),
      O => L_num_3_fu_156_p2_carry_i_7_n_12
    );
L_num_3_fu_156_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(2),
      I1 => shl_ln120_fu_139_p2(2),
      O => L_num_3_fu_156_p2_carry_i_8_n_12
    );
L_num_3_fu_156_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(1),
      I1 => shl_ln120_fu_139_p2(1),
      O => L_num_3_fu_156_p2_carry_i_9_n_12
    );
\L_num_fu_54[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(15),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(15),
      O => \L_num_fu_54[15]_i_1_n_12\
    );
\L_num_fu_54[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(16),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(16),
      O => \L_num_fu_54[16]_i_1_n_12\
    );
\L_num_fu_54[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(17),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(17),
      O => \L_num_fu_54[17]_i_1_n_12\
    );
\L_num_fu_54[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(18),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(18),
      O => \L_num_fu_54[18]_i_1_n_12\
    );
\L_num_fu_54[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(19),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(19),
      O => \L_num_fu_54[19]_i_1_n_12\
    );
\L_num_fu_54[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(20),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(20),
      O => \L_num_fu_54[20]_i_1_n_12\
    );
\L_num_fu_54[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(21),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(21),
      O => \L_num_fu_54[21]_i_1_n_12\
    );
\L_num_fu_54[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(22),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(22),
      O => \L_num_fu_54[22]_i_1_n_12\
    );
\L_num_fu_54[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(23),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(23),
      O => \L_num_fu_54[23]_i_1_n_12\
    );
\L_num_fu_54[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(24),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(24),
      O => \L_num_fu_54[24]_i_1_n_12\
    );
\L_num_fu_54[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(25),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(25),
      O => \L_num_fu_54[25]_i_1_n_12\
    );
\L_num_fu_54[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(26),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(26),
      O => \L_num_fu_54[26]_i_1_n_12\
    );
\L_num_fu_54[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(27),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(27),
      O => \L_num_fu_54[27]_i_1_n_12\
    );
\L_num_fu_54[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(28),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(28),
      O => \L_num_fu_54[28]_i_1_n_12\
    );
\L_num_fu_54[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(29),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(29),
      O => \L_num_fu_54[29]_i_1_n_12\
    );
\L_num_fu_54[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(30),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(30),
      O => \L_num_fu_54[30]_i_1_n_12\
    );
\L_num_fu_54[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(31),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(31),
      O => \L_num_fu_54[31]_i_1_n_12\
    );
\L_num_fu_54[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(32),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(32),
      O => \L_num_fu_54[32]_i_1_n_12\
    );
\L_num_fu_54[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(33),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(33),
      O => \L_num_fu_54[33]_i_1_n_12\
    );
\L_num_fu_54[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(34),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(34),
      O => \L_num_fu_54[34]_i_1_n_12\
    );
\L_num_fu_54[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(35),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(35),
      O => \L_num_fu_54[35]_i_1_n_12\
    );
\L_num_fu_54[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(36),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(36),
      O => \L_num_fu_54[36]_i_1_n_12\
    );
\L_num_fu_54[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(37),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(37),
      O => \L_num_fu_54[37]_i_1_n_12\
    );
\L_num_fu_54[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(38),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(38),
      O => \L_num_fu_54[38]_i_1_n_12\
    );
\L_num_fu_54[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(39),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(39),
      O => \L_num_fu_54[39]_i_1_n_12\
    );
\L_num_fu_54[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(40),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(40),
      O => \L_num_fu_54[40]_i_1_n_12\
    );
\L_num_fu_54[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(41),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(41),
      O => \L_num_fu_54[41]_i_1_n_12\
    );
\L_num_fu_54[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(42),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(42),
      O => \L_num_fu_54[42]_i_1_n_12\
    );
\L_num_fu_54[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(43),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(43),
      O => \L_num_fu_54[43]_i_1_n_12\
    );
\L_num_fu_54[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(44),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(44),
      O => \L_num_fu_54[44]_i_1_n_12\
    );
\L_num_fu_54[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(45),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(45),
      O => \L_num_fu_54[45]_i_1_n_12\
    );
\L_num_fu_54[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(46),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(46),
      O => \L_num_fu_54[46]_i_1_n_12\
    );
\L_num_fu_54[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(47),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(47),
      O => \L_num_fu_54[47]_i_1_n_12\
    );
\L_num_fu_54[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(48),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(48),
      O => \L_num_fu_54[48]_i_1_n_12\
    );
\L_num_fu_54[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(49),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(49),
      O => \L_num_fu_54[49]_i_1_n_12\
    );
\L_num_fu_54[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(50),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(50),
      O => \L_num_fu_54[50]_i_1_n_12\
    );
\L_num_fu_54[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(51),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(51),
      O => \L_num_fu_54[51]_i_1_n_12\
    );
\L_num_fu_54[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(52),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(52),
      O => \L_num_fu_54[52]_i_1_n_12\
    );
\L_num_fu_54[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(53),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(53),
      O => \L_num_fu_54[53]_i_1_n_12\
    );
\L_num_fu_54[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(54),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(54),
      O => \L_num_fu_54[54]_i_1_n_12\
    );
\L_num_fu_54[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(55),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(55),
      O => \L_num_fu_54[55]_i_1_n_12\
    );
\L_num_fu_54[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(56),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(56),
      O => \L_num_fu_54[56]_i_1_n_12\
    );
\L_num_fu_54[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(57),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(57),
      O => \L_num_fu_54[57]_i_1_n_12\
    );
\L_num_fu_54[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(58),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(58),
      O => \L_num_fu_54[58]_i_1_n_12\
    );
\L_num_fu_54[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(59),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(59),
      O => \L_num_fu_54[59]_i_1_n_12\
    );
\L_num_fu_54[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(60),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(60),
      O => \L_num_fu_54[60]_i_1_n_12\
    );
\L_num_fu_54[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(61),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(61),
      O => \L_num_fu_54[61]_i_1_n_12\
    );
\L_num_fu_54[62]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(62),
      I1 => icmp_ln144_fu_145_p2,
      I2 => L_num_3_fu_156_p2(62),
      O => \L_num_fu_54[62]_i_2_n_12\
    );
\L_num_fu_54_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => p_0_in(0),
      Q => shl_ln120_fu_139_p2(1),
      R => '0'
    );
\L_num_fu_54_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => p_0_in(10),
      Q => shl_ln120_fu_139_p2(11),
      R => '0'
    );
\L_num_fu_54_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => p_0_in(11),
      Q => shl_ln120_fu_139_p2(12),
      R => '0'
    );
\L_num_fu_54_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => p_0_in(12),
      Q => shl_ln120_fu_139_p2(13),
      R => '0'
    );
\L_num_fu_54_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => p_0_in(13),
      Q => shl_ln120_fu_139_p2(14),
      R => '0'
    );
\L_num_fu_54_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => p_0_in(14),
      Q => shl_ln120_fu_139_p2(15),
      R => '0'
    );
\L_num_fu_54_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[15]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(16),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[16]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(17),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[17]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(18),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[18]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(19),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[19]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(20),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => p_0_in(1),
      Q => shl_ln120_fu_139_p2(2),
      R => '0'
    );
\L_num_fu_54_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[20]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(21),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[21]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(22),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[22]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(23),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[23]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(24),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[24]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(25),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[25]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(26),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[26]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(27),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[27]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(28),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[28]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(29),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[29]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(30),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => p_0_in(2),
      Q => shl_ln120_fu_139_p2(3),
      R => '0'
    );
\L_num_fu_54_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[30]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(31),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[31]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(32),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[32]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(33),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[33]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(34),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[34]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(35),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[35]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(36),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[36]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(37),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[37]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(38),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[38]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(39),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[39]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(40),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => p_0_in(3),
      Q => shl_ln120_fu_139_p2(4),
      R => '0'
    );
\L_num_fu_54_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[40]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(41),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[41]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(42),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[42]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(43),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[43]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(44),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[44]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(45),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[45]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(46),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[46]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(47),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[47]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(48),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[48]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(49),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[49]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(50),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => p_0_in(4),
      Q => shl_ln120_fu_139_p2(5),
      R => '0'
    );
\L_num_fu_54_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[50]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(51),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[51]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(52),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[52]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(53),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[53]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(54),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[54]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(55),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[55]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(56),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[56]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(57),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[57]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(58),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[58]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(59),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[59]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(60),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => p_0_in(5),
      Q => shl_ln120_fu_139_p2(6),
      R => '0'
    );
\L_num_fu_54_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[60]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(61),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[61]_i_1_n_12\,
      Q => shl_ln120_fu_139_p2(62),
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => \L_num_fu_54[62]_i_2_n_12\,
      Q => \L_num_fu_54_reg_n_12_[62]\,
      R => flow_control_loop_pipe_sequential_init_U_n_32
    );
\L_num_fu_54_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => p_0_in(6),
      Q => shl_ln120_fu_139_p2(7),
      R => '0'
    );
\L_num_fu_54_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => p_0_in(7),
      Q => shl_ln120_fu_139_p2(8),
      R => '0'
    );
\L_num_fu_54_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => p_0_in(8),
      Q => shl_ln120_fu_139_p2(9),
      R => '0'
    );
\L_num_fu_54_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_15,
      D => p_0_in(9),
      Q => shl_ln120_fu_139_p2(10),
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      I1 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready,
      I2 => ap_rst,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_12\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_12\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\div_3_loc_fu_134[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => Q(0),
      I1 => k_fu_58_reg(0),
      I2 => k_fu_58_reg(1),
      I3 => k_fu_58_reg(2),
      I4 => k_fu_58_reg(3),
      O => E(0)
    );
\div_fu_50[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln144_fu_145_p2,
      O => \^div_fu_50_reg[14]_0\(0)
    );
\div_fu_50_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \^div_fu_50_reg[14]_0\(0),
      Q => \^div_fu_50_reg[14]_0\(1),
      R => ap_loop_init
    );
\div_fu_50_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \^div_fu_50_reg[14]_0\(10),
      Q => \^div_fu_50_reg[14]_0\(11),
      R => ap_loop_init
    );
\div_fu_50_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \^div_fu_50_reg[14]_0\(11),
      Q => \^div_fu_50_reg[14]_0\(12),
      R => ap_loop_init
    );
\div_fu_50_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \^div_fu_50_reg[14]_0\(12),
      Q => \^div_fu_50_reg[14]_0\(13),
      R => ap_loop_init
    );
\div_fu_50_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \^div_fu_50_reg[14]_0\(13),
      Q => \^div_fu_50_reg[14]_0\(14),
      R => ap_loop_init
    );
\div_fu_50_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \^div_fu_50_reg[14]_0\(14),
      Q => \^div_fu_50_reg[14]_0\(15),
      R => ap_loop_init
    );
\div_fu_50_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \^div_fu_50_reg[14]_0\(1),
      Q => \^div_fu_50_reg[14]_0\(2),
      R => ap_loop_init
    );
\div_fu_50_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \^div_fu_50_reg[14]_0\(2),
      Q => \^div_fu_50_reg[14]_0\(3),
      R => ap_loop_init
    );
\div_fu_50_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \^div_fu_50_reg[14]_0\(3),
      Q => \^div_fu_50_reg[14]_0\(4),
      R => ap_loop_init
    );
\div_fu_50_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \^div_fu_50_reg[14]_0\(4),
      Q => \^div_fu_50_reg[14]_0\(5),
      R => ap_loop_init
    );
\div_fu_50_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \^div_fu_50_reg[14]_0\(5),
      Q => \^div_fu_50_reg[14]_0\(6),
      R => ap_loop_init
    );
\div_fu_50_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \^div_fu_50_reg[14]_0\(6),
      Q => \^div_fu_50_reg[14]_0\(7),
      R => ap_loop_init
    );
\div_fu_50_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \^div_fu_50_reg[14]_0\(7),
      Q => \^div_fu_50_reg[14]_0\(8),
      R => ap_loop_init
    );
\div_fu_50_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \^div_fu_50_reg[14]_0\(8),
      Q => \^div_fu_50_reg[14]_0\(9),
      R => ap_loop_init
    );
\div_fu_50_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \^div_fu_50_reg[14]_0\(9),
      Q => \^div_fu_50_reg[14]_0\(10),
      R => ap_loop_init
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => icmp_ln144_fu_145_p2,
      D(1 downto 0) => D(1 downto 0),
      E(0) => ap_enable_reg_pp0_iter1,
      L_num_3_fu_156_p2(13 downto 0) => L_num_3_fu_156_p2(14 downto 1),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      SS(0) => ap_loop_init,
      \ap_CS_fsm_reg[13]\ => \ap_CS_fsm_reg[13]\,
      \ap_CS_fsm_reg[13]_0\ => \ap_CS_fsm_reg[13]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0(3 downto 0) => k_fu_58_reg(3 downto 0),
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_15,
      ap_rst => ap_rst,
      grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready,
      grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0,
      grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_32,
      p_0_in(14 downto 0) => p_0_in(14 downto 0),
      sext_ln126_cast_reg_241(0) => sext_ln126_cast_reg_241(0),
      shl_ln120_fu_139_p2(13 downto 0) => shl_ln120_fu_139_p2(14 downto 1),
      temp_6_reg_370(14 downto 0) => temp_6_reg_370(14 downto 0)
    );
grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_ready,
      I1 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0,
      I2 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      O => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_reg
    );
icmp_ln144_fu_145_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln144_fu_145_p2_carry_n_12,
      CO(6) => icmp_ln144_fu_145_p2_carry_n_13,
      CO(5) => icmp_ln144_fu_145_p2_carry_n_14,
      CO(4) => icmp_ln144_fu_145_p2_carry_n_15,
      CO(3) => icmp_ln144_fu_145_p2_carry_n_16,
      CO(2) => icmp_ln144_fu_145_p2_carry_n_17,
      CO(1) => icmp_ln144_fu_145_p2_carry_n_18,
      CO(0) => icmp_ln144_fu_145_p2_carry_n_19,
      DI(7) => icmp_ln144_fu_145_p2_carry_i_1_n_12,
      DI(6) => icmp_ln144_fu_145_p2_carry_i_2_n_12,
      DI(5) => icmp_ln144_fu_145_p2_carry_i_3_n_12,
      DI(4) => icmp_ln144_fu_145_p2_carry_i_4_n_12,
      DI(3) => icmp_ln144_fu_145_p2_carry_i_5_n_12,
      DI(2) => icmp_ln144_fu_145_p2_carry_i_6_n_12,
      DI(1) => icmp_ln144_fu_145_p2_carry_i_7_n_12,
      DI(0) => icmp_ln144_fu_145_p2_carry_i_8_n_12,
      O(7 downto 0) => NLW_icmp_ln144_fu_145_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => icmp_ln144_fu_145_p2_carry_i_9_n_12,
      S(6) => icmp_ln144_fu_145_p2_carry_i_10_n_12,
      S(5) => icmp_ln144_fu_145_p2_carry_i_11_n_12,
      S(4) => icmp_ln144_fu_145_p2_carry_i_12_n_12,
      S(3) => icmp_ln144_fu_145_p2_carry_i_13_n_12,
      S(2) => icmp_ln144_fu_145_p2_carry_i_14_n_12,
      S(1) => icmp_ln144_fu_145_p2_carry_i_15_n_12,
      S(0) => icmp_ln144_fu_145_p2_carry_i_16_n_12
    );
\icmp_ln144_fu_145_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => icmp_ln144_fu_145_p2_carry_n_12,
      CI_TOP => '0',
      CO(7) => \icmp_ln144_fu_145_p2_carry__0_n_12\,
      CO(6) => \icmp_ln144_fu_145_p2_carry__0_n_13\,
      CO(5) => \icmp_ln144_fu_145_p2_carry__0_n_14\,
      CO(4) => \icmp_ln144_fu_145_p2_carry__0_n_15\,
      CO(3) => \icmp_ln144_fu_145_p2_carry__0_n_16\,
      CO(2) => \icmp_ln144_fu_145_p2_carry__0_n_17\,
      CO(1) => \icmp_ln144_fu_145_p2_carry__0_n_18\,
      CO(0) => \icmp_ln144_fu_145_p2_carry__0_n_19\,
      DI(7) => \icmp_ln144_fu_145_p2_carry__0_i_1_n_12\,
      DI(6) => \icmp_ln144_fu_145_p2_carry__0_i_2_n_12\,
      DI(5) => \icmp_ln144_fu_145_p2_carry__0_i_3_n_12\,
      DI(4) => \icmp_ln144_fu_145_p2_carry__0_i_4_n_12\,
      DI(3) => \icmp_ln144_fu_145_p2_carry__0_i_5_n_12\,
      DI(2) => \icmp_ln144_fu_145_p2_carry__0_i_6_n_12\,
      DI(1) => \icmp_ln144_fu_145_p2_carry__0_i_7_n_12\,
      DI(0) => \icmp_ln144_fu_145_p2_carry__0_i_8_n_12\,
      O(7 downto 0) => \NLW_icmp_ln144_fu_145_p2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \icmp_ln144_fu_145_p2_carry__0_i_9_n_12\,
      S(6) => \icmp_ln144_fu_145_p2_carry__0_i_10_n_12\,
      S(5) => \icmp_ln144_fu_145_p2_carry__0_i_11_n_12\,
      S(4) => \icmp_ln144_fu_145_p2_carry__0_i_12_n_12\,
      S(3) => \icmp_ln144_fu_145_p2_carry__0_i_13_n_12\,
      S(2) => \icmp_ln144_fu_145_p2_carry__0_i_14_n_12\,
      S(1) => \icmp_ln144_fu_145_p2_carry__0_i_15_n_12\,
      S(0) => \icmp_ln144_fu_145_p2_carry__0_i_16_n_12\
    );
\icmp_ln144_fu_145_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(31),
      I2 => shl_ln120_fu_139_p2(30),
      O => \icmp_ln144_fu_145_p2_carry__0_i_1_n_12\
    );
\icmp_ln144_fu_145_p2_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(28),
      I1 => shl_ln120_fu_139_p2(29),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__0_i_10_n_12\
    );
\icmp_ln144_fu_145_p2_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(26),
      I1 => shl_ln120_fu_139_p2(27),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__0_i_11_n_12\
    );
\icmp_ln144_fu_145_p2_carry__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(24),
      I1 => shl_ln120_fu_139_p2(25),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__0_i_12_n_12\
    );
\icmp_ln144_fu_145_p2_carry__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(22),
      I1 => shl_ln120_fu_139_p2(23),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__0_i_13_n_12\
    );
\icmp_ln144_fu_145_p2_carry__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(20),
      I1 => shl_ln120_fu_139_p2(21),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__0_i_14_n_12\
    );
\icmp_ln144_fu_145_p2_carry__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(18),
      I1 => shl_ln120_fu_139_p2(19),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__0_i_15_n_12\
    );
\icmp_ln144_fu_145_p2_carry__0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(16),
      I1 => shl_ln120_fu_139_p2(17),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__0_i_16_n_12\
    );
\icmp_ln144_fu_145_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(29),
      I2 => shl_ln120_fu_139_p2(28),
      O => \icmp_ln144_fu_145_p2_carry__0_i_2_n_12\
    );
\icmp_ln144_fu_145_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(27),
      I2 => shl_ln120_fu_139_p2(26),
      O => \icmp_ln144_fu_145_p2_carry__0_i_3_n_12\
    );
\icmp_ln144_fu_145_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(25),
      I2 => shl_ln120_fu_139_p2(24),
      O => \icmp_ln144_fu_145_p2_carry__0_i_4_n_12\
    );
\icmp_ln144_fu_145_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(23),
      I2 => shl_ln120_fu_139_p2(22),
      O => \icmp_ln144_fu_145_p2_carry__0_i_5_n_12\
    );
\icmp_ln144_fu_145_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(21),
      I2 => shl_ln120_fu_139_p2(20),
      O => \icmp_ln144_fu_145_p2_carry__0_i_6_n_12\
    );
\icmp_ln144_fu_145_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(19),
      I2 => shl_ln120_fu_139_p2(18),
      O => \icmp_ln144_fu_145_p2_carry__0_i_7_n_12\
    );
\icmp_ln144_fu_145_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(16),
      I2 => shl_ln120_fu_139_p2(17),
      O => \icmp_ln144_fu_145_p2_carry__0_i_8_n_12\
    );
\icmp_ln144_fu_145_p2_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(30),
      I1 => shl_ln120_fu_139_p2(31),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__0_i_9_n_12\
    );
\icmp_ln144_fu_145_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \icmp_ln144_fu_145_p2_carry__0_n_12\,
      CI_TOP => '0',
      CO(7) => \icmp_ln144_fu_145_p2_carry__1_n_12\,
      CO(6) => \icmp_ln144_fu_145_p2_carry__1_n_13\,
      CO(5) => \icmp_ln144_fu_145_p2_carry__1_n_14\,
      CO(4) => \icmp_ln144_fu_145_p2_carry__1_n_15\,
      CO(3) => \icmp_ln144_fu_145_p2_carry__1_n_16\,
      CO(2) => \icmp_ln144_fu_145_p2_carry__1_n_17\,
      CO(1) => \icmp_ln144_fu_145_p2_carry__1_n_18\,
      CO(0) => \icmp_ln144_fu_145_p2_carry__1_n_19\,
      DI(7) => \icmp_ln144_fu_145_p2_carry__1_i_1_n_12\,
      DI(6) => \icmp_ln144_fu_145_p2_carry__1_i_2_n_12\,
      DI(5) => \icmp_ln144_fu_145_p2_carry__1_i_3_n_12\,
      DI(4) => \icmp_ln144_fu_145_p2_carry__1_i_4_n_12\,
      DI(3) => \icmp_ln144_fu_145_p2_carry__1_i_5_n_12\,
      DI(2) => \icmp_ln144_fu_145_p2_carry__1_i_6_n_12\,
      DI(1) => \icmp_ln144_fu_145_p2_carry__1_i_7_n_12\,
      DI(0) => \icmp_ln144_fu_145_p2_carry__1_i_8_n_12\,
      O(7 downto 0) => \NLW_icmp_ln144_fu_145_p2_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \icmp_ln144_fu_145_p2_carry__1_i_9_n_12\,
      S(6) => \icmp_ln144_fu_145_p2_carry__1_i_10_n_12\,
      S(5) => \icmp_ln144_fu_145_p2_carry__1_i_11_n_12\,
      S(4) => \icmp_ln144_fu_145_p2_carry__1_i_12_n_12\,
      S(3) => \icmp_ln144_fu_145_p2_carry__1_i_13_n_12\,
      S(2) => \icmp_ln144_fu_145_p2_carry__1_i_14_n_12\,
      S(1) => \icmp_ln144_fu_145_p2_carry__1_i_15_n_12\,
      S(0) => \icmp_ln144_fu_145_p2_carry__1_i_16_n_12\
    );
\icmp_ln144_fu_145_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(47),
      I2 => shl_ln120_fu_139_p2(46),
      O => \icmp_ln144_fu_145_p2_carry__1_i_1_n_12\
    );
\icmp_ln144_fu_145_p2_carry__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(44),
      I1 => shl_ln120_fu_139_p2(45),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__1_i_10_n_12\
    );
\icmp_ln144_fu_145_p2_carry__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(42),
      I1 => shl_ln120_fu_139_p2(43),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__1_i_11_n_12\
    );
\icmp_ln144_fu_145_p2_carry__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(40),
      I1 => shl_ln120_fu_139_p2(41),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__1_i_12_n_12\
    );
\icmp_ln144_fu_145_p2_carry__1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(38),
      I1 => shl_ln120_fu_139_p2(39),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__1_i_13_n_12\
    );
\icmp_ln144_fu_145_p2_carry__1_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(36),
      I1 => shl_ln120_fu_139_p2(37),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__1_i_14_n_12\
    );
\icmp_ln144_fu_145_p2_carry__1_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(34),
      I1 => shl_ln120_fu_139_p2(35),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__1_i_15_n_12\
    );
\icmp_ln144_fu_145_p2_carry__1_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(32),
      I1 => shl_ln120_fu_139_p2(33),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__1_i_16_n_12\
    );
\icmp_ln144_fu_145_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(45),
      I2 => shl_ln120_fu_139_p2(44),
      O => \icmp_ln144_fu_145_p2_carry__1_i_2_n_12\
    );
\icmp_ln144_fu_145_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(43),
      I2 => shl_ln120_fu_139_p2(42),
      O => \icmp_ln144_fu_145_p2_carry__1_i_3_n_12\
    );
\icmp_ln144_fu_145_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(41),
      I2 => shl_ln120_fu_139_p2(40),
      O => \icmp_ln144_fu_145_p2_carry__1_i_4_n_12\
    );
\icmp_ln144_fu_145_p2_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(39),
      I2 => shl_ln120_fu_139_p2(38),
      O => \icmp_ln144_fu_145_p2_carry__1_i_5_n_12\
    );
\icmp_ln144_fu_145_p2_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(37),
      I2 => shl_ln120_fu_139_p2(36),
      O => \icmp_ln144_fu_145_p2_carry__1_i_6_n_12\
    );
\icmp_ln144_fu_145_p2_carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(35),
      I2 => shl_ln120_fu_139_p2(34),
      O => \icmp_ln144_fu_145_p2_carry__1_i_7_n_12\
    );
\icmp_ln144_fu_145_p2_carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(33),
      I2 => shl_ln120_fu_139_p2(32),
      O => \icmp_ln144_fu_145_p2_carry__1_i_8_n_12\
    );
\icmp_ln144_fu_145_p2_carry__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(46),
      I1 => shl_ln120_fu_139_p2(47),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__1_i_9_n_12\
    );
\icmp_ln144_fu_145_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \icmp_ln144_fu_145_p2_carry__1_n_12\,
      CI_TOP => '0',
      CO(7) => icmp_ln144_fu_145_p2,
      CO(6) => \icmp_ln144_fu_145_p2_carry__2_n_13\,
      CO(5) => \icmp_ln144_fu_145_p2_carry__2_n_14\,
      CO(4) => \icmp_ln144_fu_145_p2_carry__2_n_15\,
      CO(3) => \icmp_ln144_fu_145_p2_carry__2_n_16\,
      CO(2) => \icmp_ln144_fu_145_p2_carry__2_n_17\,
      CO(1) => \icmp_ln144_fu_145_p2_carry__2_n_18\,
      CO(0) => \icmp_ln144_fu_145_p2_carry__2_n_19\,
      DI(7) => \icmp_ln144_fu_145_p2_carry__2_i_1_n_12\,
      DI(6) => \icmp_ln144_fu_145_p2_carry__2_i_2_n_12\,
      DI(5) => \icmp_ln144_fu_145_p2_carry__2_i_3_n_12\,
      DI(4) => \icmp_ln144_fu_145_p2_carry__2_i_4_n_12\,
      DI(3) => \icmp_ln144_fu_145_p2_carry__2_i_5_n_12\,
      DI(2) => \icmp_ln144_fu_145_p2_carry__2_i_6_n_12\,
      DI(1) => \icmp_ln144_fu_145_p2_carry__2_i_7_n_12\,
      DI(0) => \icmp_ln144_fu_145_p2_carry__2_i_8_n_12\,
      O(7 downto 0) => \NLW_icmp_ln144_fu_145_p2_carry__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \icmp_ln144_fu_145_p2_carry__2_i_9_n_12\,
      S(6) => \icmp_ln144_fu_145_p2_carry__2_i_10_n_12\,
      S(5) => \icmp_ln144_fu_145_p2_carry__2_i_11_n_12\,
      S(4) => \icmp_ln144_fu_145_p2_carry__2_i_12_n_12\,
      S(3) => \icmp_ln144_fu_145_p2_carry__2_i_13_n_12\,
      S(2) => \icmp_ln144_fu_145_p2_carry__2_i_14_n_12\,
      S(1) => \icmp_ln144_fu_145_p2_carry__2_i_15_n_12\,
      S(0) => \icmp_ln144_fu_145_p2_carry__2_i_16_n_12\
    );
\icmp_ln144_fu_145_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \L_num_fu_54_reg_n_12_[62]\,
      I1 => shl_ln120_fu_139_p2(62),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__2_i_1_n_12\
    );
\icmp_ln144_fu_145_p2_carry__2_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(60),
      I1 => sext_ln126_cast_reg_241(16),
      I2 => shl_ln120_fu_139_p2(61),
      O => \icmp_ln144_fu_145_p2_carry__2_i_10_n_12\
    );
\icmp_ln144_fu_145_p2_carry__2_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(58),
      I1 => shl_ln120_fu_139_p2(59),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__2_i_11_n_12\
    );
\icmp_ln144_fu_145_p2_carry__2_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(56),
      I1 => shl_ln120_fu_139_p2(57),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__2_i_12_n_12\
    );
\icmp_ln144_fu_145_p2_carry__2_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(54),
      I1 => shl_ln120_fu_139_p2(55),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__2_i_13_n_12\
    );
\icmp_ln144_fu_145_p2_carry__2_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(52),
      I1 => shl_ln120_fu_139_p2(53),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__2_i_14_n_12\
    );
\icmp_ln144_fu_145_p2_carry__2_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(50),
      I1 => shl_ln120_fu_139_p2(51),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__2_i_15_n_12\
    );
\icmp_ln144_fu_145_p2_carry__2_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(48),
      I1 => shl_ln120_fu_139_p2(49),
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__2_i_16_n_12\
    );
\icmp_ln144_fu_145_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(60),
      I2 => shl_ln120_fu_139_p2(61),
      O => \icmp_ln144_fu_145_p2_carry__2_i_2_n_12\
    );
\icmp_ln144_fu_145_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(59),
      I2 => shl_ln120_fu_139_p2(58),
      O => \icmp_ln144_fu_145_p2_carry__2_i_3_n_12\
    );
\icmp_ln144_fu_145_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(57),
      I2 => shl_ln120_fu_139_p2(56),
      O => \icmp_ln144_fu_145_p2_carry__2_i_4_n_12\
    );
\icmp_ln144_fu_145_p2_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(55),
      I2 => shl_ln120_fu_139_p2(54),
      O => \icmp_ln144_fu_145_p2_carry__2_i_5_n_12\
    );
\icmp_ln144_fu_145_p2_carry__2_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(53),
      I2 => shl_ln120_fu_139_p2(52),
      O => \icmp_ln144_fu_145_p2_carry__2_i_6_n_12\
    );
\icmp_ln144_fu_145_p2_carry__2_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(51),
      I2 => shl_ln120_fu_139_p2(50),
      O => \icmp_ln144_fu_145_p2_carry__2_i_7_n_12\
    );
\icmp_ln144_fu_145_p2_carry__2_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(49),
      I2 => shl_ln120_fu_139_p2(48),
      O => \icmp_ln144_fu_145_p2_carry__2_i_8_n_12\
    );
\icmp_ln144_fu_145_p2_carry__2_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(62),
      I1 => \L_num_fu_54_reg_n_12_[62]\,
      I2 => sext_ln126_cast_reg_241(16),
      O => \icmp_ln144_fu_145_p2_carry__2_i_9_n_12\
    );
icmp_ln144_fu_145_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(15),
      I1 => sext_ln126_cast_reg_241(16),
      I2 => sext_ln126_cast_reg_241(14),
      I3 => shl_ln120_fu_139_p2(14),
      O => icmp_ln144_fu_145_p2_carry_i_1_n_12
    );
icmp_ln144_fu_145_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(13),
      I1 => shl_ln120_fu_139_p2(13),
      I2 => sext_ln126_cast_reg_241(12),
      I3 => shl_ln120_fu_139_p2(12),
      O => icmp_ln144_fu_145_p2_carry_i_10_n_12
    );
icmp_ln144_fu_145_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(11),
      I1 => shl_ln120_fu_139_p2(11),
      I2 => sext_ln126_cast_reg_241(10),
      I3 => shl_ln120_fu_139_p2(10),
      O => icmp_ln144_fu_145_p2_carry_i_11_n_12
    );
icmp_ln144_fu_145_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(9),
      I1 => shl_ln120_fu_139_p2(9),
      I2 => sext_ln126_cast_reg_241(8),
      I3 => shl_ln120_fu_139_p2(8),
      O => icmp_ln144_fu_145_p2_carry_i_12_n_12
    );
icmp_ln144_fu_145_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(7),
      I1 => shl_ln120_fu_139_p2(7),
      I2 => sext_ln126_cast_reg_241(6),
      I3 => shl_ln120_fu_139_p2(6),
      O => icmp_ln144_fu_145_p2_carry_i_13_n_12
    );
icmp_ln144_fu_145_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(5),
      I1 => shl_ln120_fu_139_p2(5),
      I2 => sext_ln126_cast_reg_241(4),
      I3 => shl_ln120_fu_139_p2(4),
      O => icmp_ln144_fu_145_p2_carry_i_14_n_12
    );
icmp_ln144_fu_145_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(3),
      I1 => shl_ln120_fu_139_p2(3),
      I2 => sext_ln126_cast_reg_241(2),
      I3 => shl_ln120_fu_139_p2(2),
      O => icmp_ln144_fu_145_p2_carry_i_15_n_12
    );
icmp_ln144_fu_145_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(0),
      I1 => sext_ln126_cast_reg_241(1),
      I2 => shl_ln120_fu_139_p2(1),
      O => icmp_ln144_fu_145_p2_carry_i_16_n_12
    );
icmp_ln144_fu_145_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(13),
      I1 => sext_ln126_cast_reg_241(13),
      I2 => sext_ln126_cast_reg_241(12),
      I3 => shl_ln120_fu_139_p2(12),
      O => icmp_ln144_fu_145_p2_carry_i_2_n_12
    );
icmp_ln144_fu_145_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(11),
      I1 => sext_ln126_cast_reg_241(11),
      I2 => sext_ln126_cast_reg_241(10),
      I3 => shl_ln120_fu_139_p2(10),
      O => icmp_ln144_fu_145_p2_carry_i_3_n_12
    );
icmp_ln144_fu_145_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(9),
      I1 => sext_ln126_cast_reg_241(9),
      I2 => sext_ln126_cast_reg_241(8),
      I3 => shl_ln120_fu_139_p2(8),
      O => icmp_ln144_fu_145_p2_carry_i_4_n_12
    );
icmp_ln144_fu_145_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(7),
      I1 => sext_ln126_cast_reg_241(7),
      I2 => sext_ln126_cast_reg_241(6),
      I3 => shl_ln120_fu_139_p2(6),
      O => icmp_ln144_fu_145_p2_carry_i_5_n_12
    );
icmp_ln144_fu_145_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(5),
      I1 => sext_ln126_cast_reg_241(5),
      I2 => sext_ln126_cast_reg_241(4),
      I3 => shl_ln120_fu_139_p2(4),
      O => icmp_ln144_fu_145_p2_carry_i_6_n_12
    );
icmp_ln144_fu_145_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(3),
      I1 => sext_ln126_cast_reg_241(3),
      I2 => sext_ln126_cast_reg_241(2),
      I3 => shl_ln120_fu_139_p2(2),
      O => icmp_ln144_fu_145_p2_carry_i_7_n_12
    );
icmp_ln144_fu_145_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => shl_ln120_fu_139_p2(1),
      I1 => sext_ln126_cast_reg_241(1),
      I2 => sext_ln126_cast_reg_241(0),
      O => icmp_ln144_fu_145_p2_carry_i_8_n_12
    );
icmp_ln144_fu_145_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sext_ln126_cast_reg_241(16),
      I1 => shl_ln120_fu_139_p2(15),
      I2 => sext_ln126_cast_reg_241(14),
      I3 => shl_ln120_fu_139_p2(14),
      O => icmp_ln144_fu_145_p2_carry_i_9_n_12
    );
\k_fu_58[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => k_fu_58_reg(0),
      O => k_3_fu_188_p2(0)
    );
\k_fu_58[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => k_fu_58_reg(1),
      I1 => k_fu_58_reg(0),
      O => \k_fu_58[1]_i_1_n_12\
    );
\k_fu_58[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => k_fu_58_reg(2),
      I1 => k_fu_58_reg(0),
      I2 => k_fu_58_reg(1),
      O => k_3_fu_188_p2(2)
    );
\k_fu_58[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => k_fu_58_reg(3),
      I1 => k_fu_58_reg(2),
      I2 => k_fu_58_reg(1),
      I3 => k_fu_58_reg(0),
      O => k_3_fu_188_p2(3)
    );
\k_fu_58_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => k_3_fu_188_p2(0),
      Q => k_fu_58_reg(0),
      R => ap_loop_init
    );
\k_fu_58_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => \k_fu_58[1]_i_1_n_12\,
      Q => k_fu_58_reg(1),
      S => ap_loop_init
    );
\k_fu_58_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => k_3_fu_188_p2(2),
      Q => k_fu_58_reg(2),
      S => ap_loop_init
    );
\k_fu_58_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter1,
      D => k_3_fu_188_p2(3),
      Q => k_fu_58_reg(3),
      S => ap_loop_init
    );
\sext_ln126_cast_reg_241_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => L_denum_reg_1601(0),
      Q => sext_ln126_cast_reg_241(0),
      R => '0'
    );
\sext_ln126_cast_reg_241_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => L_denum_reg_1601(10),
      Q => sext_ln126_cast_reg_241(10),
      R => '0'
    );
\sext_ln126_cast_reg_241_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => L_denum_reg_1601(11),
      Q => sext_ln126_cast_reg_241(11),
      R => '0'
    );
\sext_ln126_cast_reg_241_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => L_denum_reg_1601(12),
      Q => sext_ln126_cast_reg_241(12),
      R => '0'
    );
\sext_ln126_cast_reg_241_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => L_denum_reg_1601(13),
      Q => sext_ln126_cast_reg_241(13),
      R => '0'
    );
\sext_ln126_cast_reg_241_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => L_denum_reg_1601(14),
      Q => sext_ln126_cast_reg_241(14),
      R => '0'
    );
\sext_ln126_cast_reg_241_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => L_denum_reg_1601(15),
      Q => sext_ln126_cast_reg_241(16),
      R => '0'
    );
\sext_ln126_cast_reg_241_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => L_denum_reg_1601(1),
      Q => sext_ln126_cast_reg_241(1),
      R => '0'
    );
\sext_ln126_cast_reg_241_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => L_denum_reg_1601(2),
      Q => sext_ln126_cast_reg_241(2),
      R => '0'
    );
\sext_ln126_cast_reg_241_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => L_denum_reg_1601(3),
      Q => sext_ln126_cast_reg_241(3),
      R => '0'
    );
\sext_ln126_cast_reg_241_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => L_denum_reg_1601(4),
      Q => sext_ln126_cast_reg_241(4),
      R => '0'
    );
\sext_ln126_cast_reg_241_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => L_denum_reg_1601(5),
      Q => sext_ln126_cast_reg_241(5),
      R => '0'
    );
\sext_ln126_cast_reg_241_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => L_denum_reg_1601(6),
      Q => sext_ln126_cast_reg_241(6),
      R => '0'
    );
\sext_ln126_cast_reg_241_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => L_denum_reg_1601(7),
      Q => sext_ln126_cast_reg_241(7),
      R => '0'
    );
\sext_ln126_cast_reg_241_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => L_denum_reg_1601(8),
      Q => sext_ln126_cast_reg_241(8),
      R => '0'
    );
\sext_ln126_cast_reg_241_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => L_denum_reg_1601(9),
      Q => sext_ln126_cast_reg_241(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1 : entity is "Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1 is
begin
Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_38
     port map (
      A(15 downto 0) => A(15 downto 0),
      CEA2 => CEA2,
      P(32 downto 0) => P(32 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      indata_q0(15 downto 0) => indata_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_8 is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEA2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_PREADD_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln116_reg_1714_reg[39]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln116_reg_1714_reg[39]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_8 : entity is "Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_8;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_8 is
begin
Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2
     port map (
      A(15 downto 0) => A(15 downto 0),
      CEA2 => CEA2,
      DSP_PREADD_INST(15 downto 0) => DSP_PREADD_INST(15 downto 0),
      P(32 downto 0) => P(32 downto 0),
      Q(0) => Q(0),
      S(0) => S(0),
      \add_ln116_reg_1714_reg[39]\(2 downto 0) => \add_ln116_reg_1714_reg[39]\(2 downto 0),
      \add_ln116_reg_1714_reg[39]_0\(0) => \add_ln116_reg_1714_reg[39]_0\(0),
      ap_clk => ap_clk,
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CEA2 : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1 : entity is "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1 is
begin
Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_37
     port map (
      A(15 downto 0) => A(15 downto 0),
      CEA2 => CEA2,
      P(32 downto 0) => P(32 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      indata_q0(15 downto 0) => indata_q0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_9 is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    CEA2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_9 : entity is "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_9;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_9 is
begin
Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_DSP48_1
     port map (
      A(15 downto 0) => A(15 downto 0),
      CEA2 => CEA2,
      P(32 downto 0) => P(32 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      indata_q0(15 downto 0) => indata_q0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 33 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_PREADD_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \add_ln116_reg_1714_reg[39]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln116_reg_1714_reg[39]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 : entity is "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1 is
begin
Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_36
     port map (
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(32 downto 0) => DSP_ALU_INST_0(32 downto 0),
      DSP_PREADD_INST(15 downto 0) => DSP_PREADD_INST(15 downto 0),
      P(33 downto 0) => P(33 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      \add_ln116_reg_1714_reg[39]\(1 downto 0) => \add_ln116_reg_1714_reg[39]\(1 downto 0),
      \add_ln116_reg_1714_reg[39]_0\(0) => \add_ln116_reg_1714_reg[39]_0\(0),
      ap_clk => ap_clk,
      indata_q0(15 downto 0) => indata_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_10 is
  port (
    P : out STD_LOGIC_VECTOR ( 33 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \add_ln117_reg_1719_reg[39]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln117_reg_1719_reg[39]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_10 : entity is "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_10;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_10 is
begin
Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_35
     port map (
      DI(0) => DI(0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(32 downto 0) => DSP_ALU_INST_0(32 downto 0),
      P(33 downto 0) => P(33 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \add_ln117_reg_1719_reg[39]\(3 downto 0) => \add_ln117_reg_1719_reg[39]\(3 downto 0),
      \add_ln117_reg_1719_reg[39]_0\(0) => \add_ln117_reg_1719_reg[39]_0\(0),
      ap_clk => ap_clk,
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_11 is
  port (
    P : out STD_LOGIC_VECTOR ( 33 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \add_ln118_reg_1724_reg[39]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln118_reg_1724_reg[39]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_11 : entity is "Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_11;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_11 is
begin
Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_DSP48_5
     port map (
      A(15 downto 0) => A(15 downto 0),
      CEA2 => CEA2,
      DI(0) => DI(0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      DSP_ALU_INST_0(32 downto 0) => DSP_ALU_INST_0(32 downto 0),
      P(33 downto 0) => P(33 downto 0),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      \add_ln118_reg_1724_reg[39]\(3 downto 0) => \add_ln118_reg_1724_reg[39]\(3 downto 0),
      \add_ln118_reg_1724_reg[39]_0\(0) => \add_ln118_reg_1724_reg[39]_0\(0),
      ap_clk => ap_clk,
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1 is
  port (
    indata_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1 is
begin
Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0
     port map (
      DSP_ALU_INST(3 downto 0) => DSP_ALU_INST(3 downto 0),
      ap_clk => ap_clk,
      indata_d0(15 downto 0) => indata_d0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1 is
  port (
    B : out STD_LOGIC_VECTOR ( 0 to 0 );
    d0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[14]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    \q0_reg[8]\ : out STD_LOGIC;
    \q0_reg[7]\ : out STD_LOGIC;
    \q0_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[21]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[21]_1\ : out STD_LOGIC;
    \q0_reg[3]\ : out STD_LOGIC;
    \q0_reg[2]\ : out STD_LOGIC;
    \div_3_loc_fu_134_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \L_denum_reg_1601_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]\ : out STD_LOGIC;
    \icmp_ln55_reg_1636_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln55_reg_1636_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \L_denum_reg_1601_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln55_reg_1636_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 14 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln39_fu_1024_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[15]\ : in STD_LOGIC;
    ram_reg_0_15_14_14_i_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_0_15_14_14_i_1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[13]\ : in STD_LOGIC;
    \q0_reg[12]\ : in STD_LOGIC;
    \q0_reg[11]\ : in STD_LOGIC;
    \q0_reg[9]\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \LARc_d0[15]_INST_0_i_4\ : in STD_LOGIC;
    \LARc_d0[15]_INST_0_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \retval_0_i43_reg_380_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \retval_0_i43_reg_380_reg[15]_0\ : in STD_LOGIC;
    \retval_0_i43_reg_380_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sum_fu_1029_p2_carry__0\ : in STD_LOGIC;
    \sum_fu_1029_p2_carry__0_0\ : in STD_LOGIC;
    L_denum_reg_1601 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1 is
begin
Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_5
     port map (
      A(0) => B(0),
      CO(0) => CO(0),
      D(15 downto 0) => D(15 downto 0),
      DI(0) => DI(0),
      DSP_ALU_INST(14 downto 0) => DSP_ALU_INST(14 downto 0),
      \LARc_d0[15]_INST_0_i_4\ => \LARc_d0[15]_INST_0_i_4\,
      \LARc_d0[15]_INST_0_i_4_0\(0) => \LARc_d0[15]_INST_0_i_4_0\(0),
      L_denum_reg_1601(15 downto 0) => L_denum_reg_1601(15 downto 0),
      \L_denum_reg_1601_reg[14]\(0) => \L_denum_reg_1601_reg[14]\(0),
      \L_denum_reg_1601_reg[15]\(7 downto 0) => \L_denum_reg_1601_reg[15]\(7 downto 0),
      O(1 downto 0) => O(1 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      S(1 downto 0) => S(1 downto 0),
      add_ln39_fu_1024_p2(15 downto 0) => add_ln39_fu_1024_p2(15 downto 0),
      \ap_CS_fsm_reg[21]\ => \ap_CS_fsm_reg[21]\,
      \ap_CS_fsm_reg[21]_0\ => \ap_CS_fsm_reg[21]_0\,
      \ap_CS_fsm_reg[21]_1\ => \ap_CS_fsm_reg[21]_1\,
      ap_clk => ap_clk,
      d0(5 downto 0) => d0(5 downto 0),
      \div_3_loc_fu_134_reg[15]\(3 downto 0) => \div_3_loc_fu_134_reg[15]\(3 downto 0),
      \icmp_ln55_reg_1636_reg[0]\(7 downto 0) => \icmp_ln55_reg_1636_reg[0]\(7 downto 0),
      \icmp_ln55_reg_1636_reg[0]_0\(7 downto 0) => \icmp_ln55_reg_1636_reg[0]_0\(7 downto 0),
      \icmp_ln55_reg_1636_reg[0]_1\(7 downto 0) => \icmp_ln55_reg_1636_reg[0]_1\(7 downto 0),
      \q0_reg[0]\ => \q0_reg[0]\,
      \q0_reg[11]\ => \q0_reg[11]\,
      \q0_reg[12]\ => \q0_reg[12]\,
      \q0_reg[13]\ => \q0_reg[13]\,
      \q0_reg[14]\ => \q0_reg[14]\,
      \q0_reg[15]\ => \q0_reg[15]\,
      \q0_reg[1]\ => \q0_reg[1]\,
      \q0_reg[2]\ => \q0_reg[2]\,
      \q0_reg[3]\ => \q0_reg[3]\,
      \q0_reg[6]\ => \q0_reg[6]\,
      \q0_reg[7]\ => \q0_reg[7]\,
      \q0_reg[8]\ => \q0_reg[8]\,
      \q0_reg[9]\ => \q0_reg[9]\,
      ram_reg_0_15_14_14_i_1(9 downto 0) => ram_reg_0_15_14_14_i_1(9 downto 0),
      ram_reg_0_15_14_14_i_1_0(0) => ram_reg_0_15_14_14_i_1_0(0),
      \retval_0_i43_reg_380_reg[15]\(3 downto 0) => \retval_0_i43_reg_380_reg[15]\(3 downto 0),
      \retval_0_i43_reg_380_reg[15]_0\ => \retval_0_i43_reg_380_reg[15]_0\,
      \retval_0_i43_reg_380_reg[15]_1\(3 downto 0) => \retval_0_i43_reg_380_reg[15]_1\(3 downto 0),
      \sum_fu_1029_p2_carry__0\ => \sum_fu_1029_p2_carry__0\,
      \sum_fu_1029_p2_carry__0_0\ => \sum_fu_1029_p2_carry__0_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_2 is
  port (
    \retval_0_i43_reg_380_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_CS_fsm_reg[16]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[16]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[16]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[16]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[21]_0\ : out STD_LOGIC;
    \icmp_ln134_reg_1617_reg[0]\ : out STD_LOGIC;
    \div_3_loc_fu_134_reg[10]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_load_reg_1683_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_15_1_1_i_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \P_load_reg_1695_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \P_load_reg_1695_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \P_load_reg_1695_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \P_load_reg_1695_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \P_load_reg_1695_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 0 to 0 );
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln39_2_fu_1185_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q0_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_15_15_15_i_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[14]\ : in STD_LOGIC;
    \q0_reg[10]\ : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[6]\ : in STD_LOGIC;
    \q0_reg[5]\ : in STD_LOGIC;
    \q0_reg[4]\ : in STD_LOGIC;
    \q0_reg[3]\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC;
    \LARc_d0[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \LARc_d0[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \LARc_d0[14]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln134_reg_1617 : in STD_LOGIC;
    icmp_ln162_reg_1423 : in STD_LOGIC;
    icmp_ln194_reg_1571 : in STD_LOGIC;
    icmp_ln198_reg_1608 : in STD_LOGIC;
    icmp_ln209_fu_956_p2_carry : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \sum_1_fu_1190_p2_carry__0\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    \add_ln39_2_fu_1185_p2_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_2 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_2;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_2 is
begin
Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_4
     port map (
      B(0) => B(0),
      CO(0) => CO(0),
      D(9 downto 0) => D(9 downto 0),
      DI(7 downto 0) => DI(7 downto 0),
      E(0) => E(0),
      \K_load_reg_1683_reg[3]\(0) => \K_load_reg_1683_reg[3]\(0),
      \LARc_d0[14]\(14 downto 0) => \LARc_d0[14]\(14 downto 0),
      \LARc_d0[14]_0\(14 downto 0) => \LARc_d0[14]_0\(14 downto 0),
      \LARc_d0[14]_1\(0) => \LARc_d0[14]_1\(0),
      O(1 downto 0) => O(1 downto 0),
      \P_load_reg_1695_reg[14]\(0) => \P_load_reg_1695_reg[14]\(0),
      \P_load_reg_1695_reg[15]\(7 downto 0) => \P_load_reg_1695_reg[15]\(7 downto 0),
      \P_load_reg_1695_reg[15]_0\(7 downto 0) => \P_load_reg_1695_reg[15]_0\(7 downto 0),
      \P_load_reg_1695_reg[7]\(7 downto 0) => \P_load_reg_1695_reg[7]\(7 downto 0),
      \P_load_reg_1695_reg[7]_0\(7 downto 0) => \P_load_reg_1695_reg[7]_0\(7 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      S(7 downto 0) => S(7 downto 0),
      add_ln39_2_fu_1185_p2(15 downto 0) => add_ln39_2_fu_1185_p2(15 downto 0),
      \add_ln39_2_fu_1185_p2_carry__0\(15 downto 0) => \add_ln39_2_fu_1185_p2_carry__0\(15 downto 0),
      \ap_CS_fsm_reg[16]\ => \ap_CS_fsm_reg[16]\,
      \ap_CS_fsm_reg[16]_0\ => \ap_CS_fsm_reg[16]_0\,
      \ap_CS_fsm_reg[16]_1\ => \ap_CS_fsm_reg[16]_1\,
      \ap_CS_fsm_reg[16]_2\ => \ap_CS_fsm_reg[16]_2\,
      \ap_CS_fsm_reg[21]\ => \ap_CS_fsm_reg[21]\,
      \ap_CS_fsm_reg[21]_0\ => \ap_CS_fsm_reg[21]_0\,
      ap_clk => ap_clk,
      d0(9 downto 0) => d0(9 downto 0),
      \div_3_loc_fu_134_reg[10]\ => \div_3_loc_fu_134_reg[10]\,
      icmp_ln134_reg_1617 => icmp_ln134_reg_1617,
      \icmp_ln134_reg_1617_reg[0]\ => \icmp_ln134_reg_1617_reg[0]\,
      icmp_ln162_reg_1423 => icmp_ln162_reg_1423,
      icmp_ln194_reg_1571 => icmp_ln194_reg_1571,
      icmp_ln198_reg_1608 => icmp_ln198_reg_1608,
      icmp_ln209_fu_956_p2_carry(15 downto 0) => icmp_ln209_fu_956_p2_carry(15 downto 0),
      q00(15 downto 0) => q00(15 downto 0),
      \q0_reg[10]\ => \q0_reg[10]\,
      \q0_reg[14]\ => \q0_reg[14]\,
      \q0_reg[1]\(0) => \q0_reg[1]\(0),
      \q0_reg[1]_0\ => \q0_reg[1]_0\,
      \q0_reg[2]\ => \q0_reg[2]\,
      \q0_reg[3]\ => \q0_reg[3]\,
      \q0_reg[4]\ => \q0_reg[4]\,
      \q0_reg[5]\ => \q0_reg[5]\,
      \q0_reg[6]\ => \q0_reg[6]\,
      \q0_reg[7]\ => \q0_reg[7]\,
      \q0_reg[8]\ => \q0_reg[8]\,
      ram_reg_0_15_15_15_i_1(5 downto 0) => ram_reg_0_15_15_15_i_1(5 downto 0),
      ram_reg_0_15_1_1_i_2_0(1 downto 0) => ram_reg_0_15_1_1_i_2(1 downto 0),
      \retval_0_i43_reg_380_reg[14]\(14 downto 0) => \retval_0_i43_reg_380_reg[14]\(14 downto 0),
      \sum_1_fu_1190_p2_carry__0\ => \sum_1_fu_1190_p2_carry__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_3 is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \K_load_reg_1683_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \K_load_reg_1683_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_load_reg_1683_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_load_reg_1683_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_load_reg_1683_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sum_2_fu_1277_p2_carry__0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln39_4_fu_1272_p2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \q0_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln39_4_fu_1272_p2_carry__0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_3 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_3;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_3 is
begin
Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_6
     port map (
      B(15 downto 0) => B(15 downto 0),
      CO(0) => CO(0),
      DI(0) => DI(0),
      DSP_ALU_INST(0) => DSP_ALU_INST(0),
      \K_load_reg_1683_reg[14]\(0) => \K_load_reg_1683_reg[14]\(0),
      \K_load_reg_1683_reg[15]\(7 downto 0) => \K_load_reg_1683_reg[15]\(7 downto 0),
      \K_load_reg_1683_reg[15]_0\(7 downto 0) => \K_load_reg_1683_reg[15]_0\(7 downto 0),
      \K_load_reg_1683_reg[7]\(7 downto 0) => \K_load_reg_1683_reg[7]\(7 downto 0),
      \K_load_reg_1683_reg[7]_0\(7 downto 0) => \K_load_reg_1683_reg[7]_0\(7 downto 0),
      O(1 downto 0) => O(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(1 downto 0) => S(1 downto 0),
      add_ln39_4_fu_1272_p2(15 downto 0) => add_ln39_4_fu_1272_p2(15 downto 0),
      \add_ln39_4_fu_1272_p2_carry__0\(15 downto 0) => \add_ln39_4_fu_1272_p2_carry__0\(15 downto 0),
      ap_clk => ap_clk,
      d0(15 downto 0) => d0(15 downto 0),
      q00(15 downto 0) => q00(15 downto 0),
      \q0_reg[15]\(0) => \q0_reg[15]\(0),
      \q0_reg[15]_0\(15 downto 0) => \q0_reg[15]_0\(15 downto 0),
      \sum_2_fu_1277_p2_carry__0\ => \sum_2_fu_1277_p2_carry__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CEA2 : in STD_LOGIC;
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1 is
begin
Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_24
     port map (
      B(15 downto 0) => A(15 downto 0),
      CEA2 => CEA2,
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(0) => Q(0),
      ap_clk => ap_clk,
      indata_q0(15 downto 0) => indata_q0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_12 is
  port (
    CEA2 : out STD_LOGIC;
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_12 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_12;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_12 is
begin
Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_23
     port map (
      A(15 downto 0) => A(15 downto 0),
      CEB1 => CEA2,
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_13 is
  port (
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \add_ln120_reg_1688_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_13 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_13;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_13 is
begin
Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_22
     port map (
      A(15 downto 0) => A(15 downto 0),
      CEA2 => CEA2,
      DI(0) => DI(0),
      P(31 downto 0) => P(31 downto 0),
      Q(0) => Q(0),
      S(0) => S(0),
      \add_ln120_reg_1688_reg[31]\(3 downto 0) => \add_ln120_reg_1688_reg[31]\(3 downto 0),
      ap_clk => ap_clk,
      indata_q1(15 downto 0) => indata_q1(15 downto 0),
      q0(4 downto 0) => q0(4 downto 0),
      ram_reg_bram_0(0) => ram_reg_bram_0(0),
      ram_reg_bram_0_0(0) => ram_reg_bram_0_0(0),
      ram_reg_bram_0_1(1 downto 0) => ram_reg_bram_0_1(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_14 is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln115_reg_1709_reg[39]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_14 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_14;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_14 is
begin
Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_21
     port map (
      CO(0) => CO(0),
      DSP_ALU_INST(15 downto 0) => DSP_ALU_INST(15 downto 0),
      P(32 downto 0) => P(32 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      \add_ln115_reg_1709_reg[39]\(2 downto 0) => \add_ln115_reg_1709_reg[39]\(2 downto 0),
      ap_clk => ap_clk,
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_15 is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CEA2 : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_15 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_15;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_15 is
begin
Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_20
     port map (
      B(15 downto 0) => A(15 downto 0),
      CEA2 => CEA2,
      P(32 downto 0) => P(32 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      indata_q0(15 downto 0) => indata_q0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CEA2 : in STD_LOGIC;
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln121_reg_1734_reg[63]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln121_reg_1734_reg[47]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln121_reg_1734_reg[55]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln121_reg_1734_reg[63]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_16 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_16;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_16 is
begin
Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_DSP48_3
     port map (
      A(15 downto 0) => A(15 downto 0),
      CEA2 => CEA2,
      D(63 downto 0) => D(63 downto 0),
      DI(0) => DI(0),
      Q(2 downto 0) => Q(2 downto 0),
      S(6 downto 0) => S(6 downto 0),
      \add_ln121_reg_1734_reg[47]\(7 downto 0) => \add_ln121_reg_1734_reg[47]\(7 downto 0),
      \add_ln121_reg_1734_reg[55]\(7 downto 0) => \add_ln121_reg_1734_reg[55]\(7 downto 0),
      \add_ln121_reg_1734_reg[63]\(61 downto 0) => \add_ln121_reg_1734_reg[63]\(61 downto 0),
      \add_ln121_reg_1734_reg[63]_0\(7 downto 0) => \add_ln121_reg_1734_reg[63]_0\(7 downto 0),
      ap_clk => ap_clk,
      indata_q0(15 downto 0) => indata_q0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln115_reg_1709_reg[39]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln115_reg_1709_reg[39]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln115_reg_1709_reg[39]_i_13\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1 is
begin
Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_19
     port map (
      CO(0) => CO(0),
      O(0) => O(0),
      P(32 downto 0) => P(32 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(0) => Q(0),
      S(0) => S(0),
      \add_ln115_reg_1709_reg[39]\(1 downto 0) => \add_ln115_reg_1709_reg[39]\(1 downto 0),
      \add_ln115_reg_1709_reg[39]_0\(0) => \add_ln115_reg_1709_reg[39]_0\(0),
      \add_ln115_reg_1709_reg[39]_i_13\(0) => \add_ln115_reg_1709_reg[39]_i_13\(0),
      ap_clk => ap_clk,
      ap_clk_0(0) => ap_clk_0(0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_17 is
  port (
    P : out STD_LOGIC_VECTOR ( 32 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \add_ln119_reg_1729_reg[39]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln119_reg_1729_reg[39]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_17 : entity is "Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_17;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_17 is
begin
Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_DSP48_4
     port map (
      P(32 downto 0) => P(32 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(0) => Q(0),
      S(1 downto 0) => S(1 downto 0),
      \add_ln119_reg_1729_reg[39]\(2 downto 0) => \add_ln119_reg_1729_reg[39]\(2 downto 0),
      \add_ln119_reg_1729_reg[39]_0\(0) => \add_ln119_reg_1729_reg[39]_0\(0),
      ap_clk => ap_clk,
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_64_1 is
  port (
    \indata_addr_reg_143_pp0_iter3_reg_reg[2]__0_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    indata_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \k_2_fu_44_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    indata_address1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm14_out : out STD_LOGIC;
    ap_enable_reg_pp0_iter4_reg_0 : out STD_LOGIC;
    indata_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    indata_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \k_2_fu_44_reg[7]_0\ : out STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \k_2_fu_44_reg[5]_0\ : out STD_LOGIC;
    ap_loop_init_int_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    indata_address0_0_sp_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \indata_address1[6]\ : in STD_LOGIC;
    \indata_address0[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \indata_address0[0]_0\ : in STD_LOGIC;
    \indata_address0[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indata_address0[0]_2\ : in STD_LOGIC;
    \indata_address0[0]_3\ : in STD_LOGIC;
    indata_address0_3_sp_1 : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \indata_address1[6]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \indata_address1[6]_1\ : in STD_LOGIC;
    icmp_ln62_1_reg_1381 : in STD_LOGIC;
    grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg : in STD_LOGIC;
    indata_ce0_0 : in STD_LOGIC;
    icmp_ln62_1_fu_742_p2 : in STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_64_1 : entity is "Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_64_1";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_64_1;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_64_1 is
  signal add_ln64_fu_89_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_12 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_ready : STD_LOGIC;
  signal \^grp_autocorrelation_pipeline_vitis_loop_64_1_fu_366_ap_start_reg_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal indata_addr_reg_143 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3_n_12\ : STD_LOGIC;
  signal \indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2_n_12\ : STD_LOGIC;
  signal \indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2_n_12\ : STD_LOGIC;
  signal \indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2_n_12\ : STD_LOGIC;
  signal \indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2_n_12\ : STD_LOGIC;
  signal \indata_addr_reg_143_pp0_iter2_reg_reg[5]_srl2_n_12\ : STD_LOGIC;
  signal \indata_addr_reg_143_pp0_iter2_reg_reg[6]_srl2_n_12\ : STD_LOGIC;
  signal \indata_addr_reg_143_pp0_iter2_reg_reg[7]_srl2_n_12\ : STD_LOGIC;
  signal \indata_address0[0]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \indata_address0[3]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \indata_address0[4]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \indata_address0[5]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \indata_address0[6]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \indata_address0[7]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal indata_address0_0_sn_1 : STD_LOGIC;
  signal indata_address0_3_sn_1 : STD_LOGIC;
  signal \^indata_ce0\ : STD_LOGIC;
  signal k_2_fu_440 : STD_LOGIC;
  signal \k_2_fu_44[5]_i_2_n_12\ : STD_LOGIC;
  signal \k_2_fu_44[7]_i_3_n_12\ : STD_LOGIC;
  signal \k_2_fu_44[7]_i_4_n_12\ : STD_LOGIC;
  signal \k_2_fu_44[7]_i_5_n_12\ : STD_LOGIC;
  signal \^k_2_fu_44_reg[5]_0\ : STD_LOGIC;
  signal \^k_2_fu_44_reg[7]_0\ : STD_LOGIC;
  signal \k_2_fu_44_reg_n_12_[0]\ : STD_LOGIC;
  signal \k_2_fu_44_reg_n_12_[1]\ : STD_LOGIC;
  signal \k_2_fu_44_reg_n_12_[2]\ : STD_LOGIC;
  signal \k_2_fu_44_reg_n_12_[3]\ : STD_LOGIC;
  signal \k_2_fu_44_reg_n_12_[4]\ : STD_LOGIC;
  signal \k_2_fu_44_reg_n_12_[6]\ : STD_LOGIC;
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 : label is "inst/\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 ";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2\ : label is "inst/\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2\ : label is "inst/\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2\ : label is "inst/\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2\ : label is "inst/\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2\ : label is "inst/\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2\ : label is "inst/\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2\ : label is "inst/\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2\ : label is "inst/\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \indata_addr_reg_143_pp0_iter2_reg_reg[5]_srl2\ : label is "inst/\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \indata_addr_reg_143_pp0_iter2_reg_reg[5]_srl2\ : label is "inst/\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \indata_addr_reg_143_pp0_iter2_reg_reg[6]_srl2\ : label is "inst/\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \indata_addr_reg_143_pp0_iter2_reg_reg[6]_srl2\ : label is "inst/\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \indata_addr_reg_143_pp0_iter2_reg_reg[7]_srl2\ : label is "inst/\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg ";
  attribute srl_name of \indata_addr_reg_143_pp0_iter2_reg_reg[7]_srl2\ : label is "inst/\grp_Autocorrelation_fu_103/grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366/indata_addr_reg_143_pp0_iter2_reg_reg[7]_srl2 ";
begin
  grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_0(0) <= \^grp_autocorrelation_pipeline_vitis_loop_64_1_fu_366_ap_start_reg_reg_0\(0);
  indata_address0_0_sn_1 <= indata_address0_0_sp_1;
  indata_address0_3_sn_1 <= indata_address0_3_sp_1;
  indata_ce0 <= \^indata_ce0\;
  \k_2_fu_44_reg[5]_0\ <= \^k_2_fu_44_reg[5]_0\;
  \k_2_fu_44_reg[7]_0\ <= \^k_2_fu_44_reg[7]_0\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3,
      Q => \^indata_ce0\,
      R => ap_rst
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_12
    );
\ap_loop_exit_ready_pp0_iter3_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_12,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_flow_control_loop_pipe_sequential_init_26
     port map (
      D(0) => D(0),
      Q(2) => Q(7),
      Q(1 downto 0) => Q(2 downto 1),
      add_ln64_fu_89_p2(6 downto 0) => add_ln64_fu_89_p2(7 downto 1),
      \ap_CS_fsm_reg[14]\ => \ap_CS_fsm_reg[14]\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_NS_fsm14_out => ap_NS_fsm14_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => \k_2_fu_44[7]_i_3_n_12\,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_rst => ap_rst,
      ap_rst_0 => flow_control_loop_pipe_sequential_init_U_n_31,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(3 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(3 downto 0),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_ready => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_ready,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_20,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_0(0) => \^grp_autocorrelation_pipeline_vitis_loop_64_1_fu_366_ap_start_reg_reg_0\(0),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_1(0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg(0),
      icmp_ln62_1_fu_742_p2 => icmp_ln62_1_fu_742_p2,
      icmp_ln62_1_reg_1381 => icmp_ln62_1_reg_1381,
      indata_address1(1 downto 0) => indata_address1(1 downto 0),
      \indata_address1[6]\ => \indata_address1[6]\,
      \indata_address1[6]_0\(1 downto 0) => \indata_address1[6]_0\(1 downto 0),
      \indata_address1[6]_1\ => \indata_address1[6]_1\,
      k_2_fu_440 => k_2_fu_440,
      \k_2_fu_44_reg[0]\(0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1(0),
      \k_2_fu_44_reg[1]\ => \k_2_fu_44_reg[1]_0\,
      \k_2_fu_44_reg[4]\ => \k_2_fu_44_reg_n_12_[1]\,
      \k_2_fu_44_reg[4]_0\ => \k_2_fu_44_reg_n_12_[2]\,
      \k_2_fu_44_reg[4]_1\ => \k_2_fu_44_reg_n_12_[0]\,
      \k_2_fu_44_reg[4]_2\ => \k_2_fu_44_reg_n_12_[3]\,
      \k_2_fu_44_reg[4]_3\ => \k_2_fu_44_reg_n_12_[4]\,
      \k_2_fu_44_reg[5]\ => \k_2_fu_44[5]_i_2_n_12\,
      \k_2_fu_44_reg[5]_0\ => \^k_2_fu_44_reg[5]_0\,
      \k_2_fu_44_reg[7]\ => \k_2_fu_44_reg_n_12_[6]\,
      \k_2_fu_44_reg[7]_0\ => \k_2_fu_44[7]_i_4_n_12\,
      \k_2_fu_44_reg[7]_1\ => \^k_2_fu_44_reg[7]_0\
    );
\indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1(0),
      Q => \indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3_n_12\
    );
\indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => indata_addr_reg_143(1),
      Q => \indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2_n_12\
    );
\indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => indata_addr_reg_143(2),
      Q => \indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2_n_12\
    );
\indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => indata_addr_reg_143(3),
      Q => \indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2_n_12\
    );
\indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => indata_addr_reg_143(4),
      Q => \indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2_n_12\
    );
\indata_addr_reg_143_pp0_iter2_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => indata_addr_reg_143(5),
      Q => \indata_addr_reg_143_pp0_iter2_reg_reg[5]_srl2_n_12\
    );
\indata_addr_reg_143_pp0_iter2_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => indata_addr_reg_143(6),
      Q => \indata_addr_reg_143_pp0_iter2_reg_reg[6]_srl2_n_12\
    );
\indata_addr_reg_143_pp0_iter2_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => indata_addr_reg_143(7),
      Q => \indata_addr_reg_143_pp0_iter2_reg_reg[7]_srl2_n_12\
    );
\indata_addr_reg_143_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \indata_addr_reg_143_pp0_iter2_reg_reg[0]_srl3_n_12\,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(0),
      R => '0'
    );
\indata_addr_reg_143_pp0_iter3_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \indata_addr_reg_143_pp0_iter2_reg_reg[1]_srl2_n_12\,
      Q => \indata_addr_reg_143_pp0_iter3_reg_reg[2]__0_0\(0),
      R => '0'
    );
\indata_addr_reg_143_pp0_iter3_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \indata_addr_reg_143_pp0_iter2_reg_reg[2]_srl2_n_12\,
      Q => \indata_addr_reg_143_pp0_iter3_reg_reg[2]__0_0\(1),
      R => '0'
    );
\indata_addr_reg_143_pp0_iter3_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \indata_addr_reg_143_pp0_iter2_reg_reg[3]_srl2_n_12\,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(3),
      R => '0'
    );
\indata_addr_reg_143_pp0_iter3_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \indata_addr_reg_143_pp0_iter2_reg_reg[4]_srl2_n_12\,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(4),
      R => '0'
    );
\indata_addr_reg_143_pp0_iter3_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \indata_addr_reg_143_pp0_iter2_reg_reg[5]_srl2_n_12\,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(5),
      R => '0'
    );
\indata_addr_reg_143_pp0_iter3_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \indata_addr_reg_143_pp0_iter2_reg_reg[6]_srl2_n_12\,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(6),
      R => '0'
    );
\indata_addr_reg_143_pp0_iter3_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \indata_addr_reg_143_pp0_iter2_reg_reg[7]_srl2_n_12\,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(7),
      R => '0'
    );
\indata_addr_reg_143_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_2_fu_44_reg_n_12_[1]\,
      Q => indata_addr_reg_143(1),
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\indata_addr_reg_143_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_2_fu_44_reg_n_12_[2]\,
      Q => indata_addr_reg_143(2),
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\indata_addr_reg_143_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_2_fu_44_reg_n_12_[3]\,
      Q => indata_addr_reg_143(3),
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\indata_addr_reg_143_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_2_fu_44_reg_n_12_[4]\,
      Q => indata_addr_reg_143(4),
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\indata_addr_reg_143_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^k_2_fu_44_reg[5]_0\,
      Q => indata_addr_reg_143(5),
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\indata_addr_reg_143_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \k_2_fu_44_reg_n_12_[6]\,
      Q => indata_addr_reg_143(6),
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\indata_addr_reg_143_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^k_2_fu_44_reg[7]_0\,
      Q => indata_addr_reg_143(7),
      R => flow_control_loop_pipe_sequential_init_U_n_20
    );
\indata_address0[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088808880808088"
    )
        port map (
      I0 => \indata_address0[0]_INST_0_i_1_n_12\,
      I1 => indata_address0_0_sn_1,
      I2 => Q(4),
      I3 => Q(3),
      I4 => \indata_address1[6]\,
      I5 => \indata_address0[7]\(0),
      O => indata_address0(0)
    );
\indata_address0[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4045FFFFFFFFFFFF"
    )
        port map (
      I0 => Q(7),
      I1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(0),
      I2 => \indata_address0[0]_0\,
      I3 => \indata_address0[0]_1\(0),
      I4 => \indata_address0[0]_2\,
      I5 => \indata_address0[0]_3\,
      O => \indata_address0[0]_INST_0_i_1_n_12\
    );
\indata_address0[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111010"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => \indata_address0[3]_INST_0_i_1_n_12\,
      I3 => indata_address0_3_sn_1,
      I4 => \indata_address0[7]\(1),
      O => indata_address0(1)
    );
\indata_address0[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(3),
      I1 => \indata_address0[0]_0\,
      I2 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0(0),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(0),
      I4 => Q(7),
      I5 => \indata_address0[0]_3\,
      O => \indata_address0[3]_INST_0_i_1_n_12\
    );
\indata_address0[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111010"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => \indata_address0[4]_INST_0_i_1_n_12\,
      I3 => indata_address0_3_sn_1,
      I4 => \indata_address0[7]\(2),
      O => indata_address0(2)
    );
\indata_address0[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(4),
      I1 => \indata_address0[0]_0\,
      I2 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0(1),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(1),
      I4 => Q(7),
      I5 => \indata_address0[0]_3\,
      O => \indata_address0[4]_INST_0_i_1_n_12\
    );
\indata_address0[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111010"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => \indata_address0[5]_INST_0_i_1_n_12\,
      I3 => indata_address0_3_sn_1,
      I4 => \indata_address0[7]\(3),
      O => indata_address0(3)
    );
\indata_address0[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(5),
      I1 => \indata_address0[0]_0\,
      I2 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0(2),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(2),
      I4 => Q(7),
      I5 => \indata_address0[0]_3\,
      O => \indata_address0[5]_INST_0_i_1_n_12\
    );
\indata_address0[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111010"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => \indata_address0[6]_INST_0_i_1_n_12\,
      I3 => indata_address0_3_sn_1,
      I4 => \indata_address0[7]\(4),
      O => indata_address0(4)
    );
\indata_address0[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(6),
      I1 => \indata_address0[0]_0\,
      I2 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0(3),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(3),
      I4 => Q(7),
      I5 => \indata_address0[0]_3\,
      O => \indata_address0[6]_INST_0_i_1_n_12\
    );
\indata_address0[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111010"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => \indata_address0[7]_INST_0_i_1_n_12\,
      I3 => indata_address0_3_sn_1,
      I4 => \indata_address0[7]\(5),
      O => indata_address0(5)
    );
\indata_address0[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8B800000000"
    )
        port map (
      I0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(7),
      I1 => \indata_address0[0]_0\,
      I2 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0(4),
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(4),
      I4 => Q(7),
      I5 => \indata_address0[0]_3\,
      O => \indata_address0[7]_INST_0_i_1_n_12\
    );
indata_ce0_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFB888"
    )
        port map (
      I0 => \^indata_ce0\,
      I1 => \indata_address0[0]_0\,
      I2 => Q(0),
      I3 => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
      I4 => Q(7),
      I5 => indata_ce0_0,
      O => ap_enable_reg_pp0_iter4_reg_0
    );
\k_2_fu_44[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \k_2_fu_44_reg_n_12_[3]\,
      I1 => \k_2_fu_44_reg_n_12_[1]\,
      I2 => \k_2_fu_44_reg_n_12_[0]\,
      I3 => \k_2_fu_44_reg_n_12_[2]\,
      I4 => \k_2_fu_44_reg_n_12_[4]\,
      O => \k_2_fu_44[5]_i_2_n_12\
    );
\k_2_fu_44[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \k_2_fu_44_reg_n_12_[2]\,
      I1 => \k_2_fu_44_reg_n_12_[3]\,
      I2 => \k_2_fu_44_reg_n_12_[0]\,
      I3 => \k_2_fu_44_reg_n_12_[1]\,
      I4 => \k_2_fu_44[7]_i_5_n_12\,
      O => \k_2_fu_44[7]_i_3_n_12\
    );
\k_2_fu_44[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \k_2_fu_44_reg_n_12_[4]\,
      I1 => \k_2_fu_44_reg_n_12_[2]\,
      I2 => \k_2_fu_44_reg_n_12_[0]\,
      I3 => \k_2_fu_44_reg_n_12_[1]\,
      I4 => \k_2_fu_44_reg_n_12_[3]\,
      I5 => \^k_2_fu_44_reg[5]_0\,
      O => \k_2_fu_44[7]_i_4_n_12\
    );
\k_2_fu_44[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^k_2_fu_44_reg[5]_0\,
      I1 => \k_2_fu_44_reg_n_12_[4]\,
      I2 => \^k_2_fu_44_reg[7]_0\,
      I3 => \k_2_fu_44_reg_n_12_[6]\,
      O => \k_2_fu_44[7]_i_5_n_12\
    );
\k_2_fu_44_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_2_fu_440,
      D => \^grp_autocorrelation_pipeline_vitis_loop_64_1_fu_366_ap_start_reg_reg_0\(0),
      Q => \k_2_fu_44_reg_n_12_[0]\,
      R => '0'
    );
\k_2_fu_44_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_2_fu_440,
      D => add_ln64_fu_89_p2(1),
      Q => \k_2_fu_44_reg_n_12_[1]\,
      R => '0'
    );
\k_2_fu_44_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_2_fu_440,
      D => add_ln64_fu_89_p2(2),
      Q => \k_2_fu_44_reg_n_12_[2]\,
      R => '0'
    );
\k_2_fu_44_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_2_fu_440,
      D => add_ln64_fu_89_p2(3),
      Q => \k_2_fu_44_reg_n_12_[3]\,
      R => '0'
    );
\k_2_fu_44_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_2_fu_440,
      D => add_ln64_fu_89_p2(4),
      Q => \k_2_fu_44_reg_n_12_[4]\,
      R => '0'
    );
\k_2_fu_44_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_2_fu_440,
      D => add_ln64_fu_89_p2(5),
      Q => \^k_2_fu_44_reg[5]_0\,
      R => '0'
    );
\k_2_fu_44_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_2_fu_440,
      D => add_ln64_fu_89_p2(6),
      Q => \k_2_fu_44_reg_n_12_[6]\,
      R => '0'
    );
\k_2_fu_44_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => k_2_fu_440,
      D => add_ln64_fu_89_p2(7),
      Q => \^k_2_fu_44_reg[7]_0\,
      R => '0'
    );
mac_muladd_16s_15ns_15ns_31_4_1_U3: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1
     port map (
      DSP_ALU_INST(3 downto 0) => DSP_ALU_INST(3 downto 0),
      ap_clk => ap_clk,
      indata_d0(15 downto 0) => indata_d0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients is
  port (
    B : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    and_ln107_reg_1452 : out STD_LOGIC;
    and_ln107_4_reg_1458 : out STD_LOGIC;
    or_ln107_reg_1463 : out STD_LOGIC;
    icmp_ln107_reg_1427 : out STD_LOGIC;
    ram_reg_bram_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \LARc_q1[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_150_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ce0 : out STD_LOGIC;
    LARc_we0 : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_0\ : out STD_LOGIC;
    LARc_d0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \LARc_q1[15]_0\ : out STD_LOGIC;
    LARc_q1_3_sp_1 : out STD_LOGIC;
    \LARc_q1[15]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_1\ : out STD_LOGIC;
    \i_fu_78_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_150_reg[2]_0\ : out STD_LOGIC;
    LARc_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[22]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LARc_q1_4_sp_1 : out STD_LOGIC;
    LARc_q1_5_sp_1 : out STD_LOGIC;
    \LARc_q1[3]_0\ : out STD_LOGIC;
    LARc_q1_10_sp_1 : out STD_LOGIC;
    \LARc_q1[5]_0\ : out STD_LOGIC;
    LARc_q1_2_sp_1 : out STD_LOGIC;
    \LARc_q1[15]_2\ : out STD_LOGIC;
    \LARc_q1[10]_0\ : out STD_LOGIC;
    \LARc_q1[2]_0\ : out STD_LOGIC;
    LARc_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_150_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \or_ln107_2_fu_738_p2__1\ : out STD_LOGIC;
    \and_ln107_reg_1452_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    icmp_ln162_fu_429_p2 : in STD_LOGIC;
    and_ln107_fu_611_p2 : in STD_LOGIC;
    and_ln107_4_fu_647_p2 : in STD_LOGIC;
    or_ln107_fu_653_p2 : in STD_LOGIC;
    \icmp_ln107_fu_435_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln107_fu_435_p2_carry__0_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln107_fu_435_p2_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln107_fu_435_p2_carry__1_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln107_reg_1427_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln107_reg_1427_reg[0]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln107_reg_1427_reg[0]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln107_reg_1427_reg[0]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst : in STD_LOGIC;
    \LARc_d0[5]_INST_0_i_1_0\ : in STD_LOGIC;
    LARc_we0_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_Autocorrelation_fu_103_L_ACF_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_1_0 : in STD_LOGIC;
    ram_reg_bram_1_1 : in STD_LOGIC;
    LARc_we0_1 : in STD_LOGIC;
    LARc_d0_1_sp_1 : in STD_LOGIC;
    \LARc_d0[1]_0\ : in STD_LOGIC;
    LARc_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    LARc_d0_4_sp_1 : in STD_LOGIC;
    \LARc_d0[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    LARc_d0_5_sp_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    grp_Reflection_coefficients_fu_113_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LARc_ce0_0 : in STD_LOGIC;
    \q2_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \LARc_d0[4]_1\ : in STD_LOGIC;
    \LARc_d0[4]_2\ : in STD_LOGIC;
    \LARc_d0[4]_3\ : in STD_LOGIC;
    \LARc_d0[4]_4\ : in STD_LOGIC;
    \LARc_d0[8]_INST_0_i_7_0\ : in STD_LOGIC;
    \LARc_address0[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    d0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients : entity is "Gsm_LPC_Analysis_Reflection_coefficients";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients is
  signal \^b\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal K_U_n_13 : STD_LOGIC;
  signal K_U_n_14 : STD_LOGIC;
  signal K_U_n_15 : STD_LOGIC;
  signal K_U_n_16 : STD_LOGIC;
  signal K_U_n_17 : STD_LOGIC;
  signal K_U_n_18 : STD_LOGIC;
  signal K_U_n_19 : STD_LOGIC;
  signal K_U_n_20 : STD_LOGIC;
  signal K_U_n_21 : STD_LOGIC;
  signal K_U_n_22 : STD_LOGIC;
  signal K_U_n_23 : STD_LOGIC;
  signal K_U_n_24 : STD_LOGIC;
  signal K_U_n_25 : STD_LOGIC;
  signal K_U_n_26 : STD_LOGIC;
  signal K_U_n_27 : STD_LOGIC;
  signal K_U_n_28 : STD_LOGIC;
  signal K_U_n_29 : STD_LOGIC;
  signal K_U_n_30 : STD_LOGIC;
  signal K_U_n_31 : STD_LOGIC;
  signal K_U_n_32 : STD_LOGIC;
  signal K_U_n_33 : STD_LOGIC;
  signal K_U_n_34 : STD_LOGIC;
  signal K_U_n_35 : STD_LOGIC;
  signal K_U_n_36 : STD_LOGIC;
  signal K_U_n_37 : STD_LOGIC;
  signal K_U_n_38 : STD_LOGIC;
  signal K_U_n_39 : STD_LOGIC;
  signal K_U_n_40 : STD_LOGIC;
  signal K_U_n_41 : STD_LOGIC;
  signal K_U_n_42 : STD_LOGIC;
  signal K_U_n_43 : STD_LOGIC;
  signal K_U_n_44 : STD_LOGIC;
  signal K_U_n_45 : STD_LOGIC;
  signal K_ce0 : STD_LOGIC;
  signal K_load_reg_1683 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LARc_address0[0]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \LARc_address0[1]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal \LARc_address0[2]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \LARc_d0[10]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \LARc_d0[10]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \LARc_d0[10]_INST_0_i_5_n_12\ : STD_LOGIC;
  signal \LARc_d0[10]_INST_0_i_6_n_12\ : STD_LOGIC;
  signal \LARc_d0[10]_INST_0_i_7_n_12\ : STD_LOGIC;
  signal \LARc_d0[11]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \LARc_d0[11]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \LARc_d0[11]_INST_0_i_5_n_12\ : STD_LOGIC;
  signal \LARc_d0[11]_INST_0_i_6_n_12\ : STD_LOGIC;
  signal \LARc_d0[11]_INST_0_i_7_n_12\ : STD_LOGIC;
  signal \LARc_d0[11]_INST_0_i_8_n_12\ : STD_LOGIC;
  signal \LARc_d0[12]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \LARc_d0[12]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \LARc_d0[12]_INST_0_i_5_n_12\ : STD_LOGIC;
  signal \LARc_d0[13]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \LARc_d0[13]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \LARc_d0[13]_INST_0_i_5_n_12\ : STD_LOGIC;
  signal \LARc_d0[13]_INST_0_i_6_n_12\ : STD_LOGIC;
  signal \LARc_d0[13]_INST_0_i_7_n_12\ : STD_LOGIC;
  signal \LARc_d0[14]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_10_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_11_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_12_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_13_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_14_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_15_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_16_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_17_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_18_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_19_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_20_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_21_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_22_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_23_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_24_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_25_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_26_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_27_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_28_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_29_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_30_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_31_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_32_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_33_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_34_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_35_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_36_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_37_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_39_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_40_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_41_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_5_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_6_n_13\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_6_n_14\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_6_n_15\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_6_n_16\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_6_n_17\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_6_n_18\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_6_n_19\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_7_n_13\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_7_n_14\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_7_n_15\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_7_n_16\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_7_n_17\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_7_n_18\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_7_n_19\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_8_n_12\ : STD_LOGIC;
  signal \LARc_d0[15]_INST_0_i_9_n_12\ : STD_LOGIC;
  signal \LARc_d0[1]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \LARc_d0[1]_INST_0_i_7_n_12\ : STD_LOGIC;
  signal \LARc_d0[4]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \LARc_d0[4]_INST_0_i_5_n_12\ : STD_LOGIC;
  signal \LARc_d0[4]_INST_0_i_7_n_12\ : STD_LOGIC;
  signal \LARc_d0[5]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \LARc_d0[5]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \LARc_d0[5]_INST_0_i_5_n_12\ : STD_LOGIC;
  signal \LARc_d0[5]_INST_0_i_6_n_12\ : STD_LOGIC;
  signal \LARc_d0[6]_INST_0_i_6_n_12\ : STD_LOGIC;
  signal \LARc_d0[7]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \LARc_d0[7]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \LARc_d0[7]_INST_0_i_5_n_12\ : STD_LOGIC;
  signal \LARc_d0[8]_INST_0_i_10_n_12\ : STD_LOGIC;
  signal \LARc_d0[8]_INST_0_i_11_n_12\ : STD_LOGIC;
  signal \LARc_d0[8]_INST_0_i_13_n_12\ : STD_LOGIC;
  signal \LARc_d0[8]_INST_0_i_14_n_12\ : STD_LOGIC;
  signal \LARc_d0[8]_INST_0_i_15_n_12\ : STD_LOGIC;
  signal \LARc_d0[8]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \LARc_d0[8]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \LARc_d0[8]_INST_0_i_5_n_12\ : STD_LOGIC;
  signal \LARc_d0[8]_INST_0_i_6_n_12\ : STD_LOGIC;
  signal \LARc_d0[8]_INST_0_i_7_n_12\ : STD_LOGIC;
  signal \LARc_d0[8]_INST_0_i_8_n_12\ : STD_LOGIC;
  signal \LARc_d0[8]_INST_0_i_9_n_12\ : STD_LOGIC;
  signal \LARc_d0[9]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \LARc_d0[9]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \LARc_d0[9]_INST_0_i_5_n_12\ : STD_LOGIC;
  signal \LARc_d0[9]_INST_0_i_6_n_12\ : STD_LOGIC;
  signal \LARc_d0[9]_INST_0_i_7_n_12\ : STD_LOGIC;
  signal LARc_d0_1_sn_1 : STD_LOGIC;
  signal LARc_d0_4_sn_1 : STD_LOGIC;
  signal LARc_d0_5_sn_1 : STD_LOGIC;
  signal \^larc_q1[10]_0\ : STD_LOGIC;
  signal \^larc_q1[15]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^larc_q1[15]_0\ : STD_LOGIC;
  signal \^larc_q1[15]_1\ : STD_LOGIC;
  signal \^larc_q1[15]_2\ : STD_LOGIC;
  signal \^larc_q1[2]_0\ : STD_LOGIC;
  signal \^larc_q1[3]_0\ : STD_LOGIC;
  signal \^larc_q1[5]_0\ : STD_LOGIC;
  signal LARc_q1_10_sn_1 : STD_LOGIC;
  signal LARc_q1_2_sn_1 : STD_LOGIC;
  signal LARc_q1_3_sn_1 : STD_LOGIC;
  signal LARc_q1_4_sn_1 : STD_LOGIC;
  signal LARc_q1_5_sn_1 : STD_LOGIC;
  signal LARc_we0_INST_0_i_2_n_12 : STD_LOGIC;
  signal LARc_we0_INST_0_i_5_n_12 : STD_LOGIC;
  signal L_denum_reg_1601 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal P_U_n_20 : STD_LOGIC;
  signal P_U_n_21 : STD_LOGIC;
  signal P_U_n_22 : STD_LOGIC;
  signal P_U_n_23 : STD_LOGIC;
  signal P_U_n_24 : STD_LOGIC;
  signal P_U_n_25 : STD_LOGIC;
  signal P_U_n_26 : STD_LOGIC;
  signal P_U_n_27 : STD_LOGIC;
  signal P_U_n_28 : STD_LOGIC;
  signal P_U_n_29 : STD_LOGIC;
  signal P_U_n_30 : STD_LOGIC;
  signal P_U_n_31 : STD_LOGIC;
  signal P_U_n_32 : STD_LOGIC;
  signal P_U_n_33 : STD_LOGIC;
  signal P_U_n_34 : STD_LOGIC;
  signal P_U_n_35 : STD_LOGIC;
  signal P_U_n_36 : STD_LOGIC;
  signal P_U_n_37 : STD_LOGIC;
  signal P_U_n_38 : STD_LOGIC;
  signal P_U_n_39 : STD_LOGIC;
  signal P_U_n_40 : STD_LOGIC;
  signal P_U_n_41 : STD_LOGIC;
  signal P_U_n_42 : STD_LOGIC;
  signal P_U_n_43 : STD_LOGIC;
  signal P_U_n_44 : STD_LOGIC;
  signal P_U_n_45 : STD_LOGIC;
  signal P_U_n_46 : STD_LOGIC;
  signal P_U_n_47 : STD_LOGIC;
  signal P_U_n_48 : STD_LOGIC;
  signal P_U_n_49 : STD_LOGIC;
  signal P_U_n_50 : STD_LOGIC;
  signal P_U_n_51 : STD_LOGIC;
  signal P_U_n_52 : STD_LOGIC;
  signal P_U_n_53 : STD_LOGIC;
  signal P_U_n_54 : STD_LOGIC;
  signal P_U_n_55 : STD_LOGIC;
  signal P_U_n_56 : STD_LOGIC;
  signal P_U_n_57 : STD_LOGIC;
  signal P_U_n_58 : STD_LOGIC;
  signal P_U_n_59 : STD_LOGIC;
  signal P_U_n_60 : STD_LOGIC;
  signal P_U_n_61 : STD_LOGIC;
  signal P_U_n_62 : STD_LOGIC;
  signal P_U_n_63 : STD_LOGIC;
  signal P_U_n_64 : STD_LOGIC;
  signal P_U_n_65 : STD_LOGIC;
  signal P_U_n_66 : STD_LOGIC;
  signal P_U_n_67 : STD_LOGIC;
  signal P_ce0 : STD_LOGIC;
  signal P_load_reg_1695 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln181_fu_810_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln187_fu_835_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln194_1_fu_883_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln194_1_reg_1575 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln194_3_fu_1115_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln194_fu_1104_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln200_fu_1337_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln222_reg_1673 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln39_2_fu_1185_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln39_2_fu_1185_p2_carry__0_n_13\ : STD_LOGIC;
  signal \add_ln39_2_fu_1185_p2_carry__0_n_14\ : STD_LOGIC;
  signal \add_ln39_2_fu_1185_p2_carry__0_n_15\ : STD_LOGIC;
  signal \add_ln39_2_fu_1185_p2_carry__0_n_16\ : STD_LOGIC;
  signal \add_ln39_2_fu_1185_p2_carry__0_n_17\ : STD_LOGIC;
  signal \add_ln39_2_fu_1185_p2_carry__0_n_18\ : STD_LOGIC;
  signal \add_ln39_2_fu_1185_p2_carry__0_n_19\ : STD_LOGIC;
  signal add_ln39_2_fu_1185_p2_carry_n_12 : STD_LOGIC;
  signal add_ln39_2_fu_1185_p2_carry_n_13 : STD_LOGIC;
  signal add_ln39_2_fu_1185_p2_carry_n_14 : STD_LOGIC;
  signal add_ln39_2_fu_1185_p2_carry_n_15 : STD_LOGIC;
  signal add_ln39_2_fu_1185_p2_carry_n_16 : STD_LOGIC;
  signal add_ln39_2_fu_1185_p2_carry_n_17 : STD_LOGIC;
  signal add_ln39_2_fu_1185_p2_carry_n_18 : STD_LOGIC;
  signal add_ln39_2_fu_1185_p2_carry_n_19 : STD_LOGIC;
  signal add_ln39_4_fu_1272_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln39_4_fu_1272_p2_carry__0_n_13\ : STD_LOGIC;
  signal \add_ln39_4_fu_1272_p2_carry__0_n_14\ : STD_LOGIC;
  signal \add_ln39_4_fu_1272_p2_carry__0_n_15\ : STD_LOGIC;
  signal \add_ln39_4_fu_1272_p2_carry__0_n_16\ : STD_LOGIC;
  signal \add_ln39_4_fu_1272_p2_carry__0_n_17\ : STD_LOGIC;
  signal \add_ln39_4_fu_1272_p2_carry__0_n_18\ : STD_LOGIC;
  signal \add_ln39_4_fu_1272_p2_carry__0_n_19\ : STD_LOGIC;
  signal add_ln39_4_fu_1272_p2_carry_n_12 : STD_LOGIC;
  signal add_ln39_4_fu_1272_p2_carry_n_13 : STD_LOGIC;
  signal add_ln39_4_fu_1272_p2_carry_n_14 : STD_LOGIC;
  signal add_ln39_4_fu_1272_p2_carry_n_15 : STD_LOGIC;
  signal add_ln39_4_fu_1272_p2_carry_n_16 : STD_LOGIC;
  signal add_ln39_4_fu_1272_p2_carry_n_17 : STD_LOGIC;
  signal add_ln39_4_fu_1272_p2_carry_n_18 : STD_LOGIC;
  signal add_ln39_4_fu_1272_p2_carry_n_19 : STD_LOGIC;
  signal add_ln39_fu_1024_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln39_fu_1024_p2_carry__0_n_13\ : STD_LOGIC;
  signal \add_ln39_fu_1024_p2_carry__0_n_14\ : STD_LOGIC;
  signal \add_ln39_fu_1024_p2_carry__0_n_15\ : STD_LOGIC;
  signal \add_ln39_fu_1024_p2_carry__0_n_16\ : STD_LOGIC;
  signal \add_ln39_fu_1024_p2_carry__0_n_17\ : STD_LOGIC;
  signal \add_ln39_fu_1024_p2_carry__0_n_18\ : STD_LOGIC;
  signal \add_ln39_fu_1024_p2_carry__0_n_19\ : STD_LOGIC;
  signal add_ln39_fu_1024_p2_carry_n_12 : STD_LOGIC;
  signal add_ln39_fu_1024_p2_carry_n_13 : STD_LOGIC;
  signal add_ln39_fu_1024_p2_carry_n_14 : STD_LOGIC;
  signal add_ln39_fu_1024_p2_carry_n_15 : STD_LOGIC;
  signal add_ln39_fu_1024_p2_carry_n_16 : STD_LOGIC;
  signal add_ln39_fu_1024_p2_carry_n_17 : STD_LOGIC;
  signal add_ln39_fu_1024_p2_carry_n_18 : STD_LOGIC;
  signal add_ln39_fu_1024_p2_carry_n_19 : STD_LOGIC;
  signal \^and_ln107_4_reg_1458\ : STD_LOGIC;
  signal \^and_ln107_reg_1452\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_2__1_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_3_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[13]_i_3_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[13]_i_4_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[13]_i_5_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[13]_i_6_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[18]_i_2_n_12\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[22]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[23]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_12_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_12_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_12_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_12_[19]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_12_[20]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state19 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state24 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal ap_NS_fsm110_out : STD_LOGIC;
  signal ap_NS_fsm113_out : STD_LOGIC;
  signal ap_NS_fsm114_out : STD_LOGIC;
  signal ap_NS_fsm115_out : STD_LOGIC;
  signal ap_NS_fsm13_out : STD_LOGIC;
  signal ap_NS_fsm15_out : STD_LOGIC;
  signal ap_phi_mux_retval_0_i43_phi_fu_384_p4 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal data1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal div_3_loc_fu_134 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal div_3_loc_fu_1340 : STD_LOGIC;
  signal grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg : STD_LOGIC;
  signal grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0 : STD_LOGIC;
  signal grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_n_31 : STD_LOGIC;
  signal grp_fu_416_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_1_fu_154_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_2_fu_158_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_5_fu_166_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_fu_15002_out : STD_LOGIC;
  signal i_fu_150_reg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^i_fu_150_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^i_fu_78_reg[1]\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__0_n_12\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__0_n_13\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__0_n_14\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__0_n_15\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__0_n_16\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__0_n_17\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__0_n_18\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__0_n_19\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__1_n_12\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__1_n_13\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__1_n_14\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__1_n_15\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__1_n_16\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__1_n_17\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__1_n_18\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__1_n_19\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__2_n_13\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__2_n_14\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__2_n_15\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__2_n_16\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__2_n_17\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__2_n_18\ : STD_LOGIC;
  signal \icmp_ln107_fu_435_p2_carry__2_n_19\ : STD_LOGIC;
  signal icmp_ln107_fu_435_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln107_fu_435_p2_carry_n_13 : STD_LOGIC;
  signal icmp_ln107_fu_435_p2_carry_n_14 : STD_LOGIC;
  signal icmp_ln107_fu_435_p2_carry_n_15 : STD_LOGIC;
  signal icmp_ln107_fu_435_p2_carry_n_16 : STD_LOGIC;
  signal icmp_ln107_fu_435_p2_carry_n_17 : STD_LOGIC;
  signal icmp_ln107_fu_435_p2_carry_n_18 : STD_LOGIC;
  signal icmp_ln107_fu_435_p2_carry_n_19 : STD_LOGIC;
  signal \^icmp_ln107_reg_1427\ : STD_LOGIC;
  signal icmp_ln134_fu_938_p2 : STD_LOGIC;
  signal icmp_ln134_reg_1617 : STD_LOGIC;
  signal \icmp_ln134_reg_1617[0]_i_2_n_12\ : STD_LOGIC;
  signal \icmp_ln134_reg_1617[0]_i_3_n_12\ : STD_LOGIC;
  signal \icmp_ln134_reg_1617[0]_i_4_n_12\ : STD_LOGIC;
  signal icmp_ln162_reg_1423 : STD_LOGIC;
  signal icmp_ln194_fu_877_p2 : STD_LOGIC;
  signal icmp_ln194_reg_1571 : STD_LOGIC;
  signal icmp_ln198_fu_928_p2 : STD_LOGIC;
  signal icmp_ln198_fu_928_p2_carry_n_13 : STD_LOGIC;
  signal icmp_ln198_fu_928_p2_carry_n_14 : STD_LOGIC;
  signal icmp_ln198_fu_928_p2_carry_n_15 : STD_LOGIC;
  signal icmp_ln198_fu_928_p2_carry_n_16 : STD_LOGIC;
  signal icmp_ln198_fu_928_p2_carry_n_17 : STD_LOGIC;
  signal icmp_ln198_fu_928_p2_carry_n_18 : STD_LOGIC;
  signal icmp_ln198_fu_928_p2_carry_n_19 : STD_LOGIC;
  signal icmp_ln198_reg_1608 : STD_LOGIC;
  signal icmp_ln209_fu_956_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln209_fu_956_p2_carry_n_13 : STD_LOGIC;
  signal icmp_ln209_fu_956_p2_carry_n_14 : STD_LOGIC;
  signal icmp_ln209_fu_956_p2_carry_n_15 : STD_LOGIC;
  signal icmp_ln209_fu_956_p2_carry_n_16 : STD_LOGIC;
  signal icmp_ln209_fu_956_p2_carry_n_17 : STD_LOGIC;
  signal icmp_ln209_fu_956_p2_carry_n_18 : STD_LOGIC;
  signal icmp_ln209_fu_956_p2_carry_n_19 : STD_LOGIC;
  signal icmp_ln40_2_fu_1196_p2 : STD_LOGIC;
  signal icmp_ln40_2_fu_1196_p2_carry_n_19 : STD_LOGIC;
  signal icmp_ln40_4_fu_1283_p2 : STD_LOGIC;
  signal icmp_ln40_4_fu_1283_p2_carry_n_19 : STD_LOGIC;
  signal icmp_ln40_fu_1034_p2 : STD_LOGIC;
  signal icmp_ln40_fu_1034_p2_carry_n_19 : STD_LOGIC;
  signal \icmp_ln55_1_reg_1643[0]_i_1_n_12\ : STD_LOGIC;
  signal \icmp_ln55_1_reg_1643[0]_i_2_n_12\ : STD_LOGIC;
  signal \icmp_ln55_1_reg_1643[0]_i_3_n_12\ : STD_LOGIC;
  signal \icmp_ln55_1_reg_1643[0]_i_4_n_12\ : STD_LOGIC;
  signal \icmp_ln55_1_reg_1643[0]_i_5_n_12\ : STD_LOGIC;
  signal \icmp_ln55_1_reg_1643_reg_n_12_[0]\ : STD_LOGIC;
  signal \icmp_ln55_reg_1636[0]_i_1_n_12\ : STD_LOGIC;
  signal \icmp_ln55_reg_1636[0]_i_2_n_12\ : STD_LOGIC;
  signal \icmp_ln55_reg_1636_reg_n_12_[0]\ : STD_LOGIC;
  signal idx107_fu_1780 : STD_LOGIC;
  signal idx107_fu_178_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \idx_fu_162_reg_n_12_[0]\ : STD_LOGIC;
  signal \idx_fu_162_reg_n_12_[1]\ : STD_LOGIC;
  signal \idx_fu_162_reg_n_12_[2]\ : STD_LOGIC;
  signal \indvars_iv3_fu_174[1]_i_1_n_12\ : STD_LOGIC;
  signal indvars_iv3_fu_174_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m_reg_391 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_13 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_21 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_22 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_23 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_24 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_25 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_26 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_27 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_32 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_34 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_35 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_36 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_37 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_38 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_39 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_40 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_41 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_42 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_43 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_44 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_45 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_46 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_47 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_48 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_49 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_50 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_51 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_52 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_53 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_54 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_55 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_56 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_57 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_58 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_59 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_60 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_61 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_62 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_63 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_64 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_65 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_66 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_67 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U81_n_68 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_100 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_101 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_102 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_103 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_104 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_105 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_106 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_27 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_28 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_29 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_30 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_31 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_32 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_33 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_34 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_35 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_36 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_37 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_38 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_39 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_40 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_41 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_42 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_43 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_44 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_55 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_56 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_57 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_58 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_59 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_60 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_61 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_62 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_63 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_64 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_65 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_66 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_67 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_68 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_69 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_70 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_71 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_73 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_74 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_75 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_76 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_77 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_78 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_79 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_80 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_81 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_82 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_83 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_84 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_85 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_86 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_87 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_88 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_89 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_90 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_91 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_92 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_93 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_94 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_95 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_96 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_97 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_98 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U82_n_99 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_12 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_21 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_22 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_23 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_24 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_25 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_26 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_27 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_28 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_29 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_30 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_31 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_32 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_33 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_34 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_35 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_36 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_37 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_38 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_39 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_40 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_41 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_42 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_43 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_44 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_45 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_46 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_47 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_48 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_49 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_50 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_51 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_52 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_53 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_54 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_55 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_56 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_57 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_58 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_59 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_60 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_61 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_62 : STD_LOGIC;
  signal mac_muladd_16s_16s_15ns_31_4_1_U83_n_63 : STD_LOGIC;
  signal \^or_ln107_reg_1463\ : STD_LOGIC;
  signal q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal q00_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ram_reg_bram_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal retval_0_i43_reg_380 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal sh_prom_cast_cast_cast_fu_751_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sum_1_fu_1190_p2 : STD_LOGIC_VECTOR ( 16 downto 14 );
  signal \sum_1_fu_1190_p2_carry__0_n_12\ : STD_LOGIC;
  signal \sum_1_fu_1190_p2_carry__0_n_13\ : STD_LOGIC;
  signal \sum_1_fu_1190_p2_carry__0_n_14\ : STD_LOGIC;
  signal \sum_1_fu_1190_p2_carry__0_n_15\ : STD_LOGIC;
  signal \sum_1_fu_1190_p2_carry__0_n_16\ : STD_LOGIC;
  signal \sum_1_fu_1190_p2_carry__0_n_17\ : STD_LOGIC;
  signal \sum_1_fu_1190_p2_carry__0_n_18\ : STD_LOGIC;
  signal \sum_1_fu_1190_p2_carry__0_n_19\ : STD_LOGIC;
  signal sum_1_fu_1190_p2_carry_n_12 : STD_LOGIC;
  signal sum_1_fu_1190_p2_carry_n_13 : STD_LOGIC;
  signal sum_1_fu_1190_p2_carry_n_14 : STD_LOGIC;
  signal sum_1_fu_1190_p2_carry_n_15 : STD_LOGIC;
  signal sum_1_fu_1190_p2_carry_n_16 : STD_LOGIC;
  signal sum_1_fu_1190_p2_carry_n_17 : STD_LOGIC;
  signal sum_1_fu_1190_p2_carry_n_18 : STD_LOGIC;
  signal sum_1_fu_1190_p2_carry_n_19 : STD_LOGIC;
  signal sum_2_fu_1277_p2 : STD_LOGIC_VECTOR ( 16 downto 14 );
  signal \sum_2_fu_1277_p2_carry__0_n_12\ : STD_LOGIC;
  signal \sum_2_fu_1277_p2_carry__0_n_13\ : STD_LOGIC;
  signal \sum_2_fu_1277_p2_carry__0_n_14\ : STD_LOGIC;
  signal \sum_2_fu_1277_p2_carry__0_n_15\ : STD_LOGIC;
  signal \sum_2_fu_1277_p2_carry__0_n_16\ : STD_LOGIC;
  signal \sum_2_fu_1277_p2_carry__0_n_17\ : STD_LOGIC;
  signal \sum_2_fu_1277_p2_carry__0_n_18\ : STD_LOGIC;
  signal \sum_2_fu_1277_p2_carry__0_n_19\ : STD_LOGIC;
  signal sum_2_fu_1277_p2_carry_n_12 : STD_LOGIC;
  signal sum_2_fu_1277_p2_carry_n_13 : STD_LOGIC;
  signal sum_2_fu_1277_p2_carry_n_14 : STD_LOGIC;
  signal sum_2_fu_1277_p2_carry_n_15 : STD_LOGIC;
  signal sum_2_fu_1277_p2_carry_n_16 : STD_LOGIC;
  signal sum_2_fu_1277_p2_carry_n_17 : STD_LOGIC;
  signal sum_2_fu_1277_p2_carry_n_18 : STD_LOGIC;
  signal sum_2_fu_1277_p2_carry_n_19 : STD_LOGIC;
  signal sum_fu_1029_p2 : STD_LOGIC_VECTOR ( 16 downto 15 );
  signal \sum_fu_1029_p2__0\ : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \sum_fu_1029_p2_carry__0_n_12\ : STD_LOGIC;
  signal \sum_fu_1029_p2_carry__0_n_13\ : STD_LOGIC;
  signal \sum_fu_1029_p2_carry__0_n_14\ : STD_LOGIC;
  signal \sum_fu_1029_p2_carry__0_n_15\ : STD_LOGIC;
  signal \sum_fu_1029_p2_carry__0_n_16\ : STD_LOGIC;
  signal \sum_fu_1029_p2_carry__0_n_17\ : STD_LOGIC;
  signal \sum_fu_1029_p2_carry__0_n_18\ : STD_LOGIC;
  signal \sum_fu_1029_p2_carry__0_n_19\ : STD_LOGIC;
  signal sum_fu_1029_p2_carry_n_12 : STD_LOGIC;
  signal sum_fu_1029_p2_carry_n_13 : STD_LOGIC;
  signal sum_fu_1029_p2_carry_n_14 : STD_LOGIC;
  signal sum_fu_1029_p2_carry_n_15 : STD_LOGIC;
  signal sum_fu_1029_p2_carry_n_16 : STD_LOGIC;
  signal sum_fu_1029_p2_carry_n_17 : STD_LOGIC;
  signal sum_fu_1029_p2_carry_n_18 : STD_LOGIC;
  signal sum_fu_1029_p2_carry_n_19 : STD_LOGIC;
  signal temp_1_reg_1585 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal temp_6_reg_370 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal trunc_ln194_reg_1628 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zext_ln107_fu_734_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \zext_ln174_reg_1477_reg_n_12_[0]\ : STD_LOGIC;
  signal \zext_ln174_reg_1477_reg_n_12_[1]\ : STD_LOGIC;
  signal \zext_ln174_reg_1477_reg_n_12_[2]\ : STD_LOGIC;
  signal \zext_ln174_reg_1477_reg_n_12_[3]\ : STD_LOGIC;
  signal zext_ln181_reg_1497_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zext_ln187_reg_1517_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \zext_ln194_reg_1580_reg_n_12_[0]\ : STD_LOGIC;
  signal \zext_ln194_reg_1580_reg_n_12_[1]\ : STD_LOGIC;
  signal \zext_ln194_reg_1580_reg_n_12_[2]\ : STD_LOGIC;
  signal zext_ln219_reg_1663_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_LARc_d0[15]_INST_0_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_LARc_d0[15]_INST_0_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln39_2_fu_1185_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln39_4_fu_1272_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln39_fu_1024_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_icmp_ln107_fu_435_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln107_fu_435_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln107_fu_435_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln107_fu_435_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln198_fu_928_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln209_fu_956_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln40_2_fu_1196_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_icmp_ln40_2_fu_1196_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln40_4_fu_1283_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_icmp_ln40_4_fu_1283_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln40_fu_1034_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_icmp_ln40_fu_1034_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_sum_1_fu_1190_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sum_1_fu_1190_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_sum_2_fu_1277_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sum_2_fu_1277_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_sum_fu_1029_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sum_fu_1029_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \LARc_address0[1]_INST_0_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of LARc_ce0_INST_0_i_2 : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of LARc_ce0_INST_0_i_3 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \LARc_d0[10]_INST_0_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \LARc_d0[10]_INST_0_i_7\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \LARc_d0[11]_INST_0_i_3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \LARc_d0[11]_INST_0_i_5\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \LARc_d0[11]_INST_0_i_8\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \LARc_d0[12]_INST_0_i_3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \LARc_d0[12]_INST_0_i_5\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \LARc_d0[13]_INST_0_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \LARc_d0[13]_INST_0_i_5\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \LARc_d0[14]_INST_0_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \LARc_d0[15]_INST_0_i_11\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \LARc_d0[15]_INST_0_i_39\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \LARc_d0[15]_INST_0_i_5\ : label is "soft_lutpair218";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \LARc_d0[15]_INST_0_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \LARc_d0[15]_INST_0_i_7\ : label is 11;
  attribute SOFT_HLUTNM of \LARc_d0[3]_INST_0_i_5\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \LARc_d0[5]_INST_0_i_10\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \LARc_d0[5]_INST_0_i_3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \LARc_d0[5]_INST_0_i_5\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \LARc_d0[5]_INST_0_i_9\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \LARc_d0[6]_INST_0_i_6\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \LARc_d0[7]_INST_0_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \LARc_d0[8]_INST_0_i_13\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \LARc_d0[8]_INST_0_i_3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \LARc_d0[8]_INST_0_i_8\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \LARc_d0[8]_INST_0_i_9\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \LARc_d0[9]_INST_0_i_7\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of LARc_we0_INST_0_i_2 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of LARc_we0_INST_0_i_3 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of LARc_we0_INST_0_i_5 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \add_ln194_1_reg_1575[1]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \add_ln194_1_reg_1575[2]_i_1\ : label is "soft_lutpair238";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln39_2_fu_1185_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln39_2_fu_1185_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln39_4_fu_1272_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln39_4_fu_1272_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln39_fu_1024_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln39_fu_1024_p2_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_3\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_4\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_5\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_6\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ap_CS_fsm[18]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair237";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of grp_Reflection_coefficients_fu_113_ap_start_reg_i_1 : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \i_1_fu_154[2]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \i_1_fu_154[3]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \i_2_fu_158[0]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \i_2_fu_158[1]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \i_2_fu_158[2]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \i_2_fu_158[3]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \i_5_fu_166[2]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \i_5_fu_166[3]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \i_fu_150[1]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \i_fu_150[2]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \i_fu_150[3]_i_2\ : label is "soft_lutpair231";
  attribute COMPARATOR_THRESHOLD of icmp_ln107_fu_435_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln107_fu_435_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln107_fu_435_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln107_fu_435_p2_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln198_fu_928_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln209_fu_956_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln40_2_fu_1196_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln40_4_fu_1283_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln40_fu_1034_p2_carry : label is 11;
  attribute SOFT_HLUTNM of \idx107_fu_178[1]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \idx107_fu_178[2]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \idx107_fu_178[3]_i_2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \indvars_iv3_fu_174[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \indvars_iv3_fu_174[1]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \q3[3]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_8 : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sh_prom_cast_cast_cast_cast_reg_1469[0]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sh_prom_cast_cast_cast_cast_reg_1469[5]_i_2\ : label is "soft_lutpair211";
begin
  B(3 downto 0) <= \^b\(3 downto 0);
  CO(0) <= \^co\(0);
  LARc_d0_1_sn_1 <= LARc_d0_1_sp_1;
  LARc_d0_4_sn_1 <= LARc_d0_4_sp_1;
  LARc_d0_5_sn_1 <= LARc_d0_5_sp_1;
  \LARc_q1[10]_0\ <= \^larc_q1[10]_0\;
  \LARc_q1[15]\(0) <= \^larc_q1[15]\(0);
  \LARc_q1[15]_0\ <= \^larc_q1[15]_0\;
  \LARc_q1[15]_1\ <= \^larc_q1[15]_1\;
  \LARc_q1[15]_2\ <= \^larc_q1[15]_2\;
  \LARc_q1[2]_0\ <= \^larc_q1[2]_0\;
  \LARc_q1[3]_0\ <= \^larc_q1[3]_0\;
  \LARc_q1[5]_0\ <= \^larc_q1[5]_0\;
  LARc_q1_10_sp_1 <= LARc_q1_10_sn_1;
  LARc_q1_2_sp_1 <= LARc_q1_2_sn_1;
  LARc_q1_3_sp_1 <= LARc_q1_3_sn_1;
  LARc_q1_4_sp_1 <= LARc_q1_4_sn_1;
  LARc_q1_5_sp_1 <= LARc_q1_5_sn_1;
  Q(1 downto 0) <= \^q\(1 downto 0);
  and_ln107_4_reg_1458 <= \^and_ln107_4_reg_1458\;
  and_ln107_reg_1452 <= \^and_ln107_reg_1452\;
  \ap_CS_fsm_reg[22]_0\ <= \^ap_cs_fsm_reg[22]_0\;
  \ap_CS_fsm_reg[23]_0\ <= \^ap_cs_fsm_reg[23]_0\;
  \ap_CS_fsm_reg[4]_0\ <= \^ap_cs_fsm_reg[4]_0\;
  \i_fu_150_reg[3]_0\(2 downto 0) <= \^i_fu_150_reg[3]_0\(2 downto 0);
  \i_fu_78_reg[1]\ <= \^i_fu_78_reg[1]\;
  icmp_ln107_reg_1427 <= \^icmp_ln107_reg_1427\;
  or_ln107_reg_1463 <= \^or_ln107_reg_1463\;
  ram_reg_bram_1(0) <= \^ram_reg_bram_1\(0);
ACF_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W
     port map (
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      ap_clk => ap_clk,
      d0(15 downto 0) => d0(15 downto 0),
      \q0_reg[0]_0\(3 downto 0) => i_2_fu_158_reg(3 downto 0),
      \q0_reg[0]_1\(3 downto 0) => i_1_fu_154_reg(3 downto 0),
      \q0_reg[0]_2\(3) => \zext_ln174_reg_1477_reg_n_12_[3]\,
      \q0_reg[0]_2\(2) => \zext_ln174_reg_1477_reg_n_12_[2]\,
      \q0_reg[0]_2\(1) => \zext_ln174_reg_1477_reg_n_12_[1]\,
      \q0_reg[0]_2\(0) => \zext_ln174_reg_1477_reg_n_12_[0]\,
      \q0_reg[15]_0\(15 downto 0) => q0(15 downto 0)
    );
K_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_0
     port map (
      E(0) => K_ce0,
      \P_load_reg_1695_reg[3]\ => K_U_n_13,
      Q(2) => ap_CS_fsm_state22,
      Q(1) => ap_CS_fsm_state18,
      Q(0) => ap_CS_fsm_state7,
      add_ln39_4_fu_1272_p2_carry_i_9_0(15 downto 0) => P_load_reg_1695(15 downto 0),
      add_ln39_4_fu_1272_p2_carry_i_9_1 => \icmp_ln55_reg_1636_reg_n_12_[0]\,
      ap_clk => ap_clk,
      d0(15) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_16,
      d0(14) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_17,
      d0(13) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_18,
      d0(12) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_19,
      d0(11) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_20,
      d0(10) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_21,
      d0(9) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_22,
      d0(8) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_23,
      d0(7) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_24,
      d0(6) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_25,
      d0(5) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_26,
      d0(4) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_27,
      d0(3) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_28,
      d0(2) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_29,
      d0(1) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_30,
      d0(0) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_31,
      q00(15) => K_U_n_14,
      q00(14) => K_U_n_15,
      q00(13) => K_U_n_16,
      q00(12) => K_U_n_17,
      q00(11) => K_U_n_18,
      q00(10) => K_U_n_19,
      q00(9) => K_U_n_20,
      q00(8) => K_U_n_21,
      q00(7) => K_U_n_22,
      q00(6) => K_U_n_23,
      q00(5) => K_U_n_24,
      q00(4) => K_U_n_25,
      q00(3) => K_U_n_26,
      q00(2) => K_U_n_27,
      q00(1) => K_U_n_28,
      q00(0) => K_U_n_29,
      \q0_reg[0]_0\(3 downto 0) => m_reg_391(3 downto 0),
      \q0_reg[0]_1\(3 downto 0) => zext_ln181_reg_1497_reg(3 downto 0),
      \q0_reg[15]_0\(15) => K_U_n_30,
      \q0_reg[15]_0\(14) => K_U_n_31,
      \q0_reg[15]_0\(13) => K_U_n_32,
      \q0_reg[15]_0\(12) => K_U_n_33,
      \q0_reg[15]_0\(11) => K_U_n_34,
      \q0_reg[15]_0\(10) => K_U_n_35,
      \q0_reg[15]_0\(9) => K_U_n_36,
      \q0_reg[15]_0\(8) => K_U_n_37,
      \q0_reg[15]_0\(7) => K_U_n_38,
      \q0_reg[15]_0\(6) => K_U_n_39,
      \q0_reg[15]_0\(5) => K_U_n_40,
      \q0_reg[15]_0\(4) => K_U_n_41,
      \q0_reg[15]_0\(3) => K_U_n_42,
      \q0_reg[15]_0\(2) => K_U_n_43,
      \q0_reg[15]_0\(1) => K_U_n_44,
      \q0_reg[15]_0\(0) => K_U_n_45,
      zext_ln219_reg_1663_reg(3 downto 0) => zext_ln219_reg_1663_reg(3 downto 0)
    );
\K_load_reg_1683_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => K_U_n_45,
      Q => K_load_reg_1683(0),
      R => '0'
    );
\K_load_reg_1683_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => K_U_n_35,
      Q => K_load_reg_1683(10),
      R => '0'
    );
\K_load_reg_1683_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => K_U_n_34,
      Q => K_load_reg_1683(11),
      R => '0'
    );
\K_load_reg_1683_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => K_U_n_33,
      Q => K_load_reg_1683(12),
      R => '0'
    );
\K_load_reg_1683_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => K_U_n_32,
      Q => K_load_reg_1683(13),
      R => '0'
    );
\K_load_reg_1683_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => K_U_n_31,
      Q => K_load_reg_1683(14),
      R => '0'
    );
\K_load_reg_1683_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => K_U_n_30,
      Q => K_load_reg_1683(15),
      R => '0'
    );
\K_load_reg_1683_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => K_U_n_44,
      Q => K_load_reg_1683(1),
      R => '0'
    );
\K_load_reg_1683_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => K_U_n_43,
      Q => K_load_reg_1683(2),
      R => '0'
    );
\K_load_reg_1683_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => K_U_n_42,
      Q => K_load_reg_1683(3),
      R => '0'
    );
\K_load_reg_1683_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => K_U_n_41,
      Q => K_load_reg_1683(4),
      R => '0'
    );
\K_load_reg_1683_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => K_U_n_40,
      Q => K_load_reg_1683(5),
      R => '0'
    );
\K_load_reg_1683_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => K_U_n_39,
      Q => K_load_reg_1683(6),
      R => '0'
    );
\K_load_reg_1683_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => K_U_n_38,
      Q => K_load_reg_1683(7),
      R => '0'
    );
\K_load_reg_1683_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => K_U_n_37,
      Q => K_load_reg_1683(8),
      R => '0'
    );
\K_load_reg_1683_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => K_U_n_36,
      Q => K_load_reg_1683(9),
      R => '0'
    );
\LARc_address0[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBF80"
    )
        port map (
      I0 => \LARc_address0[0]\(0),
      I1 => LARc_we0_0(3),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => LARc_we0_0(4),
      I4 => \LARc_address0[0]_INST_0_i_1_n_12\,
      O => LARc_address0(0)
    );
\LARc_address0[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => \^i_fu_150_reg[3]_0\(0),
      I1 => ap_CS_fsm_state24,
      I2 => idx107_fu_178_reg(0),
      I3 => trunc_ln194_reg_1628(0),
      I4 => ap_CS_fsm_state23,
      I5 => \zext_ln194_reg_1580_reg_n_12_[0]\,
      O => \LARc_address0[0]_INST_0_i_1_n_12\
    );
\LARc_address0[1]_INST_0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^i_fu_150_reg[3]_0\(1),
      I1 => ap_CS_fsm_state24,
      I2 => \LARc_address0[1]_INST_0_i_4_n_12\,
      O => \i_fu_150_reg[1]_0\
    );
\LARc_address0[1]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778FFFF87780000"
    )
        port map (
      I0 => trunc_ln194_reg_1628(0),
      I1 => idx107_fu_178_reg(0),
      I2 => trunc_ln194_reg_1628(1),
      I3 => idx107_fu_178_reg(1),
      I4 => ap_CS_fsm_state23,
      I5 => \zext_ln194_reg_1580_reg_n_12_[1]\,
      O => \LARc_address0[1]_INST_0_i_4_n_12\
    );
\LARc_address0[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101313131013"
    )
        port map (
      I0 => i_fu_150_reg(2),
      I1 => LARc_we0_0(4),
      I2 => ap_CS_fsm_state24,
      I3 => \zext_ln194_reg_1580_reg_n_12_[2]\,
      I4 => ap_CS_fsm_state23,
      I5 => \LARc_address0[2]_INST_0_i_3_n_12\,
      O => \i_fu_150_reg[2]_0\
    );
\LARc_address0[2]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EC80137F137FEC80"
    )
        port map (
      I0 => idx107_fu_178_reg(0),
      I1 => idx107_fu_178_reg(1),
      I2 => trunc_ln194_reg_1628(0),
      I3 => trunc_ln194_reg_1628(1),
      I4 => trunc_ln194_reg_1628(2),
      I5 => idx107_fu_178_reg(2),
      O => \LARc_address0[2]_INST_0_i_3_n_12\
    );
LARc_ce0_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABABAAA"
    )
        port map (
      I0 => LARc_ce0_0,
      I1 => LARc_we0_0(4),
      I2 => LARc_we0_0(2),
      I3 => \^ap_cs_fsm_reg[22]_0\,
      I4 => ap_CS_fsm_state14,
      I5 => \^ap_cs_fsm_reg[4]_0\,
      O => LARc_ce0
    );
LARc_ce0_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => ap_CS_fsm_state24,
      O => \^ap_cs_fsm_reg[22]_0\
    );
LARc_ce0_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LARc_we0_0(3),
      I1 => ap_enable_reg_pp0_iter1,
      O => \^ap_cs_fsm_reg[4]_0\
    );
\LARc_d0[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4F4F4F4444444"
    )
        port map (
      I0 => \LARc_d0[14]_INST_0_i_1_n_12\,
      I1 => sel0(10),
      I2 => \^ap_cs_fsm_reg[4]_0\,
      I3 => \LARc_d0[10]_INST_0_i_2_n_12\,
      I4 => LARc_q1(15),
      I5 => \LARc_d0[10]_INST_0_i_3_n_12\,
      O => LARc_d0(6)
    );
\LARc_d0[10]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \LARc_d0[9]_INST_0_i_2_n_12\,
      I1 => \LARc_d0[9]_INST_0_i_3_n_12\,
      O => \LARc_d0[10]_INST_0_i_2_n_12\
    );
\LARc_d0[10]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F660F660F000FFF"
    )
        port map (
      I0 => \LARc_d0[10]_INST_0_i_5_n_12\,
      I1 => \LARc_d0[10]_INST_0_i_6_n_12\,
      I2 => \LARc_d0[11]_INST_0_i_6_n_12\,
      I3 => \^larc_q1[15]\(0),
      I4 => \LARc_d0[10]_INST_0_i_7_n_12\,
      I5 => \^co\(0),
      O => \LARc_d0[10]_INST_0_i_3_n_12\
    );
\LARc_d0[10]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444411151111"
    )
        port map (
      I0 => LARc_q1_4_sn_1,
      I1 => LARc_q1(15),
      I2 => LARc_q1(8),
      I3 => LARc_q1(9),
      I4 => \LARc_d0[15]_INST_0_i_39_n_12\,
      I5 => LARc_q1(10),
      O => \LARc_d0[10]_INST_0_i_5_n_12\
    );
\LARc_d0[10]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000555D"
    )
        port map (
      I0 => \LARc_d0[15]_INST_0_i_15_n_12\,
      I1 => \LARc_d0[5]_INST_0_i_5_n_12\,
      I2 => \^larc_q1[3]_0\,
      I3 => \LARc_d0[4]_INST_0_i_5_n_12\,
      I4 => \LARc_d0[10]_INST_0_i_7_n_12\,
      I5 => \LARc_d0[11]_INST_0_i_5_n_12\,
      O => \LARc_d0[10]_INST_0_i_6_n_12\
    );
\LARc_d0[10]_INST_0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0451"
    )
        port map (
      I0 => LARc_q1_4_sn_1,
      I1 => LARc_q1(15),
      I2 => \LARc_d0[15]_INST_0_i_39_n_12\,
      I3 => LARc_q1(8),
      O => \LARc_d0[10]_INST_0_i_7_n_12\
    );
\LARc_d0[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FF4F4F444444444"
    )
        port map (
      I0 => \LARc_d0[14]_INST_0_i_1_n_12\,
      I1 => sel0(11),
      I2 => \LARc_d0[11]_INST_0_i_2_n_12\,
      I3 => LARc_q1(15),
      I4 => \LARc_d0[11]_INST_0_i_3_n_12\,
      I5 => \^ap_cs_fsm_reg[4]_0\,
      O => LARc_d0(7)
    );
\LARc_d0[11]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505C5F5C5F5C505C"
    )
        port map (
      I0 => \LARc_d0[13]_INST_0_i_7_n_12\,
      I1 => \LARc_d0[11]_INST_0_i_5_n_12\,
      I2 => \^larc_q1[15]\(0),
      I3 => \^co\(0),
      I4 => \LARc_d0[11]_INST_0_i_6_n_12\,
      I5 => \LARc_d0[11]_INST_0_i_7_n_12\,
      O => \LARc_d0[11]_INST_0_i_2_n_12\
    );
\LARc_d0[11]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \LARc_d0[10]_INST_0_i_3_n_12\,
      I1 => \LARc_d0[9]_INST_0_i_3_n_12\,
      I2 => \LARc_d0[9]_INST_0_i_2_n_12\,
      O => \LARc_d0[11]_INST_0_i_3_n_12\
    );
\LARc_d0[11]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B04F"
    )
        port map (
      I0 => LARc_q1(8),
      I1 => \LARc_d0[15]_INST_0_i_39_n_12\,
      I2 => LARc_q1(15),
      I3 => LARc_q1(9),
      I4 => LARc_q1_4_sn_1,
      O => \LARc_d0[11]_INST_0_i_5_n_12\
    );
\LARc_d0[11]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5551000000045555"
    )
        port map (
      I0 => LARc_q1_4_sn_1,
      I1 => \LARc_d0[15]_INST_0_i_39_n_12\,
      I2 => \LARc_d0[11]_INST_0_i_8_n_12\,
      I3 => LARc_q1(10),
      I4 => LARc_q1(15),
      I5 => LARc_q1(11),
      O => \LARc_d0[11]_INST_0_i_6_n_12\
    );
\LARc_d0[11]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A8A8A8A8A8"
    )
        port map (
      I0 => \LARc_d0[10]_INST_0_i_5_n_12\,
      I1 => \LARc_d0[11]_INST_0_i_5_n_12\,
      I2 => \LARc_d0[10]_INST_0_i_7_n_12\,
      I3 => \LARc_d0[8]_INST_0_i_7_n_12\,
      I4 => \LARc_d0[9]_INST_0_i_6_n_12\,
      I5 => \LARc_d0[8]_INST_0_i_8_n_12\,
      O => \LARc_d0[11]_INST_0_i_7_n_12\
    );
\LARc_d0[11]_INST_0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => LARc_q1(8),
      I1 => LARc_q1(9),
      O => \LARc_d0[11]_INST_0_i_8_n_12\
    );
\LARc_d0[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FF44F4F44444444"
    )
        port map (
      I0 => \LARc_d0[14]_INST_0_i_1_n_12\,
      I1 => sel0(12),
      I2 => \LARc_d0[12]_INST_0_i_2_n_12\,
      I3 => \LARc_d0[12]_INST_0_i_3_n_12\,
      I4 => LARc_q1(15),
      I5 => \^ap_cs_fsm_reg[4]_0\,
      O => LARc_d0(8)
    );
\LARc_d0[12]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFACA0ACA0ACAFAC"
    )
        port map (
      I0 => \LARc_d0[15]_INST_0_i_10_n_12\,
      I1 => \LARc_d0[12]_INST_0_i_5_n_12\,
      I2 => \^larc_q1[15]\(0),
      I3 => \^co\(0),
      I4 => \LARc_d0[13]_INST_0_i_7_n_12\,
      I5 => \LARc_d0[13]_INST_0_i_6_n_12\,
      O => \LARc_d0[12]_INST_0_i_2_n_12\
    );
\LARc_d0[12]_INST_0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \LARc_d0[11]_INST_0_i_2_n_12\,
      I1 => \LARc_d0[9]_INST_0_i_2_n_12\,
      I2 => \LARc_d0[9]_INST_0_i_3_n_12\,
      I3 => \LARc_d0[10]_INST_0_i_3_n_12\,
      O => \LARc_d0[12]_INST_0_i_3_n_12\
    );
\LARc_d0[12]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \LARc_d0[10]_INST_0_i_5_n_12\,
      I1 => \LARc_d0[11]_INST_0_i_5_n_12\,
      O => \LARc_d0[12]_INST_0_i_5_n_12\
    );
\LARc_d0[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4444FFF44444444"
    )
        port map (
      I0 => \LARc_d0[14]_INST_0_i_1_n_12\,
      I1 => sel0(13),
      I2 => \LARc_d0[13]_INST_0_i_2_n_12\,
      I3 => LARc_q1(15),
      I4 => \LARc_d0[13]_INST_0_i_3_n_12\,
      I5 => \^ap_cs_fsm_reg[4]_0\,
      O => LARc_d0(9)
    );
\LARc_d0[13]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \LARc_d0[12]_INST_0_i_2_n_12\,
      I1 => \LARc_d0[10]_INST_0_i_3_n_12\,
      I2 => \LARc_d0[9]_INST_0_i_3_n_12\,
      I3 => \LARc_d0[9]_INST_0_i_2_n_12\,
      I4 => \LARc_d0[11]_INST_0_i_2_n_12\,
      O => \LARc_d0[13]_INST_0_i_2_n_12\
    );
\LARc_d0[13]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8ABABA8A8ABA8ABA"
    )
        port map (
      I0 => \LARc_d0[13]_INST_0_i_5_n_12\,
      I1 => \^larc_q1[15]\(0),
      I2 => \^co\(0),
      I3 => \LARc_d0[15]_INST_0_i_10_n_12\,
      I4 => \LARc_d0[13]_INST_0_i_6_n_12\,
      I5 => \LARc_d0[13]_INST_0_i_7_n_12\,
      O => \LARc_d0[13]_INST_0_i_3_n_12\
    );
\LARc_d0[13]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B8B8BB8"
    )
        port map (
      I0 => \LARc_d0[15]_INST_0_i_8_n_12\,
      I1 => \^larc_q1[15]\(0),
      I2 => \LARc_d0[11]_INST_0_i_6_n_12\,
      I3 => \LARc_d0[11]_INST_0_i_5_n_12\,
      I4 => \LARc_d0[10]_INST_0_i_5_n_12\,
      O => \LARc_d0[13]_INST_0_i_5_n_12\
    );
\LARc_d0[13]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005155555555"
    )
        port map (
      I0 => \LARc_d0[11]_INST_0_i_6_n_12\,
      I1 => \LARc_d0[15]_INST_0_i_15_n_12\,
      I2 => \LARc_d0[8]_INST_0_i_7_n_12\,
      I3 => \LARc_d0[10]_INST_0_i_7_n_12\,
      I4 => \LARc_d0[11]_INST_0_i_5_n_12\,
      I5 => \LARc_d0[10]_INST_0_i_5_n_12\,
      O => \LARc_d0[13]_INST_0_i_6_n_12\
    );
\LARc_d0[13]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0F00FEF0F0F"
    )
        port map (
      I0 => LARc_q1(13),
      I1 => LARc_q1(14),
      I2 => LARc_q1(15),
      I3 => \^larc_q1[10]_0\,
      I4 => \LARc_d0[15]_INST_0_i_39_n_12\,
      I5 => LARc_q1(12),
      O => \LARc_d0[13]_INST_0_i_7_n_12\
    );
\LARc_d0[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FF44F4F44444444"
    )
        port map (
      I0 => \LARc_d0[14]_INST_0_i_1_n_12\,
      I1 => sel0(14),
      I2 => \LARc_d0[15]_INST_0_i_2_n_12\,
      I3 => \LARc_d0[15]_INST_0_i_1_n_12\,
      I4 => LARc_q1(15),
      I5 => \^ap_cs_fsm_reg[4]_0\,
      O => LARc_d0(10)
    );
\LARc_d0[14]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => LARc_we0_0(3),
      I2 => ap_CS_fsm_state23,
      I3 => ap_CS_fsm_state24,
      I4 => LARc_we0_0(4),
      O => \LARc_d0[14]_INST_0_i_1_n_12\
    );
\LARc_d0[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F70FFFF8F700000"
    )
        port map (
      I0 => \LARc_d0[15]_INST_0_i_1_n_12\,
      I1 => \LARc_d0[15]_INST_0_i_2_n_12\,
      I2 => LARc_q1(15),
      I3 => \LARc_d0[15]_INST_0_i_3_n_12\,
      I4 => \^ap_cs_fsm_reg[4]_0\,
      I5 => \LARc_d0[15]_INST_0_i_4_n_12\,
      O => LARc_d0(11)
    );
\LARc_d0[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \LARc_d0[13]_INST_0_i_3_n_12\,
      I1 => \LARc_d0[11]_INST_0_i_2_n_12\,
      I2 => \LARc_d0[9]_INST_0_i_2_n_12\,
      I3 => \LARc_d0[9]_INST_0_i_3_n_12\,
      I4 => \LARc_d0[10]_INST_0_i_3_n_12\,
      I5 => \LARc_d0[12]_INST_0_i_2_n_12\,
      O => \LARc_d0[15]_INST_0_i_1_n_12\
    );
\LARc_d0[15]_INST_0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54440111"
    )
        port map (
      I0 => LARc_q1_4_sn_1,
      I1 => \LARc_d0[15]_INST_0_i_40_n_12\,
      I2 => LARc_q1(15),
      I3 => LARc_q1(12),
      I4 => LARc_q1(13),
      O => \LARc_d0[15]_INST_0_i_10_n_12\
    );
\LARc_d0[15]_INST_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \LARc_d0[10]_INST_0_i_5_n_12\,
      I1 => \LARc_d0[11]_INST_0_i_5_n_12\,
      I2 => \LARc_d0[11]_INST_0_i_6_n_12\,
      I3 => \LARc_d0[13]_INST_0_i_7_n_12\,
      O => \LARc_d0[15]_INST_0_i_11_n_12\
    );
\LARc_d0[15]_INST_0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LARc_d0[15]_INST_0_i_10_n_12\,
      I1 => \LARc_d0[13]_INST_0_i_7_n_12\,
      O => \LARc_d0[15]_INST_0_i_12_n_12\
    );
\LARc_d0[15]_INST_0_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \LARc_d0[10]_INST_0_i_5_n_12\,
      I1 => \LARc_d0[15]_INST_0_i_41_n_12\,
      O => \LARc_d0[15]_INST_0_i_13_n_12\
    );
\LARc_d0[15]_INST_0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B04F"
    )
        port map (
      I0 => LARc_q1(8),
      I1 => \LARc_d0[15]_INST_0_i_39_n_12\,
      I2 => LARc_q1(15),
      I3 => LARc_q1(9),
      I4 => LARc_q1_4_sn_1,
      O => \LARc_d0[15]_INST_0_i_14_n_12\
    );
\LARc_d0[15]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088181111"
    )
        port map (
      I0 => LARc_q1(7),
      I1 => LARc_q1(6),
      I2 => \LARc_d0[9]_INST_0_i_7_n_12\,
      I3 => LARc_q1(5),
      I4 => LARc_q1(15),
      I5 => LARc_q1_4_sn_1,
      O => \LARc_d0[15]_INST_0_i_15_n_12\
    );
\LARc_d0[15]_INST_0_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LARc_d0[5]_INST_0_i_5_n_12\,
      O => \LARc_d0[15]_INST_0_i_16_n_12\
    );
\LARc_d0[15]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8010055"
    )
        port map (
      I0 => LARc_q1(3),
      I1 => LARc_q1(0),
      I2 => LARc_q1(1),
      I3 => LARc_q1(2),
      I4 => LARc_q1(15),
      I5 => LARc_q1_4_sn_1,
      O => \LARc_d0[15]_INST_0_i_17_n_12\
    );
\LARc_d0[15]_INST_0_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LARc_d0[15]_INST_0_i_8_n_12\,
      O => \LARc_d0[15]_INST_0_i_18_n_12\
    );
\LARc_d0[15]_INST_0_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \LARc_d0[15]_INST_0_i_10_n_12\,
      I1 => \LARc_d0[13]_INST_0_i_7_n_12\,
      O => \LARc_d0[15]_INST_0_i_19_n_12\
    );
\LARc_d0[15]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8ABA8ABA8ABABA8A"
    )
        port map (
      I0 => \LARc_d0[15]_INST_0_i_5_n_12\,
      I1 => \^larc_q1[15]\(0),
      I2 => \^co\(0),
      I3 => \LARc_d0[15]_INST_0_i_8_n_12\,
      I4 => \LARc_d0[15]_INST_0_i_9_n_12\,
      I5 => \LARc_d0[15]_INST_0_i_10_n_12\,
      O => \LARc_d0[15]_INST_0_i_2_n_12\
    );
\LARc_d0[15]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5755A8AA00000000"
    )
        port map (
      I0 => LARc_q1(15),
      I1 => LARc_q1(8),
      I2 => LARc_q1(9),
      I3 => \LARc_d0[15]_INST_0_i_39_n_12\,
      I4 => LARc_q1(10),
      I5 => \LARc_d0[11]_INST_0_i_6_n_12\,
      O => \LARc_d0[15]_INST_0_i_20_n_12\
    );
\LARc_d0[15]_INST_0_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10110400"
    )
        port map (
      I0 => LARc_q1_4_sn_1,
      I1 => LARc_q1(8),
      I2 => \LARc_d0[15]_INST_0_i_39_n_12\,
      I3 => LARc_q1(15),
      I4 => LARc_q1(9),
      O => \LARc_d0[15]_INST_0_i_21_n_12\
    );
\LARc_d0[15]_INST_0_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \LARc_d0[9]_INST_0_i_6_n_12\,
      I1 => \LARc_d0[8]_INST_0_i_8_n_12\,
      O => \LARc_d0[15]_INST_0_i_22_n_12\
    );
\LARc_d0[15]_INST_0_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004222"
    )
        port map (
      I0 => LARc_q1(5),
      I1 => LARc_q1(4),
      I2 => LARc_q1(15),
      I3 => LARc_q1_2_sn_1,
      I4 => LARc_q1_4_sn_1,
      O => \LARc_d0[15]_INST_0_i_23_n_12\
    );
\LARc_d0[15]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A85500"
    )
        port map (
      I0 => LARc_q1(3),
      I1 => LARc_q1(0),
      I2 => LARc_q1(1),
      I3 => LARc_q1(2),
      I4 => LARc_q1(15),
      I5 => LARc_q1_4_sn_1,
      O => \LARc_d0[15]_INST_0_i_24_n_12\
    );
\LARc_d0[15]_INST_0_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => LARc_q1(1),
      I1 => LARc_q1(0),
      O => \LARc_d0[15]_INST_0_i_25_n_12\
    );
\LARc_d0[15]_INST_0_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \LARc_d0[15]_INST_0_i_10_n_12\,
      I1 => \LARc_d0[13]_INST_0_i_7_n_12\,
      O => \LARc_d0[15]_INST_0_i_26_n_12\
    );
\LARc_d0[15]_INST_0_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001811"
    )
        port map (
      I0 => LARc_q1(9),
      I1 => LARc_q1(8),
      I2 => \LARc_d0[15]_INST_0_i_39_n_12\,
      I3 => LARc_q1(15),
      I4 => LARc_q1_4_sn_1,
      O => \LARc_d0[15]_INST_0_i_27_n_12\
    );
\LARc_d0[15]_INST_0_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000015"
    )
        port map (
      I0 => LARc_q1_4_sn_1,
      I1 => LARc_q1(15),
      I2 => LARc_q1_2_sn_1,
      I3 => LARc_q1(4),
      I4 => LARc_q1(5),
      O => \LARc_d0[15]_INST_0_i_28_n_12\
    );
\LARc_d0[15]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA95555"
    )
        port map (
      I0 => LARc_q1(3),
      I1 => LARc_q1(0),
      I2 => LARc_q1(1),
      I3 => LARc_q1(2),
      I4 => LARc_q1(15),
      I5 => LARc_q1_4_sn_1,
      O => \LARc_d0[15]_INST_0_i_29_n_12\
    );
\LARc_d0[15]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3101310132020202"
    )
        port map (
      I0 => \LARc_d0[15]_INST_0_i_11_n_12\,
      I1 => \^larc_q1[15]\(0),
      I2 => \^co\(0),
      I3 => \LARc_d0[15]_INST_0_i_8_n_12\,
      I4 => \LARc_d0[15]_INST_0_i_9_n_12\,
      I5 => \LARc_d0[15]_INST_0_i_10_n_12\,
      O => \LARc_d0[15]_INST_0_i_3_n_12\
    );
\LARc_d0[15]_INST_0_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LARc_d0[15]_INST_0_i_8_n_12\,
      O => \LARc_d0[15]_INST_0_i_30_n_12\
    );
\LARc_d0[15]_INST_0_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LARc_d0[13]_INST_0_i_7_n_12\,
      I1 => \LARc_d0[15]_INST_0_i_10_n_12\,
      O => \LARc_d0[15]_INST_0_i_31_n_12\
    );
\LARc_d0[15]_INST_0_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LARc_d0[15]_INST_0_i_41_n_12\,
      I1 => \LARc_d0[10]_INST_0_i_5_n_12\,
      O => \LARc_d0[15]_INST_0_i_32_n_12\
    );
\LARc_d0[15]_INST_0_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \LARc_d0[11]_INST_0_i_5_n_12\,
      I1 => LARc_q1(15),
      I2 => \LARc_d0[15]_INST_0_i_39_n_12\,
      I3 => LARc_q1(8),
      O => \LARc_d0[15]_INST_0_i_33_n_12\
    );
\LARc_d0[15]_INST_0_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \LARc_d0[8]_INST_0_i_8_n_12\,
      I1 => \LARc_d0[9]_INST_0_i_6_n_12\,
      O => \LARc_d0[15]_INST_0_i_34_n_12\
    );
\LARc_d0[15]_INST_0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002FFFD00"
    )
        port map (
      I0 => \LARc_d0[6]_INST_0_i_6_n_12\,
      I1 => LARc_q1(3),
      I2 => LARc_q1(2),
      I3 => LARc_q1(15),
      I4 => LARc_q1(4),
      I5 => \LARc_d0[5]_INST_0_i_5_n_12\,
      O => \LARc_d0[15]_INST_0_i_35_n_12\
    );
\LARc_d0[15]_INST_0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044422222"
    )
        port map (
      I0 => LARc_q1(3),
      I1 => LARc_q1(2),
      I2 => LARc_q1(1),
      I3 => LARc_q1(0),
      I4 => LARc_q1(15),
      I5 => LARc_q1_4_sn_1,
      O => \LARc_d0[15]_INST_0_i_36_n_12\
    );
\LARc_d0[15]_INST_0_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => LARc_q1(1),
      I1 => LARc_q1(0),
      O => \LARc_d0[15]_INST_0_i_37_n_12\
    );
\LARc_d0[15]_INST_0_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => LARc_q1(10),
      I1 => LARc_q1(11),
      I2 => LARc_q1(9),
      I3 => LARc_q1(8),
      O => \^larc_q1[10]_0\
    );
\LARc_d0[15]_INST_0_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => LARc_q1_2_sn_1,
      I1 => LARc_q1(7),
      I2 => LARc_q1(4),
      I3 => LARc_q1(6),
      I4 => LARc_q1(5),
      O => \LARc_d0[15]_INST_0_i_39_n_12\
    );
\LARc_d0[15]_INST_0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => LARc_we0_0(4),
      I1 => sel0(15),
      I2 => ap_CS_fsm_state23,
      I3 => ap_CS_fsm_state24,
      O => \LARc_d0[15]_INST_0_i_4_n_12\
    );
\LARc_d0[15]_INST_0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => LARc_q1(15),
      I1 => LARc_q1(10),
      I2 => LARc_q1(11),
      I3 => LARc_q1(9),
      I4 => LARc_q1(8),
      I5 => \LARc_d0[15]_INST_0_i_39_n_12\,
      O => \LARc_d0[15]_INST_0_i_40_n_12\
    );
\LARc_d0[15]_INST_0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666A66666666"
    )
        port map (
      I0 => LARc_q1(11),
      I1 => LARc_q1(15),
      I2 => LARc_q1(10),
      I3 => LARc_q1(8),
      I4 => LARc_q1(9),
      I5 => \LARc_d0[15]_INST_0_i_39_n_12\,
      O => \LARc_d0[15]_INST_0_i_41_n_12\
    );
\LARc_d0[15]_INST_0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFEEEA"
    )
        port map (
      I0 => \^larc_q1[15]\(0),
      I1 => \LARc_d0[11]_INST_0_i_6_n_12\,
      I2 => \LARc_d0[11]_INST_0_i_5_n_12\,
      I3 => \LARc_d0[10]_INST_0_i_5_n_12\,
      I4 => \LARc_d0[13]_INST_0_i_7_n_12\,
      O => \LARc_d0[15]_INST_0_i_5_n_12\
    );
\LARc_d0[15]_INST_0_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \^larc_q1[15]\(0),
      CO(6) => \LARc_d0[15]_INST_0_i_6_n_13\,
      CO(5) => \LARc_d0[15]_INST_0_i_6_n_14\,
      CO(4) => \LARc_d0[15]_INST_0_i_6_n_15\,
      CO(3) => \LARc_d0[15]_INST_0_i_6_n_16\,
      CO(2) => \LARc_d0[15]_INST_0_i_6_n_17\,
      CO(1) => \LARc_d0[15]_INST_0_i_6_n_18\,
      CO(0) => \LARc_d0[15]_INST_0_i_6_n_19\,
      DI(7) => \LARc_d0[15]_INST_0_i_8_n_12\,
      DI(6) => \LARc_d0[15]_INST_0_i_12_n_12\,
      DI(5) => \LARc_d0[15]_INST_0_i_13_n_12\,
      DI(4) => \LARc_d0[15]_INST_0_i_14_n_12\,
      DI(3) => \LARc_d0[15]_INST_0_i_15_n_12\,
      DI(2) => \LARc_d0[15]_INST_0_i_16_n_12\,
      DI(1) => \LARc_d0[15]_INST_0_i_17_n_12\,
      DI(0) => \LARc_d0[5]_INST_0_i_1_0\,
      O(7 downto 0) => \NLW_LARc_d0[15]_INST_0_i_6_O_UNCONNECTED\(7 downto 0),
      S(7) => \LARc_d0[15]_INST_0_i_18_n_12\,
      S(6) => \LARc_d0[15]_INST_0_i_19_n_12\,
      S(5) => \LARc_d0[15]_INST_0_i_20_n_12\,
      S(4) => \LARc_d0[15]_INST_0_i_21_n_12\,
      S(3) => \LARc_d0[15]_INST_0_i_22_n_12\,
      S(2) => \LARc_d0[15]_INST_0_i_23_n_12\,
      S(1) => \LARc_d0[15]_INST_0_i_24_n_12\,
      S(0) => \LARc_d0[15]_INST_0_i_25_n_12\
    );
\LARc_d0[15]_INST_0_i_7\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \^co\(0),
      CO(6) => \LARc_d0[15]_INST_0_i_7_n_13\,
      CO(5) => \LARc_d0[15]_INST_0_i_7_n_14\,
      CO(4) => \LARc_d0[15]_INST_0_i_7_n_15\,
      CO(3) => \LARc_d0[15]_INST_0_i_7_n_16\,
      CO(2) => \LARc_d0[15]_INST_0_i_7_n_17\,
      CO(1) => \LARc_d0[15]_INST_0_i_7_n_18\,
      CO(0) => \LARc_d0[15]_INST_0_i_7_n_19\,
      DI(7) => \LARc_d0[15]_INST_0_i_8_n_12\,
      DI(6) => \LARc_d0[15]_INST_0_i_26_n_12\,
      DI(5) => \LARc_d0[11]_INST_0_i_6_n_12\,
      DI(4) => \LARc_d0[15]_INST_0_i_27_n_12\,
      DI(3) => \LARc_d0[9]_INST_0_i_6_n_12\,
      DI(2) => \LARc_d0[15]_INST_0_i_28_n_12\,
      DI(1) => \LARc_d0[15]_INST_0_i_29_n_12\,
      DI(0) => \LARc_d0[5]_INST_0_i_1_0\,
      O(7 downto 0) => \NLW_LARc_d0[15]_INST_0_i_7_O_UNCONNECTED\(7 downto 0),
      S(7) => \LARc_d0[15]_INST_0_i_30_n_12\,
      S(6) => \LARc_d0[15]_INST_0_i_31_n_12\,
      S(5) => \LARc_d0[15]_INST_0_i_32_n_12\,
      S(4) => \LARc_d0[15]_INST_0_i_33_n_12\,
      S(3) => \LARc_d0[15]_INST_0_i_34_n_12\,
      S(2) => \LARc_d0[15]_INST_0_i_35_n_12\,
      S(1) => \LARc_d0[15]_INST_0_i_36_n_12\,
      S(0) => \LARc_d0[15]_INST_0_i_37_n_12\
    );
\LARc_d0[15]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA55AA55AA558A55"
    )
        port map (
      I0 => LARc_q1(15),
      I1 => \^larc_q1[10]_0\,
      I2 => \LARc_d0[15]_INST_0_i_39_n_12\,
      I3 => LARc_q1(14),
      I4 => LARc_q1(12),
      I5 => LARc_q1(13),
      O => \LARc_d0[15]_INST_0_i_8_n_12\
    );
\LARc_d0[15]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8088"
    )
        port map (
      I0 => \LARc_d0[13]_INST_0_i_7_n_12\,
      I1 => \LARc_d0[10]_INST_0_i_5_n_12\,
      I2 => \LARc_d0[11]_INST_0_i_5_n_12\,
      I3 => \LARc_d0[9]_INST_0_i_5_n_12\,
      I4 => \LARc_d0[11]_INST_0_i_6_n_12\,
      O => \LARc_d0[15]_INST_0_i_9_n_12\
    );
\LARc_d0[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF60FF60FFFFFF60"
    )
        port map (
      I0 => LARc_d0_1_sn_1,
      I1 => \LARc_d0[1]_INST_0_i_2_n_12\,
      I2 => \^ap_cs_fsm_reg[4]_0\,
      I3 => \LARc_d0[1]_0\,
      I4 => sel0(1),
      I5 => \LARc_d0[14]_INST_0_i_1_n_12\,
      O => LARc_d0(0)
    );
\LARc_d0[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2DAA2800000000"
    )
        port map (
      I0 => \^larc_q1[15]\(0),
      I1 => LARc_q1(1),
      I2 => LARc_q1(0),
      I3 => LARc_q1_4_sn_1,
      I4 => \^co\(0),
      I5 => LARc_q1(15),
      O => \LARc_d0[1]_INST_0_i_2_n_12\
    );
\LARc_d0[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \LARc_d0[1]_INST_0_i_7_n_12\,
      I1 => LARc_q1(4),
      I2 => LARc_q1(7),
      I3 => LARc_q1_2_sn_1,
      I4 => \^larc_q1[15]_2\,
      I5 => \^larc_q1[10]_0\,
      O => LARc_q1_4_sn_1
    );
\LARc_d0[1]_INST_0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => LARc_q1(6),
      I1 => LARc_q1(5),
      O => \LARc_d0[1]_INST_0_i_7_n_12\
    );
\LARc_d0[3]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => LARc_we0_0(4),
      I1 => ap_CS_fsm_state24,
      I2 => ap_CS_fsm_state23,
      O => \ap_CS_fsm_reg[6]_0\
    );
\LARc_d0[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AFFFFFF6A000000"
    )
        port map (
      I0 => \^larc_q1[15]_0\,
      I1 => LARc_q1(15),
      I2 => LARc_q1_3_sn_1,
      I3 => LARc_we0_0(3),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \LARc_d0[4]_INST_0_i_3_n_12\,
      O => LARc_d0(1)
    );
\LARc_d0[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A3AFA3AFA3A0A3"
    )
        port map (
      I0 => \LARc_d0[5]_INST_0_i_5_n_12\,
      I1 => \LARc_d0[4]_4\,
      I2 => \^larc_q1[15]\(0),
      I3 => \^co\(0),
      I4 => \^larc_q1[3]_0\,
      I5 => \LARc_d0[4]_INST_0_i_5_n_12\,
      O => \^larc_q1[15]_0\
    );
\LARc_d0[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE2"
    )
        port map (
      I0 => \LARc_d0[4]_1\,
      I1 => \LARc_d0[8]_INST_0_i_6_n_12\,
      I2 => \LARc_d0[4]_INST_0_i_7_n_12\,
      I3 => LARc_d0_1_sn_1,
      I4 => \LARc_d0[4]_2\,
      I5 => \LARc_d0[4]_3\,
      O => LARc_q1_3_sn_1
    );
\LARc_d0[4]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202F20202020"
    )
        port map (
      I0 => LARc_d0_4_sn_1,
      I1 => \LARc_d0[4]_0\(0),
      I2 => LARc_we0_0(4),
      I3 => ap_CS_fsm_state24,
      I4 => ap_CS_fsm_state23,
      I5 => sel0(4),
      O => \LARc_d0[4]_INST_0_i_3_n_12\
    );
\LARc_d0[4]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000400000010105"
    )
        port map (
      I0 => LARc_q1_4_sn_1,
      I1 => LARc_q1(15),
      I2 => LARc_q1(2),
      I3 => LARc_q1(1),
      I4 => LARc_q1(0),
      I5 => LARc_q1(3),
      O => \LARc_d0[4]_INST_0_i_5_n_12\
    );
\LARc_d0[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEECFFFFCCC"
    )
        port map (
      I0 => \LARc_d0[8]_INST_0_i_14_n_12\,
      I1 => LARc_q1_4_sn_1,
      I2 => LARc_q1(15),
      I3 => LARc_q1(0),
      I4 => LARc_q1(1),
      I5 => \^larc_q1[15]\(0),
      O => \LARc_d0[4]_INST_0_i_7_n_12\
    );
\LARc_d0[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AFFFFFF6A000000"
    )
        port map (
      I0 => \^larc_q1[15]_1\,
      I1 => LARc_q1(15),
      I2 => \LARc_d0[5]_INST_0_i_2_n_12\,
      I3 => LARc_we0_0(3),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \LARc_d0[5]_INST_0_i_3_n_12\,
      O => LARc_d0(2)
    );
\LARc_d0[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505C5F5C5F5C505C"
    )
        port map (
      I0 => \LARc_d0[8]_INST_0_i_8_n_12\,
      I1 => LARc_q1_10_sn_1,
      I2 => \^larc_q1[15]\(0),
      I3 => \^co\(0),
      I4 => \LARc_d0[5]_INST_0_i_5_n_12\,
      I5 => \LARc_d0[5]_INST_0_i_6_n_12\,
      O => \^larc_q1[15]_1\
    );
\LARc_d0[5]_INST_0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => LARc_q1(5),
      I1 => LARc_q1(6),
      I2 => LARc_q1(4),
      I3 => LARc_q1(7),
      O => \^larc_q1[5]_0\
    );
\LARc_d0[5]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^larc_q1[15]_0\,
      I1 => LARc_q1_3_sn_1,
      O => \LARc_d0[5]_INST_0_i_2_n_12\
    );
\LARc_d0[5]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => LARc_we0_0(4),
      I1 => ap_CS_fsm_state24,
      I2 => ap_CS_fsm_state23,
      I3 => sel0(5),
      I4 => LARc_d0_5_sn_1,
      O => \LARc_d0[5]_INST_0_i_3_n_12\
    );
\LARc_d0[5]_INST_0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \^larc_q1[10]_0\,
      I1 => \^larc_q1[15]_2\,
      I2 => LARc_q1_2_sn_1,
      I3 => \^larc_q1[5]_0\,
      I4 => \LARc_d0[8]_INST_0_i_13_n_12\,
      O => LARc_q1_10_sn_1
    );
\LARc_d0[5]_INST_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAE"
    )
        port map (
      I0 => LARc_q1_4_sn_1,
      I1 => LARc_q1(15),
      I2 => \LARc_d0[9]_INST_0_i_7_n_12\,
      I3 => LARc_q1(5),
      O => \LARc_d0[5]_INST_0_i_5_n_12\
    );
\LARc_d0[5]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA8AAA8A8"
    )
        port map (
      I0 => \LARc_d0[8]_INST_0_i_14_n_12\,
      I1 => \LARc_d0[8]_INST_0_i_13_n_12\,
      I2 => \^larc_q1[2]_0\,
      I3 => \LARc_d0[5]_INST_0_i_1_0\,
      I4 => LARc_q1(0),
      I5 => LARc_q1_4_sn_1,
      O => \LARc_d0[5]_INST_0_i_6_n_12\
    );
\LARc_d0[5]_INST_0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => LARc_q1(15),
      I1 => LARc_q1(14),
      I2 => LARc_q1(13),
      I3 => LARc_q1(12),
      O => \^larc_q1[15]_2\
    );
\LARc_d0[5]_INST_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => LARc_q1(2),
      I1 => LARc_q1(3),
      I2 => LARc_q1(0),
      I3 => LARc_q1(1),
      O => LARc_q1_2_sn_1
    );
\LARc_d0[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50535F535F535053"
    )
        port map (
      I0 => \LARc_d0[9]_INST_0_i_6_n_12\,
      I1 => \^larc_q1[3]_0\,
      I2 => \^larc_q1[15]\(0),
      I3 => \^co\(0),
      I4 => \LARc_d0[8]_INST_0_i_8_n_12\,
      I5 => \LARc_d0[8]_INST_0_i_7_n_12\,
      O => LARc_q1_5_sn_1
    );
\LARc_d0[6]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5551000000045555"
    )
        port map (
      I0 => LARc_q1_4_sn_1,
      I1 => \LARc_d0[6]_INST_0_i_6_n_12\,
      I2 => LARc_q1(3),
      I3 => LARc_q1(2),
      I4 => LARc_q1(15),
      I5 => LARc_q1(4),
      O => \^larc_q1[3]_0\
    );
\LARc_d0[6]_INST_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => LARc_q1(1),
      I1 => LARc_q1(0),
      O => \LARc_d0[6]_INST_0_i_6_n_12\
    );
\LARc_d0[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4F4F4F4444444"
    )
        port map (
      I0 => \LARc_d0[14]_INST_0_i_1_n_12\,
      I1 => sel0(7),
      I2 => \^ap_cs_fsm_reg[4]_0\,
      I3 => \LARc_d0[7]_INST_0_i_2_n_12\,
      I4 => LARc_q1(15),
      I5 => \LARc_d0[7]_INST_0_i_3_n_12\,
      O => LARc_d0(3)
    );
\LARc_d0[7]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => LARc_q1_5_sn_1,
      I1 => \^larc_q1[15]_0\,
      I2 => LARc_q1_3_sn_1,
      I3 => \^larc_q1[15]_1\,
      O => \LARc_d0[7]_INST_0_i_2_n_12\
    );
\LARc_d0[7]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8ABABA8A8ABA8ABA"
    )
        port map (
      I0 => \LARc_d0[7]_INST_0_i_5_n_12\,
      I1 => \^larc_q1[15]\(0),
      I2 => \^co\(0),
      I3 => \LARc_d0[9]_INST_0_i_6_n_12\,
      I4 => \LARc_d0[8]_INST_0_i_7_n_12\,
      I5 => \LARc_d0[8]_INST_0_i_8_n_12\,
      O => \LARc_d0[7]_INST_0_i_3_n_12\
    );
\LARc_d0[7]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9AFFFFFF9A00"
    )
        port map (
      I0 => LARc_q1(8),
      I1 => \LARc_d0[15]_INST_0_i_39_n_12\,
      I2 => LARc_q1(15),
      I3 => \^larc_q1[15]\(0),
      I4 => LARc_q1_4_sn_1,
      I5 => \LARc_d0[8]_INST_0_i_15_n_12\,
      O => \LARc_d0[7]_INST_0_i_5_n_12\
    );
\LARc_d0[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FF4F4F444444444"
    )
        port map (
      I0 => \LARc_d0[14]_INST_0_i_1_n_12\,
      I1 => sel0(8),
      I2 => \LARc_d0[8]_INST_0_i_2_n_12\,
      I3 => \LARc_d0[8]_INST_0_i_3_n_12\,
      I4 => LARc_q1(15),
      I5 => \^ap_cs_fsm_reg[4]_0\,
      O => LARc_d0(4)
    );
\LARc_d0[8]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => LARc_q1(2),
      I1 => LARc_q1(3),
      I2 => LARc_q1(0),
      I3 => LARc_q1(1),
      I4 => LARc_q1(4),
      I5 => LARc_q1(5),
      O => \LARc_d0[8]_INST_0_i_10_n_12\
    );
\LARc_d0[8]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888F"
    )
        port map (
      I0 => LARc_q1(0),
      I1 => \LARc_d0[8]_INST_0_i_7_0\,
      I2 => \^larc_q1[5]_0\,
      I3 => LARc_q1_2_sn_1,
      I4 => \^larc_q1[15]_2\,
      I5 => \^larc_q1[10]_0\,
      O => \LARc_d0[8]_INST_0_i_11_n_12\
    );
\LARc_d0[8]_INST_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => LARc_q1(2),
      I1 => LARc_q1(1),
      I2 => LARc_q1(0),
      I3 => LARc_q1(15),
      O => \^larc_q1[2]_0\
    );
\LARc_d0[8]_INST_0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => LARc_q1(3),
      I1 => LARc_q1(0),
      I2 => LARc_q1(1),
      I3 => LARc_q1(2),
      I4 => LARc_q1(15),
      O => \LARc_d0[8]_INST_0_i_13_n_12\
    );
\LARc_d0[8]_INST_0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666666666666666A"
    )
        port map (
      I0 => LARc_q1(4),
      I1 => LARc_q1(15),
      I2 => LARc_q1(2),
      I3 => LARc_q1(3),
      I4 => LARc_q1(0),
      I5 => LARc_q1(1),
      O => \LARc_d0[8]_INST_0_i_14_n_12\
    );
\LARc_d0[8]_INST_0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555565AAAAAAAA"
    )
        port map (
      I0 => LARc_q1(5),
      I1 => LARc_q1(4),
      I2 => \LARc_d0[6]_INST_0_i_6_n_12\,
      I3 => LARc_q1(3),
      I4 => LARc_q1(2),
      I5 => LARc_q1(15),
      O => \LARc_d0[8]_INST_0_i_15_n_12\
    );
\LARc_d0[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BB8B8B8B8B8B8"
    )
        port map (
      I0 => \LARc_d0[8]_INST_0_i_5_n_12\,
      I1 => \LARc_d0[8]_INST_0_i_6_n_12\,
      I2 => \LARc_d0[10]_INST_0_i_7_n_12\,
      I3 => \LARc_d0[8]_INST_0_i_7_n_12\,
      I4 => \LARc_d0[9]_INST_0_i_6_n_12\,
      I5 => \LARc_d0[8]_INST_0_i_8_n_12\,
      O => \LARc_d0[8]_INST_0_i_2_n_12\
    );
\LARc_d0[8]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \LARc_d0[7]_INST_0_i_3_n_12\,
      I1 => \^larc_q1[15]_1\,
      I2 => LARc_q1_3_sn_1,
      I3 => \^larc_q1[15]_0\,
      I4 => LARc_q1_5_sn_1,
      O => \LARc_d0[8]_INST_0_i_3_n_12\
    );
\LARc_d0[8]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF74477474"
    )
        port map (
      I0 => \LARc_d0[8]_INST_0_i_9_n_12\,
      I1 => \^larc_q1[15]\(0),
      I2 => LARc_q1(6),
      I3 => \LARc_d0[8]_INST_0_i_10_n_12\,
      I4 => LARc_q1(15),
      I5 => LARc_q1_4_sn_1,
      O => \LARc_d0[8]_INST_0_i_5_n_12\
    );
\LARc_d0[8]_INST_0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^larc_q1[15]\(0),
      I1 => \^co\(0),
      O => \LARc_d0[8]_INST_0_i_6_n_12\
    );
\LARc_d0[8]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE000000"
    )
        port map (
      I0 => \LARc_d0[8]_INST_0_i_11_n_12\,
      I1 => \^larc_q1[2]_0\,
      I2 => \LARc_d0[8]_INST_0_i_13_n_12\,
      I3 => \LARc_d0[8]_INST_0_i_14_n_12\,
      I4 => \LARc_d0[8]_INST_0_i_15_n_12\,
      I5 => LARc_q1_4_sn_1,
      O => \LARc_d0[8]_INST_0_i_7_n_12\
    );
\LARc_d0[8]_INST_0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40441511"
    )
        port map (
      I0 => LARc_q1_4_sn_1,
      I1 => LARc_q1(15),
      I2 => LARc_q1(5),
      I3 => \LARc_d0[9]_INST_0_i_7_n_12\,
      I4 => LARc_q1(6),
      O => \LARc_d0[8]_INST_0_i_8_n_12\
    );
\LARc_d0[8]_INST_0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999995"
    )
        port map (
      I0 => LARc_q1(9),
      I1 => LARc_q1(15),
      I2 => \^larc_q1[5]_0\,
      I3 => LARc_q1_2_sn_1,
      I4 => LARc_q1(8),
      O => \LARc_d0[8]_INST_0_i_9_n_12\
    );
\LARc_d0[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FF4F4F444444444"
    )
        port map (
      I0 => \LARc_d0[14]_INST_0_i_1_n_12\,
      I1 => sel0(9),
      I2 => \LARc_d0[9]_INST_0_i_2_n_12\,
      I3 => \LARc_d0[9]_INST_0_i_3_n_12\,
      I4 => LARc_q1(15),
      I5 => \^ap_cs_fsm_reg[4]_0\,
      O => LARc_d0(5)
    );
\LARc_d0[9]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F990F990F000FFF"
    )
        port map (
      I0 => \LARc_d0[11]_INST_0_i_5_n_12\,
      I1 => \LARc_d0[9]_INST_0_i_5_n_12\,
      I2 => \LARc_d0[10]_INST_0_i_5_n_12\,
      I3 => \^larc_q1[15]\(0),
      I4 => \LARc_d0[9]_INST_0_i_6_n_12\,
      I5 => \^co\(0),
      O => \LARc_d0[9]_INST_0_i_2_n_12\
    );
\LARc_d0[9]_INST_0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \LARc_d0[8]_INST_0_i_2_n_12\,
      I1 => LARc_q1_5_sn_1,
      I2 => \^larc_q1[15]_0\,
      I3 => LARc_q1_3_sn_1,
      I4 => \^larc_q1[15]_1\,
      I5 => \LARc_d0[7]_INST_0_i_3_n_12\,
      O => \LARc_d0[9]_INST_0_i_3_n_12\
    );
\LARc_d0[9]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100555555555555"
    )
        port map (
      I0 => \LARc_d0[10]_INST_0_i_7_n_12\,
      I1 => \LARc_d0[4]_INST_0_i_5_n_12\,
      I2 => \^larc_q1[3]_0\,
      I3 => \LARc_d0[5]_INST_0_i_5_n_12\,
      I4 => \LARc_d0[9]_INST_0_i_6_n_12\,
      I5 => \LARc_d0[8]_INST_0_i_8_n_12\,
      O => \LARc_d0[9]_INST_0_i_5_n_12\
    );
\LARc_d0[9]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555100000004FFFF"
    )
        port map (
      I0 => LARc_q1_4_sn_1,
      I1 => \LARc_d0[9]_INST_0_i_7_n_12\,
      I2 => LARc_q1(5),
      I3 => LARc_q1(6),
      I4 => LARc_q1(15),
      I5 => LARc_q1(7),
      O => \LARc_d0[9]_INST_0_i_6_n_12\
    );
\LARc_d0[9]_INST_0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => LARc_q1(4),
      I1 => LARc_q1(1),
      I2 => LARc_q1(0),
      I3 => LARc_q1(3),
      I4 => LARc_q1(2),
      O => \LARc_d0[9]_INST_0_i_7_n_12\
    );
LARc_we0_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FB00"
    )
        port map (
      I0 => idx107_fu_1780,
      I1 => LARc_we0_INST_0_i_2_n_12,
      I2 => \^ap_cs_fsm_reg[23]_0\,
      I3 => LARc_we0_0(2),
      I4 => LARc_we0_0(4),
      I5 => LARc_we0_1,
      O => LARc_we0
    );
LARc_we0_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA8AAAAAAAA8AA8"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => LARc_we0_INST_0_i_5_n_12,
      I2 => idx107_fu_178_reg(3),
      I3 => indvars_iv3_fu_174_reg(3),
      I4 => idx107_fu_178_reg(0),
      I5 => indvars_iv3_fu_174_reg(0),
      O => idx107_fu_1780
    );
LARc_we0_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => icmp_ln198_reg_1608,
      I1 => icmp_ln194_reg_1571,
      I2 => icmp_ln162_reg_1423,
      I3 => ap_CS_fsm_state14,
      O => LARc_we0_INST_0_i_2_n_12
    );
LARc_we0_INST_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => ap_CS_fsm_state24,
      I1 => \^i_fu_150_reg[3]_0\(0),
      I2 => \^i_fu_150_reg[3]_0\(1),
      I3 => i_fu_150_reg(2),
      I4 => \^i_fu_150_reg[3]_0\(2),
      O => \^ap_cs_fsm_reg[23]_0\
    );
LARc_we0_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => idx107_fu_178_reg(2),
      I1 => indvars_iv3_fu_174_reg(2),
      I2 => idx107_fu_178_reg(1),
      I3 => indvars_iv3_fu_174_reg(1),
      O => LARc_we0_INST_0_i_5_n_12
    );
\L_denum_reg_1601_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => P_U_n_44,
      Q => L_denum_reg_1601(0),
      R => '0'
    );
\L_denum_reg_1601_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => P_U_n_34,
      Q => L_denum_reg_1601(10),
      R => '0'
    );
\L_denum_reg_1601_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => P_U_n_33,
      Q => L_denum_reg_1601(11),
      R => '0'
    );
\L_denum_reg_1601_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => P_U_n_32,
      Q => L_denum_reg_1601(12),
      R => '0'
    );
\L_denum_reg_1601_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => P_U_n_31,
      Q => L_denum_reg_1601(13),
      R => '0'
    );
\L_denum_reg_1601_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => P_U_n_30,
      Q => L_denum_reg_1601(14),
      R => '0'
    );
\L_denum_reg_1601_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => P_U_n_29,
      Q => L_denum_reg_1601(15),
      R => '0'
    );
\L_denum_reg_1601_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => P_U_n_43,
      Q => L_denum_reg_1601(1),
      R => '0'
    );
\L_denum_reg_1601_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => P_U_n_42,
      Q => L_denum_reg_1601(2),
      R => '0'
    );
\L_denum_reg_1601_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => P_U_n_41,
      Q => L_denum_reg_1601(3),
      R => '0'
    );
\L_denum_reg_1601_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => P_U_n_40,
      Q => L_denum_reg_1601(4),
      R => '0'
    );
\L_denum_reg_1601_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => P_U_n_39,
      Q => L_denum_reg_1601(5),
      R => '0'
    );
\L_denum_reg_1601_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => P_U_n_38,
      Q => L_denum_reg_1601(6),
      R => '0'
    );
\L_denum_reg_1601_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => P_U_n_37,
      Q => L_denum_reg_1601(7),
      R => '0'
    );
\L_denum_reg_1601_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => P_U_n_36,
      Q => L_denum_reg_1601(8),
      R => '0'
    );
\L_denum_reg_1601_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => P_U_n_35,
      Q => L_denum_reg_1601(9),
      R => '0'
    );
P_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W_1
     port map (
      CO(0) => icmp_ln198_fu_928_p2,
      D(0) => ap_NS_fsm(22),
      DI(7) => P_U_n_21,
      DI(6) => P_U_n_22,
      DI(5) => P_U_n_23,
      DI(4) => P_U_n_24,
      DI(3) => P_U_n_25,
      DI(2) => P_U_n_26,
      DI(1) => P_U_n_27,
      DI(0) => P_U_n_28,
      E(0) => idx107_fu_1780,
      \K_load_reg_1683_reg[3]\ => P_U_n_20,
      Q(6) => ap_CS_fsm_state22,
      Q(5) => ap_CS_fsm_state18,
      Q(4) => ap_CS_fsm_state17,
      Q(3) => ap_CS_fsm_state12,
      Q(2) => ap_CS_fsm_state11,
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state9,
      S(7) => P_U_n_45,
      S(6) => P_U_n_46,
      S(5) => P_U_n_47,
      S(4) => P_U_n_48,
      S(3) => P_U_n_49,
      S(2) => P_U_n_50,
      S(1) => P_U_n_51,
      S(0) => P_U_n_52,
      SR(0) => ap_NS_fsm110_out,
      \add_ln222_reg_1673_reg[3]\(3 downto 0) => m_reg_391(3 downto 0),
      add_ln39_2_fu_1185_p2_carry_i_9_0(15 downto 0) => K_load_reg_1683(15 downto 0),
      add_ln39_2_fu_1185_p2_carry_i_9_1 => \icmp_ln55_reg_1636_reg_n_12_[0]\,
      \ap_CS_fsm_reg[11]\(0) => ap_NS_fsm15_out,
      \ap_CS_fsm_reg[8]\(0) => P_ce0,
      ap_clk => ap_clk,
      d0(15) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_13,
      d0(14) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_28,
      d0(13) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_14,
      d0(12) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_15,
      d0(11) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_16,
      d0(10) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_29,
      d0(9) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_17,
      d0(8) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_30,
      d0(7) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_31,
      d0(6) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_32,
      d0(5) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_33,
      d0(4) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_34,
      d0(3) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_35,
      d0(2) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_36,
      d0(1) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_37,
      d0(0) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_18,
      grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0,
      icmp_ln134_fu_938_p2 => icmp_ln134_fu_938_p2,
      \m_reg_391_reg[3]\(2 downto 0) => data1(3 downto 1),
      q00(15 downto 0) => q00_1(15 downto 0),
      \q0_reg[0]_0\(3 downto 0) => zext_ln187_reg_1517_reg(3 downto 0),
      \q0_reg[13]_0\ => P_U_n_57,
      \q0_reg[13]_1\ => P_U_n_58,
      \q0_reg[14]_0\ => P_U_n_59,
      \q0_reg[14]_1\ => P_U_n_60,
      \q0_reg[14]_2\ => P_U_n_61,
      \q0_reg[14]_3\ => P_U_n_62,
      \q0_reg[14]_4\ => P_U_n_63,
      \q0_reg[14]_5\ => P_U_n_64,
      \q0_reg[14]_6\ => P_U_n_65,
      \q0_reg[14]_7\ => P_U_n_66,
      \q0_reg[14]_8\ => P_U_n_67,
      \q0_reg[15]_0\(15) => P_U_n_29,
      \q0_reg[15]_0\(14) => P_U_n_30,
      \q0_reg[15]_0\(13) => P_U_n_31,
      \q0_reg[15]_0\(12) => P_U_n_32,
      \q0_reg[15]_0\(11) => P_U_n_33,
      \q0_reg[15]_0\(10) => P_U_n_34,
      \q0_reg[15]_0\(9) => P_U_n_35,
      \q0_reg[15]_0\(8) => P_U_n_36,
      \q0_reg[15]_0\(7) => P_U_n_37,
      \q0_reg[15]_0\(6) => P_U_n_38,
      \q0_reg[15]_0\(5) => P_U_n_39,
      \q0_reg[15]_0\(4) => P_U_n_40,
      \q0_reg[15]_0\(3) => P_U_n_41,
      \q0_reg[15]_0\(2) => P_U_n_42,
      \q0_reg[15]_0\(1) => P_U_n_43,
      \q0_reg[15]_0\(0) => P_U_n_44,
      \q0_reg[3]_0\ => P_U_n_53,
      \q0_reg[4]_0\ => P_U_n_54,
      \q0_reg[8]_0\ => P_U_n_55,
      \q0_reg[9]_0\ => P_U_n_56,
      temp_6_reg_370(14 downto 0) => temp_6_reg_370(14 downto 0),
      zext_ln219_reg_1663_reg(3 downto 0) => zext_ln219_reg_1663_reg(3 downto 0)
    );
\P_load_reg_1695_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => P_U_n_44,
      Q => P_load_reg_1695(0),
      R => '0'
    );
\P_load_reg_1695_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => P_U_n_34,
      Q => P_load_reg_1695(10),
      R => '0'
    );
\P_load_reg_1695_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => P_U_n_33,
      Q => P_load_reg_1695(11),
      R => '0'
    );
\P_load_reg_1695_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => P_U_n_32,
      Q => P_load_reg_1695(12),
      R => '0'
    );
\P_load_reg_1695_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => P_U_n_31,
      Q => P_load_reg_1695(13),
      R => '0'
    );
\P_load_reg_1695_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => P_U_n_30,
      Q => P_load_reg_1695(14),
      R => '0'
    );
\P_load_reg_1695_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => P_U_n_29,
      Q => P_load_reg_1695(15),
      R => '0'
    );
\P_load_reg_1695_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => P_U_n_43,
      Q => P_load_reg_1695(1),
      R => '0'
    );
\P_load_reg_1695_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => P_U_n_42,
      Q => P_load_reg_1695(2),
      R => '0'
    );
\P_load_reg_1695_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => P_U_n_41,
      Q => P_load_reg_1695(3),
      R => '0'
    );
\P_load_reg_1695_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => P_U_n_40,
      Q => P_load_reg_1695(4),
      R => '0'
    );
\P_load_reg_1695_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => P_U_n_39,
      Q => P_load_reg_1695(5),
      R => '0'
    );
\P_load_reg_1695_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => P_U_n_38,
      Q => P_load_reg_1695(6),
      R => '0'
    );
\P_load_reg_1695_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => P_U_n_37,
      Q => P_load_reg_1695(7),
      R => '0'
    );
\P_load_reg_1695_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => P_U_n_36,
      Q => P_load_reg_1695(8),
      R => '0'
    );
\P_load_reg_1695_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state19,
      D => P_U_n_35,
      Q => P_load_reg_1695(9),
      R => '0'
    );
\add_ln194_1_reg_1575[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \idx_fu_162_reg_n_12_[0]\,
      O => add_ln194_1_fu_883_p2(0)
    );
\add_ln194_1_reg_1575[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \idx_fu_162_reg_n_12_[0]\,
      I1 => \idx_fu_162_reg_n_12_[1]\,
      O => add_ln194_1_fu_883_p2(1)
    );
\add_ln194_1_reg_1575[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \idx_fu_162_reg_n_12_[0]\,
      I1 => \idx_fu_162_reg_n_12_[1]\,
      I2 => \idx_fu_162_reg_n_12_[2]\,
      O => add_ln194_1_fu_883_p2(2)
    );
\add_ln194_1_reg_1575_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln194_1_fu_883_p2(0),
      Q => add_ln194_1_reg_1575(0),
      R => '0'
    );
\add_ln194_1_reg_1575_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln194_1_fu_883_p2(1),
      Q => add_ln194_1_reg_1575(1),
      R => '0'
    );
\add_ln194_1_reg_1575_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => add_ln194_1_fu_883_p2(2),
      Q => add_ln194_1_reg_1575(2),
      R => '0'
    );
\add_ln222_reg_1673[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_reg_391(0),
      O => data1(0)
    );
\add_ln222_reg_1673_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => data1(0),
      Q => add_ln222_reg_1673(0),
      R => '0'
    );
\add_ln222_reg_1673_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => data1(1),
      Q => add_ln222_reg_1673(1),
      R => '0'
    );
\add_ln222_reg_1673_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => data1(2),
      Q => add_ln222_reg_1673(2),
      R => '0'
    );
\add_ln222_reg_1673_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => data1(3),
      Q => add_ln222_reg_1673(3),
      R => '0'
    );
add_ln39_2_fu_1185_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln39_2_fu_1185_p2_carry_n_12,
      CO(6) => add_ln39_2_fu_1185_p2_carry_n_13,
      CO(5) => add_ln39_2_fu_1185_p2_carry_n_14,
      CO(4) => add_ln39_2_fu_1185_p2_carry_n_15,
      CO(3) => add_ln39_2_fu_1185_p2_carry_n_16,
      CO(2) => add_ln39_2_fu_1185_p2_carry_n_17,
      CO(1) => add_ln39_2_fu_1185_p2_carry_n_18,
      CO(0) => add_ln39_2_fu_1185_p2_carry_n_19,
      DI(7 downto 0) => P_load_reg_1695(7 downto 0),
      O(7 downto 0) => add_ln39_2_fu_1185_p2(7 downto 0),
      S(7) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_99,
      S(6) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_100,
      S(5) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_101,
      S(4) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_102,
      S(3) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_103,
      S(2) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_104,
      S(1) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_105,
      S(0) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_106
    );
\add_ln39_2_fu_1185_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln39_2_fu_1185_p2_carry_n_12,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln39_2_fu_1185_p2_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \add_ln39_2_fu_1185_p2_carry__0_n_13\,
      CO(5) => \add_ln39_2_fu_1185_p2_carry__0_n_14\,
      CO(4) => \add_ln39_2_fu_1185_p2_carry__0_n_15\,
      CO(3) => \add_ln39_2_fu_1185_p2_carry__0_n_16\,
      CO(2) => \add_ln39_2_fu_1185_p2_carry__0_n_17\,
      CO(1) => \add_ln39_2_fu_1185_p2_carry__0_n_18\,
      CO(0) => \add_ln39_2_fu_1185_p2_carry__0_n_19\,
      DI(7) => '0',
      DI(6 downto 0) => P_load_reg_1695(14 downto 8),
      O(7 downto 0) => add_ln39_2_fu_1185_p2(15 downto 8),
      S(7) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_91,
      S(6) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_92,
      S(5) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_93,
      S(4) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_94,
      S(3) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_95,
      S(2) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_96,
      S(1) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_97,
      S(0) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_98
    );
add_ln39_4_fu_1272_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln39_4_fu_1272_p2_carry_n_12,
      CO(6) => add_ln39_4_fu_1272_p2_carry_n_13,
      CO(5) => add_ln39_4_fu_1272_p2_carry_n_14,
      CO(4) => add_ln39_4_fu_1272_p2_carry_n_15,
      CO(3) => add_ln39_4_fu_1272_p2_carry_n_16,
      CO(2) => add_ln39_4_fu_1272_p2_carry_n_17,
      CO(1) => add_ln39_4_fu_1272_p2_carry_n_18,
      CO(0) => add_ln39_4_fu_1272_p2_carry_n_19,
      DI(7 downto 0) => K_load_reg_1683(7 downto 0),
      O(7 downto 0) => add_ln39_4_fu_1272_p2(7 downto 0),
      S(7) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_56,
      S(6) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_57,
      S(5) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_58,
      S(4) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_59,
      S(3) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_60,
      S(2) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_61,
      S(1) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_62,
      S(0) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_63
    );
\add_ln39_4_fu_1272_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln39_4_fu_1272_p2_carry_n_12,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln39_4_fu_1272_p2_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \add_ln39_4_fu_1272_p2_carry__0_n_13\,
      CO(5) => \add_ln39_4_fu_1272_p2_carry__0_n_14\,
      CO(4) => \add_ln39_4_fu_1272_p2_carry__0_n_15\,
      CO(3) => \add_ln39_4_fu_1272_p2_carry__0_n_16\,
      CO(2) => \add_ln39_4_fu_1272_p2_carry__0_n_17\,
      CO(1) => \add_ln39_4_fu_1272_p2_carry__0_n_18\,
      CO(0) => \add_ln39_4_fu_1272_p2_carry__0_n_19\,
      DI(7) => '0',
      DI(6 downto 0) => K_load_reg_1683(14 downto 8),
      O(7 downto 0) => add_ln39_4_fu_1272_p2(15 downto 8),
      S(7) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_48,
      S(6) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_49,
      S(5) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_50,
      S(4) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_51,
      S(3) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_52,
      S(2) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_53,
      S(1) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_54,
      S(0) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_55
    );
add_ln39_fu_1024_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln39_fu_1024_p2_carry_n_12,
      CO(6) => add_ln39_fu_1024_p2_carry_n_13,
      CO(5) => add_ln39_fu_1024_p2_carry_n_14,
      CO(4) => add_ln39_fu_1024_p2_carry_n_15,
      CO(3) => add_ln39_fu_1024_p2_carry_n_16,
      CO(2) => add_ln39_fu_1024_p2_carry_n_17,
      CO(1) => add_ln39_fu_1024_p2_carry_n_18,
      CO(0) => add_ln39_fu_1024_p2_carry_n_19,
      DI(7 downto 0) => L_denum_reg_1601(7 downto 0),
      O(7 downto 0) => add_ln39_fu_1024_p2(7 downto 0),
      S(7) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_61,
      S(6) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_62,
      S(5) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_63,
      S(4) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_64,
      S(3) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_65,
      S(2) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_66,
      S(1) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_67,
      S(0) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_68
    );
\add_ln39_fu_1024_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln39_fu_1024_p2_carry_n_12,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln39_fu_1024_p2_carry__0_CO_UNCONNECTED\(7),
      CO(6) => \add_ln39_fu_1024_p2_carry__0_n_13\,
      CO(5) => \add_ln39_fu_1024_p2_carry__0_n_14\,
      CO(4) => \add_ln39_fu_1024_p2_carry__0_n_15\,
      CO(3) => \add_ln39_fu_1024_p2_carry__0_n_16\,
      CO(2) => \add_ln39_fu_1024_p2_carry__0_n_17\,
      CO(1) => \add_ln39_fu_1024_p2_carry__0_n_18\,
      CO(0) => \add_ln39_fu_1024_p2_carry__0_n_19\,
      DI(7) => '0',
      DI(6 downto 0) => L_denum_reg_1601(14 downto 8),
      O(7 downto 0) => add_ln39_fu_1024_p2(15 downto 8),
      S(7) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_53,
      S(6) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_54,
      S(5) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_55,
      S(4) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_56,
      S(3) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_57,
      S(2) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_58,
      S(1) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_59,
      S(0) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_60
    );
\and_ln107_4_reg_1458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => and_ln107_4_fu_647_p2,
      Q => \^and_ln107_4_reg_1458\,
      R => '0'
    );
\and_ln107_reg_1452_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => and_ln107_fu_611_p2,
      Q => \^and_ln107_reg_1452\,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_Reflection_coefficients_fu_113_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_12_[0]\,
      I2 => \ap_CS_fsm[0]_i_2__1_n_12\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => icmp_ln162_reg_1423,
      I2 => icmp_ln194_reg_1571,
      I3 => icmp_ln198_reg_1608,
      I4 => \ap_CS_fsm[0]_i_3_n_12\,
      O => \ap_CS_fsm[0]_i_2__1_n_12\
    );
\ap_CS_fsm[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => i_5_fu_166_reg(3),
      I1 => i_5_fu_166_reg(1),
      I2 => i_5_fu_166_reg(0),
      I3 => i_5_fu_166_reg(2),
      O => \ap_CS_fsm[0]_i_3_n_12\
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => i_5_fu_166_reg(2),
      I2 => i_5_fu_166_reg(0),
      I3 => i_5_fu_166_reg(1),
      I4 => i_5_fu_166_reg(3),
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_CS_fsm_state24,
      I1 => \ap_CS_fsm[13]_i_5_n_12\,
      I2 => \ap_CS_fsm[13]_i_6_n_12\,
      I3 => ap_CS_fsm_state10,
      O => \ap_CS_fsm[13]_i_3_n_12\
    );
\ap_CS_fsm[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => indvars_iv3_fu_174_reg(0),
      I1 => idx107_fu_178_reg(0),
      I2 => indvars_iv3_fu_174_reg(3),
      I3 => idx107_fu_178_reg(3),
      I4 => LARc_we0_INST_0_i_5_n_12,
      O => \ap_CS_fsm[13]_i_4_n_12\
    );
\ap_CS_fsm[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^i_fu_150_reg[3]_0\(2),
      I1 => i_fu_150_reg(2),
      I2 => \^i_fu_150_reg[3]_0\(1),
      I3 => \^i_fu_150_reg[3]_0\(0),
      O => \ap_CS_fsm[13]_i_5_n_12\
    );
\ap_CS_fsm[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => i_5_fu_166_reg(3),
      I1 => i_5_fu_166_reg(1),
      I2 => i_5_fu_166_reg(0),
      I3 => i_5_fu_166_reg(2),
      O => \ap_CS_fsm[13]_i_6_n_12\
    );
\ap_CS_fsm[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FEFF"
    )
        port map (
      I0 => i_5_fu_166_reg(2),
      I1 => i_5_fu_166_reg(0),
      I2 => i_5_fu_166_reg(1),
      I3 => i_5_fu_166_reg(3),
      I4 => LARc_we0_INST_0_i_2_n_12,
      O => ap_NS_fsm(14)
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state22,
      I1 => ap_CS_fsm_state17,
      O => ap_NS_fsm(17)
    );
\ap_CS_fsm[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA8AAAAAAAA8AA8"
    )
        port map (
      I0 => ap_CS_fsm_state18,
      I1 => \ap_CS_fsm[18]_i_2_n_12\,
      I2 => indvars_iv3_fu_174_reg(2),
      I3 => m_reg_391(2),
      I4 => indvars_iv3_fu_174_reg(0),
      I5 => m_reg_391(0),
      O => ap_NS_fsm(18)
    );
\ap_CS_fsm[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => indvars_iv3_fu_174_reg(1),
      I1 => m_reg_391(1),
      I2 => indvars_iv3_fu_174_reg(3),
      I3 => m_reg_391(3),
      O => \ap_CS_fsm[18]_i_2_n_12\
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Reflection_coefficients_fu_113_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_12_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => LARc_we0_0(1),
      I1 => ap_NS_fsm(0),
      I2 => LARc_we0_0(2),
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state3,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => i_fu_150_reg(2),
      I2 => \^i_fu_150_reg[3]_0\(2),
      I3 => \^i_fu_150_reg[3]_0\(0),
      I4 => \^i_fu_150_reg[3]_0\(1),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8888888FFF8888"
    )
        port map (
      I0 => LARc_we0_0(2),
      I1 => ap_NS_fsm(0),
      I2 => \^i_fu_78_reg[1]\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => LARc_we0_0(3),
      I5 => ap_enable_reg_pp0_iter1,
      O => \ap_CS_fsm_reg[3]_0\(1)
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^i_fu_150_reg[3]_0\(1),
      I2 => \^i_fu_150_reg[3]_0\(0),
      I3 => \^i_fu_150_reg[3]_0\(2),
      I4 => i_fu_150_reg(2),
      I5 => \^q\(1),
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg(1),
      I1 => ap_enable_reg_pp0_iter0_reg(0),
      I2 => ap_enable_reg_pp0_iter0_reg(3),
      I3 => ap_enable_reg_pp0_iter0_reg(2),
      O => \^i_fu_78_reg[1]\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA8A"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => i_1_fu_154_reg(2),
      I2 => i_1_fu_154_reg(3),
      I3 => i_1_fu_154_reg(1),
      I4 => i_1_fu_154_reg(0),
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => i_1_fu_154_reg(0),
      I2 => i_1_fu_154_reg(1),
      I3 => i_1_fu_154_reg(3),
      I4 => i_1_fu_154_reg(2),
      I5 => ap_CS_fsm_state6,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => i_2_fu_158_reg(2),
      I2 => i_2_fu_158_reg(3),
      I3 => i_2_fu_158_reg(0),
      I4 => i_2_fu_158_reg(1),
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
        port map (
      I0 => ap_NS_fsm13_out,
      I1 => i_2_fu_158_reg(1),
      I2 => i_2_fu_158_reg(0),
      I3 => i_2_fu_158_reg(3),
      I4 => i_2_fu_158_reg(2),
      I5 => ap_CS_fsm_state8,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_12_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state11,
      Q => ap_CS_fsm_state12,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => \ap_CS_fsm_reg_n_12_[14]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_12_[14]\,
      Q => \ap_CS_fsm_reg_n_12_[15]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_12_[15]\,
      Q => ap_CS_fsm_state17,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => ap_CS_fsm_state18,
      R => ap_rst
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(18),
      Q => ap_CS_fsm_state19,
      R => ap_rst
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state19,
      Q => \ap_CS_fsm_reg_n_12_[19]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_12_[19]\,
      Q => \ap_CS_fsm_reg_n_12_[20]\,
      R => ap_rst
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_12_[20]\,
      Q => ap_CS_fsm_state22,
      R => ap_rst
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(22),
      Q => ap_CS_fsm_state23,
      R => ap_rst
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(1),
      Q => ap_CS_fsm_state24,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077777000"
    )
        port map (
      I0 => \^i_fu_78_reg[1]\,
      I1 => LARc_we0_0(3),
      I2 => LARc_we0_0(2),
      I3 => ap_NS_fsm(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst,
      O => \ap_CS_fsm_reg[4]_1\
    );
\div_3_loc_fu_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => div_3_loc_fu_1340,
      D => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out(0),
      Q => div_3_loc_fu_134(0),
      R => '0'
    );
\div_3_loc_fu_134_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => div_3_loc_fu_1340,
      D => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out(10),
      Q => div_3_loc_fu_134(10),
      R => '0'
    );
\div_3_loc_fu_134_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => div_3_loc_fu_1340,
      D => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out(11),
      Q => div_3_loc_fu_134(11),
      R => '0'
    );
\div_3_loc_fu_134_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => div_3_loc_fu_1340,
      D => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out(12),
      Q => div_3_loc_fu_134(12),
      R => '0'
    );
\div_3_loc_fu_134_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => div_3_loc_fu_1340,
      D => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out(13),
      Q => div_3_loc_fu_134(13),
      R => '0'
    );
\div_3_loc_fu_134_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => div_3_loc_fu_1340,
      D => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out(14),
      Q => div_3_loc_fu_134(14),
      R => '0'
    );
\div_3_loc_fu_134_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => div_3_loc_fu_1340,
      D => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out(15),
      Q => div_3_loc_fu_134(15),
      R => '0'
    );
\div_3_loc_fu_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => div_3_loc_fu_1340,
      D => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out(1),
      Q => div_3_loc_fu_134(1),
      R => '0'
    );
\div_3_loc_fu_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => div_3_loc_fu_1340,
      D => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out(2),
      Q => div_3_loc_fu_134(2),
      R => '0'
    );
\div_3_loc_fu_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => div_3_loc_fu_1340,
      D => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out(3),
      Q => div_3_loc_fu_134(3),
      R => '0'
    );
\div_3_loc_fu_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => div_3_loc_fu_1340,
      D => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out(4),
      Q => div_3_loc_fu_134(4),
      R => '0'
    );
\div_3_loc_fu_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => div_3_loc_fu_1340,
      D => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out(5),
      Q => div_3_loc_fu_134(5),
      R => '0'
    );
\div_3_loc_fu_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => div_3_loc_fu_1340,
      D => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out(6),
      Q => div_3_loc_fu_134(6),
      R => '0'
    );
\div_3_loc_fu_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => div_3_loc_fu_1340,
      D => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out(7),
      Q => div_3_loc_fu_134(7),
      R => '0'
    );
\div_3_loc_fu_134_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => div_3_loc_fu_1340,
      D => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out(8),
      Q => div_3_loc_fu_134(8),
      R => '0'
    );
\div_3_loc_fu_134_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => div_3_loc_fu_1340,
      D => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out(9),
      Q => div_3_loc_fu_134(9),
      R => '0'
    );
grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients_Pipeline_gsm_div_label0
     port map (
      D(1 downto 0) => ap_NS_fsm(13 downto 12),
      E(0) => div_3_loc_fu_1340,
      L_denum_reg_1601(15 downto 0) => L_denum_reg_1601(15 downto 0),
      Q(1) => ap_CS_fsm_state23,
      Q(0) => ap_CS_fsm_state13,
      SR(0) => ap_NS_fsm15_out,
      \ap_CS_fsm_reg[13]\ => \ap_CS_fsm[13]_i_3_n_12\,
      \ap_CS_fsm_reg[13]_0\ => \ap_CS_fsm[13]_i_4_n_12\,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \div_fu_50_reg[14]_0\(15 downto 0) => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_div_3_out(15 downto 0),
      grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0 => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg0,
      grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_reg => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_n_31,
      temp_6_reg_370(14 downto 0) => temp_6_reg_370(14 downto 0)
    );
grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_n_31,
      Q => grp_Reflection_coefficients_Pipeline_gsm_div_label0_fu_402_ap_start_reg,
      R => ap_rst
    );
grp_Reflection_coefficients_fu_113_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => LARc_we0_0(1),
      I1 => \ap_CS_fsm[0]_i_2__1_n_12\,
      I2 => grp_Reflection_coefficients_fu_113_ap_start_reg,
      O => \ap_CS_fsm_reg[2]_0\
    );
\i_1_fu_154[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_1_fu_154_reg(0),
      O => add_ln181_fu_810_p2(0)
    );
\i_1_fu_154[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_1_fu_154_reg(1),
      I1 => i_1_fu_154_reg(0),
      O => add_ln181_fu_810_p2(1)
    );
\i_1_fu_154[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_1_fu_154_reg(2),
      I1 => i_1_fu_154_reg(0),
      I2 => i_1_fu_154_reg(1),
      O => add_ln181_fu_810_p2(2)
    );
\i_1_fu_154[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \^q\(1),
      I1 => i_fu_150_reg(2),
      I2 => \^i_fu_150_reg[3]_0\(2),
      I3 => \^i_fu_150_reg[3]_0\(0),
      I4 => \^i_fu_150_reg[3]_0\(1),
      O => ap_NS_fsm115_out
    );
\i_1_fu_154[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_1_fu_154_reg(3),
      I1 => i_1_fu_154_reg(1),
      I2 => i_1_fu_154_reg(0),
      I3 => i_1_fu_154_reg(2),
      O => add_ln181_fu_810_p2(3)
    );
\i_1_fu_154_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln181_fu_810_p2(0),
      Q => i_1_fu_154_reg(0),
      S => ap_NS_fsm115_out
    );
\i_1_fu_154_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln181_fu_810_p2(1),
      Q => i_1_fu_154_reg(1),
      R => ap_NS_fsm115_out
    );
\i_1_fu_154_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln181_fu_810_p2(2),
      Q => i_1_fu_154_reg(2),
      R => ap_NS_fsm115_out
    );
\i_1_fu_154_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln181_fu_810_p2(3),
      Q => i_1_fu_154_reg(3),
      R => ap_NS_fsm115_out
    );
\i_2_fu_158[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_2_fu_158_reg(0),
      O => add_ln187_fu_835_p2(0)
    );
\i_2_fu_158[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_2_fu_158_reg(0),
      I1 => i_2_fu_158_reg(1),
      O => add_ln187_fu_835_p2(1)
    );
\i_2_fu_158[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_2_fu_158_reg(2),
      I1 => i_2_fu_158_reg(1),
      I2 => i_2_fu_158_reg(0),
      O => add_ln187_fu_835_p2(2)
    );
\i_2_fu_158[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => i_1_fu_154_reg(2),
      I2 => i_1_fu_154_reg(3),
      I3 => i_1_fu_154_reg(1),
      I4 => i_1_fu_154_reg(0),
      O => ap_NS_fsm114_out
    );
\i_2_fu_158[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_2_fu_158_reg(3),
      I1 => i_2_fu_158_reg(0),
      I2 => i_2_fu_158_reg(1),
      I3 => i_2_fu_158_reg(2),
      O => add_ln187_fu_835_p2(3)
    );
\i_2_fu_158_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => add_ln187_fu_835_p2(0),
      Q => i_2_fu_158_reg(0),
      R => ap_NS_fsm114_out
    );
\i_2_fu_158_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => add_ln187_fu_835_p2(1),
      Q => i_2_fu_158_reg(1),
      R => ap_NS_fsm114_out
    );
\i_2_fu_158_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => add_ln187_fu_835_p2(2),
      Q => i_2_fu_158_reg(2),
      R => ap_NS_fsm114_out
    );
\i_2_fu_158_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => add_ln187_fu_835_p2(3),
      Q => i_2_fu_158_reg(3),
      R => ap_NS_fsm114_out
    );
\i_5_fu_166[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_5_fu_166_reg(0),
      O => add_ln194_fu_1104_p2(0)
    );
\i_5_fu_166[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_5_fu_166_reg(1),
      I1 => i_5_fu_166_reg(0),
      O => add_ln194_fu_1104_p2(1)
    );
\i_5_fu_166[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_5_fu_166_reg(2),
      I1 => i_5_fu_166_reg(0),
      I2 => i_5_fu_166_reg(1),
      O => add_ln194_fu_1104_p2(2)
    );
\i_5_fu_166[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_5_fu_166_reg(3),
      I1 => i_5_fu_166_reg(1),
      I2 => i_5_fu_166_reg(0),
      I3 => i_5_fu_166_reg(2),
      O => add_ln194_fu_1104_p2(3)
    );
\i_5_fu_166_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln194_fu_1104_p2(0),
      Q => i_5_fu_166_reg(0),
      S => ap_NS_fsm113_out
    );
\i_5_fu_166_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln194_fu_1104_p2(1),
      Q => i_5_fu_166_reg(1),
      R => ap_NS_fsm113_out
    );
\i_5_fu_166_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln194_fu_1104_p2(2),
      Q => i_5_fu_166_reg(2),
      R => ap_NS_fsm113_out
    );
\i_5_fu_166_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln194_fu_1104_p2(3),
      Q => i_5_fu_166_reg(3),
      R => ap_NS_fsm113_out
    );
\i_fu_150[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_fu_150_reg[3]_0\(0),
      O => grp_fu_416_p2(0)
    );
\i_fu_150[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i_fu_150_reg[3]_0\(0),
      I1 => \^i_fu_150_reg[3]_0\(1),
      O => grp_fu_416_p2(1)
    );
\i_fu_150[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_fu_150_reg(2),
      I1 => \^i_fu_150_reg[3]_0\(1),
      I2 => \^i_fu_150_reg[3]_0\(0),
      O => grp_fu_416_p2(2)
    );
\i_fu_150[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFAAAAA8AA"
    )
        port map (
      I0 => ap_CS_fsm_state24,
      I1 => \^i_fu_150_reg[3]_0\(1),
      I2 => \^i_fu_150_reg[3]_0\(0),
      I3 => \^i_fu_150_reg[3]_0\(2),
      I4 => i_fu_150_reg(2),
      I5 => \^q\(1),
      O => i_fu_15002_out
    );
\i_fu_150[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^i_fu_150_reg[3]_0\(2),
      I1 => \^i_fu_150_reg[3]_0\(0),
      I2 => \^i_fu_150_reg[3]_0\(1),
      I3 => i_fu_150_reg(2),
      O => grp_fu_416_p2(3)
    );
\i_fu_150_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_15002_out,
      D => grp_fu_416_p2(0),
      Q => \^i_fu_150_reg[3]_0\(0),
      R => \^q\(0)
    );
\i_fu_150_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_15002_out,
      D => grp_fu_416_p2(1),
      Q => \^i_fu_150_reg[3]_0\(1),
      R => \^q\(0)
    );
\i_fu_150_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_15002_out,
      D => grp_fu_416_p2(2),
      Q => i_fu_150_reg(2),
      R => \^q\(0)
    );
\i_fu_150_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_15002_out,
      D => grp_fu_416_p2(3),
      Q => \^i_fu_150_reg[3]_0\(2),
      R => \^q\(0)
    );
icmp_ln107_fu_435_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln107_fu_435_p2_carry_n_12,
      CO(6) => icmp_ln107_fu_435_p2_carry_n_13,
      CO(5) => icmp_ln107_fu_435_p2_carry_n_14,
      CO(4) => icmp_ln107_fu_435_p2_carry_n_15,
      CO(3) => icmp_ln107_fu_435_p2_carry_n_16,
      CO(2) => icmp_ln107_fu_435_p2_carry_n_17,
      CO(1) => icmp_ln107_fu_435_p2_carry_n_18,
      CO(0) => icmp_ln107_fu_435_p2_carry_n_19,
      DI(7 downto 1) => B"0000000",
      DI(0) => \icmp_ln107_fu_435_p2_carry__0_0\(0),
      O(7 downto 0) => NLW_icmp_ln107_fu_435_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 0) => \icmp_ln107_fu_435_p2_carry__0_1\(7 downto 0)
    );
\icmp_ln107_fu_435_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => icmp_ln107_fu_435_p2_carry_n_12,
      CI_TOP => '0',
      CO(7) => \icmp_ln107_fu_435_p2_carry__0_n_12\,
      CO(6) => \icmp_ln107_fu_435_p2_carry__0_n_13\,
      CO(5) => \icmp_ln107_fu_435_p2_carry__0_n_14\,
      CO(4) => \icmp_ln107_fu_435_p2_carry__0_n_15\,
      CO(3) => \icmp_ln107_fu_435_p2_carry__0_n_16\,
      CO(2) => \icmp_ln107_fu_435_p2_carry__0_n_17\,
      CO(1) => \icmp_ln107_fu_435_p2_carry__0_n_18\,
      CO(0) => \icmp_ln107_fu_435_p2_carry__0_n_19\,
      DI(7) => \icmp_ln107_fu_435_p2_carry__1_0\(0),
      DI(6 downto 0) => B"0000000",
      O(7 downto 0) => \NLW_icmp_ln107_fu_435_p2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => \icmp_ln107_fu_435_p2_carry__1_1\(7 downto 0)
    );
\icmp_ln107_fu_435_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \icmp_ln107_fu_435_p2_carry__0_n_12\,
      CI_TOP => '0',
      CO(7) => \icmp_ln107_fu_435_p2_carry__1_n_12\,
      CO(6) => \icmp_ln107_fu_435_p2_carry__1_n_13\,
      CO(5) => \icmp_ln107_fu_435_p2_carry__1_n_14\,
      CO(4) => \icmp_ln107_fu_435_p2_carry__1_n_15\,
      CO(3) => \icmp_ln107_fu_435_p2_carry__1_n_16\,
      CO(2) => \icmp_ln107_fu_435_p2_carry__1_n_17\,
      CO(1) => \icmp_ln107_fu_435_p2_carry__1_n_18\,
      CO(0) => \icmp_ln107_fu_435_p2_carry__1_n_19\,
      DI(7 downto 0) => \icmp_ln107_reg_1427_reg[0]_0\(7 downto 0),
      O(7 downto 0) => \NLW_icmp_ln107_fu_435_p2_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => \icmp_ln107_reg_1427_reg[0]_1\(7 downto 0)
    );
\icmp_ln107_fu_435_p2_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \icmp_ln107_fu_435_p2_carry__1_n_12\,
      CI_TOP => '0',
      CO(7) => \^ram_reg_bram_1\(0),
      CO(6) => \icmp_ln107_fu_435_p2_carry__2_n_13\,
      CO(5) => \icmp_ln107_fu_435_p2_carry__2_n_14\,
      CO(4) => \icmp_ln107_fu_435_p2_carry__2_n_15\,
      CO(3) => \icmp_ln107_fu_435_p2_carry__2_n_16\,
      CO(2) => \icmp_ln107_fu_435_p2_carry__2_n_17\,
      CO(1) => \icmp_ln107_fu_435_p2_carry__2_n_18\,
      CO(0) => \icmp_ln107_fu_435_p2_carry__2_n_19\,
      DI(7 downto 0) => \icmp_ln107_reg_1427_reg[0]_2\(7 downto 0),
      O(7 downto 0) => \NLW_icmp_ln107_fu_435_p2_carry__2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => \icmp_ln107_reg_1427_reg[0]_3\(7 downto 0)
    );
\icmp_ln107_reg_1427_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \^ram_reg_bram_1\(0),
      Q => \^icmp_ln107_reg_1427\,
      R => '0'
    );
\icmp_ln134_reg_1617[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \icmp_ln134_reg_1617[0]_i_2_n_12\,
      I1 => \icmp_ln134_reg_1617[0]_i_3_n_12\,
      I2 => \icmp_ln134_reg_1617[0]_i_4_n_12\,
      I3 => temp_6_reg_370(10),
      I4 => temp_6_reg_370(7),
      I5 => temp_6_reg_370(0),
      O => icmp_ln134_fu_938_p2
    );
\icmp_ln134_reg_1617[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => temp_6_reg_370(9),
      I1 => temp_6_reg_370(2),
      I2 => temp_6_reg_370(5),
      I3 => temp_6_reg_370(1),
      O => \icmp_ln134_reg_1617[0]_i_2_n_12\
    );
\icmp_ln134_reg_1617[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => temp_6_reg_370(4),
      I1 => temp_6_reg_370(6),
      I2 => temp_6_reg_370(14),
      I3 => temp_6_reg_370(12),
      O => \icmp_ln134_reg_1617[0]_i_3_n_12\
    );
\icmp_ln134_reg_1617[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => temp_6_reg_370(8),
      I1 => temp_6_reg_370(11),
      I2 => temp_6_reg_370(3),
      I3 => temp_6_reg_370(13),
      O => \icmp_ln134_reg_1617[0]_i_4_n_12\
    );
\icmp_ln134_reg_1617_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => icmp_ln134_fu_938_p2,
      Q => icmp_ln134_reg_1617,
      R => '0'
    );
\icmp_ln162_reg_1423_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => icmp_ln162_fu_429_p2,
      Q => icmp_ln162_reg_1423,
      R => '0'
    );
\icmp_ln194_reg_1571[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => i_5_fu_166_reg(2),
      I1 => i_5_fu_166_reg(0),
      I2 => i_5_fu_166_reg(1),
      I3 => i_5_fu_166_reg(3),
      O => icmp_ln194_fu_877_p2
    );
\icmp_ln194_reg_1571_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => icmp_ln194_fu_877_p2,
      Q => icmp_ln194_reg_1571,
      R => '0'
    );
icmp_ln198_fu_928_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln198_fu_928_p2,
      CO(6) => icmp_ln198_fu_928_p2_carry_n_13,
      CO(5) => icmp_ln198_fu_928_p2_carry_n_14,
      CO(4) => icmp_ln198_fu_928_p2_carry_n_15,
      CO(3) => icmp_ln198_fu_928_p2_carry_n_16,
      CO(2) => icmp_ln198_fu_928_p2_carry_n_17,
      CO(1) => icmp_ln198_fu_928_p2_carry_n_18,
      CO(0) => icmp_ln198_fu_928_p2_carry_n_19,
      DI(7) => P_U_n_21,
      DI(6) => P_U_n_22,
      DI(5) => P_U_n_23,
      DI(4) => P_U_n_24,
      DI(3) => P_U_n_25,
      DI(2) => P_U_n_26,
      DI(1) => P_U_n_27,
      DI(0) => P_U_n_28,
      O(7 downto 0) => NLW_icmp_ln198_fu_928_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => P_U_n_45,
      S(6) => P_U_n_46,
      S(5) => P_U_n_47,
      S(4) => P_U_n_48,
      S(3) => P_U_n_49,
      S(2) => P_U_n_50,
      S(1) => P_U_n_51,
      S(0) => P_U_n_52
    );
\icmp_ln198_reg_1608_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => icmp_ln198_fu_928_p2,
      Q => icmp_ln198_reg_1608,
      R => '0'
    );
icmp_ln209_fu_956_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln209_fu_956_p2_carry_n_12,
      CO(6) => icmp_ln209_fu_956_p2_carry_n_13,
      CO(5) => icmp_ln209_fu_956_p2_carry_n_14,
      CO(4) => icmp_ln209_fu_956_p2_carry_n_15,
      CO(3) => icmp_ln209_fu_956_p2_carry_n_16,
      CO(2) => icmp_ln209_fu_956_p2_carry_n_17,
      CO(1) => icmp_ln209_fu_956_p2_carry_n_18,
      CO(0) => icmp_ln209_fu_956_p2_carry_n_19,
      DI(7) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_55,
      DI(6) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_56,
      DI(5) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_57,
      DI(4) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_58,
      DI(3) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_59,
      DI(2) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_60,
      DI(1) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_61,
      DI(0) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_62,
      O(7 downto 0) => NLW_icmp_ln209_fu_956_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_63,
      S(6) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_64,
      S(5) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_65,
      S(4) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_66,
      S(3) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_67,
      S(2) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_68,
      S(1) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_69,
      S(0) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_70
    );
icmp_ln40_2_fu_1196_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 2) => NLW_icmp_ln40_2_fu_1196_p2_carry_CO_UNCONNECTED(7 downto 2),
      CO(1) => icmp_ln40_2_fu_1196_p2,
      CO(0) => icmp_ln40_2_fu_1196_p2_carry_n_19,
      DI(7 downto 1) => B"0000000",
      DI(0) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_74,
      O(7 downto 0) => NLW_icmp_ln40_2_fu_1196_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 2) => B"000000",
      S(1) => sum_1_fu_1190_p2(16),
      S(0) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_73
    );
icmp_ln40_4_fu_1283_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 2) => NLW_icmp_ln40_4_fu_1283_p2_carry_CO_UNCONNECTED(7 downto 2),
      CO(1) => icmp_ln40_4_fu_1283_p2,
      CO(0) => icmp_ln40_4_fu_1283_p2_carry_n_19,
      DI(7 downto 1) => B"0000000",
      DI(0) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_15,
      O(7 downto 0) => NLW_icmp_ln40_4_fu_1283_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 2) => B"000000",
      S(1) => sum_2_fu_1277_p2(16),
      S(0) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_14
    );
icmp_ln40_fu_1034_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 2) => NLW_icmp_ln40_fu_1034_p2_carry_CO_UNCONNECTED(7 downto 2),
      CO(1) => icmp_ln40_fu_1034_p2,
      CO(0) => icmp_ln40_fu_1034_p2_carry_n_19,
      DI(7 downto 1) => B"0000000",
      DI(0) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_35,
      O(7 downto 0) => NLW_icmp_ln40_fu_1034_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 2) => B"000000",
      S(1) => sum_fu_1029_p2(16),
      S(0) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_34
    );
\icmp_ln55_1_reg_1643[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222E2222222222"
    )
        port map (
      I0 => \icmp_ln55_1_reg_1643_reg_n_12_[0]\,
      I1 => ap_CS_fsm_state14,
      I2 => temp_1_reg_1585(14),
      I3 => temp_1_reg_1585(15),
      I4 => \icmp_ln55_1_reg_1643[0]_i_2_n_12\,
      I5 => \icmp_ln55_1_reg_1643[0]_i_3_n_12\,
      O => \icmp_ln55_1_reg_1643[0]_i_1_n_12\
    );
\icmp_ln55_1_reg_1643[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => temp_1_reg_1585(9),
      I1 => temp_1_reg_1585(8),
      I2 => temp_1_reg_1585(13),
      I3 => temp_1_reg_1585(12),
      I4 => \icmp_ln55_1_reg_1643[0]_i_4_n_12\,
      I5 => \icmp_ln55_1_reg_1643[0]_i_5_n_12\,
      O => \icmp_ln55_1_reg_1643[0]_i_2_n_12\
    );
\icmp_ln55_1_reg_1643[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => temp_1_reg_1585(0),
      I1 => temp_1_reg_1585(1),
      I2 => temp_1_reg_1585(3),
      I3 => temp_1_reg_1585(2),
      I4 => temp_1_reg_1585(11),
      I5 => temp_1_reg_1585(10),
      O => \icmp_ln55_1_reg_1643[0]_i_3_n_12\
    );
\icmp_ln55_1_reg_1643[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => temp_1_reg_1585(5),
      I1 => temp_1_reg_1585(4),
      O => \icmp_ln55_1_reg_1643[0]_i_4_n_12\
    );
\icmp_ln55_1_reg_1643[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => temp_1_reg_1585(7),
      I1 => temp_1_reg_1585(6),
      O => \icmp_ln55_1_reg_1643[0]_i_5_n_12\
    );
\icmp_ln55_1_reg_1643_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln55_1_reg_1643[0]_i_1_n_12\,
      Q => \icmp_ln55_1_reg_1643_reg_n_12_[0]\,
      R => '0'
    );
\icmp_ln55_reg_1636[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E222222222"
    )
        port map (
      I0 => \icmp_ln55_reg_1636_reg_n_12_[0]\,
      I1 => ap_CS_fsm_state14,
      I2 => retval_0_i43_reg_380(15),
      I3 => mac_muladd_16s_16s_15ns_31_4_1_U82_n_43,
      I4 => div_3_loc_fu_134(15),
      I5 => \icmp_ln55_reg_1636[0]_i_2_n_12\,
      O => \icmp_ln55_reg_1636[0]_i_1_n_12\
    );
\icmp_ln55_reg_1636[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000044404"
    )
        port map (
      I0 => ap_phi_mux_retval_0_i43_phi_fu_384_p4(13),
      I1 => mac_muladd_16s_16s_15ns_31_4_1_U82_n_44,
      I2 => retval_0_i43_reg_380(12),
      I3 => mac_muladd_16s_16s_15ns_31_4_1_U82_n_43,
      I4 => div_3_loc_fu_134(12),
      I5 => ap_phi_mux_retval_0_i43_phi_fu_384_p4(14),
      O => \icmp_ln55_reg_1636[0]_i_2_n_12\
    );
\icmp_ln55_reg_1636_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln55_reg_1636[0]_i_1_n_12\,
      Q => \icmp_ln55_reg_1636_reg_n_12_[0]\,
      R => '0'
    );
\idx107_fu_178[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx107_fu_178_reg(0),
      O => add_ln200_fu_1337_p2(0)
    );
\idx107_fu_178[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx107_fu_178_reg(0),
      I1 => idx107_fu_178_reg(1),
      O => add_ln200_fu_1337_p2(1)
    );
\idx107_fu_178[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => idx107_fu_178_reg(2),
      I1 => idx107_fu_178_reg(1),
      I2 => idx107_fu_178_reg(0),
      O => add_ln200_fu_1337_p2(2)
    );
\idx107_fu_178[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => idx107_fu_178_reg(3),
      I1 => idx107_fu_178_reg(0),
      I2 => idx107_fu_178_reg(1),
      I3 => idx107_fu_178_reg(2),
      O => add_ln200_fu_1337_p2(3)
    );
\idx107_fu_178_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => idx107_fu_1780,
      D => add_ln200_fu_1337_p2(0),
      Q => idx107_fu_178_reg(0),
      R => ap_NS_fsm110_out
    );
\idx107_fu_178_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => idx107_fu_1780,
      D => add_ln200_fu_1337_p2(1),
      Q => idx107_fu_178_reg(1),
      R => ap_NS_fsm110_out
    );
\idx107_fu_178_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => idx107_fu_1780,
      D => add_ln200_fu_1337_p2(2),
      Q => idx107_fu_178_reg(2),
      R => ap_NS_fsm110_out
    );
\idx107_fu_178_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => idx107_fu_1780,
      D => add_ln200_fu_1337_p2(3),
      Q => idx107_fu_178_reg(3),
      R => ap_NS_fsm110_out
    );
\idx_fu_162[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => i_2_fu_158_reg(2),
      I2 => i_2_fu_158_reg(3),
      I3 => i_2_fu_158_reg(0),
      I4 => i_2_fu_158_reg(1),
      O => ap_NS_fsm113_out
    );
\idx_fu_162[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => ap_CS_fsm_state18,
      I1 => \ap_CS_fsm[18]_i_2_n_12\,
      I2 => indvars_iv3_fu_174_reg(2),
      I3 => m_reg_391(2),
      I4 => indvars_iv3_fu_174_reg(0),
      I5 => m_reg_391(0),
      O => ap_NS_fsm13_out
    );
\idx_fu_162_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln194_1_reg_1575(0),
      Q => \idx_fu_162_reg_n_12_[0]\,
      R => ap_NS_fsm113_out
    );
\idx_fu_162_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln194_1_reg_1575(1),
      Q => \idx_fu_162_reg_n_12_[1]\,
      R => ap_NS_fsm113_out
    );
\idx_fu_162_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln194_1_reg_1575(2),
      Q => \idx_fu_162_reg_n_12_[2]\,
      R => ap_NS_fsm113_out
    );
\indvars_iv3_fu_174[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvars_iv3_fu_174_reg(0),
      O => add_ln194_3_fu_1115_p2(0)
    );
\indvars_iv3_fu_174[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => indvars_iv3_fu_174_reg(1),
      I1 => indvars_iv3_fu_174_reg(0),
      O => \indvars_iv3_fu_174[1]_i_1_n_12\
    );
\indvars_iv3_fu_174[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => indvars_iv3_fu_174_reg(2),
      I1 => indvars_iv3_fu_174_reg(0),
      I2 => indvars_iv3_fu_174_reg(1),
      O => add_ln194_3_fu_1115_p2(2)
    );
\indvars_iv3_fu_174[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => indvars_iv3_fu_174_reg(3),
      I1 => indvars_iv3_fu_174_reg(2),
      I2 => indvars_iv3_fu_174_reg(1),
      I3 => indvars_iv3_fu_174_reg(0),
      O => add_ln194_3_fu_1115_p2(3)
    );
\indvars_iv3_fu_174_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln194_3_fu_1115_p2(0),
      Q => indvars_iv3_fu_174_reg(0),
      R => ap_NS_fsm113_out
    );
\indvars_iv3_fu_174_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => \indvars_iv3_fu_174[1]_i_1_n_12\,
      Q => indvars_iv3_fu_174_reg(1),
      R => ap_NS_fsm113_out
    );
\indvars_iv3_fu_174_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln194_3_fu_1115_p2(2),
      Q => indvars_iv3_fu_174_reg(2),
      R => ap_NS_fsm113_out
    );
\indvars_iv3_fu_174_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm13_out,
      D => add_ln194_3_fu_1115_p2(3),
      Q => indvars_iv3_fu_174_reg(3),
      S => ap_NS_fsm113_out
    );
\m_reg_391_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => add_ln222_reg_1673(0),
      Q => m_reg_391(0),
      S => ap_CS_fsm_state17
    );
\m_reg_391_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => add_ln222_reg_1673(1),
      Q => m_reg_391(1),
      R => ap_CS_fsm_state17
    );
\m_reg_391_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => add_ln222_reg_1673(2),
      Q => m_reg_391(2),
      R => ap_CS_fsm_state17
    );
\m_reg_391_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => add_ln222_reg_1673(3),
      Q => m_reg_391(3),
      R => ap_CS_fsm_state17
    );
mac_muladd_16s_16s_15ns_31_4_1_U81: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1
     port map (
      B(0) => sel0(15),
      CO(0) => \sum_fu_1029_p2_carry__0_n_12\,
      D(15) => P_U_n_29,
      D(14) => P_U_n_30,
      D(13) => P_U_n_31,
      D(12) => P_U_n_32,
      D(11) => P_U_n_33,
      D(10) => P_U_n_34,
      D(9) => P_U_n_35,
      D(8) => P_U_n_36,
      D(7) => P_U_n_37,
      D(6) => P_U_n_38,
      D(5) => P_U_n_39,
      D(4) => P_U_n_40,
      D(3) => P_U_n_41,
      D(2) => P_U_n_42,
      D(1) => P_U_n_43,
      D(0) => P_U_n_44,
      DI(0) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_32,
      DSP_ALU_INST(14 downto 7) => sel0(14 downto 7),
      DSP_ALU_INST(6) => \^b\(3),
      DSP_ALU_INST(5 downto 4) => sel0(5 downto 4),
      DSP_ALU_INST(3 downto 2) => \^b\(2 downto 1),
      DSP_ALU_INST(1) => sel0(1),
      DSP_ALU_INST(0) => \^b\(0),
      \LARc_d0[15]_INST_0_i_4\ => mac_muladd_16s_16s_15ns_31_4_1_U82_n_44,
      \LARc_d0[15]_INST_0_i_4_0\(0) => icmp_ln209_fu_956_p2_carry_n_12,
      L_denum_reg_1601(15 downto 0) => L_denum_reg_1601(15 downto 0),
      \L_denum_reg_1601_reg[14]\(0) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_35,
      \L_denum_reg_1601_reg[15]\(7) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_53,
      \L_denum_reg_1601_reg[15]\(6) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_54,
      \L_denum_reg_1601_reg[15]\(5) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_55,
      \L_denum_reg_1601_reg[15]\(4) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_56,
      \L_denum_reg_1601_reg[15]\(3) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_57,
      \L_denum_reg_1601_reg[15]\(2) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_58,
      \L_denum_reg_1601_reg[15]\(1) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_59,
      \L_denum_reg_1601_reg[15]\(0) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_60,
      O(1) => sum_fu_1029_p2(15),
      O(0) => \sum_fu_1029_p2__0\(14),
      Q(2) => ap_CS_fsm_state22,
      Q(1) => ap_CS_fsm_state17,
      Q(0) => ap_CS_fsm_state11,
      S(1) => sum_fu_1029_p2(16),
      S(0) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_34,
      add_ln39_fu_1024_p2(15 downto 0) => add_ln39_fu_1024_p2(15 downto 0),
      \ap_CS_fsm_reg[21]\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_20,
      \ap_CS_fsm_reg[21]_0\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_24,
      \ap_CS_fsm_reg[21]_1\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_25,
      ap_clk => ap_clk,
      d0(5) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_13,
      d0(4) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_14,
      d0(3) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_15,
      d0(2) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_16,
      d0(1) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_17,
      d0(0) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_18,
      \div_3_loc_fu_134_reg[15]\(3 downto 0) => ap_phi_mux_retval_0_i43_phi_fu_384_p4(15 downto 12),
      \icmp_ln55_reg_1636_reg[0]\(7) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_37,
      \icmp_ln55_reg_1636_reg[0]\(6) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_38,
      \icmp_ln55_reg_1636_reg[0]\(5) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_39,
      \icmp_ln55_reg_1636_reg[0]\(4) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_40,
      \icmp_ln55_reg_1636_reg[0]\(3) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_41,
      \icmp_ln55_reg_1636_reg[0]\(2) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_42,
      \icmp_ln55_reg_1636_reg[0]\(1) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_43,
      \icmp_ln55_reg_1636_reg[0]\(0) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_44,
      \icmp_ln55_reg_1636_reg[0]_0\(7) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_45,
      \icmp_ln55_reg_1636_reg[0]_0\(6) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_46,
      \icmp_ln55_reg_1636_reg[0]_0\(5) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_47,
      \icmp_ln55_reg_1636_reg[0]_0\(4) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_48,
      \icmp_ln55_reg_1636_reg[0]_0\(3) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_49,
      \icmp_ln55_reg_1636_reg[0]_0\(2) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_50,
      \icmp_ln55_reg_1636_reg[0]_0\(1) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_51,
      \icmp_ln55_reg_1636_reg[0]_0\(0) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_52,
      \icmp_ln55_reg_1636_reg[0]_1\(7) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_61,
      \icmp_ln55_reg_1636_reg[0]_1\(6) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_62,
      \icmp_ln55_reg_1636_reg[0]_1\(5) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_63,
      \icmp_ln55_reg_1636_reg[0]_1\(4) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_64,
      \icmp_ln55_reg_1636_reg[0]_1\(3) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_65,
      \icmp_ln55_reg_1636_reg[0]_1\(2) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_66,
      \icmp_ln55_reg_1636_reg[0]_1\(1) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_67,
      \icmp_ln55_reg_1636_reg[0]_1\(0) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_68,
      \q0_reg[0]\ => mac_muladd_16s_16s_15ns_31_4_1_U82_n_42,
      \q0_reg[11]\ => mac_muladd_16s_16s_15ns_31_4_1_U82_n_40,
      \q0_reg[12]\ => mac_muladd_16s_16s_15ns_31_4_1_U82_n_39,
      \q0_reg[13]\ => mac_muladd_16s_16s_15ns_31_4_1_U82_n_38,
      \q0_reg[14]\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_19,
      \q0_reg[15]\ => mac_muladd_16s_16s_15ns_31_4_1_U82_n_27,
      \q0_reg[1]\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_36,
      \q0_reg[2]\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_27,
      \q0_reg[3]\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_26,
      \q0_reg[6]\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_23,
      \q0_reg[7]\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_22,
      \q0_reg[8]\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_21,
      \q0_reg[9]\ => mac_muladd_16s_16s_15ns_31_4_1_U82_n_41,
      ram_reg_0_15_14_14_i_1(9) => q0(14),
      ram_reg_0_15_14_14_i_1(8) => q0(10),
      ram_reg_0_15_14_14_i_1(7 downto 0) => q0(8 downto 1),
      ram_reg_0_15_14_14_i_1_0(0) => icmp_ln40_fu_1034_p2,
      \retval_0_i43_reg_380_reg[15]\(3 downto 0) => div_3_loc_fu_134(15 downto 12),
      \retval_0_i43_reg_380_reg[15]_0\ => mac_muladd_16s_16s_15ns_31_4_1_U82_n_43,
      \retval_0_i43_reg_380_reg[15]_1\(3 downto 0) => retval_0_i43_reg_380(15 downto 12),
      \sum_fu_1029_p2_carry__0\ => \icmp_ln55_reg_1636_reg_n_12_[0]\,
      \sum_fu_1029_p2_carry__0_0\ => \icmp_ln55_1_reg_1643_reg_n_12_[0]\
    );
mac_muladd_16s_16s_15ns_31_4_1_U82: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_2
     port map (
      B(0) => sel0(15),
      CO(0) => \sum_1_fu_1190_p2_carry__0_n_12\,
      D(9 downto 0) => ap_phi_mux_retval_0_i43_phi_fu_384_p4(11 downto 2),
      DI(7) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_55,
      DI(6) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_56,
      DI(5) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_57,
      DI(4) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_58,
      DI(3) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_59,
      DI(2) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_60,
      DI(1) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_61,
      DI(0) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_62,
      E(0) => K_ce0,
      \K_load_reg_1683_reg[3]\(0) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_71,
      \LARc_d0[14]\(14 downto 0) => retval_0_i43_reg_380(14 downto 0),
      \LARc_d0[14]_0\(14 downto 0) => div_3_loc_fu_134(14 downto 0),
      \LARc_d0[14]_1\(0) => icmp_ln209_fu_956_p2_carry_n_12,
      O(1 downto 0) => sum_1_fu_1190_p2(15 downto 14),
      \P_load_reg_1695_reg[14]\(0) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_74,
      \P_load_reg_1695_reg[15]\(7) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_75,
      \P_load_reg_1695_reg[15]\(6) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_76,
      \P_load_reg_1695_reg[15]\(5) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_77,
      \P_load_reg_1695_reg[15]\(4) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_78,
      \P_load_reg_1695_reg[15]\(3) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_79,
      \P_load_reg_1695_reg[15]\(2) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_80,
      \P_load_reg_1695_reg[15]\(1) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_81,
      \P_load_reg_1695_reg[15]\(0) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_82,
      \P_load_reg_1695_reg[15]_0\(7) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_91,
      \P_load_reg_1695_reg[15]_0\(6) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_92,
      \P_load_reg_1695_reg[15]_0\(5) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_93,
      \P_load_reg_1695_reg[15]_0\(4) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_94,
      \P_load_reg_1695_reg[15]_0\(3) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_95,
      \P_load_reg_1695_reg[15]_0\(2) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_96,
      \P_load_reg_1695_reg[15]_0\(1) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_97,
      \P_load_reg_1695_reg[15]_0\(0) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_98,
      \P_load_reg_1695_reg[7]\(7) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_83,
      \P_load_reg_1695_reg[7]\(6) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_84,
      \P_load_reg_1695_reg[7]\(5) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_85,
      \P_load_reg_1695_reg[7]\(4) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_86,
      \P_load_reg_1695_reg[7]\(3) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_87,
      \P_load_reg_1695_reg[7]\(2) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_88,
      \P_load_reg_1695_reg[7]\(1) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_89,
      \P_load_reg_1695_reg[7]\(0) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_90,
      \P_load_reg_1695_reg[7]_0\(7) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_99,
      \P_load_reg_1695_reg[7]_0\(6) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_100,
      \P_load_reg_1695_reg[7]_0\(5) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_101,
      \P_load_reg_1695_reg[7]_0\(4) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_102,
      \P_load_reg_1695_reg[7]_0\(3) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_103,
      \P_load_reg_1695_reg[7]_0\(2) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_104,
      \P_load_reg_1695_reg[7]_0\(1) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_105,
      \P_load_reg_1695_reg[7]_0\(0) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_106,
      Q(2) => ap_CS_fsm_state22,
      Q(1) => ap_CS_fsm_state17,
      Q(0) => ap_CS_fsm_state14,
      S(7) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_63,
      S(6) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_64,
      S(5) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_65,
      S(4) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_66,
      S(3) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_67,
      S(2) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_68,
      S(1) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_69,
      S(0) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_70,
      add_ln39_2_fu_1185_p2(15 downto 0) => add_ln39_2_fu_1185_p2(15 downto 0),
      \add_ln39_2_fu_1185_p2_carry__0\(15 downto 0) => P_load_reg_1695(15 downto 0),
      \ap_CS_fsm_reg[16]\ => mac_muladd_16s_16s_15ns_31_4_1_U82_n_38,
      \ap_CS_fsm_reg[16]_0\ => mac_muladd_16s_16s_15ns_31_4_1_U82_n_39,
      \ap_CS_fsm_reg[16]_1\ => mac_muladd_16s_16s_15ns_31_4_1_U82_n_40,
      \ap_CS_fsm_reg[16]_2\ => mac_muladd_16s_16s_15ns_31_4_1_U82_n_41,
      \ap_CS_fsm_reg[21]\ => mac_muladd_16s_16s_15ns_31_4_1_U82_n_27,
      \ap_CS_fsm_reg[21]_0\ => mac_muladd_16s_16s_15ns_31_4_1_U82_n_42,
      ap_clk => ap_clk,
      d0(9) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_28,
      d0(8) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_29,
      d0(7) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_30,
      d0(6) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_31,
      d0(5) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_32,
      d0(4) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_33,
      d0(3) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_34,
      d0(2) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_35,
      d0(1) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_36,
      d0(0) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_37,
      \div_3_loc_fu_134_reg[10]\ => mac_muladd_16s_16s_15ns_31_4_1_U82_n_44,
      icmp_ln134_reg_1617 => icmp_ln134_reg_1617,
      \icmp_ln134_reg_1617_reg[0]\ => mac_muladd_16s_16s_15ns_31_4_1_U82_n_43,
      icmp_ln162_reg_1423 => icmp_ln162_reg_1423,
      icmp_ln194_reg_1571 => icmp_ln194_reg_1571,
      icmp_ln198_reg_1608 => icmp_ln198_reg_1608,
      icmp_ln209_fu_956_p2_carry(15 downto 0) => temp_1_reg_1585(15 downto 0),
      q00(15) => K_U_n_14,
      q00(14) => K_U_n_15,
      q00(13) => K_U_n_16,
      q00(12) => K_U_n_17,
      q00(11) => K_U_n_18,
      q00(10) => K_U_n_19,
      q00(9) => K_U_n_20,
      q00(8) => K_U_n_21,
      q00(7) => K_U_n_22,
      q00(6) => K_U_n_23,
      q00(5) => K_U_n_24,
      q00(4) => K_U_n_25,
      q00(3) => K_U_n_26,
      q00(2) => K_U_n_27,
      q00(1) => K_U_n_28,
      q00(0) => K_U_n_29,
      \q0_reg[10]\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_20,
      \q0_reg[14]\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_19,
      \q0_reg[1]\(0) => icmp_ln40_2_fu_1196_p2,
      \q0_reg[1]_0\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_36,
      \q0_reg[2]\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_27,
      \q0_reg[3]\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_26,
      \q0_reg[4]\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_25,
      \q0_reg[5]\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_24,
      \q0_reg[6]\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_23,
      \q0_reg[7]\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_22,
      \q0_reg[8]\ => mac_muladd_16s_16s_15ns_31_4_1_U81_n_21,
      ram_reg_0_15_15_15_i_1(5) => q0(15),
      ram_reg_0_15_15_15_i_1(4 downto 2) => q0(13 downto 11),
      ram_reg_0_15_15_15_i_1(1) => q0(9),
      ram_reg_0_15_15_15_i_1(0) => q0(0),
      ram_reg_0_15_1_1_i_2(1) => sum_1_fu_1190_p2(16),
      ram_reg_0_15_1_1_i_2(0) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_73,
      \retval_0_i43_reg_380_reg[14]\(14 downto 7) => sel0(14 downto 7),
      \retval_0_i43_reg_380_reg[14]\(6) => \^b\(3),
      \retval_0_i43_reg_380_reg[14]\(5 downto 4) => sel0(5 downto 4),
      \retval_0_i43_reg_380_reg[14]\(3 downto 2) => \^b\(2 downto 1),
      \retval_0_i43_reg_380_reg[14]\(1) => sel0(1),
      \retval_0_i43_reg_380_reg[14]\(0) => \^b\(0),
      \sum_1_fu_1190_p2_carry__0\ => P_U_n_20
    );
mac_muladd_16s_16s_15ns_31_4_1_U83: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_3
     port map (
      B(15 downto 7) => sel0(15 downto 7),
      B(6) => \^b\(3),
      B(5 downto 4) => sel0(5 downto 4),
      B(3 downto 2) => \^b\(2 downto 1),
      B(1) => sel0(1),
      B(0) => \^b\(0),
      CO(0) => \sum_2_fu_1277_p2_carry__0_n_12\,
      DI(0) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_12,
      DSP_ALU_INST(0) => P_ce0,
      \K_load_reg_1683_reg[14]\(0) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_15,
      \K_load_reg_1683_reg[15]\(7) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_32,
      \K_load_reg_1683_reg[15]\(6) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_33,
      \K_load_reg_1683_reg[15]\(5) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_34,
      \K_load_reg_1683_reg[15]\(4) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_35,
      \K_load_reg_1683_reg[15]\(3) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_36,
      \K_load_reg_1683_reg[15]\(2) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_37,
      \K_load_reg_1683_reg[15]\(1) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_38,
      \K_load_reg_1683_reg[15]\(0) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_39,
      \K_load_reg_1683_reg[15]_0\(7) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_48,
      \K_load_reg_1683_reg[15]_0\(6) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_49,
      \K_load_reg_1683_reg[15]_0\(5) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_50,
      \K_load_reg_1683_reg[15]_0\(4) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_51,
      \K_load_reg_1683_reg[15]_0\(3) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_52,
      \K_load_reg_1683_reg[15]_0\(2) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_53,
      \K_load_reg_1683_reg[15]_0\(1) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_54,
      \K_load_reg_1683_reg[15]_0\(0) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_55,
      \K_load_reg_1683_reg[7]\(7) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_40,
      \K_load_reg_1683_reg[7]\(6) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_41,
      \K_load_reg_1683_reg[7]\(5) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_42,
      \K_load_reg_1683_reg[7]\(4) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_43,
      \K_load_reg_1683_reg[7]\(3) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_44,
      \K_load_reg_1683_reg[7]\(2) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_45,
      \K_load_reg_1683_reg[7]\(1) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_46,
      \K_load_reg_1683_reg[7]\(0) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_47,
      \K_load_reg_1683_reg[7]_0\(7) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_56,
      \K_load_reg_1683_reg[7]_0\(6) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_57,
      \K_load_reg_1683_reg[7]_0\(5) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_58,
      \K_load_reg_1683_reg[7]_0\(4) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_59,
      \K_load_reg_1683_reg[7]_0\(3) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_60,
      \K_load_reg_1683_reg[7]_0\(2) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_61,
      \K_load_reg_1683_reg[7]_0\(1) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_62,
      \K_load_reg_1683_reg[7]_0\(0) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_63,
      O(1 downto 0) => sum_2_fu_1277_p2(15 downto 14),
      Q(1) => ap_CS_fsm_state22,
      Q(0) => ap_CS_fsm_state14,
      S(1) => sum_2_fu_1277_p2(16),
      S(0) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_14,
      add_ln39_4_fu_1272_p2(15 downto 0) => add_ln39_4_fu_1272_p2(15 downto 0),
      \add_ln39_4_fu_1272_p2_carry__0\(15 downto 0) => K_load_reg_1683(15 downto 0),
      ap_clk => ap_clk,
      d0(15) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_16,
      d0(14) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_17,
      d0(13) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_18,
      d0(12) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_19,
      d0(11) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_20,
      d0(10) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_21,
      d0(9) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_22,
      d0(8) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_23,
      d0(7) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_24,
      d0(6) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_25,
      d0(5) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_26,
      d0(4) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_27,
      d0(3) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_28,
      d0(2) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_29,
      d0(1) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_30,
      d0(0) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_31,
      q00(15 downto 0) => q00_1(15 downto 0),
      \q0_reg[15]\(0) => icmp_ln40_4_fu_1283_p2,
      \q0_reg[15]_0\(15 downto 0) => q0(15 downto 0),
      \sum_2_fu_1277_p2_carry__0\ => K_U_n_13
    );
\or_ln107_reg_1463_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => or_ln107_fu_653_p2,
      Q => \^or_ln107_reg_1463\,
      R => '0'
    );
\q0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^q\(0),
      I1 => LARc_we0_0(2),
      I2 => LARc_we0_0(0),
      I3 => \q2_reg[3]\(0),
      O => E(0)
    );
\q3[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => LARc_we0_0(2),
      I1 => \^q\(0),
      O => \ap_CS_fsm_reg[3]_1\(0)
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0E0E0E0E0"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_NS_fsm(1),
      I2 => LARc_we0_0(2),
      I3 => ram_reg_bram_1_0,
      I4 => ram_reg_bram_1_1,
      I5 => LARc_we0_0(0),
      O => ce0
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => i_fu_150_reg(2),
      I1 => \^q\(1),
      I2 => LARc_we0_0(2),
      I3 => grp_Autocorrelation_fu_103_L_ACF_address0(0),
      O => address0(0)
    );
\retval_0_i43_reg_380[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => retval_0_i43_reg_380(1),
      I1 => mac_muladd_16s_16s_15ns_31_4_1_U82_n_43,
      I2 => div_3_loc_fu_134(1),
      O => ap_phi_mux_retval_0_i43_phi_fu_384_p4(1)
    );
\retval_0_i43_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^b\(0),
      Q => retval_0_i43_reg_380(0),
      R => ap_NS_fsm15_out
    );
\retval_0_i43_reg_380_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_retval_0_i43_phi_fu_384_p4(10),
      Q => retval_0_i43_reg_380(10),
      R => ap_NS_fsm15_out
    );
\retval_0_i43_reg_380_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_retval_0_i43_phi_fu_384_p4(11),
      Q => retval_0_i43_reg_380(11),
      R => ap_NS_fsm15_out
    );
\retval_0_i43_reg_380_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_retval_0_i43_phi_fu_384_p4(12),
      Q => retval_0_i43_reg_380(12),
      R => ap_NS_fsm15_out
    );
\retval_0_i43_reg_380_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_retval_0_i43_phi_fu_384_p4(13),
      Q => retval_0_i43_reg_380(13),
      R => ap_NS_fsm15_out
    );
\retval_0_i43_reg_380_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_retval_0_i43_phi_fu_384_p4(14),
      Q => retval_0_i43_reg_380(14),
      R => ap_NS_fsm15_out
    );
\retval_0_i43_reg_380_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_retval_0_i43_phi_fu_384_p4(15),
      Q => retval_0_i43_reg_380(15),
      R => ap_NS_fsm15_out
    );
\retval_0_i43_reg_380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_retval_0_i43_phi_fu_384_p4(1),
      Q => retval_0_i43_reg_380(1),
      R => ap_NS_fsm15_out
    );
\retval_0_i43_reg_380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_retval_0_i43_phi_fu_384_p4(2),
      Q => retval_0_i43_reg_380(2),
      R => ap_NS_fsm15_out
    );
\retval_0_i43_reg_380_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_retval_0_i43_phi_fu_384_p4(3),
      Q => retval_0_i43_reg_380(3),
      R => ap_NS_fsm15_out
    );
\retval_0_i43_reg_380_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_retval_0_i43_phi_fu_384_p4(4),
      Q => retval_0_i43_reg_380(4),
      R => ap_NS_fsm15_out
    );
\retval_0_i43_reg_380_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_retval_0_i43_phi_fu_384_p4(5),
      Q => retval_0_i43_reg_380(5),
      R => ap_NS_fsm15_out
    );
\retval_0_i43_reg_380_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_retval_0_i43_phi_fu_384_p4(6),
      Q => retval_0_i43_reg_380(6),
      R => ap_NS_fsm15_out
    );
\retval_0_i43_reg_380_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_retval_0_i43_phi_fu_384_p4(7),
      Q => retval_0_i43_reg_380(7),
      R => ap_NS_fsm15_out
    );
\retval_0_i43_reg_380_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_retval_0_i43_phi_fu_384_p4(8),
      Q => retval_0_i43_reg_380(8),
      R => ap_NS_fsm15_out
    );
\retval_0_i43_reg_380_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_phi_mux_retval_0_i43_phi_fu_384_p4(9),
      Q => retval_0_i43_reg_380(9),
      R => ap_NS_fsm15_out
    );
\sh_prom_cast_cast_cast_cast_reg_1469[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAB"
    )
        port map (
      I0 => zext_ln107_fu_734_p1(0),
      I1 => \^and_ln107_reg_1452\,
      I2 => \^icmp_ln107_reg_1427\,
      I3 => \^or_ln107_reg_1463\,
      I4 => \sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_0\(0),
      O => sh_prom_cast_cast_cast_fu_751_p1(0)
    );
\sh_prom_cast_cast_cast_cast_reg_1469[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F2222FF0F2222"
    )
        port map (
      I0 => \^and_ln107_reg_1452\,
      I1 => \sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_1\(0),
      I2 => \sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_2\(0),
      I3 => \^and_ln107_4_reg_1458\,
      I4 => \^or_ln107_reg_1463\,
      I5 => \sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_3\(0),
      O => zext_ln107_fu_734_p1(0)
    );
\sh_prom_cast_cast_cast_cast_reg_1469[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^and_ln107_reg_1452\,
      I1 => \^or_ln107_reg_1463\,
      O => \and_ln107_reg_1452_reg[0]_0\
    );
\sh_prom_cast_cast_cast_cast_reg_1469[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^and_ln107_reg_1452\,
      I1 => \^icmp_ln107_reg_1427\,
      I2 => \^or_ln107_reg_1463\,
      O => \or_ln107_2_fu_738_p2__1\
    );
\sh_prom_cast_cast_cast_cast_reg_1469_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => sh_prom_cast_cast_cast_fu_751_p1(0),
      Q => \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0\(0),
      R => '0'
    );
\sh_prom_cast_cast_cast_cast_reg_1469_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_1\(0),
      Q => \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0\(1),
      R => '0'
    );
\sh_prom_cast_cast_cast_cast_reg_1469_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_1\(1),
      Q => \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0\(2),
      R => '0'
    );
\sh_prom_cast_cast_cast_cast_reg_1469_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_1\(2),
      Q => \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0\(3),
      R => '0'
    );
\sh_prom_cast_cast_cast_cast_reg_1469_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_1\(3),
      Q => \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0\(4),
      R => '0'
    );
\sh_prom_cast_cast_cast_cast_reg_1469_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_1\(4),
      Q => \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0\(5),
      R => '0'
    );
sum_1_fu_1190_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => sum_1_fu_1190_p2_carry_n_12,
      CO(6) => sum_1_fu_1190_p2_carry_n_13,
      CO(5) => sum_1_fu_1190_p2_carry_n_14,
      CO(4) => sum_1_fu_1190_p2_carry_n_15,
      CO(3) => sum_1_fu_1190_p2_carry_n_16,
      CO(2) => sum_1_fu_1190_p2_carry_n_17,
      CO(1) => sum_1_fu_1190_p2_carry_n_18,
      CO(0) => sum_1_fu_1190_p2_carry_n_19,
      DI(7 downto 0) => P_load_reg_1695(7 downto 0),
      O(7 downto 0) => NLW_sum_1_fu_1190_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_83,
      S(6) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_84,
      S(5) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_85,
      S(4) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_86,
      S(3) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_87,
      S(2) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_88,
      S(1) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_89,
      S(0) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_90
    );
\sum_1_fu_1190_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sum_1_fu_1190_p2_carry_n_12,
      CI_TOP => '0',
      CO(7) => \sum_1_fu_1190_p2_carry__0_n_12\,
      CO(6) => \sum_1_fu_1190_p2_carry__0_n_13\,
      CO(5) => \sum_1_fu_1190_p2_carry__0_n_14\,
      CO(4) => \sum_1_fu_1190_p2_carry__0_n_15\,
      CO(3) => \sum_1_fu_1190_p2_carry__0_n_16\,
      CO(2) => \sum_1_fu_1190_p2_carry__0_n_17\,
      CO(1) => \sum_1_fu_1190_p2_carry__0_n_18\,
      CO(0) => \sum_1_fu_1190_p2_carry__0_n_19\,
      DI(7) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_71,
      DI(6 downto 0) => P_load_reg_1695(14 downto 8),
      O(7 downto 6) => sum_1_fu_1190_p2(15 downto 14),
      O(5 downto 0) => \NLW_sum_1_fu_1190_p2_carry__0_O_UNCONNECTED\(5 downto 0),
      S(7) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_75,
      S(6) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_76,
      S(5) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_77,
      S(4) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_78,
      S(3) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_79,
      S(2) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_80,
      S(1) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_81,
      S(0) => mac_muladd_16s_16s_15ns_31_4_1_U82_n_82
    );
sum_2_fu_1277_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => sum_2_fu_1277_p2_carry_n_12,
      CO(6) => sum_2_fu_1277_p2_carry_n_13,
      CO(5) => sum_2_fu_1277_p2_carry_n_14,
      CO(4) => sum_2_fu_1277_p2_carry_n_15,
      CO(3) => sum_2_fu_1277_p2_carry_n_16,
      CO(2) => sum_2_fu_1277_p2_carry_n_17,
      CO(1) => sum_2_fu_1277_p2_carry_n_18,
      CO(0) => sum_2_fu_1277_p2_carry_n_19,
      DI(7 downto 0) => K_load_reg_1683(7 downto 0),
      O(7 downto 0) => NLW_sum_2_fu_1277_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_40,
      S(6) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_41,
      S(5) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_42,
      S(4) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_43,
      S(3) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_44,
      S(2) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_45,
      S(1) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_46,
      S(0) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_47
    );
\sum_2_fu_1277_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sum_2_fu_1277_p2_carry_n_12,
      CI_TOP => '0',
      CO(7) => \sum_2_fu_1277_p2_carry__0_n_12\,
      CO(6) => \sum_2_fu_1277_p2_carry__0_n_13\,
      CO(5) => \sum_2_fu_1277_p2_carry__0_n_14\,
      CO(4) => \sum_2_fu_1277_p2_carry__0_n_15\,
      CO(3) => \sum_2_fu_1277_p2_carry__0_n_16\,
      CO(2) => \sum_2_fu_1277_p2_carry__0_n_17\,
      CO(1) => \sum_2_fu_1277_p2_carry__0_n_18\,
      CO(0) => \sum_2_fu_1277_p2_carry__0_n_19\,
      DI(7) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_12,
      DI(6 downto 0) => K_load_reg_1683(14 downto 8),
      O(7 downto 6) => sum_2_fu_1277_p2(15 downto 14),
      O(5 downto 0) => \NLW_sum_2_fu_1277_p2_carry__0_O_UNCONNECTED\(5 downto 0),
      S(7) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_32,
      S(6) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_33,
      S(5) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_34,
      S(4) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_35,
      S(3) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_36,
      S(2) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_37,
      S(1) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_38,
      S(0) => mac_muladd_16s_16s_15ns_31_4_1_U83_n_39
    );
sum_fu_1029_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => sum_fu_1029_p2_carry_n_12,
      CO(6) => sum_fu_1029_p2_carry_n_13,
      CO(5) => sum_fu_1029_p2_carry_n_14,
      CO(4) => sum_fu_1029_p2_carry_n_15,
      CO(3) => sum_fu_1029_p2_carry_n_16,
      CO(2) => sum_fu_1029_p2_carry_n_17,
      CO(1) => sum_fu_1029_p2_carry_n_18,
      CO(0) => sum_fu_1029_p2_carry_n_19,
      DI(7 downto 0) => L_denum_reg_1601(7 downto 0),
      O(7 downto 0) => NLW_sum_fu_1029_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_45,
      S(6) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_46,
      S(5) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_47,
      S(4) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_48,
      S(3) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_49,
      S(2) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_50,
      S(1) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_51,
      S(0) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_52
    );
\sum_fu_1029_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sum_fu_1029_p2_carry_n_12,
      CI_TOP => '0',
      CO(7) => \sum_fu_1029_p2_carry__0_n_12\,
      CO(6) => \sum_fu_1029_p2_carry__0_n_13\,
      CO(5) => \sum_fu_1029_p2_carry__0_n_14\,
      CO(4) => \sum_fu_1029_p2_carry__0_n_15\,
      CO(3) => \sum_fu_1029_p2_carry__0_n_16\,
      CO(2) => \sum_fu_1029_p2_carry__0_n_17\,
      CO(1) => \sum_fu_1029_p2_carry__0_n_18\,
      CO(0) => \sum_fu_1029_p2_carry__0_n_19\,
      DI(7) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_32,
      DI(6 downto 0) => L_denum_reg_1601(14 downto 8),
      O(7) => sum_fu_1029_p2(15),
      O(6) => \sum_fu_1029_p2__0\(14),
      O(5 downto 0) => \NLW_sum_fu_1029_p2_carry__0_O_UNCONNECTED\(5 downto 0),
      S(7) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_37,
      S(6) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_38,
      S(5) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_39,
      S(4) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_40,
      S(3) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_41,
      S(2) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_42,
      S(1) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_43,
      S(0) => mac_muladd_16s_16s_15ns_31_4_1_U81_n_44
    );
\temp_1_reg_1585_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_44,
      Q => temp_1_reg_1585(0),
      R => '0'
    );
\temp_1_reg_1585_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_34,
      Q => temp_1_reg_1585(10),
      R => '0'
    );
\temp_1_reg_1585_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_33,
      Q => temp_1_reg_1585(11),
      R => '0'
    );
\temp_1_reg_1585_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_32,
      Q => temp_1_reg_1585(12),
      R => '0'
    );
\temp_1_reg_1585_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_31,
      Q => temp_1_reg_1585(13),
      R => '0'
    );
\temp_1_reg_1585_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_30,
      Q => temp_1_reg_1585(14),
      R => '0'
    );
\temp_1_reg_1585_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_29,
      Q => temp_1_reg_1585(15),
      R => '0'
    );
\temp_1_reg_1585_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_43,
      Q => temp_1_reg_1585(1),
      R => '0'
    );
\temp_1_reg_1585_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_42,
      Q => temp_1_reg_1585(2),
      R => '0'
    );
\temp_1_reg_1585_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_41,
      Q => temp_1_reg_1585(3),
      R => '0'
    );
\temp_1_reg_1585_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_40,
      Q => temp_1_reg_1585(4),
      R => '0'
    );
\temp_1_reg_1585_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_39,
      Q => temp_1_reg_1585(5),
      R => '0'
    );
\temp_1_reg_1585_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_38,
      Q => temp_1_reg_1585(6),
      R => '0'
    );
\temp_1_reg_1585_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_37,
      Q => temp_1_reg_1585(7),
      R => '0'
    );
\temp_1_reg_1585_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_36,
      Q => temp_1_reg_1585(8),
      R => '0'
    );
\temp_1_reg_1585_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_35,
      Q => temp_1_reg_1585(9),
      R => '0'
    );
\temp_6_reg_370_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_44,
      Q => temp_6_reg_370(0),
      S => P_U_n_67
    );
\temp_6_reg_370_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_61,
      Q => temp_6_reg_370(10),
      S => '0'
    );
\temp_6_reg_370_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_60,
      Q => temp_6_reg_370(11),
      S => '0'
    );
\temp_6_reg_370_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_59,
      Q => temp_6_reg_370(12),
      S => '0'
    );
\temp_6_reg_370_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_57,
      Q => temp_6_reg_370(13),
      S => P_U_n_67
    );
\temp_6_reg_370_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_58,
      Q => temp_6_reg_370(14),
      R => '0'
    );
\temp_6_reg_370_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_66,
      Q => temp_6_reg_370(1),
      S => '0'
    );
\temp_6_reg_370_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_65,
      Q => temp_6_reg_370(2),
      S => '0'
    );
\temp_6_reg_370_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_53,
      Q => temp_6_reg_370(3),
      S => P_U_n_67
    );
\temp_6_reg_370_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_54,
      Q => temp_6_reg_370(4),
      S => P_U_n_67
    );
\temp_6_reg_370_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_64,
      Q => temp_6_reg_370(5),
      S => '0'
    );
\temp_6_reg_370_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_63,
      Q => temp_6_reg_370(6),
      S => '0'
    );
\temp_6_reg_370_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_62,
      Q => temp_6_reg_370(7),
      S => '0'
    );
\temp_6_reg_370_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_55,
      Q => temp_6_reg_370(8),
      S => P_U_n_67
    );
\temp_6_reg_370_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => P_U_n_56,
      Q => temp_6_reg_370(9),
      S => P_U_n_67
    );
\trunc_ln194_reg_1628_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \idx_fu_162_reg_n_12_[0]\,
      Q => trunc_ln194_reg_1628(0),
      R => '0'
    );
\trunc_ln194_reg_1628_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \idx_fu_162_reg_n_12_[1]\,
      Q => trunc_ln194_reg_1628(1),
      R => '0'
    );
\trunc_ln194_reg_1628_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => \idx_fu_162_reg_n_12_[2]\,
      Q => trunc_ln194_reg_1628(2),
      R => '0'
    );
\zext_ln174_reg_1477_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \^i_fu_150_reg[3]_0\(0),
      Q => \zext_ln174_reg_1477_reg_n_12_[0]\,
      R => '0'
    );
\zext_ln174_reg_1477_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \^i_fu_150_reg[3]_0\(1),
      Q => \zext_ln174_reg_1477_reg_n_12_[1]\,
      R => '0'
    );
\zext_ln174_reg_1477_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_fu_150_reg(2),
      Q => \zext_ln174_reg_1477_reg_n_12_[2]\,
      R => '0'
    );
\zext_ln174_reg_1477_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \^i_fu_150_reg[3]_0\(2),
      Q => \zext_ln174_reg_1477_reg_n_12_[3]\,
      R => '0'
    );
\zext_ln181_reg_1497_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_fu_154_reg(0),
      Q => zext_ln181_reg_1497_reg(0),
      R => '0'
    );
\zext_ln181_reg_1497_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_fu_154_reg(1),
      Q => zext_ln181_reg_1497_reg(1),
      R => '0'
    );
\zext_ln181_reg_1497_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_fu_154_reg(2),
      Q => zext_ln181_reg_1497_reg(2),
      R => '0'
    );
\zext_ln181_reg_1497_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_fu_154_reg(3),
      Q => zext_ln181_reg_1497_reg(3),
      R => '0'
    );
\zext_ln187_reg_1517_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_2_fu_158_reg(0),
      Q => zext_ln187_reg_1517_reg(0),
      R => '0'
    );
\zext_ln187_reg_1517_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_2_fu_158_reg(1),
      Q => zext_ln187_reg_1517_reg(1),
      R => '0'
    );
\zext_ln187_reg_1517_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_2_fu_158_reg(2),
      Q => zext_ln187_reg_1517_reg(2),
      R => '0'
    );
\zext_ln187_reg_1517_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_2_fu_158_reg(3),
      Q => zext_ln187_reg_1517_reg(3),
      R => '0'
    );
\zext_ln194_reg_1580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \idx_fu_162_reg_n_12_[0]\,
      Q => \zext_ln194_reg_1580_reg_n_12_[0]\,
      R => '0'
    );
\zext_ln194_reg_1580_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \idx_fu_162_reg_n_12_[1]\,
      Q => \zext_ln194_reg_1580_reg_n_12_[1]\,
      R => '0'
    );
\zext_ln194_reg_1580_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \idx_fu_162_reg_n_12_[2]\,
      Q => \zext_ln194_reg_1580_reg_n_12_[2]\,
      R => '0'
    );
\zext_ln219_reg_1663_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => m_reg_391(0),
      Q => zext_ln219_reg_1663_reg(0),
      R => '0'
    );
\zext_ln219_reg_1663_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => m_reg_391(1),
      Q => zext_ln219_reg_1663_reg(1),
      R => '0'
    );
\zext_ln219_reg_1663_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => m_reg_391(2),
      Q => zext_ln219_reg_1663_reg(2),
      R => '0'
    );
\zext_ln219_reg_1663_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state18,
      D => m_reg_391(3),
      Q => zext_ln219_reg_1663_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation is
  port (
    and_ln107_reg_1350 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    and_ln107_8_reg_1356 : out STD_LOGIC;
    or_ln107_reg_1361 : out STD_LOGIC;
    icmp_ln107_reg_1330 : out STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln57_reg_1325_reg[0]_0\ : out STD_LOGIC;
    indata_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    indata_address1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_Autocorrelation_fu_103_L_ACF_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    indata_ce0 : out STD_LOGIC;
    indata_ce1 : out STD_LOGIC;
    address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    indata_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    smax_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    grp_Autocorrelation_fu_103_bitoff_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    indata_we0 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]_0\ : out STD_LOGIC;
    \empty_fu_94_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \or_ln107_reg_1361_reg[0]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    d1 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ce1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Autocorrelation_fu_103_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst : in STD_LOGIC;
    grp_Autocorrelation_fu_103_ap_start_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \icmp_ln62_1_reg_1381_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln62_1_reg_1381_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln62_1_reg_1381_reg[0]_2\ : in STD_LOGIC;
    \b_assign_reg_1385_reg[13]_0\ : in STD_LOGIC;
    \scalauto_2_reg_1372_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln62_1_reg_1381_reg[0]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \icmp_ln62_1_reg_1381_reg[0]_4\ : in STD_LOGIC;
    \scalauto_2_reg_1372[2]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \icmp_ln62_reg_1377_reg[0]_0\ : in STD_LOGIC;
    \add_ln120_reg_1688_reg[63]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_bram_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_1_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_start : in STD_LOGIC;
    \reg_427_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \add_ln122_reg_1739_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation : entity is "Gsm_LPC_Analysis_Autocorrelation";
end bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation is
  signal L_ACF_load_1_reg_1537 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal L_ACF_load_2_reg_1542 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal L_ACF_load_3_reg_1576 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal L_ACF_load_4_reg_1581 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln115_1_fu_937_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal add_ln115_1_reg_1663 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \add_ln115_1_reg_1663[39]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[39]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[39]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[39]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[39]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[39]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[39]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[47]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[47]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[47]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[47]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[47]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[47]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[47]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[47]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[55]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[55]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[55]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[55]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[55]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[55]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[55]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[55]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[63]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[63]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[63]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[63]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[63]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[63]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[63]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln115_1_reg_1663[63]_i_9_n_12\ : STD_LOGIC;
  signal add_ln115_fu_1005_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal add_ln115_reg_1709 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \add_ln115_reg_1709[15]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_17_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_19_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_20_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_21_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_22_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_23_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_24_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_25_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_26_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[15]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_17_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_19_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_20_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_21_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_22_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_23_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_24_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_25_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_26_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[23]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_17_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_19_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_20_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_21_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_22_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_23_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_24_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_25_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_26_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[31]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[39]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[39]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[39]_i_17_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[39]_i_18_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[39]_i_19_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[39]_i_20_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[39]_i_21_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[39]_i_22_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[39]_i_23_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[39]_i_24_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[39]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[39]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[39]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[39]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[39]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[39]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[39]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[39]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[47]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[47]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[47]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[47]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[47]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[47]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[47]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[47]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[55]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[55]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[55]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[55]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[55]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[55]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[55]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[55]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[63]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[63]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[63]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[63]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[63]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[63]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[63]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[63]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[7]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[7]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[7]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[7]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[7]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[7]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[7]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[7]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[7]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[7]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[7]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[7]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[7]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[7]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709[7]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[15]_i_18_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[15]_i_18_n_13\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[15]_i_18_n_14\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[15]_i_18_n_15\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[15]_i_18_n_16\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[15]_i_18_n_17\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[15]_i_18_n_18\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[15]_i_18_n_19\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[15]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[15]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[15]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[15]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[23]_i_18_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[23]_i_18_n_13\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[23]_i_18_n_14\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[23]_i_18_n_15\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[23]_i_18_n_16\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[23]_i_18_n_17\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[23]_i_18_n_18\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[23]_i_18_n_19\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[23]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[23]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[23]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[23]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[31]_i_18_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[31]_i_18_n_13\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[31]_i_18_n_14\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[31]_i_18_n_15\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[31]_i_18_n_16\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[31]_i_18_n_17\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[31]_i_18_n_18\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[31]_i_18_n_19\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[31]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[31]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[31]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[31]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[31]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[31]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[31]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[31]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[39]_i_13_n_18\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[39]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[39]_i_14_n_13\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[39]_i_14_n_14\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[39]_i_14_n_15\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[39]_i_14_n_16\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[39]_i_14_n_17\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[39]_i_14_n_18\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[39]_i_14_n_19\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[39]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[39]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[39]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[39]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[39]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[39]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[39]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[39]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[47]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[47]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[47]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[47]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[47]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[47]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[47]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[47]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[55]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[55]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[55]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[55]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[55]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[55]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[55]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[55]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[63]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[63]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[63]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[63]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[63]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[63]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[63]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[7]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[7]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[7]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln115_reg_1709_reg[7]_i_1_n_19\ : STD_LOGIC;
  signal add_ln116_fu_1020_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal add_ln116_reg_1714 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \add_ln116_reg_1714[15]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[15]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[15]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[15]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[15]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[15]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[15]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[15]_i_17_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[15]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[15]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[15]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[15]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[15]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[15]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[15]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[15]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[23]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[23]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[23]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[23]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[23]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[23]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[23]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[23]_i_17_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[23]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[23]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[23]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[23]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[23]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[23]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[23]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[23]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[31]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[31]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[31]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[31]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[31]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[31]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[31]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[31]_i_17_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[31]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[31]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[31]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[31]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[31]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[31]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[31]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[31]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[39]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[39]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[39]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[39]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[39]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[39]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[39]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[39]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[39]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[47]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[47]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[47]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[47]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[47]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[47]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[47]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[47]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[55]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[55]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[55]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[55]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[55]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[55]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[55]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[55]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[63]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[63]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[63]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[63]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[63]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[63]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[63]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[63]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[7]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[7]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[7]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[7]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[7]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[7]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[7]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[7]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[7]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[7]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[7]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[7]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[7]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[7]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714[7]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[15]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[15]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[15]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[15]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[23]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[23]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[23]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[23]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[31]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[31]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[31]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[31]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[31]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[31]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[31]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[31]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[39]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[39]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[39]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[39]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[39]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[39]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[39]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[39]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[47]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[47]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[47]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[47]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[47]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[47]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[47]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[47]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[55]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[55]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[55]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[55]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[55]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[55]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[55]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[55]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[63]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[63]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[63]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[63]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[63]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[63]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[63]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[7]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[7]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[7]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln116_reg_1714_reg[7]_i_1_n_19\ : STD_LOGIC;
  signal add_ln117_fu_1035_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal add_ln117_reg_1719 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \add_ln117_reg_1719[15]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[15]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[15]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[15]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[15]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[15]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[15]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[15]_i_17_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[15]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[15]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[15]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[15]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[15]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[15]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[15]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[15]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[23]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[23]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[23]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[23]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[23]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[23]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[23]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[23]_i_17_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[23]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[23]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[23]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[23]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[23]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[23]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[23]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[23]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[31]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[31]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[31]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[31]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[31]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[31]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[31]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[31]_i_17_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[31]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[31]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[31]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[31]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[31]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[31]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[31]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[31]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[39]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[39]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[39]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[39]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[39]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[39]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[39]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[39]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[47]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[47]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[47]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[47]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[47]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[47]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[47]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[47]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[55]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[55]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[55]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[55]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[55]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[55]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[55]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[55]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[63]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[63]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[63]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[63]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[63]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[63]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[63]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[63]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[7]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[7]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[7]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[7]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[7]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[7]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[7]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[7]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[7]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[7]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[7]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[7]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[7]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[7]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719[7]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[15]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[15]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[15]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[15]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[23]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[23]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[23]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[23]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[31]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[31]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[31]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[31]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[31]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[31]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[31]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[31]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[39]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[39]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[39]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[39]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[39]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[39]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[39]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[39]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[47]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[47]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[47]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[47]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[47]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[47]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[47]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[47]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[55]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[55]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[55]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[55]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[55]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[55]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[55]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[55]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[63]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[63]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[63]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[63]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[63]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[63]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[63]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[7]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[7]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[7]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln117_reg_1719_reg[7]_i_1_n_19\ : STD_LOGIC;
  signal add_ln118_fu_1050_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal add_ln118_reg_1724 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \add_ln118_reg_1724[15]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[15]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[15]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[15]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[15]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[15]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[15]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[15]_i_17_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[15]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[15]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[15]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[15]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[15]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[15]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[15]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[15]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[23]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[23]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[23]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[23]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[23]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[23]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[23]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[23]_i_17_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[23]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[23]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[23]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[23]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[23]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[23]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[23]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[23]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[31]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[31]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[31]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[31]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[31]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[31]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[31]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[31]_i_17_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[31]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[31]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[31]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[31]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[31]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[31]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[31]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[31]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[39]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[39]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[39]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[39]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[39]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[39]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[39]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[39]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[47]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[47]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[47]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[47]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[47]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[47]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[47]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[47]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[55]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[55]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[55]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[55]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[55]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[55]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[55]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[55]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[63]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[63]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[63]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[63]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[63]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[63]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[63]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[63]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[7]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[7]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[7]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[7]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[7]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[7]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[7]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[7]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[7]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[7]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[7]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[7]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[7]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[7]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724[7]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[15]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[15]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[15]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[15]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[23]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[23]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[23]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[23]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[31]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[31]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[31]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[31]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[31]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[31]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[31]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[31]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[39]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[39]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[39]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[39]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[39]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[39]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[39]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[39]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[47]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[47]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[47]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[47]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[47]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[47]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[47]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[47]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[55]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[55]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[55]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[55]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[55]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[55]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[55]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[55]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[63]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[63]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[63]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[63]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[63]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[63]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[63]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[7]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[7]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[7]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln118_reg_1724_reg[7]_i_1_n_19\ : STD_LOGIC;
  signal add_ln119_fu_1065_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal add_ln119_reg_1729 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \add_ln119_reg_1729[15]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[15]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[15]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[15]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[15]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[15]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[15]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[15]_i_17_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[15]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[15]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[15]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[15]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[15]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[15]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[15]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[15]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[23]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[23]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[23]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[23]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[23]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[23]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[23]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[23]_i_17_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[23]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[23]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[23]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[23]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[23]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[23]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[23]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[23]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[31]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[31]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[31]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[31]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[31]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[31]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[31]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[31]_i_17_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[31]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[31]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[31]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[31]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[31]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[31]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[31]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[31]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[39]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[39]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[39]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[39]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[39]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[39]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[39]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[39]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[47]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[47]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[47]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[47]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[47]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[47]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[47]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[47]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[55]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[55]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[55]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[55]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[55]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[55]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[55]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[55]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[63]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[63]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[63]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[63]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[63]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[63]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[63]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[63]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[7]_i_10_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[7]_i_11_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[7]_i_12_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[7]_i_13_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[7]_i_14_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[7]_i_15_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[7]_i_16_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[7]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[7]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[7]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[7]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[7]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[7]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[7]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729[7]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[15]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[15]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[15]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[15]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[23]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[23]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[23]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[23]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[31]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[31]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[31]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[31]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[31]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[31]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[31]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[31]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[39]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[39]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[39]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[39]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[39]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[39]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[39]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[39]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[47]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[47]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[47]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[47]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[47]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[47]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[47]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[47]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[55]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[55]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[55]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[55]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[55]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[55]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[55]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[55]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[63]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[63]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[63]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[63]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[63]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[63]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[63]_i_1_n_19\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[7]_i_1_n_16\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[7]_i_1_n_17\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[7]_i_1_n_18\ : STD_LOGIC;
  signal \add_ln119_reg_1729_reg[7]_i_1_n_19\ : STD_LOGIC;
  signal add_ln120_fu_958_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln120_reg_1688 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal add_ln121_fu_1075_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal add_ln121_reg_1734 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \add_ln121_reg_1734[39]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[39]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[39]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[39]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[39]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[39]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[39]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[39]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[47]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[47]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[47]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[47]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[47]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[47]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[47]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[47]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[55]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[55]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[55]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[55]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[55]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[55]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[55]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[55]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[63]_i_2_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[63]_i_3_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[63]_i_4_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[63]_i_5_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[63]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[63]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[63]_i_8_n_12\ : STD_LOGIC;
  signal \add_ln121_reg_1734[63]_i_9_n_12\ : STD_LOGIC;
  signal add_ln122_reg_1739 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal add_ln49_fu_93_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln64_fu_89_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_12 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_13 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_14 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_15 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_16 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_17 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_18 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_19 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_20 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_21 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_22 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_23 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_24 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_25 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_26 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_27 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_28 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_29 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_30 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_31 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_32 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_33 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_34 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_35 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_36 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_37 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_38 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_39 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_40 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_41 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_42 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_43 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U56_n_44 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_12 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_13 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_14 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_15 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_16 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_17 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_18 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_19 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_20 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_21 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_22 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_23 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_24 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_25 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_26 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_27 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_28 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_29 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_30 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_31 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_32 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_33 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_34 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_35 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_36 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_37 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_38 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_39 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_40 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_41 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_42 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_43 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_44 : STD_LOGIC;
  signal am_addmul_16s_16s_16s_33_4_1_U65_n_45 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_29 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_30 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_31 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_32 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_33 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_34 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_35 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_36 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_37 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_38 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_39 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_40 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_41 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_42 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_43 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_44 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_29 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_30 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_31 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_32 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_33 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_34 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_35 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_36 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_37 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_38 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_39 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_40 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_41 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_42 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_43 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_44 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_29 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_30 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_31 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_32 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_33 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_34 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_35 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_36 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_37 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_38 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_39 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_40 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_41 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_42 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_43 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_44 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_45 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_46 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_29 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_30 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_31 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_32 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_33 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_34 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_35 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_36 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_37 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_38 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_39 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_40 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_41 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_42 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_43 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_44 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_45 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_46 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_47 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_48 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_12 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_13 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_14 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_15 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_16 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_17 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_18 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_19 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_20 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_21 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_22 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_23 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_24 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_25 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_26 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_27 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_28 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_29 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_30 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_31 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_32 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_33 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_34 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_35 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_36 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_37 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_38 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_39 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_40 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_41 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_42 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_43 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_44 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_45 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_46 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_47 : STD_LOGIC;
  signal ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_48 : STD_LOGIC;
  signal and_ln107_8_fu_617_p2 : STD_LOGIC;
  signal \^and_ln107_8_reg_1356\ : STD_LOGIC;
  signal and_ln107_fu_587_p2 : STD_LOGIC;
  signal \^and_ln107_reg_1350\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7_n_12\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[18]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_12_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state19 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state20 : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 22 downto 1 );
  signal ap_NS_fsm14_out : STD_LOGIC;
  signal \^ap_clk_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal b_assign_fu_756_p2 : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal b_assign_reg_1385 : STD_LOGIC_VECTOR ( 14 downto 11 );
  signal \b_assign_reg_1385[11]_i_1_n_12\ : STD_LOGIC;
  signal empty_89_reg_1744 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_14 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_15 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_16 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_39 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_13 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_14 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_15 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_150 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_16 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_19 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_21 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_n_13 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_n_21 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1 : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_n_48 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_ce0 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_21 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_22 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_27 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_29 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_46 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_48 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_49 : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg : STD_LOGIC;
  signal grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_n_16 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_ap_done : STD_LOGIC;
  signal icmp_ln107_fu_450_p2 : STD_LOGIC;
  signal \^icmp_ln107_reg_1330\ : STD_LOGIC;
  signal \^icmp_ln57_reg_1325_reg[0]_0\ : STD_LOGIC;
  signal icmp_ln62_1_fu_742_p2 : STD_LOGIC;
  signal icmp_ln62_1_reg_1381 : STD_LOGIC;
  signal \icmp_ln62_1_reg_1381[0]_i_2_n_12\ : STD_LOGIC;
  signal \icmp_ln62_1_reg_1381[0]_i_3_n_12\ : STD_LOGIC;
  signal \icmp_ln62_1_reg_1381[0]_i_5_n_12\ : STD_LOGIC;
  signal icmp_ln62_fu_720_p2 : STD_LOGIC;
  signal icmp_ln62_reg_1377 : STD_LOGIC;
  signal \indata_address0[0]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \indata_address0[2]_INST_0_i_1_n_12\ : STD_LOGIC;
  signal \indata_address0[2]_INST_0_i_4_n_12\ : STD_LOGIC;
  signal \indata_address0[7]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal \indata_address0[7]_INST_0_i_3_n_12\ : STD_LOGIC;
  signal \indata_address1[7]_INST_0_i_2_n_12\ : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_12 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_13 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_21 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_22 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_23 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_24 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_25 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_26 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_27 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_28 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_29 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_30 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_31 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_32 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_33 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_34 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_35 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_36 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_37 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_38 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_39 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_40 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_41 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_42 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_43 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_44 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_45 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_46 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_47 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_48 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_49 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_50 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_51 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_52 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_53 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_54 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_55 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_56 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_57 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_58 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_59 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_60 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_61 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_62 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_63 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_64 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_65 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_66 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_67 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_68 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_69 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_70 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_71 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_72 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_73 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_74 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U57_n_75 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_13 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_21 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_22 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_23 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_24 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_25 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_26 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_27 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_28 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_29 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_30 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_31 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_32 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_33 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_34 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_35 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_36 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_37 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_38 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_39 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_40 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_41 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_42 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_43 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_44 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_45 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_46 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_47 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_48 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_49 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_50 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_51 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_52 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_53 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_54 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_55 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_56 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_57 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_58 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_59 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U58_n_60 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_13 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_21 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_22 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_23 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_24 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_25 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_26 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_27 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_28 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_29 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_30 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_31 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_32 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_33 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_34 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_35 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_36 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_37 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_38 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_39 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_40 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_41 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_42 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_43 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_45 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_47 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_48 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U59_n_49 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_12 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_13 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_21 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_22 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_23 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_24 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_25 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_26 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_27 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_28 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_29 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_30 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_31 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_32 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_33 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_34 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_35 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_36 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_37 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_38 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_39 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_40 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_41 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_42 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_43 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_44 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U60_n_45 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_12 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_13 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_21 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_22 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_23 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_24 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_25 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_26 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_27 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_28 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_29 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_30 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_31 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_32 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_33 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_34 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_35 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_36 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_37 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_38 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_39 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_40 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_41 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_42 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_43 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_44 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_45 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_46 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_47 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_48 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_49 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_50 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_51 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_52 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_53 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_54 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_55 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_56 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_57 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_58 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_59 : STD_LOGIC;
  signal mac_muladd_16s_16s_32s_33_4_1_U61_n_60 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_12 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_13 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_21 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_22 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_23 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_24 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_25 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_26 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_27 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_28 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_29 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_30 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_31 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_32 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_33 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_34 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_35 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_36 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_37 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_38 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_39 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_40 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_41 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_42 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_43 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_44 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_45 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U62_n_46 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_12 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_13 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_14 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_15 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_16 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_17 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_18 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_19 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_20 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_21 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_22 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_23 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_24 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_25 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_26 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_27 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_28 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_29 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_30 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_31 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_32 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_33 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_34 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_35 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_36 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_37 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_38 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_39 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_40 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_41 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_42 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_43 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_44 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_45 : STD_LOGIC;
  signal mac_muladd_16s_16s_33s_33_4_1_U63_n_46 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U51_n_13 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U51_n_14 : STD_LOGIC;
  signal mul_16s_16s_32_1_1_U51_n_15 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_100 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_101 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_102 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_103 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_104 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_105 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_106 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_107 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_108 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_109 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_110 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_111 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_112 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_113 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_114 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_115 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_116 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_117 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_86 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_87 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_88 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_89 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_90 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_91 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_92 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_93 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_94 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_95 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_96 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_97 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_98 : STD_LOGIC;
  signal mul_ln103_reg_1648_reg_n_99 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_100 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_101 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_102 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_103 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_104 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_105 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_106 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_107 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_108 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_109 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_110 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_111 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_112 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_113 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_114 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_115 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_116 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_117 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_86 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_87 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_88 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_89 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_90 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_91 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_92 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_93 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_94 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_95 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_96 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_97 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_98 : STD_LOGIC;
  signal mul_ln87_reg_1633_reg_n_99 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_100 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_101 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_102 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_103 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_104 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_105 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_106 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_107 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_108 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_109 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_110 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_111 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_112 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_113 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_114 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_115 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_116 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_117 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_86 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_87 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_88 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_89 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_90 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_91 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_92 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_93 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_94 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_95 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_96 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_97 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_98 : STD_LOGIC;
  signal mul_ln98_reg_1643_reg_n_99 : STD_LOGIC;
  signal or_ln107_fu_623_p2 : STD_LOGIC;
  signal \^or_ln107_reg_1361\ : STD_LOGIC;
  signal \^or_ln107_reg_1361_reg[0]_0\ : STD_LOGIC;
  signal ram_reg_bram_0_i_85_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_88_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_89_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_91_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_92_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_93_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_94_n_12 : STD_LOGIC;
  signal ram_reg_bram_0_i_95_n_12 : STD_LOGIC;
  signal reg_417 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reg_422 : STD_LOGIC;
  signal \reg_422_reg_n_12_[0]\ : STD_LOGIC;
  signal \reg_422_reg_n_12_[10]\ : STD_LOGIC;
  signal \reg_422_reg_n_12_[11]\ : STD_LOGIC;
  signal \reg_422_reg_n_12_[12]\ : STD_LOGIC;
  signal \reg_422_reg_n_12_[13]\ : STD_LOGIC;
  signal \reg_422_reg_n_12_[14]\ : STD_LOGIC;
  signal \reg_422_reg_n_12_[15]\ : STD_LOGIC;
  signal \reg_422_reg_n_12_[1]\ : STD_LOGIC;
  signal \reg_422_reg_n_12_[2]\ : STD_LOGIC;
  signal \reg_422_reg_n_12_[3]\ : STD_LOGIC;
  signal \reg_422_reg_n_12_[4]\ : STD_LOGIC;
  signal \reg_422_reg_n_12_[5]\ : STD_LOGIC;
  signal \reg_422_reg_n_12_[6]\ : STD_LOGIC;
  signal \reg_422_reg_n_12_[7]\ : STD_LOGIC;
  signal \reg_422_reg_n_12_[8]\ : STD_LOGIC;
  signal \reg_422_reg_n_12_[9]\ : STD_LOGIC;
  signal reg_427 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \reg_427[63]_i_1_n_12\ : STD_LOGIC;
  signal scalauto_2_fu_713_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal scalauto_2_reg_1372 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \scalauto_2_reg_1372[1]_i_1_n_12\ : STD_LOGIC;
  signal \scalauto_2_reg_1372[2]_i_5_n_12\ : STD_LOGIC;
  signal sext_ln115_6_fu_1001_p1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal sl_4_reg_1421 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sl_reg_1395 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_add_ln115_reg_1709_reg[39]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln115_reg_1709_reg[39]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln115_reg_1709_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln116_reg_1714_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln117_reg_1719_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln118_reg_1724_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln119_reg_1729_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_mul_ln103_reg_1648_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln103_reg_1648_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln103_reg_1648_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln103_reg_1648_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln103_reg_1648_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln103_reg_1648_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln103_reg_1648_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln103_reg_1648_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln103_reg_1648_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln103_reg_1648_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_mul_ln103_reg_1648_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln103_reg_1648_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mul_ln122_reg_1693_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln122_reg_1693_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln122_reg_1693_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln122_reg_1693_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln122_reg_1693_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln122_reg_1693_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln122_reg_1693_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln122_reg_1693_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln122_reg_1693_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln122_reg_1693_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_mul_ln122_reg_1693_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln122_reg_1693_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mul_ln87_reg_1633_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln87_reg_1633_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln87_reg_1633_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln87_reg_1633_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln87_reg_1633_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln87_reg_1633_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln87_reg_1633_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln87_reg_1633_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln87_reg_1633_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln87_reg_1633_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_mul_ln87_reg_1633_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln87_reg_1633_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mul_ln98_reg_1643_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln98_reg_1643_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln98_reg_1643_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln98_reg_1643_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln98_reg_1643_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln98_reg_1643_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln98_reg_1643_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln98_reg_1643_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln98_reg_1643_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln98_reg_1643_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_mul_ln98_reg_1643_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln98_reg_1643_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln115_reg_1709[15]_i_10\ : label is "lutpair136";
  attribute HLUTNM of \add_ln115_reg_1709[15]_i_11\ : label is "lutpair135";
  attribute HLUTNM of \add_ln115_reg_1709[15]_i_12\ : label is "lutpair134";
  attribute HLUTNM of \add_ln115_reg_1709[15]_i_13\ : label is "lutpair133";
  attribute HLUTNM of \add_ln115_reg_1709[15]_i_14\ : label is "lutpair132";
  attribute HLUTNM of \add_ln115_reg_1709[15]_i_15\ : label is "lutpair131";
  attribute HLUTNM of \add_ln115_reg_1709[15]_i_16\ : label is "lutpair130";
  attribute HLUTNM of \add_ln115_reg_1709[15]_i_17\ : label is "lutpair129";
  attribute HLUTNM of \add_ln115_reg_1709[15]_i_2\ : label is "lutpair135";
  attribute HLUTNM of \add_ln115_reg_1709[15]_i_3\ : label is "lutpair134";
  attribute HLUTNM of \add_ln115_reg_1709[15]_i_4\ : label is "lutpair133";
  attribute HLUTNM of \add_ln115_reg_1709[15]_i_5\ : label is "lutpair132";
  attribute HLUTNM of \add_ln115_reg_1709[15]_i_6\ : label is "lutpair131";
  attribute HLUTNM of \add_ln115_reg_1709[15]_i_7\ : label is "lutpair130";
  attribute HLUTNM of \add_ln115_reg_1709[15]_i_8\ : label is "lutpair129";
  attribute HLUTNM of \add_ln115_reg_1709[15]_i_9\ : label is "lutpair128";
  attribute HLUTNM of \add_ln115_reg_1709[23]_i_10\ : label is "lutpair144";
  attribute HLUTNM of \add_ln115_reg_1709[23]_i_11\ : label is "lutpair143";
  attribute HLUTNM of \add_ln115_reg_1709[23]_i_12\ : label is "lutpair142";
  attribute HLUTNM of \add_ln115_reg_1709[23]_i_13\ : label is "lutpair141";
  attribute HLUTNM of \add_ln115_reg_1709[23]_i_14\ : label is "lutpair140";
  attribute HLUTNM of \add_ln115_reg_1709[23]_i_15\ : label is "lutpair139";
  attribute HLUTNM of \add_ln115_reg_1709[23]_i_16\ : label is "lutpair138";
  attribute HLUTNM of \add_ln115_reg_1709[23]_i_17\ : label is "lutpair137";
  attribute HLUTNM of \add_ln115_reg_1709[23]_i_2\ : label is "lutpair143";
  attribute HLUTNM of \add_ln115_reg_1709[23]_i_3\ : label is "lutpair142";
  attribute HLUTNM of \add_ln115_reg_1709[23]_i_4\ : label is "lutpair141";
  attribute HLUTNM of \add_ln115_reg_1709[23]_i_5\ : label is "lutpair140";
  attribute HLUTNM of \add_ln115_reg_1709[23]_i_6\ : label is "lutpair139";
  attribute HLUTNM of \add_ln115_reg_1709[23]_i_7\ : label is "lutpair138";
  attribute HLUTNM of \add_ln115_reg_1709[23]_i_8\ : label is "lutpair137";
  attribute HLUTNM of \add_ln115_reg_1709[23]_i_9\ : label is "lutpair136";
  attribute HLUTNM of \add_ln115_reg_1709[31]_i_11\ : label is "lutpair151";
  attribute HLUTNM of \add_ln115_reg_1709[31]_i_12\ : label is "lutpair150";
  attribute HLUTNM of \add_ln115_reg_1709[31]_i_13\ : label is "lutpair149";
  attribute HLUTNM of \add_ln115_reg_1709[31]_i_14\ : label is "lutpair148";
  attribute HLUTNM of \add_ln115_reg_1709[31]_i_15\ : label is "lutpair147";
  attribute HLUTNM of \add_ln115_reg_1709[31]_i_16\ : label is "lutpair146";
  attribute HLUTNM of \add_ln115_reg_1709[31]_i_17\ : label is "lutpair145";
  attribute HLUTNM of \add_ln115_reg_1709[31]_i_2\ : label is "lutpair151";
  attribute HLUTNM of \add_ln115_reg_1709[31]_i_3\ : label is "lutpair150";
  attribute HLUTNM of \add_ln115_reg_1709[31]_i_4\ : label is "lutpair149";
  attribute HLUTNM of \add_ln115_reg_1709[31]_i_5\ : label is "lutpair148";
  attribute HLUTNM of \add_ln115_reg_1709[31]_i_6\ : label is "lutpair147";
  attribute HLUTNM of \add_ln115_reg_1709[31]_i_7\ : label is "lutpair146";
  attribute HLUTNM of \add_ln115_reg_1709[31]_i_8\ : label is "lutpair145";
  attribute HLUTNM of \add_ln115_reg_1709[31]_i_9\ : label is "lutpair144";
  attribute HLUTNM of \add_ln115_reg_1709[7]_i_10\ : label is "lutpair127";
  attribute HLUTNM of \add_ln115_reg_1709[7]_i_11\ : label is "lutpair126";
  attribute HLUTNM of \add_ln115_reg_1709[7]_i_12\ : label is "lutpair125";
  attribute HLUTNM of \add_ln115_reg_1709[7]_i_13\ : label is "lutpair124";
  attribute HLUTNM of \add_ln115_reg_1709[7]_i_14\ : label is "lutpair123";
  attribute HLUTNM of \add_ln115_reg_1709[7]_i_15\ : label is "lutpair122";
  attribute HLUTNM of \add_ln115_reg_1709[7]_i_16\ : label is "lutpair121";
  attribute HLUTNM of \add_ln115_reg_1709[7]_i_2\ : label is "lutpair127";
  attribute HLUTNM of \add_ln115_reg_1709[7]_i_3\ : label is "lutpair126";
  attribute HLUTNM of \add_ln115_reg_1709[7]_i_4\ : label is "lutpair125";
  attribute HLUTNM of \add_ln115_reg_1709[7]_i_5\ : label is "lutpair124";
  attribute HLUTNM of \add_ln115_reg_1709[7]_i_6\ : label is "lutpair123";
  attribute HLUTNM of \add_ln115_reg_1709[7]_i_7\ : label is "lutpair122";
  attribute HLUTNM of \add_ln115_reg_1709[7]_i_8\ : label is "lutpair121";
  attribute HLUTNM of \add_ln115_reg_1709[7]_i_9\ : label is "lutpair128";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln115_reg_1709_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln115_reg_1709_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln115_reg_1709_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln115_reg_1709_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln115_reg_1709_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln115_reg_1709_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln115_reg_1709_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln115_reg_1709_reg[7]_i_1\ : label is 35;
  attribute HLUTNM of \add_ln116_reg_1714[15]_i_10\ : label is "lutpair105";
  attribute HLUTNM of \add_ln116_reg_1714[15]_i_11\ : label is "lutpair104";
  attribute HLUTNM of \add_ln116_reg_1714[15]_i_12\ : label is "lutpair103";
  attribute HLUTNM of \add_ln116_reg_1714[15]_i_13\ : label is "lutpair102";
  attribute HLUTNM of \add_ln116_reg_1714[15]_i_14\ : label is "lutpair101";
  attribute HLUTNM of \add_ln116_reg_1714[15]_i_15\ : label is "lutpair100";
  attribute HLUTNM of \add_ln116_reg_1714[15]_i_16\ : label is "lutpair99";
  attribute HLUTNM of \add_ln116_reg_1714[15]_i_17\ : label is "lutpair98";
  attribute HLUTNM of \add_ln116_reg_1714[15]_i_2\ : label is "lutpair104";
  attribute HLUTNM of \add_ln116_reg_1714[15]_i_3\ : label is "lutpair103";
  attribute HLUTNM of \add_ln116_reg_1714[15]_i_4\ : label is "lutpair102";
  attribute HLUTNM of \add_ln116_reg_1714[15]_i_5\ : label is "lutpair101";
  attribute HLUTNM of \add_ln116_reg_1714[15]_i_6\ : label is "lutpair100";
  attribute HLUTNM of \add_ln116_reg_1714[15]_i_7\ : label is "lutpair99";
  attribute HLUTNM of \add_ln116_reg_1714[15]_i_8\ : label is "lutpair98";
  attribute HLUTNM of \add_ln116_reg_1714[15]_i_9\ : label is "lutpair97";
  attribute HLUTNM of \add_ln116_reg_1714[23]_i_10\ : label is "lutpair113";
  attribute HLUTNM of \add_ln116_reg_1714[23]_i_11\ : label is "lutpair112";
  attribute HLUTNM of \add_ln116_reg_1714[23]_i_12\ : label is "lutpair111";
  attribute HLUTNM of \add_ln116_reg_1714[23]_i_13\ : label is "lutpair110";
  attribute HLUTNM of \add_ln116_reg_1714[23]_i_14\ : label is "lutpair109";
  attribute HLUTNM of \add_ln116_reg_1714[23]_i_15\ : label is "lutpair108";
  attribute HLUTNM of \add_ln116_reg_1714[23]_i_16\ : label is "lutpair107";
  attribute HLUTNM of \add_ln116_reg_1714[23]_i_17\ : label is "lutpair106";
  attribute HLUTNM of \add_ln116_reg_1714[23]_i_2\ : label is "lutpair112";
  attribute HLUTNM of \add_ln116_reg_1714[23]_i_3\ : label is "lutpair111";
  attribute HLUTNM of \add_ln116_reg_1714[23]_i_4\ : label is "lutpair110";
  attribute HLUTNM of \add_ln116_reg_1714[23]_i_5\ : label is "lutpair109";
  attribute HLUTNM of \add_ln116_reg_1714[23]_i_6\ : label is "lutpair108";
  attribute HLUTNM of \add_ln116_reg_1714[23]_i_7\ : label is "lutpair107";
  attribute HLUTNM of \add_ln116_reg_1714[23]_i_8\ : label is "lutpair106";
  attribute HLUTNM of \add_ln116_reg_1714[23]_i_9\ : label is "lutpair105";
  attribute HLUTNM of \add_ln116_reg_1714[31]_i_11\ : label is "lutpair120";
  attribute HLUTNM of \add_ln116_reg_1714[31]_i_12\ : label is "lutpair119";
  attribute HLUTNM of \add_ln116_reg_1714[31]_i_13\ : label is "lutpair118";
  attribute HLUTNM of \add_ln116_reg_1714[31]_i_14\ : label is "lutpair117";
  attribute HLUTNM of \add_ln116_reg_1714[31]_i_15\ : label is "lutpair116";
  attribute HLUTNM of \add_ln116_reg_1714[31]_i_16\ : label is "lutpair115";
  attribute HLUTNM of \add_ln116_reg_1714[31]_i_17\ : label is "lutpair114";
  attribute HLUTNM of \add_ln116_reg_1714[31]_i_2\ : label is "lutpair120";
  attribute HLUTNM of \add_ln116_reg_1714[31]_i_3\ : label is "lutpair119";
  attribute HLUTNM of \add_ln116_reg_1714[31]_i_4\ : label is "lutpair118";
  attribute HLUTNM of \add_ln116_reg_1714[31]_i_5\ : label is "lutpair117";
  attribute HLUTNM of \add_ln116_reg_1714[31]_i_6\ : label is "lutpair116";
  attribute HLUTNM of \add_ln116_reg_1714[31]_i_7\ : label is "lutpair115";
  attribute HLUTNM of \add_ln116_reg_1714[31]_i_8\ : label is "lutpair114";
  attribute HLUTNM of \add_ln116_reg_1714[31]_i_9\ : label is "lutpair113";
  attribute HLUTNM of \add_ln116_reg_1714[7]_i_10\ : label is "lutpair96";
  attribute HLUTNM of \add_ln116_reg_1714[7]_i_11\ : label is "lutpair95";
  attribute HLUTNM of \add_ln116_reg_1714[7]_i_12\ : label is "lutpair94";
  attribute HLUTNM of \add_ln116_reg_1714[7]_i_13\ : label is "lutpair93";
  attribute HLUTNM of \add_ln116_reg_1714[7]_i_14\ : label is "lutpair92";
  attribute HLUTNM of \add_ln116_reg_1714[7]_i_15\ : label is "lutpair91";
  attribute HLUTNM of \add_ln116_reg_1714[7]_i_16\ : label is "lutpair90";
  attribute HLUTNM of \add_ln116_reg_1714[7]_i_2\ : label is "lutpair96";
  attribute HLUTNM of \add_ln116_reg_1714[7]_i_3\ : label is "lutpair95";
  attribute HLUTNM of \add_ln116_reg_1714[7]_i_4\ : label is "lutpair94";
  attribute HLUTNM of \add_ln116_reg_1714[7]_i_5\ : label is "lutpair93";
  attribute HLUTNM of \add_ln116_reg_1714[7]_i_6\ : label is "lutpair92";
  attribute HLUTNM of \add_ln116_reg_1714[7]_i_7\ : label is "lutpair91";
  attribute HLUTNM of \add_ln116_reg_1714[7]_i_8\ : label is "lutpair90";
  attribute HLUTNM of \add_ln116_reg_1714[7]_i_9\ : label is "lutpair97";
  attribute ADDER_THRESHOLD of \add_ln116_reg_1714_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln116_reg_1714_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln116_reg_1714_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln116_reg_1714_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln116_reg_1714_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln116_reg_1714_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln116_reg_1714_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln116_reg_1714_reg[7]_i_1\ : label is 35;
  attribute HLUTNM of \add_ln117_reg_1719[15]_i_10\ : label is "lutpair75";
  attribute HLUTNM of \add_ln117_reg_1719[15]_i_11\ : label is "lutpair74";
  attribute HLUTNM of \add_ln117_reg_1719[15]_i_12\ : label is "lutpair73";
  attribute HLUTNM of \add_ln117_reg_1719[15]_i_13\ : label is "lutpair72";
  attribute HLUTNM of \add_ln117_reg_1719[15]_i_14\ : label is "lutpair71";
  attribute HLUTNM of \add_ln117_reg_1719[15]_i_15\ : label is "lutpair70";
  attribute HLUTNM of \add_ln117_reg_1719[15]_i_16\ : label is "lutpair69";
  attribute HLUTNM of \add_ln117_reg_1719[15]_i_17\ : label is "lutpair68";
  attribute HLUTNM of \add_ln117_reg_1719[15]_i_2\ : label is "lutpair74";
  attribute HLUTNM of \add_ln117_reg_1719[15]_i_3\ : label is "lutpair73";
  attribute HLUTNM of \add_ln117_reg_1719[15]_i_4\ : label is "lutpair72";
  attribute HLUTNM of \add_ln117_reg_1719[15]_i_5\ : label is "lutpair71";
  attribute HLUTNM of \add_ln117_reg_1719[15]_i_6\ : label is "lutpair70";
  attribute HLUTNM of \add_ln117_reg_1719[15]_i_7\ : label is "lutpair69";
  attribute HLUTNM of \add_ln117_reg_1719[15]_i_8\ : label is "lutpair68";
  attribute HLUTNM of \add_ln117_reg_1719[15]_i_9\ : label is "lutpair67";
  attribute HLUTNM of \add_ln117_reg_1719[23]_i_10\ : label is "lutpair83";
  attribute HLUTNM of \add_ln117_reg_1719[23]_i_11\ : label is "lutpair82";
  attribute HLUTNM of \add_ln117_reg_1719[23]_i_12\ : label is "lutpair81";
  attribute HLUTNM of \add_ln117_reg_1719[23]_i_13\ : label is "lutpair80";
  attribute HLUTNM of \add_ln117_reg_1719[23]_i_14\ : label is "lutpair79";
  attribute HLUTNM of \add_ln117_reg_1719[23]_i_15\ : label is "lutpair78";
  attribute HLUTNM of \add_ln117_reg_1719[23]_i_16\ : label is "lutpair77";
  attribute HLUTNM of \add_ln117_reg_1719[23]_i_17\ : label is "lutpair76";
  attribute HLUTNM of \add_ln117_reg_1719[23]_i_2\ : label is "lutpair82";
  attribute HLUTNM of \add_ln117_reg_1719[23]_i_3\ : label is "lutpair81";
  attribute HLUTNM of \add_ln117_reg_1719[23]_i_4\ : label is "lutpair80";
  attribute HLUTNM of \add_ln117_reg_1719[23]_i_5\ : label is "lutpair79";
  attribute HLUTNM of \add_ln117_reg_1719[23]_i_6\ : label is "lutpair78";
  attribute HLUTNM of \add_ln117_reg_1719[23]_i_7\ : label is "lutpair77";
  attribute HLUTNM of \add_ln117_reg_1719[23]_i_8\ : label is "lutpair76";
  attribute HLUTNM of \add_ln117_reg_1719[23]_i_9\ : label is "lutpair75";
  attribute HLUTNM of \add_ln117_reg_1719[31]_i_12\ : label is "lutpair89";
  attribute HLUTNM of \add_ln117_reg_1719[31]_i_13\ : label is "lutpair88";
  attribute HLUTNM of \add_ln117_reg_1719[31]_i_14\ : label is "lutpair87";
  attribute HLUTNM of \add_ln117_reg_1719[31]_i_15\ : label is "lutpair86";
  attribute HLUTNM of \add_ln117_reg_1719[31]_i_16\ : label is "lutpair85";
  attribute HLUTNM of \add_ln117_reg_1719[31]_i_17\ : label is "lutpair84";
  attribute HLUTNM of \add_ln117_reg_1719[31]_i_3\ : label is "lutpair89";
  attribute HLUTNM of \add_ln117_reg_1719[31]_i_4\ : label is "lutpair88";
  attribute HLUTNM of \add_ln117_reg_1719[31]_i_5\ : label is "lutpair87";
  attribute HLUTNM of \add_ln117_reg_1719[31]_i_6\ : label is "lutpair86";
  attribute HLUTNM of \add_ln117_reg_1719[31]_i_7\ : label is "lutpair85";
  attribute HLUTNM of \add_ln117_reg_1719[31]_i_8\ : label is "lutpair84";
  attribute HLUTNM of \add_ln117_reg_1719[31]_i_9\ : label is "lutpair83";
  attribute HLUTNM of \add_ln117_reg_1719[7]_i_10\ : label is "lutpair66";
  attribute HLUTNM of \add_ln117_reg_1719[7]_i_11\ : label is "lutpair65";
  attribute HLUTNM of \add_ln117_reg_1719[7]_i_12\ : label is "lutpair64";
  attribute HLUTNM of \add_ln117_reg_1719[7]_i_13\ : label is "lutpair63";
  attribute HLUTNM of \add_ln117_reg_1719[7]_i_14\ : label is "lutpair62";
  attribute HLUTNM of \add_ln117_reg_1719[7]_i_15\ : label is "lutpair61";
  attribute HLUTNM of \add_ln117_reg_1719[7]_i_16\ : label is "lutpair60";
  attribute HLUTNM of \add_ln117_reg_1719[7]_i_2\ : label is "lutpair66";
  attribute HLUTNM of \add_ln117_reg_1719[7]_i_3\ : label is "lutpair65";
  attribute HLUTNM of \add_ln117_reg_1719[7]_i_4\ : label is "lutpair64";
  attribute HLUTNM of \add_ln117_reg_1719[7]_i_5\ : label is "lutpair63";
  attribute HLUTNM of \add_ln117_reg_1719[7]_i_6\ : label is "lutpair62";
  attribute HLUTNM of \add_ln117_reg_1719[7]_i_7\ : label is "lutpair61";
  attribute HLUTNM of \add_ln117_reg_1719[7]_i_8\ : label is "lutpair60";
  attribute HLUTNM of \add_ln117_reg_1719[7]_i_9\ : label is "lutpair67";
  attribute ADDER_THRESHOLD of \add_ln117_reg_1719_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln117_reg_1719_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln117_reg_1719_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln117_reg_1719_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln117_reg_1719_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln117_reg_1719_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln117_reg_1719_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln117_reg_1719_reg[7]_i_1\ : label is 35;
  attribute HLUTNM of \add_ln118_reg_1724[15]_i_10\ : label is "lutpair45";
  attribute HLUTNM of \add_ln118_reg_1724[15]_i_11\ : label is "lutpair44";
  attribute HLUTNM of \add_ln118_reg_1724[15]_i_12\ : label is "lutpair43";
  attribute HLUTNM of \add_ln118_reg_1724[15]_i_13\ : label is "lutpair42";
  attribute HLUTNM of \add_ln118_reg_1724[15]_i_14\ : label is "lutpair41";
  attribute HLUTNM of \add_ln118_reg_1724[15]_i_15\ : label is "lutpair40";
  attribute HLUTNM of \add_ln118_reg_1724[15]_i_16\ : label is "lutpair39";
  attribute HLUTNM of \add_ln118_reg_1724[15]_i_17\ : label is "lutpair38";
  attribute HLUTNM of \add_ln118_reg_1724[15]_i_2\ : label is "lutpair44";
  attribute HLUTNM of \add_ln118_reg_1724[15]_i_3\ : label is "lutpair43";
  attribute HLUTNM of \add_ln118_reg_1724[15]_i_4\ : label is "lutpair42";
  attribute HLUTNM of \add_ln118_reg_1724[15]_i_5\ : label is "lutpair41";
  attribute HLUTNM of \add_ln118_reg_1724[15]_i_6\ : label is "lutpair40";
  attribute HLUTNM of \add_ln118_reg_1724[15]_i_7\ : label is "lutpair39";
  attribute HLUTNM of \add_ln118_reg_1724[15]_i_8\ : label is "lutpair38";
  attribute HLUTNM of \add_ln118_reg_1724[15]_i_9\ : label is "lutpair37";
  attribute HLUTNM of \add_ln118_reg_1724[23]_i_10\ : label is "lutpair53";
  attribute HLUTNM of \add_ln118_reg_1724[23]_i_11\ : label is "lutpair52";
  attribute HLUTNM of \add_ln118_reg_1724[23]_i_12\ : label is "lutpair51";
  attribute HLUTNM of \add_ln118_reg_1724[23]_i_13\ : label is "lutpair50";
  attribute HLUTNM of \add_ln118_reg_1724[23]_i_14\ : label is "lutpair49";
  attribute HLUTNM of \add_ln118_reg_1724[23]_i_15\ : label is "lutpair48";
  attribute HLUTNM of \add_ln118_reg_1724[23]_i_16\ : label is "lutpair47";
  attribute HLUTNM of \add_ln118_reg_1724[23]_i_17\ : label is "lutpair46";
  attribute HLUTNM of \add_ln118_reg_1724[23]_i_2\ : label is "lutpair52";
  attribute HLUTNM of \add_ln118_reg_1724[23]_i_3\ : label is "lutpair51";
  attribute HLUTNM of \add_ln118_reg_1724[23]_i_4\ : label is "lutpair50";
  attribute HLUTNM of \add_ln118_reg_1724[23]_i_5\ : label is "lutpair49";
  attribute HLUTNM of \add_ln118_reg_1724[23]_i_6\ : label is "lutpair48";
  attribute HLUTNM of \add_ln118_reg_1724[23]_i_7\ : label is "lutpair47";
  attribute HLUTNM of \add_ln118_reg_1724[23]_i_8\ : label is "lutpair46";
  attribute HLUTNM of \add_ln118_reg_1724[23]_i_9\ : label is "lutpair45";
  attribute HLUTNM of \add_ln118_reg_1724[31]_i_12\ : label is "lutpair59";
  attribute HLUTNM of \add_ln118_reg_1724[31]_i_13\ : label is "lutpair58";
  attribute HLUTNM of \add_ln118_reg_1724[31]_i_14\ : label is "lutpair57";
  attribute HLUTNM of \add_ln118_reg_1724[31]_i_15\ : label is "lutpair56";
  attribute HLUTNM of \add_ln118_reg_1724[31]_i_16\ : label is "lutpair55";
  attribute HLUTNM of \add_ln118_reg_1724[31]_i_17\ : label is "lutpair54";
  attribute HLUTNM of \add_ln118_reg_1724[31]_i_3\ : label is "lutpair59";
  attribute HLUTNM of \add_ln118_reg_1724[31]_i_4\ : label is "lutpair58";
  attribute HLUTNM of \add_ln118_reg_1724[31]_i_5\ : label is "lutpair57";
  attribute HLUTNM of \add_ln118_reg_1724[31]_i_6\ : label is "lutpair56";
  attribute HLUTNM of \add_ln118_reg_1724[31]_i_7\ : label is "lutpair55";
  attribute HLUTNM of \add_ln118_reg_1724[31]_i_8\ : label is "lutpair54";
  attribute HLUTNM of \add_ln118_reg_1724[31]_i_9\ : label is "lutpair53";
  attribute HLUTNM of \add_ln118_reg_1724[7]_i_10\ : label is "lutpair36";
  attribute HLUTNM of \add_ln118_reg_1724[7]_i_11\ : label is "lutpair35";
  attribute HLUTNM of \add_ln118_reg_1724[7]_i_12\ : label is "lutpair34";
  attribute HLUTNM of \add_ln118_reg_1724[7]_i_13\ : label is "lutpair33";
  attribute HLUTNM of \add_ln118_reg_1724[7]_i_14\ : label is "lutpair32";
  attribute HLUTNM of \add_ln118_reg_1724[7]_i_15\ : label is "lutpair31";
  attribute HLUTNM of \add_ln118_reg_1724[7]_i_16\ : label is "lutpair30";
  attribute HLUTNM of \add_ln118_reg_1724[7]_i_2\ : label is "lutpair36";
  attribute HLUTNM of \add_ln118_reg_1724[7]_i_3\ : label is "lutpair35";
  attribute HLUTNM of \add_ln118_reg_1724[7]_i_4\ : label is "lutpair34";
  attribute HLUTNM of \add_ln118_reg_1724[7]_i_5\ : label is "lutpair33";
  attribute HLUTNM of \add_ln118_reg_1724[7]_i_6\ : label is "lutpair32";
  attribute HLUTNM of \add_ln118_reg_1724[7]_i_7\ : label is "lutpair31";
  attribute HLUTNM of \add_ln118_reg_1724[7]_i_8\ : label is "lutpair30";
  attribute HLUTNM of \add_ln118_reg_1724[7]_i_9\ : label is "lutpair37";
  attribute ADDER_THRESHOLD of \add_ln118_reg_1724_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln118_reg_1724_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln118_reg_1724_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln118_reg_1724_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln118_reg_1724_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln118_reg_1724_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln118_reg_1724_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln118_reg_1724_reg[7]_i_1\ : label is 35;
  attribute HLUTNM of \add_ln119_reg_1729[15]_i_10\ : label is "lutpair15";
  attribute HLUTNM of \add_ln119_reg_1729[15]_i_11\ : label is "lutpair14";
  attribute HLUTNM of \add_ln119_reg_1729[15]_i_12\ : label is "lutpair13";
  attribute HLUTNM of \add_ln119_reg_1729[15]_i_13\ : label is "lutpair12";
  attribute HLUTNM of \add_ln119_reg_1729[15]_i_14\ : label is "lutpair11";
  attribute HLUTNM of \add_ln119_reg_1729[15]_i_15\ : label is "lutpair10";
  attribute HLUTNM of \add_ln119_reg_1729[15]_i_16\ : label is "lutpair9";
  attribute HLUTNM of \add_ln119_reg_1729[15]_i_17\ : label is "lutpair8";
  attribute HLUTNM of \add_ln119_reg_1729[15]_i_2\ : label is "lutpair14";
  attribute HLUTNM of \add_ln119_reg_1729[15]_i_3\ : label is "lutpair13";
  attribute HLUTNM of \add_ln119_reg_1729[15]_i_4\ : label is "lutpair12";
  attribute HLUTNM of \add_ln119_reg_1729[15]_i_5\ : label is "lutpair11";
  attribute HLUTNM of \add_ln119_reg_1729[15]_i_6\ : label is "lutpair10";
  attribute HLUTNM of \add_ln119_reg_1729[15]_i_7\ : label is "lutpair9";
  attribute HLUTNM of \add_ln119_reg_1729[15]_i_8\ : label is "lutpair8";
  attribute HLUTNM of \add_ln119_reg_1729[15]_i_9\ : label is "lutpair7";
  attribute HLUTNM of \add_ln119_reg_1729[23]_i_10\ : label is "lutpair23";
  attribute HLUTNM of \add_ln119_reg_1729[23]_i_11\ : label is "lutpair22";
  attribute HLUTNM of \add_ln119_reg_1729[23]_i_12\ : label is "lutpair21";
  attribute HLUTNM of \add_ln119_reg_1729[23]_i_13\ : label is "lutpair20";
  attribute HLUTNM of \add_ln119_reg_1729[23]_i_14\ : label is "lutpair19";
  attribute HLUTNM of \add_ln119_reg_1729[23]_i_15\ : label is "lutpair18";
  attribute HLUTNM of \add_ln119_reg_1729[23]_i_16\ : label is "lutpair17";
  attribute HLUTNM of \add_ln119_reg_1729[23]_i_17\ : label is "lutpair16";
  attribute HLUTNM of \add_ln119_reg_1729[23]_i_2\ : label is "lutpair22";
  attribute HLUTNM of \add_ln119_reg_1729[23]_i_3\ : label is "lutpair21";
  attribute HLUTNM of \add_ln119_reg_1729[23]_i_4\ : label is "lutpair20";
  attribute HLUTNM of \add_ln119_reg_1729[23]_i_5\ : label is "lutpair19";
  attribute HLUTNM of \add_ln119_reg_1729[23]_i_6\ : label is "lutpair18";
  attribute HLUTNM of \add_ln119_reg_1729[23]_i_7\ : label is "lutpair17";
  attribute HLUTNM of \add_ln119_reg_1729[23]_i_8\ : label is "lutpair16";
  attribute HLUTNM of \add_ln119_reg_1729[23]_i_9\ : label is "lutpair15";
  attribute HLUTNM of \add_ln119_reg_1729[31]_i_12\ : label is "lutpair29";
  attribute HLUTNM of \add_ln119_reg_1729[31]_i_13\ : label is "lutpair28";
  attribute HLUTNM of \add_ln119_reg_1729[31]_i_14\ : label is "lutpair27";
  attribute HLUTNM of \add_ln119_reg_1729[31]_i_15\ : label is "lutpair26";
  attribute HLUTNM of \add_ln119_reg_1729[31]_i_16\ : label is "lutpair25";
  attribute HLUTNM of \add_ln119_reg_1729[31]_i_17\ : label is "lutpair24";
  attribute HLUTNM of \add_ln119_reg_1729[31]_i_3\ : label is "lutpair29";
  attribute HLUTNM of \add_ln119_reg_1729[31]_i_4\ : label is "lutpair28";
  attribute HLUTNM of \add_ln119_reg_1729[31]_i_5\ : label is "lutpair27";
  attribute HLUTNM of \add_ln119_reg_1729[31]_i_6\ : label is "lutpair26";
  attribute HLUTNM of \add_ln119_reg_1729[31]_i_7\ : label is "lutpair25";
  attribute HLUTNM of \add_ln119_reg_1729[31]_i_8\ : label is "lutpair24";
  attribute HLUTNM of \add_ln119_reg_1729[31]_i_9\ : label is "lutpair23";
  attribute HLUTNM of \add_ln119_reg_1729[7]_i_10\ : label is "lutpair6";
  attribute HLUTNM of \add_ln119_reg_1729[7]_i_11\ : label is "lutpair5";
  attribute HLUTNM of \add_ln119_reg_1729[7]_i_12\ : label is "lutpair4";
  attribute HLUTNM of \add_ln119_reg_1729[7]_i_13\ : label is "lutpair3";
  attribute HLUTNM of \add_ln119_reg_1729[7]_i_14\ : label is "lutpair2";
  attribute HLUTNM of \add_ln119_reg_1729[7]_i_15\ : label is "lutpair1";
  attribute HLUTNM of \add_ln119_reg_1729[7]_i_16\ : label is "lutpair0";
  attribute HLUTNM of \add_ln119_reg_1729[7]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \add_ln119_reg_1729[7]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \add_ln119_reg_1729[7]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \add_ln119_reg_1729[7]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \add_ln119_reg_1729[7]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \add_ln119_reg_1729[7]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \add_ln119_reg_1729[7]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \add_ln119_reg_1729[7]_i_9\ : label is "lutpair7";
  attribute ADDER_THRESHOLD of \add_ln119_reg_1729_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln119_reg_1729_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln119_reg_1729_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln119_reg_1729_reg[39]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln119_reg_1729_reg[47]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln119_reg_1729_reg[55]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln119_reg_1729_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln119_reg_1729_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_6\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_7\ : label is "soft_lutpair125";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \b_assign_reg_1385[11]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \b_assign_reg_1385[12]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \b_assign_reg_1385[13]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \b_assign_reg_1385[14]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \icmp_ln62_1_reg_1381[0]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \icmp_ln62_reg_1377[0]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \indata_address0[2]_INST_0_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \indata_address0[2]_INST_0_i_4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \indata_address0[7]_INST_0_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \indata_address1[7]_INST_0_i_2\ : label is "soft_lutpair123";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of mul_ln103_reg_1648_reg : label is "yes";
  attribute KEEP_HIERARCHY of mul_ln122_reg_1693_reg : label is "yes";
  attribute KEEP_HIERARCHY of mul_ln87_reg_1633_reg : label is "yes";
  attribute KEEP_HIERARCHY of mul_ln98_reg_1643_reg : label is "yes";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_85 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_88 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_89 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_93 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_94 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_95 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \scalauto_2_reg_1372[0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \scalauto_2_reg_1372[1]_i_1\ : label is "soft_lutpair127";
begin
  P(31 downto 0) <= \^p\(31 downto 0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  and_ln107_8_reg_1356 <= \^and_ln107_8_reg_1356\;
  and_ln107_reg_1350 <= \^and_ln107_reg_1350\;
  \ap_CS_fsm_reg[18]_0\ <= \^ap_cs_fsm_reg[18]_0\;
  ap_clk_0(0) <= \^ap_clk_0\(0);
  icmp_ln107_reg_1330 <= \^icmp_ln107_reg_1330\;
  \icmp_ln57_reg_1325_reg[0]_0\ <= \^icmp_ln57_reg_1325_reg[0]_0\;
  or_ln107_reg_1361 <= \^or_ln107_reg_1361\;
  \or_ln107_reg_1361_reg[0]_0\ <= \^or_ln107_reg_1361_reg[0]_0\;
\L_ACF_load_1_reg_1537_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(0),
      Q => L_ACF_load_1_reg_1537(0),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(10),
      Q => L_ACF_load_1_reg_1537(10),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(11),
      Q => L_ACF_load_1_reg_1537(11),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(12),
      Q => L_ACF_load_1_reg_1537(12),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(13),
      Q => L_ACF_load_1_reg_1537(13),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(14),
      Q => L_ACF_load_1_reg_1537(14),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(15),
      Q => L_ACF_load_1_reg_1537(15),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(16),
      Q => L_ACF_load_1_reg_1537(16),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(17),
      Q => L_ACF_load_1_reg_1537(17),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(18),
      Q => L_ACF_load_1_reg_1537(18),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(19),
      Q => L_ACF_load_1_reg_1537(19),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(1),
      Q => L_ACF_load_1_reg_1537(1),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(20),
      Q => L_ACF_load_1_reg_1537(20),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(21),
      Q => L_ACF_load_1_reg_1537(21),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(22),
      Q => L_ACF_load_1_reg_1537(22),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(23),
      Q => L_ACF_load_1_reg_1537(23),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(24),
      Q => L_ACF_load_1_reg_1537(24),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(25),
      Q => L_ACF_load_1_reg_1537(25),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(26),
      Q => L_ACF_load_1_reg_1537(26),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(27),
      Q => L_ACF_load_1_reg_1537(27),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(28),
      Q => L_ACF_load_1_reg_1537(28),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(29),
      Q => L_ACF_load_1_reg_1537(29),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(2),
      Q => L_ACF_load_1_reg_1537(2),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(30),
      Q => L_ACF_load_1_reg_1537(30),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(31),
      Q => L_ACF_load_1_reg_1537(31),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(32),
      Q => L_ACF_load_1_reg_1537(32),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(33),
      Q => L_ACF_load_1_reg_1537(33),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(34),
      Q => L_ACF_load_1_reg_1537(34),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(35),
      Q => L_ACF_load_1_reg_1537(35),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(36),
      Q => L_ACF_load_1_reg_1537(36),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(37),
      Q => L_ACF_load_1_reg_1537(37),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(38),
      Q => L_ACF_load_1_reg_1537(38),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(39),
      Q => L_ACF_load_1_reg_1537(39),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(3),
      Q => L_ACF_load_1_reg_1537(3),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(40),
      Q => L_ACF_load_1_reg_1537(40),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(41),
      Q => L_ACF_load_1_reg_1537(41),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(42),
      Q => L_ACF_load_1_reg_1537(42),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(43),
      Q => L_ACF_load_1_reg_1537(43),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(44),
      Q => L_ACF_load_1_reg_1537(44),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(45),
      Q => L_ACF_load_1_reg_1537(45),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(46),
      Q => L_ACF_load_1_reg_1537(46),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(47),
      Q => L_ACF_load_1_reg_1537(47),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(48),
      Q => L_ACF_load_1_reg_1537(48),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(49),
      Q => L_ACF_load_1_reg_1537(49),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(4),
      Q => L_ACF_load_1_reg_1537(4),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(50),
      Q => L_ACF_load_1_reg_1537(50),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(51),
      Q => L_ACF_load_1_reg_1537(51),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(52),
      Q => L_ACF_load_1_reg_1537(52),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(53),
      Q => L_ACF_load_1_reg_1537(53),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(54),
      Q => L_ACF_load_1_reg_1537(54),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(55),
      Q => L_ACF_load_1_reg_1537(55),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(56),
      Q => L_ACF_load_1_reg_1537(56),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(57),
      Q => L_ACF_load_1_reg_1537(57),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(58),
      Q => L_ACF_load_1_reg_1537(58),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(59),
      Q => L_ACF_load_1_reg_1537(59),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(5),
      Q => L_ACF_load_1_reg_1537(5),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(60),
      Q => L_ACF_load_1_reg_1537(60),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(61),
      Q => L_ACF_load_1_reg_1537(61),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(62),
      Q => L_ACF_load_1_reg_1537(62),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(63),
      Q => L_ACF_load_1_reg_1537(63),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(6),
      Q => L_ACF_load_1_reg_1537(6),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(7),
      Q => L_ACF_load_1_reg_1537(7),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(8),
      Q => L_ACF_load_1_reg_1537(8),
      R => '0'
    );
\L_ACF_load_1_reg_1537_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => D(9),
      Q => L_ACF_load_1_reg_1537(9),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(0),
      Q => L_ACF_load_2_reg_1542(0),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(10),
      Q => L_ACF_load_2_reg_1542(10),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(11),
      Q => L_ACF_load_2_reg_1542(11),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(12),
      Q => L_ACF_load_2_reg_1542(12),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(13),
      Q => L_ACF_load_2_reg_1542(13),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(14),
      Q => L_ACF_load_2_reg_1542(14),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(15),
      Q => L_ACF_load_2_reg_1542(15),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(16),
      Q => L_ACF_load_2_reg_1542(16),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(17),
      Q => L_ACF_load_2_reg_1542(17),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(18),
      Q => L_ACF_load_2_reg_1542(18),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(19),
      Q => L_ACF_load_2_reg_1542(19),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(1),
      Q => L_ACF_load_2_reg_1542(1),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(20),
      Q => L_ACF_load_2_reg_1542(20),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(21),
      Q => L_ACF_load_2_reg_1542(21),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(22),
      Q => L_ACF_load_2_reg_1542(22),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(23),
      Q => L_ACF_load_2_reg_1542(23),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(24),
      Q => L_ACF_load_2_reg_1542(24),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(25),
      Q => L_ACF_load_2_reg_1542(25),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(26),
      Q => L_ACF_load_2_reg_1542(26),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(27),
      Q => L_ACF_load_2_reg_1542(27),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(28),
      Q => L_ACF_load_2_reg_1542(28),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(29),
      Q => L_ACF_load_2_reg_1542(29),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(2),
      Q => L_ACF_load_2_reg_1542(2),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(30),
      Q => L_ACF_load_2_reg_1542(30),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(31),
      Q => L_ACF_load_2_reg_1542(31),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(32),
      Q => L_ACF_load_2_reg_1542(32),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(33),
      Q => L_ACF_load_2_reg_1542(33),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(34),
      Q => L_ACF_load_2_reg_1542(34),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(35),
      Q => L_ACF_load_2_reg_1542(35),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(36),
      Q => L_ACF_load_2_reg_1542(36),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(37),
      Q => L_ACF_load_2_reg_1542(37),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(38),
      Q => L_ACF_load_2_reg_1542(38),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(39),
      Q => L_ACF_load_2_reg_1542(39),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(3),
      Q => L_ACF_load_2_reg_1542(3),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(40),
      Q => L_ACF_load_2_reg_1542(40),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(41),
      Q => L_ACF_load_2_reg_1542(41),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(42),
      Q => L_ACF_load_2_reg_1542(42),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(43),
      Q => L_ACF_load_2_reg_1542(43),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(44),
      Q => L_ACF_load_2_reg_1542(44),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(45),
      Q => L_ACF_load_2_reg_1542(45),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(46),
      Q => L_ACF_load_2_reg_1542(46),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(47),
      Q => L_ACF_load_2_reg_1542(47),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(48),
      Q => L_ACF_load_2_reg_1542(48),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(49),
      Q => L_ACF_load_2_reg_1542(49),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(4),
      Q => L_ACF_load_2_reg_1542(4),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(50),
      Q => L_ACF_load_2_reg_1542(50),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(51),
      Q => L_ACF_load_2_reg_1542(51),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(52),
      Q => L_ACF_load_2_reg_1542(52),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(53),
      Q => L_ACF_load_2_reg_1542(53),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(54),
      Q => L_ACF_load_2_reg_1542(54),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(55),
      Q => L_ACF_load_2_reg_1542(55),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(56),
      Q => L_ACF_load_2_reg_1542(56),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(57),
      Q => L_ACF_load_2_reg_1542(57),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(58),
      Q => L_ACF_load_2_reg_1542(58),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(59),
      Q => L_ACF_load_2_reg_1542(59),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(5),
      Q => L_ACF_load_2_reg_1542(5),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(60),
      Q => L_ACF_load_2_reg_1542(60),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(61),
      Q => L_ACF_load_2_reg_1542(61),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(62),
      Q => L_ACF_load_2_reg_1542(62),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(63),
      Q => L_ACF_load_2_reg_1542(63),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(6),
      Q => L_ACF_load_2_reg_1542(6),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(7),
      Q => L_ACF_load_2_reg_1542(7),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(8),
      Q => L_ACF_load_2_reg_1542(8),
      R => '0'
    );
\L_ACF_load_2_reg_1542_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => q0(9),
      Q => L_ACF_load_2_reg_1542(9),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(0),
      Q => L_ACF_load_3_reg_1576(0),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(10),
      Q => L_ACF_load_3_reg_1576(10),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(11),
      Q => L_ACF_load_3_reg_1576(11),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(12),
      Q => L_ACF_load_3_reg_1576(12),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(13),
      Q => L_ACF_load_3_reg_1576(13),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(14),
      Q => L_ACF_load_3_reg_1576(14),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(15),
      Q => L_ACF_load_3_reg_1576(15),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(16),
      Q => L_ACF_load_3_reg_1576(16),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(17),
      Q => L_ACF_load_3_reg_1576(17),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(18),
      Q => L_ACF_load_3_reg_1576(18),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(19),
      Q => L_ACF_load_3_reg_1576(19),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(1),
      Q => L_ACF_load_3_reg_1576(1),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(20),
      Q => L_ACF_load_3_reg_1576(20),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(21),
      Q => L_ACF_load_3_reg_1576(21),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(22),
      Q => L_ACF_load_3_reg_1576(22),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(23),
      Q => L_ACF_load_3_reg_1576(23),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(24),
      Q => L_ACF_load_3_reg_1576(24),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(25),
      Q => L_ACF_load_3_reg_1576(25),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(26),
      Q => L_ACF_load_3_reg_1576(26),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(27),
      Q => L_ACF_load_3_reg_1576(27),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(28),
      Q => L_ACF_load_3_reg_1576(28),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(29),
      Q => L_ACF_load_3_reg_1576(29),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(2),
      Q => L_ACF_load_3_reg_1576(2),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(30),
      Q => L_ACF_load_3_reg_1576(30),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(31),
      Q => L_ACF_load_3_reg_1576(31),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(32),
      Q => L_ACF_load_3_reg_1576(32),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(33),
      Q => L_ACF_load_3_reg_1576(33),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(34),
      Q => L_ACF_load_3_reg_1576(34),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(35),
      Q => L_ACF_load_3_reg_1576(35),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(36),
      Q => L_ACF_load_3_reg_1576(36),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(37),
      Q => L_ACF_load_3_reg_1576(37),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(38),
      Q => L_ACF_load_3_reg_1576(38),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(39),
      Q => L_ACF_load_3_reg_1576(39),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(3),
      Q => L_ACF_load_3_reg_1576(3),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(40),
      Q => L_ACF_load_3_reg_1576(40),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(41),
      Q => L_ACF_load_3_reg_1576(41),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(42),
      Q => L_ACF_load_3_reg_1576(42),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(43),
      Q => L_ACF_load_3_reg_1576(43),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(44),
      Q => L_ACF_load_3_reg_1576(44),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(45),
      Q => L_ACF_load_3_reg_1576(45),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(46),
      Q => L_ACF_load_3_reg_1576(46),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(47),
      Q => L_ACF_load_3_reg_1576(47),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(48),
      Q => L_ACF_load_3_reg_1576(48),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(49),
      Q => L_ACF_load_3_reg_1576(49),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(4),
      Q => L_ACF_load_3_reg_1576(4),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(50),
      Q => L_ACF_load_3_reg_1576(50),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(51),
      Q => L_ACF_load_3_reg_1576(51),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(52),
      Q => L_ACF_load_3_reg_1576(52),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(53),
      Q => L_ACF_load_3_reg_1576(53),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(54),
      Q => L_ACF_load_3_reg_1576(54),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(55),
      Q => L_ACF_load_3_reg_1576(55),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(56),
      Q => L_ACF_load_3_reg_1576(56),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(57),
      Q => L_ACF_load_3_reg_1576(57),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(58),
      Q => L_ACF_load_3_reg_1576(58),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(59),
      Q => L_ACF_load_3_reg_1576(59),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(5),
      Q => L_ACF_load_3_reg_1576(5),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(60),
      Q => L_ACF_load_3_reg_1576(60),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(61),
      Q => L_ACF_load_3_reg_1576(61),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(62),
      Q => L_ACF_load_3_reg_1576(62),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(63),
      Q => L_ACF_load_3_reg_1576(63),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(6),
      Q => L_ACF_load_3_reg_1576(6),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(7),
      Q => L_ACF_load_3_reg_1576(7),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(8),
      Q => L_ACF_load_3_reg_1576(8),
      R => '0'
    );
\L_ACF_load_3_reg_1576_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => q0(9),
      Q => L_ACF_load_3_reg_1576(9),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(0),
      Q => L_ACF_load_4_reg_1581(0),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(10),
      Q => L_ACF_load_4_reg_1581(10),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(11),
      Q => L_ACF_load_4_reg_1581(11),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(12),
      Q => L_ACF_load_4_reg_1581(12),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(13),
      Q => L_ACF_load_4_reg_1581(13),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(14),
      Q => L_ACF_load_4_reg_1581(14),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(15),
      Q => L_ACF_load_4_reg_1581(15),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(16),
      Q => L_ACF_load_4_reg_1581(16),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(17),
      Q => L_ACF_load_4_reg_1581(17),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(18),
      Q => L_ACF_load_4_reg_1581(18),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(19),
      Q => L_ACF_load_4_reg_1581(19),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(1),
      Q => L_ACF_load_4_reg_1581(1),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(20),
      Q => L_ACF_load_4_reg_1581(20),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(21),
      Q => L_ACF_load_4_reg_1581(21),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(22),
      Q => L_ACF_load_4_reg_1581(22),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(23),
      Q => L_ACF_load_4_reg_1581(23),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(24),
      Q => L_ACF_load_4_reg_1581(24),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(25),
      Q => L_ACF_load_4_reg_1581(25),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(26),
      Q => L_ACF_load_4_reg_1581(26),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(27),
      Q => L_ACF_load_4_reg_1581(27),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(28),
      Q => L_ACF_load_4_reg_1581(28),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(29),
      Q => L_ACF_load_4_reg_1581(29),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(2),
      Q => L_ACF_load_4_reg_1581(2),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(30),
      Q => L_ACF_load_4_reg_1581(30),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(31),
      Q => L_ACF_load_4_reg_1581(31),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(32),
      Q => L_ACF_load_4_reg_1581(32),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(33),
      Q => L_ACF_load_4_reg_1581(33),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(34),
      Q => L_ACF_load_4_reg_1581(34),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(35),
      Q => L_ACF_load_4_reg_1581(35),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(36),
      Q => L_ACF_load_4_reg_1581(36),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(37),
      Q => L_ACF_load_4_reg_1581(37),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(38),
      Q => L_ACF_load_4_reg_1581(38),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(39),
      Q => L_ACF_load_4_reg_1581(39),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(3),
      Q => L_ACF_load_4_reg_1581(3),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(40),
      Q => L_ACF_load_4_reg_1581(40),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(41),
      Q => L_ACF_load_4_reg_1581(41),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(42),
      Q => L_ACF_load_4_reg_1581(42),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(43),
      Q => L_ACF_load_4_reg_1581(43),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(44),
      Q => L_ACF_load_4_reg_1581(44),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(45),
      Q => L_ACF_load_4_reg_1581(45),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(46),
      Q => L_ACF_load_4_reg_1581(46),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(47),
      Q => L_ACF_load_4_reg_1581(47),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(48),
      Q => L_ACF_load_4_reg_1581(48),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(49),
      Q => L_ACF_load_4_reg_1581(49),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(4),
      Q => L_ACF_load_4_reg_1581(4),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(50),
      Q => L_ACF_load_4_reg_1581(50),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(51),
      Q => L_ACF_load_4_reg_1581(51),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(52),
      Q => L_ACF_load_4_reg_1581(52),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(53),
      Q => L_ACF_load_4_reg_1581(53),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(54),
      Q => L_ACF_load_4_reg_1581(54),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(55),
      Q => L_ACF_load_4_reg_1581(55),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(56),
      Q => L_ACF_load_4_reg_1581(56),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(57),
      Q => L_ACF_load_4_reg_1581(57),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(58),
      Q => L_ACF_load_4_reg_1581(58),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(59),
      Q => L_ACF_load_4_reg_1581(59),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(5),
      Q => L_ACF_load_4_reg_1581(5),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(60),
      Q => L_ACF_load_4_reg_1581(60),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(61),
      Q => L_ACF_load_4_reg_1581(61),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(62),
      Q => L_ACF_load_4_reg_1581(62),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(63),
      Q => L_ACF_load_4_reg_1581(63),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(6),
      Q => L_ACF_load_4_reg_1581(6),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(7),
      Q => L_ACF_load_4_reg_1581(7),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(8),
      Q => L_ACF_load_4_reg_1581(8),
      R => '0'
    );
\L_ACF_load_4_reg_1581_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => D(9),
      Q => L_ACF_load_4_reg_1581(9),
      R => '0'
    );
\add_ln115_1_reg_1663[39]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(38),
      I1 => reg_427(39),
      O => \add_ln115_1_reg_1663[39]_i_3_n_12\
    );
\add_ln115_1_reg_1663[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(37),
      I1 => reg_427(38),
      O => \add_ln115_1_reg_1663[39]_i_4_n_12\
    );
\add_ln115_1_reg_1663[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(36),
      I1 => reg_427(37),
      O => \add_ln115_1_reg_1663[39]_i_5_n_12\
    );
\add_ln115_1_reg_1663[39]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(35),
      I1 => reg_427(36),
      O => \add_ln115_1_reg_1663[39]_i_6_n_12\
    );
\add_ln115_1_reg_1663[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(34),
      I1 => reg_427(35),
      O => \add_ln115_1_reg_1663[39]_i_7_n_12\
    );
\add_ln115_1_reg_1663[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(33),
      I1 => reg_427(34),
      O => \add_ln115_1_reg_1663[39]_i_8_n_12\
    );
\add_ln115_1_reg_1663[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(32),
      I1 => reg_427(33),
      O => \add_ln115_1_reg_1663[39]_i_9_n_12\
    );
\add_ln115_1_reg_1663[47]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(46),
      I1 => reg_427(47),
      O => \add_ln115_1_reg_1663[47]_i_2_n_12\
    );
\add_ln115_1_reg_1663[47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(45),
      I1 => reg_427(46),
      O => \add_ln115_1_reg_1663[47]_i_3_n_12\
    );
\add_ln115_1_reg_1663[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(44),
      I1 => reg_427(45),
      O => \add_ln115_1_reg_1663[47]_i_4_n_12\
    );
\add_ln115_1_reg_1663[47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(43),
      I1 => reg_427(44),
      O => \add_ln115_1_reg_1663[47]_i_5_n_12\
    );
\add_ln115_1_reg_1663[47]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(42),
      I1 => reg_427(43),
      O => \add_ln115_1_reg_1663[47]_i_6_n_12\
    );
\add_ln115_1_reg_1663[47]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(41),
      I1 => reg_427(42),
      O => \add_ln115_1_reg_1663[47]_i_7_n_12\
    );
\add_ln115_1_reg_1663[47]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(40),
      I1 => reg_427(41),
      O => \add_ln115_1_reg_1663[47]_i_8_n_12\
    );
\add_ln115_1_reg_1663[47]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(39),
      I1 => reg_427(40),
      O => \add_ln115_1_reg_1663[47]_i_9_n_12\
    );
\add_ln115_1_reg_1663[55]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(54),
      I1 => reg_427(55),
      O => \add_ln115_1_reg_1663[55]_i_2_n_12\
    );
\add_ln115_1_reg_1663[55]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(53),
      I1 => reg_427(54),
      O => \add_ln115_1_reg_1663[55]_i_3_n_12\
    );
\add_ln115_1_reg_1663[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(52),
      I1 => reg_427(53),
      O => \add_ln115_1_reg_1663[55]_i_4_n_12\
    );
\add_ln115_1_reg_1663[55]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(51),
      I1 => reg_427(52),
      O => \add_ln115_1_reg_1663[55]_i_5_n_12\
    );
\add_ln115_1_reg_1663[55]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(50),
      I1 => reg_427(51),
      O => \add_ln115_1_reg_1663[55]_i_6_n_12\
    );
\add_ln115_1_reg_1663[55]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(49),
      I1 => reg_427(50),
      O => \add_ln115_1_reg_1663[55]_i_7_n_12\
    );
\add_ln115_1_reg_1663[55]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(48),
      I1 => reg_427(49),
      O => \add_ln115_1_reg_1663[55]_i_8_n_12\
    );
\add_ln115_1_reg_1663[55]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(47),
      I1 => reg_427(48),
      O => \add_ln115_1_reg_1663[55]_i_9_n_12\
    );
\add_ln115_1_reg_1663[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(62),
      I1 => reg_427(63),
      O => \add_ln115_1_reg_1663[63]_i_2_n_12\
    );
\add_ln115_1_reg_1663[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(61),
      I1 => reg_427(62),
      O => \add_ln115_1_reg_1663[63]_i_3_n_12\
    );
\add_ln115_1_reg_1663[63]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(60),
      I1 => reg_427(61),
      O => \add_ln115_1_reg_1663[63]_i_4_n_12\
    );
\add_ln115_1_reg_1663[63]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(59),
      I1 => reg_427(60),
      O => \add_ln115_1_reg_1663[63]_i_5_n_12\
    );
\add_ln115_1_reg_1663[63]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(58),
      I1 => reg_427(59),
      O => \add_ln115_1_reg_1663[63]_i_6_n_12\
    );
\add_ln115_1_reg_1663[63]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(57),
      I1 => reg_427(58),
      O => \add_ln115_1_reg_1663[63]_i_7_n_12\
    );
\add_ln115_1_reg_1663[63]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(56),
      I1 => reg_427(57),
      O => \add_ln115_1_reg_1663[63]_i_8_n_12\
    );
\add_ln115_1_reg_1663[63]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(55),
      I1 => reg_427(56),
      O => \add_ln115_1_reg_1663[63]_i_9_n_12\
    );
\add_ln115_1_reg_1663_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(0),
      Q => add_ln115_1_reg_1663(0),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(10),
      Q => add_ln115_1_reg_1663(10),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(11),
      Q => add_ln115_1_reg_1663(11),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(12),
      Q => add_ln115_1_reg_1663(12),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(13),
      Q => add_ln115_1_reg_1663(13),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(14),
      Q => add_ln115_1_reg_1663(14),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(15),
      Q => add_ln115_1_reg_1663(15),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(16),
      Q => add_ln115_1_reg_1663(16),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(17),
      Q => add_ln115_1_reg_1663(17),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(18),
      Q => add_ln115_1_reg_1663(18),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(19),
      Q => add_ln115_1_reg_1663(19),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(1),
      Q => add_ln115_1_reg_1663(1),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(20),
      Q => add_ln115_1_reg_1663(20),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(21),
      Q => add_ln115_1_reg_1663(21),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(22),
      Q => add_ln115_1_reg_1663(22),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(23),
      Q => add_ln115_1_reg_1663(23),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(24),
      Q => add_ln115_1_reg_1663(24),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(25),
      Q => add_ln115_1_reg_1663(25),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(26),
      Q => add_ln115_1_reg_1663(26),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(27),
      Q => add_ln115_1_reg_1663(27),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(28),
      Q => add_ln115_1_reg_1663(28),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(29),
      Q => add_ln115_1_reg_1663(29),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(2),
      Q => add_ln115_1_reg_1663(2),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(30),
      Q => add_ln115_1_reg_1663(30),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(31),
      Q => add_ln115_1_reg_1663(31),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(32),
      Q => add_ln115_1_reg_1663(32),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(33),
      Q => add_ln115_1_reg_1663(33),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(34),
      Q => add_ln115_1_reg_1663(34),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(35),
      Q => add_ln115_1_reg_1663(35),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(36),
      Q => add_ln115_1_reg_1663(36),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(37),
      Q => add_ln115_1_reg_1663(37),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(38),
      Q => add_ln115_1_reg_1663(38),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(39),
      Q => add_ln115_1_reg_1663(39),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(3),
      Q => add_ln115_1_reg_1663(3),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(40),
      Q => add_ln115_1_reg_1663(40),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(41),
      Q => add_ln115_1_reg_1663(41),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(42),
      Q => add_ln115_1_reg_1663(42),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(43),
      Q => add_ln115_1_reg_1663(43),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(44),
      Q => add_ln115_1_reg_1663(44),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(45),
      Q => add_ln115_1_reg_1663(45),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(46),
      Q => add_ln115_1_reg_1663(46),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(47),
      Q => add_ln115_1_reg_1663(47),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(48),
      Q => add_ln115_1_reg_1663(48),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(49),
      Q => add_ln115_1_reg_1663(49),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(4),
      Q => add_ln115_1_reg_1663(4),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(50),
      Q => add_ln115_1_reg_1663(50),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(51),
      Q => add_ln115_1_reg_1663(51),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(52),
      Q => add_ln115_1_reg_1663(52),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(53),
      Q => add_ln115_1_reg_1663(53),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(54),
      Q => add_ln115_1_reg_1663(54),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(55),
      Q => add_ln115_1_reg_1663(55),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(56),
      Q => add_ln115_1_reg_1663(56),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(57),
      Q => add_ln115_1_reg_1663(57),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(58),
      Q => add_ln115_1_reg_1663(58),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(59),
      Q => add_ln115_1_reg_1663(59),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(5),
      Q => add_ln115_1_reg_1663(5),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(60),
      Q => add_ln115_1_reg_1663(60),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(61),
      Q => add_ln115_1_reg_1663(61),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(62),
      Q => add_ln115_1_reg_1663(62),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(63),
      Q => add_ln115_1_reg_1663(63),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(6),
      Q => add_ln115_1_reg_1663(6),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(7),
      Q => add_ln115_1_reg_1663(7),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(8),
      Q => add_ln115_1_reg_1663(8),
      R => '0'
    );
\add_ln115_1_reg_1663_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln115_1_fu_937_p2(9),
      Q => add_ln115_1_reg_1663(9),
      R => '0'
    );
\add_ln115_reg_1709[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(15),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_29,
      I2 => sext_ln115_6_fu_1001_p1(15),
      I3 => \add_ln115_reg_1709[15]_i_2_n_12\,
      O => \add_ln115_reg_1709[15]_i_10_n_12\
    );
\add_ln115_reg_1709[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(14),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_30,
      I2 => sext_ln115_6_fu_1001_p1(14),
      I3 => \add_ln115_reg_1709[15]_i_3_n_12\,
      O => \add_ln115_reg_1709[15]_i_11_n_12\
    );
\add_ln115_reg_1709[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(13),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_31,
      I2 => sext_ln115_6_fu_1001_p1(13),
      I3 => \add_ln115_reg_1709[15]_i_4_n_12\,
      O => \add_ln115_reg_1709[15]_i_12_n_12\
    );
\add_ln115_reg_1709[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(12),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_32,
      I2 => sext_ln115_6_fu_1001_p1(12),
      I3 => \add_ln115_reg_1709[15]_i_5_n_12\,
      O => \add_ln115_reg_1709[15]_i_13_n_12\
    );
\add_ln115_reg_1709[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(11),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_33,
      I2 => sext_ln115_6_fu_1001_p1(11),
      I3 => \add_ln115_reg_1709[15]_i_6_n_12\,
      O => \add_ln115_reg_1709[15]_i_14_n_12\
    );
\add_ln115_reg_1709[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(10),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_34,
      I2 => sext_ln115_6_fu_1001_p1(10),
      I3 => \add_ln115_reg_1709[15]_i_7_n_12\,
      O => \add_ln115_reg_1709[15]_i_15_n_12\
    );
\add_ln115_reg_1709[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(9),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_35,
      I2 => sext_ln115_6_fu_1001_p1(9),
      I3 => \add_ln115_reg_1709[15]_i_8_n_12\,
      O => \add_ln115_reg_1709[15]_i_16_n_12\
    );
\add_ln115_reg_1709[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(8),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_36,
      I2 => sext_ln115_6_fu_1001_p1(8),
      I3 => \add_ln115_reg_1709[15]_i_9_n_12\,
      O => \add_ln115_reg_1709[15]_i_17_n_12\
    );
\add_ln115_reg_1709[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_37,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_37,
      O => \add_ln115_reg_1709[15]_i_19_n_12\
    );
\add_ln115_reg_1709[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(14),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_30,
      I2 => sext_ln115_6_fu_1001_p1(14),
      O => \add_ln115_reg_1709[15]_i_2_n_12\
    );
\add_ln115_reg_1709[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_38,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_38,
      O => \add_ln115_reg_1709[15]_i_20_n_12\
    );
\add_ln115_reg_1709[15]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_39,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_39,
      O => \add_ln115_reg_1709[15]_i_21_n_12\
    );
\add_ln115_reg_1709[15]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_40,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_40,
      O => \add_ln115_reg_1709[15]_i_22_n_12\
    );
\add_ln115_reg_1709[15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_41,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_41,
      O => \add_ln115_reg_1709[15]_i_23_n_12\
    );
\add_ln115_reg_1709[15]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_42,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_42,
      O => \add_ln115_reg_1709[15]_i_24_n_12\
    );
\add_ln115_reg_1709[15]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_43,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_43,
      O => \add_ln115_reg_1709[15]_i_25_n_12\
    );
\add_ln115_reg_1709[15]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_44,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_44,
      O => \add_ln115_reg_1709[15]_i_26_n_12\
    );
\add_ln115_reg_1709[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(13),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_31,
      I2 => sext_ln115_6_fu_1001_p1(13),
      O => \add_ln115_reg_1709[15]_i_3_n_12\
    );
\add_ln115_reg_1709[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(12),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_32,
      I2 => sext_ln115_6_fu_1001_p1(12),
      O => \add_ln115_reg_1709[15]_i_4_n_12\
    );
\add_ln115_reg_1709[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(11),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_33,
      I2 => sext_ln115_6_fu_1001_p1(11),
      O => \add_ln115_reg_1709[15]_i_5_n_12\
    );
\add_ln115_reg_1709[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(10),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_34,
      I2 => sext_ln115_6_fu_1001_p1(10),
      O => \add_ln115_reg_1709[15]_i_6_n_12\
    );
\add_ln115_reg_1709[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(9),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_35,
      I2 => sext_ln115_6_fu_1001_p1(9),
      O => \add_ln115_reg_1709[15]_i_7_n_12\
    );
\add_ln115_reg_1709[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(8),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_36,
      I2 => sext_ln115_6_fu_1001_p1(8),
      O => \add_ln115_reg_1709[15]_i_8_n_12\
    );
\add_ln115_reg_1709[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(7),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_37,
      I2 => sext_ln115_6_fu_1001_p1(7),
      O => \add_ln115_reg_1709[15]_i_9_n_12\
    );
\add_ln115_reg_1709[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(23),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_21,
      I2 => sext_ln115_6_fu_1001_p1(23),
      I3 => \add_ln115_reg_1709[23]_i_2_n_12\,
      O => \add_ln115_reg_1709[23]_i_10_n_12\
    );
\add_ln115_reg_1709[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(22),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_22,
      I2 => sext_ln115_6_fu_1001_p1(22),
      I3 => \add_ln115_reg_1709[23]_i_3_n_12\,
      O => \add_ln115_reg_1709[23]_i_11_n_12\
    );
\add_ln115_reg_1709[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(21),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_23,
      I2 => sext_ln115_6_fu_1001_p1(21),
      I3 => \add_ln115_reg_1709[23]_i_4_n_12\,
      O => \add_ln115_reg_1709[23]_i_12_n_12\
    );
\add_ln115_reg_1709[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(20),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_24,
      I2 => sext_ln115_6_fu_1001_p1(20),
      I3 => \add_ln115_reg_1709[23]_i_5_n_12\,
      O => \add_ln115_reg_1709[23]_i_13_n_12\
    );
\add_ln115_reg_1709[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(19),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_25,
      I2 => sext_ln115_6_fu_1001_p1(19),
      I3 => \add_ln115_reg_1709[23]_i_6_n_12\,
      O => \add_ln115_reg_1709[23]_i_14_n_12\
    );
\add_ln115_reg_1709[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(18),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_26,
      I2 => sext_ln115_6_fu_1001_p1(18),
      I3 => \add_ln115_reg_1709[23]_i_7_n_12\,
      O => \add_ln115_reg_1709[23]_i_15_n_12\
    );
\add_ln115_reg_1709[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(17),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_27,
      I2 => sext_ln115_6_fu_1001_p1(17),
      I3 => \add_ln115_reg_1709[23]_i_8_n_12\,
      O => \add_ln115_reg_1709[23]_i_16_n_12\
    );
\add_ln115_reg_1709[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(16),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_28,
      I2 => sext_ln115_6_fu_1001_p1(16),
      I3 => \add_ln115_reg_1709[23]_i_9_n_12\,
      O => \add_ln115_reg_1709[23]_i_17_n_12\
    );
\add_ln115_reg_1709[23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_29,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_29,
      O => \add_ln115_reg_1709[23]_i_19_n_12\
    );
\add_ln115_reg_1709[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(22),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_22,
      I2 => sext_ln115_6_fu_1001_p1(22),
      O => \add_ln115_reg_1709[23]_i_2_n_12\
    );
\add_ln115_reg_1709[23]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_30,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_30,
      O => \add_ln115_reg_1709[23]_i_20_n_12\
    );
\add_ln115_reg_1709[23]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_31,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_31,
      O => \add_ln115_reg_1709[23]_i_21_n_12\
    );
\add_ln115_reg_1709[23]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_32,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_32,
      O => \add_ln115_reg_1709[23]_i_22_n_12\
    );
\add_ln115_reg_1709[23]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_33,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_33,
      O => \add_ln115_reg_1709[23]_i_23_n_12\
    );
\add_ln115_reg_1709[23]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_34,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_34,
      O => \add_ln115_reg_1709[23]_i_24_n_12\
    );
\add_ln115_reg_1709[23]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_35,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_35,
      O => \add_ln115_reg_1709[23]_i_25_n_12\
    );
\add_ln115_reg_1709[23]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_36,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_36,
      O => \add_ln115_reg_1709[23]_i_26_n_12\
    );
\add_ln115_reg_1709[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(21),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_23,
      I2 => sext_ln115_6_fu_1001_p1(21),
      O => \add_ln115_reg_1709[23]_i_3_n_12\
    );
\add_ln115_reg_1709[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(20),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_24,
      I2 => sext_ln115_6_fu_1001_p1(20),
      O => \add_ln115_reg_1709[23]_i_4_n_12\
    );
\add_ln115_reg_1709[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(19),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_25,
      I2 => sext_ln115_6_fu_1001_p1(19),
      O => \add_ln115_reg_1709[23]_i_5_n_12\
    );
\add_ln115_reg_1709[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(18),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_26,
      I2 => sext_ln115_6_fu_1001_p1(18),
      O => \add_ln115_reg_1709[23]_i_6_n_12\
    );
\add_ln115_reg_1709[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(17),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_27,
      I2 => sext_ln115_6_fu_1001_p1(17),
      O => \add_ln115_reg_1709[23]_i_7_n_12\
    );
\add_ln115_reg_1709[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(16),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_28,
      I2 => sext_ln115_6_fu_1001_p1(16),
      O => \add_ln115_reg_1709[23]_i_8_n_12\
    );
\add_ln115_reg_1709[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(15),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_29,
      I2 => sext_ln115_6_fu_1001_p1(15),
      O => \add_ln115_reg_1709[23]_i_9_n_12\
    );
\add_ln115_reg_1709[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln115_reg_1709[31]_i_2_n_12\,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_13,
      I2 => add_ln115_1_reg_1663(31),
      I3 => sext_ln115_6_fu_1001_p1(31),
      O => \add_ln115_reg_1709[31]_i_10_n_12\
    );
\add_ln115_reg_1709[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(30),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_14,
      I2 => sext_ln115_6_fu_1001_p1(30),
      I3 => \add_ln115_reg_1709[31]_i_3_n_12\,
      O => \add_ln115_reg_1709[31]_i_11_n_12\
    );
\add_ln115_reg_1709[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(29),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_15,
      I2 => sext_ln115_6_fu_1001_p1(29),
      I3 => \add_ln115_reg_1709[31]_i_4_n_12\,
      O => \add_ln115_reg_1709[31]_i_12_n_12\
    );
\add_ln115_reg_1709[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(28),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_16,
      I2 => sext_ln115_6_fu_1001_p1(28),
      I3 => \add_ln115_reg_1709[31]_i_5_n_12\,
      O => \add_ln115_reg_1709[31]_i_13_n_12\
    );
\add_ln115_reg_1709[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(27),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_17,
      I2 => sext_ln115_6_fu_1001_p1(27),
      I3 => \add_ln115_reg_1709[31]_i_6_n_12\,
      O => \add_ln115_reg_1709[31]_i_14_n_12\
    );
\add_ln115_reg_1709[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(26),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_18,
      I2 => sext_ln115_6_fu_1001_p1(26),
      I3 => \add_ln115_reg_1709[31]_i_7_n_12\,
      O => \add_ln115_reg_1709[31]_i_15_n_12\
    );
\add_ln115_reg_1709[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(25),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_19,
      I2 => sext_ln115_6_fu_1001_p1(25),
      I3 => \add_ln115_reg_1709[31]_i_8_n_12\,
      O => \add_ln115_reg_1709[31]_i_16_n_12\
    );
\add_ln115_reg_1709[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(24),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_20,
      I2 => sext_ln115_6_fu_1001_p1(24),
      I3 => \add_ln115_reg_1709[31]_i_9_n_12\,
      O => \add_ln115_reg_1709[31]_i_17_n_12\
    );
\add_ln115_reg_1709[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_21,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_21,
      O => \add_ln115_reg_1709[31]_i_19_n_12\
    );
\add_ln115_reg_1709[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(30),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_14,
      I2 => sext_ln115_6_fu_1001_p1(30),
      O => \add_ln115_reg_1709[31]_i_2_n_12\
    );
\add_ln115_reg_1709[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_22,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_22,
      O => \add_ln115_reg_1709[31]_i_20_n_12\
    );
\add_ln115_reg_1709[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_23,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_23,
      O => \add_ln115_reg_1709[31]_i_21_n_12\
    );
\add_ln115_reg_1709[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_24,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_24,
      O => \add_ln115_reg_1709[31]_i_22_n_12\
    );
\add_ln115_reg_1709[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_25,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_25,
      O => \add_ln115_reg_1709[31]_i_23_n_12\
    );
\add_ln115_reg_1709[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_26,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_26,
      O => \add_ln115_reg_1709[31]_i_24_n_12\
    );
\add_ln115_reg_1709[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_27,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_27,
      O => \add_ln115_reg_1709[31]_i_25_n_12\
    );
\add_ln115_reg_1709[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_28,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_28,
      O => \add_ln115_reg_1709[31]_i_26_n_12\
    );
\add_ln115_reg_1709[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(29),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_15,
      I2 => sext_ln115_6_fu_1001_p1(29),
      O => \add_ln115_reg_1709[31]_i_3_n_12\
    );
\add_ln115_reg_1709[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(28),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_16,
      I2 => sext_ln115_6_fu_1001_p1(28),
      O => \add_ln115_reg_1709[31]_i_4_n_12\
    );
\add_ln115_reg_1709[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(27),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_17,
      I2 => sext_ln115_6_fu_1001_p1(27),
      O => \add_ln115_reg_1709[31]_i_5_n_12\
    );
\add_ln115_reg_1709[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(26),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_18,
      I2 => sext_ln115_6_fu_1001_p1(26),
      O => \add_ln115_reg_1709[31]_i_6_n_12\
    );
\add_ln115_reg_1709[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(25),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_19,
      I2 => sext_ln115_6_fu_1001_p1(25),
      O => \add_ln115_reg_1709[31]_i_7_n_12\
    );
\add_ln115_reg_1709[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(24),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_20,
      I2 => sext_ln115_6_fu_1001_p1(24),
      O => \add_ln115_reg_1709[31]_i_8_n_12\
    );
\add_ln115_reg_1709[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(23),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_21,
      I2 => sext_ln115_6_fu_1001_p1(23),
      O => \add_ln115_reg_1709[31]_i_9_n_12\
    );
\add_ln115_reg_1709[39]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => sext_ln115_6_fu_1001_p1(32),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_12,
      I2 => add_ln115_1_reg_1663(32),
      I3 => sext_ln115_6_fu_1001_p1(31),
      I4 => mac_muladd_16s_16s_32s_33_4_1_U60_n_13,
      I5 => add_ln115_1_reg_1663(31),
      O => \add_ln115_reg_1709[39]_i_12_n_12\
    );
\add_ln115_reg_1709[39]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_12,
      O => \add_ln115_reg_1709[39]_i_15_n_12\
    );
\add_ln115_reg_1709[39]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_13,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_13,
      O => \add_ln115_reg_1709[39]_i_17_n_12\
    );
\add_ln115_reg_1709[39]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_14,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_14,
      O => \add_ln115_reg_1709[39]_i_18_n_12\
    );
\add_ln115_reg_1709[39]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_15,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_15,
      O => \add_ln115_reg_1709[39]_i_19_n_12\
    );
\add_ln115_reg_1709[39]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE8E"
    )
        port map (
      I0 => \add_ln115_reg_1709_reg[39]_i_13_n_18\,
      I1 => add_ln115_1_reg_1663(33),
      I2 => mac_muladd_16s_16s_32s_33_4_1_U60_n_12,
      I3 => add_ln115_1_reg_1663(32),
      O => \add_ln115_reg_1709[39]_i_2_n_12\
    );
\add_ln115_reg_1709[39]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_16,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_16,
      O => \add_ln115_reg_1709[39]_i_20_n_12\
    );
\add_ln115_reg_1709[39]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_17,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_17,
      O => \add_ln115_reg_1709[39]_i_21_n_12\
    );
\add_ln115_reg_1709[39]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_18,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_18,
      O => \add_ln115_reg_1709[39]_i_22_n_12\
    );
\add_ln115_reg_1709[39]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_19,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_19,
      O => \add_ln115_reg_1709[39]_i_23_n_12\
    );
\add_ln115_reg_1709[39]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U62_n_20,
      I1 => mac_muladd_16s_16s_32s_33_4_1_U61_n_20,
      O => \add_ln115_reg_1709[39]_i_24_n_12\
    );
\add_ln115_reg_1709[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => sext_ln115_6_fu_1001_p1(32),
      I1 => add_ln115_1_reg_1663(32),
      I2 => mac_muladd_16s_16s_32s_33_4_1_U60_n_12,
      O => \add_ln115_reg_1709[39]_i_3_n_12\
    );
\add_ln115_reg_1709[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln115_1_reg_1663(32),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_12,
      I2 => sext_ln115_6_fu_1001_p1(32),
      O => \add_ln115_reg_1709[39]_i_4_n_12\
    );
\add_ln115_reg_1709[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(38),
      I1 => add_ln115_1_reg_1663(39),
      O => \add_ln115_reg_1709[39]_i_5_n_12\
    );
\add_ln115_reg_1709[39]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(37),
      I1 => add_ln115_1_reg_1663(38),
      O => \add_ln115_reg_1709[39]_i_6_n_12\
    );
\add_ln115_reg_1709[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(36),
      I1 => add_ln115_1_reg_1663(37),
      O => \add_ln115_reg_1709[39]_i_7_n_12\
    );
\add_ln115_reg_1709[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(35),
      I1 => add_ln115_1_reg_1663(36),
      O => \add_ln115_reg_1709[39]_i_8_n_12\
    );
\add_ln115_reg_1709[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(34),
      I1 => add_ln115_1_reg_1663(35),
      O => \add_ln115_reg_1709[39]_i_9_n_12\
    );
\add_ln115_reg_1709[47]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(46),
      I1 => add_ln115_1_reg_1663(47),
      O => \add_ln115_reg_1709[47]_i_2_n_12\
    );
\add_ln115_reg_1709[47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(45),
      I1 => add_ln115_1_reg_1663(46),
      O => \add_ln115_reg_1709[47]_i_3_n_12\
    );
\add_ln115_reg_1709[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(44),
      I1 => add_ln115_1_reg_1663(45),
      O => \add_ln115_reg_1709[47]_i_4_n_12\
    );
\add_ln115_reg_1709[47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(43),
      I1 => add_ln115_1_reg_1663(44),
      O => \add_ln115_reg_1709[47]_i_5_n_12\
    );
\add_ln115_reg_1709[47]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(42),
      I1 => add_ln115_1_reg_1663(43),
      O => \add_ln115_reg_1709[47]_i_6_n_12\
    );
\add_ln115_reg_1709[47]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(41),
      I1 => add_ln115_1_reg_1663(42),
      O => \add_ln115_reg_1709[47]_i_7_n_12\
    );
\add_ln115_reg_1709[47]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(40),
      I1 => add_ln115_1_reg_1663(41),
      O => \add_ln115_reg_1709[47]_i_8_n_12\
    );
\add_ln115_reg_1709[47]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(39),
      I1 => add_ln115_1_reg_1663(40),
      O => \add_ln115_reg_1709[47]_i_9_n_12\
    );
\add_ln115_reg_1709[55]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(54),
      I1 => add_ln115_1_reg_1663(55),
      O => \add_ln115_reg_1709[55]_i_2_n_12\
    );
\add_ln115_reg_1709[55]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(53),
      I1 => add_ln115_1_reg_1663(54),
      O => \add_ln115_reg_1709[55]_i_3_n_12\
    );
\add_ln115_reg_1709[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(52),
      I1 => add_ln115_1_reg_1663(53),
      O => \add_ln115_reg_1709[55]_i_4_n_12\
    );
\add_ln115_reg_1709[55]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(51),
      I1 => add_ln115_1_reg_1663(52),
      O => \add_ln115_reg_1709[55]_i_5_n_12\
    );
\add_ln115_reg_1709[55]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(50),
      I1 => add_ln115_1_reg_1663(51),
      O => \add_ln115_reg_1709[55]_i_6_n_12\
    );
\add_ln115_reg_1709[55]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(49),
      I1 => add_ln115_1_reg_1663(50),
      O => \add_ln115_reg_1709[55]_i_7_n_12\
    );
\add_ln115_reg_1709[55]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(48),
      I1 => add_ln115_1_reg_1663(49),
      O => \add_ln115_reg_1709[55]_i_8_n_12\
    );
\add_ln115_reg_1709[55]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(47),
      I1 => add_ln115_1_reg_1663(48),
      O => \add_ln115_reg_1709[55]_i_9_n_12\
    );
\add_ln115_reg_1709[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(62),
      I1 => add_ln115_1_reg_1663(63),
      O => \add_ln115_reg_1709[63]_i_2_n_12\
    );
\add_ln115_reg_1709[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(61),
      I1 => add_ln115_1_reg_1663(62),
      O => \add_ln115_reg_1709[63]_i_3_n_12\
    );
\add_ln115_reg_1709[63]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(60),
      I1 => add_ln115_1_reg_1663(61),
      O => \add_ln115_reg_1709[63]_i_4_n_12\
    );
\add_ln115_reg_1709[63]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(59),
      I1 => add_ln115_1_reg_1663(60),
      O => \add_ln115_reg_1709[63]_i_5_n_12\
    );
\add_ln115_reg_1709[63]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(58),
      I1 => add_ln115_1_reg_1663(59),
      O => \add_ln115_reg_1709[63]_i_6_n_12\
    );
\add_ln115_reg_1709[63]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(57),
      I1 => add_ln115_1_reg_1663(58),
      O => \add_ln115_reg_1709[63]_i_7_n_12\
    );
\add_ln115_reg_1709[63]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(56),
      I1 => add_ln115_1_reg_1663(57),
      O => \add_ln115_reg_1709[63]_i_8_n_12\
    );
\add_ln115_reg_1709[63]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln115_1_reg_1663(55),
      I1 => add_ln115_1_reg_1663(56),
      O => \add_ln115_reg_1709[63]_i_9_n_12\
    );
\add_ln115_reg_1709[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(6),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_38,
      I2 => sext_ln115_6_fu_1001_p1(6),
      I3 => \add_ln115_reg_1709[7]_i_3_n_12\,
      O => \add_ln115_reg_1709[7]_i_10_n_12\
    );
\add_ln115_reg_1709[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(5),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_39,
      I2 => sext_ln115_6_fu_1001_p1(5),
      I3 => \add_ln115_reg_1709[7]_i_4_n_12\,
      O => \add_ln115_reg_1709[7]_i_11_n_12\
    );
\add_ln115_reg_1709[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(4),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_40,
      I2 => sext_ln115_6_fu_1001_p1(4),
      I3 => \add_ln115_reg_1709[7]_i_5_n_12\,
      O => \add_ln115_reg_1709[7]_i_12_n_12\
    );
\add_ln115_reg_1709[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(3),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_41,
      I2 => sext_ln115_6_fu_1001_p1(3),
      I3 => \add_ln115_reg_1709[7]_i_6_n_12\,
      O => \add_ln115_reg_1709[7]_i_13_n_12\
    );
\add_ln115_reg_1709[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(2),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_42,
      I2 => sext_ln115_6_fu_1001_p1(2),
      I3 => \add_ln115_reg_1709[7]_i_7_n_12\,
      O => \add_ln115_reg_1709[7]_i_14_n_12\
    );
\add_ln115_reg_1709[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(1),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_43,
      I2 => sext_ln115_6_fu_1001_p1(1),
      I3 => \add_ln115_reg_1709[7]_i_8_n_12\,
      O => \add_ln115_reg_1709[7]_i_15_n_12\
    );
\add_ln115_reg_1709[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln115_1_reg_1663(0),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_44,
      I2 => sext_ln115_6_fu_1001_p1(0),
      O => \add_ln115_reg_1709[7]_i_16_n_12\
    );
\add_ln115_reg_1709[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(6),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_38,
      I2 => sext_ln115_6_fu_1001_p1(6),
      O => \add_ln115_reg_1709[7]_i_2_n_12\
    );
\add_ln115_reg_1709[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(5),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_39,
      I2 => sext_ln115_6_fu_1001_p1(5),
      O => \add_ln115_reg_1709[7]_i_3_n_12\
    );
\add_ln115_reg_1709[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(4),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_40,
      I2 => sext_ln115_6_fu_1001_p1(4),
      O => \add_ln115_reg_1709[7]_i_4_n_12\
    );
\add_ln115_reg_1709[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(3),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_41,
      I2 => sext_ln115_6_fu_1001_p1(3),
      O => \add_ln115_reg_1709[7]_i_5_n_12\
    );
\add_ln115_reg_1709[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(2),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_42,
      I2 => sext_ln115_6_fu_1001_p1(2),
      O => \add_ln115_reg_1709[7]_i_6_n_12\
    );
\add_ln115_reg_1709[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(1),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_43,
      I2 => sext_ln115_6_fu_1001_p1(1),
      O => \add_ln115_reg_1709[7]_i_7_n_12\
    );
\add_ln115_reg_1709[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln115_1_reg_1663(0),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_44,
      I2 => sext_ln115_6_fu_1001_p1(0),
      O => \add_ln115_reg_1709[7]_i_8_n_12\
    );
\add_ln115_reg_1709[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln115_1_reg_1663(7),
      I1 => mac_muladd_16s_16s_32s_33_4_1_U60_n_37,
      I2 => sext_ln115_6_fu_1001_p1(7),
      I3 => \add_ln115_reg_1709[7]_i_2_n_12\,
      O => \add_ln115_reg_1709[7]_i_9_n_12\
    );
\add_ln115_reg_1709_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(0),
      Q => add_ln115_reg_1709(0),
      R => '0'
    );
\add_ln115_reg_1709_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(10),
      Q => add_ln115_reg_1709(10),
      R => '0'
    );
\add_ln115_reg_1709_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(11),
      Q => add_ln115_reg_1709(11),
      R => '0'
    );
\add_ln115_reg_1709_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(12),
      Q => add_ln115_reg_1709(12),
      R => '0'
    );
\add_ln115_reg_1709_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(13),
      Q => add_ln115_reg_1709(13),
      R => '0'
    );
\add_ln115_reg_1709_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(14),
      Q => add_ln115_reg_1709(14),
      R => '0'
    );
\add_ln115_reg_1709_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(15),
      Q => add_ln115_reg_1709(15),
      R => '0'
    );
\add_ln115_reg_1709_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln115_reg_1709_reg[7]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln115_reg_1709_reg[15]_i_1_n_12\,
      CO(6) => \add_ln115_reg_1709_reg[15]_i_1_n_13\,
      CO(5) => \add_ln115_reg_1709_reg[15]_i_1_n_14\,
      CO(4) => \add_ln115_reg_1709_reg[15]_i_1_n_15\,
      CO(3) => \add_ln115_reg_1709_reg[15]_i_1_n_16\,
      CO(2) => \add_ln115_reg_1709_reg[15]_i_1_n_17\,
      CO(1) => \add_ln115_reg_1709_reg[15]_i_1_n_18\,
      CO(0) => \add_ln115_reg_1709_reg[15]_i_1_n_19\,
      DI(7) => \add_ln115_reg_1709[15]_i_2_n_12\,
      DI(6) => \add_ln115_reg_1709[15]_i_3_n_12\,
      DI(5) => \add_ln115_reg_1709[15]_i_4_n_12\,
      DI(4) => \add_ln115_reg_1709[15]_i_5_n_12\,
      DI(3) => \add_ln115_reg_1709[15]_i_6_n_12\,
      DI(2) => \add_ln115_reg_1709[15]_i_7_n_12\,
      DI(1) => \add_ln115_reg_1709[15]_i_8_n_12\,
      DI(0) => \add_ln115_reg_1709[15]_i_9_n_12\,
      O(7 downto 0) => add_ln115_fu_1005_p2(15 downto 8),
      S(7) => \add_ln115_reg_1709[15]_i_10_n_12\,
      S(6) => \add_ln115_reg_1709[15]_i_11_n_12\,
      S(5) => \add_ln115_reg_1709[15]_i_12_n_12\,
      S(4) => \add_ln115_reg_1709[15]_i_13_n_12\,
      S(3) => \add_ln115_reg_1709[15]_i_14_n_12\,
      S(2) => \add_ln115_reg_1709[15]_i_15_n_12\,
      S(1) => \add_ln115_reg_1709[15]_i_16_n_12\,
      S(0) => \add_ln115_reg_1709[15]_i_17_n_12\
    );
\add_ln115_reg_1709_reg[15]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln115_reg_1709_reg[15]_i_18_n_12\,
      CO(6) => \add_ln115_reg_1709_reg[15]_i_18_n_13\,
      CO(5) => \add_ln115_reg_1709_reg[15]_i_18_n_14\,
      CO(4) => \add_ln115_reg_1709_reg[15]_i_18_n_15\,
      CO(3) => \add_ln115_reg_1709_reg[15]_i_18_n_16\,
      CO(2) => \add_ln115_reg_1709_reg[15]_i_18_n_17\,
      CO(1) => \add_ln115_reg_1709_reg[15]_i_18_n_18\,
      CO(0) => \add_ln115_reg_1709_reg[15]_i_18_n_19\,
      DI(7) => mac_muladd_16s_16s_33s_33_4_1_U62_n_37,
      DI(6) => mac_muladd_16s_16s_33s_33_4_1_U62_n_38,
      DI(5) => mac_muladd_16s_16s_33s_33_4_1_U62_n_39,
      DI(4) => mac_muladd_16s_16s_33s_33_4_1_U62_n_40,
      DI(3) => mac_muladd_16s_16s_33s_33_4_1_U62_n_41,
      DI(2) => mac_muladd_16s_16s_33s_33_4_1_U62_n_42,
      DI(1) => mac_muladd_16s_16s_33s_33_4_1_U62_n_43,
      DI(0) => mac_muladd_16s_16s_33s_33_4_1_U62_n_44,
      O(7 downto 0) => sext_ln115_6_fu_1001_p1(7 downto 0),
      S(7) => \add_ln115_reg_1709[15]_i_19_n_12\,
      S(6) => \add_ln115_reg_1709[15]_i_20_n_12\,
      S(5) => \add_ln115_reg_1709[15]_i_21_n_12\,
      S(4) => \add_ln115_reg_1709[15]_i_22_n_12\,
      S(3) => \add_ln115_reg_1709[15]_i_23_n_12\,
      S(2) => \add_ln115_reg_1709[15]_i_24_n_12\,
      S(1) => \add_ln115_reg_1709[15]_i_25_n_12\,
      S(0) => \add_ln115_reg_1709[15]_i_26_n_12\
    );
\add_ln115_reg_1709_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(16),
      Q => add_ln115_reg_1709(16),
      R => '0'
    );
\add_ln115_reg_1709_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(17),
      Q => add_ln115_reg_1709(17),
      R => '0'
    );
\add_ln115_reg_1709_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(18),
      Q => add_ln115_reg_1709(18),
      R => '0'
    );
\add_ln115_reg_1709_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(19),
      Q => add_ln115_reg_1709(19),
      R => '0'
    );
\add_ln115_reg_1709_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(1),
      Q => add_ln115_reg_1709(1),
      R => '0'
    );
\add_ln115_reg_1709_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(20),
      Q => add_ln115_reg_1709(20),
      R => '0'
    );
\add_ln115_reg_1709_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(21),
      Q => add_ln115_reg_1709(21),
      R => '0'
    );
\add_ln115_reg_1709_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(22),
      Q => add_ln115_reg_1709(22),
      R => '0'
    );
\add_ln115_reg_1709_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(23),
      Q => add_ln115_reg_1709(23),
      R => '0'
    );
\add_ln115_reg_1709_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln115_reg_1709_reg[15]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln115_reg_1709_reg[23]_i_1_n_12\,
      CO(6) => \add_ln115_reg_1709_reg[23]_i_1_n_13\,
      CO(5) => \add_ln115_reg_1709_reg[23]_i_1_n_14\,
      CO(4) => \add_ln115_reg_1709_reg[23]_i_1_n_15\,
      CO(3) => \add_ln115_reg_1709_reg[23]_i_1_n_16\,
      CO(2) => \add_ln115_reg_1709_reg[23]_i_1_n_17\,
      CO(1) => \add_ln115_reg_1709_reg[23]_i_1_n_18\,
      CO(0) => \add_ln115_reg_1709_reg[23]_i_1_n_19\,
      DI(7) => \add_ln115_reg_1709[23]_i_2_n_12\,
      DI(6) => \add_ln115_reg_1709[23]_i_3_n_12\,
      DI(5) => \add_ln115_reg_1709[23]_i_4_n_12\,
      DI(4) => \add_ln115_reg_1709[23]_i_5_n_12\,
      DI(3) => \add_ln115_reg_1709[23]_i_6_n_12\,
      DI(2) => \add_ln115_reg_1709[23]_i_7_n_12\,
      DI(1) => \add_ln115_reg_1709[23]_i_8_n_12\,
      DI(0) => \add_ln115_reg_1709[23]_i_9_n_12\,
      O(7 downto 0) => add_ln115_fu_1005_p2(23 downto 16),
      S(7) => \add_ln115_reg_1709[23]_i_10_n_12\,
      S(6) => \add_ln115_reg_1709[23]_i_11_n_12\,
      S(5) => \add_ln115_reg_1709[23]_i_12_n_12\,
      S(4) => \add_ln115_reg_1709[23]_i_13_n_12\,
      S(3) => \add_ln115_reg_1709[23]_i_14_n_12\,
      S(2) => \add_ln115_reg_1709[23]_i_15_n_12\,
      S(1) => \add_ln115_reg_1709[23]_i_16_n_12\,
      S(0) => \add_ln115_reg_1709[23]_i_17_n_12\
    );
\add_ln115_reg_1709_reg[23]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln115_reg_1709_reg[15]_i_18_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln115_reg_1709_reg[23]_i_18_n_12\,
      CO(6) => \add_ln115_reg_1709_reg[23]_i_18_n_13\,
      CO(5) => \add_ln115_reg_1709_reg[23]_i_18_n_14\,
      CO(4) => \add_ln115_reg_1709_reg[23]_i_18_n_15\,
      CO(3) => \add_ln115_reg_1709_reg[23]_i_18_n_16\,
      CO(2) => \add_ln115_reg_1709_reg[23]_i_18_n_17\,
      CO(1) => \add_ln115_reg_1709_reg[23]_i_18_n_18\,
      CO(0) => \add_ln115_reg_1709_reg[23]_i_18_n_19\,
      DI(7) => mac_muladd_16s_16s_33s_33_4_1_U62_n_29,
      DI(6) => mac_muladd_16s_16s_33s_33_4_1_U62_n_30,
      DI(5) => mac_muladd_16s_16s_33s_33_4_1_U62_n_31,
      DI(4) => mac_muladd_16s_16s_33s_33_4_1_U62_n_32,
      DI(3) => mac_muladd_16s_16s_33s_33_4_1_U62_n_33,
      DI(2) => mac_muladd_16s_16s_33s_33_4_1_U62_n_34,
      DI(1) => mac_muladd_16s_16s_33s_33_4_1_U62_n_35,
      DI(0) => mac_muladd_16s_16s_33s_33_4_1_U62_n_36,
      O(7 downto 0) => sext_ln115_6_fu_1001_p1(15 downto 8),
      S(7) => \add_ln115_reg_1709[23]_i_19_n_12\,
      S(6) => \add_ln115_reg_1709[23]_i_20_n_12\,
      S(5) => \add_ln115_reg_1709[23]_i_21_n_12\,
      S(4) => \add_ln115_reg_1709[23]_i_22_n_12\,
      S(3) => \add_ln115_reg_1709[23]_i_23_n_12\,
      S(2) => \add_ln115_reg_1709[23]_i_24_n_12\,
      S(1) => \add_ln115_reg_1709[23]_i_25_n_12\,
      S(0) => \add_ln115_reg_1709[23]_i_26_n_12\
    );
\add_ln115_reg_1709_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(24),
      Q => add_ln115_reg_1709(24),
      R => '0'
    );
\add_ln115_reg_1709_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(25),
      Q => add_ln115_reg_1709(25),
      R => '0'
    );
\add_ln115_reg_1709_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(26),
      Q => add_ln115_reg_1709(26),
      R => '0'
    );
\add_ln115_reg_1709_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(27),
      Q => add_ln115_reg_1709(27),
      R => '0'
    );
\add_ln115_reg_1709_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(28),
      Q => add_ln115_reg_1709(28),
      R => '0'
    );
\add_ln115_reg_1709_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(29),
      Q => add_ln115_reg_1709(29),
      R => '0'
    );
\add_ln115_reg_1709_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(2),
      Q => add_ln115_reg_1709(2),
      R => '0'
    );
\add_ln115_reg_1709_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(30),
      Q => add_ln115_reg_1709(30),
      R => '0'
    );
\add_ln115_reg_1709_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(31),
      Q => add_ln115_reg_1709(31),
      R => '0'
    );
\add_ln115_reg_1709_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln115_reg_1709_reg[23]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln115_reg_1709_reg[31]_i_1_n_12\,
      CO(6) => \add_ln115_reg_1709_reg[31]_i_1_n_13\,
      CO(5) => \add_ln115_reg_1709_reg[31]_i_1_n_14\,
      CO(4) => \add_ln115_reg_1709_reg[31]_i_1_n_15\,
      CO(3) => \add_ln115_reg_1709_reg[31]_i_1_n_16\,
      CO(2) => \add_ln115_reg_1709_reg[31]_i_1_n_17\,
      CO(1) => \add_ln115_reg_1709_reg[31]_i_1_n_18\,
      CO(0) => \add_ln115_reg_1709_reg[31]_i_1_n_19\,
      DI(7) => \add_ln115_reg_1709[31]_i_2_n_12\,
      DI(6) => \add_ln115_reg_1709[31]_i_3_n_12\,
      DI(5) => \add_ln115_reg_1709[31]_i_4_n_12\,
      DI(4) => \add_ln115_reg_1709[31]_i_5_n_12\,
      DI(3) => \add_ln115_reg_1709[31]_i_6_n_12\,
      DI(2) => \add_ln115_reg_1709[31]_i_7_n_12\,
      DI(1) => \add_ln115_reg_1709[31]_i_8_n_12\,
      DI(0) => \add_ln115_reg_1709[31]_i_9_n_12\,
      O(7 downto 0) => add_ln115_fu_1005_p2(31 downto 24),
      S(7) => \add_ln115_reg_1709[31]_i_10_n_12\,
      S(6) => \add_ln115_reg_1709[31]_i_11_n_12\,
      S(5) => \add_ln115_reg_1709[31]_i_12_n_12\,
      S(4) => \add_ln115_reg_1709[31]_i_13_n_12\,
      S(3) => \add_ln115_reg_1709[31]_i_14_n_12\,
      S(2) => \add_ln115_reg_1709[31]_i_15_n_12\,
      S(1) => \add_ln115_reg_1709[31]_i_16_n_12\,
      S(0) => \add_ln115_reg_1709[31]_i_17_n_12\
    );
\add_ln115_reg_1709_reg[31]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln115_reg_1709_reg[23]_i_18_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln115_reg_1709_reg[31]_i_18_n_12\,
      CO(6) => \add_ln115_reg_1709_reg[31]_i_18_n_13\,
      CO(5) => \add_ln115_reg_1709_reg[31]_i_18_n_14\,
      CO(4) => \add_ln115_reg_1709_reg[31]_i_18_n_15\,
      CO(3) => \add_ln115_reg_1709_reg[31]_i_18_n_16\,
      CO(2) => \add_ln115_reg_1709_reg[31]_i_18_n_17\,
      CO(1) => \add_ln115_reg_1709_reg[31]_i_18_n_18\,
      CO(0) => \add_ln115_reg_1709_reg[31]_i_18_n_19\,
      DI(7) => mac_muladd_16s_16s_33s_33_4_1_U62_n_21,
      DI(6) => mac_muladd_16s_16s_33s_33_4_1_U62_n_22,
      DI(5) => mac_muladd_16s_16s_33s_33_4_1_U62_n_23,
      DI(4) => mac_muladd_16s_16s_33s_33_4_1_U62_n_24,
      DI(3) => mac_muladd_16s_16s_33s_33_4_1_U62_n_25,
      DI(2) => mac_muladd_16s_16s_33s_33_4_1_U62_n_26,
      DI(1) => mac_muladd_16s_16s_33s_33_4_1_U62_n_27,
      DI(0) => mac_muladd_16s_16s_33s_33_4_1_U62_n_28,
      O(7 downto 0) => sext_ln115_6_fu_1001_p1(23 downto 16),
      S(7) => \add_ln115_reg_1709[31]_i_19_n_12\,
      S(6) => \add_ln115_reg_1709[31]_i_20_n_12\,
      S(5) => \add_ln115_reg_1709[31]_i_21_n_12\,
      S(4) => \add_ln115_reg_1709[31]_i_22_n_12\,
      S(3) => \add_ln115_reg_1709[31]_i_23_n_12\,
      S(2) => \add_ln115_reg_1709[31]_i_24_n_12\,
      S(1) => \add_ln115_reg_1709[31]_i_25_n_12\,
      S(0) => \add_ln115_reg_1709[31]_i_26_n_12\
    );
\add_ln115_reg_1709_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(32),
      Q => add_ln115_reg_1709(32),
      R => '0'
    );
\add_ln115_reg_1709_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(33),
      Q => add_ln115_reg_1709(33),
      R => '0'
    );
\add_ln115_reg_1709_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(34),
      Q => add_ln115_reg_1709(34),
      R => '0'
    );
\add_ln115_reg_1709_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(35),
      Q => add_ln115_reg_1709(35),
      R => '0'
    );
\add_ln115_reg_1709_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(36),
      Q => add_ln115_reg_1709(36),
      R => '0'
    );
\add_ln115_reg_1709_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(37),
      Q => add_ln115_reg_1709(37),
      R => '0'
    );
\add_ln115_reg_1709_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(38),
      Q => add_ln115_reg_1709(38),
      R => '0'
    );
\add_ln115_reg_1709_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(39),
      Q => add_ln115_reg_1709(39),
      R => '0'
    );
\add_ln115_reg_1709_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln115_reg_1709_reg[31]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln115_reg_1709_reg[39]_i_1_n_12\,
      CO(6) => \add_ln115_reg_1709_reg[39]_i_1_n_13\,
      CO(5) => \add_ln115_reg_1709_reg[39]_i_1_n_14\,
      CO(4) => \add_ln115_reg_1709_reg[39]_i_1_n_15\,
      CO(3) => \add_ln115_reg_1709_reg[39]_i_1_n_16\,
      CO(2) => \add_ln115_reg_1709_reg[39]_i_1_n_17\,
      CO(1) => \add_ln115_reg_1709_reg[39]_i_1_n_18\,
      CO(0) => \add_ln115_reg_1709_reg[39]_i_1_n_19\,
      DI(7 downto 3) => add_ln115_1_reg_1663(38 downto 34),
      DI(2) => \add_ln115_reg_1709[39]_i_2_n_12\,
      DI(1) => \add_ln115_reg_1709[39]_i_3_n_12\,
      DI(0) => \add_ln115_reg_1709[39]_i_4_n_12\,
      O(7 downto 0) => add_ln115_fu_1005_p2(39 downto 32),
      S(7) => \add_ln115_reg_1709[39]_i_5_n_12\,
      S(6) => \add_ln115_reg_1709[39]_i_6_n_12\,
      S(5) => \add_ln115_reg_1709[39]_i_7_n_12\,
      S(4) => \add_ln115_reg_1709[39]_i_8_n_12\,
      S(3) => \add_ln115_reg_1709[39]_i_9_n_12\,
      S(2) => mac_muladd_16s_16s_32s_33_4_1_U60_n_45,
      S(1) => mac_muladd_16s_16s_33s_33_4_1_U62_n_45,
      S(0) => \add_ln115_reg_1709[39]_i_12_n_12\
    );
\add_ln115_reg_1709_reg[39]_i_13\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln115_reg_1709_reg[39]_i_14_n_12\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln115_reg_1709_reg[39]_i_13_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln115_reg_1709_reg[39]_i_13_n_18\,
      CO(0) => \NLW_add_ln115_reg_1709_reg[39]_i_13_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln115_reg_1709[39]_i_15_n_12\,
      O(7 downto 1) => \NLW_add_ln115_reg_1709_reg[39]_i_13_O_UNCONNECTED\(7 downto 1),
      O(0) => sext_ln115_6_fu_1001_p1(32),
      S(7 downto 1) => B"0000001",
      S(0) => mac_muladd_16s_16s_33s_33_4_1_U62_n_46
    );
\add_ln115_reg_1709_reg[39]_i_14\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln115_reg_1709_reg[31]_i_18_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln115_reg_1709_reg[39]_i_14_n_12\,
      CO(6) => \add_ln115_reg_1709_reg[39]_i_14_n_13\,
      CO(5) => \add_ln115_reg_1709_reg[39]_i_14_n_14\,
      CO(4) => \add_ln115_reg_1709_reg[39]_i_14_n_15\,
      CO(3) => \add_ln115_reg_1709_reg[39]_i_14_n_16\,
      CO(2) => \add_ln115_reg_1709_reg[39]_i_14_n_17\,
      CO(1) => \add_ln115_reg_1709_reg[39]_i_14_n_18\,
      CO(0) => \add_ln115_reg_1709_reg[39]_i_14_n_19\,
      DI(7) => mac_muladd_16s_16s_33s_33_4_1_U62_n_13,
      DI(6) => mac_muladd_16s_16s_33s_33_4_1_U62_n_14,
      DI(5) => mac_muladd_16s_16s_33s_33_4_1_U62_n_15,
      DI(4) => mac_muladd_16s_16s_33s_33_4_1_U62_n_16,
      DI(3) => mac_muladd_16s_16s_33s_33_4_1_U62_n_17,
      DI(2) => mac_muladd_16s_16s_33s_33_4_1_U62_n_18,
      DI(1) => mac_muladd_16s_16s_33s_33_4_1_U62_n_19,
      DI(0) => mac_muladd_16s_16s_33s_33_4_1_U62_n_20,
      O(7 downto 0) => sext_ln115_6_fu_1001_p1(31 downto 24),
      S(7) => \add_ln115_reg_1709[39]_i_17_n_12\,
      S(6) => \add_ln115_reg_1709[39]_i_18_n_12\,
      S(5) => \add_ln115_reg_1709[39]_i_19_n_12\,
      S(4) => \add_ln115_reg_1709[39]_i_20_n_12\,
      S(3) => \add_ln115_reg_1709[39]_i_21_n_12\,
      S(2) => \add_ln115_reg_1709[39]_i_22_n_12\,
      S(1) => \add_ln115_reg_1709[39]_i_23_n_12\,
      S(0) => \add_ln115_reg_1709[39]_i_24_n_12\
    );
\add_ln115_reg_1709_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(3),
      Q => add_ln115_reg_1709(3),
      R => '0'
    );
\add_ln115_reg_1709_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(40),
      Q => add_ln115_reg_1709(40),
      R => '0'
    );
\add_ln115_reg_1709_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(41),
      Q => add_ln115_reg_1709(41),
      R => '0'
    );
\add_ln115_reg_1709_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(42),
      Q => add_ln115_reg_1709(42),
      R => '0'
    );
\add_ln115_reg_1709_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(43),
      Q => add_ln115_reg_1709(43),
      R => '0'
    );
\add_ln115_reg_1709_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(44),
      Q => add_ln115_reg_1709(44),
      R => '0'
    );
\add_ln115_reg_1709_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(45),
      Q => add_ln115_reg_1709(45),
      R => '0'
    );
\add_ln115_reg_1709_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(46),
      Q => add_ln115_reg_1709(46),
      R => '0'
    );
\add_ln115_reg_1709_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(47),
      Q => add_ln115_reg_1709(47),
      R => '0'
    );
\add_ln115_reg_1709_reg[47]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln115_reg_1709_reg[39]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln115_reg_1709_reg[47]_i_1_n_12\,
      CO(6) => \add_ln115_reg_1709_reg[47]_i_1_n_13\,
      CO(5) => \add_ln115_reg_1709_reg[47]_i_1_n_14\,
      CO(4) => \add_ln115_reg_1709_reg[47]_i_1_n_15\,
      CO(3) => \add_ln115_reg_1709_reg[47]_i_1_n_16\,
      CO(2) => \add_ln115_reg_1709_reg[47]_i_1_n_17\,
      CO(1) => \add_ln115_reg_1709_reg[47]_i_1_n_18\,
      CO(0) => \add_ln115_reg_1709_reg[47]_i_1_n_19\,
      DI(7 downto 0) => add_ln115_1_reg_1663(46 downto 39),
      O(7 downto 0) => add_ln115_fu_1005_p2(47 downto 40),
      S(7) => \add_ln115_reg_1709[47]_i_2_n_12\,
      S(6) => \add_ln115_reg_1709[47]_i_3_n_12\,
      S(5) => \add_ln115_reg_1709[47]_i_4_n_12\,
      S(4) => \add_ln115_reg_1709[47]_i_5_n_12\,
      S(3) => \add_ln115_reg_1709[47]_i_6_n_12\,
      S(2) => \add_ln115_reg_1709[47]_i_7_n_12\,
      S(1) => \add_ln115_reg_1709[47]_i_8_n_12\,
      S(0) => \add_ln115_reg_1709[47]_i_9_n_12\
    );
\add_ln115_reg_1709_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(48),
      Q => add_ln115_reg_1709(48),
      R => '0'
    );
\add_ln115_reg_1709_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(49),
      Q => add_ln115_reg_1709(49),
      R => '0'
    );
\add_ln115_reg_1709_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(4),
      Q => add_ln115_reg_1709(4),
      R => '0'
    );
\add_ln115_reg_1709_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(50),
      Q => add_ln115_reg_1709(50),
      R => '0'
    );
\add_ln115_reg_1709_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(51),
      Q => add_ln115_reg_1709(51),
      R => '0'
    );
\add_ln115_reg_1709_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(52),
      Q => add_ln115_reg_1709(52),
      R => '0'
    );
\add_ln115_reg_1709_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(53),
      Q => add_ln115_reg_1709(53),
      R => '0'
    );
\add_ln115_reg_1709_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(54),
      Q => add_ln115_reg_1709(54),
      R => '0'
    );
\add_ln115_reg_1709_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(55),
      Q => add_ln115_reg_1709(55),
      R => '0'
    );
\add_ln115_reg_1709_reg[55]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln115_reg_1709_reg[47]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln115_reg_1709_reg[55]_i_1_n_12\,
      CO(6) => \add_ln115_reg_1709_reg[55]_i_1_n_13\,
      CO(5) => \add_ln115_reg_1709_reg[55]_i_1_n_14\,
      CO(4) => \add_ln115_reg_1709_reg[55]_i_1_n_15\,
      CO(3) => \add_ln115_reg_1709_reg[55]_i_1_n_16\,
      CO(2) => \add_ln115_reg_1709_reg[55]_i_1_n_17\,
      CO(1) => \add_ln115_reg_1709_reg[55]_i_1_n_18\,
      CO(0) => \add_ln115_reg_1709_reg[55]_i_1_n_19\,
      DI(7 downto 0) => add_ln115_1_reg_1663(54 downto 47),
      O(7 downto 0) => add_ln115_fu_1005_p2(55 downto 48),
      S(7) => \add_ln115_reg_1709[55]_i_2_n_12\,
      S(6) => \add_ln115_reg_1709[55]_i_3_n_12\,
      S(5) => \add_ln115_reg_1709[55]_i_4_n_12\,
      S(4) => \add_ln115_reg_1709[55]_i_5_n_12\,
      S(3) => \add_ln115_reg_1709[55]_i_6_n_12\,
      S(2) => \add_ln115_reg_1709[55]_i_7_n_12\,
      S(1) => \add_ln115_reg_1709[55]_i_8_n_12\,
      S(0) => \add_ln115_reg_1709[55]_i_9_n_12\
    );
\add_ln115_reg_1709_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(56),
      Q => add_ln115_reg_1709(56),
      R => '0'
    );
\add_ln115_reg_1709_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(57),
      Q => add_ln115_reg_1709(57),
      R => '0'
    );
\add_ln115_reg_1709_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(58),
      Q => add_ln115_reg_1709(58),
      R => '0'
    );
\add_ln115_reg_1709_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(59),
      Q => add_ln115_reg_1709(59),
      R => '0'
    );
\add_ln115_reg_1709_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(5),
      Q => add_ln115_reg_1709(5),
      R => '0'
    );
\add_ln115_reg_1709_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(60),
      Q => add_ln115_reg_1709(60),
      R => '0'
    );
\add_ln115_reg_1709_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(61),
      Q => add_ln115_reg_1709(61),
      R => '0'
    );
\add_ln115_reg_1709_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(62),
      Q => add_ln115_reg_1709(62),
      R => '0'
    );
\add_ln115_reg_1709_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(63),
      Q => add_ln115_reg_1709(63),
      R => '0'
    );
\add_ln115_reg_1709_reg[63]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln115_reg_1709_reg[55]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln115_reg_1709_reg[63]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln115_reg_1709_reg[63]_i_1_n_13\,
      CO(5) => \add_ln115_reg_1709_reg[63]_i_1_n_14\,
      CO(4) => \add_ln115_reg_1709_reg[63]_i_1_n_15\,
      CO(3) => \add_ln115_reg_1709_reg[63]_i_1_n_16\,
      CO(2) => \add_ln115_reg_1709_reg[63]_i_1_n_17\,
      CO(1) => \add_ln115_reg_1709_reg[63]_i_1_n_18\,
      CO(0) => \add_ln115_reg_1709_reg[63]_i_1_n_19\,
      DI(7) => '0',
      DI(6 downto 0) => add_ln115_1_reg_1663(61 downto 55),
      O(7 downto 0) => add_ln115_fu_1005_p2(63 downto 56),
      S(7) => \add_ln115_reg_1709[63]_i_2_n_12\,
      S(6) => \add_ln115_reg_1709[63]_i_3_n_12\,
      S(5) => \add_ln115_reg_1709[63]_i_4_n_12\,
      S(4) => \add_ln115_reg_1709[63]_i_5_n_12\,
      S(3) => \add_ln115_reg_1709[63]_i_6_n_12\,
      S(2) => \add_ln115_reg_1709[63]_i_7_n_12\,
      S(1) => \add_ln115_reg_1709[63]_i_8_n_12\,
      S(0) => \add_ln115_reg_1709[63]_i_9_n_12\
    );
\add_ln115_reg_1709_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(6),
      Q => add_ln115_reg_1709(6),
      R => '0'
    );
\add_ln115_reg_1709_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(7),
      Q => add_ln115_reg_1709(7),
      R => '0'
    );
\add_ln115_reg_1709_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln115_reg_1709_reg[7]_i_1_n_12\,
      CO(6) => \add_ln115_reg_1709_reg[7]_i_1_n_13\,
      CO(5) => \add_ln115_reg_1709_reg[7]_i_1_n_14\,
      CO(4) => \add_ln115_reg_1709_reg[7]_i_1_n_15\,
      CO(3) => \add_ln115_reg_1709_reg[7]_i_1_n_16\,
      CO(2) => \add_ln115_reg_1709_reg[7]_i_1_n_17\,
      CO(1) => \add_ln115_reg_1709_reg[7]_i_1_n_18\,
      CO(0) => \add_ln115_reg_1709_reg[7]_i_1_n_19\,
      DI(7) => \add_ln115_reg_1709[7]_i_2_n_12\,
      DI(6) => \add_ln115_reg_1709[7]_i_3_n_12\,
      DI(5) => \add_ln115_reg_1709[7]_i_4_n_12\,
      DI(4) => \add_ln115_reg_1709[7]_i_5_n_12\,
      DI(3) => \add_ln115_reg_1709[7]_i_6_n_12\,
      DI(2) => \add_ln115_reg_1709[7]_i_7_n_12\,
      DI(1) => \add_ln115_reg_1709[7]_i_8_n_12\,
      DI(0) => '0',
      O(7 downto 0) => add_ln115_fu_1005_p2(7 downto 0),
      S(7) => \add_ln115_reg_1709[7]_i_9_n_12\,
      S(6) => \add_ln115_reg_1709[7]_i_10_n_12\,
      S(5) => \add_ln115_reg_1709[7]_i_11_n_12\,
      S(4) => \add_ln115_reg_1709[7]_i_12_n_12\,
      S(3) => \add_ln115_reg_1709[7]_i_13_n_12\,
      S(2) => \add_ln115_reg_1709[7]_i_14_n_12\,
      S(1) => \add_ln115_reg_1709[7]_i_15_n_12\,
      S(0) => \add_ln115_reg_1709[7]_i_16_n_12\
    );
\add_ln115_reg_1709_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(8),
      Q => add_ln115_reg_1709(8),
      R => '0'
    );
\add_ln115_reg_1709_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln115_fu_1005_p2(9),
      Q => add_ln115_reg_1709(9),
      R => '0'
    );
\add_ln116_reg_1714[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_29,
      I1 => L_ACF_load_1_reg_1537(15),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_30,
      I3 => \add_ln116_reg_1714[15]_i_2_n_12\,
      O => \add_ln116_reg_1714[15]_i_10_n_12\
    );
\add_ln116_reg_1714[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_30,
      I1 => L_ACF_load_1_reg_1537(14),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_31,
      I3 => \add_ln116_reg_1714[15]_i_3_n_12\,
      O => \add_ln116_reg_1714[15]_i_11_n_12\
    );
\add_ln116_reg_1714[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_31,
      I1 => L_ACF_load_1_reg_1537(13),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_32,
      I3 => \add_ln116_reg_1714[15]_i_4_n_12\,
      O => \add_ln116_reg_1714[15]_i_12_n_12\
    );
\add_ln116_reg_1714[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_32,
      I1 => L_ACF_load_1_reg_1537(12),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_33,
      I3 => \add_ln116_reg_1714[15]_i_5_n_12\,
      O => \add_ln116_reg_1714[15]_i_13_n_12\
    );
\add_ln116_reg_1714[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_33,
      I1 => L_ACF_load_1_reg_1537(11),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_34,
      I3 => \add_ln116_reg_1714[15]_i_6_n_12\,
      O => \add_ln116_reg_1714[15]_i_14_n_12\
    );
\add_ln116_reg_1714[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_34,
      I1 => L_ACF_load_1_reg_1537(10),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_35,
      I3 => \add_ln116_reg_1714[15]_i_7_n_12\,
      O => \add_ln116_reg_1714[15]_i_15_n_12\
    );
\add_ln116_reg_1714[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_35,
      I1 => L_ACF_load_1_reg_1537(9),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_36,
      I3 => \add_ln116_reg_1714[15]_i_8_n_12\,
      O => \add_ln116_reg_1714[15]_i_16_n_12\
    );
\add_ln116_reg_1714[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_36,
      I1 => L_ACF_load_1_reg_1537(8),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_37,
      I3 => \add_ln116_reg_1714[15]_i_9_n_12\,
      O => \add_ln116_reg_1714[15]_i_17_n_12\
    );
\add_ln116_reg_1714[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_30,
      I1 => L_ACF_load_1_reg_1537(14),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_31,
      O => \add_ln116_reg_1714[15]_i_2_n_12\
    );
\add_ln116_reg_1714[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_31,
      I1 => L_ACF_load_1_reg_1537(13),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_32,
      O => \add_ln116_reg_1714[15]_i_3_n_12\
    );
\add_ln116_reg_1714[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_32,
      I1 => L_ACF_load_1_reg_1537(12),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_33,
      O => \add_ln116_reg_1714[15]_i_4_n_12\
    );
\add_ln116_reg_1714[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_33,
      I1 => L_ACF_load_1_reg_1537(11),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_34,
      O => \add_ln116_reg_1714[15]_i_5_n_12\
    );
\add_ln116_reg_1714[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_34,
      I1 => L_ACF_load_1_reg_1537(10),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_35,
      O => \add_ln116_reg_1714[15]_i_6_n_12\
    );
\add_ln116_reg_1714[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_35,
      I1 => L_ACF_load_1_reg_1537(9),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_36,
      O => \add_ln116_reg_1714[15]_i_7_n_12\
    );
\add_ln116_reg_1714[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_36,
      I1 => L_ACF_load_1_reg_1537(8),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_37,
      O => \add_ln116_reg_1714[15]_i_8_n_12\
    );
\add_ln116_reg_1714[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_37,
      I1 => L_ACF_load_1_reg_1537(7),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_38,
      O => \add_ln116_reg_1714[15]_i_9_n_12\
    );
\add_ln116_reg_1714[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_21,
      I1 => L_ACF_load_1_reg_1537(23),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_22,
      I3 => \add_ln116_reg_1714[23]_i_2_n_12\,
      O => \add_ln116_reg_1714[23]_i_10_n_12\
    );
\add_ln116_reg_1714[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_22,
      I1 => L_ACF_load_1_reg_1537(22),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_23,
      I3 => \add_ln116_reg_1714[23]_i_3_n_12\,
      O => \add_ln116_reg_1714[23]_i_11_n_12\
    );
\add_ln116_reg_1714[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_23,
      I1 => L_ACF_load_1_reg_1537(21),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_24,
      I3 => \add_ln116_reg_1714[23]_i_4_n_12\,
      O => \add_ln116_reg_1714[23]_i_12_n_12\
    );
\add_ln116_reg_1714[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_24,
      I1 => L_ACF_load_1_reg_1537(20),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_25,
      I3 => \add_ln116_reg_1714[23]_i_5_n_12\,
      O => \add_ln116_reg_1714[23]_i_13_n_12\
    );
\add_ln116_reg_1714[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_25,
      I1 => L_ACF_load_1_reg_1537(19),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_26,
      I3 => \add_ln116_reg_1714[23]_i_6_n_12\,
      O => \add_ln116_reg_1714[23]_i_14_n_12\
    );
\add_ln116_reg_1714[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_26,
      I1 => L_ACF_load_1_reg_1537(18),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_27,
      I3 => \add_ln116_reg_1714[23]_i_7_n_12\,
      O => \add_ln116_reg_1714[23]_i_15_n_12\
    );
\add_ln116_reg_1714[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_27,
      I1 => L_ACF_load_1_reg_1537(17),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_28,
      I3 => \add_ln116_reg_1714[23]_i_8_n_12\,
      O => \add_ln116_reg_1714[23]_i_16_n_12\
    );
\add_ln116_reg_1714[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_28,
      I1 => L_ACF_load_1_reg_1537(16),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_29,
      I3 => \add_ln116_reg_1714[23]_i_9_n_12\,
      O => \add_ln116_reg_1714[23]_i_17_n_12\
    );
\add_ln116_reg_1714[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_22,
      I1 => L_ACF_load_1_reg_1537(22),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_23,
      O => \add_ln116_reg_1714[23]_i_2_n_12\
    );
\add_ln116_reg_1714[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_23,
      I1 => L_ACF_load_1_reg_1537(21),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_24,
      O => \add_ln116_reg_1714[23]_i_3_n_12\
    );
\add_ln116_reg_1714[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_24,
      I1 => L_ACF_load_1_reg_1537(20),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_25,
      O => \add_ln116_reg_1714[23]_i_4_n_12\
    );
\add_ln116_reg_1714[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_25,
      I1 => L_ACF_load_1_reg_1537(19),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_26,
      O => \add_ln116_reg_1714[23]_i_5_n_12\
    );
\add_ln116_reg_1714[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_26,
      I1 => L_ACF_load_1_reg_1537(18),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_27,
      O => \add_ln116_reg_1714[23]_i_6_n_12\
    );
\add_ln116_reg_1714[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_27,
      I1 => L_ACF_load_1_reg_1537(17),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_28,
      O => \add_ln116_reg_1714[23]_i_7_n_12\
    );
\add_ln116_reg_1714[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_28,
      I1 => L_ACF_load_1_reg_1537(16),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_29,
      O => \add_ln116_reg_1714[23]_i_8_n_12\
    );
\add_ln116_reg_1714[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_29,
      I1 => L_ACF_load_1_reg_1537(15),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_30,
      O => \add_ln116_reg_1714[23]_i_9_n_12\
    );
\add_ln116_reg_1714[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln116_reg_1714[31]_i_2_n_12\,
      I1 => L_ACF_load_1_reg_1537(31),
      I2 => am_addmul_16s_16s_16s_33_4_1_U65_n_13,
      I3 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_14,
      O => \add_ln116_reg_1714[31]_i_10_n_12\
    );
\add_ln116_reg_1714[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_14,
      I1 => L_ACF_load_1_reg_1537(30),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_15,
      I3 => \add_ln116_reg_1714[31]_i_3_n_12\,
      O => \add_ln116_reg_1714[31]_i_11_n_12\
    );
\add_ln116_reg_1714[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_15,
      I1 => L_ACF_load_1_reg_1537(29),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_16,
      I3 => \add_ln116_reg_1714[31]_i_4_n_12\,
      O => \add_ln116_reg_1714[31]_i_12_n_12\
    );
\add_ln116_reg_1714[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_16,
      I1 => L_ACF_load_1_reg_1537(28),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_17,
      I3 => \add_ln116_reg_1714[31]_i_5_n_12\,
      O => \add_ln116_reg_1714[31]_i_13_n_12\
    );
\add_ln116_reg_1714[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_17,
      I1 => L_ACF_load_1_reg_1537(27),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_18,
      I3 => \add_ln116_reg_1714[31]_i_6_n_12\,
      O => \add_ln116_reg_1714[31]_i_14_n_12\
    );
\add_ln116_reg_1714[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_18,
      I1 => L_ACF_load_1_reg_1537(26),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_19,
      I3 => \add_ln116_reg_1714[31]_i_7_n_12\,
      O => \add_ln116_reg_1714[31]_i_15_n_12\
    );
\add_ln116_reg_1714[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_19,
      I1 => L_ACF_load_1_reg_1537(25),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_20,
      I3 => \add_ln116_reg_1714[31]_i_8_n_12\,
      O => \add_ln116_reg_1714[31]_i_16_n_12\
    );
\add_ln116_reg_1714[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_20,
      I1 => L_ACF_load_1_reg_1537(24),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_21,
      I3 => \add_ln116_reg_1714[31]_i_9_n_12\,
      O => \add_ln116_reg_1714[31]_i_17_n_12\
    );
\add_ln116_reg_1714[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_14,
      I1 => L_ACF_load_1_reg_1537(30),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_15,
      O => \add_ln116_reg_1714[31]_i_2_n_12\
    );
\add_ln116_reg_1714[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_15,
      I1 => L_ACF_load_1_reg_1537(29),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_16,
      O => \add_ln116_reg_1714[31]_i_3_n_12\
    );
\add_ln116_reg_1714[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_16,
      I1 => L_ACF_load_1_reg_1537(28),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_17,
      O => \add_ln116_reg_1714[31]_i_4_n_12\
    );
\add_ln116_reg_1714[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_17,
      I1 => L_ACF_load_1_reg_1537(27),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_18,
      O => \add_ln116_reg_1714[31]_i_5_n_12\
    );
\add_ln116_reg_1714[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_18,
      I1 => L_ACF_load_1_reg_1537(26),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_19,
      O => \add_ln116_reg_1714[31]_i_6_n_12\
    );
\add_ln116_reg_1714[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_19,
      I1 => L_ACF_load_1_reg_1537(25),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_20,
      O => \add_ln116_reg_1714[31]_i_7_n_12\
    );
\add_ln116_reg_1714[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_20,
      I1 => L_ACF_load_1_reg_1537(24),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_21,
      O => \add_ln116_reg_1714[31]_i_8_n_12\
    );
\add_ln116_reg_1714[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_21,
      I1 => L_ACF_load_1_reg_1537(23),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_22,
      O => \add_ln116_reg_1714[31]_i_9_n_12\
    );
\add_ln116_reg_1714[39]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_13,
      I1 => L_ACF_load_1_reg_1537(32),
      I2 => am_addmul_16s_16s_16s_33_4_1_U65_n_12,
      I3 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_14,
      I4 => L_ACF_load_1_reg_1537(31),
      I5 => am_addmul_16s_16s_16s_33_4_1_U65_n_13,
      O => \add_ln116_reg_1714[39]_i_12_n_12\
    );
\add_ln116_reg_1714[39]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD4D"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_12,
      I1 => L_ACF_load_1_reg_1537(33),
      I2 => am_addmul_16s_16s_16s_33_4_1_U65_n_12,
      I3 => L_ACF_load_1_reg_1537(32),
      O => \add_ln116_reg_1714[39]_i_2_n_12\
    );
\add_ln116_reg_1714[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_13,
      I1 => am_addmul_16s_16s_16s_33_4_1_U65_n_12,
      I2 => L_ACF_load_1_reg_1537(32),
      O => \add_ln116_reg_1714[39]_i_3_n_12\
    );
\add_ln116_reg_1714[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_12,
      I1 => L_ACF_load_1_reg_1537(32),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_13,
      O => \add_ln116_reg_1714[39]_i_4_n_12\
    );
\add_ln116_reg_1714[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(38),
      I1 => L_ACF_load_1_reg_1537(39),
      O => \add_ln116_reg_1714[39]_i_5_n_12\
    );
\add_ln116_reg_1714[39]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(37),
      I1 => L_ACF_load_1_reg_1537(38),
      O => \add_ln116_reg_1714[39]_i_6_n_12\
    );
\add_ln116_reg_1714[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(36),
      I1 => L_ACF_load_1_reg_1537(37),
      O => \add_ln116_reg_1714[39]_i_7_n_12\
    );
\add_ln116_reg_1714[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(35),
      I1 => L_ACF_load_1_reg_1537(36),
      O => \add_ln116_reg_1714[39]_i_8_n_12\
    );
\add_ln116_reg_1714[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(34),
      I1 => L_ACF_load_1_reg_1537(35),
      O => \add_ln116_reg_1714[39]_i_9_n_12\
    );
\add_ln116_reg_1714[47]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(46),
      I1 => L_ACF_load_1_reg_1537(47),
      O => \add_ln116_reg_1714[47]_i_2_n_12\
    );
\add_ln116_reg_1714[47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(45),
      I1 => L_ACF_load_1_reg_1537(46),
      O => \add_ln116_reg_1714[47]_i_3_n_12\
    );
\add_ln116_reg_1714[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(44),
      I1 => L_ACF_load_1_reg_1537(45),
      O => \add_ln116_reg_1714[47]_i_4_n_12\
    );
\add_ln116_reg_1714[47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(43),
      I1 => L_ACF_load_1_reg_1537(44),
      O => \add_ln116_reg_1714[47]_i_5_n_12\
    );
\add_ln116_reg_1714[47]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(42),
      I1 => L_ACF_load_1_reg_1537(43),
      O => \add_ln116_reg_1714[47]_i_6_n_12\
    );
\add_ln116_reg_1714[47]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(41),
      I1 => L_ACF_load_1_reg_1537(42),
      O => \add_ln116_reg_1714[47]_i_7_n_12\
    );
\add_ln116_reg_1714[47]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(40),
      I1 => L_ACF_load_1_reg_1537(41),
      O => \add_ln116_reg_1714[47]_i_8_n_12\
    );
\add_ln116_reg_1714[47]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(39),
      I1 => L_ACF_load_1_reg_1537(40),
      O => \add_ln116_reg_1714[47]_i_9_n_12\
    );
\add_ln116_reg_1714[55]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(54),
      I1 => L_ACF_load_1_reg_1537(55),
      O => \add_ln116_reg_1714[55]_i_2_n_12\
    );
\add_ln116_reg_1714[55]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(53),
      I1 => L_ACF_load_1_reg_1537(54),
      O => \add_ln116_reg_1714[55]_i_3_n_12\
    );
\add_ln116_reg_1714[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(52),
      I1 => L_ACF_load_1_reg_1537(53),
      O => \add_ln116_reg_1714[55]_i_4_n_12\
    );
\add_ln116_reg_1714[55]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(51),
      I1 => L_ACF_load_1_reg_1537(52),
      O => \add_ln116_reg_1714[55]_i_5_n_12\
    );
\add_ln116_reg_1714[55]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(50),
      I1 => L_ACF_load_1_reg_1537(51),
      O => \add_ln116_reg_1714[55]_i_6_n_12\
    );
\add_ln116_reg_1714[55]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(49),
      I1 => L_ACF_load_1_reg_1537(50),
      O => \add_ln116_reg_1714[55]_i_7_n_12\
    );
\add_ln116_reg_1714[55]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(48),
      I1 => L_ACF_load_1_reg_1537(49),
      O => \add_ln116_reg_1714[55]_i_8_n_12\
    );
\add_ln116_reg_1714[55]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(47),
      I1 => L_ACF_load_1_reg_1537(48),
      O => \add_ln116_reg_1714[55]_i_9_n_12\
    );
\add_ln116_reg_1714[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(62),
      I1 => L_ACF_load_1_reg_1537(63),
      O => \add_ln116_reg_1714[63]_i_2_n_12\
    );
\add_ln116_reg_1714[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(61),
      I1 => L_ACF_load_1_reg_1537(62),
      O => \add_ln116_reg_1714[63]_i_3_n_12\
    );
\add_ln116_reg_1714[63]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(60),
      I1 => L_ACF_load_1_reg_1537(61),
      O => \add_ln116_reg_1714[63]_i_4_n_12\
    );
\add_ln116_reg_1714[63]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(59),
      I1 => L_ACF_load_1_reg_1537(60),
      O => \add_ln116_reg_1714[63]_i_5_n_12\
    );
\add_ln116_reg_1714[63]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(58),
      I1 => L_ACF_load_1_reg_1537(59),
      O => \add_ln116_reg_1714[63]_i_6_n_12\
    );
\add_ln116_reg_1714[63]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(57),
      I1 => L_ACF_load_1_reg_1537(58),
      O => \add_ln116_reg_1714[63]_i_7_n_12\
    );
\add_ln116_reg_1714[63]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(56),
      I1 => L_ACF_load_1_reg_1537(57),
      O => \add_ln116_reg_1714[63]_i_8_n_12\
    );
\add_ln116_reg_1714[63]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_1_reg_1537(55),
      I1 => L_ACF_load_1_reg_1537(56),
      O => \add_ln116_reg_1714[63]_i_9_n_12\
    );
\add_ln116_reg_1714[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_38,
      I1 => L_ACF_load_1_reg_1537(6),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_39,
      I3 => \add_ln116_reg_1714[7]_i_3_n_12\,
      O => \add_ln116_reg_1714[7]_i_10_n_12\
    );
\add_ln116_reg_1714[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_39,
      I1 => L_ACF_load_1_reg_1537(5),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_40,
      I3 => \add_ln116_reg_1714[7]_i_4_n_12\,
      O => \add_ln116_reg_1714[7]_i_11_n_12\
    );
\add_ln116_reg_1714[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_40,
      I1 => L_ACF_load_1_reg_1537(4),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_41,
      I3 => \add_ln116_reg_1714[7]_i_5_n_12\,
      O => \add_ln116_reg_1714[7]_i_12_n_12\
    );
\add_ln116_reg_1714[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_41,
      I1 => L_ACF_load_1_reg_1537(3),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_42,
      I3 => \add_ln116_reg_1714[7]_i_6_n_12\,
      O => \add_ln116_reg_1714[7]_i_13_n_12\
    );
\add_ln116_reg_1714[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_42,
      I1 => L_ACF_load_1_reg_1537(2),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_43,
      I3 => \add_ln116_reg_1714[7]_i_7_n_12\,
      O => \add_ln116_reg_1714[7]_i_14_n_12\
    );
\add_ln116_reg_1714[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_43,
      I1 => L_ACF_load_1_reg_1537(1),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_44,
      I3 => \add_ln116_reg_1714[7]_i_8_n_12\,
      O => \add_ln116_reg_1714[7]_i_15_n_12\
    );
\add_ln116_reg_1714[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_44,
      I1 => L_ACF_load_1_reg_1537(0),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_45,
      O => \add_ln116_reg_1714[7]_i_16_n_12\
    );
\add_ln116_reg_1714[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_38,
      I1 => L_ACF_load_1_reg_1537(6),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_39,
      O => \add_ln116_reg_1714[7]_i_2_n_12\
    );
\add_ln116_reg_1714[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_39,
      I1 => L_ACF_load_1_reg_1537(5),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_40,
      O => \add_ln116_reg_1714[7]_i_3_n_12\
    );
\add_ln116_reg_1714[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_40,
      I1 => L_ACF_load_1_reg_1537(4),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_41,
      O => \add_ln116_reg_1714[7]_i_4_n_12\
    );
\add_ln116_reg_1714[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_41,
      I1 => L_ACF_load_1_reg_1537(3),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_42,
      O => \add_ln116_reg_1714[7]_i_5_n_12\
    );
\add_ln116_reg_1714[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_42,
      I1 => L_ACF_load_1_reg_1537(2),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_43,
      O => \add_ln116_reg_1714[7]_i_6_n_12\
    );
\add_ln116_reg_1714[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_43,
      I1 => L_ACF_load_1_reg_1537(1),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_44,
      O => \add_ln116_reg_1714[7]_i_7_n_12\
    );
\add_ln116_reg_1714[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_44,
      I1 => L_ACF_load_1_reg_1537(0),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_45,
      O => \add_ln116_reg_1714[7]_i_8_n_12\
    );
\add_ln116_reg_1714[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => am_addmul_16s_16s_16s_33_4_1_U65_n_37,
      I1 => L_ACF_load_1_reg_1537(7),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_38,
      I3 => \add_ln116_reg_1714[7]_i_2_n_12\,
      O => \add_ln116_reg_1714[7]_i_9_n_12\
    );
\add_ln116_reg_1714_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(0),
      Q => add_ln116_reg_1714(0),
      R => '0'
    );
\add_ln116_reg_1714_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(10),
      Q => add_ln116_reg_1714(10),
      R => '0'
    );
\add_ln116_reg_1714_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(11),
      Q => add_ln116_reg_1714(11),
      R => '0'
    );
\add_ln116_reg_1714_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(12),
      Q => add_ln116_reg_1714(12),
      R => '0'
    );
\add_ln116_reg_1714_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(13),
      Q => add_ln116_reg_1714(13),
      R => '0'
    );
\add_ln116_reg_1714_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(14),
      Q => add_ln116_reg_1714(14),
      R => '0'
    );
\add_ln116_reg_1714_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(15),
      Q => add_ln116_reg_1714(15),
      R => '0'
    );
\add_ln116_reg_1714_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln116_reg_1714_reg[7]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln116_reg_1714_reg[15]_i_1_n_12\,
      CO(6) => \add_ln116_reg_1714_reg[15]_i_1_n_13\,
      CO(5) => \add_ln116_reg_1714_reg[15]_i_1_n_14\,
      CO(4) => \add_ln116_reg_1714_reg[15]_i_1_n_15\,
      CO(3) => \add_ln116_reg_1714_reg[15]_i_1_n_16\,
      CO(2) => \add_ln116_reg_1714_reg[15]_i_1_n_17\,
      CO(1) => \add_ln116_reg_1714_reg[15]_i_1_n_18\,
      CO(0) => \add_ln116_reg_1714_reg[15]_i_1_n_19\,
      DI(7) => \add_ln116_reg_1714[15]_i_2_n_12\,
      DI(6) => \add_ln116_reg_1714[15]_i_3_n_12\,
      DI(5) => \add_ln116_reg_1714[15]_i_4_n_12\,
      DI(4) => \add_ln116_reg_1714[15]_i_5_n_12\,
      DI(3) => \add_ln116_reg_1714[15]_i_6_n_12\,
      DI(2) => \add_ln116_reg_1714[15]_i_7_n_12\,
      DI(1) => \add_ln116_reg_1714[15]_i_8_n_12\,
      DI(0) => \add_ln116_reg_1714[15]_i_9_n_12\,
      O(7 downto 0) => add_ln116_fu_1020_p2(15 downto 8),
      S(7) => \add_ln116_reg_1714[15]_i_10_n_12\,
      S(6) => \add_ln116_reg_1714[15]_i_11_n_12\,
      S(5) => \add_ln116_reg_1714[15]_i_12_n_12\,
      S(4) => \add_ln116_reg_1714[15]_i_13_n_12\,
      S(3) => \add_ln116_reg_1714[15]_i_14_n_12\,
      S(2) => \add_ln116_reg_1714[15]_i_15_n_12\,
      S(1) => \add_ln116_reg_1714[15]_i_16_n_12\,
      S(0) => \add_ln116_reg_1714[15]_i_17_n_12\
    );
\add_ln116_reg_1714_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(16),
      Q => add_ln116_reg_1714(16),
      R => '0'
    );
\add_ln116_reg_1714_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(17),
      Q => add_ln116_reg_1714(17),
      R => '0'
    );
\add_ln116_reg_1714_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(18),
      Q => add_ln116_reg_1714(18),
      R => '0'
    );
\add_ln116_reg_1714_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(19),
      Q => add_ln116_reg_1714(19),
      R => '0'
    );
\add_ln116_reg_1714_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(1),
      Q => add_ln116_reg_1714(1),
      R => '0'
    );
\add_ln116_reg_1714_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(20),
      Q => add_ln116_reg_1714(20),
      R => '0'
    );
\add_ln116_reg_1714_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(21),
      Q => add_ln116_reg_1714(21),
      R => '0'
    );
\add_ln116_reg_1714_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(22),
      Q => add_ln116_reg_1714(22),
      R => '0'
    );
\add_ln116_reg_1714_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(23),
      Q => add_ln116_reg_1714(23),
      R => '0'
    );
\add_ln116_reg_1714_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln116_reg_1714_reg[15]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln116_reg_1714_reg[23]_i_1_n_12\,
      CO(6) => \add_ln116_reg_1714_reg[23]_i_1_n_13\,
      CO(5) => \add_ln116_reg_1714_reg[23]_i_1_n_14\,
      CO(4) => \add_ln116_reg_1714_reg[23]_i_1_n_15\,
      CO(3) => \add_ln116_reg_1714_reg[23]_i_1_n_16\,
      CO(2) => \add_ln116_reg_1714_reg[23]_i_1_n_17\,
      CO(1) => \add_ln116_reg_1714_reg[23]_i_1_n_18\,
      CO(0) => \add_ln116_reg_1714_reg[23]_i_1_n_19\,
      DI(7) => \add_ln116_reg_1714[23]_i_2_n_12\,
      DI(6) => \add_ln116_reg_1714[23]_i_3_n_12\,
      DI(5) => \add_ln116_reg_1714[23]_i_4_n_12\,
      DI(4) => \add_ln116_reg_1714[23]_i_5_n_12\,
      DI(3) => \add_ln116_reg_1714[23]_i_6_n_12\,
      DI(2) => \add_ln116_reg_1714[23]_i_7_n_12\,
      DI(1) => \add_ln116_reg_1714[23]_i_8_n_12\,
      DI(0) => \add_ln116_reg_1714[23]_i_9_n_12\,
      O(7 downto 0) => add_ln116_fu_1020_p2(23 downto 16),
      S(7) => \add_ln116_reg_1714[23]_i_10_n_12\,
      S(6) => \add_ln116_reg_1714[23]_i_11_n_12\,
      S(5) => \add_ln116_reg_1714[23]_i_12_n_12\,
      S(4) => \add_ln116_reg_1714[23]_i_13_n_12\,
      S(3) => \add_ln116_reg_1714[23]_i_14_n_12\,
      S(2) => \add_ln116_reg_1714[23]_i_15_n_12\,
      S(1) => \add_ln116_reg_1714[23]_i_16_n_12\,
      S(0) => \add_ln116_reg_1714[23]_i_17_n_12\
    );
\add_ln116_reg_1714_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(24),
      Q => add_ln116_reg_1714(24),
      R => '0'
    );
\add_ln116_reg_1714_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(25),
      Q => add_ln116_reg_1714(25),
      R => '0'
    );
\add_ln116_reg_1714_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(26),
      Q => add_ln116_reg_1714(26),
      R => '0'
    );
\add_ln116_reg_1714_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(27),
      Q => add_ln116_reg_1714(27),
      R => '0'
    );
\add_ln116_reg_1714_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(28),
      Q => add_ln116_reg_1714(28),
      R => '0'
    );
\add_ln116_reg_1714_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(29),
      Q => add_ln116_reg_1714(29),
      R => '0'
    );
\add_ln116_reg_1714_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(2),
      Q => add_ln116_reg_1714(2),
      R => '0'
    );
\add_ln116_reg_1714_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(30),
      Q => add_ln116_reg_1714(30),
      R => '0'
    );
\add_ln116_reg_1714_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(31),
      Q => add_ln116_reg_1714(31),
      R => '0'
    );
\add_ln116_reg_1714_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln116_reg_1714_reg[23]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln116_reg_1714_reg[31]_i_1_n_12\,
      CO(6) => \add_ln116_reg_1714_reg[31]_i_1_n_13\,
      CO(5) => \add_ln116_reg_1714_reg[31]_i_1_n_14\,
      CO(4) => \add_ln116_reg_1714_reg[31]_i_1_n_15\,
      CO(3) => \add_ln116_reg_1714_reg[31]_i_1_n_16\,
      CO(2) => \add_ln116_reg_1714_reg[31]_i_1_n_17\,
      CO(1) => \add_ln116_reg_1714_reg[31]_i_1_n_18\,
      CO(0) => \add_ln116_reg_1714_reg[31]_i_1_n_19\,
      DI(7) => \add_ln116_reg_1714[31]_i_2_n_12\,
      DI(6) => \add_ln116_reg_1714[31]_i_3_n_12\,
      DI(5) => \add_ln116_reg_1714[31]_i_4_n_12\,
      DI(4) => \add_ln116_reg_1714[31]_i_5_n_12\,
      DI(3) => \add_ln116_reg_1714[31]_i_6_n_12\,
      DI(2) => \add_ln116_reg_1714[31]_i_7_n_12\,
      DI(1) => \add_ln116_reg_1714[31]_i_8_n_12\,
      DI(0) => \add_ln116_reg_1714[31]_i_9_n_12\,
      O(7 downto 0) => add_ln116_fu_1020_p2(31 downto 24),
      S(7) => \add_ln116_reg_1714[31]_i_10_n_12\,
      S(6) => \add_ln116_reg_1714[31]_i_11_n_12\,
      S(5) => \add_ln116_reg_1714[31]_i_12_n_12\,
      S(4) => \add_ln116_reg_1714[31]_i_13_n_12\,
      S(3) => \add_ln116_reg_1714[31]_i_14_n_12\,
      S(2) => \add_ln116_reg_1714[31]_i_15_n_12\,
      S(1) => \add_ln116_reg_1714[31]_i_16_n_12\,
      S(0) => \add_ln116_reg_1714[31]_i_17_n_12\
    );
\add_ln116_reg_1714_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(32),
      Q => add_ln116_reg_1714(32),
      R => '0'
    );
\add_ln116_reg_1714_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(33),
      Q => add_ln116_reg_1714(33),
      R => '0'
    );
\add_ln116_reg_1714_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(34),
      Q => add_ln116_reg_1714(34),
      R => '0'
    );
\add_ln116_reg_1714_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(35),
      Q => add_ln116_reg_1714(35),
      R => '0'
    );
\add_ln116_reg_1714_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(36),
      Q => add_ln116_reg_1714(36),
      R => '0'
    );
\add_ln116_reg_1714_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(37),
      Q => add_ln116_reg_1714(37),
      R => '0'
    );
\add_ln116_reg_1714_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(38),
      Q => add_ln116_reg_1714(38),
      R => '0'
    );
\add_ln116_reg_1714_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(39),
      Q => add_ln116_reg_1714(39),
      R => '0'
    );
\add_ln116_reg_1714_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln116_reg_1714_reg[31]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln116_reg_1714_reg[39]_i_1_n_12\,
      CO(6) => \add_ln116_reg_1714_reg[39]_i_1_n_13\,
      CO(5) => \add_ln116_reg_1714_reg[39]_i_1_n_14\,
      CO(4) => \add_ln116_reg_1714_reg[39]_i_1_n_15\,
      CO(3) => \add_ln116_reg_1714_reg[39]_i_1_n_16\,
      CO(2) => \add_ln116_reg_1714_reg[39]_i_1_n_17\,
      CO(1) => \add_ln116_reg_1714_reg[39]_i_1_n_18\,
      CO(0) => \add_ln116_reg_1714_reg[39]_i_1_n_19\,
      DI(7 downto 3) => L_ACF_load_1_reg_1537(38 downto 34),
      DI(2) => \add_ln116_reg_1714[39]_i_2_n_12\,
      DI(1) => \add_ln116_reg_1714[39]_i_3_n_12\,
      DI(0) => \add_ln116_reg_1714[39]_i_4_n_12\,
      O(7 downto 0) => add_ln116_fu_1020_p2(39 downto 32),
      S(7) => \add_ln116_reg_1714[39]_i_5_n_12\,
      S(6) => \add_ln116_reg_1714[39]_i_6_n_12\,
      S(5) => \add_ln116_reg_1714[39]_i_7_n_12\,
      S(4) => \add_ln116_reg_1714[39]_i_8_n_12\,
      S(3) => \add_ln116_reg_1714[39]_i_9_n_12\,
      S(2) => am_addmul_16s_16s_16s_33_4_1_U65_n_45,
      S(1) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_46,
      S(0) => \add_ln116_reg_1714[39]_i_12_n_12\
    );
\add_ln116_reg_1714_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(3),
      Q => add_ln116_reg_1714(3),
      R => '0'
    );
\add_ln116_reg_1714_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(40),
      Q => add_ln116_reg_1714(40),
      R => '0'
    );
\add_ln116_reg_1714_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(41),
      Q => add_ln116_reg_1714(41),
      R => '0'
    );
\add_ln116_reg_1714_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(42),
      Q => add_ln116_reg_1714(42),
      R => '0'
    );
\add_ln116_reg_1714_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(43),
      Q => add_ln116_reg_1714(43),
      R => '0'
    );
\add_ln116_reg_1714_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(44),
      Q => add_ln116_reg_1714(44),
      R => '0'
    );
\add_ln116_reg_1714_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(45),
      Q => add_ln116_reg_1714(45),
      R => '0'
    );
\add_ln116_reg_1714_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(46),
      Q => add_ln116_reg_1714(46),
      R => '0'
    );
\add_ln116_reg_1714_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(47),
      Q => add_ln116_reg_1714(47),
      R => '0'
    );
\add_ln116_reg_1714_reg[47]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln116_reg_1714_reg[39]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln116_reg_1714_reg[47]_i_1_n_12\,
      CO(6) => \add_ln116_reg_1714_reg[47]_i_1_n_13\,
      CO(5) => \add_ln116_reg_1714_reg[47]_i_1_n_14\,
      CO(4) => \add_ln116_reg_1714_reg[47]_i_1_n_15\,
      CO(3) => \add_ln116_reg_1714_reg[47]_i_1_n_16\,
      CO(2) => \add_ln116_reg_1714_reg[47]_i_1_n_17\,
      CO(1) => \add_ln116_reg_1714_reg[47]_i_1_n_18\,
      CO(0) => \add_ln116_reg_1714_reg[47]_i_1_n_19\,
      DI(7 downto 0) => L_ACF_load_1_reg_1537(46 downto 39),
      O(7 downto 0) => add_ln116_fu_1020_p2(47 downto 40),
      S(7) => \add_ln116_reg_1714[47]_i_2_n_12\,
      S(6) => \add_ln116_reg_1714[47]_i_3_n_12\,
      S(5) => \add_ln116_reg_1714[47]_i_4_n_12\,
      S(4) => \add_ln116_reg_1714[47]_i_5_n_12\,
      S(3) => \add_ln116_reg_1714[47]_i_6_n_12\,
      S(2) => \add_ln116_reg_1714[47]_i_7_n_12\,
      S(1) => \add_ln116_reg_1714[47]_i_8_n_12\,
      S(0) => \add_ln116_reg_1714[47]_i_9_n_12\
    );
\add_ln116_reg_1714_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(48),
      Q => add_ln116_reg_1714(48),
      R => '0'
    );
\add_ln116_reg_1714_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(49),
      Q => add_ln116_reg_1714(49),
      R => '0'
    );
\add_ln116_reg_1714_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(4),
      Q => add_ln116_reg_1714(4),
      R => '0'
    );
\add_ln116_reg_1714_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(50),
      Q => add_ln116_reg_1714(50),
      R => '0'
    );
\add_ln116_reg_1714_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(51),
      Q => add_ln116_reg_1714(51),
      R => '0'
    );
\add_ln116_reg_1714_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(52),
      Q => add_ln116_reg_1714(52),
      R => '0'
    );
\add_ln116_reg_1714_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(53),
      Q => add_ln116_reg_1714(53),
      R => '0'
    );
\add_ln116_reg_1714_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(54),
      Q => add_ln116_reg_1714(54),
      R => '0'
    );
\add_ln116_reg_1714_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(55),
      Q => add_ln116_reg_1714(55),
      R => '0'
    );
\add_ln116_reg_1714_reg[55]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln116_reg_1714_reg[47]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln116_reg_1714_reg[55]_i_1_n_12\,
      CO(6) => \add_ln116_reg_1714_reg[55]_i_1_n_13\,
      CO(5) => \add_ln116_reg_1714_reg[55]_i_1_n_14\,
      CO(4) => \add_ln116_reg_1714_reg[55]_i_1_n_15\,
      CO(3) => \add_ln116_reg_1714_reg[55]_i_1_n_16\,
      CO(2) => \add_ln116_reg_1714_reg[55]_i_1_n_17\,
      CO(1) => \add_ln116_reg_1714_reg[55]_i_1_n_18\,
      CO(0) => \add_ln116_reg_1714_reg[55]_i_1_n_19\,
      DI(7 downto 0) => L_ACF_load_1_reg_1537(54 downto 47),
      O(7 downto 0) => add_ln116_fu_1020_p2(55 downto 48),
      S(7) => \add_ln116_reg_1714[55]_i_2_n_12\,
      S(6) => \add_ln116_reg_1714[55]_i_3_n_12\,
      S(5) => \add_ln116_reg_1714[55]_i_4_n_12\,
      S(4) => \add_ln116_reg_1714[55]_i_5_n_12\,
      S(3) => \add_ln116_reg_1714[55]_i_6_n_12\,
      S(2) => \add_ln116_reg_1714[55]_i_7_n_12\,
      S(1) => \add_ln116_reg_1714[55]_i_8_n_12\,
      S(0) => \add_ln116_reg_1714[55]_i_9_n_12\
    );
\add_ln116_reg_1714_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(56),
      Q => add_ln116_reg_1714(56),
      R => '0'
    );
\add_ln116_reg_1714_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(57),
      Q => add_ln116_reg_1714(57),
      R => '0'
    );
\add_ln116_reg_1714_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(58),
      Q => add_ln116_reg_1714(58),
      R => '0'
    );
\add_ln116_reg_1714_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(59),
      Q => add_ln116_reg_1714(59),
      R => '0'
    );
\add_ln116_reg_1714_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(5),
      Q => add_ln116_reg_1714(5),
      R => '0'
    );
\add_ln116_reg_1714_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(60),
      Q => add_ln116_reg_1714(60),
      R => '0'
    );
\add_ln116_reg_1714_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(61),
      Q => add_ln116_reg_1714(61),
      R => '0'
    );
\add_ln116_reg_1714_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(62),
      Q => add_ln116_reg_1714(62),
      R => '0'
    );
\add_ln116_reg_1714_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(63),
      Q => add_ln116_reg_1714(63),
      R => '0'
    );
\add_ln116_reg_1714_reg[63]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln116_reg_1714_reg[55]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln116_reg_1714_reg[63]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln116_reg_1714_reg[63]_i_1_n_13\,
      CO(5) => \add_ln116_reg_1714_reg[63]_i_1_n_14\,
      CO(4) => \add_ln116_reg_1714_reg[63]_i_1_n_15\,
      CO(3) => \add_ln116_reg_1714_reg[63]_i_1_n_16\,
      CO(2) => \add_ln116_reg_1714_reg[63]_i_1_n_17\,
      CO(1) => \add_ln116_reg_1714_reg[63]_i_1_n_18\,
      CO(0) => \add_ln116_reg_1714_reg[63]_i_1_n_19\,
      DI(7) => '0',
      DI(6 downto 0) => L_ACF_load_1_reg_1537(61 downto 55),
      O(7 downto 0) => add_ln116_fu_1020_p2(63 downto 56),
      S(7) => \add_ln116_reg_1714[63]_i_2_n_12\,
      S(6) => \add_ln116_reg_1714[63]_i_3_n_12\,
      S(5) => \add_ln116_reg_1714[63]_i_4_n_12\,
      S(4) => \add_ln116_reg_1714[63]_i_5_n_12\,
      S(3) => \add_ln116_reg_1714[63]_i_6_n_12\,
      S(2) => \add_ln116_reg_1714[63]_i_7_n_12\,
      S(1) => \add_ln116_reg_1714[63]_i_8_n_12\,
      S(0) => \add_ln116_reg_1714[63]_i_9_n_12\
    );
\add_ln116_reg_1714_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(6),
      Q => add_ln116_reg_1714(6),
      R => '0'
    );
\add_ln116_reg_1714_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(7),
      Q => add_ln116_reg_1714(7),
      R => '0'
    );
\add_ln116_reg_1714_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln116_reg_1714_reg[7]_i_1_n_12\,
      CO(6) => \add_ln116_reg_1714_reg[7]_i_1_n_13\,
      CO(5) => \add_ln116_reg_1714_reg[7]_i_1_n_14\,
      CO(4) => \add_ln116_reg_1714_reg[7]_i_1_n_15\,
      CO(3) => \add_ln116_reg_1714_reg[7]_i_1_n_16\,
      CO(2) => \add_ln116_reg_1714_reg[7]_i_1_n_17\,
      CO(1) => \add_ln116_reg_1714_reg[7]_i_1_n_18\,
      CO(0) => \add_ln116_reg_1714_reg[7]_i_1_n_19\,
      DI(7) => \add_ln116_reg_1714[7]_i_2_n_12\,
      DI(6) => \add_ln116_reg_1714[7]_i_3_n_12\,
      DI(5) => \add_ln116_reg_1714[7]_i_4_n_12\,
      DI(4) => \add_ln116_reg_1714[7]_i_5_n_12\,
      DI(3) => \add_ln116_reg_1714[7]_i_6_n_12\,
      DI(2) => \add_ln116_reg_1714[7]_i_7_n_12\,
      DI(1) => \add_ln116_reg_1714[7]_i_8_n_12\,
      DI(0) => '0',
      O(7 downto 0) => add_ln116_fu_1020_p2(7 downto 0),
      S(7) => \add_ln116_reg_1714[7]_i_9_n_12\,
      S(6) => \add_ln116_reg_1714[7]_i_10_n_12\,
      S(5) => \add_ln116_reg_1714[7]_i_11_n_12\,
      S(4) => \add_ln116_reg_1714[7]_i_12_n_12\,
      S(3) => \add_ln116_reg_1714[7]_i_13_n_12\,
      S(2) => \add_ln116_reg_1714[7]_i_14_n_12\,
      S(1) => \add_ln116_reg_1714[7]_i_15_n_12\,
      S(0) => \add_ln116_reg_1714[7]_i_16_n_12\
    );
\add_ln116_reg_1714_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(8),
      Q => add_ln116_reg_1714(8),
      R => '0'
    );
\add_ln116_reg_1714_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln116_fu_1020_p2(9),
      Q => add_ln116_reg_1714(9),
      R => '0'
    );
\add_ln117_reg_1719[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_102,
      I1 => L_ACF_load_2_reg_1542(15),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_30,
      I3 => \add_ln117_reg_1719[15]_i_2_n_12\,
      O => \add_ln117_reg_1719[15]_i_10_n_12\
    );
\add_ln117_reg_1719[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_103,
      I1 => L_ACF_load_2_reg_1542(14),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_31,
      I3 => \add_ln117_reg_1719[15]_i_3_n_12\,
      O => \add_ln117_reg_1719[15]_i_11_n_12\
    );
\add_ln117_reg_1719[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_104,
      I1 => L_ACF_load_2_reg_1542(13),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_32,
      I3 => \add_ln117_reg_1719[15]_i_4_n_12\,
      O => \add_ln117_reg_1719[15]_i_12_n_12\
    );
\add_ln117_reg_1719[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_105,
      I1 => L_ACF_load_2_reg_1542(12),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_33,
      I3 => \add_ln117_reg_1719[15]_i_5_n_12\,
      O => \add_ln117_reg_1719[15]_i_13_n_12\
    );
\add_ln117_reg_1719[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_106,
      I1 => L_ACF_load_2_reg_1542(11),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_34,
      I3 => \add_ln117_reg_1719[15]_i_6_n_12\,
      O => \add_ln117_reg_1719[15]_i_14_n_12\
    );
\add_ln117_reg_1719[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_107,
      I1 => L_ACF_load_2_reg_1542(10),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_35,
      I3 => \add_ln117_reg_1719[15]_i_7_n_12\,
      O => \add_ln117_reg_1719[15]_i_15_n_12\
    );
\add_ln117_reg_1719[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_108,
      I1 => L_ACF_load_2_reg_1542(9),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_36,
      I3 => \add_ln117_reg_1719[15]_i_8_n_12\,
      O => \add_ln117_reg_1719[15]_i_16_n_12\
    );
\add_ln117_reg_1719[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_109,
      I1 => L_ACF_load_2_reg_1542(8),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_37,
      I3 => \add_ln117_reg_1719[15]_i_9_n_12\,
      O => \add_ln117_reg_1719[15]_i_17_n_12\
    );
\add_ln117_reg_1719[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_103,
      I1 => L_ACF_load_2_reg_1542(14),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_31,
      O => \add_ln117_reg_1719[15]_i_2_n_12\
    );
\add_ln117_reg_1719[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_104,
      I1 => L_ACF_load_2_reg_1542(13),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_32,
      O => \add_ln117_reg_1719[15]_i_3_n_12\
    );
\add_ln117_reg_1719[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_105,
      I1 => L_ACF_load_2_reg_1542(12),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_33,
      O => \add_ln117_reg_1719[15]_i_4_n_12\
    );
\add_ln117_reg_1719[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_106,
      I1 => L_ACF_load_2_reg_1542(11),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_34,
      O => \add_ln117_reg_1719[15]_i_5_n_12\
    );
\add_ln117_reg_1719[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_107,
      I1 => L_ACF_load_2_reg_1542(10),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_35,
      O => \add_ln117_reg_1719[15]_i_6_n_12\
    );
\add_ln117_reg_1719[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_108,
      I1 => L_ACF_load_2_reg_1542(9),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_36,
      O => \add_ln117_reg_1719[15]_i_7_n_12\
    );
\add_ln117_reg_1719[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_109,
      I1 => L_ACF_load_2_reg_1542(8),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_37,
      O => \add_ln117_reg_1719[15]_i_8_n_12\
    );
\add_ln117_reg_1719[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_110,
      I1 => L_ACF_load_2_reg_1542(7),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_38,
      O => \add_ln117_reg_1719[15]_i_9_n_12\
    );
\add_ln117_reg_1719[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_94,
      I1 => L_ACF_load_2_reg_1542(23),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_22,
      I3 => \add_ln117_reg_1719[23]_i_2_n_12\,
      O => \add_ln117_reg_1719[23]_i_10_n_12\
    );
\add_ln117_reg_1719[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_95,
      I1 => L_ACF_load_2_reg_1542(22),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_23,
      I3 => \add_ln117_reg_1719[23]_i_3_n_12\,
      O => \add_ln117_reg_1719[23]_i_11_n_12\
    );
\add_ln117_reg_1719[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_96,
      I1 => L_ACF_load_2_reg_1542(21),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_24,
      I3 => \add_ln117_reg_1719[23]_i_4_n_12\,
      O => \add_ln117_reg_1719[23]_i_12_n_12\
    );
\add_ln117_reg_1719[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_97,
      I1 => L_ACF_load_2_reg_1542(20),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_25,
      I3 => \add_ln117_reg_1719[23]_i_5_n_12\,
      O => \add_ln117_reg_1719[23]_i_13_n_12\
    );
\add_ln117_reg_1719[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_98,
      I1 => L_ACF_load_2_reg_1542(19),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_26,
      I3 => \add_ln117_reg_1719[23]_i_6_n_12\,
      O => \add_ln117_reg_1719[23]_i_14_n_12\
    );
\add_ln117_reg_1719[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_99,
      I1 => L_ACF_load_2_reg_1542(18),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_27,
      I3 => \add_ln117_reg_1719[23]_i_7_n_12\,
      O => \add_ln117_reg_1719[23]_i_15_n_12\
    );
\add_ln117_reg_1719[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_100,
      I1 => L_ACF_load_2_reg_1542(17),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_28,
      I3 => \add_ln117_reg_1719[23]_i_8_n_12\,
      O => \add_ln117_reg_1719[23]_i_16_n_12\
    );
\add_ln117_reg_1719[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_101,
      I1 => L_ACF_load_2_reg_1542(16),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_29,
      I3 => \add_ln117_reg_1719[23]_i_9_n_12\,
      O => \add_ln117_reg_1719[23]_i_17_n_12\
    );
\add_ln117_reg_1719[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_95,
      I1 => L_ACF_load_2_reg_1542(22),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_23,
      O => \add_ln117_reg_1719[23]_i_2_n_12\
    );
\add_ln117_reg_1719[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_96,
      I1 => L_ACF_load_2_reg_1542(21),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_24,
      O => \add_ln117_reg_1719[23]_i_3_n_12\
    );
\add_ln117_reg_1719[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_97,
      I1 => L_ACF_load_2_reg_1542(20),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_25,
      O => \add_ln117_reg_1719[23]_i_4_n_12\
    );
\add_ln117_reg_1719[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_98,
      I1 => L_ACF_load_2_reg_1542(19),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_26,
      O => \add_ln117_reg_1719[23]_i_5_n_12\
    );
\add_ln117_reg_1719[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_99,
      I1 => L_ACF_load_2_reg_1542(18),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_27,
      O => \add_ln117_reg_1719[23]_i_6_n_12\
    );
\add_ln117_reg_1719[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_100,
      I1 => L_ACF_load_2_reg_1542(17),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_28,
      O => \add_ln117_reg_1719[23]_i_7_n_12\
    );
\add_ln117_reg_1719[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_101,
      I1 => L_ACF_load_2_reg_1542(16),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_29,
      O => \add_ln117_reg_1719[23]_i_8_n_12\
    );
\add_ln117_reg_1719[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_102,
      I1 => L_ACF_load_2_reg_1542(15),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_30,
      O => \add_ln117_reg_1719[23]_i_9_n_12\
    );
\add_ln117_reg_1719[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_14,
      I1 => L_ACF_load_2_reg_1542(31),
      I2 => mul_ln87_reg_1633_reg_n_86,
      I3 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_15,
      I4 => L_ACF_load_2_reg_1542(30),
      I5 => mul_ln87_reg_1633_reg_n_87,
      O => \add_ln117_reg_1719[31]_i_10_n_12\
    );
\add_ln117_reg_1719[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln117_reg_1719[31]_i_3_n_12\,
      I1 => L_ACF_load_2_reg_1542(30),
      I2 => mul_ln87_reg_1633_reg_n_87,
      I3 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_15,
      O => \add_ln117_reg_1719[31]_i_11_n_12\
    );
\add_ln117_reg_1719[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_88,
      I1 => L_ACF_load_2_reg_1542(29),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_16,
      I3 => \add_ln117_reg_1719[31]_i_4_n_12\,
      O => \add_ln117_reg_1719[31]_i_12_n_12\
    );
\add_ln117_reg_1719[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_89,
      I1 => L_ACF_load_2_reg_1542(28),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_17,
      I3 => \add_ln117_reg_1719[31]_i_5_n_12\,
      O => \add_ln117_reg_1719[31]_i_13_n_12\
    );
\add_ln117_reg_1719[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_90,
      I1 => L_ACF_load_2_reg_1542(27),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_18,
      I3 => \add_ln117_reg_1719[31]_i_6_n_12\,
      O => \add_ln117_reg_1719[31]_i_14_n_12\
    );
\add_ln117_reg_1719[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_91,
      I1 => L_ACF_load_2_reg_1542(26),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_19,
      I3 => \add_ln117_reg_1719[31]_i_7_n_12\,
      O => \add_ln117_reg_1719[31]_i_15_n_12\
    );
\add_ln117_reg_1719[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_92,
      I1 => L_ACF_load_2_reg_1542(25),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_20,
      I3 => \add_ln117_reg_1719[31]_i_8_n_12\,
      O => \add_ln117_reg_1719[31]_i_16_n_12\
    );
\add_ln117_reg_1719[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_93,
      I1 => L_ACF_load_2_reg_1542(24),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_21,
      I3 => \add_ln117_reg_1719[31]_i_9_n_12\,
      O => \add_ln117_reg_1719[31]_i_17_n_12\
    );
\add_ln117_reg_1719[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_86,
      I1 => L_ACF_load_2_reg_1542(31),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_14,
      O => \add_ln117_reg_1719[31]_i_2_n_12\
    );
\add_ln117_reg_1719[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_88,
      I1 => L_ACF_load_2_reg_1542(29),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_16,
      O => \add_ln117_reg_1719[31]_i_3_n_12\
    );
\add_ln117_reg_1719[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_89,
      I1 => L_ACF_load_2_reg_1542(28),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_17,
      O => \add_ln117_reg_1719[31]_i_4_n_12\
    );
\add_ln117_reg_1719[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_90,
      I1 => L_ACF_load_2_reg_1542(27),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_18,
      O => \add_ln117_reg_1719[31]_i_5_n_12\
    );
\add_ln117_reg_1719[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_91,
      I1 => L_ACF_load_2_reg_1542(26),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_19,
      O => \add_ln117_reg_1719[31]_i_6_n_12\
    );
\add_ln117_reg_1719[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_92,
      I1 => L_ACF_load_2_reg_1542(25),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_20,
      O => \add_ln117_reg_1719[31]_i_7_n_12\
    );
\add_ln117_reg_1719[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_93,
      I1 => L_ACF_load_2_reg_1542(24),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_21,
      O => \add_ln117_reg_1719[31]_i_8_n_12\
    );
\add_ln117_reg_1719[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_94,
      I1 => L_ACF_load_2_reg_1542(23),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_22,
      O => \add_ln117_reg_1719[31]_i_9_n_12\
    );
\add_ln117_reg_1719[39]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C69963C"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_14,
      I1 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_13,
      I2 => L_ACF_load_2_reg_1542(32),
      I3 => L_ACF_load_2_reg_1542(31),
      I4 => mul_ln87_reg_1633_reg_n_86,
      O => \add_ln117_reg_1719[39]_i_12_n_12\
    );
\add_ln117_reg_1719[39]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD4"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_12,
      I1 => L_ACF_load_2_reg_1542(33),
      I2 => L_ACF_load_2_reg_1542(32),
      I3 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_13,
      O => \add_ln117_reg_1719[39]_i_2_n_12\
    );
\add_ln117_reg_1719[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_14,
      I1 => mul_ln87_reg_1633_reg_n_86,
      I2 => L_ACF_load_2_reg_1542(31),
      O => \add_ln117_reg_1719[39]_i_4_n_12\
    );
\add_ln117_reg_1719[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(38),
      I1 => L_ACF_load_2_reg_1542(39),
      O => \add_ln117_reg_1719[39]_i_5_n_12\
    );
\add_ln117_reg_1719[39]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(37),
      I1 => L_ACF_load_2_reg_1542(38),
      O => \add_ln117_reg_1719[39]_i_6_n_12\
    );
\add_ln117_reg_1719[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(36),
      I1 => L_ACF_load_2_reg_1542(37),
      O => \add_ln117_reg_1719[39]_i_7_n_12\
    );
\add_ln117_reg_1719[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(35),
      I1 => L_ACF_load_2_reg_1542(36),
      O => \add_ln117_reg_1719[39]_i_8_n_12\
    );
\add_ln117_reg_1719[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(34),
      I1 => L_ACF_load_2_reg_1542(35),
      O => \add_ln117_reg_1719[39]_i_9_n_12\
    );
\add_ln117_reg_1719[47]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(46),
      I1 => L_ACF_load_2_reg_1542(47),
      O => \add_ln117_reg_1719[47]_i_2_n_12\
    );
\add_ln117_reg_1719[47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(45),
      I1 => L_ACF_load_2_reg_1542(46),
      O => \add_ln117_reg_1719[47]_i_3_n_12\
    );
\add_ln117_reg_1719[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(44),
      I1 => L_ACF_load_2_reg_1542(45),
      O => \add_ln117_reg_1719[47]_i_4_n_12\
    );
\add_ln117_reg_1719[47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(43),
      I1 => L_ACF_load_2_reg_1542(44),
      O => \add_ln117_reg_1719[47]_i_5_n_12\
    );
\add_ln117_reg_1719[47]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(42),
      I1 => L_ACF_load_2_reg_1542(43),
      O => \add_ln117_reg_1719[47]_i_6_n_12\
    );
\add_ln117_reg_1719[47]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(41),
      I1 => L_ACF_load_2_reg_1542(42),
      O => \add_ln117_reg_1719[47]_i_7_n_12\
    );
\add_ln117_reg_1719[47]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(40),
      I1 => L_ACF_load_2_reg_1542(41),
      O => \add_ln117_reg_1719[47]_i_8_n_12\
    );
\add_ln117_reg_1719[47]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(39),
      I1 => L_ACF_load_2_reg_1542(40),
      O => \add_ln117_reg_1719[47]_i_9_n_12\
    );
\add_ln117_reg_1719[55]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(54),
      I1 => L_ACF_load_2_reg_1542(55),
      O => \add_ln117_reg_1719[55]_i_2_n_12\
    );
\add_ln117_reg_1719[55]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(53),
      I1 => L_ACF_load_2_reg_1542(54),
      O => \add_ln117_reg_1719[55]_i_3_n_12\
    );
\add_ln117_reg_1719[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(52),
      I1 => L_ACF_load_2_reg_1542(53),
      O => \add_ln117_reg_1719[55]_i_4_n_12\
    );
\add_ln117_reg_1719[55]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(51),
      I1 => L_ACF_load_2_reg_1542(52),
      O => \add_ln117_reg_1719[55]_i_5_n_12\
    );
\add_ln117_reg_1719[55]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(50),
      I1 => L_ACF_load_2_reg_1542(51),
      O => \add_ln117_reg_1719[55]_i_6_n_12\
    );
\add_ln117_reg_1719[55]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(49),
      I1 => L_ACF_load_2_reg_1542(50),
      O => \add_ln117_reg_1719[55]_i_7_n_12\
    );
\add_ln117_reg_1719[55]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(48),
      I1 => L_ACF_load_2_reg_1542(49),
      O => \add_ln117_reg_1719[55]_i_8_n_12\
    );
\add_ln117_reg_1719[55]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(47),
      I1 => L_ACF_load_2_reg_1542(48),
      O => \add_ln117_reg_1719[55]_i_9_n_12\
    );
\add_ln117_reg_1719[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(62),
      I1 => L_ACF_load_2_reg_1542(63),
      O => \add_ln117_reg_1719[63]_i_2_n_12\
    );
\add_ln117_reg_1719[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(61),
      I1 => L_ACF_load_2_reg_1542(62),
      O => \add_ln117_reg_1719[63]_i_3_n_12\
    );
\add_ln117_reg_1719[63]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(60),
      I1 => L_ACF_load_2_reg_1542(61),
      O => \add_ln117_reg_1719[63]_i_4_n_12\
    );
\add_ln117_reg_1719[63]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(59),
      I1 => L_ACF_load_2_reg_1542(60),
      O => \add_ln117_reg_1719[63]_i_5_n_12\
    );
\add_ln117_reg_1719[63]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(58),
      I1 => L_ACF_load_2_reg_1542(59),
      O => \add_ln117_reg_1719[63]_i_6_n_12\
    );
\add_ln117_reg_1719[63]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(57),
      I1 => L_ACF_load_2_reg_1542(58),
      O => \add_ln117_reg_1719[63]_i_7_n_12\
    );
\add_ln117_reg_1719[63]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(56),
      I1 => L_ACF_load_2_reg_1542(57),
      O => \add_ln117_reg_1719[63]_i_8_n_12\
    );
\add_ln117_reg_1719[63]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_2_reg_1542(55),
      I1 => L_ACF_load_2_reg_1542(56),
      O => \add_ln117_reg_1719[63]_i_9_n_12\
    );
\add_ln117_reg_1719[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_111,
      I1 => L_ACF_load_2_reg_1542(6),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_39,
      I3 => \add_ln117_reg_1719[7]_i_3_n_12\,
      O => \add_ln117_reg_1719[7]_i_10_n_12\
    );
\add_ln117_reg_1719[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_112,
      I1 => L_ACF_load_2_reg_1542(5),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_40,
      I3 => \add_ln117_reg_1719[7]_i_4_n_12\,
      O => \add_ln117_reg_1719[7]_i_11_n_12\
    );
\add_ln117_reg_1719[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_113,
      I1 => L_ACF_load_2_reg_1542(4),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_41,
      I3 => \add_ln117_reg_1719[7]_i_5_n_12\,
      O => \add_ln117_reg_1719[7]_i_12_n_12\
    );
\add_ln117_reg_1719[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_114,
      I1 => L_ACF_load_2_reg_1542(3),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_42,
      I3 => \add_ln117_reg_1719[7]_i_6_n_12\,
      O => \add_ln117_reg_1719[7]_i_13_n_12\
    );
\add_ln117_reg_1719[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_115,
      I1 => L_ACF_load_2_reg_1542(2),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_43,
      I3 => \add_ln117_reg_1719[7]_i_7_n_12\,
      O => \add_ln117_reg_1719[7]_i_14_n_12\
    );
\add_ln117_reg_1719[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_116,
      I1 => L_ACF_load_2_reg_1542(1),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_44,
      I3 => \add_ln117_reg_1719[7]_i_8_n_12\,
      O => \add_ln117_reg_1719[7]_i_15_n_12\
    );
\add_ln117_reg_1719[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_117,
      I1 => L_ACF_load_2_reg_1542(0),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_45,
      O => \add_ln117_reg_1719[7]_i_16_n_12\
    );
\add_ln117_reg_1719[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_111,
      I1 => L_ACF_load_2_reg_1542(6),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_39,
      O => \add_ln117_reg_1719[7]_i_2_n_12\
    );
\add_ln117_reg_1719[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_112,
      I1 => L_ACF_load_2_reg_1542(5),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_40,
      O => \add_ln117_reg_1719[7]_i_3_n_12\
    );
\add_ln117_reg_1719[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_113,
      I1 => L_ACF_load_2_reg_1542(4),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_41,
      O => \add_ln117_reg_1719[7]_i_4_n_12\
    );
\add_ln117_reg_1719[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_114,
      I1 => L_ACF_load_2_reg_1542(3),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_42,
      O => \add_ln117_reg_1719[7]_i_5_n_12\
    );
\add_ln117_reg_1719[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_115,
      I1 => L_ACF_load_2_reg_1542(2),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_43,
      O => \add_ln117_reg_1719[7]_i_6_n_12\
    );
\add_ln117_reg_1719[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_116,
      I1 => L_ACF_load_2_reg_1542(1),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_44,
      O => \add_ln117_reg_1719[7]_i_7_n_12\
    );
\add_ln117_reg_1719[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_117,
      I1 => L_ACF_load_2_reg_1542(0),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_45,
      O => \add_ln117_reg_1719[7]_i_8_n_12\
    );
\add_ln117_reg_1719[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln87_reg_1633_reg_n_110,
      I1 => L_ACF_load_2_reg_1542(7),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_38,
      I3 => \add_ln117_reg_1719[7]_i_2_n_12\,
      O => \add_ln117_reg_1719[7]_i_9_n_12\
    );
\add_ln117_reg_1719_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(0),
      Q => add_ln117_reg_1719(0),
      R => '0'
    );
\add_ln117_reg_1719_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(10),
      Q => add_ln117_reg_1719(10),
      R => '0'
    );
\add_ln117_reg_1719_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(11),
      Q => add_ln117_reg_1719(11),
      R => '0'
    );
\add_ln117_reg_1719_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(12),
      Q => add_ln117_reg_1719(12),
      R => '0'
    );
\add_ln117_reg_1719_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(13),
      Q => add_ln117_reg_1719(13),
      R => '0'
    );
\add_ln117_reg_1719_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(14),
      Q => add_ln117_reg_1719(14),
      R => '0'
    );
\add_ln117_reg_1719_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(15),
      Q => add_ln117_reg_1719(15),
      R => '0'
    );
\add_ln117_reg_1719_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln117_reg_1719_reg[7]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln117_reg_1719_reg[15]_i_1_n_12\,
      CO(6) => \add_ln117_reg_1719_reg[15]_i_1_n_13\,
      CO(5) => \add_ln117_reg_1719_reg[15]_i_1_n_14\,
      CO(4) => \add_ln117_reg_1719_reg[15]_i_1_n_15\,
      CO(3) => \add_ln117_reg_1719_reg[15]_i_1_n_16\,
      CO(2) => \add_ln117_reg_1719_reg[15]_i_1_n_17\,
      CO(1) => \add_ln117_reg_1719_reg[15]_i_1_n_18\,
      CO(0) => \add_ln117_reg_1719_reg[15]_i_1_n_19\,
      DI(7) => \add_ln117_reg_1719[15]_i_2_n_12\,
      DI(6) => \add_ln117_reg_1719[15]_i_3_n_12\,
      DI(5) => \add_ln117_reg_1719[15]_i_4_n_12\,
      DI(4) => \add_ln117_reg_1719[15]_i_5_n_12\,
      DI(3) => \add_ln117_reg_1719[15]_i_6_n_12\,
      DI(2) => \add_ln117_reg_1719[15]_i_7_n_12\,
      DI(1) => \add_ln117_reg_1719[15]_i_8_n_12\,
      DI(0) => \add_ln117_reg_1719[15]_i_9_n_12\,
      O(7 downto 0) => add_ln117_fu_1035_p2(15 downto 8),
      S(7) => \add_ln117_reg_1719[15]_i_10_n_12\,
      S(6) => \add_ln117_reg_1719[15]_i_11_n_12\,
      S(5) => \add_ln117_reg_1719[15]_i_12_n_12\,
      S(4) => \add_ln117_reg_1719[15]_i_13_n_12\,
      S(3) => \add_ln117_reg_1719[15]_i_14_n_12\,
      S(2) => \add_ln117_reg_1719[15]_i_15_n_12\,
      S(1) => \add_ln117_reg_1719[15]_i_16_n_12\,
      S(0) => \add_ln117_reg_1719[15]_i_17_n_12\
    );
\add_ln117_reg_1719_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(16),
      Q => add_ln117_reg_1719(16),
      R => '0'
    );
\add_ln117_reg_1719_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(17),
      Q => add_ln117_reg_1719(17),
      R => '0'
    );
\add_ln117_reg_1719_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(18),
      Q => add_ln117_reg_1719(18),
      R => '0'
    );
\add_ln117_reg_1719_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(19),
      Q => add_ln117_reg_1719(19),
      R => '0'
    );
\add_ln117_reg_1719_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(1),
      Q => add_ln117_reg_1719(1),
      R => '0'
    );
\add_ln117_reg_1719_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(20),
      Q => add_ln117_reg_1719(20),
      R => '0'
    );
\add_ln117_reg_1719_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(21),
      Q => add_ln117_reg_1719(21),
      R => '0'
    );
\add_ln117_reg_1719_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(22),
      Q => add_ln117_reg_1719(22),
      R => '0'
    );
\add_ln117_reg_1719_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(23),
      Q => add_ln117_reg_1719(23),
      R => '0'
    );
\add_ln117_reg_1719_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln117_reg_1719_reg[15]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln117_reg_1719_reg[23]_i_1_n_12\,
      CO(6) => \add_ln117_reg_1719_reg[23]_i_1_n_13\,
      CO(5) => \add_ln117_reg_1719_reg[23]_i_1_n_14\,
      CO(4) => \add_ln117_reg_1719_reg[23]_i_1_n_15\,
      CO(3) => \add_ln117_reg_1719_reg[23]_i_1_n_16\,
      CO(2) => \add_ln117_reg_1719_reg[23]_i_1_n_17\,
      CO(1) => \add_ln117_reg_1719_reg[23]_i_1_n_18\,
      CO(0) => \add_ln117_reg_1719_reg[23]_i_1_n_19\,
      DI(7) => \add_ln117_reg_1719[23]_i_2_n_12\,
      DI(6) => \add_ln117_reg_1719[23]_i_3_n_12\,
      DI(5) => \add_ln117_reg_1719[23]_i_4_n_12\,
      DI(4) => \add_ln117_reg_1719[23]_i_5_n_12\,
      DI(3) => \add_ln117_reg_1719[23]_i_6_n_12\,
      DI(2) => \add_ln117_reg_1719[23]_i_7_n_12\,
      DI(1) => \add_ln117_reg_1719[23]_i_8_n_12\,
      DI(0) => \add_ln117_reg_1719[23]_i_9_n_12\,
      O(7 downto 0) => add_ln117_fu_1035_p2(23 downto 16),
      S(7) => \add_ln117_reg_1719[23]_i_10_n_12\,
      S(6) => \add_ln117_reg_1719[23]_i_11_n_12\,
      S(5) => \add_ln117_reg_1719[23]_i_12_n_12\,
      S(4) => \add_ln117_reg_1719[23]_i_13_n_12\,
      S(3) => \add_ln117_reg_1719[23]_i_14_n_12\,
      S(2) => \add_ln117_reg_1719[23]_i_15_n_12\,
      S(1) => \add_ln117_reg_1719[23]_i_16_n_12\,
      S(0) => \add_ln117_reg_1719[23]_i_17_n_12\
    );
\add_ln117_reg_1719_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(24),
      Q => add_ln117_reg_1719(24),
      R => '0'
    );
\add_ln117_reg_1719_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(25),
      Q => add_ln117_reg_1719(25),
      R => '0'
    );
\add_ln117_reg_1719_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(26),
      Q => add_ln117_reg_1719(26),
      R => '0'
    );
\add_ln117_reg_1719_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(27),
      Q => add_ln117_reg_1719(27),
      R => '0'
    );
\add_ln117_reg_1719_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(28),
      Q => add_ln117_reg_1719(28),
      R => '0'
    );
\add_ln117_reg_1719_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(29),
      Q => add_ln117_reg_1719(29),
      R => '0'
    );
\add_ln117_reg_1719_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(2),
      Q => add_ln117_reg_1719(2),
      R => '0'
    );
\add_ln117_reg_1719_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(30),
      Q => add_ln117_reg_1719(30),
      R => '0'
    );
\add_ln117_reg_1719_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(31),
      Q => add_ln117_reg_1719(31),
      R => '0'
    );
\add_ln117_reg_1719_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln117_reg_1719_reg[23]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln117_reg_1719_reg[31]_i_1_n_12\,
      CO(6) => \add_ln117_reg_1719_reg[31]_i_1_n_13\,
      CO(5) => \add_ln117_reg_1719_reg[31]_i_1_n_14\,
      CO(4) => \add_ln117_reg_1719_reg[31]_i_1_n_15\,
      CO(3) => \add_ln117_reg_1719_reg[31]_i_1_n_16\,
      CO(2) => \add_ln117_reg_1719_reg[31]_i_1_n_17\,
      CO(1) => \add_ln117_reg_1719_reg[31]_i_1_n_18\,
      CO(0) => \add_ln117_reg_1719_reg[31]_i_1_n_19\,
      DI(7) => \add_ln117_reg_1719[31]_i_2_n_12\,
      DI(6) => \add_ln117_reg_1719[31]_i_3_n_12\,
      DI(5) => \add_ln117_reg_1719[31]_i_4_n_12\,
      DI(4) => \add_ln117_reg_1719[31]_i_5_n_12\,
      DI(3) => \add_ln117_reg_1719[31]_i_6_n_12\,
      DI(2) => \add_ln117_reg_1719[31]_i_7_n_12\,
      DI(1) => \add_ln117_reg_1719[31]_i_8_n_12\,
      DI(0) => \add_ln117_reg_1719[31]_i_9_n_12\,
      O(7 downto 0) => add_ln117_fu_1035_p2(31 downto 24),
      S(7) => \add_ln117_reg_1719[31]_i_10_n_12\,
      S(6) => \add_ln117_reg_1719[31]_i_11_n_12\,
      S(5) => \add_ln117_reg_1719[31]_i_12_n_12\,
      S(4) => \add_ln117_reg_1719[31]_i_13_n_12\,
      S(3) => \add_ln117_reg_1719[31]_i_14_n_12\,
      S(2) => \add_ln117_reg_1719[31]_i_15_n_12\,
      S(1) => \add_ln117_reg_1719[31]_i_16_n_12\,
      S(0) => \add_ln117_reg_1719[31]_i_17_n_12\
    );
\add_ln117_reg_1719_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(32),
      Q => add_ln117_reg_1719(32),
      R => '0'
    );
\add_ln117_reg_1719_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(33),
      Q => add_ln117_reg_1719(33),
      R => '0'
    );
\add_ln117_reg_1719_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(34),
      Q => add_ln117_reg_1719(34),
      R => '0'
    );
\add_ln117_reg_1719_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(35),
      Q => add_ln117_reg_1719(35),
      R => '0'
    );
\add_ln117_reg_1719_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(36),
      Q => add_ln117_reg_1719(36),
      R => '0'
    );
\add_ln117_reg_1719_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(37),
      Q => add_ln117_reg_1719(37),
      R => '0'
    );
\add_ln117_reg_1719_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(38),
      Q => add_ln117_reg_1719(38),
      R => '0'
    );
\add_ln117_reg_1719_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(39),
      Q => add_ln117_reg_1719(39),
      R => '0'
    );
\add_ln117_reg_1719_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln117_reg_1719_reg[31]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln117_reg_1719_reg[39]_i_1_n_12\,
      CO(6) => \add_ln117_reg_1719_reg[39]_i_1_n_13\,
      CO(5) => \add_ln117_reg_1719_reg[39]_i_1_n_14\,
      CO(4) => \add_ln117_reg_1719_reg[39]_i_1_n_15\,
      CO(3) => \add_ln117_reg_1719_reg[39]_i_1_n_16\,
      CO(2) => \add_ln117_reg_1719_reg[39]_i_1_n_17\,
      CO(1) => \add_ln117_reg_1719_reg[39]_i_1_n_18\,
      CO(0) => \add_ln117_reg_1719_reg[39]_i_1_n_19\,
      DI(7 downto 3) => L_ACF_load_2_reg_1542(38 downto 34),
      DI(2) => \add_ln117_reg_1719[39]_i_2_n_12\,
      DI(1) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_48,
      DI(0) => \add_ln117_reg_1719[39]_i_4_n_12\,
      O(7 downto 0) => add_ln117_fu_1035_p2(39 downto 32),
      S(7) => \add_ln117_reg_1719[39]_i_5_n_12\,
      S(6) => \add_ln117_reg_1719[39]_i_6_n_12\,
      S(5) => \add_ln117_reg_1719[39]_i_7_n_12\,
      S(4) => \add_ln117_reg_1719[39]_i_8_n_12\,
      S(3) => \add_ln117_reg_1719[39]_i_9_n_12\,
      S(2) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_46,
      S(1) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_47,
      S(0) => \add_ln117_reg_1719[39]_i_12_n_12\
    );
\add_ln117_reg_1719_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(3),
      Q => add_ln117_reg_1719(3),
      R => '0'
    );
\add_ln117_reg_1719_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(40),
      Q => add_ln117_reg_1719(40),
      R => '0'
    );
\add_ln117_reg_1719_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(41),
      Q => add_ln117_reg_1719(41),
      R => '0'
    );
\add_ln117_reg_1719_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(42),
      Q => add_ln117_reg_1719(42),
      R => '0'
    );
\add_ln117_reg_1719_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(43),
      Q => add_ln117_reg_1719(43),
      R => '0'
    );
\add_ln117_reg_1719_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(44),
      Q => add_ln117_reg_1719(44),
      R => '0'
    );
\add_ln117_reg_1719_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(45),
      Q => add_ln117_reg_1719(45),
      R => '0'
    );
\add_ln117_reg_1719_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(46),
      Q => add_ln117_reg_1719(46),
      R => '0'
    );
\add_ln117_reg_1719_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(47),
      Q => add_ln117_reg_1719(47),
      R => '0'
    );
\add_ln117_reg_1719_reg[47]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln117_reg_1719_reg[39]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln117_reg_1719_reg[47]_i_1_n_12\,
      CO(6) => \add_ln117_reg_1719_reg[47]_i_1_n_13\,
      CO(5) => \add_ln117_reg_1719_reg[47]_i_1_n_14\,
      CO(4) => \add_ln117_reg_1719_reg[47]_i_1_n_15\,
      CO(3) => \add_ln117_reg_1719_reg[47]_i_1_n_16\,
      CO(2) => \add_ln117_reg_1719_reg[47]_i_1_n_17\,
      CO(1) => \add_ln117_reg_1719_reg[47]_i_1_n_18\,
      CO(0) => \add_ln117_reg_1719_reg[47]_i_1_n_19\,
      DI(7 downto 0) => L_ACF_load_2_reg_1542(46 downto 39),
      O(7 downto 0) => add_ln117_fu_1035_p2(47 downto 40),
      S(7) => \add_ln117_reg_1719[47]_i_2_n_12\,
      S(6) => \add_ln117_reg_1719[47]_i_3_n_12\,
      S(5) => \add_ln117_reg_1719[47]_i_4_n_12\,
      S(4) => \add_ln117_reg_1719[47]_i_5_n_12\,
      S(3) => \add_ln117_reg_1719[47]_i_6_n_12\,
      S(2) => \add_ln117_reg_1719[47]_i_7_n_12\,
      S(1) => \add_ln117_reg_1719[47]_i_8_n_12\,
      S(0) => \add_ln117_reg_1719[47]_i_9_n_12\
    );
\add_ln117_reg_1719_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(48),
      Q => add_ln117_reg_1719(48),
      R => '0'
    );
\add_ln117_reg_1719_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(49),
      Q => add_ln117_reg_1719(49),
      R => '0'
    );
\add_ln117_reg_1719_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(4),
      Q => add_ln117_reg_1719(4),
      R => '0'
    );
\add_ln117_reg_1719_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(50),
      Q => add_ln117_reg_1719(50),
      R => '0'
    );
\add_ln117_reg_1719_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(51),
      Q => add_ln117_reg_1719(51),
      R => '0'
    );
\add_ln117_reg_1719_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(52),
      Q => add_ln117_reg_1719(52),
      R => '0'
    );
\add_ln117_reg_1719_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(53),
      Q => add_ln117_reg_1719(53),
      R => '0'
    );
\add_ln117_reg_1719_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(54),
      Q => add_ln117_reg_1719(54),
      R => '0'
    );
\add_ln117_reg_1719_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(55),
      Q => add_ln117_reg_1719(55),
      R => '0'
    );
\add_ln117_reg_1719_reg[55]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln117_reg_1719_reg[47]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln117_reg_1719_reg[55]_i_1_n_12\,
      CO(6) => \add_ln117_reg_1719_reg[55]_i_1_n_13\,
      CO(5) => \add_ln117_reg_1719_reg[55]_i_1_n_14\,
      CO(4) => \add_ln117_reg_1719_reg[55]_i_1_n_15\,
      CO(3) => \add_ln117_reg_1719_reg[55]_i_1_n_16\,
      CO(2) => \add_ln117_reg_1719_reg[55]_i_1_n_17\,
      CO(1) => \add_ln117_reg_1719_reg[55]_i_1_n_18\,
      CO(0) => \add_ln117_reg_1719_reg[55]_i_1_n_19\,
      DI(7 downto 0) => L_ACF_load_2_reg_1542(54 downto 47),
      O(7 downto 0) => add_ln117_fu_1035_p2(55 downto 48),
      S(7) => \add_ln117_reg_1719[55]_i_2_n_12\,
      S(6) => \add_ln117_reg_1719[55]_i_3_n_12\,
      S(5) => \add_ln117_reg_1719[55]_i_4_n_12\,
      S(4) => \add_ln117_reg_1719[55]_i_5_n_12\,
      S(3) => \add_ln117_reg_1719[55]_i_6_n_12\,
      S(2) => \add_ln117_reg_1719[55]_i_7_n_12\,
      S(1) => \add_ln117_reg_1719[55]_i_8_n_12\,
      S(0) => \add_ln117_reg_1719[55]_i_9_n_12\
    );
\add_ln117_reg_1719_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(56),
      Q => add_ln117_reg_1719(56),
      R => '0'
    );
\add_ln117_reg_1719_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(57),
      Q => add_ln117_reg_1719(57),
      R => '0'
    );
\add_ln117_reg_1719_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(58),
      Q => add_ln117_reg_1719(58),
      R => '0'
    );
\add_ln117_reg_1719_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(59),
      Q => add_ln117_reg_1719(59),
      R => '0'
    );
\add_ln117_reg_1719_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(5),
      Q => add_ln117_reg_1719(5),
      R => '0'
    );
\add_ln117_reg_1719_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(60),
      Q => add_ln117_reg_1719(60),
      R => '0'
    );
\add_ln117_reg_1719_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(61),
      Q => add_ln117_reg_1719(61),
      R => '0'
    );
\add_ln117_reg_1719_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(62),
      Q => add_ln117_reg_1719(62),
      R => '0'
    );
\add_ln117_reg_1719_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(63),
      Q => add_ln117_reg_1719(63),
      R => '0'
    );
\add_ln117_reg_1719_reg[63]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln117_reg_1719_reg[55]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln117_reg_1719_reg[63]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln117_reg_1719_reg[63]_i_1_n_13\,
      CO(5) => \add_ln117_reg_1719_reg[63]_i_1_n_14\,
      CO(4) => \add_ln117_reg_1719_reg[63]_i_1_n_15\,
      CO(3) => \add_ln117_reg_1719_reg[63]_i_1_n_16\,
      CO(2) => \add_ln117_reg_1719_reg[63]_i_1_n_17\,
      CO(1) => \add_ln117_reg_1719_reg[63]_i_1_n_18\,
      CO(0) => \add_ln117_reg_1719_reg[63]_i_1_n_19\,
      DI(7) => '0',
      DI(6 downto 0) => L_ACF_load_2_reg_1542(61 downto 55),
      O(7 downto 0) => add_ln117_fu_1035_p2(63 downto 56),
      S(7) => \add_ln117_reg_1719[63]_i_2_n_12\,
      S(6) => \add_ln117_reg_1719[63]_i_3_n_12\,
      S(5) => \add_ln117_reg_1719[63]_i_4_n_12\,
      S(4) => \add_ln117_reg_1719[63]_i_5_n_12\,
      S(3) => \add_ln117_reg_1719[63]_i_6_n_12\,
      S(2) => \add_ln117_reg_1719[63]_i_7_n_12\,
      S(1) => \add_ln117_reg_1719[63]_i_8_n_12\,
      S(0) => \add_ln117_reg_1719[63]_i_9_n_12\
    );
\add_ln117_reg_1719_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(6),
      Q => add_ln117_reg_1719(6),
      R => '0'
    );
\add_ln117_reg_1719_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(7),
      Q => add_ln117_reg_1719(7),
      R => '0'
    );
\add_ln117_reg_1719_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln117_reg_1719_reg[7]_i_1_n_12\,
      CO(6) => \add_ln117_reg_1719_reg[7]_i_1_n_13\,
      CO(5) => \add_ln117_reg_1719_reg[7]_i_1_n_14\,
      CO(4) => \add_ln117_reg_1719_reg[7]_i_1_n_15\,
      CO(3) => \add_ln117_reg_1719_reg[7]_i_1_n_16\,
      CO(2) => \add_ln117_reg_1719_reg[7]_i_1_n_17\,
      CO(1) => \add_ln117_reg_1719_reg[7]_i_1_n_18\,
      CO(0) => \add_ln117_reg_1719_reg[7]_i_1_n_19\,
      DI(7) => \add_ln117_reg_1719[7]_i_2_n_12\,
      DI(6) => \add_ln117_reg_1719[7]_i_3_n_12\,
      DI(5) => \add_ln117_reg_1719[7]_i_4_n_12\,
      DI(4) => \add_ln117_reg_1719[7]_i_5_n_12\,
      DI(3) => \add_ln117_reg_1719[7]_i_6_n_12\,
      DI(2) => \add_ln117_reg_1719[7]_i_7_n_12\,
      DI(1) => \add_ln117_reg_1719[7]_i_8_n_12\,
      DI(0) => '0',
      O(7 downto 0) => add_ln117_fu_1035_p2(7 downto 0),
      S(7) => \add_ln117_reg_1719[7]_i_9_n_12\,
      S(6) => \add_ln117_reg_1719[7]_i_10_n_12\,
      S(5) => \add_ln117_reg_1719[7]_i_11_n_12\,
      S(4) => \add_ln117_reg_1719[7]_i_12_n_12\,
      S(3) => \add_ln117_reg_1719[7]_i_13_n_12\,
      S(2) => \add_ln117_reg_1719[7]_i_14_n_12\,
      S(1) => \add_ln117_reg_1719[7]_i_15_n_12\,
      S(0) => \add_ln117_reg_1719[7]_i_16_n_12\
    );
\add_ln117_reg_1719_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(8),
      Q => add_ln117_reg_1719(8),
      R => '0'
    );
\add_ln117_reg_1719_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln117_fu_1035_p2(9),
      Q => add_ln117_reg_1719(9),
      R => '0'
    );
\add_ln118_reg_1724[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_102,
      I1 => L_ACF_load_3_reg_1576(15),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_30,
      I3 => \add_ln118_reg_1724[15]_i_2_n_12\,
      O => \add_ln118_reg_1724[15]_i_10_n_12\
    );
\add_ln118_reg_1724[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_103,
      I1 => L_ACF_load_3_reg_1576(14),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_31,
      I3 => \add_ln118_reg_1724[15]_i_3_n_12\,
      O => \add_ln118_reg_1724[15]_i_11_n_12\
    );
\add_ln118_reg_1724[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_104,
      I1 => L_ACF_load_3_reg_1576(13),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_32,
      I3 => \add_ln118_reg_1724[15]_i_4_n_12\,
      O => \add_ln118_reg_1724[15]_i_12_n_12\
    );
\add_ln118_reg_1724[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_105,
      I1 => L_ACF_load_3_reg_1576(12),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_33,
      I3 => \add_ln118_reg_1724[15]_i_5_n_12\,
      O => \add_ln118_reg_1724[15]_i_13_n_12\
    );
\add_ln118_reg_1724[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_106,
      I1 => L_ACF_load_3_reg_1576(11),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_34,
      I3 => \add_ln118_reg_1724[15]_i_6_n_12\,
      O => \add_ln118_reg_1724[15]_i_14_n_12\
    );
\add_ln118_reg_1724[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_107,
      I1 => L_ACF_load_3_reg_1576(10),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_35,
      I3 => \add_ln118_reg_1724[15]_i_7_n_12\,
      O => \add_ln118_reg_1724[15]_i_15_n_12\
    );
\add_ln118_reg_1724[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_108,
      I1 => L_ACF_load_3_reg_1576(9),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_36,
      I3 => \add_ln118_reg_1724[15]_i_8_n_12\,
      O => \add_ln118_reg_1724[15]_i_16_n_12\
    );
\add_ln118_reg_1724[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_109,
      I1 => L_ACF_load_3_reg_1576(8),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_37,
      I3 => \add_ln118_reg_1724[15]_i_9_n_12\,
      O => \add_ln118_reg_1724[15]_i_17_n_12\
    );
\add_ln118_reg_1724[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_103,
      I1 => L_ACF_load_3_reg_1576(14),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_31,
      O => \add_ln118_reg_1724[15]_i_2_n_12\
    );
\add_ln118_reg_1724[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_104,
      I1 => L_ACF_load_3_reg_1576(13),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_32,
      O => \add_ln118_reg_1724[15]_i_3_n_12\
    );
\add_ln118_reg_1724[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_105,
      I1 => L_ACF_load_3_reg_1576(12),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_33,
      O => \add_ln118_reg_1724[15]_i_4_n_12\
    );
\add_ln118_reg_1724[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_106,
      I1 => L_ACF_load_3_reg_1576(11),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_34,
      O => \add_ln118_reg_1724[15]_i_5_n_12\
    );
\add_ln118_reg_1724[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_107,
      I1 => L_ACF_load_3_reg_1576(10),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_35,
      O => \add_ln118_reg_1724[15]_i_6_n_12\
    );
\add_ln118_reg_1724[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_108,
      I1 => L_ACF_load_3_reg_1576(9),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_36,
      O => \add_ln118_reg_1724[15]_i_7_n_12\
    );
\add_ln118_reg_1724[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_109,
      I1 => L_ACF_load_3_reg_1576(8),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_37,
      O => \add_ln118_reg_1724[15]_i_8_n_12\
    );
\add_ln118_reg_1724[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_110,
      I1 => L_ACF_load_3_reg_1576(7),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_38,
      O => \add_ln118_reg_1724[15]_i_9_n_12\
    );
\add_ln118_reg_1724[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_94,
      I1 => L_ACF_load_3_reg_1576(23),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_22,
      I3 => \add_ln118_reg_1724[23]_i_2_n_12\,
      O => \add_ln118_reg_1724[23]_i_10_n_12\
    );
\add_ln118_reg_1724[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_95,
      I1 => L_ACF_load_3_reg_1576(22),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_23,
      I3 => \add_ln118_reg_1724[23]_i_3_n_12\,
      O => \add_ln118_reg_1724[23]_i_11_n_12\
    );
\add_ln118_reg_1724[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_96,
      I1 => L_ACF_load_3_reg_1576(21),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_24,
      I3 => \add_ln118_reg_1724[23]_i_4_n_12\,
      O => \add_ln118_reg_1724[23]_i_12_n_12\
    );
\add_ln118_reg_1724[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_97,
      I1 => L_ACF_load_3_reg_1576(20),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_25,
      I3 => \add_ln118_reg_1724[23]_i_5_n_12\,
      O => \add_ln118_reg_1724[23]_i_13_n_12\
    );
\add_ln118_reg_1724[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_98,
      I1 => L_ACF_load_3_reg_1576(19),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_26,
      I3 => \add_ln118_reg_1724[23]_i_6_n_12\,
      O => \add_ln118_reg_1724[23]_i_14_n_12\
    );
\add_ln118_reg_1724[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_99,
      I1 => L_ACF_load_3_reg_1576(18),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_27,
      I3 => \add_ln118_reg_1724[23]_i_7_n_12\,
      O => \add_ln118_reg_1724[23]_i_15_n_12\
    );
\add_ln118_reg_1724[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_100,
      I1 => L_ACF_load_3_reg_1576(17),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_28,
      I3 => \add_ln118_reg_1724[23]_i_8_n_12\,
      O => \add_ln118_reg_1724[23]_i_16_n_12\
    );
\add_ln118_reg_1724[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_101,
      I1 => L_ACF_load_3_reg_1576(16),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_29,
      I3 => \add_ln118_reg_1724[23]_i_9_n_12\,
      O => \add_ln118_reg_1724[23]_i_17_n_12\
    );
\add_ln118_reg_1724[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_95,
      I1 => L_ACF_load_3_reg_1576(22),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_23,
      O => \add_ln118_reg_1724[23]_i_2_n_12\
    );
\add_ln118_reg_1724[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_96,
      I1 => L_ACF_load_3_reg_1576(21),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_24,
      O => \add_ln118_reg_1724[23]_i_3_n_12\
    );
\add_ln118_reg_1724[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_97,
      I1 => L_ACF_load_3_reg_1576(20),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_25,
      O => \add_ln118_reg_1724[23]_i_4_n_12\
    );
\add_ln118_reg_1724[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_98,
      I1 => L_ACF_load_3_reg_1576(19),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_26,
      O => \add_ln118_reg_1724[23]_i_5_n_12\
    );
\add_ln118_reg_1724[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_99,
      I1 => L_ACF_load_3_reg_1576(18),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_27,
      O => \add_ln118_reg_1724[23]_i_6_n_12\
    );
\add_ln118_reg_1724[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_100,
      I1 => L_ACF_load_3_reg_1576(17),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_28,
      O => \add_ln118_reg_1724[23]_i_7_n_12\
    );
\add_ln118_reg_1724[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_101,
      I1 => L_ACF_load_3_reg_1576(16),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_29,
      O => \add_ln118_reg_1724[23]_i_8_n_12\
    );
\add_ln118_reg_1724[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_102,
      I1 => L_ACF_load_3_reg_1576(15),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_30,
      O => \add_ln118_reg_1724[23]_i_9_n_12\
    );
\add_ln118_reg_1724[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_14,
      I1 => L_ACF_load_3_reg_1576(31),
      I2 => mul_ln103_reg_1648_reg_n_86,
      I3 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_15,
      I4 => L_ACF_load_3_reg_1576(30),
      I5 => mul_ln103_reg_1648_reg_n_87,
      O => \add_ln118_reg_1724[31]_i_10_n_12\
    );
\add_ln118_reg_1724[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln118_reg_1724[31]_i_3_n_12\,
      I1 => L_ACF_load_3_reg_1576(30),
      I2 => mul_ln103_reg_1648_reg_n_87,
      I3 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_15,
      O => \add_ln118_reg_1724[31]_i_11_n_12\
    );
\add_ln118_reg_1724[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_88,
      I1 => L_ACF_load_3_reg_1576(29),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_16,
      I3 => \add_ln118_reg_1724[31]_i_4_n_12\,
      O => \add_ln118_reg_1724[31]_i_12_n_12\
    );
\add_ln118_reg_1724[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_89,
      I1 => L_ACF_load_3_reg_1576(28),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_17,
      I3 => \add_ln118_reg_1724[31]_i_5_n_12\,
      O => \add_ln118_reg_1724[31]_i_13_n_12\
    );
\add_ln118_reg_1724[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_90,
      I1 => L_ACF_load_3_reg_1576(27),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_18,
      I3 => \add_ln118_reg_1724[31]_i_6_n_12\,
      O => \add_ln118_reg_1724[31]_i_14_n_12\
    );
\add_ln118_reg_1724[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_91,
      I1 => L_ACF_load_3_reg_1576(26),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_19,
      I3 => \add_ln118_reg_1724[31]_i_7_n_12\,
      O => \add_ln118_reg_1724[31]_i_15_n_12\
    );
\add_ln118_reg_1724[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_92,
      I1 => L_ACF_load_3_reg_1576(25),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_20,
      I3 => \add_ln118_reg_1724[31]_i_8_n_12\,
      O => \add_ln118_reg_1724[31]_i_16_n_12\
    );
\add_ln118_reg_1724[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_93,
      I1 => L_ACF_load_3_reg_1576(24),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_21,
      I3 => \add_ln118_reg_1724[31]_i_9_n_12\,
      O => \add_ln118_reg_1724[31]_i_17_n_12\
    );
\add_ln118_reg_1724[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_86,
      I1 => L_ACF_load_3_reg_1576(31),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_14,
      O => \add_ln118_reg_1724[31]_i_2_n_12\
    );
\add_ln118_reg_1724[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_88,
      I1 => L_ACF_load_3_reg_1576(29),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_16,
      O => \add_ln118_reg_1724[31]_i_3_n_12\
    );
\add_ln118_reg_1724[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_89,
      I1 => L_ACF_load_3_reg_1576(28),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_17,
      O => \add_ln118_reg_1724[31]_i_4_n_12\
    );
\add_ln118_reg_1724[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_90,
      I1 => L_ACF_load_3_reg_1576(27),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_18,
      O => \add_ln118_reg_1724[31]_i_5_n_12\
    );
\add_ln118_reg_1724[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_91,
      I1 => L_ACF_load_3_reg_1576(26),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_19,
      O => \add_ln118_reg_1724[31]_i_6_n_12\
    );
\add_ln118_reg_1724[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_92,
      I1 => L_ACF_load_3_reg_1576(25),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_20,
      O => \add_ln118_reg_1724[31]_i_7_n_12\
    );
\add_ln118_reg_1724[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_93,
      I1 => L_ACF_load_3_reg_1576(24),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_21,
      O => \add_ln118_reg_1724[31]_i_8_n_12\
    );
\add_ln118_reg_1724[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_94,
      I1 => L_ACF_load_3_reg_1576(23),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_22,
      O => \add_ln118_reg_1724[31]_i_9_n_12\
    );
\add_ln118_reg_1724[39]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C69963C"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_14,
      I1 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_13,
      I2 => L_ACF_load_3_reg_1576(32),
      I3 => L_ACF_load_3_reg_1576(31),
      I4 => mul_ln103_reg_1648_reg_n_86,
      O => \add_ln118_reg_1724[39]_i_12_n_12\
    );
\add_ln118_reg_1724[39]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD4"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_12,
      I1 => L_ACF_load_3_reg_1576(33),
      I2 => L_ACF_load_3_reg_1576(32),
      I3 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_13,
      O => \add_ln118_reg_1724[39]_i_2_n_12\
    );
\add_ln118_reg_1724[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_14,
      I1 => mul_ln103_reg_1648_reg_n_86,
      I2 => L_ACF_load_3_reg_1576(31),
      O => \add_ln118_reg_1724[39]_i_4_n_12\
    );
\add_ln118_reg_1724[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(38),
      I1 => L_ACF_load_3_reg_1576(39),
      O => \add_ln118_reg_1724[39]_i_5_n_12\
    );
\add_ln118_reg_1724[39]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(37),
      I1 => L_ACF_load_3_reg_1576(38),
      O => \add_ln118_reg_1724[39]_i_6_n_12\
    );
\add_ln118_reg_1724[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(36),
      I1 => L_ACF_load_3_reg_1576(37),
      O => \add_ln118_reg_1724[39]_i_7_n_12\
    );
\add_ln118_reg_1724[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(35),
      I1 => L_ACF_load_3_reg_1576(36),
      O => \add_ln118_reg_1724[39]_i_8_n_12\
    );
\add_ln118_reg_1724[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(34),
      I1 => L_ACF_load_3_reg_1576(35),
      O => \add_ln118_reg_1724[39]_i_9_n_12\
    );
\add_ln118_reg_1724[47]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(46),
      I1 => L_ACF_load_3_reg_1576(47),
      O => \add_ln118_reg_1724[47]_i_2_n_12\
    );
\add_ln118_reg_1724[47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(45),
      I1 => L_ACF_load_3_reg_1576(46),
      O => \add_ln118_reg_1724[47]_i_3_n_12\
    );
\add_ln118_reg_1724[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(44),
      I1 => L_ACF_load_3_reg_1576(45),
      O => \add_ln118_reg_1724[47]_i_4_n_12\
    );
\add_ln118_reg_1724[47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(43),
      I1 => L_ACF_load_3_reg_1576(44),
      O => \add_ln118_reg_1724[47]_i_5_n_12\
    );
\add_ln118_reg_1724[47]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(42),
      I1 => L_ACF_load_3_reg_1576(43),
      O => \add_ln118_reg_1724[47]_i_6_n_12\
    );
\add_ln118_reg_1724[47]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(41),
      I1 => L_ACF_load_3_reg_1576(42),
      O => \add_ln118_reg_1724[47]_i_7_n_12\
    );
\add_ln118_reg_1724[47]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(40),
      I1 => L_ACF_load_3_reg_1576(41),
      O => \add_ln118_reg_1724[47]_i_8_n_12\
    );
\add_ln118_reg_1724[47]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(39),
      I1 => L_ACF_load_3_reg_1576(40),
      O => \add_ln118_reg_1724[47]_i_9_n_12\
    );
\add_ln118_reg_1724[55]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(54),
      I1 => L_ACF_load_3_reg_1576(55),
      O => \add_ln118_reg_1724[55]_i_2_n_12\
    );
\add_ln118_reg_1724[55]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(53),
      I1 => L_ACF_load_3_reg_1576(54),
      O => \add_ln118_reg_1724[55]_i_3_n_12\
    );
\add_ln118_reg_1724[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(52),
      I1 => L_ACF_load_3_reg_1576(53),
      O => \add_ln118_reg_1724[55]_i_4_n_12\
    );
\add_ln118_reg_1724[55]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(51),
      I1 => L_ACF_load_3_reg_1576(52),
      O => \add_ln118_reg_1724[55]_i_5_n_12\
    );
\add_ln118_reg_1724[55]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(50),
      I1 => L_ACF_load_3_reg_1576(51),
      O => \add_ln118_reg_1724[55]_i_6_n_12\
    );
\add_ln118_reg_1724[55]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(49),
      I1 => L_ACF_load_3_reg_1576(50),
      O => \add_ln118_reg_1724[55]_i_7_n_12\
    );
\add_ln118_reg_1724[55]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(48),
      I1 => L_ACF_load_3_reg_1576(49),
      O => \add_ln118_reg_1724[55]_i_8_n_12\
    );
\add_ln118_reg_1724[55]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(47),
      I1 => L_ACF_load_3_reg_1576(48),
      O => \add_ln118_reg_1724[55]_i_9_n_12\
    );
\add_ln118_reg_1724[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(62),
      I1 => L_ACF_load_3_reg_1576(63),
      O => \add_ln118_reg_1724[63]_i_2_n_12\
    );
\add_ln118_reg_1724[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(61),
      I1 => L_ACF_load_3_reg_1576(62),
      O => \add_ln118_reg_1724[63]_i_3_n_12\
    );
\add_ln118_reg_1724[63]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(60),
      I1 => L_ACF_load_3_reg_1576(61),
      O => \add_ln118_reg_1724[63]_i_4_n_12\
    );
\add_ln118_reg_1724[63]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(59),
      I1 => L_ACF_load_3_reg_1576(60),
      O => \add_ln118_reg_1724[63]_i_5_n_12\
    );
\add_ln118_reg_1724[63]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(58),
      I1 => L_ACF_load_3_reg_1576(59),
      O => \add_ln118_reg_1724[63]_i_6_n_12\
    );
\add_ln118_reg_1724[63]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(57),
      I1 => L_ACF_load_3_reg_1576(58),
      O => \add_ln118_reg_1724[63]_i_7_n_12\
    );
\add_ln118_reg_1724[63]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(56),
      I1 => L_ACF_load_3_reg_1576(57),
      O => \add_ln118_reg_1724[63]_i_8_n_12\
    );
\add_ln118_reg_1724[63]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_3_reg_1576(55),
      I1 => L_ACF_load_3_reg_1576(56),
      O => \add_ln118_reg_1724[63]_i_9_n_12\
    );
\add_ln118_reg_1724[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_111,
      I1 => L_ACF_load_3_reg_1576(6),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_39,
      I3 => \add_ln118_reg_1724[7]_i_3_n_12\,
      O => \add_ln118_reg_1724[7]_i_10_n_12\
    );
\add_ln118_reg_1724[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_112,
      I1 => L_ACF_load_3_reg_1576(5),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_40,
      I3 => \add_ln118_reg_1724[7]_i_4_n_12\,
      O => \add_ln118_reg_1724[7]_i_11_n_12\
    );
\add_ln118_reg_1724[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_113,
      I1 => L_ACF_load_3_reg_1576(4),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_41,
      I3 => \add_ln118_reg_1724[7]_i_5_n_12\,
      O => \add_ln118_reg_1724[7]_i_12_n_12\
    );
\add_ln118_reg_1724[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_114,
      I1 => L_ACF_load_3_reg_1576(3),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_42,
      I3 => \add_ln118_reg_1724[7]_i_6_n_12\,
      O => \add_ln118_reg_1724[7]_i_13_n_12\
    );
\add_ln118_reg_1724[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_115,
      I1 => L_ACF_load_3_reg_1576(2),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_43,
      I3 => \add_ln118_reg_1724[7]_i_7_n_12\,
      O => \add_ln118_reg_1724[7]_i_14_n_12\
    );
\add_ln118_reg_1724[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_116,
      I1 => L_ACF_load_3_reg_1576(1),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_44,
      I3 => \add_ln118_reg_1724[7]_i_8_n_12\,
      O => \add_ln118_reg_1724[7]_i_15_n_12\
    );
\add_ln118_reg_1724[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_117,
      I1 => L_ACF_load_3_reg_1576(0),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_45,
      O => \add_ln118_reg_1724[7]_i_16_n_12\
    );
\add_ln118_reg_1724[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_111,
      I1 => L_ACF_load_3_reg_1576(6),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_39,
      O => \add_ln118_reg_1724[7]_i_2_n_12\
    );
\add_ln118_reg_1724[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_112,
      I1 => L_ACF_load_3_reg_1576(5),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_40,
      O => \add_ln118_reg_1724[7]_i_3_n_12\
    );
\add_ln118_reg_1724[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_113,
      I1 => L_ACF_load_3_reg_1576(4),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_41,
      O => \add_ln118_reg_1724[7]_i_4_n_12\
    );
\add_ln118_reg_1724[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_114,
      I1 => L_ACF_load_3_reg_1576(3),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_42,
      O => \add_ln118_reg_1724[7]_i_5_n_12\
    );
\add_ln118_reg_1724[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_115,
      I1 => L_ACF_load_3_reg_1576(2),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_43,
      O => \add_ln118_reg_1724[7]_i_6_n_12\
    );
\add_ln118_reg_1724[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_116,
      I1 => L_ACF_load_3_reg_1576(1),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_44,
      O => \add_ln118_reg_1724[7]_i_7_n_12\
    );
\add_ln118_reg_1724[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_117,
      I1 => L_ACF_load_3_reg_1576(0),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_45,
      O => \add_ln118_reg_1724[7]_i_8_n_12\
    );
\add_ln118_reg_1724[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln103_reg_1648_reg_n_110,
      I1 => L_ACF_load_3_reg_1576(7),
      I2 => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_38,
      I3 => \add_ln118_reg_1724[7]_i_2_n_12\,
      O => \add_ln118_reg_1724[7]_i_9_n_12\
    );
\add_ln118_reg_1724_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(0),
      Q => add_ln118_reg_1724(0),
      R => '0'
    );
\add_ln118_reg_1724_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(10),
      Q => add_ln118_reg_1724(10),
      R => '0'
    );
\add_ln118_reg_1724_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(11),
      Q => add_ln118_reg_1724(11),
      R => '0'
    );
\add_ln118_reg_1724_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(12),
      Q => add_ln118_reg_1724(12),
      R => '0'
    );
\add_ln118_reg_1724_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(13),
      Q => add_ln118_reg_1724(13),
      R => '0'
    );
\add_ln118_reg_1724_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(14),
      Q => add_ln118_reg_1724(14),
      R => '0'
    );
\add_ln118_reg_1724_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(15),
      Q => add_ln118_reg_1724(15),
      R => '0'
    );
\add_ln118_reg_1724_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln118_reg_1724_reg[7]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln118_reg_1724_reg[15]_i_1_n_12\,
      CO(6) => \add_ln118_reg_1724_reg[15]_i_1_n_13\,
      CO(5) => \add_ln118_reg_1724_reg[15]_i_1_n_14\,
      CO(4) => \add_ln118_reg_1724_reg[15]_i_1_n_15\,
      CO(3) => \add_ln118_reg_1724_reg[15]_i_1_n_16\,
      CO(2) => \add_ln118_reg_1724_reg[15]_i_1_n_17\,
      CO(1) => \add_ln118_reg_1724_reg[15]_i_1_n_18\,
      CO(0) => \add_ln118_reg_1724_reg[15]_i_1_n_19\,
      DI(7) => \add_ln118_reg_1724[15]_i_2_n_12\,
      DI(6) => \add_ln118_reg_1724[15]_i_3_n_12\,
      DI(5) => \add_ln118_reg_1724[15]_i_4_n_12\,
      DI(4) => \add_ln118_reg_1724[15]_i_5_n_12\,
      DI(3) => \add_ln118_reg_1724[15]_i_6_n_12\,
      DI(2) => \add_ln118_reg_1724[15]_i_7_n_12\,
      DI(1) => \add_ln118_reg_1724[15]_i_8_n_12\,
      DI(0) => \add_ln118_reg_1724[15]_i_9_n_12\,
      O(7 downto 0) => add_ln118_fu_1050_p2(15 downto 8),
      S(7) => \add_ln118_reg_1724[15]_i_10_n_12\,
      S(6) => \add_ln118_reg_1724[15]_i_11_n_12\,
      S(5) => \add_ln118_reg_1724[15]_i_12_n_12\,
      S(4) => \add_ln118_reg_1724[15]_i_13_n_12\,
      S(3) => \add_ln118_reg_1724[15]_i_14_n_12\,
      S(2) => \add_ln118_reg_1724[15]_i_15_n_12\,
      S(1) => \add_ln118_reg_1724[15]_i_16_n_12\,
      S(0) => \add_ln118_reg_1724[15]_i_17_n_12\
    );
\add_ln118_reg_1724_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(16),
      Q => add_ln118_reg_1724(16),
      R => '0'
    );
\add_ln118_reg_1724_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(17),
      Q => add_ln118_reg_1724(17),
      R => '0'
    );
\add_ln118_reg_1724_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(18),
      Q => add_ln118_reg_1724(18),
      R => '0'
    );
\add_ln118_reg_1724_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(19),
      Q => add_ln118_reg_1724(19),
      R => '0'
    );
\add_ln118_reg_1724_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(1),
      Q => add_ln118_reg_1724(1),
      R => '0'
    );
\add_ln118_reg_1724_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(20),
      Q => add_ln118_reg_1724(20),
      R => '0'
    );
\add_ln118_reg_1724_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(21),
      Q => add_ln118_reg_1724(21),
      R => '0'
    );
\add_ln118_reg_1724_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(22),
      Q => add_ln118_reg_1724(22),
      R => '0'
    );
\add_ln118_reg_1724_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(23),
      Q => add_ln118_reg_1724(23),
      R => '0'
    );
\add_ln118_reg_1724_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln118_reg_1724_reg[15]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln118_reg_1724_reg[23]_i_1_n_12\,
      CO(6) => \add_ln118_reg_1724_reg[23]_i_1_n_13\,
      CO(5) => \add_ln118_reg_1724_reg[23]_i_1_n_14\,
      CO(4) => \add_ln118_reg_1724_reg[23]_i_1_n_15\,
      CO(3) => \add_ln118_reg_1724_reg[23]_i_1_n_16\,
      CO(2) => \add_ln118_reg_1724_reg[23]_i_1_n_17\,
      CO(1) => \add_ln118_reg_1724_reg[23]_i_1_n_18\,
      CO(0) => \add_ln118_reg_1724_reg[23]_i_1_n_19\,
      DI(7) => \add_ln118_reg_1724[23]_i_2_n_12\,
      DI(6) => \add_ln118_reg_1724[23]_i_3_n_12\,
      DI(5) => \add_ln118_reg_1724[23]_i_4_n_12\,
      DI(4) => \add_ln118_reg_1724[23]_i_5_n_12\,
      DI(3) => \add_ln118_reg_1724[23]_i_6_n_12\,
      DI(2) => \add_ln118_reg_1724[23]_i_7_n_12\,
      DI(1) => \add_ln118_reg_1724[23]_i_8_n_12\,
      DI(0) => \add_ln118_reg_1724[23]_i_9_n_12\,
      O(7 downto 0) => add_ln118_fu_1050_p2(23 downto 16),
      S(7) => \add_ln118_reg_1724[23]_i_10_n_12\,
      S(6) => \add_ln118_reg_1724[23]_i_11_n_12\,
      S(5) => \add_ln118_reg_1724[23]_i_12_n_12\,
      S(4) => \add_ln118_reg_1724[23]_i_13_n_12\,
      S(3) => \add_ln118_reg_1724[23]_i_14_n_12\,
      S(2) => \add_ln118_reg_1724[23]_i_15_n_12\,
      S(1) => \add_ln118_reg_1724[23]_i_16_n_12\,
      S(0) => \add_ln118_reg_1724[23]_i_17_n_12\
    );
\add_ln118_reg_1724_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(24),
      Q => add_ln118_reg_1724(24),
      R => '0'
    );
\add_ln118_reg_1724_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(25),
      Q => add_ln118_reg_1724(25),
      R => '0'
    );
\add_ln118_reg_1724_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(26),
      Q => add_ln118_reg_1724(26),
      R => '0'
    );
\add_ln118_reg_1724_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(27),
      Q => add_ln118_reg_1724(27),
      R => '0'
    );
\add_ln118_reg_1724_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(28),
      Q => add_ln118_reg_1724(28),
      R => '0'
    );
\add_ln118_reg_1724_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(29),
      Q => add_ln118_reg_1724(29),
      R => '0'
    );
\add_ln118_reg_1724_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(2),
      Q => add_ln118_reg_1724(2),
      R => '0'
    );
\add_ln118_reg_1724_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(30),
      Q => add_ln118_reg_1724(30),
      R => '0'
    );
\add_ln118_reg_1724_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(31),
      Q => add_ln118_reg_1724(31),
      R => '0'
    );
\add_ln118_reg_1724_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln118_reg_1724_reg[23]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln118_reg_1724_reg[31]_i_1_n_12\,
      CO(6) => \add_ln118_reg_1724_reg[31]_i_1_n_13\,
      CO(5) => \add_ln118_reg_1724_reg[31]_i_1_n_14\,
      CO(4) => \add_ln118_reg_1724_reg[31]_i_1_n_15\,
      CO(3) => \add_ln118_reg_1724_reg[31]_i_1_n_16\,
      CO(2) => \add_ln118_reg_1724_reg[31]_i_1_n_17\,
      CO(1) => \add_ln118_reg_1724_reg[31]_i_1_n_18\,
      CO(0) => \add_ln118_reg_1724_reg[31]_i_1_n_19\,
      DI(7) => \add_ln118_reg_1724[31]_i_2_n_12\,
      DI(6) => \add_ln118_reg_1724[31]_i_3_n_12\,
      DI(5) => \add_ln118_reg_1724[31]_i_4_n_12\,
      DI(4) => \add_ln118_reg_1724[31]_i_5_n_12\,
      DI(3) => \add_ln118_reg_1724[31]_i_6_n_12\,
      DI(2) => \add_ln118_reg_1724[31]_i_7_n_12\,
      DI(1) => \add_ln118_reg_1724[31]_i_8_n_12\,
      DI(0) => \add_ln118_reg_1724[31]_i_9_n_12\,
      O(7 downto 0) => add_ln118_fu_1050_p2(31 downto 24),
      S(7) => \add_ln118_reg_1724[31]_i_10_n_12\,
      S(6) => \add_ln118_reg_1724[31]_i_11_n_12\,
      S(5) => \add_ln118_reg_1724[31]_i_12_n_12\,
      S(4) => \add_ln118_reg_1724[31]_i_13_n_12\,
      S(3) => \add_ln118_reg_1724[31]_i_14_n_12\,
      S(2) => \add_ln118_reg_1724[31]_i_15_n_12\,
      S(1) => \add_ln118_reg_1724[31]_i_16_n_12\,
      S(0) => \add_ln118_reg_1724[31]_i_17_n_12\
    );
\add_ln118_reg_1724_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(32),
      Q => add_ln118_reg_1724(32),
      R => '0'
    );
\add_ln118_reg_1724_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(33),
      Q => add_ln118_reg_1724(33),
      R => '0'
    );
\add_ln118_reg_1724_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(34),
      Q => add_ln118_reg_1724(34),
      R => '0'
    );
\add_ln118_reg_1724_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(35),
      Q => add_ln118_reg_1724(35),
      R => '0'
    );
\add_ln118_reg_1724_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(36),
      Q => add_ln118_reg_1724(36),
      R => '0'
    );
\add_ln118_reg_1724_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(37),
      Q => add_ln118_reg_1724(37),
      R => '0'
    );
\add_ln118_reg_1724_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(38),
      Q => add_ln118_reg_1724(38),
      R => '0'
    );
\add_ln118_reg_1724_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(39),
      Q => add_ln118_reg_1724(39),
      R => '0'
    );
\add_ln118_reg_1724_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln118_reg_1724_reg[31]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln118_reg_1724_reg[39]_i_1_n_12\,
      CO(6) => \add_ln118_reg_1724_reg[39]_i_1_n_13\,
      CO(5) => \add_ln118_reg_1724_reg[39]_i_1_n_14\,
      CO(4) => \add_ln118_reg_1724_reg[39]_i_1_n_15\,
      CO(3) => \add_ln118_reg_1724_reg[39]_i_1_n_16\,
      CO(2) => \add_ln118_reg_1724_reg[39]_i_1_n_17\,
      CO(1) => \add_ln118_reg_1724_reg[39]_i_1_n_18\,
      CO(0) => \add_ln118_reg_1724_reg[39]_i_1_n_19\,
      DI(7 downto 3) => L_ACF_load_3_reg_1576(38 downto 34),
      DI(2) => \add_ln118_reg_1724[39]_i_2_n_12\,
      DI(1) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_48,
      DI(0) => \add_ln118_reg_1724[39]_i_4_n_12\,
      O(7 downto 0) => add_ln118_fu_1050_p2(39 downto 32),
      S(7) => \add_ln118_reg_1724[39]_i_5_n_12\,
      S(6) => \add_ln118_reg_1724[39]_i_6_n_12\,
      S(5) => \add_ln118_reg_1724[39]_i_7_n_12\,
      S(4) => \add_ln118_reg_1724[39]_i_8_n_12\,
      S(3) => \add_ln118_reg_1724[39]_i_9_n_12\,
      S(2) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_46,
      S(1) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_47,
      S(0) => \add_ln118_reg_1724[39]_i_12_n_12\
    );
\add_ln118_reg_1724_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(3),
      Q => add_ln118_reg_1724(3),
      R => '0'
    );
\add_ln118_reg_1724_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(40),
      Q => add_ln118_reg_1724(40),
      R => '0'
    );
\add_ln118_reg_1724_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(41),
      Q => add_ln118_reg_1724(41),
      R => '0'
    );
\add_ln118_reg_1724_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(42),
      Q => add_ln118_reg_1724(42),
      R => '0'
    );
\add_ln118_reg_1724_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(43),
      Q => add_ln118_reg_1724(43),
      R => '0'
    );
\add_ln118_reg_1724_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(44),
      Q => add_ln118_reg_1724(44),
      R => '0'
    );
\add_ln118_reg_1724_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(45),
      Q => add_ln118_reg_1724(45),
      R => '0'
    );
\add_ln118_reg_1724_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(46),
      Q => add_ln118_reg_1724(46),
      R => '0'
    );
\add_ln118_reg_1724_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(47),
      Q => add_ln118_reg_1724(47),
      R => '0'
    );
\add_ln118_reg_1724_reg[47]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln118_reg_1724_reg[39]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln118_reg_1724_reg[47]_i_1_n_12\,
      CO(6) => \add_ln118_reg_1724_reg[47]_i_1_n_13\,
      CO(5) => \add_ln118_reg_1724_reg[47]_i_1_n_14\,
      CO(4) => \add_ln118_reg_1724_reg[47]_i_1_n_15\,
      CO(3) => \add_ln118_reg_1724_reg[47]_i_1_n_16\,
      CO(2) => \add_ln118_reg_1724_reg[47]_i_1_n_17\,
      CO(1) => \add_ln118_reg_1724_reg[47]_i_1_n_18\,
      CO(0) => \add_ln118_reg_1724_reg[47]_i_1_n_19\,
      DI(7 downto 0) => L_ACF_load_3_reg_1576(46 downto 39),
      O(7 downto 0) => add_ln118_fu_1050_p2(47 downto 40),
      S(7) => \add_ln118_reg_1724[47]_i_2_n_12\,
      S(6) => \add_ln118_reg_1724[47]_i_3_n_12\,
      S(5) => \add_ln118_reg_1724[47]_i_4_n_12\,
      S(4) => \add_ln118_reg_1724[47]_i_5_n_12\,
      S(3) => \add_ln118_reg_1724[47]_i_6_n_12\,
      S(2) => \add_ln118_reg_1724[47]_i_7_n_12\,
      S(1) => \add_ln118_reg_1724[47]_i_8_n_12\,
      S(0) => \add_ln118_reg_1724[47]_i_9_n_12\
    );
\add_ln118_reg_1724_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(48),
      Q => add_ln118_reg_1724(48),
      R => '0'
    );
\add_ln118_reg_1724_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(49),
      Q => add_ln118_reg_1724(49),
      R => '0'
    );
\add_ln118_reg_1724_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(4),
      Q => add_ln118_reg_1724(4),
      R => '0'
    );
\add_ln118_reg_1724_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(50),
      Q => add_ln118_reg_1724(50),
      R => '0'
    );
\add_ln118_reg_1724_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(51),
      Q => add_ln118_reg_1724(51),
      R => '0'
    );
\add_ln118_reg_1724_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(52),
      Q => add_ln118_reg_1724(52),
      R => '0'
    );
\add_ln118_reg_1724_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(53),
      Q => add_ln118_reg_1724(53),
      R => '0'
    );
\add_ln118_reg_1724_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(54),
      Q => add_ln118_reg_1724(54),
      R => '0'
    );
\add_ln118_reg_1724_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(55),
      Q => add_ln118_reg_1724(55),
      R => '0'
    );
\add_ln118_reg_1724_reg[55]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln118_reg_1724_reg[47]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln118_reg_1724_reg[55]_i_1_n_12\,
      CO(6) => \add_ln118_reg_1724_reg[55]_i_1_n_13\,
      CO(5) => \add_ln118_reg_1724_reg[55]_i_1_n_14\,
      CO(4) => \add_ln118_reg_1724_reg[55]_i_1_n_15\,
      CO(3) => \add_ln118_reg_1724_reg[55]_i_1_n_16\,
      CO(2) => \add_ln118_reg_1724_reg[55]_i_1_n_17\,
      CO(1) => \add_ln118_reg_1724_reg[55]_i_1_n_18\,
      CO(0) => \add_ln118_reg_1724_reg[55]_i_1_n_19\,
      DI(7 downto 0) => L_ACF_load_3_reg_1576(54 downto 47),
      O(7 downto 0) => add_ln118_fu_1050_p2(55 downto 48),
      S(7) => \add_ln118_reg_1724[55]_i_2_n_12\,
      S(6) => \add_ln118_reg_1724[55]_i_3_n_12\,
      S(5) => \add_ln118_reg_1724[55]_i_4_n_12\,
      S(4) => \add_ln118_reg_1724[55]_i_5_n_12\,
      S(3) => \add_ln118_reg_1724[55]_i_6_n_12\,
      S(2) => \add_ln118_reg_1724[55]_i_7_n_12\,
      S(1) => \add_ln118_reg_1724[55]_i_8_n_12\,
      S(0) => \add_ln118_reg_1724[55]_i_9_n_12\
    );
\add_ln118_reg_1724_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(56),
      Q => add_ln118_reg_1724(56),
      R => '0'
    );
\add_ln118_reg_1724_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(57),
      Q => add_ln118_reg_1724(57),
      R => '0'
    );
\add_ln118_reg_1724_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(58),
      Q => add_ln118_reg_1724(58),
      R => '0'
    );
\add_ln118_reg_1724_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(59),
      Q => add_ln118_reg_1724(59),
      R => '0'
    );
\add_ln118_reg_1724_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(5),
      Q => add_ln118_reg_1724(5),
      R => '0'
    );
\add_ln118_reg_1724_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(60),
      Q => add_ln118_reg_1724(60),
      R => '0'
    );
\add_ln118_reg_1724_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(61),
      Q => add_ln118_reg_1724(61),
      R => '0'
    );
\add_ln118_reg_1724_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(62),
      Q => add_ln118_reg_1724(62),
      R => '0'
    );
\add_ln118_reg_1724_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(63),
      Q => add_ln118_reg_1724(63),
      R => '0'
    );
\add_ln118_reg_1724_reg[63]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln118_reg_1724_reg[55]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln118_reg_1724_reg[63]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln118_reg_1724_reg[63]_i_1_n_13\,
      CO(5) => \add_ln118_reg_1724_reg[63]_i_1_n_14\,
      CO(4) => \add_ln118_reg_1724_reg[63]_i_1_n_15\,
      CO(3) => \add_ln118_reg_1724_reg[63]_i_1_n_16\,
      CO(2) => \add_ln118_reg_1724_reg[63]_i_1_n_17\,
      CO(1) => \add_ln118_reg_1724_reg[63]_i_1_n_18\,
      CO(0) => \add_ln118_reg_1724_reg[63]_i_1_n_19\,
      DI(7) => '0',
      DI(6 downto 0) => L_ACF_load_3_reg_1576(61 downto 55),
      O(7 downto 0) => add_ln118_fu_1050_p2(63 downto 56),
      S(7) => \add_ln118_reg_1724[63]_i_2_n_12\,
      S(6) => \add_ln118_reg_1724[63]_i_3_n_12\,
      S(5) => \add_ln118_reg_1724[63]_i_4_n_12\,
      S(4) => \add_ln118_reg_1724[63]_i_5_n_12\,
      S(3) => \add_ln118_reg_1724[63]_i_6_n_12\,
      S(2) => \add_ln118_reg_1724[63]_i_7_n_12\,
      S(1) => \add_ln118_reg_1724[63]_i_8_n_12\,
      S(0) => \add_ln118_reg_1724[63]_i_9_n_12\
    );
\add_ln118_reg_1724_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(6),
      Q => add_ln118_reg_1724(6),
      R => '0'
    );
\add_ln118_reg_1724_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(7),
      Q => add_ln118_reg_1724(7),
      R => '0'
    );
\add_ln118_reg_1724_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln118_reg_1724_reg[7]_i_1_n_12\,
      CO(6) => \add_ln118_reg_1724_reg[7]_i_1_n_13\,
      CO(5) => \add_ln118_reg_1724_reg[7]_i_1_n_14\,
      CO(4) => \add_ln118_reg_1724_reg[7]_i_1_n_15\,
      CO(3) => \add_ln118_reg_1724_reg[7]_i_1_n_16\,
      CO(2) => \add_ln118_reg_1724_reg[7]_i_1_n_17\,
      CO(1) => \add_ln118_reg_1724_reg[7]_i_1_n_18\,
      CO(0) => \add_ln118_reg_1724_reg[7]_i_1_n_19\,
      DI(7) => \add_ln118_reg_1724[7]_i_2_n_12\,
      DI(6) => \add_ln118_reg_1724[7]_i_3_n_12\,
      DI(5) => \add_ln118_reg_1724[7]_i_4_n_12\,
      DI(4) => \add_ln118_reg_1724[7]_i_5_n_12\,
      DI(3) => \add_ln118_reg_1724[7]_i_6_n_12\,
      DI(2) => \add_ln118_reg_1724[7]_i_7_n_12\,
      DI(1) => \add_ln118_reg_1724[7]_i_8_n_12\,
      DI(0) => '0',
      O(7 downto 0) => add_ln118_fu_1050_p2(7 downto 0),
      S(7) => \add_ln118_reg_1724[7]_i_9_n_12\,
      S(6) => \add_ln118_reg_1724[7]_i_10_n_12\,
      S(5) => \add_ln118_reg_1724[7]_i_11_n_12\,
      S(4) => \add_ln118_reg_1724[7]_i_12_n_12\,
      S(3) => \add_ln118_reg_1724[7]_i_13_n_12\,
      S(2) => \add_ln118_reg_1724[7]_i_14_n_12\,
      S(1) => \add_ln118_reg_1724[7]_i_15_n_12\,
      S(0) => \add_ln118_reg_1724[7]_i_16_n_12\
    );
\add_ln118_reg_1724_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(8),
      Q => add_ln118_reg_1724(8),
      R => '0'
    );
\add_ln118_reg_1724_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln118_fu_1050_p2(9),
      Q => add_ln118_reg_1724(9),
      R => '0'
    );
\add_ln119_reg_1729[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_102,
      I1 => L_ACF_load_4_reg_1581(15),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_29,
      I3 => \add_ln119_reg_1729[15]_i_2_n_12\,
      O => \add_ln119_reg_1729[15]_i_10_n_12\
    );
\add_ln119_reg_1729[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_103,
      I1 => L_ACF_load_4_reg_1581(14),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_30,
      I3 => \add_ln119_reg_1729[15]_i_3_n_12\,
      O => \add_ln119_reg_1729[15]_i_11_n_12\
    );
\add_ln119_reg_1729[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_104,
      I1 => L_ACF_load_4_reg_1581(13),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_31,
      I3 => \add_ln119_reg_1729[15]_i_4_n_12\,
      O => \add_ln119_reg_1729[15]_i_12_n_12\
    );
\add_ln119_reg_1729[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_105,
      I1 => L_ACF_load_4_reg_1581(12),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_32,
      I3 => \add_ln119_reg_1729[15]_i_5_n_12\,
      O => \add_ln119_reg_1729[15]_i_13_n_12\
    );
\add_ln119_reg_1729[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_106,
      I1 => L_ACF_load_4_reg_1581(11),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_33,
      I3 => \add_ln119_reg_1729[15]_i_6_n_12\,
      O => \add_ln119_reg_1729[15]_i_14_n_12\
    );
\add_ln119_reg_1729[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_107,
      I1 => L_ACF_load_4_reg_1581(10),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_34,
      I3 => \add_ln119_reg_1729[15]_i_7_n_12\,
      O => \add_ln119_reg_1729[15]_i_15_n_12\
    );
\add_ln119_reg_1729[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_108,
      I1 => L_ACF_load_4_reg_1581(9),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_35,
      I3 => \add_ln119_reg_1729[15]_i_8_n_12\,
      O => \add_ln119_reg_1729[15]_i_16_n_12\
    );
\add_ln119_reg_1729[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_109,
      I1 => L_ACF_load_4_reg_1581(8),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_36,
      I3 => \add_ln119_reg_1729[15]_i_9_n_12\,
      O => \add_ln119_reg_1729[15]_i_17_n_12\
    );
\add_ln119_reg_1729[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_103,
      I1 => L_ACF_load_4_reg_1581(14),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_30,
      O => \add_ln119_reg_1729[15]_i_2_n_12\
    );
\add_ln119_reg_1729[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_104,
      I1 => L_ACF_load_4_reg_1581(13),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_31,
      O => \add_ln119_reg_1729[15]_i_3_n_12\
    );
\add_ln119_reg_1729[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_105,
      I1 => L_ACF_load_4_reg_1581(12),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_32,
      O => \add_ln119_reg_1729[15]_i_4_n_12\
    );
\add_ln119_reg_1729[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_106,
      I1 => L_ACF_load_4_reg_1581(11),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_33,
      O => \add_ln119_reg_1729[15]_i_5_n_12\
    );
\add_ln119_reg_1729[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_107,
      I1 => L_ACF_load_4_reg_1581(10),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_34,
      O => \add_ln119_reg_1729[15]_i_6_n_12\
    );
\add_ln119_reg_1729[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_108,
      I1 => L_ACF_load_4_reg_1581(9),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_35,
      O => \add_ln119_reg_1729[15]_i_7_n_12\
    );
\add_ln119_reg_1729[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_109,
      I1 => L_ACF_load_4_reg_1581(8),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_36,
      O => \add_ln119_reg_1729[15]_i_8_n_12\
    );
\add_ln119_reg_1729[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_110,
      I1 => L_ACF_load_4_reg_1581(7),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_37,
      O => \add_ln119_reg_1729[15]_i_9_n_12\
    );
\add_ln119_reg_1729[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_94,
      I1 => L_ACF_load_4_reg_1581(23),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_21,
      I3 => \add_ln119_reg_1729[23]_i_2_n_12\,
      O => \add_ln119_reg_1729[23]_i_10_n_12\
    );
\add_ln119_reg_1729[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_95,
      I1 => L_ACF_load_4_reg_1581(22),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_22,
      I3 => \add_ln119_reg_1729[23]_i_3_n_12\,
      O => \add_ln119_reg_1729[23]_i_11_n_12\
    );
\add_ln119_reg_1729[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_96,
      I1 => L_ACF_load_4_reg_1581(21),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_23,
      I3 => \add_ln119_reg_1729[23]_i_4_n_12\,
      O => \add_ln119_reg_1729[23]_i_12_n_12\
    );
\add_ln119_reg_1729[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_97,
      I1 => L_ACF_load_4_reg_1581(20),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_24,
      I3 => \add_ln119_reg_1729[23]_i_5_n_12\,
      O => \add_ln119_reg_1729[23]_i_13_n_12\
    );
\add_ln119_reg_1729[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_98,
      I1 => L_ACF_load_4_reg_1581(19),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_25,
      I3 => \add_ln119_reg_1729[23]_i_6_n_12\,
      O => \add_ln119_reg_1729[23]_i_14_n_12\
    );
\add_ln119_reg_1729[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_99,
      I1 => L_ACF_load_4_reg_1581(18),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_26,
      I3 => \add_ln119_reg_1729[23]_i_7_n_12\,
      O => \add_ln119_reg_1729[23]_i_15_n_12\
    );
\add_ln119_reg_1729[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_100,
      I1 => L_ACF_load_4_reg_1581(17),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_27,
      I3 => \add_ln119_reg_1729[23]_i_8_n_12\,
      O => \add_ln119_reg_1729[23]_i_16_n_12\
    );
\add_ln119_reg_1729[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_101,
      I1 => L_ACF_load_4_reg_1581(16),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_28,
      I3 => \add_ln119_reg_1729[23]_i_9_n_12\,
      O => \add_ln119_reg_1729[23]_i_17_n_12\
    );
\add_ln119_reg_1729[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_95,
      I1 => L_ACF_load_4_reg_1581(22),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_22,
      O => \add_ln119_reg_1729[23]_i_2_n_12\
    );
\add_ln119_reg_1729[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_96,
      I1 => L_ACF_load_4_reg_1581(21),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_23,
      O => \add_ln119_reg_1729[23]_i_3_n_12\
    );
\add_ln119_reg_1729[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_97,
      I1 => L_ACF_load_4_reg_1581(20),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_24,
      O => \add_ln119_reg_1729[23]_i_4_n_12\
    );
\add_ln119_reg_1729[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_98,
      I1 => L_ACF_load_4_reg_1581(19),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_25,
      O => \add_ln119_reg_1729[23]_i_5_n_12\
    );
\add_ln119_reg_1729[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_99,
      I1 => L_ACF_load_4_reg_1581(18),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_26,
      O => \add_ln119_reg_1729[23]_i_6_n_12\
    );
\add_ln119_reg_1729[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_100,
      I1 => L_ACF_load_4_reg_1581(17),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_27,
      O => \add_ln119_reg_1729[23]_i_7_n_12\
    );
\add_ln119_reg_1729[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_101,
      I1 => L_ACF_load_4_reg_1581(16),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_28,
      O => \add_ln119_reg_1729[23]_i_8_n_12\
    );
\add_ln119_reg_1729[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_102,
      I1 => L_ACF_load_4_reg_1581(15),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_29,
      O => \add_ln119_reg_1729[23]_i_9_n_12\
    );
\add_ln119_reg_1729[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U63_n_13,
      I1 => L_ACF_load_4_reg_1581(31),
      I2 => mul_ln98_reg_1643_reg_n_86,
      I3 => mac_muladd_16s_16s_33s_33_4_1_U63_n_14,
      I4 => L_ACF_load_4_reg_1581(30),
      I5 => mul_ln98_reg_1643_reg_n_87,
      O => \add_ln119_reg_1729[31]_i_10_n_12\
    );
\add_ln119_reg_1729[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln119_reg_1729[31]_i_3_n_12\,
      I1 => L_ACF_load_4_reg_1581(30),
      I2 => mul_ln98_reg_1643_reg_n_87,
      I3 => mac_muladd_16s_16s_33s_33_4_1_U63_n_14,
      O => \add_ln119_reg_1729[31]_i_11_n_12\
    );
\add_ln119_reg_1729[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_88,
      I1 => L_ACF_load_4_reg_1581(29),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_15,
      I3 => \add_ln119_reg_1729[31]_i_4_n_12\,
      O => \add_ln119_reg_1729[31]_i_12_n_12\
    );
\add_ln119_reg_1729[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_89,
      I1 => L_ACF_load_4_reg_1581(28),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_16,
      I3 => \add_ln119_reg_1729[31]_i_5_n_12\,
      O => \add_ln119_reg_1729[31]_i_13_n_12\
    );
\add_ln119_reg_1729[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_90,
      I1 => L_ACF_load_4_reg_1581(27),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_17,
      I3 => \add_ln119_reg_1729[31]_i_6_n_12\,
      O => \add_ln119_reg_1729[31]_i_14_n_12\
    );
\add_ln119_reg_1729[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_91,
      I1 => L_ACF_load_4_reg_1581(26),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_18,
      I3 => \add_ln119_reg_1729[31]_i_7_n_12\,
      O => \add_ln119_reg_1729[31]_i_15_n_12\
    );
\add_ln119_reg_1729[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_92,
      I1 => L_ACF_load_4_reg_1581(25),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_19,
      I3 => \add_ln119_reg_1729[31]_i_8_n_12\,
      O => \add_ln119_reg_1729[31]_i_16_n_12\
    );
\add_ln119_reg_1729[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_93,
      I1 => L_ACF_load_4_reg_1581(24),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_20,
      I3 => \add_ln119_reg_1729[31]_i_9_n_12\,
      O => \add_ln119_reg_1729[31]_i_17_n_12\
    );
\add_ln119_reg_1729[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_86,
      I1 => L_ACF_load_4_reg_1581(31),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_13,
      O => \add_ln119_reg_1729[31]_i_2_n_12\
    );
\add_ln119_reg_1729[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_88,
      I1 => L_ACF_load_4_reg_1581(29),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_15,
      O => \add_ln119_reg_1729[31]_i_3_n_12\
    );
\add_ln119_reg_1729[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_89,
      I1 => L_ACF_load_4_reg_1581(28),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_16,
      O => \add_ln119_reg_1729[31]_i_4_n_12\
    );
\add_ln119_reg_1729[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_90,
      I1 => L_ACF_load_4_reg_1581(27),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_17,
      O => \add_ln119_reg_1729[31]_i_5_n_12\
    );
\add_ln119_reg_1729[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_91,
      I1 => L_ACF_load_4_reg_1581(26),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_18,
      O => \add_ln119_reg_1729[31]_i_6_n_12\
    );
\add_ln119_reg_1729[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_92,
      I1 => L_ACF_load_4_reg_1581(25),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_19,
      O => \add_ln119_reg_1729[31]_i_7_n_12\
    );
\add_ln119_reg_1729[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_93,
      I1 => L_ACF_load_4_reg_1581(24),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_20,
      O => \add_ln119_reg_1729[31]_i_8_n_12\
    );
\add_ln119_reg_1729[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_94,
      I1 => L_ACF_load_4_reg_1581(23),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_21,
      O => \add_ln119_reg_1729[31]_i_9_n_12\
    );
\add_ln119_reg_1729[39]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD4D"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U63_n_12,
      I1 => L_ACF_load_4_reg_1581(32),
      I2 => mul_ln98_reg_1643_reg_n_86,
      I3 => L_ACF_load_4_reg_1581(31),
      O => \add_ln119_reg_1729[39]_i_2_n_12\
    );
\add_ln119_reg_1729[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => mac_muladd_16s_16s_33s_33_4_1_U63_n_13,
      I1 => mul_ln98_reg_1643_reg_n_86,
      I2 => L_ACF_load_4_reg_1581(31),
      O => \add_ln119_reg_1729[39]_i_3_n_12\
    );
\add_ln119_reg_1729[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(38),
      I1 => L_ACF_load_4_reg_1581(39),
      O => \add_ln119_reg_1729[39]_i_4_n_12\
    );
\add_ln119_reg_1729[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(37),
      I1 => L_ACF_load_4_reg_1581(38),
      O => \add_ln119_reg_1729[39]_i_5_n_12\
    );
\add_ln119_reg_1729[39]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(36),
      I1 => L_ACF_load_4_reg_1581(37),
      O => \add_ln119_reg_1729[39]_i_6_n_12\
    );
\add_ln119_reg_1729[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(35),
      I1 => L_ACF_load_4_reg_1581(36),
      O => \add_ln119_reg_1729[39]_i_7_n_12\
    );
\add_ln119_reg_1729[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(34),
      I1 => L_ACF_load_4_reg_1581(35),
      O => \add_ln119_reg_1729[39]_i_8_n_12\
    );
\add_ln119_reg_1729[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(33),
      I1 => L_ACF_load_4_reg_1581(34),
      O => \add_ln119_reg_1729[39]_i_9_n_12\
    );
\add_ln119_reg_1729[47]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(46),
      I1 => L_ACF_load_4_reg_1581(47),
      O => \add_ln119_reg_1729[47]_i_2_n_12\
    );
\add_ln119_reg_1729[47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(45),
      I1 => L_ACF_load_4_reg_1581(46),
      O => \add_ln119_reg_1729[47]_i_3_n_12\
    );
\add_ln119_reg_1729[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(44),
      I1 => L_ACF_load_4_reg_1581(45),
      O => \add_ln119_reg_1729[47]_i_4_n_12\
    );
\add_ln119_reg_1729[47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(43),
      I1 => L_ACF_load_4_reg_1581(44),
      O => \add_ln119_reg_1729[47]_i_5_n_12\
    );
\add_ln119_reg_1729[47]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(42),
      I1 => L_ACF_load_4_reg_1581(43),
      O => \add_ln119_reg_1729[47]_i_6_n_12\
    );
\add_ln119_reg_1729[47]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(41),
      I1 => L_ACF_load_4_reg_1581(42),
      O => \add_ln119_reg_1729[47]_i_7_n_12\
    );
\add_ln119_reg_1729[47]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(40),
      I1 => L_ACF_load_4_reg_1581(41),
      O => \add_ln119_reg_1729[47]_i_8_n_12\
    );
\add_ln119_reg_1729[47]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(39),
      I1 => L_ACF_load_4_reg_1581(40),
      O => \add_ln119_reg_1729[47]_i_9_n_12\
    );
\add_ln119_reg_1729[55]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(54),
      I1 => L_ACF_load_4_reg_1581(55),
      O => \add_ln119_reg_1729[55]_i_2_n_12\
    );
\add_ln119_reg_1729[55]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(53),
      I1 => L_ACF_load_4_reg_1581(54),
      O => \add_ln119_reg_1729[55]_i_3_n_12\
    );
\add_ln119_reg_1729[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(52),
      I1 => L_ACF_load_4_reg_1581(53),
      O => \add_ln119_reg_1729[55]_i_4_n_12\
    );
\add_ln119_reg_1729[55]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(51),
      I1 => L_ACF_load_4_reg_1581(52),
      O => \add_ln119_reg_1729[55]_i_5_n_12\
    );
\add_ln119_reg_1729[55]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(50),
      I1 => L_ACF_load_4_reg_1581(51),
      O => \add_ln119_reg_1729[55]_i_6_n_12\
    );
\add_ln119_reg_1729[55]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(49),
      I1 => L_ACF_load_4_reg_1581(50),
      O => \add_ln119_reg_1729[55]_i_7_n_12\
    );
\add_ln119_reg_1729[55]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(48),
      I1 => L_ACF_load_4_reg_1581(49),
      O => \add_ln119_reg_1729[55]_i_8_n_12\
    );
\add_ln119_reg_1729[55]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(47),
      I1 => L_ACF_load_4_reg_1581(48),
      O => \add_ln119_reg_1729[55]_i_9_n_12\
    );
\add_ln119_reg_1729[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(62),
      I1 => L_ACF_load_4_reg_1581(63),
      O => \add_ln119_reg_1729[63]_i_2_n_12\
    );
\add_ln119_reg_1729[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(61),
      I1 => L_ACF_load_4_reg_1581(62),
      O => \add_ln119_reg_1729[63]_i_3_n_12\
    );
\add_ln119_reg_1729[63]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(60),
      I1 => L_ACF_load_4_reg_1581(61),
      O => \add_ln119_reg_1729[63]_i_4_n_12\
    );
\add_ln119_reg_1729[63]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(59),
      I1 => L_ACF_load_4_reg_1581(60),
      O => \add_ln119_reg_1729[63]_i_5_n_12\
    );
\add_ln119_reg_1729[63]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(58),
      I1 => L_ACF_load_4_reg_1581(59),
      O => \add_ln119_reg_1729[63]_i_6_n_12\
    );
\add_ln119_reg_1729[63]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(57),
      I1 => L_ACF_load_4_reg_1581(58),
      O => \add_ln119_reg_1729[63]_i_7_n_12\
    );
\add_ln119_reg_1729[63]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(56),
      I1 => L_ACF_load_4_reg_1581(57),
      O => \add_ln119_reg_1729[63]_i_8_n_12\
    );
\add_ln119_reg_1729[63]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => L_ACF_load_4_reg_1581(55),
      I1 => L_ACF_load_4_reg_1581(56),
      O => \add_ln119_reg_1729[63]_i_9_n_12\
    );
\add_ln119_reg_1729[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_111,
      I1 => L_ACF_load_4_reg_1581(6),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_38,
      I3 => \add_ln119_reg_1729[7]_i_3_n_12\,
      O => \add_ln119_reg_1729[7]_i_10_n_12\
    );
\add_ln119_reg_1729[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_112,
      I1 => L_ACF_load_4_reg_1581(5),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_39,
      I3 => \add_ln119_reg_1729[7]_i_4_n_12\,
      O => \add_ln119_reg_1729[7]_i_11_n_12\
    );
\add_ln119_reg_1729[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_113,
      I1 => L_ACF_load_4_reg_1581(4),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_40,
      I3 => \add_ln119_reg_1729[7]_i_5_n_12\,
      O => \add_ln119_reg_1729[7]_i_12_n_12\
    );
\add_ln119_reg_1729[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_114,
      I1 => L_ACF_load_4_reg_1581(3),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_41,
      I3 => \add_ln119_reg_1729[7]_i_6_n_12\,
      O => \add_ln119_reg_1729[7]_i_13_n_12\
    );
\add_ln119_reg_1729[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_115,
      I1 => L_ACF_load_4_reg_1581(2),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_42,
      I3 => \add_ln119_reg_1729[7]_i_7_n_12\,
      O => \add_ln119_reg_1729[7]_i_14_n_12\
    );
\add_ln119_reg_1729[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_116,
      I1 => L_ACF_load_4_reg_1581(1),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_43,
      I3 => \add_ln119_reg_1729[7]_i_8_n_12\,
      O => \add_ln119_reg_1729[7]_i_15_n_12\
    );
\add_ln119_reg_1729[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_117,
      I1 => L_ACF_load_4_reg_1581(0),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_44,
      O => \add_ln119_reg_1729[7]_i_16_n_12\
    );
\add_ln119_reg_1729[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_111,
      I1 => L_ACF_load_4_reg_1581(6),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_38,
      O => \add_ln119_reg_1729[7]_i_2_n_12\
    );
\add_ln119_reg_1729[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_112,
      I1 => L_ACF_load_4_reg_1581(5),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_39,
      O => \add_ln119_reg_1729[7]_i_3_n_12\
    );
\add_ln119_reg_1729[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_113,
      I1 => L_ACF_load_4_reg_1581(4),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_40,
      O => \add_ln119_reg_1729[7]_i_4_n_12\
    );
\add_ln119_reg_1729[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_114,
      I1 => L_ACF_load_4_reg_1581(3),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_41,
      O => \add_ln119_reg_1729[7]_i_5_n_12\
    );
\add_ln119_reg_1729[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_115,
      I1 => L_ACF_load_4_reg_1581(2),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_42,
      O => \add_ln119_reg_1729[7]_i_6_n_12\
    );
\add_ln119_reg_1729[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_116,
      I1 => L_ACF_load_4_reg_1581(1),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_43,
      O => \add_ln119_reg_1729[7]_i_7_n_12\
    );
\add_ln119_reg_1729[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_117,
      I1 => L_ACF_load_4_reg_1581(0),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_44,
      O => \add_ln119_reg_1729[7]_i_8_n_12\
    );
\add_ln119_reg_1729[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln98_reg_1643_reg_n_110,
      I1 => L_ACF_load_4_reg_1581(7),
      I2 => mac_muladd_16s_16s_33s_33_4_1_U63_n_37,
      I3 => \add_ln119_reg_1729[7]_i_2_n_12\,
      O => \add_ln119_reg_1729[7]_i_9_n_12\
    );
\add_ln119_reg_1729_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(0),
      Q => add_ln119_reg_1729(0),
      R => '0'
    );
\add_ln119_reg_1729_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(10),
      Q => add_ln119_reg_1729(10),
      R => '0'
    );
\add_ln119_reg_1729_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(11),
      Q => add_ln119_reg_1729(11),
      R => '0'
    );
\add_ln119_reg_1729_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(12),
      Q => add_ln119_reg_1729(12),
      R => '0'
    );
\add_ln119_reg_1729_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(13),
      Q => add_ln119_reg_1729(13),
      R => '0'
    );
\add_ln119_reg_1729_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(14),
      Q => add_ln119_reg_1729(14),
      R => '0'
    );
\add_ln119_reg_1729_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(15),
      Q => add_ln119_reg_1729(15),
      R => '0'
    );
\add_ln119_reg_1729_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln119_reg_1729_reg[7]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln119_reg_1729_reg[15]_i_1_n_12\,
      CO(6) => \add_ln119_reg_1729_reg[15]_i_1_n_13\,
      CO(5) => \add_ln119_reg_1729_reg[15]_i_1_n_14\,
      CO(4) => \add_ln119_reg_1729_reg[15]_i_1_n_15\,
      CO(3) => \add_ln119_reg_1729_reg[15]_i_1_n_16\,
      CO(2) => \add_ln119_reg_1729_reg[15]_i_1_n_17\,
      CO(1) => \add_ln119_reg_1729_reg[15]_i_1_n_18\,
      CO(0) => \add_ln119_reg_1729_reg[15]_i_1_n_19\,
      DI(7) => \add_ln119_reg_1729[15]_i_2_n_12\,
      DI(6) => \add_ln119_reg_1729[15]_i_3_n_12\,
      DI(5) => \add_ln119_reg_1729[15]_i_4_n_12\,
      DI(4) => \add_ln119_reg_1729[15]_i_5_n_12\,
      DI(3) => \add_ln119_reg_1729[15]_i_6_n_12\,
      DI(2) => \add_ln119_reg_1729[15]_i_7_n_12\,
      DI(1) => \add_ln119_reg_1729[15]_i_8_n_12\,
      DI(0) => \add_ln119_reg_1729[15]_i_9_n_12\,
      O(7 downto 0) => add_ln119_fu_1065_p2(15 downto 8),
      S(7) => \add_ln119_reg_1729[15]_i_10_n_12\,
      S(6) => \add_ln119_reg_1729[15]_i_11_n_12\,
      S(5) => \add_ln119_reg_1729[15]_i_12_n_12\,
      S(4) => \add_ln119_reg_1729[15]_i_13_n_12\,
      S(3) => \add_ln119_reg_1729[15]_i_14_n_12\,
      S(2) => \add_ln119_reg_1729[15]_i_15_n_12\,
      S(1) => \add_ln119_reg_1729[15]_i_16_n_12\,
      S(0) => \add_ln119_reg_1729[15]_i_17_n_12\
    );
\add_ln119_reg_1729_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(16),
      Q => add_ln119_reg_1729(16),
      R => '0'
    );
\add_ln119_reg_1729_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(17),
      Q => add_ln119_reg_1729(17),
      R => '0'
    );
\add_ln119_reg_1729_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(18),
      Q => add_ln119_reg_1729(18),
      R => '0'
    );
\add_ln119_reg_1729_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(19),
      Q => add_ln119_reg_1729(19),
      R => '0'
    );
\add_ln119_reg_1729_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(1),
      Q => add_ln119_reg_1729(1),
      R => '0'
    );
\add_ln119_reg_1729_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(20),
      Q => add_ln119_reg_1729(20),
      R => '0'
    );
\add_ln119_reg_1729_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(21),
      Q => add_ln119_reg_1729(21),
      R => '0'
    );
\add_ln119_reg_1729_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(22),
      Q => add_ln119_reg_1729(22),
      R => '0'
    );
\add_ln119_reg_1729_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(23),
      Q => add_ln119_reg_1729(23),
      R => '0'
    );
\add_ln119_reg_1729_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln119_reg_1729_reg[15]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln119_reg_1729_reg[23]_i_1_n_12\,
      CO(6) => \add_ln119_reg_1729_reg[23]_i_1_n_13\,
      CO(5) => \add_ln119_reg_1729_reg[23]_i_1_n_14\,
      CO(4) => \add_ln119_reg_1729_reg[23]_i_1_n_15\,
      CO(3) => \add_ln119_reg_1729_reg[23]_i_1_n_16\,
      CO(2) => \add_ln119_reg_1729_reg[23]_i_1_n_17\,
      CO(1) => \add_ln119_reg_1729_reg[23]_i_1_n_18\,
      CO(0) => \add_ln119_reg_1729_reg[23]_i_1_n_19\,
      DI(7) => \add_ln119_reg_1729[23]_i_2_n_12\,
      DI(6) => \add_ln119_reg_1729[23]_i_3_n_12\,
      DI(5) => \add_ln119_reg_1729[23]_i_4_n_12\,
      DI(4) => \add_ln119_reg_1729[23]_i_5_n_12\,
      DI(3) => \add_ln119_reg_1729[23]_i_6_n_12\,
      DI(2) => \add_ln119_reg_1729[23]_i_7_n_12\,
      DI(1) => \add_ln119_reg_1729[23]_i_8_n_12\,
      DI(0) => \add_ln119_reg_1729[23]_i_9_n_12\,
      O(7 downto 0) => add_ln119_fu_1065_p2(23 downto 16),
      S(7) => \add_ln119_reg_1729[23]_i_10_n_12\,
      S(6) => \add_ln119_reg_1729[23]_i_11_n_12\,
      S(5) => \add_ln119_reg_1729[23]_i_12_n_12\,
      S(4) => \add_ln119_reg_1729[23]_i_13_n_12\,
      S(3) => \add_ln119_reg_1729[23]_i_14_n_12\,
      S(2) => \add_ln119_reg_1729[23]_i_15_n_12\,
      S(1) => \add_ln119_reg_1729[23]_i_16_n_12\,
      S(0) => \add_ln119_reg_1729[23]_i_17_n_12\
    );
\add_ln119_reg_1729_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(24),
      Q => add_ln119_reg_1729(24),
      R => '0'
    );
\add_ln119_reg_1729_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(25),
      Q => add_ln119_reg_1729(25),
      R => '0'
    );
\add_ln119_reg_1729_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(26),
      Q => add_ln119_reg_1729(26),
      R => '0'
    );
\add_ln119_reg_1729_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(27),
      Q => add_ln119_reg_1729(27),
      R => '0'
    );
\add_ln119_reg_1729_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(28),
      Q => add_ln119_reg_1729(28),
      R => '0'
    );
\add_ln119_reg_1729_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(29),
      Q => add_ln119_reg_1729(29),
      R => '0'
    );
\add_ln119_reg_1729_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(2),
      Q => add_ln119_reg_1729(2),
      R => '0'
    );
\add_ln119_reg_1729_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(30),
      Q => add_ln119_reg_1729(30),
      R => '0'
    );
\add_ln119_reg_1729_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(31),
      Q => add_ln119_reg_1729(31),
      R => '0'
    );
\add_ln119_reg_1729_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln119_reg_1729_reg[23]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln119_reg_1729_reg[31]_i_1_n_12\,
      CO(6) => \add_ln119_reg_1729_reg[31]_i_1_n_13\,
      CO(5) => \add_ln119_reg_1729_reg[31]_i_1_n_14\,
      CO(4) => \add_ln119_reg_1729_reg[31]_i_1_n_15\,
      CO(3) => \add_ln119_reg_1729_reg[31]_i_1_n_16\,
      CO(2) => \add_ln119_reg_1729_reg[31]_i_1_n_17\,
      CO(1) => \add_ln119_reg_1729_reg[31]_i_1_n_18\,
      CO(0) => \add_ln119_reg_1729_reg[31]_i_1_n_19\,
      DI(7) => \add_ln119_reg_1729[31]_i_2_n_12\,
      DI(6) => \add_ln119_reg_1729[31]_i_3_n_12\,
      DI(5) => \add_ln119_reg_1729[31]_i_4_n_12\,
      DI(4) => \add_ln119_reg_1729[31]_i_5_n_12\,
      DI(3) => \add_ln119_reg_1729[31]_i_6_n_12\,
      DI(2) => \add_ln119_reg_1729[31]_i_7_n_12\,
      DI(1) => \add_ln119_reg_1729[31]_i_8_n_12\,
      DI(0) => \add_ln119_reg_1729[31]_i_9_n_12\,
      O(7 downto 0) => add_ln119_fu_1065_p2(31 downto 24),
      S(7) => \add_ln119_reg_1729[31]_i_10_n_12\,
      S(6) => \add_ln119_reg_1729[31]_i_11_n_12\,
      S(5) => \add_ln119_reg_1729[31]_i_12_n_12\,
      S(4) => \add_ln119_reg_1729[31]_i_13_n_12\,
      S(3) => \add_ln119_reg_1729[31]_i_14_n_12\,
      S(2) => \add_ln119_reg_1729[31]_i_15_n_12\,
      S(1) => \add_ln119_reg_1729[31]_i_16_n_12\,
      S(0) => \add_ln119_reg_1729[31]_i_17_n_12\
    );
\add_ln119_reg_1729_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(32),
      Q => add_ln119_reg_1729(32),
      R => '0'
    );
\add_ln119_reg_1729_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(33),
      Q => add_ln119_reg_1729(33),
      R => '0'
    );
\add_ln119_reg_1729_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(34),
      Q => add_ln119_reg_1729(34),
      R => '0'
    );
\add_ln119_reg_1729_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(35),
      Q => add_ln119_reg_1729(35),
      R => '0'
    );
\add_ln119_reg_1729_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(36),
      Q => add_ln119_reg_1729(36),
      R => '0'
    );
\add_ln119_reg_1729_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(37),
      Q => add_ln119_reg_1729(37),
      R => '0'
    );
\add_ln119_reg_1729_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(38),
      Q => add_ln119_reg_1729(38),
      R => '0'
    );
\add_ln119_reg_1729_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(39),
      Q => add_ln119_reg_1729(39),
      R => '0'
    );
\add_ln119_reg_1729_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln119_reg_1729_reg[31]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln119_reg_1729_reg[39]_i_1_n_12\,
      CO(6) => \add_ln119_reg_1729_reg[39]_i_1_n_13\,
      CO(5) => \add_ln119_reg_1729_reg[39]_i_1_n_14\,
      CO(4) => \add_ln119_reg_1729_reg[39]_i_1_n_15\,
      CO(3) => \add_ln119_reg_1729_reg[39]_i_1_n_16\,
      CO(2) => \add_ln119_reg_1729_reg[39]_i_1_n_17\,
      CO(1) => \add_ln119_reg_1729_reg[39]_i_1_n_18\,
      CO(0) => \add_ln119_reg_1729_reg[39]_i_1_n_19\,
      DI(7 downto 2) => L_ACF_load_4_reg_1581(38 downto 33),
      DI(1) => \add_ln119_reg_1729[39]_i_2_n_12\,
      DI(0) => \add_ln119_reg_1729[39]_i_3_n_12\,
      O(7 downto 0) => add_ln119_fu_1065_p2(39 downto 32),
      S(7) => \add_ln119_reg_1729[39]_i_4_n_12\,
      S(6) => \add_ln119_reg_1729[39]_i_5_n_12\,
      S(5) => \add_ln119_reg_1729[39]_i_6_n_12\,
      S(4) => \add_ln119_reg_1729[39]_i_7_n_12\,
      S(3) => \add_ln119_reg_1729[39]_i_8_n_12\,
      S(2) => \add_ln119_reg_1729[39]_i_9_n_12\,
      S(1) => mac_muladd_16s_16s_33s_33_4_1_U63_n_45,
      S(0) => mac_muladd_16s_16s_33s_33_4_1_U63_n_46
    );
\add_ln119_reg_1729_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(3),
      Q => add_ln119_reg_1729(3),
      R => '0'
    );
\add_ln119_reg_1729_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(40),
      Q => add_ln119_reg_1729(40),
      R => '0'
    );
\add_ln119_reg_1729_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(41),
      Q => add_ln119_reg_1729(41),
      R => '0'
    );
\add_ln119_reg_1729_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(42),
      Q => add_ln119_reg_1729(42),
      R => '0'
    );
\add_ln119_reg_1729_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(43),
      Q => add_ln119_reg_1729(43),
      R => '0'
    );
\add_ln119_reg_1729_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(44),
      Q => add_ln119_reg_1729(44),
      R => '0'
    );
\add_ln119_reg_1729_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(45),
      Q => add_ln119_reg_1729(45),
      R => '0'
    );
\add_ln119_reg_1729_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(46),
      Q => add_ln119_reg_1729(46),
      R => '0'
    );
\add_ln119_reg_1729_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(47),
      Q => add_ln119_reg_1729(47),
      R => '0'
    );
\add_ln119_reg_1729_reg[47]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln119_reg_1729_reg[39]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln119_reg_1729_reg[47]_i_1_n_12\,
      CO(6) => \add_ln119_reg_1729_reg[47]_i_1_n_13\,
      CO(5) => \add_ln119_reg_1729_reg[47]_i_1_n_14\,
      CO(4) => \add_ln119_reg_1729_reg[47]_i_1_n_15\,
      CO(3) => \add_ln119_reg_1729_reg[47]_i_1_n_16\,
      CO(2) => \add_ln119_reg_1729_reg[47]_i_1_n_17\,
      CO(1) => \add_ln119_reg_1729_reg[47]_i_1_n_18\,
      CO(0) => \add_ln119_reg_1729_reg[47]_i_1_n_19\,
      DI(7 downto 0) => L_ACF_load_4_reg_1581(46 downto 39),
      O(7 downto 0) => add_ln119_fu_1065_p2(47 downto 40),
      S(7) => \add_ln119_reg_1729[47]_i_2_n_12\,
      S(6) => \add_ln119_reg_1729[47]_i_3_n_12\,
      S(5) => \add_ln119_reg_1729[47]_i_4_n_12\,
      S(4) => \add_ln119_reg_1729[47]_i_5_n_12\,
      S(3) => \add_ln119_reg_1729[47]_i_6_n_12\,
      S(2) => \add_ln119_reg_1729[47]_i_7_n_12\,
      S(1) => \add_ln119_reg_1729[47]_i_8_n_12\,
      S(0) => \add_ln119_reg_1729[47]_i_9_n_12\
    );
\add_ln119_reg_1729_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(48),
      Q => add_ln119_reg_1729(48),
      R => '0'
    );
\add_ln119_reg_1729_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(49),
      Q => add_ln119_reg_1729(49),
      R => '0'
    );
\add_ln119_reg_1729_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(4),
      Q => add_ln119_reg_1729(4),
      R => '0'
    );
\add_ln119_reg_1729_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(50),
      Q => add_ln119_reg_1729(50),
      R => '0'
    );
\add_ln119_reg_1729_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(51),
      Q => add_ln119_reg_1729(51),
      R => '0'
    );
\add_ln119_reg_1729_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(52),
      Q => add_ln119_reg_1729(52),
      R => '0'
    );
\add_ln119_reg_1729_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(53),
      Q => add_ln119_reg_1729(53),
      R => '0'
    );
\add_ln119_reg_1729_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(54),
      Q => add_ln119_reg_1729(54),
      R => '0'
    );
\add_ln119_reg_1729_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(55),
      Q => add_ln119_reg_1729(55),
      R => '0'
    );
\add_ln119_reg_1729_reg[55]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln119_reg_1729_reg[47]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \add_ln119_reg_1729_reg[55]_i_1_n_12\,
      CO(6) => \add_ln119_reg_1729_reg[55]_i_1_n_13\,
      CO(5) => \add_ln119_reg_1729_reg[55]_i_1_n_14\,
      CO(4) => \add_ln119_reg_1729_reg[55]_i_1_n_15\,
      CO(3) => \add_ln119_reg_1729_reg[55]_i_1_n_16\,
      CO(2) => \add_ln119_reg_1729_reg[55]_i_1_n_17\,
      CO(1) => \add_ln119_reg_1729_reg[55]_i_1_n_18\,
      CO(0) => \add_ln119_reg_1729_reg[55]_i_1_n_19\,
      DI(7 downto 0) => L_ACF_load_4_reg_1581(54 downto 47),
      O(7 downto 0) => add_ln119_fu_1065_p2(55 downto 48),
      S(7) => \add_ln119_reg_1729[55]_i_2_n_12\,
      S(6) => \add_ln119_reg_1729[55]_i_3_n_12\,
      S(5) => \add_ln119_reg_1729[55]_i_4_n_12\,
      S(4) => \add_ln119_reg_1729[55]_i_5_n_12\,
      S(3) => \add_ln119_reg_1729[55]_i_6_n_12\,
      S(2) => \add_ln119_reg_1729[55]_i_7_n_12\,
      S(1) => \add_ln119_reg_1729[55]_i_8_n_12\,
      S(0) => \add_ln119_reg_1729[55]_i_9_n_12\
    );
\add_ln119_reg_1729_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(56),
      Q => add_ln119_reg_1729(56),
      R => '0'
    );
\add_ln119_reg_1729_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(57),
      Q => add_ln119_reg_1729(57),
      R => '0'
    );
\add_ln119_reg_1729_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(58),
      Q => add_ln119_reg_1729(58),
      R => '0'
    );
\add_ln119_reg_1729_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(59),
      Q => add_ln119_reg_1729(59),
      R => '0'
    );
\add_ln119_reg_1729_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(5),
      Q => add_ln119_reg_1729(5),
      R => '0'
    );
\add_ln119_reg_1729_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(60),
      Q => add_ln119_reg_1729(60),
      R => '0'
    );
\add_ln119_reg_1729_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(61),
      Q => add_ln119_reg_1729(61),
      R => '0'
    );
\add_ln119_reg_1729_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(62),
      Q => add_ln119_reg_1729(62),
      R => '0'
    );
\add_ln119_reg_1729_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(63),
      Q => add_ln119_reg_1729(63),
      R => '0'
    );
\add_ln119_reg_1729_reg[63]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln119_reg_1729_reg[55]_i_1_n_12\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln119_reg_1729_reg[63]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln119_reg_1729_reg[63]_i_1_n_13\,
      CO(5) => \add_ln119_reg_1729_reg[63]_i_1_n_14\,
      CO(4) => \add_ln119_reg_1729_reg[63]_i_1_n_15\,
      CO(3) => \add_ln119_reg_1729_reg[63]_i_1_n_16\,
      CO(2) => \add_ln119_reg_1729_reg[63]_i_1_n_17\,
      CO(1) => \add_ln119_reg_1729_reg[63]_i_1_n_18\,
      CO(0) => \add_ln119_reg_1729_reg[63]_i_1_n_19\,
      DI(7) => '0',
      DI(6 downto 0) => L_ACF_load_4_reg_1581(61 downto 55),
      O(7 downto 0) => add_ln119_fu_1065_p2(63 downto 56),
      S(7) => \add_ln119_reg_1729[63]_i_2_n_12\,
      S(6) => \add_ln119_reg_1729[63]_i_3_n_12\,
      S(5) => \add_ln119_reg_1729[63]_i_4_n_12\,
      S(4) => \add_ln119_reg_1729[63]_i_5_n_12\,
      S(3) => \add_ln119_reg_1729[63]_i_6_n_12\,
      S(2) => \add_ln119_reg_1729[63]_i_7_n_12\,
      S(1) => \add_ln119_reg_1729[63]_i_8_n_12\,
      S(0) => \add_ln119_reg_1729[63]_i_9_n_12\
    );
\add_ln119_reg_1729_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(6),
      Q => add_ln119_reg_1729(6),
      R => '0'
    );
\add_ln119_reg_1729_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(7),
      Q => add_ln119_reg_1729(7),
      R => '0'
    );
\add_ln119_reg_1729_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln119_reg_1729_reg[7]_i_1_n_12\,
      CO(6) => \add_ln119_reg_1729_reg[7]_i_1_n_13\,
      CO(5) => \add_ln119_reg_1729_reg[7]_i_1_n_14\,
      CO(4) => \add_ln119_reg_1729_reg[7]_i_1_n_15\,
      CO(3) => \add_ln119_reg_1729_reg[7]_i_1_n_16\,
      CO(2) => \add_ln119_reg_1729_reg[7]_i_1_n_17\,
      CO(1) => \add_ln119_reg_1729_reg[7]_i_1_n_18\,
      CO(0) => \add_ln119_reg_1729_reg[7]_i_1_n_19\,
      DI(7) => \add_ln119_reg_1729[7]_i_2_n_12\,
      DI(6) => \add_ln119_reg_1729[7]_i_3_n_12\,
      DI(5) => \add_ln119_reg_1729[7]_i_4_n_12\,
      DI(4) => \add_ln119_reg_1729[7]_i_5_n_12\,
      DI(3) => \add_ln119_reg_1729[7]_i_6_n_12\,
      DI(2) => \add_ln119_reg_1729[7]_i_7_n_12\,
      DI(1) => \add_ln119_reg_1729[7]_i_8_n_12\,
      DI(0) => '0',
      O(7 downto 0) => add_ln119_fu_1065_p2(7 downto 0),
      S(7) => \add_ln119_reg_1729[7]_i_9_n_12\,
      S(6) => \add_ln119_reg_1729[7]_i_10_n_12\,
      S(5) => \add_ln119_reg_1729[7]_i_11_n_12\,
      S(4) => \add_ln119_reg_1729[7]_i_12_n_12\,
      S(3) => \add_ln119_reg_1729[7]_i_13_n_12\,
      S(2) => \add_ln119_reg_1729[7]_i_14_n_12\,
      S(1) => \add_ln119_reg_1729[7]_i_15_n_12\,
      S(0) => \add_ln119_reg_1729[7]_i_16_n_12\
    );
\add_ln119_reg_1729_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(8),
      Q => add_ln119_reg_1729(8),
      R => '0'
    );
\add_ln119_reg_1729_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln119_fu_1065_p2(9),
      Q => add_ln119_reg_1729(9),
      R => '0'
    );
\add_ln120_reg_1688_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(0),
      Q => add_ln120_reg_1688(0),
      R => '0'
    );
\add_ln120_reg_1688_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(10),
      Q => add_ln120_reg_1688(10),
      R => '0'
    );
\add_ln120_reg_1688_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(11),
      Q => add_ln120_reg_1688(11),
      R => '0'
    );
\add_ln120_reg_1688_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(12),
      Q => add_ln120_reg_1688(12),
      R => '0'
    );
\add_ln120_reg_1688_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(13),
      Q => add_ln120_reg_1688(13),
      R => '0'
    );
\add_ln120_reg_1688_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(14),
      Q => add_ln120_reg_1688(14),
      R => '0'
    );
\add_ln120_reg_1688_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(15),
      Q => add_ln120_reg_1688(15),
      R => '0'
    );
\add_ln120_reg_1688_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(16),
      Q => add_ln120_reg_1688(16),
      R => '0'
    );
\add_ln120_reg_1688_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(17),
      Q => add_ln120_reg_1688(17),
      R => '0'
    );
\add_ln120_reg_1688_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(18),
      Q => add_ln120_reg_1688(18),
      R => '0'
    );
\add_ln120_reg_1688_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(19),
      Q => add_ln120_reg_1688(19),
      R => '0'
    );
\add_ln120_reg_1688_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(1),
      Q => add_ln120_reg_1688(1),
      R => '0'
    );
\add_ln120_reg_1688_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(20),
      Q => add_ln120_reg_1688(20),
      R => '0'
    );
\add_ln120_reg_1688_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(21),
      Q => add_ln120_reg_1688(21),
      R => '0'
    );
\add_ln120_reg_1688_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(22),
      Q => add_ln120_reg_1688(22),
      R => '0'
    );
\add_ln120_reg_1688_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(23),
      Q => add_ln120_reg_1688(23),
      R => '0'
    );
\add_ln120_reg_1688_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(24),
      Q => add_ln120_reg_1688(24),
      R => '0'
    );
\add_ln120_reg_1688_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(25),
      Q => add_ln120_reg_1688(25),
      R => '0'
    );
\add_ln120_reg_1688_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(26),
      Q => add_ln120_reg_1688(26),
      R => '0'
    );
\add_ln120_reg_1688_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(27),
      Q => add_ln120_reg_1688(27),
      R => '0'
    );
\add_ln120_reg_1688_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(28),
      Q => add_ln120_reg_1688(28),
      R => '0'
    );
\add_ln120_reg_1688_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(29),
      Q => add_ln120_reg_1688(29),
      R => '0'
    );
\add_ln120_reg_1688_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(2),
      Q => add_ln120_reg_1688(2),
      R => '0'
    );
\add_ln120_reg_1688_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(30),
      Q => add_ln120_reg_1688(30),
      R => '0'
    );
\add_ln120_reg_1688_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(31),
      Q => add_ln120_reg_1688(31),
      R => '0'
    );
\add_ln120_reg_1688_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(0),
      Q => add_ln120_reg_1688(32),
      R => '0'
    );
\add_ln120_reg_1688_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(1),
      Q => add_ln120_reg_1688(33),
      R => '0'
    );
\add_ln120_reg_1688_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(2),
      Q => add_ln120_reg_1688(34),
      R => '0'
    );
\add_ln120_reg_1688_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(3),
      Q => add_ln120_reg_1688(35),
      R => '0'
    );
\add_ln120_reg_1688_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(4),
      Q => add_ln120_reg_1688(36),
      R => '0'
    );
\add_ln120_reg_1688_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(5),
      Q => add_ln120_reg_1688(37),
      R => '0'
    );
\add_ln120_reg_1688_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(6),
      Q => add_ln120_reg_1688(38),
      R => '0'
    );
\add_ln120_reg_1688_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(7),
      Q => add_ln120_reg_1688(39),
      R => '0'
    );
\add_ln120_reg_1688_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(3),
      Q => add_ln120_reg_1688(3),
      R => '0'
    );
\add_ln120_reg_1688_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(8),
      Q => add_ln120_reg_1688(40),
      R => '0'
    );
\add_ln120_reg_1688_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(9),
      Q => add_ln120_reg_1688(41),
      R => '0'
    );
\add_ln120_reg_1688_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(10),
      Q => add_ln120_reg_1688(42),
      R => '0'
    );
\add_ln120_reg_1688_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(11),
      Q => add_ln120_reg_1688(43),
      R => '0'
    );
\add_ln120_reg_1688_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(12),
      Q => add_ln120_reg_1688(44),
      R => '0'
    );
\add_ln120_reg_1688_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(13),
      Q => add_ln120_reg_1688(45),
      R => '0'
    );
\add_ln120_reg_1688_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(14),
      Q => add_ln120_reg_1688(46),
      R => '0'
    );
\add_ln120_reg_1688_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(15),
      Q => add_ln120_reg_1688(47),
      R => '0'
    );
\add_ln120_reg_1688_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(16),
      Q => add_ln120_reg_1688(48),
      R => '0'
    );
\add_ln120_reg_1688_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(17),
      Q => add_ln120_reg_1688(49),
      R => '0'
    );
\add_ln120_reg_1688_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(4),
      Q => add_ln120_reg_1688(4),
      R => '0'
    );
\add_ln120_reg_1688_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(18),
      Q => add_ln120_reg_1688(50),
      R => '0'
    );
\add_ln120_reg_1688_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(19),
      Q => add_ln120_reg_1688(51),
      R => '0'
    );
\add_ln120_reg_1688_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(20),
      Q => add_ln120_reg_1688(52),
      R => '0'
    );
\add_ln120_reg_1688_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(21),
      Q => add_ln120_reg_1688(53),
      R => '0'
    );
\add_ln120_reg_1688_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(22),
      Q => add_ln120_reg_1688(54),
      R => '0'
    );
\add_ln120_reg_1688_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(23),
      Q => add_ln120_reg_1688(55),
      R => '0'
    );
\add_ln120_reg_1688_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(24),
      Q => add_ln120_reg_1688(56),
      R => '0'
    );
\add_ln120_reg_1688_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(25),
      Q => add_ln120_reg_1688(57),
      R => '0'
    );
\add_ln120_reg_1688_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(26),
      Q => add_ln120_reg_1688(58),
      R => '0'
    );
\add_ln120_reg_1688_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(27),
      Q => add_ln120_reg_1688(59),
      R => '0'
    );
\add_ln120_reg_1688_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(5),
      Q => add_ln120_reg_1688(5),
      R => '0'
    );
\add_ln120_reg_1688_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(28),
      Q => add_ln120_reg_1688(60),
      R => '0'
    );
\add_ln120_reg_1688_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(29),
      Q => add_ln120_reg_1688(61),
      R => '0'
    );
\add_ln120_reg_1688_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(30),
      Q => add_ln120_reg_1688(62),
      R => '0'
    );
\add_ln120_reg_1688_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \add_ln120_reg_1688_reg[63]_0\(31),
      Q => add_ln120_reg_1688(63),
      R => '0'
    );
\add_ln120_reg_1688_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(6),
      Q => add_ln120_reg_1688(6),
      R => '0'
    );
\add_ln120_reg_1688_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(7),
      Q => add_ln120_reg_1688(7),
      R => '0'
    );
\add_ln120_reg_1688_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(8),
      Q => add_ln120_reg_1688(8),
      R => '0'
    );
\add_ln120_reg_1688_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => add_ln120_fu_958_p2(9),
      Q => add_ln120_reg_1688(9),
      R => '0'
    );
\add_ln121_reg_1734[39]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_427(32),
      O => \add_ln121_reg_1734[39]_i_2_n_12\
    );
\add_ln121_reg_1734[39]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(38),
      I1 => reg_427(39),
      O => \add_ln121_reg_1734[39]_i_3_n_12\
    );
\add_ln121_reg_1734[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(37),
      I1 => reg_427(38),
      O => \add_ln121_reg_1734[39]_i_4_n_12\
    );
\add_ln121_reg_1734[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(36),
      I1 => reg_427(37),
      O => \add_ln121_reg_1734[39]_i_5_n_12\
    );
\add_ln121_reg_1734[39]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(35),
      I1 => reg_427(36),
      O => \add_ln121_reg_1734[39]_i_6_n_12\
    );
\add_ln121_reg_1734[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(34),
      I1 => reg_427(35),
      O => \add_ln121_reg_1734[39]_i_7_n_12\
    );
\add_ln121_reg_1734[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(33),
      I1 => reg_427(34),
      O => \add_ln121_reg_1734[39]_i_8_n_12\
    );
\add_ln121_reg_1734[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(32),
      I1 => reg_427(33),
      O => \add_ln121_reg_1734[39]_i_9_n_12\
    );
\add_ln121_reg_1734[47]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(46),
      I1 => reg_427(47),
      O => \add_ln121_reg_1734[47]_i_2_n_12\
    );
\add_ln121_reg_1734[47]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(45),
      I1 => reg_427(46),
      O => \add_ln121_reg_1734[47]_i_3_n_12\
    );
\add_ln121_reg_1734[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(44),
      I1 => reg_427(45),
      O => \add_ln121_reg_1734[47]_i_4_n_12\
    );
\add_ln121_reg_1734[47]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(43),
      I1 => reg_427(44),
      O => \add_ln121_reg_1734[47]_i_5_n_12\
    );
\add_ln121_reg_1734[47]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(42),
      I1 => reg_427(43),
      O => \add_ln121_reg_1734[47]_i_6_n_12\
    );
\add_ln121_reg_1734[47]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(41),
      I1 => reg_427(42),
      O => \add_ln121_reg_1734[47]_i_7_n_12\
    );
\add_ln121_reg_1734[47]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(40),
      I1 => reg_427(41),
      O => \add_ln121_reg_1734[47]_i_8_n_12\
    );
\add_ln121_reg_1734[47]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(39),
      I1 => reg_427(40),
      O => \add_ln121_reg_1734[47]_i_9_n_12\
    );
\add_ln121_reg_1734[55]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(54),
      I1 => reg_427(55),
      O => \add_ln121_reg_1734[55]_i_2_n_12\
    );
\add_ln121_reg_1734[55]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(53),
      I1 => reg_427(54),
      O => \add_ln121_reg_1734[55]_i_3_n_12\
    );
\add_ln121_reg_1734[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(52),
      I1 => reg_427(53),
      O => \add_ln121_reg_1734[55]_i_4_n_12\
    );
\add_ln121_reg_1734[55]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(51),
      I1 => reg_427(52),
      O => \add_ln121_reg_1734[55]_i_5_n_12\
    );
\add_ln121_reg_1734[55]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(50),
      I1 => reg_427(51),
      O => \add_ln121_reg_1734[55]_i_6_n_12\
    );
\add_ln121_reg_1734[55]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(49),
      I1 => reg_427(50),
      O => \add_ln121_reg_1734[55]_i_7_n_12\
    );
\add_ln121_reg_1734[55]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(48),
      I1 => reg_427(49),
      O => \add_ln121_reg_1734[55]_i_8_n_12\
    );
\add_ln121_reg_1734[55]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(47),
      I1 => reg_427(48),
      O => \add_ln121_reg_1734[55]_i_9_n_12\
    );
\add_ln121_reg_1734[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(62),
      I1 => reg_427(63),
      O => \add_ln121_reg_1734[63]_i_2_n_12\
    );
\add_ln121_reg_1734[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(61),
      I1 => reg_427(62),
      O => \add_ln121_reg_1734[63]_i_3_n_12\
    );
\add_ln121_reg_1734[63]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(60),
      I1 => reg_427(61),
      O => \add_ln121_reg_1734[63]_i_4_n_12\
    );
\add_ln121_reg_1734[63]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(59),
      I1 => reg_427(60),
      O => \add_ln121_reg_1734[63]_i_5_n_12\
    );
\add_ln121_reg_1734[63]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(58),
      I1 => reg_427(59),
      O => \add_ln121_reg_1734[63]_i_6_n_12\
    );
\add_ln121_reg_1734[63]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(57),
      I1 => reg_427(58),
      O => \add_ln121_reg_1734[63]_i_7_n_12\
    );
\add_ln121_reg_1734[63]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(56),
      I1 => reg_427(57),
      O => \add_ln121_reg_1734[63]_i_8_n_12\
    );
\add_ln121_reg_1734[63]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => reg_427(55),
      I1 => reg_427(56),
      O => \add_ln121_reg_1734[63]_i_9_n_12\
    );
\add_ln121_reg_1734_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(0),
      Q => add_ln121_reg_1734(0),
      R => '0'
    );
\add_ln121_reg_1734_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(10),
      Q => add_ln121_reg_1734(10),
      R => '0'
    );
\add_ln121_reg_1734_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(11),
      Q => add_ln121_reg_1734(11),
      R => '0'
    );
\add_ln121_reg_1734_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(12),
      Q => add_ln121_reg_1734(12),
      R => '0'
    );
\add_ln121_reg_1734_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(13),
      Q => add_ln121_reg_1734(13),
      R => '0'
    );
\add_ln121_reg_1734_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(14),
      Q => add_ln121_reg_1734(14),
      R => '0'
    );
\add_ln121_reg_1734_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(15),
      Q => add_ln121_reg_1734(15),
      R => '0'
    );
\add_ln121_reg_1734_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(16),
      Q => add_ln121_reg_1734(16),
      R => '0'
    );
\add_ln121_reg_1734_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(17),
      Q => add_ln121_reg_1734(17),
      R => '0'
    );
\add_ln121_reg_1734_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(18),
      Q => add_ln121_reg_1734(18),
      R => '0'
    );
\add_ln121_reg_1734_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(19),
      Q => add_ln121_reg_1734(19),
      R => '0'
    );
\add_ln121_reg_1734_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(1),
      Q => add_ln121_reg_1734(1),
      R => '0'
    );
\add_ln121_reg_1734_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(20),
      Q => add_ln121_reg_1734(20),
      R => '0'
    );
\add_ln121_reg_1734_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(21),
      Q => add_ln121_reg_1734(21),
      R => '0'
    );
\add_ln121_reg_1734_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(22),
      Q => add_ln121_reg_1734(22),
      R => '0'
    );
\add_ln121_reg_1734_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(23),
      Q => add_ln121_reg_1734(23),
      R => '0'
    );
\add_ln121_reg_1734_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(24),
      Q => add_ln121_reg_1734(24),
      R => '0'
    );
\add_ln121_reg_1734_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(25),
      Q => add_ln121_reg_1734(25),
      R => '0'
    );
\add_ln121_reg_1734_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(26),
      Q => add_ln121_reg_1734(26),
      R => '0'
    );
\add_ln121_reg_1734_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(27),
      Q => add_ln121_reg_1734(27),
      R => '0'
    );
\add_ln121_reg_1734_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(28),
      Q => add_ln121_reg_1734(28),
      R => '0'
    );
\add_ln121_reg_1734_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(29),
      Q => add_ln121_reg_1734(29),
      R => '0'
    );
\add_ln121_reg_1734_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(2),
      Q => add_ln121_reg_1734(2),
      R => '0'
    );
\add_ln121_reg_1734_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(30),
      Q => add_ln121_reg_1734(30),
      R => '0'
    );
\add_ln121_reg_1734_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(31),
      Q => add_ln121_reg_1734(31),
      R => '0'
    );
\add_ln121_reg_1734_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(32),
      Q => add_ln121_reg_1734(32),
      R => '0'
    );
\add_ln121_reg_1734_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(33),
      Q => add_ln121_reg_1734(33),
      R => '0'
    );
\add_ln121_reg_1734_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(34),
      Q => add_ln121_reg_1734(34),
      R => '0'
    );
\add_ln121_reg_1734_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(35),
      Q => add_ln121_reg_1734(35),
      R => '0'
    );
\add_ln121_reg_1734_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(36),
      Q => add_ln121_reg_1734(36),
      R => '0'
    );
\add_ln121_reg_1734_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(37),
      Q => add_ln121_reg_1734(37),
      R => '0'
    );
\add_ln121_reg_1734_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(38),
      Q => add_ln121_reg_1734(38),
      R => '0'
    );
\add_ln121_reg_1734_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(39),
      Q => add_ln121_reg_1734(39),
      R => '0'
    );
\add_ln121_reg_1734_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(3),
      Q => add_ln121_reg_1734(3),
      R => '0'
    );
\add_ln121_reg_1734_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(40),
      Q => add_ln121_reg_1734(40),
      R => '0'
    );
\add_ln121_reg_1734_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(41),
      Q => add_ln121_reg_1734(41),
      R => '0'
    );
\add_ln121_reg_1734_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(42),
      Q => add_ln121_reg_1734(42),
      R => '0'
    );
\add_ln121_reg_1734_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(43),
      Q => add_ln121_reg_1734(43),
      R => '0'
    );
\add_ln121_reg_1734_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(44),
      Q => add_ln121_reg_1734(44),
      R => '0'
    );
\add_ln121_reg_1734_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(45),
      Q => add_ln121_reg_1734(45),
      R => '0'
    );
\add_ln121_reg_1734_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(46),
      Q => add_ln121_reg_1734(46),
      R => '0'
    );
\add_ln121_reg_1734_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(47),
      Q => add_ln121_reg_1734(47),
      R => '0'
    );
\add_ln121_reg_1734_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(48),
      Q => add_ln121_reg_1734(48),
      R => '0'
    );
\add_ln121_reg_1734_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(49),
      Q => add_ln121_reg_1734(49),
      R => '0'
    );
\add_ln121_reg_1734_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(4),
      Q => add_ln121_reg_1734(4),
      R => '0'
    );
\add_ln121_reg_1734_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(50),
      Q => add_ln121_reg_1734(50),
      R => '0'
    );
\add_ln121_reg_1734_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(51),
      Q => add_ln121_reg_1734(51),
      R => '0'
    );
\add_ln121_reg_1734_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(52),
      Q => add_ln121_reg_1734(52),
      R => '0'
    );
\add_ln121_reg_1734_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(53),
      Q => add_ln121_reg_1734(53),
      R => '0'
    );
\add_ln121_reg_1734_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(54),
      Q => add_ln121_reg_1734(54),
      R => '0'
    );
\add_ln121_reg_1734_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(55),
      Q => add_ln121_reg_1734(55),
      R => '0'
    );
\add_ln121_reg_1734_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(56),
      Q => add_ln121_reg_1734(56),
      R => '0'
    );
\add_ln121_reg_1734_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(57),
      Q => add_ln121_reg_1734(57),
      R => '0'
    );
\add_ln121_reg_1734_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(58),
      Q => add_ln121_reg_1734(58),
      R => '0'
    );
\add_ln121_reg_1734_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(59),
      Q => add_ln121_reg_1734(59),
      R => '0'
    );
\add_ln121_reg_1734_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(5),
      Q => add_ln121_reg_1734(5),
      R => '0'
    );
\add_ln121_reg_1734_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(60),
      Q => add_ln121_reg_1734(60),
      R => '0'
    );
\add_ln121_reg_1734_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(61),
      Q => add_ln121_reg_1734(61),
      R => '0'
    );
\add_ln121_reg_1734_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(62),
      Q => add_ln121_reg_1734(62),
      R => '0'
    );
\add_ln121_reg_1734_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(63),
      Q => add_ln121_reg_1734(63),
      R => '0'
    );
\add_ln121_reg_1734_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(6),
      Q => add_ln121_reg_1734(6),
      R => '0'
    );
\add_ln121_reg_1734_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(7),
      Q => add_ln121_reg_1734(7),
      R => '0'
    );
\add_ln121_reg_1734_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(8),
      Q => add_ln121_reg_1734(8),
      R => '0'
    );
\add_ln121_reg_1734_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => add_ln121_fu_1075_p2(9),
      Q => add_ln121_reg_1734(9),
      R => '0'
    );
\add_ln122_reg_1739[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(31),
      I1 => q0(31),
      O => S(0)
    );
\add_ln122_reg_1739[39]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(31),
      I1 => q0(32),
      O => ram_reg_bram_0_1(0)
    );
\add_ln122_reg_1739[39]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p\(31),
      O => DI(0)
    );
\add_ln122_reg_1739_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(0),
      Q => add_ln122_reg_1739(0),
      R => '0'
    );
\add_ln122_reg_1739_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(10),
      Q => add_ln122_reg_1739(10),
      R => '0'
    );
\add_ln122_reg_1739_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(11),
      Q => add_ln122_reg_1739(11),
      R => '0'
    );
\add_ln122_reg_1739_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(12),
      Q => add_ln122_reg_1739(12),
      R => '0'
    );
\add_ln122_reg_1739_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(13),
      Q => add_ln122_reg_1739(13),
      R => '0'
    );
\add_ln122_reg_1739_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(14),
      Q => add_ln122_reg_1739(14),
      R => '0'
    );
\add_ln122_reg_1739_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(15),
      Q => add_ln122_reg_1739(15),
      R => '0'
    );
\add_ln122_reg_1739_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(16),
      Q => add_ln122_reg_1739(16),
      R => '0'
    );
\add_ln122_reg_1739_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(17),
      Q => add_ln122_reg_1739(17),
      R => '0'
    );
\add_ln122_reg_1739_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(18),
      Q => add_ln122_reg_1739(18),
      R => '0'
    );
\add_ln122_reg_1739_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(19),
      Q => add_ln122_reg_1739(19),
      R => '0'
    );
\add_ln122_reg_1739_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(1),
      Q => add_ln122_reg_1739(1),
      R => '0'
    );
\add_ln122_reg_1739_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(20),
      Q => add_ln122_reg_1739(20),
      R => '0'
    );
\add_ln122_reg_1739_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(21),
      Q => add_ln122_reg_1739(21),
      R => '0'
    );
\add_ln122_reg_1739_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(22),
      Q => add_ln122_reg_1739(22),
      R => '0'
    );
\add_ln122_reg_1739_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(23),
      Q => add_ln122_reg_1739(23),
      R => '0'
    );
\add_ln122_reg_1739_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(24),
      Q => add_ln122_reg_1739(24),
      R => '0'
    );
\add_ln122_reg_1739_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(25),
      Q => add_ln122_reg_1739(25),
      R => '0'
    );
\add_ln122_reg_1739_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(26),
      Q => add_ln122_reg_1739(26),
      R => '0'
    );
\add_ln122_reg_1739_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(27),
      Q => add_ln122_reg_1739(27),
      R => '0'
    );
\add_ln122_reg_1739_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(28),
      Q => add_ln122_reg_1739(28),
      R => '0'
    );
\add_ln122_reg_1739_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(29),
      Q => add_ln122_reg_1739(29),
      R => '0'
    );
\add_ln122_reg_1739_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(2),
      Q => add_ln122_reg_1739(2),
      R => '0'
    );
\add_ln122_reg_1739_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(30),
      Q => add_ln122_reg_1739(30),
      R => '0'
    );
\add_ln122_reg_1739_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(31),
      Q => add_ln122_reg_1739(31),
      R => '0'
    );
\add_ln122_reg_1739_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(32),
      Q => add_ln122_reg_1739(32),
      R => '0'
    );
\add_ln122_reg_1739_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(33),
      Q => add_ln122_reg_1739(33),
      R => '0'
    );
\add_ln122_reg_1739_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(34),
      Q => add_ln122_reg_1739(34),
      R => '0'
    );
\add_ln122_reg_1739_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(35),
      Q => add_ln122_reg_1739(35),
      R => '0'
    );
\add_ln122_reg_1739_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(36),
      Q => add_ln122_reg_1739(36),
      R => '0'
    );
\add_ln122_reg_1739_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(37),
      Q => add_ln122_reg_1739(37),
      R => '0'
    );
\add_ln122_reg_1739_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(38),
      Q => add_ln122_reg_1739(38),
      R => '0'
    );
\add_ln122_reg_1739_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(39),
      Q => add_ln122_reg_1739(39),
      R => '0'
    );
\add_ln122_reg_1739_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(3),
      Q => add_ln122_reg_1739(3),
      R => '0'
    );
\add_ln122_reg_1739_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(40),
      Q => add_ln122_reg_1739(40),
      R => '0'
    );
\add_ln122_reg_1739_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(41),
      Q => add_ln122_reg_1739(41),
      R => '0'
    );
\add_ln122_reg_1739_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(42),
      Q => add_ln122_reg_1739(42),
      R => '0'
    );
\add_ln122_reg_1739_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(43),
      Q => add_ln122_reg_1739(43),
      R => '0'
    );
\add_ln122_reg_1739_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(44),
      Q => add_ln122_reg_1739(44),
      R => '0'
    );
\add_ln122_reg_1739_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(45),
      Q => add_ln122_reg_1739(45),
      R => '0'
    );
\add_ln122_reg_1739_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(46),
      Q => add_ln122_reg_1739(46),
      R => '0'
    );
\add_ln122_reg_1739_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(47),
      Q => add_ln122_reg_1739(47),
      R => '0'
    );
\add_ln122_reg_1739_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(48),
      Q => add_ln122_reg_1739(48),
      R => '0'
    );
\add_ln122_reg_1739_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(49),
      Q => add_ln122_reg_1739(49),
      R => '0'
    );
\add_ln122_reg_1739_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(4),
      Q => add_ln122_reg_1739(4),
      R => '0'
    );
\add_ln122_reg_1739_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(50),
      Q => add_ln122_reg_1739(50),
      R => '0'
    );
\add_ln122_reg_1739_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(51),
      Q => add_ln122_reg_1739(51),
      R => '0'
    );
\add_ln122_reg_1739_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(52),
      Q => add_ln122_reg_1739(52),
      R => '0'
    );
\add_ln122_reg_1739_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(53),
      Q => add_ln122_reg_1739(53),
      R => '0'
    );
\add_ln122_reg_1739_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(54),
      Q => add_ln122_reg_1739(54),
      R => '0'
    );
\add_ln122_reg_1739_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(55),
      Q => add_ln122_reg_1739(55),
      R => '0'
    );
\add_ln122_reg_1739_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(56),
      Q => add_ln122_reg_1739(56),
      R => '0'
    );
\add_ln122_reg_1739_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(57),
      Q => add_ln122_reg_1739(57),
      R => '0'
    );
\add_ln122_reg_1739_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(58),
      Q => add_ln122_reg_1739(58),
      R => '0'
    );
\add_ln122_reg_1739_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(59),
      Q => add_ln122_reg_1739(59),
      R => '0'
    );
\add_ln122_reg_1739_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(5),
      Q => add_ln122_reg_1739(5),
      R => '0'
    );
\add_ln122_reg_1739_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(60),
      Q => add_ln122_reg_1739(60),
      R => '0'
    );
\add_ln122_reg_1739_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(61),
      Q => add_ln122_reg_1739(61),
      R => '0'
    );
\add_ln122_reg_1739_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(62),
      Q => add_ln122_reg_1739(62),
      R => '0'
    );
\add_ln122_reg_1739_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(63),
      Q => add_ln122_reg_1739(63),
      R => '0'
    );
\add_ln122_reg_1739_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(6),
      Q => add_ln122_reg_1739(6),
      R => '0'
    );
\add_ln122_reg_1739_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(7),
      Q => add_ln122_reg_1739(7),
      R => '0'
    );
\add_ln122_reg_1739_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(8),
      Q => add_ln122_reg_1739(8),
      R => '0'
    );
\add_ln122_reg_1739_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \add_ln122_reg_1739_reg[63]_0\(9),
      Q => add_ln122_reg_1739(9),
      R => '0'
    );
am_addmul_16s_16s_16s_33_4_1_U56: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1
     port map (
      A(15) => mac_muladd_16s_16s_32s_33_4_1_U61_n_45,
      A(14) => mac_muladd_16s_16s_32s_33_4_1_U61_n_46,
      A(13) => mac_muladd_16s_16s_32s_33_4_1_U61_n_47,
      A(12) => mac_muladd_16s_16s_32s_33_4_1_U61_n_48,
      A(11) => mac_muladd_16s_16s_32s_33_4_1_U61_n_49,
      A(10) => mac_muladd_16s_16s_32s_33_4_1_U61_n_50,
      A(9) => mac_muladd_16s_16s_32s_33_4_1_U61_n_51,
      A(8) => mac_muladd_16s_16s_32s_33_4_1_U61_n_52,
      A(7) => mac_muladd_16s_16s_32s_33_4_1_U61_n_53,
      A(6) => mac_muladd_16s_16s_32s_33_4_1_U61_n_54,
      A(5) => mac_muladd_16s_16s_32s_33_4_1_U61_n_55,
      A(4) => mac_muladd_16s_16s_32s_33_4_1_U61_n_56,
      A(3) => mac_muladd_16s_16s_32s_33_4_1_U61_n_57,
      A(2) => mac_muladd_16s_16s_32s_33_4_1_U61_n_58,
      A(1) => mac_muladd_16s_16s_32s_33_4_1_U61_n_59,
      A(0) => mac_muladd_16s_16s_32s_33_4_1_U61_n_60,
      CEA2 => reg_422,
      P(32) => am_addmul_16s_16s_16s_33_4_1_U56_n_12,
      P(31) => am_addmul_16s_16s_16s_33_4_1_U56_n_13,
      P(30) => am_addmul_16s_16s_16s_33_4_1_U56_n_14,
      P(29) => am_addmul_16s_16s_16s_33_4_1_U56_n_15,
      P(28) => am_addmul_16s_16s_16s_33_4_1_U56_n_16,
      P(27) => am_addmul_16s_16s_16s_33_4_1_U56_n_17,
      P(26) => am_addmul_16s_16s_16s_33_4_1_U56_n_18,
      P(25) => am_addmul_16s_16s_16s_33_4_1_U56_n_19,
      P(24) => am_addmul_16s_16s_16s_33_4_1_U56_n_20,
      P(23) => am_addmul_16s_16s_16s_33_4_1_U56_n_21,
      P(22) => am_addmul_16s_16s_16s_33_4_1_U56_n_22,
      P(21) => am_addmul_16s_16s_16s_33_4_1_U56_n_23,
      P(20) => am_addmul_16s_16s_16s_33_4_1_U56_n_24,
      P(19) => am_addmul_16s_16s_16s_33_4_1_U56_n_25,
      P(18) => am_addmul_16s_16s_16s_33_4_1_U56_n_26,
      P(17) => am_addmul_16s_16s_16s_33_4_1_U56_n_27,
      P(16) => am_addmul_16s_16s_16s_33_4_1_U56_n_28,
      P(15) => am_addmul_16s_16s_16s_33_4_1_U56_n_29,
      P(14) => am_addmul_16s_16s_16s_33_4_1_U56_n_30,
      P(13) => am_addmul_16s_16s_16s_33_4_1_U56_n_31,
      P(12) => am_addmul_16s_16s_16s_33_4_1_U56_n_32,
      P(11) => am_addmul_16s_16s_16s_33_4_1_U56_n_33,
      P(10) => am_addmul_16s_16s_16s_33_4_1_U56_n_34,
      P(9) => am_addmul_16s_16s_16s_33_4_1_U56_n_35,
      P(8) => am_addmul_16s_16s_16s_33_4_1_U56_n_36,
      P(7) => am_addmul_16s_16s_16s_33_4_1_U56_n_37,
      P(6) => am_addmul_16s_16s_16s_33_4_1_U56_n_38,
      P(5) => am_addmul_16s_16s_16s_33_4_1_U56_n_39,
      P(4) => am_addmul_16s_16s_16s_33_4_1_U56_n_40,
      P(3) => am_addmul_16s_16s_16s_33_4_1_U56_n_41,
      P(2) => am_addmul_16s_16s_16s_33_4_1_U56_n_42,
      P(1) => am_addmul_16s_16s_16s_33_4_1_U56_n_43,
      P(0) => am_addmul_16s_16s_16s_33_4_1_U56_n_44,
      Q(0) => ap_CS_fsm_state7,
      ap_clk => ap_clk,
      indata_q0(15 downto 0) => indata_q0(15 downto 0)
    );
am_addmul_16s_16s_16s_33_4_1_U65: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_8
     port map (
      A(15) => mac_muladd_16s_16s_32s_33_4_1_U57_n_60,
      A(14) => mac_muladd_16s_16s_32s_33_4_1_U57_n_61,
      A(13) => mac_muladd_16s_16s_32s_33_4_1_U57_n_62,
      A(12) => mac_muladd_16s_16s_32s_33_4_1_U57_n_63,
      A(11) => mac_muladd_16s_16s_32s_33_4_1_U57_n_64,
      A(10) => mac_muladd_16s_16s_32s_33_4_1_U57_n_65,
      A(9) => mac_muladd_16s_16s_32s_33_4_1_U57_n_66,
      A(8) => mac_muladd_16s_16s_32s_33_4_1_U57_n_67,
      A(7) => mac_muladd_16s_16s_32s_33_4_1_U57_n_68,
      A(6) => mac_muladd_16s_16s_32s_33_4_1_U57_n_69,
      A(5) => mac_muladd_16s_16s_32s_33_4_1_U57_n_70,
      A(4) => mac_muladd_16s_16s_32s_33_4_1_U57_n_71,
      A(3) => mac_muladd_16s_16s_32s_33_4_1_U57_n_72,
      A(2) => mac_muladd_16s_16s_32s_33_4_1_U57_n_73,
      A(1) => mac_muladd_16s_16s_32s_33_4_1_U57_n_74,
      A(0) => mac_muladd_16s_16s_32s_33_4_1_U57_n_75,
      CEA2 => reg_422,
      DSP_PREADD_INST(15 downto 0) => sl_reg_1395(15 downto 0),
      P(32) => am_addmul_16s_16s_16s_33_4_1_U65_n_12,
      P(31) => am_addmul_16s_16s_16s_33_4_1_U65_n_13,
      P(30) => am_addmul_16s_16s_16s_33_4_1_U65_n_14,
      P(29) => am_addmul_16s_16s_16s_33_4_1_U65_n_15,
      P(28) => am_addmul_16s_16s_16s_33_4_1_U65_n_16,
      P(27) => am_addmul_16s_16s_16s_33_4_1_U65_n_17,
      P(26) => am_addmul_16s_16s_16s_33_4_1_U65_n_18,
      P(25) => am_addmul_16s_16s_16s_33_4_1_U65_n_19,
      P(24) => am_addmul_16s_16s_16s_33_4_1_U65_n_20,
      P(23) => am_addmul_16s_16s_16s_33_4_1_U65_n_21,
      P(22) => am_addmul_16s_16s_16s_33_4_1_U65_n_22,
      P(21) => am_addmul_16s_16s_16s_33_4_1_U65_n_23,
      P(20) => am_addmul_16s_16s_16s_33_4_1_U65_n_24,
      P(19) => am_addmul_16s_16s_16s_33_4_1_U65_n_25,
      P(18) => am_addmul_16s_16s_16s_33_4_1_U65_n_26,
      P(17) => am_addmul_16s_16s_16s_33_4_1_U65_n_27,
      P(16) => am_addmul_16s_16s_16s_33_4_1_U65_n_28,
      P(15) => am_addmul_16s_16s_16s_33_4_1_U65_n_29,
      P(14) => am_addmul_16s_16s_16s_33_4_1_U65_n_30,
      P(13) => am_addmul_16s_16s_16s_33_4_1_U65_n_31,
      P(12) => am_addmul_16s_16s_16s_33_4_1_U65_n_32,
      P(11) => am_addmul_16s_16s_16s_33_4_1_U65_n_33,
      P(10) => am_addmul_16s_16s_16s_33_4_1_U65_n_34,
      P(9) => am_addmul_16s_16s_16s_33_4_1_U65_n_35,
      P(8) => am_addmul_16s_16s_16s_33_4_1_U65_n_36,
      P(7) => am_addmul_16s_16s_16s_33_4_1_U65_n_37,
      P(6) => am_addmul_16s_16s_16s_33_4_1_U65_n_38,
      P(5) => am_addmul_16s_16s_16s_33_4_1_U65_n_39,
      P(4) => am_addmul_16s_16s_16s_33_4_1_U65_n_40,
      P(3) => am_addmul_16s_16s_16s_33_4_1_U65_n_41,
      P(2) => am_addmul_16s_16s_16s_33_4_1_U65_n_42,
      P(1) => am_addmul_16s_16s_16s_33_4_1_U65_n_43,
      P(0) => am_addmul_16s_16s_16s_33_4_1_U65_n_44,
      Q(0) => ap_CS_fsm_state10,
      S(0) => am_addmul_16s_16s_16s_33_4_1_U65_n_45,
      \add_ln116_reg_1714_reg[39]\(2 downto 0) => L_ACF_load_1_reg_1537(34 downto 32),
      \add_ln116_reg_1714_reg[39]_0\(0) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_12,
      ap_clk => ap_clk,
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
ama_addmuladd_16s_16s_16s_32s_33_4_1_U54: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1
     port map (
      A(15) => mac_muladd_16s_16s_32s_33_4_1_U57_n_60,
      A(14) => mac_muladd_16s_16s_32s_33_4_1_U57_n_61,
      A(13) => mac_muladd_16s_16s_32s_33_4_1_U57_n_62,
      A(12) => mac_muladd_16s_16s_32s_33_4_1_U57_n_63,
      A(11) => mac_muladd_16s_16s_32s_33_4_1_U57_n_64,
      A(10) => mac_muladd_16s_16s_32s_33_4_1_U57_n_65,
      A(9) => mac_muladd_16s_16s_32s_33_4_1_U57_n_66,
      A(8) => mac_muladd_16s_16s_32s_33_4_1_U57_n_67,
      A(7) => mac_muladd_16s_16s_32s_33_4_1_U57_n_68,
      A(6) => mac_muladd_16s_16s_32s_33_4_1_U57_n_69,
      A(5) => mac_muladd_16s_16s_32s_33_4_1_U57_n_70,
      A(4) => mac_muladd_16s_16s_32s_33_4_1_U57_n_71,
      A(3) => mac_muladd_16s_16s_32s_33_4_1_U57_n_72,
      A(2) => mac_muladd_16s_16s_32s_33_4_1_U57_n_73,
      A(1) => mac_muladd_16s_16s_32s_33_4_1_U57_n_74,
      A(0) => mac_muladd_16s_16s_32s_33_4_1_U57_n_75,
      CEA2 => reg_422,
      P(32) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_12,
      P(31) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_13,
      P(30) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_14,
      P(29) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_15,
      P(28) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_16,
      P(27) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_17,
      P(26) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_18,
      P(25) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_19,
      P(24) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_20,
      P(23) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_21,
      P(22) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_22,
      P(21) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_23,
      P(20) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_24,
      P(19) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_25,
      P(18) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_26,
      P(17) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_27,
      P(16) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_28,
      P(15) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_29,
      P(14) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_30,
      P(13) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_31,
      P(12) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_32,
      P(11) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_33,
      P(10) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_34,
      P(9) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_35,
      P(8) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_36,
      P(7) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_37,
      P(6) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_38,
      P(5) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_39,
      P(4) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_40,
      P(3) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_41,
      P(2) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_42,
      P(1) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_43,
      P(0) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_44,
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state9,
      ap_clk => ap_clk,
      indata_q0(15 downto 0) => indata_q0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
ama_addmuladd_16s_16s_16s_32s_33_4_1_U55: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_32s_33_4_1_9
     port map (
      A(15) => mac_muladd_16s_16s_32s_33_4_1_U57_n_60,
      A(14) => mac_muladd_16s_16s_32s_33_4_1_U57_n_61,
      A(13) => mac_muladd_16s_16s_32s_33_4_1_U57_n_62,
      A(12) => mac_muladd_16s_16s_32s_33_4_1_U57_n_63,
      A(11) => mac_muladd_16s_16s_32s_33_4_1_U57_n_64,
      A(10) => mac_muladd_16s_16s_32s_33_4_1_U57_n_65,
      A(9) => mac_muladd_16s_16s_32s_33_4_1_U57_n_66,
      A(8) => mac_muladd_16s_16s_32s_33_4_1_U57_n_67,
      A(7) => mac_muladd_16s_16s_32s_33_4_1_U57_n_68,
      A(6) => mac_muladd_16s_16s_32s_33_4_1_U57_n_69,
      A(5) => mac_muladd_16s_16s_32s_33_4_1_U57_n_70,
      A(4) => mac_muladd_16s_16s_32s_33_4_1_U57_n_71,
      A(3) => mac_muladd_16s_16s_32s_33_4_1_U57_n_72,
      A(2) => mac_muladd_16s_16s_32s_33_4_1_U57_n_73,
      A(1) => mac_muladd_16s_16s_32s_33_4_1_U57_n_74,
      A(0) => mac_muladd_16s_16s_32s_33_4_1_U57_n_75,
      CEA2 => reg_422,
      P(32) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_12,
      P(31) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_13,
      P(30) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_14,
      P(29) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_15,
      P(28) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_16,
      P(27) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_17,
      P(26) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_18,
      P(25) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_19,
      P(24) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_20,
      P(23) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_21,
      P(22) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_22,
      P(21) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_23,
      P(20) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_24,
      P(19) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_25,
      P(18) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_26,
      P(17) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_27,
      P(16) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_28,
      P(15) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_29,
      P(14) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_30,
      P(13) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_31,
      P(12) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_32,
      P(11) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_33,
      P(10) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_34,
      P(9) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_35,
      P(8) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_36,
      P(7) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_37,
      P(6) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_38,
      P(5) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_39,
      P(4) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_40,
      P(3) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_41,
      P(2) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_42,
      P(1) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_43,
      P(0) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_44,
      Q(2) => ap_CS_fsm_state11,
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state9,
      ap_clk => ap_clk,
      indata_q0(15 downto 0) => indata_q0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
ama_addmuladd_16s_16s_16s_33s_34_4_1_U64: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1
     port map (
      DSP_ALU_INST(15) => \reg_422_reg_n_12_[15]\,
      DSP_ALU_INST(14) => \reg_422_reg_n_12_[14]\,
      DSP_ALU_INST(13) => \reg_422_reg_n_12_[13]\,
      DSP_ALU_INST(12) => \reg_422_reg_n_12_[12]\,
      DSP_ALU_INST(11) => \reg_422_reg_n_12_[11]\,
      DSP_ALU_INST(10) => \reg_422_reg_n_12_[10]\,
      DSP_ALU_INST(9) => \reg_422_reg_n_12_[9]\,
      DSP_ALU_INST(8) => \reg_422_reg_n_12_[8]\,
      DSP_ALU_INST(7) => \reg_422_reg_n_12_[7]\,
      DSP_ALU_INST(6) => \reg_422_reg_n_12_[6]\,
      DSP_ALU_INST(5) => \reg_422_reg_n_12_[5]\,
      DSP_ALU_INST(4) => \reg_422_reg_n_12_[4]\,
      DSP_ALU_INST(3) => \reg_422_reg_n_12_[3]\,
      DSP_ALU_INST(2) => \reg_422_reg_n_12_[2]\,
      DSP_ALU_INST(1) => \reg_422_reg_n_12_[1]\,
      DSP_ALU_INST(0) => \reg_422_reg_n_12_[0]\,
      DSP_ALU_INST_0(32) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_12,
      DSP_ALU_INST_0(31) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_13,
      DSP_ALU_INST_0(30) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_14,
      DSP_ALU_INST_0(29) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_15,
      DSP_ALU_INST_0(28) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_16,
      DSP_ALU_INST_0(27) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_17,
      DSP_ALU_INST_0(26) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_18,
      DSP_ALU_INST_0(25) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_19,
      DSP_ALU_INST_0(24) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_20,
      DSP_ALU_INST_0(23) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_21,
      DSP_ALU_INST_0(22) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_22,
      DSP_ALU_INST_0(21) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_23,
      DSP_ALU_INST_0(20) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_24,
      DSP_ALU_INST_0(19) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_25,
      DSP_ALU_INST_0(18) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_26,
      DSP_ALU_INST_0(17) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_27,
      DSP_ALU_INST_0(16) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_28,
      DSP_ALU_INST_0(15) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_29,
      DSP_ALU_INST_0(14) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_30,
      DSP_ALU_INST_0(13) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_31,
      DSP_ALU_INST_0(12) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_32,
      DSP_ALU_INST_0(11) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_33,
      DSP_ALU_INST_0(10) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_34,
      DSP_ALU_INST_0(9) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_35,
      DSP_ALU_INST_0(8) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_36,
      DSP_ALU_INST_0(7) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_37,
      DSP_ALU_INST_0(6) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_38,
      DSP_ALU_INST_0(5) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_39,
      DSP_ALU_INST_0(4) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_40,
      DSP_ALU_INST_0(3) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_41,
      DSP_ALU_INST_0(2) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_42,
      DSP_ALU_INST_0(1) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_43,
      DSP_ALU_INST_0(0) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U54_n_44,
      DSP_PREADD_INST(15 downto 0) => reg_417(15 downto 0),
      P(33) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_12,
      P(32) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_13,
      P(31) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_14,
      P(30) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_15,
      P(29) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_16,
      P(28) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_17,
      P(27) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_18,
      P(26) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_19,
      P(25) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_20,
      P(24) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_21,
      P(23) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_22,
      P(22) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_23,
      P(21) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_24,
      P(20) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_25,
      P(19) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_26,
      P(18) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_27,
      P(17) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_28,
      P(16) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_29,
      P(15) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_30,
      P(14) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_31,
      P(13) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_32,
      P(12) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_33,
      P(11) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_34,
      P(10) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_35,
      P(9) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_36,
      P(8) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_37,
      P(7) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_38,
      P(6) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_39,
      P(5) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_40,
      P(4) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_41,
      P(3) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_42,
      P(2) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_43,
      P(1) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_44,
      P(0) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_45,
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state9,
      S(0) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U64_n_46,
      \add_ln116_reg_1714_reg[39]\(1 downto 0) => L_ACF_load_1_reg_1537(33 downto 32),
      \add_ln116_reg_1714_reg[39]_0\(0) => am_addmul_16s_16s_16s_33_4_1_U65_n_12,
      ap_clk => ap_clk,
      indata_q0(15 downto 0) => indata_q0(15 downto 0)
    );
ama_addmuladd_16s_16s_16s_33s_34_4_1_U66: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_10
     port map (
      DI(0) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_48,
      DSP_ALU_INST(15) => \reg_422_reg_n_12_[15]\,
      DSP_ALU_INST(14) => \reg_422_reg_n_12_[14]\,
      DSP_ALU_INST(13) => \reg_422_reg_n_12_[13]\,
      DSP_ALU_INST(12) => \reg_422_reg_n_12_[12]\,
      DSP_ALU_INST(11) => \reg_422_reg_n_12_[11]\,
      DSP_ALU_INST(10) => \reg_422_reg_n_12_[10]\,
      DSP_ALU_INST(9) => \reg_422_reg_n_12_[9]\,
      DSP_ALU_INST(8) => \reg_422_reg_n_12_[8]\,
      DSP_ALU_INST(7) => \reg_422_reg_n_12_[7]\,
      DSP_ALU_INST(6) => \reg_422_reg_n_12_[6]\,
      DSP_ALU_INST(5) => \reg_422_reg_n_12_[5]\,
      DSP_ALU_INST(4) => \reg_422_reg_n_12_[4]\,
      DSP_ALU_INST(3) => \reg_422_reg_n_12_[3]\,
      DSP_ALU_INST(2) => \reg_422_reg_n_12_[2]\,
      DSP_ALU_INST(1) => \reg_422_reg_n_12_[1]\,
      DSP_ALU_INST(0) => \reg_422_reg_n_12_[0]\,
      DSP_ALU_INST_0(32) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_12,
      DSP_ALU_INST_0(31) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_13,
      DSP_ALU_INST_0(30) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_14,
      DSP_ALU_INST_0(29) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_15,
      DSP_ALU_INST_0(28) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_16,
      DSP_ALU_INST_0(27) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_17,
      DSP_ALU_INST_0(26) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_18,
      DSP_ALU_INST_0(25) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_19,
      DSP_ALU_INST_0(24) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_20,
      DSP_ALU_INST_0(23) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_21,
      DSP_ALU_INST_0(22) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_22,
      DSP_ALU_INST_0(21) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_23,
      DSP_ALU_INST_0(20) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_24,
      DSP_ALU_INST_0(19) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_25,
      DSP_ALU_INST_0(18) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_26,
      DSP_ALU_INST_0(17) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_27,
      DSP_ALU_INST_0(16) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_28,
      DSP_ALU_INST_0(15) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_29,
      DSP_ALU_INST_0(14) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_30,
      DSP_ALU_INST_0(13) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_31,
      DSP_ALU_INST_0(12) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_32,
      DSP_ALU_INST_0(11) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_33,
      DSP_ALU_INST_0(10) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_34,
      DSP_ALU_INST_0(9) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_35,
      DSP_ALU_INST_0(8) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_36,
      DSP_ALU_INST_0(7) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_37,
      DSP_ALU_INST_0(6) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_38,
      DSP_ALU_INST_0(5) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_39,
      DSP_ALU_INST_0(4) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_40,
      DSP_ALU_INST_0(3) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_41,
      DSP_ALU_INST_0(2) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_42,
      DSP_ALU_INST_0(1) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_43,
      DSP_ALU_INST_0(0) => ama_addmuladd_16s_16s_16s_32s_33_4_1_U55_n_44,
      P(33) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_12,
      P(32) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_13,
      P(31) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_14,
      P(30) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_15,
      P(29) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_16,
      P(28) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_17,
      P(27) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_18,
      P(26) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_19,
      P(25) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_20,
      P(24) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_21,
      P(23) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_22,
      P(22) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_23,
      P(21) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_24,
      P(20) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_25,
      P(19) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_26,
      P(18) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_27,
      P(17) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_28,
      P(16) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_29,
      P(15) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_30,
      P(14) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_31,
      P(13) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_32,
      P(12) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_33,
      P(11) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_34,
      P(10) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_35,
      P(9) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_36,
      P(8) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_37,
      P(7) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_38,
      P(6) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_39,
      P(5) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_40,
      P(4) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_41,
      P(3) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_42,
      P(2) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_43,
      P(1) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_44,
      P(0) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_45,
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state9,
      S(1) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_46,
      S(0) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U66_n_47,
      \add_ln117_reg_1719_reg[39]\(3 downto 0) => L_ACF_load_2_reg_1542(34 downto 31),
      \add_ln117_reg_1719_reg[39]_0\(0) => mul_ln87_reg_1633_reg_n_86,
      ap_clk => ap_clk,
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
ama_addmuladd_16s_16s_16s_33s_34_4_1_U67: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_ama_addmuladd_16s_16s_16s_33s_34_4_1_11
     port map (
      A(15) => mac_muladd_16s_16s_32s_33_4_1_U61_n_45,
      A(14) => mac_muladd_16s_16s_32s_33_4_1_U61_n_46,
      A(13) => mac_muladd_16s_16s_32s_33_4_1_U61_n_47,
      A(12) => mac_muladd_16s_16s_32s_33_4_1_U61_n_48,
      A(11) => mac_muladd_16s_16s_32s_33_4_1_U61_n_49,
      A(10) => mac_muladd_16s_16s_32s_33_4_1_U61_n_50,
      A(9) => mac_muladd_16s_16s_32s_33_4_1_U61_n_51,
      A(8) => mac_muladd_16s_16s_32s_33_4_1_U61_n_52,
      A(7) => mac_muladd_16s_16s_32s_33_4_1_U61_n_53,
      A(6) => mac_muladd_16s_16s_32s_33_4_1_U61_n_54,
      A(5) => mac_muladd_16s_16s_32s_33_4_1_U61_n_55,
      A(4) => mac_muladd_16s_16s_32s_33_4_1_U61_n_56,
      A(3) => mac_muladd_16s_16s_32s_33_4_1_U61_n_57,
      A(2) => mac_muladd_16s_16s_32s_33_4_1_U61_n_58,
      A(1) => mac_muladd_16s_16s_32s_33_4_1_U61_n_59,
      A(0) => mac_muladd_16s_16s_32s_33_4_1_U61_n_60,
      CEA2 => reg_422,
      DI(0) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_48,
      DSP_ALU_INST(15 downto 0) => sl_4_reg_1421(15 downto 0),
      DSP_ALU_INST_0(32) => am_addmul_16s_16s_16s_33_4_1_U56_n_12,
      DSP_ALU_INST_0(31) => am_addmul_16s_16s_16s_33_4_1_U56_n_13,
      DSP_ALU_INST_0(30) => am_addmul_16s_16s_16s_33_4_1_U56_n_14,
      DSP_ALU_INST_0(29) => am_addmul_16s_16s_16s_33_4_1_U56_n_15,
      DSP_ALU_INST_0(28) => am_addmul_16s_16s_16s_33_4_1_U56_n_16,
      DSP_ALU_INST_0(27) => am_addmul_16s_16s_16s_33_4_1_U56_n_17,
      DSP_ALU_INST_0(26) => am_addmul_16s_16s_16s_33_4_1_U56_n_18,
      DSP_ALU_INST_0(25) => am_addmul_16s_16s_16s_33_4_1_U56_n_19,
      DSP_ALU_INST_0(24) => am_addmul_16s_16s_16s_33_4_1_U56_n_20,
      DSP_ALU_INST_0(23) => am_addmul_16s_16s_16s_33_4_1_U56_n_21,
      DSP_ALU_INST_0(22) => am_addmul_16s_16s_16s_33_4_1_U56_n_22,
      DSP_ALU_INST_0(21) => am_addmul_16s_16s_16s_33_4_1_U56_n_23,
      DSP_ALU_INST_0(20) => am_addmul_16s_16s_16s_33_4_1_U56_n_24,
      DSP_ALU_INST_0(19) => am_addmul_16s_16s_16s_33_4_1_U56_n_25,
      DSP_ALU_INST_0(18) => am_addmul_16s_16s_16s_33_4_1_U56_n_26,
      DSP_ALU_INST_0(17) => am_addmul_16s_16s_16s_33_4_1_U56_n_27,
      DSP_ALU_INST_0(16) => am_addmul_16s_16s_16s_33_4_1_U56_n_28,
      DSP_ALU_INST_0(15) => am_addmul_16s_16s_16s_33_4_1_U56_n_29,
      DSP_ALU_INST_0(14) => am_addmul_16s_16s_16s_33_4_1_U56_n_30,
      DSP_ALU_INST_0(13) => am_addmul_16s_16s_16s_33_4_1_U56_n_31,
      DSP_ALU_INST_0(12) => am_addmul_16s_16s_16s_33_4_1_U56_n_32,
      DSP_ALU_INST_0(11) => am_addmul_16s_16s_16s_33_4_1_U56_n_33,
      DSP_ALU_INST_0(10) => am_addmul_16s_16s_16s_33_4_1_U56_n_34,
      DSP_ALU_INST_0(9) => am_addmul_16s_16s_16s_33_4_1_U56_n_35,
      DSP_ALU_INST_0(8) => am_addmul_16s_16s_16s_33_4_1_U56_n_36,
      DSP_ALU_INST_0(7) => am_addmul_16s_16s_16s_33_4_1_U56_n_37,
      DSP_ALU_INST_0(6) => am_addmul_16s_16s_16s_33_4_1_U56_n_38,
      DSP_ALU_INST_0(5) => am_addmul_16s_16s_16s_33_4_1_U56_n_39,
      DSP_ALU_INST_0(4) => am_addmul_16s_16s_16s_33_4_1_U56_n_40,
      DSP_ALU_INST_0(3) => am_addmul_16s_16s_16s_33_4_1_U56_n_41,
      DSP_ALU_INST_0(2) => am_addmul_16s_16s_16s_33_4_1_U56_n_42,
      DSP_ALU_INST_0(1) => am_addmul_16s_16s_16s_33_4_1_U56_n_43,
      DSP_ALU_INST_0(0) => am_addmul_16s_16s_16s_33_4_1_U56_n_44,
      P(33) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_12,
      P(32) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_13,
      P(31) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_14,
      P(30) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_15,
      P(29) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_16,
      P(28) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_17,
      P(27) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_18,
      P(26) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_19,
      P(25) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_20,
      P(24) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_21,
      P(23) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_22,
      P(22) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_23,
      P(21) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_24,
      P(20) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_25,
      P(19) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_26,
      P(18) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_27,
      P(17) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_28,
      P(16) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_29,
      P(15) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_30,
      P(14) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_31,
      P(13) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_32,
      P(12) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_33,
      P(11) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_34,
      P(10) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_35,
      P(9) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_36,
      P(8) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_37,
      P(7) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_38,
      P(6) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_39,
      P(5) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_40,
      P(4) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_41,
      P(3) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_42,
      P(2) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_43,
      P(1) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_44,
      P(0) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_45,
      Q(0) => ap_CS_fsm_state10,
      S(1) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_46,
      S(0) => ama_addmuladd_16s_16s_16s_33s_34_4_1_U67_n_47,
      \add_ln118_reg_1724_reg[39]\(3 downto 0) => L_ACF_load_3_reg_1576(34 downto 31),
      \add_ln118_reg_1724_reg[39]_0\(0) => mul_ln103_reg_1648_reg_n_86,
      ap_clk => ap_clk,
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
\and_ln107_8_reg_1356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => and_ln107_8_fu_617_p2,
      Q => \^and_ln107_8_reg_1356\,
      R => '0'
    );
\and_ln107_reg_1350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => and_ln107_fu_587_p2,
      Q => \^and_ln107_reg_1350\,
      R => '0'
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => ap_CS_fsm_state21,
      I2 => \^q\(0),
      I3 => ap_CS_fsm_state15,
      I4 => \ap_CS_fsm[1]_i_5_n_12\,
      O => \ap_CS_fsm[1]_i_3_n_12\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state20,
      I1 => ap_CS_fsm_state19,
      O => \ap_CS_fsm[1]_i_4_n_12\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_6_n_12\,
      I1 => \ap_CS_fsm[1]_i_7_n_12\,
      I2 => \ap_CS_fsm_reg_n_12_[0]\,
      I3 => ap_CS_fsm_state6,
      I4 => ap_CS_fsm_state5,
      I5 => ap_CS_fsm_state4,
      O => \ap_CS_fsm[1]_i_5_n_12\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \ap_CS_fsm[1]_i_6_n_12\
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => ap_CS_fsm_state12,
      O => \ap_CS_fsm[1]_i_7_n_12\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Autocorrelation_fu_103_ap_done,
      Q => \ap_CS_fsm_reg_n_12_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state10,
      Q => ap_CS_fsm_state11,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state11,
      Q => ap_CS_fsm_state12,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state12,
      Q => \^q\(1),
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(1),
      Q => \^q\(2),
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state16,
      Q => ap_CS_fsm_state17,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state17,
      Q => ap_CS_fsm_state18,
      R => ap_rst
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state18,
      Q => ap_CS_fsm_state19,
      R => ap_rst
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state19,
      Q => ap_CS_fsm_state20,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state20,
      Q => ap_CS_fsm_state21,
      R => ap_rst
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(21),
      Q => ap_CS_fsm_state22,
      R => ap_rst
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(22),
      Q => ap_CS_fsm_state23,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^q\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(0),
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => ap_rst
    );
\b_assign_reg_1385[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \b_assign_reg_1385_reg[13]_0\,
      I1 => \^or_ln107_reg_1361_reg[0]_0\,
      I2 => \^icmp_ln57_reg_1325_reg[0]_0\,
      O => \b_assign_reg_1385[11]_i_1_n_12\
    );
\b_assign_reg_1385[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^or_ln107_reg_1361_reg[0]_0\,
      I1 => \^icmp_ln57_reg_1325_reg[0]_0\,
      I2 => \b_assign_reg_1385_reg[13]_0\,
      O => b_assign_fu_756_p2(12)
    );
\b_assign_reg_1385[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \b_assign_reg_1385_reg[13]_0\,
      I1 => \^icmp_ln57_reg_1325_reg[0]_0\,
      I2 => \^or_ln107_reg_1361_reg[0]_0\,
      O => b_assign_fu_756_p2(13)
    );
\b_assign_reg_1385[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^or_ln107_reg_1361_reg[0]_0\,
      I1 => \^icmp_ln57_reg_1325_reg[0]_0\,
      I2 => \b_assign_reg_1385_reg[13]_0\,
      O => b_assign_fu_756_p2(14)
    );
\b_assign_reg_1385_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \b_assign_reg_1385[11]_i_1_n_12\,
      Q => b_assign_reg_1385(11),
      R => '0'
    );
\b_assign_reg_1385_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => b_assign_fu_756_p2(12),
      Q => b_assign_reg_1385(12),
      R => '0'
    );
\b_assign_reg_1385_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => b_assign_fu_756_p2(13),
      Q => b_assign_reg_1385(13),
      R => '0'
    );
\b_assign_reg_1385_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => b_assign_fu_756_p2(14),
      Q => b_assign_reg_1385(14),
      R => '0'
    );
\empty_89_reg_1744_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => scalauto_2_reg_1372(0),
      Q => empty_89_reg_1744(0),
      R => '0'
    );
\empty_89_reg_1744_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => scalauto_2_reg_1372(1),
      Q => empty_89_reg_1744(1),
      R => '0'
    );
\empty_89_reg_1744_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state22,
      D => scalauto_2_reg_1372(2),
      Q => empty_89_reg_1744(2),
      R => '0'
    );
grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_Autocorrelation_label0
     port map (
      CO(0) => icmp_ln107_fu_450_p2,
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      Q(8) => ap_CS_fsm_state22,
      Q(7) => ap_CS_fsm_state18,
      Q(6) => ap_CS_fsm_state17,
      Q(5) => ap_CS_fsm_state16,
      Q(4) => ap_CS_fsm_state15,
      Q(3) => ap_CS_fsm_state5,
      Q(2) => \^q\(0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_12_[0]\,
      and_ln107_8_fu_617_p2 => and_ln107_8_fu_617_p2,
      and_ln107_fu_587_p2 => and_ln107_fu_587_p2,
      \ap_CS_fsm_reg[14]\ => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_15,
      \ap_CS_fsm_reg[1]\ => \indata_address1[7]_INST_0_i_2_n_12\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm[1]_i_3_n_12\,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm[1]_i_4_n_12\,
      ap_clk => ap_clk,
      ap_loop_init_int_reg => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_39,
      ap_rst => ap_rst,
      grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
      grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_reg(0) => add_ln49_fu_93_p2(0),
      grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0(4 downto 0) => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0(7 downto 3),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(1 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(2 downto 1),
      grp_Autocorrelation_fu_103_ap_start_reg => grp_Autocorrelation_fu_103_ap_start_reg,
      grp_Autocorrelation_fu_103_bitoff_address0(1 downto 0) => grp_Autocorrelation_fu_103_bitoff_address0(1 downto 0),
      \icmp_ln57_reg_1325_reg[0]\ => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_16,
      \icmp_ln57_reg_1325_reg[0]_0\ => \^icmp_ln57_reg_1325_reg[0]_0\,
      icmp_ln62_1_reg_1381 => icmp_ln62_1_reg_1381,
      \indata_addr_reg_143_pp0_iter3_reg_reg[1]__0\ => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_14,
      indata_q0(15 downto 0) => indata_q0(15 downto 0),
      or_ln107_fu_623_p2 => or_ln107_fu_623_p2,
      \smax_fu_46_reg[15]_0\(15 downto 0) => smax_out(15 downto 0)
    );
grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_39,
      Q => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
      R => ap_rst
    );
grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_124_3
     port map (
      D(1 downto 0) => ap_NS_fsm(15 downto 14),
      Q(8) => ap_CS_fsm_state23,
      Q(7) => ap_CS_fsm_state22,
      Q(6) => ap_CS_fsm_state20,
      Q(5) => ap_CS_fsm_state19,
      Q(4) => ap_CS_fsm_state18,
      Q(3) => ap_CS_fsm_state17,
      Q(2) => ap_CS_fsm_state16,
      Q(1) => ap_CS_fsm_state15,
      Q(0) => \^q\(2),
      add_ln64_fu_89_p2(0) => add_ln64_fu_89_p2(0),
      \ap_CS_fsm_reg[14]\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_19,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg_reg_0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_21,
      ap_rst => ap_rst,
      d1(63 downto 0) => d1(63 downto 0),
      \empty_81_fu_98_reg[63]_0\(63 downto 0) => add_ln116_reg_1714(63 downto 0),
      \empty_82_fu_102_reg[63]_0\(63 downto 0) => add_ln117_reg_1719(63 downto 0),
      \empty_83_fu_106_reg[63]_0\(63 downto 0) => add_ln118_reg_1724(63 downto 0),
      \empty_84_fu_110_reg[63]_0\(63 downto 0) => add_ln119_reg_1729(63 downto 0),
      \empty_85_fu_114_reg[63]_0\(63 downto 0) => add_ln120_reg_1688(63 downto 0),
      \empty_86_fu_118_reg[63]_0\(63 downto 0) => add_ln121_reg_1734(63 downto 0),
      \empty_87_fu_122_reg[63]_0\(63 downto 0) => add_ln122_reg_1739(63 downto 0),
      \empty_88_fu_126_reg[63]_0\(63 downto 0) => reg_427(63 downto 0),
      \empty_fu_94_reg[63]_0\(63 downto 0) => \empty_fu_94_reg[63]\(63 downto 0),
      \empty_fu_94_reg[63]_1\(63 downto 0) => add_ln115_reg_1709(63 downto 0),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(5 downto 1) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(7 downto 3),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(1),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(3) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(6),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(2 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(3 downto 1),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0(0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0(2),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1(0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1(4),
      \icmp_ln124_reg_875_reg[0]_0\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_150,
      icmp_ln62_reg_1377 => icmp_ln62_reg_1377,
      \idx_load_reg_864_reg[0]_0\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_13,
      \idx_load_reg_864_reg[4]_0\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_14,
      \idx_load_reg_864_reg[5]_0\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_15,
      \idx_load_reg_864_reg[7]_0\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_16,
      indata_address0(0) => indata_address0(2),
      \indata_address0[2]\ => \indata_address0[2]_INST_0_i_1_n_12\,
      \indata_address0[2]_0\ => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_15,
      \indata_address0[2]_1\ => \indata_address0[2]_INST_0_i_4_n_12\,
      \indata_address0[2]_2\ => \indata_address0[7]_INST_0_i_2_n_12\,
      \indata_address1[5]\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_48,
      \indata_address1[7]\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_49,
      \indata_address1[7]_0\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_46,
      indata_ce0_INST_0_i_2 => \indata_address0[0]_INST_0_i_2_n_12\,
      indata_ce1 => indata_ce1,
      indata_ce1_0 => \indata_address1[7]_INST_0_i_2_n_12\,
      indata_ce1_1 => \indata_address0[7]_INST_0_i_3_n_12\,
      indata_q0(15 downto 0) => indata_q0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0),
      ram_reg_bram_0 => ram_reg_bram_0_i_94_n_12,
      ram_reg_bram_1(62 downto 0) => D(62 downto 0)
    );
grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_150,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg,
      R => ap_rst
    );
grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_137_4
     port map (
      D(0) => ap_NS_fsm(21),
      Q(11) => ap_CS_fsm_state22,
      Q(10) => ap_CS_fsm_state21,
      Q(9) => ap_CS_fsm_state20,
      Q(8) => ap_CS_fsm_state19,
      Q(7) => ap_CS_fsm_state18,
      Q(6) => ap_CS_fsm_state16,
      Q(5) => \^q\(1),
      Q(4) => ap_CS_fsm_state12,
      Q(3) => ap_CS_fsm_state11,
      Q(2) => ap_CS_fsm_state10,
      Q(1) => ap_CS_fsm_state9,
      Q(0) => ap_CS_fsm_state6,
      address1(3 downto 0) => address1(3 downto 0),
      \ap_CS_fsm_reg[21]\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_n_13,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]_0\,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0(3 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0(3 downto 0),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_reg => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_n_21,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
      icmp_ln62_reg_1377 => icmp_ln62_reg_1377,
      ram_reg_bram_0 => ram_reg_bram_0_i_89_n_12,
      ram_reg_bram_0_0 => ram_reg_bram_0_i_91_n_12,
      ram_reg_bram_0_1 => ram_reg_bram_0_i_92_n_12,
      ram_reg_bram_0_2 => ram_reg_bram_0_i_93_n_12,
      ram_reg_bram_0_3 => ram_reg_bram_0_i_94_n_12,
      ram_reg_bram_1 => ram_reg_bram_0_i_88_n_12,
      ram_reg_bram_1_0 => ram_reg_bram_0_i_85_n_12
    );
grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_n_21,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
      R => ap_rst
    );
grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_143_5
     port map (
      D(1) => ap_NS_fsm(22),
      D(0) => grp_Autocorrelation_fu_103_ap_done,
      Q(8) => ap_CS_fsm_state23,
      Q(7) => ap_CS_fsm_state15,
      Q(6) => ap_CS_fsm_state10,
      Q(5) => ap_CS_fsm_state9,
      Q(4) => ap_CS_fsm_state8,
      Q(3) => ap_CS_fsm_state7,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => \ap_CS_fsm_reg_n_12_[0]\,
      \ap_CS_fsm_reg[0]\ => \ap_CS_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[1]\(1 downto 0) => ram_reg_bram_1_1(1 downto 0),
      \ap_CS_fsm_reg[22]\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_n_13,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      ap_start => ap_start,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(1),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg0,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg(1) => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1(6),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg(0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1(3),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg_0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_n_48,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0,
      grp_Autocorrelation_fu_103_ap_start_reg => grp_Autocorrelation_fu_103_ap_start_reg,
      grp_Autocorrelation_fu_103_ap_start_reg_reg(1 downto 0) => grp_Autocorrelation_fu_103_ap_start_reg_reg(1 downto 0),
      icmp_ln62_1_reg_1381 => icmp_ln62_1_reg_1381,
      icmp_ln62_reg_1377 => icmp_ln62_reg_1377,
      \indata_addr_reg_118_reg[7]_0\(6 downto 1) => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0(7 downto 2),
      \indata_addr_reg_118_reg[7]_0\(0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0(0),
      indata_address0(0) => indata_address0(1),
      \indata_address0[1]\ => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_14,
      \indata_address0[1]_0\ => \indata_address0[2]_INST_0_i_1_n_12\,
      indata_address1(5) => indata_address1(7),
      indata_address1(4 downto 3) => indata_address1(5 downto 4),
      indata_address1(2 downto 0) => indata_address1(2 downto 0),
      \indata_address1[2]_0\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_22,
      \indata_address1[7]\ => \indata_address0[0]_INST_0_i_2_n_12\,
      \indata_address1[7]_0\ => \indata_address1[7]_INST_0_i_2_n_12\,
      \indata_address1[7]_1\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_16,
      indata_address1_0_sp_1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_13,
      indata_address1_1_sp_1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_21,
      indata_address1_2_sp_1 => \indata_address0[2]_INST_0_i_4_n_12\,
      indata_address1_4_sp_1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_14,
      indata_address1_5_sp_1 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_15,
      indata_ce0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_ce0,
      indata_d0(15 downto 0) => indata_d0(15 downto 0),
      \indata_d0[15]\(15 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_d0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0),
      indata_we0 => indata_we0,
      \zext_ln143_cast_reg_110_reg[2]_0\(2 downto 0) => empty_89_reg_1744(2 downto 0)
    );
grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_n_48,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg,
      R => ap_rst
    );
grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_64_1
     port map (
      D(0) => ap_NS_fsm(4),
      DSP_ALU_INST(3 downto 0) => b_assign_reg_1385(14 downto 11),
      Q(7) => ap_CS_fsm_state15,
      Q(6) => ap_CS_fsm_state9,
      Q(5) => ap_CS_fsm_state8,
      Q(4) => ap_CS_fsm_state7,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_state5,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[14]\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_22,
      \ap_CS_fsm_reg[3]\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_29,
      ap_NS_fsm14_out => ap_NS_fsm14_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4_reg_0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_27,
      ap_loop_init_int_reg => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_49,
      ap_rst => ap_rst,
      grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg,
      grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0(4 downto 0) => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_indata_address0(7 downto 3),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(4 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address0(7 downto 3),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(3) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(6),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(2 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_indata_address1(3 downto 1),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg(0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address1(4),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg_0(0) => add_ln64_fu_89_p2(0),
      icmp_ln62_1_fu_742_p2 => icmp_ln62_1_fu_742_p2,
      icmp_ln62_1_reg_1381 => icmp_ln62_1_reg_1381,
      \indata_addr_reg_143_pp0_iter3_reg_reg[2]__0_0\(1 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_address0(2 downto 1),
      indata_address0(5 downto 1) => indata_address0(7 downto 3),
      indata_address0(0) => indata_address0(0),
      \indata_address0[0]_0\ => \indata_address0[7]_INST_0_i_3_n_12\,
      \indata_address0[0]_1\(0) => add_ln49_fu_93_p2(0),
      \indata_address0[0]_2\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_19,
      \indata_address0[0]_3\ => \indata_address0[2]_INST_0_i_1_n_12\,
      \indata_address0[7]\(5 downto 1) => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0(7 downto 3),
      \indata_address0[7]\(0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address0(0),
      indata_address0_0_sp_1 => \indata_address0[2]_INST_0_i_4_n_12\,
      indata_address0_3_sp_1 => \indata_address0[7]_INST_0_i_2_n_12\,
      indata_address1(1) => indata_address1(6),
      indata_address1(0) => indata_address1(3),
      \indata_address1[6]\ => \indata_address0[0]_INST_0_i_2_n_12\,
      \indata_address1[6]_0\(1) => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1(6),
      \indata_address1[6]_0\(0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_address1(3),
      \indata_address1[6]_1\ => \indata_address1[7]_INST_0_i_2_n_12\,
      indata_ce0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_ce0,
      indata_ce0_0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_n_21,
      indata_d0(15 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_indata_d0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0),
      \k_2_fu_44_reg[1]_0\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_21,
      \k_2_fu_44_reg[5]_0\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_48,
      \k_2_fu_44_reg[7]_0\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_46
    );
grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_29,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg,
      R => ap_rst
    );
grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation_Pipeline_VITIS_LOOP_76_2
     port map (
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      Q(11) => ap_CS_fsm_state22,
      Q(10) => ap_CS_fsm_state19,
      Q(9) => ap_CS_fsm_state18,
      Q(8) => ap_CS_fsm_state17,
      Q(7) => ap_CS_fsm_state16,
      Q(6) => \^q\(1),
      Q(5) => ap_CS_fsm_state12,
      Q(4) => ap_CS_fsm_state10,
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      WEBWE(0) => WEBWE(0),
      address0(2 downto 0) => address0(2 downto 0),
      ap_NS_fsm14_out => ap_NS_fsm14_out,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0(3 downto 0) => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_address0(3 downto 0),
      grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_L_ACF_ce0,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0 => grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_indata_ce0,
      grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
      grp_Autocorrelation_fu_103_L_ACF_address0(0) => grp_Autocorrelation_fu_103_L_ACF_address0(0),
      indata_ce0 => indata_ce0,
      indata_ce0_0 => \indata_address0[2]_INST_0_i_4_n_12\,
      indata_ce0_1 => \indata_address0[0]_INST_0_i_2_n_12\,
      indata_ce0_2 => grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_n_27,
      \k_3_fu_30_reg[4]_0\ => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_n_16,
      ram_reg_bram_1 => ram_reg_bram_0_i_88_n_12,
      ram_reg_bram_1_0 => ram_reg_bram_0_i_95_n_12,
      ram_reg_bram_1_1(2 downto 0) => ram_reg_bram_1(2 downto 0),
      ram_reg_bram_1_2(0) => ram_reg_bram_1_0(0),
      ram_reg_bram_1_3(1 downto 0) => ram_reg_bram_1_1(2 downto 1),
      ram_reg_bram_1_4 => ram_reg_bram_0_i_94_n_12,
      ram_reg_bram_1_5 => ram_reg_bram_0_i_93_n_12
    );
grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_n_16,
      Q => grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg,
      R => ap_rst
    );
\icmp_ln107_reg_1330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => icmp_ln107_fu_450_p2,
      Q => \^icmp_ln107_reg_1330\,
      R => '0'
    );
\icmp_ln57_reg_1325_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_n_16,
      Q => \^icmp_ln57_reg_1325_reg[0]_0\,
      R => '0'
    );
\icmp_ln62_1_reg_1381[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \icmp_ln62_1_reg_1381[0]_i_2_n_12\,
      I1 => \icmp_ln62_1_reg_1381[0]_i_3_n_12\,
      I2 => \^icmp_ln57_reg_1325_reg[0]_0\,
      I3 => \icmp_ln62_reg_1377_reg[0]_0\,
      I4 => \icmp_ln62_1_reg_1381[0]_i_5_n_12\,
      O => icmp_ln62_1_fu_742_p2
    );
\icmp_ln62_1_reg_1381[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A0A303A"
    )
        port map (
      I0 => \^and_ln107_reg_1350\,
      I1 => \^and_ln107_8_reg_1356\,
      I2 => \^or_ln107_reg_1361\,
      I3 => \icmp_ln62_1_reg_1381_reg[0]_1\(1),
      I4 => \icmp_ln62_1_reg_1381_reg[0]_0\,
      O => \icmp_ln62_1_reg_1381[0]_i_2_n_12\
    );
\icmp_ln62_1_reg_1381[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000001"
    )
        port map (
      I0 => \^and_ln107_reg_1350\,
      I1 => \^icmp_ln107_reg_1330\,
      I2 => \^or_ln107_reg_1361\,
      I3 => \icmp_ln62_1_reg_1381_reg[0]_3\(1),
      I4 => \icmp_ln62_1_reg_1381_reg[0]_4\,
      I5 => \icmp_ln62_1_reg_1381_reg[0]_3\(2),
      O => \icmp_ln62_1_reg_1381[0]_i_3_n_12\
    );
\icmp_ln62_1_reg_1381[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF82FFFFFF82"
    )
        port map (
      I0 => \^and_ln107_reg_1350\,
      I1 => \icmp_ln62_1_reg_1381_reg[0]_0\,
      I2 => \icmp_ln62_1_reg_1381_reg[0]_1\(1),
      I3 => \icmp_ln62_1_reg_1381[0]_i_3_n_12\,
      I4 => \^or_ln107_reg_1361\,
      I5 => \icmp_ln62_1_reg_1381_reg[0]_2\,
      O => \icmp_ln62_1_reg_1381[0]_i_5_n_12\
    );
\icmp_ln62_1_reg_1381_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => icmp_ln62_1_fu_742_p2,
      Q => icmp_ln62_1_reg_1381,
      R => '0'
    );
\icmp_ln62_reg_1377[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550001"
    )
        port map (
      I0 => \^icmp_ln57_reg_1325_reg[0]_0\,
      I1 => \icmp_ln62_1_reg_1381[0]_i_2_n_12\,
      I2 => \icmp_ln62_1_reg_1381[0]_i_5_n_12\,
      I3 => \icmp_ln62_reg_1377_reg[0]_0\,
      I4 => \icmp_ln62_1_reg_1381[0]_i_3_n_12\,
      O => icmp_ln62_fu_720_p2
    );
\icmp_ln62_reg_1377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => icmp_ln62_fu_720_p2,
      Q => icmp_ln62_reg_1377,
      R => '0'
    );
\indata_address0[0]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln62_reg_1377,
      I1 => ap_CS_fsm_state23,
      O => \indata_address0[0]_INST_0_i_2_n_12\
    );
\indata_address0[2]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => icmp_ln62_reg_1377,
      I2 => ap_CS_fsm_state7,
      I3 => ap_CS_fsm_state6,
      O => \indata_address0[2]_INST_0_i_1_n_12\
    );
\indata_address0[2]_INST_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      O => \indata_address0[2]_INST_0_i_4_n_12\
    );
\indata_address0[7]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state6,
      I2 => ap_CS_fsm_state23,
      I3 => icmp_ln62_reg_1377,
      O => \indata_address0[7]_INST_0_i_2_n_12\
    );
\indata_address0[7]_INST_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln62_1_reg_1381,
      I1 => ap_CS_fsm_state5,
      O => \indata_address0[7]_INST_0_i_3_n_12\
    );
\indata_address1[7]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => ap_CS_fsm_state10,
      O => \indata_address1[7]_INST_0_i_2_n_12\
    );
mac_muladd_16s_16s_32s_33_4_1_U57: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1
     port map (
      A(15) => mac_muladd_16s_16s_32s_33_4_1_U57_n_60,
      A(14) => mac_muladd_16s_16s_32s_33_4_1_U57_n_61,
      A(13) => mac_muladd_16s_16s_32s_33_4_1_U57_n_62,
      A(12) => mac_muladd_16s_16s_32s_33_4_1_U57_n_63,
      A(11) => mac_muladd_16s_16s_32s_33_4_1_U57_n_64,
      A(10) => mac_muladd_16s_16s_32s_33_4_1_U57_n_65,
      A(9) => mac_muladd_16s_16s_32s_33_4_1_U57_n_66,
      A(8) => mac_muladd_16s_16s_32s_33_4_1_U57_n_67,
      A(7) => mac_muladd_16s_16s_32s_33_4_1_U57_n_68,
      A(6) => mac_muladd_16s_16s_32s_33_4_1_U57_n_69,
      A(5) => mac_muladd_16s_16s_32s_33_4_1_U57_n_70,
      A(4) => mac_muladd_16s_16s_32s_33_4_1_U57_n_71,
      A(3) => mac_muladd_16s_16s_32s_33_4_1_U57_n_72,
      A(2) => mac_muladd_16s_16s_32s_33_4_1_U57_n_73,
      A(1) => mac_muladd_16s_16s_32s_33_4_1_U57_n_74,
      A(0) => mac_muladd_16s_16s_32s_33_4_1_U57_n_75,
      CEA2 => reg_422,
      PCOUT(47) => mac_muladd_16s_16s_32s_33_4_1_U57_n_12,
      PCOUT(46) => mac_muladd_16s_16s_32s_33_4_1_U57_n_13,
      PCOUT(45) => mac_muladd_16s_16s_32s_33_4_1_U57_n_14,
      PCOUT(44) => mac_muladd_16s_16s_32s_33_4_1_U57_n_15,
      PCOUT(43) => mac_muladd_16s_16s_32s_33_4_1_U57_n_16,
      PCOUT(42) => mac_muladd_16s_16s_32s_33_4_1_U57_n_17,
      PCOUT(41) => mac_muladd_16s_16s_32s_33_4_1_U57_n_18,
      PCOUT(40) => mac_muladd_16s_16s_32s_33_4_1_U57_n_19,
      PCOUT(39) => mac_muladd_16s_16s_32s_33_4_1_U57_n_20,
      PCOUT(38) => mac_muladd_16s_16s_32s_33_4_1_U57_n_21,
      PCOUT(37) => mac_muladd_16s_16s_32s_33_4_1_U57_n_22,
      PCOUT(36) => mac_muladd_16s_16s_32s_33_4_1_U57_n_23,
      PCOUT(35) => mac_muladd_16s_16s_32s_33_4_1_U57_n_24,
      PCOUT(34) => mac_muladd_16s_16s_32s_33_4_1_U57_n_25,
      PCOUT(33) => mac_muladd_16s_16s_32s_33_4_1_U57_n_26,
      PCOUT(32) => mac_muladd_16s_16s_32s_33_4_1_U57_n_27,
      PCOUT(31) => mac_muladd_16s_16s_32s_33_4_1_U57_n_28,
      PCOUT(30) => mac_muladd_16s_16s_32s_33_4_1_U57_n_29,
      PCOUT(29) => mac_muladd_16s_16s_32s_33_4_1_U57_n_30,
      PCOUT(28) => mac_muladd_16s_16s_32s_33_4_1_U57_n_31,
      PCOUT(27) => mac_muladd_16s_16s_32s_33_4_1_U57_n_32,
      PCOUT(26) => mac_muladd_16s_16s_32s_33_4_1_U57_n_33,
      PCOUT(25) => mac_muladd_16s_16s_32s_33_4_1_U57_n_34,
      PCOUT(24) => mac_muladd_16s_16s_32s_33_4_1_U57_n_35,
      PCOUT(23) => mac_muladd_16s_16s_32s_33_4_1_U57_n_36,
      PCOUT(22) => mac_muladd_16s_16s_32s_33_4_1_U57_n_37,
      PCOUT(21) => mac_muladd_16s_16s_32s_33_4_1_U57_n_38,
      PCOUT(20) => mac_muladd_16s_16s_32s_33_4_1_U57_n_39,
      PCOUT(19) => mac_muladd_16s_16s_32s_33_4_1_U57_n_40,
      PCOUT(18) => mac_muladd_16s_16s_32s_33_4_1_U57_n_41,
      PCOUT(17) => mac_muladd_16s_16s_32s_33_4_1_U57_n_42,
      PCOUT(16) => mac_muladd_16s_16s_32s_33_4_1_U57_n_43,
      PCOUT(15) => mac_muladd_16s_16s_32s_33_4_1_U57_n_44,
      PCOUT(14) => mac_muladd_16s_16s_32s_33_4_1_U57_n_45,
      PCOUT(13) => mac_muladd_16s_16s_32s_33_4_1_U57_n_46,
      PCOUT(12) => mac_muladd_16s_16s_32s_33_4_1_U57_n_47,
      PCOUT(11) => mac_muladd_16s_16s_32s_33_4_1_U57_n_48,
      PCOUT(10) => mac_muladd_16s_16s_32s_33_4_1_U57_n_49,
      PCOUT(9) => mac_muladd_16s_16s_32s_33_4_1_U57_n_50,
      PCOUT(8) => mac_muladd_16s_16s_32s_33_4_1_U57_n_51,
      PCOUT(7) => mac_muladd_16s_16s_32s_33_4_1_U57_n_52,
      PCOUT(6) => mac_muladd_16s_16s_32s_33_4_1_U57_n_53,
      PCOUT(5) => mac_muladd_16s_16s_32s_33_4_1_U57_n_54,
      PCOUT(4) => mac_muladd_16s_16s_32s_33_4_1_U57_n_55,
      PCOUT(3) => mac_muladd_16s_16s_32s_33_4_1_U57_n_56,
      PCOUT(2) => mac_muladd_16s_16s_32s_33_4_1_U57_n_57,
      PCOUT(1) => mac_muladd_16s_16s_32s_33_4_1_U57_n_58,
      PCOUT(0) => mac_muladd_16s_16s_32s_33_4_1_U57_n_59,
      Q(0) => ap_CS_fsm_state10,
      ap_clk => ap_clk,
      indata_q0(15 downto 0) => indata_q0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
mac_muladd_16s_16s_32s_33_4_1_U58: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_12
     port map (
      A(15) => mac_muladd_16s_16s_32s_33_4_1_U61_n_45,
      A(14) => mac_muladd_16s_16s_32s_33_4_1_U61_n_46,
      A(13) => mac_muladd_16s_16s_32s_33_4_1_U61_n_47,
      A(12) => mac_muladd_16s_16s_32s_33_4_1_U61_n_48,
      A(11) => mac_muladd_16s_16s_32s_33_4_1_U61_n_49,
      A(10) => mac_muladd_16s_16s_32s_33_4_1_U61_n_50,
      A(9) => mac_muladd_16s_16s_32s_33_4_1_U61_n_51,
      A(8) => mac_muladd_16s_16s_32s_33_4_1_U61_n_52,
      A(7) => mac_muladd_16s_16s_32s_33_4_1_U61_n_53,
      A(6) => mac_muladd_16s_16s_32s_33_4_1_U61_n_54,
      A(5) => mac_muladd_16s_16s_32s_33_4_1_U61_n_55,
      A(4) => mac_muladd_16s_16s_32s_33_4_1_U61_n_56,
      A(3) => mac_muladd_16s_16s_32s_33_4_1_U61_n_57,
      A(2) => mac_muladd_16s_16s_32s_33_4_1_U61_n_58,
      A(1) => mac_muladd_16s_16s_32s_33_4_1_U61_n_59,
      A(0) => mac_muladd_16s_16s_32s_33_4_1_U61_n_60,
      CEA2 => reg_422,
      DSP_ALU_INST(15) => mac_muladd_16s_16s_32s_33_4_1_U57_n_60,
      DSP_ALU_INST(14) => mac_muladd_16s_16s_32s_33_4_1_U57_n_61,
      DSP_ALU_INST(13) => mac_muladd_16s_16s_32s_33_4_1_U57_n_62,
      DSP_ALU_INST(12) => mac_muladd_16s_16s_32s_33_4_1_U57_n_63,
      DSP_ALU_INST(11) => mac_muladd_16s_16s_32s_33_4_1_U57_n_64,
      DSP_ALU_INST(10) => mac_muladd_16s_16s_32s_33_4_1_U57_n_65,
      DSP_ALU_INST(9) => mac_muladd_16s_16s_32s_33_4_1_U57_n_66,
      DSP_ALU_INST(8) => mac_muladd_16s_16s_32s_33_4_1_U57_n_67,
      DSP_ALU_INST(7) => mac_muladd_16s_16s_32s_33_4_1_U57_n_68,
      DSP_ALU_INST(6) => mac_muladd_16s_16s_32s_33_4_1_U57_n_69,
      DSP_ALU_INST(5) => mac_muladd_16s_16s_32s_33_4_1_U57_n_70,
      DSP_ALU_INST(4) => mac_muladd_16s_16s_32s_33_4_1_U57_n_71,
      DSP_ALU_INST(3) => mac_muladd_16s_16s_32s_33_4_1_U57_n_72,
      DSP_ALU_INST(2) => mac_muladd_16s_16s_32s_33_4_1_U57_n_73,
      DSP_ALU_INST(1) => mac_muladd_16s_16s_32s_33_4_1_U57_n_74,
      DSP_ALU_INST(0) => mac_muladd_16s_16s_32s_33_4_1_U57_n_75,
      PCOUT(47) => mac_muladd_16s_16s_32s_33_4_1_U58_n_13,
      PCOUT(46) => mac_muladd_16s_16s_32s_33_4_1_U58_n_14,
      PCOUT(45) => mac_muladd_16s_16s_32s_33_4_1_U58_n_15,
      PCOUT(44) => mac_muladd_16s_16s_32s_33_4_1_U58_n_16,
      PCOUT(43) => mac_muladd_16s_16s_32s_33_4_1_U58_n_17,
      PCOUT(42) => mac_muladd_16s_16s_32s_33_4_1_U58_n_18,
      PCOUT(41) => mac_muladd_16s_16s_32s_33_4_1_U58_n_19,
      PCOUT(40) => mac_muladd_16s_16s_32s_33_4_1_U58_n_20,
      PCOUT(39) => mac_muladd_16s_16s_32s_33_4_1_U58_n_21,
      PCOUT(38) => mac_muladd_16s_16s_32s_33_4_1_U58_n_22,
      PCOUT(37) => mac_muladd_16s_16s_32s_33_4_1_U58_n_23,
      PCOUT(36) => mac_muladd_16s_16s_32s_33_4_1_U58_n_24,
      PCOUT(35) => mac_muladd_16s_16s_32s_33_4_1_U58_n_25,
      PCOUT(34) => mac_muladd_16s_16s_32s_33_4_1_U58_n_26,
      PCOUT(33) => mac_muladd_16s_16s_32s_33_4_1_U58_n_27,
      PCOUT(32) => mac_muladd_16s_16s_32s_33_4_1_U58_n_28,
      PCOUT(31) => mac_muladd_16s_16s_32s_33_4_1_U58_n_29,
      PCOUT(30) => mac_muladd_16s_16s_32s_33_4_1_U58_n_30,
      PCOUT(29) => mac_muladd_16s_16s_32s_33_4_1_U58_n_31,
      PCOUT(28) => mac_muladd_16s_16s_32s_33_4_1_U58_n_32,
      PCOUT(27) => mac_muladd_16s_16s_32s_33_4_1_U58_n_33,
      PCOUT(26) => mac_muladd_16s_16s_32s_33_4_1_U58_n_34,
      PCOUT(25) => mac_muladd_16s_16s_32s_33_4_1_U58_n_35,
      PCOUT(24) => mac_muladd_16s_16s_32s_33_4_1_U58_n_36,
      PCOUT(23) => mac_muladd_16s_16s_32s_33_4_1_U58_n_37,
      PCOUT(22) => mac_muladd_16s_16s_32s_33_4_1_U58_n_38,
      PCOUT(21) => mac_muladd_16s_16s_32s_33_4_1_U58_n_39,
      PCOUT(20) => mac_muladd_16s_16s_32s_33_4_1_U58_n_40,
      PCOUT(19) => mac_muladd_16s_16s_32s_33_4_1_U58_n_41,
      PCOUT(18) => mac_muladd_16s_16s_32s_33_4_1_U58_n_42,
      PCOUT(17) => mac_muladd_16s_16s_32s_33_4_1_U58_n_43,
      PCOUT(16) => mac_muladd_16s_16s_32s_33_4_1_U58_n_44,
      PCOUT(15) => mac_muladd_16s_16s_32s_33_4_1_U58_n_45,
      PCOUT(14) => mac_muladd_16s_16s_32s_33_4_1_U58_n_46,
      PCOUT(13) => mac_muladd_16s_16s_32s_33_4_1_U58_n_47,
      PCOUT(12) => mac_muladd_16s_16s_32s_33_4_1_U58_n_48,
      PCOUT(11) => mac_muladd_16s_16s_32s_33_4_1_U58_n_49,
      PCOUT(10) => mac_muladd_16s_16s_32s_33_4_1_U58_n_50,
      PCOUT(9) => mac_muladd_16s_16s_32s_33_4_1_U58_n_51,
      PCOUT(8) => mac_muladd_16s_16s_32s_33_4_1_U58_n_52,
      PCOUT(7) => mac_muladd_16s_16s_32s_33_4_1_U58_n_53,
      PCOUT(6) => mac_muladd_16s_16s_32s_33_4_1_U58_n_54,
      PCOUT(5) => mac_muladd_16s_16s_32s_33_4_1_U58_n_55,
      PCOUT(4) => mac_muladd_16s_16s_32s_33_4_1_U58_n_56,
      PCOUT(3) => mac_muladd_16s_16s_32s_33_4_1_U58_n_57,
      PCOUT(2) => mac_muladd_16s_16s_32s_33_4_1_U58_n_58,
      PCOUT(1) => mac_muladd_16s_16s_32s_33_4_1_U58_n_59,
      PCOUT(0) => mac_muladd_16s_16s_32s_33_4_1_U58_n_60,
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state8,
      ap_clk => ap_clk,
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
mac_muladd_16s_16s_32s_33_4_1_U59: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_13
     port map (
      A(15) => mac_muladd_16s_16s_32s_33_4_1_U57_n_60,
      A(14) => mac_muladd_16s_16s_32s_33_4_1_U57_n_61,
      A(13) => mac_muladd_16s_16s_32s_33_4_1_U57_n_62,
      A(12) => mac_muladd_16s_16s_32s_33_4_1_U57_n_63,
      A(11) => mac_muladd_16s_16s_32s_33_4_1_U57_n_64,
      A(10) => mac_muladd_16s_16s_32s_33_4_1_U57_n_65,
      A(9) => mac_muladd_16s_16s_32s_33_4_1_U57_n_66,
      A(8) => mac_muladd_16s_16s_32s_33_4_1_U57_n_67,
      A(7) => mac_muladd_16s_16s_32s_33_4_1_U57_n_68,
      A(6) => mac_muladd_16s_16s_32s_33_4_1_U57_n_69,
      A(5) => mac_muladd_16s_16s_32s_33_4_1_U57_n_70,
      A(4) => mac_muladd_16s_16s_32s_33_4_1_U57_n_71,
      A(3) => mac_muladd_16s_16s_32s_33_4_1_U57_n_72,
      A(2) => mac_muladd_16s_16s_32s_33_4_1_U57_n_73,
      A(1) => mac_muladd_16s_16s_32s_33_4_1_U57_n_74,
      A(0) => mac_muladd_16s_16s_32s_33_4_1_U57_n_75,
      CEA2 => reg_422,
      DI(0) => mac_muladd_16s_16s_32s_33_4_1_U59_n_47,
      P(31) => ap_clk_1(0),
      P(30) => mac_muladd_16s_16s_32s_33_4_1_U59_n_13,
      P(29) => mac_muladd_16s_16s_32s_33_4_1_U59_n_14,
      P(28) => mac_muladd_16s_16s_32s_33_4_1_U59_n_15,
      P(27) => mac_muladd_16s_16s_32s_33_4_1_U59_n_16,
      P(26) => mac_muladd_16s_16s_32s_33_4_1_U59_n_17,
      P(25) => mac_muladd_16s_16s_32s_33_4_1_U59_n_18,
      P(24) => mac_muladd_16s_16s_32s_33_4_1_U59_n_19,
      P(23) => mac_muladd_16s_16s_32s_33_4_1_U59_n_20,
      P(22) => mac_muladd_16s_16s_32s_33_4_1_U59_n_21,
      P(21) => mac_muladd_16s_16s_32s_33_4_1_U59_n_22,
      P(20) => mac_muladd_16s_16s_32s_33_4_1_U59_n_23,
      P(19) => mac_muladd_16s_16s_32s_33_4_1_U59_n_24,
      P(18) => mac_muladd_16s_16s_32s_33_4_1_U59_n_25,
      P(17) => mac_muladd_16s_16s_32s_33_4_1_U59_n_26,
      P(16) => mac_muladd_16s_16s_32s_33_4_1_U59_n_27,
      P(15) => mac_muladd_16s_16s_32s_33_4_1_U59_n_28,
      P(14) => mac_muladd_16s_16s_32s_33_4_1_U59_n_29,
      P(13) => mac_muladd_16s_16s_32s_33_4_1_U59_n_30,
      P(12) => mac_muladd_16s_16s_32s_33_4_1_U59_n_31,
      P(11) => mac_muladd_16s_16s_32s_33_4_1_U59_n_32,
      P(10) => mac_muladd_16s_16s_32s_33_4_1_U59_n_33,
      P(9) => mac_muladd_16s_16s_32s_33_4_1_U59_n_34,
      P(8) => mac_muladd_16s_16s_32s_33_4_1_U59_n_35,
      P(7) => mac_muladd_16s_16s_32s_33_4_1_U59_n_36,
      P(6) => mac_muladd_16s_16s_32s_33_4_1_U59_n_37,
      P(5) => mac_muladd_16s_16s_32s_33_4_1_U59_n_38,
      P(4) => mac_muladd_16s_16s_32s_33_4_1_U59_n_39,
      P(3) => mac_muladd_16s_16s_32s_33_4_1_U59_n_40,
      P(2) => mac_muladd_16s_16s_32s_33_4_1_U59_n_41,
      P(1) => mac_muladd_16s_16s_32s_33_4_1_U59_n_42,
      P(0) => mac_muladd_16s_16s_32s_33_4_1_U59_n_43,
      Q(0) => ap_CS_fsm_state11,
      S(0) => mac_muladd_16s_16s_32s_33_4_1_U59_n_45,
      \add_ln120_reg_1688_reg[31]\(3) => \^ap_clk_0\(0),
      \add_ln120_reg_1688_reg[31]\(2) => mul_16s_16s_32_1_1_U51_n_13,
      \add_ln120_reg_1688_reg[31]\(1) => mul_16s_16s_32_1_1_U51_n_14,
      \add_ln120_reg_1688_reg[31]\(0) => mul_16s_16s_32_1_1_U51_n_15,
      ap_clk => ap_clk,
      indata_q1(15 downto 0) => indata_q1(15 downto 0),
      q0(4 downto 2) => q0(32 downto 30),
      q0(1 downto 0) => q0(1 downto 0),
      ram_reg_bram_0(0) => ram_reg_bram_0(0),
      ram_reg_bram_0_0(0) => ram_reg_bram_0_0(0),
      ram_reg_bram_0_1(1) => mac_muladd_16s_16s_32s_33_4_1_U59_n_48,
      ram_reg_bram_0_1(0) => mac_muladd_16s_16s_32s_33_4_1_U59_n_49
    );
mac_muladd_16s_16s_32s_33_4_1_U60: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_14
     port map (
      CO(0) => \add_ln115_reg_1709_reg[39]_i_13_n_18\,
      DSP_ALU_INST(15 downto 0) => reg_417(15 downto 0),
      P(32) => mac_muladd_16s_16s_32s_33_4_1_U60_n_12,
      P(31) => mac_muladd_16s_16s_32s_33_4_1_U60_n_13,
      P(30) => mac_muladd_16s_16s_32s_33_4_1_U60_n_14,
      P(29) => mac_muladd_16s_16s_32s_33_4_1_U60_n_15,
      P(28) => mac_muladd_16s_16s_32s_33_4_1_U60_n_16,
      P(27) => mac_muladd_16s_16s_32s_33_4_1_U60_n_17,
      P(26) => mac_muladd_16s_16s_32s_33_4_1_U60_n_18,
      P(25) => mac_muladd_16s_16s_32s_33_4_1_U60_n_19,
      P(24) => mac_muladd_16s_16s_32s_33_4_1_U60_n_20,
      P(23) => mac_muladd_16s_16s_32s_33_4_1_U60_n_21,
      P(22) => mac_muladd_16s_16s_32s_33_4_1_U60_n_22,
      P(21) => mac_muladd_16s_16s_32s_33_4_1_U60_n_23,
      P(20) => mac_muladd_16s_16s_32s_33_4_1_U60_n_24,
      P(19) => mac_muladd_16s_16s_32s_33_4_1_U60_n_25,
      P(18) => mac_muladd_16s_16s_32s_33_4_1_U60_n_26,
      P(17) => mac_muladd_16s_16s_32s_33_4_1_U60_n_27,
      P(16) => mac_muladd_16s_16s_32s_33_4_1_U60_n_28,
      P(15) => mac_muladd_16s_16s_32s_33_4_1_U60_n_29,
      P(14) => mac_muladd_16s_16s_32s_33_4_1_U60_n_30,
      P(13) => mac_muladd_16s_16s_32s_33_4_1_U60_n_31,
      P(12) => mac_muladd_16s_16s_32s_33_4_1_U60_n_32,
      P(11) => mac_muladd_16s_16s_32s_33_4_1_U60_n_33,
      P(10) => mac_muladd_16s_16s_32s_33_4_1_U60_n_34,
      P(9) => mac_muladd_16s_16s_32s_33_4_1_U60_n_35,
      P(8) => mac_muladd_16s_16s_32s_33_4_1_U60_n_36,
      P(7) => mac_muladd_16s_16s_32s_33_4_1_U60_n_37,
      P(6) => mac_muladd_16s_16s_32s_33_4_1_U60_n_38,
      P(5) => mac_muladd_16s_16s_32s_33_4_1_U60_n_39,
      P(4) => mac_muladd_16s_16s_32s_33_4_1_U60_n_40,
      P(3) => mac_muladd_16s_16s_32s_33_4_1_U60_n_41,
      P(2) => mac_muladd_16s_16s_32s_33_4_1_U60_n_42,
      P(1) => mac_muladd_16s_16s_32s_33_4_1_U60_n_43,
      P(0) => mac_muladd_16s_16s_32s_33_4_1_U60_n_44,
      Q(1) => ap_CS_fsm_state11,
      Q(0) => ap_CS_fsm_state10,
      S(0) => mac_muladd_16s_16s_32s_33_4_1_U60_n_45,
      \add_ln115_reg_1709_reg[39]\(2 downto 0) => add_ln115_1_reg_1663(34 downto 32),
      ap_clk => ap_clk,
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
mac_muladd_16s_16s_32s_33_4_1_U61: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_15
     port map (
      A(15) => mac_muladd_16s_16s_32s_33_4_1_U61_n_45,
      A(14) => mac_muladd_16s_16s_32s_33_4_1_U61_n_46,
      A(13) => mac_muladd_16s_16s_32s_33_4_1_U61_n_47,
      A(12) => mac_muladd_16s_16s_32s_33_4_1_U61_n_48,
      A(11) => mac_muladd_16s_16s_32s_33_4_1_U61_n_49,
      A(10) => mac_muladd_16s_16s_32s_33_4_1_U61_n_50,
      A(9) => mac_muladd_16s_16s_32s_33_4_1_U61_n_51,
      A(8) => mac_muladd_16s_16s_32s_33_4_1_U61_n_52,
      A(7) => mac_muladd_16s_16s_32s_33_4_1_U61_n_53,
      A(6) => mac_muladd_16s_16s_32s_33_4_1_U61_n_54,
      A(5) => mac_muladd_16s_16s_32s_33_4_1_U61_n_55,
      A(4) => mac_muladd_16s_16s_32s_33_4_1_U61_n_56,
      A(3) => mac_muladd_16s_16s_32s_33_4_1_U61_n_57,
      A(2) => mac_muladd_16s_16s_32s_33_4_1_U61_n_58,
      A(1) => mac_muladd_16s_16s_32s_33_4_1_U61_n_59,
      A(0) => mac_muladd_16s_16s_32s_33_4_1_U61_n_60,
      CEA2 => reg_422,
      P(32) => mac_muladd_16s_16s_32s_33_4_1_U61_n_12,
      P(31) => mac_muladd_16s_16s_32s_33_4_1_U61_n_13,
      P(30) => mac_muladd_16s_16s_32s_33_4_1_U61_n_14,
      P(29) => mac_muladd_16s_16s_32s_33_4_1_U61_n_15,
      P(28) => mac_muladd_16s_16s_32s_33_4_1_U61_n_16,
      P(27) => mac_muladd_16s_16s_32s_33_4_1_U61_n_17,
      P(26) => mac_muladd_16s_16s_32s_33_4_1_U61_n_18,
      P(25) => mac_muladd_16s_16s_32s_33_4_1_U61_n_19,
      P(24) => mac_muladd_16s_16s_32s_33_4_1_U61_n_20,
      P(23) => mac_muladd_16s_16s_32s_33_4_1_U61_n_21,
      P(22) => mac_muladd_16s_16s_32s_33_4_1_U61_n_22,
      P(21) => mac_muladd_16s_16s_32s_33_4_1_U61_n_23,
      P(20) => mac_muladd_16s_16s_32s_33_4_1_U61_n_24,
      P(19) => mac_muladd_16s_16s_32s_33_4_1_U61_n_25,
      P(18) => mac_muladd_16s_16s_32s_33_4_1_U61_n_26,
      P(17) => mac_muladd_16s_16s_32s_33_4_1_U61_n_27,
      P(16) => mac_muladd_16s_16s_32s_33_4_1_U61_n_28,
      P(15) => mac_muladd_16s_16s_32s_33_4_1_U61_n_29,
      P(14) => mac_muladd_16s_16s_32s_33_4_1_U61_n_30,
      P(13) => mac_muladd_16s_16s_32s_33_4_1_U61_n_31,
      P(12) => mac_muladd_16s_16s_32s_33_4_1_U61_n_32,
      P(11) => mac_muladd_16s_16s_32s_33_4_1_U61_n_33,
      P(10) => mac_muladd_16s_16s_32s_33_4_1_U61_n_34,
      P(9) => mac_muladd_16s_16s_32s_33_4_1_U61_n_35,
      P(8) => mac_muladd_16s_16s_32s_33_4_1_U61_n_36,
      P(7) => mac_muladd_16s_16s_32s_33_4_1_U61_n_37,
      P(6) => mac_muladd_16s_16s_32s_33_4_1_U61_n_38,
      P(5) => mac_muladd_16s_16s_32s_33_4_1_U61_n_39,
      P(4) => mac_muladd_16s_16s_32s_33_4_1_U61_n_40,
      P(3) => mac_muladd_16s_16s_32s_33_4_1_U61_n_41,
      P(2) => mac_muladd_16s_16s_32s_33_4_1_U61_n_42,
      P(1) => mac_muladd_16s_16s_32s_33_4_1_U61_n_43,
      P(0) => mac_muladd_16s_16s_32s_33_4_1_U61_n_44,
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state9,
      ap_clk => ap_clk,
      indata_q0(15 downto 0) => indata_q0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
mac_muladd_16s_16s_32s_33_4_1_U68: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_32s_33_4_1_16
     port map (
      A(15) => mac_muladd_16s_16s_32s_33_4_1_U57_n_60,
      A(14) => mac_muladd_16s_16s_32s_33_4_1_U57_n_61,
      A(13) => mac_muladd_16s_16s_32s_33_4_1_U57_n_62,
      A(12) => mac_muladd_16s_16s_32s_33_4_1_U57_n_63,
      A(11) => mac_muladd_16s_16s_32s_33_4_1_U57_n_64,
      A(10) => mac_muladd_16s_16s_32s_33_4_1_U57_n_65,
      A(9) => mac_muladd_16s_16s_32s_33_4_1_U57_n_66,
      A(8) => mac_muladd_16s_16s_32s_33_4_1_U57_n_67,
      A(7) => mac_muladd_16s_16s_32s_33_4_1_U57_n_68,
      A(6) => mac_muladd_16s_16s_32s_33_4_1_U57_n_69,
      A(5) => mac_muladd_16s_16s_32s_33_4_1_U57_n_70,
      A(4) => mac_muladd_16s_16s_32s_33_4_1_U57_n_71,
      A(3) => mac_muladd_16s_16s_32s_33_4_1_U57_n_72,
      A(2) => mac_muladd_16s_16s_32s_33_4_1_U57_n_73,
      A(1) => mac_muladd_16s_16s_32s_33_4_1_U57_n_74,
      A(0) => mac_muladd_16s_16s_32s_33_4_1_U57_n_75,
      CEA2 => reg_422,
      D(63 downto 0) => add_ln121_fu_1075_p2(63 downto 0),
      DI(0) => \add_ln121_reg_1734[39]_i_2_n_12\,
      Q(2) => ap_CS_fsm_state12,
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state7,
      S(6) => \add_ln121_reg_1734[39]_i_3_n_12\,
      S(5) => \add_ln121_reg_1734[39]_i_4_n_12\,
      S(4) => \add_ln121_reg_1734[39]_i_5_n_12\,
      S(3) => \add_ln121_reg_1734[39]_i_6_n_12\,
      S(2) => \add_ln121_reg_1734[39]_i_7_n_12\,
      S(1) => \add_ln121_reg_1734[39]_i_8_n_12\,
      S(0) => \add_ln121_reg_1734[39]_i_9_n_12\,
      \add_ln121_reg_1734_reg[47]\(7) => \add_ln121_reg_1734[47]_i_2_n_12\,
      \add_ln121_reg_1734_reg[47]\(6) => \add_ln121_reg_1734[47]_i_3_n_12\,
      \add_ln121_reg_1734_reg[47]\(5) => \add_ln121_reg_1734[47]_i_4_n_12\,
      \add_ln121_reg_1734_reg[47]\(4) => \add_ln121_reg_1734[47]_i_5_n_12\,
      \add_ln121_reg_1734_reg[47]\(3) => \add_ln121_reg_1734[47]_i_6_n_12\,
      \add_ln121_reg_1734_reg[47]\(2) => \add_ln121_reg_1734[47]_i_7_n_12\,
      \add_ln121_reg_1734_reg[47]\(1) => \add_ln121_reg_1734[47]_i_8_n_12\,
      \add_ln121_reg_1734_reg[47]\(0) => \add_ln121_reg_1734[47]_i_9_n_12\,
      \add_ln121_reg_1734_reg[55]\(7) => \add_ln121_reg_1734[55]_i_2_n_12\,
      \add_ln121_reg_1734_reg[55]\(6) => \add_ln121_reg_1734[55]_i_3_n_12\,
      \add_ln121_reg_1734_reg[55]\(5) => \add_ln121_reg_1734[55]_i_4_n_12\,
      \add_ln121_reg_1734_reg[55]\(4) => \add_ln121_reg_1734[55]_i_5_n_12\,
      \add_ln121_reg_1734_reg[55]\(3) => \add_ln121_reg_1734[55]_i_6_n_12\,
      \add_ln121_reg_1734_reg[55]\(2) => \add_ln121_reg_1734[55]_i_7_n_12\,
      \add_ln121_reg_1734_reg[55]\(1) => \add_ln121_reg_1734[55]_i_8_n_12\,
      \add_ln121_reg_1734_reg[55]\(0) => \add_ln121_reg_1734[55]_i_9_n_12\,
      \add_ln121_reg_1734_reg[63]\(61 downto 0) => reg_427(61 downto 0),
      \add_ln121_reg_1734_reg[63]_0\(7) => \add_ln121_reg_1734[63]_i_2_n_12\,
      \add_ln121_reg_1734_reg[63]_0\(6) => \add_ln121_reg_1734[63]_i_3_n_12\,
      \add_ln121_reg_1734_reg[63]_0\(5) => \add_ln121_reg_1734[63]_i_4_n_12\,
      \add_ln121_reg_1734_reg[63]_0\(4) => \add_ln121_reg_1734[63]_i_5_n_12\,
      \add_ln121_reg_1734_reg[63]_0\(3) => \add_ln121_reg_1734[63]_i_6_n_12\,
      \add_ln121_reg_1734_reg[63]_0\(2) => \add_ln121_reg_1734[63]_i_7_n_12\,
      \add_ln121_reg_1734_reg[63]_0\(1) => \add_ln121_reg_1734[63]_i_8_n_12\,
      \add_ln121_reg_1734_reg[63]_0\(0) => \add_ln121_reg_1734[63]_i_9_n_12\,
      ap_clk => ap_clk,
      indata_q0(15 downto 0) => indata_q0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
mac_muladd_16s_16s_33s_33_4_1_U62: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1
     port map (
      CO(0) => \add_ln115_reg_1709_reg[39]_i_13_n_18\,
      O(0) => sext_ln115_6_fu_1001_p1(32),
      P(32) => mac_muladd_16s_16s_33s_33_4_1_U62_n_12,
      P(31) => mac_muladd_16s_16s_33s_33_4_1_U62_n_13,
      P(30) => mac_muladd_16s_16s_33s_33_4_1_U62_n_14,
      P(29) => mac_muladd_16s_16s_33s_33_4_1_U62_n_15,
      P(28) => mac_muladd_16s_16s_33s_33_4_1_U62_n_16,
      P(27) => mac_muladd_16s_16s_33s_33_4_1_U62_n_17,
      P(26) => mac_muladd_16s_16s_33s_33_4_1_U62_n_18,
      P(25) => mac_muladd_16s_16s_33s_33_4_1_U62_n_19,
      P(24) => mac_muladd_16s_16s_33s_33_4_1_U62_n_20,
      P(23) => mac_muladd_16s_16s_33s_33_4_1_U62_n_21,
      P(22) => mac_muladd_16s_16s_33s_33_4_1_U62_n_22,
      P(21) => mac_muladd_16s_16s_33s_33_4_1_U62_n_23,
      P(20) => mac_muladd_16s_16s_33s_33_4_1_U62_n_24,
      P(19) => mac_muladd_16s_16s_33s_33_4_1_U62_n_25,
      P(18) => mac_muladd_16s_16s_33s_33_4_1_U62_n_26,
      P(17) => mac_muladd_16s_16s_33s_33_4_1_U62_n_27,
      P(16) => mac_muladd_16s_16s_33s_33_4_1_U62_n_28,
      P(15) => mac_muladd_16s_16s_33s_33_4_1_U62_n_29,
      P(14) => mac_muladd_16s_16s_33s_33_4_1_U62_n_30,
      P(13) => mac_muladd_16s_16s_33s_33_4_1_U62_n_31,
      P(12) => mac_muladd_16s_16s_33s_33_4_1_U62_n_32,
      P(11) => mac_muladd_16s_16s_33s_33_4_1_U62_n_33,
      P(10) => mac_muladd_16s_16s_33s_33_4_1_U62_n_34,
      P(9) => mac_muladd_16s_16s_33s_33_4_1_U62_n_35,
      P(8) => mac_muladd_16s_16s_33s_33_4_1_U62_n_36,
      P(7) => mac_muladd_16s_16s_33s_33_4_1_U62_n_37,
      P(6) => mac_muladd_16s_16s_33s_33_4_1_U62_n_38,
      P(5) => mac_muladd_16s_16s_33s_33_4_1_U62_n_39,
      P(4) => mac_muladd_16s_16s_33s_33_4_1_U62_n_40,
      P(3) => mac_muladd_16s_16s_33s_33_4_1_U62_n_41,
      P(2) => mac_muladd_16s_16s_33s_33_4_1_U62_n_42,
      P(1) => mac_muladd_16s_16s_33s_33_4_1_U62_n_43,
      P(0) => mac_muladd_16s_16s_33s_33_4_1_U62_n_44,
      PCOUT(47) => mac_muladd_16s_16s_32s_33_4_1_U57_n_12,
      PCOUT(46) => mac_muladd_16s_16s_32s_33_4_1_U57_n_13,
      PCOUT(45) => mac_muladd_16s_16s_32s_33_4_1_U57_n_14,
      PCOUT(44) => mac_muladd_16s_16s_32s_33_4_1_U57_n_15,
      PCOUT(43) => mac_muladd_16s_16s_32s_33_4_1_U57_n_16,
      PCOUT(42) => mac_muladd_16s_16s_32s_33_4_1_U57_n_17,
      PCOUT(41) => mac_muladd_16s_16s_32s_33_4_1_U57_n_18,
      PCOUT(40) => mac_muladd_16s_16s_32s_33_4_1_U57_n_19,
      PCOUT(39) => mac_muladd_16s_16s_32s_33_4_1_U57_n_20,
      PCOUT(38) => mac_muladd_16s_16s_32s_33_4_1_U57_n_21,
      PCOUT(37) => mac_muladd_16s_16s_32s_33_4_1_U57_n_22,
      PCOUT(36) => mac_muladd_16s_16s_32s_33_4_1_U57_n_23,
      PCOUT(35) => mac_muladd_16s_16s_32s_33_4_1_U57_n_24,
      PCOUT(34) => mac_muladd_16s_16s_32s_33_4_1_U57_n_25,
      PCOUT(33) => mac_muladd_16s_16s_32s_33_4_1_U57_n_26,
      PCOUT(32) => mac_muladd_16s_16s_32s_33_4_1_U57_n_27,
      PCOUT(31) => mac_muladd_16s_16s_32s_33_4_1_U57_n_28,
      PCOUT(30) => mac_muladd_16s_16s_32s_33_4_1_U57_n_29,
      PCOUT(29) => mac_muladd_16s_16s_32s_33_4_1_U57_n_30,
      PCOUT(28) => mac_muladd_16s_16s_32s_33_4_1_U57_n_31,
      PCOUT(27) => mac_muladd_16s_16s_32s_33_4_1_U57_n_32,
      PCOUT(26) => mac_muladd_16s_16s_32s_33_4_1_U57_n_33,
      PCOUT(25) => mac_muladd_16s_16s_32s_33_4_1_U57_n_34,
      PCOUT(24) => mac_muladd_16s_16s_32s_33_4_1_U57_n_35,
      PCOUT(23) => mac_muladd_16s_16s_32s_33_4_1_U57_n_36,
      PCOUT(22) => mac_muladd_16s_16s_32s_33_4_1_U57_n_37,
      PCOUT(21) => mac_muladd_16s_16s_32s_33_4_1_U57_n_38,
      PCOUT(20) => mac_muladd_16s_16s_32s_33_4_1_U57_n_39,
      PCOUT(19) => mac_muladd_16s_16s_32s_33_4_1_U57_n_40,
      PCOUT(18) => mac_muladd_16s_16s_32s_33_4_1_U57_n_41,
      PCOUT(17) => mac_muladd_16s_16s_32s_33_4_1_U57_n_42,
      PCOUT(16) => mac_muladd_16s_16s_32s_33_4_1_U57_n_43,
      PCOUT(15) => mac_muladd_16s_16s_32s_33_4_1_U57_n_44,
      PCOUT(14) => mac_muladd_16s_16s_32s_33_4_1_U57_n_45,
      PCOUT(13) => mac_muladd_16s_16s_32s_33_4_1_U57_n_46,
      PCOUT(12) => mac_muladd_16s_16s_32s_33_4_1_U57_n_47,
      PCOUT(11) => mac_muladd_16s_16s_32s_33_4_1_U57_n_48,
      PCOUT(10) => mac_muladd_16s_16s_32s_33_4_1_U57_n_49,
      PCOUT(9) => mac_muladd_16s_16s_32s_33_4_1_U57_n_50,
      PCOUT(8) => mac_muladd_16s_16s_32s_33_4_1_U57_n_51,
      PCOUT(7) => mac_muladd_16s_16s_32s_33_4_1_U57_n_52,
      PCOUT(6) => mac_muladd_16s_16s_32s_33_4_1_U57_n_53,
      PCOUT(5) => mac_muladd_16s_16s_32s_33_4_1_U57_n_54,
      PCOUT(4) => mac_muladd_16s_16s_32s_33_4_1_U57_n_55,
      PCOUT(3) => mac_muladd_16s_16s_32s_33_4_1_U57_n_56,
      PCOUT(2) => mac_muladd_16s_16s_32s_33_4_1_U57_n_57,
      PCOUT(1) => mac_muladd_16s_16s_32s_33_4_1_U57_n_58,
      PCOUT(0) => mac_muladd_16s_16s_32s_33_4_1_U57_n_59,
      Q(0) => ap_CS_fsm_state9,
      S(0) => mac_muladd_16s_16s_33s_33_4_1_U62_n_45,
      \add_ln115_reg_1709_reg[39]\(1 downto 0) => add_ln115_1_reg_1663(33 downto 32),
      \add_ln115_reg_1709_reg[39]_0\(0) => mac_muladd_16s_16s_32s_33_4_1_U60_n_12,
      \add_ln115_reg_1709_reg[39]_i_13\(0) => mac_muladd_16s_16s_32s_33_4_1_U61_n_12,
      ap_clk => ap_clk,
      ap_clk_0(0) => mac_muladd_16s_16s_33s_33_4_1_U62_n_46,
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
mac_muladd_16s_16s_33s_33_4_1_U63: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mac_muladd_16s_16s_33s_33_4_1_17
     port map (
      P(32) => mac_muladd_16s_16s_33s_33_4_1_U63_n_12,
      P(31) => mac_muladd_16s_16s_33s_33_4_1_U63_n_13,
      P(30) => mac_muladd_16s_16s_33s_33_4_1_U63_n_14,
      P(29) => mac_muladd_16s_16s_33s_33_4_1_U63_n_15,
      P(28) => mac_muladd_16s_16s_33s_33_4_1_U63_n_16,
      P(27) => mac_muladd_16s_16s_33s_33_4_1_U63_n_17,
      P(26) => mac_muladd_16s_16s_33s_33_4_1_U63_n_18,
      P(25) => mac_muladd_16s_16s_33s_33_4_1_U63_n_19,
      P(24) => mac_muladd_16s_16s_33s_33_4_1_U63_n_20,
      P(23) => mac_muladd_16s_16s_33s_33_4_1_U63_n_21,
      P(22) => mac_muladd_16s_16s_33s_33_4_1_U63_n_22,
      P(21) => mac_muladd_16s_16s_33s_33_4_1_U63_n_23,
      P(20) => mac_muladd_16s_16s_33s_33_4_1_U63_n_24,
      P(19) => mac_muladd_16s_16s_33s_33_4_1_U63_n_25,
      P(18) => mac_muladd_16s_16s_33s_33_4_1_U63_n_26,
      P(17) => mac_muladd_16s_16s_33s_33_4_1_U63_n_27,
      P(16) => mac_muladd_16s_16s_33s_33_4_1_U63_n_28,
      P(15) => mac_muladd_16s_16s_33s_33_4_1_U63_n_29,
      P(14) => mac_muladd_16s_16s_33s_33_4_1_U63_n_30,
      P(13) => mac_muladd_16s_16s_33s_33_4_1_U63_n_31,
      P(12) => mac_muladd_16s_16s_33s_33_4_1_U63_n_32,
      P(11) => mac_muladd_16s_16s_33s_33_4_1_U63_n_33,
      P(10) => mac_muladd_16s_16s_33s_33_4_1_U63_n_34,
      P(9) => mac_muladd_16s_16s_33s_33_4_1_U63_n_35,
      P(8) => mac_muladd_16s_16s_33s_33_4_1_U63_n_36,
      P(7) => mac_muladd_16s_16s_33s_33_4_1_U63_n_37,
      P(6) => mac_muladd_16s_16s_33s_33_4_1_U63_n_38,
      P(5) => mac_muladd_16s_16s_33s_33_4_1_U63_n_39,
      P(4) => mac_muladd_16s_16s_33s_33_4_1_U63_n_40,
      P(3) => mac_muladd_16s_16s_33s_33_4_1_U63_n_41,
      P(2) => mac_muladd_16s_16s_33s_33_4_1_U63_n_42,
      P(1) => mac_muladd_16s_16s_33s_33_4_1_U63_n_43,
      P(0) => mac_muladd_16s_16s_33s_33_4_1_U63_n_44,
      PCOUT(47) => mac_muladd_16s_16s_32s_33_4_1_U58_n_13,
      PCOUT(46) => mac_muladd_16s_16s_32s_33_4_1_U58_n_14,
      PCOUT(45) => mac_muladd_16s_16s_32s_33_4_1_U58_n_15,
      PCOUT(44) => mac_muladd_16s_16s_32s_33_4_1_U58_n_16,
      PCOUT(43) => mac_muladd_16s_16s_32s_33_4_1_U58_n_17,
      PCOUT(42) => mac_muladd_16s_16s_32s_33_4_1_U58_n_18,
      PCOUT(41) => mac_muladd_16s_16s_32s_33_4_1_U58_n_19,
      PCOUT(40) => mac_muladd_16s_16s_32s_33_4_1_U58_n_20,
      PCOUT(39) => mac_muladd_16s_16s_32s_33_4_1_U58_n_21,
      PCOUT(38) => mac_muladd_16s_16s_32s_33_4_1_U58_n_22,
      PCOUT(37) => mac_muladd_16s_16s_32s_33_4_1_U58_n_23,
      PCOUT(36) => mac_muladd_16s_16s_32s_33_4_1_U58_n_24,
      PCOUT(35) => mac_muladd_16s_16s_32s_33_4_1_U58_n_25,
      PCOUT(34) => mac_muladd_16s_16s_32s_33_4_1_U58_n_26,
      PCOUT(33) => mac_muladd_16s_16s_32s_33_4_1_U58_n_27,
      PCOUT(32) => mac_muladd_16s_16s_32s_33_4_1_U58_n_28,
      PCOUT(31) => mac_muladd_16s_16s_32s_33_4_1_U58_n_29,
      PCOUT(30) => mac_muladd_16s_16s_32s_33_4_1_U58_n_30,
      PCOUT(29) => mac_muladd_16s_16s_32s_33_4_1_U58_n_31,
      PCOUT(28) => mac_muladd_16s_16s_32s_33_4_1_U58_n_32,
      PCOUT(27) => mac_muladd_16s_16s_32s_33_4_1_U58_n_33,
      PCOUT(26) => mac_muladd_16s_16s_32s_33_4_1_U58_n_34,
      PCOUT(25) => mac_muladd_16s_16s_32s_33_4_1_U58_n_35,
      PCOUT(24) => mac_muladd_16s_16s_32s_33_4_1_U58_n_36,
      PCOUT(23) => mac_muladd_16s_16s_32s_33_4_1_U58_n_37,
      PCOUT(22) => mac_muladd_16s_16s_32s_33_4_1_U58_n_38,
      PCOUT(21) => mac_muladd_16s_16s_32s_33_4_1_U58_n_39,
      PCOUT(20) => mac_muladd_16s_16s_32s_33_4_1_U58_n_40,
      PCOUT(19) => mac_muladd_16s_16s_32s_33_4_1_U58_n_41,
      PCOUT(18) => mac_muladd_16s_16s_32s_33_4_1_U58_n_42,
      PCOUT(17) => mac_muladd_16s_16s_32s_33_4_1_U58_n_43,
      PCOUT(16) => mac_muladd_16s_16s_32s_33_4_1_U58_n_44,
      PCOUT(15) => mac_muladd_16s_16s_32s_33_4_1_U58_n_45,
      PCOUT(14) => mac_muladd_16s_16s_32s_33_4_1_U58_n_46,
      PCOUT(13) => mac_muladd_16s_16s_32s_33_4_1_U58_n_47,
      PCOUT(12) => mac_muladd_16s_16s_32s_33_4_1_U58_n_48,
      PCOUT(11) => mac_muladd_16s_16s_32s_33_4_1_U58_n_49,
      PCOUT(10) => mac_muladd_16s_16s_32s_33_4_1_U58_n_50,
      PCOUT(9) => mac_muladd_16s_16s_32s_33_4_1_U58_n_51,
      PCOUT(8) => mac_muladd_16s_16s_32s_33_4_1_U58_n_52,
      PCOUT(7) => mac_muladd_16s_16s_32s_33_4_1_U58_n_53,
      PCOUT(6) => mac_muladd_16s_16s_32s_33_4_1_U58_n_54,
      PCOUT(5) => mac_muladd_16s_16s_32s_33_4_1_U58_n_55,
      PCOUT(4) => mac_muladd_16s_16s_32s_33_4_1_U58_n_56,
      PCOUT(3) => mac_muladd_16s_16s_32s_33_4_1_U58_n_57,
      PCOUT(2) => mac_muladd_16s_16s_32s_33_4_1_U58_n_58,
      PCOUT(1) => mac_muladd_16s_16s_32s_33_4_1_U58_n_59,
      PCOUT(0) => mac_muladd_16s_16s_32s_33_4_1_U58_n_60,
      Q(0) => ap_CS_fsm_state9,
      S(1) => mac_muladd_16s_16s_33s_33_4_1_U63_n_45,
      S(0) => mac_muladd_16s_16s_33s_33_4_1_U63_n_46,
      \add_ln119_reg_1729_reg[39]\(2 downto 0) => L_ACF_load_4_reg_1581(33 downto 31),
      \add_ln119_reg_1729_reg[39]_0\(0) => mul_ln98_reg_1643_reg_n_86,
      ap_clk => ap_clk,
      indata_q1(15 downto 0) => indata_q1(15 downto 0)
    );
mul_16s_16s_32_1_1_U45: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1
     port map (
      D(63 downto 0) => add_ln115_1_fu_937_p2(63 downto 0),
      Q(0) => ap_CS_fsm_state7,
      S(6) => \add_ln115_1_reg_1663[39]_i_3_n_12\,
      S(5) => \add_ln115_1_reg_1663[39]_i_4_n_12\,
      S(4) => \add_ln115_1_reg_1663[39]_i_5_n_12\,
      S(3) => \add_ln115_1_reg_1663[39]_i_6_n_12\,
      S(2) => \add_ln115_1_reg_1663[39]_i_7_n_12\,
      S(1) => \add_ln115_1_reg_1663[39]_i_8_n_12\,
      S(0) => \add_ln115_1_reg_1663[39]_i_9_n_12\,
      \add_ln115_1_reg_1663_reg[47]\(7) => \add_ln115_1_reg_1663[47]_i_2_n_12\,
      \add_ln115_1_reg_1663_reg[47]\(6) => \add_ln115_1_reg_1663[47]_i_3_n_12\,
      \add_ln115_1_reg_1663_reg[47]\(5) => \add_ln115_1_reg_1663[47]_i_4_n_12\,
      \add_ln115_1_reg_1663_reg[47]\(4) => \add_ln115_1_reg_1663[47]_i_5_n_12\,
      \add_ln115_1_reg_1663_reg[47]\(3) => \add_ln115_1_reg_1663[47]_i_6_n_12\,
      \add_ln115_1_reg_1663_reg[47]\(2) => \add_ln115_1_reg_1663[47]_i_7_n_12\,
      \add_ln115_1_reg_1663_reg[47]\(1) => \add_ln115_1_reg_1663[47]_i_8_n_12\,
      \add_ln115_1_reg_1663_reg[47]\(0) => \add_ln115_1_reg_1663[47]_i_9_n_12\,
      \add_ln115_1_reg_1663_reg[55]\(7) => \add_ln115_1_reg_1663[55]_i_2_n_12\,
      \add_ln115_1_reg_1663_reg[55]\(6) => \add_ln115_1_reg_1663[55]_i_3_n_12\,
      \add_ln115_1_reg_1663_reg[55]\(5) => \add_ln115_1_reg_1663[55]_i_4_n_12\,
      \add_ln115_1_reg_1663_reg[55]\(4) => \add_ln115_1_reg_1663[55]_i_5_n_12\,
      \add_ln115_1_reg_1663_reg[55]\(3) => \add_ln115_1_reg_1663[55]_i_6_n_12\,
      \add_ln115_1_reg_1663_reg[55]\(2) => \add_ln115_1_reg_1663[55]_i_7_n_12\,
      \add_ln115_1_reg_1663_reg[55]\(1) => \add_ln115_1_reg_1663[55]_i_8_n_12\,
      \add_ln115_1_reg_1663_reg[55]\(0) => \add_ln115_1_reg_1663[55]_i_9_n_12\,
      \add_ln115_1_reg_1663_reg[63]\(61 downto 0) => reg_427(61 downto 0),
      \add_ln115_1_reg_1663_reg[63]_0\(7) => \add_ln115_1_reg_1663[63]_i_2_n_12\,
      \add_ln115_1_reg_1663_reg[63]_0\(6) => \add_ln115_1_reg_1663[63]_i_3_n_12\,
      \add_ln115_1_reg_1663_reg[63]_0\(5) => \add_ln115_1_reg_1663[63]_i_4_n_12\,
      \add_ln115_1_reg_1663_reg[63]_0\(4) => \add_ln115_1_reg_1663[63]_i_5_n_12\,
      \add_ln115_1_reg_1663_reg[63]_0\(3) => \add_ln115_1_reg_1663[63]_i_6_n_12\,
      \add_ln115_1_reg_1663_reg[63]_0\(2) => \add_ln115_1_reg_1663[63]_i_7_n_12\,
      \add_ln115_1_reg_1663_reg[63]_0\(1) => \add_ln115_1_reg_1663[63]_i_8_n_12\,
      \add_ln115_1_reg_1663_reg[63]_0\(0) => \add_ln115_1_reg_1663[63]_i_9_n_12\,
      ap_clk => ap_clk,
      indata_q0(15 downto 0) => indata_q0(15 downto 0)
    );
mul_16s_16s_32_1_1_U51: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_mul_16s_16s_32_1_1_18
     port map (
      CO(0) => CO(0),
      D(31 downto 0) => add_ln120_fu_958_p2(31 downto 0),
      DI(0) => mac_muladd_16s_16s_32s_33_4_1_U59_n_47,
      P(3) => \^ap_clk_0\(0),
      P(2) => mul_16s_16s_32_1_1_U51_n_13,
      P(1) => mul_16s_16s_32_1_1_U51_n_14,
      P(0) => mul_16s_16s_32_1_1_U51_n_15,
      Q(2) => ap_CS_fsm_state11,
      Q(1) => ap_CS_fsm_state9,
      Q(0) => ap_CS_fsm_state7,
      S(0) => mac_muladd_16s_16s_32s_33_4_1_U59_n_45,
      \add_ln120_reg_1688_reg[31]\(30) => mac_muladd_16s_16s_32s_33_4_1_U59_n_13,
      \add_ln120_reg_1688_reg[31]\(29) => mac_muladd_16s_16s_32s_33_4_1_U59_n_14,
      \add_ln120_reg_1688_reg[31]\(28) => mac_muladd_16s_16s_32s_33_4_1_U59_n_15,
      \add_ln120_reg_1688_reg[31]\(27) => mac_muladd_16s_16s_32s_33_4_1_U59_n_16,
      \add_ln120_reg_1688_reg[31]\(26) => mac_muladd_16s_16s_32s_33_4_1_U59_n_17,
      \add_ln120_reg_1688_reg[31]\(25) => mac_muladd_16s_16s_32s_33_4_1_U59_n_18,
      \add_ln120_reg_1688_reg[31]\(24) => mac_muladd_16s_16s_32s_33_4_1_U59_n_19,
      \add_ln120_reg_1688_reg[31]\(23) => mac_muladd_16s_16s_32s_33_4_1_U59_n_20,
      \add_ln120_reg_1688_reg[31]\(22) => mac_muladd_16s_16s_32s_33_4_1_U59_n_21,
      \add_ln120_reg_1688_reg[31]\(21) => mac_muladd_16s_16s_32s_33_4_1_U59_n_22,
      \add_ln120_reg_1688_reg[31]\(20) => mac_muladd_16s_16s_32s_33_4_1_U59_n_23,
      \add_ln120_reg_1688_reg[31]\(19) => mac_muladd_16s_16s_32s_33_4_1_U59_n_24,
      \add_ln120_reg_1688_reg[31]\(18) => mac_muladd_16s_16s_32s_33_4_1_U59_n_25,
      \add_ln120_reg_1688_reg[31]\(17) => mac_muladd_16s_16s_32s_33_4_1_U59_n_26,
      \add_ln120_reg_1688_reg[31]\(16) => mac_muladd_16s_16s_32s_33_4_1_U59_n_27,
      \add_ln120_reg_1688_reg[31]\(15) => mac_muladd_16s_16s_32s_33_4_1_U59_n_28,
      \add_ln120_reg_1688_reg[31]\(14) => mac_muladd_16s_16s_32s_33_4_1_U59_n_29,
      \add_ln120_reg_1688_reg[31]\(13) => mac_muladd_16s_16s_32s_33_4_1_U59_n_30,
      \add_ln120_reg_1688_reg[31]\(12) => mac_muladd_16s_16s_32s_33_4_1_U59_n_31,
      \add_ln120_reg_1688_reg[31]\(11) => mac_muladd_16s_16s_32s_33_4_1_U59_n_32,
      \add_ln120_reg_1688_reg[31]\(10) => mac_muladd_16s_16s_32s_33_4_1_U59_n_33,
      \add_ln120_reg_1688_reg[31]\(9) => mac_muladd_16s_16s_32s_33_4_1_U59_n_34,
      \add_ln120_reg_1688_reg[31]\(8) => mac_muladd_16s_16s_32s_33_4_1_U59_n_35,
      \add_ln120_reg_1688_reg[31]\(7) => mac_muladd_16s_16s_32s_33_4_1_U59_n_36,
      \add_ln120_reg_1688_reg[31]\(6) => mac_muladd_16s_16s_32s_33_4_1_U59_n_37,
      \add_ln120_reg_1688_reg[31]\(5) => mac_muladd_16s_16s_32s_33_4_1_U59_n_38,
      \add_ln120_reg_1688_reg[31]\(4) => mac_muladd_16s_16s_32s_33_4_1_U59_n_39,
      \add_ln120_reg_1688_reg[31]\(3) => mac_muladd_16s_16s_32s_33_4_1_U59_n_40,
      \add_ln120_reg_1688_reg[31]\(2) => mac_muladd_16s_16s_32s_33_4_1_U59_n_41,
      \add_ln120_reg_1688_reg[31]\(1) => mac_muladd_16s_16s_32s_33_4_1_U59_n_42,
      \add_ln120_reg_1688_reg[31]\(0) => mac_muladd_16s_16s_32s_33_4_1_U59_n_43,
      \add_ln120_reg_1688_reg[7]\(1) => mac_muladd_16s_16s_32s_33_4_1_U59_n_48,
      \add_ln120_reg_1688_reg[7]\(0) => mac_muladd_16s_16s_32s_33_4_1_U59_n_49,
      ap_clk => ap_clk,
      indata_q0(15 downto 0) => indata_q0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0),
      q0(30 downto 0) => q0(31 downto 1)
    );
mul_ln103_reg_1648_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q1(15),
      A(28) => indata_q1(15),
      A(27) => indata_q1(15),
      A(26) => indata_q1(15),
      A(25) => indata_q1(15),
      A(24) => indata_q1(15),
      A(23) => indata_q1(15),
      A(22) => indata_q1(15),
      A(21) => indata_q1(15),
      A(20) => indata_q1(15),
      A(19) => indata_q1(15),
      A(18) => indata_q1(15),
      A(17) => indata_q1(15),
      A(16) => indata_q1(15),
      A(15 downto 0) => indata_q1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln103_reg_1648_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mac_muladd_16s_16s_32s_33_4_1_U57_n_60,
      B(16) => mac_muladd_16s_16s_32s_33_4_1_U57_n_60,
      B(15) => mac_muladd_16s_16s_32s_33_4_1_U57_n_60,
      B(14) => mac_muladd_16s_16s_32s_33_4_1_U57_n_61,
      B(13) => mac_muladd_16s_16s_32s_33_4_1_U57_n_62,
      B(12) => mac_muladd_16s_16s_32s_33_4_1_U57_n_63,
      B(11) => mac_muladd_16s_16s_32s_33_4_1_U57_n_64,
      B(10) => mac_muladd_16s_16s_32s_33_4_1_U57_n_65,
      B(9) => mac_muladd_16s_16s_32s_33_4_1_U57_n_66,
      B(8) => mac_muladd_16s_16s_32s_33_4_1_U57_n_67,
      B(7) => mac_muladd_16s_16s_32s_33_4_1_U57_n_68,
      B(6) => mac_muladd_16s_16s_32s_33_4_1_U57_n_69,
      B(5) => mac_muladd_16s_16s_32s_33_4_1_U57_n_70,
      B(4) => mac_muladd_16s_16s_32s_33_4_1_U57_n_71,
      B(3) => mac_muladd_16s_16s_32s_33_4_1_U57_n_72,
      B(2) => mac_muladd_16s_16s_32s_33_4_1_U57_n_73,
      B(1) => mac_muladd_16s_16s_32s_33_4_1_U57_n_74,
      B(0) => mac_muladd_16s_16s_32s_33_4_1_U57_n_75,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln103_reg_1648_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln103_reg_1648_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln103_reg_1648_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_CS_fsm_state9,
      CEA2 => ap_CS_fsm_state11,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => reg_422,
      CEB2 => ap_CS_fsm_state10,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^q\(1),
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln103_reg_1648_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_mul_ln103_reg_1648_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_mul_ln103_reg_1648_reg_P_UNCONNECTED(47 downto 32),
      P(31) => mul_ln103_reg_1648_reg_n_86,
      P(30) => mul_ln103_reg_1648_reg_n_87,
      P(29) => mul_ln103_reg_1648_reg_n_88,
      P(28) => mul_ln103_reg_1648_reg_n_89,
      P(27) => mul_ln103_reg_1648_reg_n_90,
      P(26) => mul_ln103_reg_1648_reg_n_91,
      P(25) => mul_ln103_reg_1648_reg_n_92,
      P(24) => mul_ln103_reg_1648_reg_n_93,
      P(23) => mul_ln103_reg_1648_reg_n_94,
      P(22) => mul_ln103_reg_1648_reg_n_95,
      P(21) => mul_ln103_reg_1648_reg_n_96,
      P(20) => mul_ln103_reg_1648_reg_n_97,
      P(19) => mul_ln103_reg_1648_reg_n_98,
      P(18) => mul_ln103_reg_1648_reg_n_99,
      P(17) => mul_ln103_reg_1648_reg_n_100,
      P(16) => mul_ln103_reg_1648_reg_n_101,
      P(15) => mul_ln103_reg_1648_reg_n_102,
      P(14) => mul_ln103_reg_1648_reg_n_103,
      P(13) => mul_ln103_reg_1648_reg_n_104,
      P(12) => mul_ln103_reg_1648_reg_n_105,
      P(11) => mul_ln103_reg_1648_reg_n_106,
      P(10) => mul_ln103_reg_1648_reg_n_107,
      P(9) => mul_ln103_reg_1648_reg_n_108,
      P(8) => mul_ln103_reg_1648_reg_n_109,
      P(7) => mul_ln103_reg_1648_reg_n_110,
      P(6) => mul_ln103_reg_1648_reg_n_111,
      P(5) => mul_ln103_reg_1648_reg_n_112,
      P(4) => mul_ln103_reg_1648_reg_n_113,
      P(3) => mul_ln103_reg_1648_reg_n_114,
      P(2) => mul_ln103_reg_1648_reg_n_115,
      P(1) => mul_ln103_reg_1648_reg_n_116,
      P(0) => mul_ln103_reg_1648_reg_n_117,
      PATTERNBDETECT => NLW_mul_ln103_reg_1648_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln103_reg_1648_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln103_reg_1648_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln103_reg_1648_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mul_ln103_reg_1648_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
mul_ln122_reg_1693_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q1(15),
      A(28) => indata_q1(15),
      A(27) => indata_q1(15),
      A(26) => indata_q1(15),
      A(25) => indata_q1(15),
      A(24) => indata_q1(15),
      A(23) => indata_q1(15),
      A(22) => indata_q1(15),
      A(21) => indata_q1(15),
      A(20) => indata_q1(15),
      A(19) => indata_q1(15),
      A(18) => indata_q1(15),
      A(17) => indata_q1(15),
      A(16) => indata_q1(15),
      A(15 downto 0) => indata_q1(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln122_reg_1693_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q0(15),
      B(16) => indata_q0(15),
      B(15 downto 0) => indata_q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln122_reg_1693_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln122_reg_1693_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln122_reg_1693_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_CS_fsm_state10,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_CS_fsm_state7,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^q\(1),
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln122_reg_1693_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_mul_ln122_reg_1693_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_mul_ln122_reg_1693_reg_P_UNCONNECTED(47 downto 32),
      P(31 downto 0) => \^p\(31 downto 0),
      PATTERNBDETECT => NLW_mul_ln122_reg_1693_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln122_reg_1693_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln122_reg_1693_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln122_reg_1693_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mul_ln122_reg_1693_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
mul_ln87_reg_1633_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q0(15),
      A(28) => indata_q0(15),
      A(27) => indata_q0(15),
      A(26) => indata_q0(15),
      A(25) => indata_q0(15),
      A(24) => indata_q0(15),
      A(23) => indata_q0(15),
      A(22) => indata_q0(15),
      A(21) => indata_q0(15),
      A(20) => indata_q0(15),
      A(19) => indata_q0(15),
      A(18) => indata_q0(15),
      A(17) => indata_q0(15),
      A(16) => indata_q0(15),
      A(15 downto 0) => indata_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln87_reg_1633_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => mac_muladd_16s_16s_32s_33_4_1_U57_n_60,
      B(16) => mac_muladd_16s_16s_32s_33_4_1_U57_n_60,
      B(15) => mac_muladd_16s_16s_32s_33_4_1_U57_n_60,
      B(14) => mac_muladd_16s_16s_32s_33_4_1_U57_n_61,
      B(13) => mac_muladd_16s_16s_32s_33_4_1_U57_n_62,
      B(12) => mac_muladd_16s_16s_32s_33_4_1_U57_n_63,
      B(11) => mac_muladd_16s_16s_32s_33_4_1_U57_n_64,
      B(10) => mac_muladd_16s_16s_32s_33_4_1_U57_n_65,
      B(9) => mac_muladd_16s_16s_32s_33_4_1_U57_n_66,
      B(8) => mac_muladd_16s_16s_32s_33_4_1_U57_n_67,
      B(7) => mac_muladd_16s_16s_32s_33_4_1_U57_n_68,
      B(6) => mac_muladd_16s_16s_32s_33_4_1_U57_n_69,
      B(5) => mac_muladd_16s_16s_32s_33_4_1_U57_n_70,
      B(4) => mac_muladd_16s_16s_32s_33_4_1_U57_n_71,
      B(3) => mac_muladd_16s_16s_32s_33_4_1_U57_n_72,
      B(2) => mac_muladd_16s_16s_32s_33_4_1_U57_n_73,
      B(1) => mac_muladd_16s_16s_32s_33_4_1_U57_n_74,
      B(0) => mac_muladd_16s_16s_32s_33_4_1_U57_n_75,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln87_reg_1633_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln87_reg_1633_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln87_reg_1633_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_CS_fsm_state7,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => reg_422,
      CEB2 => ap_CS_fsm_state10,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^q\(1),
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln87_reg_1633_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_mul_ln87_reg_1633_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_mul_ln87_reg_1633_reg_P_UNCONNECTED(47 downto 32),
      P(31) => mul_ln87_reg_1633_reg_n_86,
      P(30) => mul_ln87_reg_1633_reg_n_87,
      P(29) => mul_ln87_reg_1633_reg_n_88,
      P(28) => mul_ln87_reg_1633_reg_n_89,
      P(27) => mul_ln87_reg_1633_reg_n_90,
      P(26) => mul_ln87_reg_1633_reg_n_91,
      P(25) => mul_ln87_reg_1633_reg_n_92,
      P(24) => mul_ln87_reg_1633_reg_n_93,
      P(23) => mul_ln87_reg_1633_reg_n_94,
      P(22) => mul_ln87_reg_1633_reg_n_95,
      P(21) => mul_ln87_reg_1633_reg_n_96,
      P(20) => mul_ln87_reg_1633_reg_n_97,
      P(19) => mul_ln87_reg_1633_reg_n_98,
      P(18) => mul_ln87_reg_1633_reg_n_99,
      P(17) => mul_ln87_reg_1633_reg_n_100,
      P(16) => mul_ln87_reg_1633_reg_n_101,
      P(15) => mul_ln87_reg_1633_reg_n_102,
      P(14) => mul_ln87_reg_1633_reg_n_103,
      P(13) => mul_ln87_reg_1633_reg_n_104,
      P(12) => mul_ln87_reg_1633_reg_n_105,
      P(11) => mul_ln87_reg_1633_reg_n_106,
      P(10) => mul_ln87_reg_1633_reg_n_107,
      P(9) => mul_ln87_reg_1633_reg_n_108,
      P(8) => mul_ln87_reg_1633_reg_n_109,
      P(7) => mul_ln87_reg_1633_reg_n_110,
      P(6) => mul_ln87_reg_1633_reg_n_111,
      P(5) => mul_ln87_reg_1633_reg_n_112,
      P(4) => mul_ln87_reg_1633_reg_n_113,
      P(3) => mul_ln87_reg_1633_reg_n_114,
      P(2) => mul_ln87_reg_1633_reg_n_115,
      P(1) => mul_ln87_reg_1633_reg_n_116,
      P(0) => mul_ln87_reg_1633_reg_n_117,
      PATTERNBDETECT => NLW_mul_ln87_reg_1633_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln87_reg_1633_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln87_reg_1633_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln87_reg_1633_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mul_ln87_reg_1633_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
mul_ln98_reg_1643_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => indata_q0(15),
      A(28) => indata_q0(15),
      A(27) => indata_q0(15),
      A(26) => indata_q0(15),
      A(25) => indata_q0(15),
      A(24) => indata_q0(15),
      A(23) => indata_q0(15),
      A(22) => indata_q0(15),
      A(21) => indata_q0(15),
      A(20) => indata_q0(15),
      A(19) => indata_q0(15),
      A(18) => indata_q0(15),
      A(17) => indata_q0(15),
      A(16) => indata_q0(15),
      A(15 downto 0) => indata_q0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln98_reg_1643_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => indata_q0(15),
      B(16) => indata_q0(15),
      B(15 downto 0) => indata_q0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln98_reg_1643_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln98_reg_1643_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln98_reg_1643_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_CS_fsm_state9,
      CEA2 => ap_CS_fsm_state11,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_CS_fsm_state7,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => \^q\(1),
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln98_reg_1643_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_mul_ln98_reg_1643_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_mul_ln98_reg_1643_reg_P_UNCONNECTED(47 downto 32),
      P(31) => mul_ln98_reg_1643_reg_n_86,
      P(30) => mul_ln98_reg_1643_reg_n_87,
      P(29) => mul_ln98_reg_1643_reg_n_88,
      P(28) => mul_ln98_reg_1643_reg_n_89,
      P(27) => mul_ln98_reg_1643_reg_n_90,
      P(26) => mul_ln98_reg_1643_reg_n_91,
      P(25) => mul_ln98_reg_1643_reg_n_92,
      P(24) => mul_ln98_reg_1643_reg_n_93,
      P(23) => mul_ln98_reg_1643_reg_n_94,
      P(22) => mul_ln98_reg_1643_reg_n_95,
      P(21) => mul_ln98_reg_1643_reg_n_96,
      P(20) => mul_ln98_reg_1643_reg_n_97,
      P(19) => mul_ln98_reg_1643_reg_n_98,
      P(18) => mul_ln98_reg_1643_reg_n_99,
      P(17) => mul_ln98_reg_1643_reg_n_100,
      P(16) => mul_ln98_reg_1643_reg_n_101,
      P(15) => mul_ln98_reg_1643_reg_n_102,
      P(14) => mul_ln98_reg_1643_reg_n_103,
      P(13) => mul_ln98_reg_1643_reg_n_104,
      P(12) => mul_ln98_reg_1643_reg_n_105,
      P(11) => mul_ln98_reg_1643_reg_n_106,
      P(10) => mul_ln98_reg_1643_reg_n_107,
      P(9) => mul_ln98_reg_1643_reg_n_108,
      P(8) => mul_ln98_reg_1643_reg_n_109,
      P(7) => mul_ln98_reg_1643_reg_n_110,
      P(6) => mul_ln98_reg_1643_reg_n_111,
      P(5) => mul_ln98_reg_1643_reg_n_112,
      P(4) => mul_ln98_reg_1643_reg_n_113,
      P(3) => mul_ln98_reg_1643_reg_n_114,
      P(2) => mul_ln98_reg_1643_reg_n_115,
      P(1) => mul_ln98_reg_1643_reg_n_116,
      P(0) => mul_ln98_reg_1643_reg_n_117,
      PATTERNBDETECT => NLW_mul_ln98_reg_1643_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln98_reg_1643_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln98_reg_1643_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln98_reg_1643_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mul_ln98_reg_1643_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\or_ln107_reg_1361_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => or_ln107_fu_623_p2,
      Q => \^or_ln107_reg_1361\,
      R => '0'
    );
ram_reg_bram_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA888"
    )
        port map (
      I0 => ram_reg_bram_1_1(1),
      I1 => ram_reg_bram_0_i_85_n_12,
      I2 => ap_CS_fsm_state22,
      I3 => grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg,
      I4 => ap_CS_fsm_state20,
      I5 => \^ap_cs_fsm_reg[18]_0\,
      O => ce1
    );
ram_reg_bram_0_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => ram_reg_bram_1_1(1),
      I1 => ap_CS_fsm_state16,
      I2 => ap_CS_fsm_state17,
      I3 => ap_CS_fsm_state18,
      I4 => ap_CS_fsm_state19,
      I5 => ap_CS_fsm_state20,
      O => WEA(0)
    );
ram_reg_bram_0_i_85: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => \^q\(1),
      O => ram_reg_bram_0_i_85_n_12
    );
ram_reg_bram_0_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state19,
      I1 => ap_CS_fsm_state18,
      I2 => ap_CS_fsm_state17,
      I3 => ap_CS_fsm_state16,
      I4 => ap_CS_fsm_state12,
      I5 => ap_CS_fsm_state11,
      O => \^ap_cs_fsm_reg[18]_0\
    );
ram_reg_bram_0_i_88: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state11,
      O => ram_reg_bram_0_i_88_n_12
    );
ram_reg_bram_0_i_89: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => ap_CS_fsm_state17,
      I2 => ap_CS_fsm_state18,
      I3 => ap_CS_fsm_state19,
      O => ram_reg_bram_0_i_89_n_12
    );
ram_reg_bram_0_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_CS_fsm_state16,
      I2 => ap_CS_fsm_state12,
      I3 => ap_CS_fsm_state17,
      I4 => ap_CS_fsm_state18,
      I5 => ap_CS_fsm_state19,
      O => ram_reg_bram_0_i_91_n_12
    );
ram_reg_bram_0_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_state11,
      I3 => ap_CS_fsm_state16,
      I4 => ram_reg_bram_0_i_94_n_12,
      I5 => \^q\(1),
      O => ram_reg_bram_0_i_92_n_12
    );
ram_reg_bram_0_i_93: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => ap_CS_fsm_state12,
      I2 => \^q\(1),
      O => ram_reg_bram_0_i_93_n_12
    );
ram_reg_bram_0_i_94: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state19,
      I1 => ap_CS_fsm_state18,
      I2 => ap_CS_fsm_state17,
      O => ram_reg_bram_0_i_94_n_12
    );
ram_reg_bram_0_i_95: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_state16,
      I3 => ap_CS_fsm_state9,
      I4 => ap_CS_fsm_state12,
      O => ram_reg_bram_0_i_95_n_12
    );
\reg_417_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U57_n_75,
      Q => reg_417(0),
      R => '0'
    );
\reg_417_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U57_n_65,
      Q => reg_417(10),
      R => '0'
    );
\reg_417_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U57_n_64,
      Q => reg_417(11),
      R => '0'
    );
\reg_417_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U57_n_63,
      Q => reg_417(12),
      R => '0'
    );
\reg_417_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U57_n_62,
      Q => reg_417(13),
      R => '0'
    );
\reg_417_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U57_n_61,
      Q => reg_417(14),
      R => '0'
    );
\reg_417_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U57_n_60,
      Q => reg_417(15),
      R => '0'
    );
\reg_417_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U57_n_74,
      Q => reg_417(1),
      R => '0'
    );
\reg_417_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U57_n_73,
      Q => reg_417(2),
      R => '0'
    );
\reg_417_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U57_n_72,
      Q => reg_417(3),
      R => '0'
    );
\reg_417_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U57_n_71,
      Q => reg_417(4),
      R => '0'
    );
\reg_417_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U57_n_70,
      Q => reg_417(5),
      R => '0'
    );
\reg_417_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U57_n_69,
      Q => reg_417(6),
      R => '0'
    );
\reg_417_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U57_n_68,
      Q => reg_417(7),
      R => '0'
    );
\reg_417_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U57_n_67,
      Q => reg_417(8),
      R => '0'
    );
\reg_417_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U57_n_66,
      Q => reg_417(9),
      R => '0'
    );
\reg_422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U61_n_60,
      Q => \reg_422_reg_n_12_[0]\,
      R => '0'
    );
\reg_422_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U61_n_50,
      Q => \reg_422_reg_n_12_[10]\,
      R => '0'
    );
\reg_422_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U61_n_49,
      Q => \reg_422_reg_n_12_[11]\,
      R => '0'
    );
\reg_422_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U61_n_48,
      Q => \reg_422_reg_n_12_[12]\,
      R => '0'
    );
\reg_422_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U61_n_47,
      Q => \reg_422_reg_n_12_[13]\,
      R => '0'
    );
\reg_422_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U61_n_46,
      Q => \reg_422_reg_n_12_[14]\,
      R => '0'
    );
\reg_422_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U61_n_45,
      Q => \reg_422_reg_n_12_[15]\,
      R => '0'
    );
\reg_422_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U61_n_59,
      Q => \reg_422_reg_n_12_[1]\,
      R => '0'
    );
\reg_422_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U61_n_58,
      Q => \reg_422_reg_n_12_[2]\,
      R => '0'
    );
\reg_422_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U61_n_57,
      Q => \reg_422_reg_n_12_[3]\,
      R => '0'
    );
\reg_422_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U61_n_56,
      Q => \reg_422_reg_n_12_[4]\,
      R => '0'
    );
\reg_422_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U61_n_55,
      Q => \reg_422_reg_n_12_[5]\,
      R => '0'
    );
\reg_422_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U61_n_54,
      Q => \reg_422_reg_n_12_[6]\,
      R => '0'
    );
\reg_422_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U61_n_53,
      Q => \reg_422_reg_n_12_[7]\,
      R => '0'
    );
\reg_422_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U61_n_52,
      Q => \reg_422_reg_n_12_[8]\,
      R => '0'
    );
\reg_422_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_422,
      D => mac_muladd_16s_16s_32s_33_4_1_U61_n_51,
      Q => \reg_422_reg_n_12_[9]\,
      R => '0'
    );
\reg_427[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => ap_CS_fsm_state10,
      O => \reg_427[63]_i_1_n_12\
    );
\reg_427_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(0),
      Q => reg_427(0),
      R => '0'
    );
\reg_427_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(10),
      Q => reg_427(10),
      R => '0'
    );
\reg_427_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(11),
      Q => reg_427(11),
      R => '0'
    );
\reg_427_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(12),
      Q => reg_427(12),
      R => '0'
    );
\reg_427_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(13),
      Q => reg_427(13),
      R => '0'
    );
\reg_427_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(14),
      Q => reg_427(14),
      R => '0'
    );
\reg_427_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(15),
      Q => reg_427(15),
      R => '0'
    );
\reg_427_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(16),
      Q => reg_427(16),
      R => '0'
    );
\reg_427_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(17),
      Q => reg_427(17),
      R => '0'
    );
\reg_427_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(18),
      Q => reg_427(18),
      R => '0'
    );
\reg_427_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(19),
      Q => reg_427(19),
      R => '0'
    );
\reg_427_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(1),
      Q => reg_427(1),
      R => '0'
    );
\reg_427_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(20),
      Q => reg_427(20),
      R => '0'
    );
\reg_427_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(21),
      Q => reg_427(21),
      R => '0'
    );
\reg_427_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(22),
      Q => reg_427(22),
      R => '0'
    );
\reg_427_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(23),
      Q => reg_427(23),
      R => '0'
    );
\reg_427_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(24),
      Q => reg_427(24),
      R => '0'
    );
\reg_427_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(25),
      Q => reg_427(25),
      R => '0'
    );
\reg_427_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(26),
      Q => reg_427(26),
      R => '0'
    );
\reg_427_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(27),
      Q => reg_427(27),
      R => '0'
    );
\reg_427_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(28),
      Q => reg_427(28),
      R => '0'
    );
\reg_427_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(29),
      Q => reg_427(29),
      R => '0'
    );
\reg_427_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(2),
      Q => reg_427(2),
      R => '0'
    );
\reg_427_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(30),
      Q => reg_427(30),
      R => '0'
    );
\reg_427_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(31),
      Q => reg_427(31),
      R => '0'
    );
\reg_427_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(32),
      Q => reg_427(32),
      R => '0'
    );
\reg_427_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(33),
      Q => reg_427(33),
      R => '0'
    );
\reg_427_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(34),
      Q => reg_427(34),
      R => '0'
    );
\reg_427_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(35),
      Q => reg_427(35),
      R => '0'
    );
\reg_427_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(36),
      Q => reg_427(36),
      R => '0'
    );
\reg_427_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(37),
      Q => reg_427(37),
      R => '0'
    );
\reg_427_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(38),
      Q => reg_427(38),
      R => '0'
    );
\reg_427_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(39),
      Q => reg_427(39),
      R => '0'
    );
\reg_427_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(3),
      Q => reg_427(3),
      R => '0'
    );
\reg_427_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(40),
      Q => reg_427(40),
      R => '0'
    );
\reg_427_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(41),
      Q => reg_427(41),
      R => '0'
    );
\reg_427_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(42),
      Q => reg_427(42),
      R => '0'
    );
\reg_427_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(43),
      Q => reg_427(43),
      R => '0'
    );
\reg_427_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(44),
      Q => reg_427(44),
      R => '0'
    );
\reg_427_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(45),
      Q => reg_427(45),
      R => '0'
    );
\reg_427_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(46),
      Q => reg_427(46),
      R => '0'
    );
\reg_427_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(47),
      Q => reg_427(47),
      R => '0'
    );
\reg_427_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(48),
      Q => reg_427(48),
      R => '0'
    );
\reg_427_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(49),
      Q => reg_427(49),
      R => '0'
    );
\reg_427_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(4),
      Q => reg_427(4),
      R => '0'
    );
\reg_427_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(50),
      Q => reg_427(50),
      R => '0'
    );
\reg_427_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(51),
      Q => reg_427(51),
      R => '0'
    );
\reg_427_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(52),
      Q => reg_427(52),
      R => '0'
    );
\reg_427_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(53),
      Q => reg_427(53),
      R => '0'
    );
\reg_427_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(54),
      Q => reg_427(54),
      R => '0'
    );
\reg_427_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(55),
      Q => reg_427(55),
      R => '0'
    );
\reg_427_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(56),
      Q => reg_427(56),
      R => '0'
    );
\reg_427_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(57),
      Q => reg_427(57),
      R => '0'
    );
\reg_427_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(58),
      Q => reg_427(58),
      R => '0'
    );
\reg_427_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(59),
      Q => reg_427(59),
      R => '0'
    );
\reg_427_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(5),
      Q => reg_427(5),
      R => '0'
    );
\reg_427_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(60),
      Q => reg_427(60),
      R => '0'
    );
\reg_427_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(61),
      Q => reg_427(61),
      R => '0'
    );
\reg_427_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(62),
      Q => reg_427(62),
      R => '0'
    );
\reg_427_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(63),
      Q => reg_427(63),
      R => '0'
    );
\reg_427_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(6),
      Q => reg_427(6),
      R => '0'
    );
\reg_427_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(7),
      Q => reg_427(7),
      R => '0'
    );
\reg_427_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(8),
      Q => reg_427(8),
      R => '0'
    );
\reg_427_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_427[63]_i_1_n_12\,
      D => \reg_427_reg[63]_0\(9),
      Q => reg_427(9),
      R => '0'
    );
\scalauto_2_reg_1372[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^or_ln107_reg_1361_reg[0]_0\,
      I1 => \^icmp_ln57_reg_1325_reg[0]_0\,
      O => scalauto_2_fu_713_p3(0)
    );
\scalauto_2_reg_1372[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^icmp_ln57_reg_1325_reg[0]_0\,
      I1 => \^or_ln107_reg_1361_reg[0]_0\,
      I2 => \b_assign_reg_1385_reg[13]_0\,
      O => \scalauto_2_reg_1372[1]_i_1_n_12\
    );
\scalauto_2_reg_1372[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \^or_ln107_reg_1361\,
      I1 => \^icmp_ln107_reg_1330\,
      I2 => \^and_ln107_reg_1350\,
      I3 => \icmp_ln62_1_reg_1381_reg[0]_3\(0),
      I4 => \scalauto_2_reg_1372[2]_i_5_n_12\,
      O => \^or_ln107_reg_1361_reg[0]_0\
    );
\scalauto_2_reg_1372[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF80BF8F"
    )
        port map (
      I0 => \scalauto_2_reg_1372[2]_i_3_0\(0),
      I1 => \^and_ln107_8_reg_1356\,
      I2 => \^or_ln107_reg_1361\,
      I3 => \icmp_ln62_1_reg_1381_reg[0]_1\(0),
      I4 => \^and_ln107_reg_1350\,
      O => \scalauto_2_reg_1372[2]_i_5_n_12\
    );
\scalauto_2_reg_1372_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => scalauto_2_fu_713_p3(0),
      Q => scalauto_2_reg_1372(0),
      R => '0'
    );
\scalauto_2_reg_1372_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \scalauto_2_reg_1372[1]_i_1_n_12\,
      Q => scalauto_2_reg_1372(1),
      R => '0'
    );
\scalauto_2_reg_1372_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \scalauto_2_reg_1372_reg[2]_0\(0),
      Q => scalauto_2_reg_1372(2),
      R => '0'
    );
\sl_4_reg_1421_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => indata_q0(0),
      Q => sl_4_reg_1421(0),
      R => '0'
    );
\sl_4_reg_1421_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => indata_q0(10),
      Q => sl_4_reg_1421(10),
      R => '0'
    );
\sl_4_reg_1421_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => indata_q0(11),
      Q => sl_4_reg_1421(11),
      R => '0'
    );
\sl_4_reg_1421_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => indata_q0(12),
      Q => sl_4_reg_1421(12),
      R => '0'
    );
\sl_4_reg_1421_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => indata_q0(13),
      Q => sl_4_reg_1421(13),
      R => '0'
    );
\sl_4_reg_1421_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => indata_q0(14),
      Q => sl_4_reg_1421(14),
      R => '0'
    );
\sl_4_reg_1421_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => indata_q0(15),
      Q => sl_4_reg_1421(15),
      R => '0'
    );
\sl_4_reg_1421_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => indata_q0(1),
      Q => sl_4_reg_1421(1),
      R => '0'
    );
\sl_4_reg_1421_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => indata_q0(2),
      Q => sl_4_reg_1421(2),
      R => '0'
    );
\sl_4_reg_1421_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => indata_q0(3),
      Q => sl_4_reg_1421(3),
      R => '0'
    );
\sl_4_reg_1421_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => indata_q0(4),
      Q => sl_4_reg_1421(4),
      R => '0'
    );
\sl_4_reg_1421_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => indata_q0(5),
      Q => sl_4_reg_1421(5),
      R => '0'
    );
\sl_4_reg_1421_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => indata_q0(6),
      Q => sl_4_reg_1421(6),
      R => '0'
    );
\sl_4_reg_1421_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => indata_q0(7),
      Q => sl_4_reg_1421(7),
      R => '0'
    );
\sl_4_reg_1421_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => indata_q0(8),
      Q => sl_4_reg_1421(8),
      R => '0'
    );
\sl_4_reg_1421_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => indata_q0(9),
      Q => sl_4_reg_1421(9),
      R => '0'
    );
\sl_reg_1395_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => indata_q0(0),
      Q => sl_reg_1395(0),
      R => '0'
    );
\sl_reg_1395_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => indata_q0(10),
      Q => sl_reg_1395(10),
      R => '0'
    );
\sl_reg_1395_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => indata_q0(11),
      Q => sl_reg_1395(11),
      R => '0'
    );
\sl_reg_1395_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => indata_q0(12),
      Q => sl_reg_1395(12),
      R => '0'
    );
\sl_reg_1395_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => indata_q0(13),
      Q => sl_reg_1395(13),
      R => '0'
    );
\sl_reg_1395_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => indata_q0(14),
      Q => sl_reg_1395(14),
      R => '0'
    );
\sl_reg_1395_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => indata_q0(15),
      Q => sl_reg_1395(15),
      R => '0'
    );
\sl_reg_1395_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => indata_q0(1),
      Q => sl_reg_1395(1),
      R => '0'
    );
\sl_reg_1395_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => indata_q0(2),
      Q => sl_reg_1395(2),
      R => '0'
    );
\sl_reg_1395_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => indata_q0(3),
      Q => sl_reg_1395(3),
      R => '0'
    );
\sl_reg_1395_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => indata_q0(4),
      Q => sl_reg_1395(4),
      R => '0'
    );
\sl_reg_1395_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => indata_q0(5),
      Q => sl_reg_1395(5),
      R => '0'
    );
\sl_reg_1395_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => indata_q0(6),
      Q => sl_reg_1395(6),
      R => '0'
    );
\sl_reg_1395_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => indata_q0(7),
      Q => sl_reg_1395(7),
      R => '0'
    );
\sl_reg_1395_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => indata_q0(8),
      Q => sl_reg_1395(8),
      R => '0'
    );
\sl_reg_1395_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => indata_q0(9),
      Q => sl_reg_1395(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_Gsm_LPC_Analysis is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    indata_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    indata_ce0 : out STD_LOGIC;
    indata_we0 : out STD_LOGIC;
    indata_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_address1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    indata_ce1 : out STD_LOGIC;
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    LARc_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    LARc_ce0 : out STD_LOGIC;
    LARc_we0 : out STD_LOGIC;
    LARc_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    LARc_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    LARc_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    LARc_ce1 : out STD_LOGIC;
    LARc_we1 : out STD_LOGIC;
    LARc_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    LARc_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_Gsm_LPC_Analysis : entity is "Gsm_LPC_Analysis";
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of bd_0_hls_inst_0_Gsm_LPC_Analysis : entity is "7'b0010000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of bd_0_hls_inst_0_Gsm_LPC_Analysis : entity is "7'b0000001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of bd_0_hls_inst_0_Gsm_LPC_Analysis : entity is "7'b0000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of bd_0_hls_inst_0_Gsm_LPC_Analysis : entity is "7'b0000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of bd_0_hls_inst_0_Gsm_LPC_Analysis : entity is "7'b0001000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of bd_0_hls_inst_0_Gsm_LPC_Analysis : entity is "7'b0100000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of bd_0_hls_inst_0_Gsm_LPC_Analysis : entity is "7'b1000000";
  attribute hls_module : string;
  attribute hls_module of bd_0_hls_inst_0_Gsm_LPC_Analysis : entity is "yes";
end bd_0_hls_inst_0_Gsm_LPC_Analysis;

architecture STRUCTURE of bd_0_hls_inst_0_Gsm_LPC_Analysis is
  signal \<const0>\ : STD_LOGIC;
  signal LARc_addr_reg_317 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^larc_d1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal L_ACF_U_n_301 : STD_LOGIC;
  signal L_ACF_U_n_302 : STD_LOGIC;
  signal L_ACF_U_n_303 : STD_LOGIC;
  signal L_ACF_U_n_304 : STD_LOGIC;
  signal L_ACF_U_n_305 : STD_LOGIC;
  signal L_ACF_U_n_306 : STD_LOGIC;
  signal L_ACF_U_n_307 : STD_LOGIC;
  signal L_ACF_U_n_308 : STD_LOGIC;
  signal L_ACF_U_n_309 : STD_LOGIC;
  signal L_ACF_U_n_310 : STD_LOGIC;
  signal L_ACF_U_n_311 : STD_LOGIC;
  signal L_ACF_U_n_312 : STD_LOGIC;
  signal L_ACF_U_n_313 : STD_LOGIC;
  signal L_ACF_U_n_314 : STD_LOGIC;
  signal L_ACF_U_n_315 : STD_LOGIC;
  signal L_ACF_U_n_316 : STD_LOGIC;
  signal L_ACF_U_n_317 : STD_LOGIC;
  signal L_ACF_U_n_321 : STD_LOGIC;
  signal L_ACF_U_n_322 : STD_LOGIC;
  signal L_ACF_U_n_323 : STD_LOGIC;
  signal L_ACF_U_n_324 : STD_LOGIC;
  signal L_ACF_U_n_325 : STD_LOGIC;
  signal L_ACF_U_n_326 : STD_LOGIC;
  signal L_ACF_U_n_327 : STD_LOGIC;
  signal L_ACF_U_n_328 : STD_LOGIC;
  signal L_ACF_U_n_329 : STD_LOGIC;
  signal L_ACF_U_n_330 : STD_LOGIC;
  signal L_ACF_U_n_331 : STD_LOGIC;
  signal L_ACF_U_n_332 : STD_LOGIC;
  signal L_ACF_U_n_333 : STD_LOGIC;
  signal L_ACF_U_n_334 : STD_LOGIC;
  signal L_ACF_U_n_335 : STD_LOGIC;
  signal L_ACF_U_n_336 : STD_LOGIC;
  signal L_ACF_U_n_337 : STD_LOGIC;
  signal L_ACF_U_n_338 : STD_LOGIC;
  signal L_ACF_U_n_339 : STD_LOGIC;
  signal L_ACF_U_n_340 : STD_LOGIC;
  signal L_ACF_U_n_341 : STD_LOGIC;
  signal L_ACF_U_n_342 : STD_LOGIC;
  signal L_ACF_U_n_343 : STD_LOGIC;
  signal L_ACF_U_n_344 : STD_LOGIC;
  signal L_ACF_U_n_345 : STD_LOGIC;
  signal L_ACF_U_n_346 : STD_LOGIC;
  signal L_ACF_U_n_347 : STD_LOGIC;
  signal L_ACF_U_n_348 : STD_LOGIC;
  signal L_ACF_U_n_349 : STD_LOGIC;
  signal L_ACF_U_n_350 : STD_LOGIC;
  signal L_ACF_U_n_351 : STD_LOGIC;
  signal L_ACF_U_n_352 : STD_LOGIC;
  signal L_ACF_U_n_353 : STD_LOGIC;
  signal L_ACF_U_n_370 : STD_LOGIC;
  signal L_ACF_U_n_371 : STD_LOGIC;
  signal L_ACF_U_n_372 : STD_LOGIC;
  signal L_ACF_U_n_373 : STD_LOGIC;
  signal L_ACF_U_n_374 : STD_LOGIC;
  signal L_ACF_U_n_375 : STD_LOGIC;
  signal L_ACF_U_n_376 : STD_LOGIC;
  signal L_ACF_U_n_377 : STD_LOGIC;
  signal L_ACF_U_n_378 : STD_LOGIC;
  signal L_ACF_U_n_379 : STD_LOGIC;
  signal L_ACF_U_n_380 : STD_LOGIC;
  signal L_ACF_U_n_381 : STD_LOGIC;
  signal L_ACF_U_n_382 : STD_LOGIC;
  signal L_ACF_U_n_383 : STD_LOGIC;
  signal L_ACF_U_n_384 : STD_LOGIC;
  signal L_ACF_U_n_385 : STD_LOGIC;
  signal L_ACF_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal L_ACF_ce0 : STD_LOGIC;
  signal L_ACF_ce1 : STD_LOGIC;
  signal L_ACF_q0 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal L_ACF_q1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal L_ACF_we0 : STD_LOGIC;
  signal L_ACF_we1 : STD_LOGIC;
  signal add_ln120_fu_958_p2 : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal add_ln122_fu_1085_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal add_ln237_fu_150_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal and_ln107_4_fu_647_p2 : STD_LOGIC;
  signal and_ln107_4_reg_1458 : STD_LOGIC;
  signal and_ln107_8_reg_1356 : STD_LOGIC;
  signal and_ln107_fu_611_p2 : STD_LOGIC;
  signal and_ln107_reg_1350 : STD_LOGIC;
  signal and_ln107_reg_1452 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_12_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state4_1 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal ap_NS_fsm_0 : STD_LOGIC_VECTOR ( 23 downto 2 );
  signal \^ap_done\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_12\ : STD_LOGIC;
  signal ap_phi_mux_retval_0_i43_phi_fu_384_p4 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bitoff_U_n_12 : STD_LOGIC;
  signal bitoff_U_n_16 : STD_LOGIC;
  signal bitoff_U_n_17 : STD_LOGIC;
  signal bitoff_U_n_21 : STD_LOGIC;
  signal bitoff_U_n_22 : STD_LOGIC;
  signal bitoff_ce2 : STD_LOGIC;
  signal bitoff_ce3 : STD_LOGIC;
  signal bitoff_q0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bitoff_q1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal bitoff_q2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bitoff_q3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_smax_out : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_Autocorrelation_fu_103_L_ACF_address0 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal grp_Autocorrelation_fu_103_L_ACF_address1 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal grp_Autocorrelation_fu_103_L_ACF_d0 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal grp_Autocorrelation_fu_103_L_ACF_d1 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal grp_Autocorrelation_fu_103_ap_start_reg : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_bitoff_address0 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal grp_Autocorrelation_fu_103_bitoff_address2 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal grp_Autocorrelation_fu_103_bitoff_ce0 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_112 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_113 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_178 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_179 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_180 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_19 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_20 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_21 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_22 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_23 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_24 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_245 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_246 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_247 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_25 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_254 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_255 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_26 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_27 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_28 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_29 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_30 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_31 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_32 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_33 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_34 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_35 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_36 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_37 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_38 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_39 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_40 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_41 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_42 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_43 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_44 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_45 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_46 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_47 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_48 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_49 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_50 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_51 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_52 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_53 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_74 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_75 : STD_LOGIC;
  signal grp_Autocorrelation_fu_103_n_76 : STD_LOGIC;
  signal grp_Quantization_and_coding_fu_122_ap_ready : STD_LOGIC;
  signal grp_Quantization_and_coding_fu_122_ap_start_reg : STD_LOGIC;
  signal grp_Quantization_and_coding_fu_122_n_16 : STD_LOGIC;
  signal grp_Quantization_and_coding_fu_122_n_18 : STD_LOGIC;
  signal grp_Quantization_and_coding_fu_122_n_26 : STD_LOGIC;
  signal grp_Quantization_and_coding_fu_122_n_27 : STD_LOGIC;
  signal grp_Quantization_and_coding_fu_122_n_28 : STD_LOGIC;
  signal grp_Quantization_and_coding_fu_122_n_37 : STD_LOGIC;
  signal grp_Quantization_and_coding_fu_122_n_38 : STD_LOGIC;
  signal grp_Quantization_and_coding_fu_122_n_39 : STD_LOGIC;
  signal grp_Quantization_and_coding_fu_122_n_40 : STD_LOGIC;
  signal grp_Quantization_and_coding_fu_122_n_41 : STD_LOGIC;
  signal grp_Quantization_and_coding_fu_122_n_42 : STD_LOGIC;
  signal grp_Quantization_and_coding_fu_122_n_43 : STD_LOGIC;
  signal grp_Quantization_and_coding_fu_122_n_44 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_ap_start_reg : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_bitoff_ce3 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_31 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_44 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_45 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_46 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_47 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_48 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_49 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_52 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_54 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_57 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_58 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_59 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_60 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_61 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_62 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_63 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_64 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_65 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_67 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_68 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_70 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_71 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_73 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_74 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_75 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_76 : STD_LOGIC;
  signal grp_Reflection_coefficients_fu_113_n_77 : STD_LOGIC;
  signal i_9_fu_161_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_fu_150_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_fu_780 : STD_LOGIC;
  signal i_fu_78_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal icmp_ln107_fu_435_p2 : STD_LOGIC;
  signal icmp_ln107_reg_1330 : STD_LOGIC;
  signal icmp_ln107_reg_1427 : STD_LOGIC;
  signal icmp_ln162_fu_429_p2 : STD_LOGIC;
  signal icmp_ln243_fu_233_p2 : STD_LOGIC;
  signal idx_fu_74_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \or_ln107_2_fu_738_p2__1\ : STD_LOGIC;
  signal or_ln107_fu_653_p2 : STD_LOGIC;
  signal or_ln107_reg_1361 : STD_LOGIC;
  signal or_ln107_reg_1463 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal scalauto_2_fu_713_p3 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sel0 : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal sh_prom_cast_cast_cast_cast_reg_14690 : STD_LOGIC;
  signal sh_prom_cast_cast_cast_fu_751_p1 : STD_LOGIC_VECTOR ( 5 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \LARc_address1[0]_INST_0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__1\ : label is "soft_lutpair242";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute SOFT_HLUTNM of \i_fu_78[2]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \i_fu_78[3]_i_3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \idx_fu_74[1]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \idx_fu_74[2]_i_1\ : label is "soft_lutpair244";
begin
  LARc_d1(15) <= \<const0>\;
  LARc_d1(14) <= \<const0>\;
  LARc_d1(13) <= \<const0>\;
  LARc_d1(12) <= \<const0>\;
  LARc_d1(11) <= \<const0>\;
  LARc_d1(10) <= \<const0>\;
  LARc_d1(9) <= \<const0>\;
  LARc_d1(8) <= \<const0>\;
  LARc_d1(7) <= \<const0>\;
  LARc_d1(6 downto 0) <= \^larc_d1\(6 downto 0);
  ap_done <= \^ap_done\;
  ap_ready <= \^ap_done\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\LARc_addr_reg_317_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => idx_fu_74_reg(0),
      Q => LARc_addr_reg_317(0),
      R => '0'
    );
\LARc_addr_reg_317_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => idx_fu_74_reg(1),
      Q => LARc_addr_reg_317(1),
      R => '0'
    );
\LARc_addr_reg_317_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => idx_fu_74_reg(2),
      Q => LARc_addr_reg_317(2),
      R => '0'
    );
\LARc_address1[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => idx_fu_74_reg(0),
      O => LARc_address1(0)
    );
L_ACF_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_L_ACF_RAM_AUTO_1R1W
     port map (
      CO(0) => grp_Autocorrelation_fu_103_n_245,
      D(63 downto 0) => \p_1_in__0\(63 downto 0),
      DI(0) => grp_Autocorrelation_fu_103_n_179,
      P(0) => grp_Autocorrelation_fu_103_n_52,
      Q(1) => ap_CS_fsm_state14,
      Q(0) => ap_CS_fsm_state13,
      S(0) => grp_Autocorrelation_fu_103_n_246,
      WEA(0) => L_ACF_we1,
      WEBWE(0) => L_ACF_we0,
      \add_ln120_reg_1688_reg[39]\(0) => grp_Autocorrelation_fu_103_n_51,
      \add_ln120_reg_1688_reg[39]_0\(0) => grp_Autocorrelation_fu_103_n_180,
      \add_ln120_reg_1688_reg[39]_1\(0) => grp_Autocorrelation_fu_103_n_247,
      \add_ln122_reg_1739_reg[31]\(31) => grp_Autocorrelation_fu_103_n_19,
      \add_ln122_reg_1739_reg[31]\(30) => grp_Autocorrelation_fu_103_n_20,
      \add_ln122_reg_1739_reg[31]\(29) => grp_Autocorrelation_fu_103_n_21,
      \add_ln122_reg_1739_reg[31]\(28) => grp_Autocorrelation_fu_103_n_22,
      \add_ln122_reg_1739_reg[31]\(27) => grp_Autocorrelation_fu_103_n_23,
      \add_ln122_reg_1739_reg[31]\(26) => grp_Autocorrelation_fu_103_n_24,
      \add_ln122_reg_1739_reg[31]\(25) => grp_Autocorrelation_fu_103_n_25,
      \add_ln122_reg_1739_reg[31]\(24) => grp_Autocorrelation_fu_103_n_26,
      \add_ln122_reg_1739_reg[31]\(23) => grp_Autocorrelation_fu_103_n_27,
      \add_ln122_reg_1739_reg[31]\(22) => grp_Autocorrelation_fu_103_n_28,
      \add_ln122_reg_1739_reg[31]\(21) => grp_Autocorrelation_fu_103_n_29,
      \add_ln122_reg_1739_reg[31]\(20) => grp_Autocorrelation_fu_103_n_30,
      \add_ln122_reg_1739_reg[31]\(19) => grp_Autocorrelation_fu_103_n_31,
      \add_ln122_reg_1739_reg[31]\(18) => grp_Autocorrelation_fu_103_n_32,
      \add_ln122_reg_1739_reg[31]\(17) => grp_Autocorrelation_fu_103_n_33,
      \add_ln122_reg_1739_reg[31]\(16) => grp_Autocorrelation_fu_103_n_34,
      \add_ln122_reg_1739_reg[31]\(15) => grp_Autocorrelation_fu_103_n_35,
      \add_ln122_reg_1739_reg[31]\(14) => grp_Autocorrelation_fu_103_n_36,
      \add_ln122_reg_1739_reg[31]\(13) => grp_Autocorrelation_fu_103_n_37,
      \add_ln122_reg_1739_reg[31]\(12) => grp_Autocorrelation_fu_103_n_38,
      \add_ln122_reg_1739_reg[31]\(11) => grp_Autocorrelation_fu_103_n_39,
      \add_ln122_reg_1739_reg[31]\(10) => grp_Autocorrelation_fu_103_n_40,
      \add_ln122_reg_1739_reg[31]\(9) => grp_Autocorrelation_fu_103_n_41,
      \add_ln122_reg_1739_reg[31]\(8) => grp_Autocorrelation_fu_103_n_42,
      \add_ln122_reg_1739_reg[31]\(7) => grp_Autocorrelation_fu_103_n_43,
      \add_ln122_reg_1739_reg[31]\(6) => grp_Autocorrelation_fu_103_n_44,
      \add_ln122_reg_1739_reg[31]\(5) => grp_Autocorrelation_fu_103_n_45,
      \add_ln122_reg_1739_reg[31]\(4) => grp_Autocorrelation_fu_103_n_46,
      \add_ln122_reg_1739_reg[31]\(3) => grp_Autocorrelation_fu_103_n_47,
      \add_ln122_reg_1739_reg[31]\(2) => grp_Autocorrelation_fu_103_n_48,
      \add_ln122_reg_1739_reg[31]\(1) => grp_Autocorrelation_fu_103_n_49,
      \add_ln122_reg_1739_reg[31]\(0) => grp_Autocorrelation_fu_103_n_50,
      \add_ln122_reg_1739_reg[39]\(0) => grp_Autocorrelation_fu_103_n_255,
      address0(3 downto 0) => L_ACF_address0(3 downto 0),
      address1(3) => grp_Autocorrelation_fu_103_L_ACF_address1(3),
      address1(2) => grp_Autocorrelation_fu_103_n_74,
      address1(1) => grp_Autocorrelation_fu_103_n_75,
      address1(0) => grp_Autocorrelation_fu_103_n_76,
      and_ln107_4_fu_647_p2 => and_ln107_4_fu_647_p2,
      \and_ln107_4_reg_1458_reg[0]\(0) => icmp_ln107_fu_435_p2,
      and_ln107_fu_611_p2 => and_ln107_fu_611_p2,
      \ap_CS_fsm_reg[1]\(1) => ap_NS_fsm_0(23),
      \ap_CS_fsm_reg[1]\(0) => ap_NS_fsm_0(2),
      \ap_CS_fsm_reg[23]\ => grp_Reflection_coefficients_fu_113_n_31,
      \ap_CS_fsm_reg[2]\(0) => grp_Reflection_coefficients_fu_113_bitoff_ce3,
      ap_clk => ap_clk,
      ce0 => L_ACF_ce0,
      ce1 => L_ACF_ce1,
      d0(15 downto 0) => d0(15 downto 0),
      d1(63 downto 0) => grp_Autocorrelation_fu_103_L_ACF_d1(63 downto 0),
      grp_Autocorrelation_fu_103_bitoff_address0(1) => grp_Autocorrelation_fu_103_bitoff_address0(6),
      grp_Autocorrelation_fu_103_bitoff_address0(0) => grp_Autocorrelation_fu_103_bitoff_address0(4),
      icmp_ln162_fu_429_p2 => icmp_ln162_fu_429_p2,
      or_ln107_fu_653_p2 => or_ln107_fu_653_p2,
      q0(63 downto 0) => L_ACF_q0(63 downto 0),
      \q0_reg[15]\(5) => sh_prom_cast_cast_cast_cast_reg_14690,
      \q0_reg[15]\(4) => grp_Reflection_coefficients_fu_113_n_73,
      \q0_reg[15]\(3) => grp_Reflection_coefficients_fu_113_n_74,
      \q0_reg[15]\(2) => grp_Reflection_coefficients_fu_113_n_75,
      \q0_reg[15]\(1) => grp_Reflection_coefficients_fu_113_n_76,
      \q0_reg[15]\(0) => grp_Reflection_coefficients_fu_113_n_77,
      \q0_reg[1]\(15) => grp_Autocorrelation_fu_103_bitoff_address2(7),
      \q0_reg[1]\(14 downto 0) => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_smax_out(14 downto 0),
      \q0_reg[3]\(0) => ap_CS_fsm_state4,
      q1(63 downto 0) => L_ACF_q1(63 downto 0),
      ram_reg_bram_0_0(7) => L_ACF_U_n_301,
      ram_reg_bram_0_0(6) => L_ACF_U_n_302,
      ram_reg_bram_0_0(5) => L_ACF_U_n_303,
      ram_reg_bram_0_0(4) => L_ACF_U_n_304,
      ram_reg_bram_0_0(3) => L_ACF_U_n_305,
      ram_reg_bram_0_0(2) => L_ACF_U_n_306,
      ram_reg_bram_0_0(1) => L_ACF_U_n_307,
      ram_reg_bram_0_0(0) => L_ACF_U_n_308,
      ram_reg_bram_0_1(7) => L_ACF_U_n_309,
      ram_reg_bram_0_1(6) => L_ACF_U_n_310,
      ram_reg_bram_0_1(5) => L_ACF_U_n_311,
      ram_reg_bram_0_1(4) => L_ACF_U_n_312,
      ram_reg_bram_0_1(3) => L_ACF_U_n_313,
      ram_reg_bram_0_1(2) => L_ACF_U_n_314,
      ram_reg_bram_0_1(1) => L_ACF_U_n_315,
      ram_reg_bram_0_1(0) => L_ACF_U_n_316,
      ram_reg_bram_0_2(0) => L_ACF_U_n_317,
      ram_reg_bram_0_3(0) => L_ACF_U_n_321,
      ram_reg_bram_0_4(3) => L_ACF_U_n_370,
      ram_reg_bram_0_4(2) => L_ACF_U_n_371,
      ram_reg_bram_0_4(1) => L_ACF_U_n_372,
      ram_reg_bram_0_4(0) => L_ACF_U_n_373,
      ram_reg_bram_0_5(3) => L_ACF_U_n_374,
      ram_reg_bram_0_5(2) => L_ACF_U_n_375,
      ram_reg_bram_0_5(1) => L_ACF_U_n_376,
      ram_reg_bram_0_5(0) => L_ACF_U_n_377,
      ram_reg_bram_1_0(63 downto 0) => add_ln122_fu_1085_p2(63 downto 0),
      ram_reg_bram_1_1(31 downto 0) => add_ln120_fu_958_p2(63 downto 32),
      ram_reg_bram_1_2(7) => L_ACF_U_n_322,
      ram_reg_bram_1_2(6) => L_ACF_U_n_323,
      ram_reg_bram_1_2(5) => L_ACF_U_n_324,
      ram_reg_bram_1_2(4) => L_ACF_U_n_325,
      ram_reg_bram_1_2(3) => L_ACF_U_n_326,
      ram_reg_bram_1_2(2) => L_ACF_U_n_327,
      ram_reg_bram_1_2(1) => L_ACF_U_n_328,
      ram_reg_bram_1_2(0) => L_ACF_U_n_329,
      ram_reg_bram_1_3(7) => L_ACF_U_n_330,
      ram_reg_bram_1_3(6) => L_ACF_U_n_331,
      ram_reg_bram_1_3(5) => L_ACF_U_n_332,
      ram_reg_bram_1_3(4) => L_ACF_U_n_333,
      ram_reg_bram_1_3(3) => L_ACF_U_n_334,
      ram_reg_bram_1_3(2) => L_ACF_U_n_335,
      ram_reg_bram_1_3(1) => L_ACF_U_n_336,
      ram_reg_bram_1_3(0) => L_ACF_U_n_337,
      ram_reg_bram_1_4(7) => L_ACF_U_n_338,
      ram_reg_bram_1_4(6) => L_ACF_U_n_339,
      ram_reg_bram_1_4(5) => L_ACF_U_n_340,
      ram_reg_bram_1_4(4) => L_ACF_U_n_341,
      ram_reg_bram_1_4(3) => L_ACF_U_n_342,
      ram_reg_bram_1_4(2) => L_ACF_U_n_343,
      ram_reg_bram_1_4(1) => L_ACF_U_n_344,
      ram_reg_bram_1_4(0) => L_ACF_U_n_345,
      ram_reg_bram_1_5(7) => L_ACF_U_n_346,
      ram_reg_bram_1_5(6) => L_ACF_U_n_347,
      ram_reg_bram_1_5(5) => L_ACF_U_n_348,
      ram_reg_bram_1_5(4) => L_ACF_U_n_349,
      ram_reg_bram_1_5(3) => L_ACF_U_n_350,
      ram_reg_bram_1_5(2) => L_ACF_U_n_351,
      ram_reg_bram_1_5(1) => L_ACF_U_n_352,
      ram_reg_bram_1_5(0) => L_ACF_U_n_353,
      ram_reg_bram_1_6(63 downto 0) => grp_Autocorrelation_fu_103_L_ACF_d0(63 downto 0),
      \smax_fu_46_reg[11]\(3) => L_ACF_U_n_378,
      \smax_fu_46_reg[11]\(2) => L_ACF_U_n_379,
      \smax_fu_46_reg[11]\(1) => L_ACF_U_n_380,
      \smax_fu_46_reg[11]\(0) => L_ACF_U_n_381,
      \smax_fu_46_reg[3]\(3) => L_ACF_U_n_382,
      \smax_fu_46_reg[3]\(2) => L_ACF_U_n_383,
      \smax_fu_46_reg[3]\(1) => L_ACF_U_n_384,
      \smax_fu_46_reg[3]\(0) => L_ACF_U_n_385
    );
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => grp_Reflection_coefficients_fu_113_n_49,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_12_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Reflection_coefficients_fu_113_n_48,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => i_fu_78_reg(2),
      I2 => i_fu_78_reg(3),
      I3 => i_fu_78_reg(0),
      I4 => i_fu_78_reg(1),
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_12\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_12\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst
    );
ap_idle_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_12_[0]\,
      I1 => ap_start,
      O => ap_idle
    );
bitoff_U: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_bitoff_ROM_AUTO_1R
     port map (
      D(4 downto 0) => sh_prom_cast_cast_cast_fu_751_p1(5 downto 1),
      E(0) => bitoff_ce2,
      Q(0) => bitoff_q1(0),
      and_ln107_4_reg_1458 => and_ln107_4_reg_1458,
      and_ln107_8_reg_1356 => and_ln107_8_reg_1356,
      and_ln107_reg_1350 => and_ln107_reg_1350,
      and_ln107_reg_1452 => and_ln107_reg_1452,
      ap_clk => ap_clk,
      icmp_ln107_reg_1330 => icmp_ln107_reg_1330,
      icmp_ln107_reg_1427 => icmp_ln107_reg_1427,
      \icmp_ln57_reg_1325_reg[0]\(0) => scalauto_2_fu_713_p3(2),
      \or_ln107_2_fu_738_p2__1\ => \or_ln107_2_fu_738_p2__1\,
      or_ln107_reg_1361 => or_ln107_reg_1361,
      or_ln107_reg_1463 => or_ln107_reg_1463,
      \q0_reg[0]_0\ => bitoff_U_n_21,
      \q0_reg[0]_1\ => bitoff_U_n_22,
      \q0_reg[2]_0\ => bitoff_U_n_17,
      \q0_reg[3]_0\(2 downto 1) => bitoff_q0(3 downto 2),
      \q0_reg[3]_0\(0) => bitoff_q0(0),
      \q0_reg[3]_1\(3) => L_ACF_U_n_378,
      \q0_reg[3]_1\(2) => L_ACF_U_n_379,
      \q0_reg[3]_1\(1) => L_ACF_U_n_380,
      \q0_reg[3]_1\(0) => L_ACF_U_n_381,
      \q1_reg[3]_0\ => bitoff_U_n_12,
      \q1_reg[3]_1\(3) => L_ACF_U_n_382,
      \q1_reg[3]_1\(2) => L_ACF_U_n_383,
      \q1_reg[3]_1\(1) => L_ACF_U_n_384,
      \q1_reg[3]_1\(0) => L_ACF_U_n_385,
      \q2_reg[0]_0\ => bitoff_U_n_16,
      \q2_reg[3]_0\(1) => bitoff_q2(3),
      \q2_reg[3]_0\(0) => bitoff_q2(0),
      \q2_reg[3]_1\(3) => L_ACF_U_n_370,
      \q2_reg[3]_1\(2) => L_ACF_U_n_371,
      \q2_reg[3]_1\(1) => L_ACF_U_n_372,
      \q2_reg[3]_1\(0) => L_ACF_U_n_373,
      \q3_reg[0]_0\(0) => bitoff_q3(0),
      \q3_reg[3]_0\(0) => bitoff_ce3,
      \q3_reg[3]_1\(3) => L_ACF_U_n_374,
      \q3_reg[3]_1\(2) => L_ACF_U_n_375,
      \q3_reg[3]_1\(1) => L_ACF_U_n_376,
      \q3_reg[3]_1\(0) => L_ACF_U_n_377,
      \scalauto_2_reg_1372_reg[2]\ => grp_Autocorrelation_fu_103_n_178,
      \scalauto_2_reg_1372_reg[2]_0\ => grp_Autocorrelation_fu_103_n_53,
      \sh_prom_cast_cast_cast_cast_reg_1469_reg[3]\ => grp_Reflection_coefficients_fu_113_n_70
    );
grp_Autocorrelation_fu_103: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_Autocorrelation
     port map (
      CO(0) => grp_Autocorrelation_fu_103_n_245,
      D(63 downto 0) => L_ACF_q1(63 downto 0),
      DI(0) => grp_Autocorrelation_fu_103_n_179,
      P(31) => grp_Autocorrelation_fu_103_n_19,
      P(30) => grp_Autocorrelation_fu_103_n_20,
      P(29) => grp_Autocorrelation_fu_103_n_21,
      P(28) => grp_Autocorrelation_fu_103_n_22,
      P(27) => grp_Autocorrelation_fu_103_n_23,
      P(26) => grp_Autocorrelation_fu_103_n_24,
      P(25) => grp_Autocorrelation_fu_103_n_25,
      P(24) => grp_Autocorrelation_fu_103_n_26,
      P(23) => grp_Autocorrelation_fu_103_n_27,
      P(22) => grp_Autocorrelation_fu_103_n_28,
      P(21) => grp_Autocorrelation_fu_103_n_29,
      P(20) => grp_Autocorrelation_fu_103_n_30,
      P(19) => grp_Autocorrelation_fu_103_n_31,
      P(18) => grp_Autocorrelation_fu_103_n_32,
      P(17) => grp_Autocorrelation_fu_103_n_33,
      P(16) => grp_Autocorrelation_fu_103_n_34,
      P(15) => grp_Autocorrelation_fu_103_n_35,
      P(14) => grp_Autocorrelation_fu_103_n_36,
      P(13) => grp_Autocorrelation_fu_103_n_37,
      P(12) => grp_Autocorrelation_fu_103_n_38,
      P(11) => grp_Autocorrelation_fu_103_n_39,
      P(10) => grp_Autocorrelation_fu_103_n_40,
      P(9) => grp_Autocorrelation_fu_103_n_41,
      P(8) => grp_Autocorrelation_fu_103_n_42,
      P(7) => grp_Autocorrelation_fu_103_n_43,
      P(6) => grp_Autocorrelation_fu_103_n_44,
      P(5) => grp_Autocorrelation_fu_103_n_45,
      P(4) => grp_Autocorrelation_fu_103_n_46,
      P(3) => grp_Autocorrelation_fu_103_n_47,
      P(2) => grp_Autocorrelation_fu_103_n_48,
      P(1) => grp_Autocorrelation_fu_103_n_49,
      P(0) => grp_Autocorrelation_fu_103_n_50,
      Q(2) => ap_CS_fsm_state14,
      Q(1) => ap_CS_fsm_state13,
      Q(0) => grp_Autocorrelation_fu_103_bitoff_ce0,
      S(0) => grp_Autocorrelation_fu_103_n_246,
      WEA(0) => L_ACF_we1,
      WEBWE(0) => L_ACF_we0,
      \add_ln120_reg_1688_reg[63]_0\(31 downto 0) => add_ln120_fu_958_p2(63 downto 32),
      \add_ln122_reg_1739_reg[63]_0\(63 downto 0) => add_ln122_fu_1085_p2(63 downto 0),
      address0(2) => L_ACF_address0(3),
      address0(1 downto 0) => L_ACF_address0(1 downto 0),
      address1(3) => grp_Autocorrelation_fu_103_L_ACF_address1(3),
      address1(2) => grp_Autocorrelation_fu_103_n_74,
      address1(1) => grp_Autocorrelation_fu_103_n_75,
      address1(0) => grp_Autocorrelation_fu_103_n_76,
      and_ln107_8_reg_1356 => and_ln107_8_reg_1356,
      and_ln107_reg_1350 => and_ln107_reg_1350,
      \ap_CS_fsm_reg[0]_0\ => grp_Autocorrelation_fu_103_n_254,
      \ap_CS_fsm_reg[18]_0\ => grp_Autocorrelation_fu_103_n_113,
      \ap_CS_fsm_reg[5]_0\ => grp_Autocorrelation_fu_103_n_112,
      ap_clk => ap_clk,
      ap_clk_0(0) => grp_Autocorrelation_fu_103_n_51,
      ap_clk_1(0) => grp_Autocorrelation_fu_103_n_52,
      ap_rst => ap_rst,
      ap_start => ap_start,
      \b_assign_reg_1385_reg[13]_0\ => bitoff_U_n_22,
      ce1 => L_ACF_ce1,
      d1(63 downto 0) => grp_Autocorrelation_fu_103_L_ACF_d1(63 downto 0),
      \empty_fu_94_reg[63]\(63 downto 0) => grp_Autocorrelation_fu_103_L_ACF_d0(63 downto 0),
      grp_Autocorrelation_fu_103_L_ACF_address0(0) => grp_Autocorrelation_fu_103_L_ACF_address0(2),
      grp_Autocorrelation_fu_103_ap_start_reg => grp_Autocorrelation_fu_103_ap_start_reg,
      grp_Autocorrelation_fu_103_ap_start_reg_reg(1 downto 0) => ap_NS_fsm(2 downto 1),
      grp_Autocorrelation_fu_103_bitoff_address0(1) => grp_Autocorrelation_fu_103_bitoff_address0(6),
      grp_Autocorrelation_fu_103_bitoff_address0(0) => grp_Autocorrelation_fu_103_bitoff_address0(4),
      icmp_ln107_reg_1330 => icmp_ln107_reg_1330,
      \icmp_ln57_reg_1325_reg[0]_0\ => grp_Autocorrelation_fu_103_n_53,
      \icmp_ln62_1_reg_1381_reg[0]_0\ => bitoff_U_n_16,
      \icmp_ln62_1_reg_1381_reg[0]_1\(1) => bitoff_q2(3),
      \icmp_ln62_1_reg_1381_reg[0]_1\(0) => bitoff_q2(0),
      \icmp_ln62_1_reg_1381_reg[0]_2\ => bitoff_U_n_12,
      \icmp_ln62_1_reg_1381_reg[0]_3\(2 downto 1) => bitoff_q0(3 downto 2),
      \icmp_ln62_1_reg_1381_reg[0]_3\(0) => bitoff_q0(0),
      \icmp_ln62_1_reg_1381_reg[0]_4\ => bitoff_U_n_21,
      \icmp_ln62_reg_1377_reg[0]_0\ => bitoff_U_n_17,
      indata_address0(7 downto 0) => indata_address0(7 downto 0),
      indata_address1(7 downto 0) => indata_address1(7 downto 0),
      indata_ce0 => indata_ce0,
      indata_ce1 => indata_ce1,
      indata_d0(15 downto 0) => indata_d0(15 downto 0),
      indata_q0(15 downto 0) => indata_q0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0),
      indata_we0 => indata_we0,
      or_ln107_reg_1361 => or_ln107_reg_1361,
      \or_ln107_reg_1361_reg[0]_0\ => grp_Autocorrelation_fu_103_n_178,
      q0(63 downto 0) => L_ACF_q0(63 downto 0),
      ram_reg_bram_0(0) => grp_Autocorrelation_fu_103_n_180,
      ram_reg_bram_0_0(0) => grp_Autocorrelation_fu_103_n_247,
      ram_reg_bram_0_1(0) => grp_Autocorrelation_fu_103_n_255,
      ram_reg_bram_1(2) => i_fu_150_reg(3),
      ram_reg_bram_1(1 downto 0) => i_fu_150_reg(1 downto 0),
      ram_reg_bram_1_0(0) => ap_CS_fsm_state4_1,
      ram_reg_bram_1_1(2) => ap_CS_fsm_state4,
      ram_reg_bram_1_1(1) => ap_CS_fsm_state2,
      ram_reg_bram_1_1(0) => \ap_CS_fsm_reg_n_12_[0]\,
      \reg_427_reg[63]_0\(63 downto 0) => \p_1_in__0\(63 downto 0),
      \scalauto_2_reg_1372[2]_i_3_0\(0) => bitoff_q1(0),
      \scalauto_2_reg_1372_reg[2]_0\(0) => scalauto_2_fu_713_p3(2),
      smax_out(15) => grp_Autocorrelation_fu_103_bitoff_address2(7),
      smax_out(14 downto 0) => grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_smax_out(14 downto 0)
    );
grp_Autocorrelation_fu_103_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Autocorrelation_fu_103_n_254,
      Q => grp_Autocorrelation_fu_103_ap_start_reg,
      R => ap_rst
    );
grp_Quantization_and_coding_fu_122: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_Quantization_and_coding
     port map (
      B(3) => sel0(6),
      B(2 downto 1) => sel0(3 downto 2),
      B(0) => ap_phi_mux_retval_0_i43_phi_fu_384_p4(0),
      CO(0) => icmp_ln243_fu_233_p2,
      D(1) => ap_NS_fsm(6),
      D(0) => ap_NS_fsm(0),
      LARc_address0(1 downto 0) => LARc_address0(2 downto 1),
      \LARc_address0[2]\(1 downto 0) => LARc_addr_reg_317(2 downto 1),
      \LARc_address0[2]_0\ => grp_Reflection_coefficients_fu_113_n_52,
      LARc_address0_1_sp_1 => grp_Reflection_coefficients_fu_113_n_67,
      LARc_address1(1 downto 0) => LARc_address1(2 downto 1),
      \LARc_address1[2]\(1 downto 0) => idx_fu_74_reg(2 downto 1),
      LARc_ce1 => LARc_ce1,
      LARc_d0(3) => LARc_d0(6),
      LARc_d0(2 downto 1) => LARc_d0(3 downto 2),
      LARc_d0(0) => LARc_d0(0),
      \LARc_d0[1]\(0) => p_0_in,
      \LARc_d0[2]_0\ => grp_Reflection_coefficients_fu_113_n_60,
      \LARc_d0[4]_INST_0_i_1\ => grp_Reflection_coefficients_fu_113_n_65,
      \LARc_d0[5]_INST_0_i_6\ => grp_Reflection_coefficients_fu_113_n_64,
      \LARc_d0[5]_INST_0_i_6_0\ => grp_Reflection_coefficients_fu_113_n_63,
      \LARc_d0[5]_INST_0_i_6_1\ => grp_Reflection_coefficients_fu_113_n_62,
      \LARc_d0[5]_INST_0_i_6_2\ => grp_Reflection_coefficients_fu_113_n_61,
      \LARc_d0[6]\ => grp_Reflection_coefficients_fu_113_n_58,
      \LARc_d0[6]_0\ => grp_Reflection_coefficients_fu_113_n_54,
      \LARc_d0[6]_1\ => grp_Reflection_coefficients_fu_113_n_47,
      \LARc_d0[6]_2\ => grp_Reflection_coefficients_fu_113_n_46,
      \LARc_d0[6]_3\ => grp_Reflection_coefficients_fu_113_n_45,
      LARc_d0_0_sp_1 => grp_Reflection_coefficients_fu_113_n_57,
      LARc_d0_2_sp_1 => grp_Reflection_coefficients_fu_113_n_68,
      LARc_d0_3_sp_1 => grp_Reflection_coefficients_fu_113_n_59,
      LARc_d1(6 downto 0) => \^larc_d1\(6 downto 0),
      LARc_q0(15 downto 0) => LARc_q0(15 downto 0),
      LARc_q1(15 downto 0) => LARc_q1(15 downto 0),
      \LARc_q1[0]_0\ => grp_Quantization_and_coding_fu_122_n_37,
      \LARc_q1[10]_0\ => grp_Quantization_and_coding_fu_122_n_39,
      LARc_q1_0_sp_1 => grp_Quantization_and_coding_fu_122_n_16,
      LARc_q1_10_sp_1 => grp_Quantization_and_coding_fu_122_n_38,
      LARc_q1_15_sp_1 => grp_Quantization_and_coding_fu_122_n_18,
      LARc_q1_1_sp_1 => grp_Quantization_and_coding_fu_122_n_41,
      LARc_q1_3_sp_1 => grp_Quantization_and_coding_fu_122_n_40,
      LARc_we0 => grp_Reflection_coefficients_fu_113_n_44,
      LARc_we1 => LARc_we1,
      Q(3) => ap_CS_fsm_state8,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => \ap_CS_fsm_reg_n_12_[0]\,
      \ap_CS_fsm_reg[6]_0\ => grp_Quantization_and_coding_fu_122_n_26,
      \ap_CS_fsm_reg[6]_1\ => grp_Quantization_and_coding_fu_122_n_28,
      \ap_CS_fsm_reg[7]_0\(0) => grp_Quantization_and_coding_fu_122_ap_ready,
      \ap_CS_fsm_reg[7]_1\ => grp_Quantization_and_coding_fu_122_n_27,
      \ap_CS_fsm_reg[7]_2\ => grp_Quantization_and_coding_fu_122_n_42,
      \ap_CS_fsm_reg[7]_3\ => grp_Quantization_and_coding_fu_122_n_44,
      ap_clk => ap_clk,
      ap_done => \^ap_done\,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst => ap_rst,
      ap_start => ap_start,
      grp_Quantization_and_coding_fu_122_ap_start_reg => grp_Quantization_and_coding_fu_122_ap_start_reg,
      \select_ln283_1_reg_1499_reg[4]_0\ => grp_Quantization_and_coding_fu_122_n_43
    );
grp_Quantization_and_coding_fu_122_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Quantization_and_coding_fu_122_n_44,
      Q => grp_Quantization_and_coding_fu_122_ap_start_reg,
      R => ap_rst
    );
grp_Reflection_coefficients_fu_113: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis_Reflection_coefficients
     port map (
      B(3) => sel0(6),
      B(2 downto 1) => sel0(3 downto 2),
      B(0) => ap_phi_mux_retval_0_i43_phi_fu_384_p4(0),
      CO(0) => icmp_ln243_fu_233_p2,
      D(1) => ap_NS_fsm_0(23),
      D(0) => ap_NS_fsm_0(2),
      E(0) => bitoff_ce2,
      LARc_address0(0) => LARc_address0(0),
      \LARc_address0[0]\(0) => LARc_addr_reg_317(0),
      LARc_ce0 => LARc_ce0,
      LARc_ce0_0 => grp_Quantization_and_coding_fu_122_n_26,
      LARc_d0(11 downto 3) => LARc_d0(15 downto 7),
      LARc_d0(2 downto 1) => LARc_d0(5 downto 4),
      LARc_d0(0) => LARc_d0(1),
      \LARc_d0[1]_0\ => grp_Quantization_and_coding_fu_122_n_27,
      \LARc_d0[4]_0\(0) => grp_Quantization_and_coding_fu_122_ap_ready,
      \LARc_d0[4]_1\ => grp_Quantization_and_coding_fu_122_n_40,
      \LARc_d0[4]_2\ => grp_Quantization_and_coding_fu_122_n_18,
      \LARc_d0[4]_3\ => grp_Quantization_and_coding_fu_122_n_16,
      \LARc_d0[4]_4\ => grp_Quantization_and_coding_fu_122_n_38,
      \LARc_d0[5]_INST_0_i_1_0\ => grp_Quantization_and_coding_fu_122_n_39,
      \LARc_d0[8]_INST_0_i_7_0\ => grp_Quantization_and_coding_fu_122_n_41,
      LARc_d0_1_sp_1 => grp_Quantization_and_coding_fu_122_n_37,
      LARc_d0_4_sp_1 => grp_Quantization_and_coding_fu_122_n_43,
      LARc_d0_5_sp_1 => grp_Quantization_and_coding_fu_122_n_42,
      LARc_q1(15 downto 0) => LARc_q1(15 downto 0),
      \LARc_q1[10]_0\ => grp_Reflection_coefficients_fu_113_n_64,
      \LARc_q1[15]\(0) => p_0_in,
      \LARc_q1[15]_0\ => grp_Reflection_coefficients_fu_113_n_45,
      \LARc_q1[15]_1\ => grp_Reflection_coefficients_fu_113_n_47,
      \LARc_q1[15]_2\ => grp_Reflection_coefficients_fu_113_n_63,
      \LARc_q1[2]_0\ => grp_Reflection_coefficients_fu_113_n_65,
      \LARc_q1[3]_0\ => grp_Reflection_coefficients_fu_113_n_59,
      \LARc_q1[5]_0\ => grp_Reflection_coefficients_fu_113_n_61,
      LARc_q1_10_sp_1 => grp_Reflection_coefficients_fu_113_n_60,
      LARc_q1_2_sp_1 => grp_Reflection_coefficients_fu_113_n_62,
      LARc_q1_3_sp_1 => grp_Reflection_coefficients_fu_113_n_46,
      LARc_q1_4_sp_1 => grp_Reflection_coefficients_fu_113_n_57,
      LARc_q1_5_sp_1 => grp_Reflection_coefficients_fu_113_n_58,
      LARc_we0 => LARc_we0,
      LARc_we0_0(4) => ap_CS_fsm_state8,
      LARc_we0_0(3) => ap_CS_fsm_pp0_stage0,
      LARc_we0_0(2) => ap_CS_fsm_state4,
      LARc_we0_0(1) => ap_CS_fsm_state3,
      LARc_we0_0(0) => ap_CS_fsm_state2,
      LARc_we0_1 => grp_Quantization_and_coding_fu_122_n_28,
      Q(1) => ap_CS_fsm_state4_1,
      Q(0) => grp_Reflection_coefficients_fu_113_bitoff_ce3,
      address0(0) => L_ACF_address0(2),
      and_ln107_4_fu_647_p2 => and_ln107_4_fu_647_p2,
      and_ln107_4_reg_1458 => and_ln107_4_reg_1458,
      and_ln107_fu_611_p2 => and_ln107_fu_611_p2,
      and_ln107_reg_1452 => and_ln107_reg_1452,
      \and_ln107_reg_1452_reg[0]_0\ => grp_Reflection_coefficients_fu_113_n_70,
      \ap_CS_fsm_reg[22]_0\ => grp_Reflection_coefficients_fu_113_n_54,
      \ap_CS_fsm_reg[23]_0\ => grp_Reflection_coefficients_fu_113_n_31,
      \ap_CS_fsm_reg[2]_0\ => grp_Reflection_coefficients_fu_113_n_71,
      \ap_CS_fsm_reg[3]_0\(1 downto 0) => ap_NS_fsm(4 downto 3),
      \ap_CS_fsm_reg[3]_1\(0) => bitoff_ce3,
      \ap_CS_fsm_reg[4]_0\ => grp_Reflection_coefficients_fu_113_n_44,
      \ap_CS_fsm_reg[4]_1\ => grp_Reflection_coefficients_fu_113_n_48,
      \ap_CS_fsm_reg[6]_0\ => grp_Reflection_coefficients_fu_113_n_68,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg(3 downto 0) => i_fu_78_reg(3 downto 0),
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst => ap_rst,
      ce0 => L_ACF_ce0,
      d0(15 downto 0) => d0(15 downto 0),
      grp_Autocorrelation_fu_103_L_ACF_address0(0) => grp_Autocorrelation_fu_103_L_ACF_address0(2),
      grp_Reflection_coefficients_fu_113_ap_start_reg => grp_Reflection_coefficients_fu_113_ap_start_reg,
      \i_fu_150_reg[1]_0\ => grp_Reflection_coefficients_fu_113_n_67,
      \i_fu_150_reg[2]_0\ => grp_Reflection_coefficients_fu_113_n_52,
      \i_fu_150_reg[3]_0\(2) => i_fu_150_reg(3),
      \i_fu_150_reg[3]_0\(1 downto 0) => i_fu_150_reg(1 downto 0),
      \i_fu_78_reg[1]\ => grp_Reflection_coefficients_fu_113_n_49,
      \icmp_ln107_fu_435_p2_carry__0_0\(0) => L_ACF_U_n_317,
      \icmp_ln107_fu_435_p2_carry__0_1\(7) => L_ACF_U_n_309,
      \icmp_ln107_fu_435_p2_carry__0_1\(6) => L_ACF_U_n_310,
      \icmp_ln107_fu_435_p2_carry__0_1\(5) => L_ACF_U_n_311,
      \icmp_ln107_fu_435_p2_carry__0_1\(4) => L_ACF_U_n_312,
      \icmp_ln107_fu_435_p2_carry__0_1\(3) => L_ACF_U_n_313,
      \icmp_ln107_fu_435_p2_carry__0_1\(2) => L_ACF_U_n_314,
      \icmp_ln107_fu_435_p2_carry__0_1\(1) => L_ACF_U_n_315,
      \icmp_ln107_fu_435_p2_carry__0_1\(0) => L_ACF_U_n_316,
      \icmp_ln107_fu_435_p2_carry__1_0\(0) => L_ACF_U_n_321,
      \icmp_ln107_fu_435_p2_carry__1_1\(7) => L_ACF_U_n_301,
      \icmp_ln107_fu_435_p2_carry__1_1\(6) => L_ACF_U_n_302,
      \icmp_ln107_fu_435_p2_carry__1_1\(5) => L_ACF_U_n_303,
      \icmp_ln107_fu_435_p2_carry__1_1\(4) => L_ACF_U_n_304,
      \icmp_ln107_fu_435_p2_carry__1_1\(3) => L_ACF_U_n_305,
      \icmp_ln107_fu_435_p2_carry__1_1\(2) => L_ACF_U_n_306,
      \icmp_ln107_fu_435_p2_carry__1_1\(1) => L_ACF_U_n_307,
      \icmp_ln107_fu_435_p2_carry__1_1\(0) => L_ACF_U_n_308,
      icmp_ln107_reg_1427 => icmp_ln107_reg_1427,
      \icmp_ln107_reg_1427_reg[0]_0\(7) => L_ACF_U_n_322,
      \icmp_ln107_reg_1427_reg[0]_0\(6) => L_ACF_U_n_323,
      \icmp_ln107_reg_1427_reg[0]_0\(5) => L_ACF_U_n_324,
      \icmp_ln107_reg_1427_reg[0]_0\(4) => L_ACF_U_n_325,
      \icmp_ln107_reg_1427_reg[0]_0\(3) => L_ACF_U_n_326,
      \icmp_ln107_reg_1427_reg[0]_0\(2) => L_ACF_U_n_327,
      \icmp_ln107_reg_1427_reg[0]_0\(1) => L_ACF_U_n_328,
      \icmp_ln107_reg_1427_reg[0]_0\(0) => L_ACF_U_n_329,
      \icmp_ln107_reg_1427_reg[0]_1\(7) => L_ACF_U_n_330,
      \icmp_ln107_reg_1427_reg[0]_1\(6) => L_ACF_U_n_331,
      \icmp_ln107_reg_1427_reg[0]_1\(5) => L_ACF_U_n_332,
      \icmp_ln107_reg_1427_reg[0]_1\(4) => L_ACF_U_n_333,
      \icmp_ln107_reg_1427_reg[0]_1\(3) => L_ACF_U_n_334,
      \icmp_ln107_reg_1427_reg[0]_1\(2) => L_ACF_U_n_335,
      \icmp_ln107_reg_1427_reg[0]_1\(1) => L_ACF_U_n_336,
      \icmp_ln107_reg_1427_reg[0]_1\(0) => L_ACF_U_n_337,
      \icmp_ln107_reg_1427_reg[0]_2\(7) => L_ACF_U_n_338,
      \icmp_ln107_reg_1427_reg[0]_2\(6) => L_ACF_U_n_339,
      \icmp_ln107_reg_1427_reg[0]_2\(5) => L_ACF_U_n_340,
      \icmp_ln107_reg_1427_reg[0]_2\(4) => L_ACF_U_n_341,
      \icmp_ln107_reg_1427_reg[0]_2\(3) => L_ACF_U_n_342,
      \icmp_ln107_reg_1427_reg[0]_2\(2) => L_ACF_U_n_343,
      \icmp_ln107_reg_1427_reg[0]_2\(1) => L_ACF_U_n_344,
      \icmp_ln107_reg_1427_reg[0]_2\(0) => L_ACF_U_n_345,
      \icmp_ln107_reg_1427_reg[0]_3\(7) => L_ACF_U_n_346,
      \icmp_ln107_reg_1427_reg[0]_3\(6) => L_ACF_U_n_347,
      \icmp_ln107_reg_1427_reg[0]_3\(5) => L_ACF_U_n_348,
      \icmp_ln107_reg_1427_reg[0]_3\(4) => L_ACF_U_n_349,
      \icmp_ln107_reg_1427_reg[0]_3\(3) => L_ACF_U_n_350,
      \icmp_ln107_reg_1427_reg[0]_3\(2) => L_ACF_U_n_351,
      \icmp_ln107_reg_1427_reg[0]_3\(1) => L_ACF_U_n_352,
      \icmp_ln107_reg_1427_reg[0]_3\(0) => L_ACF_U_n_353,
      icmp_ln162_fu_429_p2 => icmp_ln162_fu_429_p2,
      \or_ln107_2_fu_738_p2__1\ => \or_ln107_2_fu_738_p2__1\,
      or_ln107_fu_653_p2 => or_ln107_fu_653_p2,
      or_ln107_reg_1463 => or_ln107_reg_1463,
      \q2_reg[3]\(0) => grp_Autocorrelation_fu_103_bitoff_ce0,
      ram_reg_bram_1(0) => icmp_ln107_fu_435_p2,
      ram_reg_bram_1_0 => grp_Autocorrelation_fu_103_n_112,
      ram_reg_bram_1_1 => grp_Autocorrelation_fu_103_n_113,
      \sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_0\(0) => bitoff_q0(0),
      \sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_1\(0) => bitoff_q3(0),
      \sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_2\(0) => bitoff_q2(0),
      \sh_prom_cast_cast_cast_cast_reg_1469_reg[0]_3\(0) => bitoff_q1(0),
      \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0\(5) => sh_prom_cast_cast_cast_cast_reg_14690,
      \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0\(4) => grp_Reflection_coefficients_fu_113_n_73,
      \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0\(3) => grp_Reflection_coefficients_fu_113_n_74,
      \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0\(2) => grp_Reflection_coefficients_fu_113_n_75,
      \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0\(1) => grp_Reflection_coefficients_fu_113_n_76,
      \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_0\(0) => grp_Reflection_coefficients_fu_113_n_77,
      \sh_prom_cast_cast_cast_cast_reg_1469_reg[5]_1\(4 downto 0) => sh_prom_cast_cast_cast_fu_751_p1(5 downto 1)
    );
grp_Reflection_coefficients_fu_113_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Reflection_coefficients_fu_113_n_71,
      Q => grp_Reflection_coefficients_fu_113_ap_start_reg,
      R => ap_rst
    );
\i_fu_78[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_78_reg(0),
      O => i_9_fu_161_p2(0)
    );
\i_fu_78[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_78_reg(1),
      I1 => i_fu_78_reg(0),
      O => i_9_fu_161_p2(1)
    );
\i_fu_78[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_fu_78_reg(2),
      I1 => i_fu_78_reg(0),
      I2 => i_fu_78_reg(1),
      O => i_9_fu_161_p2(2)
    );
\i_fu_78[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_start,
      I1 => \ap_CS_fsm_reg_n_12_[0]\,
      O => ap_NS_fsm12_out
    );
\i_fu_78[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880888888"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => i_fu_78_reg(2),
      I3 => i_fu_78_reg(3),
      I4 => i_fu_78_reg(0),
      I5 => i_fu_78_reg(1),
      O => i_fu_780
    );
\i_fu_78[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_fu_78_reg(3),
      I1 => i_fu_78_reg(1),
      I2 => i_fu_78_reg(0),
      I3 => i_fu_78_reg(2),
      O => i_9_fu_161_p2(3)
    );
\i_fu_78_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_780,
      D => i_9_fu_161_p2(0),
      Q => i_fu_78_reg(0),
      S => ap_NS_fsm12_out
    );
\i_fu_78_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_780,
      D => i_9_fu_161_p2(1),
      Q => i_fu_78_reg(1),
      R => ap_NS_fsm12_out
    );
\i_fu_78_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_780,
      D => i_9_fu_161_p2(2),
      Q => i_fu_78_reg(2),
      R => ap_NS_fsm12_out
    );
\i_fu_78_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_780,
      D => i_9_fu_161_p2(3),
      Q => i_fu_78_reg(3),
      R => ap_NS_fsm12_out
    );
\idx_fu_74[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx_fu_74_reg(0),
      O => add_ln237_fu_150_p2(0)
    );
\idx_fu_74[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx_fu_74_reg(1),
      I1 => idx_fu_74_reg(0),
      O => add_ln237_fu_150_p2(1)
    );
\idx_fu_74[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => idx_fu_74_reg(2),
      I1 => idx_fu_74_reg(0),
      I2 => idx_fu_74_reg(1),
      O => add_ln237_fu_150_p2(2)
    );
\idx_fu_74_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_780,
      D => add_ln237_fu_150_p2(0),
      Q => idx_fu_74_reg(0),
      R => ap_NS_fsm12_out
    );
\idx_fu_74_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_780,
      D => add_ln237_fu_150_p2(1),
      Q => idx_fu_74_reg(1),
      R => ap_NS_fsm12_out
    );
\idx_fu_74_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_fu_780,
      D => add_ln237_fu_150_p2(2),
      Q => idx_fu_74_reg(2),
      R => ap_NS_fsm12_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0 is
  port (
    indata_ce0 : out STD_LOGIC;
    indata_we0 : out STD_LOGIC;
    indata_ce1 : out STD_LOGIC;
    LARc_ce0 : out STD_LOGIC;
    LARc_we0 : out STD_LOGIC;
    LARc_ce1 : out STD_LOGIC;
    LARc_we1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    indata_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    indata_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    indata_address1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    indata_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    LARc_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    LARc_d0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    LARc_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    LARc_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    LARc_d1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    LARc_q1 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_0_hls_inst_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_0_hls_inst_0 : entity is "bd_0_hls_inst_0,Gsm_LPC_Analysis,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_0_hls_inst_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of bd_0_hls_inst_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_0_hls_inst_0 : entity is "Gsm_LPC_Analysis,Vivado 2023.2";
  attribute hls_module : string;
  attribute hls_module of bd_0_hls_inst_0 : entity is "yes";
end bd_0_hls_inst_0;

architecture STRUCTURE of bd_0_hls_inst_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^larc_d1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_LARc_d1_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 7 );
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "7'b0010000";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "7'b0000001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "7'b0000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "7'b0000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "7'b0001000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "7'b0100000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "7'b1000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, FREQ_HZ 125000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_done : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done";
  attribute X_INTERFACE_INFO of ap_idle : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle";
  attribute X_INTERFACE_INFO of ap_ready : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready";
  attribute X_INTERFACE_INFO of ap_rst : signal is "xilinx.com:signal:reset:1.0 ap_rst RST";
  attribute X_INTERFACE_PARAMETER of ap_rst : signal is "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_start : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start";
  attribute X_INTERFACE_INFO of LARc_address0 : signal is "xilinx.com:signal:data:1.0 LARc_address0 DATA";
  attribute X_INTERFACE_PARAMETER of LARc_address0 : signal is "XIL_INTERFACENAME LARc_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of LARc_address1 : signal is "xilinx.com:signal:data:1.0 LARc_address1 DATA";
  attribute X_INTERFACE_PARAMETER of LARc_address1 : signal is "XIL_INTERFACENAME LARc_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of LARc_d0 : signal is "xilinx.com:signal:data:1.0 LARc_d0 DATA";
  attribute X_INTERFACE_PARAMETER of LARc_d0 : signal is "XIL_INTERFACENAME LARc_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of LARc_d1 : signal is "xilinx.com:signal:data:1.0 LARc_d1 DATA";
  attribute X_INTERFACE_PARAMETER of LARc_d1 : signal is "XIL_INTERFACENAME LARc_d1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of LARc_q0 : signal is "xilinx.com:signal:data:1.0 LARc_q0 DATA";
  attribute X_INTERFACE_PARAMETER of LARc_q0 : signal is "XIL_INTERFACENAME LARc_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of LARc_q1 : signal is "xilinx.com:signal:data:1.0 LARc_q1 DATA";
  attribute X_INTERFACE_PARAMETER of LARc_q1 : signal is "XIL_INTERFACENAME LARc_q1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of indata_address0 : signal is "xilinx.com:signal:data:1.0 indata_address0 DATA";
  attribute X_INTERFACE_PARAMETER of indata_address0 : signal is "XIL_INTERFACENAME indata_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of indata_address1 : signal is "xilinx.com:signal:data:1.0 indata_address1 DATA";
  attribute X_INTERFACE_PARAMETER of indata_address1 : signal is "XIL_INTERFACENAME indata_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of indata_d0 : signal is "xilinx.com:signal:data:1.0 indata_d0 DATA";
  attribute X_INTERFACE_PARAMETER of indata_d0 : signal is "XIL_INTERFACENAME indata_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of indata_q0 : signal is "xilinx.com:signal:data:1.0 indata_q0 DATA";
  attribute X_INTERFACE_PARAMETER of indata_q0 : signal is "XIL_INTERFACENAME indata_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of indata_q1 : signal is "xilinx.com:signal:data:1.0 indata_q1 DATA";
  attribute X_INTERFACE_PARAMETER of indata_q1 : signal is "XIL_INTERFACENAME indata_q1, LAYERED_METADATA undef";
begin
  LARc_d1(15) <= \<const0>\;
  LARc_d1(14) <= \<const0>\;
  LARc_d1(13) <= \<const0>\;
  LARc_d1(12) <= \<const0>\;
  LARc_d1(11) <= \<const0>\;
  LARc_d1(10) <= \<const0>\;
  LARc_d1(9) <= \<const0>\;
  LARc_d1(8) <= \<const0>\;
  LARc_d1(7) <= \<const0>\;
  LARc_d1(6 downto 0) <= \^larc_d1\(6 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.bd_0_hls_inst_0_Gsm_LPC_Analysis
     port map (
      LARc_address0(2 downto 0) => LARc_address0(2 downto 0),
      LARc_address1(2 downto 0) => LARc_address1(2 downto 0),
      LARc_ce0 => LARc_ce0,
      LARc_ce1 => LARc_ce1,
      LARc_d0(15 downto 0) => LARc_d0(15 downto 0),
      LARc_d1(15 downto 7) => NLW_inst_LARc_d1_UNCONNECTED(15 downto 7),
      LARc_d1(6 downto 0) => \^larc_d1\(6 downto 0),
      LARc_q0(15 downto 0) => LARc_q0(15 downto 0),
      LARc_q1(15 downto 0) => LARc_q1(15 downto 0),
      LARc_we0 => LARc_we0,
      LARc_we1 => LARc_we1,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_rst => ap_rst,
      ap_start => ap_start,
      indata_address0(7 downto 0) => indata_address0(7 downto 0),
      indata_address1(7 downto 0) => indata_address1(7 downto 0),
      indata_ce0 => indata_ce0,
      indata_ce1 => indata_ce1,
      indata_d0(15 downto 0) => indata_d0(15 downto 0),
      indata_q0(15 downto 0) => indata_q0(15 downto 0),
      indata_q1(15 downto 0) => indata_q1(15 downto 0),
      indata_we0 => indata_we0
    );
end STRUCTURE;
