# fpga-odds-and-ends
Verilog HDL landfill, digital circuit design worst practice.
