\hypertarget{struct_d_m_a_m_u_x___channel___type_def}{}\doxysection{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a_m_u_x___channel___type_def}\index{DMAMUX\_Channel\_TypeDef@{DMAMUX\_Channel\_TypeDef}}


DMA Multiplexer.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def_ac780e241416beffb638e61756049fffc}{CCR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA Multiplexer. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_d_m_a_m_u_x___channel___type_def_ac780e241416beffb638e61756049fffc}\label{struct_d_m_a_m_u_x___channel___type_def_ac780e241416beffb638e61756049fffc}} 
\index{DMAMUX\_Channel\_TypeDef@{DMAMUX\_Channel\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!DMAMUX\_Channel\_TypeDef@{DMAMUX\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CCR}

DMA Multiplexer Channel x Control Register Address offset\+: 0x0004 $\ast$ (channel x) 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/alixh/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+10.\+1/\+TP\+\_\+\+Automatique/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g474xx_8h}{stm32g474xx.\+h}}\end{DoxyCompactItemize}
