<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Using a Common SystemVerilog Package" />
<meta name="abstract" content="With the “use” construct of VHDL, you can implement user-defined types (structures, enums, and multi-dimensional arrays) from SystemVerilog in a VHDL design. (Any other user-defined types are not supported.)" />
<meta name="description" content="With the “use” construct of VHDL, you can implement user-defined types (structures, enums, and multi-dimensional arrays) from SystemVerilog in a VHDL design. (Any other user-defined types are not supported.)" />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id98152a8a-3697-4e50-9f6d-a167d9e128a1" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Using a Common SystemVerilog Package</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Using a Common SystemVerilog Package" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="id98152a8a-3697-4e50-9f6d-a167d9e128a1">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Using a Common SystemVerilog Package</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">With the
“use” construct of VHDL, you can implement user-defined types (structures,
enums, and multi-dimensional arrays) from SystemVerilog in a VHDL
design. (Any other user-defined types are not supported.) </span>
</div>
<div class="section Subsections"><div class="section Subsection" id="id98152a8a-3697-4e50-9f6d-a167d9e128a1__id3f3146cf-0cbd-4a3c-babd-dabfd2cccf59"><p class="p">For example:</p>
<pre class="pre codeblock leveled"><code>use work.sv_pack.sv_type</code></pre><p class="p">In order to include a SystemVerilog package
in VHDL, you must compile it using the <span class="ph FontProperty HeadingLabel">‑mixedsvvh</span> argument
of the <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vlog', 'questa_sim_ref'); return false;">vlog</a> command (refer
to <a class="xref fm:HeadingOnly" href="#id98152a8a-3697-4e50-9f6d-a167d9e128a1__id66530167-861a-4489-b4d4-d40c4a352b07">Usage Notes</a>, below).</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">You must use the
vcom -mixedsvvh option when compiling the common package, and the
following types must be defined in a common package if you want
to use them at the SystemVerilog-VHDL boundary:</p>
<ul class="ul NoteList"><li class="li NoteListItem">Strucures</li>
<li class="li NoteListItem">Enumerations with base type as 32-bit 2-state integer</li>
<li class="li NoteListItem">Multi-dimensional arrays of all supported types</li>
</ul>
</div>
<p class="p"><a class="xref fm:Table" href="#id98152a8a-3697-4e50-9f6d-a167d9e128a1__idd54a2b00-5fae-48d9-af4d-9fbbb6bdb9d4">Table 1</a> lists all supported types inside SystemVerilog structures. </p>

<div class="tablenoborder"><table cellpadding="4" cellspacing="0" summary="" id="id98152a8a-3697-4e50-9f6d-a167d9e128a1__idd54a2b00-5fae-48d9-af4d-9fbbb6bdb9d4" class="table" frame="border" border="1" rules="cols"><caption><span class="tablecap"><span class="table--title-label">Table 1. </span>Supported Types Inside SystemVerilog Structure</span></caption><colgroup><col style="width:1.941in" /><col style="width:1.410in" /><col style="width:3.150in" /></colgroup><thead class="thead" style="text-align:left;"><tr class="row"><th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d287968e191"><p class="p">SystemVerilog Type</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d287968e194"><p class="p">VHDL Type</p>
</th>
<th class="entry cellrowborder default-entry" style="vertical-align:top;" id="d287968e197"><p class="p">Comments</p>
</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e191 "><p class="p">bit</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e194 "><p class="p">bit</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e197 "><p class="p">bit types</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e191 "><p class="p">logic, reg</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e194 "><p class="p">std_logic</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e197 "><p class="p">multi-valued types</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e191 "><p class="p">enum</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e194 "><p class="p">enum</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e197 "><p class="p">SystemVerilog enums of
only 2-state int base type supported</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e191 "><p class="p">struct</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e194 "><p class="p">record</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e197 "><p class="p">unpacked structure</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e191 "><p class="p">packed struct</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e194 "><p class="p">record</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e197 "><p class="p">packed structure</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e191 "><p class="p">real</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e194 "><p class="p">real</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e197 "><p class="p">2-state data type, 64-bit
real number</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e191 "><p class="p">shortreal</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e194 "><p class="p">real</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e197 "><p class="p">2-state data type, 32-bit
real number</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e191 "><p class="p">multi-D arrays</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e194 "><p class="p">multi-D arrays</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e197 "><p class="p">multi-dimensional arrays
of supported types</p>
</td>
</tr>
<tr class="row"><td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e191 "><p class="p">byte, int, shortint, longint</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e194 "><p class="p">integer</p>
</td>
<td class="entry cellrowborder default-entry" style="vertical-align:top;" headers="d287968e197 "><p class="p">integer types</p>
</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="section Subsection" id="id98152a8a-3697-4e50-9f6d-a167d9e128a1__id66530167-861a-4489-b4d4-d40c4a352b07"><h2 class="title Subheading sectiontitle">Usage Notes</h2><p class="p">When using a common SystemVerilog package at
a SystemVerilog-VHDL boundary, you should compile the SystemVerilog
package with the <span class="ph FontProperty HeadingLabel">-mixedsvvh</span> argument
of the vlog command, as follows: </p>
<p class="lines ApplCommand">vlog -mixedsvvh [b | s | v] &lt;sv_package&gt; </p>
<p class="p">When you compile a SystemVerilog package with <span class="ph FontProperty HeadingLabel">-mixedsvvh</span>,
the package can be included in a VHDL design as if it were defined
in VHDL itself. </p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">If you do not specify
b, s, or v with -mixedsvvh, the default treatment of data types
is applied. </p>
</div>
</div>
<div class="section Subsection" id="id98152a8a-3697-4e50-9f6d-a167d9e128a1__ide234fe2c-0dc3-48b9-852b-96c17e8859b9"><h2 class="title Subheading sectiontitle">Example</h2><p class="p">The following SystemVerilog package contains
a type named st_pack, which you want to use at the SystemVerilog-VHDL
mixed-language boundary. </p>
<pre class="pre codeblock"><code>/*----------pack.sv---------------*/
package pack;
  typedef struct {
    bit [3:0] a;
    bit b;
  } st_pack;
endpackage</code></pre><p class="p">To use this package (and type) at a SystemVerilog-VHDL
boundary, you must compile it using vlog ‑mixedsvvh: </p>
<p class="lines ApplCommand">vlog -mixedsvvh pack.sv</p>
<p class="p">You can now include this package (st_pack)
in the VHDL design, as if it were a VHDL package: </p>
<pre class="pre codeblock"><code>--/*------VHDL_file--------*/
<span class="ph FontProperty HeadingLabel">use work.pack.all</span>; -- including the SV package in VHDL</code></pre><pre class="pre codeblock"><code>entity top is
end entity;</code></pre><pre class="pre codeblock"><code>architecture arch of top is
  component bot
    port(
      in1  : in <span class="ph FontProperty HeadingLabel">st_pack</span>; -- using type from the SV package.
      out1 : out <span class="ph FontProperty HeadingLabel">st_pack</span>);
  end component;</code></pre><pre class="pre codeblock"><code>  signal sin1, sout1 : st_pack;
begin
...
end arch;</code></pre><pre class="pre codeblock"><code>/*------SV Module--------*/
import pack::*;</code></pre><pre class="pre codeblock"><code>module bot(input st_pack in1, output st_pack out1);
...
endmodule</code></pre></div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_SharingUserDefinedTypes_id1fd77c2b.html" title="You can use shared VHDL packages for both VHDL and Verilog/SystemVerilog. Each usage takes a different VHDL construct.">Sharing User-Defined Types</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Using a Common SystemVerilog Package"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_UsingCommonSystemverilogPackage_id98152a8a.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>