
Ultrasonic.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000061fa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000164  00800060  000061fa  0000628e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001f  008001c4  008001c4  000063f2  2**0
                  ALLOC
  3 .stab         000060cc  00000000  00000000  000063f4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000023e4  00000000  00000000  0000c4c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000e8a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  0000ea44  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  0000ec36  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  00011041  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  000123c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  000135a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  00013760  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  00013a56  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  000143c4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 bf 10 	jmp	0x217e	; 0x217e <__vector_1>
       8:	0c 94 f2 10 	jmp	0x21e4	; 0x21e4 <__vector_2>
       c:	0c 94 25 11 	jmp	0x224a	; 0x224a <__vector_3>
      10:	0c 94 ba 09 	jmp	0x1374	; 0x1374 <__vector_4>
      14:	0c 94 87 09 	jmp	0x130e	; 0x130e <__vector_5>
      18:	0c 94 f3 0a 	jmp	0x15e6	; 0x15e6 <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 26 0b 	jmp	0x164c	; 0x164c <__vector_9>
      28:	0c 94 46 0c 	jmp	0x188c	; 0x188c <__vector_10>
      2c:	0c 94 13 0c 	jmp	0x1826	; 0x1826 <__vector_11>
      30:	0c 94 22 0d 	jmp	0x1a44	; 0x1a44 <__vector_12>
      34:	0c 94 69 08 	jmp	0x10d2	; 0x10d2 <__vector_13>
      38:	0c 94 9c 08 	jmp	0x1138	; 0x1138 <__vector_14>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 42 17 	jmp	0x2e84	; 0x2e84 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea ef       	ldi	r30, 0xFA	; 250
      68:	f1 e6       	ldi	r31, 0x61	; 97
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a4 3c       	cpi	r26, 0xC4	; 196
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a4 ec       	ldi	r26, 0xC4	; 196
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a3 3e       	cpi	r26, 0xE3	; 227
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 d2 2e 	call	0x5da4	; 0x5da4 <main>
      8a:	0c 94 fb 30 	jmp	0x61f6	; 0x61f6 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 c4 30 	jmp	0x6188	; 0x6188 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	ab e6       	ldi	r26, 0x6B	; 107
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 e0 30 	jmp	0x61c0	; 0x61c0 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 d0 30 	jmp	0x61a0	; 0x61a0 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 ec 30 	jmp	0x61d8	; 0x61d8 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 d0 30 	jmp	0x61a0	; 0x61a0 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 ec 30 	jmp	0x61d8	; 0x61d8 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 c4 30 	jmp	0x6188	; 0x6188 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8b e6       	ldi	r24, 0x6B	; 107
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 e0 30 	jmp	0x61c0	; 0x61c0 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 cc 30 	jmp	0x6198	; 0x6198 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	6b e6       	ldi	r22, 0x6B	; 107
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 e8 30 	jmp	0x61d0	; 0x61d0 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 d0 30 	jmp	0x61a0	; 0x61a0 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 ec 30 	jmp	0x61d8	; 0x61d8 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 d0 30 	jmp	0x61a0	; 0x61a0 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 ec 30 	jmp	0x61d8	; 0x61d8 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 d0 30 	jmp	0x61a0	; 0x61a0 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 ec 30 	jmp	0x61d8	; 0x61d8 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 d4 30 	jmp	0x61a8	; 0x61a8 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 f0 30 	jmp	0x61e0	; 0x61e0 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 cc 30 	jmp	0x6198	; 0x6198 <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 e8 30 	jmp	0x61d0	; 0x61d0 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	ed 58       	subi	r30, 0x8D	; 141
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <USART_voidInit>:
static void (*Global_UDRECallBack)(void)= NULL;
static void (*Global_RXCCallBack)(void)= NULL;


void USART_voidInit()
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
#if SPEED_OPERATION == USART_DOUBLE_SPEED_MODE
#define UBRR_VALUE (((f32)F_OSC/(8 * USART_BAUDRATE))-1)
	SET_BIT(UCSRA,UCSRA_U2X);    /* Configure UART double speed rate*/
     e36:	ab e2       	ldi	r26, 0x2B	; 43
     e38:	b0 e0       	ldi	r27, 0x00	; 0
     e3a:	eb e2       	ldi	r30, 0x2B	; 43
     e3c:	f0 e0       	ldi	r31, 0x00	; 0
     e3e:	80 81       	ld	r24, Z
     e40:	82 60       	ori	r24, 0x02	; 2
     e42:	8c 93       	st	X, r24
	 * UPM1:0 = 0 (Disable parity)
	 * USBS   = 0 (One bit stop bit)
	 * UCSZ1  = UCSZ0 = 1 (8-bit data size)
	 * UCPOL  = 0  (0 for Asynch. mode)
	 */
	SET_BIT(UCSRC, UCSRC_URSEL);
     e44:	a0 e4       	ldi	r26, 0x40	; 64
     e46:	b0 e0       	ldi	r27, 0x00	; 0
     e48:	e0 e4       	ldi	r30, 0x40	; 64
     e4a:	f0 e0       	ldi	r31, 0x00	; 0
     e4c:	80 81       	ld	r24, Z
     e4e:	80 68       	ori	r24, 0x80	; 128
     e50:	8c 93       	st	X, r24

#if MODE_OF_OPERATION == USART_ASYNCHRONOUS
	CLR_BIT(UCSRC, UCSRC_UMSEL);
     e52:	a0 e4       	ldi	r26, 0x40	; 64
     e54:	b0 e0       	ldi	r27, 0x00	; 0
     e56:	e0 e4       	ldi	r30, 0x40	; 64
     e58:	f0 e0       	ldi	r31, 0x00	; 0
     e5a:	80 81       	ld	r24, Z
     e5c:	8f 7b       	andi	r24, 0xBF	; 191
     e5e:	8c 93       	st	X, r24
	CLR_BIT(UCSRC, UCSRC_UCPOL);
     e60:	a0 e4       	ldi	r26, 0x40	; 64
     e62:	b0 e0       	ldi	r27, 0x00	; 0
     e64:	e0 e4       	ldi	r30, 0x40	; 64
     e66:	f0 e0       	ldi	r31, 0x00	; 0
     e68:	80 81       	ld	r24, Z
     e6a:	8e 7f       	andi	r24, 0xFE	; 254
     e6c:	8c 93       	st	X, r24
#endif
#endif

#if FRAME_SIZE == 8
//	UCSRC |= (1<< UCSRC_URSEL| 1 << UCSRC_UCSZ0 | UCSRC, 1 << UCSRC_UCSZ1);
	SET_BIT(UCSRC, UCSRC_UCSZ0);
     e6e:	a0 e4       	ldi	r26, 0x40	; 64
     e70:	b0 e0       	ldi	r27, 0x00	; 0
     e72:	e0 e4       	ldi	r30, 0x40	; 64
     e74:	f0 e0       	ldi	r31, 0x00	; 0
     e76:	80 81       	ld	r24, Z
     e78:	82 60       	ori	r24, 0x02	; 2
     e7a:	8c 93       	st	X, r24
	SET_BIT(UCSRC, UCSRC_UCSZ1);
     e7c:	a0 e4       	ldi	r26, 0x40	; 64
     e7e:	b0 e0       	ldi	r27, 0x00	; 0
     e80:	e0 e4       	ldi	r30, 0x40	; 64
     e82:	f0 e0       	ldi	r31, 0x00	; 0
     e84:	80 81       	ld	r24, Z
     e86:	84 60       	ori	r24, 0x04	; 4
     e88:	8c 93       	st	X, r24
#endif

#if PARITY_MODE == USART_PARITY_DISABLED
	CLR_BIT(UCSRC, UCSRC_UPM1);
     e8a:	a0 e4       	ldi	r26, 0x40	; 64
     e8c:	b0 e0       	ldi	r27, 0x00	; 0
     e8e:	e0 e4       	ldi	r30, 0x40	; 64
     e90:	f0 e0       	ldi	r31, 0x00	; 0
     e92:	80 81       	ld	r24, Z
     e94:	8f 7d       	andi	r24, 0xDF	; 223
     e96:	8c 93       	st	X, r24
	CLR_BIT(UCSRC, UCSRC_UPM0);
     e98:	a0 e4       	ldi	r26, 0x40	; 64
     e9a:	b0 e0       	ldi	r27, 0x00	; 0
     e9c:	e0 e4       	ldi	r30, 0x40	; 64
     e9e:	f0 e0       	ldi	r31, 0x00	; 0
     ea0:	80 81       	ld	r24, Z
     ea2:	8f 7e       	andi	r24, 0xEF	; 239
     ea4:	8c 93       	st	X, r24
#endif

#if STOP_BIT_SELECT == USART_STOP_2BIT
	SET_BIT(UCSRC, UCSRC_USBS);
     ea6:	a0 e4       	ldi	r26, 0x40	; 64
     ea8:	b0 e0       	ldi	r27, 0x00	; 0
     eaa:	e0 e4       	ldi	r30, 0x40	; 64
     eac:	f0 e0       	ldi	r31, 0x00	; 0
     eae:	80 81       	ld	r24, Z
     eb0:	88 60       	ori	r24, 0x08	; 8
     eb2:	8c 93       	st	X, r24
#elif STOP_BIT_SELECT == USART_STOP_1BIT
	CLR_BIT(UCSRC, UCSRC_USBS);
#endif

	/* Write data in UBRR*/
	CLR_BIT(UCSRC, UCSRC_URSEL);
     eb4:	a0 e4       	ldi	r26, 0x40	; 64
     eb6:	b0 e0       	ldi	r27, 0x00	; 0
     eb8:	e0 e4       	ldi	r30, 0x40	; 64
     eba:	f0 e0       	ldi	r31, 0x00	; 0
     ebc:	80 81       	ld	r24, Z
     ebe:	8f 77       	andi	r24, 0x7F	; 127
     ec0:	8c 93       	st	X, r24

	UCSRC = 0; // writing to UBRRH
     ec2:	e0 e4       	ldi	r30, 0x40	; 64
     ec4:	f0 e0       	ldi	r31, 0x00	; 0
     ec6:	10 82       	st	Z, r1
	UBRRL = UBRR_VALUE;
     ec8:	e9 e2       	ldi	r30, 0x29	; 41
     eca:	f0 e0       	ldi	r31, 0x00	; 0
     ecc:	8f ec       	ldi	r24, 0xCF	; 207
     ece:	80 83       	st	Z, r24
	/* RXCIE = TXCIE = UDRIE = 0  (No interrupt Mode)
	 * RXEN = TXEN = 1 (Enable receive and transmit)
	 * UCSZ2 = 0 (8-bit data size)
	 * RXB8 & TXB8 not used
	 */
	SET_BIT(UCSRB, UCSRB_RXEN);
     ed0:	aa e2       	ldi	r26, 0x2A	; 42
     ed2:	b0 e0       	ldi	r27, 0x00	; 0
     ed4:	ea e2       	ldi	r30, 0x2A	; 42
     ed6:	f0 e0       	ldi	r31, 0x00	; 0
     ed8:	80 81       	ld	r24, Z
     eda:	80 61       	ori	r24, 0x10	; 16
     edc:	8c 93       	st	X, r24
	SET_BIT(UCSRB, UCSRB_TXEN);
     ede:	aa e2       	ldi	r26, 0x2A	; 42
     ee0:	b0 e0       	ldi	r27, 0x00	; 0
     ee2:	ea e2       	ldi	r30, 0x2A	; 42
     ee4:	f0 e0       	ldi	r31, 0x00	; 0
     ee6:	80 81       	ld	r24, Z
     ee8:	88 60       	ori	r24, 0x08	; 8
     eea:	8c 93       	st	X, r24
}
     eec:	cf 91       	pop	r28
     eee:	df 91       	pop	r29
     ef0:	08 95       	ret

00000ef2 <USART_voidEnableUDREInterrupt>:


void USART_voidEnableUDREInterrupt(){
     ef2:	df 93       	push	r29
     ef4:	cf 93       	push	r28
     ef6:	cd b7       	in	r28, 0x3d	; 61
     ef8:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,UCSRB_UDRIE);
     efa:	aa e2       	ldi	r26, 0x2A	; 42
     efc:	b0 e0       	ldi	r27, 0x00	; 0
     efe:	ea e2       	ldi	r30, 0x2A	; 42
     f00:	f0 e0       	ldi	r31, 0x00	; 0
     f02:	80 81       	ld	r24, Z
     f04:	80 62       	ori	r24, 0x20	; 32
     f06:	8c 93       	st	X, r24
}
     f08:	cf 91       	pop	r28
     f0a:	df 91       	pop	r29
     f0c:	08 95       	ret

00000f0e <USART_voidDisableUDREInterrupt>:

void USART_voidDisableUDREInterrupt(){
     f0e:	df 93       	push	r29
     f10:	cf 93       	push	r28
     f12:	cd b7       	in	r28, 0x3d	; 61
     f14:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(UCSRB,UCSRB_UDRIE);
     f16:	aa e2       	ldi	r26, 0x2A	; 42
     f18:	b0 e0       	ldi	r27, 0x00	; 0
     f1a:	ea e2       	ldi	r30, 0x2A	; 42
     f1c:	f0 e0       	ldi	r31, 0x00	; 0
     f1e:	80 81       	ld	r24, Z
     f20:	8f 7d       	andi	r24, 0xDF	; 223
     f22:	8c 93       	st	X, r24
}
     f24:	cf 91       	pop	r28
     f26:	df 91       	pop	r29
     f28:	08 95       	ret

00000f2a <USART_voidEnableRXCInterrupt>:

void USART_voidEnableRXCInterrupt(){
     f2a:	df 93       	push	r29
     f2c:	cf 93       	push	r28
     f2e:	cd b7       	in	r28, 0x3d	; 61
     f30:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,UCSRB_RXCIE);
     f32:	aa e2       	ldi	r26, 0x2A	; 42
     f34:	b0 e0       	ldi	r27, 0x00	; 0
     f36:	ea e2       	ldi	r30, 0x2A	; 42
     f38:	f0 e0       	ldi	r31, 0x00	; 0
     f3a:	80 81       	ld	r24, Z
     f3c:	80 68       	ori	r24, 0x80	; 128
     f3e:	8c 93       	st	X, r24
}
     f40:	cf 91       	pop	r28
     f42:	df 91       	pop	r29
     f44:	08 95       	ret

00000f46 <USART_voidDisableRXCInterrupt>:

void USART_voidDisableRXCInterrupt(){
     f46:	df 93       	push	r29
     f48:	cf 93       	push	r28
     f4a:	cd b7       	in	r28, 0x3d	; 61
     f4c:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(UCSRB,UCSRB_RXCIE);
     f4e:	aa e2       	ldi	r26, 0x2A	; 42
     f50:	b0 e0       	ldi	r27, 0x00	; 0
     f52:	ea e2       	ldi	r30, 0x2A	; 42
     f54:	f0 e0       	ldi	r31, 0x00	; 0
     f56:	80 81       	ld	r24, Z
     f58:	8f 77       	andi	r24, 0x7F	; 127
     f5a:	8c 93       	st	X, r24
}
     f5c:	cf 91       	pop	r28
     f5e:	df 91       	pop	r29
     f60:	08 95       	ret

00000f62 <USART_voidSendByte>:

void USART_voidSendByte(const u8 data)
{
     f62:	df 93       	push	r29
     f64:	cf 93       	push	r28
     f66:	0f 92       	push	r0
     f68:	cd b7       	in	r28, 0x3d	; 61
     f6a:	de b7       	in	r29, 0x3e	; 62
     f6c:	89 83       	std	Y+1, r24	; 0x01
	/*UDRE is 1 once UDR register is empty*/
	while(!GET_BIT(UCSRA,UCSRA_UDRE));
     f6e:	eb e2       	ldi	r30, 0x2B	; 43
     f70:	f0 e0       	ldi	r31, 0x00	; 0
     f72:	80 81       	ld	r24, Z
     f74:	82 95       	swap	r24
     f76:	86 95       	lsr	r24
     f78:	87 70       	andi	r24, 0x07	; 7
     f7a:	88 2f       	mov	r24, r24
     f7c:	90 e0       	ldi	r25, 0x00	; 0
     f7e:	81 70       	andi	r24, 0x01	; 1
     f80:	90 70       	andi	r25, 0x00	; 0
     f82:	00 97       	sbiw	r24, 0x00	; 0
     f84:	a1 f3       	breq	.-24     	; 0xf6e <USART_voidSendByte+0xc>
	/*Once polling finished (UDR is empty) load ur new data in the UDR register*/
	UDR = data;
     f86:	ec e2       	ldi	r30, 0x2C	; 44
     f88:	f0 e0       	ldi	r31, 0x00	; 0
     f8a:	89 81       	ldd	r24, Y+1	; 0x01
     f8c:	80 83       	st	Z, r24
}
     f8e:	0f 90       	pop	r0
     f90:	cf 91       	pop	r28
     f92:	df 91       	pop	r29
     f94:	08 95       	ret

00000f96 <USART_voidSendInterruptByte>:

void USART_voidSendInterruptByte(const u8 data){
     f96:	df 93       	push	r29
     f98:	cf 93       	push	r28
     f9a:	0f 92       	push	r0
     f9c:	cd b7       	in	r28, 0x3d	; 61
     f9e:	de b7       	in	r29, 0x3e	; 62
     fa0:	89 83       	std	Y+1, r24	; 0x01
	UDR = data;
     fa2:	ec e2       	ldi	r30, 0x2C	; 44
     fa4:	f0 e0       	ldi	r31, 0x00	; 0
     fa6:	89 81       	ldd	r24, Y+1	; 0x01
     fa8:	80 83       	st	Z, r24
}
     faa:	0f 90       	pop	r0
     fac:	cf 91       	pop	r28
     fae:	df 91       	pop	r29
     fb0:	08 95       	ret

00000fb2 <USART_u8ReceiveInterruptByte>:

u8 USART_u8ReceiveInterruptByte(){
     fb2:	df 93       	push	r29
     fb4:	cf 93       	push	r28
     fb6:	cd b7       	in	r28, 0x3d	; 61
     fb8:	de b7       	in	r29, 0x3e	; 62
	return UDR;
     fba:	ec e2       	ldi	r30, 0x2C	; 44
     fbc:	f0 e0       	ldi	r31, 0x00	; 0
     fbe:	80 81       	ld	r24, Z
}
     fc0:	cf 91       	pop	r28
     fc2:	df 91       	pop	r29
     fc4:	08 95       	ret

00000fc6 <USART_u8ReceiveByte>:

u8 USART_u8ReceiveByte()
{
     fc6:	df 93       	push	r29
     fc8:	cf 93       	push	r28
     fca:	cd b7       	in	r28, 0x3d	; 61
     fcc:	de b7       	in	r29, 0x3e	; 62
	while(!GET_BIT(UCSRA, UCSRA_RXC));
     fce:	eb e2       	ldi	r30, 0x2B	; 43
     fd0:	f0 e0       	ldi	r31, 0x00	; 0
     fd2:	80 81       	ld	r24, Z
     fd4:	88 23       	and	r24, r24
     fd6:	dc f7       	brge	.-10     	; 0xfce <USART_u8ReceiveByte+0x8>
	return UDR;
     fd8:	ec e2       	ldi	r30, 0x2C	; 44
     fda:	f0 e0       	ldi	r31, 0x00	; 0
     fdc:	80 81       	ld	r24, Z
}
     fde:	cf 91       	pop	r28
     fe0:	df 91       	pop	r29
     fe2:	08 95       	ret

00000fe4 <USART_voidSendString>:

void USART_voidSendString(const u8* str)
{
     fe4:	df 93       	push	r29
     fe6:	cf 93       	push	r28
     fe8:	00 d0       	rcall	.+0      	; 0xfea <USART_voidSendString+0x6>
     fea:	cd b7       	in	r28, 0x3d	; 61
     fec:	de b7       	in	r29, 0x3e	; 62
     fee:	9a 83       	std	Y+2, r25	; 0x02
     ff0:	89 83       	std	Y+1, r24	; 0x01
     ff2:	0a c0       	rjmp	.+20     	; 0x1008 <USART_voidSendString+0x24>
	while(*str != '\0')
	{
		USART_voidSendByte(*str);
     ff4:	e9 81       	ldd	r30, Y+1	; 0x01
     ff6:	fa 81       	ldd	r31, Y+2	; 0x02
     ff8:	80 81       	ld	r24, Z
     ffa:	0e 94 b1 07 	call	0xf62	; 0xf62 <USART_voidSendByte>
		str++;
     ffe:	89 81       	ldd	r24, Y+1	; 0x01
    1000:	9a 81       	ldd	r25, Y+2	; 0x02
    1002:	01 96       	adiw	r24, 0x01	; 1
    1004:	9a 83       	std	Y+2, r25	; 0x02
    1006:	89 83       	std	Y+1, r24	; 0x01
	return UDR;
}

void USART_voidSendString(const u8* str)
{
	while(*str != '\0')
    1008:	e9 81       	ldd	r30, Y+1	; 0x01
    100a:	fa 81       	ldd	r31, Y+2	; 0x02
    100c:	80 81       	ld	r24, Z
    100e:	88 23       	and	r24, r24
    1010:	89 f7       	brne	.-30     	; 0xff4 <USART_voidSendString+0x10>
	{
		USART_voidSendByte(*str);
		str++;
	}
}
    1012:	0f 90       	pop	r0
    1014:	0f 90       	pop	r0
    1016:	cf 91       	pop	r28
    1018:	df 91       	pop	r29
    101a:	08 95       	ret

0000101c <USART_voidReceiveString>:

void USART_voidReceiveString(u8* str)
{
    101c:	0f 93       	push	r16
    101e:	1f 93       	push	r17
    1020:	df 93       	push	r29
    1022:	cf 93       	push	r28
    1024:	00 d0       	rcall	.+0      	; 0x1026 <USART_voidReceiveString+0xa>
    1026:	0f 92       	push	r0
    1028:	cd b7       	in	r28, 0x3d	; 61
    102a:	de b7       	in	r29, 0x3e	; 62
    102c:	9b 83       	std	Y+3, r25	; 0x03
    102e:	8a 83       	std	Y+2, r24	; 0x02
	u8 i = 0;
    1030:	19 82       	std	Y+1, r1	; 0x01
    1032:	0f c0       	rjmp	.+30     	; 0x1052 <USART_voidReceiveString+0x36>
	while(str[i] != '\0')
	{
		str[i++] = USART_u8ReceiveByte();
    1034:	89 81       	ldd	r24, Y+1	; 0x01
    1036:	28 2f       	mov	r18, r24
    1038:	30 e0       	ldi	r19, 0x00	; 0
    103a:	8a 81       	ldd	r24, Y+2	; 0x02
    103c:	9b 81       	ldd	r25, Y+3	; 0x03
    103e:	8c 01       	movw	r16, r24
    1040:	02 0f       	add	r16, r18
    1042:	13 1f       	adc	r17, r19
    1044:	0e 94 e3 07 	call	0xfc6	; 0xfc6 <USART_u8ReceiveByte>
    1048:	f8 01       	movw	r30, r16
    104a:	80 83       	st	Z, r24
    104c:	89 81       	ldd	r24, Y+1	; 0x01
    104e:	8f 5f       	subi	r24, 0xFF	; 255
    1050:	89 83       	std	Y+1, r24	; 0x01
}

void USART_voidReceiveString(u8* str)
{
	u8 i = 0;
	while(str[i] != '\0')
    1052:	89 81       	ldd	r24, Y+1	; 0x01
    1054:	28 2f       	mov	r18, r24
    1056:	30 e0       	ldi	r19, 0x00	; 0
    1058:	8a 81       	ldd	r24, Y+2	; 0x02
    105a:	9b 81       	ldd	r25, Y+3	; 0x03
    105c:	fc 01       	movw	r30, r24
    105e:	e2 0f       	add	r30, r18
    1060:	f3 1f       	adc	r31, r19
    1062:	80 81       	ld	r24, Z
    1064:	88 23       	and	r24, r24
    1066:	31 f7       	brne	.-52     	; 0x1034 <USART_voidReceiveString+0x18>
	{
		str[i++] = USART_u8ReceiveByte();
	}
	str[i]= '\0';
    1068:	89 81       	ldd	r24, Y+1	; 0x01
    106a:	28 2f       	mov	r18, r24
    106c:	30 e0       	ldi	r19, 0x00	; 0
    106e:	8a 81       	ldd	r24, Y+2	; 0x02
    1070:	9b 81       	ldd	r25, Y+3	; 0x03
    1072:	fc 01       	movw	r30, r24
    1074:	e2 0f       	add	r30, r18
    1076:	f3 1f       	adc	r31, r19
    1078:	10 82       	st	Z, r1
}
    107a:	0f 90       	pop	r0
    107c:	0f 90       	pop	r0
    107e:	0f 90       	pop	r0
    1080:	cf 91       	pop	r28
    1082:	df 91       	pop	r29
    1084:	1f 91       	pop	r17
    1086:	0f 91       	pop	r16
    1088:	08 95       	ret

0000108a <USART_voidRXCSetCallBack>:

void USART_voidRXCSetCallBack(void (*Copy_pvCallBackFunc)(void)){
    108a:	df 93       	push	r29
    108c:	cf 93       	push	r28
    108e:	00 d0       	rcall	.+0      	; 0x1090 <USART_voidRXCSetCallBack+0x6>
    1090:	cd b7       	in	r28, 0x3d	; 61
    1092:	de b7       	in	r29, 0x3e	; 62
    1094:	9a 83       	std	Y+2, r25	; 0x02
    1096:	89 83       	std	Y+1, r24	; 0x01
	Global_RXCCallBack = Copy_pvCallBackFunc;
    1098:	89 81       	ldd	r24, Y+1	; 0x01
    109a:	9a 81       	ldd	r25, Y+2	; 0x02
    109c:	90 93 c7 01 	sts	0x01C7, r25
    10a0:	80 93 c6 01 	sts	0x01C6, r24
}
    10a4:	0f 90       	pop	r0
    10a6:	0f 90       	pop	r0
    10a8:	cf 91       	pop	r28
    10aa:	df 91       	pop	r29
    10ac:	08 95       	ret

000010ae <USART_voidUDRESetCallBack>:

void USART_voidUDRESetCallBack(void (*Copy_pvCallBackFunc)(void)){
    10ae:	df 93       	push	r29
    10b0:	cf 93       	push	r28
    10b2:	00 d0       	rcall	.+0      	; 0x10b4 <USART_voidUDRESetCallBack+0x6>
    10b4:	cd b7       	in	r28, 0x3d	; 61
    10b6:	de b7       	in	r29, 0x3e	; 62
    10b8:	9a 83       	std	Y+2, r25	; 0x02
    10ba:	89 83       	std	Y+1, r24	; 0x01
	Global_UDRECallBack = Copy_pvCallBackFunc;
    10bc:	89 81       	ldd	r24, Y+1	; 0x01
    10be:	9a 81       	ldd	r25, Y+2	; 0x02
    10c0:	90 93 c5 01 	sts	0x01C5, r25
    10c4:	80 93 c4 01 	sts	0x01C4, r24
}
    10c8:	0f 90       	pop	r0
    10ca:	0f 90       	pop	r0
    10cc:	cf 91       	pop	r28
    10ce:	df 91       	pop	r29
    10d0:	08 95       	ret

000010d2 <__vector_13>:

void  __vector_13 (void)	__attribute__((signal));
void  __vector_13 (void)
{
    10d2:	1f 92       	push	r1
    10d4:	0f 92       	push	r0
    10d6:	0f b6       	in	r0, 0x3f	; 63
    10d8:	0f 92       	push	r0
    10da:	11 24       	eor	r1, r1
    10dc:	2f 93       	push	r18
    10de:	3f 93       	push	r19
    10e0:	4f 93       	push	r20
    10e2:	5f 93       	push	r21
    10e4:	6f 93       	push	r22
    10e6:	7f 93       	push	r23
    10e8:	8f 93       	push	r24
    10ea:	9f 93       	push	r25
    10ec:	af 93       	push	r26
    10ee:	bf 93       	push	r27
    10f0:	ef 93       	push	r30
    10f2:	ff 93       	push	r31
    10f4:	df 93       	push	r29
    10f6:	cf 93       	push	r28
    10f8:	cd b7       	in	r28, 0x3d	; 61
    10fa:	de b7       	in	r29, 0x3e	; 62
	if(Global_RXCCallBack != NULL)
    10fc:	80 91 c6 01 	lds	r24, 0x01C6
    1100:	90 91 c7 01 	lds	r25, 0x01C7
    1104:	00 97       	sbiw	r24, 0x00	; 0
    1106:	29 f0       	breq	.+10     	; 0x1112 <__vector_13+0x40>
	{
		Global_RXCCallBack();
    1108:	e0 91 c6 01 	lds	r30, 0x01C6
    110c:	f0 91 c7 01 	lds	r31, 0x01C7
    1110:	09 95       	icall
	else
	{
		/*Do nothing*/
	}

}
    1112:	cf 91       	pop	r28
    1114:	df 91       	pop	r29
    1116:	ff 91       	pop	r31
    1118:	ef 91       	pop	r30
    111a:	bf 91       	pop	r27
    111c:	af 91       	pop	r26
    111e:	9f 91       	pop	r25
    1120:	8f 91       	pop	r24
    1122:	7f 91       	pop	r23
    1124:	6f 91       	pop	r22
    1126:	5f 91       	pop	r21
    1128:	4f 91       	pop	r20
    112a:	3f 91       	pop	r19
    112c:	2f 91       	pop	r18
    112e:	0f 90       	pop	r0
    1130:	0f be       	out	0x3f, r0	; 63
    1132:	0f 90       	pop	r0
    1134:	1f 90       	pop	r1
    1136:	18 95       	reti

00001138 <__vector_14>:

void  __vector_14 (void)	__attribute__((signal));
void  __vector_14 (void)
{
    1138:	1f 92       	push	r1
    113a:	0f 92       	push	r0
    113c:	0f b6       	in	r0, 0x3f	; 63
    113e:	0f 92       	push	r0
    1140:	11 24       	eor	r1, r1
    1142:	2f 93       	push	r18
    1144:	3f 93       	push	r19
    1146:	4f 93       	push	r20
    1148:	5f 93       	push	r21
    114a:	6f 93       	push	r22
    114c:	7f 93       	push	r23
    114e:	8f 93       	push	r24
    1150:	9f 93       	push	r25
    1152:	af 93       	push	r26
    1154:	bf 93       	push	r27
    1156:	ef 93       	push	r30
    1158:	ff 93       	push	r31
    115a:	df 93       	push	r29
    115c:	cf 93       	push	r28
    115e:	cd b7       	in	r28, 0x3d	; 61
    1160:	de b7       	in	r29, 0x3e	; 62
	if(Global_UDRECallBack != NULL)
    1162:	80 91 c4 01 	lds	r24, 0x01C4
    1166:	90 91 c5 01 	lds	r25, 0x01C5
    116a:	00 97       	sbiw	r24, 0x00	; 0
    116c:	29 f0       	breq	.+10     	; 0x1178 <__vector_14+0x40>
	{
		Global_UDRECallBack();
    116e:	e0 91 c4 01 	lds	r30, 0x01C4
    1172:	f0 91 c5 01 	lds	r31, 0x01C5
    1176:	09 95       	icall
	else
	{
		/*Do nothing*/
	}

}
    1178:	cf 91       	pop	r28
    117a:	df 91       	pop	r29
    117c:	ff 91       	pop	r31
    117e:	ef 91       	pop	r30
    1180:	bf 91       	pop	r27
    1182:	af 91       	pop	r26
    1184:	9f 91       	pop	r25
    1186:	8f 91       	pop	r24
    1188:	7f 91       	pop	r23
    118a:	6f 91       	pop	r22
    118c:	5f 91       	pop	r21
    118e:	4f 91       	pop	r20
    1190:	3f 91       	pop	r19
    1192:	2f 91       	pop	r18
    1194:	0f 90       	pop	r0
    1196:	0f be       	out	0x3f, r0	; 63
    1198:	0f 90       	pop	r0
    119a:	1f 90       	pop	r1
    119c:	18 95       	reti

0000119e <TMR2_voidInit>:

/*Define Pointer to TIMER2 ISR functions*/
static void (*Global_pvTimerOverFlowCallBack)(void)= NULL;
static void (*Global_pvTimerCTCCallBack)(void)= NULL;

void TMR2_voidInit(){
    119e:	df 93       	push	r29
    11a0:	cf 93       	push	r28
    11a2:	cd b7       	in	r28, 0x3d	; 61
    11a4:	de b7       	in	r29, 0x3e	; 62
#if       TIMER2_Mode == TIMER2_Normal
	/*Choose Normal Mode*/
	CLR_BIT(TCCR2, TCCR2_WGM20);
    11a6:	a5 e4       	ldi	r26, 0x45	; 69
    11a8:	b0 e0       	ldi	r27, 0x00	; 0
    11aa:	e5 e4       	ldi	r30, 0x45	; 69
    11ac:	f0 e0       	ldi	r31, 0x00	; 0
    11ae:	80 81       	ld	r24, Z
    11b0:	8f 7b       	andi	r24, 0xBF	; 191
    11b2:	8c 93       	st	X, r24
	CLR_BIT(TCCR2, TCCR2_WGM21);
    11b4:	a5 e4       	ldi	r26, 0x45	; 69
    11b6:	b0 e0       	ldi	r27, 0x00	; 0
    11b8:	e5 e4       	ldi	r30, 0x45	; 69
    11ba:	f0 e0       	ldi	r31, 0x00	; 0
    11bc:	80 81       	ld	r24, Z
    11be:	87 7f       	andi	r24, 0xF7	; 247
    11c0:	8c 93       	st	X, r24

	/*Timer Over flow flag Enable*/
	SET_BIT(TIMSK, TIMSK_TOIE2);
    11c2:	a9 e5       	ldi	r26, 0x59	; 89
    11c4:	b0 e0       	ldi	r27, 0x00	; 0
    11c6:	e9 e5       	ldi	r30, 0x59	; 89
    11c8:	f0 e0       	ldi	r31, 0x00	; 0
    11ca:	80 81       	ld	r24, Z
    11cc:	80 64       	ori	r24, 0x40	; 64
    11ce:	8c 93       	st	X, r24

	/*Set PRESCALAR 64*/
	SET_BIT(TCCR2, TCCR2_CS22);
    11d0:	a5 e4       	ldi	r26, 0x45	; 69
    11d2:	b0 e0       	ldi	r27, 0x00	; 0
    11d4:	e5 e4       	ldi	r30, 0x45	; 69
    11d6:	f0 e0       	ldi	r31, 0x00	; 0
    11d8:	80 81       	ld	r24, Z
    11da:	84 60       	ori	r24, 0x04	; 4
    11dc:	8c 93       	st	X, r24
	SET_BIT(TCCR2, TCCR2_CS21);
    11de:	a5 e4       	ldi	r26, 0x45	; 69
    11e0:	b0 e0       	ldi	r27, 0x00	; 0
    11e2:	e5 e4       	ldi	r30, 0x45	; 69
    11e4:	f0 e0       	ldi	r31, 0x00	; 0
    11e6:	80 81       	ld	r24, Z
    11e8:	82 60       	ori	r24, 0x02	; 2
    11ea:	8c 93       	st	X, r24
	CLR_BIT(TCCR2, TCCR2_CS22);
    11ec:	a5 e4       	ldi	r26, 0x45	; 69
    11ee:	b0 e0       	ldi	r27, 0x00	; 0
    11f0:	e5 e4       	ldi	r30, 0x45	; 69
    11f2:	f0 e0       	ldi	r31, 0x00	; 0
    11f4:	80 81       	ld	r24, Z
    11f6:	8b 7f       	andi	r24, 0xFB	; 251
    11f8:	8c 93       	st	X, r24
	/*Set PRESCALAR 1*/
	SET_BIT(TCCR2, TCCR2_CS22);
	CLR_BIT(TCCR2, TCCR2_CS21);
	CLR_BIT(TCCR2, TCCR2_CS22);
#endif
}
    11fa:	cf 91       	pop	r28
    11fc:	df 91       	pop	r29
    11fe:	08 95       	ret

00001200 <TMR2_voidSetDuty>:

void TMR2_voidSetDuty(u8 Copy_u8DutyCycle){
    1200:	df 93       	push	r29
    1202:	cf 93       	push	r28
    1204:	0f 92       	push	r0
    1206:	cd b7       	in	r28, 0x3d	; 61
    1208:	de b7       	in	r29, 0x3e	; 62
    120a:	89 83       	std	Y+1, r24	; 0x01
	OCR2 = Copy_u8DutyCycle;               /*Sets OCR2 value*/
    120c:	e3 e4       	ldi	r30, 0x43	; 67
    120e:	f0 e0       	ldi	r31, 0x00	; 0
    1210:	89 81       	ldd	r24, Y+1	; 0x01
    1212:	80 83       	st	Z, r24
}
    1214:	0f 90       	pop	r0
    1216:	cf 91       	pop	r28
    1218:	df 91       	pop	r29
    121a:	08 95       	ret

0000121c <TMR2_voidTimer2CTCSetCallBack>:

void TMR2_voidTimer2CTCSetCallBack(void (*Copy_pvCallBackFunc)(void)){
    121c:	df 93       	push	r29
    121e:	cf 93       	push	r28
    1220:	00 d0       	rcall	.+0      	; 0x1222 <TMR2_voidTimer2CTCSetCallBack+0x6>
    1222:	cd b7       	in	r28, 0x3d	; 61
    1224:	de b7       	in	r29, 0x3e	; 62
    1226:	9a 83       	std	Y+2, r25	; 0x02
    1228:	89 83       	std	Y+1, r24	; 0x01
	Global_pvTimerCTCCallBack = Copy_pvCallBackFunc;
    122a:	89 81       	ldd	r24, Y+1	; 0x01
    122c:	9a 81       	ldd	r25, Y+2	; 0x02
    122e:	90 93 cb 01 	sts	0x01CB, r25
    1232:	80 93 ca 01 	sts	0x01CA, r24
}
    1236:	0f 90       	pop	r0
    1238:	0f 90       	pop	r0
    123a:	cf 91       	pop	r28
    123c:	df 91       	pop	r29
    123e:	08 95       	ret

00001240 <TMR2_voidTimer2OVSetCallBack>:

void TMR2_voidTimer2OVSetCallBack(void (*Copy_pvCallBackFunc)(void)){
    1240:	df 93       	push	r29
    1242:	cf 93       	push	r28
    1244:	00 d0       	rcall	.+0      	; 0x1246 <TMR2_voidTimer2OVSetCallBack+0x6>
    1246:	cd b7       	in	r28, 0x3d	; 61
    1248:	de b7       	in	r29, 0x3e	; 62
    124a:	9a 83       	std	Y+2, r25	; 0x02
    124c:	89 83       	std	Y+1, r24	; 0x01
	Global_pvTimerOverFlowCallBack = Copy_pvCallBackFunc;
    124e:	89 81       	ldd	r24, Y+1	; 0x01
    1250:	9a 81       	ldd	r25, Y+2	; 0x02
    1252:	90 93 c9 01 	sts	0x01C9, r25
    1256:	80 93 c8 01 	sts	0x01C8, r24
}
    125a:	0f 90       	pop	r0
    125c:	0f 90       	pop	r0
    125e:	cf 91       	pop	r28
    1260:	df 91       	pop	r29
    1262:	08 95       	ret

00001264 <TMR2_voidSetBusyWait>:

void TMR2_voidSetBusyWait(u16 Copy_u8WaitTime){
    1264:	df 93       	push	r29
    1266:	cf 93       	push	r28
    1268:	00 d0       	rcall	.+0      	; 0x126a <TMR2_voidSetBusyWait+0x6>
    126a:	00 d0       	rcall	.+0      	; 0x126c <TMR2_voidSetBusyWait+0x8>
    126c:	0f 92       	push	r0
    126e:	cd b7       	in	r28, 0x3d	; 61
    1270:	de b7       	in	r29, 0x3e	; 62
    1272:	9d 83       	std	Y+5, r25	; 0x05
    1274:	8c 83       	std	Y+4, r24	; 0x04
	u16 Local_u8Counter = 2;
    1276:	82 e0       	ldi	r24, 0x02	; 2
    1278:	90 e0       	ldi	r25, 0x00	; 0
    127a:	9b 83       	std	Y+3, r25	; 0x03
    127c:	8a 83       	std	Y+2, r24	; 0x02
	u8 counter = 2;
    127e:	82 e0       	ldi	r24, 0x02	; 2
    1280:	89 83       	std	Y+1, r24	; 0x01
    1282:	1e c0       	rjmp	.+60     	; 0x12c0 <TMR2_voidSetBusyWait+0x5c>
	while(Local_u8Counter != Copy_u8WaitTime){
		if(GET_BIT(TIFR,TIFR_OCF2)){
    1284:	e8 e5       	ldi	r30, 0x58	; 88
    1286:	f0 e0       	ldi	r31, 0x00	; 0
    1288:	80 81       	ld	r24, Z
    128a:	86 95       	lsr	r24
    128c:	88 2f       	mov	r24, r24
    128e:	90 e0       	ldi	r25, 0x00	; 0
    1290:	81 70       	andi	r24, 0x01	; 1
    1292:	90 70       	andi	r25, 0x00	; 0
    1294:	88 23       	and	r24, r24
    1296:	51 f0       	breq	.+20     	; 0x12ac <TMR2_voidSetBusyWait+0x48>
			counter++;
    1298:	89 81       	ldd	r24, Y+1	; 0x01
    129a:	8f 5f       	subi	r24, 0xFF	; 255
    129c:	89 83       	std	Y+1, r24	; 0x01
			SET_BIT(TIFR,TIFR_OCF2);
    129e:	a8 e5       	ldi	r26, 0x58	; 88
    12a0:	b0 e0       	ldi	r27, 0x00	; 0
    12a2:	e8 e5       	ldi	r30, 0x58	; 88
    12a4:	f0 e0       	ldi	r31, 0x00	; 0
    12a6:	80 81       	ld	r24, Z
    12a8:	82 60       	ori	r24, 0x02	; 2
    12aa:	8c 93       	st	X, r24
		}
		if(counter == 4){
    12ac:	89 81       	ldd	r24, Y+1	; 0x01
    12ae:	84 30       	cpi	r24, 0x04	; 4
    12b0:	39 f4       	brne	.+14     	; 0x12c0 <TMR2_voidSetBusyWait+0x5c>
			Local_u8Counter++;
    12b2:	8a 81       	ldd	r24, Y+2	; 0x02
    12b4:	9b 81       	ldd	r25, Y+3	; 0x03
    12b6:	01 96       	adiw	r24, 0x01	; 1
    12b8:	9b 83       	std	Y+3, r25	; 0x03
    12ba:	8a 83       	std	Y+2, r24	; 0x02
			counter = 2;
    12bc:	82 e0       	ldi	r24, 0x02	; 2
    12be:	89 83       	std	Y+1, r24	; 0x01
}

void TMR2_voidSetBusyWait(u16 Copy_u8WaitTime){
	u16 Local_u8Counter = 2;
	u8 counter = 2;
	while(Local_u8Counter != Copy_u8WaitTime){
    12c0:	2a 81       	ldd	r18, Y+2	; 0x02
    12c2:	3b 81       	ldd	r19, Y+3	; 0x03
    12c4:	8c 81       	ldd	r24, Y+4	; 0x04
    12c6:	9d 81       	ldd	r25, Y+5	; 0x05
    12c8:	28 17       	cp	r18, r24
    12ca:	39 07       	cpc	r19, r25
    12cc:	d9 f6       	brne	.-74     	; 0x1284 <TMR2_voidSetBusyWait+0x20>
		if(counter == 4){
			Local_u8Counter++;
			counter = 2;
		}
	}
}
    12ce:	0f 90       	pop	r0
    12d0:	0f 90       	pop	r0
    12d2:	0f 90       	pop	r0
    12d4:	0f 90       	pop	r0
    12d6:	0f 90       	pop	r0
    12d8:	cf 91       	pop	r28
    12da:	df 91       	pop	r29
    12dc:	08 95       	ret

000012de <TMR2_u8GetTCNT>:

u8 TMR2_u8GetTCNT(){
    12de:	df 93       	push	r29
    12e0:	cf 93       	push	r28
    12e2:	cd b7       	in	r28, 0x3d	; 61
    12e4:	de b7       	in	r29, 0x3e	; 62
	return TCNT2;
    12e6:	e4 e4       	ldi	r30, 0x44	; 68
    12e8:	f0 e0       	ldi	r31, 0x00	; 0
    12ea:	80 81       	ld	r24, Z
}
    12ec:	cf 91       	pop	r28
    12ee:	df 91       	pop	r29
    12f0:	08 95       	ret

000012f2 <TMR2_voidSetTCNT>:

void TMR2_voidSetTCNT(u8 value){
    12f2:	df 93       	push	r29
    12f4:	cf 93       	push	r28
    12f6:	0f 92       	push	r0
    12f8:	cd b7       	in	r28, 0x3d	; 61
    12fa:	de b7       	in	r29, 0x3e	; 62
    12fc:	89 83       	std	Y+1, r24	; 0x01
	TCNT2 = value;
    12fe:	e4 e4       	ldi	r30, 0x44	; 68
    1300:	f0 e0       	ldi	r31, 0x00	; 0
    1302:	89 81       	ldd	r24, Y+1	; 0x01
    1304:	80 83       	st	Z, r24
}
    1306:	0f 90       	pop	r0
    1308:	cf 91       	pop	r28
    130a:	df 91       	pop	r29
    130c:	08 95       	ret

0000130e <__vector_5>:

//TIMER OVERFLOW ISR
void  __vector_5 (void)	__attribute__((signal));
void  __vector_5 (void)
{
    130e:	1f 92       	push	r1
    1310:	0f 92       	push	r0
    1312:	0f b6       	in	r0, 0x3f	; 63
    1314:	0f 92       	push	r0
    1316:	11 24       	eor	r1, r1
    1318:	2f 93       	push	r18
    131a:	3f 93       	push	r19
    131c:	4f 93       	push	r20
    131e:	5f 93       	push	r21
    1320:	6f 93       	push	r22
    1322:	7f 93       	push	r23
    1324:	8f 93       	push	r24
    1326:	9f 93       	push	r25
    1328:	af 93       	push	r26
    132a:	bf 93       	push	r27
    132c:	ef 93       	push	r30
    132e:	ff 93       	push	r31
    1330:	df 93       	push	r29
    1332:	cf 93       	push	r28
    1334:	cd b7       	in	r28, 0x3d	; 61
    1336:	de b7       	in	r29, 0x3e	; 62
	if(Global_pvTimerOverFlowCallBack != NULL)
    1338:	80 91 c8 01 	lds	r24, 0x01C8
    133c:	90 91 c9 01 	lds	r25, 0x01C9
    1340:	00 97       	sbiw	r24, 0x00	; 0
    1342:	29 f0       	breq	.+10     	; 0x134e <__vector_5+0x40>
	{
		Global_pvTimerOverFlowCallBack();
    1344:	e0 91 c8 01 	lds	r30, 0x01C8
    1348:	f0 91 c9 01 	lds	r31, 0x01C9
    134c:	09 95       	icall
	else
	{
		/*Do nothing*/
	}

}
    134e:	cf 91       	pop	r28
    1350:	df 91       	pop	r29
    1352:	ff 91       	pop	r31
    1354:	ef 91       	pop	r30
    1356:	bf 91       	pop	r27
    1358:	af 91       	pop	r26
    135a:	9f 91       	pop	r25
    135c:	8f 91       	pop	r24
    135e:	7f 91       	pop	r23
    1360:	6f 91       	pop	r22
    1362:	5f 91       	pop	r21
    1364:	4f 91       	pop	r20
    1366:	3f 91       	pop	r19
    1368:	2f 91       	pop	r18
    136a:	0f 90       	pop	r0
    136c:	0f be       	out	0x3f, r0	; 63
    136e:	0f 90       	pop	r0
    1370:	1f 90       	pop	r1
    1372:	18 95       	reti

00001374 <__vector_4>:

//ON COMPARE ISR
void  __vector_4 (void)	__attribute__((signal));
void  __vector_4 (void)
{
    1374:	1f 92       	push	r1
    1376:	0f 92       	push	r0
    1378:	0f b6       	in	r0, 0x3f	; 63
    137a:	0f 92       	push	r0
    137c:	11 24       	eor	r1, r1
    137e:	2f 93       	push	r18
    1380:	3f 93       	push	r19
    1382:	4f 93       	push	r20
    1384:	5f 93       	push	r21
    1386:	6f 93       	push	r22
    1388:	7f 93       	push	r23
    138a:	8f 93       	push	r24
    138c:	9f 93       	push	r25
    138e:	af 93       	push	r26
    1390:	bf 93       	push	r27
    1392:	ef 93       	push	r30
    1394:	ff 93       	push	r31
    1396:	df 93       	push	r29
    1398:	cf 93       	push	r28
    139a:	cd b7       	in	r28, 0x3d	; 61
    139c:	de b7       	in	r29, 0x3e	; 62
	if(Global_pvTimerCTCCallBack != NULL)
    139e:	80 91 ca 01 	lds	r24, 0x01CA
    13a2:	90 91 cb 01 	lds	r25, 0x01CB
    13a6:	00 97       	sbiw	r24, 0x00	; 0
    13a8:	29 f0       	breq	.+10     	; 0x13b4 <__vector_4+0x40>
	{
		Global_pvTimerCTCCallBack();
    13aa:	e0 91 ca 01 	lds	r30, 0x01CA
    13ae:	f0 91 cb 01 	lds	r31, 0x01CB
    13b2:	09 95       	icall
	else
	{
		/*Do nothing*/
	}

}
    13b4:	cf 91       	pop	r28
    13b6:	df 91       	pop	r29
    13b8:	ff 91       	pop	r31
    13ba:	ef 91       	pop	r30
    13bc:	bf 91       	pop	r27
    13be:	af 91       	pop	r26
    13c0:	9f 91       	pop	r25
    13c2:	8f 91       	pop	r24
    13c4:	7f 91       	pop	r23
    13c6:	6f 91       	pop	r22
    13c8:	5f 91       	pop	r21
    13ca:	4f 91       	pop	r20
    13cc:	3f 91       	pop	r19
    13ce:	2f 91       	pop	r18
    13d0:	0f 90       	pop	r0
    13d2:	0f be       	out	0x3f, r0	; 63
    13d4:	0f 90       	pop	r0
    13d6:	1f 90       	pop	r1
    13d8:	18 95       	reti

000013da <TMR1_voidInit>:
#include "../Header/TMR1_Interface.h"

static void (*Global_pvTimerICUCallBack)(void)= NULL;
static void (*Global_pvTimerOVFCallBack)(void)= NULL;

void TMR1_voidInit(){
    13da:	df 93       	push	r29
    13dc:	cf 93       	push	r28
    13de:	cd b7       	in	r28, 0x3d	; 61
    13e0:	de b7       	in	r29, 0x3e	; 62
	//Configure TIMER1
	TCCR1A = 0;
    13e2:	ef e4       	ldi	r30, 0x4F	; 79
    13e4:	f0 e0       	ldi	r31, 0x00	; 0
    13e6:	10 82       	st	Z, r1
	TCCR1B = 0;
    13e8:	ee e4       	ldi	r30, 0x4E	; 78
    13ea:	f0 e0       	ldi	r31, 0x00	; 0
    13ec:	10 82       	st	Z, r1
#endif
#endif

#elif TIMER1_Mode == TIMER1_ICU
#if TIMER1_DefaultEdge == TIMER1_RISING
	SET_BIT(TCCR1B,TCCR1B_ICES);
    13ee:	ae e4       	ldi	r26, 0x4E	; 78
    13f0:	b0 e0       	ldi	r27, 0x00	; 0
    13f2:	ee e4       	ldi	r30, 0x4E	; 78
    13f4:	f0 e0       	ldi	r31, 0x00	; 0
    13f6:	80 81       	ld	r24, Z
    13f8:	80 64       	ori	r24, 0x40	; 64
    13fa:	8c 93       	st	X, r24
#endif

#if TIMER1_NoiseOption == TIMER1_ACTIVENOISECANCELLER
	SET_BIT(TCCR1B,TCCR1B_ICNC1);
#elif TIMER1_NoiseOption == TIMER1_NONOISECANCELLER
	CLR_BIT(TCCR1B,TCCR1B_ICNC1);
    13fc:	ae e4       	ldi	r26, 0x4E	; 78
    13fe:	b0 e0       	ldi	r27, 0x00	; 0
    1400:	ee e4       	ldi	r30, 0x4E	; 78
    1402:	f0 e0       	ldi	r31, 0x00	; 0
    1404:	80 81       	ld	r24, Z
    1406:	8f 77       	andi	r24, 0x7F	; 127
    1408:	8c 93       	st	X, r24
#endif

	TCNT1 = 0; /*init timer1 counter 0*/
    140a:	ec e4       	ldi	r30, 0x4C	; 76
    140c:	f0 e0       	ldi	r31, 0x00	; 0
    140e:	11 82       	std	Z+1, r1	; 0x01
    1410:	10 82       	st	Z, r1
	ICR1 = 0;  /*init Input Capture register counter 0*/
    1412:	e6 e4       	ldi	r30, 0x46	; 70
    1414:	f0 e0       	ldi	r31, 0x00	; 0
    1416:	11 82       	std	Z+1, r1	; 0x01
    1418:	10 82       	st	Z, r1

	/* Enable ICU Interrupt*/
	SET_BIT(TIMSK,TIMSK_TICIE1);
    141a:	a9 e5       	ldi	r26, 0x59	; 89
    141c:	b0 e0       	ldi	r27, 0x00	; 0
    141e:	e9 e5       	ldi	r30, 0x59	; 89
    1420:	f0 e0       	ldi	r31, 0x00	; 0
    1422:	80 81       	ld	r24, Z
    1424:	80 62       	ori	r24, 0x20	; 32
    1426:	8c 93       	st	X, r24
#endif
	SET_BIT(TCCR1B,TCCR1B_CS10);
    1428:	ae e4       	ldi	r26, 0x4E	; 78
    142a:	b0 e0       	ldi	r27, 0x00	; 0
    142c:	ee e4       	ldi	r30, 0x4E	; 78
    142e:	f0 e0       	ldi	r31, 0x00	; 0
    1430:	80 81       	ld	r24, Z
    1432:	81 60       	ori	r24, 0x01	; 1
    1434:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B,TCCR1B_CS11);
    1436:	ae e4       	ldi	r26, 0x4E	; 78
    1438:	b0 e0       	ldi	r27, 0x00	; 0
    143a:	ee e4       	ldi	r30, 0x4E	; 78
    143c:	f0 e0       	ldi	r31, 0x00	; 0
    143e:	80 81       	ld	r24, Z
    1440:	8d 7f       	andi	r24, 0xFD	; 253
    1442:	8c 93       	st	X, r24
	SET_BIT(TCCR1B,TCCR1B_CS12);
    1444:	ae e4       	ldi	r26, 0x4E	; 78
    1446:	b0 e0       	ldi	r27, 0x00	; 0
    1448:	ee e4       	ldi	r30, 0x4E	; 78
    144a:	f0 e0       	ldi	r31, 0x00	; 0
    144c:	80 81       	ld	r24, Z
    144e:	84 60       	ori	r24, 0x04	; 4
    1450:	8c 93       	st	X, r24
}
    1452:	cf 91       	pop	r28
    1454:	df 91       	pop	r29
    1456:	08 95       	ret

00001458 <TMR1_voidSetICR>:

void TMR1_voidSetICR(u16 value){
    1458:	df 93       	push	r29
    145a:	cf 93       	push	r28
    145c:	00 d0       	rcall	.+0      	; 0x145e <TMR1_voidSetICR+0x6>
    145e:	cd b7       	in	r28, 0x3d	; 61
    1460:	de b7       	in	r29, 0x3e	; 62
    1462:	9a 83       	std	Y+2, r25	; 0x02
    1464:	89 83       	std	Y+1, r24	; 0x01
	ICR1 = value;
    1466:	e6 e4       	ldi	r30, 0x46	; 70
    1468:	f0 e0       	ldi	r31, 0x00	; 0
    146a:	89 81       	ldd	r24, Y+1	; 0x01
    146c:	9a 81       	ldd	r25, Y+2	; 0x02
    146e:	91 83       	std	Z+1, r25	; 0x01
    1470:	80 83       	st	Z, r24
}
    1472:	0f 90       	pop	r0
    1474:	0f 90       	pop	r0
    1476:	cf 91       	pop	r28
    1478:	df 91       	pop	r29
    147a:	08 95       	ret

0000147c <TMR1_voidSetTimerValue>:

void TMR1_voidSetTimerValue(u16 value){
    147c:	df 93       	push	r29
    147e:	cf 93       	push	r28
    1480:	00 d0       	rcall	.+0      	; 0x1482 <TMR1_voidSetTimerValue+0x6>
    1482:	cd b7       	in	r28, 0x3d	; 61
    1484:	de b7       	in	r29, 0x3e	; 62
    1486:	9a 83       	std	Y+2, r25	; 0x02
    1488:	89 83       	std	Y+1, r24	; 0x01
	TCNT1 = value;
    148a:	ec e4       	ldi	r30, 0x4C	; 76
    148c:	f0 e0       	ldi	r31, 0x00	; 0
    148e:	89 81       	ldd	r24, Y+1	; 0x01
    1490:	9a 81       	ldd	r25, Y+2	; 0x02
    1492:	91 83       	std	Z+1, r25	; 0x01
    1494:	80 83       	st	Z, r24
}
    1496:	0f 90       	pop	r0
    1498:	0f 90       	pop	r0
    149a:	cf 91       	pop	r28
    149c:	df 91       	pop	r29
    149e:	08 95       	ret

000014a0 <TMR1_u16ReadTimerValue>:
u16 TMR1_u16ReadTimerValue(){
    14a0:	df 93       	push	r29
    14a2:	cf 93       	push	r28
    14a4:	cd b7       	in	r28, 0x3d	; 61
    14a6:	de b7       	in	r29, 0x3e	; 62
	return TCNT1;
    14a8:	ec e4       	ldi	r30, 0x4C	; 76
    14aa:	f0 e0       	ldi	r31, 0x00	; 0
    14ac:	80 81       	ld	r24, Z
    14ae:	91 81       	ldd	r25, Z+1	; 0x01
}
    14b0:	cf 91       	pop	r28
    14b2:	df 91       	pop	r29
    14b4:	08 95       	ret

000014b6 <TMR1_voidSetDutyCycle>:

void TMR1_voidSetDutyCycle(u16 duty){
    14b6:	df 93       	push	r29
    14b8:	cf 93       	push	r28
    14ba:	00 d0       	rcall	.+0      	; 0x14bc <TMR1_voidSetDutyCycle+0x6>
    14bc:	cd b7       	in	r28, 0x3d	; 61
    14be:	de b7       	in	r29, 0x3e	; 62
    14c0:	9a 83       	std	Y+2, r25	; 0x02
    14c2:	89 83       	std	Y+1, r24	; 0x01
	OCR1A = duty;
    14c4:	ea e4       	ldi	r30, 0x4A	; 74
    14c6:	f0 e0       	ldi	r31, 0x00	; 0
    14c8:	89 81       	ldd	r24, Y+1	; 0x01
    14ca:	9a 81       	ldd	r25, Y+2	; 0x02
    14cc:	91 83       	std	Z+1, r25	; 0x01
    14ce:	80 83       	st	Z, r24
}
    14d0:	0f 90       	pop	r0
    14d2:	0f 90       	pop	r0
    14d4:	cf 91       	pop	r28
    14d6:	df 91       	pop	r29
    14d8:	08 95       	ret

000014da <TMR1_ICUsetEdgeDetectionMode>:

void TMR1_ICUsetEdgeDetectionMode(u8 edge)
{
    14da:	df 93       	push	r29
    14dc:	cf 93       	push	r28
    14de:	0f 92       	push	r0
    14e0:	cd b7       	in	r28, 0x3d	; 61
    14e2:	de b7       	in	r29, 0x3e	; 62
    14e4:	89 83       	std	Y+1, r24	; 0x01
	if(edge == TIMER1_RISING){
    14e6:	89 81       	ldd	r24, Y+1	; 0x01
    14e8:	81 30       	cpi	r24, 0x01	; 1
    14ea:	41 f4       	brne	.+16     	; 0x14fc <TMR1_ICUsetEdgeDetectionMode+0x22>
		SET_BIT(TCCR1B,TCCR1B_ICES);
    14ec:	ae e4       	ldi	r26, 0x4E	; 78
    14ee:	b0 e0       	ldi	r27, 0x00	; 0
    14f0:	ee e4       	ldi	r30, 0x4E	; 78
    14f2:	f0 e0       	ldi	r31, 0x00	; 0
    14f4:	80 81       	ld	r24, Z
    14f6:	80 64       	ori	r24, 0x40	; 64
    14f8:	8c 93       	st	X, r24
    14fa:	0a c0       	rjmp	.+20     	; 0x1510 <TMR1_ICUsetEdgeDetectionMode+0x36>
	}
	else if(edge == TIMER1_FALLING){
    14fc:	89 81       	ldd	r24, Y+1	; 0x01
    14fe:	88 23       	and	r24, r24
    1500:	39 f4       	brne	.+14     	; 0x1510 <TMR1_ICUsetEdgeDetectionMode+0x36>
		CLR_BIT(TCCR1B,TCCR1B_ICES);
    1502:	ae e4       	ldi	r26, 0x4E	; 78
    1504:	b0 e0       	ldi	r27, 0x00	; 0
    1506:	ee e4       	ldi	r30, 0x4E	; 78
    1508:	f0 e0       	ldi	r31, 0x00	; 0
    150a:	80 81       	ld	r24, Z
    150c:	8f 7b       	andi	r24, 0xBF	; 191
    150e:	8c 93       	st	X, r24
	}
}
    1510:	0f 90       	pop	r0
    1512:	cf 91       	pop	r28
    1514:	df 91       	pop	r29
    1516:	08 95       	ret

00001518 <TMR1_ICUgetInputCaptureValue>:

u16 TMR1_ICUgetInputCaptureValue()
{
    1518:	df 93       	push	r29
    151a:	cf 93       	push	r28
    151c:	cd b7       	in	r28, 0x3d	; 61
    151e:	de b7       	in	r29, 0x3e	; 62
	return ICR1;
    1520:	e6 e4       	ldi	r30, 0x46	; 70
    1522:	f0 e0       	ldi	r31, 0x00	; 0
    1524:	80 81       	ld	r24, Z
    1526:	91 81       	ldd	r25, Z+1	; 0x01
}
    1528:	cf 91       	pop	r28
    152a:	df 91       	pop	r29
    152c:	08 95       	ret

0000152e <TMR1_ICUclearTimerValue>:

void TMR1_ICUclearTimerValue()
{
    152e:	df 93       	push	r29
    1530:	cf 93       	push	r28
    1532:	cd b7       	in	r28, 0x3d	; 61
    1534:	de b7       	in	r29, 0x3e	; 62
	TCNT1 = 0;
    1536:	ec e4       	ldi	r30, 0x4C	; 76
    1538:	f0 e0       	ldi	r31, 0x00	; 0
    153a:	11 82       	std	Z+1, r1	; 0x01
    153c:	10 82       	st	Z, r1
}
    153e:	cf 91       	pop	r28
    1540:	df 91       	pop	r29
    1542:	08 95       	ret

00001544 <TMR1_ICUDeInit>:

void TMR1_ICUDeInit()
{
    1544:	df 93       	push	r29
    1546:	cf 93       	push	r28
    1548:	cd b7       	in	r28, 0x3d	; 61
    154a:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0;
    154c:	ef e4       	ldi	r30, 0x4F	; 79
    154e:	f0 e0       	ldi	r31, 0x00	; 0
    1550:	10 82       	st	Z, r1
	TCCR1B = 0;
    1552:	ee e4       	ldi	r30, 0x4E	; 78
    1554:	f0 e0       	ldi	r31, 0x00	; 0
    1556:	10 82       	st	Z, r1
	TCNT1  = 0;
    1558:	ec e4       	ldi	r30, 0x4C	; 76
    155a:	f0 e0       	ldi	r31, 0x00	; 0
    155c:	11 82       	std	Z+1, r1	; 0x01
    155e:	10 82       	st	Z, r1
	ICR1   = 0;
    1560:	e6 e4       	ldi	r30, 0x46	; 70
    1562:	f0 e0       	ldi	r31, 0x00	; 0
    1564:	11 82       	std	Z+1, r1	; 0x01
    1566:	10 82       	st	Z, r1

	/* Disable the interrupt */
	CLR_BIT(TIMSK,TIMSK_TICIE1);
    1568:	a9 e5       	ldi	r26, 0x59	; 89
    156a:	b0 e0       	ldi	r27, 0x00	; 0
    156c:	e9 e5       	ldi	r30, 0x59	; 89
    156e:	f0 e0       	ldi	r31, 0x00	; 0
    1570:	80 81       	ld	r24, Z
    1572:	8f 7d       	andi	r24, 0xDF	; 223
    1574:	8c 93       	st	X, r24
}
    1576:	cf 91       	pop	r28
    1578:	df 91       	pop	r29
    157a:	08 95       	ret

0000157c <TMR1_voidEnableOVFInterrupt>:

void TMR1_voidEnableOVFInterrupt(){
    157c:	df 93       	push	r29
    157e:	cf 93       	push	r28
    1580:	cd b7       	in	r28, 0x3d	; 61
    1582:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0;
    1584:	ef e4       	ldi	r30, 0x4F	; 79
    1586:	f0 e0       	ldi	r31, 0x00	; 0
    1588:	10 82       	st	Z, r1
	/*Timer Over flow flag Enable*/
	SET_BIT(TIMSK, TIMSK_TOIE);
    158a:	a9 e5       	ldi	r26, 0x59	; 89
    158c:	b0 e0       	ldi	r27, 0x00	; 0
    158e:	e9 e5       	ldi	r30, 0x59	; 89
    1590:	f0 e0       	ldi	r31, 0x00	; 0
    1592:	80 81       	ld	r24, Z
    1594:	81 60       	ori	r24, 0x01	; 1
    1596:	8c 93       	st	X, r24
}
    1598:	cf 91       	pop	r28
    159a:	df 91       	pop	r29
    159c:	08 95       	ret

0000159e <TMR1_voidTimer1ICUSetCallBack>:

void TMR1_voidTimer1ICUSetCallBack(void (*Copy_pvCallBackFunc)(void)){
    159e:	df 93       	push	r29
    15a0:	cf 93       	push	r28
    15a2:	00 d0       	rcall	.+0      	; 0x15a4 <TMR1_voidTimer1ICUSetCallBack+0x6>
    15a4:	cd b7       	in	r28, 0x3d	; 61
    15a6:	de b7       	in	r29, 0x3e	; 62
    15a8:	9a 83       	std	Y+2, r25	; 0x02
    15aa:	89 83       	std	Y+1, r24	; 0x01
	Global_pvTimerICUCallBack = Copy_pvCallBackFunc;
    15ac:	89 81       	ldd	r24, Y+1	; 0x01
    15ae:	9a 81       	ldd	r25, Y+2	; 0x02
    15b0:	90 93 cd 01 	sts	0x01CD, r25
    15b4:	80 93 cc 01 	sts	0x01CC, r24
}
    15b8:	0f 90       	pop	r0
    15ba:	0f 90       	pop	r0
    15bc:	cf 91       	pop	r28
    15be:	df 91       	pop	r29
    15c0:	08 95       	ret

000015c2 <TMR1_voidTimer1OVFSetCallBack>:

void TMR1_voidTimer1OVFSetCallBack(void (*Copy_pvCallBackFunc)(void)){
    15c2:	df 93       	push	r29
    15c4:	cf 93       	push	r28
    15c6:	00 d0       	rcall	.+0      	; 0x15c8 <TMR1_voidTimer1OVFSetCallBack+0x6>
    15c8:	cd b7       	in	r28, 0x3d	; 61
    15ca:	de b7       	in	r29, 0x3e	; 62
    15cc:	9a 83       	std	Y+2, r25	; 0x02
    15ce:	89 83       	std	Y+1, r24	; 0x01
	Global_pvTimerOVFCallBack = Copy_pvCallBackFunc;
    15d0:	89 81       	ldd	r24, Y+1	; 0x01
    15d2:	9a 81       	ldd	r25, Y+2	; 0x02
    15d4:	90 93 cf 01 	sts	0x01CF, r25
    15d8:	80 93 ce 01 	sts	0x01CE, r24
}
    15dc:	0f 90       	pop	r0
    15de:	0f 90       	pop	r0
    15e0:	cf 91       	pop	r28
    15e2:	df 91       	pop	r29
    15e4:	08 95       	ret

000015e6 <__vector_6>:

void __vector_6(void) __attribute__((signal));
void __vector_6(void)
{
    15e6:	1f 92       	push	r1
    15e8:	0f 92       	push	r0
    15ea:	0f b6       	in	r0, 0x3f	; 63
    15ec:	0f 92       	push	r0
    15ee:	11 24       	eor	r1, r1
    15f0:	2f 93       	push	r18
    15f2:	3f 93       	push	r19
    15f4:	4f 93       	push	r20
    15f6:	5f 93       	push	r21
    15f8:	6f 93       	push	r22
    15fa:	7f 93       	push	r23
    15fc:	8f 93       	push	r24
    15fe:	9f 93       	push	r25
    1600:	af 93       	push	r26
    1602:	bf 93       	push	r27
    1604:	ef 93       	push	r30
    1606:	ff 93       	push	r31
    1608:	df 93       	push	r29
    160a:	cf 93       	push	r28
    160c:	cd b7       	in	r28, 0x3d	; 61
    160e:	de b7       	in	r29, 0x3e	; 62
	if(Global_pvTimerICUCallBack != NULL){
    1610:	80 91 cc 01 	lds	r24, 0x01CC
    1614:	90 91 cd 01 	lds	r25, 0x01CD
    1618:	00 97       	sbiw	r24, 0x00	; 0
    161a:	29 f0       	breq	.+10     	; 0x1626 <__vector_6+0x40>
		Global_pvTimerICUCallBack();
    161c:	e0 91 cc 01 	lds	r30, 0x01CC
    1620:	f0 91 cd 01 	lds	r31, 0x01CD
    1624:	09 95       	icall
	}
}
    1626:	cf 91       	pop	r28
    1628:	df 91       	pop	r29
    162a:	ff 91       	pop	r31
    162c:	ef 91       	pop	r30
    162e:	bf 91       	pop	r27
    1630:	af 91       	pop	r26
    1632:	9f 91       	pop	r25
    1634:	8f 91       	pop	r24
    1636:	7f 91       	pop	r23
    1638:	6f 91       	pop	r22
    163a:	5f 91       	pop	r21
    163c:	4f 91       	pop	r20
    163e:	3f 91       	pop	r19
    1640:	2f 91       	pop	r18
    1642:	0f 90       	pop	r0
    1644:	0f be       	out	0x3f, r0	; 63
    1646:	0f 90       	pop	r0
    1648:	1f 90       	pop	r1
    164a:	18 95       	reti

0000164c <__vector_9>:
void __vector_9(void) __attribute__((signal));
void __vector_9(void)
{
    164c:	1f 92       	push	r1
    164e:	0f 92       	push	r0
    1650:	0f b6       	in	r0, 0x3f	; 63
    1652:	0f 92       	push	r0
    1654:	11 24       	eor	r1, r1
    1656:	2f 93       	push	r18
    1658:	3f 93       	push	r19
    165a:	4f 93       	push	r20
    165c:	5f 93       	push	r21
    165e:	6f 93       	push	r22
    1660:	7f 93       	push	r23
    1662:	8f 93       	push	r24
    1664:	9f 93       	push	r25
    1666:	af 93       	push	r26
    1668:	bf 93       	push	r27
    166a:	ef 93       	push	r30
    166c:	ff 93       	push	r31
    166e:	df 93       	push	r29
    1670:	cf 93       	push	r28
    1672:	cd b7       	in	r28, 0x3d	; 61
    1674:	de b7       	in	r29, 0x3e	; 62
	if(Global_pvTimerOVFCallBack != NULL){
    1676:	80 91 ce 01 	lds	r24, 0x01CE
    167a:	90 91 cf 01 	lds	r25, 0x01CF
    167e:	00 97       	sbiw	r24, 0x00	; 0
    1680:	29 f0       	breq	.+10     	; 0x168c <__vector_9+0x40>
		Global_pvTimerOVFCallBack();
    1682:	e0 91 ce 01 	lds	r30, 0x01CE
    1686:	f0 91 cf 01 	lds	r31, 0x01CF
    168a:	09 95       	icall
	}
}
    168c:	cf 91       	pop	r28
    168e:	df 91       	pop	r29
    1690:	ff 91       	pop	r31
    1692:	ef 91       	pop	r30
    1694:	bf 91       	pop	r27
    1696:	af 91       	pop	r26
    1698:	9f 91       	pop	r25
    169a:	8f 91       	pop	r24
    169c:	7f 91       	pop	r23
    169e:	6f 91       	pop	r22
    16a0:	5f 91       	pop	r21
    16a2:	4f 91       	pop	r20
    16a4:	3f 91       	pop	r19
    16a6:	2f 91       	pop	r18
    16a8:	0f 90       	pop	r0
    16aa:	0f be       	out	0x3f, r0	; 63
    16ac:	0f 90       	pop	r0
    16ae:	1f 90       	pop	r1
    16b0:	18 95       	reti

000016b2 <TMR0_voidInit>:

/*Define Pointer to TIMER0 ISR functions*/
static void (*Global_pvTimerOverFlowCallBack)(void)= NULL;
static void (*Global_pvTimerCTCCallBack)(void)= NULL;

void TMR0_voidInit(){
    16b2:	df 93       	push	r29
    16b4:	cf 93       	push	r28
    16b6:	cd b7       	in	r28, 0x3d	; 61
    16b8:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TCCR0, TCCR0_CS00);
	CLR_BIT(TCCR0, TCCR0_CS01);
	SET_BIT(TCCR0, TCCR0_CS02);

#elif TIMER0_Mode == TIMER0_DELAY
	CLR_BIT(TCCR0, TCCR0_WGM00);
    16ba:	a3 e5       	ldi	r26, 0x53	; 83
    16bc:	b0 e0       	ldi	r27, 0x00	; 0
    16be:	e3 e5       	ldi	r30, 0x53	; 83
    16c0:	f0 e0       	ldi	r31, 0x00	; 0
    16c2:	80 81       	ld	r24, Z
    16c4:	8f 7b       	andi	r24, 0xBF	; 191
    16c6:	8c 93       	st	X, r24
	SET_BIT(TCCR0, TCCR0_WGM01);
    16c8:	a3 e5       	ldi	r26, 0x53	; 83
    16ca:	b0 e0       	ldi	r27, 0x00	; 0
    16cc:	e3 e5       	ldi	r30, 0x53	; 83
    16ce:	f0 e0       	ldi	r31, 0x00	; 0
    16d0:	80 81       	ld	r24, Z
    16d2:	88 60       	ori	r24, 0x08	; 8
    16d4:	8c 93       	st	X, r24

	/*OUTPUT COMPARE MATCH INTERRUPT ENABLE*/
	SET_BIT(TIFR,TIFR_OCF0);
    16d6:	a8 e5       	ldi	r26, 0x58	; 88
    16d8:	b0 e0       	ldi	r27, 0x00	; 0
    16da:	e8 e5       	ldi	r30, 0x58	; 88
    16dc:	f0 e0       	ldi	r31, 0x00	; 0
    16de:	80 81       	ld	r24, Z
    16e0:	82 60       	ori	r24, 0x02	; 2
    16e2:	8c 93       	st	X, r24
	/*Set compare match value to 249*/
	OCR0=249;
    16e4:	ec e5       	ldi	r30, 0x5C	; 92
    16e6:	f0 e0       	ldi	r31, 0x00	; 0
    16e8:	89 ef       	ldi	r24, 0xF9	; 249
    16ea:	80 83       	st	Z, r24

	/*Set PRESCALAR 64*/
	SET_BIT(TCCR0, TCCR0_CS00);
    16ec:	a3 e5       	ldi	r26, 0x53	; 83
    16ee:	b0 e0       	ldi	r27, 0x00	; 0
    16f0:	e3 e5       	ldi	r30, 0x53	; 83
    16f2:	f0 e0       	ldi	r31, 0x00	; 0
    16f4:	80 81       	ld	r24, Z
    16f6:	81 60       	ori	r24, 0x01	; 1
    16f8:	8c 93       	st	X, r24
	SET_BIT(TCCR0, TCCR0_CS01);
    16fa:	a3 e5       	ldi	r26, 0x53	; 83
    16fc:	b0 e0       	ldi	r27, 0x00	; 0
    16fe:	e3 e5       	ldi	r30, 0x53	; 83
    1700:	f0 e0       	ldi	r31, 0x00	; 0
    1702:	80 81       	ld	r24, Z
    1704:	82 60       	ori	r24, 0x02	; 2
    1706:	8c 93       	st	X, r24
	CLR_BIT(TCCR0, TCCR0_CS02);
    1708:	a3 e5       	ldi	r26, 0x53	; 83
    170a:	b0 e0       	ldi	r27, 0x00	; 0
    170c:	e3 e5       	ldi	r30, 0x53	; 83
    170e:	f0 e0       	ldi	r31, 0x00	; 0
    1710:	80 81       	ld	r24, Z
    1712:	8b 7f       	andi	r24, 0xFB	; 251
    1714:	8c 93       	st	X, r24
	/*Set PRESCALAR Falling*/
	CLR_BIT(TCCR0, TCCR0_CS00);
	SET_BIT(TCCR0, TCCR0_CS01);
	SET_BIT(TCCR0, TCCR0_CS02);
#endif
}
    1716:	cf 91       	pop	r28
    1718:	df 91       	pop	r29
    171a:	08 95       	ret

0000171c <TMR0_voidSetDuty>:

void TMR0_voidSetDuty(u8 Copy_u8DutyCycle){
    171c:	df 93       	push	r29
    171e:	cf 93       	push	r28
    1720:	0f 92       	push	r0
    1722:	cd b7       	in	r28, 0x3d	; 61
    1724:	de b7       	in	r29, 0x3e	; 62
    1726:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = Copy_u8DutyCycle;               /*Sets OCR0 value*/
    1728:	ec e5       	ldi	r30, 0x5C	; 92
    172a:	f0 e0       	ldi	r31, 0x00	; 0
    172c:	89 81       	ldd	r24, Y+1	; 0x01
    172e:	80 83       	st	Z, r24
}
    1730:	0f 90       	pop	r0
    1732:	cf 91       	pop	r28
    1734:	df 91       	pop	r29
    1736:	08 95       	ret

00001738 <TMR0_voidTimer0CTCSetCallBack>:

void TMR0_voidTimer0CTCSetCallBack(void (*Copy_pvCallBackFunc)(void)){
    1738:	df 93       	push	r29
    173a:	cf 93       	push	r28
    173c:	00 d0       	rcall	.+0      	; 0x173e <TMR0_voidTimer0CTCSetCallBack+0x6>
    173e:	cd b7       	in	r28, 0x3d	; 61
    1740:	de b7       	in	r29, 0x3e	; 62
    1742:	9a 83       	std	Y+2, r25	; 0x02
    1744:	89 83       	std	Y+1, r24	; 0x01
	Global_pvTimerCTCCallBack = Copy_pvCallBackFunc;
    1746:	89 81       	ldd	r24, Y+1	; 0x01
    1748:	9a 81       	ldd	r25, Y+2	; 0x02
    174a:	90 93 d3 01 	sts	0x01D3, r25
    174e:	80 93 d2 01 	sts	0x01D2, r24
}
    1752:	0f 90       	pop	r0
    1754:	0f 90       	pop	r0
    1756:	cf 91       	pop	r28
    1758:	df 91       	pop	r29
    175a:	08 95       	ret

0000175c <TMR0_voidTimer0OVSetCallBack>:

void TMR0_voidTimer0OVSetCallBack(void (*Copy_pvCallBackFunc)(void)){
    175c:	df 93       	push	r29
    175e:	cf 93       	push	r28
    1760:	00 d0       	rcall	.+0      	; 0x1762 <TMR0_voidTimer0OVSetCallBack+0x6>
    1762:	cd b7       	in	r28, 0x3d	; 61
    1764:	de b7       	in	r29, 0x3e	; 62
    1766:	9a 83       	std	Y+2, r25	; 0x02
    1768:	89 83       	std	Y+1, r24	; 0x01
	Global_pvTimerOverFlowCallBack = Copy_pvCallBackFunc;
    176a:	89 81       	ldd	r24, Y+1	; 0x01
    176c:	9a 81       	ldd	r25, Y+2	; 0x02
    176e:	90 93 d1 01 	sts	0x01D1, r25
    1772:	80 93 d0 01 	sts	0x01D0, r24
}
    1776:	0f 90       	pop	r0
    1778:	0f 90       	pop	r0
    177a:	cf 91       	pop	r28
    177c:	df 91       	pop	r29
    177e:	08 95       	ret

00001780 <TMR0_voidSetBusyWait>:

void TMR0_voidSetBusyWait(u32 Copy_u8WaitTimeinMS){
    1780:	df 93       	push	r29
    1782:	cf 93       	push	r28
    1784:	00 d0       	rcall	.+0      	; 0x1786 <TMR0_voidSetBusyWait+0x6>
    1786:	00 d0       	rcall	.+0      	; 0x1788 <TMR0_voidSetBusyWait+0x8>
    1788:	00 d0       	rcall	.+0      	; 0x178a <TMR0_voidSetBusyWait+0xa>
    178a:	cd b7       	in	r28, 0x3d	; 61
    178c:	de b7       	in	r29, 0x3e	; 62
    178e:	6b 83       	std	Y+3, r22	; 0x03
    1790:	7c 83       	std	Y+4, r23	; 0x04
    1792:	8d 83       	std	Y+5, r24	; 0x05
    1794:	9e 83       	std	Y+6, r25	; 0x06
	u16 counter = 0;
    1796:	1a 82       	std	Y+2, r1	; 0x02
    1798:	19 82       	std	Y+1, r1	; 0x01
    179a:	16 c0       	rjmp	.+44     	; 0x17c8 <TMR0_voidSetBusyWait+0x48>
	while(counter < Copy_u8WaitTimeinMS){
		if(GET_BIT(TIFR,TIFR_OCF0)){
    179c:	e8 e5       	ldi	r30, 0x58	; 88
    179e:	f0 e0       	ldi	r31, 0x00	; 0
    17a0:	80 81       	ld	r24, Z
    17a2:	86 95       	lsr	r24
    17a4:	88 2f       	mov	r24, r24
    17a6:	90 e0       	ldi	r25, 0x00	; 0
    17a8:	81 70       	andi	r24, 0x01	; 1
    17aa:	90 70       	andi	r25, 0x00	; 0
    17ac:	88 23       	and	r24, r24
    17ae:	61 f0       	breq	.+24     	; 0x17c8 <TMR0_voidSetBusyWait+0x48>
			counter++; //each increment is 1ms
    17b0:	89 81       	ldd	r24, Y+1	; 0x01
    17b2:	9a 81       	ldd	r25, Y+2	; 0x02
    17b4:	01 96       	adiw	r24, 0x01	; 1
    17b6:	9a 83       	std	Y+2, r25	; 0x02
    17b8:	89 83       	std	Y+1, r24	; 0x01
			SET_BIT(TIFR,TIFR_OCF0);
    17ba:	a8 e5       	ldi	r26, 0x58	; 88
    17bc:	b0 e0       	ldi	r27, 0x00	; 0
    17be:	e8 e5       	ldi	r30, 0x58	; 88
    17c0:	f0 e0       	ldi	r31, 0x00	; 0
    17c2:	80 81       	ld	r24, Z
    17c4:	82 60       	ori	r24, 0x02	; 2
    17c6:	8c 93       	st	X, r24
	Global_pvTimerOverFlowCallBack = Copy_pvCallBackFunc;
}

void TMR0_voidSetBusyWait(u32 Copy_u8WaitTimeinMS){
	u16 counter = 0;
	while(counter < Copy_u8WaitTimeinMS){
    17c8:	89 81       	ldd	r24, Y+1	; 0x01
    17ca:	9a 81       	ldd	r25, Y+2	; 0x02
    17cc:	9c 01       	movw	r18, r24
    17ce:	40 e0       	ldi	r20, 0x00	; 0
    17d0:	50 e0       	ldi	r21, 0x00	; 0
    17d2:	8b 81       	ldd	r24, Y+3	; 0x03
    17d4:	9c 81       	ldd	r25, Y+4	; 0x04
    17d6:	ad 81       	ldd	r26, Y+5	; 0x05
    17d8:	be 81       	ldd	r27, Y+6	; 0x06
    17da:	28 17       	cp	r18, r24
    17dc:	39 07       	cpc	r19, r25
    17de:	4a 07       	cpc	r20, r26
    17e0:	5b 07       	cpc	r21, r27
    17e2:	e0 f2       	brcs	.-72     	; 0x179c <TMR0_voidSetBusyWait+0x1c>
		if(GET_BIT(TIFR,TIFR_OCF0)){
			counter++; //each increment is 1ms
			SET_BIT(TIFR,TIFR_OCF0);
		}
	}
}
    17e4:	26 96       	adiw	r28, 0x06	; 6
    17e6:	0f b6       	in	r0, 0x3f	; 63
    17e8:	f8 94       	cli
    17ea:	de bf       	out	0x3e, r29	; 62
    17ec:	0f be       	out	0x3f, r0	; 63
    17ee:	cd bf       	out	0x3d, r28	; 61
    17f0:	cf 91       	pop	r28
    17f2:	df 91       	pop	r29
    17f4:	08 95       	ret

000017f6 <TMR0_u8GetTCNT>:

u8 TMR0_u8GetTCNT(){
    17f6:	df 93       	push	r29
    17f8:	cf 93       	push	r28
    17fa:	cd b7       	in	r28, 0x3d	; 61
    17fc:	de b7       	in	r29, 0x3e	; 62
	return TCNT0;
    17fe:	e2 e5       	ldi	r30, 0x52	; 82
    1800:	f0 e0       	ldi	r31, 0x00	; 0
    1802:	80 81       	ld	r24, Z
}
    1804:	cf 91       	pop	r28
    1806:	df 91       	pop	r29
    1808:	08 95       	ret

0000180a <TMR0_voidSetTCNT>:

void TMR0_voidSetTCNT(u8 value){
    180a:	df 93       	push	r29
    180c:	cf 93       	push	r28
    180e:	0f 92       	push	r0
    1810:	cd b7       	in	r28, 0x3d	; 61
    1812:	de b7       	in	r29, 0x3e	; 62
    1814:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = value;
    1816:	e2 e5       	ldi	r30, 0x52	; 82
    1818:	f0 e0       	ldi	r31, 0x00	; 0
    181a:	89 81       	ldd	r24, Y+1	; 0x01
    181c:	80 83       	st	Z, r24
}
    181e:	0f 90       	pop	r0
    1820:	cf 91       	pop	r28
    1822:	df 91       	pop	r29
    1824:	08 95       	ret

00001826 <__vector_11>:

//TIMER OVERFLOW ISR
void  __vector_11 (void)	__attribute__((signal));
void  __vector_11 (void)
{
    1826:	1f 92       	push	r1
    1828:	0f 92       	push	r0
    182a:	0f b6       	in	r0, 0x3f	; 63
    182c:	0f 92       	push	r0
    182e:	11 24       	eor	r1, r1
    1830:	2f 93       	push	r18
    1832:	3f 93       	push	r19
    1834:	4f 93       	push	r20
    1836:	5f 93       	push	r21
    1838:	6f 93       	push	r22
    183a:	7f 93       	push	r23
    183c:	8f 93       	push	r24
    183e:	9f 93       	push	r25
    1840:	af 93       	push	r26
    1842:	bf 93       	push	r27
    1844:	ef 93       	push	r30
    1846:	ff 93       	push	r31
    1848:	df 93       	push	r29
    184a:	cf 93       	push	r28
    184c:	cd b7       	in	r28, 0x3d	; 61
    184e:	de b7       	in	r29, 0x3e	; 62
	if(Global_pvTimerOverFlowCallBack != NULL)
    1850:	80 91 d0 01 	lds	r24, 0x01D0
    1854:	90 91 d1 01 	lds	r25, 0x01D1
    1858:	00 97       	sbiw	r24, 0x00	; 0
    185a:	29 f0       	breq	.+10     	; 0x1866 <__vector_11+0x40>
	{
		Global_pvTimerOverFlowCallBack();
    185c:	e0 91 d0 01 	lds	r30, 0x01D0
    1860:	f0 91 d1 01 	lds	r31, 0x01D1
    1864:	09 95       	icall
	else
	{
		/*Do nothing*/
	}

}
    1866:	cf 91       	pop	r28
    1868:	df 91       	pop	r29
    186a:	ff 91       	pop	r31
    186c:	ef 91       	pop	r30
    186e:	bf 91       	pop	r27
    1870:	af 91       	pop	r26
    1872:	9f 91       	pop	r25
    1874:	8f 91       	pop	r24
    1876:	7f 91       	pop	r23
    1878:	6f 91       	pop	r22
    187a:	5f 91       	pop	r21
    187c:	4f 91       	pop	r20
    187e:	3f 91       	pop	r19
    1880:	2f 91       	pop	r18
    1882:	0f 90       	pop	r0
    1884:	0f be       	out	0x3f, r0	; 63
    1886:	0f 90       	pop	r0
    1888:	1f 90       	pop	r1
    188a:	18 95       	reti

0000188c <__vector_10>:

//ON COMPARE ISR
void  __vector_10 (void)	__attribute__((signal));
void  __vector_10 (void)
{
    188c:	1f 92       	push	r1
    188e:	0f 92       	push	r0
    1890:	0f b6       	in	r0, 0x3f	; 63
    1892:	0f 92       	push	r0
    1894:	11 24       	eor	r1, r1
    1896:	2f 93       	push	r18
    1898:	3f 93       	push	r19
    189a:	4f 93       	push	r20
    189c:	5f 93       	push	r21
    189e:	6f 93       	push	r22
    18a0:	7f 93       	push	r23
    18a2:	8f 93       	push	r24
    18a4:	9f 93       	push	r25
    18a6:	af 93       	push	r26
    18a8:	bf 93       	push	r27
    18aa:	ef 93       	push	r30
    18ac:	ff 93       	push	r31
    18ae:	df 93       	push	r29
    18b0:	cf 93       	push	r28
    18b2:	cd b7       	in	r28, 0x3d	; 61
    18b4:	de b7       	in	r29, 0x3e	; 62
	if(Global_pvTimerCTCCallBack != NULL)
    18b6:	80 91 d2 01 	lds	r24, 0x01D2
    18ba:	90 91 d3 01 	lds	r25, 0x01D3
    18be:	00 97       	sbiw	r24, 0x00	; 0
    18c0:	29 f0       	breq	.+10     	; 0x18cc <__vector_10+0x40>
	{
		Global_pvTimerCTCCallBack();
    18c2:	e0 91 d2 01 	lds	r30, 0x01D2
    18c6:	f0 91 d3 01 	lds	r31, 0x01D3
    18ca:	09 95       	icall
	else
	{
		/*Do nothing*/
	}

}
    18cc:	cf 91       	pop	r28
    18ce:	df 91       	pop	r29
    18d0:	ff 91       	pop	r31
    18d2:	ef 91       	pop	r30
    18d4:	bf 91       	pop	r27
    18d6:	af 91       	pop	r26
    18d8:	9f 91       	pop	r25
    18da:	8f 91       	pop	r24
    18dc:	7f 91       	pop	r23
    18de:	6f 91       	pop	r22
    18e0:	5f 91       	pop	r21
    18e2:	4f 91       	pop	r20
    18e4:	3f 91       	pop	r19
    18e6:	2f 91       	pop	r18
    18e8:	0f 90       	pop	r0
    18ea:	0f be       	out	0x3f, r0	; 63
    18ec:	0f 90       	pop	r0
    18ee:	1f 90       	pop	r1
    18f0:	18 95       	reti

000018f2 <SPI_voidMasterInit>:
#include "../../../Library/Bit_Math.h"
#include "../Header/SPI_Interface.h"

static void (*Global_pvSPICallBack)(void)= NULL;

void SPI_voidMasterInit(void){
    18f2:	df 93       	push	r29
    18f4:	cf 93       	push	r28
    18f6:	cd b7       	in	r28, 0x3d	; 61
    18f8:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SPCR,SPCR_MSTR);
    18fa:	ad e2       	ldi	r26, 0x2D	; 45
    18fc:	b0 e0       	ldi	r27, 0x00	; 0
    18fe:	ed e2       	ldi	r30, 0x2D	; 45
    1900:	f0 e0       	ldi	r31, 0x00	; 0
    1902:	80 81       	ld	r24, Z
    1904:	80 61       	ori	r24, 0x10	; 16
    1906:	8c 93       	st	X, r24
	SET_BIT(SPCR,SPCR_SPE);
    1908:	ad e2       	ldi	r26, 0x2D	; 45
    190a:	b0 e0       	ldi	r27, 0x00	; 0
    190c:	ed e2       	ldi	r30, 0x2D	; 45
    190e:	f0 e0       	ldi	r31, 0x00	; 0
    1910:	80 81       	ld	r24, Z
    1912:	80 64       	ori	r24, 0x40	; 64
    1914:	8c 93       	st	X, r24
#if INTERRUPT_MODE == ENABLE_INTERRUPT
	SET_BIT(SPCR,SPCR_SPIE);
    1916:	ad e2       	ldi	r26, 0x2D	; 45
    1918:	b0 e0       	ldi	r27, 0x00	; 0
    191a:	ed e2       	ldi	r30, 0x2D	; 45
    191c:	f0 e0       	ldi	r31, 0x00	; 0
    191e:	80 81       	ld	r24, Z
    1920:	80 68       	ori	r24, 0x80	; 128
    1922:	8c 93       	st	X, r24
#endif

#if CLOCK_POLARITY == IDLE_LOW
	CLR_BIT(SPCR,SPCR_CPOL);
    1924:	ad e2       	ldi	r26, 0x2D	; 45
    1926:	b0 e0       	ldi	r27, 0x00	; 0
    1928:	ed e2       	ldi	r30, 0x2D	; 45
    192a:	f0 e0       	ldi	r31, 0x00	; 0
    192c:	80 81       	ld	r24, Z
    192e:	87 7f       	andi	r24, 0xF7	; 247
    1930:	8c 93       	st	X, r24
#elif CLOCK_POLARITY == IDLE_HIGH
	SET_BIT(SPCR,SPCR_CPOL);
#endif

#if CLOCK_PHASE == SPI_ZERO
	CLR_BIT(SPCR,SPCR_CPHA);
    1932:	ad e2       	ldi	r26, 0x2D	; 45
    1934:	b0 e0       	ldi	r27, 0x00	; 0
    1936:	ed e2       	ldi	r30, 0x2D	; 45
    1938:	f0 e0       	ldi	r31, 0x00	; 0
    193a:	80 81       	ld	r24, Z
    193c:	8b 7f       	andi	r24, 0xFB	; 251
    193e:	8c 93       	st	X, r24
	SET_BIT(SPCR,SPCR_CPHA);
#endif


#if DATA_ORDER == LSB_FIRST
	SET_BIT(SPCR,SPCR_DORD);
    1940:	ad e2       	ldi	r26, 0x2D	; 45
    1942:	b0 e0       	ldi	r27, 0x00	; 0
    1944:	ed e2       	ldi	r30, 0x2D	; 45
    1946:	f0 e0       	ldi	r31, 0x00	; 0
    1948:	80 81       	ld	r24, Z
    194a:	80 62       	ori	r24, 0x20	; 32
    194c:	8c 93       	st	X, r24
#elif DATA_ORDER == MSB_FIRST
	CLR_BIT(SPCR,SPCR_DORD);
#endif

#if SPI_FREQUENCY == QUARTER_FREQ
	CLR_BIT(SPSR,SPSR_SPI2X);
    194e:	ae e2       	ldi	r26, 0x2E	; 46
    1950:	b0 e0       	ldi	r27, 0x00	; 0
    1952:	ee e2       	ldi	r30, 0x2E	; 46
    1954:	f0 e0       	ldi	r31, 0x00	; 0
    1956:	80 81       	ld	r24, Z
    1958:	8e 7f       	andi	r24, 0xFE	; 254
    195a:	8c 93       	st	X, r24
	CLR_BIT(SPCR,SPCR_SPR0);
    195c:	ad e2       	ldi	r26, 0x2D	; 45
    195e:	b0 e0       	ldi	r27, 0x00	; 0
    1960:	ed e2       	ldi	r30, 0x2D	; 45
    1962:	f0 e0       	ldi	r31, 0x00	; 0
    1964:	80 81       	ld	r24, Z
    1966:	8e 7f       	andi	r24, 0xFE	; 254
    1968:	8c 93       	st	X, r24
	CLR_BIT(SPCR,SPCR_SPR1);
    196a:	ad e2       	ldi	r26, 0x2D	; 45
    196c:	b0 e0       	ldi	r27, 0x00	; 0
    196e:	ed e2       	ldi	r30, 0x2D	; 45
    1970:	f0 e0       	ldi	r31, 0x00	; 0
    1972:	80 81       	ld	r24, Z
    1974:	8d 7f       	andi	r24, 0xFD	; 253
    1976:	8c 93       	st	X, r24
#elif SPI_FREQUENCY == HALF_FREQ
	SET_BIT(SPSR,SPSR_SPI2X);
	CLR_BIT(SPCR,SPCR_SPR0);
	CLR_BIT(SPCR,SPCR_SPR1);
#endif
}
    1978:	cf 91       	pop	r28
    197a:	df 91       	pop	r29
    197c:	08 95       	ret

0000197e <SPI_voidSlaveInit>:

void SPI_voidSlaveInit(void){
    197e:	df 93       	push	r29
    1980:	cf 93       	push	r28
    1982:	cd b7       	in	r28, 0x3d	; 61
    1984:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SPCR,SPCR_MSTR);
    1986:	ad e2       	ldi	r26, 0x2D	; 45
    1988:	b0 e0       	ldi	r27, 0x00	; 0
    198a:	ed e2       	ldi	r30, 0x2D	; 45
    198c:	f0 e0       	ldi	r31, 0x00	; 0
    198e:	80 81       	ld	r24, Z
    1990:	8f 7e       	andi	r24, 0xEF	; 239
    1992:	8c 93       	st	X, r24
	SET_BIT(SPCR,SPCR_SPE);
    1994:	ad e2       	ldi	r26, 0x2D	; 45
    1996:	b0 e0       	ldi	r27, 0x00	; 0
    1998:	ed e2       	ldi	r30, 0x2D	; 45
    199a:	f0 e0       	ldi	r31, 0x00	; 0
    199c:	80 81       	ld	r24, Z
    199e:	80 64       	ori	r24, 0x40	; 64
    19a0:	8c 93       	st	X, r24
#if INTERRUPT_MODE == ENABLE_INTERRUPT
	SET_BIT(SPCR,SPCR_SPIE);
    19a2:	ad e2       	ldi	r26, 0x2D	; 45
    19a4:	b0 e0       	ldi	r27, 0x00	; 0
    19a6:	ed e2       	ldi	r30, 0x2D	; 45
    19a8:	f0 e0       	ldi	r31, 0x00	; 0
    19aa:	80 81       	ld	r24, Z
    19ac:	80 68       	ori	r24, 0x80	; 128
    19ae:	8c 93       	st	X, r24
#endif

#if DATA_ORDER == LSB_FIRST
	SET_BIT(SPCR,SPCR_DORD);
    19b0:	ad e2       	ldi	r26, 0x2D	; 45
    19b2:	b0 e0       	ldi	r27, 0x00	; 0
    19b4:	ed e2       	ldi	r30, 0x2D	; 45
    19b6:	f0 e0       	ldi	r31, 0x00	; 0
    19b8:	80 81       	ld	r24, Z
    19ba:	80 62       	ori	r24, 0x20	; 32
    19bc:	8c 93       	st	X, r24
#elif DATA_ORDER == MSB_FIRST
	CLR_BIT(SPCR,SPCR_DORD);
#endif
}
    19be:	cf 91       	pop	r28
    19c0:	df 91       	pop	r29
    19c2:	08 95       	ret

000019c4 <SPI_u8Transfer>:

u8 SPI_u8Transfer(u8 Copy_Data){
    19c4:	df 93       	push	r29
    19c6:	cf 93       	push	r28
    19c8:	0f 92       	push	r0
    19ca:	cd b7       	in	r28, 0x3d	; 61
    19cc:	de b7       	in	r29, 0x3e	; 62
    19ce:	89 83       	std	Y+1, r24	; 0x01
	/* Start transmission */
	SPDR = Copy_Data;
    19d0:	ef e2       	ldi	r30, 0x2F	; 47
    19d2:	f0 e0       	ldi	r31, 0x00	; 0
    19d4:	89 81       	ldd	r24, Y+1	; 0x01
    19d6:	80 83       	st	Z, r24
	/* Wait for transmission complete */
	while(!GET_BIT(SPSR,SPSR_SPIF));
    19d8:	ee e2       	ldi	r30, 0x2E	; 46
    19da:	f0 e0       	ldi	r31, 0x00	; 0
    19dc:	80 81       	ld	r24, Z
    19de:	88 23       	and	r24, r24
    19e0:	dc f7       	brge	.-10     	; 0x19d8 <SPI_u8Transfer+0x14>

	return SPDR;
    19e2:	ef e2       	ldi	r30, 0x2F	; 47
    19e4:	f0 e0       	ldi	r31, 0x00	; 0
    19e6:	80 81       	ld	r24, Z
}
    19e8:	0f 90       	pop	r0
    19ea:	cf 91       	pop	r28
    19ec:	df 91       	pop	r29
    19ee:	08 95       	ret

000019f0 <SPI_voidSetCallBack>:

void SPI_voidSetCallBack( void (*PtrToFunc) (void) ){
    19f0:	df 93       	push	r29
    19f2:	cf 93       	push	r28
    19f4:	00 d0       	rcall	.+0      	; 0x19f6 <SPI_voidSetCallBack+0x6>
    19f6:	cd b7       	in	r28, 0x3d	; 61
    19f8:	de b7       	in	r29, 0x3e	; 62
    19fa:	9a 83       	std	Y+2, r25	; 0x02
    19fc:	89 83       	std	Y+1, r24	; 0x01
	Global_pvSPICallBack = PtrToFunc;
    19fe:	89 81       	ldd	r24, Y+1	; 0x01
    1a00:	9a 81       	ldd	r25, Y+2	; 0x02
    1a02:	90 93 d5 01 	sts	0x01D5, r25
    1a06:	80 93 d4 01 	sts	0x01D4, r24
}
    1a0a:	0f 90       	pop	r0
    1a0c:	0f 90       	pop	r0
    1a0e:	cf 91       	pop	r28
    1a10:	df 91       	pop	r29
    1a12:	08 95       	ret

00001a14 <SPI_u8ReadDataISR>:

u8 SPI_u8ReadDataISR(void){
    1a14:	df 93       	push	r29
    1a16:	cf 93       	push	r28
    1a18:	cd b7       	in	r28, 0x3d	; 61
    1a1a:	de b7       	in	r29, 0x3e	; 62
	return SPDR;
    1a1c:	ef e2       	ldi	r30, 0x2F	; 47
    1a1e:	f0 e0       	ldi	r31, 0x00	; 0
    1a20:	80 81       	ld	r24, Z
}
    1a22:	cf 91       	pop	r28
    1a24:	df 91       	pop	r29
    1a26:	08 95       	ret

00001a28 <SPI_voidSendDataISR>:

void SPI_voidSendDataISR(u8 Copy_Data){
    1a28:	df 93       	push	r29
    1a2a:	cf 93       	push	r28
    1a2c:	0f 92       	push	r0
    1a2e:	cd b7       	in	r28, 0x3d	; 61
    1a30:	de b7       	in	r29, 0x3e	; 62
    1a32:	89 83       	std	Y+1, r24	; 0x01
	SPDR = Copy_Data;
    1a34:	ef e2       	ldi	r30, 0x2F	; 47
    1a36:	f0 e0       	ldi	r31, 0x00	; 0
    1a38:	89 81       	ldd	r24, Y+1	; 0x01
    1a3a:	80 83       	st	Z, r24
}
    1a3c:	0f 90       	pop	r0
    1a3e:	cf 91       	pop	r28
    1a40:	df 91       	pop	r29
    1a42:	08 95       	ret

00001a44 <__vector_12>:

void  __vector_12 (void)	__attribute__((signal));
void  __vector_12 (void)
{
    1a44:	1f 92       	push	r1
    1a46:	0f 92       	push	r0
    1a48:	0f b6       	in	r0, 0x3f	; 63
    1a4a:	0f 92       	push	r0
    1a4c:	11 24       	eor	r1, r1
    1a4e:	2f 93       	push	r18
    1a50:	3f 93       	push	r19
    1a52:	4f 93       	push	r20
    1a54:	5f 93       	push	r21
    1a56:	6f 93       	push	r22
    1a58:	7f 93       	push	r23
    1a5a:	8f 93       	push	r24
    1a5c:	9f 93       	push	r25
    1a5e:	af 93       	push	r26
    1a60:	bf 93       	push	r27
    1a62:	ef 93       	push	r30
    1a64:	ff 93       	push	r31
    1a66:	df 93       	push	r29
    1a68:	cf 93       	push	r28
    1a6a:	cd b7       	in	r28, 0x3d	; 61
    1a6c:	de b7       	in	r29, 0x3e	; 62
	if(Global_pvSPICallBack != NULL)
    1a6e:	80 91 d4 01 	lds	r24, 0x01D4
    1a72:	90 91 d5 01 	lds	r25, 0x01D5
    1a76:	00 97       	sbiw	r24, 0x00	; 0
    1a78:	29 f0       	breq	.+10     	; 0x1a84 <__vector_12+0x40>
	{
		Global_pvSPICallBack();
    1a7a:	e0 91 d4 01 	lds	r30, 0x01D4
    1a7e:	f0 91 d5 01 	lds	r31, 0x01D5
    1a82:	09 95       	icall
	else
	{
		/*Do nothing*/
	}

}
    1a84:	cf 91       	pop	r28
    1a86:	df 91       	pop	r29
    1a88:	ff 91       	pop	r31
    1a8a:	ef 91       	pop	r30
    1a8c:	bf 91       	pop	r27
    1a8e:	af 91       	pop	r26
    1a90:	9f 91       	pop	r25
    1a92:	8f 91       	pop	r24
    1a94:	7f 91       	pop	r23
    1a96:	6f 91       	pop	r22
    1a98:	5f 91       	pop	r21
    1a9a:	4f 91       	pop	r20
    1a9c:	3f 91       	pop	r19
    1a9e:	2f 91       	pop	r18
    1aa0:	0f 90       	pop	r0
    1aa2:	0f be       	out	0x3f, r0	; 63
    1aa4:	0f 90       	pop	r0
    1aa6:	1f 90       	pop	r1
    1aa8:	18 95       	reti

00001aaa <I2C_Master_voidInit>:

#include "../../../Library/STD_types.h"
#include "../../../Library/Bit_Math.h"
#include "../Header/I2C_Interface.h"

void I2C_Master_voidInit(void){
    1aaa:	df 93       	push	r29
    1aac:	cf 93       	push	r28
    1aae:	cd b7       	in	r28, 0x3d	; 61
    1ab0:	de b7       	in	r29, 0x3e	; 62
#if I2C_PRESCALER == I2C_PRESCALER_1
	/*Set Prescaler Values*/
	CLR_BIT(TWSR, TWSR_TWPS0);
    1ab2:	a1 e2       	ldi	r26, 0x21	; 33
    1ab4:	b0 e0       	ldi	r27, 0x00	; 0
    1ab6:	e1 e2       	ldi	r30, 0x21	; 33
    1ab8:	f0 e0       	ldi	r31, 0x00	; 0
    1aba:	80 81       	ld	r24, Z
    1abc:	8e 7f       	andi	r24, 0xFE	; 254
    1abe:	8c 93       	st	X, r24
	CLR_BIT(TWSR, TWSR_TWPS1);
    1ac0:	a1 e2       	ldi	r26, 0x21	; 33
    1ac2:	b0 e0       	ldi	r27, 0x00	; 0
    1ac4:	e1 e2       	ldi	r30, 0x21	; 33
    1ac6:	f0 e0       	ldi	r31, 0x00	; 0
    1ac8:	80 81       	ld	r24, Z
    1aca:	8d 7f       	andi	r24, 0xFD	; 253
    1acc:	8c 93       	st	X, r24
	SET_BIT(TWSR, TWSR_TWPS1);
#endif

#if I2C_ACK_MODE == ACK_ENABLE
	/*Enable  ACK*/
	SET_BIT(TWCR,TWCR_TWEA);
    1ace:	a6 e5       	ldi	r26, 0x56	; 86
    1ad0:	b0 e0       	ldi	r27, 0x00	; 0
    1ad2:	e6 e5       	ldi	r30, 0x56	; 86
    1ad4:	f0 e0       	ldi	r31, 0x00	; 0
    1ad6:	80 81       	ld	r24, Z
    1ad8:	80 64       	ori	r24, 0x40	; 64
    1ada:	8c 93       	st	X, r24
#elif I2C_ACK_MODE == ACK_DISABLE
	/*Disable  ACK*/
	CLR_BIT(TWCR,TWCR_TWEA);
#endif
	/*Set TWBR with the Value =>100KHZ*/
	TWBR = I2C_TWBR_VALUE;
    1adc:	e0 e2       	ldi	r30, 0x20	; 32
    1ade:	f0 e0       	ldi	r31, 0x00	; 0
    1ae0:	88 e4       	ldi	r24, 0x48	; 72
    1ae2:	80 83       	st	Z, r24

	/*Enable  I2C*/
	SET_BIT(TWCR,TWCR_TWEN);
    1ae4:	a6 e5       	ldi	r26, 0x56	; 86
    1ae6:	b0 e0       	ldi	r27, 0x00	; 0
    1ae8:	e6 e5       	ldi	r30, 0x56	; 86
    1aea:	f0 e0       	ldi	r31, 0x00	; 0
    1aec:	80 81       	ld	r24, Z
    1aee:	84 60       	ori	r24, 0x04	; 4
    1af0:	8c 93       	st	X, r24
}
    1af2:	cf 91       	pop	r28
    1af4:	df 91       	pop	r29
    1af6:	08 95       	ret

00001af8 <I2C_Slave_voidInit>:

void I2C_Slave_voidInit(u8 I2C_Address){
    1af8:	df 93       	push	r29
    1afa:	cf 93       	push	r28
    1afc:	0f 92       	push	r0
    1afe:	cd b7       	in	r28, 0x3d	; 61
    1b00:	de b7       	in	r29, 0x3e	; 62
    1b02:	89 83       	std	Y+1, r24	; 0x01
	/*Set Slave Address iN TWAR*/
	TWAR = (I2C_Address <<1);
    1b04:	e2 e2       	ldi	r30, 0x22	; 34
    1b06:	f0 e0       	ldi	r31, 0x00	; 0
    1b08:	89 81       	ldd	r24, Y+1	; 0x01
    1b0a:	88 0f       	add	r24, r24
    1b0c:	80 83       	st	Z, r24

#if I2C_ACK_MODE == ACK_ENABLE
	/*Enable  ACK*/
	Set_Bit(TWCR,TWCR_TWEA);
    1b0e:	a6 e5       	ldi	r26, 0x56	; 86
    1b10:	b0 e0       	ldi	r27, 0x00	; 0
    1b12:	e6 e5       	ldi	r30, 0x56	; 86
    1b14:	f0 e0       	ldi	r31, 0x00	; 0
    1b16:	80 81       	ld	r24, Z
    1b18:	80 64       	ori	r24, 0x40	; 64
    1b1a:	8c 93       	st	X, r24
#elif I2C_ACK_MODE == ACK_DISABLE
	/*Disable  ACK*/
	Clear_Bit(TWCR,TWCR_TWEA);
#endif
	/*Enable I2C*/
	SET_BIT(TWCR , TWCR_TWEN);
    1b1c:	a6 e5       	ldi	r26, 0x56	; 86
    1b1e:	b0 e0       	ldi	r27, 0x00	; 0
    1b20:	e6 e5       	ldi	r30, 0x56	; 86
    1b22:	f0 e0       	ldi	r31, 0x00	; 0
    1b24:	80 81       	ld	r24, Z
    1b26:	84 60       	ori	r24, 0x04	; 4
    1b28:	8c 93       	st	X, r24
}
    1b2a:	0f 90       	pop	r0
    1b2c:	cf 91       	pop	r28
    1b2e:	df 91       	pop	r29
    1b30:	08 95       	ret

00001b32 <I2C_Master_enuSendStartCond>:

I2C_Error_State I2C_Master_enuSendStartCond(void){
    1b32:	df 93       	push	r29
    1b34:	cf 93       	push	r28
    1b36:	0f 92       	push	r0
    1b38:	cd b7       	in	r28, 0x3d	; 61
    1b3a:	de b7       	in	r29, 0x3e	; 62

	I2C_Error_State state = NoError;
    1b3c:	19 82       	std	Y+1, r1	; 0x01

	/*Clear flags + start condition*/
	SET_BIT(TWCR,TWCR_TWINT);
    1b3e:	a6 e5       	ldi	r26, 0x56	; 86
    1b40:	b0 e0       	ldi	r27, 0x00	; 0
    1b42:	e6 e5       	ldi	r30, 0x56	; 86
    1b44:	f0 e0       	ldi	r31, 0x00	; 0
    1b46:	80 81       	ld	r24, Z
    1b48:	80 68       	ori	r24, 0x80	; 128
    1b4a:	8c 93       	st	X, r24
	SET_BIT(TWCR,TWCR_TWSTA);
    1b4c:	a6 e5       	ldi	r26, 0x56	; 86
    1b4e:	b0 e0       	ldi	r27, 0x00	; 0
    1b50:	e6 e5       	ldi	r30, 0x56	; 86
    1b52:	f0 e0       	ldi	r31, 0x00	; 0
    1b54:	80 81       	ld	r24, Z
    1b56:	80 62       	ori	r24, 0x20	; 32
    1b58:	8c 93       	st	X, r24

	/*Wait for the flag*/
	while(Get_Bit(TWCR,TWCR_TWINT) == 0);
    1b5a:	e6 e5       	ldi	r30, 0x56	; 86
    1b5c:	f0 e0       	ldi	r31, 0x00	; 0
    1b5e:	80 81       	ld	r24, Z
    1b60:	88 23       	and	r24, r24
    1b62:	dc f7       	brge	.-10     	; 0x1b5a <I2C_Master_enuSendStartCond+0x28>

	/*Check Status*/
	if((TWSR & 0xF8) != I2C_MTXCheckStart){
    1b64:	e1 e2       	ldi	r30, 0x21	; 33
    1b66:	f0 e0       	ldi	r31, 0x00	; 0
    1b68:	80 81       	ld	r24, Z
    1b6a:	88 2f       	mov	r24, r24
    1b6c:	90 e0       	ldi	r25, 0x00	; 0
    1b6e:	88 7f       	andi	r24, 0xF8	; 248
    1b70:	90 70       	andi	r25, 0x00	; 0
    1b72:	88 30       	cpi	r24, 0x08	; 8
    1b74:	91 05       	cpc	r25, r1
    1b76:	11 f0       	breq	.+4      	; 0x1b7c <I2C_Master_enuSendStartCond+0x4a>
		state = ErrorStartCondition;
    1b78:	81 e0       	ldi	r24, 0x01	; 1
    1b7a:	89 83       	std	Y+1, r24	; 0x01
	}
	CLR_BIT(TWCR,TWCR_TWSTA);
    1b7c:	a6 e5       	ldi	r26, 0x56	; 86
    1b7e:	b0 e0       	ldi	r27, 0x00	; 0
    1b80:	e6 e5       	ldi	r30, 0x56	; 86
    1b82:	f0 e0       	ldi	r31, 0x00	; 0
    1b84:	80 81       	ld	r24, Z
    1b86:	8f 7d       	andi	r24, 0xDF	; 223
    1b88:	8c 93       	st	X, r24
	return state;
    1b8a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b8c:	0f 90       	pop	r0
    1b8e:	cf 91       	pop	r28
    1b90:	df 91       	pop	r29
    1b92:	08 95       	ret

00001b94 <I2C_Master_enuSendRepeatedStartCond>:

I2C_Error_State I2C_Master_enuSendRepeatedStartCond(void){
    1b94:	df 93       	push	r29
    1b96:	cf 93       	push	r28
    1b98:	0f 92       	push	r0
    1b9a:	cd b7       	in	r28, 0x3d	; 61
    1b9c:	de b7       	in	r29, 0x3e	; 62
	I2C_Error_State state = NoError;
    1b9e:	19 82       	std	Y+1, r1	; 0x01

	/*Clear flags + start condition*/
	SET_BIT(TWCR,TWCR_TWINT);
    1ba0:	a6 e5       	ldi	r26, 0x56	; 86
    1ba2:	b0 e0       	ldi	r27, 0x00	; 0
    1ba4:	e6 e5       	ldi	r30, 0x56	; 86
    1ba6:	f0 e0       	ldi	r31, 0x00	; 0
    1ba8:	80 81       	ld	r24, Z
    1baa:	80 68       	ori	r24, 0x80	; 128
    1bac:	8c 93       	st	X, r24
	SET_BIT(TWCR,TWCR_TWSTA);
    1bae:	a6 e5       	ldi	r26, 0x56	; 86
    1bb0:	b0 e0       	ldi	r27, 0x00	; 0
    1bb2:	e6 e5       	ldi	r30, 0x56	; 86
    1bb4:	f0 e0       	ldi	r31, 0x00	; 0
    1bb6:	80 81       	ld	r24, Z
    1bb8:	80 62       	ori	r24, 0x20	; 32
    1bba:	8c 93       	st	X, r24

	/*Wait for the flag*/
	while(Get_Bit(TWCR,TWCR_TWINT) == 0);
    1bbc:	e6 e5       	ldi	r30, 0x56	; 86
    1bbe:	f0 e0       	ldi	r31, 0x00	; 0
    1bc0:	80 81       	ld	r24, Z
    1bc2:	88 23       	and	r24, r24
    1bc4:	dc f7       	brge	.-10     	; 0x1bbc <I2C_Master_enuSendRepeatedStartCond+0x28>

	/*Check Status*/
	if((TWSR & 0xF8) != I2C_MTXCheckReStart){
    1bc6:	e1 e2       	ldi	r30, 0x21	; 33
    1bc8:	f0 e0       	ldi	r31, 0x00	; 0
    1bca:	80 81       	ld	r24, Z
    1bcc:	88 2f       	mov	r24, r24
    1bce:	90 e0       	ldi	r25, 0x00	; 0
    1bd0:	88 7f       	andi	r24, 0xF8	; 248
    1bd2:	90 70       	andi	r25, 0x00	; 0
    1bd4:	80 31       	cpi	r24, 0x10	; 16
    1bd6:	91 05       	cpc	r25, r1
    1bd8:	11 f0       	breq	.+4      	; 0x1bde <I2C_Master_enuSendRepeatedStartCond+0x4a>
		state = ErrorRestartCondition;
    1bda:	82 e0       	ldi	r24, 0x02	; 2
    1bdc:	89 83       	std	Y+1, r24	; 0x01
	}
	CLR_BIT(TWCR,TWCR_TWSTA);
    1bde:	a6 e5       	ldi	r26, 0x56	; 86
    1be0:	b0 e0       	ldi	r27, 0x00	; 0
    1be2:	e6 e5       	ldi	r30, 0x56	; 86
    1be4:	f0 e0       	ldi	r31, 0x00	; 0
    1be6:	80 81       	ld	r24, Z
    1be8:	8f 7d       	andi	r24, 0xDF	; 223
    1bea:	8c 93       	st	X, r24
	return state;
    1bec:	89 81       	ldd	r24, Y+1	; 0x01
}
    1bee:	0f 90       	pop	r0
    1bf0:	cf 91       	pop	r28
    1bf2:	df 91       	pop	r29
    1bf4:	08 95       	ret

00001bf6 <I2C_Master_enuSendSlaveAddressWithRead>:


I2C_Error_State I2C_Master_enuSendSlaveAddressWithRead(u8 I2C_Address){
    1bf6:	df 93       	push	r29
    1bf8:	cf 93       	push	r28
    1bfa:	00 d0       	rcall	.+0      	; 0x1bfc <I2C_Master_enuSendSlaveAddressWithRead+0x6>
    1bfc:	cd b7       	in	r28, 0x3d	; 61
    1bfe:	de b7       	in	r29, 0x3e	; 62
    1c00:	8a 83       	std	Y+2, r24	; 0x02
	I2C_Error_State state = NoError;
    1c02:	19 82       	std	Y+1, r1	; 0x01

	/*Load the slave address*/
	TWDR = I2C_Address << 1;
    1c04:	e3 e2       	ldi	r30, 0x23	; 35
    1c06:	f0 e0       	ldi	r31, 0x00	; 0
    1c08:	8a 81       	ldd	r24, Y+2	; 0x02
    1c0a:	88 0f       	add	r24, r24
    1c0c:	80 83       	st	Z, r24

	/*Select the read mode*/
	SET_BIT(TWDR, 0);
    1c0e:	a3 e2       	ldi	r26, 0x23	; 35
    1c10:	b0 e0       	ldi	r27, 0x00	; 0
    1c12:	e3 e2       	ldi	r30, 0x23	; 35
    1c14:	f0 e0       	ldi	r31, 0x00	; 0
    1c16:	80 81       	ld	r24, Z
    1c18:	81 60       	ori	r24, 0x01	; 1
    1c1a:	8c 93       	st	X, r24

	/*Clear flag*/
	SET_BIT(TWCR,TWCR_TWINT);
    1c1c:	a6 e5       	ldi	r26, 0x56	; 86
    1c1e:	b0 e0       	ldi	r27, 0x00	; 0
    1c20:	e6 e5       	ldi	r30, 0x56	; 86
    1c22:	f0 e0       	ldi	r31, 0x00	; 0
    1c24:	80 81       	ld	r24, Z
    1c26:	80 68       	ori	r24, 0x80	; 128
    1c28:	8c 93       	st	X, r24

	/*Wait for the flag*/
	while(Get_Bit(TWCR,TWCR_TWINT) == 0);
    1c2a:	e6 e5       	ldi	r30, 0x56	; 86
    1c2c:	f0 e0       	ldi	r31, 0x00	; 0
    1c2e:	80 81       	ld	r24, Z
    1c30:	88 23       	and	r24, r24
    1c32:	dc f7       	brge	.-10     	; 0x1c2a <I2C_Master_enuSendSlaveAddressWithRead+0x34>

	/*Check Status*/
#if I2C_ACK_MODE == ACK_ENABLE
	if((TWSR & 0xF8) != I2C_MRXCheckSLA_R_WithAck){
    1c34:	e1 e2       	ldi	r30, 0x21	; 33
    1c36:	f0 e0       	ldi	r31, 0x00	; 0
    1c38:	80 81       	ld	r24, Z
    1c3a:	88 2f       	mov	r24, r24
    1c3c:	90 e0       	ldi	r25, 0x00	; 0
    1c3e:	88 7f       	andi	r24, 0xF8	; 248
    1c40:	90 70       	andi	r25, 0x00	; 0
    1c42:	80 34       	cpi	r24, 0x40	; 64
    1c44:	91 05       	cpc	r25, r1
    1c46:	11 f0       	breq	.+4      	; 0x1c4c <I2C_Master_enuSendSlaveAddressWithRead+0x56>
		state = ErrorSlaveAddressReadWithAck;
    1c48:	85 e0       	ldi	r24, 0x05	; 5
    1c4a:	89 83       	std	Y+1, r24	; 0x01
#elif  I2C_ACK_MODE == ACK_DISABLE
	if((TWSR & 0xF8) != I2C_MRXCheckSLA_R_WithOutAck){
		state = ErrorSlaveAddressReadWithoutAck;
	}
#endif
	return state;
    1c4c:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c4e:	0f 90       	pop	r0
    1c50:	0f 90       	pop	r0
    1c52:	cf 91       	pop	r28
    1c54:	df 91       	pop	r29
    1c56:	08 95       	ret

00001c58 <I2C_Master_enuSendSlaveAddressWithWrite>:

I2C_Error_State I2C_Master_enuSendSlaveAddressWithWrite(u8 I2C_Address){
    1c58:	df 93       	push	r29
    1c5a:	cf 93       	push	r28
    1c5c:	00 d0       	rcall	.+0      	; 0x1c5e <I2C_Master_enuSendSlaveAddressWithWrite+0x6>
    1c5e:	cd b7       	in	r28, 0x3d	; 61
    1c60:	de b7       	in	r29, 0x3e	; 62
    1c62:	8a 83       	std	Y+2, r24	; 0x02
	I2C_Error_State state = NoError;
    1c64:	19 82       	std	Y+1, r1	; 0x01

	/*Load the slave address*/
	TWDR = I2C_Address << 1;
    1c66:	e3 e2       	ldi	r30, 0x23	; 35
    1c68:	f0 e0       	ldi	r31, 0x00	; 0
    1c6a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c6c:	88 0f       	add	r24, r24
    1c6e:	80 83       	st	Z, r24

	/*Select the write mode*/
	CLR_BIT(TWDR, 0);
    1c70:	a3 e2       	ldi	r26, 0x23	; 35
    1c72:	b0 e0       	ldi	r27, 0x00	; 0
    1c74:	e3 e2       	ldi	r30, 0x23	; 35
    1c76:	f0 e0       	ldi	r31, 0x00	; 0
    1c78:	80 81       	ld	r24, Z
    1c7a:	8e 7f       	andi	r24, 0xFE	; 254
    1c7c:	8c 93       	st	X, r24

	SET_BIT(TWCR,TWCR_TWEN);
    1c7e:	a6 e5       	ldi	r26, 0x56	; 86
    1c80:	b0 e0       	ldi	r27, 0x00	; 0
    1c82:	e6 e5       	ldi	r30, 0x56	; 86
    1c84:	f0 e0       	ldi	r31, 0x00	; 0
    1c86:	80 81       	ld	r24, Z
    1c88:	84 60       	ori	r24, 0x04	; 4
    1c8a:	8c 93       	st	X, r24
	/*Clear flag*/
	SET_BIT(TWCR,TWCR_TWINT);
    1c8c:	a6 e5       	ldi	r26, 0x56	; 86
    1c8e:	b0 e0       	ldi	r27, 0x00	; 0
    1c90:	e6 e5       	ldi	r30, 0x56	; 86
    1c92:	f0 e0       	ldi	r31, 0x00	; 0
    1c94:	80 81       	ld	r24, Z
    1c96:	80 68       	ori	r24, 0x80	; 128
    1c98:	8c 93       	st	X, r24


	/*Wait for the flag*/
	while(Get_Bit(TWCR,TWCR_TWINT) == 0);
    1c9a:	e6 e5       	ldi	r30, 0x56	; 86
    1c9c:	f0 e0       	ldi	r31, 0x00	; 0
    1c9e:	80 81       	ld	r24, Z
    1ca0:	88 23       	and	r24, r24
    1ca2:	dc f7       	brge	.-10     	; 0x1c9a <I2C_Master_enuSendSlaveAddressWithWrite+0x42>

	/*Check Status*/
#if I2C_ACK_MODE == ACK_ENABLE
	if((TWSR & 0xF8) != I2C_MTXCheckSLA_W_WithAck){
    1ca4:	e1 e2       	ldi	r30, 0x21	; 33
    1ca6:	f0 e0       	ldi	r31, 0x00	; 0
    1ca8:	80 81       	ld	r24, Z
    1caa:	88 2f       	mov	r24, r24
    1cac:	90 e0       	ldi	r25, 0x00	; 0
    1cae:	88 7f       	andi	r24, 0xF8	; 248
    1cb0:	90 70       	andi	r25, 0x00	; 0
    1cb2:	88 31       	cpi	r24, 0x18	; 24
    1cb4:	91 05       	cpc	r25, r1
    1cb6:	11 f0       	breq	.+4      	; 0x1cbc <I2C_Master_enuSendSlaveAddressWithWrite+0x64>
		state = ErrorSlaveAddressWriteWithAck;
    1cb8:	83 e0       	ldi	r24, 0x03	; 3
    1cba:	89 83       	std	Y+1, r24	; 0x01
#elif  I2C_ACK_MODE == ACK_DISABLE
	if((TWSR & 0xF8) != I2C_MTXCheckSLA_W_WithOutAck){
		state = ErrorSlaveAddressWriteWithoutAck;
	}
#endif
	return state;
    1cbc:	89 81       	ldd	r24, Y+1	; 0x01
}
    1cbe:	0f 90       	pop	r0
    1cc0:	0f 90       	pop	r0
    1cc2:	cf 91       	pop	r28
    1cc4:	df 91       	pop	r29
    1cc6:	08 95       	ret

00001cc8 <I2C_Master_enuSendu8Data>:

I2C_Error_State I2C_Master_enuSendu8Data(u8 I2C_Data){
    1cc8:	df 93       	push	r29
    1cca:	cf 93       	push	r28
    1ccc:	00 d0       	rcall	.+0      	; 0x1cce <I2C_Master_enuSendu8Data+0x6>
    1cce:	cd b7       	in	r28, 0x3d	; 61
    1cd0:	de b7       	in	r29, 0x3e	; 62
    1cd2:	8a 83       	std	Y+2, r24	; 0x02
	I2C_Error_State state = NoError;
    1cd4:	19 82       	std	Y+1, r1	; 0x01

	/*Load the data*/
	TWDR = I2C_Data;
    1cd6:	e3 e2       	ldi	r30, 0x23	; 35
    1cd8:	f0 e0       	ldi	r31, 0x00	; 0
    1cda:	8a 81       	ldd	r24, Y+2	; 0x02
    1cdc:	80 83       	st	Z, r24

	/*Clear flag*/
	SET_BIT(TWCR,TWCR_TWINT);
    1cde:	a6 e5       	ldi	r26, 0x56	; 86
    1ce0:	b0 e0       	ldi	r27, 0x00	; 0
    1ce2:	e6 e5       	ldi	r30, 0x56	; 86
    1ce4:	f0 e0       	ldi	r31, 0x00	; 0
    1ce6:	80 81       	ld	r24, Z
    1ce8:	80 68       	ori	r24, 0x80	; 128
    1cea:	8c 93       	st	X, r24

	/*Wait for the flag*/
	while(Get_Bit(TWCR,TWCR_TWINT) == 0);
    1cec:	e6 e5       	ldi	r30, 0x56	; 86
    1cee:	f0 e0       	ldi	r31, 0x00	; 0
    1cf0:	80 81       	ld	r24, Z
    1cf2:	88 23       	and	r24, r24
    1cf4:	dc f7       	brge	.-10     	; 0x1cec <I2C_Master_enuSendu8Data+0x24>

	/*Check Status*/
#if I2C_ACK_MODE == ACK_ENABLE
	if((TWSR & 0xF8) != I2C_MTXCheckData_WithAck){
    1cf6:	e1 e2       	ldi	r30, 0x21	; 33
    1cf8:	f0 e0       	ldi	r31, 0x00	; 0
    1cfa:	80 81       	ld	r24, Z
    1cfc:	88 2f       	mov	r24, r24
    1cfe:	90 e0       	ldi	r25, 0x00	; 0
    1d00:	88 7f       	andi	r24, 0xF8	; 248
    1d02:	90 70       	andi	r25, 0x00	; 0
    1d04:	88 32       	cpi	r24, 0x28	; 40
    1d06:	91 05       	cpc	r25, r1
    1d08:	11 f0       	breq	.+4      	; 0x1d0e <I2C_Master_enuSendu8Data+0x46>
		state = ErrorWriteDataWithAck;
    1d0a:	87 e0       	ldi	r24, 0x07	; 7
    1d0c:	89 83       	std	Y+1, r24	; 0x01
#elif  I2C_ACK_MODE == ACK_DISABLE
	if((TWSR & 0xF8) != I2C_MTXCheckData_WithOutAck){
		state = ErrorWriteDataWithoutAck;
	}
#endif
	return state;
    1d0e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d10:	0f 90       	pop	r0
    1d12:	0f 90       	pop	r0
    1d14:	cf 91       	pop	r28
    1d16:	df 91       	pop	r29
    1d18:	08 95       	ret

00001d1a <I2C_Master_enuReadu8Data>:

I2C_Error_State I2C_Master_enuReadu8Data(u8* I2C_Data){
    1d1a:	df 93       	push	r29
    1d1c:	cf 93       	push	r28
    1d1e:	00 d0       	rcall	.+0      	; 0x1d20 <I2C_Master_enuReadu8Data+0x6>
    1d20:	00 d0       	rcall	.+0      	; 0x1d22 <I2C_Master_enuReadu8Data+0x8>
    1d22:	cd b7       	in	r28, 0x3d	; 61
    1d24:	de b7       	in	r29, 0x3e	; 62
    1d26:	9b 83       	std	Y+3, r25	; 0x03
    1d28:	8a 83       	std	Y+2, r24	; 0x02
	if(I2C_Data != NULL){
    1d2a:	8a 81       	ldd	r24, Y+2	; 0x02
    1d2c:	9b 81       	ldd	r25, Y+3	; 0x03
    1d2e:	00 97       	sbiw	r24, 0x00	; 0
    1d30:	11 f1       	breq	.+68     	; 0x1d76 <I2C_Master_enuReadu8Data+0x5c>
		I2C_Error_State state = NoError;
    1d32:	19 82       	std	Y+1, r1	; 0x01

		/*Clear flag*/
		SET_BIT(TWCR,TWCR_TWINT);
    1d34:	a6 e5       	ldi	r26, 0x56	; 86
    1d36:	b0 e0       	ldi	r27, 0x00	; 0
    1d38:	e6 e5       	ldi	r30, 0x56	; 86
    1d3a:	f0 e0       	ldi	r31, 0x00	; 0
    1d3c:	80 81       	ld	r24, Z
    1d3e:	80 68       	ori	r24, 0x80	; 128
    1d40:	8c 93       	st	X, r24

		/*Wait for the flag*/
		while(Get_Bit(TWCR,TWCR_TWINT) == 0);
    1d42:	e6 e5       	ldi	r30, 0x56	; 86
    1d44:	f0 e0       	ldi	r31, 0x00	; 0
    1d46:	80 81       	ld	r24, Z
    1d48:	88 23       	and	r24, r24
    1d4a:	dc f7       	brge	.-10     	; 0x1d42 <I2C_Master_enuReadu8Data+0x28>

		/*Check Status*/
#if I2C_ACK_MODE == ACK_ENABLE
		if((TWSR & 0xF8) != I2C_MRXCheckData_WithAck){
    1d4c:	e1 e2       	ldi	r30, 0x21	; 33
    1d4e:	f0 e0       	ldi	r31, 0x00	; 0
    1d50:	80 81       	ld	r24, Z
    1d52:	88 2f       	mov	r24, r24
    1d54:	90 e0       	ldi	r25, 0x00	; 0
    1d56:	88 7f       	andi	r24, 0xF8	; 248
    1d58:	90 70       	andi	r25, 0x00	; 0
    1d5a:	80 35       	cpi	r24, 0x50	; 80
    1d5c:	91 05       	cpc	r25, r1
    1d5e:	11 f0       	breq	.+4      	; 0x1d64 <I2C_Master_enuReadu8Data+0x4a>
			state = ErrorReadDataWithAck;
    1d60:	89 e0       	ldi	r24, 0x09	; 9
    1d62:	89 83       	std	Y+1, r24	; 0x01
#elif  I2C_ACK_MODE == ACK_DISABLE
		if((TWSR & 0xF8) != I2C_MRXCheckData_WithOutAck){
			state = ErrorReadDataWithoutAck;
		}
#endif
		*I2C_Data = TWDR;
    1d64:	e3 e2       	ldi	r30, 0x23	; 35
    1d66:	f0 e0       	ldi	r31, 0x00	; 0
    1d68:	80 81       	ld	r24, Z
    1d6a:	ea 81       	ldd	r30, Y+2	; 0x02
    1d6c:	fb 81       	ldd	r31, Y+3	; 0x03
    1d6e:	80 83       	st	Z, r24
		return state;
    1d70:	89 81       	ldd	r24, Y+1	; 0x01
    1d72:	8c 83       	std	Y+4, r24	; 0x04
    1d74:	02 c0       	rjmp	.+4      	; 0x1d7a <I2C_Master_enuReadu8Data+0x60>
	}

	return -1;
    1d76:	8f ef       	ldi	r24, 0xFF	; 255
    1d78:	8c 83       	std	Y+4, r24	; 0x04
    1d7a:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1d7c:	0f 90       	pop	r0
    1d7e:	0f 90       	pop	r0
    1d80:	0f 90       	pop	r0
    1d82:	0f 90       	pop	r0
    1d84:	cf 91       	pop	r28
    1d86:	df 91       	pop	r29
    1d88:	08 95       	ret

00001d8a <I2C_Master_enuSendStopCond>:

void I2C_Master_enuSendStopCond(void){
    1d8a:	df 93       	push	r29
    1d8c:	cf 93       	push	r28
    1d8e:	cd b7       	in	r28, 0x3d	; 61
    1d90:	de b7       	in	r29, 0x3e	; 62
	/*Clear flag*/
	SET_BIT(TWCR,TWCR_TWINT);
    1d92:	a6 e5       	ldi	r26, 0x56	; 86
    1d94:	b0 e0       	ldi	r27, 0x00	; 0
    1d96:	e6 e5       	ldi	r30, 0x56	; 86
    1d98:	f0 e0       	ldi	r31, 0x00	; 0
    1d9a:	80 81       	ld	r24, Z
    1d9c:	80 68       	ori	r24, 0x80	; 128
    1d9e:	8c 93       	st	X, r24
	SET_BIT(TWCR,TWCR_TWSTO);
    1da0:	a6 e5       	ldi	r26, 0x56	; 86
    1da2:	b0 e0       	ldi	r27, 0x00	; 0
    1da4:	e6 e5       	ldi	r30, 0x56	; 86
    1da6:	f0 e0       	ldi	r31, 0x00	; 0
    1da8:	80 81       	ld	r24, Z
    1daa:	80 61       	ori	r24, 0x10	; 16
    1dac:	8c 93       	st	X, r24
}
    1dae:	cf 91       	pop	r28
    1db0:	df 91       	pop	r29
    1db2:	08 95       	ret

00001db4 <I2C_Slave_enuReadu8Data>:

I2C_Error_State I2C_Slave_enuReadu8Data(u8* I2C_Data){
    1db4:	df 93       	push	r29
    1db6:	cf 93       	push	r28
    1db8:	00 d0       	rcall	.+0      	; 0x1dba <I2C_Slave_enuReadu8Data+0x6>
    1dba:	cd b7       	in	r28, 0x3d	; 61
    1dbc:	de b7       	in	r29, 0x3e	; 62
    1dbe:	9a 83       	std	Y+2, r25	; 0x02
    1dc0:	89 83       	std	Y+1, r24	; 0x01

	return 0;
    1dc2:	80 e0       	ldi	r24, 0x00	; 0
}
    1dc4:	0f 90       	pop	r0
    1dc6:	0f 90       	pop	r0
    1dc8:	cf 91       	pop	r28
    1dca:	df 91       	pop	r29
    1dcc:	08 95       	ret

00001dce <GIE_voidEnable>:

#include "../../../Library/STD_types.h"
#include "../../../Library/Bit_Math.h"
#include "../Header/GIE_Interface.h"

void GIE_voidEnable(){
    1dce:	df 93       	push	r29
    1dd0:	cf 93       	push	r28
    1dd2:	cd b7       	in	r28, 0x3d	; 61
    1dd4:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG, SREG_I);
    1dd6:	af e5       	ldi	r26, 0x5F	; 95
    1dd8:	b0 e0       	ldi	r27, 0x00	; 0
    1dda:	ef e5       	ldi	r30, 0x5F	; 95
    1ddc:	f0 e0       	ldi	r31, 0x00	; 0
    1dde:	80 81       	ld	r24, Z
    1de0:	80 68       	ori	r24, 0x80	; 128
    1de2:	8c 93       	st	X, r24
}
    1de4:	cf 91       	pop	r28
    1de6:	df 91       	pop	r29
    1de8:	08 95       	ret

00001dea <GIE_voidDisable>:

void GIE_voidDisable(){
    1dea:	df 93       	push	r29
    1dec:	cf 93       	push	r28
    1dee:	cd b7       	in	r28, 0x3d	; 61
    1df0:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG, SREG_I);
    1df2:	af e5       	ldi	r26, 0x5F	; 95
    1df4:	b0 e0       	ldi	r27, 0x00	; 0
    1df6:	ef e5       	ldi	r30, 0x5F	; 95
    1df8:	f0 e0       	ldi	r31, 0x00	; 0
    1dfa:	80 81       	ld	r24, Z
    1dfc:	8f 77       	andi	r24, 0x7F	; 127
    1dfe:	8c 93       	st	X, r24
}
    1e00:	cf 91       	pop	r28
    1e02:	df 91       	pop	r29
    1e04:	08 95       	ret

00001e06 <EXTI0_voidInit>:
void (*Global_EXTI0_CallBack)(void)= NULL;
void (*Global_EXTI1_CallBack)(void)= NULL;
void (*Global_EXTI2_CallBack)(void)= NULL;

//init the INT with sensing mood in preprocessing stage
void EXTI0_voidInit(void){
    1e06:	df 93       	push	r29
    1e08:	cf 93       	push	r28
    1e0a:	cd b7       	in	r28, 0x3d	; 61
    1e0c:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC00);
	SET_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC01);

#elif 	INT0_SENSE == EXTI_RISING

	SET_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC00);
    1e0e:	a5 e5       	ldi	r26, 0x55	; 85
    1e10:	b0 e0       	ldi	r27, 0x00	; 0
    1e12:	e5 e5       	ldi	r30, 0x55	; 85
    1e14:	f0 e0       	ldi	r31, 0x00	; 0
    1e16:	80 81       	ld	r24, Z
    1e18:	81 60       	ori	r24, 0x01	; 1
    1e1a:	8c 93       	st	X, r24
	SET_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC01);
    1e1c:	a5 e5       	ldi	r26, 0x55	; 85
    1e1e:	b0 e0       	ldi	r27, 0x00	; 0
    1e20:	e5 e5       	ldi	r30, 0x55	; 85
    1e22:	f0 e0       	ldi	r31, 0x00	; 0
    1e24:	80 81       	ld	r24, Z
    1e26:	82 60       	ori	r24, 0x02	; 2
    1e28:	8c 93       	st	X, r24

#else
#error "WRONG SENSE CONTROL CONFIGURATION FOR INT0"
#endif
}
    1e2a:	cf 91       	pop	r28
    1e2c:	df 91       	pop	r29
    1e2e:	08 95       	ret

00001e30 <EXTI1_voidInit>:
void EXTI1_voidInit(void){
    1e30:	df 93       	push	r29
    1e32:	cf 93       	push	r28
    1e34:	cd b7       	in	r28, 0x3d	; 61
    1e36:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC10);
	SET_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC11);

#elif 	INT1_SENSE == EXTI_RISING

	SET_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC10);
    1e38:	a5 e5       	ldi	r26, 0x55	; 85
    1e3a:	b0 e0       	ldi	r27, 0x00	; 0
    1e3c:	e5 e5       	ldi	r30, 0x55	; 85
    1e3e:	f0 e0       	ldi	r31, 0x00	; 0
    1e40:	80 81       	ld	r24, Z
    1e42:	84 60       	ori	r24, 0x04	; 4
    1e44:	8c 93       	st	X, r24
	SET_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC11);
    1e46:	a5 e5       	ldi	r26, 0x55	; 85
    1e48:	b0 e0       	ldi	r27, 0x00	; 0
    1e4a:	e5 e5       	ldi	r30, 0x55	; 85
    1e4c:	f0 e0       	ldi	r31, 0x00	; 0
    1e4e:	80 81       	ld	r24, Z
    1e50:	88 60       	ori	r24, 0x08	; 8
    1e52:	8c 93       	st	X, r24

#else
#error "WRONG SENSE CONTROL CONFIGURATION FOR INT0"
#endif
}
    1e54:	cf 91       	pop	r28
    1e56:	df 91       	pop	r29
    1e58:	08 95       	ret

00001e5a <EXTI2_voidInit>:
void EXTI2_voidInit(void){
    1e5a:	df 93       	push	r29
    1e5c:	cf 93       	push	r28
    1e5e:	cd b7       	in	r28, 0x3d	; 61
    1e60:	de b7       	in	r29, 0x3e	; 62
	/*Check sense control of Pin INT0*/
#if 	INT2_SENSE == EXTI_FALLING
	CLR_BIT(EXTI_MCUCSR,EXTI_MCUCSR_ISC2);

#elif 	INT2_SENSE == EXTI_RISING
	SET_BIT(EXTI_MCUCSR,EXTI_MCUCSR_ISC2);
    1e62:	a4 e5       	ldi	r26, 0x54	; 84
    1e64:	b0 e0       	ldi	r27, 0x00	; 0
    1e66:	e4 e5       	ldi	r30, 0x54	; 84
    1e68:	f0 e0       	ldi	r31, 0x00	; 0
    1e6a:	80 81       	ld	r24, Z
    1e6c:	80 64       	ori	r24, 0x40	; 64
    1e6e:	8c 93       	st	X, r24

#else
#error "WRONG SENSE CONTROL CONFIGURATION FOR INT0"
#endif
}
    1e70:	cf 91       	pop	r28
    1e72:	df 91       	pop	r29
    1e74:	08 95       	ret

00001e76 <EXTI0_voidEnable>:

//enable EXTI
void EXTI0_voidEnable(void){
    1e76:	df 93       	push	r29
    1e78:	cf 93       	push	r28
    1e7a:	cd b7       	in	r28, 0x3d	; 61
    1e7c:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(EXTI_GICR,EXTI_GICR_INT0);
    1e7e:	ab e5       	ldi	r26, 0x5B	; 91
    1e80:	b0 e0       	ldi	r27, 0x00	; 0
    1e82:	eb e5       	ldi	r30, 0x5B	; 91
    1e84:	f0 e0       	ldi	r31, 0x00	; 0
    1e86:	80 81       	ld	r24, Z
    1e88:	80 64       	ori	r24, 0x40	; 64
    1e8a:	8c 93       	st	X, r24
}
    1e8c:	cf 91       	pop	r28
    1e8e:	df 91       	pop	r29
    1e90:	08 95       	ret

00001e92 <EXTI1_voidEnable>:
void EXTI1_voidEnable(void){
    1e92:	df 93       	push	r29
    1e94:	cf 93       	push	r28
    1e96:	cd b7       	in	r28, 0x3d	; 61
    1e98:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(EXTI_GICR,EXTI_GICR_INT1);
    1e9a:	ab e5       	ldi	r26, 0x5B	; 91
    1e9c:	b0 e0       	ldi	r27, 0x00	; 0
    1e9e:	eb e5       	ldi	r30, 0x5B	; 91
    1ea0:	f0 e0       	ldi	r31, 0x00	; 0
    1ea2:	80 81       	ld	r24, Z
    1ea4:	80 68       	ori	r24, 0x80	; 128
    1ea6:	8c 93       	st	X, r24
}
    1ea8:	cf 91       	pop	r28
    1eaa:	df 91       	pop	r29
    1eac:	08 95       	ret

00001eae <EXTI2_voidEnable>:
void EXTI2_voidEnable(void){
    1eae:	df 93       	push	r29
    1eb0:	cf 93       	push	r28
    1eb2:	cd b7       	in	r28, 0x3d	; 61
    1eb4:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(EXTI_GICR,EXTI_GICR_INT2);
    1eb6:	ab e5       	ldi	r26, 0x5B	; 91
    1eb8:	b0 e0       	ldi	r27, 0x00	; 0
    1eba:	eb e5       	ldi	r30, 0x5B	; 91
    1ebc:	f0 e0       	ldi	r31, 0x00	; 0
    1ebe:	80 81       	ld	r24, Z
    1ec0:	80 62       	ori	r24, 0x20	; 32
    1ec2:	8c 93       	st	X, r24
}
    1ec4:	cf 91       	pop	r28
    1ec6:	df 91       	pop	r29
    1ec8:	08 95       	ret

00001eca <EXTI0_voidDisable>:

//disable EXTI
void EXTI0_voidDisable(void){
    1eca:	df 93       	push	r29
    1ecc:	cf 93       	push	r28
    1ece:	cd b7       	in	r28, 0x3d	; 61
    1ed0:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(EXTI_GICR,EXTI_GICR_INT0);
    1ed2:	ab e5       	ldi	r26, 0x5B	; 91
    1ed4:	b0 e0       	ldi	r27, 0x00	; 0
    1ed6:	eb e5       	ldi	r30, 0x5B	; 91
    1ed8:	f0 e0       	ldi	r31, 0x00	; 0
    1eda:	80 81       	ld	r24, Z
    1edc:	8f 7b       	andi	r24, 0xBF	; 191
    1ede:	8c 93       	st	X, r24
}
    1ee0:	cf 91       	pop	r28
    1ee2:	df 91       	pop	r29
    1ee4:	08 95       	ret

00001ee6 <EXTI1_voidDisable>:
void EXTI1_voidDisable(void){
    1ee6:	df 93       	push	r29
    1ee8:	cf 93       	push	r28
    1eea:	cd b7       	in	r28, 0x3d	; 61
    1eec:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(EXTI_GICR,EXTI_GICR_INT1);
    1eee:	ab e5       	ldi	r26, 0x5B	; 91
    1ef0:	b0 e0       	ldi	r27, 0x00	; 0
    1ef2:	eb e5       	ldi	r30, 0x5B	; 91
    1ef4:	f0 e0       	ldi	r31, 0x00	; 0
    1ef6:	80 81       	ld	r24, Z
    1ef8:	8f 77       	andi	r24, 0x7F	; 127
    1efa:	8c 93       	st	X, r24
}
    1efc:	cf 91       	pop	r28
    1efe:	df 91       	pop	r29
    1f00:	08 95       	ret

00001f02 <EXTI2_voidDisable>:
void EXTI2_voidDisable(void){
    1f02:	df 93       	push	r29
    1f04:	cf 93       	push	r28
    1f06:	cd b7       	in	r28, 0x3d	; 61
    1f08:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(EXTI_GICR,EXTI_GICR_INT2);
    1f0a:	ab e5       	ldi	r26, 0x5B	; 91
    1f0c:	b0 e0       	ldi	r27, 0x00	; 0
    1f0e:	eb e5       	ldi	r30, 0x5B	; 91
    1f10:	f0 e0       	ldi	r31, 0x00	; 0
    1f12:	80 81       	ld	r24, Z
    1f14:	8f 7d       	andi	r24, 0xDF	; 223
    1f16:	8c 93       	st	X, r24
}
    1f18:	cf 91       	pop	r28
    1f1a:	df 91       	pop	r29
    1f1c:	08 95       	ret

00001f1e <EXTI0_voidSetSignalch>:

//change the INT with sensing mood in runtime
void EXTI0_voidSetSignalch(u8 SenseCpy){
    1f1e:	df 93       	push	r29
    1f20:	cf 93       	push	r28
    1f22:	00 d0       	rcall	.+0      	; 0x1f24 <EXTI0_voidSetSignalch+0x6>
    1f24:	0f 92       	push	r0
    1f26:	cd b7       	in	r28, 0x3d	; 61
    1f28:	de b7       	in	r29, 0x3e	; 62
    1f2a:	89 83       	std	Y+1, r24	; 0x01
	switch(SenseCpy){
    1f2c:	89 81       	ldd	r24, Y+1	; 0x01
    1f2e:	28 2f       	mov	r18, r24
    1f30:	30 e0       	ldi	r19, 0x00	; 0
    1f32:	3b 83       	std	Y+3, r19	; 0x03
    1f34:	2a 83       	std	Y+2, r18	; 0x02
    1f36:	8a 81       	ldd	r24, Y+2	; 0x02
    1f38:	9b 81       	ldd	r25, Y+3	; 0x03
    1f3a:	81 30       	cpi	r24, 0x01	; 1
    1f3c:	91 05       	cpc	r25, r1
    1f3e:	99 f1       	breq	.+102    	; 0x1fa6 <EXTI0_voidSetSignalch+0x88>
    1f40:	2a 81       	ldd	r18, Y+2	; 0x02
    1f42:	3b 81       	ldd	r19, Y+3	; 0x03
    1f44:	22 30       	cpi	r18, 0x02	; 2
    1f46:	31 05       	cpc	r19, r1
    1f48:	2c f4       	brge	.+10     	; 0x1f54 <EXTI0_voidSetSignalch+0x36>
    1f4a:	8a 81       	ldd	r24, Y+2	; 0x02
    1f4c:	9b 81       	ldd	r25, Y+3	; 0x03
    1f4e:	00 97       	sbiw	r24, 0x00	; 0
    1f50:	c9 f1       	breq	.+114    	; 0x1fc4 <EXTI0_voidSetSignalch+0xa6>
    1f52:	46 c0       	rjmp	.+140    	; 0x1fe0 <EXTI0_voidSetSignalch+0xc2>
    1f54:	2a 81       	ldd	r18, Y+2	; 0x02
    1f56:	3b 81       	ldd	r19, Y+3	; 0x03
    1f58:	22 30       	cpi	r18, 0x02	; 2
    1f5a:	31 05       	cpc	r19, r1
    1f5c:	31 f0       	breq	.+12     	; 0x1f6a <EXTI0_voidSetSignalch+0x4c>
    1f5e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f60:	9b 81       	ldd	r25, Y+3	; 0x03
    1f62:	83 30       	cpi	r24, 0x03	; 3
    1f64:	91 05       	cpc	r25, r1
    1f66:	81 f0       	breq	.+32     	; 0x1f88 <EXTI0_voidSetSignalch+0x6a>
    1f68:	3b c0       	rjmp	.+118    	; 0x1fe0 <EXTI0_voidSetSignalch+0xc2>
	case EXTI_FALLING:
		CLR_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC00);
    1f6a:	a5 e5       	ldi	r26, 0x55	; 85
    1f6c:	b0 e0       	ldi	r27, 0x00	; 0
    1f6e:	e5 e5       	ldi	r30, 0x55	; 85
    1f70:	f0 e0       	ldi	r31, 0x00	; 0
    1f72:	80 81       	ld	r24, Z
    1f74:	8e 7f       	andi	r24, 0xFE	; 254
    1f76:	8c 93       	st	X, r24
		SET_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC01);
    1f78:	a5 e5       	ldi	r26, 0x55	; 85
    1f7a:	b0 e0       	ldi	r27, 0x00	; 0
    1f7c:	e5 e5       	ldi	r30, 0x55	; 85
    1f7e:	f0 e0       	ldi	r31, 0x00	; 0
    1f80:	80 81       	ld	r24, Z
    1f82:	82 60       	ori	r24, 0x02	; 2
    1f84:	8c 93       	st	X, r24
    1f86:	2c c0       	rjmp	.+88     	; 0x1fe0 <EXTI0_voidSetSignalch+0xc2>
		break;
	case EXTI_RISING:
		SET_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC00);
    1f88:	a5 e5       	ldi	r26, 0x55	; 85
    1f8a:	b0 e0       	ldi	r27, 0x00	; 0
    1f8c:	e5 e5       	ldi	r30, 0x55	; 85
    1f8e:	f0 e0       	ldi	r31, 0x00	; 0
    1f90:	80 81       	ld	r24, Z
    1f92:	81 60       	ori	r24, 0x01	; 1
    1f94:	8c 93       	st	X, r24
		SET_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC01);
    1f96:	a5 e5       	ldi	r26, 0x55	; 85
    1f98:	b0 e0       	ldi	r27, 0x00	; 0
    1f9a:	e5 e5       	ldi	r30, 0x55	; 85
    1f9c:	f0 e0       	ldi	r31, 0x00	; 0
    1f9e:	80 81       	ld	r24, Z
    1fa0:	82 60       	ori	r24, 0x02	; 2
    1fa2:	8c 93       	st	X, r24
    1fa4:	1d c0       	rjmp	.+58     	; 0x1fe0 <EXTI0_voidSetSignalch+0xc2>
		break;
	case EXTI_IOC:
		SET_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC00);
    1fa6:	a5 e5       	ldi	r26, 0x55	; 85
    1fa8:	b0 e0       	ldi	r27, 0x00	; 0
    1faa:	e5 e5       	ldi	r30, 0x55	; 85
    1fac:	f0 e0       	ldi	r31, 0x00	; 0
    1fae:	80 81       	ld	r24, Z
    1fb0:	81 60       	ori	r24, 0x01	; 1
    1fb2:	8c 93       	st	X, r24
		CLR_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC01);
    1fb4:	a5 e5       	ldi	r26, 0x55	; 85
    1fb6:	b0 e0       	ldi	r27, 0x00	; 0
    1fb8:	e5 e5       	ldi	r30, 0x55	; 85
    1fba:	f0 e0       	ldi	r31, 0x00	; 0
    1fbc:	80 81       	ld	r24, Z
    1fbe:	8d 7f       	andi	r24, 0xFD	; 253
    1fc0:	8c 93       	st	X, r24
    1fc2:	0e c0       	rjmp	.+28     	; 0x1fe0 <EXTI0_voidSetSignalch+0xc2>
		break;
	case EXTI_LOW:
		CLR_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC00);
    1fc4:	a5 e5       	ldi	r26, 0x55	; 85
    1fc6:	b0 e0       	ldi	r27, 0x00	; 0
    1fc8:	e5 e5       	ldi	r30, 0x55	; 85
    1fca:	f0 e0       	ldi	r31, 0x00	; 0
    1fcc:	80 81       	ld	r24, Z
    1fce:	8e 7f       	andi	r24, 0xFE	; 254
    1fd0:	8c 93       	st	X, r24
		CLR_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC01);
    1fd2:	a5 e5       	ldi	r26, 0x55	; 85
    1fd4:	b0 e0       	ldi	r27, 0x00	; 0
    1fd6:	e5 e5       	ldi	r30, 0x55	; 85
    1fd8:	f0 e0       	ldi	r31, 0x00	; 0
    1fda:	80 81       	ld	r24, Z
    1fdc:	8d 7f       	andi	r24, 0xFD	; 253
    1fde:	8c 93       	st	X, r24
		break;
	}
}
    1fe0:	0f 90       	pop	r0
    1fe2:	0f 90       	pop	r0
    1fe4:	0f 90       	pop	r0
    1fe6:	cf 91       	pop	r28
    1fe8:	df 91       	pop	r29
    1fea:	08 95       	ret

00001fec <EXTI1_voidSetSignalch>:
void EXTI1_voidSetSignalch(u8 SenseCpy){
    1fec:	df 93       	push	r29
    1fee:	cf 93       	push	r28
    1ff0:	00 d0       	rcall	.+0      	; 0x1ff2 <EXTI1_voidSetSignalch+0x6>
    1ff2:	0f 92       	push	r0
    1ff4:	cd b7       	in	r28, 0x3d	; 61
    1ff6:	de b7       	in	r29, 0x3e	; 62
    1ff8:	89 83       	std	Y+1, r24	; 0x01
	switch(SenseCpy){
    1ffa:	89 81       	ldd	r24, Y+1	; 0x01
    1ffc:	28 2f       	mov	r18, r24
    1ffe:	30 e0       	ldi	r19, 0x00	; 0
    2000:	3b 83       	std	Y+3, r19	; 0x03
    2002:	2a 83       	std	Y+2, r18	; 0x02
    2004:	8a 81       	ldd	r24, Y+2	; 0x02
    2006:	9b 81       	ldd	r25, Y+3	; 0x03
    2008:	81 30       	cpi	r24, 0x01	; 1
    200a:	91 05       	cpc	r25, r1
    200c:	99 f1       	breq	.+102    	; 0x2074 <EXTI1_voidSetSignalch+0x88>
    200e:	2a 81       	ldd	r18, Y+2	; 0x02
    2010:	3b 81       	ldd	r19, Y+3	; 0x03
    2012:	22 30       	cpi	r18, 0x02	; 2
    2014:	31 05       	cpc	r19, r1
    2016:	2c f4       	brge	.+10     	; 0x2022 <EXTI1_voidSetSignalch+0x36>
    2018:	8a 81       	ldd	r24, Y+2	; 0x02
    201a:	9b 81       	ldd	r25, Y+3	; 0x03
    201c:	00 97       	sbiw	r24, 0x00	; 0
    201e:	c9 f1       	breq	.+114    	; 0x2092 <EXTI1_voidSetSignalch+0xa6>
    2020:	46 c0       	rjmp	.+140    	; 0x20ae <EXTI1_voidSetSignalch+0xc2>
    2022:	2a 81       	ldd	r18, Y+2	; 0x02
    2024:	3b 81       	ldd	r19, Y+3	; 0x03
    2026:	22 30       	cpi	r18, 0x02	; 2
    2028:	31 05       	cpc	r19, r1
    202a:	31 f0       	breq	.+12     	; 0x2038 <EXTI1_voidSetSignalch+0x4c>
    202c:	8a 81       	ldd	r24, Y+2	; 0x02
    202e:	9b 81       	ldd	r25, Y+3	; 0x03
    2030:	83 30       	cpi	r24, 0x03	; 3
    2032:	91 05       	cpc	r25, r1
    2034:	81 f0       	breq	.+32     	; 0x2056 <EXTI1_voidSetSignalch+0x6a>
    2036:	3b c0       	rjmp	.+118    	; 0x20ae <EXTI1_voidSetSignalch+0xc2>
	case EXTI_FALLING:
		CLR_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC10);
    2038:	a5 e5       	ldi	r26, 0x55	; 85
    203a:	b0 e0       	ldi	r27, 0x00	; 0
    203c:	e5 e5       	ldi	r30, 0x55	; 85
    203e:	f0 e0       	ldi	r31, 0x00	; 0
    2040:	80 81       	ld	r24, Z
    2042:	8b 7f       	andi	r24, 0xFB	; 251
    2044:	8c 93       	st	X, r24
		SET_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC11);
    2046:	a5 e5       	ldi	r26, 0x55	; 85
    2048:	b0 e0       	ldi	r27, 0x00	; 0
    204a:	e5 e5       	ldi	r30, 0x55	; 85
    204c:	f0 e0       	ldi	r31, 0x00	; 0
    204e:	80 81       	ld	r24, Z
    2050:	88 60       	ori	r24, 0x08	; 8
    2052:	8c 93       	st	X, r24
    2054:	2c c0       	rjmp	.+88     	; 0x20ae <EXTI1_voidSetSignalch+0xc2>
		break;
	case EXTI_RISING:
		SET_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC10);
    2056:	a5 e5       	ldi	r26, 0x55	; 85
    2058:	b0 e0       	ldi	r27, 0x00	; 0
    205a:	e5 e5       	ldi	r30, 0x55	; 85
    205c:	f0 e0       	ldi	r31, 0x00	; 0
    205e:	80 81       	ld	r24, Z
    2060:	84 60       	ori	r24, 0x04	; 4
    2062:	8c 93       	st	X, r24
		SET_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC11);
    2064:	a5 e5       	ldi	r26, 0x55	; 85
    2066:	b0 e0       	ldi	r27, 0x00	; 0
    2068:	e5 e5       	ldi	r30, 0x55	; 85
    206a:	f0 e0       	ldi	r31, 0x00	; 0
    206c:	80 81       	ld	r24, Z
    206e:	88 60       	ori	r24, 0x08	; 8
    2070:	8c 93       	st	X, r24
    2072:	1d c0       	rjmp	.+58     	; 0x20ae <EXTI1_voidSetSignalch+0xc2>
		break;
	case EXTI_IOC:
		SET_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC10);
    2074:	a5 e5       	ldi	r26, 0x55	; 85
    2076:	b0 e0       	ldi	r27, 0x00	; 0
    2078:	e5 e5       	ldi	r30, 0x55	; 85
    207a:	f0 e0       	ldi	r31, 0x00	; 0
    207c:	80 81       	ld	r24, Z
    207e:	84 60       	ori	r24, 0x04	; 4
    2080:	8c 93       	st	X, r24
		CLR_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC11);
    2082:	a5 e5       	ldi	r26, 0x55	; 85
    2084:	b0 e0       	ldi	r27, 0x00	; 0
    2086:	e5 e5       	ldi	r30, 0x55	; 85
    2088:	f0 e0       	ldi	r31, 0x00	; 0
    208a:	80 81       	ld	r24, Z
    208c:	87 7f       	andi	r24, 0xF7	; 247
    208e:	8c 93       	st	X, r24
    2090:	0e c0       	rjmp	.+28     	; 0x20ae <EXTI1_voidSetSignalch+0xc2>
		break;
	case EXTI_LOW:
		CLR_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC10);
    2092:	a5 e5       	ldi	r26, 0x55	; 85
    2094:	b0 e0       	ldi	r27, 0x00	; 0
    2096:	e5 e5       	ldi	r30, 0x55	; 85
    2098:	f0 e0       	ldi	r31, 0x00	; 0
    209a:	80 81       	ld	r24, Z
    209c:	8b 7f       	andi	r24, 0xFB	; 251
    209e:	8c 93       	st	X, r24
		CLR_BIT(EXTI_MCUCR,EXTI_MCUCR_ISC11);
    20a0:	a5 e5       	ldi	r26, 0x55	; 85
    20a2:	b0 e0       	ldi	r27, 0x00	; 0
    20a4:	e5 e5       	ldi	r30, 0x55	; 85
    20a6:	f0 e0       	ldi	r31, 0x00	; 0
    20a8:	80 81       	ld	r24, Z
    20aa:	87 7f       	andi	r24, 0xF7	; 247
    20ac:	8c 93       	st	X, r24
		break;
	}
}
    20ae:	0f 90       	pop	r0
    20b0:	0f 90       	pop	r0
    20b2:	0f 90       	pop	r0
    20b4:	cf 91       	pop	r28
    20b6:	df 91       	pop	r29
    20b8:	08 95       	ret

000020ba <EXTI2_voidSetSignalch>:
void EXTI2_voidSetSignalch(u8 SenseCpy){
    20ba:	df 93       	push	r29
    20bc:	cf 93       	push	r28
    20be:	00 d0       	rcall	.+0      	; 0x20c0 <EXTI2_voidSetSignalch+0x6>
    20c0:	0f 92       	push	r0
    20c2:	cd b7       	in	r28, 0x3d	; 61
    20c4:	de b7       	in	r29, 0x3e	; 62
    20c6:	89 83       	std	Y+1, r24	; 0x01
	switch(SenseCpy){
    20c8:	89 81       	ldd	r24, Y+1	; 0x01
    20ca:	28 2f       	mov	r18, r24
    20cc:	30 e0       	ldi	r19, 0x00	; 0
    20ce:	3b 83       	std	Y+3, r19	; 0x03
    20d0:	2a 83       	std	Y+2, r18	; 0x02
    20d2:	8a 81       	ldd	r24, Y+2	; 0x02
    20d4:	9b 81       	ldd	r25, Y+3	; 0x03
    20d6:	82 30       	cpi	r24, 0x02	; 2
    20d8:	91 05       	cpc	r25, r1
    20da:	31 f0       	breq	.+12     	; 0x20e8 <EXTI2_voidSetSignalch+0x2e>
    20dc:	2a 81       	ldd	r18, Y+2	; 0x02
    20de:	3b 81       	ldd	r19, Y+3	; 0x03
    20e0:	23 30       	cpi	r18, 0x03	; 3
    20e2:	31 05       	cpc	r19, r1
    20e4:	49 f0       	breq	.+18     	; 0x20f8 <EXTI2_voidSetSignalch+0x3e>
    20e6:	0f c0       	rjmp	.+30     	; 0x2106 <EXTI2_voidSetSignalch+0x4c>
	case EXTI_FALLING:
		CLR_BIT(EXTI_MCUCSR,EXTI_MCUCSR_ISC2);
    20e8:	a4 e5       	ldi	r26, 0x54	; 84
    20ea:	b0 e0       	ldi	r27, 0x00	; 0
    20ec:	e4 e5       	ldi	r30, 0x54	; 84
    20ee:	f0 e0       	ldi	r31, 0x00	; 0
    20f0:	80 81       	ld	r24, Z
    20f2:	8f 7b       	andi	r24, 0xBF	; 191
    20f4:	8c 93       	st	X, r24
    20f6:	07 c0       	rjmp	.+14     	; 0x2106 <EXTI2_voidSetSignalch+0x4c>
		break;
	case EXTI_RISING:
		SET_BIT(EXTI_MCUCSR,EXTI_MCUCSR_ISC2);
    20f8:	a4 e5       	ldi	r26, 0x54	; 84
    20fa:	b0 e0       	ldi	r27, 0x00	; 0
    20fc:	e4 e5       	ldi	r30, 0x54	; 84
    20fe:	f0 e0       	ldi	r31, 0x00	; 0
    2100:	80 81       	ld	r24, Z
    2102:	80 64       	ori	r24, 0x40	; 64
    2104:	8c 93       	st	X, r24
		break;
	}
}
    2106:	0f 90       	pop	r0
    2108:	0f 90       	pop	r0
    210a:	0f 90       	pop	r0
    210c:	cf 91       	pop	r28
    210e:	df 91       	pop	r29
    2110:	08 95       	ret

00002112 <EXTI0_VID_SET_CALL_BACK>:

//callback function
void EXTI0_VID_SET_CALL_BACK(void (*PTR)(void)){
    2112:	df 93       	push	r29
    2114:	cf 93       	push	r28
    2116:	00 d0       	rcall	.+0      	; 0x2118 <EXTI0_VID_SET_CALL_BACK+0x6>
    2118:	cd b7       	in	r28, 0x3d	; 61
    211a:	de b7       	in	r29, 0x3e	; 62
    211c:	9a 83       	std	Y+2, r25	; 0x02
    211e:	89 83       	std	Y+1, r24	; 0x01
	Global_EXTI0_CallBack = PTR;
    2120:	89 81       	ldd	r24, Y+1	; 0x01
    2122:	9a 81       	ldd	r25, Y+2	; 0x02
    2124:	90 93 d7 01 	sts	0x01D7, r25
    2128:	80 93 d6 01 	sts	0x01D6, r24
}
    212c:	0f 90       	pop	r0
    212e:	0f 90       	pop	r0
    2130:	cf 91       	pop	r28
    2132:	df 91       	pop	r29
    2134:	08 95       	ret

00002136 <EXTI1_VID_SET_CALL_BACK>:
void EXTI1_VID_SET_CALL_BACK(void (*PTR)(void)){
    2136:	df 93       	push	r29
    2138:	cf 93       	push	r28
    213a:	00 d0       	rcall	.+0      	; 0x213c <EXTI1_VID_SET_CALL_BACK+0x6>
    213c:	cd b7       	in	r28, 0x3d	; 61
    213e:	de b7       	in	r29, 0x3e	; 62
    2140:	9a 83       	std	Y+2, r25	; 0x02
    2142:	89 83       	std	Y+1, r24	; 0x01
	Global_EXTI1_CallBack = PTR;
    2144:	89 81       	ldd	r24, Y+1	; 0x01
    2146:	9a 81       	ldd	r25, Y+2	; 0x02
    2148:	90 93 d9 01 	sts	0x01D9, r25
    214c:	80 93 d8 01 	sts	0x01D8, r24
}
    2150:	0f 90       	pop	r0
    2152:	0f 90       	pop	r0
    2154:	cf 91       	pop	r28
    2156:	df 91       	pop	r29
    2158:	08 95       	ret

0000215a <EXTI2_VID_SET_CALL_BACK>:
void EXTI2_VID_SET_CALL_BACK(void (*PTR)(void)){
    215a:	df 93       	push	r29
    215c:	cf 93       	push	r28
    215e:	00 d0       	rcall	.+0      	; 0x2160 <EXTI2_VID_SET_CALL_BACK+0x6>
    2160:	cd b7       	in	r28, 0x3d	; 61
    2162:	de b7       	in	r29, 0x3e	; 62
    2164:	9a 83       	std	Y+2, r25	; 0x02
    2166:	89 83       	std	Y+1, r24	; 0x01
	Global_EXTI2_CallBack = PTR;
    2168:	89 81       	ldd	r24, Y+1	; 0x01
    216a:	9a 81       	ldd	r25, Y+2	; 0x02
    216c:	90 93 db 01 	sts	0x01DB, r25
    2170:	80 93 da 01 	sts	0x01DA, r24
}
    2174:	0f 90       	pop	r0
    2176:	0f 90       	pop	r0
    2178:	cf 91       	pop	r28
    217a:	df 91       	pop	r29
    217c:	08 95       	ret

0000217e <__vector_1>:

void __vector_1 (void){
    217e:	1f 92       	push	r1
    2180:	0f 92       	push	r0
    2182:	0f b6       	in	r0, 0x3f	; 63
    2184:	0f 92       	push	r0
    2186:	11 24       	eor	r1, r1
    2188:	2f 93       	push	r18
    218a:	3f 93       	push	r19
    218c:	4f 93       	push	r20
    218e:	5f 93       	push	r21
    2190:	6f 93       	push	r22
    2192:	7f 93       	push	r23
    2194:	8f 93       	push	r24
    2196:	9f 93       	push	r25
    2198:	af 93       	push	r26
    219a:	bf 93       	push	r27
    219c:	ef 93       	push	r30
    219e:	ff 93       	push	r31
    21a0:	df 93       	push	r29
    21a2:	cf 93       	push	r28
    21a4:	cd b7       	in	r28, 0x3d	; 61
    21a6:	de b7       	in	r29, 0x3e	; 62
	if(Global_EXTI0_CallBack != NULL){
    21a8:	80 91 d6 01 	lds	r24, 0x01D6
    21ac:	90 91 d7 01 	lds	r25, 0x01D7
    21b0:	00 97       	sbiw	r24, 0x00	; 0
    21b2:	29 f0       	breq	.+10     	; 0x21be <__vector_1+0x40>
		Global_EXTI0_CallBack();
    21b4:	e0 91 d6 01 	lds	r30, 0x01D6
    21b8:	f0 91 d7 01 	lds	r31, 0x01D7
    21bc:	09 95       	icall
	}
}
    21be:	cf 91       	pop	r28
    21c0:	df 91       	pop	r29
    21c2:	ff 91       	pop	r31
    21c4:	ef 91       	pop	r30
    21c6:	bf 91       	pop	r27
    21c8:	af 91       	pop	r26
    21ca:	9f 91       	pop	r25
    21cc:	8f 91       	pop	r24
    21ce:	7f 91       	pop	r23
    21d0:	6f 91       	pop	r22
    21d2:	5f 91       	pop	r21
    21d4:	4f 91       	pop	r20
    21d6:	3f 91       	pop	r19
    21d8:	2f 91       	pop	r18
    21da:	0f 90       	pop	r0
    21dc:	0f be       	out	0x3f, r0	; 63
    21de:	0f 90       	pop	r0
    21e0:	1f 90       	pop	r1
    21e2:	18 95       	reti

000021e4 <__vector_2>:
void __vector_2 (void){
    21e4:	1f 92       	push	r1
    21e6:	0f 92       	push	r0
    21e8:	0f b6       	in	r0, 0x3f	; 63
    21ea:	0f 92       	push	r0
    21ec:	11 24       	eor	r1, r1
    21ee:	2f 93       	push	r18
    21f0:	3f 93       	push	r19
    21f2:	4f 93       	push	r20
    21f4:	5f 93       	push	r21
    21f6:	6f 93       	push	r22
    21f8:	7f 93       	push	r23
    21fa:	8f 93       	push	r24
    21fc:	9f 93       	push	r25
    21fe:	af 93       	push	r26
    2200:	bf 93       	push	r27
    2202:	ef 93       	push	r30
    2204:	ff 93       	push	r31
    2206:	df 93       	push	r29
    2208:	cf 93       	push	r28
    220a:	cd b7       	in	r28, 0x3d	; 61
    220c:	de b7       	in	r29, 0x3e	; 62
	if(Global_EXTI1_CallBack != NULL){
    220e:	80 91 d8 01 	lds	r24, 0x01D8
    2212:	90 91 d9 01 	lds	r25, 0x01D9
    2216:	00 97       	sbiw	r24, 0x00	; 0
    2218:	29 f0       	breq	.+10     	; 0x2224 <__vector_2+0x40>
		Global_EXTI1_CallBack();
    221a:	e0 91 d8 01 	lds	r30, 0x01D8
    221e:	f0 91 d9 01 	lds	r31, 0x01D9
    2222:	09 95       	icall
	}
}
    2224:	cf 91       	pop	r28
    2226:	df 91       	pop	r29
    2228:	ff 91       	pop	r31
    222a:	ef 91       	pop	r30
    222c:	bf 91       	pop	r27
    222e:	af 91       	pop	r26
    2230:	9f 91       	pop	r25
    2232:	8f 91       	pop	r24
    2234:	7f 91       	pop	r23
    2236:	6f 91       	pop	r22
    2238:	5f 91       	pop	r21
    223a:	4f 91       	pop	r20
    223c:	3f 91       	pop	r19
    223e:	2f 91       	pop	r18
    2240:	0f 90       	pop	r0
    2242:	0f be       	out	0x3f, r0	; 63
    2244:	0f 90       	pop	r0
    2246:	1f 90       	pop	r1
    2248:	18 95       	reti

0000224a <__vector_3>:
void __vector_3 (void){
    224a:	1f 92       	push	r1
    224c:	0f 92       	push	r0
    224e:	0f b6       	in	r0, 0x3f	; 63
    2250:	0f 92       	push	r0
    2252:	11 24       	eor	r1, r1
    2254:	2f 93       	push	r18
    2256:	3f 93       	push	r19
    2258:	4f 93       	push	r20
    225a:	5f 93       	push	r21
    225c:	6f 93       	push	r22
    225e:	7f 93       	push	r23
    2260:	8f 93       	push	r24
    2262:	9f 93       	push	r25
    2264:	af 93       	push	r26
    2266:	bf 93       	push	r27
    2268:	ef 93       	push	r30
    226a:	ff 93       	push	r31
    226c:	df 93       	push	r29
    226e:	cf 93       	push	r28
    2270:	cd b7       	in	r28, 0x3d	; 61
    2272:	de b7       	in	r29, 0x3e	; 62
	if(Global_EXTI2_CallBack != NULL){
    2274:	80 91 da 01 	lds	r24, 0x01DA
    2278:	90 91 db 01 	lds	r25, 0x01DB
    227c:	00 97       	sbiw	r24, 0x00	; 0
    227e:	29 f0       	breq	.+10     	; 0x228a <__vector_3+0x40>
		Global_EXTI2_CallBack();
    2280:	e0 91 da 01 	lds	r30, 0x01DA
    2284:	f0 91 db 01 	lds	r31, 0x01DB
    2288:	09 95       	icall
	}
}
    228a:	cf 91       	pop	r28
    228c:	df 91       	pop	r29
    228e:	ff 91       	pop	r31
    2290:	ef 91       	pop	r30
    2292:	bf 91       	pop	r27
    2294:	af 91       	pop	r26
    2296:	9f 91       	pop	r25
    2298:	8f 91       	pop	r24
    229a:	7f 91       	pop	r23
    229c:	6f 91       	pop	r22
    229e:	5f 91       	pop	r21
    22a0:	4f 91       	pop	r20
    22a2:	3f 91       	pop	r19
    22a4:	2f 91       	pop	r18
    22a6:	0f 90       	pop	r0
    22a8:	0f be       	out	0x3f, r0	; 63
    22aa:	0f 90       	pop	r0
    22ac:	1f 90       	pop	r1
    22ae:	18 95       	reti

000022b0 <DIO_voidInit>:
#include "../../../Library/STD_types.h"
#include "../../../Library/Bit_Math.h"
#include "../Header/DIO_Interface.h"
#include "../Header/DIO_Register.h"

void DIO_voidInit(){
    22b0:	df 93       	push	r29
    22b2:	cf 93       	push	r28
    22b4:	cd b7       	in	r28, 0x3d	; 61
    22b6:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPortDir(DIO_PortA,concate(DIO_PINA7, DIO_PINA6, DIO_PINA5, DIO_PINA4, DIO_PINA3, DIO_PINA2, DIO_PINA1, DIO_PINA0));
    22b8:	81 e0       	ldi	r24, 0x01	; 1
    22ba:	6c ea       	ldi	r22, 0xAC	; 172
    22bc:	0e 94 a1 14 	call	0x2942	; 0x2942 <DIO_voidSetPortDir>
	DIO_voidSetPortDir(DIO_PortB,concate(DIO_PINB7, DIO_PINB6, DIO_PINB5, DIO_PINB4, DIO_PINB3, DIO_PINB2, DIO_PINB1, DIO_PINB0));
    22c0:	82 e0       	ldi	r24, 0x02	; 2
    22c2:	6f ef       	ldi	r22, 0xFF	; 255
    22c4:	0e 94 a1 14 	call	0x2942	; 0x2942 <DIO_voidSetPortDir>
	DIO_voidSetPortDir(DIO_PortC,concate(DIO_PINC7, DIO_PINC6, DIO_PINC5, DIO_PINC4, DIO_PINC3, DIO_PINC2, DIO_PINC1, DIO_PINC0));
    22c8:	83 e0       	ldi	r24, 0x03	; 3
    22ca:	63 e0       	ldi	r22, 0x03	; 3
    22cc:	0e 94 a1 14 	call	0x2942	; 0x2942 <DIO_voidSetPortDir>
	DIO_voidSetPortDir(DIO_PortD,concate(DIO_PIND7, DIO_PIND6, DIO_PIND5, DIO_PIND4, DIO_PIND3, DIO_PIND2, DIO_PIND1, DIO_PIND0));
    22d0:	84 e0       	ldi	r24, 0x04	; 4
    22d2:	6e eb       	ldi	r22, 0xBE	; 190
    22d4:	0e 94 a1 14 	call	0x2942	; 0x2942 <DIO_voidSetPortDir>
}
    22d8:	cf 91       	pop	r28
    22da:	df 91       	pop	r29
    22dc:	08 95       	ret

000022de <DIO_voidSetPinDir>:

void DIO_voidSetPinDir(u8 Local_PortName,u8 Local_PinNumber,u8 Local_PinDir){
    22de:	df 93       	push	r29
    22e0:	cf 93       	push	r28
    22e2:	cd b7       	in	r28, 0x3d	; 61
    22e4:	de b7       	in	r29, 0x3e	; 62
    22e6:	27 97       	sbiw	r28, 0x07	; 7
    22e8:	0f b6       	in	r0, 0x3f	; 63
    22ea:	f8 94       	cli
    22ec:	de bf       	out	0x3e, r29	; 62
    22ee:	0f be       	out	0x3f, r0	; 63
    22f0:	cd bf       	out	0x3d, r28	; 61
    22f2:	89 83       	std	Y+1, r24	; 0x01
    22f4:	6a 83       	std	Y+2, r22	; 0x02
    22f6:	4b 83       	std	Y+3, r20	; 0x03
	if(Local_PortName <= DIO_PortD && Local_PortName >= DIO_PortA){
    22f8:	89 81       	ldd	r24, Y+1	; 0x01
    22fa:	85 30       	cpi	r24, 0x05	; 5
    22fc:	08 f0       	brcs	.+2      	; 0x2300 <DIO_voidSetPinDir+0x22>
    22fe:	f4 c0       	rjmp	.+488    	; 0x24e8 <DIO_voidSetPinDir+0x20a>
    2300:	89 81       	ldd	r24, Y+1	; 0x01
    2302:	88 23       	and	r24, r24
    2304:	09 f4       	brne	.+2      	; 0x2308 <DIO_voidSetPinDir+0x2a>
    2306:	f0 c0       	rjmp	.+480    	; 0x24e8 <DIO_voidSetPinDir+0x20a>
		if(Local_PinNumber <= DIO_PIN7 && Local_PinNumber >= DIO_PIN0){
    2308:	8a 81       	ldd	r24, Y+2	; 0x02
    230a:	88 30       	cpi	r24, 0x08	; 8
    230c:	08 f0       	brcs	.+2      	; 0x2310 <DIO_voidSetPinDir+0x32>
    230e:	ec c0       	rjmp	.+472    	; 0x24e8 <DIO_voidSetPinDir+0x20a>
			if(Local_PinDir == Output){
    2310:	8b 81       	ldd	r24, Y+3	; 0x03
    2312:	81 30       	cpi	r24, 0x01	; 1
    2314:	09 f0       	breq	.+2      	; 0x2318 <DIO_voidSetPinDir+0x3a>
    2316:	70 c0       	rjmp	.+224    	; 0x23f8 <DIO_voidSetPinDir+0x11a>
				switch(Local_PortName){
    2318:	89 81       	ldd	r24, Y+1	; 0x01
    231a:	28 2f       	mov	r18, r24
    231c:	30 e0       	ldi	r19, 0x00	; 0
    231e:	3f 83       	std	Y+7, r19	; 0x07
    2320:	2e 83       	std	Y+6, r18	; 0x06
    2322:	8e 81       	ldd	r24, Y+6	; 0x06
    2324:	9f 81       	ldd	r25, Y+7	; 0x07
    2326:	82 30       	cpi	r24, 0x02	; 2
    2328:	91 05       	cpc	r25, r1
    232a:	51 f1       	breq	.+84     	; 0x2380 <DIO_voidSetPinDir+0xa2>
    232c:	2e 81       	ldd	r18, Y+6	; 0x06
    232e:	3f 81       	ldd	r19, Y+7	; 0x07
    2330:	23 30       	cpi	r18, 0x03	; 3
    2332:	31 05       	cpc	r19, r1
    2334:	34 f4       	brge	.+12     	; 0x2342 <DIO_voidSetPinDir+0x64>
    2336:	8e 81       	ldd	r24, Y+6	; 0x06
    2338:	9f 81       	ldd	r25, Y+7	; 0x07
    233a:	81 30       	cpi	r24, 0x01	; 1
    233c:	91 05       	cpc	r25, r1
    233e:	61 f0       	breq	.+24     	; 0x2358 <DIO_voidSetPinDir+0x7a>
    2340:	d3 c0       	rjmp	.+422    	; 0x24e8 <DIO_voidSetPinDir+0x20a>
    2342:	2e 81       	ldd	r18, Y+6	; 0x06
    2344:	3f 81       	ldd	r19, Y+7	; 0x07
    2346:	23 30       	cpi	r18, 0x03	; 3
    2348:	31 05       	cpc	r19, r1
    234a:	71 f1       	breq	.+92     	; 0x23a8 <DIO_voidSetPinDir+0xca>
    234c:	8e 81       	ldd	r24, Y+6	; 0x06
    234e:	9f 81       	ldd	r25, Y+7	; 0x07
    2350:	84 30       	cpi	r24, 0x04	; 4
    2352:	91 05       	cpc	r25, r1
    2354:	e9 f1       	breq	.+122    	; 0x23d0 <DIO_voidSetPinDir+0xf2>
    2356:	c8 c0       	rjmp	.+400    	; 0x24e8 <DIO_voidSetPinDir+0x20a>
				case DIO_PortA:
					Set_Bit(DIO_DDRA,Local_PinNumber);
    2358:	aa e3       	ldi	r26, 0x3A	; 58
    235a:	b0 e0       	ldi	r27, 0x00	; 0
    235c:	ea e3       	ldi	r30, 0x3A	; 58
    235e:	f0 e0       	ldi	r31, 0x00	; 0
    2360:	80 81       	ld	r24, Z
    2362:	48 2f       	mov	r20, r24
    2364:	8a 81       	ldd	r24, Y+2	; 0x02
    2366:	28 2f       	mov	r18, r24
    2368:	30 e0       	ldi	r19, 0x00	; 0
    236a:	81 e0       	ldi	r24, 0x01	; 1
    236c:	90 e0       	ldi	r25, 0x00	; 0
    236e:	02 2e       	mov	r0, r18
    2370:	02 c0       	rjmp	.+4      	; 0x2376 <DIO_voidSetPinDir+0x98>
    2372:	88 0f       	add	r24, r24
    2374:	99 1f       	adc	r25, r25
    2376:	0a 94       	dec	r0
    2378:	e2 f7       	brpl	.-8      	; 0x2372 <DIO_voidSetPinDir+0x94>
    237a:	84 2b       	or	r24, r20
    237c:	8c 93       	st	X, r24
    237e:	b4 c0       	rjmp	.+360    	; 0x24e8 <DIO_voidSetPinDir+0x20a>
					break;
				case DIO_PortB:
					Set_Bit(DIO_DDRB,Local_PinNumber);
    2380:	a7 e3       	ldi	r26, 0x37	; 55
    2382:	b0 e0       	ldi	r27, 0x00	; 0
    2384:	e7 e3       	ldi	r30, 0x37	; 55
    2386:	f0 e0       	ldi	r31, 0x00	; 0
    2388:	80 81       	ld	r24, Z
    238a:	48 2f       	mov	r20, r24
    238c:	8a 81       	ldd	r24, Y+2	; 0x02
    238e:	28 2f       	mov	r18, r24
    2390:	30 e0       	ldi	r19, 0x00	; 0
    2392:	81 e0       	ldi	r24, 0x01	; 1
    2394:	90 e0       	ldi	r25, 0x00	; 0
    2396:	02 2e       	mov	r0, r18
    2398:	02 c0       	rjmp	.+4      	; 0x239e <DIO_voidSetPinDir+0xc0>
    239a:	88 0f       	add	r24, r24
    239c:	99 1f       	adc	r25, r25
    239e:	0a 94       	dec	r0
    23a0:	e2 f7       	brpl	.-8      	; 0x239a <DIO_voidSetPinDir+0xbc>
    23a2:	84 2b       	or	r24, r20
    23a4:	8c 93       	st	X, r24
    23a6:	a0 c0       	rjmp	.+320    	; 0x24e8 <DIO_voidSetPinDir+0x20a>
					break;
				case DIO_PortC:
					Set_Bit(DIO_DDRC,Local_PinNumber);
    23a8:	a4 e3       	ldi	r26, 0x34	; 52
    23aa:	b0 e0       	ldi	r27, 0x00	; 0
    23ac:	e4 e3       	ldi	r30, 0x34	; 52
    23ae:	f0 e0       	ldi	r31, 0x00	; 0
    23b0:	80 81       	ld	r24, Z
    23b2:	48 2f       	mov	r20, r24
    23b4:	8a 81       	ldd	r24, Y+2	; 0x02
    23b6:	28 2f       	mov	r18, r24
    23b8:	30 e0       	ldi	r19, 0x00	; 0
    23ba:	81 e0       	ldi	r24, 0x01	; 1
    23bc:	90 e0       	ldi	r25, 0x00	; 0
    23be:	02 2e       	mov	r0, r18
    23c0:	02 c0       	rjmp	.+4      	; 0x23c6 <DIO_voidSetPinDir+0xe8>
    23c2:	88 0f       	add	r24, r24
    23c4:	99 1f       	adc	r25, r25
    23c6:	0a 94       	dec	r0
    23c8:	e2 f7       	brpl	.-8      	; 0x23c2 <DIO_voidSetPinDir+0xe4>
    23ca:	84 2b       	or	r24, r20
    23cc:	8c 93       	st	X, r24
    23ce:	8c c0       	rjmp	.+280    	; 0x24e8 <DIO_voidSetPinDir+0x20a>
					break;
				case DIO_PortD:
					Set_Bit(DIO_DDRD,Local_PinNumber);
    23d0:	a1 e3       	ldi	r26, 0x31	; 49
    23d2:	b0 e0       	ldi	r27, 0x00	; 0
    23d4:	e1 e3       	ldi	r30, 0x31	; 49
    23d6:	f0 e0       	ldi	r31, 0x00	; 0
    23d8:	80 81       	ld	r24, Z
    23da:	48 2f       	mov	r20, r24
    23dc:	8a 81       	ldd	r24, Y+2	; 0x02
    23de:	28 2f       	mov	r18, r24
    23e0:	30 e0       	ldi	r19, 0x00	; 0
    23e2:	81 e0       	ldi	r24, 0x01	; 1
    23e4:	90 e0       	ldi	r25, 0x00	; 0
    23e6:	02 2e       	mov	r0, r18
    23e8:	02 c0       	rjmp	.+4      	; 0x23ee <DIO_voidSetPinDir+0x110>
    23ea:	88 0f       	add	r24, r24
    23ec:	99 1f       	adc	r25, r25
    23ee:	0a 94       	dec	r0
    23f0:	e2 f7       	brpl	.-8      	; 0x23ea <DIO_voidSetPinDir+0x10c>
    23f2:	84 2b       	or	r24, r20
    23f4:	8c 93       	st	X, r24
    23f6:	78 c0       	rjmp	.+240    	; 0x24e8 <DIO_voidSetPinDir+0x20a>
					break;
				}
			}
			else if(Local_PinDir == Input){
    23f8:	8b 81       	ldd	r24, Y+3	; 0x03
    23fa:	88 23       	and	r24, r24
    23fc:	09 f0       	breq	.+2      	; 0x2400 <DIO_voidSetPinDir+0x122>
    23fe:	74 c0       	rjmp	.+232    	; 0x24e8 <DIO_voidSetPinDir+0x20a>
				switch(Local_PortName){
    2400:	89 81       	ldd	r24, Y+1	; 0x01
    2402:	28 2f       	mov	r18, r24
    2404:	30 e0       	ldi	r19, 0x00	; 0
    2406:	3d 83       	std	Y+5, r19	; 0x05
    2408:	2c 83       	std	Y+4, r18	; 0x04
    240a:	8c 81       	ldd	r24, Y+4	; 0x04
    240c:	9d 81       	ldd	r25, Y+5	; 0x05
    240e:	82 30       	cpi	r24, 0x02	; 2
    2410:	91 05       	cpc	r25, r1
    2412:	61 f1       	breq	.+88     	; 0x246c <DIO_voidSetPinDir+0x18e>
    2414:	2c 81       	ldd	r18, Y+4	; 0x04
    2416:	3d 81       	ldd	r19, Y+5	; 0x05
    2418:	23 30       	cpi	r18, 0x03	; 3
    241a:	31 05       	cpc	r19, r1
    241c:	34 f4       	brge	.+12     	; 0x242a <DIO_voidSetPinDir+0x14c>
    241e:	8c 81       	ldd	r24, Y+4	; 0x04
    2420:	9d 81       	ldd	r25, Y+5	; 0x05
    2422:	81 30       	cpi	r24, 0x01	; 1
    2424:	91 05       	cpc	r25, r1
    2426:	69 f0       	breq	.+26     	; 0x2442 <DIO_voidSetPinDir+0x164>
    2428:	5f c0       	rjmp	.+190    	; 0x24e8 <DIO_voidSetPinDir+0x20a>
    242a:	2c 81       	ldd	r18, Y+4	; 0x04
    242c:	3d 81       	ldd	r19, Y+5	; 0x05
    242e:	23 30       	cpi	r18, 0x03	; 3
    2430:	31 05       	cpc	r19, r1
    2432:	89 f1       	breq	.+98     	; 0x2496 <DIO_voidSetPinDir+0x1b8>
    2434:	8c 81       	ldd	r24, Y+4	; 0x04
    2436:	9d 81       	ldd	r25, Y+5	; 0x05
    2438:	84 30       	cpi	r24, 0x04	; 4
    243a:	91 05       	cpc	r25, r1
    243c:	09 f4       	brne	.+2      	; 0x2440 <DIO_voidSetPinDir+0x162>
    243e:	40 c0       	rjmp	.+128    	; 0x24c0 <DIO_voidSetPinDir+0x1e2>
    2440:	53 c0       	rjmp	.+166    	; 0x24e8 <DIO_voidSetPinDir+0x20a>
				case DIO_PortA:
					Clear_Bit(DIO_DDRA,Local_PinNumber);
    2442:	aa e3       	ldi	r26, 0x3A	; 58
    2444:	b0 e0       	ldi	r27, 0x00	; 0
    2446:	ea e3       	ldi	r30, 0x3A	; 58
    2448:	f0 e0       	ldi	r31, 0x00	; 0
    244a:	80 81       	ld	r24, Z
    244c:	48 2f       	mov	r20, r24
    244e:	8a 81       	ldd	r24, Y+2	; 0x02
    2450:	28 2f       	mov	r18, r24
    2452:	30 e0       	ldi	r19, 0x00	; 0
    2454:	81 e0       	ldi	r24, 0x01	; 1
    2456:	90 e0       	ldi	r25, 0x00	; 0
    2458:	02 2e       	mov	r0, r18
    245a:	02 c0       	rjmp	.+4      	; 0x2460 <DIO_voidSetPinDir+0x182>
    245c:	88 0f       	add	r24, r24
    245e:	99 1f       	adc	r25, r25
    2460:	0a 94       	dec	r0
    2462:	e2 f7       	brpl	.-8      	; 0x245c <DIO_voidSetPinDir+0x17e>
    2464:	80 95       	com	r24
    2466:	84 23       	and	r24, r20
    2468:	8c 93       	st	X, r24
    246a:	3e c0       	rjmp	.+124    	; 0x24e8 <DIO_voidSetPinDir+0x20a>
					break;
				case DIO_PortB:
					Clear_Bit(DIO_DDRB,Local_PinNumber);
    246c:	a7 e3       	ldi	r26, 0x37	; 55
    246e:	b0 e0       	ldi	r27, 0x00	; 0
    2470:	e7 e3       	ldi	r30, 0x37	; 55
    2472:	f0 e0       	ldi	r31, 0x00	; 0
    2474:	80 81       	ld	r24, Z
    2476:	48 2f       	mov	r20, r24
    2478:	8a 81       	ldd	r24, Y+2	; 0x02
    247a:	28 2f       	mov	r18, r24
    247c:	30 e0       	ldi	r19, 0x00	; 0
    247e:	81 e0       	ldi	r24, 0x01	; 1
    2480:	90 e0       	ldi	r25, 0x00	; 0
    2482:	02 2e       	mov	r0, r18
    2484:	02 c0       	rjmp	.+4      	; 0x248a <DIO_voidSetPinDir+0x1ac>
    2486:	88 0f       	add	r24, r24
    2488:	99 1f       	adc	r25, r25
    248a:	0a 94       	dec	r0
    248c:	e2 f7       	brpl	.-8      	; 0x2486 <DIO_voidSetPinDir+0x1a8>
    248e:	80 95       	com	r24
    2490:	84 23       	and	r24, r20
    2492:	8c 93       	st	X, r24
    2494:	29 c0       	rjmp	.+82     	; 0x24e8 <DIO_voidSetPinDir+0x20a>
					break;
				case DIO_PortC:
					Clear_Bit(DIO_DDRC,Local_PinNumber);
    2496:	a4 e3       	ldi	r26, 0x34	; 52
    2498:	b0 e0       	ldi	r27, 0x00	; 0
    249a:	e4 e3       	ldi	r30, 0x34	; 52
    249c:	f0 e0       	ldi	r31, 0x00	; 0
    249e:	80 81       	ld	r24, Z
    24a0:	48 2f       	mov	r20, r24
    24a2:	8a 81       	ldd	r24, Y+2	; 0x02
    24a4:	28 2f       	mov	r18, r24
    24a6:	30 e0       	ldi	r19, 0x00	; 0
    24a8:	81 e0       	ldi	r24, 0x01	; 1
    24aa:	90 e0       	ldi	r25, 0x00	; 0
    24ac:	02 2e       	mov	r0, r18
    24ae:	02 c0       	rjmp	.+4      	; 0x24b4 <DIO_voidSetPinDir+0x1d6>
    24b0:	88 0f       	add	r24, r24
    24b2:	99 1f       	adc	r25, r25
    24b4:	0a 94       	dec	r0
    24b6:	e2 f7       	brpl	.-8      	; 0x24b0 <DIO_voidSetPinDir+0x1d2>
    24b8:	80 95       	com	r24
    24ba:	84 23       	and	r24, r20
    24bc:	8c 93       	st	X, r24
    24be:	14 c0       	rjmp	.+40     	; 0x24e8 <DIO_voidSetPinDir+0x20a>
					break;
				case DIO_PortD:
					Clear_Bit(DIO_DDRD,Local_PinNumber);
    24c0:	a1 e3       	ldi	r26, 0x31	; 49
    24c2:	b0 e0       	ldi	r27, 0x00	; 0
    24c4:	e1 e3       	ldi	r30, 0x31	; 49
    24c6:	f0 e0       	ldi	r31, 0x00	; 0
    24c8:	80 81       	ld	r24, Z
    24ca:	48 2f       	mov	r20, r24
    24cc:	8a 81       	ldd	r24, Y+2	; 0x02
    24ce:	28 2f       	mov	r18, r24
    24d0:	30 e0       	ldi	r19, 0x00	; 0
    24d2:	81 e0       	ldi	r24, 0x01	; 1
    24d4:	90 e0       	ldi	r25, 0x00	; 0
    24d6:	02 2e       	mov	r0, r18
    24d8:	02 c0       	rjmp	.+4      	; 0x24de <DIO_voidSetPinDir+0x200>
    24da:	88 0f       	add	r24, r24
    24dc:	99 1f       	adc	r25, r25
    24de:	0a 94       	dec	r0
    24e0:	e2 f7       	brpl	.-8      	; 0x24da <DIO_voidSetPinDir+0x1fc>
    24e2:	80 95       	com	r24
    24e4:	84 23       	and	r24, r20
    24e6:	8c 93       	st	X, r24
					break;
				}
			}
		}
	}
}
    24e8:	27 96       	adiw	r28, 0x07	; 7
    24ea:	0f b6       	in	r0, 0x3f	; 63
    24ec:	f8 94       	cli
    24ee:	de bf       	out	0x3e, r29	; 62
    24f0:	0f be       	out	0x3f, r0	; 63
    24f2:	cd bf       	out	0x3d, r28	; 61
    24f4:	cf 91       	pop	r28
    24f6:	df 91       	pop	r29
    24f8:	08 95       	ret

000024fa <DIO_voidSetPinValue>:

void DIO_voidSetPinValue(u8 Local_PortName,u8 Local_PinNumber,u8 Local_PinValue){
    24fa:	df 93       	push	r29
    24fc:	cf 93       	push	r28
    24fe:	cd b7       	in	r28, 0x3d	; 61
    2500:	de b7       	in	r29, 0x3e	; 62
    2502:	27 97       	sbiw	r28, 0x07	; 7
    2504:	0f b6       	in	r0, 0x3f	; 63
    2506:	f8 94       	cli
    2508:	de bf       	out	0x3e, r29	; 62
    250a:	0f be       	out	0x3f, r0	; 63
    250c:	cd bf       	out	0x3d, r28	; 61
    250e:	89 83       	std	Y+1, r24	; 0x01
    2510:	6a 83       	std	Y+2, r22	; 0x02
    2512:	4b 83       	std	Y+3, r20	; 0x03
	if(Local_PortName <= DIO_PortD && Local_PortName >= DIO_PortA){
    2514:	89 81       	ldd	r24, Y+1	; 0x01
    2516:	85 30       	cpi	r24, 0x05	; 5
    2518:	08 f0       	brcs	.+2      	; 0x251c <DIO_voidSetPinValue+0x22>
    251a:	f4 c0       	rjmp	.+488    	; 0x2704 <DIO_voidSetPinValue+0x20a>
    251c:	89 81       	ldd	r24, Y+1	; 0x01
    251e:	88 23       	and	r24, r24
    2520:	09 f4       	brne	.+2      	; 0x2524 <DIO_voidSetPinValue+0x2a>
    2522:	f0 c0       	rjmp	.+480    	; 0x2704 <DIO_voidSetPinValue+0x20a>
		if(Local_PinNumber <= DIO_PIN7 && Local_PinNumber >= DIO_PIN0){
    2524:	8a 81       	ldd	r24, Y+2	; 0x02
    2526:	88 30       	cpi	r24, 0x08	; 8
    2528:	08 f0       	brcs	.+2      	; 0x252c <DIO_voidSetPinValue+0x32>
    252a:	ec c0       	rjmp	.+472    	; 0x2704 <DIO_voidSetPinValue+0x20a>
			if(Local_PinValue == High){
    252c:	8b 81       	ldd	r24, Y+3	; 0x03
    252e:	81 30       	cpi	r24, 0x01	; 1
    2530:	09 f0       	breq	.+2      	; 0x2534 <DIO_voidSetPinValue+0x3a>
    2532:	70 c0       	rjmp	.+224    	; 0x2614 <DIO_voidSetPinValue+0x11a>
				switch(Local_PortName){
    2534:	89 81       	ldd	r24, Y+1	; 0x01
    2536:	28 2f       	mov	r18, r24
    2538:	30 e0       	ldi	r19, 0x00	; 0
    253a:	3f 83       	std	Y+7, r19	; 0x07
    253c:	2e 83       	std	Y+6, r18	; 0x06
    253e:	8e 81       	ldd	r24, Y+6	; 0x06
    2540:	9f 81       	ldd	r25, Y+7	; 0x07
    2542:	82 30       	cpi	r24, 0x02	; 2
    2544:	91 05       	cpc	r25, r1
    2546:	51 f1       	breq	.+84     	; 0x259c <DIO_voidSetPinValue+0xa2>
    2548:	2e 81       	ldd	r18, Y+6	; 0x06
    254a:	3f 81       	ldd	r19, Y+7	; 0x07
    254c:	23 30       	cpi	r18, 0x03	; 3
    254e:	31 05       	cpc	r19, r1
    2550:	34 f4       	brge	.+12     	; 0x255e <DIO_voidSetPinValue+0x64>
    2552:	8e 81       	ldd	r24, Y+6	; 0x06
    2554:	9f 81       	ldd	r25, Y+7	; 0x07
    2556:	81 30       	cpi	r24, 0x01	; 1
    2558:	91 05       	cpc	r25, r1
    255a:	61 f0       	breq	.+24     	; 0x2574 <DIO_voidSetPinValue+0x7a>
    255c:	d3 c0       	rjmp	.+422    	; 0x2704 <DIO_voidSetPinValue+0x20a>
    255e:	2e 81       	ldd	r18, Y+6	; 0x06
    2560:	3f 81       	ldd	r19, Y+7	; 0x07
    2562:	23 30       	cpi	r18, 0x03	; 3
    2564:	31 05       	cpc	r19, r1
    2566:	71 f1       	breq	.+92     	; 0x25c4 <DIO_voidSetPinValue+0xca>
    2568:	8e 81       	ldd	r24, Y+6	; 0x06
    256a:	9f 81       	ldd	r25, Y+7	; 0x07
    256c:	84 30       	cpi	r24, 0x04	; 4
    256e:	91 05       	cpc	r25, r1
    2570:	e9 f1       	breq	.+122    	; 0x25ec <DIO_voidSetPinValue+0xf2>
    2572:	c8 c0       	rjmp	.+400    	; 0x2704 <DIO_voidSetPinValue+0x20a>
				case DIO_PortA:
					Set_Bit(DIO_PORTA,Local_PinNumber);
    2574:	ab e3       	ldi	r26, 0x3B	; 59
    2576:	b0 e0       	ldi	r27, 0x00	; 0
    2578:	eb e3       	ldi	r30, 0x3B	; 59
    257a:	f0 e0       	ldi	r31, 0x00	; 0
    257c:	80 81       	ld	r24, Z
    257e:	48 2f       	mov	r20, r24
    2580:	8a 81       	ldd	r24, Y+2	; 0x02
    2582:	28 2f       	mov	r18, r24
    2584:	30 e0       	ldi	r19, 0x00	; 0
    2586:	81 e0       	ldi	r24, 0x01	; 1
    2588:	90 e0       	ldi	r25, 0x00	; 0
    258a:	02 2e       	mov	r0, r18
    258c:	02 c0       	rjmp	.+4      	; 0x2592 <DIO_voidSetPinValue+0x98>
    258e:	88 0f       	add	r24, r24
    2590:	99 1f       	adc	r25, r25
    2592:	0a 94       	dec	r0
    2594:	e2 f7       	brpl	.-8      	; 0x258e <DIO_voidSetPinValue+0x94>
    2596:	84 2b       	or	r24, r20
    2598:	8c 93       	st	X, r24
    259a:	b4 c0       	rjmp	.+360    	; 0x2704 <DIO_voidSetPinValue+0x20a>
					break;
				case DIO_PortB:
					Set_Bit(DIO_PORTB,Local_PinNumber);
    259c:	a8 e3       	ldi	r26, 0x38	; 56
    259e:	b0 e0       	ldi	r27, 0x00	; 0
    25a0:	e8 e3       	ldi	r30, 0x38	; 56
    25a2:	f0 e0       	ldi	r31, 0x00	; 0
    25a4:	80 81       	ld	r24, Z
    25a6:	48 2f       	mov	r20, r24
    25a8:	8a 81       	ldd	r24, Y+2	; 0x02
    25aa:	28 2f       	mov	r18, r24
    25ac:	30 e0       	ldi	r19, 0x00	; 0
    25ae:	81 e0       	ldi	r24, 0x01	; 1
    25b0:	90 e0       	ldi	r25, 0x00	; 0
    25b2:	02 2e       	mov	r0, r18
    25b4:	02 c0       	rjmp	.+4      	; 0x25ba <DIO_voidSetPinValue+0xc0>
    25b6:	88 0f       	add	r24, r24
    25b8:	99 1f       	adc	r25, r25
    25ba:	0a 94       	dec	r0
    25bc:	e2 f7       	brpl	.-8      	; 0x25b6 <DIO_voidSetPinValue+0xbc>
    25be:	84 2b       	or	r24, r20
    25c0:	8c 93       	st	X, r24
    25c2:	a0 c0       	rjmp	.+320    	; 0x2704 <DIO_voidSetPinValue+0x20a>
					break;
				case DIO_PortC:
					Set_Bit(DIO_PORTC,Local_PinNumber);
    25c4:	a5 e3       	ldi	r26, 0x35	; 53
    25c6:	b0 e0       	ldi	r27, 0x00	; 0
    25c8:	e5 e3       	ldi	r30, 0x35	; 53
    25ca:	f0 e0       	ldi	r31, 0x00	; 0
    25cc:	80 81       	ld	r24, Z
    25ce:	48 2f       	mov	r20, r24
    25d0:	8a 81       	ldd	r24, Y+2	; 0x02
    25d2:	28 2f       	mov	r18, r24
    25d4:	30 e0       	ldi	r19, 0x00	; 0
    25d6:	81 e0       	ldi	r24, 0x01	; 1
    25d8:	90 e0       	ldi	r25, 0x00	; 0
    25da:	02 2e       	mov	r0, r18
    25dc:	02 c0       	rjmp	.+4      	; 0x25e2 <DIO_voidSetPinValue+0xe8>
    25de:	88 0f       	add	r24, r24
    25e0:	99 1f       	adc	r25, r25
    25e2:	0a 94       	dec	r0
    25e4:	e2 f7       	brpl	.-8      	; 0x25de <DIO_voidSetPinValue+0xe4>
    25e6:	84 2b       	or	r24, r20
    25e8:	8c 93       	st	X, r24
    25ea:	8c c0       	rjmp	.+280    	; 0x2704 <DIO_voidSetPinValue+0x20a>
					break;
				case DIO_PortD:
					Set_Bit(DIO_PORTD,Local_PinNumber);
    25ec:	a2 e3       	ldi	r26, 0x32	; 50
    25ee:	b0 e0       	ldi	r27, 0x00	; 0
    25f0:	e2 e3       	ldi	r30, 0x32	; 50
    25f2:	f0 e0       	ldi	r31, 0x00	; 0
    25f4:	80 81       	ld	r24, Z
    25f6:	48 2f       	mov	r20, r24
    25f8:	8a 81       	ldd	r24, Y+2	; 0x02
    25fa:	28 2f       	mov	r18, r24
    25fc:	30 e0       	ldi	r19, 0x00	; 0
    25fe:	81 e0       	ldi	r24, 0x01	; 1
    2600:	90 e0       	ldi	r25, 0x00	; 0
    2602:	02 2e       	mov	r0, r18
    2604:	02 c0       	rjmp	.+4      	; 0x260a <DIO_voidSetPinValue+0x110>
    2606:	88 0f       	add	r24, r24
    2608:	99 1f       	adc	r25, r25
    260a:	0a 94       	dec	r0
    260c:	e2 f7       	brpl	.-8      	; 0x2606 <DIO_voidSetPinValue+0x10c>
    260e:	84 2b       	or	r24, r20
    2610:	8c 93       	st	X, r24
    2612:	78 c0       	rjmp	.+240    	; 0x2704 <DIO_voidSetPinValue+0x20a>
					break;
				}
			}
			else if(Local_PinValue == Low){
    2614:	8b 81       	ldd	r24, Y+3	; 0x03
    2616:	88 23       	and	r24, r24
    2618:	09 f0       	breq	.+2      	; 0x261c <DIO_voidSetPinValue+0x122>
    261a:	74 c0       	rjmp	.+232    	; 0x2704 <DIO_voidSetPinValue+0x20a>
				switch(Local_PortName){
    261c:	89 81       	ldd	r24, Y+1	; 0x01
    261e:	28 2f       	mov	r18, r24
    2620:	30 e0       	ldi	r19, 0x00	; 0
    2622:	3d 83       	std	Y+5, r19	; 0x05
    2624:	2c 83       	std	Y+4, r18	; 0x04
    2626:	8c 81       	ldd	r24, Y+4	; 0x04
    2628:	9d 81       	ldd	r25, Y+5	; 0x05
    262a:	82 30       	cpi	r24, 0x02	; 2
    262c:	91 05       	cpc	r25, r1
    262e:	61 f1       	breq	.+88     	; 0x2688 <DIO_voidSetPinValue+0x18e>
    2630:	2c 81       	ldd	r18, Y+4	; 0x04
    2632:	3d 81       	ldd	r19, Y+5	; 0x05
    2634:	23 30       	cpi	r18, 0x03	; 3
    2636:	31 05       	cpc	r19, r1
    2638:	34 f4       	brge	.+12     	; 0x2646 <DIO_voidSetPinValue+0x14c>
    263a:	8c 81       	ldd	r24, Y+4	; 0x04
    263c:	9d 81       	ldd	r25, Y+5	; 0x05
    263e:	81 30       	cpi	r24, 0x01	; 1
    2640:	91 05       	cpc	r25, r1
    2642:	69 f0       	breq	.+26     	; 0x265e <DIO_voidSetPinValue+0x164>
    2644:	5f c0       	rjmp	.+190    	; 0x2704 <DIO_voidSetPinValue+0x20a>
    2646:	2c 81       	ldd	r18, Y+4	; 0x04
    2648:	3d 81       	ldd	r19, Y+5	; 0x05
    264a:	23 30       	cpi	r18, 0x03	; 3
    264c:	31 05       	cpc	r19, r1
    264e:	89 f1       	breq	.+98     	; 0x26b2 <DIO_voidSetPinValue+0x1b8>
    2650:	8c 81       	ldd	r24, Y+4	; 0x04
    2652:	9d 81       	ldd	r25, Y+5	; 0x05
    2654:	84 30       	cpi	r24, 0x04	; 4
    2656:	91 05       	cpc	r25, r1
    2658:	09 f4       	brne	.+2      	; 0x265c <DIO_voidSetPinValue+0x162>
    265a:	40 c0       	rjmp	.+128    	; 0x26dc <DIO_voidSetPinValue+0x1e2>
    265c:	53 c0       	rjmp	.+166    	; 0x2704 <DIO_voidSetPinValue+0x20a>
				case DIO_PortA:
					Clear_Bit(DIO_PORTA,Local_PinNumber);
    265e:	ab e3       	ldi	r26, 0x3B	; 59
    2660:	b0 e0       	ldi	r27, 0x00	; 0
    2662:	eb e3       	ldi	r30, 0x3B	; 59
    2664:	f0 e0       	ldi	r31, 0x00	; 0
    2666:	80 81       	ld	r24, Z
    2668:	48 2f       	mov	r20, r24
    266a:	8a 81       	ldd	r24, Y+2	; 0x02
    266c:	28 2f       	mov	r18, r24
    266e:	30 e0       	ldi	r19, 0x00	; 0
    2670:	81 e0       	ldi	r24, 0x01	; 1
    2672:	90 e0       	ldi	r25, 0x00	; 0
    2674:	02 2e       	mov	r0, r18
    2676:	02 c0       	rjmp	.+4      	; 0x267c <DIO_voidSetPinValue+0x182>
    2678:	88 0f       	add	r24, r24
    267a:	99 1f       	adc	r25, r25
    267c:	0a 94       	dec	r0
    267e:	e2 f7       	brpl	.-8      	; 0x2678 <DIO_voidSetPinValue+0x17e>
    2680:	80 95       	com	r24
    2682:	84 23       	and	r24, r20
    2684:	8c 93       	st	X, r24
    2686:	3e c0       	rjmp	.+124    	; 0x2704 <DIO_voidSetPinValue+0x20a>
					break;
				case DIO_PortB:
					Clear_Bit(DIO_PORTB,Local_PinNumber);
    2688:	a8 e3       	ldi	r26, 0x38	; 56
    268a:	b0 e0       	ldi	r27, 0x00	; 0
    268c:	e8 e3       	ldi	r30, 0x38	; 56
    268e:	f0 e0       	ldi	r31, 0x00	; 0
    2690:	80 81       	ld	r24, Z
    2692:	48 2f       	mov	r20, r24
    2694:	8a 81       	ldd	r24, Y+2	; 0x02
    2696:	28 2f       	mov	r18, r24
    2698:	30 e0       	ldi	r19, 0x00	; 0
    269a:	81 e0       	ldi	r24, 0x01	; 1
    269c:	90 e0       	ldi	r25, 0x00	; 0
    269e:	02 2e       	mov	r0, r18
    26a0:	02 c0       	rjmp	.+4      	; 0x26a6 <DIO_voidSetPinValue+0x1ac>
    26a2:	88 0f       	add	r24, r24
    26a4:	99 1f       	adc	r25, r25
    26a6:	0a 94       	dec	r0
    26a8:	e2 f7       	brpl	.-8      	; 0x26a2 <DIO_voidSetPinValue+0x1a8>
    26aa:	80 95       	com	r24
    26ac:	84 23       	and	r24, r20
    26ae:	8c 93       	st	X, r24
    26b0:	29 c0       	rjmp	.+82     	; 0x2704 <DIO_voidSetPinValue+0x20a>
					break;
				case DIO_PortC:
					Clear_Bit(DIO_PORTC,Local_PinNumber);
    26b2:	a5 e3       	ldi	r26, 0x35	; 53
    26b4:	b0 e0       	ldi	r27, 0x00	; 0
    26b6:	e5 e3       	ldi	r30, 0x35	; 53
    26b8:	f0 e0       	ldi	r31, 0x00	; 0
    26ba:	80 81       	ld	r24, Z
    26bc:	48 2f       	mov	r20, r24
    26be:	8a 81       	ldd	r24, Y+2	; 0x02
    26c0:	28 2f       	mov	r18, r24
    26c2:	30 e0       	ldi	r19, 0x00	; 0
    26c4:	81 e0       	ldi	r24, 0x01	; 1
    26c6:	90 e0       	ldi	r25, 0x00	; 0
    26c8:	02 2e       	mov	r0, r18
    26ca:	02 c0       	rjmp	.+4      	; 0x26d0 <DIO_voidSetPinValue+0x1d6>
    26cc:	88 0f       	add	r24, r24
    26ce:	99 1f       	adc	r25, r25
    26d0:	0a 94       	dec	r0
    26d2:	e2 f7       	brpl	.-8      	; 0x26cc <DIO_voidSetPinValue+0x1d2>
    26d4:	80 95       	com	r24
    26d6:	84 23       	and	r24, r20
    26d8:	8c 93       	st	X, r24
    26da:	14 c0       	rjmp	.+40     	; 0x2704 <DIO_voidSetPinValue+0x20a>
					break;
				case DIO_PortD:
					Clear_Bit(DIO_PORTD,Local_PinNumber);
    26dc:	a2 e3       	ldi	r26, 0x32	; 50
    26de:	b0 e0       	ldi	r27, 0x00	; 0
    26e0:	e2 e3       	ldi	r30, 0x32	; 50
    26e2:	f0 e0       	ldi	r31, 0x00	; 0
    26e4:	80 81       	ld	r24, Z
    26e6:	48 2f       	mov	r20, r24
    26e8:	8a 81       	ldd	r24, Y+2	; 0x02
    26ea:	28 2f       	mov	r18, r24
    26ec:	30 e0       	ldi	r19, 0x00	; 0
    26ee:	81 e0       	ldi	r24, 0x01	; 1
    26f0:	90 e0       	ldi	r25, 0x00	; 0
    26f2:	02 2e       	mov	r0, r18
    26f4:	02 c0       	rjmp	.+4      	; 0x26fa <DIO_voidSetPinValue+0x200>
    26f6:	88 0f       	add	r24, r24
    26f8:	99 1f       	adc	r25, r25
    26fa:	0a 94       	dec	r0
    26fc:	e2 f7       	brpl	.-8      	; 0x26f6 <DIO_voidSetPinValue+0x1fc>
    26fe:	80 95       	com	r24
    2700:	84 23       	and	r24, r20
    2702:	8c 93       	st	X, r24
					break;
				}
			}
		}
	}
}
    2704:	27 96       	adiw	r28, 0x07	; 7
    2706:	0f b6       	in	r0, 0x3f	; 63
    2708:	f8 94       	cli
    270a:	de bf       	out	0x3e, r29	; 62
    270c:	0f be       	out	0x3f, r0	; 63
    270e:	cd bf       	out	0x3d, r28	; 61
    2710:	cf 91       	pop	r28
    2712:	df 91       	pop	r29
    2714:	08 95       	ret

00002716 <DIO_u8GetPinValue>:

u8 DIO_u8GetPinValue(u8 Local_PortName,u8 Local_PinNumber){
    2716:	df 93       	push	r29
    2718:	cf 93       	push	r28
    271a:	00 d0       	rcall	.+0      	; 0x271c <DIO_u8GetPinValue+0x6>
    271c:	00 d0       	rcall	.+0      	; 0x271e <DIO_u8GetPinValue+0x8>
    271e:	0f 92       	push	r0
    2720:	cd b7       	in	r28, 0x3d	; 61
    2722:	de b7       	in	r29, 0x3e	; 62
    2724:	89 83       	std	Y+1, r24	; 0x01
    2726:	6a 83       	std	Y+2, r22	; 0x02
	if(Local_PortName <= DIO_PortD && Local_PortName >= DIO_PortA){
    2728:	89 81       	ldd	r24, Y+1	; 0x01
    272a:	85 30       	cpi	r24, 0x05	; 5
    272c:	08 f0       	brcs	.+2      	; 0x2730 <DIO_u8GetPinValue+0x1a>
    272e:	74 c0       	rjmp	.+232    	; 0x2818 <DIO_u8GetPinValue+0x102>
    2730:	89 81       	ldd	r24, Y+1	; 0x01
    2732:	88 23       	and	r24, r24
    2734:	09 f4       	brne	.+2      	; 0x2738 <DIO_u8GetPinValue+0x22>
    2736:	70 c0       	rjmp	.+224    	; 0x2818 <DIO_u8GetPinValue+0x102>
		if(Local_PinNumber <= DIO_PIN7 && Local_PinNumber >= DIO_PIN0){
    2738:	8a 81       	ldd	r24, Y+2	; 0x02
    273a:	88 30       	cpi	r24, 0x08	; 8
    273c:	08 f0       	brcs	.+2      	; 0x2740 <DIO_u8GetPinValue+0x2a>
    273e:	6c c0       	rjmp	.+216    	; 0x2818 <DIO_u8GetPinValue+0x102>
			switch(Local_PortName){
    2740:	89 81       	ldd	r24, Y+1	; 0x01
    2742:	28 2f       	mov	r18, r24
    2744:	30 e0       	ldi	r19, 0x00	; 0
    2746:	3d 83       	std	Y+5, r19	; 0x05
    2748:	2c 83       	std	Y+4, r18	; 0x04
    274a:	4c 81       	ldd	r20, Y+4	; 0x04
    274c:	5d 81       	ldd	r21, Y+5	; 0x05
    274e:	42 30       	cpi	r20, 0x02	; 2
    2750:	51 05       	cpc	r21, r1
    2752:	49 f1       	breq	.+82     	; 0x27a6 <DIO_u8GetPinValue+0x90>
    2754:	8c 81       	ldd	r24, Y+4	; 0x04
    2756:	9d 81       	ldd	r25, Y+5	; 0x05
    2758:	83 30       	cpi	r24, 0x03	; 3
    275a:	91 05       	cpc	r25, r1
    275c:	34 f4       	brge	.+12     	; 0x276a <DIO_u8GetPinValue+0x54>
    275e:	2c 81       	ldd	r18, Y+4	; 0x04
    2760:	3d 81       	ldd	r19, Y+5	; 0x05
    2762:	21 30       	cpi	r18, 0x01	; 1
    2764:	31 05       	cpc	r19, r1
    2766:	61 f0       	breq	.+24     	; 0x2780 <DIO_u8GetPinValue+0x6a>
    2768:	57 c0       	rjmp	.+174    	; 0x2818 <DIO_u8GetPinValue+0x102>
    276a:	4c 81       	ldd	r20, Y+4	; 0x04
    276c:	5d 81       	ldd	r21, Y+5	; 0x05
    276e:	43 30       	cpi	r20, 0x03	; 3
    2770:	51 05       	cpc	r21, r1
    2772:	61 f1       	breq	.+88     	; 0x27cc <DIO_u8GetPinValue+0xb6>
    2774:	8c 81       	ldd	r24, Y+4	; 0x04
    2776:	9d 81       	ldd	r25, Y+5	; 0x05
    2778:	84 30       	cpi	r24, 0x04	; 4
    277a:	91 05       	cpc	r25, r1
    277c:	d1 f1       	breq	.+116    	; 0x27f2 <DIO_u8GetPinValue+0xdc>
    277e:	4c c0       	rjmp	.+152    	; 0x2818 <DIO_u8GetPinValue+0x102>
			case DIO_PortA:
				return Get_Bit(DIO_PINA,Local_PinNumber);
    2780:	e9 e3       	ldi	r30, 0x39	; 57
    2782:	f0 e0       	ldi	r31, 0x00	; 0
    2784:	80 81       	ld	r24, Z
    2786:	28 2f       	mov	r18, r24
    2788:	30 e0       	ldi	r19, 0x00	; 0
    278a:	8a 81       	ldd	r24, Y+2	; 0x02
    278c:	88 2f       	mov	r24, r24
    278e:	90 e0       	ldi	r25, 0x00	; 0
    2790:	a9 01       	movw	r20, r18
    2792:	02 c0       	rjmp	.+4      	; 0x2798 <DIO_u8GetPinValue+0x82>
    2794:	55 95       	asr	r21
    2796:	47 95       	ror	r20
    2798:	8a 95       	dec	r24
    279a:	e2 f7       	brpl	.-8      	; 0x2794 <DIO_u8GetPinValue+0x7e>
    279c:	ca 01       	movw	r24, r20
    279e:	58 2f       	mov	r21, r24
    27a0:	51 70       	andi	r21, 0x01	; 1
    27a2:	5b 83       	std	Y+3, r21	; 0x03
    27a4:	3b c0       	rjmp	.+118    	; 0x281c <DIO_u8GetPinValue+0x106>
			case DIO_PortB:
				return Get_Bit(DIO_PINB,Local_PinNumber);
    27a6:	e6 e3       	ldi	r30, 0x36	; 54
    27a8:	f0 e0       	ldi	r31, 0x00	; 0
    27aa:	80 81       	ld	r24, Z
    27ac:	28 2f       	mov	r18, r24
    27ae:	30 e0       	ldi	r19, 0x00	; 0
    27b0:	8a 81       	ldd	r24, Y+2	; 0x02
    27b2:	88 2f       	mov	r24, r24
    27b4:	90 e0       	ldi	r25, 0x00	; 0
    27b6:	a9 01       	movw	r20, r18
    27b8:	02 c0       	rjmp	.+4      	; 0x27be <DIO_u8GetPinValue+0xa8>
    27ba:	55 95       	asr	r21
    27bc:	47 95       	ror	r20
    27be:	8a 95       	dec	r24
    27c0:	e2 f7       	brpl	.-8      	; 0x27ba <DIO_u8GetPinValue+0xa4>
    27c2:	ca 01       	movw	r24, r20
    27c4:	58 2f       	mov	r21, r24
    27c6:	51 70       	andi	r21, 0x01	; 1
    27c8:	5b 83       	std	Y+3, r21	; 0x03
    27ca:	28 c0       	rjmp	.+80     	; 0x281c <DIO_u8GetPinValue+0x106>
			case DIO_PortC:
				return Get_Bit(DIO_PINC,Local_PinNumber);
    27cc:	e3 e3       	ldi	r30, 0x33	; 51
    27ce:	f0 e0       	ldi	r31, 0x00	; 0
    27d0:	80 81       	ld	r24, Z
    27d2:	28 2f       	mov	r18, r24
    27d4:	30 e0       	ldi	r19, 0x00	; 0
    27d6:	8a 81       	ldd	r24, Y+2	; 0x02
    27d8:	88 2f       	mov	r24, r24
    27da:	90 e0       	ldi	r25, 0x00	; 0
    27dc:	a9 01       	movw	r20, r18
    27de:	02 c0       	rjmp	.+4      	; 0x27e4 <DIO_u8GetPinValue+0xce>
    27e0:	55 95       	asr	r21
    27e2:	47 95       	ror	r20
    27e4:	8a 95       	dec	r24
    27e6:	e2 f7       	brpl	.-8      	; 0x27e0 <DIO_u8GetPinValue+0xca>
    27e8:	ca 01       	movw	r24, r20
    27ea:	58 2f       	mov	r21, r24
    27ec:	51 70       	andi	r21, 0x01	; 1
    27ee:	5b 83       	std	Y+3, r21	; 0x03
    27f0:	15 c0       	rjmp	.+42     	; 0x281c <DIO_u8GetPinValue+0x106>
			case DIO_PortD:
				return Get_Bit(DIO_PIND,Local_PinNumber);
    27f2:	e0 e3       	ldi	r30, 0x30	; 48
    27f4:	f0 e0       	ldi	r31, 0x00	; 0
    27f6:	80 81       	ld	r24, Z
    27f8:	28 2f       	mov	r18, r24
    27fa:	30 e0       	ldi	r19, 0x00	; 0
    27fc:	8a 81       	ldd	r24, Y+2	; 0x02
    27fe:	88 2f       	mov	r24, r24
    2800:	90 e0       	ldi	r25, 0x00	; 0
    2802:	a9 01       	movw	r20, r18
    2804:	02 c0       	rjmp	.+4      	; 0x280a <DIO_u8GetPinValue+0xf4>
    2806:	55 95       	asr	r21
    2808:	47 95       	ror	r20
    280a:	8a 95       	dec	r24
    280c:	e2 f7       	brpl	.-8      	; 0x2806 <DIO_u8GetPinValue+0xf0>
    280e:	ca 01       	movw	r24, r20
    2810:	58 2f       	mov	r21, r24
    2812:	51 70       	andi	r21, 0x01	; 1
    2814:	5b 83       	std	Y+3, r21	; 0x03
    2816:	02 c0       	rjmp	.+4      	; 0x281c <DIO_u8GetPinValue+0x106>
			}
		}
	}
	return -1;
    2818:	8f ef       	ldi	r24, 0xFF	; 255
    281a:	8b 83       	std	Y+3, r24	; 0x03
    281c:	8b 81       	ldd	r24, Y+3	; 0x03
}
    281e:	0f 90       	pop	r0
    2820:	0f 90       	pop	r0
    2822:	0f 90       	pop	r0
    2824:	0f 90       	pop	r0
    2826:	0f 90       	pop	r0
    2828:	cf 91       	pop	r28
    282a:	df 91       	pop	r29
    282c:	08 95       	ret

0000282e <DIO_voidTogglePin>:

void DIO_voidTogglePin(u8 Local_PortName,u8 Local_PinNumber){
    282e:	df 93       	push	r29
    2830:	cf 93       	push	r28
    2832:	00 d0       	rcall	.+0      	; 0x2834 <DIO_voidTogglePin+0x6>
    2834:	00 d0       	rcall	.+0      	; 0x2836 <DIO_voidTogglePin+0x8>
    2836:	cd b7       	in	r28, 0x3d	; 61
    2838:	de b7       	in	r29, 0x3e	; 62
    283a:	89 83       	std	Y+1, r24	; 0x01
    283c:	6a 83       	std	Y+2, r22	; 0x02
	if(Local_PortName <= DIO_PortD && Local_PortName >= DIO_PortA){
    283e:	89 81       	ldd	r24, Y+1	; 0x01
    2840:	85 30       	cpi	r24, 0x05	; 5
    2842:	08 f0       	brcs	.+2      	; 0x2846 <DIO_voidTogglePin+0x18>
    2844:	77 c0       	rjmp	.+238    	; 0x2934 <DIO_voidTogglePin+0x106>
    2846:	89 81       	ldd	r24, Y+1	; 0x01
    2848:	88 23       	and	r24, r24
    284a:	09 f4       	brne	.+2      	; 0x284e <DIO_voidTogglePin+0x20>
    284c:	73 c0       	rjmp	.+230    	; 0x2934 <DIO_voidTogglePin+0x106>
		if(Local_PinNumber <= DIO_PIN7 && Local_PinNumber >= DIO_PIN0){
    284e:	8a 81       	ldd	r24, Y+2	; 0x02
    2850:	88 30       	cpi	r24, 0x08	; 8
    2852:	08 f0       	brcs	.+2      	; 0x2856 <DIO_voidTogglePin+0x28>
    2854:	6f c0       	rjmp	.+222    	; 0x2934 <DIO_voidTogglePin+0x106>
			switch(Local_PortName){
    2856:	89 81       	ldd	r24, Y+1	; 0x01
    2858:	28 2f       	mov	r18, r24
    285a:	30 e0       	ldi	r19, 0x00	; 0
    285c:	3c 83       	std	Y+4, r19	; 0x04
    285e:	2b 83       	std	Y+3, r18	; 0x03
    2860:	8b 81       	ldd	r24, Y+3	; 0x03
    2862:	9c 81       	ldd	r25, Y+4	; 0x04
    2864:	82 30       	cpi	r24, 0x02	; 2
    2866:	91 05       	cpc	r25, r1
    2868:	51 f1       	breq	.+84     	; 0x28be <DIO_voidTogglePin+0x90>
    286a:	2b 81       	ldd	r18, Y+3	; 0x03
    286c:	3c 81       	ldd	r19, Y+4	; 0x04
    286e:	23 30       	cpi	r18, 0x03	; 3
    2870:	31 05       	cpc	r19, r1
    2872:	34 f4       	brge	.+12     	; 0x2880 <DIO_voidTogglePin+0x52>
    2874:	8b 81       	ldd	r24, Y+3	; 0x03
    2876:	9c 81       	ldd	r25, Y+4	; 0x04
    2878:	81 30       	cpi	r24, 0x01	; 1
    287a:	91 05       	cpc	r25, r1
    287c:	61 f0       	breq	.+24     	; 0x2896 <DIO_voidTogglePin+0x68>
    287e:	5a c0       	rjmp	.+180    	; 0x2934 <DIO_voidTogglePin+0x106>
    2880:	2b 81       	ldd	r18, Y+3	; 0x03
    2882:	3c 81       	ldd	r19, Y+4	; 0x04
    2884:	23 30       	cpi	r18, 0x03	; 3
    2886:	31 05       	cpc	r19, r1
    2888:	71 f1       	breq	.+92     	; 0x28e6 <DIO_voidTogglePin+0xb8>
    288a:	8b 81       	ldd	r24, Y+3	; 0x03
    288c:	9c 81       	ldd	r25, Y+4	; 0x04
    288e:	84 30       	cpi	r24, 0x04	; 4
    2890:	91 05       	cpc	r25, r1
    2892:	e9 f1       	breq	.+122    	; 0x290e <DIO_voidTogglePin+0xe0>
    2894:	4f c0       	rjmp	.+158    	; 0x2934 <DIO_voidTogglePin+0x106>
			case DIO_PortA:
				Toggle_Bit(DIO_PORTA,Local_PinNumber);
    2896:	ab e3       	ldi	r26, 0x3B	; 59
    2898:	b0 e0       	ldi	r27, 0x00	; 0
    289a:	eb e3       	ldi	r30, 0x3B	; 59
    289c:	f0 e0       	ldi	r31, 0x00	; 0
    289e:	80 81       	ld	r24, Z
    28a0:	48 2f       	mov	r20, r24
    28a2:	8a 81       	ldd	r24, Y+2	; 0x02
    28a4:	28 2f       	mov	r18, r24
    28a6:	30 e0       	ldi	r19, 0x00	; 0
    28a8:	81 e0       	ldi	r24, 0x01	; 1
    28aa:	90 e0       	ldi	r25, 0x00	; 0
    28ac:	02 2e       	mov	r0, r18
    28ae:	02 c0       	rjmp	.+4      	; 0x28b4 <DIO_voidTogglePin+0x86>
    28b0:	88 0f       	add	r24, r24
    28b2:	99 1f       	adc	r25, r25
    28b4:	0a 94       	dec	r0
    28b6:	e2 f7       	brpl	.-8      	; 0x28b0 <DIO_voidTogglePin+0x82>
    28b8:	84 27       	eor	r24, r20
    28ba:	8c 93       	st	X, r24
    28bc:	3b c0       	rjmp	.+118    	; 0x2934 <DIO_voidTogglePin+0x106>
				break;
			case DIO_PortB:
				Toggle_Bit(DIO_PORTB,Local_PinNumber);
    28be:	a8 e3       	ldi	r26, 0x38	; 56
    28c0:	b0 e0       	ldi	r27, 0x00	; 0
    28c2:	e8 e3       	ldi	r30, 0x38	; 56
    28c4:	f0 e0       	ldi	r31, 0x00	; 0
    28c6:	80 81       	ld	r24, Z
    28c8:	48 2f       	mov	r20, r24
    28ca:	8a 81       	ldd	r24, Y+2	; 0x02
    28cc:	28 2f       	mov	r18, r24
    28ce:	30 e0       	ldi	r19, 0x00	; 0
    28d0:	81 e0       	ldi	r24, 0x01	; 1
    28d2:	90 e0       	ldi	r25, 0x00	; 0
    28d4:	02 2e       	mov	r0, r18
    28d6:	02 c0       	rjmp	.+4      	; 0x28dc <DIO_voidTogglePin+0xae>
    28d8:	88 0f       	add	r24, r24
    28da:	99 1f       	adc	r25, r25
    28dc:	0a 94       	dec	r0
    28de:	e2 f7       	brpl	.-8      	; 0x28d8 <DIO_voidTogglePin+0xaa>
    28e0:	84 27       	eor	r24, r20
    28e2:	8c 93       	st	X, r24
    28e4:	27 c0       	rjmp	.+78     	; 0x2934 <DIO_voidTogglePin+0x106>
				break;
			case DIO_PortC:
				Toggle_Bit(DIO_PORTC,Local_PinNumber);
    28e6:	a5 e3       	ldi	r26, 0x35	; 53
    28e8:	b0 e0       	ldi	r27, 0x00	; 0
    28ea:	e5 e3       	ldi	r30, 0x35	; 53
    28ec:	f0 e0       	ldi	r31, 0x00	; 0
    28ee:	80 81       	ld	r24, Z
    28f0:	48 2f       	mov	r20, r24
    28f2:	8a 81       	ldd	r24, Y+2	; 0x02
    28f4:	28 2f       	mov	r18, r24
    28f6:	30 e0       	ldi	r19, 0x00	; 0
    28f8:	81 e0       	ldi	r24, 0x01	; 1
    28fa:	90 e0       	ldi	r25, 0x00	; 0
    28fc:	02 2e       	mov	r0, r18
    28fe:	02 c0       	rjmp	.+4      	; 0x2904 <DIO_voidTogglePin+0xd6>
    2900:	88 0f       	add	r24, r24
    2902:	99 1f       	adc	r25, r25
    2904:	0a 94       	dec	r0
    2906:	e2 f7       	brpl	.-8      	; 0x2900 <DIO_voidTogglePin+0xd2>
    2908:	84 27       	eor	r24, r20
    290a:	8c 93       	st	X, r24
    290c:	13 c0       	rjmp	.+38     	; 0x2934 <DIO_voidTogglePin+0x106>
				break;
			case DIO_PortD:
				Toggle_Bit(DIO_PORTD,Local_PinNumber);
    290e:	a2 e3       	ldi	r26, 0x32	; 50
    2910:	b0 e0       	ldi	r27, 0x00	; 0
    2912:	e2 e3       	ldi	r30, 0x32	; 50
    2914:	f0 e0       	ldi	r31, 0x00	; 0
    2916:	80 81       	ld	r24, Z
    2918:	48 2f       	mov	r20, r24
    291a:	8a 81       	ldd	r24, Y+2	; 0x02
    291c:	28 2f       	mov	r18, r24
    291e:	30 e0       	ldi	r19, 0x00	; 0
    2920:	81 e0       	ldi	r24, 0x01	; 1
    2922:	90 e0       	ldi	r25, 0x00	; 0
    2924:	02 2e       	mov	r0, r18
    2926:	02 c0       	rjmp	.+4      	; 0x292c <DIO_voidTogglePin+0xfe>
    2928:	88 0f       	add	r24, r24
    292a:	99 1f       	adc	r25, r25
    292c:	0a 94       	dec	r0
    292e:	e2 f7       	brpl	.-8      	; 0x2928 <DIO_voidTogglePin+0xfa>
    2930:	84 27       	eor	r24, r20
    2932:	8c 93       	st	X, r24
				break;
			}
		}
	}
}
    2934:	0f 90       	pop	r0
    2936:	0f 90       	pop	r0
    2938:	0f 90       	pop	r0
    293a:	0f 90       	pop	r0
    293c:	cf 91       	pop	r28
    293e:	df 91       	pop	r29
    2940:	08 95       	ret

00002942 <DIO_voidSetPortDir>:

void DIO_voidSetPortDir(u8 Local_PortName,u8 Local_PortDir){
    2942:	df 93       	push	r29
    2944:	cf 93       	push	r28
    2946:	00 d0       	rcall	.+0      	; 0x2948 <DIO_voidSetPortDir+0x6>
    2948:	00 d0       	rcall	.+0      	; 0x294a <DIO_voidSetPortDir+0x8>
    294a:	cd b7       	in	r28, 0x3d	; 61
    294c:	de b7       	in	r29, 0x3e	; 62
    294e:	89 83       	std	Y+1, r24	; 0x01
    2950:	6a 83       	std	Y+2, r22	; 0x02
	if(Local_PortName <= DIO_PortD && Local_PortName >= DIO_PortA){
    2952:	89 81       	ldd	r24, Y+1	; 0x01
    2954:	85 30       	cpi	r24, 0x05	; 5
    2956:	b0 f5       	brcc	.+108    	; 0x29c4 <DIO_voidSetPortDir+0x82>
    2958:	89 81       	ldd	r24, Y+1	; 0x01
    295a:	88 23       	and	r24, r24
    295c:	99 f1       	breq	.+102    	; 0x29c4 <DIO_voidSetPortDir+0x82>
		switch(Local_PortName){
    295e:	89 81       	ldd	r24, Y+1	; 0x01
    2960:	28 2f       	mov	r18, r24
    2962:	30 e0       	ldi	r19, 0x00	; 0
    2964:	3c 83       	std	Y+4, r19	; 0x04
    2966:	2b 83       	std	Y+3, r18	; 0x03
    2968:	8b 81       	ldd	r24, Y+3	; 0x03
    296a:	9c 81       	ldd	r25, Y+4	; 0x04
    296c:	82 30       	cpi	r24, 0x02	; 2
    296e:	91 05       	cpc	r25, r1
    2970:	d9 f0       	breq	.+54     	; 0x29a8 <DIO_voidSetPortDir+0x66>
    2972:	2b 81       	ldd	r18, Y+3	; 0x03
    2974:	3c 81       	ldd	r19, Y+4	; 0x04
    2976:	23 30       	cpi	r18, 0x03	; 3
    2978:	31 05       	cpc	r19, r1
    297a:	34 f4       	brge	.+12     	; 0x2988 <DIO_voidSetPortDir+0x46>
    297c:	8b 81       	ldd	r24, Y+3	; 0x03
    297e:	9c 81       	ldd	r25, Y+4	; 0x04
    2980:	81 30       	cpi	r24, 0x01	; 1
    2982:	91 05       	cpc	r25, r1
    2984:	61 f0       	breq	.+24     	; 0x299e <DIO_voidSetPortDir+0x5c>
    2986:	1e c0       	rjmp	.+60     	; 0x29c4 <DIO_voidSetPortDir+0x82>
    2988:	2b 81       	ldd	r18, Y+3	; 0x03
    298a:	3c 81       	ldd	r19, Y+4	; 0x04
    298c:	23 30       	cpi	r18, 0x03	; 3
    298e:	31 05       	cpc	r19, r1
    2990:	81 f0       	breq	.+32     	; 0x29b2 <DIO_voidSetPortDir+0x70>
    2992:	8b 81       	ldd	r24, Y+3	; 0x03
    2994:	9c 81       	ldd	r25, Y+4	; 0x04
    2996:	84 30       	cpi	r24, 0x04	; 4
    2998:	91 05       	cpc	r25, r1
    299a:	81 f0       	breq	.+32     	; 0x29bc <DIO_voidSetPortDir+0x7a>
    299c:	13 c0       	rjmp	.+38     	; 0x29c4 <DIO_voidSetPortDir+0x82>
		case DIO_PortA:
			DIO_DDRA = Local_PortDir;
    299e:	ea e3       	ldi	r30, 0x3A	; 58
    29a0:	f0 e0       	ldi	r31, 0x00	; 0
    29a2:	8a 81       	ldd	r24, Y+2	; 0x02
    29a4:	80 83       	st	Z, r24
    29a6:	0e c0       	rjmp	.+28     	; 0x29c4 <DIO_voidSetPortDir+0x82>
			break;
		case DIO_PortB:
			DIO_DDRB = Local_PortDir;
    29a8:	e7 e3       	ldi	r30, 0x37	; 55
    29aa:	f0 e0       	ldi	r31, 0x00	; 0
    29ac:	8a 81       	ldd	r24, Y+2	; 0x02
    29ae:	80 83       	st	Z, r24
    29b0:	09 c0       	rjmp	.+18     	; 0x29c4 <DIO_voidSetPortDir+0x82>
			break;
		case DIO_PortC:
			DIO_DDRC = Local_PortDir;
    29b2:	e4 e3       	ldi	r30, 0x34	; 52
    29b4:	f0 e0       	ldi	r31, 0x00	; 0
    29b6:	8a 81       	ldd	r24, Y+2	; 0x02
    29b8:	80 83       	st	Z, r24
    29ba:	04 c0       	rjmp	.+8      	; 0x29c4 <DIO_voidSetPortDir+0x82>
			break;
		case DIO_PortD:
			DIO_DDRD = Local_PortDir;
    29bc:	e1 e3       	ldi	r30, 0x31	; 49
    29be:	f0 e0       	ldi	r31, 0x00	; 0
    29c0:	8a 81       	ldd	r24, Y+2	; 0x02
    29c2:	80 83       	st	Z, r24
			break;
		}
	}
}
    29c4:	0f 90       	pop	r0
    29c6:	0f 90       	pop	r0
    29c8:	0f 90       	pop	r0
    29ca:	0f 90       	pop	r0
    29cc:	cf 91       	pop	r28
    29ce:	df 91       	pop	r29
    29d0:	08 95       	ret

000029d2 <DIO_voidSetPortValue>:

void DIO_voidSetPortValue(u8 Local_PortName,u8 Local_PortValue){
    29d2:	df 93       	push	r29
    29d4:	cf 93       	push	r28
    29d6:	00 d0       	rcall	.+0      	; 0x29d8 <DIO_voidSetPortValue+0x6>
    29d8:	00 d0       	rcall	.+0      	; 0x29da <DIO_voidSetPortValue+0x8>
    29da:	cd b7       	in	r28, 0x3d	; 61
    29dc:	de b7       	in	r29, 0x3e	; 62
    29de:	89 83       	std	Y+1, r24	; 0x01
    29e0:	6a 83       	std	Y+2, r22	; 0x02
	if(Local_PortName <= DIO_PortD && Local_PortName >= DIO_PortA){
    29e2:	89 81       	ldd	r24, Y+1	; 0x01
    29e4:	85 30       	cpi	r24, 0x05	; 5
    29e6:	b0 f5       	brcc	.+108    	; 0x2a54 <DIO_voidSetPortValue+0x82>
    29e8:	89 81       	ldd	r24, Y+1	; 0x01
    29ea:	88 23       	and	r24, r24
    29ec:	99 f1       	breq	.+102    	; 0x2a54 <DIO_voidSetPortValue+0x82>
		switch(Local_PortName){
    29ee:	89 81       	ldd	r24, Y+1	; 0x01
    29f0:	28 2f       	mov	r18, r24
    29f2:	30 e0       	ldi	r19, 0x00	; 0
    29f4:	3c 83       	std	Y+4, r19	; 0x04
    29f6:	2b 83       	std	Y+3, r18	; 0x03
    29f8:	8b 81       	ldd	r24, Y+3	; 0x03
    29fa:	9c 81       	ldd	r25, Y+4	; 0x04
    29fc:	82 30       	cpi	r24, 0x02	; 2
    29fe:	91 05       	cpc	r25, r1
    2a00:	d9 f0       	breq	.+54     	; 0x2a38 <DIO_voidSetPortValue+0x66>
    2a02:	2b 81       	ldd	r18, Y+3	; 0x03
    2a04:	3c 81       	ldd	r19, Y+4	; 0x04
    2a06:	23 30       	cpi	r18, 0x03	; 3
    2a08:	31 05       	cpc	r19, r1
    2a0a:	34 f4       	brge	.+12     	; 0x2a18 <DIO_voidSetPortValue+0x46>
    2a0c:	8b 81       	ldd	r24, Y+3	; 0x03
    2a0e:	9c 81       	ldd	r25, Y+4	; 0x04
    2a10:	81 30       	cpi	r24, 0x01	; 1
    2a12:	91 05       	cpc	r25, r1
    2a14:	61 f0       	breq	.+24     	; 0x2a2e <DIO_voidSetPortValue+0x5c>
    2a16:	1e c0       	rjmp	.+60     	; 0x2a54 <DIO_voidSetPortValue+0x82>
    2a18:	2b 81       	ldd	r18, Y+3	; 0x03
    2a1a:	3c 81       	ldd	r19, Y+4	; 0x04
    2a1c:	23 30       	cpi	r18, 0x03	; 3
    2a1e:	31 05       	cpc	r19, r1
    2a20:	81 f0       	breq	.+32     	; 0x2a42 <DIO_voidSetPortValue+0x70>
    2a22:	8b 81       	ldd	r24, Y+3	; 0x03
    2a24:	9c 81       	ldd	r25, Y+4	; 0x04
    2a26:	84 30       	cpi	r24, 0x04	; 4
    2a28:	91 05       	cpc	r25, r1
    2a2a:	81 f0       	breq	.+32     	; 0x2a4c <DIO_voidSetPortValue+0x7a>
    2a2c:	13 c0       	rjmp	.+38     	; 0x2a54 <DIO_voidSetPortValue+0x82>
		case DIO_PortA:
			DIO_PORTA = Local_PortValue;
    2a2e:	eb e3       	ldi	r30, 0x3B	; 59
    2a30:	f0 e0       	ldi	r31, 0x00	; 0
    2a32:	8a 81       	ldd	r24, Y+2	; 0x02
    2a34:	80 83       	st	Z, r24
    2a36:	0e c0       	rjmp	.+28     	; 0x2a54 <DIO_voidSetPortValue+0x82>
			break;
		case DIO_PortB:
			DIO_PORTB = Local_PortValue;
    2a38:	e8 e3       	ldi	r30, 0x38	; 56
    2a3a:	f0 e0       	ldi	r31, 0x00	; 0
    2a3c:	8a 81       	ldd	r24, Y+2	; 0x02
    2a3e:	80 83       	st	Z, r24
    2a40:	09 c0       	rjmp	.+18     	; 0x2a54 <DIO_voidSetPortValue+0x82>
			break;
		case DIO_PortC:
			DIO_PORTC = Local_PortValue;
    2a42:	e5 e3       	ldi	r30, 0x35	; 53
    2a44:	f0 e0       	ldi	r31, 0x00	; 0
    2a46:	8a 81       	ldd	r24, Y+2	; 0x02
    2a48:	80 83       	st	Z, r24
    2a4a:	04 c0       	rjmp	.+8      	; 0x2a54 <DIO_voidSetPortValue+0x82>
			break;
		case DIO_PortD:
			DIO_PORTD = Local_PortValue;
    2a4c:	e2 e3       	ldi	r30, 0x32	; 50
    2a4e:	f0 e0       	ldi	r31, 0x00	; 0
    2a50:	8a 81       	ldd	r24, Y+2	; 0x02
    2a52:	80 83       	st	Z, r24
			break;
		}
	}
}
    2a54:	0f 90       	pop	r0
    2a56:	0f 90       	pop	r0
    2a58:	0f 90       	pop	r0
    2a5a:	0f 90       	pop	r0
    2a5c:	cf 91       	pop	r28
    2a5e:	df 91       	pop	r29
    2a60:	08 95       	ret

00002a62 <DIO_u8GetPortValue>:
u8 DIO_u8GetPortValue(u8 Local_PortName){
    2a62:	df 93       	push	r29
    2a64:	cf 93       	push	r28
    2a66:	00 d0       	rcall	.+0      	; 0x2a68 <DIO_u8GetPortValue+0x6>
    2a68:	00 d0       	rcall	.+0      	; 0x2a6a <DIO_u8GetPortValue+0x8>
    2a6a:	cd b7       	in	r28, 0x3d	; 61
    2a6c:	de b7       	in	r29, 0x3e	; 62
    2a6e:	89 83       	std	Y+1, r24	; 0x01
	if(Local_PortName <= DIO_PortD && Local_PortName >= DIO_PortA){
    2a70:	89 81       	ldd	r24, Y+1	; 0x01
    2a72:	85 30       	cpi	r24, 0x05	; 5
    2a74:	b8 f5       	brcc	.+110    	; 0x2ae4 <DIO_u8GetPortValue+0x82>
    2a76:	89 81       	ldd	r24, Y+1	; 0x01
    2a78:	88 23       	and	r24, r24
    2a7a:	a1 f1       	breq	.+104    	; 0x2ae4 <DIO_u8GetPortValue+0x82>
		switch(Local_PortName){
    2a7c:	89 81       	ldd	r24, Y+1	; 0x01
    2a7e:	28 2f       	mov	r18, r24
    2a80:	30 e0       	ldi	r19, 0x00	; 0
    2a82:	3c 83       	std	Y+4, r19	; 0x04
    2a84:	2b 83       	std	Y+3, r18	; 0x03
    2a86:	8b 81       	ldd	r24, Y+3	; 0x03
    2a88:	9c 81       	ldd	r25, Y+4	; 0x04
    2a8a:	82 30       	cpi	r24, 0x02	; 2
    2a8c:	91 05       	cpc	r25, r1
    2a8e:	d9 f0       	breq	.+54     	; 0x2ac6 <DIO_u8GetPortValue+0x64>
    2a90:	2b 81       	ldd	r18, Y+3	; 0x03
    2a92:	3c 81       	ldd	r19, Y+4	; 0x04
    2a94:	23 30       	cpi	r18, 0x03	; 3
    2a96:	31 05       	cpc	r19, r1
    2a98:	34 f4       	brge	.+12     	; 0x2aa6 <DIO_u8GetPortValue+0x44>
    2a9a:	8b 81       	ldd	r24, Y+3	; 0x03
    2a9c:	9c 81       	ldd	r25, Y+4	; 0x04
    2a9e:	81 30       	cpi	r24, 0x01	; 1
    2aa0:	91 05       	cpc	r25, r1
    2aa2:	61 f0       	breq	.+24     	; 0x2abc <DIO_u8GetPortValue+0x5a>
    2aa4:	1f c0       	rjmp	.+62     	; 0x2ae4 <DIO_u8GetPortValue+0x82>
    2aa6:	2b 81       	ldd	r18, Y+3	; 0x03
    2aa8:	3c 81       	ldd	r19, Y+4	; 0x04
    2aaa:	23 30       	cpi	r18, 0x03	; 3
    2aac:	31 05       	cpc	r19, r1
    2aae:	81 f0       	breq	.+32     	; 0x2ad0 <DIO_u8GetPortValue+0x6e>
    2ab0:	8b 81       	ldd	r24, Y+3	; 0x03
    2ab2:	9c 81       	ldd	r25, Y+4	; 0x04
    2ab4:	84 30       	cpi	r24, 0x04	; 4
    2ab6:	91 05       	cpc	r25, r1
    2ab8:	81 f0       	breq	.+32     	; 0x2ada <DIO_u8GetPortValue+0x78>
    2aba:	14 c0       	rjmp	.+40     	; 0x2ae4 <DIO_u8GetPortValue+0x82>
		case DIO_PortA:
			return DIO_PORTA;
    2abc:	eb e3       	ldi	r30, 0x3B	; 59
    2abe:	f0 e0       	ldi	r31, 0x00	; 0
    2ac0:	90 81       	ld	r25, Z
    2ac2:	9a 83       	std	Y+2, r25	; 0x02
    2ac4:	11 c0       	rjmp	.+34     	; 0x2ae8 <DIO_u8GetPortValue+0x86>
		case DIO_PortB:
			return DIO_PORTB;
    2ac6:	e8 e3       	ldi	r30, 0x38	; 56
    2ac8:	f0 e0       	ldi	r31, 0x00	; 0
    2aca:	20 81       	ld	r18, Z
    2acc:	2a 83       	std	Y+2, r18	; 0x02
    2ace:	0c c0       	rjmp	.+24     	; 0x2ae8 <DIO_u8GetPortValue+0x86>
		case DIO_PortC:
			return DIO_PORTC;
    2ad0:	e5 e3       	ldi	r30, 0x35	; 53
    2ad2:	f0 e0       	ldi	r31, 0x00	; 0
    2ad4:	30 81       	ld	r19, Z
    2ad6:	3a 83       	std	Y+2, r19	; 0x02
    2ad8:	07 c0       	rjmp	.+14     	; 0x2ae8 <DIO_u8GetPortValue+0x86>
		case DIO_PortD:
			return DIO_PORTD;
    2ada:	e2 e3       	ldi	r30, 0x32	; 50
    2adc:	f0 e0       	ldi	r31, 0x00	; 0
    2ade:	80 81       	ld	r24, Z
    2ae0:	8a 83       	std	Y+2, r24	; 0x02
    2ae2:	02 c0       	rjmp	.+4      	; 0x2ae8 <DIO_u8GetPortValue+0x86>
		}
	}
	return -1;
    2ae4:	9f ef       	ldi	r25, 0xFF	; 255
    2ae6:	9a 83       	std	Y+2, r25	; 0x02
    2ae8:	8a 81       	ldd	r24, Y+2	; 0x02
}
    2aea:	0f 90       	pop	r0
    2aec:	0f 90       	pop	r0
    2aee:	0f 90       	pop	r0
    2af0:	0f 90       	pop	r0
    2af2:	cf 91       	pop	r28
    2af4:	df 91       	pop	r29
    2af6:	08 95       	ret

00002af8 <DIO_voidTogglePort>:

void DIO_voidTogglePort(u8 Local_PortName){
    2af8:	df 93       	push	r29
    2afa:	cf 93       	push	r28
    2afc:	00 d0       	rcall	.+0      	; 0x2afe <DIO_voidTogglePort+0x6>
    2afe:	0f 92       	push	r0
    2b00:	cd b7       	in	r28, 0x3d	; 61
    2b02:	de b7       	in	r29, 0x3e	; 62
    2b04:	89 83       	std	Y+1, r24	; 0x01
	if(Local_PortName <= DIO_PortD && Local_PortName >= DIO_PortA){
    2b06:	89 81       	ldd	r24, Y+1	; 0x01
    2b08:	85 30       	cpi	r24, 0x05	; 5
    2b0a:	08 f0       	brcs	.+2      	; 0x2b0e <DIO_voidTogglePort+0x16>
    2b0c:	43 c0       	rjmp	.+134    	; 0x2b94 <DIO_voidTogglePort+0x9c>
    2b0e:	89 81       	ldd	r24, Y+1	; 0x01
    2b10:	88 23       	and	r24, r24
    2b12:	09 f4       	brne	.+2      	; 0x2b16 <DIO_voidTogglePort+0x1e>
    2b14:	3f c0       	rjmp	.+126    	; 0x2b94 <DIO_voidTogglePort+0x9c>
			switch(Local_PortName){
    2b16:	89 81       	ldd	r24, Y+1	; 0x01
    2b18:	28 2f       	mov	r18, r24
    2b1a:	30 e0       	ldi	r19, 0x00	; 0
    2b1c:	3b 83       	std	Y+3, r19	; 0x03
    2b1e:	2a 83       	std	Y+2, r18	; 0x02
    2b20:	8a 81       	ldd	r24, Y+2	; 0x02
    2b22:	9b 81       	ldd	r25, Y+3	; 0x03
    2b24:	82 30       	cpi	r24, 0x02	; 2
    2b26:	91 05       	cpc	r25, r1
    2b28:	f1 f0       	breq	.+60     	; 0x2b66 <DIO_voidTogglePort+0x6e>
    2b2a:	2a 81       	ldd	r18, Y+2	; 0x02
    2b2c:	3b 81       	ldd	r19, Y+3	; 0x03
    2b2e:	23 30       	cpi	r18, 0x03	; 3
    2b30:	31 05       	cpc	r19, r1
    2b32:	34 f4       	brge	.+12     	; 0x2b40 <DIO_voidTogglePort+0x48>
    2b34:	8a 81       	ldd	r24, Y+2	; 0x02
    2b36:	9b 81       	ldd	r25, Y+3	; 0x03
    2b38:	81 30       	cpi	r24, 0x01	; 1
    2b3a:	91 05       	cpc	r25, r1
    2b3c:	61 f0       	breq	.+24     	; 0x2b56 <DIO_voidTogglePort+0x5e>
    2b3e:	2a c0       	rjmp	.+84     	; 0x2b94 <DIO_voidTogglePort+0x9c>
    2b40:	2a 81       	ldd	r18, Y+2	; 0x02
    2b42:	3b 81       	ldd	r19, Y+3	; 0x03
    2b44:	23 30       	cpi	r18, 0x03	; 3
    2b46:	31 05       	cpc	r19, r1
    2b48:	b1 f0       	breq	.+44     	; 0x2b76 <DIO_voidTogglePort+0x7e>
    2b4a:	8a 81       	ldd	r24, Y+2	; 0x02
    2b4c:	9b 81       	ldd	r25, Y+3	; 0x03
    2b4e:	84 30       	cpi	r24, 0x04	; 4
    2b50:	91 05       	cpc	r25, r1
    2b52:	c9 f0       	breq	.+50     	; 0x2b86 <DIO_voidTogglePort+0x8e>
    2b54:	1f c0       	rjmp	.+62     	; 0x2b94 <DIO_voidTogglePort+0x9c>
			case DIO_PortA:
				DIO_PORTA ^= 0xFF;
    2b56:	ab e3       	ldi	r26, 0x3B	; 59
    2b58:	b0 e0       	ldi	r27, 0x00	; 0
    2b5a:	eb e3       	ldi	r30, 0x3B	; 59
    2b5c:	f0 e0       	ldi	r31, 0x00	; 0
    2b5e:	80 81       	ld	r24, Z
    2b60:	80 95       	com	r24
    2b62:	8c 93       	st	X, r24
    2b64:	17 c0       	rjmp	.+46     	; 0x2b94 <DIO_voidTogglePort+0x9c>
				break;
			case DIO_PortB:
				DIO_PORTB ^= 0xFF;
    2b66:	a8 e3       	ldi	r26, 0x38	; 56
    2b68:	b0 e0       	ldi	r27, 0x00	; 0
    2b6a:	e8 e3       	ldi	r30, 0x38	; 56
    2b6c:	f0 e0       	ldi	r31, 0x00	; 0
    2b6e:	80 81       	ld	r24, Z
    2b70:	80 95       	com	r24
    2b72:	8c 93       	st	X, r24
    2b74:	0f c0       	rjmp	.+30     	; 0x2b94 <DIO_voidTogglePort+0x9c>
				break;
			case DIO_PortC:
				DIO_PORTC ^= 0xFF;
    2b76:	a5 e3       	ldi	r26, 0x35	; 53
    2b78:	b0 e0       	ldi	r27, 0x00	; 0
    2b7a:	e5 e3       	ldi	r30, 0x35	; 53
    2b7c:	f0 e0       	ldi	r31, 0x00	; 0
    2b7e:	80 81       	ld	r24, Z
    2b80:	80 95       	com	r24
    2b82:	8c 93       	st	X, r24
    2b84:	07 c0       	rjmp	.+14     	; 0x2b94 <DIO_voidTogglePort+0x9c>
				break;
			case DIO_PortD:
				DIO_PORTD ^= 0xFF;
    2b86:	a2 e3       	ldi	r26, 0x32	; 50
    2b88:	b0 e0       	ldi	r27, 0x00	; 0
    2b8a:	e2 e3       	ldi	r30, 0x32	; 50
    2b8c:	f0 e0       	ldi	r31, 0x00	; 0
    2b8e:	80 81       	ld	r24, Z
    2b90:	80 95       	com	r24
    2b92:	8c 93       	st	X, r24
				break;
			}
		}
}
    2b94:	0f 90       	pop	r0
    2b96:	0f 90       	pop	r0
    2b98:	0f 90       	pop	r0
    2b9a:	cf 91       	pop	r28
    2b9c:	df 91       	pop	r29
    2b9e:	08 95       	ret

00002ba0 <ADC_voidInit>:

f32 Vref = 5;
void (*Global_ADC_CallBack)(void)= NULL;


void ADC_voidInit(){
    2ba0:	df 93       	push	r29
    2ba2:	cf 93       	push	r28
    2ba4:	cd b7       	in	r28, 0x3d	; 61
    2ba6:	de b7       	in	r29, 0x3e	; 62
#if VOLTAGE_REFERENCE == ADC_AVCC
	SET_BIT(ADMUX, ADMUX_REFS0);
    2ba8:	a7 e2       	ldi	r26, 0x27	; 39
    2baa:	b0 e0       	ldi	r27, 0x00	; 0
    2bac:	e7 e2       	ldi	r30, 0x27	; 39
    2bae:	f0 e0       	ldi	r31, 0x00	; 0
    2bb0:	80 81       	ld	r24, Z
    2bb2:	80 64       	ori	r24, 0x40	; 64
    2bb4:	8c 93       	st	X, r24
	CLR_BIT(ADMUX, ADMUX_REFS1);
    2bb6:	a7 e2       	ldi	r26, 0x27	; 39
    2bb8:	b0 e0       	ldi	r27, 0x00	; 0
    2bba:	e7 e2       	ldi	r30, 0x27	; 39
    2bbc:	f0 e0       	ldi	r31, 0x00	; 0
    2bbe:	80 81       	ld	r24, Z
    2bc0:	8f 77       	andi	r24, 0x7F	; 127
    2bc2:	8c 93       	st	X, r24
	Vref = 5;
    2bc4:	80 e0       	ldi	r24, 0x00	; 0
    2bc6:	90 e0       	ldi	r25, 0x00	; 0
    2bc8:	a0 ea       	ldi	r26, 0xA0	; 160
    2bca:	b0 e4       	ldi	r27, 0x40	; 64
    2bcc:	80 93 73 01 	sts	0x0173, r24
    2bd0:	90 93 74 01 	sts	0x0174, r25
    2bd4:	a0 93 75 01 	sts	0x0175, r26
    2bd8:	b0 93 76 01 	sts	0x0176, r27
#endif

#if ADJUSTMENT == LEFT_ADJUSTMENT
	SET_BIT(ADMUX, ADMUX_ADLAR);
#elif ADJUSTMENT == RIGHT_ADJUSTMENT
	CLR_BIT(ADMUX, ADMUX_ADLAR);
    2bdc:	a7 e2       	ldi	r26, 0x27	; 39
    2bde:	b0 e0       	ldi	r27, 0x00	; 0
    2be0:	e7 e2       	ldi	r30, 0x27	; 39
    2be2:	f0 e0       	ldi	r31, 0x00	; 0
    2be4:	80 81       	ld	r24, Z
    2be6:	8f 7d       	andi	r24, 0xDF	; 223
    2be8:	8c 93       	st	X, r24
#endif

#if ADC_PRESCALLER == DIVISION_BY_128
	SET_BIT(ADCSRA, ADCSRA_ADPS0);
    2bea:	a6 e2       	ldi	r26, 0x26	; 38
    2bec:	b0 e0       	ldi	r27, 0x00	; 0
    2bee:	e6 e2       	ldi	r30, 0x26	; 38
    2bf0:	f0 e0       	ldi	r31, 0x00	; 0
    2bf2:	80 81       	ld	r24, Z
    2bf4:	81 60       	ori	r24, 0x01	; 1
    2bf6:	8c 93       	st	X, r24
	SET_BIT(ADCSRA, ADCSRA_ADPS1);
    2bf8:	a6 e2       	ldi	r26, 0x26	; 38
    2bfa:	b0 e0       	ldi	r27, 0x00	; 0
    2bfc:	e6 e2       	ldi	r30, 0x26	; 38
    2bfe:	f0 e0       	ldi	r31, 0x00	; 0
    2c00:	80 81       	ld	r24, Z
    2c02:	82 60       	ori	r24, 0x02	; 2
    2c04:	8c 93       	st	X, r24
	SET_BIT(ADCSRA, ADCSRA_ADPS2);
    2c06:	a6 e2       	ldi	r26, 0x26	; 38
    2c08:	b0 e0       	ldi	r27, 0x00	; 0
    2c0a:	e6 e2       	ldi	r30, 0x26	; 38
    2c0c:	f0 e0       	ldi	r31, 0x00	; 0
    2c0e:	80 81       	ld	r24, Z
    2c10:	84 60       	ori	r24, 0x04	; 4
    2c12:	8c 93       	st	X, r24
#endif

#if ADC_AUTO_TRIGGER_SOURCE == FREE_RUNNING_MODE
	SET_BIT(ADCSRA, ADCSRA_ADATE);
#endif
}
    2c14:	cf 91       	pop	r28
    2c16:	df 91       	pop	r29
    2c18:	08 95       	ret

00002c1a <ADC_voidEnable>:

void ADC_voidEnable(){
    2c1a:	df 93       	push	r29
    2c1c:	cf 93       	push	r28
    2c1e:	cd b7       	in	r28, 0x3d	; 61
    2c20:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADCSRA,ADCSRA_ADEN);
    2c22:	a6 e2       	ldi	r26, 0x26	; 38
    2c24:	b0 e0       	ldi	r27, 0x00	; 0
    2c26:	e6 e2       	ldi	r30, 0x26	; 38
    2c28:	f0 e0       	ldi	r31, 0x00	; 0
    2c2a:	80 81       	ld	r24, Z
    2c2c:	80 68       	ori	r24, 0x80	; 128
    2c2e:	8c 93       	st	X, r24
}
    2c30:	cf 91       	pop	r28
    2c32:	df 91       	pop	r29
    2c34:	08 95       	ret

00002c36 <ADC_voidInterrputEnable>:

void ADC_voidInterrputEnable(){
    2c36:	df 93       	push	r29
    2c38:	cf 93       	push	r28
    2c3a:	cd b7       	in	r28, 0x3d	; 61
    2c3c:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADCSRA,ADCSRA_ADIE);
    2c3e:	a6 e2       	ldi	r26, 0x26	; 38
    2c40:	b0 e0       	ldi	r27, 0x00	; 0
    2c42:	e6 e2       	ldi	r30, 0x26	; 38
    2c44:	f0 e0       	ldi	r31, 0x00	; 0
    2c46:	80 81       	ld	r24, Z
    2c48:	88 60       	ori	r24, 0x08	; 8
    2c4a:	8c 93       	st	X, r24
}
    2c4c:	cf 91       	pop	r28
    2c4e:	df 91       	pop	r29
    2c50:	08 95       	ret

00002c52 <ADC_voidInterrputDisable>:

void ADC_voidInterrputDisable(){
    2c52:	df 93       	push	r29
    2c54:	cf 93       	push	r28
    2c56:	cd b7       	in	r28, 0x3d	; 61
    2c58:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(ADCSRA,ADCSRA_ADIE);
    2c5a:	a6 e2       	ldi	r26, 0x26	; 38
    2c5c:	b0 e0       	ldi	r27, 0x00	; 0
    2c5e:	e6 e2       	ldi	r30, 0x26	; 38
    2c60:	f0 e0       	ldi	r31, 0x00	; 0
    2c62:	80 81       	ld	r24, Z
    2c64:	87 7f       	andi	r24, 0xF7	; 247
    2c66:	8c 93       	st	X, r24
}
    2c68:	cf 91       	pop	r28
    2c6a:	df 91       	pop	r29
    2c6c:	08 95       	ret

00002c6e <ADC_voidDisable>:

void ADC_voidDisable(){
    2c6e:	df 93       	push	r29
    2c70:	cf 93       	push	r28
    2c72:	cd b7       	in	r28, 0x3d	; 61
    2c74:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(ADCSRA,ADCSRA_ADEN);
    2c76:	a6 e2       	ldi	r26, 0x26	; 38
    2c78:	b0 e0       	ldi	r27, 0x00	; 0
    2c7a:	e6 e2       	ldi	r30, 0x26	; 38
    2c7c:	f0 e0       	ldi	r31, 0x00	; 0
    2c7e:	80 81       	ld	r24, Z
    2c80:	8f 77       	andi	r24, 0x7F	; 127
    2c82:	8c 93       	st	X, r24
}
    2c84:	cf 91       	pop	r28
    2c86:	df 91       	pop	r29
    2c88:	08 95       	ret

00002c8a <ADC_u16ReadADC>:

u16 ADC_u16ReadADC(){
    2c8a:	df 93       	push	r29
    2c8c:	cf 93       	push	r28
    2c8e:	00 d0       	rcall	.+0      	; 0x2c90 <ADC_u16ReadADC+0x6>
    2c90:	cd b7       	in	r28, 0x3d	; 61
    2c92:	de b7       	in	r29, 0x3e	; 62
	u16 result = 0;
    2c94:	1a 82       	std	Y+2, r1	; 0x02
    2c96:	19 82       	std	Y+1, r1	; 0x01
	result = (ADC * Vref)/1024;
    2c98:	e4 e2       	ldi	r30, 0x24	; 36
    2c9a:	f0 e0       	ldi	r31, 0x00	; 0
    2c9c:	80 81       	ld	r24, Z
    2c9e:	91 81       	ldd	r25, Z+1	; 0x01
    2ca0:	cc 01       	movw	r24, r24
    2ca2:	a0 e0       	ldi	r26, 0x00	; 0
    2ca4:	b0 e0       	ldi	r27, 0x00	; 0
    2ca6:	bc 01       	movw	r22, r24
    2ca8:	cd 01       	movw	r24, r26
    2caa:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    2cae:	dc 01       	movw	r26, r24
    2cb0:	cb 01       	movw	r24, r22
    2cb2:	20 91 73 01 	lds	r18, 0x0173
    2cb6:	30 91 74 01 	lds	r19, 0x0174
    2cba:	40 91 75 01 	lds	r20, 0x0175
    2cbe:	50 91 76 01 	lds	r21, 0x0176
    2cc2:	bc 01       	movw	r22, r24
    2cc4:	cd 01       	movw	r24, r26
    2cc6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2cca:	dc 01       	movw	r26, r24
    2ccc:	cb 01       	movw	r24, r22
    2cce:	bc 01       	movw	r22, r24
    2cd0:	cd 01       	movw	r24, r26
    2cd2:	20 e0       	ldi	r18, 0x00	; 0
    2cd4:	30 e0       	ldi	r19, 0x00	; 0
    2cd6:	40 e8       	ldi	r20, 0x80	; 128
    2cd8:	54 e4       	ldi	r21, 0x44	; 68
    2cda:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2cde:	dc 01       	movw	r26, r24
    2ce0:	cb 01       	movw	r24, r22
    2ce2:	bc 01       	movw	r22, r24
    2ce4:	cd 01       	movw	r24, r26
    2ce6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2cea:	dc 01       	movw	r26, r24
    2cec:	cb 01       	movw	r24, r22
    2cee:	9a 83       	std	Y+2, r25	; 0x02
    2cf0:	89 83       	std	Y+1, r24	; 0x01
	return result;
    2cf2:	89 81       	ldd	r24, Y+1	; 0x01
    2cf4:	9a 81       	ldd	r25, Y+2	; 0x02
}
    2cf6:	0f 90       	pop	r0
    2cf8:	0f 90       	pop	r0
    2cfa:	cf 91       	pop	r28
    2cfc:	df 91       	pop	r29
    2cfe:	08 95       	ret

00002d00 <ADC_voidStartConversion>:

void ADC_voidStartConversion(u8 addresscpy){
    2d00:	df 93       	push	r29
    2d02:	cf 93       	push	r28
    2d04:	0f 92       	push	r0
    2d06:	cd b7       	in	r28, 0x3d	; 61
    2d08:	de b7       	in	r29, 0x3e	; 62
    2d0a:	89 83       	std	Y+1, r24	; 0x01
	/*Clear first 5 bits in ADMUX register*/
	ADMUX &= 0b11100000;
    2d0c:	a7 e2       	ldi	r26, 0x27	; 39
    2d0e:	b0 e0       	ldi	r27, 0x00	; 0
    2d10:	e7 e2       	ldi	r30, 0x27	; 39
    2d12:	f0 e0       	ldi	r31, 0x00	; 0
    2d14:	80 81       	ld	r24, Z
    2d16:	80 7e       	andi	r24, 0xE0	; 224
    2d18:	8c 93       	st	X, r24

	/*set required channel*/
	ADMUX |= addresscpy;
    2d1a:	a7 e2       	ldi	r26, 0x27	; 39
    2d1c:	b0 e0       	ldi	r27, 0x00	; 0
    2d1e:	e7 e2       	ldi	r30, 0x27	; 39
    2d20:	f0 e0       	ldi	r31, 0x00	; 0
    2d22:	90 81       	ld	r25, Z
    2d24:	89 81       	ldd	r24, Y+1	; 0x01
    2d26:	89 2b       	or	r24, r25
    2d28:	8c 93       	st	X, r24
	/*Start conversion*/
	SET_BIT(ADCSRA,ADCSRA_ADSC);
    2d2a:	a6 e2       	ldi	r26, 0x26	; 38
    2d2c:	b0 e0       	ldi	r27, 0x00	; 0
    2d2e:	e6 e2       	ldi	r30, 0x26	; 38
    2d30:	f0 e0       	ldi	r31, 0x00	; 0
    2d32:	80 81       	ld	r24, Z
    2d34:	80 64       	ori	r24, 0x40	; 64
    2d36:	8c 93       	st	X, r24
	/*Busy waiting (polling) until the conversion is complete*/
	while((GET_BIT(ADCSRA,ADCSRA_ADIF))==0);
    2d38:	e6 e2       	ldi	r30, 0x26	; 38
    2d3a:	f0 e0       	ldi	r31, 0x00	; 0
    2d3c:	80 81       	ld	r24, Z
    2d3e:	82 95       	swap	r24
    2d40:	8f 70       	andi	r24, 0x0F	; 15
    2d42:	88 2f       	mov	r24, r24
    2d44:	90 e0       	ldi	r25, 0x00	; 0
    2d46:	81 70       	andi	r24, 0x01	; 1
    2d48:	90 70       	andi	r25, 0x00	; 0
    2d4a:	00 97       	sbiw	r24, 0x00	; 0
    2d4c:	a9 f3       	breq	.-22     	; 0x2d38 <ADC_voidStartConversion+0x38>

	/*clear the interrupt flag*/
	SET_BIT(ADCSRA,ADCSRA_ADIF);
    2d4e:	a6 e2       	ldi	r26, 0x26	; 38
    2d50:	b0 e0       	ldi	r27, 0x00	; 0
    2d52:	e6 e2       	ldi	r30, 0x26	; 38
    2d54:	f0 e0       	ldi	r31, 0x00	; 0
    2d56:	80 81       	ld	r24, Z
    2d58:	80 61       	ori	r24, 0x10	; 16
    2d5a:	8c 93       	st	X, r24
}
    2d5c:	0f 90       	pop	r0
    2d5e:	cf 91       	pop	r28
    2d60:	df 91       	pop	r29
    2d62:	08 95       	ret

00002d64 <ADC_voidStartInterruptConversion>:

void ADC_voidStartInterruptConversion(u8 addresscpy){
    2d64:	df 93       	push	r29
    2d66:	cf 93       	push	r28
    2d68:	0f 92       	push	r0
    2d6a:	cd b7       	in	r28, 0x3d	; 61
    2d6c:	de b7       	in	r29, 0x3e	; 62
    2d6e:	89 83       	std	Y+1, r24	; 0x01
	/*Clear first 5 bits in ADMUX register*/
	ADMUX &= 0b11100000;
    2d70:	a7 e2       	ldi	r26, 0x27	; 39
    2d72:	b0 e0       	ldi	r27, 0x00	; 0
    2d74:	e7 e2       	ldi	r30, 0x27	; 39
    2d76:	f0 e0       	ldi	r31, 0x00	; 0
    2d78:	80 81       	ld	r24, Z
    2d7a:	80 7e       	andi	r24, 0xE0	; 224
    2d7c:	8c 93       	st	X, r24
	/*set required channel*/
	ADMUX |= addresscpy;
    2d7e:	a7 e2       	ldi	r26, 0x27	; 39
    2d80:	b0 e0       	ldi	r27, 0x00	; 0
    2d82:	e7 e2       	ldi	r30, 0x27	; 39
    2d84:	f0 e0       	ldi	r31, 0x00	; 0
    2d86:	90 81       	ld	r25, Z
    2d88:	89 81       	ldd	r24, Y+1	; 0x01
    2d8a:	89 2b       	or	r24, r25
    2d8c:	8c 93       	st	X, r24
	/*Start conversion*/
	SET_BIT(ADCSRA,ADCSRA_ADSC);
    2d8e:	a6 e2       	ldi	r26, 0x26	; 38
    2d90:	b0 e0       	ldi	r27, 0x00	; 0
    2d92:	e6 e2       	ldi	r30, 0x26	; 38
    2d94:	f0 e0       	ldi	r31, 0x00	; 0
    2d96:	80 81       	ld	r24, Z
    2d98:	80 64       	ori	r24, 0x40	; 64
    2d9a:	8c 93       	st	X, r24
}
    2d9c:	0f 90       	pop	r0
    2d9e:	cf 91       	pop	r28
    2da0:	df 91       	pop	r29
    2da2:	08 95       	ret

00002da4 <ADC_voidChaining>:

void ADC_voidChaining(u8 addresscpy){
    2da4:	df 93       	push	r29
    2da6:	cf 93       	push	r28
    2da8:	0f 92       	push	r0
    2daa:	cd b7       	in	r28, 0x3d	; 61
    2dac:	de b7       	in	r29, 0x3e	; 62
    2dae:	89 83       	std	Y+1, r24	; 0x01
	/*Clear first 5 bits in ADMUX register*/
	ADMUX &= 0b11100000;
    2db0:	a7 e2       	ldi	r26, 0x27	; 39
    2db2:	b0 e0       	ldi	r27, 0x00	; 0
    2db4:	e7 e2       	ldi	r30, 0x27	; 39
    2db6:	f0 e0       	ldi	r31, 0x00	; 0
    2db8:	80 81       	ld	r24, Z
    2dba:	80 7e       	andi	r24, 0xE0	; 224
    2dbc:	8c 93       	st	X, r24
	/*set required channel*/
	ADMUX |= addresscpy;
    2dbe:	a7 e2       	ldi	r26, 0x27	; 39
    2dc0:	b0 e0       	ldi	r27, 0x00	; 0
    2dc2:	e7 e2       	ldi	r30, 0x27	; 39
    2dc4:	f0 e0       	ldi	r31, 0x00	; 0
    2dc6:	90 81       	ld	r25, Z
    2dc8:	89 81       	ldd	r24, Y+1	; 0x01
    2dca:	89 2b       	or	r24, r25
    2dcc:	8c 93       	st	X, r24
}
    2dce:	0f 90       	pop	r0
    2dd0:	cf 91       	pop	r28
    2dd2:	df 91       	pop	r29
    2dd4:	08 95       	ret

00002dd6 <ADC_u16ReadADCInMV>:

u16 ADC_u16ReadADCInMV(){
    2dd6:	df 93       	push	r29
    2dd8:	cf 93       	push	r28
    2dda:	00 d0       	rcall	.+0      	; 0x2ddc <ADC_u16ReadADCInMV+0x6>
    2ddc:	cd b7       	in	r28, 0x3d	; 61
    2dde:	de b7       	in	r29, 0x3e	; 62
	u16 result = 0;
    2de0:	1a 82       	std	Y+2, r1	; 0x02
    2de2:	19 82       	std	Y+1, r1	; 0x01
	result = (ADC * 1000UL * Vref)/1024;
    2de4:	e4 e2       	ldi	r30, 0x24	; 36
    2de6:	f0 e0       	ldi	r31, 0x00	; 0
    2de8:	80 81       	ld	r24, Z
    2dea:	91 81       	ldd	r25, Z+1	; 0x01
    2dec:	cc 01       	movw	r24, r24
    2dee:	a0 e0       	ldi	r26, 0x00	; 0
    2df0:	b0 e0       	ldi	r27, 0x00	; 0
    2df2:	28 ee       	ldi	r18, 0xE8	; 232
    2df4:	33 e0       	ldi	r19, 0x03	; 3
    2df6:	40 e0       	ldi	r20, 0x00	; 0
    2df8:	50 e0       	ldi	r21, 0x00	; 0
    2dfa:	bc 01       	movw	r22, r24
    2dfc:	cd 01       	movw	r24, r26
    2dfe:	0e 94 4f 30 	call	0x609e	; 0x609e <__mulsi3>
    2e02:	dc 01       	movw	r26, r24
    2e04:	cb 01       	movw	r24, r22
    2e06:	bc 01       	movw	r22, r24
    2e08:	cd 01       	movw	r24, r26
    2e0a:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    2e0e:	dc 01       	movw	r26, r24
    2e10:	cb 01       	movw	r24, r22
    2e12:	20 91 73 01 	lds	r18, 0x0173
    2e16:	30 91 74 01 	lds	r19, 0x0174
    2e1a:	40 91 75 01 	lds	r20, 0x0175
    2e1e:	50 91 76 01 	lds	r21, 0x0176
    2e22:	bc 01       	movw	r22, r24
    2e24:	cd 01       	movw	r24, r26
    2e26:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e2a:	dc 01       	movw	r26, r24
    2e2c:	cb 01       	movw	r24, r22
    2e2e:	bc 01       	movw	r22, r24
    2e30:	cd 01       	movw	r24, r26
    2e32:	20 e0       	ldi	r18, 0x00	; 0
    2e34:	30 e0       	ldi	r19, 0x00	; 0
    2e36:	40 e8       	ldi	r20, 0x80	; 128
    2e38:	54 e4       	ldi	r21, 0x44	; 68
    2e3a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2e3e:	dc 01       	movw	r26, r24
    2e40:	cb 01       	movw	r24, r22
    2e42:	bc 01       	movw	r22, r24
    2e44:	cd 01       	movw	r24, r26
    2e46:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e4a:	dc 01       	movw	r26, r24
    2e4c:	cb 01       	movw	r24, r22
    2e4e:	9a 83       	std	Y+2, r25	; 0x02
    2e50:	89 83       	std	Y+1, r24	; 0x01
	return result;
    2e52:	89 81       	ldd	r24, Y+1	; 0x01
    2e54:	9a 81       	ldd	r25, Y+2	; 0x02
}
    2e56:	0f 90       	pop	r0
    2e58:	0f 90       	pop	r0
    2e5a:	cf 91       	pop	r28
    2e5c:	df 91       	pop	r29
    2e5e:	08 95       	ret

00002e60 <ADC_voidSetCallback>:


void ADC_voidSetCallback( void (*ptr) (void) ){
    2e60:	df 93       	push	r29
    2e62:	cf 93       	push	r28
    2e64:	00 d0       	rcall	.+0      	; 0x2e66 <ADC_voidSetCallback+0x6>
    2e66:	cd b7       	in	r28, 0x3d	; 61
    2e68:	de b7       	in	r29, 0x3e	; 62
    2e6a:	9a 83       	std	Y+2, r25	; 0x02
    2e6c:	89 83       	std	Y+1, r24	; 0x01
	Global_ADC_CallBack = ptr;
    2e6e:	89 81       	ldd	r24, Y+1	; 0x01
    2e70:	9a 81       	ldd	r25, Y+2	; 0x02
    2e72:	90 93 dd 01 	sts	0x01DD, r25
    2e76:	80 93 dc 01 	sts	0x01DC, r24
}
    2e7a:	0f 90       	pop	r0
    2e7c:	0f 90       	pop	r0
    2e7e:	cf 91       	pop	r28
    2e80:	df 91       	pop	r29
    2e82:	08 95       	ret

00002e84 <__vector_16>:

void __vector_16 (void){
    2e84:	1f 92       	push	r1
    2e86:	0f 92       	push	r0
    2e88:	0f b6       	in	r0, 0x3f	; 63
    2e8a:	0f 92       	push	r0
    2e8c:	11 24       	eor	r1, r1
    2e8e:	2f 93       	push	r18
    2e90:	3f 93       	push	r19
    2e92:	4f 93       	push	r20
    2e94:	5f 93       	push	r21
    2e96:	6f 93       	push	r22
    2e98:	7f 93       	push	r23
    2e9a:	8f 93       	push	r24
    2e9c:	9f 93       	push	r25
    2e9e:	af 93       	push	r26
    2ea0:	bf 93       	push	r27
    2ea2:	ef 93       	push	r30
    2ea4:	ff 93       	push	r31
    2ea6:	df 93       	push	r29
    2ea8:	cf 93       	push	r28
    2eaa:	cd b7       	in	r28, 0x3d	; 61
    2eac:	de b7       	in	r29, 0x3e	; 62

	if(Global_ADC_CallBack != NULL){
    2eae:	80 91 dc 01 	lds	r24, 0x01DC
    2eb2:	90 91 dd 01 	lds	r25, 0x01DD
    2eb6:	00 97       	sbiw	r24, 0x00	; 0
    2eb8:	29 f0       	breq	.+10     	; 0x2ec4 <__vector_16+0x40>
		Global_ADC_CallBack();
    2eba:	e0 91 dc 01 	lds	r30, 0x01DC
    2ebe:	f0 91 dd 01 	lds	r31, 0x01DD
    2ec2:	09 95       	icall
	}
}
    2ec4:	cf 91       	pop	r28
    2ec6:	df 91       	pop	r29
    2ec8:	ff 91       	pop	r31
    2eca:	ef 91       	pop	r30
    2ecc:	bf 91       	pop	r27
    2ece:	af 91       	pop	r26
    2ed0:	9f 91       	pop	r25
    2ed2:	8f 91       	pop	r24
    2ed4:	7f 91       	pop	r23
    2ed6:	6f 91       	pop	r22
    2ed8:	5f 91       	pop	r21
    2eda:	4f 91       	pop	r20
    2edc:	3f 91       	pop	r19
    2ede:	2f 91       	pop	r18
    2ee0:	0f 90       	pop	r0
    2ee2:	0f be       	out	0x3f, r0	; 63
    2ee4:	0f 90       	pop	r0
    2ee6:	1f 90       	pop	r1
    2ee8:	18 95       	reti

00002eea <SevSeg_voidSingleInit>:
		0b00111, // 7
		0b10000, // 8
		0b10001  // 9
};

void SevSeg_voidSingleInit(){
    2eea:	df 93       	push	r29
    2eec:	cf 93       	push	r28
    2eee:	cd b7       	in	r28, 0x3d	; 61
    2ef0:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPortDir(Sev_PORT,0x7F);
    2ef2:	82 e0       	ldi	r24, 0x02	; 2
    2ef4:	6f e7       	ldi	r22, 0x7F	; 127
    2ef6:	0e 94 a1 14 	call	0x2942	; 0x2942 <DIO_voidSetPortDir>
}
    2efa:	cf 91       	pop	r28
    2efc:	df 91       	pop	r29
    2efe:	08 95       	ret

00002f00 <SevSeg_voidDoubleInit>:

void SevSeg_voidDoubleInit(){
    2f00:	df 93       	push	r29
    2f02:	cf 93       	push	r28
    2f04:	cd b7       	in	r28, 0x3d	; 61
    2f06:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPortDir(Sev_PORT,0x7F);
    2f08:	82 e0       	ldi	r24, 0x02	; 2
    2f0a:	6f e7       	ldi	r22, 0x7F	; 127
    2f0c:	0e 94 a1 14 	call	0x2942	; 0x2942 <DIO_voidSetPortDir>
	DIO_voidSetPortDir(Sev_PORT2,0x7F);
    2f10:	84 e0       	ldi	r24, 0x04	; 4
    2f12:	6f e7       	ldi	r22, 0x7F	; 127
    2f14:	0e 94 a1 14 	call	0x2942	; 0x2942 <DIO_voidSetPortDir>
}
    2f18:	cf 91       	pop	r28
    2f1a:	df 91       	pop	r29
    2f1c:	08 95       	ret

00002f1e <SevSeg_voidDisplayNumber>:

void SevSeg_voidDisplayNumber(u8 number){
    2f1e:	df 93       	push	r29
    2f20:	cf 93       	push	r28
    2f22:	cd b7       	in	r28, 0x3d	; 61
    2f24:	de b7       	in	r29, 0x3e	; 62
    2f26:	60 97       	sbiw	r28, 0x10	; 16
    2f28:	0f b6       	in	r0, 0x3f	; 63
    2f2a:	f8 94       	cli
    2f2c:	de bf       	out	0x3e, r29	; 62
    2f2e:	0f be       	out	0x3f, r0	; 63
    2f30:	cd bf       	out	0x3d, r28	; 61
    2f32:	8b 87       	std	Y+11, r24	; 0x0b
	s8 Sev_numbers[] = Sev_Array;
    2f34:	ce 01       	movw	r24, r28
    2f36:	01 96       	adiw	r24, 0x01	; 1
    2f38:	9d 87       	std	Y+13, r25	; 0x0d
    2f3a:	8c 87       	std	Y+12, r24	; 0x0c
    2f3c:	e2 e8       	ldi	r30, 0x82	; 130
    2f3e:	f1 e0       	ldi	r31, 0x01	; 1
    2f40:	ff 87       	std	Y+15, r31	; 0x0f
    2f42:	ee 87       	std	Y+14, r30	; 0x0e
    2f44:	fa e0       	ldi	r31, 0x0A	; 10
    2f46:	f8 8b       	std	Y+16, r31	; 0x10
    2f48:	ee 85       	ldd	r30, Y+14	; 0x0e
    2f4a:	ff 85       	ldd	r31, Y+15	; 0x0f
    2f4c:	00 80       	ld	r0, Z
    2f4e:	8e 85       	ldd	r24, Y+14	; 0x0e
    2f50:	9f 85       	ldd	r25, Y+15	; 0x0f
    2f52:	01 96       	adiw	r24, 0x01	; 1
    2f54:	9f 87       	std	Y+15, r25	; 0x0f
    2f56:	8e 87       	std	Y+14, r24	; 0x0e
    2f58:	ec 85       	ldd	r30, Y+12	; 0x0c
    2f5a:	fd 85       	ldd	r31, Y+13	; 0x0d
    2f5c:	00 82       	st	Z, r0
    2f5e:	8c 85       	ldd	r24, Y+12	; 0x0c
    2f60:	9d 85       	ldd	r25, Y+13	; 0x0d
    2f62:	01 96       	adiw	r24, 0x01	; 1
    2f64:	9d 87       	std	Y+13, r25	; 0x0d
    2f66:	8c 87       	std	Y+12, r24	; 0x0c
    2f68:	98 89       	ldd	r25, Y+16	; 0x10
    2f6a:	91 50       	subi	r25, 0x01	; 1
    2f6c:	98 8b       	std	Y+16, r25	; 0x10
    2f6e:	e8 89       	ldd	r30, Y+16	; 0x10
    2f70:	ee 23       	and	r30, r30
    2f72:	51 f7       	brne	.-44     	; 0x2f48 <SevSeg_voidDisplayNumber+0x2a>
	if(number < 10 && number >= 0){
    2f74:	8b 85       	ldd	r24, Y+11	; 0x0b
    2f76:	8a 30       	cpi	r24, 0x0A	; 10
    2f78:	70 f4       	brcc	.+28     	; 0x2f96 <SevSeg_voidDisplayNumber+0x78>
		DIO_voidSetPortValue(Sev_PORT,Sev_numbers[number]);
    2f7a:	8b 85       	ldd	r24, Y+11	; 0x0b
    2f7c:	28 2f       	mov	r18, r24
    2f7e:	30 e0       	ldi	r19, 0x00	; 0
    2f80:	ce 01       	movw	r24, r28
    2f82:	01 96       	adiw	r24, 0x01	; 1
    2f84:	fc 01       	movw	r30, r24
    2f86:	e2 0f       	add	r30, r18
    2f88:	f3 1f       	adc	r31, r19
    2f8a:	80 81       	ld	r24, Z
    2f8c:	98 2f       	mov	r25, r24
    2f8e:	82 e0       	ldi	r24, 0x02	; 2
    2f90:	69 2f       	mov	r22, r25
    2f92:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <DIO_voidSetPortValue>
	}
}
    2f96:	60 96       	adiw	r28, 0x10	; 16
    2f98:	0f b6       	in	r0, 0x3f	; 63
    2f9a:	f8 94       	cli
    2f9c:	de bf       	out	0x3e, r29	; 62
    2f9e:	0f be       	out	0x3f, r0	; 63
    2fa0:	cd bf       	out	0x3d, r28	; 61
    2fa2:	cf 91       	pop	r28
    2fa4:	df 91       	pop	r29
    2fa6:	08 95       	ret

00002fa8 <SevSeg_voidSingleAutoCounter>:

void SevSeg_voidSingleAutoCounter(){
    2fa8:	df 93       	push	r29
    2faa:	cf 93       	push	r28
    2fac:	cd b7       	in	r28, 0x3d	; 61
    2fae:	de b7       	in	r29, 0x3e	; 62
    2fb0:	a1 97       	sbiw	r28, 0x21	; 33
    2fb2:	0f b6       	in	r0, 0x3f	; 63
    2fb4:	f8 94       	cli
    2fb6:	de bf       	out	0x3e, r29	; 62
    2fb8:	0f be       	out	0x3f, r0	; 63
    2fba:	cd bf       	out	0x3d, r28	; 61

	s8 Sev_numbers[] = Sev_Array;
    2fbc:	ce 01       	movw	r24, r28
    2fbe:	43 96       	adiw	r24, 0x13	; 19
    2fc0:	9e 8f       	std	Y+30, r25	; 0x1e
    2fc2:	8d 8f       	std	Y+29, r24	; 0x1d
    2fc4:	ec e8       	ldi	r30, 0x8C	; 140
    2fc6:	f1 e0       	ldi	r31, 0x01	; 1
    2fc8:	f8 a3       	std	Y+32, r31	; 0x20
    2fca:	ef 8f       	std	Y+31, r30	; 0x1f
    2fcc:	fa e0       	ldi	r31, 0x0A	; 10
    2fce:	f9 a3       	std	Y+33, r31	; 0x21
    2fd0:	ef 8d       	ldd	r30, Y+31	; 0x1f
    2fd2:	f8 a1       	ldd	r31, Y+32	; 0x20
    2fd4:	00 80       	ld	r0, Z
    2fd6:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2fd8:	98 a1       	ldd	r25, Y+32	; 0x20
    2fda:	01 96       	adiw	r24, 0x01	; 1
    2fdc:	98 a3       	std	Y+32, r25	; 0x20
    2fde:	8f 8f       	std	Y+31, r24	; 0x1f
    2fe0:	ed 8d       	ldd	r30, Y+29	; 0x1d
    2fe2:	fe 8d       	ldd	r31, Y+30	; 0x1e
    2fe4:	00 82       	st	Z, r0
    2fe6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2fe8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2fea:	01 96       	adiw	r24, 0x01	; 1
    2fec:	9e 8f       	std	Y+30, r25	; 0x1e
    2fee:	8d 8f       	std	Y+29, r24	; 0x1d
    2ff0:	99 a1       	ldd	r25, Y+33	; 0x21
    2ff2:	91 50       	subi	r25, 0x01	; 1
    2ff4:	99 a3       	std	Y+33, r25	; 0x21
    2ff6:	e9 a1       	ldd	r30, Y+33	; 0x21
    2ff8:	ee 23       	and	r30, r30
    2ffa:	51 f7       	brne	.-44     	; 0x2fd0 <SevSeg_voidSingleAutoCounter+0x28>
	s32 Local_Counter1 = 0;
    2ffc:	1f 86       	std	Y+15, r1	; 0x0f
    2ffe:	18 8a       	std	Y+16, r1	; 0x10
    3000:	19 8a       	std	Y+17, r1	; 0x11
    3002:	1a 8a       	std	Y+18, r1	; 0x12

	for(Local_Counter1 =0;Local_Counter1 <10; Local_Counter1++){
    3004:	1f 86       	std	Y+15, r1	; 0x0f
    3006:	18 8a       	std	Y+16, r1	; 0x10
    3008:	19 8a       	std	Y+17, r1	; 0x11
    300a:	1a 8a       	std	Y+18, r1	; 0x12
    300c:	8d c0       	rjmp	.+282    	; 0x3128 <SevSeg_voidSingleAutoCounter+0x180>

		DIO_voidSetPortValue(Sev_PORT,Sev_numbers[Local_Counter1]);
    300e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3010:	98 89       	ldd	r25, Y+16	; 0x10
    3012:	a9 89       	ldd	r26, Y+17	; 0x11
    3014:	ba 89       	ldd	r27, Y+18	; 0x12
    3016:	9e 01       	movw	r18, r28
    3018:	2d 5e       	subi	r18, 0xED	; 237
    301a:	3f 4f       	sbci	r19, 0xFF	; 255
    301c:	f9 01       	movw	r30, r18
    301e:	e8 0f       	add	r30, r24
    3020:	f9 1f       	adc	r31, r25
    3022:	80 81       	ld	r24, Z
    3024:	98 2f       	mov	r25, r24
    3026:	82 e0       	ldi	r24, 0x02	; 2
    3028:	69 2f       	mov	r22, r25
    302a:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <DIO_voidSetPortValue>
    302e:	80 e0       	ldi	r24, 0x00	; 0
    3030:	90 e0       	ldi	r25, 0x00	; 0
    3032:	a0 e2       	ldi	r26, 0x20	; 32
    3034:	b1 e4       	ldi	r27, 0x41	; 65
    3036:	8b 87       	std	Y+11, r24	; 0x0b
    3038:	9c 87       	std	Y+12, r25	; 0x0c
    303a:	ad 87       	std	Y+13, r26	; 0x0d
    303c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    303e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3040:	7c 85       	ldd	r23, Y+12	; 0x0c
    3042:	8d 85       	ldd	r24, Y+13	; 0x0d
    3044:	9e 85       	ldd	r25, Y+14	; 0x0e
    3046:	20 e0       	ldi	r18, 0x00	; 0
    3048:	30 e0       	ldi	r19, 0x00	; 0
    304a:	4a e7       	ldi	r20, 0x7A	; 122
    304c:	55 e4       	ldi	r21, 0x45	; 69
    304e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3052:	dc 01       	movw	r26, r24
    3054:	cb 01       	movw	r24, r22
    3056:	8f 83       	std	Y+7, r24	; 0x07
    3058:	98 87       	std	Y+8, r25	; 0x08
    305a:	a9 87       	std	Y+9, r26	; 0x09
    305c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    305e:	6f 81       	ldd	r22, Y+7	; 0x07
    3060:	78 85       	ldd	r23, Y+8	; 0x08
    3062:	89 85       	ldd	r24, Y+9	; 0x09
    3064:	9a 85       	ldd	r25, Y+10	; 0x0a
    3066:	20 e0       	ldi	r18, 0x00	; 0
    3068:	30 e0       	ldi	r19, 0x00	; 0
    306a:	40 e8       	ldi	r20, 0x80	; 128
    306c:	5f e3       	ldi	r21, 0x3F	; 63
    306e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3072:	88 23       	and	r24, r24
    3074:	2c f4       	brge	.+10     	; 0x3080 <SevSeg_voidSingleAutoCounter+0xd8>
		__ticks = 1;
    3076:	81 e0       	ldi	r24, 0x01	; 1
    3078:	90 e0       	ldi	r25, 0x00	; 0
    307a:	9e 83       	std	Y+6, r25	; 0x06
    307c:	8d 83       	std	Y+5, r24	; 0x05
    307e:	3f c0       	rjmp	.+126    	; 0x30fe <SevSeg_voidSingleAutoCounter+0x156>
	else if (__tmp > 65535)
    3080:	6f 81       	ldd	r22, Y+7	; 0x07
    3082:	78 85       	ldd	r23, Y+8	; 0x08
    3084:	89 85       	ldd	r24, Y+9	; 0x09
    3086:	9a 85       	ldd	r25, Y+10	; 0x0a
    3088:	20 e0       	ldi	r18, 0x00	; 0
    308a:	3f ef       	ldi	r19, 0xFF	; 255
    308c:	4f e7       	ldi	r20, 0x7F	; 127
    308e:	57 e4       	ldi	r21, 0x47	; 71
    3090:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3094:	18 16       	cp	r1, r24
    3096:	4c f5       	brge	.+82     	; 0x30ea <SevSeg_voidSingleAutoCounter+0x142>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3098:	6b 85       	ldd	r22, Y+11	; 0x0b
    309a:	7c 85       	ldd	r23, Y+12	; 0x0c
    309c:	8d 85       	ldd	r24, Y+13	; 0x0d
    309e:	9e 85       	ldd	r25, Y+14	; 0x0e
    30a0:	20 e0       	ldi	r18, 0x00	; 0
    30a2:	30 e0       	ldi	r19, 0x00	; 0
    30a4:	40 e2       	ldi	r20, 0x20	; 32
    30a6:	51 e4       	ldi	r21, 0x41	; 65
    30a8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    30ac:	dc 01       	movw	r26, r24
    30ae:	cb 01       	movw	r24, r22
    30b0:	bc 01       	movw	r22, r24
    30b2:	cd 01       	movw	r24, r26
    30b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30b8:	dc 01       	movw	r26, r24
    30ba:	cb 01       	movw	r24, r22
    30bc:	9e 83       	std	Y+6, r25	; 0x06
    30be:	8d 83       	std	Y+5, r24	; 0x05
    30c0:	0f c0       	rjmp	.+30     	; 0x30e0 <SevSeg_voidSingleAutoCounter+0x138>
    30c2:	80 e9       	ldi	r24, 0x90	; 144
    30c4:	91 e0       	ldi	r25, 0x01	; 1
    30c6:	9c 83       	std	Y+4, r25	; 0x04
    30c8:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    30ca:	8b 81       	ldd	r24, Y+3	; 0x03
    30cc:	9c 81       	ldd	r25, Y+4	; 0x04
    30ce:	01 97       	sbiw	r24, 0x01	; 1
    30d0:	f1 f7       	brne	.-4      	; 0x30ce <SevSeg_voidSingleAutoCounter+0x126>
    30d2:	9c 83       	std	Y+4, r25	; 0x04
    30d4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    30d6:	8d 81       	ldd	r24, Y+5	; 0x05
    30d8:	9e 81       	ldd	r25, Y+6	; 0x06
    30da:	01 97       	sbiw	r24, 0x01	; 1
    30dc:	9e 83       	std	Y+6, r25	; 0x06
    30de:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    30e0:	8d 81       	ldd	r24, Y+5	; 0x05
    30e2:	9e 81       	ldd	r25, Y+6	; 0x06
    30e4:	00 97       	sbiw	r24, 0x00	; 0
    30e6:	69 f7       	brne	.-38     	; 0x30c2 <SevSeg_voidSingleAutoCounter+0x11a>
    30e8:	14 c0       	rjmp	.+40     	; 0x3112 <SevSeg_voidSingleAutoCounter+0x16a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    30ea:	6f 81       	ldd	r22, Y+7	; 0x07
    30ec:	78 85       	ldd	r23, Y+8	; 0x08
    30ee:	89 85       	ldd	r24, Y+9	; 0x09
    30f0:	9a 85       	ldd	r25, Y+10	; 0x0a
    30f2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30f6:	dc 01       	movw	r26, r24
    30f8:	cb 01       	movw	r24, r22
    30fa:	9e 83       	std	Y+6, r25	; 0x06
    30fc:	8d 83       	std	Y+5, r24	; 0x05
    30fe:	8d 81       	ldd	r24, Y+5	; 0x05
    3100:	9e 81       	ldd	r25, Y+6	; 0x06
    3102:	9a 83       	std	Y+2, r25	; 0x02
    3104:	89 83       	std	Y+1, r24	; 0x01
    3106:	89 81       	ldd	r24, Y+1	; 0x01
    3108:	9a 81       	ldd	r25, Y+2	; 0x02
    310a:	01 97       	sbiw	r24, 0x01	; 1
    310c:	f1 f7       	brne	.-4      	; 0x310a <SevSeg_voidSingleAutoCounter+0x162>
    310e:	9a 83       	std	Y+2, r25	; 0x02
    3110:	89 83       	std	Y+1, r24	; 0x01
void SevSeg_voidSingleAutoCounter(){

	s8 Sev_numbers[] = Sev_Array;
	s32 Local_Counter1 = 0;

	for(Local_Counter1 =0;Local_Counter1 <10; Local_Counter1++){
    3112:	8f 85       	ldd	r24, Y+15	; 0x0f
    3114:	98 89       	ldd	r25, Y+16	; 0x10
    3116:	a9 89       	ldd	r26, Y+17	; 0x11
    3118:	ba 89       	ldd	r27, Y+18	; 0x12
    311a:	01 96       	adiw	r24, 0x01	; 1
    311c:	a1 1d       	adc	r26, r1
    311e:	b1 1d       	adc	r27, r1
    3120:	8f 87       	std	Y+15, r24	; 0x0f
    3122:	98 8b       	std	Y+16, r25	; 0x10
    3124:	a9 8b       	std	Y+17, r26	; 0x11
    3126:	ba 8b       	std	Y+18, r27	; 0x12
    3128:	8f 85       	ldd	r24, Y+15	; 0x0f
    312a:	98 89       	ldd	r25, Y+16	; 0x10
    312c:	a9 89       	ldd	r26, Y+17	; 0x11
    312e:	ba 89       	ldd	r27, Y+18	; 0x12
    3130:	8a 30       	cpi	r24, 0x0A	; 10
    3132:	91 05       	cpc	r25, r1
    3134:	a1 05       	cpc	r26, r1
    3136:	b1 05       	cpc	r27, r1
    3138:	0c f4       	brge	.+2      	; 0x313c <SevSeg_voidSingleAutoCounter+0x194>
    313a:	69 cf       	rjmp	.-302    	; 0x300e <SevSeg_voidSingleAutoCounter+0x66>

		DIO_voidSetPortValue(Sev_PORT,Sev_numbers[Local_Counter1]);
		_delay_ms(Sev_DELAY);
	}

}
    313c:	a1 96       	adiw	r28, 0x21	; 33
    313e:	0f b6       	in	r0, 0x3f	; 63
    3140:	f8 94       	cli
    3142:	de bf       	out	0x3e, r29	; 62
    3144:	0f be       	out	0x3f, r0	; 63
    3146:	cd bf       	out	0x3d, r28	; 61
    3148:	cf 91       	pop	r28
    314a:	df 91       	pop	r29
    314c:	08 95       	ret

0000314e <SevSeg_voidDoubleAutoCounter>:

void SevSeg_voidDoubleAutoCounter(){
    314e:	df 93       	push	r29
    3150:	cf 93       	push	r28
    3152:	cd b7       	in	r28, 0x3d	; 61
    3154:	de b7       	in	r29, 0x3e	; 62
    3156:	a5 97       	sbiw	r28, 0x25	; 37
    3158:	0f b6       	in	r0, 0x3f	; 63
    315a:	f8 94       	cli
    315c:	de bf       	out	0x3e, r29	; 62
    315e:	0f be       	out	0x3f, r0	; 63
    3160:	cd bf       	out	0x3d, r28	; 61
	s8 Sev_numbers[] = Sev_Array;
    3162:	ce 01       	movw	r24, r28
    3164:	47 96       	adiw	r24, 0x17	; 23
    3166:	9a a3       	std	Y+34, r25	; 0x22
    3168:	89 a3       	std	Y+33, r24	; 0x21
    316a:	e6 e9       	ldi	r30, 0x96	; 150
    316c:	f1 e0       	ldi	r31, 0x01	; 1
    316e:	fc a3       	std	Y+36, r31	; 0x24
    3170:	eb a3       	std	Y+35, r30	; 0x23
    3172:	fa e0       	ldi	r31, 0x0A	; 10
    3174:	fd a3       	std	Y+37, r31	; 0x25
    3176:	eb a1       	ldd	r30, Y+35	; 0x23
    3178:	fc a1       	ldd	r31, Y+36	; 0x24
    317a:	00 80       	ld	r0, Z
    317c:	8b a1       	ldd	r24, Y+35	; 0x23
    317e:	9c a1       	ldd	r25, Y+36	; 0x24
    3180:	01 96       	adiw	r24, 0x01	; 1
    3182:	9c a3       	std	Y+36, r25	; 0x24
    3184:	8b a3       	std	Y+35, r24	; 0x23
    3186:	e9 a1       	ldd	r30, Y+33	; 0x21
    3188:	fa a1       	ldd	r31, Y+34	; 0x22
    318a:	00 82       	st	Z, r0
    318c:	89 a1       	ldd	r24, Y+33	; 0x21
    318e:	9a a1       	ldd	r25, Y+34	; 0x22
    3190:	01 96       	adiw	r24, 0x01	; 1
    3192:	9a a3       	std	Y+34, r25	; 0x22
    3194:	89 a3       	std	Y+33, r24	; 0x21
    3196:	9d a1       	ldd	r25, Y+37	; 0x25
    3198:	91 50       	subi	r25, 0x01	; 1
    319a:	9d a3       	std	Y+37, r25	; 0x25
    319c:	ed a1       	ldd	r30, Y+37	; 0x25
    319e:	ee 23       	and	r30, r30
    31a0:	51 f7       	brne	.-44     	; 0x3176 <SevSeg_voidDoubleAutoCounter+0x28>
	s32 Local_Counter1 = 0;
    31a2:	1b 8a       	std	Y+19, r1	; 0x13
    31a4:	1c 8a       	std	Y+20, r1	; 0x14
    31a6:	1d 8a       	std	Y+21, r1	; 0x15
    31a8:	1e 8a       	std	Y+22, r1	; 0x16
	s32 Local_Counter2 = 0;
    31aa:	1f 86       	std	Y+15, r1	; 0x0f
    31ac:	18 8a       	std	Y+16, r1	; 0x10
    31ae:	19 8a       	std	Y+17, r1	; 0x11
    31b0:	1a 8a       	std	Y+18, r1	; 0x12

	for(Local_Counter1 =0; Local_Counter1 < 10; Local_Counter1++){
    31b2:	1b 8a       	std	Y+19, r1	; 0x13
    31b4:	1c 8a       	std	Y+20, r1	; 0x14
    31b6:	1d 8a       	std	Y+21, r1	; 0x15
    31b8:	1e 8a       	std	Y+22, r1	; 0x16
    31ba:	b7 c0       	rjmp	.+366    	; 0x332a <SevSeg_voidDoubleAutoCounter+0x1dc>

		DIO_voidSetPortValue(Sev_PORT2,Sev_numbers[Local_Counter1]);
    31bc:	8b 89       	ldd	r24, Y+19	; 0x13
    31be:	9c 89       	ldd	r25, Y+20	; 0x14
    31c0:	ad 89       	ldd	r26, Y+21	; 0x15
    31c2:	be 89       	ldd	r27, Y+22	; 0x16
    31c4:	9e 01       	movw	r18, r28
    31c6:	29 5e       	subi	r18, 0xE9	; 233
    31c8:	3f 4f       	sbci	r19, 0xFF	; 255
    31ca:	f9 01       	movw	r30, r18
    31cc:	e8 0f       	add	r30, r24
    31ce:	f9 1f       	adc	r31, r25
    31d0:	80 81       	ld	r24, Z
    31d2:	98 2f       	mov	r25, r24
    31d4:	84 e0       	ldi	r24, 0x04	; 4
    31d6:	69 2f       	mov	r22, r25
    31d8:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <DIO_voidSetPortValue>

		for(Local_Counter2 =0;Local_Counter2 <10; Local_Counter2++){
    31dc:	1f 86       	std	Y+15, r1	; 0x0f
    31de:	18 8a       	std	Y+16, r1	; 0x10
    31e0:	19 8a       	std	Y+17, r1	; 0x11
    31e2:	1a 8a       	std	Y+18, r1	; 0x12
    31e4:	8d c0       	rjmp	.+282    	; 0x3300 <SevSeg_voidDoubleAutoCounter+0x1b2>

			DIO_voidSetPortValue(Sev_PORT,Sev_numbers[Local_Counter2]);
    31e6:	8f 85       	ldd	r24, Y+15	; 0x0f
    31e8:	98 89       	ldd	r25, Y+16	; 0x10
    31ea:	a9 89       	ldd	r26, Y+17	; 0x11
    31ec:	ba 89       	ldd	r27, Y+18	; 0x12
    31ee:	9e 01       	movw	r18, r28
    31f0:	29 5e       	subi	r18, 0xE9	; 233
    31f2:	3f 4f       	sbci	r19, 0xFF	; 255
    31f4:	f9 01       	movw	r30, r18
    31f6:	e8 0f       	add	r30, r24
    31f8:	f9 1f       	adc	r31, r25
    31fa:	80 81       	ld	r24, Z
    31fc:	98 2f       	mov	r25, r24
    31fe:	82 e0       	ldi	r24, 0x02	; 2
    3200:	69 2f       	mov	r22, r25
    3202:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <DIO_voidSetPortValue>
    3206:	80 e0       	ldi	r24, 0x00	; 0
    3208:	90 e0       	ldi	r25, 0x00	; 0
    320a:	a0 e2       	ldi	r26, 0x20	; 32
    320c:	b1 e4       	ldi	r27, 0x41	; 65
    320e:	8b 87       	std	Y+11, r24	; 0x0b
    3210:	9c 87       	std	Y+12, r25	; 0x0c
    3212:	ad 87       	std	Y+13, r26	; 0x0d
    3214:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3216:	6b 85       	ldd	r22, Y+11	; 0x0b
    3218:	7c 85       	ldd	r23, Y+12	; 0x0c
    321a:	8d 85       	ldd	r24, Y+13	; 0x0d
    321c:	9e 85       	ldd	r25, Y+14	; 0x0e
    321e:	20 e0       	ldi	r18, 0x00	; 0
    3220:	30 e0       	ldi	r19, 0x00	; 0
    3222:	4a e7       	ldi	r20, 0x7A	; 122
    3224:	55 e4       	ldi	r21, 0x45	; 69
    3226:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    322a:	dc 01       	movw	r26, r24
    322c:	cb 01       	movw	r24, r22
    322e:	8f 83       	std	Y+7, r24	; 0x07
    3230:	98 87       	std	Y+8, r25	; 0x08
    3232:	a9 87       	std	Y+9, r26	; 0x09
    3234:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3236:	6f 81       	ldd	r22, Y+7	; 0x07
    3238:	78 85       	ldd	r23, Y+8	; 0x08
    323a:	89 85       	ldd	r24, Y+9	; 0x09
    323c:	9a 85       	ldd	r25, Y+10	; 0x0a
    323e:	20 e0       	ldi	r18, 0x00	; 0
    3240:	30 e0       	ldi	r19, 0x00	; 0
    3242:	40 e8       	ldi	r20, 0x80	; 128
    3244:	5f e3       	ldi	r21, 0x3F	; 63
    3246:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    324a:	88 23       	and	r24, r24
    324c:	2c f4       	brge	.+10     	; 0x3258 <SevSeg_voidDoubleAutoCounter+0x10a>
		__ticks = 1;
    324e:	81 e0       	ldi	r24, 0x01	; 1
    3250:	90 e0       	ldi	r25, 0x00	; 0
    3252:	9e 83       	std	Y+6, r25	; 0x06
    3254:	8d 83       	std	Y+5, r24	; 0x05
    3256:	3f c0       	rjmp	.+126    	; 0x32d6 <SevSeg_voidDoubleAutoCounter+0x188>
	else if (__tmp > 65535)
    3258:	6f 81       	ldd	r22, Y+7	; 0x07
    325a:	78 85       	ldd	r23, Y+8	; 0x08
    325c:	89 85       	ldd	r24, Y+9	; 0x09
    325e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3260:	20 e0       	ldi	r18, 0x00	; 0
    3262:	3f ef       	ldi	r19, 0xFF	; 255
    3264:	4f e7       	ldi	r20, 0x7F	; 127
    3266:	57 e4       	ldi	r21, 0x47	; 71
    3268:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    326c:	18 16       	cp	r1, r24
    326e:	4c f5       	brge	.+82     	; 0x32c2 <SevSeg_voidDoubleAutoCounter+0x174>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3270:	6b 85       	ldd	r22, Y+11	; 0x0b
    3272:	7c 85       	ldd	r23, Y+12	; 0x0c
    3274:	8d 85       	ldd	r24, Y+13	; 0x0d
    3276:	9e 85       	ldd	r25, Y+14	; 0x0e
    3278:	20 e0       	ldi	r18, 0x00	; 0
    327a:	30 e0       	ldi	r19, 0x00	; 0
    327c:	40 e2       	ldi	r20, 0x20	; 32
    327e:	51 e4       	ldi	r21, 0x41	; 65
    3280:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3284:	dc 01       	movw	r26, r24
    3286:	cb 01       	movw	r24, r22
    3288:	bc 01       	movw	r22, r24
    328a:	cd 01       	movw	r24, r26
    328c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3290:	dc 01       	movw	r26, r24
    3292:	cb 01       	movw	r24, r22
    3294:	9e 83       	std	Y+6, r25	; 0x06
    3296:	8d 83       	std	Y+5, r24	; 0x05
    3298:	0f c0       	rjmp	.+30     	; 0x32b8 <SevSeg_voidDoubleAutoCounter+0x16a>
    329a:	80 e9       	ldi	r24, 0x90	; 144
    329c:	91 e0       	ldi	r25, 0x01	; 1
    329e:	9c 83       	std	Y+4, r25	; 0x04
    32a0:	8b 83       	std	Y+3, r24	; 0x03
    32a2:	8b 81       	ldd	r24, Y+3	; 0x03
    32a4:	9c 81       	ldd	r25, Y+4	; 0x04
    32a6:	01 97       	sbiw	r24, 0x01	; 1
    32a8:	f1 f7       	brne	.-4      	; 0x32a6 <SevSeg_voidDoubleAutoCounter+0x158>
    32aa:	9c 83       	std	Y+4, r25	; 0x04
    32ac:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    32ae:	8d 81       	ldd	r24, Y+5	; 0x05
    32b0:	9e 81       	ldd	r25, Y+6	; 0x06
    32b2:	01 97       	sbiw	r24, 0x01	; 1
    32b4:	9e 83       	std	Y+6, r25	; 0x06
    32b6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    32b8:	8d 81       	ldd	r24, Y+5	; 0x05
    32ba:	9e 81       	ldd	r25, Y+6	; 0x06
    32bc:	00 97       	sbiw	r24, 0x00	; 0
    32be:	69 f7       	brne	.-38     	; 0x329a <SevSeg_voidDoubleAutoCounter+0x14c>
    32c0:	14 c0       	rjmp	.+40     	; 0x32ea <SevSeg_voidDoubleAutoCounter+0x19c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    32c2:	6f 81       	ldd	r22, Y+7	; 0x07
    32c4:	78 85       	ldd	r23, Y+8	; 0x08
    32c6:	89 85       	ldd	r24, Y+9	; 0x09
    32c8:	9a 85       	ldd	r25, Y+10	; 0x0a
    32ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32ce:	dc 01       	movw	r26, r24
    32d0:	cb 01       	movw	r24, r22
    32d2:	9e 83       	std	Y+6, r25	; 0x06
    32d4:	8d 83       	std	Y+5, r24	; 0x05
    32d6:	8d 81       	ldd	r24, Y+5	; 0x05
    32d8:	9e 81       	ldd	r25, Y+6	; 0x06
    32da:	9a 83       	std	Y+2, r25	; 0x02
    32dc:	89 83       	std	Y+1, r24	; 0x01
    32de:	89 81       	ldd	r24, Y+1	; 0x01
    32e0:	9a 81       	ldd	r25, Y+2	; 0x02
    32e2:	01 97       	sbiw	r24, 0x01	; 1
    32e4:	f1 f7       	brne	.-4      	; 0x32e2 <SevSeg_voidDoubleAutoCounter+0x194>
    32e6:	9a 83       	std	Y+2, r25	; 0x02
    32e8:	89 83       	std	Y+1, r24	; 0x01

	for(Local_Counter1 =0; Local_Counter1 < 10; Local_Counter1++){

		DIO_voidSetPortValue(Sev_PORT2,Sev_numbers[Local_Counter1]);

		for(Local_Counter2 =0;Local_Counter2 <10; Local_Counter2++){
    32ea:	8f 85       	ldd	r24, Y+15	; 0x0f
    32ec:	98 89       	ldd	r25, Y+16	; 0x10
    32ee:	a9 89       	ldd	r26, Y+17	; 0x11
    32f0:	ba 89       	ldd	r27, Y+18	; 0x12
    32f2:	01 96       	adiw	r24, 0x01	; 1
    32f4:	a1 1d       	adc	r26, r1
    32f6:	b1 1d       	adc	r27, r1
    32f8:	8f 87       	std	Y+15, r24	; 0x0f
    32fa:	98 8b       	std	Y+16, r25	; 0x10
    32fc:	a9 8b       	std	Y+17, r26	; 0x11
    32fe:	ba 8b       	std	Y+18, r27	; 0x12
    3300:	8f 85       	ldd	r24, Y+15	; 0x0f
    3302:	98 89       	ldd	r25, Y+16	; 0x10
    3304:	a9 89       	ldd	r26, Y+17	; 0x11
    3306:	ba 89       	ldd	r27, Y+18	; 0x12
    3308:	8a 30       	cpi	r24, 0x0A	; 10
    330a:	91 05       	cpc	r25, r1
    330c:	a1 05       	cpc	r26, r1
    330e:	b1 05       	cpc	r27, r1
    3310:	0c f4       	brge	.+2      	; 0x3314 <SevSeg_voidDoubleAutoCounter+0x1c6>
    3312:	69 cf       	rjmp	.-302    	; 0x31e6 <SevSeg_voidDoubleAutoCounter+0x98>
void SevSeg_voidDoubleAutoCounter(){
	s8 Sev_numbers[] = Sev_Array;
	s32 Local_Counter1 = 0;
	s32 Local_Counter2 = 0;

	for(Local_Counter1 =0; Local_Counter1 < 10; Local_Counter1++){
    3314:	8b 89       	ldd	r24, Y+19	; 0x13
    3316:	9c 89       	ldd	r25, Y+20	; 0x14
    3318:	ad 89       	ldd	r26, Y+21	; 0x15
    331a:	be 89       	ldd	r27, Y+22	; 0x16
    331c:	01 96       	adiw	r24, 0x01	; 1
    331e:	a1 1d       	adc	r26, r1
    3320:	b1 1d       	adc	r27, r1
    3322:	8b 8b       	std	Y+19, r24	; 0x13
    3324:	9c 8b       	std	Y+20, r25	; 0x14
    3326:	ad 8b       	std	Y+21, r26	; 0x15
    3328:	be 8b       	std	Y+22, r27	; 0x16
    332a:	8b 89       	ldd	r24, Y+19	; 0x13
    332c:	9c 89       	ldd	r25, Y+20	; 0x14
    332e:	ad 89       	ldd	r26, Y+21	; 0x15
    3330:	be 89       	ldd	r27, Y+22	; 0x16
    3332:	8a 30       	cpi	r24, 0x0A	; 10
    3334:	91 05       	cpc	r25, r1
    3336:	a1 05       	cpc	r26, r1
    3338:	b1 05       	cpc	r27, r1
    333a:	0c f4       	brge	.+2      	; 0x333e <SevSeg_voidDoubleAutoCounter+0x1f0>
    333c:	3f cf       	rjmp	.-386    	; 0x31bc <SevSeg_voidDoubleAutoCounter+0x6e>

			DIO_voidSetPortValue(Sev_PORT,Sev_numbers[Local_Counter2]);
			_delay_ms(Sev_DELAY);
		}
	}
}
    333e:	a5 96       	adiw	r28, 0x25	; 37
    3340:	0f b6       	in	r0, 0x3f	; 63
    3342:	f8 94       	cli
    3344:	de bf       	out	0x3e, r29	; 62
    3346:	0f be       	out	0x3f, r0	; 63
    3348:	cd bf       	out	0x3d, r28	; 61
    334a:	cf 91       	pop	r28
    334c:	df 91       	pop	r29
    334e:	08 95       	ret

00003350 <SevSeg_voidSingleRangeCounter>:

void SevSeg_voidSingleRangeCounter(s8 start, s8 end){
    3350:	df 93       	push	r29
    3352:	cf 93       	push	r28
    3354:	cd b7       	in	r28, 0x3d	; 61
    3356:	de b7       	in	r29, 0x3e	; 62
    3358:	e1 97       	sbiw	r28, 0x31	; 49
    335a:	0f b6       	in	r0, 0x3f	; 63
    335c:	f8 94       	cli
    335e:	de bf       	out	0x3e, r29	; 62
    3360:	0f be       	out	0x3f, r0	; 63
    3362:	cd bf       	out	0x3d, r28	; 61
    3364:	8b a7       	std	Y+43, r24	; 0x2b
    3366:	6c a7       	std	Y+44, r22	; 0x2c
	s8 Sev_numbers[] = Sev_Array;
    3368:	ce 01       	movw	r24, r28
    336a:	81 96       	adiw	r24, 0x21	; 33
    336c:	9e a7       	std	Y+46, r25	; 0x2e
    336e:	8d a7       	std	Y+45, r24	; 0x2d
    3370:	e0 ea       	ldi	r30, 0xA0	; 160
    3372:	f1 e0       	ldi	r31, 0x01	; 1
    3374:	f8 ab       	std	Y+48, r31	; 0x30
    3376:	ef a7       	std	Y+47, r30	; 0x2f
    3378:	fa e0       	ldi	r31, 0x0A	; 10
    337a:	f9 ab       	std	Y+49, r31	; 0x31
    337c:	ef a5       	ldd	r30, Y+47	; 0x2f
    337e:	f8 a9       	ldd	r31, Y+48	; 0x30
    3380:	00 80       	ld	r0, Z
    3382:	8f a5       	ldd	r24, Y+47	; 0x2f
    3384:	98 a9       	ldd	r25, Y+48	; 0x30
    3386:	01 96       	adiw	r24, 0x01	; 1
    3388:	98 ab       	std	Y+48, r25	; 0x30
    338a:	8f a7       	std	Y+47, r24	; 0x2f
    338c:	ed a5       	ldd	r30, Y+45	; 0x2d
    338e:	fe a5       	ldd	r31, Y+46	; 0x2e
    3390:	00 82       	st	Z, r0
    3392:	8d a5       	ldd	r24, Y+45	; 0x2d
    3394:	9e a5       	ldd	r25, Y+46	; 0x2e
    3396:	01 96       	adiw	r24, 0x01	; 1
    3398:	9e a7       	std	Y+46, r25	; 0x2e
    339a:	8d a7       	std	Y+45, r24	; 0x2d
    339c:	99 a9       	ldd	r25, Y+49	; 0x31
    339e:	91 50       	subi	r25, 0x01	; 1
    33a0:	99 ab       	std	Y+49, r25	; 0x31
    33a2:	e9 a9       	ldd	r30, Y+49	; 0x31
    33a4:	ee 23       	and	r30, r30
    33a6:	51 f7       	brne	.-44     	; 0x337c <SevSeg_voidSingleRangeCounter+0x2c>
	s32 Local_Counter2 = 0;
    33a8:	1d 8e       	std	Y+29, r1	; 0x1d
    33aa:	1e 8e       	std	Y+30, r1	; 0x1e
    33ac:	1f 8e       	std	Y+31, r1	; 0x1f
    33ae:	18 a2       	std	Y+32, r1	; 0x20
	if(start >= 0 && start < 10 && end < 10 && end >= 0){
    33b0:	8b a5       	ldd	r24, Y+43	; 0x2b
    33b2:	88 23       	and	r24, r24
    33b4:	0c f4       	brge	.+2      	; 0x33b8 <SevSeg_voidSingleRangeCounter+0x68>
    33b6:	64 c1       	rjmp	.+712    	; 0x3680 <SevSeg_voidSingleRangeCounter+0x330>
    33b8:	8b a5       	ldd	r24, Y+43	; 0x2b
    33ba:	8a 30       	cpi	r24, 0x0A	; 10
    33bc:	0c f0       	brlt	.+2      	; 0x33c0 <SevSeg_voidSingleRangeCounter+0x70>
    33be:	60 c1       	rjmp	.+704    	; 0x3680 <SevSeg_voidSingleRangeCounter+0x330>
    33c0:	8c a5       	ldd	r24, Y+44	; 0x2c
    33c2:	8a 30       	cpi	r24, 0x0A	; 10
    33c4:	0c f0       	brlt	.+2      	; 0x33c8 <SevSeg_voidSingleRangeCounter+0x78>
    33c6:	5c c1       	rjmp	.+696    	; 0x3680 <SevSeg_voidSingleRangeCounter+0x330>
    33c8:	8c a5       	ldd	r24, Y+44	; 0x2c
    33ca:	88 23       	and	r24, r24
    33cc:	0c f4       	brge	.+2      	; 0x33d0 <SevSeg_voidSingleRangeCounter+0x80>
    33ce:	58 c1       	rjmp	.+688    	; 0x3680 <SevSeg_voidSingleRangeCounter+0x330>

		if(start < end){
    33d0:	9b a5       	ldd	r25, Y+43	; 0x2b
    33d2:	8c a5       	ldd	r24, Y+44	; 0x2c
    33d4:	98 17       	cp	r25, r24
    33d6:	0c f0       	brlt	.+2      	; 0x33da <SevSeg_voidSingleRangeCounter+0x8a>
    33d8:	aa c0       	rjmp	.+340    	; 0x352e <SevSeg_voidSingleRangeCounter+0x1de>
			for(Local_Counter2 = start; Local_Counter2 <end; Local_Counter2++){
    33da:	8b a5       	ldd	r24, Y+43	; 0x2b
    33dc:	99 27       	eor	r25, r25
    33de:	87 fd       	sbrc	r24, 7
    33e0:	90 95       	com	r25
    33e2:	a9 2f       	mov	r26, r25
    33e4:	b9 2f       	mov	r27, r25
    33e6:	8d 8f       	std	Y+29, r24	; 0x1d
    33e8:	9e 8f       	std	Y+30, r25	; 0x1e
    33ea:	af 8f       	std	Y+31, r26	; 0x1f
    33ec:	b8 a3       	std	Y+32, r27	; 0x20
    33ee:	8d c0       	rjmp	.+282    	; 0x350a <SevSeg_voidSingleRangeCounter+0x1ba>
				DIO_voidSetPortValue(Sev_PORT,Sev_numbers[Local_Counter2]);
    33f0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    33f2:	9e 8d       	ldd	r25, Y+30	; 0x1e
    33f4:	af 8d       	ldd	r26, Y+31	; 0x1f
    33f6:	b8 a1       	ldd	r27, Y+32	; 0x20
    33f8:	9e 01       	movw	r18, r28
    33fa:	2f 5d       	subi	r18, 0xDF	; 223
    33fc:	3f 4f       	sbci	r19, 0xFF	; 255
    33fe:	f9 01       	movw	r30, r18
    3400:	e8 0f       	add	r30, r24
    3402:	f9 1f       	adc	r31, r25
    3404:	80 81       	ld	r24, Z
    3406:	98 2f       	mov	r25, r24
    3408:	82 e0       	ldi	r24, 0x02	; 2
    340a:	69 2f       	mov	r22, r25
    340c:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <DIO_voidSetPortValue>
    3410:	80 e0       	ldi	r24, 0x00	; 0
    3412:	90 e0       	ldi	r25, 0x00	; 0
    3414:	a0 e2       	ldi	r26, 0x20	; 32
    3416:	b1 e4       	ldi	r27, 0x41	; 65
    3418:	89 8f       	std	Y+25, r24	; 0x19
    341a:	9a 8f       	std	Y+26, r25	; 0x1a
    341c:	ab 8f       	std	Y+27, r26	; 0x1b
    341e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3420:	69 8d       	ldd	r22, Y+25	; 0x19
    3422:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3424:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3426:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3428:	20 e0       	ldi	r18, 0x00	; 0
    342a:	30 e0       	ldi	r19, 0x00	; 0
    342c:	4a e7       	ldi	r20, 0x7A	; 122
    342e:	55 e4       	ldi	r21, 0x45	; 69
    3430:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3434:	dc 01       	movw	r26, r24
    3436:	cb 01       	movw	r24, r22
    3438:	8d 8b       	std	Y+21, r24	; 0x15
    343a:	9e 8b       	std	Y+22, r25	; 0x16
    343c:	af 8b       	std	Y+23, r26	; 0x17
    343e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3440:	6d 89       	ldd	r22, Y+21	; 0x15
    3442:	7e 89       	ldd	r23, Y+22	; 0x16
    3444:	8f 89       	ldd	r24, Y+23	; 0x17
    3446:	98 8d       	ldd	r25, Y+24	; 0x18
    3448:	20 e0       	ldi	r18, 0x00	; 0
    344a:	30 e0       	ldi	r19, 0x00	; 0
    344c:	40 e8       	ldi	r20, 0x80	; 128
    344e:	5f e3       	ldi	r21, 0x3F	; 63
    3450:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3454:	88 23       	and	r24, r24
    3456:	2c f4       	brge	.+10     	; 0x3462 <SevSeg_voidSingleRangeCounter+0x112>
		__ticks = 1;
    3458:	81 e0       	ldi	r24, 0x01	; 1
    345a:	90 e0       	ldi	r25, 0x00	; 0
    345c:	9c 8b       	std	Y+20, r25	; 0x14
    345e:	8b 8b       	std	Y+19, r24	; 0x13
    3460:	3f c0       	rjmp	.+126    	; 0x34e0 <SevSeg_voidSingleRangeCounter+0x190>
	else if (__tmp > 65535)
    3462:	6d 89       	ldd	r22, Y+21	; 0x15
    3464:	7e 89       	ldd	r23, Y+22	; 0x16
    3466:	8f 89       	ldd	r24, Y+23	; 0x17
    3468:	98 8d       	ldd	r25, Y+24	; 0x18
    346a:	20 e0       	ldi	r18, 0x00	; 0
    346c:	3f ef       	ldi	r19, 0xFF	; 255
    346e:	4f e7       	ldi	r20, 0x7F	; 127
    3470:	57 e4       	ldi	r21, 0x47	; 71
    3472:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3476:	18 16       	cp	r1, r24
    3478:	4c f5       	brge	.+82     	; 0x34cc <SevSeg_voidSingleRangeCounter+0x17c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    347a:	69 8d       	ldd	r22, Y+25	; 0x19
    347c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    347e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3480:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3482:	20 e0       	ldi	r18, 0x00	; 0
    3484:	30 e0       	ldi	r19, 0x00	; 0
    3486:	40 e2       	ldi	r20, 0x20	; 32
    3488:	51 e4       	ldi	r21, 0x41	; 65
    348a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    348e:	dc 01       	movw	r26, r24
    3490:	cb 01       	movw	r24, r22
    3492:	bc 01       	movw	r22, r24
    3494:	cd 01       	movw	r24, r26
    3496:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    349a:	dc 01       	movw	r26, r24
    349c:	cb 01       	movw	r24, r22
    349e:	9c 8b       	std	Y+20, r25	; 0x14
    34a0:	8b 8b       	std	Y+19, r24	; 0x13
    34a2:	0f c0       	rjmp	.+30     	; 0x34c2 <SevSeg_voidSingleRangeCounter+0x172>
    34a4:	80 e9       	ldi	r24, 0x90	; 144
    34a6:	91 e0       	ldi	r25, 0x01	; 1
    34a8:	9a 8b       	std	Y+18, r25	; 0x12
    34aa:	89 8b       	std	Y+17, r24	; 0x11
    34ac:	89 89       	ldd	r24, Y+17	; 0x11
    34ae:	9a 89       	ldd	r25, Y+18	; 0x12
    34b0:	01 97       	sbiw	r24, 0x01	; 1
    34b2:	f1 f7       	brne	.-4      	; 0x34b0 <SevSeg_voidSingleRangeCounter+0x160>
    34b4:	9a 8b       	std	Y+18, r25	; 0x12
    34b6:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    34b8:	8b 89       	ldd	r24, Y+19	; 0x13
    34ba:	9c 89       	ldd	r25, Y+20	; 0x14
    34bc:	01 97       	sbiw	r24, 0x01	; 1
    34be:	9c 8b       	std	Y+20, r25	; 0x14
    34c0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    34c2:	8b 89       	ldd	r24, Y+19	; 0x13
    34c4:	9c 89       	ldd	r25, Y+20	; 0x14
    34c6:	00 97       	sbiw	r24, 0x00	; 0
    34c8:	69 f7       	brne	.-38     	; 0x34a4 <SevSeg_voidSingleRangeCounter+0x154>
    34ca:	14 c0       	rjmp	.+40     	; 0x34f4 <SevSeg_voidSingleRangeCounter+0x1a4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    34cc:	6d 89       	ldd	r22, Y+21	; 0x15
    34ce:	7e 89       	ldd	r23, Y+22	; 0x16
    34d0:	8f 89       	ldd	r24, Y+23	; 0x17
    34d2:	98 8d       	ldd	r25, Y+24	; 0x18
    34d4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34d8:	dc 01       	movw	r26, r24
    34da:	cb 01       	movw	r24, r22
    34dc:	9c 8b       	std	Y+20, r25	; 0x14
    34de:	8b 8b       	std	Y+19, r24	; 0x13
    34e0:	8b 89       	ldd	r24, Y+19	; 0x13
    34e2:	9c 89       	ldd	r25, Y+20	; 0x14
    34e4:	98 8b       	std	Y+16, r25	; 0x10
    34e6:	8f 87       	std	Y+15, r24	; 0x0f
    34e8:	8f 85       	ldd	r24, Y+15	; 0x0f
    34ea:	98 89       	ldd	r25, Y+16	; 0x10
    34ec:	01 97       	sbiw	r24, 0x01	; 1
    34ee:	f1 f7       	brne	.-4      	; 0x34ec <SevSeg_voidSingleRangeCounter+0x19c>
    34f0:	98 8b       	std	Y+16, r25	; 0x10
    34f2:	8f 87       	std	Y+15, r24	; 0x0f
	s8 Sev_numbers[] = Sev_Array;
	s32 Local_Counter2 = 0;
	if(start >= 0 && start < 10 && end < 10 && end >= 0){

		if(start < end){
			for(Local_Counter2 = start; Local_Counter2 <end; Local_Counter2++){
    34f4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    34f6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    34f8:	af 8d       	ldd	r26, Y+31	; 0x1f
    34fa:	b8 a1       	ldd	r27, Y+32	; 0x20
    34fc:	01 96       	adiw	r24, 0x01	; 1
    34fe:	a1 1d       	adc	r26, r1
    3500:	b1 1d       	adc	r27, r1
    3502:	8d 8f       	std	Y+29, r24	; 0x1d
    3504:	9e 8f       	std	Y+30, r25	; 0x1e
    3506:	af 8f       	std	Y+31, r26	; 0x1f
    3508:	b8 a3       	std	Y+32, r27	; 0x20
    350a:	8c a5       	ldd	r24, Y+44	; 0x2c
    350c:	28 2f       	mov	r18, r24
    350e:	33 27       	eor	r19, r19
    3510:	27 fd       	sbrc	r18, 7
    3512:	30 95       	com	r19
    3514:	43 2f       	mov	r20, r19
    3516:	53 2f       	mov	r21, r19
    3518:	8d 8d       	ldd	r24, Y+29	; 0x1d
    351a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    351c:	af 8d       	ldd	r26, Y+31	; 0x1f
    351e:	b8 a1       	ldd	r27, Y+32	; 0x20
    3520:	82 17       	cp	r24, r18
    3522:	93 07       	cpc	r25, r19
    3524:	a4 07       	cpc	r26, r20
    3526:	b5 07       	cpc	r27, r21
    3528:	0c f4       	brge	.+2      	; 0x352c <SevSeg_voidSingleRangeCounter+0x1dc>
    352a:	62 cf       	rjmp	.-316    	; 0x33f0 <SevSeg_voidSingleRangeCounter+0xa0>
    352c:	a9 c0       	rjmp	.+338    	; 0x3680 <SevSeg_voidSingleRangeCounter+0x330>
				DIO_voidSetPortValue(Sev_PORT,Sev_numbers[Local_Counter2]);
				_delay_ms(Sev_DELAY);
			}
		}
		else{
			for(Local_Counter2 = start; Local_Counter2 >= end; Local_Counter2--){
    352e:	8b a5       	ldd	r24, Y+43	; 0x2b
    3530:	99 27       	eor	r25, r25
    3532:	87 fd       	sbrc	r24, 7
    3534:	90 95       	com	r25
    3536:	a9 2f       	mov	r26, r25
    3538:	b9 2f       	mov	r27, r25
    353a:	8d 8f       	std	Y+29, r24	; 0x1d
    353c:	9e 8f       	std	Y+30, r25	; 0x1e
    353e:	af 8f       	std	Y+31, r26	; 0x1f
    3540:	b8 a3       	std	Y+32, r27	; 0x20
    3542:	8d c0       	rjmp	.+282    	; 0x365e <SevSeg_voidSingleRangeCounter+0x30e>

				DIO_voidSetPortValue(Sev_PORT,Sev_numbers[Local_Counter2]);
    3544:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3546:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3548:	af 8d       	ldd	r26, Y+31	; 0x1f
    354a:	b8 a1       	ldd	r27, Y+32	; 0x20
    354c:	9e 01       	movw	r18, r28
    354e:	2f 5d       	subi	r18, 0xDF	; 223
    3550:	3f 4f       	sbci	r19, 0xFF	; 255
    3552:	f9 01       	movw	r30, r18
    3554:	e8 0f       	add	r30, r24
    3556:	f9 1f       	adc	r31, r25
    3558:	80 81       	ld	r24, Z
    355a:	98 2f       	mov	r25, r24
    355c:	82 e0       	ldi	r24, 0x02	; 2
    355e:	69 2f       	mov	r22, r25
    3560:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <DIO_voidSetPortValue>
    3564:	80 e0       	ldi	r24, 0x00	; 0
    3566:	90 e0       	ldi	r25, 0x00	; 0
    3568:	a0 e2       	ldi	r26, 0x20	; 32
    356a:	b1 e4       	ldi	r27, 0x41	; 65
    356c:	8b 87       	std	Y+11, r24	; 0x0b
    356e:	9c 87       	std	Y+12, r25	; 0x0c
    3570:	ad 87       	std	Y+13, r26	; 0x0d
    3572:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3574:	6b 85       	ldd	r22, Y+11	; 0x0b
    3576:	7c 85       	ldd	r23, Y+12	; 0x0c
    3578:	8d 85       	ldd	r24, Y+13	; 0x0d
    357a:	9e 85       	ldd	r25, Y+14	; 0x0e
    357c:	20 e0       	ldi	r18, 0x00	; 0
    357e:	30 e0       	ldi	r19, 0x00	; 0
    3580:	4a e7       	ldi	r20, 0x7A	; 122
    3582:	55 e4       	ldi	r21, 0x45	; 69
    3584:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3588:	dc 01       	movw	r26, r24
    358a:	cb 01       	movw	r24, r22
    358c:	8f 83       	std	Y+7, r24	; 0x07
    358e:	98 87       	std	Y+8, r25	; 0x08
    3590:	a9 87       	std	Y+9, r26	; 0x09
    3592:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3594:	6f 81       	ldd	r22, Y+7	; 0x07
    3596:	78 85       	ldd	r23, Y+8	; 0x08
    3598:	89 85       	ldd	r24, Y+9	; 0x09
    359a:	9a 85       	ldd	r25, Y+10	; 0x0a
    359c:	20 e0       	ldi	r18, 0x00	; 0
    359e:	30 e0       	ldi	r19, 0x00	; 0
    35a0:	40 e8       	ldi	r20, 0x80	; 128
    35a2:	5f e3       	ldi	r21, 0x3F	; 63
    35a4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    35a8:	88 23       	and	r24, r24
    35aa:	2c f4       	brge	.+10     	; 0x35b6 <SevSeg_voidSingleRangeCounter+0x266>
		__ticks = 1;
    35ac:	81 e0       	ldi	r24, 0x01	; 1
    35ae:	90 e0       	ldi	r25, 0x00	; 0
    35b0:	9e 83       	std	Y+6, r25	; 0x06
    35b2:	8d 83       	std	Y+5, r24	; 0x05
    35b4:	3f c0       	rjmp	.+126    	; 0x3634 <SevSeg_voidSingleRangeCounter+0x2e4>
	else if (__tmp > 65535)
    35b6:	6f 81       	ldd	r22, Y+7	; 0x07
    35b8:	78 85       	ldd	r23, Y+8	; 0x08
    35ba:	89 85       	ldd	r24, Y+9	; 0x09
    35bc:	9a 85       	ldd	r25, Y+10	; 0x0a
    35be:	20 e0       	ldi	r18, 0x00	; 0
    35c0:	3f ef       	ldi	r19, 0xFF	; 255
    35c2:	4f e7       	ldi	r20, 0x7F	; 127
    35c4:	57 e4       	ldi	r21, 0x47	; 71
    35c6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    35ca:	18 16       	cp	r1, r24
    35cc:	4c f5       	brge	.+82     	; 0x3620 <SevSeg_voidSingleRangeCounter+0x2d0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    35ce:	6b 85       	ldd	r22, Y+11	; 0x0b
    35d0:	7c 85       	ldd	r23, Y+12	; 0x0c
    35d2:	8d 85       	ldd	r24, Y+13	; 0x0d
    35d4:	9e 85       	ldd	r25, Y+14	; 0x0e
    35d6:	20 e0       	ldi	r18, 0x00	; 0
    35d8:	30 e0       	ldi	r19, 0x00	; 0
    35da:	40 e2       	ldi	r20, 0x20	; 32
    35dc:	51 e4       	ldi	r21, 0x41	; 65
    35de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    35e2:	dc 01       	movw	r26, r24
    35e4:	cb 01       	movw	r24, r22
    35e6:	bc 01       	movw	r22, r24
    35e8:	cd 01       	movw	r24, r26
    35ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    35ee:	dc 01       	movw	r26, r24
    35f0:	cb 01       	movw	r24, r22
    35f2:	9e 83       	std	Y+6, r25	; 0x06
    35f4:	8d 83       	std	Y+5, r24	; 0x05
    35f6:	0f c0       	rjmp	.+30     	; 0x3616 <SevSeg_voidSingleRangeCounter+0x2c6>
    35f8:	80 e9       	ldi	r24, 0x90	; 144
    35fa:	91 e0       	ldi	r25, 0x01	; 1
    35fc:	9c 83       	std	Y+4, r25	; 0x04
    35fe:	8b 83       	std	Y+3, r24	; 0x03
    3600:	8b 81       	ldd	r24, Y+3	; 0x03
    3602:	9c 81       	ldd	r25, Y+4	; 0x04
    3604:	01 97       	sbiw	r24, 0x01	; 1
    3606:	f1 f7       	brne	.-4      	; 0x3604 <SevSeg_voidSingleRangeCounter+0x2b4>
    3608:	9c 83       	std	Y+4, r25	; 0x04
    360a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    360c:	8d 81       	ldd	r24, Y+5	; 0x05
    360e:	9e 81       	ldd	r25, Y+6	; 0x06
    3610:	01 97       	sbiw	r24, 0x01	; 1
    3612:	9e 83       	std	Y+6, r25	; 0x06
    3614:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3616:	8d 81       	ldd	r24, Y+5	; 0x05
    3618:	9e 81       	ldd	r25, Y+6	; 0x06
    361a:	00 97       	sbiw	r24, 0x00	; 0
    361c:	69 f7       	brne	.-38     	; 0x35f8 <SevSeg_voidSingleRangeCounter+0x2a8>
    361e:	14 c0       	rjmp	.+40     	; 0x3648 <SevSeg_voidSingleRangeCounter+0x2f8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3620:	6f 81       	ldd	r22, Y+7	; 0x07
    3622:	78 85       	ldd	r23, Y+8	; 0x08
    3624:	89 85       	ldd	r24, Y+9	; 0x09
    3626:	9a 85       	ldd	r25, Y+10	; 0x0a
    3628:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    362c:	dc 01       	movw	r26, r24
    362e:	cb 01       	movw	r24, r22
    3630:	9e 83       	std	Y+6, r25	; 0x06
    3632:	8d 83       	std	Y+5, r24	; 0x05
    3634:	8d 81       	ldd	r24, Y+5	; 0x05
    3636:	9e 81       	ldd	r25, Y+6	; 0x06
    3638:	9a 83       	std	Y+2, r25	; 0x02
    363a:	89 83       	std	Y+1, r24	; 0x01
    363c:	89 81       	ldd	r24, Y+1	; 0x01
    363e:	9a 81       	ldd	r25, Y+2	; 0x02
    3640:	01 97       	sbiw	r24, 0x01	; 1
    3642:	f1 f7       	brne	.-4      	; 0x3640 <SevSeg_voidSingleRangeCounter+0x2f0>
    3644:	9a 83       	std	Y+2, r25	; 0x02
    3646:	89 83       	std	Y+1, r24	; 0x01
				DIO_voidSetPortValue(Sev_PORT,Sev_numbers[Local_Counter2]);
				_delay_ms(Sev_DELAY);
			}
		}
		else{
			for(Local_Counter2 = start; Local_Counter2 >= end; Local_Counter2--){
    3648:	8d 8d       	ldd	r24, Y+29	; 0x1d
    364a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    364c:	af 8d       	ldd	r26, Y+31	; 0x1f
    364e:	b8 a1       	ldd	r27, Y+32	; 0x20
    3650:	01 97       	sbiw	r24, 0x01	; 1
    3652:	a1 09       	sbc	r26, r1
    3654:	b1 09       	sbc	r27, r1
    3656:	8d 8f       	std	Y+29, r24	; 0x1d
    3658:	9e 8f       	std	Y+30, r25	; 0x1e
    365a:	af 8f       	std	Y+31, r26	; 0x1f
    365c:	b8 a3       	std	Y+32, r27	; 0x20
    365e:	8c a5       	ldd	r24, Y+44	; 0x2c
    3660:	28 2f       	mov	r18, r24
    3662:	33 27       	eor	r19, r19
    3664:	27 fd       	sbrc	r18, 7
    3666:	30 95       	com	r19
    3668:	43 2f       	mov	r20, r19
    366a:	53 2f       	mov	r21, r19
    366c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    366e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3670:	af 8d       	ldd	r26, Y+31	; 0x1f
    3672:	b8 a1       	ldd	r27, Y+32	; 0x20
    3674:	82 17       	cp	r24, r18
    3676:	93 07       	cpc	r25, r19
    3678:	a4 07       	cpc	r26, r20
    367a:	b5 07       	cpc	r27, r21
    367c:	0c f0       	brlt	.+2      	; 0x3680 <SevSeg_voidSingleRangeCounter+0x330>
    367e:	62 cf       	rjmp	.-316    	; 0x3544 <SevSeg_voidSingleRangeCounter+0x1f4>
				DIO_voidSetPortValue(Sev_PORT,Sev_numbers[Local_Counter2]);
				_delay_ms(Sev_DELAY);
			}
		}
	}
}
    3680:	e1 96       	adiw	r28, 0x31	; 49
    3682:	0f b6       	in	r0, 0x3f	; 63
    3684:	f8 94       	cli
    3686:	de bf       	out	0x3e, r29	; 62
    3688:	0f be       	out	0x3f, r0	; 63
    368a:	cd bf       	out	0x3d, r28	; 61
    368c:	cf 91       	pop	r28
    368e:	df 91       	pop	r29
    3690:	08 95       	ret

00003692 <SevSeg_voidDoubleRangeCounter>:

void SevSeg_voidDoubleRangeCounter(s8 start,s8 end){
    3692:	df 93       	push	r29
    3694:	cf 93       	push	r28
    3696:	cd b7       	in	r28, 0x3d	; 61
    3698:	de b7       	in	r29, 0x3e	; 62
    369a:	e9 97       	sbiw	r28, 0x39	; 57
    369c:	0f b6       	in	r0, 0x3f	; 63
    369e:	f8 94       	cli
    36a0:	de bf       	out	0x3e, r29	; 62
    36a2:	0f be       	out	0x3f, r0	; 63
    36a4:	cd bf       	out	0x3d, r28	; 61
    36a6:	8b ab       	std	Y+51, r24	; 0x33
    36a8:	6c ab       	std	Y+52, r22	; 0x34
	s8 Sev_numbers[] = Sev_Array;
    36aa:	ce 01       	movw	r24, r28
    36ac:	89 96       	adiw	r24, 0x29	; 41
    36ae:	9e ab       	std	Y+54, r25	; 0x36
    36b0:	8d ab       	std	Y+53, r24	; 0x35
    36b2:	ea ea       	ldi	r30, 0xAA	; 170
    36b4:	f1 e0       	ldi	r31, 0x01	; 1
    36b6:	f8 af       	std	Y+56, r31	; 0x38
    36b8:	ef ab       	std	Y+55, r30	; 0x37
    36ba:	fa e0       	ldi	r31, 0x0A	; 10
    36bc:	f9 af       	std	Y+57, r31	; 0x39
    36be:	ef a9       	ldd	r30, Y+55	; 0x37
    36c0:	f8 ad       	ldd	r31, Y+56	; 0x38
    36c2:	00 80       	ld	r0, Z
    36c4:	8f a9       	ldd	r24, Y+55	; 0x37
    36c6:	98 ad       	ldd	r25, Y+56	; 0x38
    36c8:	01 96       	adiw	r24, 0x01	; 1
    36ca:	98 af       	std	Y+56, r25	; 0x38
    36cc:	8f ab       	std	Y+55, r24	; 0x37
    36ce:	ed a9       	ldd	r30, Y+53	; 0x35
    36d0:	fe a9       	ldd	r31, Y+54	; 0x36
    36d2:	00 82       	st	Z, r0
    36d4:	8d a9       	ldd	r24, Y+53	; 0x35
    36d6:	9e a9       	ldd	r25, Y+54	; 0x36
    36d8:	01 96       	adiw	r24, 0x01	; 1
    36da:	9e ab       	std	Y+54, r25	; 0x36
    36dc:	8d ab       	std	Y+53, r24	; 0x35
    36de:	99 ad       	ldd	r25, Y+57	; 0x39
    36e0:	91 50       	subi	r25, 0x01	; 1
    36e2:	99 af       	std	Y+57, r25	; 0x39
    36e4:	e9 ad       	ldd	r30, Y+57	; 0x39
    36e6:	ee 23       	and	r30, r30
    36e8:	51 f7       	brne	.-44     	; 0x36be <SevSeg_voidDoubleRangeCounter+0x2c>

	s8 Local_SevSegTwoStart = start / 10;
    36ea:	8b a9       	ldd	r24, Y+51	; 0x33
    36ec:	9a e0       	ldi	r25, 0x0A	; 10
    36ee:	69 2f       	mov	r22, r25
    36f0:	0e 94 6e 30 	call	0x60dc	; 0x60dc <__divmodqi4>
    36f4:	88 a7       	std	Y+40, r24	; 0x28
	s8 Local_SevSegOneStart = start % 10;
    36f6:	8b a9       	ldd	r24, Y+51	; 0x33
    36f8:	9a e0       	ldi	r25, 0x0A	; 10
    36fa:	69 2f       	mov	r22, r25
    36fc:	0e 94 6e 30 	call	0x60dc	; 0x60dc <__divmodqi4>
    3700:	89 2f       	mov	r24, r25
    3702:	8f a3       	std	Y+39, r24	; 0x27

	s8 Local_SevSegTwoEnd = end / 10;
    3704:	8c a9       	ldd	r24, Y+52	; 0x34
    3706:	9a e0       	ldi	r25, 0x0A	; 10
    3708:	69 2f       	mov	r22, r25
    370a:	0e 94 6e 30 	call	0x60dc	; 0x60dc <__divmodqi4>
    370e:	8e a3       	std	Y+38, r24	; 0x26
	s8 Local_SevSegOneEnd = end % 10;
    3710:	8c a9       	ldd	r24, Y+52	; 0x34
    3712:	9a e0       	ldi	r25, 0x0A	; 10
    3714:	69 2f       	mov	r22, r25
    3716:	0e 94 6e 30 	call	0x60dc	; 0x60dc <__divmodqi4>
    371a:	89 2f       	mov	r24, r25
    371c:	8d a3       	std	Y+37, r24	; 0x25

	s32 Local_Counter1 = 0;
    371e:	19 a2       	std	Y+33, r1	; 0x21
    3720:	1a a2       	std	Y+34, r1	; 0x22
    3722:	1b a2       	std	Y+35, r1	; 0x23
    3724:	1c a2       	std	Y+36, r1	; 0x24
	s32 Local_Counter2 = 0;
    3726:	1d 8e       	std	Y+29, r1	; 0x1d
    3728:	1e 8e       	std	Y+30, r1	; 0x1e
    372a:	1f 8e       	std	Y+31, r1	; 0x1f
    372c:	18 a2       	std	Y+32, r1	; 0x20

	if(Local_SevSegTwoStart >= 0 && Local_SevSegTwoStart < 10 && Local_SevSegTwoEnd < 10 && Local_SevSegTwoEnd >= 0){
    372e:	88 a5       	ldd	r24, Y+40	; 0x28
    3730:	88 23       	and	r24, r24
    3732:	0c f4       	brge	.+2      	; 0x3736 <SevSeg_voidDoubleRangeCounter+0xa4>
    3734:	05 c2       	rjmp	.+1034   	; 0x3b40 <SevSeg_voidDoubleRangeCounter+0x4ae>
    3736:	88 a5       	ldd	r24, Y+40	; 0x28
    3738:	8a 30       	cpi	r24, 0x0A	; 10
    373a:	0c f0       	brlt	.+2      	; 0x373e <SevSeg_voidDoubleRangeCounter+0xac>
    373c:	01 c2       	rjmp	.+1026   	; 0x3b40 <SevSeg_voidDoubleRangeCounter+0x4ae>
    373e:	8e a1       	ldd	r24, Y+38	; 0x26
    3740:	8a 30       	cpi	r24, 0x0A	; 10
    3742:	0c f0       	brlt	.+2      	; 0x3746 <SevSeg_voidDoubleRangeCounter+0xb4>
    3744:	fd c1       	rjmp	.+1018   	; 0x3b40 <SevSeg_voidDoubleRangeCounter+0x4ae>
    3746:	8e a1       	ldd	r24, Y+38	; 0x26
    3748:	88 23       	and	r24, r24
    374a:	0c f4       	brge	.+2      	; 0x374e <SevSeg_voidDoubleRangeCounter+0xbc>
    374c:	f9 c1       	rjmp	.+1010   	; 0x3b40 <SevSeg_voidDoubleRangeCounter+0x4ae>

		if(start < end){
    374e:	9b a9       	ldd	r25, Y+51	; 0x33
    3750:	8c a9       	ldd	r24, Y+52	; 0x34
    3752:	98 17       	cp	r25, r24
    3754:	0c f0       	brlt	.+2      	; 0x3758 <SevSeg_voidDoubleRangeCounter+0xc6>
    3756:	fc c0       	rjmp	.+504    	; 0x3950 <SevSeg_voidDoubleRangeCounter+0x2be>
			for(Local_Counter1 = Local_SevSegTwoStart; Local_Counter1 <= Local_SevSegTwoEnd; Local_Counter1++){
    3758:	88 a5       	ldd	r24, Y+40	; 0x28
    375a:	99 27       	eor	r25, r25
    375c:	87 fd       	sbrc	r24, 7
    375e:	90 95       	com	r25
    3760:	a9 2f       	mov	r26, r25
    3762:	b9 2f       	mov	r27, r25
    3764:	89 a3       	std	Y+33, r24	; 0x21
    3766:	9a a3       	std	Y+34, r25	; 0x22
    3768:	ab a3       	std	Y+35, r26	; 0x23
    376a:	bc a3       	std	Y+36, r27	; 0x24
    376c:	df c0       	rjmp	.+446    	; 0x392c <SevSeg_voidDoubleRangeCounter+0x29a>
				DIO_voidSetPortValue(Sev_PORT2,Sev_numbers[Local_Counter1]);
    376e:	89 a1       	ldd	r24, Y+33	; 0x21
    3770:	9a a1       	ldd	r25, Y+34	; 0x22
    3772:	ab a1       	ldd	r26, Y+35	; 0x23
    3774:	bc a1       	ldd	r27, Y+36	; 0x24
    3776:	9e 01       	movw	r18, r28
    3778:	27 5d       	subi	r18, 0xD7	; 215
    377a:	3f 4f       	sbci	r19, 0xFF	; 255
    377c:	f9 01       	movw	r30, r18
    377e:	e8 0f       	add	r30, r24
    3780:	f9 1f       	adc	r31, r25
    3782:	80 81       	ld	r24, Z
    3784:	98 2f       	mov	r25, r24
    3786:	84 e0       	ldi	r24, 0x04	; 4
    3788:	69 2f       	mov	r22, r25
    378a:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <DIO_voidSetPortValue>

				for(Local_Counter2 =Local_SevSegOneStart;Local_Counter2 <10; Local_Counter2++){
    378e:	8f a1       	ldd	r24, Y+39	; 0x27
    3790:	99 27       	eor	r25, r25
    3792:	87 fd       	sbrc	r24, 7
    3794:	90 95       	com	r25
    3796:	a9 2f       	mov	r26, r25
    3798:	b9 2f       	mov	r27, r25
    379a:	8d 8f       	std	Y+29, r24	; 0x1d
    379c:	9e 8f       	std	Y+30, r25	; 0x1e
    379e:	af 8f       	std	Y+31, r26	; 0x1f
    37a0:	b8 a3       	std	Y+32, r27	; 0x20
    37a2:	ae c0       	rjmp	.+348    	; 0x3900 <SevSeg_voidDoubleRangeCounter+0x26e>
					DIO_voidSetPortValue(Sev_PORT,Sev_numbers[Local_Counter2]);
    37a4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    37a6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    37a8:	af 8d       	ldd	r26, Y+31	; 0x1f
    37aa:	b8 a1       	ldd	r27, Y+32	; 0x20
    37ac:	9e 01       	movw	r18, r28
    37ae:	27 5d       	subi	r18, 0xD7	; 215
    37b0:	3f 4f       	sbci	r19, 0xFF	; 255
    37b2:	f9 01       	movw	r30, r18
    37b4:	e8 0f       	add	r30, r24
    37b6:	f9 1f       	adc	r31, r25
    37b8:	80 81       	ld	r24, Z
    37ba:	98 2f       	mov	r25, r24
    37bc:	82 e0       	ldi	r24, 0x02	; 2
    37be:	69 2f       	mov	r22, r25
    37c0:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <DIO_voidSetPortValue>
    37c4:	80 e0       	ldi	r24, 0x00	; 0
    37c6:	90 e0       	ldi	r25, 0x00	; 0
    37c8:	a0 e2       	ldi	r26, 0x20	; 32
    37ca:	b1 e4       	ldi	r27, 0x41	; 65
    37cc:	89 8f       	std	Y+25, r24	; 0x19
    37ce:	9a 8f       	std	Y+26, r25	; 0x1a
    37d0:	ab 8f       	std	Y+27, r26	; 0x1b
    37d2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    37d4:	69 8d       	ldd	r22, Y+25	; 0x19
    37d6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    37d8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    37da:	9c 8d       	ldd	r25, Y+28	; 0x1c
    37dc:	20 e0       	ldi	r18, 0x00	; 0
    37de:	30 e0       	ldi	r19, 0x00	; 0
    37e0:	4a e7       	ldi	r20, 0x7A	; 122
    37e2:	55 e4       	ldi	r21, 0x45	; 69
    37e4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    37e8:	dc 01       	movw	r26, r24
    37ea:	cb 01       	movw	r24, r22
    37ec:	8d 8b       	std	Y+21, r24	; 0x15
    37ee:	9e 8b       	std	Y+22, r25	; 0x16
    37f0:	af 8b       	std	Y+23, r26	; 0x17
    37f2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    37f4:	6d 89       	ldd	r22, Y+21	; 0x15
    37f6:	7e 89       	ldd	r23, Y+22	; 0x16
    37f8:	8f 89       	ldd	r24, Y+23	; 0x17
    37fa:	98 8d       	ldd	r25, Y+24	; 0x18
    37fc:	20 e0       	ldi	r18, 0x00	; 0
    37fe:	30 e0       	ldi	r19, 0x00	; 0
    3800:	40 e8       	ldi	r20, 0x80	; 128
    3802:	5f e3       	ldi	r21, 0x3F	; 63
    3804:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3808:	88 23       	and	r24, r24
    380a:	2c f4       	brge	.+10     	; 0x3816 <SevSeg_voidDoubleRangeCounter+0x184>
		__ticks = 1;
    380c:	81 e0       	ldi	r24, 0x01	; 1
    380e:	90 e0       	ldi	r25, 0x00	; 0
    3810:	9c 8b       	std	Y+20, r25	; 0x14
    3812:	8b 8b       	std	Y+19, r24	; 0x13
    3814:	3f c0       	rjmp	.+126    	; 0x3894 <SevSeg_voidDoubleRangeCounter+0x202>
	else if (__tmp > 65535)
    3816:	6d 89       	ldd	r22, Y+21	; 0x15
    3818:	7e 89       	ldd	r23, Y+22	; 0x16
    381a:	8f 89       	ldd	r24, Y+23	; 0x17
    381c:	98 8d       	ldd	r25, Y+24	; 0x18
    381e:	20 e0       	ldi	r18, 0x00	; 0
    3820:	3f ef       	ldi	r19, 0xFF	; 255
    3822:	4f e7       	ldi	r20, 0x7F	; 127
    3824:	57 e4       	ldi	r21, 0x47	; 71
    3826:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    382a:	18 16       	cp	r1, r24
    382c:	4c f5       	brge	.+82     	; 0x3880 <SevSeg_voidDoubleRangeCounter+0x1ee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    382e:	69 8d       	ldd	r22, Y+25	; 0x19
    3830:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3832:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3834:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3836:	20 e0       	ldi	r18, 0x00	; 0
    3838:	30 e0       	ldi	r19, 0x00	; 0
    383a:	40 e2       	ldi	r20, 0x20	; 32
    383c:	51 e4       	ldi	r21, 0x41	; 65
    383e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3842:	dc 01       	movw	r26, r24
    3844:	cb 01       	movw	r24, r22
    3846:	bc 01       	movw	r22, r24
    3848:	cd 01       	movw	r24, r26
    384a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    384e:	dc 01       	movw	r26, r24
    3850:	cb 01       	movw	r24, r22
    3852:	9c 8b       	std	Y+20, r25	; 0x14
    3854:	8b 8b       	std	Y+19, r24	; 0x13
    3856:	0f c0       	rjmp	.+30     	; 0x3876 <SevSeg_voidDoubleRangeCounter+0x1e4>
    3858:	80 e9       	ldi	r24, 0x90	; 144
    385a:	91 e0       	ldi	r25, 0x01	; 1
    385c:	9a 8b       	std	Y+18, r25	; 0x12
    385e:	89 8b       	std	Y+17, r24	; 0x11
    3860:	89 89       	ldd	r24, Y+17	; 0x11
    3862:	9a 89       	ldd	r25, Y+18	; 0x12
    3864:	01 97       	sbiw	r24, 0x01	; 1
    3866:	f1 f7       	brne	.-4      	; 0x3864 <SevSeg_voidDoubleRangeCounter+0x1d2>
    3868:	9a 8b       	std	Y+18, r25	; 0x12
    386a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    386c:	8b 89       	ldd	r24, Y+19	; 0x13
    386e:	9c 89       	ldd	r25, Y+20	; 0x14
    3870:	01 97       	sbiw	r24, 0x01	; 1
    3872:	9c 8b       	std	Y+20, r25	; 0x14
    3874:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3876:	8b 89       	ldd	r24, Y+19	; 0x13
    3878:	9c 89       	ldd	r25, Y+20	; 0x14
    387a:	00 97       	sbiw	r24, 0x00	; 0
    387c:	69 f7       	brne	.-38     	; 0x3858 <SevSeg_voidDoubleRangeCounter+0x1c6>
    387e:	14 c0       	rjmp	.+40     	; 0x38a8 <SevSeg_voidDoubleRangeCounter+0x216>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3880:	6d 89       	ldd	r22, Y+21	; 0x15
    3882:	7e 89       	ldd	r23, Y+22	; 0x16
    3884:	8f 89       	ldd	r24, Y+23	; 0x17
    3886:	98 8d       	ldd	r25, Y+24	; 0x18
    3888:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    388c:	dc 01       	movw	r26, r24
    388e:	cb 01       	movw	r24, r22
    3890:	9c 8b       	std	Y+20, r25	; 0x14
    3892:	8b 8b       	std	Y+19, r24	; 0x13
    3894:	8b 89       	ldd	r24, Y+19	; 0x13
    3896:	9c 89       	ldd	r25, Y+20	; 0x14
    3898:	98 8b       	std	Y+16, r25	; 0x10
    389a:	8f 87       	std	Y+15, r24	; 0x0f
    389c:	8f 85       	ldd	r24, Y+15	; 0x0f
    389e:	98 89       	ldd	r25, Y+16	; 0x10
    38a0:	01 97       	sbiw	r24, 0x01	; 1
    38a2:	f1 f7       	brne	.-4      	; 0x38a0 <SevSeg_voidDoubleRangeCounter+0x20e>
    38a4:	98 8b       	std	Y+16, r25	; 0x10
    38a6:	8f 87       	std	Y+15, r24	; 0x0f
					_delay_ms(Sev_DELAY);

					if(Local_Counter2 == Local_SevSegOneEnd && Local_Counter1 == Local_SevSegTwoEnd){
    38a8:	8d a1       	ldd	r24, Y+37	; 0x25
    38aa:	28 2f       	mov	r18, r24
    38ac:	33 27       	eor	r19, r19
    38ae:	27 fd       	sbrc	r18, 7
    38b0:	30 95       	com	r19
    38b2:	43 2f       	mov	r20, r19
    38b4:	53 2f       	mov	r21, r19
    38b6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    38b8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    38ba:	af 8d       	ldd	r26, Y+31	; 0x1f
    38bc:	b8 a1       	ldd	r27, Y+32	; 0x20
    38be:	28 17       	cp	r18, r24
    38c0:	39 07       	cpc	r19, r25
    38c2:	4a 07       	cpc	r20, r26
    38c4:	5b 07       	cpc	r21, r27
    38c6:	89 f4       	brne	.+34     	; 0x38ea <SevSeg_voidDoubleRangeCounter+0x258>
    38c8:	8e a1       	ldd	r24, Y+38	; 0x26
    38ca:	28 2f       	mov	r18, r24
    38cc:	33 27       	eor	r19, r19
    38ce:	27 fd       	sbrc	r18, 7
    38d0:	30 95       	com	r19
    38d2:	43 2f       	mov	r20, r19
    38d4:	53 2f       	mov	r21, r19
    38d6:	89 a1       	ldd	r24, Y+33	; 0x21
    38d8:	9a a1       	ldd	r25, Y+34	; 0x22
    38da:	ab a1       	ldd	r26, Y+35	; 0x23
    38dc:	bc a1       	ldd	r27, Y+36	; 0x24
    38de:	28 17       	cp	r18, r24
    38e0:	39 07       	cpc	r19, r25
    38e2:	4a 07       	cpc	r20, r26
    38e4:	5b 07       	cpc	r21, r27
    38e6:	09 f4       	brne	.+2      	; 0x38ea <SevSeg_voidDoubleRangeCounter+0x258>
    38e8:	2b c1       	rjmp	.+598    	; 0x3b40 <SevSeg_voidDoubleRangeCounter+0x4ae>

		if(start < end){
			for(Local_Counter1 = Local_SevSegTwoStart; Local_Counter1 <= Local_SevSegTwoEnd; Local_Counter1++){
				DIO_voidSetPortValue(Sev_PORT2,Sev_numbers[Local_Counter1]);

				for(Local_Counter2 =Local_SevSegOneStart;Local_Counter2 <10; Local_Counter2++){
    38ea:	8d 8d       	ldd	r24, Y+29	; 0x1d
    38ec:	9e 8d       	ldd	r25, Y+30	; 0x1e
    38ee:	af 8d       	ldd	r26, Y+31	; 0x1f
    38f0:	b8 a1       	ldd	r27, Y+32	; 0x20
    38f2:	01 96       	adiw	r24, 0x01	; 1
    38f4:	a1 1d       	adc	r26, r1
    38f6:	b1 1d       	adc	r27, r1
    38f8:	8d 8f       	std	Y+29, r24	; 0x1d
    38fa:	9e 8f       	std	Y+30, r25	; 0x1e
    38fc:	af 8f       	std	Y+31, r26	; 0x1f
    38fe:	b8 a3       	std	Y+32, r27	; 0x20
    3900:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3902:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3904:	af 8d       	ldd	r26, Y+31	; 0x1f
    3906:	b8 a1       	ldd	r27, Y+32	; 0x20
    3908:	8a 30       	cpi	r24, 0x0A	; 10
    390a:	91 05       	cpc	r25, r1
    390c:	a1 05       	cpc	r26, r1
    390e:	b1 05       	cpc	r27, r1
    3910:	0c f4       	brge	.+2      	; 0x3914 <SevSeg_voidDoubleRangeCounter+0x282>
    3912:	48 cf       	rjmp	.-368    	; 0x37a4 <SevSeg_voidDoubleRangeCounter+0x112>
					if(Local_Counter2 == Local_SevSegOneEnd && Local_Counter1 == Local_SevSegTwoEnd){
						return;
					}
				}

				Local_SevSegOneStart = 0;
    3914:	1f a2       	std	Y+39, r1	; 0x27
	s32 Local_Counter2 = 0;

	if(Local_SevSegTwoStart >= 0 && Local_SevSegTwoStart < 10 && Local_SevSegTwoEnd < 10 && Local_SevSegTwoEnd >= 0){

		if(start < end){
			for(Local_Counter1 = Local_SevSegTwoStart; Local_Counter1 <= Local_SevSegTwoEnd; Local_Counter1++){
    3916:	89 a1       	ldd	r24, Y+33	; 0x21
    3918:	9a a1       	ldd	r25, Y+34	; 0x22
    391a:	ab a1       	ldd	r26, Y+35	; 0x23
    391c:	bc a1       	ldd	r27, Y+36	; 0x24
    391e:	01 96       	adiw	r24, 0x01	; 1
    3920:	a1 1d       	adc	r26, r1
    3922:	b1 1d       	adc	r27, r1
    3924:	89 a3       	std	Y+33, r24	; 0x21
    3926:	9a a3       	std	Y+34, r25	; 0x22
    3928:	ab a3       	std	Y+35, r26	; 0x23
    392a:	bc a3       	std	Y+36, r27	; 0x24
    392c:	8e a1       	ldd	r24, Y+38	; 0x26
    392e:	28 2f       	mov	r18, r24
    3930:	33 27       	eor	r19, r19
    3932:	27 fd       	sbrc	r18, 7
    3934:	30 95       	com	r19
    3936:	43 2f       	mov	r20, r19
    3938:	53 2f       	mov	r21, r19
    393a:	89 a1       	ldd	r24, Y+33	; 0x21
    393c:	9a a1       	ldd	r25, Y+34	; 0x22
    393e:	ab a1       	ldd	r26, Y+35	; 0x23
    3940:	bc a1       	ldd	r27, Y+36	; 0x24
    3942:	28 17       	cp	r18, r24
    3944:	39 07       	cpc	r19, r25
    3946:	4a 07       	cpc	r20, r26
    3948:	5b 07       	cpc	r21, r27
    394a:	0c f0       	brlt	.+2      	; 0x394e <SevSeg_voidDoubleRangeCounter+0x2bc>
    394c:	10 cf       	rjmp	.-480    	; 0x376e <SevSeg_voidDoubleRangeCounter+0xdc>
    394e:	f8 c0       	rjmp	.+496    	; 0x3b40 <SevSeg_voidDoubleRangeCounter+0x4ae>

				Local_SevSegOneStart = 0;
			}
		}
		else{
			for(Local_Counter1 = Local_SevSegTwoStart; Local_Counter1 >= Local_SevSegTwoEnd; Local_Counter1--){
    3950:	88 a5       	ldd	r24, Y+40	; 0x28
    3952:	99 27       	eor	r25, r25
    3954:	87 fd       	sbrc	r24, 7
    3956:	90 95       	com	r25
    3958:	a9 2f       	mov	r26, r25
    395a:	b9 2f       	mov	r27, r25
    395c:	89 a3       	std	Y+33, r24	; 0x21
    395e:	9a a3       	std	Y+34, r25	; 0x22
    3960:	ab a3       	std	Y+35, r26	; 0x23
    3962:	bc a3       	std	Y+36, r27	; 0x24
    3964:	dc c0       	rjmp	.+440    	; 0x3b1e <SevSeg_voidDoubleRangeCounter+0x48c>

				DIO_voidSetPortValue(Sev_PORT2,Sev_numbers[Local_Counter1]);
    3966:	89 a1       	ldd	r24, Y+33	; 0x21
    3968:	9a a1       	ldd	r25, Y+34	; 0x22
    396a:	ab a1       	ldd	r26, Y+35	; 0x23
    396c:	bc a1       	ldd	r27, Y+36	; 0x24
    396e:	9e 01       	movw	r18, r28
    3970:	27 5d       	subi	r18, 0xD7	; 215
    3972:	3f 4f       	sbci	r19, 0xFF	; 255
    3974:	f9 01       	movw	r30, r18
    3976:	e8 0f       	add	r30, r24
    3978:	f9 1f       	adc	r31, r25
    397a:	80 81       	ld	r24, Z
    397c:	98 2f       	mov	r25, r24
    397e:	84 e0       	ldi	r24, 0x04	; 4
    3980:	69 2f       	mov	r22, r25
    3982:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <DIO_voidSetPortValue>

				for(Local_Counter2 =Local_SevSegOneStart;Local_Counter2 >= 0; Local_Counter2--){
    3986:	8f a1       	ldd	r24, Y+39	; 0x27
    3988:	99 27       	eor	r25, r25
    398a:	87 fd       	sbrc	r24, 7
    398c:	90 95       	com	r25
    398e:	a9 2f       	mov	r26, r25
    3990:	b9 2f       	mov	r27, r25
    3992:	8d 8f       	std	Y+29, r24	; 0x1d
    3994:	9e 8f       	std	Y+30, r25	; 0x1e
    3996:	af 8f       	std	Y+31, r26	; 0x1f
    3998:	b8 a3       	std	Y+32, r27	; 0x20
    399a:	ad c0       	rjmp	.+346    	; 0x3af6 <SevSeg_voidDoubleRangeCounter+0x464>

					DIO_voidSetPortValue(Sev_PORT,Sev_numbers[Local_Counter2]);
    399c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    399e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    39a0:	af 8d       	ldd	r26, Y+31	; 0x1f
    39a2:	b8 a1       	ldd	r27, Y+32	; 0x20
    39a4:	9e 01       	movw	r18, r28
    39a6:	27 5d       	subi	r18, 0xD7	; 215
    39a8:	3f 4f       	sbci	r19, 0xFF	; 255
    39aa:	f9 01       	movw	r30, r18
    39ac:	e8 0f       	add	r30, r24
    39ae:	f9 1f       	adc	r31, r25
    39b0:	80 81       	ld	r24, Z
    39b2:	98 2f       	mov	r25, r24
    39b4:	82 e0       	ldi	r24, 0x02	; 2
    39b6:	69 2f       	mov	r22, r25
    39b8:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <DIO_voidSetPortValue>
    39bc:	80 e0       	ldi	r24, 0x00	; 0
    39be:	90 e0       	ldi	r25, 0x00	; 0
    39c0:	a0 e2       	ldi	r26, 0x20	; 32
    39c2:	b1 e4       	ldi	r27, 0x41	; 65
    39c4:	8b 87       	std	Y+11, r24	; 0x0b
    39c6:	9c 87       	std	Y+12, r25	; 0x0c
    39c8:	ad 87       	std	Y+13, r26	; 0x0d
    39ca:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    39cc:	6b 85       	ldd	r22, Y+11	; 0x0b
    39ce:	7c 85       	ldd	r23, Y+12	; 0x0c
    39d0:	8d 85       	ldd	r24, Y+13	; 0x0d
    39d2:	9e 85       	ldd	r25, Y+14	; 0x0e
    39d4:	20 e0       	ldi	r18, 0x00	; 0
    39d6:	30 e0       	ldi	r19, 0x00	; 0
    39d8:	4a e7       	ldi	r20, 0x7A	; 122
    39da:	55 e4       	ldi	r21, 0x45	; 69
    39dc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    39e0:	dc 01       	movw	r26, r24
    39e2:	cb 01       	movw	r24, r22
    39e4:	8f 83       	std	Y+7, r24	; 0x07
    39e6:	98 87       	std	Y+8, r25	; 0x08
    39e8:	a9 87       	std	Y+9, r26	; 0x09
    39ea:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    39ec:	6f 81       	ldd	r22, Y+7	; 0x07
    39ee:	78 85       	ldd	r23, Y+8	; 0x08
    39f0:	89 85       	ldd	r24, Y+9	; 0x09
    39f2:	9a 85       	ldd	r25, Y+10	; 0x0a
    39f4:	20 e0       	ldi	r18, 0x00	; 0
    39f6:	30 e0       	ldi	r19, 0x00	; 0
    39f8:	40 e8       	ldi	r20, 0x80	; 128
    39fa:	5f e3       	ldi	r21, 0x3F	; 63
    39fc:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3a00:	88 23       	and	r24, r24
    3a02:	2c f4       	brge	.+10     	; 0x3a0e <SevSeg_voidDoubleRangeCounter+0x37c>
		__ticks = 1;
    3a04:	81 e0       	ldi	r24, 0x01	; 1
    3a06:	90 e0       	ldi	r25, 0x00	; 0
    3a08:	9e 83       	std	Y+6, r25	; 0x06
    3a0a:	8d 83       	std	Y+5, r24	; 0x05
    3a0c:	3f c0       	rjmp	.+126    	; 0x3a8c <SevSeg_voidDoubleRangeCounter+0x3fa>
	else if (__tmp > 65535)
    3a0e:	6f 81       	ldd	r22, Y+7	; 0x07
    3a10:	78 85       	ldd	r23, Y+8	; 0x08
    3a12:	89 85       	ldd	r24, Y+9	; 0x09
    3a14:	9a 85       	ldd	r25, Y+10	; 0x0a
    3a16:	20 e0       	ldi	r18, 0x00	; 0
    3a18:	3f ef       	ldi	r19, 0xFF	; 255
    3a1a:	4f e7       	ldi	r20, 0x7F	; 127
    3a1c:	57 e4       	ldi	r21, 0x47	; 71
    3a1e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3a22:	18 16       	cp	r1, r24
    3a24:	4c f5       	brge	.+82     	; 0x3a78 <SevSeg_voidDoubleRangeCounter+0x3e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3a26:	6b 85       	ldd	r22, Y+11	; 0x0b
    3a28:	7c 85       	ldd	r23, Y+12	; 0x0c
    3a2a:	8d 85       	ldd	r24, Y+13	; 0x0d
    3a2c:	9e 85       	ldd	r25, Y+14	; 0x0e
    3a2e:	20 e0       	ldi	r18, 0x00	; 0
    3a30:	30 e0       	ldi	r19, 0x00	; 0
    3a32:	40 e2       	ldi	r20, 0x20	; 32
    3a34:	51 e4       	ldi	r21, 0x41	; 65
    3a36:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a3a:	dc 01       	movw	r26, r24
    3a3c:	cb 01       	movw	r24, r22
    3a3e:	bc 01       	movw	r22, r24
    3a40:	cd 01       	movw	r24, r26
    3a42:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3a46:	dc 01       	movw	r26, r24
    3a48:	cb 01       	movw	r24, r22
    3a4a:	9e 83       	std	Y+6, r25	; 0x06
    3a4c:	8d 83       	std	Y+5, r24	; 0x05
    3a4e:	0f c0       	rjmp	.+30     	; 0x3a6e <SevSeg_voidDoubleRangeCounter+0x3dc>
    3a50:	80 e9       	ldi	r24, 0x90	; 144
    3a52:	91 e0       	ldi	r25, 0x01	; 1
    3a54:	9c 83       	std	Y+4, r25	; 0x04
    3a56:	8b 83       	std	Y+3, r24	; 0x03
    3a58:	8b 81       	ldd	r24, Y+3	; 0x03
    3a5a:	9c 81       	ldd	r25, Y+4	; 0x04
    3a5c:	01 97       	sbiw	r24, 0x01	; 1
    3a5e:	f1 f7       	brne	.-4      	; 0x3a5c <SevSeg_voidDoubleRangeCounter+0x3ca>
    3a60:	9c 83       	std	Y+4, r25	; 0x04
    3a62:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3a64:	8d 81       	ldd	r24, Y+5	; 0x05
    3a66:	9e 81       	ldd	r25, Y+6	; 0x06
    3a68:	01 97       	sbiw	r24, 0x01	; 1
    3a6a:	9e 83       	std	Y+6, r25	; 0x06
    3a6c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3a6e:	8d 81       	ldd	r24, Y+5	; 0x05
    3a70:	9e 81       	ldd	r25, Y+6	; 0x06
    3a72:	00 97       	sbiw	r24, 0x00	; 0
    3a74:	69 f7       	brne	.-38     	; 0x3a50 <SevSeg_voidDoubleRangeCounter+0x3be>
    3a76:	14 c0       	rjmp	.+40     	; 0x3aa0 <SevSeg_voidDoubleRangeCounter+0x40e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3a78:	6f 81       	ldd	r22, Y+7	; 0x07
    3a7a:	78 85       	ldd	r23, Y+8	; 0x08
    3a7c:	89 85       	ldd	r24, Y+9	; 0x09
    3a7e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3a80:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3a84:	dc 01       	movw	r26, r24
    3a86:	cb 01       	movw	r24, r22
    3a88:	9e 83       	std	Y+6, r25	; 0x06
    3a8a:	8d 83       	std	Y+5, r24	; 0x05
    3a8c:	8d 81       	ldd	r24, Y+5	; 0x05
    3a8e:	9e 81       	ldd	r25, Y+6	; 0x06
    3a90:	9a 83       	std	Y+2, r25	; 0x02
    3a92:	89 83       	std	Y+1, r24	; 0x01
    3a94:	89 81       	ldd	r24, Y+1	; 0x01
    3a96:	9a 81       	ldd	r25, Y+2	; 0x02
    3a98:	01 97       	sbiw	r24, 0x01	; 1
    3a9a:	f1 f7       	brne	.-4      	; 0x3a98 <SevSeg_voidDoubleRangeCounter+0x406>
    3a9c:	9a 83       	std	Y+2, r25	; 0x02
    3a9e:	89 83       	std	Y+1, r24	; 0x01
					_delay_ms(Sev_DELAY);

					if(Local_Counter2 == Local_SevSegOneEnd && Local_Counter1 == Local_SevSegTwoEnd){
    3aa0:	8d a1       	ldd	r24, Y+37	; 0x25
    3aa2:	28 2f       	mov	r18, r24
    3aa4:	33 27       	eor	r19, r19
    3aa6:	27 fd       	sbrc	r18, 7
    3aa8:	30 95       	com	r19
    3aaa:	43 2f       	mov	r20, r19
    3aac:	53 2f       	mov	r21, r19
    3aae:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3ab0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3ab2:	af 8d       	ldd	r26, Y+31	; 0x1f
    3ab4:	b8 a1       	ldd	r27, Y+32	; 0x20
    3ab6:	28 17       	cp	r18, r24
    3ab8:	39 07       	cpc	r19, r25
    3aba:	4a 07       	cpc	r20, r26
    3abc:	5b 07       	cpc	r21, r27
    3abe:	81 f4       	brne	.+32     	; 0x3ae0 <SevSeg_voidDoubleRangeCounter+0x44e>
    3ac0:	8e a1       	ldd	r24, Y+38	; 0x26
    3ac2:	28 2f       	mov	r18, r24
    3ac4:	33 27       	eor	r19, r19
    3ac6:	27 fd       	sbrc	r18, 7
    3ac8:	30 95       	com	r19
    3aca:	43 2f       	mov	r20, r19
    3acc:	53 2f       	mov	r21, r19
    3ace:	89 a1       	ldd	r24, Y+33	; 0x21
    3ad0:	9a a1       	ldd	r25, Y+34	; 0x22
    3ad2:	ab a1       	ldd	r26, Y+35	; 0x23
    3ad4:	bc a1       	ldd	r27, Y+36	; 0x24
    3ad6:	28 17       	cp	r18, r24
    3ad8:	39 07       	cpc	r19, r25
    3ada:	4a 07       	cpc	r20, r26
    3adc:	5b 07       	cpc	r21, r27
    3ade:	81 f1       	breq	.+96     	; 0x3b40 <SevSeg_voidDoubleRangeCounter+0x4ae>
		else{
			for(Local_Counter1 = Local_SevSegTwoStart; Local_Counter1 >= Local_SevSegTwoEnd; Local_Counter1--){

				DIO_voidSetPortValue(Sev_PORT2,Sev_numbers[Local_Counter1]);

				for(Local_Counter2 =Local_SevSegOneStart;Local_Counter2 >= 0; Local_Counter2--){
    3ae0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3ae2:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3ae4:	af 8d       	ldd	r26, Y+31	; 0x1f
    3ae6:	b8 a1       	ldd	r27, Y+32	; 0x20
    3ae8:	01 97       	sbiw	r24, 0x01	; 1
    3aea:	a1 09       	sbc	r26, r1
    3aec:	b1 09       	sbc	r27, r1
    3aee:	8d 8f       	std	Y+29, r24	; 0x1d
    3af0:	9e 8f       	std	Y+30, r25	; 0x1e
    3af2:	af 8f       	std	Y+31, r26	; 0x1f
    3af4:	b8 a3       	std	Y+32, r27	; 0x20
    3af6:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3af8:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3afa:	af 8d       	ldd	r26, Y+31	; 0x1f
    3afc:	b8 a1       	ldd	r27, Y+32	; 0x20
    3afe:	bb 23       	and	r27, r27
    3b00:	0c f0       	brlt	.+2      	; 0x3b04 <SevSeg_voidDoubleRangeCounter+0x472>
    3b02:	4c cf       	rjmp	.-360    	; 0x399c <SevSeg_voidDoubleRangeCounter+0x30a>
					if(Local_Counter2 == Local_SevSegOneEnd && Local_Counter1 == Local_SevSegTwoEnd){
						return;
					}
				}

				Local_SevSegOneStart = 9;
    3b04:	89 e0       	ldi	r24, 0x09	; 9
    3b06:	8f a3       	std	Y+39, r24	; 0x27

				Local_SevSegOneStart = 0;
			}
		}
		else{
			for(Local_Counter1 = Local_SevSegTwoStart; Local_Counter1 >= Local_SevSegTwoEnd; Local_Counter1--){
    3b08:	89 a1       	ldd	r24, Y+33	; 0x21
    3b0a:	9a a1       	ldd	r25, Y+34	; 0x22
    3b0c:	ab a1       	ldd	r26, Y+35	; 0x23
    3b0e:	bc a1       	ldd	r27, Y+36	; 0x24
    3b10:	01 97       	sbiw	r24, 0x01	; 1
    3b12:	a1 09       	sbc	r26, r1
    3b14:	b1 09       	sbc	r27, r1
    3b16:	89 a3       	std	Y+33, r24	; 0x21
    3b18:	9a a3       	std	Y+34, r25	; 0x22
    3b1a:	ab a3       	std	Y+35, r26	; 0x23
    3b1c:	bc a3       	std	Y+36, r27	; 0x24
    3b1e:	8e a1       	ldd	r24, Y+38	; 0x26
    3b20:	28 2f       	mov	r18, r24
    3b22:	33 27       	eor	r19, r19
    3b24:	27 fd       	sbrc	r18, 7
    3b26:	30 95       	com	r19
    3b28:	43 2f       	mov	r20, r19
    3b2a:	53 2f       	mov	r21, r19
    3b2c:	89 a1       	ldd	r24, Y+33	; 0x21
    3b2e:	9a a1       	ldd	r25, Y+34	; 0x22
    3b30:	ab a1       	ldd	r26, Y+35	; 0x23
    3b32:	bc a1       	ldd	r27, Y+36	; 0x24
    3b34:	82 17       	cp	r24, r18
    3b36:	93 07       	cpc	r25, r19
    3b38:	a4 07       	cpc	r26, r20
    3b3a:	b5 07       	cpc	r27, r21
    3b3c:	0c f0       	brlt	.+2      	; 0x3b40 <SevSeg_voidDoubleRangeCounter+0x4ae>
    3b3e:	13 cf       	rjmp	.-474    	; 0x3966 <SevSeg_voidDoubleRangeCounter+0x2d4>

				Local_SevSegOneStart = 9;
			}
		}
	}
}
    3b40:	e9 96       	adiw	r28, 0x39	; 57
    3b42:	0f b6       	in	r0, 0x3f	; 63
    3b44:	f8 94       	cli
    3b46:	de bf       	out	0x3e, r29	; 62
    3b48:	0f be       	out	0x3f, r0	; 63
    3b4a:	cd bf       	out	0x3d, r28	; 61
    3b4c:	cf 91       	pop	r28
    3b4e:	df 91       	pop	r29
    3b50:	08 95       	ret

00003b52 <SevSeg_voidBCDDisplay>:

void SevSeg_voidBCDDisplay(u8 port, u8 number){
    3b52:	df 93       	push	r29
    3b54:	cf 93       	push	r28
    3b56:	00 d0       	rcall	.+0      	; 0x3b58 <SevSeg_voidBCDDisplay+0x6>
    3b58:	cd b7       	in	r28, 0x3d	; 61
    3b5a:	de b7       	in	r29, 0x3e	; 62
    3b5c:	89 83       	std	Y+1, r24	; 0x01
    3b5e:	6a 83       	std	Y+2, r22	; 0x02
	DIO_voidSetPortValue(port, number);
    3b60:	89 81       	ldd	r24, Y+1	; 0x01
    3b62:	6a 81       	ldd	r22, Y+2	; 0x02
    3b64:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <DIO_voidSetPortValue>
}
    3b68:	0f 90       	pop	r0
    3b6a:	0f 90       	pop	r0
    3b6c:	cf 91       	pop	r28
    3b6e:	df 91       	pop	r29
    3b70:	08 95       	ret

00003b72 <SevSeg_voidBCDDoubleDisplay>:

void SevSeg_voidBCDDoubleDisplay(s8 start,s8 end){
    3b72:	df 93       	push	r29
    3b74:	cf 93       	push	r28
    3b76:	cd b7       	in	r28, 0x3d	; 61
    3b78:	de b7       	in	r29, 0x3e	; 62
    3b7a:	ab 97       	sbiw	r28, 0x2b	; 43
    3b7c:	0f b6       	in	r0, 0x3f	; 63
    3b7e:	f8 94       	cli
    3b80:	de bf       	out	0x3e, r29	; 62
    3b82:	0f be       	out	0x3f, r0	; 63
    3b84:	cd bf       	out	0x3d, r28	; 61
    3b86:	8a a7       	std	Y+42, r24	; 0x2a
    3b88:	6b a7       	std	Y+43, r22	; 0x2b
	s8 Local_SevSegTwoStart = start / 10;
    3b8a:	8a a5       	ldd	r24, Y+42	; 0x2a
    3b8c:	9a e0       	ldi	r25, 0x0A	; 10
    3b8e:	69 2f       	mov	r22, r25
    3b90:	0e 94 6e 30 	call	0x60dc	; 0x60dc <__divmodqi4>
    3b94:	89 a7       	std	Y+41, r24	; 0x29
	s8 Local_SevSegOneStart = start % 10;
    3b96:	8a a5       	ldd	r24, Y+42	; 0x2a
    3b98:	9a e0       	ldi	r25, 0x0A	; 10
    3b9a:	69 2f       	mov	r22, r25
    3b9c:	0e 94 6e 30 	call	0x60dc	; 0x60dc <__divmodqi4>
    3ba0:	89 2f       	mov	r24, r25
    3ba2:	88 a7       	std	Y+40, r24	; 0x28

	s8 Local_SevSegTwoEnd = end / 10;
    3ba4:	8b a5       	ldd	r24, Y+43	; 0x2b
    3ba6:	9a e0       	ldi	r25, 0x0A	; 10
    3ba8:	69 2f       	mov	r22, r25
    3baa:	0e 94 6e 30 	call	0x60dc	; 0x60dc <__divmodqi4>
    3bae:	8f a3       	std	Y+39, r24	; 0x27
	s8 Local_SevSegOneEnd = end % 10;
    3bb0:	8b a5       	ldd	r24, Y+43	; 0x2b
    3bb2:	9a e0       	ldi	r25, 0x0A	; 10
    3bb4:	69 2f       	mov	r22, r25
    3bb6:	0e 94 6e 30 	call	0x60dc	; 0x60dc <__divmodqi4>
    3bba:	89 2f       	mov	r24, r25
    3bbc:	8e a3       	std	Y+38, r24	; 0x26

	s32 Local_Counter1 = 0;
    3bbe:	1a a2       	std	Y+34, r1	; 0x22
    3bc0:	1b a2       	std	Y+35, r1	; 0x23
    3bc2:	1c a2       	std	Y+36, r1	; 0x24
    3bc4:	1d a2       	std	Y+37, r1	; 0x25
	s32 Local_Counter2 = 0;
    3bc6:	1e 8e       	std	Y+30, r1	; 0x1e
    3bc8:	1f 8e       	std	Y+31, r1	; 0x1f
    3bca:	18 a2       	std	Y+32, r1	; 0x20
    3bcc:	19 a2       	std	Y+33, r1	; 0x21
	u8 num = 0;
    3bce:	1d 8e       	std	Y+29, r1	; 0x1d
	if(Local_SevSegTwoStart >= 0 && Local_SevSegTwoStart < 10 && Local_SevSegTwoEnd < 10 && Local_SevSegTwoEnd >= 0){
    3bd0:	89 a5       	ldd	r24, Y+41	; 0x29
    3bd2:	88 23       	and	r24, r24
    3bd4:	0c f4       	brge	.+2      	; 0x3bd8 <SevSeg_voidBCDDoubleDisplay+0x66>
    3bd6:	11 c2       	rjmp	.+1058   	; 0x3ffa <SevSeg_voidBCDDoubleDisplay+0x488>
    3bd8:	89 a5       	ldd	r24, Y+41	; 0x29
    3bda:	8a 30       	cpi	r24, 0x0A	; 10
    3bdc:	0c f0       	brlt	.+2      	; 0x3be0 <SevSeg_voidBCDDoubleDisplay+0x6e>
    3bde:	0d c2       	rjmp	.+1050   	; 0x3ffa <SevSeg_voidBCDDoubleDisplay+0x488>
    3be0:	8f a1       	ldd	r24, Y+39	; 0x27
    3be2:	8a 30       	cpi	r24, 0x0A	; 10
    3be4:	0c f0       	brlt	.+2      	; 0x3be8 <SevSeg_voidBCDDoubleDisplay+0x76>
    3be6:	09 c2       	rjmp	.+1042   	; 0x3ffa <SevSeg_voidBCDDoubleDisplay+0x488>
    3be8:	8f a1       	ldd	r24, Y+39	; 0x27
    3bea:	88 23       	and	r24, r24
    3bec:	0c f4       	brge	.+2      	; 0x3bf0 <SevSeg_voidBCDDoubleDisplay+0x7e>
    3bee:	05 c2       	rjmp	.+1034   	; 0x3ffa <SevSeg_voidBCDDoubleDisplay+0x488>

		if(start < end){
    3bf0:	9a a5       	ldd	r25, Y+42	; 0x2a
    3bf2:	8b a5       	ldd	r24, Y+43	; 0x2b
    3bf4:	98 17       	cp	r25, r24
    3bf6:	0c f0       	brlt	.+2      	; 0x3bfa <SevSeg_voidBCDDoubleDisplay+0x88>
    3bf8:	02 c1       	rjmp	.+516    	; 0x3dfe <SevSeg_voidBCDDoubleDisplay+0x28c>
			for(Local_Counter1 = Local_SevSegTwoStart; Local_Counter1 <= Local_SevSegTwoEnd; Local_Counter1++){
    3bfa:	89 a5       	ldd	r24, Y+41	; 0x29
    3bfc:	99 27       	eor	r25, r25
    3bfe:	87 fd       	sbrc	r24, 7
    3c00:	90 95       	com	r25
    3c02:	a9 2f       	mov	r26, r25
    3c04:	b9 2f       	mov	r27, r25
    3c06:	8a a3       	std	Y+34, r24	; 0x22
    3c08:	9b a3       	std	Y+35, r25	; 0x23
    3c0a:	ac a3       	std	Y+36, r26	; 0x24
    3c0c:	bd a3       	std	Y+37, r27	; 0x25
    3c0e:	e5 c0       	rjmp	.+458    	; 0x3dda <SevSeg_voidBCDDoubleDisplay+0x268>
				num &= 0x0F;
    3c10:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3c12:	8f 70       	andi	r24, 0x0F	; 15
    3c14:	8d 8f       	std	Y+29, r24	; 0x1d
				num |= (Local_Counter1 << 4);
    3c16:	8a a1       	ldd	r24, Y+34	; 0x22
    3c18:	9b a1       	ldd	r25, Y+35	; 0x23
    3c1a:	ac a1       	ldd	r26, Y+36	; 0x24
    3c1c:	bd a1       	ldd	r27, Y+37	; 0x25
    3c1e:	88 0f       	add	r24, r24
    3c20:	99 1f       	adc	r25, r25
    3c22:	aa 1f       	adc	r26, r26
    3c24:	bb 1f       	adc	r27, r27
    3c26:	88 0f       	add	r24, r24
    3c28:	99 1f       	adc	r25, r25
    3c2a:	aa 1f       	adc	r26, r26
    3c2c:	bb 1f       	adc	r27, r27
    3c2e:	88 0f       	add	r24, r24
    3c30:	99 1f       	adc	r25, r25
    3c32:	aa 1f       	adc	r26, r26
    3c34:	bb 1f       	adc	r27, r27
    3c36:	88 0f       	add	r24, r24
    3c38:	99 1f       	adc	r25, r25
    3c3a:	aa 1f       	adc	r26, r26
    3c3c:	bb 1f       	adc	r27, r27
    3c3e:	98 2f       	mov	r25, r24
    3c40:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3c42:	89 2b       	or	r24, r25
    3c44:	8d 8f       	std	Y+29, r24	; 0x1d
				for(Local_Counter2 =Local_SevSegOneStart;Local_Counter2 <10; Local_Counter2++){
    3c46:	88 a5       	ldd	r24, Y+40	; 0x28
    3c48:	99 27       	eor	r25, r25
    3c4a:	87 fd       	sbrc	r24, 7
    3c4c:	90 95       	com	r25
    3c4e:	a9 2f       	mov	r26, r25
    3c50:	b9 2f       	mov	r27, r25
    3c52:	8e 8f       	std	Y+30, r24	; 0x1e
    3c54:	9f 8f       	std	Y+31, r25	; 0x1f
    3c56:	a8 a3       	std	Y+32, r26	; 0x20
    3c58:	b9 a3       	std	Y+33, r27	; 0x21
    3c5a:	a9 c0       	rjmp	.+338    	; 0x3dae <SevSeg_voidBCDDoubleDisplay+0x23c>
					num &= 0xF0;
    3c5c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3c5e:	80 7f       	andi	r24, 0xF0	; 240
    3c60:	8d 8f       	std	Y+29, r24	; 0x1d
					num |= Local_Counter2;
    3c62:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3c64:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3c66:	89 2b       	or	r24, r25
    3c68:	8d 8f       	std	Y+29, r24	; 0x1d
    3c6a:	80 e0       	ldi	r24, 0x00	; 0
    3c6c:	90 e0       	ldi	r25, 0x00	; 0
    3c6e:	a0 e2       	ldi	r26, 0x20	; 32
    3c70:	b1 e4       	ldi	r27, 0x41	; 65
    3c72:	89 8f       	std	Y+25, r24	; 0x19
    3c74:	9a 8f       	std	Y+26, r25	; 0x1a
    3c76:	ab 8f       	std	Y+27, r26	; 0x1b
    3c78:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3c7a:	69 8d       	ldd	r22, Y+25	; 0x19
    3c7c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3c7e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3c80:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3c82:	20 e0       	ldi	r18, 0x00	; 0
    3c84:	30 e0       	ldi	r19, 0x00	; 0
    3c86:	4a e7       	ldi	r20, 0x7A	; 122
    3c88:	55 e4       	ldi	r21, 0x45	; 69
    3c8a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c8e:	dc 01       	movw	r26, r24
    3c90:	cb 01       	movw	r24, r22
    3c92:	8d 8b       	std	Y+21, r24	; 0x15
    3c94:	9e 8b       	std	Y+22, r25	; 0x16
    3c96:	af 8b       	std	Y+23, r26	; 0x17
    3c98:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3c9a:	6d 89       	ldd	r22, Y+21	; 0x15
    3c9c:	7e 89       	ldd	r23, Y+22	; 0x16
    3c9e:	8f 89       	ldd	r24, Y+23	; 0x17
    3ca0:	98 8d       	ldd	r25, Y+24	; 0x18
    3ca2:	20 e0       	ldi	r18, 0x00	; 0
    3ca4:	30 e0       	ldi	r19, 0x00	; 0
    3ca6:	40 e8       	ldi	r20, 0x80	; 128
    3ca8:	5f e3       	ldi	r21, 0x3F	; 63
    3caa:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3cae:	88 23       	and	r24, r24
    3cb0:	2c f4       	brge	.+10     	; 0x3cbc <SevSeg_voidBCDDoubleDisplay+0x14a>
		__ticks = 1;
    3cb2:	81 e0       	ldi	r24, 0x01	; 1
    3cb4:	90 e0       	ldi	r25, 0x00	; 0
    3cb6:	9c 8b       	std	Y+20, r25	; 0x14
    3cb8:	8b 8b       	std	Y+19, r24	; 0x13
    3cba:	3f c0       	rjmp	.+126    	; 0x3d3a <SevSeg_voidBCDDoubleDisplay+0x1c8>
	else if (__tmp > 65535)
    3cbc:	6d 89       	ldd	r22, Y+21	; 0x15
    3cbe:	7e 89       	ldd	r23, Y+22	; 0x16
    3cc0:	8f 89       	ldd	r24, Y+23	; 0x17
    3cc2:	98 8d       	ldd	r25, Y+24	; 0x18
    3cc4:	20 e0       	ldi	r18, 0x00	; 0
    3cc6:	3f ef       	ldi	r19, 0xFF	; 255
    3cc8:	4f e7       	ldi	r20, 0x7F	; 127
    3cca:	57 e4       	ldi	r21, 0x47	; 71
    3ccc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3cd0:	18 16       	cp	r1, r24
    3cd2:	4c f5       	brge	.+82     	; 0x3d26 <SevSeg_voidBCDDoubleDisplay+0x1b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3cd4:	69 8d       	ldd	r22, Y+25	; 0x19
    3cd6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3cd8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3cda:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3cdc:	20 e0       	ldi	r18, 0x00	; 0
    3cde:	30 e0       	ldi	r19, 0x00	; 0
    3ce0:	40 e2       	ldi	r20, 0x20	; 32
    3ce2:	51 e4       	ldi	r21, 0x41	; 65
    3ce4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ce8:	dc 01       	movw	r26, r24
    3cea:	cb 01       	movw	r24, r22
    3cec:	bc 01       	movw	r22, r24
    3cee:	cd 01       	movw	r24, r26
    3cf0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3cf4:	dc 01       	movw	r26, r24
    3cf6:	cb 01       	movw	r24, r22
    3cf8:	9c 8b       	std	Y+20, r25	; 0x14
    3cfa:	8b 8b       	std	Y+19, r24	; 0x13
    3cfc:	0f c0       	rjmp	.+30     	; 0x3d1c <SevSeg_voidBCDDoubleDisplay+0x1aa>
    3cfe:	80 e9       	ldi	r24, 0x90	; 144
    3d00:	91 e0       	ldi	r25, 0x01	; 1
    3d02:	9a 8b       	std	Y+18, r25	; 0x12
    3d04:	89 8b       	std	Y+17, r24	; 0x11
    3d06:	89 89       	ldd	r24, Y+17	; 0x11
    3d08:	9a 89       	ldd	r25, Y+18	; 0x12
    3d0a:	01 97       	sbiw	r24, 0x01	; 1
    3d0c:	f1 f7       	brne	.-4      	; 0x3d0a <SevSeg_voidBCDDoubleDisplay+0x198>
    3d0e:	9a 8b       	std	Y+18, r25	; 0x12
    3d10:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3d12:	8b 89       	ldd	r24, Y+19	; 0x13
    3d14:	9c 89       	ldd	r25, Y+20	; 0x14
    3d16:	01 97       	sbiw	r24, 0x01	; 1
    3d18:	9c 8b       	std	Y+20, r25	; 0x14
    3d1a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3d1c:	8b 89       	ldd	r24, Y+19	; 0x13
    3d1e:	9c 89       	ldd	r25, Y+20	; 0x14
    3d20:	00 97       	sbiw	r24, 0x00	; 0
    3d22:	69 f7       	brne	.-38     	; 0x3cfe <SevSeg_voidBCDDoubleDisplay+0x18c>
    3d24:	14 c0       	rjmp	.+40     	; 0x3d4e <SevSeg_voidBCDDoubleDisplay+0x1dc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3d26:	6d 89       	ldd	r22, Y+21	; 0x15
    3d28:	7e 89       	ldd	r23, Y+22	; 0x16
    3d2a:	8f 89       	ldd	r24, Y+23	; 0x17
    3d2c:	98 8d       	ldd	r25, Y+24	; 0x18
    3d2e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d32:	dc 01       	movw	r26, r24
    3d34:	cb 01       	movw	r24, r22
    3d36:	9c 8b       	std	Y+20, r25	; 0x14
    3d38:	8b 8b       	std	Y+19, r24	; 0x13
    3d3a:	8b 89       	ldd	r24, Y+19	; 0x13
    3d3c:	9c 89       	ldd	r25, Y+20	; 0x14
    3d3e:	98 8b       	std	Y+16, r25	; 0x10
    3d40:	8f 87       	std	Y+15, r24	; 0x0f
    3d42:	8f 85       	ldd	r24, Y+15	; 0x0f
    3d44:	98 89       	ldd	r25, Y+16	; 0x10
    3d46:	01 97       	sbiw	r24, 0x01	; 1
    3d48:	f1 f7       	brne	.-4      	; 0x3d46 <SevSeg_voidBCDDoubleDisplay+0x1d4>
    3d4a:	98 8b       	std	Y+16, r25	; 0x10
    3d4c:	8f 87       	std	Y+15, r24	; 0x0f
					_delay_ms(Sev_DELAY);
					DIO_voidSetPortValue(Sev_PORT,num);
    3d4e:	82 e0       	ldi	r24, 0x02	; 2
    3d50:	6d 8d       	ldd	r22, Y+29	; 0x1d
    3d52:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <DIO_voidSetPortValue>
					if(Local_Counter2 == Local_SevSegOneEnd && Local_Counter1 == Local_SevSegTwoEnd){
    3d56:	8e a1       	ldd	r24, Y+38	; 0x26
    3d58:	28 2f       	mov	r18, r24
    3d5a:	33 27       	eor	r19, r19
    3d5c:	27 fd       	sbrc	r18, 7
    3d5e:	30 95       	com	r19
    3d60:	43 2f       	mov	r20, r19
    3d62:	53 2f       	mov	r21, r19
    3d64:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3d66:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3d68:	a8 a1       	ldd	r26, Y+32	; 0x20
    3d6a:	b9 a1       	ldd	r27, Y+33	; 0x21
    3d6c:	28 17       	cp	r18, r24
    3d6e:	39 07       	cpc	r19, r25
    3d70:	4a 07       	cpc	r20, r26
    3d72:	5b 07       	cpc	r21, r27
    3d74:	89 f4       	brne	.+34     	; 0x3d98 <SevSeg_voidBCDDoubleDisplay+0x226>
    3d76:	8f a1       	ldd	r24, Y+39	; 0x27
    3d78:	28 2f       	mov	r18, r24
    3d7a:	33 27       	eor	r19, r19
    3d7c:	27 fd       	sbrc	r18, 7
    3d7e:	30 95       	com	r19
    3d80:	43 2f       	mov	r20, r19
    3d82:	53 2f       	mov	r21, r19
    3d84:	8a a1       	ldd	r24, Y+34	; 0x22
    3d86:	9b a1       	ldd	r25, Y+35	; 0x23
    3d88:	ac a1       	ldd	r26, Y+36	; 0x24
    3d8a:	bd a1       	ldd	r27, Y+37	; 0x25
    3d8c:	28 17       	cp	r18, r24
    3d8e:	39 07       	cpc	r19, r25
    3d90:	4a 07       	cpc	r20, r26
    3d92:	5b 07       	cpc	r21, r27
    3d94:	09 f4       	brne	.+2      	; 0x3d98 <SevSeg_voidBCDDoubleDisplay+0x226>
    3d96:	31 c1       	rjmp	.+610    	; 0x3ffa <SevSeg_voidBCDDoubleDisplay+0x488>

		if(start < end){
			for(Local_Counter1 = Local_SevSegTwoStart; Local_Counter1 <= Local_SevSegTwoEnd; Local_Counter1++){
				num &= 0x0F;
				num |= (Local_Counter1 << 4);
				for(Local_Counter2 =Local_SevSegOneStart;Local_Counter2 <10; Local_Counter2++){
    3d98:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3d9a:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3d9c:	a8 a1       	ldd	r26, Y+32	; 0x20
    3d9e:	b9 a1       	ldd	r27, Y+33	; 0x21
    3da0:	01 96       	adiw	r24, 0x01	; 1
    3da2:	a1 1d       	adc	r26, r1
    3da4:	b1 1d       	adc	r27, r1
    3da6:	8e 8f       	std	Y+30, r24	; 0x1e
    3da8:	9f 8f       	std	Y+31, r25	; 0x1f
    3daa:	a8 a3       	std	Y+32, r26	; 0x20
    3dac:	b9 a3       	std	Y+33, r27	; 0x21
    3dae:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3db0:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3db2:	a8 a1       	ldd	r26, Y+32	; 0x20
    3db4:	b9 a1       	ldd	r27, Y+33	; 0x21
    3db6:	8a 30       	cpi	r24, 0x0A	; 10
    3db8:	91 05       	cpc	r25, r1
    3dba:	a1 05       	cpc	r26, r1
    3dbc:	b1 05       	cpc	r27, r1
    3dbe:	0c f4       	brge	.+2      	; 0x3dc2 <SevSeg_voidBCDDoubleDisplay+0x250>
    3dc0:	4d cf       	rjmp	.-358    	; 0x3c5c <SevSeg_voidBCDDoubleDisplay+0xea>
					if(Local_Counter2 == Local_SevSegOneEnd && Local_Counter1 == Local_SevSegTwoEnd){
						return;
					}
				}

				Local_SevSegOneStart = 0;
    3dc2:	18 a6       	std	Y+40, r1	; 0x28
	s32 Local_Counter2 = 0;
	u8 num = 0;
	if(Local_SevSegTwoStart >= 0 && Local_SevSegTwoStart < 10 && Local_SevSegTwoEnd < 10 && Local_SevSegTwoEnd >= 0){

		if(start < end){
			for(Local_Counter1 = Local_SevSegTwoStart; Local_Counter1 <= Local_SevSegTwoEnd; Local_Counter1++){
    3dc4:	8a a1       	ldd	r24, Y+34	; 0x22
    3dc6:	9b a1       	ldd	r25, Y+35	; 0x23
    3dc8:	ac a1       	ldd	r26, Y+36	; 0x24
    3dca:	bd a1       	ldd	r27, Y+37	; 0x25
    3dcc:	01 96       	adiw	r24, 0x01	; 1
    3dce:	a1 1d       	adc	r26, r1
    3dd0:	b1 1d       	adc	r27, r1
    3dd2:	8a a3       	std	Y+34, r24	; 0x22
    3dd4:	9b a3       	std	Y+35, r25	; 0x23
    3dd6:	ac a3       	std	Y+36, r26	; 0x24
    3dd8:	bd a3       	std	Y+37, r27	; 0x25
    3dda:	8f a1       	ldd	r24, Y+39	; 0x27
    3ddc:	28 2f       	mov	r18, r24
    3dde:	33 27       	eor	r19, r19
    3de0:	27 fd       	sbrc	r18, 7
    3de2:	30 95       	com	r19
    3de4:	43 2f       	mov	r20, r19
    3de6:	53 2f       	mov	r21, r19
    3de8:	8a a1       	ldd	r24, Y+34	; 0x22
    3dea:	9b a1       	ldd	r25, Y+35	; 0x23
    3dec:	ac a1       	ldd	r26, Y+36	; 0x24
    3dee:	bd a1       	ldd	r27, Y+37	; 0x25
    3df0:	28 17       	cp	r18, r24
    3df2:	39 07       	cpc	r19, r25
    3df4:	4a 07       	cpc	r20, r26
    3df6:	5b 07       	cpc	r21, r27
    3df8:	0c f0       	brlt	.+2      	; 0x3dfc <SevSeg_voidBCDDoubleDisplay+0x28a>
    3dfa:	0a cf       	rjmp	.-492    	; 0x3c10 <SevSeg_voidBCDDoubleDisplay+0x9e>
    3dfc:	fe c0       	rjmp	.+508    	; 0x3ffa <SevSeg_voidBCDDoubleDisplay+0x488>

				Local_SevSegOneStart = 0;
			}
		}
		else{
			for(Local_Counter1 = Local_SevSegTwoStart; Local_Counter1 >= Local_SevSegTwoEnd; Local_Counter1--){
    3dfe:	89 a5       	ldd	r24, Y+41	; 0x29
    3e00:	99 27       	eor	r25, r25
    3e02:	87 fd       	sbrc	r24, 7
    3e04:	90 95       	com	r25
    3e06:	a9 2f       	mov	r26, r25
    3e08:	b9 2f       	mov	r27, r25
    3e0a:	8a a3       	std	Y+34, r24	; 0x22
    3e0c:	9b a3       	std	Y+35, r25	; 0x23
    3e0e:	ac a3       	std	Y+36, r26	; 0x24
    3e10:	bd a3       	std	Y+37, r27	; 0x25
    3e12:	e2 c0       	rjmp	.+452    	; 0x3fd8 <SevSeg_voidBCDDoubleDisplay+0x466>

				num &= 0x0F;
    3e14:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3e16:	8f 70       	andi	r24, 0x0F	; 15
    3e18:	8d 8f       	std	Y+29, r24	; 0x1d
				num |= (Local_Counter1 << 4);
    3e1a:	8a a1       	ldd	r24, Y+34	; 0x22
    3e1c:	9b a1       	ldd	r25, Y+35	; 0x23
    3e1e:	ac a1       	ldd	r26, Y+36	; 0x24
    3e20:	bd a1       	ldd	r27, Y+37	; 0x25
    3e22:	88 0f       	add	r24, r24
    3e24:	99 1f       	adc	r25, r25
    3e26:	aa 1f       	adc	r26, r26
    3e28:	bb 1f       	adc	r27, r27
    3e2a:	88 0f       	add	r24, r24
    3e2c:	99 1f       	adc	r25, r25
    3e2e:	aa 1f       	adc	r26, r26
    3e30:	bb 1f       	adc	r27, r27
    3e32:	88 0f       	add	r24, r24
    3e34:	99 1f       	adc	r25, r25
    3e36:	aa 1f       	adc	r26, r26
    3e38:	bb 1f       	adc	r27, r27
    3e3a:	88 0f       	add	r24, r24
    3e3c:	99 1f       	adc	r25, r25
    3e3e:	aa 1f       	adc	r26, r26
    3e40:	bb 1f       	adc	r27, r27
    3e42:	98 2f       	mov	r25, r24
    3e44:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3e46:	89 2b       	or	r24, r25
    3e48:	8d 8f       	std	Y+29, r24	; 0x1d

				for(Local_Counter2 =Local_SevSegOneStart;Local_Counter2 >= 0; Local_Counter2--){
    3e4a:	88 a5       	ldd	r24, Y+40	; 0x28
    3e4c:	99 27       	eor	r25, r25
    3e4e:	87 fd       	sbrc	r24, 7
    3e50:	90 95       	com	r25
    3e52:	a9 2f       	mov	r26, r25
    3e54:	b9 2f       	mov	r27, r25
    3e56:	8e 8f       	std	Y+30, r24	; 0x1e
    3e58:	9f 8f       	std	Y+31, r25	; 0x1f
    3e5a:	a8 a3       	std	Y+32, r26	; 0x20
    3e5c:	b9 a3       	std	Y+33, r27	; 0x21
    3e5e:	a8 c0       	rjmp	.+336    	; 0x3fb0 <SevSeg_voidBCDDoubleDisplay+0x43e>
					num &= 0xF0;
    3e60:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3e62:	80 7f       	andi	r24, 0xF0	; 240
    3e64:	8d 8f       	std	Y+29, r24	; 0x1d
					num |= Local_Counter2;
    3e66:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3e68:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3e6a:	89 2b       	or	r24, r25
    3e6c:	8d 8f       	std	Y+29, r24	; 0x1d
    3e6e:	80 e0       	ldi	r24, 0x00	; 0
    3e70:	90 e0       	ldi	r25, 0x00	; 0
    3e72:	a0 e2       	ldi	r26, 0x20	; 32
    3e74:	b1 e4       	ldi	r27, 0x41	; 65
    3e76:	8b 87       	std	Y+11, r24	; 0x0b
    3e78:	9c 87       	std	Y+12, r25	; 0x0c
    3e7a:	ad 87       	std	Y+13, r26	; 0x0d
    3e7c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3e7e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3e80:	7c 85       	ldd	r23, Y+12	; 0x0c
    3e82:	8d 85       	ldd	r24, Y+13	; 0x0d
    3e84:	9e 85       	ldd	r25, Y+14	; 0x0e
    3e86:	20 e0       	ldi	r18, 0x00	; 0
    3e88:	30 e0       	ldi	r19, 0x00	; 0
    3e8a:	4a e7       	ldi	r20, 0x7A	; 122
    3e8c:	55 e4       	ldi	r21, 0x45	; 69
    3e8e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e92:	dc 01       	movw	r26, r24
    3e94:	cb 01       	movw	r24, r22
    3e96:	8f 83       	std	Y+7, r24	; 0x07
    3e98:	98 87       	std	Y+8, r25	; 0x08
    3e9a:	a9 87       	std	Y+9, r26	; 0x09
    3e9c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3e9e:	6f 81       	ldd	r22, Y+7	; 0x07
    3ea0:	78 85       	ldd	r23, Y+8	; 0x08
    3ea2:	89 85       	ldd	r24, Y+9	; 0x09
    3ea4:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ea6:	20 e0       	ldi	r18, 0x00	; 0
    3ea8:	30 e0       	ldi	r19, 0x00	; 0
    3eaa:	40 e8       	ldi	r20, 0x80	; 128
    3eac:	5f e3       	ldi	r21, 0x3F	; 63
    3eae:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3eb2:	88 23       	and	r24, r24
    3eb4:	2c f4       	brge	.+10     	; 0x3ec0 <SevSeg_voidBCDDoubleDisplay+0x34e>
		__ticks = 1;
    3eb6:	81 e0       	ldi	r24, 0x01	; 1
    3eb8:	90 e0       	ldi	r25, 0x00	; 0
    3eba:	9e 83       	std	Y+6, r25	; 0x06
    3ebc:	8d 83       	std	Y+5, r24	; 0x05
    3ebe:	3f c0       	rjmp	.+126    	; 0x3f3e <SevSeg_voidBCDDoubleDisplay+0x3cc>
	else if (__tmp > 65535)
    3ec0:	6f 81       	ldd	r22, Y+7	; 0x07
    3ec2:	78 85       	ldd	r23, Y+8	; 0x08
    3ec4:	89 85       	ldd	r24, Y+9	; 0x09
    3ec6:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ec8:	20 e0       	ldi	r18, 0x00	; 0
    3eca:	3f ef       	ldi	r19, 0xFF	; 255
    3ecc:	4f e7       	ldi	r20, 0x7F	; 127
    3ece:	57 e4       	ldi	r21, 0x47	; 71
    3ed0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3ed4:	18 16       	cp	r1, r24
    3ed6:	4c f5       	brge	.+82     	; 0x3f2a <SevSeg_voidBCDDoubleDisplay+0x3b8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3ed8:	6b 85       	ldd	r22, Y+11	; 0x0b
    3eda:	7c 85       	ldd	r23, Y+12	; 0x0c
    3edc:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ede:	9e 85       	ldd	r25, Y+14	; 0x0e
    3ee0:	20 e0       	ldi	r18, 0x00	; 0
    3ee2:	30 e0       	ldi	r19, 0x00	; 0
    3ee4:	40 e2       	ldi	r20, 0x20	; 32
    3ee6:	51 e4       	ldi	r21, 0x41	; 65
    3ee8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3eec:	dc 01       	movw	r26, r24
    3eee:	cb 01       	movw	r24, r22
    3ef0:	bc 01       	movw	r22, r24
    3ef2:	cd 01       	movw	r24, r26
    3ef4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3ef8:	dc 01       	movw	r26, r24
    3efa:	cb 01       	movw	r24, r22
    3efc:	9e 83       	std	Y+6, r25	; 0x06
    3efe:	8d 83       	std	Y+5, r24	; 0x05
    3f00:	0f c0       	rjmp	.+30     	; 0x3f20 <SevSeg_voidBCDDoubleDisplay+0x3ae>
    3f02:	80 e9       	ldi	r24, 0x90	; 144
    3f04:	91 e0       	ldi	r25, 0x01	; 1
    3f06:	9c 83       	std	Y+4, r25	; 0x04
    3f08:	8b 83       	std	Y+3, r24	; 0x03
    3f0a:	8b 81       	ldd	r24, Y+3	; 0x03
    3f0c:	9c 81       	ldd	r25, Y+4	; 0x04
    3f0e:	01 97       	sbiw	r24, 0x01	; 1
    3f10:	f1 f7       	brne	.-4      	; 0x3f0e <SevSeg_voidBCDDoubleDisplay+0x39c>
    3f12:	9c 83       	std	Y+4, r25	; 0x04
    3f14:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3f16:	8d 81       	ldd	r24, Y+5	; 0x05
    3f18:	9e 81       	ldd	r25, Y+6	; 0x06
    3f1a:	01 97       	sbiw	r24, 0x01	; 1
    3f1c:	9e 83       	std	Y+6, r25	; 0x06
    3f1e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3f20:	8d 81       	ldd	r24, Y+5	; 0x05
    3f22:	9e 81       	ldd	r25, Y+6	; 0x06
    3f24:	00 97       	sbiw	r24, 0x00	; 0
    3f26:	69 f7       	brne	.-38     	; 0x3f02 <SevSeg_voidBCDDoubleDisplay+0x390>
    3f28:	14 c0       	rjmp	.+40     	; 0x3f52 <SevSeg_voidBCDDoubleDisplay+0x3e0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3f2a:	6f 81       	ldd	r22, Y+7	; 0x07
    3f2c:	78 85       	ldd	r23, Y+8	; 0x08
    3f2e:	89 85       	ldd	r24, Y+9	; 0x09
    3f30:	9a 85       	ldd	r25, Y+10	; 0x0a
    3f32:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f36:	dc 01       	movw	r26, r24
    3f38:	cb 01       	movw	r24, r22
    3f3a:	9e 83       	std	Y+6, r25	; 0x06
    3f3c:	8d 83       	std	Y+5, r24	; 0x05
    3f3e:	8d 81       	ldd	r24, Y+5	; 0x05
    3f40:	9e 81       	ldd	r25, Y+6	; 0x06
    3f42:	9a 83       	std	Y+2, r25	; 0x02
    3f44:	89 83       	std	Y+1, r24	; 0x01
    3f46:	89 81       	ldd	r24, Y+1	; 0x01
    3f48:	9a 81       	ldd	r25, Y+2	; 0x02
    3f4a:	01 97       	sbiw	r24, 0x01	; 1
    3f4c:	f1 f7       	brne	.-4      	; 0x3f4a <SevSeg_voidBCDDoubleDisplay+0x3d8>
    3f4e:	9a 83       	std	Y+2, r25	; 0x02
    3f50:	89 83       	std	Y+1, r24	; 0x01
					_delay_ms(Sev_DELAY);
					DIO_voidSetPortValue(Sev_PORT,num);
    3f52:	82 e0       	ldi	r24, 0x02	; 2
    3f54:	6d 8d       	ldd	r22, Y+29	; 0x1d
    3f56:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <DIO_voidSetPortValue>

					if(Local_Counter2 == Local_SevSegOneEnd && Local_Counter1 == Local_SevSegTwoEnd){
    3f5a:	8e a1       	ldd	r24, Y+38	; 0x26
    3f5c:	28 2f       	mov	r18, r24
    3f5e:	33 27       	eor	r19, r19
    3f60:	27 fd       	sbrc	r18, 7
    3f62:	30 95       	com	r19
    3f64:	43 2f       	mov	r20, r19
    3f66:	53 2f       	mov	r21, r19
    3f68:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3f6a:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3f6c:	a8 a1       	ldd	r26, Y+32	; 0x20
    3f6e:	b9 a1       	ldd	r27, Y+33	; 0x21
    3f70:	28 17       	cp	r18, r24
    3f72:	39 07       	cpc	r19, r25
    3f74:	4a 07       	cpc	r20, r26
    3f76:	5b 07       	cpc	r21, r27
    3f78:	81 f4       	brne	.+32     	; 0x3f9a <SevSeg_voidBCDDoubleDisplay+0x428>
    3f7a:	8f a1       	ldd	r24, Y+39	; 0x27
    3f7c:	28 2f       	mov	r18, r24
    3f7e:	33 27       	eor	r19, r19
    3f80:	27 fd       	sbrc	r18, 7
    3f82:	30 95       	com	r19
    3f84:	43 2f       	mov	r20, r19
    3f86:	53 2f       	mov	r21, r19
    3f88:	8a a1       	ldd	r24, Y+34	; 0x22
    3f8a:	9b a1       	ldd	r25, Y+35	; 0x23
    3f8c:	ac a1       	ldd	r26, Y+36	; 0x24
    3f8e:	bd a1       	ldd	r27, Y+37	; 0x25
    3f90:	28 17       	cp	r18, r24
    3f92:	39 07       	cpc	r19, r25
    3f94:	4a 07       	cpc	r20, r26
    3f96:	5b 07       	cpc	r21, r27
    3f98:	81 f1       	breq	.+96     	; 0x3ffa <SevSeg_voidBCDDoubleDisplay+0x488>
			for(Local_Counter1 = Local_SevSegTwoStart; Local_Counter1 >= Local_SevSegTwoEnd; Local_Counter1--){

				num &= 0x0F;
				num |= (Local_Counter1 << 4);

				for(Local_Counter2 =Local_SevSegOneStart;Local_Counter2 >= 0; Local_Counter2--){
    3f9a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3f9c:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3f9e:	a8 a1       	ldd	r26, Y+32	; 0x20
    3fa0:	b9 a1       	ldd	r27, Y+33	; 0x21
    3fa2:	01 97       	sbiw	r24, 0x01	; 1
    3fa4:	a1 09       	sbc	r26, r1
    3fa6:	b1 09       	sbc	r27, r1
    3fa8:	8e 8f       	std	Y+30, r24	; 0x1e
    3faa:	9f 8f       	std	Y+31, r25	; 0x1f
    3fac:	a8 a3       	std	Y+32, r26	; 0x20
    3fae:	b9 a3       	std	Y+33, r27	; 0x21
    3fb0:	8e 8d       	ldd	r24, Y+30	; 0x1e
    3fb2:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3fb4:	a8 a1       	ldd	r26, Y+32	; 0x20
    3fb6:	b9 a1       	ldd	r27, Y+33	; 0x21
    3fb8:	bb 23       	and	r27, r27
    3fba:	0c f0       	brlt	.+2      	; 0x3fbe <SevSeg_voidBCDDoubleDisplay+0x44c>
    3fbc:	51 cf       	rjmp	.-350    	; 0x3e60 <SevSeg_voidBCDDoubleDisplay+0x2ee>

					if(Local_Counter2 == Local_SevSegOneEnd && Local_Counter1 == Local_SevSegTwoEnd){
						return;
					}
				}
				Local_SevSegOneStart = 9;
    3fbe:	89 e0       	ldi	r24, 0x09	; 9
    3fc0:	88 a7       	std	Y+40, r24	; 0x28

				Local_SevSegOneStart = 0;
			}
		}
		else{
			for(Local_Counter1 = Local_SevSegTwoStart; Local_Counter1 >= Local_SevSegTwoEnd; Local_Counter1--){
    3fc2:	8a a1       	ldd	r24, Y+34	; 0x22
    3fc4:	9b a1       	ldd	r25, Y+35	; 0x23
    3fc6:	ac a1       	ldd	r26, Y+36	; 0x24
    3fc8:	bd a1       	ldd	r27, Y+37	; 0x25
    3fca:	01 97       	sbiw	r24, 0x01	; 1
    3fcc:	a1 09       	sbc	r26, r1
    3fce:	b1 09       	sbc	r27, r1
    3fd0:	8a a3       	std	Y+34, r24	; 0x22
    3fd2:	9b a3       	std	Y+35, r25	; 0x23
    3fd4:	ac a3       	std	Y+36, r26	; 0x24
    3fd6:	bd a3       	std	Y+37, r27	; 0x25
    3fd8:	8f a1       	ldd	r24, Y+39	; 0x27
    3fda:	28 2f       	mov	r18, r24
    3fdc:	33 27       	eor	r19, r19
    3fde:	27 fd       	sbrc	r18, 7
    3fe0:	30 95       	com	r19
    3fe2:	43 2f       	mov	r20, r19
    3fe4:	53 2f       	mov	r21, r19
    3fe6:	8a a1       	ldd	r24, Y+34	; 0x22
    3fe8:	9b a1       	ldd	r25, Y+35	; 0x23
    3fea:	ac a1       	ldd	r26, Y+36	; 0x24
    3fec:	bd a1       	ldd	r27, Y+37	; 0x25
    3fee:	82 17       	cp	r24, r18
    3ff0:	93 07       	cpc	r25, r19
    3ff2:	a4 07       	cpc	r26, r20
    3ff4:	b5 07       	cpc	r27, r21
    3ff6:	0c f0       	brlt	.+2      	; 0x3ffa <SevSeg_voidBCDDoubleDisplay+0x488>
    3ff8:	0d cf       	rjmp	.-486    	; 0x3e14 <SevSeg_voidBCDDoubleDisplay+0x2a2>
				}
				Local_SevSegOneStart = 9;
			}
		}
	}
}
    3ffa:	ab 96       	adiw	r28, 0x2b	; 43
    3ffc:	0f b6       	in	r0, 0x3f	; 63
    3ffe:	f8 94       	cli
    4000:	de bf       	out	0x3e, r29	; 62
    4002:	0f be       	out	0x3f, r0	; 63
    4004:	cd bf       	out	0x3d, r28	; 61
    4006:	cf 91       	pop	r28
    4008:	df 91       	pop	r29
    400a:	08 95       	ret

0000400c <SevSeg_voidMulBCD>:

void SevSeg_voidMulBCD(s8 start,s8 end){
    400c:	df 93       	push	r29
    400e:	cf 93       	push	r28
    4010:	cd b7       	in	r28, 0x3d	; 61
    4012:	de b7       	in	r29, 0x3e	; 62
    4014:	c1 54       	subi	r28, 0x41	; 65
    4016:	d0 40       	sbci	r29, 0x00	; 0
    4018:	0f b6       	in	r0, 0x3f	; 63
    401a:	f8 94       	cli
    401c:	de bf       	out	0x3e, r29	; 62
    401e:	0f be       	out	0x3f, r0	; 63
    4020:	cd bf       	out	0x3d, r28	; 61
    4022:	fe 01       	movw	r30, r28
    4024:	e0 5c       	subi	r30, 0xC0	; 192
    4026:	ff 4f       	sbci	r31, 0xFF	; 255
    4028:	80 83       	st	Z, r24
    402a:	fe 01       	movw	r30, r28
    402c:	ef 5b       	subi	r30, 0xBF	; 191
    402e:	ff 4f       	sbci	r31, 0xFF	; 255
    4030:	60 83       	st	Z, r22
	s8 Local_SevSegTwoStart = start / 10;
    4032:	fe 01       	movw	r30, r28
    4034:	e0 5c       	subi	r30, 0xC0	; 192
    4036:	ff 4f       	sbci	r31, 0xFF	; 255
    4038:	80 81       	ld	r24, Z
    403a:	9a e0       	ldi	r25, 0x0A	; 10
    403c:	69 2f       	mov	r22, r25
    403e:	0e 94 6e 30 	call	0x60dc	; 0x60dc <__divmodqi4>
    4042:	8f af       	std	Y+63, r24	; 0x3f
	s8 Local_SevSegOneStart = start % 10;
    4044:	fe 01       	movw	r30, r28
    4046:	e0 5c       	subi	r30, 0xC0	; 192
    4048:	ff 4f       	sbci	r31, 0xFF	; 255
    404a:	80 81       	ld	r24, Z
    404c:	9a e0       	ldi	r25, 0x0A	; 10
    404e:	69 2f       	mov	r22, r25
    4050:	0e 94 6e 30 	call	0x60dc	; 0x60dc <__divmodqi4>
    4054:	89 2f       	mov	r24, r25
    4056:	8e af       	std	Y+62, r24	; 0x3e

	s8 Local_SevSegTwoEnd = end / 10;
    4058:	fe 01       	movw	r30, r28
    405a:	ef 5b       	subi	r30, 0xBF	; 191
    405c:	ff 4f       	sbci	r31, 0xFF	; 255
    405e:	80 81       	ld	r24, Z
    4060:	9a e0       	ldi	r25, 0x0A	; 10
    4062:	69 2f       	mov	r22, r25
    4064:	0e 94 6e 30 	call	0x60dc	; 0x60dc <__divmodqi4>
    4068:	8d af       	std	Y+61, r24	; 0x3d
	s8 Local_SevSegOneEnd = end % 10;
    406a:	fe 01       	movw	r30, r28
    406c:	ef 5b       	subi	r30, 0xBF	; 191
    406e:	ff 4f       	sbci	r31, 0xFF	; 255
    4070:	80 81       	ld	r24, Z
    4072:	9a e0       	ldi	r25, 0x0A	; 10
    4074:	69 2f       	mov	r22, r25
    4076:	0e 94 6e 30 	call	0x60dc	; 0x60dc <__divmodqi4>
    407a:	89 2f       	mov	r24, r25
    407c:	8c af       	std	Y+60, r24	; 0x3c

	s32 Local_Counter1 = 0;
    407e:	18 ae       	std	Y+56, r1	; 0x38
    4080:	19 ae       	std	Y+57, r1	; 0x39
    4082:	1a ae       	std	Y+58, r1	; 0x3a
    4084:	1b ae       	std	Y+59, r1	; 0x3b
	s32 Local_Counter2 = 0;
    4086:	1c aa       	std	Y+52, r1	; 0x34
    4088:	1d aa       	std	Y+53, r1	; 0x35
    408a:	1e aa       	std	Y+54, r1	; 0x36
    408c:	1f aa       	std	Y+55, r1	; 0x37
	u8 num = 0;
    408e:	1b aa       	std	Y+51, r1	; 0x33
	u32 count = 0;
    4090:	1f a6       	std	Y+47, r1	; 0x2f
    4092:	18 aa       	std	Y+48, r1	; 0x30
    4094:	19 aa       	std	Y+49, r1	; 0x31
    4096:	1a aa       	std	Y+50, r1	; 0x32
	u32 delay = 1000 / (Sev_DELAY * 2);
    4098:	82 e3       	ldi	r24, 0x32	; 50
    409a:	90 e0       	ldi	r25, 0x00	; 0
    409c:	a0 e0       	ldi	r26, 0x00	; 0
    409e:	b0 e0       	ldi	r27, 0x00	; 0
    40a0:	8b a7       	std	Y+43, r24	; 0x2b
    40a2:	9c a7       	std	Y+44, r25	; 0x2c
    40a4:	ad a7       	std	Y+45, r26	; 0x2d
    40a6:	be a7       	std	Y+46, r27	; 0x2e
	if(Local_SevSegTwoStart >= 0 && Local_SevSegTwoStart < 10 && Local_SevSegTwoEnd < 10 && Local_SevSegTwoEnd >= 0){
    40a8:	8f ad       	ldd	r24, Y+63	; 0x3f
    40aa:	88 23       	and	r24, r24
    40ac:	0c f4       	brge	.+2      	; 0x40b0 <SevSeg_voidMulBCD+0xa4>
    40ae:	ad c2       	rjmp	.+1370   	; 0x460a <SevSeg_voidMulBCD+0x5fe>
    40b0:	8f ad       	ldd	r24, Y+63	; 0x3f
    40b2:	8a 30       	cpi	r24, 0x0A	; 10
    40b4:	0c f0       	brlt	.+2      	; 0x40b8 <SevSeg_voidMulBCD+0xac>
    40b6:	a9 c2       	rjmp	.+1362   	; 0x460a <SevSeg_voidMulBCD+0x5fe>
    40b8:	8d ad       	ldd	r24, Y+61	; 0x3d
    40ba:	8a 30       	cpi	r24, 0x0A	; 10
    40bc:	0c f0       	brlt	.+2      	; 0x40c0 <SevSeg_voidMulBCD+0xb4>
    40be:	a5 c2       	rjmp	.+1354   	; 0x460a <SevSeg_voidMulBCD+0x5fe>
    40c0:	8d ad       	ldd	r24, Y+61	; 0x3d
    40c2:	88 23       	and	r24, r24
    40c4:	0c f4       	brge	.+2      	; 0x40c8 <SevSeg_voidMulBCD+0xbc>
    40c6:	a1 c2       	rjmp	.+1346   	; 0x460a <SevSeg_voidMulBCD+0x5fe>

		if(start < end){
    40c8:	de 01       	movw	r26, r28
    40ca:	af 5b       	subi	r26, 0xBF	; 191
    40cc:	bf 4f       	sbci	r27, 0xFF	; 255
    40ce:	fe 01       	movw	r30, r28
    40d0:	e0 5c       	subi	r30, 0xC0	; 192
    40d2:	ff 4f       	sbci	r31, 0xFF	; 255
    40d4:	90 81       	ld	r25, Z
    40d6:	8c 91       	ld	r24, X
    40d8:	98 17       	cp	r25, r24
    40da:	0c f0       	brlt	.+2      	; 0x40de <SevSeg_voidMulBCD+0xd2>
    40dc:	98 c1       	rjmp	.+816    	; 0x440e <SevSeg_voidMulBCD+0x402>
			for(Local_Counter1 = Local_SevSegTwoStart; Local_Counter1 <= Local_SevSegTwoEnd; Local_Counter1++){
    40de:	8f ad       	ldd	r24, Y+63	; 0x3f
    40e0:	99 27       	eor	r25, r25
    40e2:	87 fd       	sbrc	r24, 7
    40e4:	90 95       	com	r25
    40e6:	a9 2f       	mov	r26, r25
    40e8:	b9 2f       	mov	r27, r25
    40ea:	88 af       	std	Y+56, r24	; 0x38
    40ec:	99 af       	std	Y+57, r25	; 0x39
    40ee:	aa af       	std	Y+58, r26	; 0x3a
    40f0:	bb af       	std	Y+59, r27	; 0x3b
    40f2:	7b c1       	rjmp	.+758    	; 0x43ea <SevSeg_voidMulBCD+0x3de>
				for(Local_Counter2 =Local_SevSegOneStart;Local_Counter2 <10; Local_Counter2++){
    40f4:	8e ad       	ldd	r24, Y+62	; 0x3e
    40f6:	99 27       	eor	r25, r25
    40f8:	87 fd       	sbrc	r24, 7
    40fa:	90 95       	com	r25
    40fc:	a9 2f       	mov	r26, r25
    40fe:	b9 2f       	mov	r27, r25
    4100:	8c ab       	std	Y+52, r24	; 0x34
    4102:	9d ab       	std	Y+53, r25	; 0x35
    4104:	ae ab       	std	Y+54, r26	; 0x36
    4106:	bf ab       	std	Y+55, r27	; 0x37
    4108:	5a c1       	rjmp	.+692    	; 0x43be <SevSeg_voidMulBCD+0x3b2>
					count = 0;
    410a:	1f a6       	std	Y+47, r1	; 0x2f
    410c:	18 aa       	std	Y+48, r1	; 0x30
    410e:	19 aa       	std	Y+49, r1	; 0x31
    4110:	1a aa       	std	Y+50, r1	; 0x32
    4112:	1b c1       	rjmp	.+566    	; 0x434a <SevSeg_voidMulBCD+0x33e>
					while(count< delay){
						DIO_voidSetPortValue(Sev_PORT,MulBCDArr[Local_Counter1]);
    4114:	88 ad       	ldd	r24, Y+56	; 0x38
    4116:	99 ad       	ldd	r25, Y+57	; 0x39
    4118:	aa ad       	ldd	r26, Y+58	; 0x3a
    411a:	bb ad       	ldd	r27, Y+59	; 0x3b
    411c:	fc 01       	movw	r30, r24
    411e:	e9 58       	subi	r30, 0x89	; 137
    4120:	fe 4f       	sbci	r31, 0xFE	; 254
    4122:	90 81       	ld	r25, Z
    4124:	82 e0       	ldi	r24, 0x02	; 2
    4126:	69 2f       	mov	r22, r25
    4128:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <DIO_voidSetPortValue>
						DIO_voidSetPinValue(DIO_PortB, DIO_PIN6, Low);
    412c:	82 e0       	ldi	r24, 0x02	; 2
    412e:	66 e0       	ldi	r22, 0x06	; 6
    4130:	40 e0       	ldi	r20, 0x00	; 0
    4132:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
						DIO_voidSetPinValue(DIO_PortB, DIO_PIN5, High);
    4136:	82 e0       	ldi	r24, 0x02	; 2
    4138:	65 e0       	ldi	r22, 0x05	; 5
    413a:	41 e0       	ldi	r20, 0x01	; 1
    413c:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
    4140:	80 e0       	ldi	r24, 0x00	; 0
    4142:	90 e0       	ldi	r25, 0x00	; 0
    4144:	a0 e2       	ldi	r26, 0x20	; 32
    4146:	b1 e4       	ldi	r27, 0x41	; 65
    4148:	8f a3       	std	Y+39, r24	; 0x27
    414a:	98 a7       	std	Y+40, r25	; 0x28
    414c:	a9 a7       	std	Y+41, r26	; 0x29
    414e:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4150:	6f a1       	ldd	r22, Y+39	; 0x27
    4152:	78 a5       	ldd	r23, Y+40	; 0x28
    4154:	89 a5       	ldd	r24, Y+41	; 0x29
    4156:	9a a5       	ldd	r25, Y+42	; 0x2a
    4158:	20 e0       	ldi	r18, 0x00	; 0
    415a:	30 e0       	ldi	r19, 0x00	; 0
    415c:	4a e7       	ldi	r20, 0x7A	; 122
    415e:	55 e4       	ldi	r21, 0x45	; 69
    4160:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4164:	dc 01       	movw	r26, r24
    4166:	cb 01       	movw	r24, r22
    4168:	8b a3       	std	Y+35, r24	; 0x23
    416a:	9c a3       	std	Y+36, r25	; 0x24
    416c:	ad a3       	std	Y+37, r26	; 0x25
    416e:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    4170:	6b a1       	ldd	r22, Y+35	; 0x23
    4172:	7c a1       	ldd	r23, Y+36	; 0x24
    4174:	8d a1       	ldd	r24, Y+37	; 0x25
    4176:	9e a1       	ldd	r25, Y+38	; 0x26
    4178:	20 e0       	ldi	r18, 0x00	; 0
    417a:	30 e0       	ldi	r19, 0x00	; 0
    417c:	40 e8       	ldi	r20, 0x80	; 128
    417e:	5f e3       	ldi	r21, 0x3F	; 63
    4180:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4184:	88 23       	and	r24, r24
    4186:	2c f4       	brge	.+10     	; 0x4192 <SevSeg_voidMulBCD+0x186>
		__ticks = 1;
    4188:	81 e0       	ldi	r24, 0x01	; 1
    418a:	90 e0       	ldi	r25, 0x00	; 0
    418c:	9a a3       	std	Y+34, r25	; 0x22
    418e:	89 a3       	std	Y+33, r24	; 0x21
    4190:	3f c0       	rjmp	.+126    	; 0x4210 <SevSeg_voidMulBCD+0x204>
	else if (__tmp > 65535)
    4192:	6b a1       	ldd	r22, Y+35	; 0x23
    4194:	7c a1       	ldd	r23, Y+36	; 0x24
    4196:	8d a1       	ldd	r24, Y+37	; 0x25
    4198:	9e a1       	ldd	r25, Y+38	; 0x26
    419a:	20 e0       	ldi	r18, 0x00	; 0
    419c:	3f ef       	ldi	r19, 0xFF	; 255
    419e:	4f e7       	ldi	r20, 0x7F	; 127
    41a0:	57 e4       	ldi	r21, 0x47	; 71
    41a2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    41a6:	18 16       	cp	r1, r24
    41a8:	4c f5       	brge	.+82     	; 0x41fc <SevSeg_voidMulBCD+0x1f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    41aa:	6f a1       	ldd	r22, Y+39	; 0x27
    41ac:	78 a5       	ldd	r23, Y+40	; 0x28
    41ae:	89 a5       	ldd	r24, Y+41	; 0x29
    41b0:	9a a5       	ldd	r25, Y+42	; 0x2a
    41b2:	20 e0       	ldi	r18, 0x00	; 0
    41b4:	30 e0       	ldi	r19, 0x00	; 0
    41b6:	40 e2       	ldi	r20, 0x20	; 32
    41b8:	51 e4       	ldi	r21, 0x41	; 65
    41ba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    41be:	dc 01       	movw	r26, r24
    41c0:	cb 01       	movw	r24, r22
    41c2:	bc 01       	movw	r22, r24
    41c4:	cd 01       	movw	r24, r26
    41c6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    41ca:	dc 01       	movw	r26, r24
    41cc:	cb 01       	movw	r24, r22
    41ce:	9a a3       	std	Y+34, r25	; 0x22
    41d0:	89 a3       	std	Y+33, r24	; 0x21
    41d2:	0f c0       	rjmp	.+30     	; 0x41f2 <SevSeg_voidMulBCD+0x1e6>
    41d4:	80 e9       	ldi	r24, 0x90	; 144
    41d6:	91 e0       	ldi	r25, 0x01	; 1
    41d8:	98 a3       	std	Y+32, r25	; 0x20
    41da:	8f 8f       	std	Y+31, r24	; 0x1f
    41dc:	8f 8d       	ldd	r24, Y+31	; 0x1f
    41de:	98 a1       	ldd	r25, Y+32	; 0x20
    41e0:	01 97       	sbiw	r24, 0x01	; 1
    41e2:	f1 f7       	brne	.-4      	; 0x41e0 <SevSeg_voidMulBCD+0x1d4>
    41e4:	98 a3       	std	Y+32, r25	; 0x20
    41e6:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    41e8:	89 a1       	ldd	r24, Y+33	; 0x21
    41ea:	9a a1       	ldd	r25, Y+34	; 0x22
    41ec:	01 97       	sbiw	r24, 0x01	; 1
    41ee:	9a a3       	std	Y+34, r25	; 0x22
    41f0:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    41f2:	89 a1       	ldd	r24, Y+33	; 0x21
    41f4:	9a a1       	ldd	r25, Y+34	; 0x22
    41f6:	00 97       	sbiw	r24, 0x00	; 0
    41f8:	69 f7       	brne	.-38     	; 0x41d4 <SevSeg_voidMulBCD+0x1c8>
    41fa:	14 c0       	rjmp	.+40     	; 0x4224 <SevSeg_voidMulBCD+0x218>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    41fc:	6b a1       	ldd	r22, Y+35	; 0x23
    41fe:	7c a1       	ldd	r23, Y+36	; 0x24
    4200:	8d a1       	ldd	r24, Y+37	; 0x25
    4202:	9e a1       	ldd	r25, Y+38	; 0x26
    4204:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4208:	dc 01       	movw	r26, r24
    420a:	cb 01       	movw	r24, r22
    420c:	9a a3       	std	Y+34, r25	; 0x22
    420e:	89 a3       	std	Y+33, r24	; 0x21
    4210:	89 a1       	ldd	r24, Y+33	; 0x21
    4212:	9a a1       	ldd	r25, Y+34	; 0x22
    4214:	9e 8f       	std	Y+30, r25	; 0x1e
    4216:	8d 8f       	std	Y+29, r24	; 0x1d
    4218:	8d 8d       	ldd	r24, Y+29	; 0x1d
    421a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    421c:	01 97       	sbiw	r24, 0x01	; 1
    421e:	f1 f7       	brne	.-4      	; 0x421c <SevSeg_voidMulBCD+0x210>
    4220:	9e 8f       	std	Y+30, r25	; 0x1e
    4222:	8d 8f       	std	Y+29, r24	; 0x1d
						_delay_ms(Sev_DELAY);
						DIO_voidSetPortValue(Sev_PORT,MulBCDArr[Local_Counter2]);
    4224:	8c a9       	ldd	r24, Y+52	; 0x34
    4226:	9d a9       	ldd	r25, Y+53	; 0x35
    4228:	ae a9       	ldd	r26, Y+54	; 0x36
    422a:	bf a9       	ldd	r27, Y+55	; 0x37
    422c:	fc 01       	movw	r30, r24
    422e:	e9 58       	subi	r30, 0x89	; 137
    4230:	fe 4f       	sbci	r31, 0xFE	; 254
    4232:	90 81       	ld	r25, Z
    4234:	82 e0       	ldi	r24, 0x02	; 2
    4236:	69 2f       	mov	r22, r25
    4238:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <DIO_voidSetPortValue>
						DIO_voidSetPinValue(DIO_PortB, DIO_PIN6, High);
    423c:	82 e0       	ldi	r24, 0x02	; 2
    423e:	66 e0       	ldi	r22, 0x06	; 6
    4240:	41 e0       	ldi	r20, 0x01	; 1
    4242:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
						DIO_voidSetPinValue(DIO_PortB, DIO_PIN5, Low);
    4246:	82 e0       	ldi	r24, 0x02	; 2
    4248:	65 e0       	ldi	r22, 0x05	; 5
    424a:	40 e0       	ldi	r20, 0x00	; 0
    424c:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
    4250:	80 e0       	ldi	r24, 0x00	; 0
    4252:	90 e0       	ldi	r25, 0x00	; 0
    4254:	a0 e2       	ldi	r26, 0x20	; 32
    4256:	b1 e4       	ldi	r27, 0x41	; 65
    4258:	89 8f       	std	Y+25, r24	; 0x19
    425a:	9a 8f       	std	Y+26, r25	; 0x1a
    425c:	ab 8f       	std	Y+27, r26	; 0x1b
    425e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4260:	69 8d       	ldd	r22, Y+25	; 0x19
    4262:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4264:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4266:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4268:	20 e0       	ldi	r18, 0x00	; 0
    426a:	30 e0       	ldi	r19, 0x00	; 0
    426c:	4a e7       	ldi	r20, 0x7A	; 122
    426e:	55 e4       	ldi	r21, 0x45	; 69
    4270:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4274:	dc 01       	movw	r26, r24
    4276:	cb 01       	movw	r24, r22
    4278:	8d 8b       	std	Y+21, r24	; 0x15
    427a:	9e 8b       	std	Y+22, r25	; 0x16
    427c:	af 8b       	std	Y+23, r26	; 0x17
    427e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4280:	6d 89       	ldd	r22, Y+21	; 0x15
    4282:	7e 89       	ldd	r23, Y+22	; 0x16
    4284:	8f 89       	ldd	r24, Y+23	; 0x17
    4286:	98 8d       	ldd	r25, Y+24	; 0x18
    4288:	20 e0       	ldi	r18, 0x00	; 0
    428a:	30 e0       	ldi	r19, 0x00	; 0
    428c:	40 e8       	ldi	r20, 0x80	; 128
    428e:	5f e3       	ldi	r21, 0x3F	; 63
    4290:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4294:	88 23       	and	r24, r24
    4296:	2c f4       	brge	.+10     	; 0x42a2 <SevSeg_voidMulBCD+0x296>
		__ticks = 1;
    4298:	81 e0       	ldi	r24, 0x01	; 1
    429a:	90 e0       	ldi	r25, 0x00	; 0
    429c:	9c 8b       	std	Y+20, r25	; 0x14
    429e:	8b 8b       	std	Y+19, r24	; 0x13
    42a0:	3f c0       	rjmp	.+126    	; 0x4320 <SevSeg_voidMulBCD+0x314>
	else if (__tmp > 65535)
    42a2:	6d 89       	ldd	r22, Y+21	; 0x15
    42a4:	7e 89       	ldd	r23, Y+22	; 0x16
    42a6:	8f 89       	ldd	r24, Y+23	; 0x17
    42a8:	98 8d       	ldd	r25, Y+24	; 0x18
    42aa:	20 e0       	ldi	r18, 0x00	; 0
    42ac:	3f ef       	ldi	r19, 0xFF	; 255
    42ae:	4f e7       	ldi	r20, 0x7F	; 127
    42b0:	57 e4       	ldi	r21, 0x47	; 71
    42b2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    42b6:	18 16       	cp	r1, r24
    42b8:	4c f5       	brge	.+82     	; 0x430c <SevSeg_voidMulBCD+0x300>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    42ba:	69 8d       	ldd	r22, Y+25	; 0x19
    42bc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    42be:	8b 8d       	ldd	r24, Y+27	; 0x1b
    42c0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    42c2:	20 e0       	ldi	r18, 0x00	; 0
    42c4:	30 e0       	ldi	r19, 0x00	; 0
    42c6:	40 e2       	ldi	r20, 0x20	; 32
    42c8:	51 e4       	ldi	r21, 0x41	; 65
    42ca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    42ce:	dc 01       	movw	r26, r24
    42d0:	cb 01       	movw	r24, r22
    42d2:	bc 01       	movw	r22, r24
    42d4:	cd 01       	movw	r24, r26
    42d6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    42da:	dc 01       	movw	r26, r24
    42dc:	cb 01       	movw	r24, r22
    42de:	9c 8b       	std	Y+20, r25	; 0x14
    42e0:	8b 8b       	std	Y+19, r24	; 0x13
    42e2:	0f c0       	rjmp	.+30     	; 0x4302 <SevSeg_voidMulBCD+0x2f6>
    42e4:	80 e9       	ldi	r24, 0x90	; 144
    42e6:	91 e0       	ldi	r25, 0x01	; 1
    42e8:	9a 8b       	std	Y+18, r25	; 0x12
    42ea:	89 8b       	std	Y+17, r24	; 0x11
    42ec:	89 89       	ldd	r24, Y+17	; 0x11
    42ee:	9a 89       	ldd	r25, Y+18	; 0x12
    42f0:	01 97       	sbiw	r24, 0x01	; 1
    42f2:	f1 f7       	brne	.-4      	; 0x42f0 <SevSeg_voidMulBCD+0x2e4>
    42f4:	9a 8b       	std	Y+18, r25	; 0x12
    42f6:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    42f8:	8b 89       	ldd	r24, Y+19	; 0x13
    42fa:	9c 89       	ldd	r25, Y+20	; 0x14
    42fc:	01 97       	sbiw	r24, 0x01	; 1
    42fe:	9c 8b       	std	Y+20, r25	; 0x14
    4300:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4302:	8b 89       	ldd	r24, Y+19	; 0x13
    4304:	9c 89       	ldd	r25, Y+20	; 0x14
    4306:	00 97       	sbiw	r24, 0x00	; 0
    4308:	69 f7       	brne	.-38     	; 0x42e4 <SevSeg_voidMulBCD+0x2d8>
    430a:	14 c0       	rjmp	.+40     	; 0x4334 <SevSeg_voidMulBCD+0x328>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    430c:	6d 89       	ldd	r22, Y+21	; 0x15
    430e:	7e 89       	ldd	r23, Y+22	; 0x16
    4310:	8f 89       	ldd	r24, Y+23	; 0x17
    4312:	98 8d       	ldd	r25, Y+24	; 0x18
    4314:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4318:	dc 01       	movw	r26, r24
    431a:	cb 01       	movw	r24, r22
    431c:	9c 8b       	std	Y+20, r25	; 0x14
    431e:	8b 8b       	std	Y+19, r24	; 0x13
    4320:	8b 89       	ldd	r24, Y+19	; 0x13
    4322:	9c 89       	ldd	r25, Y+20	; 0x14
    4324:	98 8b       	std	Y+16, r25	; 0x10
    4326:	8f 87       	std	Y+15, r24	; 0x0f
    4328:	8f 85       	ldd	r24, Y+15	; 0x0f
    432a:	98 89       	ldd	r25, Y+16	; 0x10
    432c:	01 97       	sbiw	r24, 0x01	; 1
    432e:	f1 f7       	brne	.-4      	; 0x432c <SevSeg_voidMulBCD+0x320>
    4330:	98 8b       	std	Y+16, r25	; 0x10
    4332:	8f 87       	std	Y+15, r24	; 0x0f
						_delay_ms(Sev_DELAY);
						count++;
    4334:	8f a5       	ldd	r24, Y+47	; 0x2f
    4336:	98 a9       	ldd	r25, Y+48	; 0x30
    4338:	a9 a9       	ldd	r26, Y+49	; 0x31
    433a:	ba a9       	ldd	r27, Y+50	; 0x32
    433c:	01 96       	adiw	r24, 0x01	; 1
    433e:	a1 1d       	adc	r26, r1
    4340:	b1 1d       	adc	r27, r1
    4342:	8f a7       	std	Y+47, r24	; 0x2f
    4344:	98 ab       	std	Y+48, r25	; 0x30
    4346:	a9 ab       	std	Y+49, r26	; 0x31
    4348:	ba ab       	std	Y+50, r27	; 0x32

		if(start < end){
			for(Local_Counter1 = Local_SevSegTwoStart; Local_Counter1 <= Local_SevSegTwoEnd; Local_Counter1++){
				for(Local_Counter2 =Local_SevSegOneStart;Local_Counter2 <10; Local_Counter2++){
					count = 0;
					while(count< delay){
    434a:	2f a5       	ldd	r18, Y+47	; 0x2f
    434c:	38 a9       	ldd	r19, Y+48	; 0x30
    434e:	49 a9       	ldd	r20, Y+49	; 0x31
    4350:	5a a9       	ldd	r21, Y+50	; 0x32
    4352:	8b a5       	ldd	r24, Y+43	; 0x2b
    4354:	9c a5       	ldd	r25, Y+44	; 0x2c
    4356:	ad a5       	ldd	r26, Y+45	; 0x2d
    4358:	be a5       	ldd	r27, Y+46	; 0x2e
    435a:	28 17       	cp	r18, r24
    435c:	39 07       	cpc	r19, r25
    435e:	4a 07       	cpc	r20, r26
    4360:	5b 07       	cpc	r21, r27
    4362:	08 f4       	brcc	.+2      	; 0x4366 <SevSeg_voidMulBCD+0x35a>
    4364:	d7 ce       	rjmp	.-594    	; 0x4114 <SevSeg_voidMulBCD+0x108>
						DIO_voidSetPinValue(DIO_PortB, DIO_PIN5, Low);
						_delay_ms(Sev_DELAY);
						count++;
					}
					//DIO_voidSetPortValue(Sev_PORT,num);
					if(Local_Counter2 == Local_SevSegOneEnd && Local_Counter1 == Local_SevSegTwoEnd){
    4366:	8c ad       	ldd	r24, Y+60	; 0x3c
    4368:	28 2f       	mov	r18, r24
    436a:	33 27       	eor	r19, r19
    436c:	27 fd       	sbrc	r18, 7
    436e:	30 95       	com	r19
    4370:	43 2f       	mov	r20, r19
    4372:	53 2f       	mov	r21, r19
    4374:	8c a9       	ldd	r24, Y+52	; 0x34
    4376:	9d a9       	ldd	r25, Y+53	; 0x35
    4378:	ae a9       	ldd	r26, Y+54	; 0x36
    437a:	bf a9       	ldd	r27, Y+55	; 0x37
    437c:	28 17       	cp	r18, r24
    437e:	39 07       	cpc	r19, r25
    4380:	4a 07       	cpc	r20, r26
    4382:	5b 07       	cpc	r21, r27
    4384:	89 f4       	brne	.+34     	; 0x43a8 <SevSeg_voidMulBCD+0x39c>
    4386:	8d ad       	ldd	r24, Y+61	; 0x3d
    4388:	28 2f       	mov	r18, r24
    438a:	33 27       	eor	r19, r19
    438c:	27 fd       	sbrc	r18, 7
    438e:	30 95       	com	r19
    4390:	43 2f       	mov	r20, r19
    4392:	53 2f       	mov	r21, r19
    4394:	88 ad       	ldd	r24, Y+56	; 0x38
    4396:	99 ad       	ldd	r25, Y+57	; 0x39
    4398:	aa ad       	ldd	r26, Y+58	; 0x3a
    439a:	bb ad       	ldd	r27, Y+59	; 0x3b
    439c:	28 17       	cp	r18, r24
    439e:	39 07       	cpc	r19, r25
    43a0:	4a 07       	cpc	r20, r26
    43a2:	5b 07       	cpc	r21, r27
    43a4:	09 f4       	brne	.+2      	; 0x43a8 <SevSeg_voidMulBCD+0x39c>
    43a6:	31 c1       	rjmp	.+610    	; 0x460a <SevSeg_voidMulBCD+0x5fe>
	u32 delay = 1000 / (Sev_DELAY * 2);
	if(Local_SevSegTwoStart >= 0 && Local_SevSegTwoStart < 10 && Local_SevSegTwoEnd < 10 && Local_SevSegTwoEnd >= 0){

		if(start < end){
			for(Local_Counter1 = Local_SevSegTwoStart; Local_Counter1 <= Local_SevSegTwoEnd; Local_Counter1++){
				for(Local_Counter2 =Local_SevSegOneStart;Local_Counter2 <10; Local_Counter2++){
    43a8:	8c a9       	ldd	r24, Y+52	; 0x34
    43aa:	9d a9       	ldd	r25, Y+53	; 0x35
    43ac:	ae a9       	ldd	r26, Y+54	; 0x36
    43ae:	bf a9       	ldd	r27, Y+55	; 0x37
    43b0:	01 96       	adiw	r24, 0x01	; 1
    43b2:	a1 1d       	adc	r26, r1
    43b4:	b1 1d       	adc	r27, r1
    43b6:	8c ab       	std	Y+52, r24	; 0x34
    43b8:	9d ab       	std	Y+53, r25	; 0x35
    43ba:	ae ab       	std	Y+54, r26	; 0x36
    43bc:	bf ab       	std	Y+55, r27	; 0x37
    43be:	8c a9       	ldd	r24, Y+52	; 0x34
    43c0:	9d a9       	ldd	r25, Y+53	; 0x35
    43c2:	ae a9       	ldd	r26, Y+54	; 0x36
    43c4:	bf a9       	ldd	r27, Y+55	; 0x37
    43c6:	8a 30       	cpi	r24, 0x0A	; 10
    43c8:	91 05       	cpc	r25, r1
    43ca:	a1 05       	cpc	r26, r1
    43cc:	b1 05       	cpc	r27, r1
    43ce:	0c f4       	brge	.+2      	; 0x43d2 <SevSeg_voidMulBCD+0x3c6>
    43d0:	9c ce       	rjmp	.-712    	; 0x410a <SevSeg_voidMulBCD+0xfe>
					if(Local_Counter2 == Local_SevSegOneEnd && Local_Counter1 == Local_SevSegTwoEnd){
						return;
					}
				}

				Local_SevSegOneStart = 0;
    43d2:	1e ae       	std	Y+62, r1	; 0x3e
	u32 count = 0;
	u32 delay = 1000 / (Sev_DELAY * 2);
	if(Local_SevSegTwoStart >= 0 && Local_SevSegTwoStart < 10 && Local_SevSegTwoEnd < 10 && Local_SevSegTwoEnd >= 0){

		if(start < end){
			for(Local_Counter1 = Local_SevSegTwoStart; Local_Counter1 <= Local_SevSegTwoEnd; Local_Counter1++){
    43d4:	88 ad       	ldd	r24, Y+56	; 0x38
    43d6:	99 ad       	ldd	r25, Y+57	; 0x39
    43d8:	aa ad       	ldd	r26, Y+58	; 0x3a
    43da:	bb ad       	ldd	r27, Y+59	; 0x3b
    43dc:	01 96       	adiw	r24, 0x01	; 1
    43de:	a1 1d       	adc	r26, r1
    43e0:	b1 1d       	adc	r27, r1
    43e2:	88 af       	std	Y+56, r24	; 0x38
    43e4:	99 af       	std	Y+57, r25	; 0x39
    43e6:	aa af       	std	Y+58, r26	; 0x3a
    43e8:	bb af       	std	Y+59, r27	; 0x3b
    43ea:	8d ad       	ldd	r24, Y+61	; 0x3d
    43ec:	28 2f       	mov	r18, r24
    43ee:	33 27       	eor	r19, r19
    43f0:	27 fd       	sbrc	r18, 7
    43f2:	30 95       	com	r19
    43f4:	43 2f       	mov	r20, r19
    43f6:	53 2f       	mov	r21, r19
    43f8:	88 ad       	ldd	r24, Y+56	; 0x38
    43fa:	99 ad       	ldd	r25, Y+57	; 0x39
    43fc:	aa ad       	ldd	r26, Y+58	; 0x3a
    43fe:	bb ad       	ldd	r27, Y+59	; 0x3b
    4400:	28 17       	cp	r18, r24
    4402:	39 07       	cpc	r19, r25
    4404:	4a 07       	cpc	r20, r26
    4406:	5b 07       	cpc	r21, r27
    4408:	0c f0       	brlt	.+2      	; 0x440c <SevSeg_voidMulBCD+0x400>
    440a:	74 ce       	rjmp	.-792    	; 0x40f4 <SevSeg_voidMulBCD+0xe8>
    440c:	fe c0       	rjmp	.+508    	; 0x460a <SevSeg_voidMulBCD+0x5fe>

				Local_SevSegOneStart = 0;
			}
		}
		else{
			for(Local_Counter1 = Local_SevSegTwoStart; Local_Counter1 >= Local_SevSegTwoEnd; Local_Counter1--){
    440e:	8f ad       	ldd	r24, Y+63	; 0x3f
    4410:	99 27       	eor	r25, r25
    4412:	87 fd       	sbrc	r24, 7
    4414:	90 95       	com	r25
    4416:	a9 2f       	mov	r26, r25
    4418:	b9 2f       	mov	r27, r25
    441a:	88 af       	std	Y+56, r24	; 0x38
    441c:	99 af       	std	Y+57, r25	; 0x39
    441e:	aa af       	std	Y+58, r26	; 0x3a
    4420:	bb af       	std	Y+59, r27	; 0x3b
    4422:	e2 c0       	rjmp	.+452    	; 0x45e8 <SevSeg_voidMulBCD+0x5dc>

				num &= 0x0F;
    4424:	8b a9       	ldd	r24, Y+51	; 0x33
    4426:	8f 70       	andi	r24, 0x0F	; 15
    4428:	8b ab       	std	Y+51, r24	; 0x33
				num |= (Local_Counter1 << 4);
    442a:	88 ad       	ldd	r24, Y+56	; 0x38
    442c:	99 ad       	ldd	r25, Y+57	; 0x39
    442e:	aa ad       	ldd	r26, Y+58	; 0x3a
    4430:	bb ad       	ldd	r27, Y+59	; 0x3b
    4432:	88 0f       	add	r24, r24
    4434:	99 1f       	adc	r25, r25
    4436:	aa 1f       	adc	r26, r26
    4438:	bb 1f       	adc	r27, r27
    443a:	88 0f       	add	r24, r24
    443c:	99 1f       	adc	r25, r25
    443e:	aa 1f       	adc	r26, r26
    4440:	bb 1f       	adc	r27, r27
    4442:	88 0f       	add	r24, r24
    4444:	99 1f       	adc	r25, r25
    4446:	aa 1f       	adc	r26, r26
    4448:	bb 1f       	adc	r27, r27
    444a:	88 0f       	add	r24, r24
    444c:	99 1f       	adc	r25, r25
    444e:	aa 1f       	adc	r26, r26
    4450:	bb 1f       	adc	r27, r27
    4452:	98 2f       	mov	r25, r24
    4454:	8b a9       	ldd	r24, Y+51	; 0x33
    4456:	89 2b       	or	r24, r25
    4458:	8b ab       	std	Y+51, r24	; 0x33

				for(Local_Counter2 =Local_SevSegOneStart;Local_Counter2 >= 0; Local_Counter2--){
    445a:	8e ad       	ldd	r24, Y+62	; 0x3e
    445c:	99 27       	eor	r25, r25
    445e:	87 fd       	sbrc	r24, 7
    4460:	90 95       	com	r25
    4462:	a9 2f       	mov	r26, r25
    4464:	b9 2f       	mov	r27, r25
    4466:	8c ab       	std	Y+52, r24	; 0x34
    4468:	9d ab       	std	Y+53, r25	; 0x35
    446a:	ae ab       	std	Y+54, r26	; 0x36
    446c:	bf ab       	std	Y+55, r27	; 0x37
    446e:	a8 c0       	rjmp	.+336    	; 0x45c0 <SevSeg_voidMulBCD+0x5b4>
					num &= 0xF0;
    4470:	8b a9       	ldd	r24, Y+51	; 0x33
    4472:	80 7f       	andi	r24, 0xF0	; 240
    4474:	8b ab       	std	Y+51, r24	; 0x33
					num |= Local_Counter2;
    4476:	9c a9       	ldd	r25, Y+52	; 0x34
    4478:	8b a9       	ldd	r24, Y+51	; 0x33
    447a:	89 2b       	or	r24, r25
    447c:	8b ab       	std	Y+51, r24	; 0x33
    447e:	80 e0       	ldi	r24, 0x00	; 0
    4480:	90 e0       	ldi	r25, 0x00	; 0
    4482:	a0 e2       	ldi	r26, 0x20	; 32
    4484:	b1 e4       	ldi	r27, 0x41	; 65
    4486:	8b 87       	std	Y+11, r24	; 0x0b
    4488:	9c 87       	std	Y+12, r25	; 0x0c
    448a:	ad 87       	std	Y+13, r26	; 0x0d
    448c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    448e:	6b 85       	ldd	r22, Y+11	; 0x0b
    4490:	7c 85       	ldd	r23, Y+12	; 0x0c
    4492:	8d 85       	ldd	r24, Y+13	; 0x0d
    4494:	9e 85       	ldd	r25, Y+14	; 0x0e
    4496:	20 e0       	ldi	r18, 0x00	; 0
    4498:	30 e0       	ldi	r19, 0x00	; 0
    449a:	4a e7       	ldi	r20, 0x7A	; 122
    449c:	55 e4       	ldi	r21, 0x45	; 69
    449e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    44a2:	dc 01       	movw	r26, r24
    44a4:	cb 01       	movw	r24, r22
    44a6:	8f 83       	std	Y+7, r24	; 0x07
    44a8:	98 87       	std	Y+8, r25	; 0x08
    44aa:	a9 87       	std	Y+9, r26	; 0x09
    44ac:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    44ae:	6f 81       	ldd	r22, Y+7	; 0x07
    44b0:	78 85       	ldd	r23, Y+8	; 0x08
    44b2:	89 85       	ldd	r24, Y+9	; 0x09
    44b4:	9a 85       	ldd	r25, Y+10	; 0x0a
    44b6:	20 e0       	ldi	r18, 0x00	; 0
    44b8:	30 e0       	ldi	r19, 0x00	; 0
    44ba:	40 e8       	ldi	r20, 0x80	; 128
    44bc:	5f e3       	ldi	r21, 0x3F	; 63
    44be:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    44c2:	88 23       	and	r24, r24
    44c4:	2c f4       	brge	.+10     	; 0x44d0 <SevSeg_voidMulBCD+0x4c4>
		__ticks = 1;
    44c6:	81 e0       	ldi	r24, 0x01	; 1
    44c8:	90 e0       	ldi	r25, 0x00	; 0
    44ca:	9e 83       	std	Y+6, r25	; 0x06
    44cc:	8d 83       	std	Y+5, r24	; 0x05
    44ce:	3f c0       	rjmp	.+126    	; 0x454e <SevSeg_voidMulBCD+0x542>
	else if (__tmp > 65535)
    44d0:	6f 81       	ldd	r22, Y+7	; 0x07
    44d2:	78 85       	ldd	r23, Y+8	; 0x08
    44d4:	89 85       	ldd	r24, Y+9	; 0x09
    44d6:	9a 85       	ldd	r25, Y+10	; 0x0a
    44d8:	20 e0       	ldi	r18, 0x00	; 0
    44da:	3f ef       	ldi	r19, 0xFF	; 255
    44dc:	4f e7       	ldi	r20, 0x7F	; 127
    44de:	57 e4       	ldi	r21, 0x47	; 71
    44e0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    44e4:	18 16       	cp	r1, r24
    44e6:	4c f5       	brge	.+82     	; 0x453a <SevSeg_voidMulBCD+0x52e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    44e8:	6b 85       	ldd	r22, Y+11	; 0x0b
    44ea:	7c 85       	ldd	r23, Y+12	; 0x0c
    44ec:	8d 85       	ldd	r24, Y+13	; 0x0d
    44ee:	9e 85       	ldd	r25, Y+14	; 0x0e
    44f0:	20 e0       	ldi	r18, 0x00	; 0
    44f2:	30 e0       	ldi	r19, 0x00	; 0
    44f4:	40 e2       	ldi	r20, 0x20	; 32
    44f6:	51 e4       	ldi	r21, 0x41	; 65
    44f8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    44fc:	dc 01       	movw	r26, r24
    44fe:	cb 01       	movw	r24, r22
    4500:	bc 01       	movw	r22, r24
    4502:	cd 01       	movw	r24, r26
    4504:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4508:	dc 01       	movw	r26, r24
    450a:	cb 01       	movw	r24, r22
    450c:	9e 83       	std	Y+6, r25	; 0x06
    450e:	8d 83       	std	Y+5, r24	; 0x05
    4510:	0f c0       	rjmp	.+30     	; 0x4530 <SevSeg_voidMulBCD+0x524>
    4512:	80 e9       	ldi	r24, 0x90	; 144
    4514:	91 e0       	ldi	r25, 0x01	; 1
    4516:	9c 83       	std	Y+4, r25	; 0x04
    4518:	8b 83       	std	Y+3, r24	; 0x03
    451a:	8b 81       	ldd	r24, Y+3	; 0x03
    451c:	9c 81       	ldd	r25, Y+4	; 0x04
    451e:	01 97       	sbiw	r24, 0x01	; 1
    4520:	f1 f7       	brne	.-4      	; 0x451e <SevSeg_voidMulBCD+0x512>
    4522:	9c 83       	std	Y+4, r25	; 0x04
    4524:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4526:	8d 81       	ldd	r24, Y+5	; 0x05
    4528:	9e 81       	ldd	r25, Y+6	; 0x06
    452a:	01 97       	sbiw	r24, 0x01	; 1
    452c:	9e 83       	std	Y+6, r25	; 0x06
    452e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4530:	8d 81       	ldd	r24, Y+5	; 0x05
    4532:	9e 81       	ldd	r25, Y+6	; 0x06
    4534:	00 97       	sbiw	r24, 0x00	; 0
    4536:	69 f7       	brne	.-38     	; 0x4512 <SevSeg_voidMulBCD+0x506>
    4538:	14 c0       	rjmp	.+40     	; 0x4562 <SevSeg_voidMulBCD+0x556>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    453a:	6f 81       	ldd	r22, Y+7	; 0x07
    453c:	78 85       	ldd	r23, Y+8	; 0x08
    453e:	89 85       	ldd	r24, Y+9	; 0x09
    4540:	9a 85       	ldd	r25, Y+10	; 0x0a
    4542:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4546:	dc 01       	movw	r26, r24
    4548:	cb 01       	movw	r24, r22
    454a:	9e 83       	std	Y+6, r25	; 0x06
    454c:	8d 83       	std	Y+5, r24	; 0x05
    454e:	8d 81       	ldd	r24, Y+5	; 0x05
    4550:	9e 81       	ldd	r25, Y+6	; 0x06
    4552:	9a 83       	std	Y+2, r25	; 0x02
    4554:	89 83       	std	Y+1, r24	; 0x01
    4556:	89 81       	ldd	r24, Y+1	; 0x01
    4558:	9a 81       	ldd	r25, Y+2	; 0x02
    455a:	01 97       	sbiw	r24, 0x01	; 1
    455c:	f1 f7       	brne	.-4      	; 0x455a <SevSeg_voidMulBCD+0x54e>
    455e:	9a 83       	std	Y+2, r25	; 0x02
    4560:	89 83       	std	Y+1, r24	; 0x01
					_delay_ms(Sev_DELAY);
					DIO_voidSetPortValue(Sev_PORT,num);
    4562:	82 e0       	ldi	r24, 0x02	; 2
    4564:	6b a9       	ldd	r22, Y+51	; 0x33
    4566:	0e 94 e9 14 	call	0x29d2	; 0x29d2 <DIO_voidSetPortValue>

					if(Local_Counter2 == Local_SevSegOneEnd && Local_Counter1 == Local_SevSegTwoEnd){
    456a:	8c ad       	ldd	r24, Y+60	; 0x3c
    456c:	28 2f       	mov	r18, r24
    456e:	33 27       	eor	r19, r19
    4570:	27 fd       	sbrc	r18, 7
    4572:	30 95       	com	r19
    4574:	43 2f       	mov	r20, r19
    4576:	53 2f       	mov	r21, r19
    4578:	8c a9       	ldd	r24, Y+52	; 0x34
    457a:	9d a9       	ldd	r25, Y+53	; 0x35
    457c:	ae a9       	ldd	r26, Y+54	; 0x36
    457e:	bf a9       	ldd	r27, Y+55	; 0x37
    4580:	28 17       	cp	r18, r24
    4582:	39 07       	cpc	r19, r25
    4584:	4a 07       	cpc	r20, r26
    4586:	5b 07       	cpc	r21, r27
    4588:	81 f4       	brne	.+32     	; 0x45aa <SevSeg_voidMulBCD+0x59e>
    458a:	8d ad       	ldd	r24, Y+61	; 0x3d
    458c:	28 2f       	mov	r18, r24
    458e:	33 27       	eor	r19, r19
    4590:	27 fd       	sbrc	r18, 7
    4592:	30 95       	com	r19
    4594:	43 2f       	mov	r20, r19
    4596:	53 2f       	mov	r21, r19
    4598:	88 ad       	ldd	r24, Y+56	; 0x38
    459a:	99 ad       	ldd	r25, Y+57	; 0x39
    459c:	aa ad       	ldd	r26, Y+58	; 0x3a
    459e:	bb ad       	ldd	r27, Y+59	; 0x3b
    45a0:	28 17       	cp	r18, r24
    45a2:	39 07       	cpc	r19, r25
    45a4:	4a 07       	cpc	r20, r26
    45a6:	5b 07       	cpc	r21, r27
    45a8:	81 f1       	breq	.+96     	; 0x460a <SevSeg_voidMulBCD+0x5fe>
			for(Local_Counter1 = Local_SevSegTwoStart; Local_Counter1 >= Local_SevSegTwoEnd; Local_Counter1--){

				num &= 0x0F;
				num |= (Local_Counter1 << 4);

				for(Local_Counter2 =Local_SevSegOneStart;Local_Counter2 >= 0; Local_Counter2--){
    45aa:	8c a9       	ldd	r24, Y+52	; 0x34
    45ac:	9d a9       	ldd	r25, Y+53	; 0x35
    45ae:	ae a9       	ldd	r26, Y+54	; 0x36
    45b0:	bf a9       	ldd	r27, Y+55	; 0x37
    45b2:	01 97       	sbiw	r24, 0x01	; 1
    45b4:	a1 09       	sbc	r26, r1
    45b6:	b1 09       	sbc	r27, r1
    45b8:	8c ab       	std	Y+52, r24	; 0x34
    45ba:	9d ab       	std	Y+53, r25	; 0x35
    45bc:	ae ab       	std	Y+54, r26	; 0x36
    45be:	bf ab       	std	Y+55, r27	; 0x37
    45c0:	8c a9       	ldd	r24, Y+52	; 0x34
    45c2:	9d a9       	ldd	r25, Y+53	; 0x35
    45c4:	ae a9       	ldd	r26, Y+54	; 0x36
    45c6:	bf a9       	ldd	r27, Y+55	; 0x37
    45c8:	bb 23       	and	r27, r27
    45ca:	0c f0       	brlt	.+2      	; 0x45ce <SevSeg_voidMulBCD+0x5c2>
    45cc:	51 cf       	rjmp	.-350    	; 0x4470 <SevSeg_voidMulBCD+0x464>

					if(Local_Counter2 == Local_SevSegOneEnd && Local_Counter1 == Local_SevSegTwoEnd){
						return;
					}
				}
				Local_SevSegOneStart = 9;
    45ce:	89 e0       	ldi	r24, 0x09	; 9
    45d0:	8e af       	std	Y+62, r24	; 0x3e

				Local_SevSegOneStart = 0;
			}
		}
		else{
			for(Local_Counter1 = Local_SevSegTwoStart; Local_Counter1 >= Local_SevSegTwoEnd; Local_Counter1--){
    45d2:	88 ad       	ldd	r24, Y+56	; 0x38
    45d4:	99 ad       	ldd	r25, Y+57	; 0x39
    45d6:	aa ad       	ldd	r26, Y+58	; 0x3a
    45d8:	bb ad       	ldd	r27, Y+59	; 0x3b
    45da:	01 97       	sbiw	r24, 0x01	; 1
    45dc:	a1 09       	sbc	r26, r1
    45de:	b1 09       	sbc	r27, r1
    45e0:	88 af       	std	Y+56, r24	; 0x38
    45e2:	99 af       	std	Y+57, r25	; 0x39
    45e4:	aa af       	std	Y+58, r26	; 0x3a
    45e6:	bb af       	std	Y+59, r27	; 0x3b
    45e8:	8d ad       	ldd	r24, Y+61	; 0x3d
    45ea:	28 2f       	mov	r18, r24
    45ec:	33 27       	eor	r19, r19
    45ee:	27 fd       	sbrc	r18, 7
    45f0:	30 95       	com	r19
    45f2:	43 2f       	mov	r20, r19
    45f4:	53 2f       	mov	r21, r19
    45f6:	88 ad       	ldd	r24, Y+56	; 0x38
    45f8:	99 ad       	ldd	r25, Y+57	; 0x39
    45fa:	aa ad       	ldd	r26, Y+58	; 0x3a
    45fc:	bb ad       	ldd	r27, Y+59	; 0x3b
    45fe:	82 17       	cp	r24, r18
    4600:	93 07       	cpc	r25, r19
    4602:	a4 07       	cpc	r26, r20
    4604:	b5 07       	cpc	r27, r21
    4606:	0c f0       	brlt	.+2      	; 0x460a <SevSeg_voidMulBCD+0x5fe>
    4608:	0d cf       	rjmp	.-486    	; 0x4424 <SevSeg_voidMulBCD+0x418>
				}
				Local_SevSegOneStart = 9;
			}
		}
	}
}
    460a:	cf 5b       	subi	r28, 0xBF	; 191
    460c:	df 4f       	sbci	r29, 0xFF	; 255
    460e:	0f b6       	in	r0, 0x3f	; 63
    4610:	f8 94       	cli
    4612:	de bf       	out	0x3e, r29	; 62
    4614:	0f be       	out	0x3f, r0	; 63
    4616:	cd bf       	out	0x3d, r28	; 61
    4618:	cf 91       	pop	r28
    461a:	df 91       	pop	r29
    461c:	08 95       	ret

0000461e <LCD_voidInit>:
#include "../Header/LCD_Interface.h"
#include "../../../MCAL/DIO/Header/DIO_Interface.h"
#include "util/delay.h"


void LCD_voidInit(){
    461e:	0f 93       	push	r16
    4620:	1f 93       	push	r17
    4622:	df 93       	push	r29
    4624:	cf 93       	push	r28
    4626:	cd b7       	in	r28, 0x3d	; 61
    4628:	de b7       	in	r29, 0x3e	; 62
    462a:	cc 58       	subi	r28, 0x8C	; 140
    462c:	d0 40       	sbci	r29, 0x00	; 0
    462e:	0f b6       	in	r0, 0x3f	; 63
    4630:	f8 94       	cli
    4632:	de bf       	out	0x3e, r29	; 62
    4634:	0f be       	out	0x3f, r0	; 63
    4636:	cd bf       	out	0x3d, r28	; 61
    4638:	fe 01       	movw	r30, r28
    463a:	e7 57       	subi	r30, 0x77	; 119
    463c:	ff 4f       	sbci	r31, 0xFF	; 255
    463e:	80 e0       	ldi	r24, 0x00	; 0
    4640:	90 e0       	ldi	r25, 0x00	; 0
    4642:	ac e0       	ldi	r26, 0x0C	; 12
    4644:	b2 e4       	ldi	r27, 0x42	; 66
    4646:	80 83       	st	Z, r24
    4648:	91 83       	std	Z+1, r25	; 0x01
    464a:	a2 83       	std	Z+2, r26	; 0x02
    464c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    464e:	8e 01       	movw	r16, r28
    4650:	0b 57       	subi	r16, 0x7B	; 123
    4652:	1f 4f       	sbci	r17, 0xFF	; 255
    4654:	fe 01       	movw	r30, r28
    4656:	e7 57       	subi	r30, 0x77	; 119
    4658:	ff 4f       	sbci	r31, 0xFF	; 255
    465a:	60 81       	ld	r22, Z
    465c:	71 81       	ldd	r23, Z+1	; 0x01
    465e:	82 81       	ldd	r24, Z+2	; 0x02
    4660:	93 81       	ldd	r25, Z+3	; 0x03
    4662:	20 e0       	ldi	r18, 0x00	; 0
    4664:	30 e0       	ldi	r19, 0x00	; 0
    4666:	4a e7       	ldi	r20, 0x7A	; 122
    4668:	55 e4       	ldi	r21, 0x45	; 69
    466a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    466e:	dc 01       	movw	r26, r24
    4670:	cb 01       	movw	r24, r22
    4672:	f8 01       	movw	r30, r16
    4674:	80 83       	st	Z, r24
    4676:	91 83       	std	Z+1, r25	; 0x01
    4678:	a2 83       	std	Z+2, r26	; 0x02
    467a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    467c:	fe 01       	movw	r30, r28
    467e:	eb 57       	subi	r30, 0x7B	; 123
    4680:	ff 4f       	sbci	r31, 0xFF	; 255
    4682:	60 81       	ld	r22, Z
    4684:	71 81       	ldd	r23, Z+1	; 0x01
    4686:	82 81       	ldd	r24, Z+2	; 0x02
    4688:	93 81       	ldd	r25, Z+3	; 0x03
    468a:	20 e0       	ldi	r18, 0x00	; 0
    468c:	30 e0       	ldi	r19, 0x00	; 0
    468e:	40 e8       	ldi	r20, 0x80	; 128
    4690:	5f e3       	ldi	r21, 0x3F	; 63
    4692:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4696:	88 23       	and	r24, r24
    4698:	44 f4       	brge	.+16     	; 0x46aa <LCD_voidInit+0x8c>
		__ticks = 1;
    469a:	fe 01       	movw	r30, r28
    469c:	ed 57       	subi	r30, 0x7D	; 125
    469e:	ff 4f       	sbci	r31, 0xFF	; 255
    46a0:	81 e0       	ldi	r24, 0x01	; 1
    46a2:	90 e0       	ldi	r25, 0x00	; 0
    46a4:	91 83       	std	Z+1, r25	; 0x01
    46a6:	80 83       	st	Z, r24
    46a8:	64 c0       	rjmp	.+200    	; 0x4772 <LCD_voidInit+0x154>
	else if (__tmp > 65535)
    46aa:	fe 01       	movw	r30, r28
    46ac:	eb 57       	subi	r30, 0x7B	; 123
    46ae:	ff 4f       	sbci	r31, 0xFF	; 255
    46b0:	60 81       	ld	r22, Z
    46b2:	71 81       	ldd	r23, Z+1	; 0x01
    46b4:	82 81       	ldd	r24, Z+2	; 0x02
    46b6:	93 81       	ldd	r25, Z+3	; 0x03
    46b8:	20 e0       	ldi	r18, 0x00	; 0
    46ba:	3f ef       	ldi	r19, 0xFF	; 255
    46bc:	4f e7       	ldi	r20, 0x7F	; 127
    46be:	57 e4       	ldi	r21, 0x47	; 71
    46c0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    46c4:	18 16       	cp	r1, r24
    46c6:	0c f0       	brlt	.+2      	; 0x46ca <LCD_voidInit+0xac>
    46c8:	43 c0       	rjmp	.+134    	; 0x4750 <LCD_voidInit+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    46ca:	fe 01       	movw	r30, r28
    46cc:	e7 57       	subi	r30, 0x77	; 119
    46ce:	ff 4f       	sbci	r31, 0xFF	; 255
    46d0:	60 81       	ld	r22, Z
    46d2:	71 81       	ldd	r23, Z+1	; 0x01
    46d4:	82 81       	ldd	r24, Z+2	; 0x02
    46d6:	93 81       	ldd	r25, Z+3	; 0x03
    46d8:	20 e0       	ldi	r18, 0x00	; 0
    46da:	30 e0       	ldi	r19, 0x00	; 0
    46dc:	40 e2       	ldi	r20, 0x20	; 32
    46de:	51 e4       	ldi	r21, 0x41	; 65
    46e0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    46e4:	dc 01       	movw	r26, r24
    46e6:	cb 01       	movw	r24, r22
    46e8:	8e 01       	movw	r16, r28
    46ea:	0d 57       	subi	r16, 0x7D	; 125
    46ec:	1f 4f       	sbci	r17, 0xFF	; 255
    46ee:	bc 01       	movw	r22, r24
    46f0:	cd 01       	movw	r24, r26
    46f2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    46f6:	dc 01       	movw	r26, r24
    46f8:	cb 01       	movw	r24, r22
    46fa:	f8 01       	movw	r30, r16
    46fc:	91 83       	std	Z+1, r25	; 0x01
    46fe:	80 83       	st	Z, r24
    4700:	1f c0       	rjmp	.+62     	; 0x4740 <LCD_voidInit+0x122>
    4702:	fe 01       	movw	r30, r28
    4704:	ef 57       	subi	r30, 0x7F	; 127
    4706:	ff 4f       	sbci	r31, 0xFF	; 255
    4708:	80 e9       	ldi	r24, 0x90	; 144
    470a:	91 e0       	ldi	r25, 0x01	; 1
    470c:	91 83       	std	Z+1, r25	; 0x01
    470e:	80 83       	st	Z, r24
    4710:	fe 01       	movw	r30, r28
    4712:	ef 57       	subi	r30, 0x7F	; 127
    4714:	ff 4f       	sbci	r31, 0xFF	; 255
    4716:	80 81       	ld	r24, Z
    4718:	91 81       	ldd	r25, Z+1	; 0x01
    471a:	01 97       	sbiw	r24, 0x01	; 1
    471c:	f1 f7       	brne	.-4      	; 0x471a <LCD_voidInit+0xfc>
    471e:	fe 01       	movw	r30, r28
    4720:	ef 57       	subi	r30, 0x7F	; 127
    4722:	ff 4f       	sbci	r31, 0xFF	; 255
    4724:	91 83       	std	Z+1, r25	; 0x01
    4726:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4728:	de 01       	movw	r26, r28
    472a:	ad 57       	subi	r26, 0x7D	; 125
    472c:	bf 4f       	sbci	r27, 0xFF	; 255
    472e:	fe 01       	movw	r30, r28
    4730:	ed 57       	subi	r30, 0x7D	; 125
    4732:	ff 4f       	sbci	r31, 0xFF	; 255
    4734:	80 81       	ld	r24, Z
    4736:	91 81       	ldd	r25, Z+1	; 0x01
    4738:	01 97       	sbiw	r24, 0x01	; 1
    473a:	11 96       	adiw	r26, 0x01	; 1
    473c:	9c 93       	st	X, r25
    473e:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4740:	fe 01       	movw	r30, r28
    4742:	ed 57       	subi	r30, 0x7D	; 125
    4744:	ff 4f       	sbci	r31, 0xFF	; 255
    4746:	80 81       	ld	r24, Z
    4748:	91 81       	ldd	r25, Z+1	; 0x01
    474a:	00 97       	sbiw	r24, 0x00	; 0
    474c:	d1 f6       	brne	.-76     	; 0x4702 <LCD_voidInit+0xe4>
    474e:	27 c0       	rjmp	.+78     	; 0x479e <LCD_voidInit+0x180>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4750:	8e 01       	movw	r16, r28
    4752:	0d 57       	subi	r16, 0x7D	; 125
    4754:	1f 4f       	sbci	r17, 0xFF	; 255
    4756:	fe 01       	movw	r30, r28
    4758:	eb 57       	subi	r30, 0x7B	; 123
    475a:	ff 4f       	sbci	r31, 0xFF	; 255
    475c:	60 81       	ld	r22, Z
    475e:	71 81       	ldd	r23, Z+1	; 0x01
    4760:	82 81       	ldd	r24, Z+2	; 0x02
    4762:	93 81       	ldd	r25, Z+3	; 0x03
    4764:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4768:	dc 01       	movw	r26, r24
    476a:	cb 01       	movw	r24, r22
    476c:	f8 01       	movw	r30, r16
    476e:	91 83       	std	Z+1, r25	; 0x01
    4770:	80 83       	st	Z, r24
    4772:	de 01       	movw	r26, r28
    4774:	a1 58       	subi	r26, 0x81	; 129
    4776:	bf 4f       	sbci	r27, 0xFF	; 255
    4778:	fe 01       	movw	r30, r28
    477a:	ed 57       	subi	r30, 0x7D	; 125
    477c:	ff 4f       	sbci	r31, 0xFF	; 255
    477e:	80 81       	ld	r24, Z
    4780:	91 81       	ldd	r25, Z+1	; 0x01
    4782:	8d 93       	st	X+, r24
    4784:	9c 93       	st	X, r25
    4786:	fe 01       	movw	r30, r28
    4788:	e1 58       	subi	r30, 0x81	; 129
    478a:	ff 4f       	sbci	r31, 0xFF	; 255
    478c:	80 81       	ld	r24, Z
    478e:	91 81       	ldd	r25, Z+1	; 0x01
    4790:	01 97       	sbiw	r24, 0x01	; 1
    4792:	f1 f7       	brne	.-4      	; 0x4790 <LCD_voidInit+0x172>
    4794:	fe 01       	movw	r30, r28
    4796:	e1 58       	subi	r30, 0x81	; 129
    4798:	ff 4f       	sbci	r31, 0xFF	; 255
    479a:	91 83       	std	Z+1, r25	; 0x01
    479c:	80 83       	st	Z, r24
	_delay_ms(35);
#if LCD_BITS == LCD_4_BIT_MODE
	LCD_voidSendInitCommand(LCD_SpecialFunctionSet);
    479e:	80 e3       	ldi	r24, 0x30	; 48
    47a0:	0e 94 ff 29 	call	0x53fe	; 0x53fe <LCD_voidSendInitCommand>
    47a4:	fe 01       	movw	r30, r28
    47a6:	e5 58       	subi	r30, 0x85	; 133
    47a8:	ff 4f       	sbci	r31, 0xFF	; 255
    47aa:	80 e0       	ldi	r24, 0x00	; 0
    47ac:	90 e0       	ldi	r25, 0x00	; 0
    47ae:	a0 ea       	ldi	r26, 0xA0	; 160
    47b0:	b0 e4       	ldi	r27, 0x40	; 64
    47b2:	80 83       	st	Z, r24
    47b4:	91 83       	std	Z+1, r25	; 0x01
    47b6:	a2 83       	std	Z+2, r26	; 0x02
    47b8:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    47ba:	8e 01       	movw	r16, r28
    47bc:	09 58       	subi	r16, 0x89	; 137
    47be:	1f 4f       	sbci	r17, 0xFF	; 255
    47c0:	fe 01       	movw	r30, r28
    47c2:	e5 58       	subi	r30, 0x85	; 133
    47c4:	ff 4f       	sbci	r31, 0xFF	; 255
    47c6:	60 81       	ld	r22, Z
    47c8:	71 81       	ldd	r23, Z+1	; 0x01
    47ca:	82 81       	ldd	r24, Z+2	; 0x02
    47cc:	93 81       	ldd	r25, Z+3	; 0x03
    47ce:	20 e0       	ldi	r18, 0x00	; 0
    47d0:	30 e0       	ldi	r19, 0x00	; 0
    47d2:	4a e7       	ldi	r20, 0x7A	; 122
    47d4:	55 e4       	ldi	r21, 0x45	; 69
    47d6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    47da:	dc 01       	movw	r26, r24
    47dc:	cb 01       	movw	r24, r22
    47de:	f8 01       	movw	r30, r16
    47e0:	80 83       	st	Z, r24
    47e2:	91 83       	std	Z+1, r25	; 0x01
    47e4:	a2 83       	std	Z+2, r26	; 0x02
    47e6:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    47e8:	fe 01       	movw	r30, r28
    47ea:	e9 58       	subi	r30, 0x89	; 137
    47ec:	ff 4f       	sbci	r31, 0xFF	; 255
    47ee:	60 81       	ld	r22, Z
    47f0:	71 81       	ldd	r23, Z+1	; 0x01
    47f2:	82 81       	ldd	r24, Z+2	; 0x02
    47f4:	93 81       	ldd	r25, Z+3	; 0x03
    47f6:	20 e0       	ldi	r18, 0x00	; 0
    47f8:	30 e0       	ldi	r19, 0x00	; 0
    47fa:	40 e8       	ldi	r20, 0x80	; 128
    47fc:	5f e3       	ldi	r21, 0x3F	; 63
    47fe:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4802:	88 23       	and	r24, r24
    4804:	44 f4       	brge	.+16     	; 0x4816 <LCD_voidInit+0x1f8>
		__ticks = 1;
    4806:	fe 01       	movw	r30, r28
    4808:	eb 58       	subi	r30, 0x8B	; 139
    480a:	ff 4f       	sbci	r31, 0xFF	; 255
    480c:	81 e0       	ldi	r24, 0x01	; 1
    480e:	90 e0       	ldi	r25, 0x00	; 0
    4810:	91 83       	std	Z+1, r25	; 0x01
    4812:	80 83       	st	Z, r24
    4814:	64 c0       	rjmp	.+200    	; 0x48de <LCD_voidInit+0x2c0>
	else if (__tmp > 65535)
    4816:	fe 01       	movw	r30, r28
    4818:	e9 58       	subi	r30, 0x89	; 137
    481a:	ff 4f       	sbci	r31, 0xFF	; 255
    481c:	60 81       	ld	r22, Z
    481e:	71 81       	ldd	r23, Z+1	; 0x01
    4820:	82 81       	ldd	r24, Z+2	; 0x02
    4822:	93 81       	ldd	r25, Z+3	; 0x03
    4824:	20 e0       	ldi	r18, 0x00	; 0
    4826:	3f ef       	ldi	r19, 0xFF	; 255
    4828:	4f e7       	ldi	r20, 0x7F	; 127
    482a:	57 e4       	ldi	r21, 0x47	; 71
    482c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4830:	18 16       	cp	r1, r24
    4832:	0c f0       	brlt	.+2      	; 0x4836 <LCD_voidInit+0x218>
    4834:	43 c0       	rjmp	.+134    	; 0x48bc <LCD_voidInit+0x29e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4836:	fe 01       	movw	r30, r28
    4838:	e5 58       	subi	r30, 0x85	; 133
    483a:	ff 4f       	sbci	r31, 0xFF	; 255
    483c:	60 81       	ld	r22, Z
    483e:	71 81       	ldd	r23, Z+1	; 0x01
    4840:	82 81       	ldd	r24, Z+2	; 0x02
    4842:	93 81       	ldd	r25, Z+3	; 0x03
    4844:	20 e0       	ldi	r18, 0x00	; 0
    4846:	30 e0       	ldi	r19, 0x00	; 0
    4848:	40 e2       	ldi	r20, 0x20	; 32
    484a:	51 e4       	ldi	r21, 0x41	; 65
    484c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4850:	dc 01       	movw	r26, r24
    4852:	cb 01       	movw	r24, r22
    4854:	8e 01       	movw	r16, r28
    4856:	0b 58       	subi	r16, 0x8B	; 139
    4858:	1f 4f       	sbci	r17, 0xFF	; 255
    485a:	bc 01       	movw	r22, r24
    485c:	cd 01       	movw	r24, r26
    485e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4862:	dc 01       	movw	r26, r24
    4864:	cb 01       	movw	r24, r22
    4866:	f8 01       	movw	r30, r16
    4868:	91 83       	std	Z+1, r25	; 0x01
    486a:	80 83       	st	Z, r24
    486c:	1f c0       	rjmp	.+62     	; 0x48ac <LCD_voidInit+0x28e>
    486e:	fe 01       	movw	r30, r28
    4870:	ed 58       	subi	r30, 0x8D	; 141
    4872:	ff 4f       	sbci	r31, 0xFF	; 255
    4874:	80 e9       	ldi	r24, 0x90	; 144
    4876:	91 e0       	ldi	r25, 0x01	; 1
    4878:	91 83       	std	Z+1, r25	; 0x01
    487a:	80 83       	st	Z, r24
    487c:	fe 01       	movw	r30, r28
    487e:	ed 58       	subi	r30, 0x8D	; 141
    4880:	ff 4f       	sbci	r31, 0xFF	; 255
    4882:	80 81       	ld	r24, Z
    4884:	91 81       	ldd	r25, Z+1	; 0x01
    4886:	01 97       	sbiw	r24, 0x01	; 1
    4888:	f1 f7       	brne	.-4      	; 0x4886 <LCD_voidInit+0x268>
    488a:	fe 01       	movw	r30, r28
    488c:	ed 58       	subi	r30, 0x8D	; 141
    488e:	ff 4f       	sbci	r31, 0xFF	; 255
    4890:	91 83       	std	Z+1, r25	; 0x01
    4892:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4894:	de 01       	movw	r26, r28
    4896:	ab 58       	subi	r26, 0x8B	; 139
    4898:	bf 4f       	sbci	r27, 0xFF	; 255
    489a:	fe 01       	movw	r30, r28
    489c:	eb 58       	subi	r30, 0x8B	; 139
    489e:	ff 4f       	sbci	r31, 0xFF	; 255
    48a0:	80 81       	ld	r24, Z
    48a2:	91 81       	ldd	r25, Z+1	; 0x01
    48a4:	01 97       	sbiw	r24, 0x01	; 1
    48a6:	11 96       	adiw	r26, 0x01	; 1
    48a8:	9c 93       	st	X, r25
    48aa:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    48ac:	fe 01       	movw	r30, r28
    48ae:	eb 58       	subi	r30, 0x8B	; 139
    48b0:	ff 4f       	sbci	r31, 0xFF	; 255
    48b2:	80 81       	ld	r24, Z
    48b4:	91 81       	ldd	r25, Z+1	; 0x01
    48b6:	00 97       	sbiw	r24, 0x00	; 0
    48b8:	d1 f6       	brne	.-76     	; 0x486e <LCD_voidInit+0x250>
    48ba:	27 c0       	rjmp	.+78     	; 0x490a <LCD_voidInit+0x2ec>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    48bc:	8e 01       	movw	r16, r28
    48be:	0b 58       	subi	r16, 0x8B	; 139
    48c0:	1f 4f       	sbci	r17, 0xFF	; 255
    48c2:	fe 01       	movw	r30, r28
    48c4:	e9 58       	subi	r30, 0x89	; 137
    48c6:	ff 4f       	sbci	r31, 0xFF	; 255
    48c8:	60 81       	ld	r22, Z
    48ca:	71 81       	ldd	r23, Z+1	; 0x01
    48cc:	82 81       	ldd	r24, Z+2	; 0x02
    48ce:	93 81       	ldd	r25, Z+3	; 0x03
    48d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    48d4:	dc 01       	movw	r26, r24
    48d6:	cb 01       	movw	r24, r22
    48d8:	f8 01       	movw	r30, r16
    48da:	91 83       	std	Z+1, r25	; 0x01
    48dc:	80 83       	st	Z, r24
    48de:	de 01       	movw	r26, r28
    48e0:	af 58       	subi	r26, 0x8F	; 143
    48e2:	bf 4f       	sbci	r27, 0xFF	; 255
    48e4:	fe 01       	movw	r30, r28
    48e6:	eb 58       	subi	r30, 0x8B	; 139
    48e8:	ff 4f       	sbci	r31, 0xFF	; 255
    48ea:	80 81       	ld	r24, Z
    48ec:	91 81       	ldd	r25, Z+1	; 0x01
    48ee:	8d 93       	st	X+, r24
    48f0:	9c 93       	st	X, r25
    48f2:	fe 01       	movw	r30, r28
    48f4:	ef 58       	subi	r30, 0x8F	; 143
    48f6:	ff 4f       	sbci	r31, 0xFF	; 255
    48f8:	80 81       	ld	r24, Z
    48fa:	91 81       	ldd	r25, Z+1	; 0x01
    48fc:	01 97       	sbiw	r24, 0x01	; 1
    48fe:	f1 f7       	brne	.-4      	; 0x48fc <LCD_voidInit+0x2de>
    4900:	fe 01       	movw	r30, r28
    4902:	ef 58       	subi	r30, 0x8F	; 143
    4904:	ff 4f       	sbci	r31, 0xFF	; 255
    4906:	91 83       	std	Z+1, r25	; 0x01
    4908:	80 83       	st	Z, r24
	_delay_ms(5);
	LCD_voidSendInitCommand(LCD_SpecialFunctionSet);
    490a:	80 e3       	ldi	r24, 0x30	; 48
    490c:	0e 94 ff 29 	call	0x53fe	; 0x53fe <LCD_voidSendInitCommand>
    4910:	fe 01       	movw	r30, r28
    4912:	e3 59       	subi	r30, 0x93	; 147
    4914:	ff 4f       	sbci	r31, 0xFF	; 255
    4916:	80 e0       	ldi	r24, 0x00	; 0
    4918:	90 e0       	ldi	r25, 0x00	; 0
    491a:	a0 e8       	ldi	r26, 0x80	; 128
    491c:	bf e3       	ldi	r27, 0x3F	; 63
    491e:	80 83       	st	Z, r24
    4920:	91 83       	std	Z+1, r25	; 0x01
    4922:	a2 83       	std	Z+2, r26	; 0x02
    4924:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4926:	8e 01       	movw	r16, r28
    4928:	07 59       	subi	r16, 0x97	; 151
    492a:	1f 4f       	sbci	r17, 0xFF	; 255
    492c:	fe 01       	movw	r30, r28
    492e:	e3 59       	subi	r30, 0x93	; 147
    4930:	ff 4f       	sbci	r31, 0xFF	; 255
    4932:	60 81       	ld	r22, Z
    4934:	71 81       	ldd	r23, Z+1	; 0x01
    4936:	82 81       	ldd	r24, Z+2	; 0x02
    4938:	93 81       	ldd	r25, Z+3	; 0x03
    493a:	20 e0       	ldi	r18, 0x00	; 0
    493c:	30 e0       	ldi	r19, 0x00	; 0
    493e:	4a e7       	ldi	r20, 0x7A	; 122
    4940:	55 e4       	ldi	r21, 0x45	; 69
    4942:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4946:	dc 01       	movw	r26, r24
    4948:	cb 01       	movw	r24, r22
    494a:	f8 01       	movw	r30, r16
    494c:	80 83       	st	Z, r24
    494e:	91 83       	std	Z+1, r25	; 0x01
    4950:	a2 83       	std	Z+2, r26	; 0x02
    4952:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4954:	fe 01       	movw	r30, r28
    4956:	e7 59       	subi	r30, 0x97	; 151
    4958:	ff 4f       	sbci	r31, 0xFF	; 255
    495a:	60 81       	ld	r22, Z
    495c:	71 81       	ldd	r23, Z+1	; 0x01
    495e:	82 81       	ldd	r24, Z+2	; 0x02
    4960:	93 81       	ldd	r25, Z+3	; 0x03
    4962:	20 e0       	ldi	r18, 0x00	; 0
    4964:	30 e0       	ldi	r19, 0x00	; 0
    4966:	40 e8       	ldi	r20, 0x80	; 128
    4968:	5f e3       	ldi	r21, 0x3F	; 63
    496a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    496e:	88 23       	and	r24, r24
    4970:	44 f4       	brge	.+16     	; 0x4982 <LCD_voidInit+0x364>
		__ticks = 1;
    4972:	fe 01       	movw	r30, r28
    4974:	e9 59       	subi	r30, 0x99	; 153
    4976:	ff 4f       	sbci	r31, 0xFF	; 255
    4978:	81 e0       	ldi	r24, 0x01	; 1
    497a:	90 e0       	ldi	r25, 0x00	; 0
    497c:	91 83       	std	Z+1, r25	; 0x01
    497e:	80 83       	st	Z, r24
    4980:	64 c0       	rjmp	.+200    	; 0x4a4a <LCD_voidInit+0x42c>
	else if (__tmp > 65535)
    4982:	fe 01       	movw	r30, r28
    4984:	e7 59       	subi	r30, 0x97	; 151
    4986:	ff 4f       	sbci	r31, 0xFF	; 255
    4988:	60 81       	ld	r22, Z
    498a:	71 81       	ldd	r23, Z+1	; 0x01
    498c:	82 81       	ldd	r24, Z+2	; 0x02
    498e:	93 81       	ldd	r25, Z+3	; 0x03
    4990:	20 e0       	ldi	r18, 0x00	; 0
    4992:	3f ef       	ldi	r19, 0xFF	; 255
    4994:	4f e7       	ldi	r20, 0x7F	; 127
    4996:	57 e4       	ldi	r21, 0x47	; 71
    4998:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    499c:	18 16       	cp	r1, r24
    499e:	0c f0       	brlt	.+2      	; 0x49a2 <LCD_voidInit+0x384>
    49a0:	43 c0       	rjmp	.+134    	; 0x4a28 <LCD_voidInit+0x40a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    49a2:	fe 01       	movw	r30, r28
    49a4:	e3 59       	subi	r30, 0x93	; 147
    49a6:	ff 4f       	sbci	r31, 0xFF	; 255
    49a8:	60 81       	ld	r22, Z
    49aa:	71 81       	ldd	r23, Z+1	; 0x01
    49ac:	82 81       	ldd	r24, Z+2	; 0x02
    49ae:	93 81       	ldd	r25, Z+3	; 0x03
    49b0:	20 e0       	ldi	r18, 0x00	; 0
    49b2:	30 e0       	ldi	r19, 0x00	; 0
    49b4:	40 e2       	ldi	r20, 0x20	; 32
    49b6:	51 e4       	ldi	r21, 0x41	; 65
    49b8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    49bc:	dc 01       	movw	r26, r24
    49be:	cb 01       	movw	r24, r22
    49c0:	8e 01       	movw	r16, r28
    49c2:	09 59       	subi	r16, 0x99	; 153
    49c4:	1f 4f       	sbci	r17, 0xFF	; 255
    49c6:	bc 01       	movw	r22, r24
    49c8:	cd 01       	movw	r24, r26
    49ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    49ce:	dc 01       	movw	r26, r24
    49d0:	cb 01       	movw	r24, r22
    49d2:	f8 01       	movw	r30, r16
    49d4:	91 83       	std	Z+1, r25	; 0x01
    49d6:	80 83       	st	Z, r24
    49d8:	1f c0       	rjmp	.+62     	; 0x4a18 <LCD_voidInit+0x3fa>
    49da:	fe 01       	movw	r30, r28
    49dc:	eb 59       	subi	r30, 0x9B	; 155
    49de:	ff 4f       	sbci	r31, 0xFF	; 255
    49e0:	80 e9       	ldi	r24, 0x90	; 144
    49e2:	91 e0       	ldi	r25, 0x01	; 1
    49e4:	91 83       	std	Z+1, r25	; 0x01
    49e6:	80 83       	st	Z, r24
    49e8:	fe 01       	movw	r30, r28
    49ea:	eb 59       	subi	r30, 0x9B	; 155
    49ec:	ff 4f       	sbci	r31, 0xFF	; 255
    49ee:	80 81       	ld	r24, Z
    49f0:	91 81       	ldd	r25, Z+1	; 0x01
    49f2:	01 97       	sbiw	r24, 0x01	; 1
    49f4:	f1 f7       	brne	.-4      	; 0x49f2 <LCD_voidInit+0x3d4>
    49f6:	fe 01       	movw	r30, r28
    49f8:	eb 59       	subi	r30, 0x9B	; 155
    49fa:	ff 4f       	sbci	r31, 0xFF	; 255
    49fc:	91 83       	std	Z+1, r25	; 0x01
    49fe:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4a00:	de 01       	movw	r26, r28
    4a02:	a9 59       	subi	r26, 0x99	; 153
    4a04:	bf 4f       	sbci	r27, 0xFF	; 255
    4a06:	fe 01       	movw	r30, r28
    4a08:	e9 59       	subi	r30, 0x99	; 153
    4a0a:	ff 4f       	sbci	r31, 0xFF	; 255
    4a0c:	80 81       	ld	r24, Z
    4a0e:	91 81       	ldd	r25, Z+1	; 0x01
    4a10:	01 97       	sbiw	r24, 0x01	; 1
    4a12:	11 96       	adiw	r26, 0x01	; 1
    4a14:	9c 93       	st	X, r25
    4a16:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4a18:	fe 01       	movw	r30, r28
    4a1a:	e9 59       	subi	r30, 0x99	; 153
    4a1c:	ff 4f       	sbci	r31, 0xFF	; 255
    4a1e:	80 81       	ld	r24, Z
    4a20:	91 81       	ldd	r25, Z+1	; 0x01
    4a22:	00 97       	sbiw	r24, 0x00	; 0
    4a24:	d1 f6       	brne	.-76     	; 0x49da <LCD_voidInit+0x3bc>
    4a26:	27 c0       	rjmp	.+78     	; 0x4a76 <LCD_voidInit+0x458>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4a28:	8e 01       	movw	r16, r28
    4a2a:	09 59       	subi	r16, 0x99	; 153
    4a2c:	1f 4f       	sbci	r17, 0xFF	; 255
    4a2e:	fe 01       	movw	r30, r28
    4a30:	e7 59       	subi	r30, 0x97	; 151
    4a32:	ff 4f       	sbci	r31, 0xFF	; 255
    4a34:	60 81       	ld	r22, Z
    4a36:	71 81       	ldd	r23, Z+1	; 0x01
    4a38:	82 81       	ldd	r24, Z+2	; 0x02
    4a3a:	93 81       	ldd	r25, Z+3	; 0x03
    4a3c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4a40:	dc 01       	movw	r26, r24
    4a42:	cb 01       	movw	r24, r22
    4a44:	f8 01       	movw	r30, r16
    4a46:	91 83       	std	Z+1, r25	; 0x01
    4a48:	80 83       	st	Z, r24
    4a4a:	de 01       	movw	r26, r28
    4a4c:	ad 59       	subi	r26, 0x9D	; 157
    4a4e:	bf 4f       	sbci	r27, 0xFF	; 255
    4a50:	fe 01       	movw	r30, r28
    4a52:	e9 59       	subi	r30, 0x99	; 153
    4a54:	ff 4f       	sbci	r31, 0xFF	; 255
    4a56:	80 81       	ld	r24, Z
    4a58:	91 81       	ldd	r25, Z+1	; 0x01
    4a5a:	8d 93       	st	X+, r24
    4a5c:	9c 93       	st	X, r25
    4a5e:	fe 01       	movw	r30, r28
    4a60:	ed 59       	subi	r30, 0x9D	; 157
    4a62:	ff 4f       	sbci	r31, 0xFF	; 255
    4a64:	80 81       	ld	r24, Z
    4a66:	91 81       	ldd	r25, Z+1	; 0x01
    4a68:	01 97       	sbiw	r24, 0x01	; 1
    4a6a:	f1 f7       	brne	.-4      	; 0x4a68 <LCD_voidInit+0x44a>
    4a6c:	fe 01       	movw	r30, r28
    4a6e:	ed 59       	subi	r30, 0x9D	; 157
    4a70:	ff 4f       	sbci	r31, 0xFF	; 255
    4a72:	91 83       	std	Z+1, r25	; 0x01
    4a74:	80 83       	st	Z, r24
	_delay_ms(1);
	LCD_voidSendInitCommand(LCD_SpecialFunctionSet);
    4a76:	80 e3       	ldi	r24, 0x30	; 48
    4a78:	0e 94 ff 29 	call	0x53fe	; 0x53fe <LCD_voidSendInitCommand>
    4a7c:	fe 01       	movw	r30, r28
    4a7e:	e1 5a       	subi	r30, 0xA1	; 161
    4a80:	ff 4f       	sbci	r31, 0xFF	; 255
    4a82:	80 e0       	ldi	r24, 0x00	; 0
    4a84:	90 e0       	ldi	r25, 0x00	; 0
    4a86:	a0 e8       	ldi	r26, 0x80	; 128
    4a88:	bf e3       	ldi	r27, 0x3F	; 63
    4a8a:	80 83       	st	Z, r24
    4a8c:	91 83       	std	Z+1, r25	; 0x01
    4a8e:	a2 83       	std	Z+2, r26	; 0x02
    4a90:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4a92:	8e 01       	movw	r16, r28
    4a94:	05 5a       	subi	r16, 0xA5	; 165
    4a96:	1f 4f       	sbci	r17, 0xFF	; 255
    4a98:	fe 01       	movw	r30, r28
    4a9a:	e1 5a       	subi	r30, 0xA1	; 161
    4a9c:	ff 4f       	sbci	r31, 0xFF	; 255
    4a9e:	60 81       	ld	r22, Z
    4aa0:	71 81       	ldd	r23, Z+1	; 0x01
    4aa2:	82 81       	ldd	r24, Z+2	; 0x02
    4aa4:	93 81       	ldd	r25, Z+3	; 0x03
    4aa6:	20 e0       	ldi	r18, 0x00	; 0
    4aa8:	30 e0       	ldi	r19, 0x00	; 0
    4aaa:	4a e7       	ldi	r20, 0x7A	; 122
    4aac:	55 e4       	ldi	r21, 0x45	; 69
    4aae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4ab2:	dc 01       	movw	r26, r24
    4ab4:	cb 01       	movw	r24, r22
    4ab6:	f8 01       	movw	r30, r16
    4ab8:	80 83       	st	Z, r24
    4aba:	91 83       	std	Z+1, r25	; 0x01
    4abc:	a2 83       	std	Z+2, r26	; 0x02
    4abe:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4ac0:	fe 01       	movw	r30, r28
    4ac2:	e5 5a       	subi	r30, 0xA5	; 165
    4ac4:	ff 4f       	sbci	r31, 0xFF	; 255
    4ac6:	60 81       	ld	r22, Z
    4ac8:	71 81       	ldd	r23, Z+1	; 0x01
    4aca:	82 81       	ldd	r24, Z+2	; 0x02
    4acc:	93 81       	ldd	r25, Z+3	; 0x03
    4ace:	20 e0       	ldi	r18, 0x00	; 0
    4ad0:	30 e0       	ldi	r19, 0x00	; 0
    4ad2:	40 e8       	ldi	r20, 0x80	; 128
    4ad4:	5f e3       	ldi	r21, 0x3F	; 63
    4ad6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4ada:	88 23       	and	r24, r24
    4adc:	44 f4       	brge	.+16     	; 0x4aee <LCD_voidInit+0x4d0>
		__ticks = 1;
    4ade:	fe 01       	movw	r30, r28
    4ae0:	e7 5a       	subi	r30, 0xA7	; 167
    4ae2:	ff 4f       	sbci	r31, 0xFF	; 255
    4ae4:	81 e0       	ldi	r24, 0x01	; 1
    4ae6:	90 e0       	ldi	r25, 0x00	; 0
    4ae8:	91 83       	std	Z+1, r25	; 0x01
    4aea:	80 83       	st	Z, r24
    4aec:	64 c0       	rjmp	.+200    	; 0x4bb6 <LCD_voidInit+0x598>
	else if (__tmp > 65535)
    4aee:	fe 01       	movw	r30, r28
    4af0:	e5 5a       	subi	r30, 0xA5	; 165
    4af2:	ff 4f       	sbci	r31, 0xFF	; 255
    4af4:	60 81       	ld	r22, Z
    4af6:	71 81       	ldd	r23, Z+1	; 0x01
    4af8:	82 81       	ldd	r24, Z+2	; 0x02
    4afa:	93 81       	ldd	r25, Z+3	; 0x03
    4afc:	20 e0       	ldi	r18, 0x00	; 0
    4afe:	3f ef       	ldi	r19, 0xFF	; 255
    4b00:	4f e7       	ldi	r20, 0x7F	; 127
    4b02:	57 e4       	ldi	r21, 0x47	; 71
    4b04:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4b08:	18 16       	cp	r1, r24
    4b0a:	0c f0       	brlt	.+2      	; 0x4b0e <LCD_voidInit+0x4f0>
    4b0c:	43 c0       	rjmp	.+134    	; 0x4b94 <LCD_voidInit+0x576>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4b0e:	fe 01       	movw	r30, r28
    4b10:	e1 5a       	subi	r30, 0xA1	; 161
    4b12:	ff 4f       	sbci	r31, 0xFF	; 255
    4b14:	60 81       	ld	r22, Z
    4b16:	71 81       	ldd	r23, Z+1	; 0x01
    4b18:	82 81       	ldd	r24, Z+2	; 0x02
    4b1a:	93 81       	ldd	r25, Z+3	; 0x03
    4b1c:	20 e0       	ldi	r18, 0x00	; 0
    4b1e:	30 e0       	ldi	r19, 0x00	; 0
    4b20:	40 e2       	ldi	r20, 0x20	; 32
    4b22:	51 e4       	ldi	r21, 0x41	; 65
    4b24:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4b28:	dc 01       	movw	r26, r24
    4b2a:	cb 01       	movw	r24, r22
    4b2c:	8e 01       	movw	r16, r28
    4b2e:	07 5a       	subi	r16, 0xA7	; 167
    4b30:	1f 4f       	sbci	r17, 0xFF	; 255
    4b32:	bc 01       	movw	r22, r24
    4b34:	cd 01       	movw	r24, r26
    4b36:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4b3a:	dc 01       	movw	r26, r24
    4b3c:	cb 01       	movw	r24, r22
    4b3e:	f8 01       	movw	r30, r16
    4b40:	91 83       	std	Z+1, r25	; 0x01
    4b42:	80 83       	st	Z, r24
    4b44:	1f c0       	rjmp	.+62     	; 0x4b84 <LCD_voidInit+0x566>
    4b46:	fe 01       	movw	r30, r28
    4b48:	e9 5a       	subi	r30, 0xA9	; 169
    4b4a:	ff 4f       	sbci	r31, 0xFF	; 255
    4b4c:	80 e9       	ldi	r24, 0x90	; 144
    4b4e:	91 e0       	ldi	r25, 0x01	; 1
    4b50:	91 83       	std	Z+1, r25	; 0x01
    4b52:	80 83       	st	Z, r24
    4b54:	fe 01       	movw	r30, r28
    4b56:	e9 5a       	subi	r30, 0xA9	; 169
    4b58:	ff 4f       	sbci	r31, 0xFF	; 255
    4b5a:	80 81       	ld	r24, Z
    4b5c:	91 81       	ldd	r25, Z+1	; 0x01
    4b5e:	01 97       	sbiw	r24, 0x01	; 1
    4b60:	f1 f7       	brne	.-4      	; 0x4b5e <LCD_voidInit+0x540>
    4b62:	fe 01       	movw	r30, r28
    4b64:	e9 5a       	subi	r30, 0xA9	; 169
    4b66:	ff 4f       	sbci	r31, 0xFF	; 255
    4b68:	91 83       	std	Z+1, r25	; 0x01
    4b6a:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4b6c:	de 01       	movw	r26, r28
    4b6e:	a7 5a       	subi	r26, 0xA7	; 167
    4b70:	bf 4f       	sbci	r27, 0xFF	; 255
    4b72:	fe 01       	movw	r30, r28
    4b74:	e7 5a       	subi	r30, 0xA7	; 167
    4b76:	ff 4f       	sbci	r31, 0xFF	; 255
    4b78:	80 81       	ld	r24, Z
    4b7a:	91 81       	ldd	r25, Z+1	; 0x01
    4b7c:	01 97       	sbiw	r24, 0x01	; 1
    4b7e:	11 96       	adiw	r26, 0x01	; 1
    4b80:	9c 93       	st	X, r25
    4b82:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4b84:	fe 01       	movw	r30, r28
    4b86:	e7 5a       	subi	r30, 0xA7	; 167
    4b88:	ff 4f       	sbci	r31, 0xFF	; 255
    4b8a:	80 81       	ld	r24, Z
    4b8c:	91 81       	ldd	r25, Z+1	; 0x01
    4b8e:	00 97       	sbiw	r24, 0x00	; 0
    4b90:	d1 f6       	brne	.-76     	; 0x4b46 <LCD_voidInit+0x528>
    4b92:	27 c0       	rjmp	.+78     	; 0x4be2 <LCD_voidInit+0x5c4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4b94:	8e 01       	movw	r16, r28
    4b96:	07 5a       	subi	r16, 0xA7	; 167
    4b98:	1f 4f       	sbci	r17, 0xFF	; 255
    4b9a:	fe 01       	movw	r30, r28
    4b9c:	e5 5a       	subi	r30, 0xA5	; 165
    4b9e:	ff 4f       	sbci	r31, 0xFF	; 255
    4ba0:	60 81       	ld	r22, Z
    4ba2:	71 81       	ldd	r23, Z+1	; 0x01
    4ba4:	82 81       	ldd	r24, Z+2	; 0x02
    4ba6:	93 81       	ldd	r25, Z+3	; 0x03
    4ba8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4bac:	dc 01       	movw	r26, r24
    4bae:	cb 01       	movw	r24, r22
    4bb0:	f8 01       	movw	r30, r16
    4bb2:	91 83       	std	Z+1, r25	; 0x01
    4bb4:	80 83       	st	Z, r24
    4bb6:	de 01       	movw	r26, r28
    4bb8:	ab 5a       	subi	r26, 0xAB	; 171
    4bba:	bf 4f       	sbci	r27, 0xFF	; 255
    4bbc:	fe 01       	movw	r30, r28
    4bbe:	e7 5a       	subi	r30, 0xA7	; 167
    4bc0:	ff 4f       	sbci	r31, 0xFF	; 255
    4bc2:	80 81       	ld	r24, Z
    4bc4:	91 81       	ldd	r25, Z+1	; 0x01
    4bc6:	8d 93       	st	X+, r24
    4bc8:	9c 93       	st	X, r25
    4bca:	fe 01       	movw	r30, r28
    4bcc:	eb 5a       	subi	r30, 0xAB	; 171
    4bce:	ff 4f       	sbci	r31, 0xFF	; 255
    4bd0:	80 81       	ld	r24, Z
    4bd2:	91 81       	ldd	r25, Z+1	; 0x01
    4bd4:	01 97       	sbiw	r24, 0x01	; 1
    4bd6:	f1 f7       	brne	.-4      	; 0x4bd4 <LCD_voidInit+0x5b6>
    4bd8:	fe 01       	movw	r30, r28
    4bda:	eb 5a       	subi	r30, 0xAB	; 171
    4bdc:	ff 4f       	sbci	r31, 0xFF	; 255
    4bde:	91 83       	std	Z+1, r25	; 0x01
    4be0:	80 83       	st	Z, r24
	_delay_ms(1);
	LCD_voidSendInitCommand(LCD_4BitMode);
    4be2:	80 e2       	ldi	r24, 0x20	; 32
    4be4:	0e 94 ff 29 	call	0x53fe	; 0x53fe <LCD_voidSendInitCommand>
    4be8:	fe 01       	movw	r30, r28
    4bea:	ef 5a       	subi	r30, 0xAF	; 175
    4bec:	ff 4f       	sbci	r31, 0xFF	; 255
    4bee:	80 e0       	ldi	r24, 0x00	; 0
    4bf0:	90 e0       	ldi	r25, 0x00	; 0
    4bf2:	a0 e8       	ldi	r26, 0x80	; 128
    4bf4:	bf e3       	ldi	r27, 0x3F	; 63
    4bf6:	80 83       	st	Z, r24
    4bf8:	91 83       	std	Z+1, r25	; 0x01
    4bfa:	a2 83       	std	Z+2, r26	; 0x02
    4bfc:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4bfe:	8e 01       	movw	r16, r28
    4c00:	03 5b       	subi	r16, 0xB3	; 179
    4c02:	1f 4f       	sbci	r17, 0xFF	; 255
    4c04:	fe 01       	movw	r30, r28
    4c06:	ef 5a       	subi	r30, 0xAF	; 175
    4c08:	ff 4f       	sbci	r31, 0xFF	; 255
    4c0a:	60 81       	ld	r22, Z
    4c0c:	71 81       	ldd	r23, Z+1	; 0x01
    4c0e:	82 81       	ldd	r24, Z+2	; 0x02
    4c10:	93 81       	ldd	r25, Z+3	; 0x03
    4c12:	20 e0       	ldi	r18, 0x00	; 0
    4c14:	30 e0       	ldi	r19, 0x00	; 0
    4c16:	4a e7       	ldi	r20, 0x7A	; 122
    4c18:	55 e4       	ldi	r21, 0x45	; 69
    4c1a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4c1e:	dc 01       	movw	r26, r24
    4c20:	cb 01       	movw	r24, r22
    4c22:	f8 01       	movw	r30, r16
    4c24:	80 83       	st	Z, r24
    4c26:	91 83       	std	Z+1, r25	; 0x01
    4c28:	a2 83       	std	Z+2, r26	; 0x02
    4c2a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4c2c:	fe 01       	movw	r30, r28
    4c2e:	e3 5b       	subi	r30, 0xB3	; 179
    4c30:	ff 4f       	sbci	r31, 0xFF	; 255
    4c32:	60 81       	ld	r22, Z
    4c34:	71 81       	ldd	r23, Z+1	; 0x01
    4c36:	82 81       	ldd	r24, Z+2	; 0x02
    4c38:	93 81       	ldd	r25, Z+3	; 0x03
    4c3a:	20 e0       	ldi	r18, 0x00	; 0
    4c3c:	30 e0       	ldi	r19, 0x00	; 0
    4c3e:	40 e8       	ldi	r20, 0x80	; 128
    4c40:	5f e3       	ldi	r21, 0x3F	; 63
    4c42:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4c46:	88 23       	and	r24, r24
    4c48:	44 f4       	brge	.+16     	; 0x4c5a <LCD_voidInit+0x63c>
		__ticks = 1;
    4c4a:	fe 01       	movw	r30, r28
    4c4c:	e5 5b       	subi	r30, 0xB5	; 181
    4c4e:	ff 4f       	sbci	r31, 0xFF	; 255
    4c50:	81 e0       	ldi	r24, 0x01	; 1
    4c52:	90 e0       	ldi	r25, 0x00	; 0
    4c54:	91 83       	std	Z+1, r25	; 0x01
    4c56:	80 83       	st	Z, r24
    4c58:	64 c0       	rjmp	.+200    	; 0x4d22 <LCD_voidInit+0x704>
	else if (__tmp > 65535)
    4c5a:	fe 01       	movw	r30, r28
    4c5c:	e3 5b       	subi	r30, 0xB3	; 179
    4c5e:	ff 4f       	sbci	r31, 0xFF	; 255
    4c60:	60 81       	ld	r22, Z
    4c62:	71 81       	ldd	r23, Z+1	; 0x01
    4c64:	82 81       	ldd	r24, Z+2	; 0x02
    4c66:	93 81       	ldd	r25, Z+3	; 0x03
    4c68:	20 e0       	ldi	r18, 0x00	; 0
    4c6a:	3f ef       	ldi	r19, 0xFF	; 255
    4c6c:	4f e7       	ldi	r20, 0x7F	; 127
    4c6e:	57 e4       	ldi	r21, 0x47	; 71
    4c70:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4c74:	18 16       	cp	r1, r24
    4c76:	0c f0       	brlt	.+2      	; 0x4c7a <LCD_voidInit+0x65c>
    4c78:	43 c0       	rjmp	.+134    	; 0x4d00 <LCD_voidInit+0x6e2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4c7a:	fe 01       	movw	r30, r28
    4c7c:	ef 5a       	subi	r30, 0xAF	; 175
    4c7e:	ff 4f       	sbci	r31, 0xFF	; 255
    4c80:	60 81       	ld	r22, Z
    4c82:	71 81       	ldd	r23, Z+1	; 0x01
    4c84:	82 81       	ldd	r24, Z+2	; 0x02
    4c86:	93 81       	ldd	r25, Z+3	; 0x03
    4c88:	20 e0       	ldi	r18, 0x00	; 0
    4c8a:	30 e0       	ldi	r19, 0x00	; 0
    4c8c:	40 e2       	ldi	r20, 0x20	; 32
    4c8e:	51 e4       	ldi	r21, 0x41	; 65
    4c90:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4c94:	dc 01       	movw	r26, r24
    4c96:	cb 01       	movw	r24, r22
    4c98:	8e 01       	movw	r16, r28
    4c9a:	05 5b       	subi	r16, 0xB5	; 181
    4c9c:	1f 4f       	sbci	r17, 0xFF	; 255
    4c9e:	bc 01       	movw	r22, r24
    4ca0:	cd 01       	movw	r24, r26
    4ca2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4ca6:	dc 01       	movw	r26, r24
    4ca8:	cb 01       	movw	r24, r22
    4caa:	f8 01       	movw	r30, r16
    4cac:	91 83       	std	Z+1, r25	; 0x01
    4cae:	80 83       	st	Z, r24
    4cb0:	1f c0       	rjmp	.+62     	; 0x4cf0 <LCD_voidInit+0x6d2>
    4cb2:	fe 01       	movw	r30, r28
    4cb4:	e7 5b       	subi	r30, 0xB7	; 183
    4cb6:	ff 4f       	sbci	r31, 0xFF	; 255
    4cb8:	80 e9       	ldi	r24, 0x90	; 144
    4cba:	91 e0       	ldi	r25, 0x01	; 1
    4cbc:	91 83       	std	Z+1, r25	; 0x01
    4cbe:	80 83       	st	Z, r24
    4cc0:	fe 01       	movw	r30, r28
    4cc2:	e7 5b       	subi	r30, 0xB7	; 183
    4cc4:	ff 4f       	sbci	r31, 0xFF	; 255
    4cc6:	80 81       	ld	r24, Z
    4cc8:	91 81       	ldd	r25, Z+1	; 0x01
    4cca:	01 97       	sbiw	r24, 0x01	; 1
    4ccc:	f1 f7       	brne	.-4      	; 0x4cca <LCD_voidInit+0x6ac>
    4cce:	fe 01       	movw	r30, r28
    4cd0:	e7 5b       	subi	r30, 0xB7	; 183
    4cd2:	ff 4f       	sbci	r31, 0xFF	; 255
    4cd4:	91 83       	std	Z+1, r25	; 0x01
    4cd6:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4cd8:	de 01       	movw	r26, r28
    4cda:	a5 5b       	subi	r26, 0xB5	; 181
    4cdc:	bf 4f       	sbci	r27, 0xFF	; 255
    4cde:	fe 01       	movw	r30, r28
    4ce0:	e5 5b       	subi	r30, 0xB5	; 181
    4ce2:	ff 4f       	sbci	r31, 0xFF	; 255
    4ce4:	80 81       	ld	r24, Z
    4ce6:	91 81       	ldd	r25, Z+1	; 0x01
    4ce8:	01 97       	sbiw	r24, 0x01	; 1
    4cea:	11 96       	adiw	r26, 0x01	; 1
    4cec:	9c 93       	st	X, r25
    4cee:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4cf0:	fe 01       	movw	r30, r28
    4cf2:	e5 5b       	subi	r30, 0xB5	; 181
    4cf4:	ff 4f       	sbci	r31, 0xFF	; 255
    4cf6:	80 81       	ld	r24, Z
    4cf8:	91 81       	ldd	r25, Z+1	; 0x01
    4cfa:	00 97       	sbiw	r24, 0x00	; 0
    4cfc:	d1 f6       	brne	.-76     	; 0x4cb2 <LCD_voidInit+0x694>
    4cfe:	27 c0       	rjmp	.+78     	; 0x4d4e <LCD_voidInit+0x730>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4d00:	8e 01       	movw	r16, r28
    4d02:	05 5b       	subi	r16, 0xB5	; 181
    4d04:	1f 4f       	sbci	r17, 0xFF	; 255
    4d06:	fe 01       	movw	r30, r28
    4d08:	e3 5b       	subi	r30, 0xB3	; 179
    4d0a:	ff 4f       	sbci	r31, 0xFF	; 255
    4d0c:	60 81       	ld	r22, Z
    4d0e:	71 81       	ldd	r23, Z+1	; 0x01
    4d10:	82 81       	ldd	r24, Z+2	; 0x02
    4d12:	93 81       	ldd	r25, Z+3	; 0x03
    4d14:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4d18:	dc 01       	movw	r26, r24
    4d1a:	cb 01       	movw	r24, r22
    4d1c:	f8 01       	movw	r30, r16
    4d1e:	91 83       	std	Z+1, r25	; 0x01
    4d20:	80 83       	st	Z, r24
    4d22:	de 01       	movw	r26, r28
    4d24:	a9 5b       	subi	r26, 0xB9	; 185
    4d26:	bf 4f       	sbci	r27, 0xFF	; 255
    4d28:	fe 01       	movw	r30, r28
    4d2a:	e5 5b       	subi	r30, 0xB5	; 181
    4d2c:	ff 4f       	sbci	r31, 0xFF	; 255
    4d2e:	80 81       	ld	r24, Z
    4d30:	91 81       	ldd	r25, Z+1	; 0x01
    4d32:	8d 93       	st	X+, r24
    4d34:	9c 93       	st	X, r25
    4d36:	fe 01       	movw	r30, r28
    4d38:	e9 5b       	subi	r30, 0xB9	; 185
    4d3a:	ff 4f       	sbci	r31, 0xFF	; 255
    4d3c:	80 81       	ld	r24, Z
    4d3e:	91 81       	ldd	r25, Z+1	; 0x01
    4d40:	01 97       	sbiw	r24, 0x01	; 1
    4d42:	f1 f7       	brne	.-4      	; 0x4d40 <LCD_voidInit+0x722>
    4d44:	fe 01       	movw	r30, r28
    4d46:	e9 5b       	subi	r30, 0xB9	; 185
    4d48:	ff 4f       	sbci	r31, 0xFF	; 255
    4d4a:	91 83       	std	Z+1, r25	; 0x01
    4d4c:	80 83       	st	Z, r24
	_delay_ms(1);
#endif
	LCD_voidSendCommand(LCD_FunctionSet);
    4d4e:	8c e2       	ldi	r24, 0x2C	; 44
    4d50:	0e 94 0f 29 	call	0x521e	; 0x521e <LCD_voidSendCommand>
    4d54:	fe 01       	movw	r30, r28
    4d56:	ed 5b       	subi	r30, 0xBD	; 189
    4d58:	ff 4f       	sbci	r31, 0xFF	; 255
    4d5a:	80 e0       	ldi	r24, 0x00	; 0
    4d5c:	90 e0       	ldi	r25, 0x00	; 0
    4d5e:	a0 e8       	ldi	r26, 0x80	; 128
    4d60:	bf e3       	ldi	r27, 0x3F	; 63
    4d62:	80 83       	st	Z, r24
    4d64:	91 83       	std	Z+1, r25	; 0x01
    4d66:	a2 83       	std	Z+2, r26	; 0x02
    4d68:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4d6a:	8e 01       	movw	r16, r28
    4d6c:	01 5c       	subi	r16, 0xC1	; 193
    4d6e:	1f 4f       	sbci	r17, 0xFF	; 255
    4d70:	fe 01       	movw	r30, r28
    4d72:	ed 5b       	subi	r30, 0xBD	; 189
    4d74:	ff 4f       	sbci	r31, 0xFF	; 255
    4d76:	60 81       	ld	r22, Z
    4d78:	71 81       	ldd	r23, Z+1	; 0x01
    4d7a:	82 81       	ldd	r24, Z+2	; 0x02
    4d7c:	93 81       	ldd	r25, Z+3	; 0x03
    4d7e:	20 e0       	ldi	r18, 0x00	; 0
    4d80:	30 e0       	ldi	r19, 0x00	; 0
    4d82:	4a e7       	ldi	r20, 0x7A	; 122
    4d84:	55 e4       	ldi	r21, 0x45	; 69
    4d86:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4d8a:	dc 01       	movw	r26, r24
    4d8c:	cb 01       	movw	r24, r22
    4d8e:	f8 01       	movw	r30, r16
    4d90:	80 83       	st	Z, r24
    4d92:	91 83       	std	Z+1, r25	; 0x01
    4d94:	a2 83       	std	Z+2, r26	; 0x02
    4d96:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    4d98:	fe 01       	movw	r30, r28
    4d9a:	ff 96       	adiw	r30, 0x3f	; 63
    4d9c:	60 81       	ld	r22, Z
    4d9e:	71 81       	ldd	r23, Z+1	; 0x01
    4da0:	82 81       	ldd	r24, Z+2	; 0x02
    4da2:	93 81       	ldd	r25, Z+3	; 0x03
    4da4:	20 e0       	ldi	r18, 0x00	; 0
    4da6:	30 e0       	ldi	r19, 0x00	; 0
    4da8:	40 e8       	ldi	r20, 0x80	; 128
    4daa:	5f e3       	ldi	r21, 0x3F	; 63
    4dac:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4db0:	88 23       	and	r24, r24
    4db2:	2c f4       	brge	.+10     	; 0x4dbe <LCD_voidInit+0x7a0>
		__ticks = 1;
    4db4:	81 e0       	ldi	r24, 0x01	; 1
    4db6:	90 e0       	ldi	r25, 0x00	; 0
    4db8:	9e af       	std	Y+62, r25	; 0x3e
    4dba:	8d af       	std	Y+61, r24	; 0x3d
    4dbc:	46 c0       	rjmp	.+140    	; 0x4e4a <LCD_voidInit+0x82c>
	else if (__tmp > 65535)
    4dbe:	fe 01       	movw	r30, r28
    4dc0:	ff 96       	adiw	r30, 0x3f	; 63
    4dc2:	60 81       	ld	r22, Z
    4dc4:	71 81       	ldd	r23, Z+1	; 0x01
    4dc6:	82 81       	ldd	r24, Z+2	; 0x02
    4dc8:	93 81       	ldd	r25, Z+3	; 0x03
    4dca:	20 e0       	ldi	r18, 0x00	; 0
    4dcc:	3f ef       	ldi	r19, 0xFF	; 255
    4dce:	4f e7       	ldi	r20, 0x7F	; 127
    4dd0:	57 e4       	ldi	r21, 0x47	; 71
    4dd2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4dd6:	18 16       	cp	r1, r24
    4dd8:	64 f5       	brge	.+88     	; 0x4e32 <LCD_voidInit+0x814>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4dda:	fe 01       	movw	r30, r28
    4ddc:	ed 5b       	subi	r30, 0xBD	; 189
    4dde:	ff 4f       	sbci	r31, 0xFF	; 255
    4de0:	60 81       	ld	r22, Z
    4de2:	71 81       	ldd	r23, Z+1	; 0x01
    4de4:	82 81       	ldd	r24, Z+2	; 0x02
    4de6:	93 81       	ldd	r25, Z+3	; 0x03
    4de8:	20 e0       	ldi	r18, 0x00	; 0
    4dea:	30 e0       	ldi	r19, 0x00	; 0
    4dec:	40 e2       	ldi	r20, 0x20	; 32
    4dee:	51 e4       	ldi	r21, 0x41	; 65
    4df0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4df4:	dc 01       	movw	r26, r24
    4df6:	cb 01       	movw	r24, r22
    4df8:	bc 01       	movw	r22, r24
    4dfa:	cd 01       	movw	r24, r26
    4dfc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4e00:	dc 01       	movw	r26, r24
    4e02:	cb 01       	movw	r24, r22
    4e04:	9e af       	std	Y+62, r25	; 0x3e
    4e06:	8d af       	std	Y+61, r24	; 0x3d
    4e08:	0f c0       	rjmp	.+30     	; 0x4e28 <LCD_voidInit+0x80a>
    4e0a:	80 e9       	ldi	r24, 0x90	; 144
    4e0c:	91 e0       	ldi	r25, 0x01	; 1
    4e0e:	9c af       	std	Y+60, r25	; 0x3c
    4e10:	8b af       	std	Y+59, r24	; 0x3b
    4e12:	8b ad       	ldd	r24, Y+59	; 0x3b
    4e14:	9c ad       	ldd	r25, Y+60	; 0x3c
    4e16:	01 97       	sbiw	r24, 0x01	; 1
    4e18:	f1 f7       	brne	.-4      	; 0x4e16 <LCD_voidInit+0x7f8>
    4e1a:	9c af       	std	Y+60, r25	; 0x3c
    4e1c:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4e1e:	8d ad       	ldd	r24, Y+61	; 0x3d
    4e20:	9e ad       	ldd	r25, Y+62	; 0x3e
    4e22:	01 97       	sbiw	r24, 0x01	; 1
    4e24:	9e af       	std	Y+62, r25	; 0x3e
    4e26:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4e28:	8d ad       	ldd	r24, Y+61	; 0x3d
    4e2a:	9e ad       	ldd	r25, Y+62	; 0x3e
    4e2c:	00 97       	sbiw	r24, 0x00	; 0
    4e2e:	69 f7       	brne	.-38     	; 0x4e0a <LCD_voidInit+0x7ec>
    4e30:	16 c0       	rjmp	.+44     	; 0x4e5e <LCD_voidInit+0x840>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4e32:	fe 01       	movw	r30, r28
    4e34:	ff 96       	adiw	r30, 0x3f	; 63
    4e36:	60 81       	ld	r22, Z
    4e38:	71 81       	ldd	r23, Z+1	; 0x01
    4e3a:	82 81       	ldd	r24, Z+2	; 0x02
    4e3c:	93 81       	ldd	r25, Z+3	; 0x03
    4e3e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4e42:	dc 01       	movw	r26, r24
    4e44:	cb 01       	movw	r24, r22
    4e46:	9e af       	std	Y+62, r25	; 0x3e
    4e48:	8d af       	std	Y+61, r24	; 0x3d
    4e4a:	8d ad       	ldd	r24, Y+61	; 0x3d
    4e4c:	9e ad       	ldd	r25, Y+62	; 0x3e
    4e4e:	9a af       	std	Y+58, r25	; 0x3a
    4e50:	89 af       	std	Y+57, r24	; 0x39
    4e52:	89 ad       	ldd	r24, Y+57	; 0x39
    4e54:	9a ad       	ldd	r25, Y+58	; 0x3a
    4e56:	01 97       	sbiw	r24, 0x01	; 1
    4e58:	f1 f7       	brne	.-4      	; 0x4e56 <LCD_voidInit+0x838>
    4e5a:	9a af       	std	Y+58, r25	; 0x3a
    4e5c:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(1);
	LCD_voidSendCommand(LCD_DisplayOFF);
    4e5e:	88 e0       	ldi	r24, 0x08	; 8
    4e60:	0e 94 0f 29 	call	0x521e	; 0x521e <LCD_voidSendCommand>
    4e64:	80 e0       	ldi	r24, 0x00	; 0
    4e66:	90 e0       	ldi	r25, 0x00	; 0
    4e68:	a0 e8       	ldi	r26, 0x80	; 128
    4e6a:	bf e3       	ldi	r27, 0x3F	; 63
    4e6c:	8d ab       	std	Y+53, r24	; 0x35
    4e6e:	9e ab       	std	Y+54, r25	; 0x36
    4e70:	af ab       	std	Y+55, r26	; 0x37
    4e72:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4e74:	6d a9       	ldd	r22, Y+53	; 0x35
    4e76:	7e a9       	ldd	r23, Y+54	; 0x36
    4e78:	8f a9       	ldd	r24, Y+55	; 0x37
    4e7a:	98 ad       	ldd	r25, Y+56	; 0x38
    4e7c:	20 e0       	ldi	r18, 0x00	; 0
    4e7e:	30 e0       	ldi	r19, 0x00	; 0
    4e80:	4a e7       	ldi	r20, 0x7A	; 122
    4e82:	55 e4       	ldi	r21, 0x45	; 69
    4e84:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4e88:	dc 01       	movw	r26, r24
    4e8a:	cb 01       	movw	r24, r22
    4e8c:	89 ab       	std	Y+49, r24	; 0x31
    4e8e:	9a ab       	std	Y+50, r25	; 0x32
    4e90:	ab ab       	std	Y+51, r26	; 0x33
    4e92:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    4e94:	69 a9       	ldd	r22, Y+49	; 0x31
    4e96:	7a a9       	ldd	r23, Y+50	; 0x32
    4e98:	8b a9       	ldd	r24, Y+51	; 0x33
    4e9a:	9c a9       	ldd	r25, Y+52	; 0x34
    4e9c:	20 e0       	ldi	r18, 0x00	; 0
    4e9e:	30 e0       	ldi	r19, 0x00	; 0
    4ea0:	40 e8       	ldi	r20, 0x80	; 128
    4ea2:	5f e3       	ldi	r21, 0x3F	; 63
    4ea4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4ea8:	88 23       	and	r24, r24
    4eaa:	2c f4       	brge	.+10     	; 0x4eb6 <LCD_voidInit+0x898>
		__ticks = 1;
    4eac:	81 e0       	ldi	r24, 0x01	; 1
    4eae:	90 e0       	ldi	r25, 0x00	; 0
    4eb0:	98 ab       	std	Y+48, r25	; 0x30
    4eb2:	8f a7       	std	Y+47, r24	; 0x2f
    4eb4:	3f c0       	rjmp	.+126    	; 0x4f34 <LCD_voidInit+0x916>
	else if (__tmp > 65535)
    4eb6:	69 a9       	ldd	r22, Y+49	; 0x31
    4eb8:	7a a9       	ldd	r23, Y+50	; 0x32
    4eba:	8b a9       	ldd	r24, Y+51	; 0x33
    4ebc:	9c a9       	ldd	r25, Y+52	; 0x34
    4ebe:	20 e0       	ldi	r18, 0x00	; 0
    4ec0:	3f ef       	ldi	r19, 0xFF	; 255
    4ec2:	4f e7       	ldi	r20, 0x7F	; 127
    4ec4:	57 e4       	ldi	r21, 0x47	; 71
    4ec6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4eca:	18 16       	cp	r1, r24
    4ecc:	4c f5       	brge	.+82     	; 0x4f20 <LCD_voidInit+0x902>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4ece:	6d a9       	ldd	r22, Y+53	; 0x35
    4ed0:	7e a9       	ldd	r23, Y+54	; 0x36
    4ed2:	8f a9       	ldd	r24, Y+55	; 0x37
    4ed4:	98 ad       	ldd	r25, Y+56	; 0x38
    4ed6:	20 e0       	ldi	r18, 0x00	; 0
    4ed8:	30 e0       	ldi	r19, 0x00	; 0
    4eda:	40 e2       	ldi	r20, 0x20	; 32
    4edc:	51 e4       	ldi	r21, 0x41	; 65
    4ede:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4ee2:	dc 01       	movw	r26, r24
    4ee4:	cb 01       	movw	r24, r22
    4ee6:	bc 01       	movw	r22, r24
    4ee8:	cd 01       	movw	r24, r26
    4eea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4eee:	dc 01       	movw	r26, r24
    4ef0:	cb 01       	movw	r24, r22
    4ef2:	98 ab       	std	Y+48, r25	; 0x30
    4ef4:	8f a7       	std	Y+47, r24	; 0x2f
    4ef6:	0f c0       	rjmp	.+30     	; 0x4f16 <LCD_voidInit+0x8f8>
    4ef8:	80 e9       	ldi	r24, 0x90	; 144
    4efa:	91 e0       	ldi	r25, 0x01	; 1
    4efc:	9e a7       	std	Y+46, r25	; 0x2e
    4efe:	8d a7       	std	Y+45, r24	; 0x2d
    4f00:	8d a5       	ldd	r24, Y+45	; 0x2d
    4f02:	9e a5       	ldd	r25, Y+46	; 0x2e
    4f04:	01 97       	sbiw	r24, 0x01	; 1
    4f06:	f1 f7       	brne	.-4      	; 0x4f04 <LCD_voidInit+0x8e6>
    4f08:	9e a7       	std	Y+46, r25	; 0x2e
    4f0a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4f0c:	8f a5       	ldd	r24, Y+47	; 0x2f
    4f0e:	98 a9       	ldd	r25, Y+48	; 0x30
    4f10:	01 97       	sbiw	r24, 0x01	; 1
    4f12:	98 ab       	std	Y+48, r25	; 0x30
    4f14:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4f16:	8f a5       	ldd	r24, Y+47	; 0x2f
    4f18:	98 a9       	ldd	r25, Y+48	; 0x30
    4f1a:	00 97       	sbiw	r24, 0x00	; 0
    4f1c:	69 f7       	brne	.-38     	; 0x4ef8 <LCD_voidInit+0x8da>
    4f1e:	14 c0       	rjmp	.+40     	; 0x4f48 <LCD_voidInit+0x92a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4f20:	69 a9       	ldd	r22, Y+49	; 0x31
    4f22:	7a a9       	ldd	r23, Y+50	; 0x32
    4f24:	8b a9       	ldd	r24, Y+51	; 0x33
    4f26:	9c a9       	ldd	r25, Y+52	; 0x34
    4f28:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4f2c:	dc 01       	movw	r26, r24
    4f2e:	cb 01       	movw	r24, r22
    4f30:	98 ab       	std	Y+48, r25	; 0x30
    4f32:	8f a7       	std	Y+47, r24	; 0x2f
    4f34:	8f a5       	ldd	r24, Y+47	; 0x2f
    4f36:	98 a9       	ldd	r25, Y+48	; 0x30
    4f38:	9c a7       	std	Y+44, r25	; 0x2c
    4f3a:	8b a7       	std	Y+43, r24	; 0x2b
    4f3c:	8b a5       	ldd	r24, Y+43	; 0x2b
    4f3e:	9c a5       	ldd	r25, Y+44	; 0x2c
    4f40:	01 97       	sbiw	r24, 0x01	; 1
    4f42:	f1 f7       	brne	.-4      	; 0x4f40 <LCD_voidInit+0x922>
    4f44:	9c a7       	std	Y+44, r25	; 0x2c
    4f46:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	LCD_voidSendCommand(LCD_ClearDisplay);
    4f48:	81 e0       	ldi	r24, 0x01	; 1
    4f4a:	0e 94 0f 29 	call	0x521e	; 0x521e <LCD_voidSendCommand>
    4f4e:	80 e0       	ldi	r24, 0x00	; 0
    4f50:	90 e0       	ldi	r25, 0x00	; 0
    4f52:	a0 ea       	ldi	r26, 0xA0	; 160
    4f54:	b0 e4       	ldi	r27, 0x40	; 64
    4f56:	8f a3       	std	Y+39, r24	; 0x27
    4f58:	98 a7       	std	Y+40, r25	; 0x28
    4f5a:	a9 a7       	std	Y+41, r26	; 0x29
    4f5c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4f5e:	6f a1       	ldd	r22, Y+39	; 0x27
    4f60:	78 a5       	ldd	r23, Y+40	; 0x28
    4f62:	89 a5       	ldd	r24, Y+41	; 0x29
    4f64:	9a a5       	ldd	r25, Y+42	; 0x2a
    4f66:	20 e0       	ldi	r18, 0x00	; 0
    4f68:	30 e0       	ldi	r19, 0x00	; 0
    4f6a:	4a e7       	ldi	r20, 0x7A	; 122
    4f6c:	55 e4       	ldi	r21, 0x45	; 69
    4f6e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4f72:	dc 01       	movw	r26, r24
    4f74:	cb 01       	movw	r24, r22
    4f76:	8b a3       	std	Y+35, r24	; 0x23
    4f78:	9c a3       	std	Y+36, r25	; 0x24
    4f7a:	ad a3       	std	Y+37, r26	; 0x25
    4f7c:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    4f7e:	6b a1       	ldd	r22, Y+35	; 0x23
    4f80:	7c a1       	ldd	r23, Y+36	; 0x24
    4f82:	8d a1       	ldd	r24, Y+37	; 0x25
    4f84:	9e a1       	ldd	r25, Y+38	; 0x26
    4f86:	20 e0       	ldi	r18, 0x00	; 0
    4f88:	30 e0       	ldi	r19, 0x00	; 0
    4f8a:	40 e8       	ldi	r20, 0x80	; 128
    4f8c:	5f e3       	ldi	r21, 0x3F	; 63
    4f8e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4f92:	88 23       	and	r24, r24
    4f94:	2c f4       	brge	.+10     	; 0x4fa0 <LCD_voidInit+0x982>
		__ticks = 1;
    4f96:	81 e0       	ldi	r24, 0x01	; 1
    4f98:	90 e0       	ldi	r25, 0x00	; 0
    4f9a:	9a a3       	std	Y+34, r25	; 0x22
    4f9c:	89 a3       	std	Y+33, r24	; 0x21
    4f9e:	3f c0       	rjmp	.+126    	; 0x501e <LCD_voidInit+0xa00>
	else if (__tmp > 65535)
    4fa0:	6b a1       	ldd	r22, Y+35	; 0x23
    4fa2:	7c a1       	ldd	r23, Y+36	; 0x24
    4fa4:	8d a1       	ldd	r24, Y+37	; 0x25
    4fa6:	9e a1       	ldd	r25, Y+38	; 0x26
    4fa8:	20 e0       	ldi	r18, 0x00	; 0
    4faa:	3f ef       	ldi	r19, 0xFF	; 255
    4fac:	4f e7       	ldi	r20, 0x7F	; 127
    4fae:	57 e4       	ldi	r21, 0x47	; 71
    4fb0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4fb4:	18 16       	cp	r1, r24
    4fb6:	4c f5       	brge	.+82     	; 0x500a <LCD_voidInit+0x9ec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4fb8:	6f a1       	ldd	r22, Y+39	; 0x27
    4fba:	78 a5       	ldd	r23, Y+40	; 0x28
    4fbc:	89 a5       	ldd	r24, Y+41	; 0x29
    4fbe:	9a a5       	ldd	r25, Y+42	; 0x2a
    4fc0:	20 e0       	ldi	r18, 0x00	; 0
    4fc2:	30 e0       	ldi	r19, 0x00	; 0
    4fc4:	40 e2       	ldi	r20, 0x20	; 32
    4fc6:	51 e4       	ldi	r21, 0x41	; 65
    4fc8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4fcc:	dc 01       	movw	r26, r24
    4fce:	cb 01       	movw	r24, r22
    4fd0:	bc 01       	movw	r22, r24
    4fd2:	cd 01       	movw	r24, r26
    4fd4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4fd8:	dc 01       	movw	r26, r24
    4fda:	cb 01       	movw	r24, r22
    4fdc:	9a a3       	std	Y+34, r25	; 0x22
    4fde:	89 a3       	std	Y+33, r24	; 0x21
    4fe0:	0f c0       	rjmp	.+30     	; 0x5000 <LCD_voidInit+0x9e2>
    4fe2:	80 e9       	ldi	r24, 0x90	; 144
    4fe4:	91 e0       	ldi	r25, 0x01	; 1
    4fe6:	98 a3       	std	Y+32, r25	; 0x20
    4fe8:	8f 8f       	std	Y+31, r24	; 0x1f
    4fea:	8f 8d       	ldd	r24, Y+31	; 0x1f
    4fec:	98 a1       	ldd	r25, Y+32	; 0x20
    4fee:	01 97       	sbiw	r24, 0x01	; 1
    4ff0:	f1 f7       	brne	.-4      	; 0x4fee <LCD_voidInit+0x9d0>
    4ff2:	98 a3       	std	Y+32, r25	; 0x20
    4ff4:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4ff6:	89 a1       	ldd	r24, Y+33	; 0x21
    4ff8:	9a a1       	ldd	r25, Y+34	; 0x22
    4ffa:	01 97       	sbiw	r24, 0x01	; 1
    4ffc:	9a a3       	std	Y+34, r25	; 0x22
    4ffe:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5000:	89 a1       	ldd	r24, Y+33	; 0x21
    5002:	9a a1       	ldd	r25, Y+34	; 0x22
    5004:	00 97       	sbiw	r24, 0x00	; 0
    5006:	69 f7       	brne	.-38     	; 0x4fe2 <LCD_voidInit+0x9c4>
    5008:	14 c0       	rjmp	.+40     	; 0x5032 <LCD_voidInit+0xa14>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    500a:	6b a1       	ldd	r22, Y+35	; 0x23
    500c:	7c a1       	ldd	r23, Y+36	; 0x24
    500e:	8d a1       	ldd	r24, Y+37	; 0x25
    5010:	9e a1       	ldd	r25, Y+38	; 0x26
    5012:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5016:	dc 01       	movw	r26, r24
    5018:	cb 01       	movw	r24, r22
    501a:	9a a3       	std	Y+34, r25	; 0x22
    501c:	89 a3       	std	Y+33, r24	; 0x21
    501e:	89 a1       	ldd	r24, Y+33	; 0x21
    5020:	9a a1       	ldd	r25, Y+34	; 0x22
    5022:	9e 8f       	std	Y+30, r25	; 0x1e
    5024:	8d 8f       	std	Y+29, r24	; 0x1d
    5026:	8d 8d       	ldd	r24, Y+29	; 0x1d
    5028:	9e 8d       	ldd	r25, Y+30	; 0x1e
    502a:	01 97       	sbiw	r24, 0x01	; 1
    502c:	f1 f7       	brne	.-4      	; 0x502a <LCD_voidInit+0xa0c>
    502e:	9e 8f       	std	Y+30, r25	; 0x1e
    5030:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(5);
	LCD_voidSendCommand(LCD_DisplayON);
    5032:	8c e0       	ldi	r24, 0x0C	; 12
    5034:	0e 94 0f 29 	call	0x521e	; 0x521e <LCD_voidSendCommand>
    5038:	80 e0       	ldi	r24, 0x00	; 0
    503a:	90 e0       	ldi	r25, 0x00	; 0
    503c:	a0 e8       	ldi	r26, 0x80	; 128
    503e:	bf e3       	ldi	r27, 0x3F	; 63
    5040:	89 8f       	std	Y+25, r24	; 0x19
    5042:	9a 8f       	std	Y+26, r25	; 0x1a
    5044:	ab 8f       	std	Y+27, r26	; 0x1b
    5046:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5048:	69 8d       	ldd	r22, Y+25	; 0x19
    504a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    504c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    504e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    5050:	20 e0       	ldi	r18, 0x00	; 0
    5052:	30 e0       	ldi	r19, 0x00	; 0
    5054:	4a e7       	ldi	r20, 0x7A	; 122
    5056:	55 e4       	ldi	r21, 0x45	; 69
    5058:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    505c:	dc 01       	movw	r26, r24
    505e:	cb 01       	movw	r24, r22
    5060:	8d 8b       	std	Y+21, r24	; 0x15
    5062:	9e 8b       	std	Y+22, r25	; 0x16
    5064:	af 8b       	std	Y+23, r26	; 0x17
    5066:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    5068:	6d 89       	ldd	r22, Y+21	; 0x15
    506a:	7e 89       	ldd	r23, Y+22	; 0x16
    506c:	8f 89       	ldd	r24, Y+23	; 0x17
    506e:	98 8d       	ldd	r25, Y+24	; 0x18
    5070:	20 e0       	ldi	r18, 0x00	; 0
    5072:	30 e0       	ldi	r19, 0x00	; 0
    5074:	40 e8       	ldi	r20, 0x80	; 128
    5076:	5f e3       	ldi	r21, 0x3F	; 63
    5078:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    507c:	88 23       	and	r24, r24
    507e:	2c f4       	brge	.+10     	; 0x508a <LCD_voidInit+0xa6c>
		__ticks = 1;
    5080:	81 e0       	ldi	r24, 0x01	; 1
    5082:	90 e0       	ldi	r25, 0x00	; 0
    5084:	9c 8b       	std	Y+20, r25	; 0x14
    5086:	8b 8b       	std	Y+19, r24	; 0x13
    5088:	3f c0       	rjmp	.+126    	; 0x5108 <LCD_voidInit+0xaea>
	else if (__tmp > 65535)
    508a:	6d 89       	ldd	r22, Y+21	; 0x15
    508c:	7e 89       	ldd	r23, Y+22	; 0x16
    508e:	8f 89       	ldd	r24, Y+23	; 0x17
    5090:	98 8d       	ldd	r25, Y+24	; 0x18
    5092:	20 e0       	ldi	r18, 0x00	; 0
    5094:	3f ef       	ldi	r19, 0xFF	; 255
    5096:	4f e7       	ldi	r20, 0x7F	; 127
    5098:	57 e4       	ldi	r21, 0x47	; 71
    509a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    509e:	18 16       	cp	r1, r24
    50a0:	4c f5       	brge	.+82     	; 0x50f4 <LCD_voidInit+0xad6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    50a2:	69 8d       	ldd	r22, Y+25	; 0x19
    50a4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    50a6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    50a8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    50aa:	20 e0       	ldi	r18, 0x00	; 0
    50ac:	30 e0       	ldi	r19, 0x00	; 0
    50ae:	40 e2       	ldi	r20, 0x20	; 32
    50b0:	51 e4       	ldi	r21, 0x41	; 65
    50b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    50b6:	dc 01       	movw	r26, r24
    50b8:	cb 01       	movw	r24, r22
    50ba:	bc 01       	movw	r22, r24
    50bc:	cd 01       	movw	r24, r26
    50be:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    50c2:	dc 01       	movw	r26, r24
    50c4:	cb 01       	movw	r24, r22
    50c6:	9c 8b       	std	Y+20, r25	; 0x14
    50c8:	8b 8b       	std	Y+19, r24	; 0x13
    50ca:	0f c0       	rjmp	.+30     	; 0x50ea <LCD_voidInit+0xacc>
    50cc:	80 e9       	ldi	r24, 0x90	; 144
    50ce:	91 e0       	ldi	r25, 0x01	; 1
    50d0:	9a 8b       	std	Y+18, r25	; 0x12
    50d2:	89 8b       	std	Y+17, r24	; 0x11
    50d4:	89 89       	ldd	r24, Y+17	; 0x11
    50d6:	9a 89       	ldd	r25, Y+18	; 0x12
    50d8:	01 97       	sbiw	r24, 0x01	; 1
    50da:	f1 f7       	brne	.-4      	; 0x50d8 <LCD_voidInit+0xaba>
    50dc:	9a 8b       	std	Y+18, r25	; 0x12
    50de:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    50e0:	8b 89       	ldd	r24, Y+19	; 0x13
    50e2:	9c 89       	ldd	r25, Y+20	; 0x14
    50e4:	01 97       	sbiw	r24, 0x01	; 1
    50e6:	9c 8b       	std	Y+20, r25	; 0x14
    50e8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    50ea:	8b 89       	ldd	r24, Y+19	; 0x13
    50ec:	9c 89       	ldd	r25, Y+20	; 0x14
    50ee:	00 97       	sbiw	r24, 0x00	; 0
    50f0:	69 f7       	brne	.-38     	; 0x50cc <LCD_voidInit+0xaae>
    50f2:	14 c0       	rjmp	.+40     	; 0x511c <LCD_voidInit+0xafe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    50f4:	6d 89       	ldd	r22, Y+21	; 0x15
    50f6:	7e 89       	ldd	r23, Y+22	; 0x16
    50f8:	8f 89       	ldd	r24, Y+23	; 0x17
    50fa:	98 8d       	ldd	r25, Y+24	; 0x18
    50fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5100:	dc 01       	movw	r26, r24
    5102:	cb 01       	movw	r24, r22
    5104:	9c 8b       	std	Y+20, r25	; 0x14
    5106:	8b 8b       	std	Y+19, r24	; 0x13
    5108:	8b 89       	ldd	r24, Y+19	; 0x13
    510a:	9c 89       	ldd	r25, Y+20	; 0x14
    510c:	98 8b       	std	Y+16, r25	; 0x10
    510e:	8f 87       	std	Y+15, r24	; 0x0f
    5110:	8f 85       	ldd	r24, Y+15	; 0x0f
    5112:	98 89       	ldd	r25, Y+16	; 0x10
    5114:	01 97       	sbiw	r24, 0x01	; 1
    5116:	f1 f7       	brne	.-4      	; 0x5114 <LCD_voidInit+0xaf6>
    5118:	98 8b       	std	Y+16, r25	; 0x10
    511a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	LCD_voidSendCommand(LCD_EntryMode);
    511c:	86 e0       	ldi	r24, 0x06	; 6
    511e:	0e 94 0f 29 	call	0x521e	; 0x521e <LCD_voidSendCommand>
    5122:	80 e0       	ldi	r24, 0x00	; 0
    5124:	90 e0       	ldi	r25, 0x00	; 0
    5126:	a0 e8       	ldi	r26, 0x80	; 128
    5128:	bf e3       	ldi	r27, 0x3F	; 63
    512a:	8b 87       	std	Y+11, r24	; 0x0b
    512c:	9c 87       	std	Y+12, r25	; 0x0c
    512e:	ad 87       	std	Y+13, r26	; 0x0d
    5130:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5132:	6b 85       	ldd	r22, Y+11	; 0x0b
    5134:	7c 85       	ldd	r23, Y+12	; 0x0c
    5136:	8d 85       	ldd	r24, Y+13	; 0x0d
    5138:	9e 85       	ldd	r25, Y+14	; 0x0e
    513a:	20 e0       	ldi	r18, 0x00	; 0
    513c:	30 e0       	ldi	r19, 0x00	; 0
    513e:	4a e7       	ldi	r20, 0x7A	; 122
    5140:	55 e4       	ldi	r21, 0x45	; 69
    5142:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5146:	dc 01       	movw	r26, r24
    5148:	cb 01       	movw	r24, r22
    514a:	8f 83       	std	Y+7, r24	; 0x07
    514c:	98 87       	std	Y+8, r25	; 0x08
    514e:	a9 87       	std	Y+9, r26	; 0x09
    5150:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    5152:	6f 81       	ldd	r22, Y+7	; 0x07
    5154:	78 85       	ldd	r23, Y+8	; 0x08
    5156:	89 85       	ldd	r24, Y+9	; 0x09
    5158:	9a 85       	ldd	r25, Y+10	; 0x0a
    515a:	20 e0       	ldi	r18, 0x00	; 0
    515c:	30 e0       	ldi	r19, 0x00	; 0
    515e:	40 e8       	ldi	r20, 0x80	; 128
    5160:	5f e3       	ldi	r21, 0x3F	; 63
    5162:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    5166:	88 23       	and	r24, r24
    5168:	2c f4       	brge	.+10     	; 0x5174 <LCD_voidInit+0xb56>
		__ticks = 1;
    516a:	81 e0       	ldi	r24, 0x01	; 1
    516c:	90 e0       	ldi	r25, 0x00	; 0
    516e:	9e 83       	std	Y+6, r25	; 0x06
    5170:	8d 83       	std	Y+5, r24	; 0x05
    5172:	3f c0       	rjmp	.+126    	; 0x51f2 <LCD_voidInit+0xbd4>
	else if (__tmp > 65535)
    5174:	6f 81       	ldd	r22, Y+7	; 0x07
    5176:	78 85       	ldd	r23, Y+8	; 0x08
    5178:	89 85       	ldd	r24, Y+9	; 0x09
    517a:	9a 85       	ldd	r25, Y+10	; 0x0a
    517c:	20 e0       	ldi	r18, 0x00	; 0
    517e:	3f ef       	ldi	r19, 0xFF	; 255
    5180:	4f e7       	ldi	r20, 0x7F	; 127
    5182:	57 e4       	ldi	r21, 0x47	; 71
    5184:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    5188:	18 16       	cp	r1, r24
    518a:	4c f5       	brge	.+82     	; 0x51de <LCD_voidInit+0xbc0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    518c:	6b 85       	ldd	r22, Y+11	; 0x0b
    518e:	7c 85       	ldd	r23, Y+12	; 0x0c
    5190:	8d 85       	ldd	r24, Y+13	; 0x0d
    5192:	9e 85       	ldd	r25, Y+14	; 0x0e
    5194:	20 e0       	ldi	r18, 0x00	; 0
    5196:	30 e0       	ldi	r19, 0x00	; 0
    5198:	40 e2       	ldi	r20, 0x20	; 32
    519a:	51 e4       	ldi	r21, 0x41	; 65
    519c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    51a0:	dc 01       	movw	r26, r24
    51a2:	cb 01       	movw	r24, r22
    51a4:	bc 01       	movw	r22, r24
    51a6:	cd 01       	movw	r24, r26
    51a8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    51ac:	dc 01       	movw	r26, r24
    51ae:	cb 01       	movw	r24, r22
    51b0:	9e 83       	std	Y+6, r25	; 0x06
    51b2:	8d 83       	std	Y+5, r24	; 0x05
    51b4:	0f c0       	rjmp	.+30     	; 0x51d4 <LCD_voidInit+0xbb6>
    51b6:	80 e9       	ldi	r24, 0x90	; 144
    51b8:	91 e0       	ldi	r25, 0x01	; 1
    51ba:	9c 83       	std	Y+4, r25	; 0x04
    51bc:	8b 83       	std	Y+3, r24	; 0x03
    51be:	8b 81       	ldd	r24, Y+3	; 0x03
    51c0:	9c 81       	ldd	r25, Y+4	; 0x04
    51c2:	01 97       	sbiw	r24, 0x01	; 1
    51c4:	f1 f7       	brne	.-4      	; 0x51c2 <LCD_voidInit+0xba4>
    51c6:	9c 83       	std	Y+4, r25	; 0x04
    51c8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    51ca:	8d 81       	ldd	r24, Y+5	; 0x05
    51cc:	9e 81       	ldd	r25, Y+6	; 0x06
    51ce:	01 97       	sbiw	r24, 0x01	; 1
    51d0:	9e 83       	std	Y+6, r25	; 0x06
    51d2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    51d4:	8d 81       	ldd	r24, Y+5	; 0x05
    51d6:	9e 81       	ldd	r25, Y+6	; 0x06
    51d8:	00 97       	sbiw	r24, 0x00	; 0
    51da:	69 f7       	brne	.-38     	; 0x51b6 <LCD_voidInit+0xb98>
    51dc:	14 c0       	rjmp	.+40     	; 0x5206 <LCD_voidInit+0xbe8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    51de:	6f 81       	ldd	r22, Y+7	; 0x07
    51e0:	78 85       	ldd	r23, Y+8	; 0x08
    51e2:	89 85       	ldd	r24, Y+9	; 0x09
    51e4:	9a 85       	ldd	r25, Y+10	; 0x0a
    51e6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    51ea:	dc 01       	movw	r26, r24
    51ec:	cb 01       	movw	r24, r22
    51ee:	9e 83       	std	Y+6, r25	; 0x06
    51f0:	8d 83       	std	Y+5, r24	; 0x05
    51f2:	8d 81       	ldd	r24, Y+5	; 0x05
    51f4:	9e 81       	ldd	r25, Y+6	; 0x06
    51f6:	9a 83       	std	Y+2, r25	; 0x02
    51f8:	89 83       	std	Y+1, r24	; 0x01
    51fa:	89 81       	ldd	r24, Y+1	; 0x01
    51fc:	9a 81       	ldd	r25, Y+2	; 0x02
    51fe:	01 97       	sbiw	r24, 0x01	; 1
    5200:	f1 f7       	brne	.-4      	; 0x51fe <LCD_voidInit+0xbe0>
    5202:	9a 83       	std	Y+2, r25	; 0x02
    5204:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    5206:	c4 57       	subi	r28, 0x74	; 116
    5208:	df 4f       	sbci	r29, 0xFF	; 255
    520a:	0f b6       	in	r0, 0x3f	; 63
    520c:	f8 94       	cli
    520e:	de bf       	out	0x3e, r29	; 62
    5210:	0f be       	out	0x3f, r0	; 63
    5212:	cd bf       	out	0x3d, r28	; 61
    5214:	cf 91       	pop	r28
    5216:	df 91       	pop	r29
    5218:	1f 91       	pop	r17
    521a:	0f 91       	pop	r16
    521c:	08 95       	ret

0000521e <LCD_voidSendCommand>:

void LCD_voidSendCommand(u8 command){
    521e:	df 93       	push	r29
    5220:	cf 93       	push	r28
    5222:	cd b7       	in	r28, 0x3d	; 61
    5224:	de b7       	in	r29, 0x3e	; 62
    5226:	2f 97       	sbiw	r28, 0x0f	; 15
    5228:	0f b6       	in	r0, 0x3f	; 63
    522a:	f8 94       	cli
    522c:	de bf       	out	0x3e, r29	; 62
    522e:	0f be       	out	0x3f, r0	; 63
    5230:	cd bf       	out	0x3d, r28	; 61
    5232:	8f 87       	std	Y+15, r24	; 0x0f
	DIO_voidSetPinValue(LCD_CONTROL_PORT,LCD_RS, Low); //RS = 0
    5234:	81 e0       	ldi	r24, 0x01	; 1
    5236:	63 e0       	ldi	r22, 0x03	; 3
    5238:	40 e0       	ldi	r20, 0x00	; 0
    523a:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>

	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_EN, High); //EN = 1
    523e:	81 e0       	ldi	r24, 0x01	; 1
    5240:	62 e0       	ldi	r22, 0x02	; 2
    5242:	41 e0       	ldi	r20, 0x01	; 1
    5244:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D0, GET_BIT(command, 0));
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D1, GET_BIT(command, 1));
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D2, GET_BIT(command, 2));
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D3, GET_BIT(command, 3));
#endif
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D4, GET_BIT(command, 4));
    5248:	8f 85       	ldd	r24, Y+15	; 0x0f
    524a:	82 95       	swap	r24
    524c:	8f 70       	andi	r24, 0x0F	; 15
    524e:	98 2f       	mov	r25, r24
    5250:	91 70       	andi	r25, 0x01	; 1
    5252:	82 e0       	ldi	r24, 0x02	; 2
    5254:	60 e0       	ldi	r22, 0x00	; 0
    5256:	49 2f       	mov	r20, r25
    5258:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D5, GET_BIT(command, 5));
    525c:	8f 85       	ldd	r24, Y+15	; 0x0f
    525e:	82 95       	swap	r24
    5260:	86 95       	lsr	r24
    5262:	87 70       	andi	r24, 0x07	; 7
    5264:	98 2f       	mov	r25, r24
    5266:	91 70       	andi	r25, 0x01	; 1
    5268:	82 e0       	ldi	r24, 0x02	; 2
    526a:	61 e0       	ldi	r22, 0x01	; 1
    526c:	49 2f       	mov	r20, r25
    526e:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D6, GET_BIT(command, 6));
    5272:	8f 85       	ldd	r24, Y+15	; 0x0f
    5274:	82 95       	swap	r24
    5276:	86 95       	lsr	r24
    5278:	86 95       	lsr	r24
    527a:	83 70       	andi	r24, 0x03	; 3
    527c:	98 2f       	mov	r25, r24
    527e:	91 70       	andi	r25, 0x01	; 1
    5280:	82 e0       	ldi	r24, 0x02	; 2
    5282:	62 e0       	ldi	r22, 0x02	; 2
    5284:	49 2f       	mov	r20, r25
    5286:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D7, GET_BIT(command, 7));
    528a:	8f 85       	ldd	r24, Y+15	; 0x0f
    528c:	98 2f       	mov	r25, r24
    528e:	99 1f       	adc	r25, r25
    5290:	99 27       	eor	r25, r25
    5292:	99 1f       	adc	r25, r25
    5294:	82 e0       	ldi	r24, 0x02	; 2
    5296:	64 e0       	ldi	r22, 0x04	; 4
    5298:	49 2f       	mov	r20, r25
    529a:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_EN, Low); //EN = 0
    529e:	81 e0       	ldi	r24, 0x01	; 1
    52a0:	62 e0       	ldi	r22, 0x02	; 2
    52a2:	40 e0       	ldi	r20, 0x00	; 0
    52a4:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>

#if LCD_BITS == LCD_4_BIT_MODE
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_EN, High); //EN = 1
    52a8:	81 e0       	ldi	r24, 0x01	; 1
    52aa:	62 e0       	ldi	r22, 0x02	; 2
    52ac:	41 e0       	ldi	r20, 0x01	; 1
    52ae:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D4, GET_BIT(command, 0));
    52b2:	8f 85       	ldd	r24, Y+15	; 0x0f
    52b4:	98 2f       	mov	r25, r24
    52b6:	91 70       	andi	r25, 0x01	; 1
    52b8:	82 e0       	ldi	r24, 0x02	; 2
    52ba:	60 e0       	ldi	r22, 0x00	; 0
    52bc:	49 2f       	mov	r20, r25
    52be:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D5, GET_BIT(command, 1));
    52c2:	8f 85       	ldd	r24, Y+15	; 0x0f
    52c4:	86 95       	lsr	r24
    52c6:	98 2f       	mov	r25, r24
    52c8:	91 70       	andi	r25, 0x01	; 1
    52ca:	82 e0       	ldi	r24, 0x02	; 2
    52cc:	61 e0       	ldi	r22, 0x01	; 1
    52ce:	49 2f       	mov	r20, r25
    52d0:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D6, GET_BIT(command, 2));
    52d4:	8f 85       	ldd	r24, Y+15	; 0x0f
    52d6:	86 95       	lsr	r24
    52d8:	86 95       	lsr	r24
    52da:	98 2f       	mov	r25, r24
    52dc:	91 70       	andi	r25, 0x01	; 1
    52de:	82 e0       	ldi	r24, 0x02	; 2
    52e0:	62 e0       	ldi	r22, 0x02	; 2
    52e2:	49 2f       	mov	r20, r25
    52e4:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D7, GET_BIT(command, 3));
    52e8:	8f 85       	ldd	r24, Y+15	; 0x0f
    52ea:	86 95       	lsr	r24
    52ec:	86 95       	lsr	r24
    52ee:	86 95       	lsr	r24
    52f0:	98 2f       	mov	r25, r24
    52f2:	91 70       	andi	r25, 0x01	; 1
    52f4:	82 e0       	ldi	r24, 0x02	; 2
    52f6:	64 e0       	ldi	r22, 0x04	; 4
    52f8:	49 2f       	mov	r20, r25
    52fa:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_EN, Low); //EN = 0
    52fe:	81 e0       	ldi	r24, 0x01	; 1
    5300:	62 e0       	ldi	r22, 0x02	; 2
    5302:	40 e0       	ldi	r20, 0x00	; 0
    5304:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
    5308:	80 e0       	ldi	r24, 0x00	; 0
    530a:	90 e0       	ldi	r25, 0x00	; 0
    530c:	a0 ea       	ldi	r26, 0xA0	; 160
    530e:	b0 e4       	ldi	r27, 0x40	; 64
    5310:	8b 87       	std	Y+11, r24	; 0x0b
    5312:	9c 87       	std	Y+12, r25	; 0x0c
    5314:	ad 87       	std	Y+13, r26	; 0x0d
    5316:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5318:	6b 85       	ldd	r22, Y+11	; 0x0b
    531a:	7c 85       	ldd	r23, Y+12	; 0x0c
    531c:	8d 85       	ldd	r24, Y+13	; 0x0d
    531e:	9e 85       	ldd	r25, Y+14	; 0x0e
    5320:	20 e0       	ldi	r18, 0x00	; 0
    5322:	30 e0       	ldi	r19, 0x00	; 0
    5324:	4a e7       	ldi	r20, 0x7A	; 122
    5326:	55 e4       	ldi	r21, 0x45	; 69
    5328:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    532c:	dc 01       	movw	r26, r24
    532e:	cb 01       	movw	r24, r22
    5330:	8f 83       	std	Y+7, r24	; 0x07
    5332:	98 87       	std	Y+8, r25	; 0x08
    5334:	a9 87       	std	Y+9, r26	; 0x09
    5336:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    5338:	6f 81       	ldd	r22, Y+7	; 0x07
    533a:	78 85       	ldd	r23, Y+8	; 0x08
    533c:	89 85       	ldd	r24, Y+9	; 0x09
    533e:	9a 85       	ldd	r25, Y+10	; 0x0a
    5340:	20 e0       	ldi	r18, 0x00	; 0
    5342:	30 e0       	ldi	r19, 0x00	; 0
    5344:	40 e8       	ldi	r20, 0x80	; 128
    5346:	5f e3       	ldi	r21, 0x3F	; 63
    5348:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    534c:	88 23       	and	r24, r24
    534e:	2c f4       	brge	.+10     	; 0x535a <LCD_voidSendCommand+0x13c>
		__ticks = 1;
    5350:	81 e0       	ldi	r24, 0x01	; 1
    5352:	90 e0       	ldi	r25, 0x00	; 0
    5354:	9e 83       	std	Y+6, r25	; 0x06
    5356:	8d 83       	std	Y+5, r24	; 0x05
    5358:	3f c0       	rjmp	.+126    	; 0x53d8 <LCD_voidSendCommand+0x1ba>
	else if (__tmp > 65535)
    535a:	6f 81       	ldd	r22, Y+7	; 0x07
    535c:	78 85       	ldd	r23, Y+8	; 0x08
    535e:	89 85       	ldd	r24, Y+9	; 0x09
    5360:	9a 85       	ldd	r25, Y+10	; 0x0a
    5362:	20 e0       	ldi	r18, 0x00	; 0
    5364:	3f ef       	ldi	r19, 0xFF	; 255
    5366:	4f e7       	ldi	r20, 0x7F	; 127
    5368:	57 e4       	ldi	r21, 0x47	; 71
    536a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    536e:	18 16       	cp	r1, r24
    5370:	4c f5       	brge	.+82     	; 0x53c4 <LCD_voidSendCommand+0x1a6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5372:	6b 85       	ldd	r22, Y+11	; 0x0b
    5374:	7c 85       	ldd	r23, Y+12	; 0x0c
    5376:	8d 85       	ldd	r24, Y+13	; 0x0d
    5378:	9e 85       	ldd	r25, Y+14	; 0x0e
    537a:	20 e0       	ldi	r18, 0x00	; 0
    537c:	30 e0       	ldi	r19, 0x00	; 0
    537e:	40 e2       	ldi	r20, 0x20	; 32
    5380:	51 e4       	ldi	r21, 0x41	; 65
    5382:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5386:	dc 01       	movw	r26, r24
    5388:	cb 01       	movw	r24, r22
    538a:	bc 01       	movw	r22, r24
    538c:	cd 01       	movw	r24, r26
    538e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5392:	dc 01       	movw	r26, r24
    5394:	cb 01       	movw	r24, r22
    5396:	9e 83       	std	Y+6, r25	; 0x06
    5398:	8d 83       	std	Y+5, r24	; 0x05
    539a:	0f c0       	rjmp	.+30     	; 0x53ba <LCD_voidSendCommand+0x19c>
    539c:	80 e9       	ldi	r24, 0x90	; 144
    539e:	91 e0       	ldi	r25, 0x01	; 1
    53a0:	9c 83       	std	Y+4, r25	; 0x04
    53a2:	8b 83       	std	Y+3, r24	; 0x03
    53a4:	8b 81       	ldd	r24, Y+3	; 0x03
    53a6:	9c 81       	ldd	r25, Y+4	; 0x04
    53a8:	01 97       	sbiw	r24, 0x01	; 1
    53aa:	f1 f7       	brne	.-4      	; 0x53a8 <LCD_voidSendCommand+0x18a>
    53ac:	9c 83       	std	Y+4, r25	; 0x04
    53ae:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    53b0:	8d 81       	ldd	r24, Y+5	; 0x05
    53b2:	9e 81       	ldd	r25, Y+6	; 0x06
    53b4:	01 97       	sbiw	r24, 0x01	; 1
    53b6:	9e 83       	std	Y+6, r25	; 0x06
    53b8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    53ba:	8d 81       	ldd	r24, Y+5	; 0x05
    53bc:	9e 81       	ldd	r25, Y+6	; 0x06
    53be:	00 97       	sbiw	r24, 0x00	; 0
    53c0:	69 f7       	brne	.-38     	; 0x539c <LCD_voidSendCommand+0x17e>
    53c2:	14 c0       	rjmp	.+40     	; 0x53ec <LCD_voidSendCommand+0x1ce>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    53c4:	6f 81       	ldd	r22, Y+7	; 0x07
    53c6:	78 85       	ldd	r23, Y+8	; 0x08
    53c8:	89 85       	ldd	r24, Y+9	; 0x09
    53ca:	9a 85       	ldd	r25, Y+10	; 0x0a
    53cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    53d0:	dc 01       	movw	r26, r24
    53d2:	cb 01       	movw	r24, r22
    53d4:	9e 83       	std	Y+6, r25	; 0x06
    53d6:	8d 83       	std	Y+5, r24	; 0x05
    53d8:	8d 81       	ldd	r24, Y+5	; 0x05
    53da:	9e 81       	ldd	r25, Y+6	; 0x06
    53dc:	9a 83       	std	Y+2, r25	; 0x02
    53de:	89 83       	std	Y+1, r24	; 0x01
    53e0:	89 81       	ldd	r24, Y+1	; 0x01
    53e2:	9a 81       	ldd	r25, Y+2	; 0x02
    53e4:	01 97       	sbiw	r24, 0x01	; 1
    53e6:	f1 f7       	brne	.-4      	; 0x53e4 <LCD_voidSendCommand+0x1c6>
    53e8:	9a 83       	std	Y+2, r25	; 0x02
    53ea:	89 83       	std	Y+1, r24	; 0x01
#endif
	_delay_ms(5);
}
    53ec:	2f 96       	adiw	r28, 0x0f	; 15
    53ee:	0f b6       	in	r0, 0x3f	; 63
    53f0:	f8 94       	cli
    53f2:	de bf       	out	0x3e, r29	; 62
    53f4:	0f be       	out	0x3f, r0	; 63
    53f6:	cd bf       	out	0x3d, r28	; 61
    53f8:	cf 91       	pop	r28
    53fa:	df 91       	pop	r29
    53fc:	08 95       	ret

000053fe <LCD_voidSendInitCommand>:

void LCD_voidSendInitCommand(u8 command){
    53fe:	df 93       	push	r29
    5400:	cf 93       	push	r28
    5402:	cd b7       	in	r28, 0x3d	; 61
    5404:	de b7       	in	r29, 0x3e	; 62
    5406:	2f 97       	sbiw	r28, 0x0f	; 15
    5408:	0f b6       	in	r0, 0x3f	; 63
    540a:	f8 94       	cli
    540c:	de bf       	out	0x3e, r29	; 62
    540e:	0f be       	out	0x3f, r0	; 63
    5410:	cd bf       	out	0x3d, r28	; 61
    5412:	8f 87       	std	Y+15, r24	; 0x0f
	DIO_voidSetPinValue(LCD_CONTROL_PORT,LCD_RS, Low); //RS = 0
    5414:	81 e0       	ldi	r24, 0x01	; 1
    5416:	63 e0       	ldi	r22, 0x03	; 3
    5418:	40 e0       	ldi	r20, 0x00	; 0
    541a:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>

	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_EN, High); //EN = 1
    541e:	81 e0       	ldi	r24, 0x01	; 1
    5420:	62 e0       	ldi	r22, 0x02	; 2
    5422:	41 e0       	ldi	r20, 0x01	; 1
    5424:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D4, GET_BIT(command, 4));
    5428:	8f 85       	ldd	r24, Y+15	; 0x0f
    542a:	82 95       	swap	r24
    542c:	8f 70       	andi	r24, 0x0F	; 15
    542e:	98 2f       	mov	r25, r24
    5430:	91 70       	andi	r25, 0x01	; 1
    5432:	82 e0       	ldi	r24, 0x02	; 2
    5434:	60 e0       	ldi	r22, 0x00	; 0
    5436:	49 2f       	mov	r20, r25
    5438:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D5, GET_BIT(command, 5));
    543c:	8f 85       	ldd	r24, Y+15	; 0x0f
    543e:	82 95       	swap	r24
    5440:	86 95       	lsr	r24
    5442:	87 70       	andi	r24, 0x07	; 7
    5444:	98 2f       	mov	r25, r24
    5446:	91 70       	andi	r25, 0x01	; 1
    5448:	82 e0       	ldi	r24, 0x02	; 2
    544a:	61 e0       	ldi	r22, 0x01	; 1
    544c:	49 2f       	mov	r20, r25
    544e:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D6, GET_BIT(command, 6));
    5452:	8f 85       	ldd	r24, Y+15	; 0x0f
    5454:	82 95       	swap	r24
    5456:	86 95       	lsr	r24
    5458:	86 95       	lsr	r24
    545a:	83 70       	andi	r24, 0x03	; 3
    545c:	98 2f       	mov	r25, r24
    545e:	91 70       	andi	r25, 0x01	; 1
    5460:	82 e0       	ldi	r24, 0x02	; 2
    5462:	62 e0       	ldi	r22, 0x02	; 2
    5464:	49 2f       	mov	r20, r25
    5466:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D7, GET_BIT(command, 7));
    546a:	8f 85       	ldd	r24, Y+15	; 0x0f
    546c:	98 2f       	mov	r25, r24
    546e:	99 1f       	adc	r25, r25
    5470:	99 27       	eor	r25, r25
    5472:	99 1f       	adc	r25, r25
    5474:	82 e0       	ldi	r24, 0x02	; 2
    5476:	64 e0       	ldi	r22, 0x04	; 4
    5478:	49 2f       	mov	r20, r25
    547a:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_EN, Low); //EN = 0
    547e:	81 e0       	ldi	r24, 0x01	; 1
    5480:	62 e0       	ldi	r22, 0x02	; 2
    5482:	40 e0       	ldi	r20, 0x00	; 0
    5484:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
    5488:	80 e0       	ldi	r24, 0x00	; 0
    548a:	90 e0       	ldi	r25, 0x00	; 0
    548c:	a0 ea       	ldi	r26, 0xA0	; 160
    548e:	b0 e4       	ldi	r27, 0x40	; 64
    5490:	8b 87       	std	Y+11, r24	; 0x0b
    5492:	9c 87       	std	Y+12, r25	; 0x0c
    5494:	ad 87       	std	Y+13, r26	; 0x0d
    5496:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5498:	6b 85       	ldd	r22, Y+11	; 0x0b
    549a:	7c 85       	ldd	r23, Y+12	; 0x0c
    549c:	8d 85       	ldd	r24, Y+13	; 0x0d
    549e:	9e 85       	ldd	r25, Y+14	; 0x0e
    54a0:	20 e0       	ldi	r18, 0x00	; 0
    54a2:	30 e0       	ldi	r19, 0x00	; 0
    54a4:	4a e7       	ldi	r20, 0x7A	; 122
    54a6:	55 e4       	ldi	r21, 0x45	; 69
    54a8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    54ac:	dc 01       	movw	r26, r24
    54ae:	cb 01       	movw	r24, r22
    54b0:	8f 83       	std	Y+7, r24	; 0x07
    54b2:	98 87       	std	Y+8, r25	; 0x08
    54b4:	a9 87       	std	Y+9, r26	; 0x09
    54b6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    54b8:	6f 81       	ldd	r22, Y+7	; 0x07
    54ba:	78 85       	ldd	r23, Y+8	; 0x08
    54bc:	89 85       	ldd	r24, Y+9	; 0x09
    54be:	9a 85       	ldd	r25, Y+10	; 0x0a
    54c0:	20 e0       	ldi	r18, 0x00	; 0
    54c2:	30 e0       	ldi	r19, 0x00	; 0
    54c4:	40 e8       	ldi	r20, 0x80	; 128
    54c6:	5f e3       	ldi	r21, 0x3F	; 63
    54c8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    54cc:	88 23       	and	r24, r24
    54ce:	2c f4       	brge	.+10     	; 0x54da <LCD_voidSendInitCommand+0xdc>
		__ticks = 1;
    54d0:	81 e0       	ldi	r24, 0x01	; 1
    54d2:	90 e0       	ldi	r25, 0x00	; 0
    54d4:	9e 83       	std	Y+6, r25	; 0x06
    54d6:	8d 83       	std	Y+5, r24	; 0x05
    54d8:	3f c0       	rjmp	.+126    	; 0x5558 <LCD_voidSendInitCommand+0x15a>
	else if (__tmp > 65535)
    54da:	6f 81       	ldd	r22, Y+7	; 0x07
    54dc:	78 85       	ldd	r23, Y+8	; 0x08
    54de:	89 85       	ldd	r24, Y+9	; 0x09
    54e0:	9a 85       	ldd	r25, Y+10	; 0x0a
    54e2:	20 e0       	ldi	r18, 0x00	; 0
    54e4:	3f ef       	ldi	r19, 0xFF	; 255
    54e6:	4f e7       	ldi	r20, 0x7F	; 127
    54e8:	57 e4       	ldi	r21, 0x47	; 71
    54ea:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    54ee:	18 16       	cp	r1, r24
    54f0:	4c f5       	brge	.+82     	; 0x5544 <LCD_voidSendInitCommand+0x146>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    54f2:	6b 85       	ldd	r22, Y+11	; 0x0b
    54f4:	7c 85       	ldd	r23, Y+12	; 0x0c
    54f6:	8d 85       	ldd	r24, Y+13	; 0x0d
    54f8:	9e 85       	ldd	r25, Y+14	; 0x0e
    54fa:	20 e0       	ldi	r18, 0x00	; 0
    54fc:	30 e0       	ldi	r19, 0x00	; 0
    54fe:	40 e2       	ldi	r20, 0x20	; 32
    5500:	51 e4       	ldi	r21, 0x41	; 65
    5502:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5506:	dc 01       	movw	r26, r24
    5508:	cb 01       	movw	r24, r22
    550a:	bc 01       	movw	r22, r24
    550c:	cd 01       	movw	r24, r26
    550e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5512:	dc 01       	movw	r26, r24
    5514:	cb 01       	movw	r24, r22
    5516:	9e 83       	std	Y+6, r25	; 0x06
    5518:	8d 83       	std	Y+5, r24	; 0x05
    551a:	0f c0       	rjmp	.+30     	; 0x553a <LCD_voidSendInitCommand+0x13c>
    551c:	80 e9       	ldi	r24, 0x90	; 144
    551e:	91 e0       	ldi	r25, 0x01	; 1
    5520:	9c 83       	std	Y+4, r25	; 0x04
    5522:	8b 83       	std	Y+3, r24	; 0x03
    5524:	8b 81       	ldd	r24, Y+3	; 0x03
    5526:	9c 81       	ldd	r25, Y+4	; 0x04
    5528:	01 97       	sbiw	r24, 0x01	; 1
    552a:	f1 f7       	brne	.-4      	; 0x5528 <LCD_voidSendInitCommand+0x12a>
    552c:	9c 83       	std	Y+4, r25	; 0x04
    552e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5530:	8d 81       	ldd	r24, Y+5	; 0x05
    5532:	9e 81       	ldd	r25, Y+6	; 0x06
    5534:	01 97       	sbiw	r24, 0x01	; 1
    5536:	9e 83       	std	Y+6, r25	; 0x06
    5538:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    553a:	8d 81       	ldd	r24, Y+5	; 0x05
    553c:	9e 81       	ldd	r25, Y+6	; 0x06
    553e:	00 97       	sbiw	r24, 0x00	; 0
    5540:	69 f7       	brne	.-38     	; 0x551c <LCD_voidSendInitCommand+0x11e>
    5542:	14 c0       	rjmp	.+40     	; 0x556c <LCD_voidSendInitCommand+0x16e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5544:	6f 81       	ldd	r22, Y+7	; 0x07
    5546:	78 85       	ldd	r23, Y+8	; 0x08
    5548:	89 85       	ldd	r24, Y+9	; 0x09
    554a:	9a 85       	ldd	r25, Y+10	; 0x0a
    554c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5550:	dc 01       	movw	r26, r24
    5552:	cb 01       	movw	r24, r22
    5554:	9e 83       	std	Y+6, r25	; 0x06
    5556:	8d 83       	std	Y+5, r24	; 0x05
    5558:	8d 81       	ldd	r24, Y+5	; 0x05
    555a:	9e 81       	ldd	r25, Y+6	; 0x06
    555c:	9a 83       	std	Y+2, r25	; 0x02
    555e:	89 83       	std	Y+1, r24	; 0x01
    5560:	89 81       	ldd	r24, Y+1	; 0x01
    5562:	9a 81       	ldd	r25, Y+2	; 0x02
    5564:	01 97       	sbiw	r24, 0x01	; 1
    5566:	f1 f7       	brne	.-4      	; 0x5564 <LCD_voidSendInitCommand+0x166>
    5568:	9a 83       	std	Y+2, r25	; 0x02
    556a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);
}
    556c:	2f 96       	adiw	r28, 0x0f	; 15
    556e:	0f b6       	in	r0, 0x3f	; 63
    5570:	f8 94       	cli
    5572:	de bf       	out	0x3e, r29	; 62
    5574:	0f be       	out	0x3f, r0	; 63
    5576:	cd bf       	out	0x3d, r28	; 61
    5578:	cf 91       	pop	r28
    557a:	df 91       	pop	r29
    557c:	08 95       	ret

0000557e <LCD_voidWriteChar>:

void LCD_voidWriteChar(u8 data){
    557e:	df 93       	push	r29
    5580:	cf 93       	push	r28
    5582:	cd b7       	in	r28, 0x3d	; 61
    5584:	de b7       	in	r29, 0x3e	; 62
    5586:	2f 97       	sbiw	r28, 0x0f	; 15
    5588:	0f b6       	in	r0, 0x3f	; 63
    558a:	f8 94       	cli
    558c:	de bf       	out	0x3e, r29	; 62
    558e:	0f be       	out	0x3f, r0	; 63
    5590:	cd bf       	out	0x3d, r28	; 61
    5592:	8f 87       	std	Y+15, r24	; 0x0f
	DIO_voidSetPinValue(LCD_CONTROL_PORT,LCD_RS, High); //RS = 1
    5594:	81 e0       	ldi	r24, 0x01	; 1
    5596:	63 e0       	ldi	r22, 0x03	; 3
    5598:	41 e0       	ldi	r20, 0x01	; 1
    559a:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>

	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_EN, High); //EN = 1
    559e:	81 e0       	ldi	r24, 0x01	; 1
    55a0:	62 e0       	ldi	r22, 0x02	; 2
    55a2:	41 e0       	ldi	r20, 0x01	; 1
    55a4:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D0, GET_BIT(data, 0));
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D1, GET_BIT(data, 1));
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D2, GET_BIT(data, 2));
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D3, GET_BIT(data, 3));
#endif
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D4, GET_BIT(data, 4));
    55a8:	8f 85       	ldd	r24, Y+15	; 0x0f
    55aa:	82 95       	swap	r24
    55ac:	8f 70       	andi	r24, 0x0F	; 15
    55ae:	98 2f       	mov	r25, r24
    55b0:	91 70       	andi	r25, 0x01	; 1
    55b2:	82 e0       	ldi	r24, 0x02	; 2
    55b4:	60 e0       	ldi	r22, 0x00	; 0
    55b6:	49 2f       	mov	r20, r25
    55b8:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D5, GET_BIT(data, 5));
    55bc:	8f 85       	ldd	r24, Y+15	; 0x0f
    55be:	82 95       	swap	r24
    55c0:	86 95       	lsr	r24
    55c2:	87 70       	andi	r24, 0x07	; 7
    55c4:	98 2f       	mov	r25, r24
    55c6:	91 70       	andi	r25, 0x01	; 1
    55c8:	82 e0       	ldi	r24, 0x02	; 2
    55ca:	61 e0       	ldi	r22, 0x01	; 1
    55cc:	49 2f       	mov	r20, r25
    55ce:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D6, GET_BIT(data, 6));
    55d2:	8f 85       	ldd	r24, Y+15	; 0x0f
    55d4:	82 95       	swap	r24
    55d6:	86 95       	lsr	r24
    55d8:	86 95       	lsr	r24
    55da:	83 70       	andi	r24, 0x03	; 3
    55dc:	98 2f       	mov	r25, r24
    55de:	91 70       	andi	r25, 0x01	; 1
    55e0:	82 e0       	ldi	r24, 0x02	; 2
    55e2:	62 e0       	ldi	r22, 0x02	; 2
    55e4:	49 2f       	mov	r20, r25
    55e6:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D7, GET_BIT(data, 7));
    55ea:	8f 85       	ldd	r24, Y+15	; 0x0f
    55ec:	98 2f       	mov	r25, r24
    55ee:	99 1f       	adc	r25, r25
    55f0:	99 27       	eor	r25, r25
    55f2:	99 1f       	adc	r25, r25
    55f4:	82 e0       	ldi	r24, 0x02	; 2
    55f6:	64 e0       	ldi	r22, 0x04	; 4
    55f8:	49 2f       	mov	r20, r25
    55fa:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_EN, Low); //EN = 0
    55fe:	81 e0       	ldi	r24, 0x01	; 1
    5600:	62 e0       	ldi	r22, 0x02	; 2
    5602:	40 e0       	ldi	r20, 0x00	; 0
    5604:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>

#if LCD_BITS == LCD_4_BIT_MODE
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_EN, High); //EN = 1
    5608:	81 e0       	ldi	r24, 0x01	; 1
    560a:	62 e0       	ldi	r22, 0x02	; 2
    560c:	41 e0       	ldi	r20, 0x01	; 1
    560e:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D4, GET_BIT(data, 0));
    5612:	8f 85       	ldd	r24, Y+15	; 0x0f
    5614:	98 2f       	mov	r25, r24
    5616:	91 70       	andi	r25, 0x01	; 1
    5618:	82 e0       	ldi	r24, 0x02	; 2
    561a:	60 e0       	ldi	r22, 0x00	; 0
    561c:	49 2f       	mov	r20, r25
    561e:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D5, GET_BIT(data, 1));
    5622:	8f 85       	ldd	r24, Y+15	; 0x0f
    5624:	86 95       	lsr	r24
    5626:	98 2f       	mov	r25, r24
    5628:	91 70       	andi	r25, 0x01	; 1
    562a:	82 e0       	ldi	r24, 0x02	; 2
    562c:	61 e0       	ldi	r22, 0x01	; 1
    562e:	49 2f       	mov	r20, r25
    5630:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D6, GET_BIT(data, 2));
    5634:	8f 85       	ldd	r24, Y+15	; 0x0f
    5636:	86 95       	lsr	r24
    5638:	86 95       	lsr	r24
    563a:	98 2f       	mov	r25, r24
    563c:	91 70       	andi	r25, 0x01	; 1
    563e:	82 e0       	ldi	r24, 0x02	; 2
    5640:	62 e0       	ldi	r22, 0x02	; 2
    5642:	49 2f       	mov	r20, r25
    5644:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT, LCD_D7, GET_BIT(data, 3));
    5648:	8f 85       	ldd	r24, Y+15	; 0x0f
    564a:	86 95       	lsr	r24
    564c:	86 95       	lsr	r24
    564e:	86 95       	lsr	r24
    5650:	98 2f       	mov	r25, r24
    5652:	91 70       	andi	r25, 0x01	; 1
    5654:	82 e0       	ldi	r24, 0x02	; 2
    5656:	64 e0       	ldi	r22, 0x04	; 4
    5658:	49 2f       	mov	r20, r25
    565a:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_CONTROL_PORT, LCD_EN, Low); //EN = 0
    565e:	81 e0       	ldi	r24, 0x01	; 1
    5660:	62 e0       	ldi	r22, 0x02	; 2
    5662:	40 e0       	ldi	r20, 0x00	; 0
    5664:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
    5668:	80 e0       	ldi	r24, 0x00	; 0
    566a:	90 e0       	ldi	r25, 0x00	; 0
    566c:	a0 ea       	ldi	r26, 0xA0	; 160
    566e:	b0 e4       	ldi	r27, 0x40	; 64
    5670:	8b 87       	std	Y+11, r24	; 0x0b
    5672:	9c 87       	std	Y+12, r25	; 0x0c
    5674:	ad 87       	std	Y+13, r26	; 0x0d
    5676:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5678:	6b 85       	ldd	r22, Y+11	; 0x0b
    567a:	7c 85       	ldd	r23, Y+12	; 0x0c
    567c:	8d 85       	ldd	r24, Y+13	; 0x0d
    567e:	9e 85       	ldd	r25, Y+14	; 0x0e
    5680:	20 e0       	ldi	r18, 0x00	; 0
    5682:	30 e0       	ldi	r19, 0x00	; 0
    5684:	4a e7       	ldi	r20, 0x7A	; 122
    5686:	55 e4       	ldi	r21, 0x45	; 69
    5688:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    568c:	dc 01       	movw	r26, r24
    568e:	cb 01       	movw	r24, r22
    5690:	8f 83       	std	Y+7, r24	; 0x07
    5692:	98 87       	std	Y+8, r25	; 0x08
    5694:	a9 87       	std	Y+9, r26	; 0x09
    5696:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    5698:	6f 81       	ldd	r22, Y+7	; 0x07
    569a:	78 85       	ldd	r23, Y+8	; 0x08
    569c:	89 85       	ldd	r24, Y+9	; 0x09
    569e:	9a 85       	ldd	r25, Y+10	; 0x0a
    56a0:	20 e0       	ldi	r18, 0x00	; 0
    56a2:	30 e0       	ldi	r19, 0x00	; 0
    56a4:	40 e8       	ldi	r20, 0x80	; 128
    56a6:	5f e3       	ldi	r21, 0x3F	; 63
    56a8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    56ac:	88 23       	and	r24, r24
    56ae:	2c f4       	brge	.+10     	; 0x56ba <LCD_voidWriteChar+0x13c>
		__ticks = 1;
    56b0:	81 e0       	ldi	r24, 0x01	; 1
    56b2:	90 e0       	ldi	r25, 0x00	; 0
    56b4:	9e 83       	std	Y+6, r25	; 0x06
    56b6:	8d 83       	std	Y+5, r24	; 0x05
    56b8:	3f c0       	rjmp	.+126    	; 0x5738 <LCD_voidWriteChar+0x1ba>
	else if (__tmp > 65535)
    56ba:	6f 81       	ldd	r22, Y+7	; 0x07
    56bc:	78 85       	ldd	r23, Y+8	; 0x08
    56be:	89 85       	ldd	r24, Y+9	; 0x09
    56c0:	9a 85       	ldd	r25, Y+10	; 0x0a
    56c2:	20 e0       	ldi	r18, 0x00	; 0
    56c4:	3f ef       	ldi	r19, 0xFF	; 255
    56c6:	4f e7       	ldi	r20, 0x7F	; 127
    56c8:	57 e4       	ldi	r21, 0x47	; 71
    56ca:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    56ce:	18 16       	cp	r1, r24
    56d0:	4c f5       	brge	.+82     	; 0x5724 <LCD_voidWriteChar+0x1a6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    56d2:	6b 85       	ldd	r22, Y+11	; 0x0b
    56d4:	7c 85       	ldd	r23, Y+12	; 0x0c
    56d6:	8d 85       	ldd	r24, Y+13	; 0x0d
    56d8:	9e 85       	ldd	r25, Y+14	; 0x0e
    56da:	20 e0       	ldi	r18, 0x00	; 0
    56dc:	30 e0       	ldi	r19, 0x00	; 0
    56de:	40 e2       	ldi	r20, 0x20	; 32
    56e0:	51 e4       	ldi	r21, 0x41	; 65
    56e2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    56e6:	dc 01       	movw	r26, r24
    56e8:	cb 01       	movw	r24, r22
    56ea:	bc 01       	movw	r22, r24
    56ec:	cd 01       	movw	r24, r26
    56ee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    56f2:	dc 01       	movw	r26, r24
    56f4:	cb 01       	movw	r24, r22
    56f6:	9e 83       	std	Y+6, r25	; 0x06
    56f8:	8d 83       	std	Y+5, r24	; 0x05
    56fa:	0f c0       	rjmp	.+30     	; 0x571a <LCD_voidWriteChar+0x19c>
    56fc:	80 e9       	ldi	r24, 0x90	; 144
    56fe:	91 e0       	ldi	r25, 0x01	; 1
    5700:	9c 83       	std	Y+4, r25	; 0x04
    5702:	8b 83       	std	Y+3, r24	; 0x03
    5704:	8b 81       	ldd	r24, Y+3	; 0x03
    5706:	9c 81       	ldd	r25, Y+4	; 0x04
    5708:	01 97       	sbiw	r24, 0x01	; 1
    570a:	f1 f7       	brne	.-4      	; 0x5708 <LCD_voidWriteChar+0x18a>
    570c:	9c 83       	std	Y+4, r25	; 0x04
    570e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5710:	8d 81       	ldd	r24, Y+5	; 0x05
    5712:	9e 81       	ldd	r25, Y+6	; 0x06
    5714:	01 97       	sbiw	r24, 0x01	; 1
    5716:	9e 83       	std	Y+6, r25	; 0x06
    5718:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    571a:	8d 81       	ldd	r24, Y+5	; 0x05
    571c:	9e 81       	ldd	r25, Y+6	; 0x06
    571e:	00 97       	sbiw	r24, 0x00	; 0
    5720:	69 f7       	brne	.-38     	; 0x56fc <LCD_voidWriteChar+0x17e>
    5722:	14 c0       	rjmp	.+40     	; 0x574c <LCD_voidWriteChar+0x1ce>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5724:	6f 81       	ldd	r22, Y+7	; 0x07
    5726:	78 85       	ldd	r23, Y+8	; 0x08
    5728:	89 85       	ldd	r24, Y+9	; 0x09
    572a:	9a 85       	ldd	r25, Y+10	; 0x0a
    572c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5730:	dc 01       	movw	r26, r24
    5732:	cb 01       	movw	r24, r22
    5734:	9e 83       	std	Y+6, r25	; 0x06
    5736:	8d 83       	std	Y+5, r24	; 0x05
    5738:	8d 81       	ldd	r24, Y+5	; 0x05
    573a:	9e 81       	ldd	r25, Y+6	; 0x06
    573c:	9a 83       	std	Y+2, r25	; 0x02
    573e:	89 83       	std	Y+1, r24	; 0x01
    5740:	89 81       	ldd	r24, Y+1	; 0x01
    5742:	9a 81       	ldd	r25, Y+2	; 0x02
    5744:	01 97       	sbiw	r24, 0x01	; 1
    5746:	f1 f7       	brne	.-4      	; 0x5744 <LCD_voidWriteChar+0x1c6>
    5748:	9a 83       	std	Y+2, r25	; 0x02
    574a:	89 83       	std	Y+1, r24	; 0x01
#endif
	_delay_ms(5);
}
    574c:	2f 96       	adiw	r28, 0x0f	; 15
    574e:	0f b6       	in	r0, 0x3f	; 63
    5750:	f8 94       	cli
    5752:	de bf       	out	0x3e, r29	; 62
    5754:	0f be       	out	0x3f, r0	; 63
    5756:	cd bf       	out	0x3d, r28	; 61
    5758:	cf 91       	pop	r28
    575a:	df 91       	pop	r29
    575c:	08 95       	ret

0000575e <LCD_voidWriteString>:

void LCD_voidWriteString(u8* Local_Data){
    575e:	df 93       	push	r29
    5760:	cf 93       	push	r28
    5762:	00 d0       	rcall	.+0      	; 0x5764 <LCD_voidWriteString+0x6>
    5764:	0f 92       	push	r0
    5766:	cd b7       	in	r28, 0x3d	; 61
    5768:	de b7       	in	r29, 0x3e	; 62
    576a:	9b 83       	std	Y+3, r25	; 0x03
    576c:	8a 83       	std	Y+2, r24	; 0x02
	u8 index = 0;
    576e:	19 82       	std	Y+1, r1	; 0x01
    5770:	0e c0       	rjmp	.+28     	; 0x578e <LCD_voidWriteString+0x30>
	while(Local_Data[index] != '\0'){
		LCD_voidWriteChar(Local_Data[index]);
    5772:	89 81       	ldd	r24, Y+1	; 0x01
    5774:	28 2f       	mov	r18, r24
    5776:	30 e0       	ldi	r19, 0x00	; 0
    5778:	8a 81       	ldd	r24, Y+2	; 0x02
    577a:	9b 81       	ldd	r25, Y+3	; 0x03
    577c:	fc 01       	movw	r30, r24
    577e:	e2 0f       	add	r30, r18
    5780:	f3 1f       	adc	r31, r19
    5782:	80 81       	ld	r24, Z
    5784:	0e 94 bf 2a 	call	0x557e	; 0x557e <LCD_voidWriteChar>
		index++;
    5788:	89 81       	ldd	r24, Y+1	; 0x01
    578a:	8f 5f       	subi	r24, 0xFF	; 255
    578c:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);
}

void LCD_voidWriteString(u8* Local_Data){
	u8 index = 0;
	while(Local_Data[index] != '\0'){
    578e:	89 81       	ldd	r24, Y+1	; 0x01
    5790:	28 2f       	mov	r18, r24
    5792:	30 e0       	ldi	r19, 0x00	; 0
    5794:	8a 81       	ldd	r24, Y+2	; 0x02
    5796:	9b 81       	ldd	r25, Y+3	; 0x03
    5798:	fc 01       	movw	r30, r24
    579a:	e2 0f       	add	r30, r18
    579c:	f3 1f       	adc	r31, r19
    579e:	80 81       	ld	r24, Z
    57a0:	88 23       	and	r24, r24
    57a2:	39 f7       	brne	.-50     	; 0x5772 <LCD_voidWriteString+0x14>
		LCD_voidWriteChar(Local_Data[index]);
		index++;
	}
}
    57a4:	0f 90       	pop	r0
    57a6:	0f 90       	pop	r0
    57a8:	0f 90       	pop	r0
    57aa:	cf 91       	pop	r28
    57ac:	df 91       	pop	r29
    57ae:	08 95       	ret

000057b0 <IntToString>:

u8* IntToString(s32 anInteger,u8 *str){
    57b0:	0f 93       	push	r16
    57b2:	1f 93       	push	r17
    57b4:	df 93       	push	r29
    57b6:	cf 93       	push	r28
    57b8:	cd b7       	in	r28, 0x3d	; 61
    57ba:	de b7       	in	r29, 0x3e	; 62
    57bc:	2e 97       	sbiw	r28, 0x0e	; 14
    57be:	0f b6       	in	r0, 0x3f	; 63
    57c0:	f8 94       	cli
    57c2:	de bf       	out	0x3e, r29	; 62
    57c4:	0f be       	out	0x3f, r0	; 63
    57c6:	cd bf       	out	0x3d, r28	; 61
    57c8:	69 87       	std	Y+9, r22	; 0x09
    57ca:	7a 87       	std	Y+10, r23	; 0x0a
    57cc:	8b 87       	std	Y+11, r24	; 0x0b
    57ce:	9c 87       	std	Y+12, r25	; 0x0c
    57d0:	5e 87       	std	Y+14, r21	; 0x0e
    57d2:	4d 87       	std	Y+13, r20	; 0x0d
	u32 flag = 0;
    57d4:	1d 82       	std	Y+5, r1	; 0x05
    57d6:	1e 82       	std	Y+6, r1	; 0x06
    57d8:	1f 82       	std	Y+7, r1	; 0x07
    57da:	18 86       	std	Y+8, r1	; 0x08
	u32 i = INT_TO_STRING_ARR_SIZE - 1;
    57dc:	83 e1       	ldi	r24, 0x13	; 19
    57de:	90 e0       	ldi	r25, 0x00	; 0
    57e0:	a0 e0       	ldi	r26, 0x00	; 0
    57e2:	b0 e0       	ldi	r27, 0x00	; 0
    57e4:	89 83       	std	Y+1, r24	; 0x01
    57e6:	9a 83       	std	Y+2, r25	; 0x02
    57e8:	ab 83       	std	Y+3, r26	; 0x03
    57ea:	bc 83       	std	Y+4, r27	; 0x04
	str[i--] = '\0';
    57ec:	29 81       	ldd	r18, Y+1	; 0x01
    57ee:	3a 81       	ldd	r19, Y+2	; 0x02
    57f0:	8d 85       	ldd	r24, Y+13	; 0x0d
    57f2:	9e 85       	ldd	r25, Y+14	; 0x0e
    57f4:	fc 01       	movw	r30, r24
    57f6:	e2 0f       	add	r30, r18
    57f8:	f3 1f       	adc	r31, r19
    57fa:	10 82       	st	Z, r1
    57fc:	89 81       	ldd	r24, Y+1	; 0x01
    57fe:	9a 81       	ldd	r25, Y+2	; 0x02
    5800:	ab 81       	ldd	r26, Y+3	; 0x03
    5802:	bc 81       	ldd	r27, Y+4	; 0x04
    5804:	01 97       	sbiw	r24, 0x01	; 1
    5806:	a1 09       	sbc	r26, r1
    5808:	b1 09       	sbc	r27, r1
    580a:	89 83       	std	Y+1, r24	; 0x01
    580c:	9a 83       	std	Y+2, r25	; 0x02
    580e:	ab 83       	std	Y+3, r26	; 0x03
    5810:	bc 83       	std	Y+4, r27	; 0x04
	if (anInteger < 0) {
    5812:	89 85       	ldd	r24, Y+9	; 0x09
    5814:	9a 85       	ldd	r25, Y+10	; 0x0a
    5816:	ab 85       	ldd	r26, Y+11	; 0x0b
    5818:	bc 85       	ldd	r27, Y+12	; 0x0c
    581a:	bb 23       	and	r27, r27
    581c:	0c f0       	brlt	.+2      	; 0x5820 <IntToString+0x70>
    581e:	4d c0       	rjmp	.+154    	; 0x58ba <IntToString+0x10a>
		flag = 1;
    5820:	81 e0       	ldi	r24, 0x01	; 1
    5822:	90 e0       	ldi	r25, 0x00	; 0
    5824:	a0 e0       	ldi	r26, 0x00	; 0
    5826:	b0 e0       	ldi	r27, 0x00	; 0
    5828:	8d 83       	std	Y+5, r24	; 0x05
    582a:	9e 83       	std	Y+6, r25	; 0x06
    582c:	af 83       	std	Y+7, r26	; 0x07
    582e:	b8 87       	std	Y+8, r27	; 0x08
		anInteger = -anInteger;
    5830:	89 85       	ldd	r24, Y+9	; 0x09
    5832:	9a 85       	ldd	r25, Y+10	; 0x0a
    5834:	ab 85       	ldd	r26, Y+11	; 0x0b
    5836:	bc 85       	ldd	r27, Y+12	; 0x0c
    5838:	b0 95       	com	r27
    583a:	a0 95       	com	r26
    583c:	90 95       	com	r25
    583e:	81 95       	neg	r24
    5840:	9f 4f       	sbci	r25, 0xFF	; 255
    5842:	af 4f       	sbci	r26, 0xFF	; 255
    5844:	bf 4f       	sbci	r27, 0xFF	; 255
    5846:	89 87       	std	Y+9, r24	; 0x09
    5848:	9a 87       	std	Y+10, r25	; 0x0a
    584a:	ab 87       	std	Y+11, r26	; 0x0b
    584c:	bc 87       	std	Y+12, r27	; 0x0c
    584e:	35 c0       	rjmp	.+106    	; 0x58ba <IntToString+0x10a>
	}
	while (anInteger != 0) {
		str[i--] = (anInteger % 10) + '0';
    5850:	29 81       	ldd	r18, Y+1	; 0x01
    5852:	3a 81       	ldd	r19, Y+2	; 0x02
    5854:	8d 85       	ldd	r24, Y+13	; 0x0d
    5856:	9e 85       	ldd	r25, Y+14	; 0x0e
    5858:	8c 01       	movw	r16, r24
    585a:	02 0f       	add	r16, r18
    585c:	13 1f       	adc	r17, r19
    585e:	89 85       	ldd	r24, Y+9	; 0x09
    5860:	9a 85       	ldd	r25, Y+10	; 0x0a
    5862:	ab 85       	ldd	r26, Y+11	; 0x0b
    5864:	bc 85       	ldd	r27, Y+12	; 0x0c
    5866:	2a e0       	ldi	r18, 0x0A	; 10
    5868:	30 e0       	ldi	r19, 0x00	; 0
    586a:	40 e0       	ldi	r20, 0x00	; 0
    586c:	50 e0       	ldi	r21, 0x00	; 0
    586e:	bc 01       	movw	r22, r24
    5870:	cd 01       	movw	r24, r26
    5872:	0e 94 7b 30 	call	0x60f6	; 0x60f6 <__divmodsi4>
    5876:	dc 01       	movw	r26, r24
    5878:	cb 01       	movw	r24, r22
    587a:	80 5d       	subi	r24, 0xD0	; 208
    587c:	f8 01       	movw	r30, r16
    587e:	80 83       	st	Z, r24
    5880:	89 81       	ldd	r24, Y+1	; 0x01
    5882:	9a 81       	ldd	r25, Y+2	; 0x02
    5884:	ab 81       	ldd	r26, Y+3	; 0x03
    5886:	bc 81       	ldd	r27, Y+4	; 0x04
    5888:	01 97       	sbiw	r24, 0x01	; 1
    588a:	a1 09       	sbc	r26, r1
    588c:	b1 09       	sbc	r27, r1
    588e:	89 83       	std	Y+1, r24	; 0x01
    5890:	9a 83       	std	Y+2, r25	; 0x02
    5892:	ab 83       	std	Y+3, r26	; 0x03
    5894:	bc 83       	std	Y+4, r27	; 0x04
		anInteger /= 10;
    5896:	89 85       	ldd	r24, Y+9	; 0x09
    5898:	9a 85       	ldd	r25, Y+10	; 0x0a
    589a:	ab 85       	ldd	r26, Y+11	; 0x0b
    589c:	bc 85       	ldd	r27, Y+12	; 0x0c
    589e:	2a e0       	ldi	r18, 0x0A	; 10
    58a0:	30 e0       	ldi	r19, 0x00	; 0
    58a2:	40 e0       	ldi	r20, 0x00	; 0
    58a4:	50 e0       	ldi	r21, 0x00	; 0
    58a6:	bc 01       	movw	r22, r24
    58a8:	cd 01       	movw	r24, r26
    58aa:	0e 94 7b 30 	call	0x60f6	; 0x60f6 <__divmodsi4>
    58ae:	da 01       	movw	r26, r20
    58b0:	c9 01       	movw	r24, r18
    58b2:	89 87       	std	Y+9, r24	; 0x09
    58b4:	9a 87       	std	Y+10, r25	; 0x0a
    58b6:	ab 87       	std	Y+11, r26	; 0x0b
    58b8:	bc 87       	std	Y+12, r27	; 0x0c
	str[i--] = '\0';
	if (anInteger < 0) {
		flag = 1;
		anInteger = -anInteger;
	}
	while (anInteger != 0) {
    58ba:	89 85       	ldd	r24, Y+9	; 0x09
    58bc:	9a 85       	ldd	r25, Y+10	; 0x0a
    58be:	ab 85       	ldd	r26, Y+11	; 0x0b
    58c0:	bc 85       	ldd	r27, Y+12	; 0x0c
    58c2:	00 97       	sbiw	r24, 0x00	; 0
    58c4:	a1 05       	cpc	r26, r1
    58c6:	b1 05       	cpc	r27, r1
    58c8:	19 f6       	brne	.-122    	; 0x5850 <IntToString+0xa0>
		str[i--] = (anInteger % 10) + '0';
		anInteger /= 10;
	}
	if (flag){
    58ca:	8d 81       	ldd	r24, Y+5	; 0x05
    58cc:	9e 81       	ldd	r25, Y+6	; 0x06
    58ce:	af 81       	ldd	r26, Y+7	; 0x07
    58d0:	b8 85       	ldd	r27, Y+8	; 0x08
    58d2:	00 97       	sbiw	r24, 0x00	; 0
    58d4:	a1 05       	cpc	r26, r1
    58d6:	b1 05       	cpc	r27, r1
    58d8:	a1 f0       	breq	.+40     	; 0x5902 <IntToString+0x152>
		str[i--] = '-';
    58da:	29 81       	ldd	r18, Y+1	; 0x01
    58dc:	3a 81       	ldd	r19, Y+2	; 0x02
    58de:	8d 85       	ldd	r24, Y+13	; 0x0d
    58e0:	9e 85       	ldd	r25, Y+14	; 0x0e
    58e2:	fc 01       	movw	r30, r24
    58e4:	e2 0f       	add	r30, r18
    58e6:	f3 1f       	adc	r31, r19
    58e8:	8d e2       	ldi	r24, 0x2D	; 45
    58ea:	80 83       	st	Z, r24
    58ec:	89 81       	ldd	r24, Y+1	; 0x01
    58ee:	9a 81       	ldd	r25, Y+2	; 0x02
    58f0:	ab 81       	ldd	r26, Y+3	; 0x03
    58f2:	bc 81       	ldd	r27, Y+4	; 0x04
    58f4:	01 97       	sbiw	r24, 0x01	; 1
    58f6:	a1 09       	sbc	r26, r1
    58f8:	b1 09       	sbc	r27, r1
    58fa:	89 83       	std	Y+1, r24	; 0x01
    58fc:	9a 83       	std	Y+2, r25	; 0x02
    58fe:	ab 83       	std	Y+3, r26	; 0x03
    5900:	bc 83       	std	Y+4, r27	; 0x04
	}
	i++;
    5902:	89 81       	ldd	r24, Y+1	; 0x01
    5904:	9a 81       	ldd	r25, Y+2	; 0x02
    5906:	ab 81       	ldd	r26, Y+3	; 0x03
    5908:	bc 81       	ldd	r27, Y+4	; 0x04
    590a:	01 96       	adiw	r24, 0x01	; 1
    590c:	a1 1d       	adc	r26, r1
    590e:	b1 1d       	adc	r27, r1
    5910:	89 83       	std	Y+1, r24	; 0x01
    5912:	9a 83       	std	Y+2, r25	; 0x02
    5914:	ab 83       	std	Y+3, r26	; 0x03
    5916:	bc 83       	std	Y+4, r27	; 0x04
	return str + i;
    5918:	29 81       	ldd	r18, Y+1	; 0x01
    591a:	3a 81       	ldd	r19, Y+2	; 0x02
    591c:	8d 85       	ldd	r24, Y+13	; 0x0d
    591e:	9e 85       	ldd	r25, Y+14	; 0x0e
    5920:	82 0f       	add	r24, r18
    5922:	93 1f       	adc	r25, r19

}
    5924:	2e 96       	adiw	r28, 0x0e	; 14
    5926:	0f b6       	in	r0, 0x3f	; 63
    5928:	f8 94       	cli
    592a:	de bf       	out	0x3e, r29	; 62
    592c:	0f be       	out	0x3f, r0	; 63
    592e:	cd bf       	out	0x3d, r28	; 61
    5930:	cf 91       	pop	r28
    5932:	df 91       	pop	r29
    5934:	1f 91       	pop	r17
    5936:	0f 91       	pop	r16
    5938:	08 95       	ret

0000593a <LCD_voidWriteIntData>:

void LCD_voidWriteIntData(s32 Data){
    593a:	df 93       	push	r29
    593c:	cf 93       	push	r28
    593e:	cd b7       	in	r28, 0x3d	; 61
    5940:	de b7       	in	r29, 0x3e	; 62
    5942:	6a 97       	sbiw	r28, 0x1a	; 26
    5944:	0f b6       	in	r0, 0x3f	; 63
    5946:	f8 94       	cli
    5948:	de bf       	out	0x3e, r29	; 62
    594a:	0f be       	out	0x3f, r0	; 63
    594c:	cd bf       	out	0x3d, r28	; 61
    594e:	6f 8b       	std	Y+23, r22	; 0x17
    5950:	78 8f       	std	Y+24, r23	; 0x18
    5952:	89 8f       	std	Y+25, r24	; 0x19
    5954:	9a 8f       	std	Y+26, r25	; 0x1a
	if(Data){
    5956:	8f 89       	ldd	r24, Y+23	; 0x17
    5958:	98 8d       	ldd	r25, Y+24	; 0x18
    595a:	a9 8d       	ldd	r26, Y+25	; 0x19
    595c:	ba 8d       	ldd	r27, Y+26	; 0x1a
    595e:	00 97       	sbiw	r24, 0x00	; 0
    5960:	a1 05       	cpc	r26, r1
    5962:	b1 05       	cpc	r27, r1
    5964:	99 f0       	breq	.+38     	; 0x598c <LCD_voidWriteIntData+0x52>
		u8 arr[INT_TO_STRING_ARR_SIZE];
		u8 *str = IntToString(Data,arr);
    5966:	8f 89       	ldd	r24, Y+23	; 0x17
    5968:	98 8d       	ldd	r25, Y+24	; 0x18
    596a:	a9 8d       	ldd	r26, Y+25	; 0x19
    596c:	ba 8d       	ldd	r27, Y+26	; 0x1a
    596e:	9e 01       	movw	r18, r28
    5970:	2d 5f       	subi	r18, 0xFD	; 253
    5972:	3f 4f       	sbci	r19, 0xFF	; 255
    5974:	bc 01       	movw	r22, r24
    5976:	cd 01       	movw	r24, r26
    5978:	a9 01       	movw	r20, r18
    597a:	0e 94 d8 2b 	call	0x57b0	; 0x57b0 <IntToString>
    597e:	9a 83       	std	Y+2, r25	; 0x02
    5980:	89 83       	std	Y+1, r24	; 0x01
		LCD_voidWriteString(str);
    5982:	89 81       	ldd	r24, Y+1	; 0x01
    5984:	9a 81       	ldd	r25, Y+2	; 0x02
    5986:	0e 94 af 2b 	call	0x575e	; 0x575e <LCD_voidWriteString>
    598a:	03 c0       	rjmp	.+6      	; 0x5992 <LCD_voidWriteIntData+0x58>
	}
	else{
		LCD_voidWriteChar('0');
    598c:	80 e3       	ldi	r24, 0x30	; 48
    598e:	0e 94 bf 2a 	call	0x557e	; 0x557e <LCD_voidWriteChar>
	}
}
    5992:	6a 96       	adiw	r28, 0x1a	; 26
    5994:	0f b6       	in	r0, 0x3f	; 63
    5996:	f8 94       	cli
    5998:	de bf       	out	0x3e, r29	; 62
    599a:	0f be       	out	0x3f, r0	; 63
    599c:	cd bf       	out	0x3d, r28	; 61
    599e:	cf 91       	pop	r28
    59a0:	df 91       	pop	r29
    59a2:	08 95       	ret

000059a4 <LCD_voidWriteFloatData>:

void LCD_voidWriteFloatData(f32 Data){
    59a4:	df 93       	push	r29
    59a6:	cf 93       	push	r28
    59a8:	cd b7       	in	r28, 0x3d	; 61
    59aa:	de b7       	in	r29, 0x3e	; 62
    59ac:	a6 97       	sbiw	r28, 0x26	; 38
    59ae:	0f b6       	in	r0, 0x3f	; 63
    59b0:	f8 94       	cli
    59b2:	de bf       	out	0x3e, r29	; 62
    59b4:	0f be       	out	0x3f, r0	; 63
    59b6:	cd bf       	out	0x3d, r28	; 61
    59b8:	6b a3       	std	Y+35, r22	; 0x23
    59ba:	7c a3       	std	Y+36, r23	; 0x24
    59bc:	8d a3       	std	Y+37, r24	; 0x25
    59be:	9e a3       	std	Y+38, r25	; 0x26
	u8 arr[INT_TO_STRING_ARR_SIZE];
	s32 number = (s32) (Data * 100);
    59c0:	6b a1       	ldd	r22, Y+35	; 0x23
    59c2:	7c a1       	ldd	r23, Y+36	; 0x24
    59c4:	8d a1       	ldd	r24, Y+37	; 0x25
    59c6:	9e a1       	ldd	r25, Y+38	; 0x26
    59c8:	20 e0       	ldi	r18, 0x00	; 0
    59ca:	30 e0       	ldi	r19, 0x00	; 0
    59cc:	48 ec       	ldi	r20, 0xC8	; 200
    59ce:	52 e4       	ldi	r21, 0x42	; 66
    59d0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    59d4:	dc 01       	movw	r26, r24
    59d6:	cb 01       	movw	r24, r22
    59d8:	bc 01       	movw	r22, r24
    59da:	cd 01       	movw	r24, r26
    59dc:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
    59e0:	dc 01       	movw	r26, r24
    59e2:	cb 01       	movw	r24, r22
    59e4:	8b 87       	std	Y+11, r24	; 0x0b
    59e6:	9c 87       	std	Y+12, r25	; 0x0c
    59e8:	ad 87       	std	Y+13, r26	; 0x0d
    59ea:	be 87       	std	Y+14, r27	; 0x0e
	u8 *str = IntToString(number,arr);
    59ec:	8b 85       	ldd	r24, Y+11	; 0x0b
    59ee:	9c 85       	ldd	r25, Y+12	; 0x0c
    59f0:	ad 85       	ldd	r26, Y+13	; 0x0d
    59f2:	be 85       	ldd	r27, Y+14	; 0x0e
    59f4:	9e 01       	movw	r18, r28
    59f6:	21 5f       	subi	r18, 0xF1	; 241
    59f8:	3f 4f       	sbci	r19, 0xFF	; 255
    59fa:	bc 01       	movw	r22, r24
    59fc:	cd 01       	movw	r24, r26
    59fe:	a9 01       	movw	r20, r18
    5a00:	0e 94 d8 2b 	call	0x57b0	; 0x57b0 <IntToString>
    5a04:	9a 87       	std	Y+10, r25	; 0x0a
    5a06:	89 87       	std	Y+9, r24	; 0x09
	u32 counter=0;
    5a08:	1d 82       	std	Y+5, r1	; 0x05
    5a0a:	1e 82       	std	Y+6, r1	; 0x06
    5a0c:	1f 82       	std	Y+7, r1	; 0x07
    5a0e:	18 86       	std	Y+8, r1	; 0x08
	u32 counter2=0;
    5a10:	19 82       	std	Y+1, r1	; 0x01
    5a12:	1a 82       	std	Y+2, r1	; 0x02
    5a14:	1b 82       	std	Y+3, r1	; 0x03
    5a16:	1c 82       	std	Y+4, r1	; 0x04
    5a18:	0b c0       	rjmp	.+22     	; 0x5a30 <LCD_voidWriteFloatData+0x8c>
	while(str[counter] != '\0'){
		counter++;
    5a1a:	8d 81       	ldd	r24, Y+5	; 0x05
    5a1c:	9e 81       	ldd	r25, Y+6	; 0x06
    5a1e:	af 81       	ldd	r26, Y+7	; 0x07
    5a20:	b8 85       	ldd	r27, Y+8	; 0x08
    5a22:	01 96       	adiw	r24, 0x01	; 1
    5a24:	a1 1d       	adc	r26, r1
    5a26:	b1 1d       	adc	r27, r1
    5a28:	8d 83       	std	Y+5, r24	; 0x05
    5a2a:	9e 83       	std	Y+6, r25	; 0x06
    5a2c:	af 83       	std	Y+7, r26	; 0x07
    5a2e:	b8 87       	std	Y+8, r27	; 0x08
	u8 arr[INT_TO_STRING_ARR_SIZE];
	s32 number = (s32) (Data * 100);
	u8 *str = IntToString(number,arr);
	u32 counter=0;
	u32 counter2=0;
	while(str[counter] != '\0'){
    5a30:	2d 81       	ldd	r18, Y+5	; 0x05
    5a32:	3e 81       	ldd	r19, Y+6	; 0x06
    5a34:	89 85       	ldd	r24, Y+9	; 0x09
    5a36:	9a 85       	ldd	r25, Y+10	; 0x0a
    5a38:	fc 01       	movw	r30, r24
    5a3a:	e2 0f       	add	r30, r18
    5a3c:	f3 1f       	adc	r31, r19
    5a3e:	80 81       	ld	r24, Z
    5a40:	88 23       	and	r24, r24
    5a42:	59 f7       	brne	.-42     	; 0x5a1a <LCD_voidWriteFloatData+0x76>
		counter++;
	}
	counter -= 2;
    5a44:	8d 81       	ldd	r24, Y+5	; 0x05
    5a46:	9e 81       	ldd	r25, Y+6	; 0x06
    5a48:	af 81       	ldd	r26, Y+7	; 0x07
    5a4a:	b8 85       	ldd	r27, Y+8	; 0x08
    5a4c:	02 97       	sbiw	r24, 0x02	; 2
    5a4e:	a1 09       	sbc	r26, r1
    5a50:	b1 09       	sbc	r27, r1
    5a52:	8d 83       	std	Y+5, r24	; 0x05
    5a54:	9e 83       	std	Y+6, r25	; 0x06
    5a56:	af 83       	std	Y+7, r26	; 0x07
    5a58:	b8 87       	std	Y+8, r27	; 0x08
	if(!counter){
    5a5a:	8d 81       	ldd	r24, Y+5	; 0x05
    5a5c:	9e 81       	ldd	r25, Y+6	; 0x06
    5a5e:	af 81       	ldd	r26, Y+7	; 0x07
    5a60:	b8 85       	ldd	r27, Y+8	; 0x08
    5a62:	00 97       	sbiw	r24, 0x00	; 0
    5a64:	a1 05       	cpc	r26, r1
    5a66:	b1 05       	cpc	r27, r1
    5a68:	49 f5       	brne	.+82     	; 0x5abc <LCD_voidWriteFloatData+0x118>
		LCD_voidWriteChar('0');
    5a6a:	80 e3       	ldi	r24, 0x30	; 48
    5a6c:	0e 94 bf 2a 	call	0x557e	; 0x557e <LCD_voidWriteChar>
    5a70:	25 c0       	rjmp	.+74     	; 0x5abc <LCD_voidWriteFloatData+0x118>
	}
	while(str[counter2] != '\0'){
		if(counter2 == counter){
    5a72:	29 81       	ldd	r18, Y+1	; 0x01
    5a74:	3a 81       	ldd	r19, Y+2	; 0x02
    5a76:	4b 81       	ldd	r20, Y+3	; 0x03
    5a78:	5c 81       	ldd	r21, Y+4	; 0x04
    5a7a:	8d 81       	ldd	r24, Y+5	; 0x05
    5a7c:	9e 81       	ldd	r25, Y+6	; 0x06
    5a7e:	af 81       	ldd	r26, Y+7	; 0x07
    5a80:	b8 85       	ldd	r27, Y+8	; 0x08
    5a82:	28 17       	cp	r18, r24
    5a84:	39 07       	cpc	r19, r25
    5a86:	4a 07       	cpc	r20, r26
    5a88:	5b 07       	cpc	r21, r27
    5a8a:	19 f4       	brne	.+6      	; 0x5a92 <LCD_voidWriteFloatData+0xee>
			LCD_voidWriteChar('.');
    5a8c:	8e e2       	ldi	r24, 0x2E	; 46
    5a8e:	0e 94 bf 2a 	call	0x557e	; 0x557e <LCD_voidWriteChar>
		}
		LCD_voidWriteChar(str[counter2]);
    5a92:	29 81       	ldd	r18, Y+1	; 0x01
    5a94:	3a 81       	ldd	r19, Y+2	; 0x02
    5a96:	89 85       	ldd	r24, Y+9	; 0x09
    5a98:	9a 85       	ldd	r25, Y+10	; 0x0a
    5a9a:	fc 01       	movw	r30, r24
    5a9c:	e2 0f       	add	r30, r18
    5a9e:	f3 1f       	adc	r31, r19
    5aa0:	80 81       	ld	r24, Z
    5aa2:	0e 94 bf 2a 	call	0x557e	; 0x557e <LCD_voidWriteChar>
		counter2++;
    5aa6:	89 81       	ldd	r24, Y+1	; 0x01
    5aa8:	9a 81       	ldd	r25, Y+2	; 0x02
    5aaa:	ab 81       	ldd	r26, Y+3	; 0x03
    5aac:	bc 81       	ldd	r27, Y+4	; 0x04
    5aae:	01 96       	adiw	r24, 0x01	; 1
    5ab0:	a1 1d       	adc	r26, r1
    5ab2:	b1 1d       	adc	r27, r1
    5ab4:	89 83       	std	Y+1, r24	; 0x01
    5ab6:	9a 83       	std	Y+2, r25	; 0x02
    5ab8:	ab 83       	std	Y+3, r26	; 0x03
    5aba:	bc 83       	std	Y+4, r27	; 0x04
	}
	counter -= 2;
	if(!counter){
		LCD_voidWriteChar('0');
	}
	while(str[counter2] != '\0'){
    5abc:	29 81       	ldd	r18, Y+1	; 0x01
    5abe:	3a 81       	ldd	r19, Y+2	; 0x02
    5ac0:	89 85       	ldd	r24, Y+9	; 0x09
    5ac2:	9a 85       	ldd	r25, Y+10	; 0x0a
    5ac4:	fc 01       	movw	r30, r24
    5ac6:	e2 0f       	add	r30, r18
    5ac8:	f3 1f       	adc	r31, r19
    5aca:	80 81       	ld	r24, Z
    5acc:	88 23       	and	r24, r24
    5ace:	89 f6       	brne	.-94     	; 0x5a72 <LCD_voidWriteFloatData+0xce>
			LCD_voidWriteChar('.');
		}
		LCD_voidWriteChar(str[counter2]);
		counter2++;
	}
}
    5ad0:	a6 96       	adiw	r28, 0x26	; 38
    5ad2:	0f b6       	in	r0, 0x3f	; 63
    5ad4:	f8 94       	cli
    5ad6:	de bf       	out	0x3e, r29	; 62
    5ad8:	0f be       	out	0x3f, r0	; 63
    5ada:	cd bf       	out	0x3d, r28	; 61
    5adc:	cf 91       	pop	r28
    5ade:	df 91       	pop	r29
    5ae0:	08 95       	ret

00005ae2 <LCD_voidGoToPosition>:

void LCD_voidGoToPosition(u8 X_Position, u8 Y_Position){
    5ae2:	df 93       	push	r29
    5ae4:	cf 93       	push	r28
    5ae6:	00 d0       	rcall	.+0      	; 0x5ae8 <LCD_voidGoToPosition+0x6>
    5ae8:	0f 92       	push	r0
    5aea:	cd b7       	in	r28, 0x3d	; 61
    5aec:	de b7       	in	r29, 0x3e	; 62
    5aee:	8a 83       	std	Y+2, r24	; 0x02
    5af0:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_Address = FIRST_LINE_ADDRESS;
    5af2:	80 e8       	ldi	r24, 0x80	; 128
    5af4:	89 83       	std	Y+1, r24	; 0x01

	if(X_Position == 0){
    5af6:	8a 81       	ldd	r24, Y+2	; 0x02
    5af8:	88 23       	and	r24, r24
    5afa:	21 f4       	brne	.+8      	; 0x5b04 <LCD_voidGoToPosition+0x22>
		Local_Address = FIRST_LINE_ADDRESS + Y_Position;
    5afc:	8b 81       	ldd	r24, Y+3	; 0x03
    5afe:	80 58       	subi	r24, 0x80	; 128
    5b00:	89 83       	std	Y+1, r24	; 0x01
    5b02:	14 c0       	rjmp	.+40     	; 0x5b2c <LCD_voidGoToPosition+0x4a>
	}
	else if(X_Position == 1){
    5b04:	8a 81       	ldd	r24, Y+2	; 0x02
    5b06:	81 30       	cpi	r24, 0x01	; 1
    5b08:	21 f4       	brne	.+8      	; 0x5b12 <LCD_voidGoToPosition+0x30>
		Local_Address = SECOND_LINE_ADDRESS + Y_Position;
    5b0a:	8b 81       	ldd	r24, Y+3	; 0x03
    5b0c:	80 54       	subi	r24, 0x40	; 64
    5b0e:	89 83       	std	Y+1, r24	; 0x01
    5b10:	0d c0       	rjmp	.+26     	; 0x5b2c <LCD_voidGoToPosition+0x4a>
	}
	else if(X_Position == 2){
    5b12:	8a 81       	ldd	r24, Y+2	; 0x02
    5b14:	82 30       	cpi	r24, 0x02	; 2
    5b16:	21 f4       	brne	.+8      	; 0x5b20 <LCD_voidGoToPosition+0x3e>
		Local_Address = THIRD_LINE_ADDRESS + Y_Position;
    5b18:	8b 81       	ldd	r24, Y+3	; 0x03
    5b1a:	8c 56       	subi	r24, 0x6C	; 108
    5b1c:	89 83       	std	Y+1, r24	; 0x01
    5b1e:	06 c0       	rjmp	.+12     	; 0x5b2c <LCD_voidGoToPosition+0x4a>
	}
	else if(X_Position == 3){
    5b20:	8a 81       	ldd	r24, Y+2	; 0x02
    5b22:	83 30       	cpi	r24, 0x03	; 3
    5b24:	19 f4       	brne	.+6      	; 0x5b2c <LCD_voidGoToPosition+0x4a>
		Local_Address = FOURTH_LINE_ADDRESS + Y_Position;
    5b26:	8b 81       	ldd	r24, Y+3	; 0x03
    5b28:	8c 52       	subi	r24, 0x2C	; 44
    5b2a:	89 83       	std	Y+1, r24	; 0x01
	}

	SET_BIT(Local_Address,7); /*You can also just OR / add with 0x80 (128) to set the the MSB*/
    5b2c:	89 81       	ldd	r24, Y+1	; 0x01
    5b2e:	80 68       	ori	r24, 0x80	; 128
    5b30:	89 83       	std	Y+1, r24	; 0x01
	LCD_voidSendCommand(Local_Address);
    5b32:	89 81       	ldd	r24, Y+1	; 0x01
    5b34:	0e 94 0f 29 	call	0x521e	; 0x521e <LCD_voidSendCommand>
}
    5b38:	0f 90       	pop	r0
    5b3a:	0f 90       	pop	r0
    5b3c:	0f 90       	pop	r0
    5b3e:	cf 91       	pop	r28
    5b40:	df 91       	pop	r29
    5b42:	08 95       	ret

00005b44 <LCD_voidClearPosition>:

void LCD_voidClearPosition(u8 X_Position, u8 Y_Position){
    5b44:	df 93       	push	r29
    5b46:	cf 93       	push	r28
    5b48:	00 d0       	rcall	.+0      	; 0x5b4a <LCD_voidClearPosition+0x6>
    5b4a:	cd b7       	in	r28, 0x3d	; 61
    5b4c:	de b7       	in	r29, 0x3e	; 62
    5b4e:	89 83       	std	Y+1, r24	; 0x01
    5b50:	6a 83       	std	Y+2, r22	; 0x02
	LCD_voidGoToPosition(X_Position, Y_Position);
    5b52:	89 81       	ldd	r24, Y+1	; 0x01
    5b54:	6a 81       	ldd	r22, Y+2	; 0x02
    5b56:	0e 94 71 2d 	call	0x5ae2	; 0x5ae2 <LCD_voidGoToPosition>
	LCD_voidWriteChar(' ');
    5b5a:	80 e2       	ldi	r24, 0x20	; 32
    5b5c:	0e 94 bf 2a 	call	0x557e	; 0x557e <LCD_voidWriteChar>
}
    5b60:	0f 90       	pop	r0
    5b62:	0f 90       	pop	r0
    5b64:	cf 91       	pop	r28
    5b66:	df 91       	pop	r29
    5b68:	08 95       	ret

00005b6a <LCD_voidClearLine>:

void LCD_voidClearLine(u8 X_Position){
    5b6a:	df 93       	push	r29
    5b6c:	cf 93       	push	r28
    5b6e:	00 d0       	rcall	.+0      	; 0x5b70 <LCD_voidClearLine+0x6>
    5b70:	cd b7       	in	r28, 0x3d	; 61
    5b72:	de b7       	in	r29, 0x3e	; 62
    5b74:	8a 83       	std	Y+2, r24	; 0x02
	u8 Y_Position = 0;
    5b76:	19 82       	std	Y+1, r1	; 0x01
    5b78:	07 c0       	rjmp	.+14     	; 0x5b88 <LCD_voidClearLine+0x1e>
	while(Y_Position <20){
		LCD_voidClearPosition(X_Position,Y_Position);
    5b7a:	8a 81       	ldd	r24, Y+2	; 0x02
    5b7c:	69 81       	ldd	r22, Y+1	; 0x01
    5b7e:	0e 94 a2 2d 	call	0x5b44	; 0x5b44 <LCD_voidClearPosition>
		Y_Position++;
    5b82:	89 81       	ldd	r24, Y+1	; 0x01
    5b84:	8f 5f       	subi	r24, 0xFF	; 255
    5b86:	89 83       	std	Y+1, r24	; 0x01
	LCD_voidWriteChar(' ');
}

void LCD_voidClearLine(u8 X_Position){
	u8 Y_Position = 0;
	while(Y_Position <20){
    5b88:	89 81       	ldd	r24, Y+1	; 0x01
    5b8a:	84 31       	cpi	r24, 0x14	; 20
    5b8c:	b0 f3       	brcs	.-20     	; 0x5b7a <LCD_voidClearLine+0x10>
		LCD_voidClearPosition(X_Position,Y_Position);
		Y_Position++;
	}
}
    5b8e:	0f 90       	pop	r0
    5b90:	0f 90       	pop	r0
    5b92:	cf 91       	pop	r28
    5b94:	df 91       	pop	r29
    5b96:	08 95       	ret

00005b98 <LCD_voidDisplaySpecialChar>:

void LCD_voidDisplaySpecialChar(u8 *char_ptr,u8 CGRam_index,u8 row,u8 column){
    5b98:	df 93       	push	r29
    5b9a:	cf 93       	push	r28
    5b9c:	cd b7       	in	r28, 0x3d	; 61
    5b9e:	de b7       	in	r29, 0x3e	; 62
    5ba0:	27 97       	sbiw	r28, 0x07	; 7
    5ba2:	0f b6       	in	r0, 0x3f	; 63
    5ba4:	f8 94       	cli
    5ba6:	de bf       	out	0x3e, r29	; 62
    5ba8:	0f be       	out	0x3f, r0	; 63
    5baa:	cd bf       	out	0x3d, r28	; 61
    5bac:	9c 83       	std	Y+4, r25	; 0x04
    5bae:	8b 83       	std	Y+3, r24	; 0x03
    5bb0:	6d 83       	std	Y+5, r22	; 0x05
    5bb2:	4e 83       	std	Y+6, r20	; 0x06
    5bb4:	2f 83       	std	Y+7, r18	; 0x07
	LCD_voidGoToPosition(row,column);
    5bb6:	8e 81       	ldd	r24, Y+6	; 0x06
    5bb8:	6f 81       	ldd	r22, Y+7	; 0x07
    5bba:	0e 94 71 2d 	call	0x5ae2	; 0x5ae2 <LCD_voidGoToPosition>
	LCD_voidWriteChar(CGRam_index);
    5bbe:	8d 81       	ldd	r24, Y+5	; 0x05
    5bc0:	0e 94 bf 2a 	call	0x557e	; 0x557e <LCD_voidWriteChar>
	u8 address = 0;
    5bc4:	1a 82       	std	Y+2, r1	; 0x02
	u8 index = 0;
    5bc6:	19 82       	std	Y+1, r1	; 0x01
	if(CGRam_index < 8){
    5bc8:	8d 81       	ldd	r24, Y+5	; 0x05
    5bca:	88 30       	cpi	r24, 0x08	; 8
    5bcc:	30 f5       	brcc	.+76     	; 0x5c1a <LCD_voidDisplaySpecialChar+0x82>
		address = CGRam_index * 8;
    5bce:	8d 81       	ldd	r24, Y+5	; 0x05
    5bd0:	88 2f       	mov	r24, r24
    5bd2:	90 e0       	ldi	r25, 0x00	; 0
    5bd4:	88 0f       	add	r24, r24
    5bd6:	99 1f       	adc	r25, r25
    5bd8:	88 0f       	add	r24, r24
    5bda:	99 1f       	adc	r25, r25
    5bdc:	88 0f       	add	r24, r24
    5bde:	99 1f       	adc	r25, r25
    5be0:	8a 83       	std	Y+2, r24	; 0x02
		SET_BIT(address,6);
    5be2:	8a 81       	ldd	r24, Y+2	; 0x02
    5be4:	80 64       	ori	r24, 0x40	; 64
    5be6:	8a 83       	std	Y+2, r24	; 0x02
		CLR_BIT(address,7);
    5be8:	8a 81       	ldd	r24, Y+2	; 0x02
    5bea:	8f 77       	andi	r24, 0x7F	; 127
    5bec:	8a 83       	std	Y+2, r24	; 0x02
		LCD_voidSendCommand(address);
    5bee:	8a 81       	ldd	r24, Y+2	; 0x02
    5bf0:	0e 94 0f 29 	call	0x521e	; 0x521e <LCD_voidSendCommand>
		for(index = 0; index < 8; index++){
    5bf4:	19 82       	std	Y+1, r1	; 0x01
    5bf6:	0e c0       	rjmp	.+28     	; 0x5c14 <LCD_voidDisplaySpecialChar+0x7c>
			LCD_voidWriteChar(char_ptr[index]);
    5bf8:	89 81       	ldd	r24, Y+1	; 0x01
    5bfa:	28 2f       	mov	r18, r24
    5bfc:	30 e0       	ldi	r19, 0x00	; 0
    5bfe:	8b 81       	ldd	r24, Y+3	; 0x03
    5c00:	9c 81       	ldd	r25, Y+4	; 0x04
    5c02:	fc 01       	movw	r30, r24
    5c04:	e2 0f       	add	r30, r18
    5c06:	f3 1f       	adc	r31, r19
    5c08:	80 81       	ld	r24, Z
    5c0a:	0e 94 bf 2a 	call	0x557e	; 0x557e <LCD_voidWriteChar>
	if(CGRam_index < 8){
		address = CGRam_index * 8;
		SET_BIT(address,6);
		CLR_BIT(address,7);
		LCD_voidSendCommand(address);
		for(index = 0; index < 8; index++){
    5c0e:	89 81       	ldd	r24, Y+1	; 0x01
    5c10:	8f 5f       	subi	r24, 0xFF	; 255
    5c12:	89 83       	std	Y+1, r24	; 0x01
    5c14:	89 81       	ldd	r24, Y+1	; 0x01
    5c16:	88 30       	cpi	r24, 0x08	; 8
    5c18:	78 f3       	brcs	.-34     	; 0x5bf8 <LCD_voidDisplaySpecialChar+0x60>
			LCD_voidWriteChar(char_ptr[index]);
		}
	}
	LCD_voidSendCommand(LCD_ReturnHome);
    5c1a:	82 e0       	ldi	r24, 0x02	; 2
    5c1c:	0e 94 0f 29 	call	0x521e	; 0x521e <LCD_voidSendCommand>
}
    5c20:	27 96       	adiw	r28, 0x07	; 7
    5c22:	0f b6       	in	r0, 0x3f	; 63
    5c24:	f8 94       	cli
    5c26:	de bf       	out	0x3e, r29	; 62
    5c28:	0f be       	out	0x3f, r0	; 63
    5c2a:	cd bf       	out	0x3d, r28	; 61
    5c2c:	cf 91       	pop	r28
    5c2e:	df 91       	pop	r29
    5c30:	08 95       	ret

00005c32 <KPD_u8GetPressedKey>:
 */
#include "../../../Library/STD_types.h"
#include "../../../MCAL/DIO/Header/DIO_Interface.h"
#include "../Header/Keypad_Interface.h"

u8 KPD_u8GetPressedKey(){
    5c32:	df 93       	push	r29
    5c34:	cf 93       	push	r28
    5c36:	cd b7       	in	r28, 0x3d	; 61
    5c38:	de b7       	in	r29, 0x3e	; 62
    5c3a:	a1 97       	sbiw	r28, 0x21	; 33
    5c3c:	0f b6       	in	r0, 0x3f	; 63
    5c3e:	f8 94       	cli
    5c40:	de bf       	out	0x3e, r29	; 62
    5c42:	0f be       	out	0x3f, r0	; 63
    5c44:	cd bf       	out	0x3d, r28	; 61
	u8 Local_u8PressedKey = NO_PRESSED_KEY;
    5c46:	8f ef       	ldi	r24, 0xFF	; 255
    5c48:	8b 83       	std	Y+3, r24	; 0x03
	u8 Local_u8ColIndex;
	u8 Local_u8RowIndex;
	u8 Local_u8KPDArr[ROW_NUMBER][COL_NUMBER] = {KPD_ARR_VAL};
    5c4a:	ce 01       	movw	r24, r28
    5c4c:	04 96       	adiw	r24, 0x04	; 4
    5c4e:	9e 8f       	std	Y+30, r25	; 0x1e
    5c50:	8d 8f       	std	Y+29, r24	; 0x1d
    5c52:	e4 eb       	ldi	r30, 0xB4	; 180
    5c54:	f1 e0       	ldi	r31, 0x01	; 1
    5c56:	f8 a3       	std	Y+32, r31	; 0x20
    5c58:	ef 8f       	std	Y+31, r30	; 0x1f
    5c5a:	f0 e1       	ldi	r31, 0x10	; 16
    5c5c:	f9 a3       	std	Y+33, r31	; 0x21
    5c5e:	ef 8d       	ldd	r30, Y+31	; 0x1f
    5c60:	f8 a1       	ldd	r31, Y+32	; 0x20
    5c62:	00 80       	ld	r0, Z
    5c64:	8f 8d       	ldd	r24, Y+31	; 0x1f
    5c66:	98 a1       	ldd	r25, Y+32	; 0x20
    5c68:	01 96       	adiw	r24, 0x01	; 1
    5c6a:	98 a3       	std	Y+32, r25	; 0x20
    5c6c:	8f 8f       	std	Y+31, r24	; 0x1f
    5c6e:	ed 8d       	ldd	r30, Y+29	; 0x1d
    5c70:	fe 8d       	ldd	r31, Y+30	; 0x1e
    5c72:	00 82       	st	Z, r0
    5c74:	8d 8d       	ldd	r24, Y+29	; 0x1d
    5c76:	9e 8d       	ldd	r25, Y+30	; 0x1e
    5c78:	01 96       	adiw	r24, 0x01	; 1
    5c7a:	9e 8f       	std	Y+30, r25	; 0x1e
    5c7c:	8d 8f       	std	Y+29, r24	; 0x1d
    5c7e:	99 a1       	ldd	r25, Y+33	; 0x21
    5c80:	91 50       	subi	r25, 0x01	; 1
    5c82:	99 a3       	std	Y+33, r25	; 0x21
    5c84:	e9 a1       	ldd	r30, Y+33	; 0x21
    5c86:	ee 23       	and	r30, r30
    5c88:	51 f7       	brne	.-44     	; 0x5c5e <KPD_u8GetPressedKey+0x2c>
	u8 Local_u8ColArr[COL_NUMBER] = {KPD_COL0_PIN, KPD_COL1_PIN, KPD_COL2_PIN, KPD_COL3_PIN};
    5c8a:	87 e0       	ldi	r24, 0x07	; 7
    5c8c:	8c 8b       	std	Y+20, r24	; 0x14
    5c8e:	86 e0       	ldi	r24, 0x06	; 6
    5c90:	8d 8b       	std	Y+21, r24	; 0x15
    5c92:	85 e0       	ldi	r24, 0x05	; 5
    5c94:	8e 8b       	std	Y+22, r24	; 0x16
    5c96:	83 e0       	ldi	r24, 0x03	; 3
    5c98:	8f 8b       	std	Y+23, r24	; 0x17
	u8 Local_u8RowArr[ROW_NUMBER] = {KPD_ROW0_PIN, KPD_ROW1_PIN, KPD_ROW2_PIN, KPD_ROW3_PIN};
    5c9a:	85 e0       	ldi	r24, 0x05	; 5
    5c9c:	88 8f       	std	Y+24, r24	; 0x18
    5c9e:	84 e0       	ldi	r24, 0x04	; 4
    5ca0:	89 8f       	std	Y+25, r24	; 0x19
    5ca2:	83 e0       	ldi	r24, 0x03	; 3
    5ca4:	8a 8f       	std	Y+26, r24	; 0x1a
    5ca6:	82 e0       	ldi	r24, 0x02	; 2
    5ca8:	8b 8f       	std	Y+27, r24	; 0x1b
	for(Local_u8ColIndex = 0; Local_u8ColIndex < COL_NUMBER; Local_u8ColIndex++){
    5caa:	1a 82       	std	Y+2, r1	; 0x02
    5cac:	6b c0       	rjmp	.+214    	; 0x5d84 <KPD_u8GetPressedKey+0x152>
		/*Activate current column by clearing it*/
		DIO_voidSetPinValue(KPD_COL_PORT,Local_u8ColArr[Local_u8ColIndex],Low);
    5cae:	8a 81       	ldd	r24, Y+2	; 0x02
    5cb0:	28 2f       	mov	r18, r24
    5cb2:	30 e0       	ldi	r19, 0x00	; 0
    5cb4:	ce 01       	movw	r24, r28
    5cb6:	44 96       	adiw	r24, 0x14	; 20
    5cb8:	fc 01       	movw	r30, r24
    5cba:	e2 0f       	add	r30, r18
    5cbc:	f3 1f       	adc	r31, r19
    5cbe:	90 81       	ld	r25, Z
    5cc0:	84 e0       	ldi	r24, 0x04	; 4
    5cc2:	69 2f       	mov	r22, r25
    5cc4:	40 e0       	ldi	r20, 0x00	; 0
    5cc6:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>

		for(Local_u8RowIndex = 0; Local_u8RowIndex < ROW_NUMBER; Local_u8RowIndex++){
    5cca:	19 82       	std	Y+1, r1	; 0x01
    5ccc:	46 c0       	rjmp	.+140    	; 0x5d5a <KPD_u8GetPressedKey+0x128>
			if(DIO_u8GetPinValue(KPD_ROW_PORT,Local_u8RowArr[Local_u8RowIndex]) == Low){
    5cce:	89 81       	ldd	r24, Y+1	; 0x01
    5cd0:	28 2f       	mov	r18, r24
    5cd2:	30 e0       	ldi	r19, 0x00	; 0
    5cd4:	ce 01       	movw	r24, r28
    5cd6:	48 96       	adiw	r24, 0x18	; 24
    5cd8:	fc 01       	movw	r30, r24
    5cda:	e2 0f       	add	r30, r18
    5cdc:	f3 1f       	adc	r31, r19
    5cde:	90 81       	ld	r25, Z
    5ce0:	83 e0       	ldi	r24, 0x03	; 3
    5ce2:	69 2f       	mov	r22, r25
    5ce4:	0e 94 8b 13 	call	0x2716	; 0x2716 <DIO_u8GetPinValue>
    5ce8:	88 23       	and	r24, r24
    5cea:	a1 f5       	brne	.+104    	; 0x5d54 <KPD_u8GetPressedKey+0x122>
				Local_u8PressedKey = Local_u8KPDArr[Local_u8RowIndex][Local_u8ColIndex];
    5cec:	89 81       	ldd	r24, Y+1	; 0x01
    5cee:	28 2f       	mov	r18, r24
    5cf0:	30 e0       	ldi	r19, 0x00	; 0
    5cf2:	8a 81       	ldd	r24, Y+2	; 0x02
    5cf4:	48 2f       	mov	r20, r24
    5cf6:	50 e0       	ldi	r21, 0x00	; 0
    5cf8:	22 0f       	add	r18, r18
    5cfa:	33 1f       	adc	r19, r19
    5cfc:	22 0f       	add	r18, r18
    5cfe:	33 1f       	adc	r19, r19
    5d00:	ce 01       	movw	r24, r28
    5d02:	01 96       	adiw	r24, 0x01	; 1
    5d04:	82 0f       	add	r24, r18
    5d06:	93 1f       	adc	r25, r19
    5d08:	84 0f       	add	r24, r20
    5d0a:	95 1f       	adc	r25, r21
    5d0c:	fc 01       	movw	r30, r24
    5d0e:	33 96       	adiw	r30, 0x03	; 3
    5d10:	80 81       	ld	r24, Z
    5d12:	8b 83       	std	Y+3, r24	; 0x03
				while(DIO_u8GetPinValue(KPD_ROW_PORT,Local_u8RowArr[Local_u8RowIndex]) == Low){
    5d14:	89 81       	ldd	r24, Y+1	; 0x01
    5d16:	28 2f       	mov	r18, r24
    5d18:	30 e0       	ldi	r19, 0x00	; 0
    5d1a:	ce 01       	movw	r24, r28
    5d1c:	48 96       	adiw	r24, 0x18	; 24
    5d1e:	fc 01       	movw	r30, r24
    5d20:	e2 0f       	add	r30, r18
    5d22:	f3 1f       	adc	r31, r19
    5d24:	90 81       	ld	r25, Z
    5d26:	83 e0       	ldi	r24, 0x03	; 3
    5d28:	69 2f       	mov	r22, r25
    5d2a:	0e 94 8b 13 	call	0x2716	; 0x2716 <DIO_u8GetPinValue>
    5d2e:	88 23       	and	r24, r24
    5d30:	89 f3       	breq	.-30     	; 0x5d14 <KPD_u8GetPressedKey+0xe2>

				}
				DIO_voidSetPinValue(KPD_COL_PORT,Local_u8ColArr[Local_u8ColIndex],High);
    5d32:	8a 81       	ldd	r24, Y+2	; 0x02
    5d34:	28 2f       	mov	r18, r24
    5d36:	30 e0       	ldi	r19, 0x00	; 0
    5d38:	ce 01       	movw	r24, r28
    5d3a:	44 96       	adiw	r24, 0x14	; 20
    5d3c:	fc 01       	movw	r30, r24
    5d3e:	e2 0f       	add	r30, r18
    5d40:	f3 1f       	adc	r31, r19
    5d42:	90 81       	ld	r25, Z
    5d44:	84 e0       	ldi	r24, 0x04	; 4
    5d46:	69 2f       	mov	r22, r25
    5d48:	41 e0       	ldi	r20, 0x01	; 1
    5d4a:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
				return Local_u8PressedKey;
    5d4e:	fb 81       	ldd	r31, Y+3	; 0x03
    5d50:	fc 8f       	std	Y+28, r31	; 0x1c
    5d52:	1e c0       	rjmp	.+60     	; 0x5d90 <KPD_u8GetPressedKey+0x15e>
	u8 Local_u8RowArr[ROW_NUMBER] = {KPD_ROW0_PIN, KPD_ROW1_PIN, KPD_ROW2_PIN, KPD_ROW3_PIN};
	for(Local_u8ColIndex = 0; Local_u8ColIndex < COL_NUMBER; Local_u8ColIndex++){
		/*Activate current column by clearing it*/
		DIO_voidSetPinValue(KPD_COL_PORT,Local_u8ColArr[Local_u8ColIndex],Low);

		for(Local_u8RowIndex = 0; Local_u8RowIndex < ROW_NUMBER; Local_u8RowIndex++){
    5d54:	89 81       	ldd	r24, Y+1	; 0x01
    5d56:	8f 5f       	subi	r24, 0xFF	; 255
    5d58:	89 83       	std	Y+1, r24	; 0x01
    5d5a:	89 81       	ldd	r24, Y+1	; 0x01
    5d5c:	84 30       	cpi	r24, 0x04	; 4
    5d5e:	08 f4       	brcc	.+2      	; 0x5d62 <KPD_u8GetPressedKey+0x130>
    5d60:	b6 cf       	rjmp	.-148    	; 0x5cce <KPD_u8GetPressedKey+0x9c>
				return Local_u8PressedKey;
			}
		}

		/*Deactivate current column by setting it*/
		DIO_voidSetPinValue(KPD_COL_PORT,Local_u8ColArr[Local_u8ColIndex],High);
    5d62:	8a 81       	ldd	r24, Y+2	; 0x02
    5d64:	28 2f       	mov	r18, r24
    5d66:	30 e0       	ldi	r19, 0x00	; 0
    5d68:	ce 01       	movw	r24, r28
    5d6a:	44 96       	adiw	r24, 0x14	; 20
    5d6c:	fc 01       	movw	r30, r24
    5d6e:	e2 0f       	add	r30, r18
    5d70:	f3 1f       	adc	r31, r19
    5d72:	90 81       	ld	r25, Z
    5d74:	84 e0       	ldi	r24, 0x04	; 4
    5d76:	69 2f       	mov	r22, r25
    5d78:	41 e0       	ldi	r20, 0x01	; 1
    5d7a:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	u8 Local_u8ColIndex;
	u8 Local_u8RowIndex;
	u8 Local_u8KPDArr[ROW_NUMBER][COL_NUMBER] = {KPD_ARR_VAL};
	u8 Local_u8ColArr[COL_NUMBER] = {KPD_COL0_PIN, KPD_COL1_PIN, KPD_COL2_PIN, KPD_COL3_PIN};
	u8 Local_u8RowArr[ROW_NUMBER] = {KPD_ROW0_PIN, KPD_ROW1_PIN, KPD_ROW2_PIN, KPD_ROW3_PIN};
	for(Local_u8ColIndex = 0; Local_u8ColIndex < COL_NUMBER; Local_u8ColIndex++){
    5d7e:	8a 81       	ldd	r24, Y+2	; 0x02
    5d80:	8f 5f       	subi	r24, 0xFF	; 255
    5d82:	8a 83       	std	Y+2, r24	; 0x02
    5d84:	8a 81       	ldd	r24, Y+2	; 0x02
    5d86:	84 30       	cpi	r24, 0x04	; 4
    5d88:	08 f4       	brcc	.+2      	; 0x5d8c <KPD_u8GetPressedKey+0x15a>
    5d8a:	91 cf       	rjmp	.-222    	; 0x5cae <KPD_u8GetPressedKey+0x7c>

		/*Deactivate current column by setting it*/
		DIO_voidSetPinValue(KPD_COL_PORT,Local_u8ColArr[Local_u8ColIndex],High);

	}
	return Local_u8PressedKey;
    5d8c:	8b 81       	ldd	r24, Y+3	; 0x03
    5d8e:	8c 8f       	std	Y+28, r24	; 0x1c
    5d90:	8c 8d       	ldd	r24, Y+28	; 0x1c
}
    5d92:	a1 96       	adiw	r28, 0x21	; 33
    5d94:	0f b6       	in	r0, 0x3f	; 63
    5d96:	f8 94       	cli
    5d98:	de bf       	out	0x3e, r29	; 62
    5d9a:	0f be       	out	0x3f, r0	; 63
    5d9c:	cd bf       	out	0x3d, r28	; 61
    5d9e:	cf 91       	pop	r28
    5da0:	df 91       	pop	r29
    5da2:	08 95       	ret

00005da4 <main>:
volatile u8 overflow = 0;
volatile f64 value = 0;
void ICU();
void OVF();

int main(){
    5da4:	df 93       	push	r29
    5da6:	cf 93       	push	r28
    5da8:	cd b7       	in	r28, 0x3d	; 61
    5daa:	de b7       	in	r29, 0x3e	; 62
    5dac:	68 97       	sbiw	r28, 0x18	; 24
    5dae:	0f b6       	in	r0, 0x3f	; 63
    5db0:	f8 94       	cli
    5db2:	de bf       	out	0x3e, r29	; 62
    5db4:	0f be       	out	0x3f, r0	; 63
    5db6:	cd bf       	out	0x3d, r28	; 61
	DIO_voidInit();
    5db8:	0e 94 58 11 	call	0x22b0	; 0x22b0 <DIO_voidInit>
	LCD_voidInit();
    5dbc:	0e 94 0f 23 	call	0x461e	; 0x461e <LCD_voidInit>
	DIO_voidSetPinValue(DIO_PortD,DIO_PIN6,High);
    5dc0:	84 e0       	ldi	r24, 0x04	; 4
    5dc2:	66 e0       	ldi	r22, 0x06	; 6
    5dc4:	41 e0       	ldi	r20, 0x01	; 1
    5dc6:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
	GIE_voidEnable();
    5dca:	0e 94 e7 0e 	call	0x1dce	; 0x1dce <GIE_voidEnable>
	TMR0_voidInit();
    5dce:	0e 94 59 0b 	call	0x16b2	; 0x16b2 <TMR0_voidInit>
	TMR1_voidTimer1OVFSetCallBack(OVF);
    5dd2:	83 e4       	ldi	r24, 0x43	; 67
    5dd4:	90 e3       	ldi	r25, 0x30	; 48
    5dd6:	0e 94 e1 0a 	call	0x15c2	; 0x15c2 <TMR1_voidTimer1OVFSetCallBack>
	TMR1_voidTimer1ICUSetCallBack(ICU);
    5dda:	89 ee       	ldi	r24, 0xE9	; 233
    5ddc:	9f e2       	ldi	r25, 0x2F	; 47
    5dde:	0e 94 cf 0a 	call	0x159e	; 0x159e <TMR1_voidTimer1ICUSetCallBack>
	TMR1_voidEnableOVFInterrupt();
    5de2:	0e 94 be 0a 	call	0x157c	; 0x157c <TMR1_voidEnableOVFInterrupt>
	TMR1_voidInit();
    5de6:	0e 94 ed 09 	call	0x13da	; 0x13da <TMR1_voidInit>
	while(1){
		if(count == 2){
    5dea:	80 91 81 01 	lds	r24, 0x0181
    5dee:	82 30       	cpi	r24, 0x02	; 2
    5df0:	09 f0       	breq	.+2      	; 0x5df4 <main+0x50>
    5df2:	e8 c0       	rjmp	.+464    	; 0x5fc4 <main+0x220>
			count = 0;
    5df4:	10 92 81 01 	sts	0x0181, r1
			DIO_voidSetPinValue(DIO_PortD,DIO_PIN5,High);
    5df8:	84 e0       	ldi	r24, 0x04	; 4
    5dfa:	65 e0       	ldi	r22, 0x05	; 5
    5dfc:	41 e0       	ldi	r20, 0x01	; 1
    5dfe:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
    5e02:	80 e0       	ldi	r24, 0x00	; 0
    5e04:	90 e0       	ldi	r25, 0x00	; 0
    5e06:	a0 e2       	ldi	r26, 0x20	; 32
    5e08:	b1 e4       	ldi	r27, 0x41	; 65
    5e0a:	8d 8b       	std	Y+21, r24	; 0x15
    5e0c:	9e 8b       	std	Y+22, r25	; 0x16
    5e0e:	af 8b       	std	Y+23, r26	; 0x17
    5e10:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    5e12:	6d 89       	ldd	r22, Y+21	; 0x15
    5e14:	7e 89       	ldd	r23, Y+22	; 0x16
    5e16:	8f 89       	ldd	r24, Y+23	; 0x17
    5e18:	98 8d       	ldd	r25, Y+24	; 0x18
    5e1a:	2b ea       	ldi	r18, 0xAB	; 171
    5e1c:	3a ea       	ldi	r19, 0xAA	; 170
    5e1e:	4a ea       	ldi	r20, 0xAA	; 170
    5e20:	50 e4       	ldi	r21, 0x40	; 64
    5e22:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5e26:	dc 01       	movw	r26, r24
    5e28:	cb 01       	movw	r24, r22
    5e2a:	89 8b       	std	Y+17, r24	; 0x11
    5e2c:	9a 8b       	std	Y+18, r25	; 0x12
    5e2e:	ab 8b       	std	Y+19, r26	; 0x13
    5e30:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    5e32:	69 89       	ldd	r22, Y+17	; 0x11
    5e34:	7a 89       	ldd	r23, Y+18	; 0x12
    5e36:	8b 89       	ldd	r24, Y+19	; 0x13
    5e38:	9c 89       	ldd	r25, Y+20	; 0x14
    5e3a:	20 e0       	ldi	r18, 0x00	; 0
    5e3c:	30 e0       	ldi	r19, 0x00	; 0
    5e3e:	40 e8       	ldi	r20, 0x80	; 128
    5e40:	5f e3       	ldi	r21, 0x3F	; 63
    5e42:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    5e46:	88 23       	and	r24, r24
    5e48:	1c f4       	brge	.+6      	; 0x5e50 <main+0xac>
		__ticks = 1;
    5e4a:	81 e0       	ldi	r24, 0x01	; 1
    5e4c:	88 8b       	std	Y+16, r24	; 0x10
    5e4e:	91 c0       	rjmp	.+290    	; 0x5f72 <main+0x1ce>
	else if (__tmp > 255)
    5e50:	69 89       	ldd	r22, Y+17	; 0x11
    5e52:	7a 89       	ldd	r23, Y+18	; 0x12
    5e54:	8b 89       	ldd	r24, Y+19	; 0x13
    5e56:	9c 89       	ldd	r25, Y+20	; 0x14
    5e58:	20 e0       	ldi	r18, 0x00	; 0
    5e5a:	30 e0       	ldi	r19, 0x00	; 0
    5e5c:	4f e7       	ldi	r20, 0x7F	; 127
    5e5e:	53 e4       	ldi	r21, 0x43	; 67
    5e60:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    5e64:	18 16       	cp	r1, r24
    5e66:	0c f0       	brlt	.+2      	; 0x5e6a <main+0xc6>
    5e68:	7b c0       	rjmp	.+246    	; 0x5f60 <main+0x1bc>
	{
		_delay_ms(__us / 1000.0);
    5e6a:	6d 89       	ldd	r22, Y+21	; 0x15
    5e6c:	7e 89       	ldd	r23, Y+22	; 0x16
    5e6e:	8f 89       	ldd	r24, Y+23	; 0x17
    5e70:	98 8d       	ldd	r25, Y+24	; 0x18
    5e72:	20 e0       	ldi	r18, 0x00	; 0
    5e74:	30 e0       	ldi	r19, 0x00	; 0
    5e76:	4a e7       	ldi	r20, 0x7A	; 122
    5e78:	54 e4       	ldi	r21, 0x44	; 68
    5e7a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    5e7e:	dc 01       	movw	r26, r24
    5e80:	cb 01       	movw	r24, r22
    5e82:	8c 87       	std	Y+12, r24	; 0x0c
    5e84:	9d 87       	std	Y+13, r25	; 0x0d
    5e86:	ae 87       	std	Y+14, r26	; 0x0e
    5e88:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    5e8a:	6c 85       	ldd	r22, Y+12	; 0x0c
    5e8c:	7d 85       	ldd	r23, Y+13	; 0x0d
    5e8e:	8e 85       	ldd	r24, Y+14	; 0x0e
    5e90:	9f 85       	ldd	r25, Y+15	; 0x0f
    5e92:	20 e0       	ldi	r18, 0x00	; 0
    5e94:	30 e0       	ldi	r19, 0x00	; 0
    5e96:	4a e7       	ldi	r20, 0x7A	; 122
    5e98:	55 e4       	ldi	r21, 0x45	; 69
    5e9a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5e9e:	dc 01       	movw	r26, r24
    5ea0:	cb 01       	movw	r24, r22
    5ea2:	88 87       	std	Y+8, r24	; 0x08
    5ea4:	99 87       	std	Y+9, r25	; 0x09
    5ea6:	aa 87       	std	Y+10, r26	; 0x0a
    5ea8:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    5eaa:	68 85       	ldd	r22, Y+8	; 0x08
    5eac:	79 85       	ldd	r23, Y+9	; 0x09
    5eae:	8a 85       	ldd	r24, Y+10	; 0x0a
    5eb0:	9b 85       	ldd	r25, Y+11	; 0x0b
    5eb2:	20 e0       	ldi	r18, 0x00	; 0
    5eb4:	30 e0       	ldi	r19, 0x00	; 0
    5eb6:	40 e8       	ldi	r20, 0x80	; 128
    5eb8:	5f e3       	ldi	r21, 0x3F	; 63
    5eba:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    5ebe:	88 23       	and	r24, r24
    5ec0:	2c f4       	brge	.+10     	; 0x5ecc <main+0x128>
		__ticks = 1;
    5ec2:	81 e0       	ldi	r24, 0x01	; 1
    5ec4:	90 e0       	ldi	r25, 0x00	; 0
    5ec6:	9f 83       	std	Y+7, r25	; 0x07
    5ec8:	8e 83       	std	Y+6, r24	; 0x06
    5eca:	3f c0       	rjmp	.+126    	; 0x5f4a <main+0x1a6>
	else if (__tmp > 65535)
    5ecc:	68 85       	ldd	r22, Y+8	; 0x08
    5ece:	79 85       	ldd	r23, Y+9	; 0x09
    5ed0:	8a 85       	ldd	r24, Y+10	; 0x0a
    5ed2:	9b 85       	ldd	r25, Y+11	; 0x0b
    5ed4:	20 e0       	ldi	r18, 0x00	; 0
    5ed6:	3f ef       	ldi	r19, 0xFF	; 255
    5ed8:	4f e7       	ldi	r20, 0x7F	; 127
    5eda:	57 e4       	ldi	r21, 0x47	; 71
    5edc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    5ee0:	18 16       	cp	r1, r24
    5ee2:	4c f5       	brge	.+82     	; 0x5f36 <main+0x192>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    5ee4:	6c 85       	ldd	r22, Y+12	; 0x0c
    5ee6:	7d 85       	ldd	r23, Y+13	; 0x0d
    5ee8:	8e 85       	ldd	r24, Y+14	; 0x0e
    5eea:	9f 85       	ldd	r25, Y+15	; 0x0f
    5eec:	20 e0       	ldi	r18, 0x00	; 0
    5eee:	30 e0       	ldi	r19, 0x00	; 0
    5ef0:	40 e2       	ldi	r20, 0x20	; 32
    5ef2:	51 e4       	ldi	r21, 0x41	; 65
    5ef4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    5ef8:	dc 01       	movw	r26, r24
    5efa:	cb 01       	movw	r24, r22
    5efc:	bc 01       	movw	r22, r24
    5efe:	cd 01       	movw	r24, r26
    5f00:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5f04:	dc 01       	movw	r26, r24
    5f06:	cb 01       	movw	r24, r22
    5f08:	9f 83       	std	Y+7, r25	; 0x07
    5f0a:	8e 83       	std	Y+6, r24	; 0x06
    5f0c:	0f c0       	rjmp	.+30     	; 0x5f2c <main+0x188>
    5f0e:	80 e9       	ldi	r24, 0x90	; 144
    5f10:	91 e0       	ldi	r25, 0x01	; 1
    5f12:	9d 83       	std	Y+5, r25	; 0x05
    5f14:	8c 83       	std	Y+4, r24	; 0x04
    5f16:	8c 81       	ldd	r24, Y+4	; 0x04
    5f18:	9d 81       	ldd	r25, Y+5	; 0x05
    5f1a:	01 97       	sbiw	r24, 0x01	; 1
    5f1c:	f1 f7       	brne	.-4      	; 0x5f1a <main+0x176>
    5f1e:	9d 83       	std	Y+5, r25	; 0x05
    5f20:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    5f22:	8e 81       	ldd	r24, Y+6	; 0x06
    5f24:	9f 81       	ldd	r25, Y+7	; 0x07
    5f26:	01 97       	sbiw	r24, 0x01	; 1
    5f28:	9f 83       	std	Y+7, r25	; 0x07
    5f2a:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    5f2c:	8e 81       	ldd	r24, Y+6	; 0x06
    5f2e:	9f 81       	ldd	r25, Y+7	; 0x07
    5f30:	00 97       	sbiw	r24, 0x00	; 0
    5f32:	69 f7       	brne	.-38     	; 0x5f0e <main+0x16a>
    5f34:	24 c0       	rjmp	.+72     	; 0x5f7e <main+0x1da>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    5f36:	68 85       	ldd	r22, Y+8	; 0x08
    5f38:	79 85       	ldd	r23, Y+9	; 0x09
    5f3a:	8a 85       	ldd	r24, Y+10	; 0x0a
    5f3c:	9b 85       	ldd	r25, Y+11	; 0x0b
    5f3e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5f42:	dc 01       	movw	r26, r24
    5f44:	cb 01       	movw	r24, r22
    5f46:	9f 83       	std	Y+7, r25	; 0x07
    5f48:	8e 83       	std	Y+6, r24	; 0x06
    5f4a:	8e 81       	ldd	r24, Y+6	; 0x06
    5f4c:	9f 81       	ldd	r25, Y+7	; 0x07
    5f4e:	9b 83       	std	Y+3, r25	; 0x03
    5f50:	8a 83       	std	Y+2, r24	; 0x02
    5f52:	8a 81       	ldd	r24, Y+2	; 0x02
    5f54:	9b 81       	ldd	r25, Y+3	; 0x03
    5f56:	01 97       	sbiw	r24, 0x01	; 1
    5f58:	f1 f7       	brne	.-4      	; 0x5f56 <main+0x1b2>
    5f5a:	9b 83       	std	Y+3, r25	; 0x03
    5f5c:	8a 83       	std	Y+2, r24	; 0x02
    5f5e:	0f c0       	rjmp	.+30     	; 0x5f7e <main+0x1da>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    5f60:	69 89       	ldd	r22, Y+17	; 0x11
    5f62:	7a 89       	ldd	r23, Y+18	; 0x12
    5f64:	8b 89       	ldd	r24, Y+19	; 0x13
    5f66:	9c 89       	ldd	r25, Y+20	; 0x14
    5f68:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    5f6c:	dc 01       	movw	r26, r24
    5f6e:	cb 01       	movw	r24, r22
    5f70:	88 8b       	std	Y+16, r24	; 0x10
    5f72:	88 89       	ldd	r24, Y+16	; 0x10
    5f74:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    5f76:	89 81       	ldd	r24, Y+1	; 0x01
    5f78:	8a 95       	dec	r24
    5f7a:	f1 f7       	brne	.-4      	; 0x5f78 <main+0x1d4>
    5f7c:	89 83       	std	Y+1, r24	; 0x01
			_delay_us(10);
			DIO_voidSetPinValue(DIO_PortD,DIO_PIN5,Low);
    5f7e:	84 e0       	ldi	r24, 0x04	; 4
    5f80:	65 e0       	ldi	r22, 0x05	; 5
    5f82:	40 e0       	ldi	r20, 0x00	; 0
    5f84:	0e 94 7d 12 	call	0x24fa	; 0x24fa <DIO_voidSetPinValue>
			LCD_voidSendCommand(LCD_ClearDisplay);
    5f88:	81 e0       	ldi	r24, 0x01	; 1
    5f8a:	0e 94 0f 29 	call	0x521e	; 0x521e <LCD_voidSendCommand>
			LCD_voidWriteString((u8*) "Distance: ");
    5f8e:	80 e6       	ldi	r24, 0x60	; 96
    5f90:	90 e0       	ldi	r25, 0x00	; 0
    5f92:	0e 94 af 2b 	call	0x575e	; 0x575e <LCD_voidWriteString>
			LCD_voidWriteIntData(value);
    5f96:	80 91 df 01 	lds	r24, 0x01DF
    5f9a:	90 91 e0 01 	lds	r25, 0x01E0
    5f9e:	a0 91 e1 01 	lds	r26, 0x01E1
    5fa2:	b0 91 e2 01 	lds	r27, 0x01E2
    5fa6:	bc 01       	movw	r22, r24
    5fa8:	cd 01       	movw	r24, r26
    5faa:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
    5fae:	dc 01       	movw	r26, r24
    5fb0:	cb 01       	movw	r24, r22
    5fb2:	bc 01       	movw	r22, r24
    5fb4:	cd 01       	movw	r24, r26
    5fb6:	0e 94 9d 2c 	call	0x593a	; 0x593a <LCD_voidWriteIntData>
			TMR1_ICUclearTimerValue();/* Clear Timer counter */
    5fba:	0e 94 97 0a 	call	0x152e	; 0x152e <TMR1_ICUclearTimerValue>
			TMR1_ICUsetEdgeDetectionMode(TIMER1_RISING);
    5fbe:	81 e0       	ldi	r24, 0x01	; 1
    5fc0:	0e 94 6d 0a 	call	0x14da	; 0x14da <TMR1_ICUsetEdgeDetectionMode>
		}
		TMR0_voidSetBusyWait(200);
    5fc4:	68 ec       	ldi	r22, 0xC8	; 200
    5fc6:	70 e0       	ldi	r23, 0x00	; 0
    5fc8:	80 e0       	ldi	r24, 0x00	; 0
    5fca:	90 e0       	ldi	r25, 0x00	; 0
    5fcc:	0e 94 c0 0b 	call	0x1780	; 0x1780 <TMR0_voidSetBusyWait>
    5fd0:	0c cf       	rjmp	.-488    	; 0x5dea <main+0x46>

00005fd2 <ICU>:
	}
	return 0;
}

void ICU(){
    5fd2:	df 93       	push	r29
    5fd4:	cf 93       	push	r28
    5fd6:	cd b7       	in	r28, 0x3d	; 61
    5fd8:	de b7       	in	r29, 0x3e	; 62
	if(count<2){
    5fda:	80 91 81 01 	lds	r24, 0x0181
    5fde:	82 30       	cpi	r24, 0x02	; 2
    5fe0:	28 f4       	brcc	.+10     	; 0x5fec <ICU+0x1a>
		count++;
    5fe2:	80 91 81 01 	lds	r24, 0x0181
    5fe6:	8f 5f       	subi	r24, 0xFF	; 255
    5fe8:	80 93 81 01 	sts	0x0181, r24
	}
	if(count == 1){
    5fec:	80 91 81 01 	lds	r24, 0x0181
    5ff0:	81 30       	cpi	r24, 0x01	; 1
    5ff2:	41 f4       	brne	.+16     	; 0x6004 <ICU+0x32>
		TMR1_ICUclearTimerValue();/* Clear Timer counter */
    5ff4:	0e 94 97 0a 	call	0x152e	; 0x152e <TMR1_ICUclearTimerValue>
		overflow=0;
    5ff8:	10 92 de 01 	sts	0x01DE, r1
		TMR1_ICUsetEdgeDetectionMode(TIMER1_FALLING);
    5ffc:	80 e0       	ldi	r24, 0x00	; 0
    5ffe:	0e 94 6d 0a 	call	0x14da	; 0x14da <TMR1_ICUsetEdgeDetectionMode>
    6002:	3e c0       	rjmp	.+124    	; 0x6080 <ICU+0xae>
	}
	else if(count == 2){
    6004:	80 91 81 01 	lds	r24, 0x0181
    6008:	82 30       	cpi	r24, 0x02	; 2
    600a:	d1 f5       	brne	.+116    	; 0x6080 <ICU+0xae>
		value = TMR1_ICUgetInputCaptureValue() + (65536UL * overflow);
    600c:	0e 94 8c 0a 	call	0x1518	; 0x1518 <TMR1_ICUgetInputCaptureValue>
    6010:	9c 01       	movw	r18, r24
    6012:	40 e0       	ldi	r20, 0x00	; 0
    6014:	50 e0       	ldi	r21, 0x00	; 0
    6016:	80 91 de 01 	lds	r24, 0x01DE
    601a:	88 2f       	mov	r24, r24
    601c:	90 e0       	ldi	r25, 0x00	; 0
    601e:	a0 e0       	ldi	r26, 0x00	; 0
    6020:	b0 e0       	ldi	r27, 0x00	; 0
    6022:	dc 01       	movw	r26, r24
    6024:	99 27       	eor	r25, r25
    6026:	88 27       	eor	r24, r24
    6028:	82 0f       	add	r24, r18
    602a:	93 1f       	adc	r25, r19
    602c:	a4 1f       	adc	r26, r20
    602e:	b5 1f       	adc	r27, r21
    6030:	bc 01       	movw	r22, r24
    6032:	cd 01       	movw	r24, r26
    6034:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    6038:	dc 01       	movw	r26, r24
    603a:	cb 01       	movw	r24, r22
    603c:	80 93 df 01 	sts	0x01DF, r24
    6040:	90 93 e0 01 	sts	0x01E0, r25
    6044:	a0 93 e1 01 	sts	0x01E1, r26
    6048:	b0 93 e2 01 	sts	0x01E2, r27
		value = value * 1.0976f;
    604c:	80 91 df 01 	lds	r24, 0x01DF
    6050:	90 91 e0 01 	lds	r25, 0x01E0
    6054:	a0 91 e1 01 	lds	r26, 0x01E1
    6058:	b0 91 e2 01 	lds	r27, 0x01E2
    605c:	bc 01       	movw	r22, r24
    605e:	cd 01       	movw	r24, r26
    6060:	28 e2       	ldi	r18, 0x28	; 40
    6062:	3e e7       	ldi	r19, 0x7E	; 126
    6064:	4c e8       	ldi	r20, 0x8C	; 140
    6066:	5f e3       	ldi	r21, 0x3F	; 63
    6068:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    606c:	dc 01       	movw	r26, r24
    606e:	cb 01       	movw	r24, r22
    6070:	80 93 df 01 	sts	0x01DF, r24
    6074:	90 93 e0 01 	sts	0x01E0, r25
    6078:	a0 93 e1 01 	sts	0x01E1, r26
    607c:	b0 93 e2 01 	sts	0x01E2, r27
	}
}
    6080:	cf 91       	pop	r28
    6082:	df 91       	pop	r29
    6084:	08 95       	ret

00006086 <OVF>:

void OVF(){
    6086:	df 93       	push	r29
    6088:	cf 93       	push	r28
    608a:	cd b7       	in	r28, 0x3d	; 61
    608c:	de b7       	in	r29, 0x3e	; 62
	overflow++;
    608e:	80 91 de 01 	lds	r24, 0x01DE
    6092:	8f 5f       	subi	r24, 0xFF	; 255
    6094:	80 93 de 01 	sts	0x01DE, r24
}
    6098:	cf 91       	pop	r28
    609a:	df 91       	pop	r29
    609c:	08 95       	ret

0000609e <__mulsi3>:
    609e:	62 9f       	mul	r22, r18
    60a0:	d0 01       	movw	r26, r0
    60a2:	73 9f       	mul	r23, r19
    60a4:	f0 01       	movw	r30, r0
    60a6:	82 9f       	mul	r24, r18
    60a8:	e0 0d       	add	r30, r0
    60aa:	f1 1d       	adc	r31, r1
    60ac:	64 9f       	mul	r22, r20
    60ae:	e0 0d       	add	r30, r0
    60b0:	f1 1d       	adc	r31, r1
    60b2:	92 9f       	mul	r25, r18
    60b4:	f0 0d       	add	r31, r0
    60b6:	83 9f       	mul	r24, r19
    60b8:	f0 0d       	add	r31, r0
    60ba:	74 9f       	mul	r23, r20
    60bc:	f0 0d       	add	r31, r0
    60be:	65 9f       	mul	r22, r21
    60c0:	f0 0d       	add	r31, r0
    60c2:	99 27       	eor	r25, r25
    60c4:	72 9f       	mul	r23, r18
    60c6:	b0 0d       	add	r27, r0
    60c8:	e1 1d       	adc	r30, r1
    60ca:	f9 1f       	adc	r31, r25
    60cc:	63 9f       	mul	r22, r19
    60ce:	b0 0d       	add	r27, r0
    60d0:	e1 1d       	adc	r30, r1
    60d2:	f9 1f       	adc	r31, r25
    60d4:	bd 01       	movw	r22, r26
    60d6:	cf 01       	movw	r24, r30
    60d8:	11 24       	eor	r1, r1
    60da:	08 95       	ret

000060dc <__divmodqi4>:
    60dc:	87 fb       	bst	r24, 7
    60de:	08 2e       	mov	r0, r24
    60e0:	06 26       	eor	r0, r22
    60e2:	87 fd       	sbrc	r24, 7
    60e4:	81 95       	neg	r24
    60e6:	67 fd       	sbrc	r22, 7
    60e8:	61 95       	neg	r22
    60ea:	20 d0       	rcall	.+64     	; 0x612c <__udivmodqi4>
    60ec:	0e f4       	brtc	.+2      	; 0x60f0 <__divmodqi4_1>
    60ee:	91 95       	neg	r25

000060f0 <__divmodqi4_1>:
    60f0:	07 fc       	sbrc	r0, 7
    60f2:	81 95       	neg	r24

000060f4 <__divmodqi4_exit>:
    60f4:	08 95       	ret

000060f6 <__divmodsi4>:
    60f6:	97 fb       	bst	r25, 7
    60f8:	09 2e       	mov	r0, r25
    60fa:	05 26       	eor	r0, r21
    60fc:	0e d0       	rcall	.+28     	; 0x611a <__divmodsi4_neg1>
    60fe:	57 fd       	sbrc	r21, 7
    6100:	04 d0       	rcall	.+8      	; 0x610a <__divmodsi4_neg2>
    6102:	20 d0       	rcall	.+64     	; 0x6144 <__udivmodsi4>
    6104:	0a d0       	rcall	.+20     	; 0x611a <__divmodsi4_neg1>
    6106:	00 1c       	adc	r0, r0
    6108:	38 f4       	brcc	.+14     	; 0x6118 <__divmodsi4_exit>

0000610a <__divmodsi4_neg2>:
    610a:	50 95       	com	r21
    610c:	40 95       	com	r20
    610e:	30 95       	com	r19
    6110:	21 95       	neg	r18
    6112:	3f 4f       	sbci	r19, 0xFF	; 255
    6114:	4f 4f       	sbci	r20, 0xFF	; 255
    6116:	5f 4f       	sbci	r21, 0xFF	; 255

00006118 <__divmodsi4_exit>:
    6118:	08 95       	ret

0000611a <__divmodsi4_neg1>:
    611a:	f6 f7       	brtc	.-4      	; 0x6118 <__divmodsi4_exit>
    611c:	90 95       	com	r25
    611e:	80 95       	com	r24
    6120:	70 95       	com	r23
    6122:	61 95       	neg	r22
    6124:	7f 4f       	sbci	r23, 0xFF	; 255
    6126:	8f 4f       	sbci	r24, 0xFF	; 255
    6128:	9f 4f       	sbci	r25, 0xFF	; 255
    612a:	08 95       	ret

0000612c <__udivmodqi4>:
    612c:	99 1b       	sub	r25, r25
    612e:	79 e0       	ldi	r23, 0x09	; 9
    6130:	04 c0       	rjmp	.+8      	; 0x613a <__udivmodqi4_ep>

00006132 <__udivmodqi4_loop>:
    6132:	99 1f       	adc	r25, r25
    6134:	96 17       	cp	r25, r22
    6136:	08 f0       	brcs	.+2      	; 0x613a <__udivmodqi4_ep>
    6138:	96 1b       	sub	r25, r22

0000613a <__udivmodqi4_ep>:
    613a:	88 1f       	adc	r24, r24
    613c:	7a 95       	dec	r23
    613e:	c9 f7       	brne	.-14     	; 0x6132 <__udivmodqi4_loop>
    6140:	80 95       	com	r24
    6142:	08 95       	ret

00006144 <__udivmodsi4>:
    6144:	a1 e2       	ldi	r26, 0x21	; 33
    6146:	1a 2e       	mov	r1, r26
    6148:	aa 1b       	sub	r26, r26
    614a:	bb 1b       	sub	r27, r27
    614c:	fd 01       	movw	r30, r26
    614e:	0d c0       	rjmp	.+26     	; 0x616a <__udivmodsi4_ep>

00006150 <__udivmodsi4_loop>:
    6150:	aa 1f       	adc	r26, r26
    6152:	bb 1f       	adc	r27, r27
    6154:	ee 1f       	adc	r30, r30
    6156:	ff 1f       	adc	r31, r31
    6158:	a2 17       	cp	r26, r18
    615a:	b3 07       	cpc	r27, r19
    615c:	e4 07       	cpc	r30, r20
    615e:	f5 07       	cpc	r31, r21
    6160:	20 f0       	brcs	.+8      	; 0x616a <__udivmodsi4_ep>
    6162:	a2 1b       	sub	r26, r18
    6164:	b3 0b       	sbc	r27, r19
    6166:	e4 0b       	sbc	r30, r20
    6168:	f5 0b       	sbc	r31, r21

0000616a <__udivmodsi4_ep>:
    616a:	66 1f       	adc	r22, r22
    616c:	77 1f       	adc	r23, r23
    616e:	88 1f       	adc	r24, r24
    6170:	99 1f       	adc	r25, r25
    6172:	1a 94       	dec	r1
    6174:	69 f7       	brne	.-38     	; 0x6150 <__udivmodsi4_loop>
    6176:	60 95       	com	r22
    6178:	70 95       	com	r23
    617a:	80 95       	com	r24
    617c:	90 95       	com	r25
    617e:	9b 01       	movw	r18, r22
    6180:	ac 01       	movw	r20, r24
    6182:	bd 01       	movw	r22, r26
    6184:	cf 01       	movw	r24, r30
    6186:	08 95       	ret

00006188 <__prologue_saves__>:
    6188:	2f 92       	push	r2
    618a:	3f 92       	push	r3
    618c:	4f 92       	push	r4
    618e:	5f 92       	push	r5
    6190:	6f 92       	push	r6
    6192:	7f 92       	push	r7
    6194:	8f 92       	push	r8
    6196:	9f 92       	push	r9
    6198:	af 92       	push	r10
    619a:	bf 92       	push	r11
    619c:	cf 92       	push	r12
    619e:	df 92       	push	r13
    61a0:	ef 92       	push	r14
    61a2:	ff 92       	push	r15
    61a4:	0f 93       	push	r16
    61a6:	1f 93       	push	r17
    61a8:	cf 93       	push	r28
    61aa:	df 93       	push	r29
    61ac:	cd b7       	in	r28, 0x3d	; 61
    61ae:	de b7       	in	r29, 0x3e	; 62
    61b0:	ca 1b       	sub	r28, r26
    61b2:	db 0b       	sbc	r29, r27
    61b4:	0f b6       	in	r0, 0x3f	; 63
    61b6:	f8 94       	cli
    61b8:	de bf       	out	0x3e, r29	; 62
    61ba:	0f be       	out	0x3f, r0	; 63
    61bc:	cd bf       	out	0x3d, r28	; 61
    61be:	09 94       	ijmp

000061c0 <__epilogue_restores__>:
    61c0:	2a 88       	ldd	r2, Y+18	; 0x12
    61c2:	39 88       	ldd	r3, Y+17	; 0x11
    61c4:	48 88       	ldd	r4, Y+16	; 0x10
    61c6:	5f 84       	ldd	r5, Y+15	; 0x0f
    61c8:	6e 84       	ldd	r6, Y+14	; 0x0e
    61ca:	7d 84       	ldd	r7, Y+13	; 0x0d
    61cc:	8c 84       	ldd	r8, Y+12	; 0x0c
    61ce:	9b 84       	ldd	r9, Y+11	; 0x0b
    61d0:	aa 84       	ldd	r10, Y+10	; 0x0a
    61d2:	b9 84       	ldd	r11, Y+9	; 0x09
    61d4:	c8 84       	ldd	r12, Y+8	; 0x08
    61d6:	df 80       	ldd	r13, Y+7	; 0x07
    61d8:	ee 80       	ldd	r14, Y+6	; 0x06
    61da:	fd 80       	ldd	r15, Y+5	; 0x05
    61dc:	0c 81       	ldd	r16, Y+4	; 0x04
    61de:	1b 81       	ldd	r17, Y+3	; 0x03
    61e0:	aa 81       	ldd	r26, Y+2	; 0x02
    61e2:	b9 81       	ldd	r27, Y+1	; 0x01
    61e4:	ce 0f       	add	r28, r30
    61e6:	d1 1d       	adc	r29, r1
    61e8:	0f b6       	in	r0, 0x3f	; 63
    61ea:	f8 94       	cli
    61ec:	de bf       	out	0x3e, r29	; 62
    61ee:	0f be       	out	0x3f, r0	; 63
    61f0:	cd bf       	out	0x3d, r28	; 61
    61f2:	ed 01       	movw	r28, r26
    61f4:	08 95       	ret

000061f6 <_exit>:
    61f6:	f8 94       	cli

000061f8 <__stop_program>:
    61f8:	ff cf       	rjmp	.-2      	; 0x61f8 <__stop_program>
