// Seed: 1273296575
module module_0 (
    input  tri   id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  tri0  id_3,
    output uwire id_4,
    input  tri   id_5,
    output wire  id_6,
    output uwire id_7,
    output tri0  id_8,
    output wand  id_9,
    input  tri0  id_10,
    output tri   id_11,
    input  uwire id_12,
    input  uwire id_13
);
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output wor id_2,
    output logic id_3,
    input wire id_4
);
  initial begin
    id_3 <= 1 == id_4;
  end
  module_0(
      id_4, id_4, id_4, id_4, id_0, id_1, id_0, id_0, id_0, id_2, id_4, id_2, id_4, id_1
  );
endmodule
