{"title":"BLENDVPS â€” Variable Blend Packed Single Precision Floating-Point Values","fields":[{"name":"Instruction Modes","value":"`BLENDVPS xmm1, xmm2/m128, &lt;XMM0&gt;`\n`/is4 VBLENDVPS xmm1, xmm2, xmm3/m128, xmm4`\n`/is4 VBLENDVPS ymm1, ymm2, ymm3/m256, ymm4`"},{"name":"Description","value":"Conditionally copy each dword data element of single-precision floating-point value from the second source operand and the first source operand depending on mask bits defined in the mask register operand. The mask bits are the most significant bit in each dword element of the mask register."},{"name":"\u200b","value":"Each quadword element of the destination operand is copied from:"},{"name":"C/C++ Intriniscs","value":"`BLENDVPS: __m128 _mm_blendv_ps(__m128 v1, __m128 v2, __m128 v3);\n`"},{"name":"\u200b","value":"`VBLENDVPS: __m128 _mm_blendv_ps (__m128 a, __m128 b, __m128 mask);\n`"},{"name":"\u200b","value":"`VBLENDVPS: __m256 _mm256_blendv_ps (__m256 a, __m256 b, __m256 mask);\n`"},{"name":"CPUID Flags","value":"SSE4_1"}],"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}