
# Messages from "go new"


# Messages from "go analyze"

Moving session transcript to file "/home/ecegridfs/a/695r48/ece695r/hw5/graph3/catapult.log"
Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
Front End called with arguments: -- /home/ecegridfs/a/695r48/ece695r/hw5/graph3/fir.cpp /home/ecegridfs/a/695r48/ece695r/hw5/graph3/fir_inc.h (CIN-69)
/INPUTFILES/1
Pragma 'hls_design<top>' detected on routine 'fir' (CIN-6)
/INPUTFILES/2
Source file analysis completed (CIN-68)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)

# Messages from "go compile"

# Info: Optimizing partition '/fir/core': (Total ops = 29, Real ops = 10, Vars = 4) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 27, Real ops = 7, Vars = 5) (SOL-10)
# Info: Splitting object 'acc(34:3)' into 2 segments (OPT-19)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: Optimizing partition '/fir': (Total ops = 25, Real ops = 7, Vars = 8) (SOL-10)
Synthesizing routine 'fir' (CIN-13)
Inlining routine 'fir' (CIN-14)
# Info: Splitting object 'MAC:i' into 2 segments (OPT-19)
# Info: Optimizing partition '/fir/core': (Total ops = 29, Real ops = 7, Vars = 5) (SOL-10)
Design 'fir' was read (SOL-1)
# Info: Splitting object 'SHIFT:i' into 2 segments (OPT-19)
# Info: Optimizing partition '/fir/core': (Total ops = 32, Real ops = 10, Vars = 23) (SOL-10)
# Info: Splitting object 'pref:coeffs.ptr.idx.pref.pref' into 2 segments (OPT-19)
# Info: Splitting object 'pref#2' into 2 segments (OPT-19)
# Info: Splitting object 'MAC:acc.tdx' into 2 segments (OPT-19)
# Info: Optimizing partition '/fir/core': (Total ops = 52, Real ops = 11, Vars = 24) (SOL-10)
INOUT port 'in1' is only used as an input. (OPT-10)
# Info: Splitting object 'pref:coeffs.ptr.idx.pref.pref.pref' into 2 segments (OPT-19)
# Info: Optimizing partition '/fir': (Total ops = 52, Real ops = 11, Vars = 27) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 31, Real ops = 7, Vars = 5) (SOL-10)
Loop '/fir/core/SHIFT' iterated at most 31 times. (LOOP-2)
# Info: Optimizing partition '/fir': (Total ops = 29, Real ops = 10, Vars = 7) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 37, Real ops = 10, Vars = 4) (SOL-10)
# Info: Splitting object 'pref:coeffs.ptr.idx.pref' into 2 segments (OPT-19)
# Info: Splitting object 'pref' into 2 segments (OPT-19)
Loop '/fir/core/MAC' iterated at most 32 times. (LOOP-2)
# Info: Splitting object 'pref:pref.pref#1' into 2 segments (OPT-19)
Optimizing block '/fir' ... (CIN-4)
INOUT port 'coeffs' is only used as an input. (OPT-10)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 1.50 seconds, memory usage 1508836kB, peak memory usage 1508836kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v1' (SOL-8)
# Info: Splitting object 'acc' into 2 segments (OPT-19)
# Info: Optimizing partition '/fir/core': (Total ops = 40, Real ops = 11, Vars = 15) (SOL-10)
INOUT port 'out1' is only used as an output. (OPT-11)
# Info: Optimizing partition '/fir': (Total ops = 38, Real ops = 11, Vars = 18) (SOL-10)
Found top design routine 'fir' specified by directive (CIN-52)
# Info: CDesignChecker Shell script written to '/home/ecegridfs/a/695r48/ece695r/hw5/graph3/Catapult/fir.v1/CDesignChecker/design_checker.sh'
# Info: Optimizing partition '/fir/core': (Total ops = 38, Real ops = 11, Vars = 15) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 25, Real ops = 7, Vars = 5) (SOL-10)
Generating synthesis internal form... (CIN-3)
# Info: Optimizing partition '/fir/core': (Total ops = 27, Real ops = 7, Vars = 7) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 29, Real ops = 7, Vars = 8) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 27, Real ops = 7, Vars = 8) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 29, Real ops = 10, Vars = 5) (SOL-10)

# Messages from "go libraries"

Reading component library '$MGC_HOME/pkgs/ccs_altera/Altera_M10K.lib' [Altera_M10K]... (LIB-49)
# Info: Starting transformation 'libraries' on solution 'fir.v1' (SOL-8)
Reading component library '$MGC_HOME/pkgs/ccs_altera/mgc_Altera-Cyclone-V-6_beh.lib' [mgc_Altera-Cyclone-V-6_beh]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_altera/Altera_MLAB.lib' [Altera_MLAB]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_altera/Altera_DIST.lib' [Altera_DIST]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Info: Completed transformation 'compile' on solution 'fir.v1': elapsed time 1.22 seconds, memory usage 1508836kB, peak memory usage 1508836kB (SOL-9)

# Messages from "go assembly"

# Info: Optimizing partition '/fir': (Total ops = 26, Real ops = 8, Vars = 10) (SOL-10)
/CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Completed transformation 'libraries' on solution 'fir.v1': elapsed time 0.26 seconds, memory usage 1508836kB, peak memory usage 1508836kB (SOL-9)
# Info: Optimizing partition '/fir/core': (Total ops = 26, Real ops = 8, Vars = 5) (SOL-10)
# Info: Starting transformation 'assembly' on solution 'fir.v1' (SOL-8)

# Messages from "go architect"

Loop '/fir/core/MAC' is being fully unrolled (32 times). (LOOP-7)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: Optimizing partition '/fir/core': (Total ops = 169, Real ops = 34, Vars = 1) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 169, Real ops = 34, Vars = 2) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 32, Real ops = 8, Vars = 5) (SOL-10)
# Info: Starting transformation 'loops' on solution 'fir.v20' (SOL-8)
# Info: Optimizing partition '/fir/core': (Total ops = 332, Real ops = 128, Vars = 5) (SOL-10)
Loop '/fir/core/SHIFT' is being fully unrolled (31 times). (LOOP-7)
/fir/coeffs:rsc/MAP_TO_MODULE mgc_ioport.mgc_in_wire
/fir/coeffs/WORD_WIDTH 512
/fir/coeffs:rsc/PACKING_MODE sidebyside
# Info: Optimizing partition '/fir/core': (Total ops = 169, Real ops = 34, Vars = 33) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 170, Real ops = 34, Vars = 33) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 169, Real ops = 34, Vars = 41) (SOL-10)
# Info: CDesignChecker Shell script written to '/home/ecegridfs/a/695r48/ece695r/hw5/graph2/Catapult/fir.v20/CDesignChecker/design_checker.sh'
Loop '/fir/core/main' is left rolled. (LOOP-4)
# Info: Branching solution 'fir.v20' at state 'assembly' (PRJ-2)
# Info: Optimizing partition '/fir/core': (Total ops = 611, Real ops = 221, Vars = 5) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 611, Real ops = 221, Vars = 5) (SOL-10)
/fir/core/regs:rsc/MAP_TO_MODULE {[Register]}
# Info: Optimizing partition '/fir/core': (Total ops = 169, Real ops = 34, Vars = 1) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 332, Real ops = 128, Vars = 5) (SOL-10)
/fir/core/MAC/UNROLL yes
Loop '/fir/core/SHIFT' is being fully unrolled (31 times). (LOOP-7)
# Info: Optimizing partition '/fir/core': (Total ops = 170, Real ops = 34, Vars = 33) (SOL-10)
/fir/core/SHIFT/UNROLL yes
# Info: Optimizing partition '/fir/core': (Total ops = 169, Real ops = 34, Vars = 33) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 32, Real ops = 8, Vars = 5) (SOL-10)
Loop '/fir/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/fir/core': (Total ops = 169, Real ops = 34, Vars = 2) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 169, Real ops = 34, Vars = 41) (SOL-10)
# Info: Starting transformation 'loops' on solution 'fir.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'fir.v1': elapsed time 0.05 seconds, memory usage 1508836kB, peak memory usage 1508836kB (SOL-9)
Loop '/fir/core/MAC' is being fully unrolled (32 times). (LOOP-7)
# Info: Optimizing partition '/fir/core': (Total ops = 203, Real ops = 34, Vars = 33) (SOL-10)
# Info: Starting transformation 'memories' on solution 'fir.v20' (SOL-8)
# Info: Completed transformation 'loops' on solution 'fir.v20': elapsed time 0.30 seconds, memory usage 1444584kB, peak memory usage 1444584kB (SOL-9)
I/O-Port Resource '/fir/in1:rsc' (from var: in1) mapped to 'ccs_ioport.ccs_in' (size: 16). (MEM-2)
# Info: Optimizing partition '/fir/core': (Total ops = 139, Real ops = 34, Vars = 34) (SOL-10)
I/O-Port Resource '/fir/coeffs:rsc' (from var: coeffs) mapped to 'mgc_ioport.mgc_in_wire' (size: 512). (MEM-2)
# Info: Optimizing partition '/fir/core': (Total ops = 169, Real ops = 34, Vars = 34) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 139, Real ops = 34, Vars = 42) (SOL-10)
# Info: Splitting object 'regs' into 32 segments (OPT-19)
# Info: Optimizing partition '/fir': (Total ops = 171, Real ops = 34, Vars = 42) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 171, Real ops = 34, Vars = 65) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 171, Real ops = 34, Vars = 73) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 203, Real ops = 34, Vars = 41) (SOL-10)
I/O-Port Resource '/fir/out1:rsc' (from var: out1) mapped to 'ccs_ioport.ccs_out' (size: 16). (MEM-2)
# Info: Optimizing partition '/fir/core': (Total ops = 171, Real ops = 34, Vars = 34) (SOL-10)
# Info: Starting transformation 'cluster' on solution 'fir.v20' (SOL-8)
# Info: Completed transformation 'memories' on solution 'fir.v20': elapsed time 0.20 seconds, memory usage 1444584kB, peak memory usage 1444584kB (SOL-9)
Design 'fir' contains '64' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'fir.v20' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'fir.v20': elapsed time 0.04 seconds, memory usage 1444584kB, peak memory usage 1444584kB (SOL-9)
# Info: Optimizing partition '/fir/core': (Total ops = 168, Real ops = 34, Vars = 63) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 408, Real ops = 34, Vars = 201) (SOL-10)

# Messages from "go allocate"

Performing concurrent resource allocation and scheduling on '/fir/core' (CRAAS-1)
# Info: Optimized LOOP 'main': Latency = 18, Area (Datapath, Register, Total) = 1147.00, 0.00, 1147.00 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 10, Area (Datapath, Register, Total) = 1767.00, 0.00, 1767.00 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL '/fir/core': Latency = 34, Area (Datapath, Register, Total) = 837.00, 0.00, 837.00 (CRAAS-12)
# Info: Optimized LOOP 'main': Latency = 34, Area (Datapath, Register, Total) = 837.00, 0.00, 837.00 (CRAAS-10)
At least one feasible schedule exists. (CRAAS-9)
# Info: Initial schedule of SEQUENTIAL '/fir/core': Latency = 3, Area (Datapath, Register, Total) = 10447.00, 0.00, 10447.00 (CRAAS-11)
# Info: Optimized LOOP 'main': Latency = 6, Area (Datapath, Register, Total) = 3007.00, 0.00, 3007.00 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 4, Area (Datapath, Register, Total) = 5487.00, 0.00, 5487.00 (CRAAS-10)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
Prescheduled LOOP '/fir/core/main' (4 c-steps) (SCHD-7)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled SEQUENTIAL '/fir/core' (total length 4 c-steps) (SCHD-8)
Prescheduled LOOP '/fir/core/core:rlp' (0 c-steps) (SCHD-7)
# Info: Starting transformation 'allocate' on solution 'fir.v20' (SOL-8)
# Info: Completed transformation 'architect' on solution 'fir.v20': elapsed time 0.13 seconds, memory usage 1444584kB, peak memory usage 1444584kB (SOL-9)
# Info: Select qualified components for data operations ... (CRAAS-3)

# Messages from "go schedule"

# Info: Optimizing partition '/fir': (Total ops = 322, Real ops = 64, Vars = 125) (SOL-10)
Global signal 'in1:rsc.dat' added to design 'fir' for component 'in1:rsci' (LIB-3)
# Info: Optimizing partition '/fir/fir:core/core': (Total ops = 302, Real ops = 64, Vars = 103) (SOL-10)
Global signal 'coeffs:rsc.z' added to design 'fir' for component 'coeffs:rsci' (LIB-3)
Global signal 'coeffs:rsc.triosy.lz' added to design 'fir' for component 'coeffs:rsc.triosy:obj' (LIB-3)
Global signal 'out1:rsc.dat' added to design 'fir' for component 'out1:rsci' (LIB-3)
Global signal 'out1:rsc.triosy.lz' added to design 'fir' for component 'out1:rsc.triosy:obj' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'fir.v20' (SOL-8)
Global signal 'in1:rsc.triosy.lz' added to design 'fir' for component 'in1:rsc.triosy:obj' (LIB-3)
# Info: Completed transformation 'allocate' on solution 'fir.v20': elapsed time 0.35 seconds, memory usage 1444584kB, peak memory usage 1444584kB (SOL-9)
# Info: Optimizing partition '/fir/fir:core/core': (Total ops = 334, Real ops = 64, Vars = 152) (SOL-10)
Performing concurrent resource allocation and scheduling on '/fir/core' (CRAAS-1)
# Info: Optimizing partition '/fir': (Total ops = 354, Real ops = 64, Vars = 174) (SOL-10)
Report written to file 'cycle.rpt'

# Messages from "go dpfsm"

# Info: Optimizing partition '/fir/fir:core/core': (Total ops = 409, Real ops = 64, Vars = 103) (SOL-10)
Creating shared register 'MAC:acc#23.itm' for variables 'MAC:acc#23.itm, MAC:acc#25.itm, MAC:acc#27.itm, MAC:acc#7.itm' (3 registers deleted). (FSM-3)
# Info: Starting transformation 'dpfsm' on solution 'fir.v20' (SOL-8)
Creating shared register 'MAC:acc#11.itm' for variables 'MAC:acc#11.itm, MAC:acc#13.itm, MAC:acc#15.itm, MAC:acc#17.itm, MAC:acc#19.itm, MAC:acc#21.itm, MAC:acc#5.itm, MAC:acc#9.itm' (7 registers deleted). (FSM-3)
# Info: Completed transformation 'schedule' on solution 'fir.v20': elapsed time 0.96 seconds, memory usage 1444584kB, peak memory usage 1444584kB (SOL-9)
# Info: Optimizing partition '/fir': (Total ops = 295, Real ops = 113, Vars = 68) (SOL-10)
Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/fir': (Total ops = 299, Real ops = 113, Vars = 68) (SOL-10)
# Info: Optimizing partition '/fir/fir:core/fir:core_core:fsm/fir:core_core:fsm': (Total ops = 37, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/fir/fir:core/fir:core_core:fsm': (Total ops = 38, Real ops = 2, Vars = 4) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 303, Real ops = 146, Vars = 77) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 431, Real ops = 276, Vars = 128) (SOL-10)
Creating shared register 'MAC:asn#89.itm' for variables 'MAC:asn#89.itm, regs(1).sva' (1 register deleted). (FSM-2)
Creating shared register 'MAC:acc#29.itm' for variables 'MAC:acc#29.itm, MAC:acc#31.itm' (1 register deleted). (FSM-2)
# Info: Optimizing partition '/fir': (Total ops = 777, Real ops = 368, Vars = 628) (SOL-10)
Creating shared register 'MAC:asn#90.itm' for variables 'MAC:asn#90.itm, asn.ncse.sva' (1 register deleted). (FSM-2)
Creating shared register 'MAC-11:mul.itm' for variables 'MAC-11:mul.itm, MAC-13:mul.itm, MAC-15:mul.itm, MAC-17:mul.itm, MAC-19:mul.itm, MAC-1:mul.itm, MAC-21:mul.itm, MAC-23:mul.itm, MAC-25:mul.itm, MAC-27:mul.itm, MAC-29:mul.itm, MAC-3:mul.itm, MAC-5:mul.itm, MAC-7:mul.itm, MAC-9:mul.itm, MAC:acc#3.itm, MAC-32:mul.itm, MAC:acc#10.itm, MAC:acc#12.itm, MAC:acc#14.itm, MAC:acc#16.itm, MAC:acc#4.itm, MAC:acc#6.itm, MAC:acc#8.itm, MAC:acc.itm' (24 registers deleted). (FSM-3)

# Messages from "go extract"

Shared Operations MAC-3:mul,MAC-27:mul,MAC-29:mul,MAC-31:mul on resource MAC-27:mul:rg:mgc_mul(16,1,16,1,30) (ASG-3)
# Info: Starting transformation 'instance' on solution 'fir.v20' (SOL-8)
# Info: Completed transformation 'dpfsm' on solution 'fir.v20': elapsed time 0.66 seconds, memory usage 1444584kB, peak memory usage 1444584kB (SOL-9)
Shared Operations MAC-32:acc#1,MAC:acc#20,MAC:acc#29 on resource MAC-32:acc#1:rg:mgc_add(30,0,30,0,30) (ASG-3)
# Info: Optimizing partition '/fir': (Total ops = 372, Real ops = 107, Vars = 319) (SOL-10)
Shared Operations MAC-19:mul,MAC-21:mul,MAC-23:mul,MAC-25:mul on resource MAC-19:mul:rg:mgc_mul(16,1,16,1,30) (ASG-3)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/fir/fir:core/fir:core_core:fsm/fir:core_core:fsm': (Total ops = 37, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 348, Real ops = 110, Vars = 74) (SOL-10)
# Info: Optimizing partition '/fir/fir:core/fir:core_core:fsm': (Total ops = 38, Real ops = 2, Vars = 4) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 350, Real ops = 111, Vars = 74) (SOL-10)
Shared Operations MAC-5:mul,MAC-22:mul on resource MAC-22:mul:rg:mgc_mul(16,1,16,1,30) (ASG-3)
Shared Operations MAC-32:mul,MAC-1:mul,MAC-7:mul,MAC-9:mul on resource MAC-1:mul:rg:mgc_mul(16,1,16,1,30) (ASG-3)
# Info: Optimizing partition '/fir': (Total ops = 346, Real ops = 110, Vars = 74) (SOL-10)
Shared Operations MAC-11:mul,MAC-13:mul,MAC-15:mul,MAC-17:mul on resource MAC-11:mul:rg:mgc_mul(16,1,16,1,30) (ASG-3)
Finished writing concatenated file: /home/ecegridfs/a/695r48/ece695r/hw5/graph2/Catapult/fir.v20/concat_rtl.vhdl
Add dependent file: ./rtl.vhdl
Add dependent file: /package/eda/mg/Catapult_10.3d/Mgc_home/pkgs/siflibs/mgc_in_wire_v2.v
order file name is: rtl.v_order.txt
# Info: Altera Quartus synthesis script written to '/home/ecegridfs/a/695r48/ece695r/hw5/graph2/Catapult/fir.v20/quartus_vhdl/rtl.vhdl.aq'
Netlist written to file 'rtl.v' (NET-4)
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
order file name is: rtl.v_order_sim.txt
Finished writing concatenated file: /home/ecegridfs/a/695r48/ece695r/hw5/graph2/Catapult/fir.v20/concat_rtl.v
Finished writing concatenated simulation file: /home/ecegridfs/a/695r48/ece695r/hw5/graph2/Catapult/fir.v20/concat_sim_rtl.v
Add dependent file: /package/eda/mg/Catapult_10.3d/Mgc_home/pkgs/siflibs/ccs_out_v1.v
Add dependent file: /package/eda/mg/Catapult_10.3d/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: ./rtl.v
Add dependent file: /package/eda/mg/Catapult_10.3d/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Info: Altera Quartus synthesis script written to '/home/ecegridfs/a/695r48/ece695r/hw5/graph2/Catapult/fir.v20/quartus_v/rtl.v.aq'
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Optimizing partition '/fir': (Total ops = 346, Real ops = 110, Vars = 74) (SOL-10)
# Info: Optimizing partition '/fir/fir:core/fir:core_core:fsm/fir:core_core:fsm': (Total ops = 37, Real ops = 1, Vars = 1) (SOL-10)
# Info: Starting transformation 'extract' on solution 'fir.v20' (SOL-8)
# Info: Completed transformation 'instance' on solution 'fir.v20': elapsed time 0.65 seconds, memory usage 1444584kB, peak memory usage 1444584kB (SOL-9)
# Info: Optimizing partition '/fir/fir:core/fir:core_core:fsm': (Total ops = 38, Real ops = 2, Vars = 4) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 346, Real ops = 110, Vars = 295) (SOL-10)
order file name is: rtl.vhdl_order.txt
# Info: Altera Quartus synthesis script written to '/home/ecegridfs/a/695r48/ece695r/hw5/graph2/Catapult/fir.v20/quartus_concat_v/concat_rtl.v.aq'
generate concat
Add dependent file: /package/eda/mg/Catapult_10.3d/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
Add dependent file: /package/eda/mg/Catapult_10.3d/Mgc_home/pkgs/siflibs/mgc_in_wire_v2.vhd
Netlist written to file 'rtl.vhdl' (NET-4)
# Info: Optimizing partition '/fir': (Total ops = 333, Real ops = 116, Vars = 71) (SOL-10)
Generating scverify_top.cpp ()
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Report written to file 'rtl.rpt'
Finished writing concatenated simulation file: /home/ecegridfs/a/695r48/ece695r/hw5/graph2/Catapult/fir.v20/concat_sim_rtl.vhdl
order file name is: rtl.vhdl_order_sim.txt
Generating SCVerify testbench files
Add dependent file: /package/eda/mg/Catapult_10.3d/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Info: Altera Quartus synthesis script written to '/home/ecegridfs/a/695r48/ece695r/hw5/graph2/Catapult/fir.v20/quartus_concat_vhdl/concat_rtl.vhdl.aq'
Add dependent file: /package/eda/mg/Catapult_10.3d/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
# Info: Completed transformation 'extract' on solution 'fir.v20': elapsed time 5.13 seconds, memory usage 1444584kB, peak memory usage 1444584kB (SOL-9)
