{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711515565412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711515565412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 00:59:25 2024 " "Processing started: Wed Mar 27 00:59:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711515565412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711515565412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711515565412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711515565785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711515565785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-circuit " "Found design unit 1: synchronizer-circuit" {  } { { "synchronizer.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/synchronizer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711515575494 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/synchronizer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711515575494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711515575494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine_Example-SM " "Found design unit 1: State_Machine_Example-SM" {  } { { "State_Machine_Example.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/State_Machine_Example.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711515575496 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine_Example " "Found entity 1: State_Machine_Example" {  } { { "State_Machine_Example.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/State_Machine_Example.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711515575496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711515575496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711515575497 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711515575497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711515575497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_inverters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pb_inverters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PB_inverters-ckt " "Found design unit 1: PB_inverters-ckt" {  } { { "PB_inverters.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/PB_inverters.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711515575499 ""} { "Info" "ISGN_ENTITY_NAME" "1 PB_inverters " "Found entity 1: PB_inverters" {  } { { "PB_inverters.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/PB_inverters.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711515575499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711515575499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_filters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pb_filters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PB_filters-ckt " "Found design unit 1: PB_filters-ckt" {  } { { "PB_filters.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/PB_filters.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711515575501 ""} { "Info" "ISGN_ENTITY_NAME" "1 PB_filters " "Found entity 1: PB_filters" {  } { { "PB_filters.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/PB_filters.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711515575501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711515575501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711515575503 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711515575503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711515575503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "holding_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file holding_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 holding_register-circuit " "Found design unit 1: holding_register-circuit" {  } { { "holding_register.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/holding_register.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711515575505 ""} { "Info" "ISGN_ENTITY_NAME" "1 holding_register " "Found entity 1: holding_register" {  } { { "holding_register.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/holding_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711515575505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711515575505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_generator-rtl " "Found design unit 1: Clock_generator-rtl" {  } { { "clock_generator.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/clock_generator.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711515575507 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_generator " "Found entity 1: Clock_generator" {  } { { "clock_generator.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/clock_generator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711515575507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711515575507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine-main " "Found design unit 1: State_Machine-main" {  } { { "State_Machine.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/State_Machine.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711515575509 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine " "Found entity 1: State_Machine" {  } { { "State_Machine.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/State_Machine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711515575509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711515575509 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711515575542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_filters PB_filters:INST0 " "Elaborating entity \"PB_filters\" for hierarchy \"PB_filters:INST0\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST0" { Text "C:/Users/k8modi/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711515575551 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg4 PB_filters.vhd(36) " "VHDL Process Statement warning at PB_filters.vhd(36): signal \"sreg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PB_filters.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/PB_filters.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711515575552 "|LogicalStep_Lab4_top|PB_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg3 PB_filters.vhd(38) " "VHDL Process Statement warning at PB_filters.vhd(38): signal \"sreg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PB_filters.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/PB_filters.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711515575552 "|LogicalStep_Lab4_top|PB_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg2 PB_filters.vhd(39) " "VHDL Process Statement warning at PB_filters.vhd(39): signal \"sreg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PB_filters.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/PB_filters.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711515575552 "|LogicalStep_Lab4_top|PB_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg1 PB_filters.vhd(40) " "VHDL Process Statement warning at PB_filters.vhd(40): signal \"sreg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PB_filters.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/PB_filters.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711515575552 "|LogicalStep_Lab4_top|PB_filters:INST0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg0 PB_filters.vhd(41) " "VHDL Process Statement warning at PB_filters.vhd(41): signal \"sreg0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PB_filters.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/PB_filters.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711515575553 "|LogicalStep_Lab4_top|PB_filters:INST0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:INST1 " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "C:/Users/k8modi/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711515575554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_generator Clock_generator:INST2 " "Elaborating entity \"Clock_generator\" for hierarchy \"Clock_generator:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "C:/Users/k8modi/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711515575555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_inverters PB_inverters:INST3 " "Elaborating entity \"PB_inverters\" for hierarchy \"PB_inverters:INST3\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST3" { Text "C:/Users/k8modi/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711515575557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "holding_register holding_register:INST5 " "Elaborating entity \"holding_register\" for hierarchy \"holding_register:INST5\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST5" { Text "C:/Users/k8modi/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711515575559 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg holding_register.vhd(25) " "VHDL Process Statement warning at holding_register.vhd(25): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "holding_register.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/holding_register.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711515575560 "|LogicalStep_Lab4_top|holding_register:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din holding_register.vhd(25) " "VHDL Process Statement warning at holding_register.vhd(25): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "holding_register.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/holding_register.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711515575560 "|LogicalStep_Lab4_top|holding_register:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "register_clr holding_register.vhd(25) " "VHDL Process Statement warning at holding_register.vhd(25): signal \"register_clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "holding_register.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/holding_register.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711515575560 "|LogicalStep_Lab4_top|holding_register:INST6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Machine State_Machine:INST8 " "Elaborating entity \"State_Machine\" for hierarchy \"State_Machine:INST8\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST8" { Text "C:/Users/k8modi/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711515575561 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EW_req State_Machine.vhd(63) " "VHDL Process Statement warning at State_Machine.vhd(63): signal \"EW_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/State_Machine.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711515575562 "|LogicalStep_Lab4_top|State_Machine:INST8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NS_req State_Machine.vhd(63) " "VHDL Process Statement warning at State_Machine.vhd(63): signal \"NS_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/State_Machine.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711515575562 "|LogicalStep_Lab4_top|State_Machine:INST8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EW_req State_Machine.vhd(70) " "VHDL Process Statement warning at State_Machine.vhd(70): signal \"EW_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/State_Machine.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711515575562 "|LogicalStep_Lab4_top|State_Machine:INST8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NS_req State_Machine.vhd(70) " "VHDL Process Statement warning at State_Machine.vhd(70): signal \"NS_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/State_Machine.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711515575562 "|LogicalStep_Lab4_top|State_Machine:INST8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EW_req State_Machine.vhd(76) " "VHDL Process Statement warning at State_Machine.vhd(76): signal \"EW_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/State_Machine.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711515575562 "|LogicalStep_Lab4_top|State_Machine:INST8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NS_req State_Machine.vhd(76) " "VHDL Process Statement warning at State_Machine.vhd(76): signal \"NS_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/State_Machine.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711515575562 "|LogicalStep_Lab4_top|State_Machine:INST8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EW_req State_Machine.vhd(82) " "VHDL Process Statement warning at State_Machine.vhd(82): signal \"EW_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/State_Machine.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711515575562 "|LogicalStep_Lab4_top|State_Machine:INST8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NS_req State_Machine.vhd(82) " "VHDL Process Statement warning at State_Machine.vhd(82): signal \"NS_req\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "State_Machine.vhd" "" { Text "C:/Users/k8modi/ECE-124/Lab4/State_Machine.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1711515575562 "|LogicalStep_Lab4_top|State_Machine:INST8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST9 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST9\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST9" { Text "C:/Users/k8modi/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711515575563 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "simulation INST2 " "Port \"simulation\" does not exist in macrofunction \"INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "C:/Users/k8modi/ECE-124/Lab4/LogicalStep_Lab4_top.vhd" 111 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711515575577 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711515575583 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711515575696 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 27 00:59:35 2024 " "Processing ended: Wed Mar 27 00:59:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711515575696 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711515575696 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711515575696 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711515575696 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 18 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 18 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711515576305 ""}
