Info: Generated by version: 21.1 build 169
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/common/sld_jtag_host/ip/sld_jtag_host.ip --block-symbol-file --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/common/sld_jtag_host/ip/sld_jtag_host --family="Arria 10" --part=10AX115S2F45I1SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/common/sld_jtag_host/ip/sld_jtag_host.ip --synthesis=VERILOG --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/common/sld_jtag_host/ip/sld_jtag_host --family="Arria 10" --part=10AX115S2F45I1SG
Info: sld_jtag_host: "Transforming system: sld_jtag_host"
Info: sld_jtag_host: "Naming system components in system: sld_jtag_host"
Info: sld_jtag_host: "Processing generation queue"
Info: sld_jtag_host: "Generating: sld_jtag_host"
Info: sld_jtag_host: "Generating: altera_sld_jtag_bridge_host_wrapper"
Info: sld_jtag_host: Done "sld_jtag_host" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
