#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Jan 18 21:38:30 2026
# Process ID         : 24006
# Current directory  : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1
# Command line       : vivado project_1.xpr
# Log file           : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/vivado.log
# Journal file       : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/vivado.jou
# Running On         : audrey-Precision-5520
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i7-7820HQ CPU @ 2.90GHz
# CPU Frequency      : 3600.937 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16612 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18760 MB
# Available Virtual  : 14321 MB
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/audrey/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/audrey/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/audrey/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/ip_repo/SimpleCpu_Mult_1_0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/ip_repo/SimpleCpu_Mult_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/audrey/Documents/Verilog_course/IP_project/ip_repo/simpleCpu_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/audrey/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 8194.500 ; gain = 685.742 ; free physical = 4500 ; free virtual = 12749
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:16:47
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-14:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887404240556A
set_property PROGRAM.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1435] Device xc7s50 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- user.org:user:simpleCpu:1.0 - simpleCpu_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- user.org:user:MyCpuMult:1.0 - MyCpuMult_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <design_1> from block design file </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
set_property location {6 2027 216} [get_bd_cells axi_gpio_0]
startgroup
set_property CONFIG.C_GPIO_WIDTH {16} [get_bd_cells axi_gpio_0]
endgroup
save_bd_design
Wrote  : </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41C0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M05_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8890.527 ; gain = 0.000 ; free physical = 249 ; free virtual = 9798
make_wrapper -files [get_files /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Wrote  : </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
Exporting to file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 8996.852 ; gain = 0.000 ; free physical = 356 ; free virtual = 9765
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 55331e234b0be59e to dir: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_sim_netlist.vhdl to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_stub.vhdl to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0.dcp to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_stub.v to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/ip/2024.2/5/5/55331e234b0be59e/design_1_axi_smc_0_sim_netlist.v to /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 55331e234b0be59e; cache size = 57.474 MB.
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_0_0
export_ip_user_files -of_objects [get_files /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_gpio_0_0_synth_1 -jobs 2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_0_0
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
[Sun Jan 18 22:21:02 2026] Launched design_1_axi_gpio_0_0_synth_1...
Run output will be captured here: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/design_1_axi_gpio_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.cache/compile_simlib/riviera}] -of_objects [get_files /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files -ipstatic_source_dir /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
write_bd_tcl -force /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1.tcl
WARNING: [BD 41-2937] The design that will be created by this Tcl script contains the following user IPs:
/simpleCpu_0, /MyCpuMult_0
Please add the following user repository(s):
/home/audrey/Documents/Verilog_course/IP_project/ip_repo/simpleCpu_1_0
/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd
before sourcing this Tcl script or use write_project_tcl.
INFO: [BD 5-148] Tcl file written out </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1.tcl>.

write_hw_platform -fixed -force -file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (/home/audrey/Xilinx/Vivado/2024.2/data/embeddedsw) loading 0 seconds
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
launch_runs synth_1 -jobs 2
[Sun Jan 18 22:26:00 2026] Launched synth_1...
Run output will be captured here: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_MyCpuMult_0_0/design_1_MyCpuMult_0_0.dcp' for cell 'design_1_i/MyCpuMult_0'
INFO: [Project 1-454] Reading design checkpoint '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.dcp' for cell 'design_1_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp' for cell 'design_1_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_simpleCpu_0_0/design_1_simpleCpu_0_0.dcp' for cell 'design_1_i/simpleCpu_0'
INFO: [Project 1-454] Reading design checkpoint '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.28 . Memory (MB): peak = 9530.461 ; gain = 0.000 ; free physical = 1667 ; free virtual = 9544
INFO: [Netlist 29-17] Analyzing 323 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Finished Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.xdc] for cell 'design_1_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0.xdc] for cell 'design_1_i/axi_intc_0/U0'
Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:54]
Finished Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/constrs_1/new/timingConstraint.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_100MHz' already exists, overwriting the previous clock with the same name. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/constrs_1/new/timingConstraint.xdc:1]
Finished Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/constrs_1/new/timingConstraint.xdc]
Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/constrs_1/new/pinAssignment.xdc]
Finished Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/constrs_1/new/pinAssignment.xdc]
Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Finished Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0_clocks.xdc] for cell 'design_1_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/design_1_axi_intc_0_0_clocks.xdc] for cell 'design_1_i/axi_intc_0/U0'
INFO: [Project 1-1714] 89 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9893.637 ; gain = 0.000 ; free physical = 1166 ; free virtual = 9073
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 10129.633 ; gain = 599.172 ; free physical = 854 ; free virtual = 8784
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_100MHz]]
undo
INFO: [Common 17-17] undo 'set_property IOSTANDARD LVCMOS33 [get_ports [list clk_100MHz]]'
set_property IOSTANDARD LVCMOS33 [get_ports [list {gpio_tri_o[15]} {gpio_tri_o[14]} {gpio_tri_o[13]} {gpio_tri_o[12]} {gpio_tri_o[11]} {gpio_tri_o[10]} {gpio_tri_o[9]} {gpio_tri_o[8]} {gpio_tri_o[7]} {gpio_tri_o[6]} {gpio_tri_o[5]} {gpio_tri_o[4]} {gpio_tri_o[3]} {gpio_tri_o[2]} {gpio_tri_o[1]} {gpio_tri_o[0]}]]
place_ports {gpio_tri_o[0]} C1
place_ports {gpio_tri_o[1]} C14
set_property package_pin "" [get_ports [list  {gpio_tri_o[2]}]]
place_ports {gpio_tri_o[0]} C13
place_ports {gpio_tri_o[2]} D14
place_ports {gpio_tri_o[3]} D15
place_ports {gpio_tri_o[4]} D16
place_ports {gpio_tri_o[5]} F18
place_ports {gpio_tri_o[6]} E17
place_ports {gpio_tri_o[7]} D17
place_ports {gpio_tri_o[8]} C17
place_ports {gpio_tri_o[9]} B18
place_ports {gpio_tri_o[10]} A17
place_ports {gpio_tri_o[11]} B17
place_ports {gpio_tri_o[12]} C18
place_ports {gpio_tri_o[13]} D18
place_ports {gpio_tri_o[14]} E18
place_ports {gpio_tri_o[15]} G17
save_constraints
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10129.633 ; gain = 0.000 ; free physical = 607 ; free virtual = 8585
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10129.633 ; gain = 0.000 ; free physical = 607 ; free virtual = 8585
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10136.543 ; gain = 6.910 ; free physical = 607 ; free virtual = 8586
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.02 . Memory (MB): peak = 10140.035 ; gain = 10.402 ; free physical = 607 ; free virtual = 8586
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10140.035 ; gain = 0.000 ; free physical = 607 ; free virtual = 8586
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10140.035 ; gain = 0.000 ; free physical = 607 ; free virtual = 8586
Write Physdb Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.04 . Memory (MB): peak = 10140.035 ; gain = 10.402 ; free physical = 607 ; free virtual = 8586
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Sun Jan 18 22:35:31 2026] Launched impl_1...
Run output will be captured here: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: /home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/design_1_wrapper.xsa
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:]
open_bd_design {/home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: AMD recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
set_property location {2 362 160} [get_bd_cells ila_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.ALL_PROBE_SAME_MU {true} \
  CONFIG.C_MONITOR_TYPE {Native} \
  CONFIG.C_NUM_OF_PROBES {33} \
] [get_bd_cells ila_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.C_MONITOR_TYPE {AXI} \
  CONFIG.C_SLOT_0_AXI_PROTOCOL {AXI4LITE} \
] [get_bd_cells ila_0]
set_property location {3 1103 130} [get_bd_cells ila_0]
regenerate_bd_layout
set_property location {4.5 1516 23} [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/probe5] [get_bd_pins ila_0/probe17]
WARNING: [BD 41-1306] The connection to interface pin </ila_0/probe5> is being overridden by the user with net <Net>. This pin will not be connected as a part of interface connection <SLOT_0_AXI>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
WARNING: [BD 41-1306] The connection to interface pin </ila_0/probe17> is being overridden by the user with net <Net>. This pin will not be connected as a part of interface connection <SLOT_0_AXI>, and might not recreate the connectivity as expected using the writ_bd_tcl command.
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins ila_0/probe5] [get_bd_pins ila_0/probe17]'
save_bd_design
Wrote  : </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
connect_bd_intf_net [get_bd_intf_pins ila_0/SLOT_0_AXI] [get_bd_intf_pins axi_smc/M01_AXI]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ila_0/clk]
save_bd_design
Wrote  : </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
INFO: [BD 5-943] Reserving offset range <0x4060_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x41C0_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x44A1_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M05_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in Low-Area Mode.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 10709.871 ; gain = 0.000 ; free physical = 516 ; free virtual = 7420
save_bd_design
Wrote  : </home/audrey/Documents/Verilog_course/sim_mb_customIP_multAdd/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 19 11:17:51 2026...
