

================================================================
== Vitis HLS Report for 'aes_encrypt_block_Pipeline_loop_aes_sub_bytes'
================================================================
* Date:           Sat Dec 10 15:24:56 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.944 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_aes_sub_bytes  |       16|       16|         2|          1|          1|    16|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   3849|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     265|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     265|   3903|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |i_4_fu_84_p2           |         +|   0|  0|    13|           5|           1|
    |and_ln368_fu_157_p2    |       and|   0|  0|   128|         128|         128|
    |icmp_ln63_fu_78_p2     |      icmp|   0|  0|    10|           5|           6|
    |lshr_ln186_fu_131_p2   |      lshr|   0|  0|  2171|        2045|        2048|
    |lshr_ln668_fu_109_p2   |      lshr|   0|  0|   423|         128|         128|
    |p_Result_s_fu_173_p2   |        or|   0|  0|   128|         128|         128|
    |shl_ln368_1_fu_167_p2  |       shl|   0|  0|   423|         128|         128|
    |shl_ln368_fu_145_p2    |       shl|   0|  0|   423|           8|         128|
    |ap_enable_pp0          |       xor|   0|  0|     2|           1|           2|
    |xor_ln368_fu_151_p2    |       xor|   0|  0|   128|         128|           2|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  3849|        2704|        2699|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_Val2_load_1  |   9|          2|  128|        256|
    |i_fu_44                         |   9|          2|    5|         10|
    |p_Val2_s_fu_48                  |   9|          2|  128|        256|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  54|         12|  264|        528|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |i_fu_44                  |    5|   0|    5|          0|
    |p_Result_s_reg_210       |  128|   0|  128|          0|
    |p_Val2_s_fu_48           |  128|   0|  128|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  265|   0|  265|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_sub_bytes|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_sub_bytes|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_sub_bytes|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_sub_bytes|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_sub_bytes|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_sub_bytes|  return value|
|state_promoted_i_reload  |   in|  128|     ap_none|                        state_promoted_i_reload|        scalar|
|t_out                    |  out|  128|      ap_vld|                                          t_out|       pointer|
|t_out_ap_vld             |  out|    1|      ap_vld|                                          t_out|       pointer|
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 6 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%state_promoted_i_reload_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %state_promoted_i_reload"   --->   Operation 7 'read' 'state_promoted_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i128 %state_promoted_i_reload_read, i128 %p_Val2_s"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i13"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.94>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_3 = load i5 %i" [hw-impl/src/pynqrypt.cpp:64]   --->   Operation 11 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.36ns)   --->   "%icmp_ln63 = icmp_eq  i5 %i_3, i5 16" [hw-impl/src/pynqrypt.cpp:63]   --->   Operation 13 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.78ns)   --->   "%i_4 = add i5 %i_3, i5 1" [hw-impl/src/pynqrypt.cpp:63]   --->   Operation 15 'add' 'i_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %for.inc.i13.split, void %_ZN6crypto8Pynqrypt13aes_sub_bytesER7ap_uintILi128EE.exit14.exitStub" [hw-impl/src/pynqrypt.cpp:63]   --->   Operation 16 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i128 %p_Val2_s"   --->   Operation 17 'load' 'p_Val2_load_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i5 %i_3" [hw-impl/src/pynqrypt.cpp:64]   --->   Operation 18 'trunc' 'trunc_ln64' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln64, i3 0" [hw-impl/src/pynqrypt.cpp:64]   --->   Operation 19 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln668 = zext i7 %shl_ln5"   --->   Operation 20 'zext' 'zext_ln668' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln668 = lshr i128 %p_Val2_load_1, i128 %zext_ln668"   --->   Operation 21 'lshr' 'lshr_ln668' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%trunc_ln668 = trunc i128 %lshr_ln668"   --->   Operation 22 'trunc' 'trunc_ln668' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln668, i3 0"   --->   Operation 23 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln186 = zext i11 %shl_ln6"   --->   Operation 24 'zext' 'zext_ln186' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%lshr_ln186 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186"   --->   Operation 25 'lshr' 'lshr_ln186' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%trunc_ln186 = trunc i2048 %lshr_ln186"   --->   Operation 26 'trunc' 'trunc_ln186' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i7 %shl_ln5"   --->   Operation 27 'zext' 'zext_ln368' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln368 = shl i128 255, i128 %zext_ln368"   --->   Operation 28 'shl' 'shl_ln368' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln368 = xor i128 %shl_ln368, i128 340282366920938463463374607431768211455"   --->   Operation 29 'xor' 'xor_ln368' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln368 = and i128 %p_Val2_load_1, i128 %xor_ln368"   --->   Operation 30 'and' 'and_ln368' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln368_1 = zext i8 %trunc_ln186"   --->   Operation 31 'zext' 'zext_ln368_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln368_1 = shl i128 %zext_ln368_1, i128 %zext_ln368"   --->   Operation 32 'shl' 'shl_ln368_1' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (5.94ns) (out node of the LUT)   --->   "%p_Result_s = or i128 %and_ln368, i128 %shl_ln368_1"   --->   Operation 33 'or' 'p_Result_s' <Predicate = (!icmp_ln63)> <Delay = 5.94> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln63 = store i5 %i_4, i5 %i" [hw-impl/src/pynqrypt.cpp:63]   --->   Operation 34 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Val2_load = load i128 %p_Val2_s"   --->   Operation 38 'load' 'p_Val2_load' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %t_out, i128 %p_Val2_load"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [hw-impl/src/pynqrypt.cpp:63]   --->   Operation 35 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln63 = store i128 %p_Result_s, i128 %p_Val2_s" [hw-impl/src/pynqrypt.cpp:63]   --->   Operation 36 'store' 'store_ln63' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.inc.i13" [hw-impl/src/pynqrypt.cpp:63]   --->   Operation 37 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_promoted_i_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                            (alloca           ) [ 0110]
p_Val2_s                     (alloca           ) [ 0111]
state_promoted_i_reload_read (read             ) [ 0000]
store_ln0                    (store            ) [ 0000]
store_ln0                    (store            ) [ 0000]
br_ln0                       (br               ) [ 0000]
i_3                          (load             ) [ 0000]
specpipeline_ln0             (specpipeline     ) [ 0000]
icmp_ln63                    (icmp             ) [ 0110]
empty                        (speclooptripcount) [ 0000]
i_4                          (add              ) [ 0000]
br_ln63                      (br               ) [ 0000]
p_Val2_load_1                (load             ) [ 0000]
trunc_ln64                   (trunc            ) [ 0000]
shl_ln5                      (bitconcatenate   ) [ 0000]
zext_ln668                   (zext             ) [ 0000]
lshr_ln668                   (lshr             ) [ 0000]
trunc_ln668                  (trunc            ) [ 0000]
shl_ln6                      (bitconcatenate   ) [ 0000]
zext_ln186                   (zext             ) [ 0000]
lshr_ln186                   (lshr             ) [ 0000]
trunc_ln186                  (trunc            ) [ 0000]
zext_ln368                   (zext             ) [ 0000]
shl_ln368                    (shl              ) [ 0000]
xor_ln368                    (xor              ) [ 0000]
and_ln368                    (and              ) [ 0000]
zext_ln368_1                 (zext             ) [ 0000]
shl_ln368_1                  (shl              ) [ 0000]
p_Result_s                   (or               ) [ 0101]
store_ln63                   (store            ) [ 0000]
specloopname_ln63            (specloopname     ) [ 0000]
store_ln63                   (store            ) [ 0000]
br_ln63                      (br               ) [ 0000]
p_Val2_load                  (load             ) [ 0000]
write_ln0                    (write            ) [ 0000]
ret_ln0                      (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_promoted_i_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_promoted_i_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="t_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_Val2_s_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="state_promoted_i_reload_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="128" slack="0"/>
<pin id="54" dir="0" index="1" bw="128" slack="0"/>
<pin id="55" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_promoted_i_reload_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln0_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="128" slack="0"/>
<pin id="61" dir="0" index="2" bw="128" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln0_store_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="128" slack="0"/>
<pin id="67" dir="0" index="1" bw="128" slack="0"/>
<pin id="68" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln0_store_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="5" slack="0"/>
<pin id="73" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_3_load_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="5" slack="1"/>
<pin id="77" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="icmp_ln63_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="5" slack="0"/>
<pin id="80" dir="0" index="1" bw="5" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_4_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_Val2_load_1_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="128" slack="1"/>
<pin id="92" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_1/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="trunc_ln64_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="shl_ln5_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="0"/>
<pin id="99" dir="0" index="1" bw="4" slack="0"/>
<pin id="100" dir="0" index="2" bw="1" slack="0"/>
<pin id="101" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="zext_ln668_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln668/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="lshr_ln668_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="128" slack="0"/>
<pin id="111" dir="0" index="1" bw="7" slack="0"/>
<pin id="112" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln668/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="trunc_ln668_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="128" slack="0"/>
<pin id="117" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln668/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="shl_ln6_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="0" index="2" bw="1" slack="0"/>
<pin id="123" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="zext_ln186_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="1" index="1" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="lshr_ln186_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2046" slack="0"/>
<pin id="133" dir="0" index="1" bw="11" slack="0"/>
<pin id="134" dir="1" index="2" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln186/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln186_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2048" slack="0"/>
<pin id="139" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln368_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="shl_ln368_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="0"/>
<pin id="147" dir="0" index="1" bw="7" slack="0"/>
<pin id="148" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln368/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="xor_ln368_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="128" slack="0"/>
<pin id="153" dir="0" index="1" bw="128" slack="0"/>
<pin id="154" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln368/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="and_ln368_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="128" slack="0"/>
<pin id="159" dir="0" index="1" bw="128" slack="0"/>
<pin id="160" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln368/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln368_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="shl_ln368_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="7" slack="0"/>
<pin id="170" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln368_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_Result_s_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="128" slack="0"/>
<pin id="175" dir="0" index="1" bw="128" slack="0"/>
<pin id="176" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln63_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="5" slack="1"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln63_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="128" slack="1"/>
<pin id="186" dir="0" index="1" bw="128" slack="2"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_Val2_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="128" slack="1"/>
<pin id="190" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="199" class="1005" name="p_Val2_s_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="128" slack="0"/>
<pin id="201" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="210" class="1005" name="p_Result_s_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="128" slack="1"/>
<pin id="212" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="42" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="52" pin="2"/><net_sink comp="65" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="75" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="75" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="75" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="90" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="105" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="109" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="130"><net_src comp="119" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="127" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="131" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="97" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="141" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="90" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="151" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="137" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="141" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="157" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="167" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="84" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="188" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="195"><net_src comp="44" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="202"><net_src comp="48" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="213"><net_src comp="173" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="184" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t_out | {2 }
 - Input state : 
	Port: aes_encrypt_block_Pipeline_loop_aes_sub_bytes : state_promoted_i_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln63 : 1
		i_4 : 1
		br_ln63 : 2
		trunc_ln64 : 1
		shl_ln5 : 2
		zext_ln668 : 3
		lshr_ln668 : 4
		trunc_ln668 : 5
		shl_ln6 : 6
		zext_ln186 : 7
		lshr_ln186 : 8
		trunc_ln186 : 9
		zext_ln368 : 3
		shl_ln368 : 4
		xor_ln368 : 5
		and_ln368 : 5
		zext_ln368_1 : 10
		shl_ln368_1 : 11
		p_Result_s : 12
		store_ln63 : 2
		write_ln0 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|   lshr   |            lshr_ln668_fu_109            |    0    |   423   |
|          |            lshr_ln186_fu_131            |    0    |   2171  |
|----------|-----------------------------------------|---------|---------|
|    xor   |             xor_ln368_fu_151            |    0    |   128   |
|----------|-----------------------------------------|---------|---------|
|    and   |             and_ln368_fu_157            |    0    |   128   |
|----------|-----------------------------------------|---------|---------|
|    or    |            p_Result_s_fu_173            |    0    |   128   |
|----------|-----------------------------------------|---------|---------|
|    shl   |             shl_ln368_fu_145            |    0    |    19   |
|          |            shl_ln368_1_fu_167           |    0    |    17   |
|----------|-----------------------------------------|---------|---------|
|    add   |                i_4_fu_84                |    0    |    13   |
|----------|-----------------------------------------|---------|---------|
|   icmp   |             icmp_ln63_fu_78             |    0    |    9    |
|----------|-----------------------------------------|---------|---------|
|   read   | state_promoted_i_reload_read_read_fu_52 |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   write  |          write_ln0_write_fu_58          |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |             trunc_ln64_fu_93            |    0    |    0    |
|   trunc  |            trunc_ln668_fu_115           |    0    |    0    |
|          |            trunc_ln186_fu_137           |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|bitconcatenate|              shl_ln5_fu_97              |    0    |    0    |
|          |              shl_ln6_fu_119             |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |            zext_ln668_fu_105            |    0    |    0    |
|   zext   |            zext_ln186_fu_127            |    0    |    0    |
|          |            zext_ln368_fu_141            |    0    |    0    |
|          |           zext_ln368_1_fu_163           |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    0    |   3036  |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_192    |    5   |
|p_Result_s_reg_210|   128  |
| p_Val2_s_reg_199 |   128  |
+------------------+--------+
|       Total      |   261  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  3036  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   261  |    -   |
+-----------+--------+--------+
|   Total   |   261  |  3036  |
+-----------+--------+--------+
