--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/f3nr1r/Manual_Softwares/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Main_TOP.twx Main_TOP.ncd -o
Main_TOP.twr Main_TOP.pcf -ucf IOPinout.ucf

Design file:              Main_TOP.ncd
Physical constraint file: Main_TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: U1/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: U1/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "U1/clkout1" derived from  NET 
"U1/clkin1" PERIOD = 10 ns HIGH 50%; 
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "U1/clkout1" derived from
 NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;

--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: U1/clkout2_buf/I0
  Logical resource: U1/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: U1/clkout1
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CLK_dac_o_OBUF/CLK0
  Logical resource: ODDR2_inst/CK0
  Location pin: OLOGIC_X2Y62.CLK0
  Clock network: clk_dac_s
--------------------------------------------------------------------------------
Slack: 8.597ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CLK_dac_o_OBUF/CLK1
  Logical resource: ODDR2_inst/CK1
  Location pin: OLOGIC_X2Y62.CLK1
  Clock network: clk_dac_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "U1/clkout0" derived from  NET 
"U1/clkin1" PERIOD = 10 ns HIGH 50%; 
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 232129 paths analyzed, 1872 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.097ns.
--------------------------------------------------------------------------------

Paths for end point U5/read_addr_s_6 (SLICE_X15Y36.C2), 12978 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/inc_rd_addr_o_0 (FF)
  Destination:          U5/read_addr_s_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.988ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.238 - 0.252)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/inc_rd_addr_o_0 to U5/read_addr_s_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   U3/inc_rd_addr_o<3>
                                                       U3/inc_rd_addr_o_0
    SLICE_X16Y35.A3      net (fanout=3)        0.854   U3/inc_rd_addr_o<0>
    SLICE_X16Y35.DMUX    Topad                 0.566   U5/D_SRAM_o_s<5>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<3>
    SLICE_X12Y36.B2      net (fanout=1)        0.911   U5/read_addr_s[14]_GND_38_o_add_13_OUT<3>
    SLICE_X12Y36.COUT    Topcyb                0.380   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<3>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_lut<1>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<3>
    SLICE_X12Y37.COUT    Tbyp                  0.076   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X12Y35.A5      net (fanout=16)       0.714   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o
    SLICE_X12Y35.A       Tilo                  0.203   U3/max_rd_addr_o<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_A_B101
    SLICE_X14Y36.A5      net (fanout=1)        0.487   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_A_rs_B<4>
    SLICE_X14Y36.AMUX    Tilo                  0.251   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs4
    SLICE_X14Y36.BX      net (fanout=2)        1.514   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs4
    SLICE_X14Y36.CQ      Tito_logic            0.721   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>_6
                                                       U5/read_addr_s[14]_GND_38_o_mux_14_OUT<6>_rt
    SLICE_X15Y36.C2      net (fanout=1)        0.595   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<6>
    SLICE_X15Y36.CLK     Tas                   0.322   U5/read_addr_s<10>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_23_OUT121
                                                       U5/read_addr_s_6
    -------------------------------------------------  ---------------------------
    Total                                      7.988ns (2.910ns logic, 5.078ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/inc_rd_addr_o_0 (FF)
  Destination:          U5/read_addr_s_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.937ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.238 - 0.252)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/inc_rd_addr_o_0 to U5/read_addr_s_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   U3/inc_rd_addr_o<3>
                                                       U3/inc_rd_addr_o_0
    SLICE_X16Y35.A3      net (fanout=3)        0.854   U3/inc_rd_addr_o<0>
    SLICE_X16Y35.CMUX    Topac                 0.537   U5/D_SRAM_o_s<5>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<3>
    SLICE_X12Y36.B1      net (fanout=1)        0.889   U5/read_addr_s[14]_GND_38_o_add_13_OUT<2>
    SLICE_X12Y36.COUT    Topcyb                0.380   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<3>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_lut<1>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<3>
    SLICE_X12Y37.COUT    Tbyp                  0.076   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X12Y35.A5      net (fanout=16)       0.714   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o
    SLICE_X12Y35.A       Tilo                  0.203   U3/max_rd_addr_o<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_A_B101
    SLICE_X14Y36.A5      net (fanout=1)        0.487   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_A_rs_B<4>
    SLICE_X14Y36.AMUX    Tilo                  0.251   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs4
    SLICE_X14Y36.BX      net (fanout=2)        1.514   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs4
    SLICE_X14Y36.CQ      Tito_logic            0.721   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>_6
                                                       U5/read_addr_s[14]_GND_38_o_mux_14_OUT<6>_rt
    SLICE_X15Y36.C2      net (fanout=1)        0.595   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<6>
    SLICE_X15Y36.CLK     Tas                   0.322   U5/read_addr_s<10>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_23_OUT121
                                                       U5/read_addr_s_6
    -------------------------------------------------  ---------------------------
    Total                                      7.937ns (2.881ns logic, 5.056ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/inc_rd_addr_o_0 (FF)
  Destination:          U5/read_addr_s_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.929ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.238 - 0.252)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/inc_rd_addr_o_0 to U5/read_addr_s_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   U3/inc_rd_addr_o<3>
                                                       U3/inc_rd_addr_o_0
    SLICE_X16Y35.A3      net (fanout=3)        0.854   U3/inc_rd_addr_o<0>
    SLICE_X16Y35.COUT    Topcya                0.379   U5/D_SRAM_o_s<5>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<3>
    SLICE_X16Y36.COUT    Tbyp                  0.076   U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<7>
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<7>
    SLICE_X16Y37.COUT    Tbyp                  0.076   U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<11>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<11>
    SLICE_X16Y38.BMUX    Tcinb                 0.292   U5/read_addr_s[14]_GND_38_o_add_13_OUT<14>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_xor<14>
    SLICE_X12Y37.C3      net (fanout=1)        0.765   U5/read_addr_s[14]_GND_38_o_add_13_OUT<13>
    SLICE_X12Y37.COUT    Topcyc                0.280   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_lutdi6
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X12Y35.A5      net (fanout=16)       0.714   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o
    SLICE_X12Y35.A       Tilo                  0.203   U3/max_rd_addr_o<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_A_B101
    SLICE_X14Y36.A5      net (fanout=1)        0.487   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_A_rs_B<4>
    SLICE_X14Y36.AMUX    Tilo                  0.251   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs4
    SLICE_X14Y36.BX      net (fanout=2)        1.514   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs4
    SLICE_X14Y36.CQ      Tito_logic            0.721   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>_6
                                                       U5/read_addr_s[14]_GND_38_o_mux_14_OUT<6>_rt
    SLICE_X15Y36.C2      net (fanout=1)        0.595   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<6>
    SLICE_X15Y36.CLK     Tas                   0.322   U5/read_addr_s<10>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_23_OUT121
                                                       U5/read_addr_s_6
    -------------------------------------------------  ---------------------------
    Total                                      7.929ns (2.991ns logic, 4.938ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point U5/read_addr_s_11 (SLICE_X14Y39.A4), 23793 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/inc_rd_addr_o_0 (FF)
  Destination:          U5/read_addr_s_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.956ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.230 - 0.252)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/inc_rd_addr_o_0 to U5/read_addr_s_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   U3/inc_rd_addr_o<3>
                                                       U3/inc_rd_addr_o_0
    SLICE_X16Y35.A3      net (fanout=3)        0.854   U3/inc_rd_addr_o<0>
    SLICE_X16Y35.DMUX    Topad                 0.566   U5/D_SRAM_o_s<5>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<3>
    SLICE_X12Y36.B2      net (fanout=1)        0.911   U5/read_addr_s[14]_GND_38_o_add_13_OUT<3>
    SLICE_X12Y36.COUT    Topcyb                0.380   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<3>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_lut<1>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<3>
    SLICE_X12Y37.COUT    Tbyp                  0.076   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X12Y35.A5      net (fanout=16)       0.714   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o
    SLICE_X12Y35.A       Tilo                  0.203   U3/max_rd_addr_o<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_A_B101
    SLICE_X14Y36.A5      net (fanout=1)        0.487   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_A_rs_B<4>
    SLICE_X14Y36.AMUX    Tilo                  0.251   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs4
    SLICE_X14Y36.BX      net (fanout=2)        1.514   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs4
    SLICE_X14Y36.COUT    Tbxcy                 0.157   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>_6
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>7
    SLICE_X14Y37.DQ      Tito_logic            0.676   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<11>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>_10
                                                       U5/read_addr_s[14]_GND_38_o_mux_14_OUT<11>_rt
    SLICE_X14Y39.A4      net (fanout=1)        0.429   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<11>
    SLICE_X14Y39.CLK     Tas                   0.341   U5/read_addr_s<14>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_23_OUT31
                                                       U5/read_addr_s_11
    -------------------------------------------------  ---------------------------
    Total                                      7.956ns (3.041ns logic, 4.915ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/inc_rd_addr_o_0 (FF)
  Destination:          U5/read_addr_s_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.905ns (Levels of Logic = 8)
  Clock Path Skew:      -0.022ns (0.230 - 0.252)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/inc_rd_addr_o_0 to U5/read_addr_s_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   U3/inc_rd_addr_o<3>
                                                       U3/inc_rd_addr_o_0
    SLICE_X16Y35.A3      net (fanout=3)        0.854   U3/inc_rd_addr_o<0>
    SLICE_X16Y35.CMUX    Topac                 0.537   U5/D_SRAM_o_s<5>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<3>
    SLICE_X12Y36.B1      net (fanout=1)        0.889   U5/read_addr_s[14]_GND_38_o_add_13_OUT<2>
    SLICE_X12Y36.COUT    Topcyb                0.380   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<3>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_lut<1>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<3>
    SLICE_X12Y37.COUT    Tbyp                  0.076   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X12Y35.A5      net (fanout=16)       0.714   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o
    SLICE_X12Y35.A       Tilo                  0.203   U3/max_rd_addr_o<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_A_B101
    SLICE_X14Y36.A5      net (fanout=1)        0.487   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_A_rs_B<4>
    SLICE_X14Y36.AMUX    Tilo                  0.251   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs4
    SLICE_X14Y36.BX      net (fanout=2)        1.514   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs4
    SLICE_X14Y36.COUT    Tbxcy                 0.157   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>_6
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>7
    SLICE_X14Y37.DQ      Tito_logic            0.676   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<11>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>_10
                                                       U5/read_addr_s[14]_GND_38_o_mux_14_OUT<11>_rt
    SLICE_X14Y39.A4      net (fanout=1)        0.429   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<11>
    SLICE_X14Y39.CLK     Tas                   0.341   U5/read_addr_s<14>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_23_OUT31
                                                       U5/read_addr_s_11
    -------------------------------------------------  ---------------------------
    Total                                      7.905ns (3.012ns logic, 4.893ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/inc_rd_addr_o_0 (FF)
  Destination:          U5/read_addr_s_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.897ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.230 - 0.252)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/inc_rd_addr_o_0 to U5/read_addr_s_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   U3/inc_rd_addr_o<3>
                                                       U3/inc_rd_addr_o_0
    SLICE_X16Y35.A3      net (fanout=3)        0.854   U3/inc_rd_addr_o<0>
    SLICE_X16Y35.COUT    Topcya                0.379   U5/D_SRAM_o_s<5>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<3>
    SLICE_X16Y36.COUT    Tbyp                  0.076   U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<7>
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<7>
    SLICE_X16Y37.COUT    Tbyp                  0.076   U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<11>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<11>
    SLICE_X16Y38.BMUX    Tcinb                 0.292   U5/read_addr_s[14]_GND_38_o_add_13_OUT<14>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_xor<14>
    SLICE_X12Y37.C3      net (fanout=1)        0.765   U5/read_addr_s[14]_GND_38_o_add_13_OUT<13>
    SLICE_X12Y37.COUT    Topcyc                0.280   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_lutdi6
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X12Y35.A5      net (fanout=16)       0.714   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o
    SLICE_X12Y35.A       Tilo                  0.203   U3/max_rd_addr_o<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_A_B101
    SLICE_X14Y36.A5      net (fanout=1)        0.487   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_A_rs_B<4>
    SLICE_X14Y36.AMUX    Tilo                  0.251   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs4
    SLICE_X14Y36.BX      net (fanout=2)        1.514   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs4
    SLICE_X14Y36.COUT    Tbxcy                 0.157   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>_6
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>7
    SLICE_X14Y37.DQ      Tito_logic            0.676   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<11>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>_10
                                                       U5/read_addr_s[14]_GND_38_o_mux_14_OUT<11>_rt
    SLICE_X14Y39.A4      net (fanout=1)        0.429   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<11>
    SLICE_X14Y39.CLK     Tas                   0.341   U5/read_addr_s<14>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_23_OUT31
                                                       U5/read_addr_s_11
    -------------------------------------------------  ---------------------------
    Total                                      7.897ns (3.122ns logic, 4.775ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point U5/read_addr_s_8 (SLICE_X15Y35.B4), 17304 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/inc_rd_addr_o_0 (FF)
  Destination:          U5/read_addr_s_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.966ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.240 - 0.252)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/inc_rd_addr_o_0 to U5/read_addr_s_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   U3/inc_rd_addr_o<3>
                                                       U3/inc_rd_addr_o_0
    SLICE_X16Y35.A3      net (fanout=3)        0.854   U3/inc_rd_addr_o<0>
    SLICE_X16Y35.DMUX    Topad                 0.566   U5/D_SRAM_o_s<5>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<3>
    SLICE_X12Y36.B2      net (fanout=1)        0.911   U5/read_addr_s[14]_GND_38_o_add_13_OUT<3>
    SLICE_X12Y36.COUT    Topcyb                0.380   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<3>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_lut<1>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<3>
    SLICE_X12Y37.COUT    Tbyp                  0.076   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X12Y35.A5      net (fanout=16)       0.714   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o
    SLICE_X12Y35.A       Tilo                  0.203   U3/max_rd_addr_o<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_A_B101
    SLICE_X14Y36.A5      net (fanout=1)        0.487   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_A_rs_B<4>
    SLICE_X14Y36.AMUX    Tilo                  0.251   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs4
    SLICE_X14Y36.BX      net (fanout=2)        1.514   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs4
    SLICE_X14Y36.COUT    Tbxcy                 0.157   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>_6
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>7
    SLICE_X14Y37.AQ      Tito_logic            0.581   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<11>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>_10
                                                       U5/read_addr_s[14]_GND_38_o_mux_14_OUT<8>_rt
    SLICE_X15Y35.B4      net (fanout=1)        0.648   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<8>
    SLICE_X15Y35.CLK     Tas                   0.227   U5/read_addr_s<3>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_23_OUT141
                                                       U5/read_addr_s_8
    -------------------------------------------------  ---------------------------
    Total                                      7.966ns (2.832ns logic, 5.134ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/inc_rd_addr_o_0 (FF)
  Destination:          U5/read_addr_s_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.915ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.240 - 0.252)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/inc_rd_addr_o_0 to U5/read_addr_s_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   U3/inc_rd_addr_o<3>
                                                       U3/inc_rd_addr_o_0
    SLICE_X16Y35.A3      net (fanout=3)        0.854   U3/inc_rd_addr_o<0>
    SLICE_X16Y35.CMUX    Topac                 0.537   U5/D_SRAM_o_s<5>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<3>
    SLICE_X12Y36.B1      net (fanout=1)        0.889   U5/read_addr_s[14]_GND_38_o_add_13_OUT<2>
    SLICE_X12Y36.COUT    Topcyb                0.380   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<3>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_lut<1>
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<3>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<3>
    SLICE_X12Y37.COUT    Tbyp                  0.076   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X12Y35.A5      net (fanout=16)       0.714   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o
    SLICE_X12Y35.A       Tilo                  0.203   U3/max_rd_addr_o<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_A_B101
    SLICE_X14Y36.A5      net (fanout=1)        0.487   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_A_rs_B<4>
    SLICE_X14Y36.AMUX    Tilo                  0.251   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs4
    SLICE_X14Y36.BX      net (fanout=2)        1.514   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs4
    SLICE_X14Y36.COUT    Tbxcy                 0.157   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>_6
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>7
    SLICE_X14Y37.AQ      Tito_logic            0.581   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<11>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>_10
                                                       U5/read_addr_s[14]_GND_38_o_mux_14_OUT<8>_rt
    SLICE_X15Y35.B4      net (fanout=1)        0.648   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<8>
    SLICE_X15Y35.CLK     Tas                   0.227   U5/read_addr_s<3>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_23_OUT141
                                                       U5/read_addr_s_8
    -------------------------------------------------  ---------------------------
    Total                                      7.915ns (2.803ns logic, 5.112ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/inc_rd_addr_o_0 (FF)
  Destination:          U5/read_addr_s_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.907ns (Levels of Logic = 10)
  Clock Path Skew:      -0.012ns (0.240 - 0.252)
  Source Clock:         DCM_CLK_s rising at 0.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/inc_rd_addr_o_0 to U5/read_addr_s_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   U3/inc_rd_addr_o<3>
                                                       U3/inc_rd_addr_o_0
    SLICE_X16Y35.A3      net (fanout=3)        0.854   U3/inc_rd_addr_o<0>
    SLICE_X16Y35.COUT    Topcya                0.379   U5/D_SRAM_o_s<5>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_lut<0>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<3>
    SLICE_X16Y36.COUT    Tbyp                  0.076   U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<7>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<7>
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<7>
    SLICE_X16Y37.COUT    Tbyp                  0.076   U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<11>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<11>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_cy<11>
    SLICE_X16Y38.BMUX    Tcinb                 0.292   U5/read_addr_s[14]_GND_38_o_add_13_OUT<14>
                                                       U5/Madd_read_addr_s[14]_GND_38_o_add_13_OUT_xor<14>
    SLICE_X12Y37.C3      net (fanout=1)        0.765   U5/read_addr_s[14]_GND_38_o_add_13_OUT<13>
    SLICE_X12Y37.COUT    Topcyc                0.280   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_lutdi6
                                                       U5/Mcompar_max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o_cy<7>
    SLICE_X12Y35.A5      net (fanout=16)       0.714   U5/max_rd_addr_i[14]_read_addr_s[14]_LessThan_11_o
    SLICE_X12Y35.A       Tilo                  0.203   U3/max_rd_addr_o<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_A_B101
    SLICE_X14Y36.A5      net (fanout=1)        0.487   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_A_rs_B<4>
    SLICE_X14Y36.AMUX    Tilo                  0.251   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs4
    SLICE_X14Y36.BX      net (fanout=2)        1.514   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs4
    SLICE_X14Y36.COUT    Tbxcy                 0.157   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<7>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>_6
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>7
    SLICE_X14Y37.AQ      Tito_logic            0.581   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<11>
                                                       U5/Mmux_read_addr_s[14]_GND_38_o_mux_14_OUT_rs_cy<0>_10
                                                       U5/read_addr_s[14]_GND_38_o_mux_14_OUT<8>_rt
    SLICE_X15Y35.B4      net (fanout=1)        0.648   U5/read_addr_s[14]_GND_38_o_mux_14_OUT<8>
    SLICE_X15Y35.CLK     Tas                   0.227   U5/read_addr_s<3>
                                                       U5/Mmux_mem_read_state[1]_read_addr_s[14]_wide_mux_23_OUT141
                                                       U5/read_addr_s_8
    -------------------------------------------------  ---------------------------
    Total                                      7.907ns (2.913ns logic, 4.994ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "U1/clkout0" derived from
 NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;

--------------------------------------------------------------------------------

Paths for end point U3/D_io_s_0 (SLICE_X6Y36.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/D_io_s_0 (FF)
  Destination:          U3/D_io_s_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCM_CLK_s rising at 10.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U3/D_io_s_0 to U3/D_io_s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y36.AQ       Tcko                  0.200   U3/D_io_s<2>
                                                       U3/D_io_s_0
    SLICE_X6Y36.A6       net (fanout=2)        0.022   U3/D_io_s<0>
    SLICE_X6Y36.CLK      Tah         (-Th)    -0.190   U3/D_io_s<2>
                                                       U3/Mmux_Sub_State[2]_Top_State[3]_mux_76_OUT11
                                                       U3/D_io_s_0
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point U5/fdiv_cnt_s_4 (SLICE_X14Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/fdiv_cnt_s_4 (FF)
  Destination:          U5/fdiv_cnt_s_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCM_CLK_s rising at 10.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/fdiv_cnt_s_4 to U5/fdiv_cnt_s_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.AQ      Tcko                  0.200   U5/fdiv_cnt_s<0>
                                                       U5/fdiv_cnt_s_4
    SLICE_X14Y42.A6      net (fanout=2)        0.023   U5/fdiv_cnt_s<4>
    SLICE_X14Y42.CLK     Tah         (-Th)    -0.190   U5/fdiv_cnt_s<0>
                                                       U5/Mmux_mem_read_state[1]_fdiv_cnt_s[4]_wide_mux_25_OUT5
                                                       U5/fdiv_cnt_s_4
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point U2/RD_o (SLICE_X14Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/RD_o (FF)
  Destination:          U2/RD_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCM_CLK_s rising at 10.000ns
  Destination Clock:    DCM_CLK_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/RD_o to U2/RD_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y33.DQ      Tcko                  0.200   U2/RD_o
                                                       U2/RD_o
    SLICE_X14Y33.D6      net (fanout=2)        0.025   U2/RD_o
    SLICE_X14Y33.CLK     Tah         (-Th)    -0.190   U2/RD_o
                                                       U2/Mmux_read_state[1]_RD_o_Mux_15_o11
                                                       U2/RD_o
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "U1/clkout0" derived from
 NET "U1/clkin1" PERIOD = 10 ns HIGH 50%;

--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: DCM_CLK_s
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y6.CLKB
  Clock network: DCM_CLK_s
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: DCM_CLK_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "CLK_dac_o" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for U1/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|U1/clkin1                      |     10.000ns|      3.334ns|      8.097ns|            0|            0|            0|       232129|
| U1/clkout1                    |     10.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| U1/clkout0                    |     10.000ns|      8.097ns|          N/A|            0|            0|       232129|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_i          |    8.097|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 232129 paths, 0 nets, and 2527 connections

Design statistics:
   Minimum period:   8.097ns{1}   (Maximum frequency: 123.503MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 21 20:09:30 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



