<stg><name>findLargestResidual</name>


<trans_list>

<trans id="276" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
<literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="6" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp><and_exp><literal name="or_ln184_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln187_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="7" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln187_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="9" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
<literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="12" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="25" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="26" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="28" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="1"/>
<literal name="icmp_ln212_3" val="1"/>
<literal name="icmp_ln213_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln212_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp><and_exp><literal name="and_ln187_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="29" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln187_1" val="1"/>
<literal name="icmp_ln188" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln190_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="44" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln190_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="46" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
:0  %LRHLS_layerPopulatio = alloca i32

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
:1  %LRHLS_stubMap_size_s = alloca i32

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_size_s"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32">
<![CDATA[
:2  %LRHLS_largestResid_8 = alloca i1

]]></Node>
<StgValue><ssdm name="LRHLS_largestResid_8"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
:3  %LRHLS_largestResid_7 = alloca float

]]></Node>
<StgValue><ssdm name="LRHLS_largestResid_7"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
:4  %LRHLS_largestResid_6 = alloca i32

]]></Node>
<StgValue><ssdm name="LRHLS_largestResid_6"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
:5  %LRHLS_largestResid_5 = alloca float

]]></Node>
<StgValue><ssdm name="LRHLS_largestResid_5"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
:6  %LRHLS_largestResid_s = alloca i32

]]></Node>
<StgValue><ssdm name="LRHLS_largestResid_s"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %LRHLS_residuals_siz = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LRHLS_residuals_size_read)

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_siz"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %LRHLS_layerPopulatio_25 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LRHLS_layerPopulation_size_read)

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_25"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %LRHLS_stubMap_size_7 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LRHLS_stubMap_size_read)

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_size_7"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %LRHLS_stubs_size_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LRHLS_stubs_size_read)

]]></Node>
<StgValue><ssdm name="LRHLS_stubs_size_r"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %LRHLS_minLayersPS_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LRHLS_minLayersPS_read)

]]></Node>
<StgValue><ssdm name="LRHLS_minLayersPS_r"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %LRHLS_minLayers_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LRHLS_minLayers_read)

]]></Node>
<StgValue><ssdm name="LRHLS_minLayers_rea"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %LRHLS_numLayers_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LRHLS_numLayers_read)

]]></Node>
<StgValue><ssdm name="LRHLS_numLayers_rea"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %icmp_ln187 = icmp ugt i32 %LRHLS_stubs_size_r, 4

]]></Node>
<StgValue><ssdm name="icmp_ln187"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  store i32 0, i32* %LRHLS_largestResid_s

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  store float -1.000000e+00, float* %LRHLS_largestResid_5

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  store i32 0, i32* %LRHLS_largestResid_6

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  store float -1.000000e+00, float* %LRHLS_largestResid_7

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19  store i1 false, i1* %LRHLS_largestResid_8

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  store i32 %LRHLS_stubMap_size_7, i32* %LRHLS_stubMap_size_s

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  store i32 %LRHLS_layerPopulatio_25, i32* %LRHLS_layerPopulatio

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:0  %p_begin_0_rec = phi i32 [ 0, %0 ], [ %add_ln179, %.loopexit.backedge ]

]]></Node>
<StgValue><ssdm name="p_begin_0_rec"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="32">
<![CDATA[
.loopexit:1  %p_begin_0_rec_cast = zext i32 %p_begin_0_rec to i64

]]></Node>
<StgValue><ssdm name="p_begin_0_rec_cast"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="32">
<![CDATA[
.loopexit:2  %empty = trunc i32 %p_begin_0_rec to i6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.loopexit:3  %p_cast1 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %empty, i4 0)

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:4  %LRHLS_residuals_dat = getelementptr [30 x i32]* %LRHLS_residuals_data_first, i64 0, i64 %p_begin_0_rec_cast

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %icmp_ln179 = icmp eq i32 %p_begin_0_rec, %LRHLS_residuals_siz

]]></Node>
<StgValue><ssdm name="icmp_ln179"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:6  %add_ln179 = add i32 1, %p_begin_0_rec

]]></Node>
<StgValue><ssdm name="add_ln179"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %icmp_ln179, label %12, label %1

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %LRHLS_residuals_dat_1 = getelementptr [30 x i32]* %LRHLS_residuals_data_second_size_s, i64 0, i64 %p_begin_0_rec_cast

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="5">
<![CDATA[
:1  %LRHLS_residuals_dat_2 = load i32* %LRHLS_residuals_dat_1, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="32" op_5_bw="1">
<![CDATA[
:2  %tmp_s = call fastcc i32 @countLayers(i32 %LRHLS_numLayers_rea, i32 %LRHLS_stubs_size_r, [16 x i1]* %LRHLS_stubs_data_moduleHLS_psModule_s, [16 x i32]* %LRHLS_stubs_data_moduleHLS_layerId_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %LRHLS_layerPopulatio_36 = load i32* %LRHLS_layerPopulatio

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_36"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %LRHLS_stubMap_size_8 = load i32* %LRHLS_stubMap_size_s

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_size_8"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:2  %LRHLS_largestResid_3 = load i1* %LRHLS_largestResid_8

]]></Node>
<StgValue><ssdm name="LRHLS_largestResid_3"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %LRHLS_largestResid_4 = load float* %LRHLS_largestResid_7

]]></Node>
<StgValue><ssdm name="LRHLS_largestResid_4"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %LRHLS_largestResid_9 = load i32* %LRHLS_largestResid_6

]]></Node>
<StgValue><ssdm name="LRHLS_largestResid_9"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:5  %LRHLS_largestResid_10 = load float* %LRHLS_largestResid_5

]]></Node>
<StgValue><ssdm name="LRHLS_largestResid_10"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:6  %LRHLS_largestResid_11 = load i32* %LRHLS_largestResid_s

]]></Node>
<StgValue><ssdm name="LRHLS_largestResid_11"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="193" op_0_bw="193" op_1_bw="32">
<![CDATA[
:7  %mrv_03 = insertvalue { float, float, i32, i32, i1, i32, i32 } undef, float %LRHLS_largestResid_4, 0

]]></Node>
<StgValue><ssdm name="mrv_03"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="193" op_0_bw="193" op_1_bw="32">
<![CDATA[
:8  %mrv_14 = insertvalue { float, float, i32, i32, i1, i32, i32 } %mrv_03, float %LRHLS_largestResid_10, 1

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="193" op_0_bw="193" op_1_bw="32">
<![CDATA[
:9  %mrv_25 = insertvalue { float, float, i32, i32, i1, i32, i32 } %mrv_14, i32 %LRHLS_largestResid_11, 2

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="193" op_0_bw="193" op_1_bw="32">
<![CDATA[
:10  %mrv_36 = insertvalue { float, float, i32, i32, i1, i32, i32 } %mrv_25, i32 %LRHLS_largestResid_9, 3

]]></Node>
<StgValue><ssdm name="mrv_36"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="193" op_0_bw="193" op_1_bw="1">
<![CDATA[
:11  %mrv_47 = insertvalue { float, float, i32, i32, i1, i32, i32 } %mrv_36, i1 %LRHLS_largestResid_3, 4

]]></Node>
<StgValue><ssdm name="mrv_47"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="193" op_0_bw="193" op_1_bw="32">
<![CDATA[
:12  %mrv_5 = insertvalue { float, float, i32, i32, i1, i32, i32 } %mrv_47, i32 %LRHLS_stubMap_size_8, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="193" op_0_bw="193" op_1_bw="32">
<![CDATA[
:13  %mrv_6 = insertvalue { float, float, i32, i32, i1, i32, i32 } %mrv_5, i32 %LRHLS_layerPopulatio_36, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="193">
<![CDATA[
:14  ret { float, float, i32, i32, i1, i32, i32 } %mrv_6

]]></Node>
<StgValue><ssdm name="ret_ln194"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="5">
<![CDATA[
:1  %LRHLS_residuals_dat_2 = load i32* %LRHLS_residuals_dat_1, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_2"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="32" op_5_bw="1">
<![CDATA[
:2  %tmp_s = call fastcc i32 @countLayers(i32 %LRHLS_numLayers_rea, i32 %LRHLS_stubs_size_r, [16 x i1]* %LRHLS_stubs_data_moduleHLS_psModule_s, [16 x i32]* %LRHLS_stubs_data_moduleHLS_layerId_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %notPurged = icmp eq i32 %tmp_s, %LRHLS_stubs_size_r

]]></Node>
<StgValue><ssdm name="notPurged"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %icmp_ln184 = icmp ne i32 %LRHLS_residuals_dat_2, 1

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln184_1 = icmp ne i32 %tmp_s, %LRHLS_minLayers_rea

]]></Node>
<StgValue><ssdm name="icmp_ln184_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %or_ln184 = or i1 %notPurged, %icmp_ln184_1

]]></Node>
<StgValue><ssdm name="or_ln184"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_ln184_1 = or i1 %or_ln184, %icmp_ln184

]]></Node>
<StgValue><ssdm name="or_ln184_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="103" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="32" op_7_bw="32">
<![CDATA[
:4  %tmp_6 = call fastcc i32 @countLayers(i32 %LRHLS_numLayers_rea, i32 %LRHLS_stubs_size_r, [16 x i1]* %LRHLS_stubs_data_moduleHLS_psModule_s, [16 x i32]* %LRHLS_stubs_data_moduleHLS_layerId_s, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="32" op_7_bw="32">
<![CDATA[
:4  %tmp_6 = call fastcc i32 @countLayers(i32 %LRHLS_numLayers_rea, i32 %LRHLS_stubs_size_r, [16 x i1]* %LRHLS_stubs_data_moduleHLS_psModule_s, [16 x i32]* %LRHLS_stubs_data_moduleHLS_layerId_s, i1 true)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %or_ln184_1, label %2, label %.loopexit.backedge

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln187_1 = icmp eq i32 %tmp_6, %LRHLS_minLayersPS_r

]]></Node>
<StgValue><ssdm name="icmp_ln187_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln187 = and i1 %icmp_ln187_1, %icmp_ln187

]]></Node>
<StgValue><ssdm name="and_ln187"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge5

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge5:0  %p_begin2_0_rec = phi i32 [ 0, %2 ], [ %add_ln186, %._crit_edge5.backedge ]

]]></Node>
<StgValue><ssdm name="p_begin2_0_rec"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge5:1  %temp_5 = load i32* %LRHLS_layerPopulatio

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge5:2  %temp = load i32* %LRHLS_stubMap_size_s

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="32">
<![CDATA[
._crit_edge5:3  %empty_15 = trunc i32 %p_begin2_0_rec to i10

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge5:4  %empty_16 = add i10 %p_cast1, %empty_15

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge5:5  %p_cast = zext i10 %empty_16 to i64

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:6  %LRHLS_residuals_dat_3 = getelementptr [480 x float]* %LRHLS_residuals_data_second_data_phi, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_3"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:7  %LRHLS_residuals_dat_4 = getelementptr [480 x float]* %LRHLS_residuals_data_second_data_z, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_4"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:8  %LRHLS_residuals_dat_5 = getelementptr [480 x i32]* %LRHLS_residuals_data_second_data_layerId, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_5"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:9  %LRHLS_residuals_dat_6 = getelementptr [480 x i32]* %LRHLS_residuals_data_second_data_stubId, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_6"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:10  %LRHLS_residuals_dat_7 = getelementptr [480 x i1]* %LRHLS_residuals_data_second_data_ps, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_7"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:11  %icmp_ln186 = icmp eq i32 %p_begin2_0_rec, %LRHLS_residuals_dat_2

]]></Node>
<StgValue><ssdm name="icmp_ln186"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:12  %add_ln186 = add i32 1, %p_begin2_0_rec

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5:13  br i1 %icmp_ln186, label %.loopexit.backedge.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln186"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
<literal name="icmp_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="9">
<![CDATA[
:0  %LRHLS_residuals_dat_8 = load i1* %LRHLS_residuals_dat_7, align 1

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_8"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln184_1" val="1"/>
<literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.backedge.loopexit:0  br label %.loopexit.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp><and_exp><literal name="or_ln184_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.backedge:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="126" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="9">
<![CDATA[
:0  %LRHLS_residuals_dat_8 = load i1* %LRHLS_residuals_dat_7, align 1

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_8"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %and_ln187_1 = and i1 %and_ln187, %LRHLS_residuals_dat_8

]]></Node>
<StgValue><ssdm name="and_ln187_1"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %and_ln187_1, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln187_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="5">
<![CDATA[
:0  %LRHLS_residuals_dat_9 = load i32* %LRHLS_residuals_dat, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="130" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="5">
<![CDATA[
:0  %LRHLS_residuals_dat_9 = load i32* %LRHLS_residuals_dat, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_9"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i32 [ 0, %4 ], [ %i, %6 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln202 = icmp ult i32 %i_0_i, %temp

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i = add i32 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln202, label %6, label %arrayctor.loop.i.i.i.0

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln203 = zext i32 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LRHLS_stubMap_data_s = getelementptr [30 x i32]* %LRHLS_stubMap_data_first, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_s"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_stubMap_data_40 = load i32* %LRHLS_stubMap_data_s, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_40"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="139" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_stubMap_data_40 = load i32* %LRHLS_stubMap_data_s, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_40"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln203 = icmp eq i32 %LRHLS_stubMap_data_40, %LRHLS_residuals_dat_9

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln203, label %has_key.exit.preheader, label %5

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
has_key.exit.preheader:0  br label %has_key.exit

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
has_key.exit:0  %i_13 = phi i32 [ %i_14, %7 ], [ 0, %has_key.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
has_key.exit:1  %icmp_ln212 = icmp ult i32 %i_13, %temp

]]></Node>
<StgValue><ssdm name="icmp_ln212"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
has_key.exit:2  %i_14 = add i32 %i_13, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
has_key.exit:3  br i1 %icmp_ln212, label %7, label %"operator[].exit.loopexit"

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln213 = zext i32 %i_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LRHLS_stubMap_data_41 = getelementptr [30 x i32]* %LRHLS_stubMap_data_first, i64 0, i64 %zext_ln213

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_41"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_stubMap_data_42 = load i32* %LRHLS_stubMap_data_41, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_42"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="150" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_stubMap_data_42 = load i32* %LRHLS_stubMap_data_41, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_42"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln213 = icmp eq i32 %LRHLS_stubMap_data_42, %LRHLS_residuals_dat_9

]]></Node>
<StgValue><ssdm name="icmp_ln213"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln213, label %"operator[].exit.loopexit", label %has_key.exit

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit.loopexit:0  br label %"operator[].exit"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="154" st_id="13" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="1" op_25_bw="1" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret = call fastcc i32 @push_back(i32 %temp, [30 x i32]* %LRHLS_stubMap_data_first, [30 x i32]* %LRHLS_stubMap_data_second_size_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %LRHLS_residuals_dat_9)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="155" st_id="14" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="1" op_25_bw="1" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret = call fastcc i32 @push_back(i32 %temp, [30 x i32]* %LRHLS_stubMap_data_first, [30 x i32]* %LRHLS_stubMap_data_second_size_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %LRHLS_residuals_dat_9)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="156" st_id="15" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="1" op_25_bw="1" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret = call fastcc i32 @push_back(i32 %temp, [30 x i32]* %LRHLS_stubMap_data_first, [30 x i32]* %LRHLS_stubMap_data_second_size_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %LRHLS_residuals_dat_9)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="157" st_id="16" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="1" op_25_bw="1" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret = call fastcc i32 @push_back(i32 %temp, [30 x i32]* %LRHLS_stubMap_data_first, [30 x i32]* %LRHLS_stubMap_data_second_size_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %LRHLS_residuals_dat_9)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="158" st_id="17" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="1" op_25_bw="1" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret = call fastcc i32 @push_back(i32 %temp, [30 x i32]* %LRHLS_stubMap_data_first, [30 x i32]* %LRHLS_stubMap_data_second_size_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %LRHLS_residuals_dat_9)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="159" st_id="18" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="1" op_25_bw="1" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret = call fastcc i32 @push_back(i32 %temp, [30 x i32]* %LRHLS_stubMap_data_first, [30 x i32]* %LRHLS_stubMap_data_second_size_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %LRHLS_residuals_dat_9)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="160" st_id="19" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="1" op_25_bw="1" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret = call fastcc i32 @push_back(i32 %temp, [30 x i32]* %LRHLS_stubMap_data_first, [30 x i32]* %LRHLS_stubMap_data_second_size_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %LRHLS_residuals_dat_9)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="161" st_id="20" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="1" op_25_bw="1" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32">
<![CDATA[
arrayctor.loop.i.i.i.0:0  %call_ret = call fastcc i32 @push_back(i32 %temp, [30 x i32]* %LRHLS_stubMap_data_first, [30 x i32]* %LRHLS_stubMap_data_second_size_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_settingsHLS_trackerNumLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s, [480 x float]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, [480 x float]* %LRHLS_stubMap_data_second_data_r_s, [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i32 %LRHLS_residuals_dat_9)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="162" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop.i.i.i.0:1  br label %"operator[].exit"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="163" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="9">
<![CDATA[
operator[].exit:4  %LRHLS_residuals_dat_10 = load i32* %LRHLS_residuals_dat_6, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_10"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="164" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="9">
<![CDATA[
operator[].exit:4  %LRHLS_residuals_dat_10 = load i32* %LRHLS_residuals_dat_6, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_10"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="165" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
operator[].exit:1  %p_pn_in_i = phi i32 [ %temp, %arrayctor.loop.i.i.i.0 ], [ %i_13, %"operator[].exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="p_pn_in_i"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="32">
<![CDATA[
operator[].exit:2  %trunc_ln188 = trunc i32 %p_pn_in_i to i6

]]></Node>
<StgValue><ssdm name="trunc_ln188"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
operator[].exit:3  %zext_ln146_1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %trunc_ln188, i4 0)

]]></Node>
<StgValue><ssdm name="zext_ln146_1_cast"/></StgValue>
</operation>

<operation id="168" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="32">
<![CDATA[
operator[].exit:5  %trunc_ln146 = trunc i32 %LRHLS_residuals_dat_10 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln146"/></StgValue>
</operation>

<operation id="169" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
operator[].exit:6  %add_ln146 = add i10 %zext_ln146_1_cast, %trunc_ln146

]]></Node>
<StgValue><ssdm name="add_ln146"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="170" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="10">
<![CDATA[
operator[].exit:7  %zext_ln146 = zext i10 %add_ln146 to i64

]]></Node>
<StgValue><ssdm name="zext_ln146"/></StgValue>
</operation>

<operation id="171" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit:8  %LRHLS_stubMap_data_43 = getelementptr [480 x i32]* %LRHLS_stubMap_data_second_data_moduleHLS_layerId_s, i64 0, i64 %zext_ln146

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_43"/></StgValue>
</operation>

<operation id="172" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="9" op_1_bw="32">
<![CDATA[
operator[].exit:9  %LRHLS_stubMap_data_44 = load i32* %LRHLS_stubMap_data_43, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_44"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="173" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
operator[].exit:0  %LRHLS_stubMap_size_2 = phi i32 [ %call_ret, %arrayctor.loop.i.i.i.0 ], [ %temp, %"operator[].exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_size_2"/></StgValue>
</operation>

<operation id="174" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="9" op_1_bw="32">
<![CDATA[
operator[].exit:9  %LRHLS_stubMap_data_44 = load i32* %LRHLS_stubMap_data_43, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_data_44"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit:10  br label %8

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="176" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i_0_i1254 = phi i32 [ 0, %"operator[].exit" ], [ %i_15, %9 ]

]]></Node>
<StgValue><ssdm name="i_0_i1254"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln202_3 = icmp ult i32 %i_0_i1254, %temp_5

]]></Node>
<StgValue><ssdm name="icmp_ln202_3"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i_15 = add i32 %i_0_i1254, 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln202_3, label %9, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln203_3 = zext i32 %i_0_i1254 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LRHLS_layerPopulatio_26 = getelementptr [30 x i32]* %LRHLS_layerPopulation_data_first, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_26"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_layerPopulatio_27 = load i32* %LRHLS_layerPopulatio_26, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_27"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="32">
<![CDATA[
.critedge:0  %zext_ln196 = zext i32 %temp_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:1  %LRHLS_layerPopulatio_32 = getelementptr [30 x i32]* %LRHLS_layerPopulation_data_first, i64 0, i64 %zext_ln196

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_32"/></StgValue>
</operation>

<operation id="185" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.critedge:2  store i32 %LRHLS_stubMap_data_44, i32* %LRHLS_layerPopulatio_32, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="186" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge:3  %LRHLS_layerPopulatio_33 = getelementptr [30 x i32]* %LRHLS_layerPopulation_data_second, i64 0, i64 %zext_ln196

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_33"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.critedge:4  store i32 0, i32* %LRHLS_layerPopulatio_33, align 4

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="188" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:5  %add_ln197 = add i32 %temp_5, 1

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="189" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
.critedge:6  br label %"operator[].exit3"

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="190" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_layerPopulatio_27 = load i32* %LRHLS_layerPopulatio_26, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_27"/></StgValue>
</operation>

<operation id="191" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln203_3 = icmp eq i32 %LRHLS_layerPopulatio_27, %LRHLS_stubMap_data_44

]]></Node>
<StgValue><ssdm name="icmp_ln203_3"/></StgValue>
</operation>

<operation id="192" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln203_3, label %has_key.exit3.preheader, label %8

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="193" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
has_key.exit3.preheader:0  br label %has_key.exit3

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="194" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
has_key.exit3:0  %i_16 = phi i32 [ %i_17, %10 ], [ 0, %has_key.exit3.preheader ]

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="195" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
has_key.exit3:1  %icmp_ln212_3 = icmp ult i32 %i_16, %temp_5

]]></Node>
<StgValue><ssdm name="icmp_ln212_3"/></StgValue>
</operation>

<operation id="196" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
has_key.exit3:2  %i_17 = add i32 %i_16, 1

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="197" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
has_key.exit3:3  br i1 %icmp_ln212_3, label %10, label %"operator[].exit3.loopexit"

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="198" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln213_3 = zext i32 %i_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln213_3"/></StgValue>
</operation>

<operation id="199" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %LRHLS_layerPopulatio_29 = getelementptr [30 x i32]* %LRHLS_layerPopulation_data_first, i64 0, i64 %zext_ln213_3

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_29"/></StgValue>
</operation>

<operation id="200" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_layerPopulatio_30 = load i32* %LRHLS_layerPopulatio_29, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_30"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="201" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="1"/>
<literal name="icmp_ln212_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="5">
<![CDATA[
:2  %LRHLS_layerPopulatio_30 = load i32* %LRHLS_layerPopulatio_29, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_30"/></StgValue>
</operation>

<operation id="202" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="1"/>
<literal name="icmp_ln212_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln213_3 = icmp eq i32 %LRHLS_layerPopulatio_30, %LRHLS_stubMap_data_44

]]></Node>
<StgValue><ssdm name="icmp_ln213_3"/></StgValue>
</operation>

<operation id="203" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="1"/>
<literal name="icmp_ln212_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln213_3, label %"operator[].exit3.loopexit", label %has_key.exit3

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="204" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202_3" val="1"/>
<literal name="icmp_ln213_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln202_3" val="1"/>
<literal name="icmp_ln212_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
operator[].exit3.loopexit:0  br label %"operator[].exit3"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="205" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln212_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
operator[].exit3:1  %p_pn_in_i10 = phi i32 [ %temp_5, %.critedge ], [ %i_16, %"operator[].exit3.loopexit" ]

]]></Node>
<StgValue><ssdm name="p_pn_in_i10"/></StgValue>
</operation>

<operation id="206" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln212_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="32">
<![CDATA[
operator[].exit3:2  %zext_ln235 = zext i32 %p_pn_in_i10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="207" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln212_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator[].exit3:3  %LRHLS_layerPopulatio_34 = getelementptr [30 x i32]* %LRHLS_layerPopulation_data_second, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_34"/></StgValue>
</operation>

<operation id="208" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln212_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln202_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
operator[].exit3:4  %LRHLS_layerPopulatio_35 = load i32* %LRHLS_layerPopulatio_34, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_35"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="209" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln187_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
operator[].exit3:0  %LRHLS_layerPopulatio_28 = phi i32 [ %add_ln197, %.critedge ], [ %temp_5, %"operator[].exit3.loopexit" ]

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_28"/></StgValue>
</operation>

<operation id="210" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln187_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
operator[].exit3:4  %LRHLS_layerPopulatio_35 = load i32* %LRHLS_layerPopulatio_34, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_35"/></StgValue>
</operation>

<operation id="211" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln187_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
operator[].exit3:5  %icmp_ln188 = icmp eq i32 %LRHLS_layerPopulatio_35, 1

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="212" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln187_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
operator[].exit3:6  br i1 %icmp_ln188, label %._crit_edge5.backedge, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="213" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp><and_exp><literal name="and_ln187_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge:4  %LRHLS_residuals_dat_11 = load float* %LRHLS_residuals_dat_3, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_11"/></StgValue>
</operation>

<operation id="214" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln188" val="0"/>
</and_exp><and_exp><literal name="and_ln187_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge:5  %LRHLS_residuals_dat_12 = load float* %LRHLS_residuals_dat_4, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_12"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="215" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge:4  %LRHLS_residuals_dat_11 = load float* %LRHLS_residuals_dat_3, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_11"/></StgValue>
</operation>

<operation id="216" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge:5  %LRHLS_residuals_dat_12 = load float* %LRHLS_residuals_dat_4, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_12"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="217" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:2  %LRHLS_largestResid_1 = load float* %LRHLS_largestResid_7

]]></Node>
<StgValue><ssdm name="LRHLS_largestResid_1"/></StgValue>
</operation>

<operation id="218" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:3  %LRHLS_largestResid_2 = load float* %LRHLS_largestResid_5

]]></Node>
<StgValue><ssdm name="LRHLS_largestResid_2"/></StgValue>
</operation>

<operation id="219" st_id="31" stage="10" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_i = fadd float %LRHLS_residuals_dat_11, %LRHLS_residuals_dat_12

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="220" st_id="31" stage="10" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_i1 = fadd float %LRHLS_largestResid_1, %LRHLS_largestResid_2

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="221" st_id="32" stage="9" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_i = fadd float %LRHLS_residuals_dat_11, %LRHLS_residuals_dat_12

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="222" st_id="32" stage="9" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_i1 = fadd float %LRHLS_largestResid_1, %LRHLS_largestResid_2

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="223" st_id="33" stage="8" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_i = fadd float %LRHLS_residuals_dat_11, %LRHLS_residuals_dat_12

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="224" st_id="33" stage="8" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_i1 = fadd float %LRHLS_largestResid_1, %LRHLS_largestResid_2

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="225" st_id="34" stage="7" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_i = fadd float %LRHLS_residuals_dat_11, %LRHLS_residuals_dat_12

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="226" st_id="34" stage="7" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_i1 = fadd float %LRHLS_largestResid_1, %LRHLS_largestResid_2

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="227" st_id="35" stage="6" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_i = fadd float %LRHLS_residuals_dat_11, %LRHLS_residuals_dat_12

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="228" st_id="35" stage="6" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_i1 = fadd float %LRHLS_largestResid_1, %LRHLS_largestResid_2

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="229" st_id="36" stage="5" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_i = fadd float %LRHLS_residuals_dat_11, %LRHLS_residuals_dat_12

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="230" st_id="36" stage="5" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_i1 = fadd float %LRHLS_largestResid_1, %LRHLS_largestResid_2

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="231" st_id="37" stage="4" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_i = fadd float %LRHLS_residuals_dat_11, %LRHLS_residuals_dat_12

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="232" st_id="37" stage="4" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_i1 = fadd float %LRHLS_largestResid_1, %LRHLS_largestResid_2

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="233" st_id="38" stage="3" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_i = fadd float %LRHLS_residuals_dat_11, %LRHLS_residuals_dat_12

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="234" st_id="38" stage="3" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_i1 = fadd float %LRHLS_largestResid_1, %LRHLS_largestResid_2

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="235" st_id="39" stage="2" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_i = fadd float %LRHLS_residuals_dat_11, %LRHLS_residuals_dat_12

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="236" st_id="39" stage="2" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_i1 = fadd float %LRHLS_largestResid_1, %LRHLS_largestResid_2

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="237" st_id="40" stage="1" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  %tmp_i = fadd float %LRHLS_residuals_dat_11, %LRHLS_residuals_dat_12

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="238" st_id="40" stage="1" lat="10">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %tmp_i1 = fadd float %LRHLS_largestResid_1, %LRHLS_largestResid_2

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="239" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:8  %bitcast_ln190 = bitcast float %tmp_i to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln190"/></StgValue>
</operation>

<operation id="240" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:9  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln190, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="241" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge:10  %trunc_ln190 = trunc i32 %bitcast_ln190 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln190"/></StgValue>
</operation>

<operation id="242" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:11  %bitcast_ln190_1 = bitcast float %tmp_i1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln190_1"/></StgValue>
</operation>

<operation id="243" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:12  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln190_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="244" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge:13  %trunc_ln190_1 = trunc i32 %bitcast_ln190_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln190_1"/></StgValue>
</operation>

<operation id="245" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:14  %icmp_ln190 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln190"/></StgValue>
</operation>

<operation id="246" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge:15  %icmp_ln190_1 = icmp eq i23 %trunc_ln190, 0

]]></Node>
<StgValue><ssdm name="icmp_ln190_1"/></StgValue>
</operation>

<operation id="247" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:17  %icmp_ln190_2 = icmp ne i8 %tmp_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln190_2"/></StgValue>
</operation>

<operation id="248" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge:18  %icmp_ln190_3 = icmp eq i23 %trunc_ln190_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln190_3"/></StgValue>
</operation>

<operation id="249" st_id="41" stage="3" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:21  %tmp_2 = fcmp ogt float %tmp_i, %tmp_i1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="250" st_id="42" stage="2" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:21  %tmp_2 = fcmp ogt float %tmp_i, %tmp_i1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="251" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:16  %or_ln190 = or i1 %icmp_ln190_1, %icmp_ln190

]]></Node>
<StgValue><ssdm name="or_ln190"/></StgValue>
</operation>

<operation id="252" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:19  %or_ln190_1 = or i1 %icmp_ln190_3, %icmp_ln190_2

]]></Node>
<StgValue><ssdm name="or_ln190_1"/></StgValue>
</operation>

<operation id="253" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:20  %and_ln190 = and i1 %or_ln190, %or_ln190_1

]]></Node>
<StgValue><ssdm name="and_ln190"/></StgValue>
</operation>

<operation id="254" st_id="43" stage="1" lat="3">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:21  %tmp_2 = fcmp ogt float %tmp_i, %tmp_i1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="255" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:22  %and_ln190_1 = and i1 %and_ln190, %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln190_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="256" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:0  %LRHLS_stubMap_size_3 = phi i32 [ %temp, %3 ], [ %LRHLS_stubMap_size_2, %"operator[].exit3" ]

]]></Node>
<StgValue><ssdm name="LRHLS_stubMap_size_3"/></StgValue>
</operation>

<operation id="257" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge:1  %LRHLS_layerPopulatio_31 = phi i32 [ %temp_5, %3 ], [ %LRHLS_layerPopulatio_28, %"operator[].exit3" ]

]]></Node>
<StgValue><ssdm name="LRHLS_layerPopulatio_31"/></StgValue>
</operation>

<operation id="258" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:23  br i1 %and_ln190_1, label %11, label %._crit_edge5.backedge

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="259" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln190_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="9">
<![CDATA[
:0  %LRHLS_residuals_dat_13 = load i32* %LRHLS_residuals_dat_5, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_13"/></StgValue>
</operation>

<operation id="260" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln190_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="9">
<![CDATA[
:1  %LRHLS_residuals_dat_14 = load i32* %LRHLS_residuals_dat_6, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_14"/></StgValue>
</operation>

<operation id="261" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln190_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="9">
<![CDATA[
:2  %LRHLS_residuals_dat_15 = load i1* %LRHLS_residuals_dat_7, align 1

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_15"/></StgValue>
</operation>

<operation id="262" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln190_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:4  store float %LRHLS_residuals_dat_12, float* %LRHLS_largestResid_5

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="263" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln190_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store float %LRHLS_residuals_dat_11, float* %LRHLS_largestResid_7

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="264" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="9">
<![CDATA[
:0  %LRHLS_residuals_dat_13 = load i32* %LRHLS_residuals_dat_5, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_13"/></StgValue>
</operation>

<operation id="265" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="9">
<![CDATA[
:1  %LRHLS_residuals_dat_14 = load i32* %LRHLS_residuals_dat_6, align 4

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_14"/></StgValue>
</operation>

<operation id="266" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="9">
<![CDATA[
:2  %LRHLS_residuals_dat_15 = load i1* %LRHLS_residuals_dat_7, align 1

]]></Node>
<StgValue><ssdm name="LRHLS_residuals_dat_15"/></StgValue>
</operation>

<operation id="267" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:3  store i32 %LRHLS_residuals_dat_13, i32* %LRHLS_largestResid_s

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="268" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:5  store i32 %LRHLS_residuals_dat_14, i32* %LRHLS_largestResid_6

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="269" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:7  store i1 %LRHLS_residuals_dat_15, i1* %LRHLS_largestResid_8

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="270" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge5.backedge

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="271" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge5.backedge:0  %temp_be = phi i32 [ %LRHLS_stubMap_size_2, %"operator[].exit3" ], [ %LRHLS_stubMap_size_3, %11 ], [ %LRHLS_stubMap_size_3, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="temp_be"/></StgValue>
</operation>

<operation id="272" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge5.backedge:1  %temp_3_be = phi i32 [ %LRHLS_layerPopulatio_28, %"operator[].exit3" ], [ %LRHLS_layerPopulatio_31, %11 ], [ %LRHLS_layerPopulatio_31, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="temp_3_be"/></StgValue>
</operation>

<operation id="273" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
._crit_edge5.backedge:2  store i32 %temp_be, i32* %LRHLS_stubMap_size_s

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="274" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
._crit_edge5.backedge:3  store i32 %temp_3_be, i32* %LRHLS_layerPopulatio

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="275" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5.backedge:4  br label %._crit_edge5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
