This is the first CDC (clock domain crossing) sample for FPGA. Everything is OK!
