============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:01:34 pm
  Module:                 es_ordered_cas_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock clk)                launch                                    0 R 
TOP
  stoch2bin
    countval_reg[1]/CLK                                0             0 R 
    countval_reg[1]/Q      DFFSR             1  1.5   10  +115     115 F 
    drc_bufs413/A                                           +0     115   
    drc_bufs413/Y          BUFX2             3 16.6   22   +48     162 F 
    g319/A                                                  +0     162   
    g319/YC                HAX1              1  3.4   20   +54     217 F 
    g315/B                                                  +0     217   
    g315/YC                HAX1              1  3.4   20   +50     267 F 
    g311/B                                                  +0     267   
    g311/YC                HAX1              1  3.4   20   +50     317 F 
    g307/B                                                  +0     317   
    g307/YC                HAX1              1  3.4   20   +50     368 F 
    g303/B                                                  +0     368   
    g303/YC                HAX1              1  3.4   20   +50     418 F 
    g299/B                                                  +0     418   
    g299/YC                HAX1              1  3.4   20   +50     468 F 
    g295/B                                                  +0     468   
    g295/YC                HAX1              1  3.4   20   +50     518 F 
    g291/B                                                  +0     518   
    g291/YC                HAX1              1  3.4   20   +50     568 F 
    g287/B                                                  +0     568   
    g287/YC                HAX1              1  3.4   20   +50     618 F 
    g283/B                                                  +0     618   
    g283/YC                HAX1              1  3.4   20   +50     669 F 
    g279/B                                                  +0     669   
    g279/YC                HAX1              1  3.4   20   +50     719 F 
    g275/B                                                  +0     719   
    g275/YC                HAX1              1  3.4   20   +50     769 F 
    g271/B                                                  +0     769   
    g271/YC                HAX1              1  1.8   15   +47     816 F 
    g3/B                                                    +0     816   
    g3/Y                   AND2X1            1  5.0   25   +50     866 F 
    g441/A                                                  +0     866   
    g441/Y                 XOR2X1            1  2.0   42   +34     900 R 
    countval_reg[14]/D     DFFSR                            +0     900   
    countval_reg[14]/CLK   setup                       0   +84     984 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                capture                                5000 R 
                           uncertainty                     -50    4950 R 
-------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3966ps 
Start-point  : TOP/stoch2bin/countval_reg[1]/CLK
End-point    : TOP/stoch2bin/countval_reg[14]/D
