#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 08:06:34 2025
# Process ID: 24438
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.152 ; gain = 113.023 ; free physical = 239026 ; free virtual = 422162
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24450
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2822.641 ; gain = 390.652 ; free physical = 238231 ; free virtual = 421443
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10ns_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry26_proc' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry26_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry26_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry26_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c1-f3/conv-p5-c1-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2944.547 ; gain = 512.559 ; free physical = 237971 ; free virtual = 421225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2959.391 ; gain = 527.402 ; free physical = 237960 ; free virtual = 421222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2976.301 ; gain = 544.312 ; free physical = 237959 ; free virtual = 421222
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3032.957 ; gain = 600.969 ; free physical = 237880 ; free virtual = 421168
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   10 Bit       Adders := 30    
	   2 Input   10 Bit       Adders := 15    
	   3 Input    5 Bit       Adders := 40    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 60    
+---XORs : 
	   2 Input      1 Bit         XORs := 180   
+---Registers : 
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 231   
	                4 Bit    Registers := 31    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 231   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input   10 Bit        Muxes := 252   
	   3 Input   10 Bit        Muxes := 80    
	   4 Input   10 Bit        Muxes := 20    
	   7 Input   10 Bit        Muxes := 14    
	   6 Input   10 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 210   
	   2 Input    8 Bit        Muxes := 20    
	   2 Input    7 Bit        Muxes := 4     
	   3 Input    7 Bit        Muxes := 20    
	   2 Input    6 Bit        Muxes := 40    
	   2 Input    4 Bit        Muxes := 210   
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 32    
	   2 Input    1 Bit        Muxes := 175   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U10/tmp_product, operation Mode is: A*(B:0x151).
DSP Report: operator mul_10s_10ns_18_1_1_U10/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U25/tmp_product, operation Mode is: A*(B:0x151).
DSP Report: operator mul_10s_10ns_18_1_1_U25/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U40/tmp_product, operation Mode is: A*(B:0x151).
DSP Report: operator mul_10s_10ns_18_1_1_U40/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U55/tmp_product, operation Mode is: A*(B:0x151).
DSP Report: operator mul_10s_10ns_18_1_1_U55/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_10s_10ns_18_1_1_U70/tmp_product, operation Mode is: A*(B:0x151).
DSP Report: operator mul_10s_10ns_18_1_1_U70/tmp_product is absorbed into DSP mul_10s_10ns_18_1_1_U70/tmp_product.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 4199.660 ; gain = 1767.672 ; free physical = 235787 ; free virtual = 419535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1 | A*(B:0x151) | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1 | A*(B:0x151) | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1 | A*(B:0x151) | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1 | A*(B:0x151) | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1 | A*(B:0x151) | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 4199.660 ; gain = 1767.672 ; free physical = 235968 ; free virtual = 419736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 4341.660 ; gain = 1909.672 ; free physical = 235614 ; free virtual = 419459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 4341.660 ; gain = 1909.672 ; free physical = 235521 ; free virtual = 419413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 4341.660 ; gain = 1909.672 ; free physical = 235520 ; free virtual = 419413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 4341.660 ; gain = 1909.672 ; free physical = 235515 ; free virtual = 419415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 4341.660 ; gain = 1909.672 ; free physical = 235516 ; free virtual = 419417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 4341.660 ; gain = 1909.672 ; free physical = 235493 ; free virtual = 419414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 4341.660 ; gain = 1909.672 ; free physical = 235489 ; free virtual = 419414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_mul_10s_10ns_18_1_1 | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1 | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1 | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1 | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_dummy_mul_10s_10ns_18_1_1 | A*B         | 9      | 9      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |   634|
|3     |DSP48E2 |     5|
|4     |LUT1    |   171|
|5     |LUT2    |   402|
|6     |LUT3    |  1154|
|7     |LUT4    |  4173|
|8     |LUT5    |  2067|
|9     |LUT6    |  4606|
|10    |MUXF7   |    15|
|11    |FDRE    |  2704|
|12    |FDSE    |   114|
|13    |IBUF    |  1004|
|14    |OBUF    |   168|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                            |Module                                                                    |Cells |
+------+--------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                                 |                                                                          | 17218|
|2     |  Block_entry26_proc_U0                                             |hls_dummy_Block_entry26_proc                                              |   150|
|3     |  sparse_arr_feat_conv1_out_10_U                                    |hls_dummy_fifo_w10_d2_S                                                   |    39|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_128                                      |    30|
|5     |  sparse_arr_feat_conv1_out_11_U                                    |hls_dummy_fifo_w10_d2_S_0                                                 |    39|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_127                                      |    30|
|7     |  sparse_arr_feat_conv1_out_12_U                                    |hls_dummy_fifo_w10_d2_S_1                                                 |    39|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_126                                      |    30|
|9     |  sparse_arr_feat_conv1_out_13_U                                    |hls_dummy_fifo_w10_d2_S_2                                                 |    41|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_125                                      |    30|
|11    |  sparse_arr_feat_conv1_out_14_U                                    |hls_dummy_fifo_w10_d2_S_3                                                 |    39|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_124                                      |    30|
|13    |  sparse_arr_feat_conv1_out_1_U                                     |hls_dummy_fifo_w10_d2_S_4                                                 |    39|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_123                                      |    30|
|15    |  sparse_arr_feat_conv1_out_2_U                                     |hls_dummy_fifo_w10_d2_S_5                                                 |    39|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_122                                      |    30|
|17    |  sparse_arr_feat_conv1_out_3_U                                     |hls_dummy_fifo_w10_d2_S_6                                                 |    40|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_121                                      |    31|
|19    |  sparse_arr_feat_conv1_out_4_U                                     |hls_dummy_fifo_w10_d2_S_7                                                 |    40|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_120                                      |    30|
|21    |  sparse_arr_feat_conv1_out_5_U                                     |hls_dummy_fifo_w10_d2_S_8                                                 |    41|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_119                                      |    30|
|23    |  sparse_arr_feat_conv1_out_6_U                                     |hls_dummy_fifo_w10_d2_S_9                                                 |    41|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_118                                      |    31|
|25    |  sparse_arr_feat_conv1_out_7_U                                     |hls_dummy_fifo_w10_d2_S_10                                                |    39|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_117                                      |    30|
|27    |  sparse_arr_feat_conv1_out_8_U                                     |hls_dummy_fifo_w10_d2_S_11                                                |    43|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_116                                      |    30|
|29    |  sparse_arr_feat_conv1_out_9_U                                     |hls_dummy_fifo_w10_d2_S_12                                                |    40|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_115                                      |    31|
|31    |  sparse_arr_feat_conv1_out_U                                       |hls_dummy_fifo_w10_d2_S_13                                                |    41|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_114                                      |    31|
|33    |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w10_d2_S_14                                                |   786|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_113                                      |   769|
|35    |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w10_d2_S_15                                                |   757|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_112                                      |   740|
|37    |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w10_d2_S_16                                                |   769|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_111                                      |   752|
|39    |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w10_d2_S_17                                                |   910|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_110                                      |   888|
|41    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w10_d2_S_18                                                |   857|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |   839|
|43    |  sparse_arr_hash_reduce_out_1_U                                    |hls_dummy_fifo_w4_d2_S                                                    |    36|
|44    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_109                                       |    26|
|45    |  sparse_arr_hash_reduce_out_2_U                                    |hls_dummy_fifo_w4_d2_S_19                                                 |    38|
|46    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_108                                       |    29|
|47    |  sparse_arr_hash_reduce_out_3_U                                    |hls_dummy_fifo_w4_d2_S_20                                                 |    48|
|48    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_107                                       |    37|
|49    |  sparse_arr_hash_reduce_out_4_U                                    |hls_dummy_fifo_w4_d2_S_21                                                 |    43|
|50    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_106                                       |    34|
|51    |  sparse_arr_hash_reduce_out_5_U                                    |hls_dummy_fifo_w4_d2_S_22                                                 |    44|
|52    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_105                                       |    34|
|53    |  sparse_arr_hash_reduce_out_6_U                                    |hls_dummy_fifo_w4_d2_S_23                                                 |    47|
|54    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_104                                       |    36|
|55    |  sparse_arr_hash_reduce_out_7_U                                    |hls_dummy_fifo_w4_d2_S_24                                                 |    50|
|56    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_103                                       |    41|
|57    |  sparse_arr_hash_reduce_out_8_U                                    |hls_dummy_fifo_w4_d2_S_25                                                 |    51|
|58    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_102                                       |    42|
|59    |  sparse_arr_hash_reduce_out_9_U                                    |hls_dummy_fifo_w4_d2_S_26                                                 |    41|
|60    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg_101                                       |    32|
|61    |  sparse_arr_hash_reduce_out_U                                      |hls_dummy_fifo_w4_d2_S_27                                                 |    51|
|62    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                               |hls_dummy_fifo_w4_d2_S_ShiftReg                                           |    42|
|63    |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_3_s |  6433|
|64    |    mul_10s_10ns_18_1_1_U10                                         |hls_dummy_mul_10s_10ns_18_1_1                                             |     1|
|65    |    mul_10s_10ns_18_1_1_U25                                         |hls_dummy_mul_10s_10ns_18_1_1_28                                          |     2|
|66    |    mul_10s_10ns_18_1_1_U40                                         |hls_dummy_mul_10s_10ns_18_1_1_29                                          |     2|
|67    |    mul_10s_10ns_18_1_1_U55                                         |hls_dummy_mul_10s_10ns_18_1_1_30                                          |     2|
|68    |    mul_10s_10ns_18_1_1_U70                                         |hls_dummy_mul_10s_10ns_18_1_1_31                                          |     1|
|69    |    mul_10s_10s_18_1_1_U11                                          |hls_dummy_mul_10s_10s_18_1_1                                              |    85|
|70    |    mul_10s_10s_18_1_1_U12                                          |hls_dummy_mul_10s_10s_18_1_1_32                                           |    85|
|71    |    mul_10s_10s_18_1_1_U13                                          |hls_dummy_mul_10s_10s_18_1_1_33                                           |    83|
|72    |    mul_10s_10s_18_1_1_U14                                          |hls_dummy_mul_10s_10s_18_1_1_34                                           |   119|
|73    |    mul_10s_10s_18_1_1_U15                                          |hls_dummy_mul_10s_10s_18_1_1_35                                           |     5|
|74    |    mul_10s_10s_18_1_1_U16                                          |hls_dummy_mul_10s_10s_18_1_1_36                                           |    78|
|75    |    mul_10s_10s_18_1_1_U17                                          |hls_dummy_mul_10s_10s_18_1_1_37                                           |    89|
|76    |    mul_10s_10s_18_1_1_U18                                          |hls_dummy_mul_10s_10s_18_1_1_38                                           |    91|
|77    |    mul_10s_10s_18_1_1_U19                                          |hls_dummy_mul_10s_10s_18_1_1_39                                           |    84|
|78    |    mul_10s_10s_18_1_1_U20                                          |hls_dummy_mul_10s_10s_18_1_1_40                                           |     2|
|79    |    mul_10s_10s_18_1_1_U21                                          |hls_dummy_mul_10s_10s_18_1_1_41                                           |   103|
|80    |    mul_10s_10s_18_1_1_U22                                          |hls_dummy_mul_10s_10s_18_1_1_42                                           |    80|
|81    |    mul_10s_10s_18_1_1_U23                                          |hls_dummy_mul_10s_10s_18_1_1_43                                           |    85|
|82    |    mul_10s_10s_18_1_1_U24                                          |hls_dummy_mul_10s_10s_18_1_1_44                                           |   107|
|83    |    mul_10s_10s_18_1_1_U26                                          |hls_dummy_mul_10s_10s_18_1_1_45                                           |    87|
|84    |    mul_10s_10s_18_1_1_U27                                          |hls_dummy_mul_10s_10s_18_1_1_46                                           |    81|
|85    |    mul_10s_10s_18_1_1_U28                                          |hls_dummy_mul_10s_10s_18_1_1_47                                           |    81|
|86    |    mul_10s_10s_18_1_1_U29                                          |hls_dummy_mul_10s_10s_18_1_1_48                                           |    98|
|87    |    mul_10s_10s_18_1_1_U30                                          |hls_dummy_mul_10s_10s_18_1_1_49                                           |     5|
|88    |    mul_10s_10s_18_1_1_U31                                          |hls_dummy_mul_10s_10s_18_1_1_50                                           |    68|
|89    |    mul_10s_10s_18_1_1_U32                                          |hls_dummy_mul_10s_10s_18_1_1_51                                           |    93|
|90    |    mul_10s_10s_18_1_1_U33                                          |hls_dummy_mul_10s_10s_18_1_1_52                                           |    77|
|91    |    mul_10s_10s_18_1_1_U34                                          |hls_dummy_mul_10s_10s_18_1_1_53                                           |    71|
|92    |    mul_10s_10s_18_1_1_U35                                          |hls_dummy_mul_10s_10s_18_1_1_54                                           |     3|
|93    |    mul_10s_10s_18_1_1_U36                                          |hls_dummy_mul_10s_10s_18_1_1_55                                           |    72|
|94    |    mul_10s_10s_18_1_1_U37                                          |hls_dummy_mul_10s_10s_18_1_1_56                                           |    74|
|95    |    mul_10s_10s_18_1_1_U38                                          |hls_dummy_mul_10s_10s_18_1_1_57                                           |    87|
|96    |    mul_10s_10s_18_1_1_U39                                          |hls_dummy_mul_10s_10s_18_1_1_58                                           |    81|
|97    |    mul_10s_10s_18_1_1_U41                                          |hls_dummy_mul_10s_10s_18_1_1_59                                           |    93|
|98    |    mul_10s_10s_18_1_1_U42                                          |hls_dummy_mul_10s_10s_18_1_1_60                                           |    75|
|99    |    mul_10s_10s_18_1_1_U43                                          |hls_dummy_mul_10s_10s_18_1_1_61                                           |    75|
|100   |    mul_10s_10s_18_1_1_U44                                          |hls_dummy_mul_10s_10s_18_1_1_62                                           |   102|
|101   |    mul_10s_10s_18_1_1_U45                                          |hls_dummy_mul_10s_10s_18_1_1_63                                           |     5|
|102   |    mul_10s_10s_18_1_1_U46                                          |hls_dummy_mul_10s_10s_18_1_1_64                                           |    81|
|103   |    mul_10s_10s_18_1_1_U47                                          |hls_dummy_mul_10s_10s_18_1_1_65                                           |    75|
|104   |    mul_10s_10s_18_1_1_U48                                          |hls_dummy_mul_10s_10s_18_1_1_66                                           |    78|
|105   |    mul_10s_10s_18_1_1_U49                                          |hls_dummy_mul_10s_10s_18_1_1_67                                           |    77|
|106   |    mul_10s_10s_18_1_1_U50                                          |hls_dummy_mul_10s_10s_18_1_1_68                                           |     3|
|107   |    mul_10s_10s_18_1_1_U51                                          |hls_dummy_mul_10s_10s_18_1_1_69                                           |    81|
|108   |    mul_10s_10s_18_1_1_U52                                          |hls_dummy_mul_10s_10s_18_1_1_70                                           |    89|
|109   |    mul_10s_10s_18_1_1_U53                                          |hls_dummy_mul_10s_10s_18_1_1_71                                           |    83|
|110   |    mul_10s_10s_18_1_1_U54                                          |hls_dummy_mul_10s_10s_18_1_1_72                                           |    79|
|111   |    mul_10s_10s_18_1_1_U56                                          |hls_dummy_mul_10s_10s_18_1_1_73                                           |    92|
|112   |    mul_10s_10s_18_1_1_U57                                          |hls_dummy_mul_10s_10s_18_1_1_74                                           |    75|
|113   |    mul_10s_10s_18_1_1_U58                                          |hls_dummy_mul_10s_10s_18_1_1_75                                           |    75|
|114   |    mul_10s_10s_18_1_1_U59                                          |hls_dummy_mul_10s_10s_18_1_1_76                                           |    98|
|115   |    mul_10s_10s_18_1_1_U60                                          |hls_dummy_mul_10s_10s_18_1_1_77                                           |     5|
|116   |    mul_10s_10s_18_1_1_U61                                          |hls_dummy_mul_10s_10s_18_1_1_78                                           |    77|
|117   |    mul_10s_10s_18_1_1_U62                                          |hls_dummy_mul_10s_10s_18_1_1_79                                           |    78|
|118   |    mul_10s_10s_18_1_1_U63                                          |hls_dummy_mul_10s_10s_18_1_1_80                                           |    75|
|119   |    mul_10s_10s_18_1_1_U64                                          |hls_dummy_mul_10s_10s_18_1_1_81                                           |    77|
|120   |    mul_10s_10s_18_1_1_U65                                          |hls_dummy_mul_10s_10s_18_1_1_82                                           |     3|
|121   |    mul_10s_10s_18_1_1_U66                                          |hls_dummy_mul_10s_10s_18_1_1_83                                           |    76|
|122   |    mul_10s_10s_18_1_1_U67                                          |hls_dummy_mul_10s_10s_18_1_1_84                                           |    89|
|123   |    mul_10s_10s_18_1_1_U68                                          |hls_dummy_mul_10s_10s_18_1_1_85                                           |    89|
|124   |    mul_10s_10s_18_1_1_U69                                          |hls_dummy_mul_10s_10s_18_1_1_86                                           |    84|
|125   |    mul_10s_10s_18_1_1_U71                                          |hls_dummy_mul_10s_10s_18_1_1_87                                           |    90|
|126   |    mul_10s_10s_18_1_1_U72                                          |hls_dummy_mul_10s_10s_18_1_1_88                                           |    87|
|127   |    mul_10s_10s_18_1_1_U73                                          |hls_dummy_mul_10s_10s_18_1_1_89                                           |    85|
|128   |    mul_10s_10s_18_1_1_U74                                          |hls_dummy_mul_10s_10s_18_1_1_90                                           |   107|
|129   |    mul_10s_10s_18_1_1_U75                                          |hls_dummy_mul_10s_10s_18_1_1_91                                           |     5|
|130   |    mul_10s_10s_18_1_1_U76                                          |hls_dummy_mul_10s_10s_18_1_1_92                                           |    66|
|131   |    mul_10s_10s_18_1_1_U77                                          |hls_dummy_mul_10s_10s_18_1_1_93                                           |    71|
|132   |    mul_10s_10s_18_1_1_U78                                          |hls_dummy_mul_10s_10s_18_1_1_94                                           |    86|
|133   |    mul_10s_10s_18_1_1_U79                                          |hls_dummy_mul_10s_10s_18_1_1_95                                           |    79|
|134   |    mul_10s_10s_18_1_1_U80                                          |hls_dummy_mul_10s_10s_18_1_1_96                                           |     2|
|135   |    mul_10s_10s_18_1_1_U81                                          |hls_dummy_mul_10s_10s_18_1_1_97                                           |    72|
|136   |    mul_10s_10s_18_1_1_U82                                          |hls_dummy_mul_10s_10s_18_1_1_98                                           |    68|
|137   |    mul_10s_10s_18_1_1_U83                                          |hls_dummy_mul_10s_10s_18_1_1_99                                           |    74|
|138   |    mul_10s_10s_18_1_1_U84                                          |hls_dummy_mul_10s_10s_18_1_1_100                                          |   106|
|139   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4  |  4304|
+------+--------------------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 4341.660 ; gain = 1909.672 ; free physical = 235478 ; free virtual = 419402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 4341.660 ; gain = 1909.672 ; free physical = 235478 ; free virtual = 419402
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 4341.668 ; gain = 1909.672 ; free physical = 235478 ; free virtual = 419402
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4341.668 ; gain = 0.000 ; free physical = 235747 ; free virtual = 419691
INFO: [Netlist 29-17] Analyzing 1659 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4397.688 ; gain = 0.000 ; free physical = 235463 ; free virtual = 419468
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1010 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: e9e1d68c
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:08 . Memory (MB): peak = 4397.688 ; gain = 1989.535 ; free physical = 235673 ; free virtual = 419682
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3987.854; main = 3721.498; forked = 369.373
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5303.023; main = 4397.691; forked = 967.359
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4461.719 ; gain = 64.031 ; free physical = 235652 ; free virtual = 419681

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1676e1b07

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4501.297 ; gain = 39.578 ; free physical = 235626 ; free virtual = 419686

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 51 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 72138f85

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 4506.266 ; gain = 0.000 ; free physical = 235509 ; free virtual = 419606
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7e53c9eb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4506.266 ; gain = 0.000 ; free physical = 235572 ; free virtual = 419677
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 24 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a9f66728

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4506.266 ; gain = 0.000 ; free physical = 235572 ; free virtual = 419677
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 137084643

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4506.266 ; gain = 0.000 ; free physical = 235565 ; free virtual = 419678
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 137084643

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4506.266 ; gain = 0.000 ; free physical = 235565 ; free virtual = 419678
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               4  |                                              0  |
|  Constant propagation         |               9  |              24  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 137084643

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4506.266 ; gain = 0.000 ; free physical = 235565 ; free virtual = 419678

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 137084643

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4506.266 ; gain = 0.000 ; free physical = 235562 ; free virtual = 419679

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 137084643

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4506.266 ; gain = 0.000 ; free physical = 235562 ; free virtual = 419679

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4506.266 ; gain = 0.000 ; free physical = 235562 ; free virtual = 419679
Ending Netlist Obfuscation Task | Checksum: 137084643

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4506.266 ; gain = 0.000 ; free physical = 235562 ; free virtual = 419679
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4506.266 ; gain = 108.578 ; free physical = 235562 ; free virtual = 419679
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 08:08:05 2025...
