/**
 */
package VHDLModel;

// <-- [user defined imports]
// [user defined imports] -->

/**
 * <!-- begin-user-doc -->
 * A representation of the model object '<em><b>And Gate</b></em>'.
 * <!-- end-user-doc -->
 *
 *
 * @see VHDLModel.VHDLModelPackage#getAndGate()
 * @model
 * @generated
 */
public interface AndGate extends BinaryGate {
	/**
	 * <!-- begin-user-doc -->
	 * <!-- end-user-doc -->
	 * @model
	 * @generated
	 */
	void eval();
	// <-- [user code injected with eMoflon]

	// [user code injected with eMoflon] -->
} // AndGate
