// Seed: 3509777866
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
endmodule
program module_1 ();
  always $display(id_1, id_1);
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  wire id_3;
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri id_3,
    input uwire id_4,
    input supply0 id_5,
    input wor id_6,
    input supply1 id_7
);
  logic [7:0] id_9, id_10, id_11;
  id_12(
      .id_0(), .id_1(id_7), .id_2(-1), .id_3(id_7)
  );
  assign id_10[1] = id_4;
endmodule
module module_3 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wor void id_4,
    input wor id_5,
    input wire id_6,
    input supply0 id_7,
    input wire id_8,
    output tri0 id_9,
    input tri0 id_10
);
  assign id_3 = id_2;
  module_2 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_7,
      id_7,
      id_1,
      id_10,
      id_8
  );
endmodule
