<!doctype html>
<head>
<meta charset=utf-8>
<link rel="stylesheet" href="simics.css">
<title>x58-core-f0-legacy</title>
<script>function postUrl() {
    window.parent.postMessage({ content_url: window.location.href }, "*");
}
if (window.parent != null && window.parent != window) {
    postUrl();
    window.addEventListener("hashchange", function () {
        postUrl();
    });
} else {
    // Check if we are part of a Simics doc site and redirect if we are
    fetch("../simics-doc-site-marker", { method: "HEAD" }).then(response => {
        if (response.ok) {
            window.location = "..#" + window.location.href;
        } else {
            console.info("Not part of a Simics documentation site");
        }
    }).catch(error => {
        console.warn("Failed to check if this is a Simics documentation site:",
            error);
    });
}</script>
</head><body>
<div class=chain>
<a href="__rm_class_x58-core.html" class="previous">x58-core</a>
<a href="__rm_class_x58-core-f1-legacy.html" class="next">x58-core-f1-legacy</a>
</div>
<div class=path>
<a href="index.html">Quick-Start Platform x86 Reference Manual</a>&nbsp;/&nbsp;
<a href="classes.html">4 Classes</a>&nbsp;/&nbsp;
</div>
<h1 class="jdocu"><a class="not-numbered" name="__rm_class_x58-core-f0-legacy">x58-core-f0-legacy</a></h1>
<p>

<a name="x58-core-f0-legacy"></a></p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Provided By</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="modules.html#__rm_module_X58-legacy">X58-legacy</a>
</dd>
<dt class="jdocu_descitem"><b>Aliases</b></dt><dd class="jdocu_descitem">x58_core_f0</dd>
<dt class="jdocu_descitem">Description</dt><dd class="jdocu_descitem">Address Mapping, VTd, Ctrl/Status, Misc unit in the IntelÂ® X58 Express Chipset. - legacy variant, using old PCIe libraries
</dd>
<dt class="jdocu_descitem"><b>Interfaces Implemented</b></dt><dd class="jdocu_descitem"><a class="jdocu" href="undocumented-interfaces.html#__rm_interface_conf_object">conf_object</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_io_memory">io_memory</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_log_object">log_object</a>, <a class="jdocu" href="undocumented-interfaces.html#__rm_interface_pci_device">pci_device</a></dd>
<dt class="jdocu_descitem"><b>Port Objects</b></dt><dd class="jdocu_descitem"><b>bank.pci_config</b> (bank_instrumentation_subscribe, instrumentation_order, int_register, io_memory, register_view)</dd>
<dt class="jdocu_descitem"><b>Port Interfaces</b></dt><dd class="jdocu_descitem">core_dev_access_count (<a class="jdocu" href="undocumented-interfaces.html#__rm_interface_probe">probe</a>) : Port for generic device access count</dd>
</dl><p></p><h2 class="jdocu"><a class="not-numbered" name="Attributes">Attributes</a></h2>
<p></p><dl><dt id="dt:config_registers"><b><i>config_registers</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_config_registers"></a></p><dd><b>Pseudo</b> attribute; <b>read-only</b> access; type: <tt>[i*]</tt>.
The PCI configuration registers, each 32 bits in size.</dd></dl><p></p><dl><dt id="dt:expansion_rom_size"><b><i>expansion_rom_size</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_expansion_rom_size"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
The size of the expansion ROM mapping.</dd></dl><p></p><dl><dt id="dt:pci_bus"><b><i>pci_bus</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_bus"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <tt>[os]</tt> or <tt>object</tt>.
The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.
<p>
Required interfaces: <tt>io_memory</tt>, <tt>pci_bus</tt>, <tt>pci_express</tt>.</p></dd></dl><p></p><dl><dt id="dt:bank-pci_config-bist"><b><i>bank.pci_config.bist</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.bist"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Build-in Self Test</dd></dl><p></p><dl><dt id="dt:bank-pci_config-cache_line_size"><b><i>bank.pci_config.cache_line_size</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.cache_line_size"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
CacheLine Size</dd></dl><p></p><dl><dt id="dt:bank-pci_config-capabilities_ptr"><b><i>bank.pci_config.capabilities_ptr</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.capabilities_ptr"></a></p><dd><b>Pseudo</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Capabilities Pointer</dd></dl><p></p><dl><dt id="dt:bank-pci_config-cardbus_cis_ptr"><b><i>bank.pci_config.cardbus_cis_ptr</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.cardbus_cis_ptr"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Cardbus CIS Pointer</dd></dl><p></p><dl><dt id="dt:bank-pci_config-class_code"><b><i>bank.pci_config.class_code</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.class_code"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Class Code</dd></dl><p></p><dl><dt id="dt:bank-pci_config-command"><b><i>bank.pci_config.command</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.command"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Command Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-device_id"><b><i>bank.pci_config.device_id</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.device_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Device ID</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_capabilities"><b><i>bank.pci_config.exp_capabilities</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_capabilities"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
PCI Express Capabilities Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_capability_header"><b><i>bank.pci_config.exp_capability_header</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_capability_header"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
PCI Express Capability List Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_dev_cap"><b><i>bank.pci_config.exp_dev_cap</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_dev_cap"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Device Capabilities Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_dev_cap2"><b><i>bank.pci_config.exp_dev_cap2</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_dev_cap2"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Device Capabilities 2 Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_dev_control"><b><i>bank.pci_config.exp_dev_control</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_dev_control"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Device Control Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_dev_control2"><b><i>bank.pci_config.exp_dev_control2</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_dev_control2"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Device control 2 Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_dev_status"><b><i>bank.pci_config.exp_dev_status</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_dev_status"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Device Status Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_dev_status2"><b><i>bank.pci_config.exp_dev_status2</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_dev_status2"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Device status 2 Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_link_cap"><b><i>bank.pci_config.exp_link_cap</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_link_cap"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Link Capabilities Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_link_cap2"><b><i>bank.pci_config.exp_link_cap2</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_link_cap2"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Link Capabilities 2 Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_link_control"><b><i>bank.pci_config.exp_link_control</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_link_control"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Link Control Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_link_control2"><b><i>bank.pci_config.exp_link_control2</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_link_control2"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Link Control 2 Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_link_status"><b><i>bank.pci_config.exp_link_status</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_link_status"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Link Status Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_link_status2"><b><i>bank.pci_config.exp_link_status2</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_link_status2"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Link Status 2 Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_root_control"><b><i>bank.pci_config.exp_root_control</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_root_control"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Root Control Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_root_status"><b><i>bank.pci_config.exp_root_status</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_root_status"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Root Status</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_slot_cap"><b><i>bank.pci_config.exp_slot_cap</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_slot_cap"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Slot Capabilities Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_slot_cap2"><b><i>bank.pci_config.exp_slot_cap2</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_slot_cap2"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Slot Capabilities 2 Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_slot_control"><b><i>bank.pci_config.exp_slot_control</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_slot_control"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Slot Control Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_slot_control2"><b><i>bank.pci_config.exp_slot_control2</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_slot_control2"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Slot Control 2 Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_slot_status"><b><i>bank.pci_config.exp_slot_status</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_slot_status"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Slot Status Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-exp_slot_status2"><b><i>bank.pci_config.exp_slot_status2</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.exp_slot_status2"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Slot Status 2 Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-header_type"><b><i>bank.pci_config.header_type</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.header_type"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Header Type</dd></dl><p></p><dl><dt id="dt:bank-pci_config-interrupt_line"><b><i>bank.pci_config.interrupt_line</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.interrupt_line"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Interrupt Line</dd></dl><p></p><dl><dt id="dt:bank-pci_config-interrupt_pin"><b><i>bank.pci_config.interrupt_pin</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.interrupt_pin"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Interrupt Pin</dd></dl><p></p><dl><dt id="dt:bank-pci_config-interrupts"><b><i>bank.pci_config.interrupts</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.interrupts"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Raised _internal_ interrupts</dd></dl><p></p><dl><dt id="dt:bank-pci_config-latency_timer"><b><i>bank.pci_config.latency_timer</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.latency_timer"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Latency Timer</dd></dl><p></p><dl><dt id="dt:bank-pci_config-max_lat"><b><i>bank.pci_config.max_lat</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.max_lat"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
MAX_LAT</dd></dl><p></p><dl><dt id="dt:bank-pci_config-min_gnt"><b><i>bank.pci_config.min_gnt</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.min_gnt"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
MIN_GNT</dd></dl><p></p><dl><dt id="dt:bank-pci_config-revision_id"><b><i>bank.pci_config.revision_id</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.revision_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Revision ID</dd></dl><p></p><dl><dt id="dt:bank-pci_config-status"><b><i>bank.pci_config.status</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.status"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Status Register</dd></dl><p></p><dl><dt id="dt:bank-pci_config-subsystem_id"><b><i>bank.pci_config.subsystem_id</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.subsystem_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Subsystem ID</dd></dl><p></p><dl><dt id="dt:bank-pci_config-subsystem_vendor_id"><b><i>bank.pci_config.subsystem_vendor_id</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.subsystem_vendor_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Subsystem Vendor ID</dd></dl><p></p><dl><dt id="dt:bank-pci_config-vendor_id"><b><i>bank.pci_config.vendor_id</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_pci_config.vendor_id"></a></p><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <tt>integer</tt>.
Vendor ID</dd></dl><p></p><dl><dt id="dt:remap_unit0"><b><i>remap_unit0</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_remap_unit0"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <tt>[os]</tt> or <tt>object</tt>.
DMA/Interrupt remapping unit 0 to connect to.
<p>
Required interfaces: <tt>pci_upstream</tt>.</p></dd></dl><p></p><dl><dt id="dt:remap_unit1"><b><i>remap_unit1</i></b></dt><p><a name="__rm_attribute_x58-core-f0-legacy_remap_unit1"></a></p><dd><b>Required</b> attribute; <b>read/write</b> access; type: <tt>[os]</tt> or <tt>object</tt>.
DMA/Interrupt remapping unit 1 to connect to.
<p>
Required interfaces: <tt>pci_upstream</tt>.</p></dd></dl><p>
</p><h2 class="jdocu"><a class="not-numbered" name="Command-List">Command List</a></h2>
<p>

</p><dl class="jdocu_di">
<dt class="jdocu_descitem"><b>Commands</b></dt><dd class="jdocu_descitem"><table>

<tbody><tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_x58-core-f0-legacy_gt_.info">info</a></b></td><td class="jdocu_noborder">print information about the object</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_x58-core-f0-legacy_gt_.print-pci-config-regs">print-pci-config-regs</a></b></td><td class="jdocu_noborder">print PCI configuration registers</td></tr>

<tr><td class="jdocu_noborder"><b><a class="jdocu" href="namespace-commands-by-class.html#__rm_command__lt_x58-core-f0-legacy_gt_.status">status</a></b></td><td class="jdocu_noborder">print status of the object</td></tr>

</tbody></table>
</dd>
</dl><p>
</p><div class=chain>
<a href="__rm_class_x58-core.html" class="previous">x58-core</a>
<a href="__rm_class_x58-core-f1-legacy.html" class="next">x58-core-f1-legacy</a>
</div>
