// Auto-generated by OpenLane
module TopModule(
`ifdef USE_POWER_PINS
  inout VPWR,
  inout VGND,
`endif
  input clk,
  input reset,
  input[1:0] ctrl,
  output[31:0] data_out
);
endmodule
