read -sv run_verilog_mid/adder_32b_16_76_c04d1484e973eb833e2a8263df9edda6.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_76_c04d1484e973eb833e2a8263df9edda6_yosys.v
