/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.41
Hash     : 98521c2
Date     : Feb 20 2024
Type     : Engineering
Log Time   : Tue Feb 20 14:31:15 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 16

#Path 1
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[15].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35915__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35915__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n37074__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n37074__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n37075__.in[0] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n37075__.out[0] (.names)                                                    0.218     4.370
$abc$2326342$new_new_n37076__.in[0] (.names)                                                     0.890     5.261
$abc$2326342$new_new_n37076__.out[0] (.names)                                                    0.218     5.479
$abc$2326342$new_new_n37098__.in[1] (.names)                                                     0.890     6.369
$abc$2326342$new_new_n37098__.out[0] (.names)                                                    0.197     6.566
$abc$1352750$abc$350890$li105_li105.in[0] (.names)                                               0.890     7.457
$abc$1352750$abc$350890$li105_li105.out[0] (.names)                                              0.218     7.675
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[15].D[0] (dffre)                       0.890     8.565
data arrival time                                                                                          8.565

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[15].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.565
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.206


#Path 2
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[1].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[20].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[1].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[1].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35547__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35547__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n35548__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n35548__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n35549__.in[0] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n35549__.out[0] (.names)                                                    0.218     4.370
$abc$2326342$new_new_n35550__.in[0] (.names)                                                     0.890     5.261
$abc$2326342$new_new_n35550__.out[0] (.names)                                                    0.218     5.479
$abc$2326342$new_new_n35563__.in[1] (.names)                                                     0.890     6.369
$abc$2326342$new_new_n35563__.out[0] (.names)                                                    0.197     6.566
$abc$1352750$abc$350890$li110_li110.in[1] (.names)                                               0.890     7.457
$abc$1352750$abc$350890$li110_li110.out[0] (.names)                                              0.197     7.654
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[20].D[0] (dffre)                       0.890     8.544
data arrival time                                                                                          8.544

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[20].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.544
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.185


#Path 3
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[24].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44467__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44467__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n50337__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n50337__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n50338__.in[0] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n50338__.out[0] (.names)                                                    0.218     4.370
$abc$2326342$new_new_n50339__.in[0] (.names)                                                     0.890     5.261
$abc$2326342$new_new_n50339__.out[0] (.names)                                                    0.172     5.433
$abc$2326342$new_new_n50340__.in[0] (.names)                                                     0.890     6.324
$abc$2326342$new_new_n50340__.out[0] (.names)                                                    0.218     6.542
$abc$1352750$abc$340243$li106_li106.in[0] (.names)                                               0.890     7.432
$abc$1352750$abc$340243$li106_li106.out[0] (.names)                                              0.218     7.650
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[24].D[0] (dffre)                       0.890     8.541
data arrival time                                                                                          8.541

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[24].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.541
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.182


#Path 4
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[19].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35220__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35220__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n35346__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n35346__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n38679__.in[1] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n38679__.out[0] (.names)                                                    0.197     4.349
$abc$2326342$new_new_n38680__.in[0] (.names)                                                     0.890     5.239
$abc$2326342$new_new_n38680__.out[0] (.names)                                                    0.218     5.458
$abc$2326342$new_new_n38681__.in[0] (.names)                                                     0.890     6.348
$abc$2326342$new_new_n38681__.out[0] (.names)                                                    0.218     6.566
$abc$1352750$abc$350890$li109_li109.in[1] (.names)                                               0.890     7.457
$abc$1352750$abc$350890$li109_li109.out[0] (.names)                                              0.152     7.608
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[19].D[0] (dffre)                       0.890     8.499
data arrival time                                                                                          8.499

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[19].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.499
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.140


#Path 5
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[9].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                          0.000     0.000
clock source latency                                                                            0.000     0.000
sclk.inpad[0] (.input)                                                                          0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[5].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n44491__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n44491__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n44516__.in[0] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n44516__.out[0] (.names)                                                   0.218     3.262
$abc$2326342$new_new_n46863__.in[1] (.names)                                                    0.890     4.152
$abc$2326342$new_new_n46863__.out[0] (.names)                                                   0.197     4.349
$abc$2326342$new_new_n46870__.in[1] (.names)                                                    0.890     5.239
$abc$2326342$new_new_n46870__.out[0] (.names)                                                   0.197     5.436
$abc$2326342$new_new_n46871__.in[0] (.names)                                                    0.890     6.327
$abc$2326342$new_new_n46871__.out[0] (.names)                                                   0.172     6.499
$abc$1352750$abc$340243$li091_li091.in[0] (.names)                                              0.890     7.390
$abc$1352750$abc$340243$li091_li091.out[0] (.names)                                             0.218     7.608
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[9].D[0] (dffre)                       0.890     8.498
data arrival time                                                                                         8.498

clock sclk (rise edge)                                                                          2.500     2.500
clock source latency                                                                            0.000     2.500
sclk.inpad[0] (.input)                                                                          0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[9].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.498
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.140


#Path 6
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[11].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44635__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44635__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n47241__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n47241__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n47242__.in[1] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n47242__.out[0] (.names)                                                    0.197     4.349
$abc$2326342$new_new_n47243__.in[0] (.names)                                                     0.890     5.239
$abc$2326342$new_new_n47243__.out[0] (.names)                                                    0.172     5.412
$abc$2326342$new_new_n47244__.in[0] (.names)                                                     0.890     6.302
$abc$2326342$new_new_n47244__.out[0] (.names)                                                    0.218     6.521
$abc$1352750$abc$340243$li093_li093.in[1] (.names)                                               0.890     7.411
$abc$1352750$abc$340243$li093_li093.out[0] (.names)                                              0.197     7.608
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[11].D[0] (dffre)                       0.890     8.498
data arrival time                                                                                          8.498

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[11].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.498
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.140


#Path 7
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[4].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[29].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[4].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[4].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35069__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35069__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n42283__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n42283__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n42287__.in[1] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n42287__.out[0] (.names)                                                    0.197     4.349
$abc$2326342$new_new_n42288__.in[0] (.names)                                                     0.890     5.239
$abc$2326342$new_new_n42288__.out[0] (.names)                                                    0.172     5.412
$abc$2326342$new_new_n42289__.in[0] (.names)                                                     0.890     6.302
$abc$2326342$new_new_n42289__.out[0] (.names)                                                    0.218     6.521
$abc$1352750$abc$350890$li119_li119.in[1] (.names)                                               0.890     7.411
$abc$1352750$abc$350890$li119_li119.out[0] (.names)                                              0.197     7.608
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[29].D[0] (dffre)                       0.890     8.498
data arrival time                                                                                          8.498

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[29].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.498
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.140


#Path 8
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[26].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35180__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35180__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n35816__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n35816__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n41586__.in[1] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n41586__.out[0] (.names)                                                    0.197     4.349
$abc$2326342$new_new_n41587__.in[0] (.names)                                                     0.890     5.239
$abc$2326342$new_new_n41587__.out[0] (.names)                                                    0.218     5.458
$abc$2326342$new_new_n41633__.in[1] (.names)                                                     0.890     6.348
$abc$2326342$new_new_n41633__.out[0] (.names)                                                    0.197     6.545
$abc$1352750$abc$350890$li116_li116.in[0] (.names)                                               0.890     7.435
$abc$1352750$abc$350890$li116_li116.out[0] (.names)                                              0.172     7.608
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[26].D[0] (dffre)                       0.890     8.498
data arrival time                                                                                          8.498

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[26].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.498
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.140


#Path 9
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[18].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44592__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44592__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n48962__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n48962__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n48963__.in[0] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n48963__.out[0] (.names)                                                    0.218     4.370
$abc$2326342$new_new_n48964__.in[0] (.names)                                                     0.890     5.261
$abc$2326342$new_new_n48964__.out[0] (.names)                                                    0.218     5.479
$abc$2326342$new_new_n48965__.in[0] (.names)                                                     0.890     6.369
$abc$2326342$new_new_n48965__.out[0] (.names)                                                    0.172     6.542
$abc$1352750$abc$340243$li100_li100.in[0] (.names)                                               0.890     7.432
$abc$1352750$abc$340243$li100_li100.out[0] (.names)                                              0.173     7.605
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[18].D[0] (dffre)                       0.890     8.495
data arrival time                                                                                          8.495

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[18].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.495
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.136


#Path 10
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[6].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                            0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                    0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n35100__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n35100__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n35912__.in[0] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n35912__.out[0] (.names)                                                   0.218     3.262
$abc$2326342$new_new_n38947__.in[0] (.names)                                                    0.890     4.152
$abc$2326342$new_new_n38947__.out[0] (.names)                                                   0.218     4.370
$abc$2326342$new_new_n38948__.in[0] (.names)                                                    0.890     5.261
$abc$2326342$new_new_n38948__.out[0] (.names)                                                   0.172     5.433
$abc$2326342$new_new_n38949__.in[0] (.names)                                                    0.890     6.324
$abc$2326342$new_new_n38949__.out[0] (.names)                                                   0.172     6.496
$abc$1352750$abc$350890$li096_li096.in[0] (.names)                                              0.890     7.387
$abc$1352750$abc$350890$li096_li096.out[0] (.names)                                             0.218     7.605
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[6].D[0] (dffre)                       0.890     8.495
data arrival time                                                                                         8.495

clock s_avmm_clk (rise edge)                                                                    2.500     2.500
clock source latency                                                                            0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                    0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[6].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.495
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.136


#Path 11
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[1].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                          0.000     0.000
clock source latency                                                                            0.000     0.000
sclk.inpad[0] (.input)                                                                          0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n44701__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n44701__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n44784__.in[0] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n44784__.out[0] (.names)                                                   0.218     3.262
$abc$2326342$new_new_n44785__.in[0] (.names)                                                    0.890     4.152
$abc$2326342$new_new_n44785__.out[0] (.names)                                                   0.218     4.370
$abc$2326342$new_new_n44786__.in[0] (.names)                                                    0.890     5.261
$abc$2326342$new_new_n44786__.out[0] (.names)                                                   0.218     5.479
$abc$2326342$new_new_n44790__.in[1] (.names)                                                    0.890     6.369
$abc$2326342$new_new_n44790__.out[0] (.names)                                                   0.197     6.566
$abc$1352750$abc$340243$li083_li083.in[3] (.names)                                              0.890     7.457
$abc$1352750$abc$340243$li083_li083.out[0] (.names)                                             0.135     7.592
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[1].D[0] (dffre)                       0.890     8.483
data arrival time                                                                                         8.483

clock sclk (rise edge)                                                                          2.500     2.500
clock source latency                                                                            0.000     2.500
sclk.inpad[0] (.input)                                                                          0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[1].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.483
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.124


#Path 12
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[3].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[5].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                          0.000     0.000
clock source latency                                                                            0.000     0.000
sclk.inpad[0] (.input)                                                                          0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[3].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[3].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n44437__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n44437__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n45953__.in[0] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n45953__.out[0] (.names)                                                   0.218     3.262
$abc$2326342$new_new_n45957__.in[1] (.names)                                                    0.890     4.152
$abc$2326342$new_new_n45957__.out[0] (.names)                                                   0.152     4.304
$abc$2326342$new_new_n45958__.in[0] (.names)                                                    0.890     5.194
$abc$2326342$new_new_n45958__.out[0] (.names)                                                   0.218     5.412
$abc$2326342$new_new_n45959__.in[0] (.names)                                                    0.890     6.303
$abc$2326342$new_new_n45959__.out[0] (.names)                                                   0.172     6.475
$abc$1352750$abc$340243$li087_li087.in[0] (.names)                                              0.890     7.366
$abc$1352750$abc$340243$li087_li087.out[0] (.names)                                             0.218     7.584
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[5].D[0] (dffre)                       0.890     8.474
data arrival time                                                                                         8.474

clock sclk (rise edge)                                                                          2.500     2.500
clock source latency                                                                            0.000     2.500
sclk.inpad[0] (.input)                                                                          0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[5].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.474
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.116


#Path 13
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[3].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[18].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[3].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[3].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35047__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35047__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n38237__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n38237__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n38238__.in[0] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n38238__.out[0] (.names)                                                    0.218     4.370
$abc$2326342$new_new_n38239__.in[0] (.names)                                                     0.890     5.261
$abc$2326342$new_new_n38239__.out[0] (.names)                                                    0.218     5.479
$abc$2326342$new_new_n38252__.in[1] (.names)                                                     0.890     6.369
$abc$2326342$new_new_n38252__.out[0] (.names)                                                    0.152     6.521
$abc$1352750$abc$350890$li108_li108.in[0] (.names)                                               0.890     7.411
$abc$1352750$abc$350890$li108_li108.out[0] (.names)                                              0.172     7.584
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[18].D[0] (dffre)                       0.890     8.474
data arrival time                                                                                          8.474

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[18].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.474
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.116


#Path 14
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[2].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[3].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                            0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                    0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[2].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[2].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n35054__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n35054__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n36587__.in[0] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n36587__.out[0] (.names)                                                   0.173     3.216
$abc$2326342$new_new_n36588__.in[0] (.names)                                                    0.890     4.107
$abc$2326342$new_new_n36588__.out[0] (.names)                                                   0.218     4.325
$abc$2326342$new_new_n36589__.in[0] (.names)                                                    0.890     5.215
$abc$2326342$new_new_n36589__.out[0] (.names)                                                   0.218     5.433
$abc$2326342$new_new_n36619__.in[1] (.names)                                                    0.890     6.324
$abc$2326342$new_new_n36619__.out[0] (.names)                                                   0.152     6.475
$abc$1352750$abc$350890$li093_li093.in[0] (.names)                                              0.890     7.366
$abc$1352750$abc$350890$li093_li093.out[0] (.names)                                             0.218     7.584
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[3].D[0] (dffre)                       0.890     8.474
data arrival time                                                                                         8.474

clock s_avmm_clk (rise edge)                                                                    2.500     2.500
clock source latency                                                                            0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                    0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[3].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.474
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.116


#Path 15
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[2].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[22].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[2].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[2].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44439__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44439__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n45182__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n45182__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n49888__.in[1] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n49888__.out[0] (.names)                                                    0.152     4.304
$abc$2326342$new_new_n49889__.in[0] (.names)                                                     0.890     5.194
$abc$2326342$new_new_n49889__.out[0] (.names)                                                    0.218     5.412
$abc$2326342$new_new_n49890__.in[0] (.names)                                                     0.890     6.303
$abc$2326342$new_new_n49890__.out[0] (.names)                                                    0.172     6.475
$abc$1352750$abc$340243$li104_li104.in[0] (.names)                                               0.890     7.366
$abc$1352750$abc$340243$li104_li104.out[0] (.names)                                              0.218     7.584
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[22].D[0] (dffre)                       0.890     8.474
data arrival time                                                                                          8.474

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[22].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.474
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.116


#Path 16
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[3].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[8].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                            0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                    0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[3].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[3].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n35047__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n35047__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n36367__.in[0] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n36367__.out[0] (.names)                                                   0.218     3.262
$abc$2326342$new_new_n38481__.in[0] (.names)                                                    0.890     4.152
$abc$2326342$new_new_n38481__.out[0] (.names)                                                   0.218     4.370
$abc$2326342$new_new_n38488__.in[1] (.names)                                                    0.890     5.261
$abc$2326342$new_new_n38488__.out[0] (.names)                                                   0.152     5.412
$abc$2326342$new_new_n38489__.in[0] (.names)                                                    0.890     6.303
$abc$2326342$new_new_n38489__.out[0] (.names)                                                   0.172     6.475
$abc$1352750$abc$350890$li098_li098.in[0] (.names)                                              0.890     7.366
$abc$1352750$abc$350890$li098_li098.out[0] (.names)                                             0.218     7.584
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[8].D[0] (dffre)                       0.890     8.474
data arrival time                                                                                         8.474

clock s_avmm_clk (rise edge)                                                                    2.500     2.500
clock source latency                                                                            0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                    0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[8].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.474
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.116


#Path 17
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[25].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35092__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35092__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n41368__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n41368__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n41369__.in[0] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n41369__.out[0] (.names)                                                    0.218     4.370
$abc$2326342$new_new_n41370__.in[0] (.names)                                                     0.890     5.261
$abc$2326342$new_new_n41370__.out[0] (.names)                                                    0.218     5.479
$abc$2326342$new_new_n41371__.in[0] (.names)                                                     0.890     6.369
$abc$2326342$new_new_n41371__.out[0] (.names)                                                    0.172     6.542
$abc$1352750$abc$350890$li115_li115.in[1] (.names)                                               0.890     7.432
$abc$1352750$abc$350890$li115_li115.out[0] (.names)                                              0.152     7.584
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[25].D[0] (dffre)                       0.890     8.474
data arrival time                                                                                          8.474

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[25].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.474
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.116


#Path 18
Startpoint: $abc$314814$lo31.Q[0] (dffre clocked by sclk)
Endpoint  : i_spis_intf.tx_rdata_reg[21].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock sclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
sclk.inpad[0] (.input)                                                  0.000     0.000
$abc$314814$lo31.C[0] (dffre)                                           0.890     0.890
$abc$314814$lo31.Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$2326342$new_new_n43017__.in[0] (.names)                            0.890     1.935
$abc$2326342$new_new_n43017__.out[0] (.names)                           0.173     2.107
$abc$2326342$new_new_n43042__.in[0] (.names)                            0.890     2.998
$abc$2326342$new_new_n43042__.out[0] (.names)                           0.173     3.170
$abc$2326342$new_new_n43043__.in[0] (.names)                            0.890     4.061
$abc$2326342$new_new_n43043__.out[0] (.names)                           0.218     4.279
$abc$2326342$new_new_n43082__.in[1] (.names)                            0.890     5.169
$abc$2326342$new_new_n43082__.out[0] (.names)                           0.197     5.366
$abc$2326342$new_new_n43110__.in[0] (.names)                            0.890     6.257
$abc$2326342$new_new_n43110__.out[0] (.names)                           0.218     6.475
$abc$1352750$abc$362250$li21_li21.in[0] (.names)                        0.890     7.365
$abc$1352750$abc$362250$li21_li21.out[0] (.names)                       0.218     7.584
i_spis_intf.tx_rdata_reg[21].D[0] (dffre)                               0.890     8.474
data arrival time                                                                 8.474

clock sclk (rise edge)                                                  2.500     2.500
clock source latency                                                    0.000     2.500
sclk.inpad[0] (.input)                                                  0.000     2.500
i_spis_intf.tx_rdata_reg[21].C[0] (dffre)                               0.890     3.390
clock uncertainty                                                       0.000     3.390
cell setup time                                                        -0.032     3.359
data required time                                                                3.359
---------------------------------------------------------------------------------------
data required time                                                                3.359
data arrival time                                                                -8.474
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -5.115


#Path 19
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[27].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44526__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44526__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n50935__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n50935__.out[0] (.names)                                                    0.173     3.216
$abc$2326342$new_new_n50936__.in[0] (.names)                                                     0.890     4.107
$abc$2326342$new_new_n50936__.out[0] (.names)                                                    0.218     4.325
$abc$2326342$new_new_n50937__.in[0] (.names)                                                     0.890     5.215
$abc$2326342$new_new_n50937__.out[0] (.names)                                                    0.172     5.388
$abc$2326342$new_new_n50938__.in[0] (.names)                                                     0.890     6.278
$abc$2326342$new_new_n50938__.out[0] (.names)                                                    0.218     6.496
$abc$1352750$abc$340243$li109_li109.in[1] (.names)                                               0.890     7.387
$abc$1352750$abc$340243$li109_li109.out[0] (.names)                                              0.197     7.584
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[27].D[0] (dffre)                       0.890     8.474
data arrival time                                                                                          8.474

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[27].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.474
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.115


#Path 20
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[4].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[21].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[4].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[4].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35072__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35072__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n40664__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n40664__.out[0] (.names)                                                    0.173     3.216
$abc$2326342$new_new_n40665__.in[0] (.names)                                                     0.890     4.107
$abc$2326342$new_new_n40665__.out[0] (.names)                                                    0.218     4.325
$abc$2326342$new_new_n40666__.in[0] (.names)                                                     0.890     5.215
$abc$2326342$new_new_n40666__.out[0] (.names)                                                    0.218     5.433
$abc$2326342$new_new_n40667__.in[0] (.names)                                                     0.890     6.324
$abc$2326342$new_new_n40667__.out[0] (.names)                                                    0.172     6.496
$abc$1352750$abc$350890$li111_li111.in[1] (.names)                                               0.890     7.387
$abc$1352750$abc$350890$li111_li111.out[0] (.names)                                              0.197     7.584
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[21].D[0] (dffre)                       0.890     8.474
data arrival time                                                                                          8.474

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[21].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.474
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.115


#Path 21
Startpoint: $abc$314814$lo31.Q[0] (dffre clocked by sclk)
Endpoint  : i_spis_intf.tx_rdata_reg[31].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock sclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
sclk.inpad[0] (.input)                                                  0.000     0.000
$abc$314814$lo31.C[0] (dffre)                                           0.890     0.890
$abc$314814$lo31.Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$2326342$new_new_n43017__.in[0] (.names)                            0.890     1.935
$abc$2326342$new_new_n43017__.out[0] (.names)                           0.173     2.107
$abc$2326342$new_new_n43042__.in[0] (.names)                            0.890     2.998
$abc$2326342$new_new_n43042__.out[0] (.names)                           0.173     3.170
$abc$2326342$new_new_n43043__.in[0] (.names)                            0.890     4.061
$abc$2326342$new_new_n43043__.out[0] (.names)                           0.218     4.279
$abc$2326342$new_new_n43082__.in[1] (.names)                            0.890     5.169
$abc$2326342$new_new_n43082__.out[0] (.names)                           0.197     5.366
$abc$2326342$new_new_n43110__.in[0] (.names)                            0.890     6.257
$abc$2326342$new_new_n43110__.out[0] (.names)                           0.218     6.475
$abc$1352750$abc$362250$li31_li31.in[0] (.names)                        0.890     7.365
$abc$1352750$abc$362250$li31_li31.out[0] (.names)                       0.218     7.584
i_spis_intf.tx_rdata_reg[31].D[0] (dffre)                               0.890     8.474
data arrival time                                                                 8.474

clock sclk (rise edge)                                                  2.500     2.500
clock source latency                                                    0.000     2.500
sclk.inpad[0] (.input)                                                  0.000     2.500
i_spis_intf.tx_rdata_reg[31].C[0] (dffre)                               0.890     3.390
clock uncertainty                                                       0.000     3.390
cell setup time                                                        -0.032     3.359
data required time                                                                3.359
---------------------------------------------------------------------------------------
data required time                                                                3.359
data arrival time                                                                -8.474
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -5.115


#Path 22
Startpoint: $abc$314814$lo31.Q[0] (dffre clocked by sclk)
Endpoint  : i_spis_intf.tx_rdata_reg[30].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock sclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
sclk.inpad[0] (.input)                                                  0.000     0.000
$abc$314814$lo31.C[0] (dffre)                                           0.890     0.890
$abc$314814$lo31.Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$2326342$new_new_n43017__.in[0] (.names)                            0.890     1.935
$abc$2326342$new_new_n43017__.out[0] (.names)                           0.173     2.107
$abc$2326342$new_new_n43042__.in[0] (.names)                            0.890     2.998
$abc$2326342$new_new_n43042__.out[0] (.names)                           0.173     3.170
$abc$2326342$new_new_n43043__.in[0] (.names)                            0.890     4.061
$abc$2326342$new_new_n43043__.out[0] (.names)                           0.218     4.279
$abc$2326342$new_new_n43082__.in[1] (.names)                            0.890     5.169
$abc$2326342$new_new_n43082__.out[0] (.names)                           0.197     5.366
$abc$2326342$new_new_n43110__.in[0] (.names)                            0.890     6.257
$abc$2326342$new_new_n43110__.out[0] (.names)                           0.218     6.475
$abc$1352750$abc$362250$li30_li30.in[0] (.names)                        0.890     7.365
$abc$1352750$abc$362250$li30_li30.out[0] (.names)                       0.218     7.584
i_spis_intf.tx_rdata_reg[30].D[0] (dffre)                               0.890     8.474
data arrival time                                                                 8.474

clock sclk (rise edge)                                                  2.500     2.500
clock source latency                                                    0.000     2.500
sclk.inpad[0] (.input)                                                  0.000     2.500
i_spis_intf.tx_rdata_reg[30].C[0] (dffre)                               0.890     3.390
clock uncertainty                                                       0.000     3.390
cell setup time                                                        -0.032     3.359
data required time                                                                3.359
---------------------------------------------------------------------------------------
data required time                                                                3.359
data arrival time                                                                -8.474
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -5.115


#Path 23
Startpoint: $abc$314814$lo31.Q[0] (dffre clocked by sclk)
Endpoint  : i_spis_intf.tx_rdata_reg[28].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock sclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
sclk.inpad[0] (.input)                                                  0.000     0.000
$abc$314814$lo31.C[0] (dffre)                                           0.890     0.890
$abc$314814$lo31.Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$2326342$new_new_n43017__.in[0] (.names)                            0.890     1.935
$abc$2326342$new_new_n43017__.out[0] (.names)                           0.173     2.107
$abc$2326342$new_new_n43042__.in[0] (.names)                            0.890     2.998
$abc$2326342$new_new_n43042__.out[0] (.names)                           0.173     3.170
$abc$2326342$new_new_n43043__.in[0] (.names)                            0.890     4.061
$abc$2326342$new_new_n43043__.out[0] (.names)                           0.218     4.279
$abc$2326342$new_new_n43082__.in[1] (.names)                            0.890     5.169
$abc$2326342$new_new_n43082__.out[0] (.names)                           0.197     5.366
$abc$2326342$new_new_n43110__.in[0] (.names)                            0.890     6.257
$abc$2326342$new_new_n43110__.out[0] (.names)                           0.218     6.475
$abc$1352750$abc$362250$li28_li28.in[0] (.names)                        0.890     7.365
$abc$1352750$abc$362250$li28_li28.out[0] (.names)                       0.218     7.584
i_spis_intf.tx_rdata_reg[28].D[0] (dffre)                               0.890     8.474
data arrival time                                                                 8.474

clock sclk (rise edge)                                                  2.500     2.500
clock source latency                                                    0.000     2.500
sclk.inpad[0] (.input)                                                  0.000     2.500
i_spis_intf.tx_rdata_reg[28].C[0] (dffre)                               0.890     3.390
clock uncertainty                                                       0.000     3.390
cell setup time                                                        -0.032     3.359
data required time                                                                3.359
---------------------------------------------------------------------------------------
data required time                                                                3.359
data arrival time                                                                -8.474
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -5.115


#Path 24
Startpoint: $abc$314814$lo31.Q[0] (dffre clocked by sclk)
Endpoint  : i_spis_intf.tx_rdata_reg[27].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock sclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
sclk.inpad[0] (.input)                                                  0.000     0.000
$abc$314814$lo31.C[0] (dffre)                                           0.890     0.890
$abc$314814$lo31.Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$2326342$new_new_n43017__.in[0] (.names)                            0.890     1.935
$abc$2326342$new_new_n43017__.out[0] (.names)                           0.173     2.107
$abc$2326342$new_new_n43042__.in[0] (.names)                            0.890     2.998
$abc$2326342$new_new_n43042__.out[0] (.names)                           0.173     3.170
$abc$2326342$new_new_n43043__.in[0] (.names)                            0.890     4.061
$abc$2326342$new_new_n43043__.out[0] (.names)                           0.218     4.279
$abc$2326342$new_new_n43082__.in[1] (.names)                            0.890     5.169
$abc$2326342$new_new_n43082__.out[0] (.names)                           0.197     5.366
$abc$2326342$new_new_n43110__.in[0] (.names)                            0.890     6.257
$abc$2326342$new_new_n43110__.out[0] (.names)                           0.218     6.475
$abc$1352750$abc$362250$li27_li27.in[0] (.names)                        0.890     7.365
$abc$1352750$abc$362250$li27_li27.out[0] (.names)                       0.218     7.584
i_spis_intf.tx_rdata_reg[27].D[0] (dffre)                               0.890     8.474
data arrival time                                                                 8.474

clock sclk (rise edge)                                                  2.500     2.500
clock source latency                                                    0.000     2.500
sclk.inpad[0] (.input)                                                  0.000     2.500
i_spis_intf.tx_rdata_reg[27].C[0] (dffre)                               0.890     3.390
clock uncertainty                                                       0.000     3.390
cell setup time                                                        -0.032     3.359
data required time                                                                3.359
---------------------------------------------------------------------------------------
data required time                                                                3.359
data arrival time                                                                -8.474
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -5.115


#Path 25
Startpoint: $abc$314814$lo31.Q[0] (dffre clocked by sclk)
Endpoint  : i_spis_intf.tx_rdata_reg[26].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock sclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
sclk.inpad[0] (.input)                                                  0.000     0.000
$abc$314814$lo31.C[0] (dffre)                                           0.890     0.890
$abc$314814$lo31.Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$2326342$new_new_n43017__.in[0] (.names)                            0.890     1.935
$abc$2326342$new_new_n43017__.out[0] (.names)                           0.173     2.107
$abc$2326342$new_new_n43042__.in[0] (.names)                            0.890     2.998
$abc$2326342$new_new_n43042__.out[0] (.names)                           0.173     3.170
$abc$2326342$new_new_n43043__.in[0] (.names)                            0.890     4.061
$abc$2326342$new_new_n43043__.out[0] (.names)                           0.218     4.279
$abc$2326342$new_new_n43082__.in[1] (.names)                            0.890     5.169
$abc$2326342$new_new_n43082__.out[0] (.names)                           0.197     5.366
$abc$2326342$new_new_n43110__.in[0] (.names)                            0.890     6.257
$abc$2326342$new_new_n43110__.out[0] (.names)                           0.218     6.475
$abc$1352750$abc$362250$li26_li26.in[0] (.names)                        0.890     7.365
$abc$1352750$abc$362250$li26_li26.out[0] (.names)                       0.218     7.584
i_spis_intf.tx_rdata_reg[26].D[0] (dffre)                               0.890     8.474
data arrival time                                                                 8.474

clock sclk (rise edge)                                                  2.500     2.500
clock source latency                                                    0.000     2.500
sclk.inpad[0] (.input)                                                  0.000     2.500
i_spis_intf.tx_rdata_reg[26].C[0] (dffre)                               0.890     3.390
clock uncertainty                                                       0.000     3.390
cell setup time                                                        -0.032     3.359
data required time                                                                3.359
---------------------------------------------------------------------------------------
data required time                                                                3.359
data arrival time                                                                -8.474
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -5.115


#Path 26
Startpoint: $abc$314814$lo31.Q[0] (dffre clocked by sclk)
Endpoint  : i_spis_intf.tx_rdata_reg[25].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock sclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
sclk.inpad[0] (.input)                                                  0.000     0.000
$abc$314814$lo31.C[0] (dffre)                                           0.890     0.890
$abc$314814$lo31.Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$2326342$new_new_n43017__.in[0] (.names)                            0.890     1.935
$abc$2326342$new_new_n43017__.out[0] (.names)                           0.173     2.107
$abc$2326342$new_new_n43042__.in[0] (.names)                            0.890     2.998
$abc$2326342$new_new_n43042__.out[0] (.names)                           0.173     3.170
$abc$2326342$new_new_n43043__.in[0] (.names)                            0.890     4.061
$abc$2326342$new_new_n43043__.out[0] (.names)                           0.218     4.279
$abc$2326342$new_new_n43082__.in[1] (.names)                            0.890     5.169
$abc$2326342$new_new_n43082__.out[0] (.names)                           0.197     5.366
$abc$2326342$new_new_n43110__.in[0] (.names)                            0.890     6.257
$abc$2326342$new_new_n43110__.out[0] (.names)                           0.218     6.475
$abc$1352750$abc$362250$li25_li25.in[0] (.names)                        0.890     7.365
$abc$1352750$abc$362250$li25_li25.out[0] (.names)                       0.218     7.584
i_spis_intf.tx_rdata_reg[25].D[0] (dffre)                               0.890     8.474
data arrival time                                                                 8.474

clock sclk (rise edge)                                                  2.500     2.500
clock source latency                                                    0.000     2.500
sclk.inpad[0] (.input)                                                  0.000     2.500
i_spis_intf.tx_rdata_reg[25].C[0] (dffre)                               0.890     3.390
clock uncertainty                                                       0.000     3.390
cell setup time                                                        -0.032     3.359
data required time                                                                3.359
---------------------------------------------------------------------------------------
data required time                                                                3.359
data arrival time                                                                -8.474
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -5.115


#Path 27
Startpoint: $abc$314814$lo31.Q[0] (dffre clocked by sclk)
Endpoint  : i_spis_intf.tx_rdata_reg[23].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock sclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
sclk.inpad[0] (.input)                                                  0.000     0.000
$abc$314814$lo31.C[0] (dffre)                                           0.890     0.890
$abc$314814$lo31.Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$2326342$new_new_n43017__.in[0] (.names)                            0.890     1.935
$abc$2326342$new_new_n43017__.out[0] (.names)                           0.173     2.107
$abc$2326342$new_new_n43042__.in[0] (.names)                            0.890     2.998
$abc$2326342$new_new_n43042__.out[0] (.names)                           0.173     3.170
$abc$2326342$new_new_n43043__.in[0] (.names)                            0.890     4.061
$abc$2326342$new_new_n43043__.out[0] (.names)                           0.218     4.279
$abc$2326342$new_new_n43082__.in[1] (.names)                            0.890     5.169
$abc$2326342$new_new_n43082__.out[0] (.names)                           0.197     5.366
$abc$2326342$new_new_n43110__.in[0] (.names)                            0.890     6.257
$abc$2326342$new_new_n43110__.out[0] (.names)                           0.218     6.475
$abc$1352750$abc$362250$li23_li23.in[0] (.names)                        0.890     7.365
$abc$1352750$abc$362250$li23_li23.out[0] (.names)                       0.218     7.584
i_spis_intf.tx_rdata_reg[23].D[0] (dffre)                               0.890     8.474
data arrival time                                                                 8.474

clock sclk (rise edge)                                                  2.500     2.500
clock source latency                                                    0.000     2.500
sclk.inpad[0] (.input)                                                  0.000     2.500
i_spis_intf.tx_rdata_reg[23].C[0] (dffre)                               0.890     3.390
clock uncertainty                                                       0.000     3.390
cell setup time                                                        -0.032     3.359
data required time                                                                3.359
---------------------------------------------------------------------------------------
data required time                                                                3.359
data arrival time                                                                -8.474
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -5.115


#Path 28
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[3].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[24].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[3].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[3].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35034__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35034__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n41150__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n41150__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n41151__.in[0] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n41151__.out[0] (.names)                                                    0.218     4.370
$abc$2326342$new_new_n41154__.in[1] (.names)                                                     0.890     5.261
$abc$2326342$new_new_n41154__.out[0] (.names)                                                    0.197     5.458
$abc$2326342$new_new_n41155__.in[0] (.names)                                                     0.890     6.348
$abc$2326342$new_new_n41155__.out[0] (.names)                                                    0.172     6.521
$abc$1352750$abc$350890$li114_li114.in[0] (.names)                                               0.890     7.411
$abc$1352750$abc$350890$li114_li114.out[0] (.names)                                              0.172     7.584
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[24].D[0] (dffre)                       0.890     8.474
data arrival time                                                                                          8.474

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[24].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.474
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.115


#Path 29
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[3].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[27].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[3].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[3].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35034__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35034__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n35338__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n35338__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n41858__.in[1] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n41858__.out[0] (.names)                                                    0.197     4.349
$abc$2326342$new_new_n41859__.in[0] (.names)                                                     0.890     5.239
$abc$2326342$new_new_n41859__.out[0] (.names)                                                    0.218     5.458
$abc$2326342$new_new_n41860__.in[0] (.names)                                                     0.890     6.348
$abc$2326342$new_new_n41860__.out[0] (.names)                                                    0.172     6.521
$abc$1352750$abc$350890$li117_li117.in[0] (.names)                                               0.890     7.411
$abc$1352750$abc$350890$li117_li117.out[0] (.names)                                              0.172     7.584
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[27].D[0] (dffre)                       0.890     8.474
data arrival time                                                                                          8.474

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[27].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.474
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.115


#Path 30
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[2].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[12].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[2].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[2].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44439__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44439__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n44640__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n44640__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n47460__.in[0] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n47460__.out[0] (.names)                                                    0.218     4.370
$abc$2326342$new_new_n47461__.in[0] (.names)                                                     0.890     5.261
$abc$2326342$new_new_n47461__.out[0] (.names)                                                    0.218     5.479
$abc$2326342$new_new_n47469__.in[1] (.names)                                                     0.890     6.369
$abc$2326342$new_new_n47469__.out[0] (.names)                                                    0.152     6.521
$abc$1352750$abc$340243$li094_li094.in[1] (.names)                                               0.890     7.411
$abc$1352750$abc$340243$li094_li094.out[0] (.names)                                              0.152     7.563
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[12].D[0] (dffre)                       0.890     8.454
data arrival time                                                                                          8.454

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[12].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.454
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.095


#Path 31
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[2].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                            0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                    0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n35158__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n35158__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n36274__.in[0] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n36274__.out[0] (.names)                                                   0.218     3.262
$abc$2326342$new_new_n39035__.in[0] (.names)                                                    0.890     4.152
$abc$2326342$new_new_n39035__.out[0] (.names)                                                   0.218     4.370
$abc$2326342$new_new_n39036__.in[0] (.names)                                                    0.890     5.261
$abc$2326342$new_new_n39036__.out[0] (.names)                                                   0.218     5.479
$abc$2326342$new_new_n39087__.in[1] (.names)                                                    0.890     6.369
$abc$2326342$new_new_n39087__.out[0] (.names)                                                   0.152     6.521
$abc$1352750$abc$350890$li092_li092.in[1] (.names)                                              0.890     7.411
$abc$1352750$abc$350890$li092_li092.out[0] (.names)                                             0.152     7.563
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[2].D[0] (dffre)                       0.890     8.454
data arrival time                                                                                         8.454

clock s_avmm_clk (rise edge)                                                                    2.500     2.500
clock source latency                                                                            0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                    0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[2].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.454
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.095


#Path 32
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[31].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35079__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35079__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n35128__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n35128__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n42758__.in[1] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n42758__.out[0] (.names)                                                    0.152     4.304
$abc$2326342$new_new_n42759__.in[0] (.names)                                                     0.890     5.194
$abc$2326342$new_new_n42759__.out[0] (.names)                                                    0.218     5.412
$abc$2326342$new_new_n42760__.in[0] (.names)                                                     0.890     6.303
$abc$2326342$new_new_n42760__.out[0] (.names)                                                    0.172     6.475
$abc$1352750$abc$350890$li121_li121.in[1] (.names)                                               0.890     7.366
$abc$1352750$abc$350890$li121_li121.out[0] (.names)                                              0.197     7.563
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[31].D[0] (dffre)                       0.890     8.453
data arrival time                                                                                          8.453

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[31].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.453
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.094


#Path 33
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[23].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44496__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44496__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n45225__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n45225__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n50112__.in[1] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n50112__.out[0] (.names)                                                    0.152     4.304
$abc$2326342$new_new_n50118__.in[1] (.names)                                                     0.890     5.194
$abc$2326342$new_new_n50118__.out[0] (.names)                                                    0.197     5.391
$abc$2326342$new_new_n50119__.in[0] (.names)                                                     0.890     6.282
$abc$2326342$new_new_n50119__.out[0] (.names)                                                    0.218     6.500
$abc$1352750$abc$340243$li105_li105.in[0] (.names)                                               0.890     7.390
$abc$1352750$abc$340243$li105_li105.out[0] (.names)                                              0.173     7.563
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[23].D[0] (dffre)                       0.890     8.453
data arrival time                                                                                          8.453

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[23].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.453
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.094


#Path 34
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[6].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                          0.000     0.000
clock source latency                                                                            0.000     0.000
sclk.inpad[0] (.input)                                                                          0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n44487__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n44487__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n46176__.in[1] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n46176__.out[0] (.names)                                                   0.197     3.240
$abc$2326342$new_new_n46177__.in[1] (.names)                                                    0.890     4.131
$abc$2326342$new_new_n46177__.out[0] (.names)                                                   0.152     4.283
$abc$2326342$new_new_n46178__.in[0] (.names)                                                    0.890     5.173
$abc$2326342$new_new_n46178__.out[0] (.names)                                                   0.218     5.391
$abc$2326342$new_new_n46179__.in[0] (.names)                                                    0.890     6.282
$abc$2326342$new_new_n46179__.out[0] (.names)                                                   0.218     6.500
$abc$1352750$abc$340243$li088_li088.in[0] (.names)                                              0.890     7.390
$abc$1352750$abc$340243$li088_li088.out[0] (.names)                                             0.172     7.563
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[6].D[0] (dffre)                       0.890     8.453
data arrival time                                                                                         8.453

clock sclk (rise edge)                                                                          2.500     2.500
clock source latency                                                                            0.000     2.500
sclk.inpad[0] (.input)                                                                          0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[6].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.453
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.094


#Path 35
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[4].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                          0.000     0.000
clock source latency                                                                            0.000     0.000
sclk.inpad[0] (.input)                                                                          0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n44735__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n44735__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n45576__.in[0] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n45576__.out[0] (.names)                                                   0.218     3.262
$abc$2326342$new_new_n45577__.in[0] (.names)                                                    0.890     4.152
$abc$2326342$new_new_n45577__.out[0] (.names)                                                   0.218     4.370
$abc$2326342$new_new_n45578__.in[0] (.names)                                                    0.890     5.261
$abc$2326342$new_new_n45578__.out[0] (.names)                                                   0.172     5.433
$abc$2326342$new_new_n45620__.in[1] (.names)                                                    0.890     6.324
$abc$2326342$new_new_n45620__.out[0] (.names)                                                   0.152     6.475
$abc$1352750$abc$340243$li086_li086.in[1] (.names)                                              0.890     7.366
$abc$1352750$abc$340243$li086_li086.out[0] (.names)                                             0.197     7.563
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[4].D[0] (dffre)                       0.890     8.453
data arrival time                                                                                         8.453

clock sclk (rise edge)                                                                          2.500     2.500
clock source latency                                                                            0.000     2.500
sclk.inpad[0] (.input)                                                                          0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[4].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.453
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.094


#Path 36
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[25].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[5].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44457__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44457__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n44890__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n44890__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n50558__.in[1] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n50558__.out[0] (.names)                                                    0.197     4.349
$abc$2326342$new_new_n50559__.in[0] (.names)                                                     0.890     5.239
$abc$2326342$new_new_n50559__.out[0] (.names)                                                    0.172     5.412
$abc$2326342$new_new_n50570__.in[1] (.names)                                                     0.890     6.302
$abc$2326342$new_new_n50570__.out[0] (.names)                                                    0.152     6.454
$abc$1352750$abc$340243$li107_li107.in[0] (.names)                                               0.890     7.345
$abc$1352750$abc$340243$li107_li107.out[0] (.names)                                              0.218     7.563
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[25].D[0] (dffre)                       0.890     8.453
data arrival time                                                                                          8.453

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[25].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.453
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.094


#Path 37
Startpoint: $abc$314814$lo31.Q[0] (dffre clocked by sclk)
Endpoint  : i_spis_intf.tx_rdata_reg[19].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock sclk (rise edge)                                                  0.000     0.000
clock source latency                                                    0.000     0.000
sclk.inpad[0] (.input)                                                  0.000     0.000
$abc$314814$lo31.C[0] (dffre)                                           0.890     0.890
$abc$314814$lo31.Q[0] (dffre) [clock-to-output]                         0.154     1.044
$abc$2326342$new_new_n43017__.in[0] (.names)                            0.890     1.935
$abc$2326342$new_new_n43017__.out[0] (.names)                           0.173     2.107
$abc$2326342$new_new_n43042__.in[0] (.names)                            0.890     2.998
$abc$2326342$new_new_n43042__.out[0] (.names)                           0.173     3.170
$abc$2326342$new_new_n43043__.in[0] (.names)                            0.890     4.061
$abc$2326342$new_new_n43043__.out[0] (.names)                           0.218     4.279
$abc$2326342$new_new_n43082__.in[1] (.names)                            0.890     5.169
$abc$2326342$new_new_n43082__.out[0] (.names)                           0.197     5.366
$abc$2326342$new_new_n43110__.in[0] (.names)                            0.890     6.257
$abc$2326342$new_new_n43110__.out[0] (.names)                           0.218     6.475
$abc$1352750$abc$362250$li19_li19.in[1] (.names)                        0.890     7.365
$abc$1352750$abc$362250$li19_li19.out[0] (.names)                       0.197     7.562
i_spis_intf.tx_rdata_reg[19].D[0] (dffre)                               0.890     8.453
data arrival time                                                                 8.453

clock sclk (rise edge)                                                  2.500     2.500
clock source latency                                                    0.000     2.500
sclk.inpad[0] (.input)                                                  0.000     2.500
i_spis_intf.tx_rdata_reg[19].C[0] (dffre)                               0.890     3.390
clock uncertainty                                                       0.000     3.390
cell setup time                                                        -0.032     3.359
data required time                                                                3.359
---------------------------------------------------------------------------------------
data required time                                                                3.359
data arrival time                                                                -8.453
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -5.094


#Path 38
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[8].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                          0.000     0.000
clock source latency                                                                            0.000     0.000
sclk.inpad[0] (.input)                                                                          0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n44635__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n44635__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n44930__.in[0] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n44930__.out[0] (.names)                                                   0.218     3.262
$abc$2326342$new_new_n46620__.in[1] (.names)                                                    0.890     4.152
$abc$2326342$new_new_n46620__.out[0] (.names)                                                   0.197     4.349
$abc$2326342$new_new_n46621__.in[0] (.names)                                                    0.890     5.239
$abc$2326342$new_new_n46621__.out[0] (.names)                                                   0.172     5.412
$abc$2326342$new_new_n46622__.in[0] (.names)                                                    0.890     6.302
$abc$2326342$new_new_n46622__.out[0] (.names)                                                   0.172     6.475
$abc$1352750$abc$340243$li090_li090.in[1] (.names)                                              0.890     7.365
$abc$1352750$abc$340243$li090_li090.out[0] (.names)                                             0.197     7.562
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[8].D[0] (dffre)                       0.890     8.453
data arrival time                                                                                         8.453

clock sclk (rise edge)                                                                          2.500     2.500
clock source latency                                                                            0.000     2.500
sclk.inpad[0] (.input)                                                                          0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[8].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.453
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.094


#Path 39
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[4].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[22].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[4].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[4].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35049__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35049__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n40332__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n40332__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n40333__.in[0] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n40333__.out[0] (.names)                                                    0.218     4.370
$abc$2326342$new_new_n40340__.in[2] (.names)                                                     0.890     5.261
$abc$2326342$new_new_n40340__.out[0] (.names)                                                    0.103     5.363
$abc$2326342$new_new_n40341__.in[0] (.names)                                                     0.890     6.254
$abc$2326342$new_new_n40341__.out[0] (.names)                                                    0.218     6.472
$abc$1352750$abc$350890$li112_li112.in[1] (.names)                                               0.890     7.362
$abc$1352750$abc$350890$li112_li112.out[0] (.names)                                              0.197     7.559
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[22].D[0] (dffre)                       0.890     8.450
data arrival time                                                                                          8.450

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[22].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.450
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.091


#Path 40
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[28].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44625__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44625__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n44762__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n44762__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n51153__.in[0] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n51153__.out[0] (.names)                                                    0.218     4.370
$abc$2326342$new_new_n51154__.in[0] (.names)                                                     0.890     5.261
$abc$2326342$new_new_n51154__.out[0] (.names)                                                    0.218     5.479
$abc$2326342$new_new_n51166__.in[1] (.names)                                                     0.890     6.369
$abc$2326342$new_new_n51166__.out[0] (.names)                                                    0.197     6.566
$abc$1352750$abc$340243$li110_li110.in[2] (.names)                                               0.890     7.457
$abc$1352750$abc$340243$li110_li110.out[0] (.names)                                              0.103     7.559
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[28].D[0] (dffre)                       0.890     8.450
data arrival time                                                                                          8.450

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[28].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.450
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.091


#Path 41
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[16].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44471__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44471__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n48503__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n48503__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n48504__.in[0] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n48504__.out[0] (.names)                                                    0.172     4.325
$abc$2326342$new_new_n48505__.in[0] (.names)                                                     0.890     5.215
$abc$2326342$new_new_n48505__.out[0] (.names)                                                    0.218     5.433
$abc$2326342$new_new_n48506__.in[0] (.names)                                                     0.890     6.324
$abc$2326342$new_new_n48506__.out[0] (.names)                                                    0.172     6.496
$abc$1352750$abc$340243$li098_li098.in[0] (.names)                                               0.890     7.387
$abc$1352750$abc$340243$li098_li098.out[0] (.names)                                              0.172     7.559
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[16].D[0] (dffre)                       0.890     8.450
data arrival time                                                                                          8.450

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[16].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.450
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.091


#Path 42
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[14].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44517__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44517__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n48023__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n48023__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n48024__.in[0] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n48024__.out[0] (.names)                                                    0.172     4.325
$abc$2326342$new_new_n48025__.in[0] (.names)                                                     0.890     5.215
$abc$2326342$new_new_n48025__.out[0] (.names)                                                    0.172     5.388
$abc$2326342$new_new_n48026__.in[0] (.names)                                                     0.890     6.278
$abc$2326342$new_new_n48026__.out[0] (.names)                                                    0.172     6.451
$abc$1352750$abc$340243$li096_li096.in[0] (.names)                                               0.890     7.341
$abc$1352750$abc$340243$li096_li096.out[0] (.names)                                              0.218     7.559
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[14].D[0] (dffre)                       0.890     8.450
data arrival time                                                                                          8.450

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[14].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.450
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.091


#Path 43
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[7].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                          0.000     0.000
clock source latency                                                                            0.000     0.000
sclk.inpad[0] (.input)                                                                          0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[5].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n44493__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n44493__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n46404__.in[0] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n46404__.out[0] (.names)                                                   0.218     3.262
$abc$2326342$new_new_n46405__.in[0] (.names)                                                    0.890     4.152
$abc$2326342$new_new_n46405__.out[0] (.names)                                                   0.172     4.325
$abc$2326342$new_new_n46406__.in[0] (.names)                                                    0.890     5.215
$abc$2326342$new_new_n46406__.out[0] (.names)                                                   0.218     5.433
$abc$2326342$new_new_n46407__.in[0] (.names)                                                    0.890     6.324
$abc$2326342$new_new_n46407__.out[0] (.names)                                                   0.172     6.496
$abc$1352750$abc$340243$li089_li089.in[0] (.names)                                              0.890     7.387
$abc$1352750$abc$340243$li089_li089.out[0] (.names)                                             0.172     7.559
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[7].D[0] (dffre)                       0.890     8.450
data arrival time                                                                                         8.450

clock sclk (rise edge)                                                                          2.500     2.500
clock source latency                                                                            0.000     2.500
sclk.inpad[0] (.input)                                                                          0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[7].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.450
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.091


#Path 44
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[26].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44413__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44413__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n50803__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n50803__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n50804__.in[0] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n50804__.out[0] (.names)                                                    0.172     4.325
$abc$2326342$new_new_n50805__.in[0] (.names)                                                     0.890     5.215
$abc$2326342$new_new_n50805__.out[0] (.names)                                                    0.172     5.388
$abc$2326342$new_new_n50806__.in[0] (.names)                                                     0.890     6.278
$abc$2326342$new_new_n50806__.out[0] (.names)                                                    0.218     6.496
$abc$1352750$abc$340243$li108_li108.in[0] (.names)                                               0.890     7.387
$abc$1352750$abc$340243$li108_li108.out[0] (.names)                                              0.172     7.559
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[26].D[0] (dffre)                       0.890     8.450
data arrival time                                                                                          8.450

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[26].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.450
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.091


#Path 45
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[10].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35087__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35087__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n36137__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n36137__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n36138__.in[0] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n36138__.out[0] (.names)                                                    0.172     4.325
$abc$2326342$new_new_n36139__.in[0] (.names)                                                     0.890     5.215
$abc$2326342$new_new_n36139__.out[0] (.names)                                                    0.172     5.388
$abc$2326342$new_new_n36140__.in[0] (.names)                                                     0.890     6.278
$abc$2326342$new_new_n36140__.out[0] (.names)                                                    0.218     6.496
$abc$1352750$abc$350890$li100_li100.in[0] (.names)                                               0.890     7.387
$abc$1352750$abc$350890$li100_li100.out[0] (.names)                                              0.172     7.559
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[10].D[0] (dffre)                       0.890     8.450
data arrival time                                                                                          8.450

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[10].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.450
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.091


#Path 46
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[30].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35028__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35028__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n42548__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n42548__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n42549__.in[0] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n42549__.out[0] (.names)                                                    0.218     4.370
$abc$2326342$new_new_n42550__.in[0] (.names)                                                     0.890     5.261
$abc$2326342$new_new_n42550__.out[0] (.names)                                                    0.172     5.433
$abc$2326342$new_new_n42551__.in[0] (.names)                                                     0.890     6.324
$abc$2326342$new_new_n42551__.out[0] (.names)                                                    0.172     6.496
$abc$1352750$abc$350890$li120_li120.in[0] (.names)                                               0.890     7.387
$abc$1352750$abc$350890$li120_li120.out[0] (.names)                                              0.172     7.559
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[30].D[0] (dffre)                       0.890     8.450
data arrival time                                                                                          8.450

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[30].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.450
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.091


#Path 47
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[4].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[0].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                          0.000     0.000
clock source latency                                                                            0.000     0.000
sclk.inpad[0] (.input)                                                                          0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[4].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[4].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n44481__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n44481__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n44600__.in[0] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n44600__.out[0] (.names)                                                   0.218     3.262
$abc$2326342$new_new_n44607__.in[1] (.names)                                                    0.890     4.152
$abc$2326342$new_new_n44607__.out[0] (.names)                                                   0.197     4.349
$abc$2326342$new_new_n44608__.in[0] (.names)                                                    0.890     5.239
$abc$2326342$new_new_n44608__.out[0] (.names)                                                   0.218     5.458
$abc$2326342$new_new_n44609__.in[0] (.names)                                                    0.890     6.348
$abc$2326342$new_new_n44609__.out[0] (.names)                                                   0.218     6.566
$abc$1352750$abc$340243$li082_li082.in[3] (.names)                                              0.890     7.457
$abc$1352750$abc$340243$li082_li082.out[0] (.names)                                             0.090     7.547
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[0].D[0] (dffre)                       0.890     8.437
data arrival time                                                                                         8.437

clock sclk (rise edge)                                                                          2.500     2.500
clock source latency                                                                            0.000     2.500
sclk.inpad[0] (.input)                                                                          0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[0].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.437
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.078


#Path 48
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[3].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[5].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                            0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                    0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[3].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[3].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n35047__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n35047__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n36319__.in[0] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n36319__.out[0] (.names)                                                   0.218     3.262
$abc$2326342$new_new_n36320__.in[0] (.names)                                                    0.890     4.152
$abc$2326342$new_new_n36320__.out[0] (.names)                                                   0.218     4.370
$abc$2326342$new_new_n36321__.in[1] (.names)                                                    0.890     5.261
$abc$2326342$new_new_n36321__.out[0] (.names)                                                   0.197     5.458
$abc$2326342$new_new_n36322__.in[0] (.names)                                                    0.890     6.348
$abc$2326342$new_new_n36322__.out[0] (.names)                                                   0.218     6.566
$abc$1352750$abc$350890$li095_li095.in[3] (.names)                                              0.890     7.457
$abc$1352750$abc$350890$li095_li095.out[0] (.names)                                             0.090     7.547
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[5].D[0] (dffre)                       0.890     8.437
data arrival time                                                                                         8.437

clock s_avmm_clk (rise edge)                                                                    2.500     2.500
clock source latency                                                                            0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                    0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[5].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.437
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.078


#Path 49
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[4].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[3].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                          0.000     0.000
clock source latency                                                                            0.000     0.000
sclk.inpad[0] (.input)                                                                          0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[4].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[4].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n44432__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n44432__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n45417__.in[0] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n45417__.out[0] (.names)                                                   0.218     3.262
$abc$2326342$new_new_n45418__.in[0] (.names)                                                    0.890     4.152
$abc$2326342$new_new_n45418__.out[0] (.names)                                                   0.218     4.370
$abc$2326342$new_new_n45421__.in[1] (.names)                                                    0.890     5.261
$abc$2326342$new_new_n45421__.out[0] (.names)                                                   0.152     5.412
$abc$2326342$new_new_n45427__.in[1] (.names)                                                    0.890     6.303
$abc$2326342$new_new_n45427__.out[0] (.names)                                                   0.152     6.455
$abc$1352750$abc$340243$li085_li085.in[1] (.names)                                              0.890     7.345
$abc$1352750$abc$340243$li085_li085.out[0] (.names)                                             0.197     7.542
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[3].D[0] (dffre)                       0.890     8.432
data arrival time                                                                                         8.432

clock sclk (rise edge)                                                                          2.500     2.500
clock source latency                                                                            0.000     2.500
sclk.inpad[0] (.input)                                                                          0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[3].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.432
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.074


#Path 50
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[3].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[7].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                            0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                    0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[3].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[3].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n35034__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n35034__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n35338__.in[0] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n35338__.out[0] (.names)                                                   0.218     3.262
$abc$2326342$new_new_n35344__.in[1] (.names)                                                    0.890     4.152
$abc$2326342$new_new_n35344__.out[0] (.names)                                                   0.197     4.349
$abc$2326342$new_new_n35360__.in[1] (.names)                                                    0.890     5.239
$abc$2326342$new_new_n35360__.out[0] (.names)                                                   0.197     5.436
$abc$2326342$new_new_n35365__.in[1] (.names)                                                    0.890     6.327
$abc$2326342$new_new_n35365__.out[0] (.names)                                                   0.152     6.479
$abc$1352750$abc$350890$li097_li097.in[0] (.names)                                              0.890     7.369
$abc$1352750$abc$350890$li097_li097.out[0] (.names)                                             0.172     7.542
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[7].D[0] (dffre)                       0.890     8.432
data arrival time                                                                                         8.432

clock s_avmm_clk (rise edge)                                                                    2.500     2.500
clock source latency                                                                            0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                    0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[7].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.432
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.073


#Path 51
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[23].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35180__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35180__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n36253__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n36253__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n40900__.in[1] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n40900__.out[0] (.names)                                                    0.197     4.349
$abc$2326342$new_new_n40911__.in[1] (.names)                                                     0.890     5.239
$abc$2326342$new_new_n40911__.out[0] (.names)                                                    0.152     5.391
$abc$2326342$new_new_n40927__.in[1] (.names)                                                     0.890     6.282
$abc$2326342$new_new_n40927__.out[0] (.names)                                                    0.197     6.479
$abc$1352750$abc$350890$li113_li113.in[0] (.names)                                               0.890     7.369
$abc$1352750$abc$350890$li113_li113.out[0] (.names)                                              0.172     7.542
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[23].D[0] (dffre)                       0.890     8.432
data arrival time                                                                                          8.432

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[23].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.432
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.073


#Path 52
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[11].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35042__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35042__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n35872__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n35872__.out[0] (.names)                                                    0.173     3.216
$abc$2326342$new_new_n35873__.in[0] (.names)                                                     0.890     4.107
$abc$2326342$new_new_n35873__.out[0] (.names)                                                    0.218     4.325
$abc$2326342$new_new_n35880__.in[1] (.names)                                                     0.890     5.215
$abc$2326342$new_new_n35880__.out[0] (.names)                                                    0.152     5.367
$abc$2326342$new_new_n35881__.in[0] (.names)                                                     0.890     6.257
$abc$2326342$new_new_n35881__.out[0] (.names)                                                    0.218     6.475
$abc$1352750$abc$350890$li101_li101.in[0] (.names)                                               0.890     7.366
$abc$1352750$abc$350890$li101_li101.out[0] (.names)                                              0.172     7.538
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[11].D[0] (dffre)                       0.890     8.429
data arrival time                                                                                          8.429

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[11].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.429
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.070


#Path 53
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[9].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                            0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                    0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n35092__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n35092__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n39401__.in[0] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n39401__.out[0] (.names)                                                   0.218     3.262
$abc$2326342$new_new_n39402__.in[0] (.names)                                                    0.890     4.152
$abc$2326342$new_new_n39402__.out[0] (.names)                                                   0.218     4.370
$abc$2326342$new_new_n39403__.in[0] (.names)                                                    0.890     5.261
$abc$2326342$new_new_n39403__.out[0] (.names)                                                   0.172     5.433
$abc$2326342$new_new_n39413__.in[1] (.names)                                                    0.890     6.324
$abc$2326342$new_new_n39413__.out[0] (.names)                                                   0.152     6.475
$abc$1352750$abc$350890$li099_li099.in[0] (.names)                                              0.890     7.366
$abc$1352750$abc$350890$li099_li099.out[0] (.names)                                             0.173     7.538
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[9].D[0] (dffre)                       0.890     8.429
data arrival time                                                                                         8.429

clock s_avmm_clk (rise edge)                                                                    2.500     2.500
clock source latency                                                                            0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                    0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[9].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.429
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.070


#Path 54
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[10].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44442__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44442__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n47060__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n47060__.out[0] (.names)                                                    0.173     3.216
$abc$2326342$new_new_n47061__.in[0] (.names)                                                     0.890     4.107
$abc$2326342$new_new_n47061__.out[0] (.names)                                                    0.218     4.325
$abc$2326342$new_new_n47062__.in[0] (.names)                                                     0.890     5.215
$abc$2326342$new_new_n47062__.out[0] (.names)                                                    0.218     5.433
$abc$2326342$new_new_n47094__.in[1] (.names)                                                     0.890     6.324
$abc$2326342$new_new_n47094__.out[0] (.names)                                                    0.152     6.475
$abc$1352750$abc$340243$li092_li092.in[0] (.names)                                               0.890     7.366
$abc$1352750$abc$340243$li092_li092.out[0] (.names)                                              0.172     7.538
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[10].D[0] (dffre)                       0.890     8.429
data arrival time                                                                                          8.429

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[10].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.429
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.070


#Path 55
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[17].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35100__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35100__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n35442__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n35442__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n38018__.in[1] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n38018__.out[0] (.names)                                                    0.152     4.304
$abc$2326342$new_new_n38019__.in[0] (.names)                                                     0.890     5.194
$abc$2326342$new_new_n38019__.out[0] (.names)                                                    0.172     5.367
$abc$2326342$new_new_n38020__.in[0] (.names)                                                     0.890     6.257
$abc$2326342$new_new_n38020__.out[0] (.names)                                                    0.218     6.475
$abc$1352750$abc$350890$li107_li107.in[0] (.names)                                               0.890     7.366
$abc$1352750$abc$350890$li107_li107.out[0] (.names)                                              0.173     7.538
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[17].D[0] (dffre)                       0.890     8.429
data arrival time                                                                                          8.429

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[17].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.429
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.070


#Path 56
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[1].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                            0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                    0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n35100__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n35100__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n35484__.in[0] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n35484__.out[0] (.names)                                                   0.218     3.262
$abc$2326342$new_new_n37708__.in[1] (.names)                                                    0.890     4.152
$abc$2326342$new_new_n37708__.out[0] (.names)                                                   0.197     4.349
$abc$2326342$new_new_n37709__.in[0] (.names)                                                    0.890     5.239
$abc$2326342$new_new_n37709__.out[0] (.names)                                                   0.218     5.458
$abc$2326342$new_new_n37724__.in[2] (.names)                                                    0.890     6.348
$abc$2326342$new_new_n37724__.out[0] (.names)                                                   0.103     6.451
$abc$1352750$abc$350890$li091_li091.in[1] (.names)                                              0.890     7.341
$abc$1352750$abc$350890$li091_li091.out[0] (.names)                                             0.197     7.538
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[1].D[0] (dffre)                       0.890     8.429
data arrival time                                                                                         8.429

clock s_avmm_clk (rise edge)                                                                    2.500     2.500
clock source latency                                                                            0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                    0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[1].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.429
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.070


#Path 57
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[15].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44496__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44496__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n46359__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n46359__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n48263__.in[1] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n48263__.out[0] (.names)                                                    0.197     4.349
$abc$2326342$new_new_n48264__.in[0] (.names)                                                     0.890     5.239
$abc$2326342$new_new_n48264__.out[0] (.names)                                                    0.172     5.412
$abc$2326342$new_new_n48265__.in[0] (.names)                                                     0.890     6.302
$abc$2326342$new_new_n48265__.out[0] (.names)                                                    0.172     6.475
$abc$1352750$abc$340243$li097_li097.in[0] (.names)                                               0.890     7.365
$abc$1352750$abc$340243$li097_li097.out[0] (.names)                                              0.173     7.538
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[15].D[0] (dffre)                       0.890     8.428
data arrival time                                                                                          8.428

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[15].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.428
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.070


#Path 58
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[12].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35035__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35035__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n35999__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n35999__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n36720__.in[0] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n36720__.out[0] (.names)                                                    0.172     4.325
$abc$2326342$new_new_n36721__.in[0] (.names)                                                     0.890     5.215
$abc$2326342$new_new_n36721__.out[0] (.names)                                                    0.218     5.433
$abc$2326342$new_new_n36722__.in[0] (.names)                                                     0.890     6.324
$abc$2326342$new_new_n36722__.out[0] (.names)                                                    0.218     6.542
$abc$1352750$abc$350890$li102_li102.in[3] (.names)                                               0.890     7.432
$abc$1352750$abc$350890$li102_li102.out[0] (.names)                                              0.090     7.523
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[12].D[0] (dffre)                       0.890     8.413
data arrival time                                                                                          8.413

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[12].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.413
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.054


#Path 59
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[28].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35023__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35023__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n41972__.in[1] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n41972__.out[0] (.names)                                                    0.197     3.240
$abc$2326342$new_new_n41973__.in[0] (.names)                                                     0.890     4.131
$abc$2326342$new_new_n41973__.out[0] (.names)                                                    0.218     4.349
$abc$2326342$new_new_n41977__.in[1] (.names)                                                     0.890     5.239
$abc$2326342$new_new_n41977__.out[0] (.names)                                                    0.197     5.436
$abc$2326342$new_new_n41984__.in[1] (.names)                                                     0.890     6.327
$abc$2326342$new_new_n41984__.out[0] (.names)                                                    0.152     6.479
$abc$1352750$abc$350890$li118_li118.in[1] (.names)                                               0.890     7.369
$abc$1352750$abc$350890$li118_li118.out[0] (.names)                                              0.152     7.521
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[28].D[0] (dffre)                       0.890     8.411
data arrival time                                                                                          8.411

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[28].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.411
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.052


#Path 60
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[4].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[2].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                          0.000     0.000
clock source latency                                                                            0.000     0.000
sclk.inpad[0] (.input)                                                                          0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[4].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[4].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n44463__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n44463__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n45186__.in[0] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n45186__.out[0] (.names)                                                   0.173     3.216
$abc$2326342$new_new_n45189__.in[1] (.names)                                                    0.890     4.107
$abc$2326342$new_new_n45189__.out[0] (.names)                                                   0.197     4.303
$abc$2326342$new_new_n45190__.in[0] (.names)                                                    0.890     5.194
$abc$2326342$new_new_n45190__.out[0] (.names)                                                   0.218     5.412
$abc$2326342$new_new_n45191__.in[0] (.names)                                                    0.890     6.302
$abc$2326342$new_new_n45191__.out[0] (.names)                                                   0.172     6.475
$abc$1352750$abc$340243$li084_li084.in[1] (.names)                                              0.890     7.365
$abc$1352750$abc$340243$li084_li084.out[0] (.names)                                             0.152     7.517
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[2].D[0] (dffre)                       0.890     8.408
data arrival time                                                                                         8.408

clock sclk (rise edge)                                                                          2.500     2.500
clock source latency                                                                            0.000     2.500
sclk.inpad[0] (.input)                                                                          0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[2].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.408
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.049


#Path 61
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[20].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44553__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44553__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n44554__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n44554__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n49406__.in[1] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n49406__.out[0] (.names)                                                    0.197     4.349
$abc$2326342$new_new_n49407__.in[0] (.names)                                                     0.890     5.239
$abc$2326342$new_new_n49407__.out[0] (.names)                                                    0.172     5.412
$abc$2326342$new_new_n49408__.in[0] (.names)                                                     0.890     6.302
$abc$2326342$new_new_n49408__.out[0] (.names)                                                    0.172     6.475
$abc$1352750$abc$340243$li102_li102.in[1] (.names)                                               0.890     7.365
$abc$1352750$abc$340243$li102_li102.out[0] (.names)                                              0.152     7.517
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[20].D[0] (dffre)                       0.890     8.408
data arrival time                                                                                          8.408

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[20].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.408
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.049


#Path 62
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[4].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[19].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[4].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[4].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44463__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44463__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n49173__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n49173__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n49178__.in[1] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n49178__.out[0] (.names)                                                    0.197     4.349
$abc$2326342$new_new_n49179__.in[0] (.names)                                                     0.890     5.239
$abc$2326342$new_new_n49179__.out[0] (.names)                                                    0.172     5.412
$abc$2326342$new_new_n49180__.in[0] (.names)                                                     0.890     6.302
$abc$2326342$new_new_n49180__.out[0] (.names)                                                    0.172     6.475
$abc$1352750$abc$340243$li101_li101.in[1] (.names)                                               0.890     7.365
$abc$1352750$abc$340243$li101_li101.out[0] (.names)                                              0.152     7.517
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[19].D[0] (dffre)                       0.890     8.408
data arrival time                                                                                          8.408

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[19].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.408
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.049


#Path 63
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[16].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35100__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35100__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n35484__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n35484__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n37536__.in[1] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n37536__.out[0] (.names)                                                    0.197     4.349
$abc$2326342$new_new_n37550__.in[1] (.names)                                                     0.890     5.239
$abc$2326342$new_new_n37550__.out[0] (.names)                                                    0.152     5.391
$abc$2326342$new_new_n37551__.in[0] (.names)                                                     0.890     6.282
$abc$2326342$new_new_n37551__.out[0] (.names)                                                    0.172     6.454
$abc$1352750$abc$350890$li106_li106.in[0] (.names)                                               0.890     7.345
$abc$1352750$abc$350890$li106_li106.out[0] (.names)                                              0.172     7.517
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[16].D[0] (dffre)                       0.890     8.408
data arrival time                                                                                          8.408

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[16].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.408
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.049


#Path 64
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[13].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44524__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44524__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n47777__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n47777__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n47781__.in[1] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n47781__.out[0] (.names)                                                    0.197     4.349
$abc$2326342$new_new_n47782__.in[0] (.names)                                                     0.890     5.239
$abc$2326342$new_new_n47782__.out[0] (.names)                                                    0.172     5.412
$abc$2326342$new_new_n47783__.in[0] (.names)                                                     0.890     6.302
$abc$2326342$new_new_n47783__.out[0] (.names)                                                    0.172     6.475
$abc$1352750$abc$340243$li095_li095.in[1] (.names)                                               0.890     7.365
$abc$1352750$abc$340243$li095_li095.out[0] (.names)                                              0.152     7.517
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[13].D[0] (dffre)                       0.890     8.408
data arrival time                                                                                          8.408

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[13].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.408
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.049


#Path 65
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[31].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[7].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44524__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44524__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n51936__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n51936__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n51937__.in[1] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n51937__.out[0] (.names)                                                    0.197     4.349
$abc$2326342$new_new_n51944__.in[2] (.names)                                                     0.890     5.239
$abc$2326342$new_new_n51944__.out[0] (.names)                                                    0.103     5.342
$abc$2326342$new_new_n51945__.in[0] (.names)                                                     0.890     6.233
$abc$2326342$new_new_n51945__.out[0] (.names)                                                    0.218     6.451
$abc$1352750$abc$340243$li113_li113.in[0] (.names)                                               0.890     7.341
$abc$1352750$abc$340243$li113_li113.out[0] (.names)                                              0.172     7.514
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[31].D[0] (dffre)                       0.890     8.404
data arrival time                                                                                          8.404

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[31].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.404
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.045


#Path 66
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[17].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44416__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44416__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n48707__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n48707__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n48708__.in[1] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n48708__.out[0] (.names)                                                    0.152     4.304
$abc$2326342$new_new_n48709__.in[0] (.names)                                                     0.890     5.194
$abc$2326342$new_new_n48709__.out[0] (.names)                                                    0.218     5.412
$abc$2326342$new_new_n48732__.in[2] (.names)                                                     0.890     6.303
$abc$2326342$new_new_n48732__.out[0] (.names)                                                    0.148     6.451
$abc$1352750$abc$340243$li099_li099.in[0] (.names)                                               0.890     7.341
$abc$1352750$abc$340243$li099_li099.out[0] (.names)                                              0.172     7.514
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[17].D[0] (dffre)                       0.890     8.404
data arrival time                                                                                          8.404

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[17].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.404
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.045


#Path 67
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[21].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44625__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44625__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n49576__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n49576__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n49580__.in[0] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n49580__.out[0] (.names)                                                    0.172     4.325
$abc$2326342$new_new_n49581__.in[0] (.names)                                                     0.890     5.215
$abc$2326342$new_new_n49581__.out[0] (.names)                                                    0.218     5.433
$abc$2326342$new_new_n49609__.in[2] (.names)                                                     0.890     6.324
$abc$2326342$new_new_n49609__.out[0] (.names)                                                    0.103     6.426
$abc$1352750$abc$340243$li103_li103.in[1] (.names)                                               0.890     7.317
$abc$1352750$abc$340243$li103_li103.out[0] (.names)                                              0.197     7.514
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[21].D[0] (dffre)                       0.890     8.404
data arrival time                                                                                          8.404

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[21].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.404
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.045


#Path 68
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[4].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                            0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                    0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n35024__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n35024__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n37326__.in[0] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n37326__.out[0] (.names)                                                   0.218     3.262
$abc$2326342$new_new_n37327__.in[0] (.names)                                                    0.890     4.152
$abc$2326342$new_new_n37327__.out[0] (.names)                                                   0.172     4.325
$abc$2326342$new_new_n37328__.in[0] (.names)                                                    0.890     5.215
$abc$2326342$new_new_n37328__.out[0] (.names)                                                   0.172     5.388
$abc$2326342$new_new_n37329__.in[0] (.names)                                                    0.890     6.278
$abc$2326342$new_new_n37329__.out[0] (.names)                                                   0.172     6.451
$abc$1352750$abc$350890$li094_li094.in[0] (.names)                                              0.890     7.341
$abc$1352750$abc$350890$li094_li094.out[0] (.names)                                             0.173     7.514
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[4].D[0] (dffre)                       0.890     8.404
data arrival time                                                                                         8.404

clock s_avmm_clk (rise edge)                                                                    2.500     2.500
clock source latency                                                                            0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                    0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[4].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.404
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.045


#Path 69
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[1].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[14].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[1].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[1].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n39652__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n39652__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n39653__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n39653__.out[0] (.names)                                                    0.173     3.216
$abc$2326342$new_new_n39654__.in[0] (.names)                                                     0.890     4.107
$abc$2326342$new_new_n39654__.out[0] (.names)                                                    0.172     4.279
$abc$2326342$new_new_n39655__.in[0] (.names)                                                     0.890     5.169
$abc$2326342$new_new_n39655__.out[0] (.names)                                                    0.218     5.388
$abc$2326342$new_new_n39661__.in[1] (.names)                                                     0.890     6.278
$abc$2326342$new_new_n39661__.out[0] (.names)                                                    0.152     6.430
$abc$1352750$abc$350890$li104_li104.in[0] (.names)                                               0.890     7.320
$abc$1352750$abc$350890$li104_li104.out[0] (.names)                                              0.173     7.493
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[14].D[0] (dffre)                       0.890     8.383
data arrival time                                                                                          8.383

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[14].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.383
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.024


#Path 70
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[13].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                             0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                     0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n35093__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n35093__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n39752__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n39752__.out[0] (.names)                                                    0.218     3.262
$abc$2326342$new_new_n39756__.in[1] (.names)                                                     0.890     4.152
$abc$2326342$new_new_n39756__.out[0] (.names)                                                    0.197     4.349
$abc$2326342$new_new_n39762__.in[1] (.names)                                                     0.890     5.239
$abc$2326342$new_new_n39762__.out[0] (.names)                                                    0.197     5.436
$abc$2326342$new_new_n39763__.in[0] (.names)                                                     0.890     6.327
$abc$2326342$new_new_n39763__.out[0] (.names)                                                    0.172     6.499
$abc$1352750$abc$350890$li103_li103.in[3] (.names)                                               0.890     7.390
$abc$1352750$abc$350890$li103_li103.out[0] (.names)                                              0.090     7.480
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[13].D[0] (dffre)                       0.890     8.371
data arrival time                                                                                          8.371

clock s_avmm_clk (rise edge)                                                                     2.500     2.500
clock source latency                                                                             0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                     0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[13].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.371
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.012


#Path 71
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[4].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[30].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[4].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[4].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44432__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44432__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n51721__.in[1] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n51721__.out[0] (.names)                                                    0.152     3.195
$abc$2326342$new_new_n51722__.in[0] (.names)                                                     0.890     4.086
$abc$2326342$new_new_n51722__.out[0] (.names)                                                    0.218     4.304
$abc$2326342$new_new_n51723__.in[0] (.names)                                                     0.890     5.194
$abc$2326342$new_new_n51723__.out[0] (.names)                                                    0.172     5.367
$abc$2326342$new_new_n51724__.in[1] (.names)                                                     0.890     6.257
$abc$2326342$new_new_n51724__.out[0] (.names)                                                    0.152     6.409
$abc$1352750$abc$340243$li112_li112.in[0] (.names)                                               0.890     7.299
$abc$1352750$abc$340243$li112_li112.out[0] (.names)                                              0.172     7.472
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[30].D[0] (dffre)                       0.890     8.362
data arrival time                                                                                          8.362

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[30].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.362
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -5.004


#Path 72
Startpoint: i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[0].D[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                            0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                    0.000     0.000
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].C[0] (dffre)                                 0.890     0.890
i_spisreg_top.i_spis_wrbuf_fifo.rd_rptr_bin_reg[5].Q[0] (dffre) [clock-to-output]               0.154     1.044
$abc$2326342$new_new_n35195__.in[0] (.names)                                                    0.890     1.935
$abc$2326342$new_new_n35195__.out[0] (.names)                                                   0.218     2.153
$abc$2326342$new_new_n35461__.in[0] (.names)                                                    0.890     3.044
$abc$2326342$new_new_n35461__.out[0] (.names)                                                   0.218     3.262
$abc$2326342$new_new_n39966__.in[1] (.names)                                                    0.890     4.152
$abc$2326342$new_new_n39966__.out[0] (.names)                                                   0.197     4.349
$abc$2326342$new_new_n39967__.in[0] (.names)                                                    0.890     5.239
$abc$2326342$new_new_n39967__.out[0] (.names)                                                   0.172     5.412
$abc$2326342$new_new_n39968__.in[0] (.names)                                                    0.890     6.302
$abc$2326342$new_new_n39968__.out[0] (.names)                                                   0.172     6.475
$abc$1352750$abc$350890$li090_li090.in[2] (.names)                                              0.890     7.365
$abc$1352750$abc$350890$li090_li090.out[0] (.names)                                             0.103     7.468
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[0].D[0] (dffre)                       0.890     8.359
data arrival time                                                                                         8.359

clock s_avmm_clk (rise edge)                                                                    2.500     2.500
clock source latency                                                                            0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                    0.000     2.500
i_spisreg_top.i_spis_wrbuf_fifo.syncfifo_mem1r1w_i.rddata[0].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                               0.000     3.390
cell setup time                                                                                -0.032     3.359
data required time                                                                                        3.359
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        3.359
data arrival time                                                                                        -8.359
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                         -5.000


#Path 73
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[29].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                           0.000     0.000
clock source latency                                                                             0.000     0.000
sclk.inpad[0] (.input)                                                                           0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].C[0] (dffre)                                  0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[8].Q[0] (dffre) [clock-to-output]                0.154     1.044
$abc$2326342$new_new_n44592__.in[0] (.names)                                                     0.890     1.935
$abc$2326342$new_new_n44592__.out[0] (.names)                                                    0.218     2.153
$abc$2326342$new_new_n51490__.in[0] (.names)                                                     0.890     3.044
$abc$2326342$new_new_n51490__.out[0] (.names)                                                    0.173     3.216
$abc$2326342$new_new_n51491__.in[1] (.names)                                                     0.890     4.107
$abc$2326342$new_new_n51491__.out[0] (.names)                                                    0.152     4.258
$abc$2326342$new_new_n51492__.in[0] (.names)                                                     0.890     5.149
$abc$2326342$new_new_n51492__.out[0] (.names)                                                    0.172     5.321
$abc$2326342$new_new_n51493__.in[0] (.names)                                                     0.890     6.212
$abc$2326342$new_new_n51493__.out[0] (.names)                                                    0.172     6.384
$abc$1352750$abc$340243$li111_li111.in[0] (.names)                                               0.890     7.275
$abc$1352750$abc$340243$li111_li111.out[0] (.names)                                              0.172     7.447
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[29].D[0] (dffre)                       0.890     8.338
data arrival time                                                                                          8.338

clock sclk (rise edge)                                                                           2.500     2.500
clock source latency                                                                             0.000     2.500
sclk.inpad[0] (.input)                                                                           0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.rddata[29].C[0] (dffre)                       0.890     3.390
clock uncertainty                                                                                0.000     3.390
cell setup time                                                                                 -0.032     3.359
data required time                                                                                         3.359
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         3.359
data arrival time                                                                                         -8.338
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -4.979


#Path 74
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_wr_rptr[6].levelsync_wr_rptr.src_data.Q[0] (dffre clocked by sclk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[6].D[0] (dffre clocked by sclk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock sclk (rise edge)                                                                                                      0.000     0.000
clock source latency                                                                                                        0.000     0.000
sclk.inpad[0] (.input)                                                                                                      0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_wr_rptr[6].levelsync_wr_rptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_wr_rptr[6].levelsync_wr_rptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n44124__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n44124__.out[0] (.names)                                                                               0.173     2.107
$abc$2326342$new_new_n44125__.in[0] (.names)                                                                                0.890     2.998
$abc$2326342$new_new_n44125__.out[0] (.names)                                                                               0.218     3.216
$abc$2326342$new_new_n44393__.in[0] (.names)                                                                                0.890     4.107
$abc$2326342$new_new_n44393__.out[0] (.names)                                                                               0.172     4.279
$abc$2326342$new_new_n44402__.in[1] (.names)                                                                                0.890     5.169
$abc$2326342$new_new_n44402__.out[0] (.names)                                                                               0.197     5.366
$abc$2326342$new_new_n44408__.in[2] (.names)                                                                                0.890     6.257
$abc$2326342$new_new_n44408__.out[0] (.names)                                                                               0.148     6.405
$abc$1352750$abc$340243$li068_li068.in[5] (.names)                                                                          0.890     7.295
$abc$1352750$abc$340243$li068_li068.out[0] (.names)                                                                         0.025     7.320
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[6].D[0] (dffre)                                                             0.890     8.211
data arrival time                                                                                                                     8.211

clock sclk (rise edge)                                                                                                      2.500     2.500
clock source latency                                                                                                        0.000     2.500
sclk.inpad[0] (.input)                                                                                                      0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.rd_rptr_bin_reg[6].C[0] (dffre)                                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -8.211
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.852


#Path 75
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][22].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][22].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][22].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 76
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][31].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][31].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][31].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 77
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][30].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][30].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][30].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 78
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][29].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][29].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][29].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 79
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][28].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][28].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][28].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 80
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][27].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][27].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][27].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 81
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][26].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][26].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][26].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 82
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][25].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][25].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][25].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 83
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][24].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][24].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][24].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 84
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][23].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][23].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][23].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 85
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][12].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][12].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][12].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 86
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][21].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][21].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][21].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 87
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][20].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][20].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][20].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 88
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][19].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][19].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][19].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 89
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][18].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][18].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][18].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 90
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][17].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][17].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][17].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 91
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][16].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][16].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][16].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 92
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][15].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][15].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][15].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 93
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][14].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][14].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][14].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 94
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][13].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335826$auto$opt_dff.cc:220:make_patterns_logic$137960.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][13].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[349][13].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 95
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[477][24].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$318536$auto$opt_dff.cc:220:make_patterns_logic$137576.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$318536$auto$opt_dff.cc:220:make_patterns_logic$137576.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[477][24].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[477][24].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 96
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[477][16].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$318536$auto$opt_dff.cc:220:make_patterns_logic$137576.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$318536$auto$opt_dff.cc:220:make_patterns_logic$137576.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[477][16].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[477][16].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 97
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[345][4].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$335560$auto$opt_dff.cc:220:make_patterns_logic$137972.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$335560$auto$opt_dff.cc:220:make_patterns_logic$137972.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[345][4].E[0] (dffre)                                              0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[345][4].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 98
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[477][17].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$318536$auto$opt_dff.cc:220:make_patterns_logic$137576.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$318536$auto$opt_dff.cc:220:make_patterns_logic$137576.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[477][17].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[477][17].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 99
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[477][18].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$318536$auto$opt_dff.cc:220:make_patterns_logic$137576.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$318536$auto$opt_dff.cc:220:make_patterns_logic$137576.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[477][18].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[477][18].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#Path 100
Startpoint: i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre clocked by s_avmm_clk)
Endpoint  : i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[477][19].E[0] (dffre clocked by s_avmm_clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock s_avmm_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                        0.000     0.000
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     0.000
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.C[0] (dffre)                       0.890     0.890
i_spisreg_top.i_spis_rdbuf_fifo.generate_levelsync_rd_wptr[5].levelsync_rd_wptr.src_data.Q[0] (dffre) [clock-to-output]     0.154     1.044
$abc$2326342$new_new_n40109__.in[0] (.names)                                                                                0.890     1.935
$abc$2326342$new_new_n40109__.out[0] (.names)                                                                               0.218     2.153
$abc$2326342$new_new_n40110__.in[0] (.names)                                                                                0.890     3.044
$abc$2326342$new_new_n40110__.out[0] (.names)                                                                               0.218     3.262
$abc$2326342$new_new_n40113__.in[3] (.names)                                                                                0.890     4.152
$abc$2326342$new_new_n40113__.out[0] (.names)                                                                               0.136     4.288
$abc$2326342$new_new_n43303__.in[0] (.names)                                                                                0.890     5.178
$abc$2326342$new_new_n43303__.out[0] (.names)                                                                               0.218     5.396
$abc$1352750$abc$318536$auto$opt_dff.cc:220:make_patterns_logic$137576.in[0] (.names)                                       0.890     6.287
$abc$1352750$abc$318536$auto$opt_dff.cc:220:make_patterns_logic$137576.out[0] (.names)                                      0.218     6.505
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[477][19].E[0] (dffre)                                             0.890     7.395
data arrival time                                                                                                                     7.395

clock s_avmm_clk (rise edge)                                                                                                2.500     2.500
clock source latency                                                                                                        0.000     2.500
s_avmm_clk.inpad[0] (.input)                                                                                                0.000     2.500
i_spisreg_top.i_spis_rdbuf_fifo.syncfifo_mem1r1w_i.memory[477][19].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                                           0.000     3.390
cell setup time                                                                                                            -0.032     3.359
data required time                                                                                                                    3.359
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    3.359
data arrival time                                                                                                                    -7.395
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.036


#End of timing report
