# Verilog-Uart
include SIM file and RTL file.
The uart recieve has a bug, when recieve a string, it will lose byte.
now have someting important which i need to do, so i will fix it in the future version.
If you want to get an example, you can go to https://github.com/Maxwiny/FPGA-Verilog-Sample/tree/main/Xilinx/ZYNQ7010/uart.
I use vivado accomplish a uart echo.