#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 19 13:40:27 2020
# Process ID: 30020
# Current directory: /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/vivado.log
# Journal file: /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Wrote  : </home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
Wrote  : </home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Sun Apr 19 13:40:42 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sun Apr 19 13:40:42 2020] Launched synth_1...
Run output will be captured here: /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.runs/synth_1/runme.log
[Sun Apr 19 13:40:42 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30402 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1425.988 ; gain = 36.918 ; free physical = 604 ; free virtual = 3791
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-30387-Cu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-30387-Cu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1471.738 ; gain = 82.668 ; free physical = 614 ; free virtual = 3803
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1471.738 ; gain = 82.668 ; free physical = 616 ; free virtual = 3805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1471.738 ; gain = 82.668 ; free physical = 616 ; free virtual = 3805
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/top.xdc]
Finished Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/top.xdc]
Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.770 ; gain = 0.000 ; free physical = 340 ; free virtual = 3529
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1766.770 ; gain = 0.000 ; free physical = 339 ; free virtual = 3529
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1767.770 ; gain = 1.000 ; free physical = 339 ; free virtual = 3528
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1767.770 ; gain = 378.699 ; free physical = 418 ; free virtual = 3608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1767.770 ; gain = 378.699 ; free physical = 418 ; free virtual = 3608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1767.770 ; gain = 378.699 ; free physical = 419 ; free virtual = 3610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1767.770 ; gain = 378.699 ; free physical = 419 ; free virtual = 3609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1767.770 ; gain = 378.699 ; free physical = 407 ; free virtual = 3599
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1778.754 ; gain = 389.684 ; free physical = 281 ; free virtual = 3473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1778.754 ; gain = 389.684 ; free physical = 281 ; free virtual = 3472
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `bd_0`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `bd_0' done


INFO: [Synth 8-5816] Retiming module `bd_0_wrapper`
	No candidate paths found in current hierarchy level
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `bd_0_wrapper' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1788.770 ; gain = 399.699 ; free physical = 279 ; free virtual = 3471
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1788.770 ; gain = 399.699 ; free physical = 279 ; free virtual = 3471
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1788.770 ; gain = 399.699 ; free physical = 279 ; free virtual = 3471
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1788.770 ; gain = 399.699 ; free physical = 279 ; free virtual = 3471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1788.770 ; gain = 399.699 ; free physical = 279 ; free virtual = 3471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1788.770 ; gain = 399.699 ; free physical = 279 ; free virtual = 3471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1788.770 ; gain = 399.699 ; free physical = 279 ; free virtual = 3471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   621|
|2     |  bd_0_i |bd_0   |   621|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1788.770 ; gain = 399.699 ; free physical = 279 ; free virtual = 3471
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1788.770 ; gain = 103.668 ; free physical = 336 ; free virtual = 3528
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1788.777 ; gain = 399.699 ; free physical = 336 ; free virtual = 3528
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1794.770 ; gain = 0.000 ; free physical = 276 ; free virtual = 3468
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1794.770 ; gain = 405.781 ; free physical = 322 ; free virtual = 3514
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1794.770 ; gain = 0.000 ; free physical = 322 ; free virtual = 3514
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 13:42:47 2020...
[Sun Apr 19 13:42:47 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:02:01 ; elapsed = 00:02:05 . Memory (MB): peak = 1588.137 ; gain = 0.000 ; free physical = 943 ; free virtual = 4133
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 1149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/top.xdc]
Finished Parsing XDC File [/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1862.121 ; gain = 0.000 ; free physical = 670 ; free virtual = 3861
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1862.121 ; gain = 273.984 ; free physical = 670 ; free virtual = 3861
Running report: report_utilization -file ./report/top_utilization_synth.rpt
Contents of report file './report/top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 19 13:42:55 2020
| Host         : Cu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -file ./report/top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg400-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 8468 |     0 |     53200 | 15.92 |
|   LUT as Logic          | 8468 |     0 |     53200 | 15.92 |
|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
| Slice Registers         | 9589 |     0 |    106400 |  9.01 |
|   Register as Flip Flop | 9589 |     0 |    106400 |  9.01 |
|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 17    |          Yes |         Set |            - |
| 9572  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    8 |     0 |       140 |  5.71 |
|   RAMB36/FIFO*    |    0 |     0 |       140 |  0.00 |
|   RAMB18          |   16 |     0 |       280 |  5.71 |
|     RAMB18E1 only |   16 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    4 |     0 |       220 |  1.82 |
|   DSP48E1 only |    4 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       125 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       121 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       125 |  0.00 |
| OLOGIC                      |    0 |     0 |       125 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 9572 |        Flop & Latch |
| LUT4     | 2600 |                 LUT |
| LUT2     | 2455 |                 LUT |
| LUT6     | 2218 |                 LUT |
| LUT3     | 2051 |                 LUT |
| CARRY4   | 1129 |          CarryLogic |
| LUT5     | 1002 |                 LUT |
| LUT1     |   39 |                 LUT |
| FDSE     |   17 |        Flop & Latch |
| RAMB18E1 |   16 |        Block Memory |
| DSP48E1  |    4 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2406.742 ; gain = 543.621 ; free physical = 143 ; free virtual = 3417
Contents of report file './report/top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 19 13:43:05 2020
| Host         : Cu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/top_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 566 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 553 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.556     -222.943                    576                19827        0.256        0.000                      0                19827        2.000        0.000                       0                  9625  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.556     -222.943                    576                19827        0.256        0.000                      0                19827        2.000        0.000                       0                  9625  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          576  Failing Endpoints,  Worst Slack       -0.556ns,  Total Violation     -222.943ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.556ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_1_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_0_1_reg_5349_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 2.742ns (49.133%)  route 2.839ns (50.866%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9624, unset)         0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_1_V_U/Dot_Gemm_W_0_V_ram_U/ap_clk
                         RAMB18E1                                     r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_1_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     1.855 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_1_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg/DOADO[4]
                         net (fo=136, unplaced)       0.800     2.655    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_1_reg_5349_reg[10]_i_10_0[4]
                         LUT6 (Prop_lut6_I5_O)        0.124     2.779 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_1_reg_5349[14]_i_19/O
                         net (fo=2, unplaced)         0.650     3.429    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ram_reg_0[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.566     3.995 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_1_reg_5349_reg[14]_i_11/O[2]
                         net (fo=4, unplaced)         0.929     4.924    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_1_reg_5349_reg[14]_i_11_n_5
                         LUT6 (Prop_lut6_I4_O)        0.301     5.225 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_1_reg_5349[14]_i_5/O
                         net (fo=2, unplaced)         0.460     5.685    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_1_reg_5349[14]_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.809 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_1_reg_5349[14]_i_9/O
                         net (fo=1, unplaced)         0.000     5.809    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_1_reg_5349[14]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.322 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_1_reg_5349_reg[14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.322    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_1_reg_5349_reg[14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     6.554 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_1_reg_5349_reg[15]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     6.554    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_0_1_fu_3826_p2[15]
                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_0_1_reg_5349_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=9624, unset)         0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_0_1_reg_5349_reg[15]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_D)        0.109     5.998    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_0_1_reg_5349_reg[15]
  -------------------------------------------------------------------
                         required time                          5.998    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                 -0.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/tout_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/AddLast_512_200u_U0/out_V_data_V_1_payload_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.262ns (65.874%)  route 0.136ns (34.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9624, unset)         0.410     0.410    bd_0_i/hls_inst/inst/tout_V_V_U/U_fifo_w512_d2_A_ram/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/tout_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/tout_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[0][0]/Q
                         net (fo=2, unplaced)         0.136     0.710    bd_0_i/hls_inst/inst/tout_V_V_U/U_fifo_w512_d2_A_ram/SRL_SIG_reg[0]_0[0]
                         LUT4 (Prop_lut4_I3_O)        0.098     0.808 r  bd_0_i/hls_inst/inst/tout_V_V_U/U_fifo_w512_d2_A_ram/out_V_data_V_1_payload_A[0]_i_1/O
                         net (fo=2, unplaced)         0.000     0.808    bd_0_i/hls_inst/inst/AddLast_512_200u_U0/D[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/AddLast_512_200u_U0/out_V_data_V_1_payload_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9624, unset)         0.432     0.432    bd_0_i/hls_inst/inst/AddLast_512_200u_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/AddLast_512_200u_U0/out_V_data_V_1_payload_A_reg[0]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/AddLast_512_200u_U0/out_V_data_V_1_payload_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056                bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_0_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000                bd_0_i/hls_inst/inst/AddLast_512_200u_U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000                bd_0_i/hls_inst/inst/AddLast_512_200u_U0/ap_CS_fsm_reg[0]/C




Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.742 ; gain = 0.000 ; free physical = 143 ; free virtual = 3418
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2447.719 ; gain = 0.000 ; free physical = 120 ; free virtual = 3395
[Sun Apr 19 13:43:10 2020] Launched impl_1...
Run output will be captured here: /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.runs/impl_1/runme.log
[Sun Apr 19 13:43:10 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1377.973 ; gain = 0.000 ; free physical = 157 ; free virtual = 3155
INFO: [Netlist 29-17] Analyzing 1149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2135.684 ; gain = 0.000 ; free physical = 125 ; free virtual = 2359
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2135.684 ; gain = 757.711 ; free physical = 124 ; free virtual = 2358
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2233.730 ; gain = 74.031 ; free physical = 127 ; free virtual = 2318

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 5a0c8a7f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2233.730 ; gain = 0.000 ; free physical = 127 ; free virtual = 2319

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 5a0c8a7f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2268.715 ; gain = 0.000 ; free physical = 206 ; free virtual = 2307
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 6bc9f55b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2268.715 ; gain = 0.000 ; free physical = 203 ; free virtual = 2307
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13877a10e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2268.715 ; gain = 0.000 ; free physical = 199 ; free virtual = 2304
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13877a10e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2268.715 ; gain = 0.000 ; free physical = 199 ; free virtual = 2304
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1aa8a4095

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2292.727 ; gain = 24.012 ; free physical = 193 ; free virtual = 2303
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1aa8a4095

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2292.727 ; gain = 24.012 ; free physical = 193 ; free virtual = 2304
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2292.727 ; gain = 0.000 ; free physical = 193 ; free virtual = 2304
Ending Logic Optimization Task | Checksum: 1aa8a4095

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2292.727 ; gain = 24.012 ; free physical = 191 ; free virtual = 2305

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.556 | TNS=-222.943 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 1aa8a4095

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 336 ; free virtual = 2253
Ending Power Optimization Task | Checksum: 1aa8a4095

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2702.973 ; gain = 410.246 ; free physical = 349 ; free virtual = 2268

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1aa8a4095

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 349 ; free virtual = 2268

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 349 ; free virtual = 2269
Ending Netlist Obfuscation Task | Checksum: 1aa8a4095

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 349 ; free virtual = 2269
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2702.973 ; gain = 544.273 ; free physical = 348 ; free virtual = 2270
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 343 ; free virtual = 2269
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 299 ; free virtual = 2254
INFO: [Common 17-1381] The checkpoint '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 237 ; free virtual = 2241
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f3cbc7d9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 237 ; free virtual = 2241
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 237 ; free virtual = 2241

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bb0fd108

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 232 ; free virtual = 2245

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11ebc3e89

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 191 ; free virtual = 2218

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11ebc3e89

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 191 ; free virtual = 2219
Phase 1 Placer Initialization | Checksum: 11ebc3e89

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 191 ; free virtual = 2219

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14802b1b4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 174 ; free virtual = 2205

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_7_V_U/Dot_Gemm_W_0_V_ram_U/A_0_V_ce0 could not be optimized because driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_7_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg_i_1__7 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_2_V_U/Dot_Gemm_W_0_V_ram_U/WEA[0] could not be optimized because driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_2_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg_i_1__14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_0_V_U/Dot_Gemm_W_0_V_ram_U/WEA[0] could not be optimized because driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_0_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg_i_1__11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_6_V_U/Dot_Gemm_W_0_V_ram_U/WEA[0] could not be optimized because driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_6_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg_i_1__8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_7_V_U/Dot_Gemm_W_0_V_ram_U/ADDRARDADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_7_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_7_V_U/Dot_Gemm_W_0_V_ram_U/ADDRARDADDR[0] could not be optimized because driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_7_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_7_V_U/Dot_Gemm_W_0_V_ram_U/ADDRBWRADDR[0] could not be optimized because driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_7_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg_i_8__14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_7_V_U/Dot_Gemm_W_0_V_ram_U/ADDRBWRADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_7_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg_i_7__14 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_5_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_0_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_3_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_5_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_7_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_0_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_4_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_4_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_7_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_1_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_6_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_1_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_2_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_2_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_3_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_6_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg. 8 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 128 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 126 ; free virtual = 2183
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 126 ; free virtual = 2183

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |          128  |              0  |                    16  |           0  |           1  |  00:00:04  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |          128  |              0  |                    16  |           0  |           6  |  00:00:04  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 21a497a02

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 122 ; free virtual = 2183
Phase 2 Global Placement | Checksum: 1e6d73061

Time (s): cpu = 00:01:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 123 ; free virtual = 2185

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e6d73061

Time (s): cpu = 00:01:01 ; elapsed = 00:00:28 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 124 ; free virtual = 2185

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1aba32703

Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 129 ; free virtual = 2178

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 190e892ff

Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 129 ; free virtual = 2178

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b38b28ad

Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 129 ; free virtual = 2178

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c20dd309

Time (s): cpu = 00:01:15 ; elapsed = 00:00:36 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 127 ; free virtual = 2176

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 186872161

Time (s): cpu = 00:01:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 121 ; free virtual = 2171

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1585f44cd

Time (s): cpu = 00:01:20 ; elapsed = 00:00:41 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 121 ; free virtual = 2171

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14819139b

Time (s): cpu = 00:01:21 ; elapsed = 00:00:41 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 121 ; free virtual = 2171

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 20eb6737e

Time (s): cpu = 00:01:29 ; elapsed = 00:00:46 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 131 ; free virtual = 2164
Phase 3 Detail Placement | Checksum: 20eb6737e

Time (s): cpu = 00:01:29 ; elapsed = 00:00:47 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 131 ; free virtual = 2164

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e4730cc6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/O_V_reg_2456[0]_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: e4730cc6

Time (s): cpu = 00:01:37 ; elapsed = 00:00:49 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 133 ; free virtual = 2170
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.588. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f6242ba9

Time (s): cpu = 00:03:05 ; elapsed = 00:02:14 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 118 ; free virtual = 2174
Phase 4.1 Post Commit Optimization | Checksum: 1f6242ba9

Time (s): cpu = 00:03:05 ; elapsed = 00:02:15 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 118 ; free virtual = 2174

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f6242ba9

Time (s): cpu = 00:03:05 ; elapsed = 00:02:15 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 118 ; free virtual = 2174

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f6242ba9

Time (s): cpu = 00:03:05 ; elapsed = 00:02:15 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 118 ; free virtual = 2174

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 118 ; free virtual = 2174
Phase 4.4 Final Placement Cleanup | Checksum: 23fceb30f

Time (s): cpu = 00:03:05 ; elapsed = 00:02:15 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 118 ; free virtual = 2174
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23fceb30f

Time (s): cpu = 00:03:05 ; elapsed = 00:02:15 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 118 ; free virtual = 2174
Ending Placer Task | Checksum: 16fbc4b73

Time (s): cpu = 00:03:06 ; elapsed = 00:02:15 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 138 ; free virtual = 2194
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:09 ; elapsed = 00:02:17 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 138 ; free virtual = 2194
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 138 ; free virtual = 2194
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 129 ; free virtual = 2190
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 119 ; free virtual = 2189
INFO: [Common 17-1381] The checkpoint '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 2182
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 136 ; free virtual = 2190
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 116 ; free virtual = 2172

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.588 | TNS=-1683.527 |
Phase 1 Physical Synthesis Initialization | Checksum: 184263e95

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 2158
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.588 | TNS=-1683.527 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U16/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_0_V_U/Dot_Gemm_W_0_V_ram_U/DOADO[1]_alias. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U13/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_0_V_U/Dot_Gemm_W_0_V_ram_U/DOADO[2]_alias. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U25/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U14/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U13/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U16/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U41/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U14/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U12/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U65/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U14/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U13/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[5]_alias. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U14/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[4]_alias. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U33/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U16/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U12/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U57/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[0]_alias. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U12/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U25/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias_1. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/tout_V_V_U/U_fifo_w512_d2_A_ram/shiftReg_ce. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U15/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U49/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U41/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U49/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U15/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U41/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[0]_alias. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U41/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_0_V_U/Dot_Gemm_W_0_V_ram_U/DOADO[0]_alias. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U13/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U13/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[0]_alias. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U41/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[5]_alias. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U25/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[5]_alias. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U14/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[0]_alias. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[0]_alias. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U15/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U57/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[4]_alias. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U49/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[5]_alias. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U57/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias. Replicated 6 times.
INFO: [Physopt 32-76] Pass 2. Identified 48 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U25/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[0]_alias. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U65/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[5]_alias_1. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U57/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U16/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[4]_alias. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U57/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U49/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[0]_alias. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U49/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[0]_alias. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias_1. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U13/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[4]_alias. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U41/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[4]_alias. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U49/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[4]_alias. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U41/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[6]_alias. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[4]_alias. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_0_V_U/Dot_Gemm_W_0_V_ram_U/DOADO[5]_alias. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_0_V_U/Dot_Gemm_W_0_V_ram_U/DOADO[3]_alias. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U65/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[5]_alias. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U16/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[0]_alias. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[4]_alias. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U33/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U25/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[4]_alias. Replicated 9 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias_1. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U33/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[5]_alias. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[6]_alias_1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U25/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U57/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[5]_alias. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias_repN. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias_repN_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias_1_repN_3. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U65/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias_repN_1. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U15/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U41/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias_repN_3. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U14/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias_repN. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U13/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U14/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias_repN_2. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U49/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias_repN_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U15/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias_repN. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U57/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias_repN_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U14/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias_repN_2. Replicated 5 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U57/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[0]_alias_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U49/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias_repN_2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U15/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias_repN_2. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U49/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias_repN_3. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias_repN. Replicated 3 times.
INFO: [Physopt 32-76] Pass 3. Identified 7 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U57/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias_repN_1. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U33/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias_repN_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias_1_repN_3. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias_repN_9. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias_repN_6. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias_repN. Replicated 3 times.
INFO: [Physopt 32-76] Pass 4. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U57/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias_repN_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U57/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias_repN_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 97 nets. Created 663 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 97 nets or cells. Created 663 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.260 | TNS=-580.121 |
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 114 ; free virtual = 2160
Phase 2 Fanout Optimization | Checksum: 13db70bcb

Time (s): cpu = 00:05:57 ; elapsed = 00:02:49 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 114 ; free virtual = 2160

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_880.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[1].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[1]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[2].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[2]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[4].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[4]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[5].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[5]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg_n_0_[5].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[5]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_15_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_15
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[0].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[0]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[3].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[3]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U41/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_4_reg_5504[6]_i_2_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U41/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_4_reg_5504[6]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U41/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U41/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_6
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U41/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_4_reg_5504[2]_i_2_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U41/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_4_reg_5504[2]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U41/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_4_reg_5504[6]_i_5_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U41/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_4_reg_5504[6]_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_4_reg_5504[15].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_4_reg_5504_reg[15]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_4_reg_5504[12].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_4_reg_5504_reg[12]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_4_reg_5504[14].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_4_reg_5504_reg[14]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_16_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_16
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/reps_read_reg_143[2].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/reps_read_reg_143_reg[2]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_4_reg_5504[13].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_4_reg_5504_reg[13]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_4_reg_5504[11].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_4_reg_5504_reg[11]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_4_reg_5504[8].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_4_reg_5504_reg[8]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U14/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[5]_alias.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U14/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U54/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_5_reg_5569[14]_i_17_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U54/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_5_reg_5569[14]_i_17
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U54/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_5_reg_5569[14]_i_21_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U54/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_5_reg_5569[14]_i_21
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U54/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_5_reg_5569[14]_i_3_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U54/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_5_reg_5569[14]_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_5_5_reg_5569[15].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_5_5_reg_5569_reg[15]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U16/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[5]_alias.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U16/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U41/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[7]_alias.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U41/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U43/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_4_2_reg_5514[14]_i_4_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U43/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_4_2_reg_5514[14]_i_4
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U64/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_6_7_reg_5619[10]_i_14_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U64/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_6_7_reg_5619[10]_i_14
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U64/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_6_7_reg_5619[14]_i_4_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U64/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_6_7_reg_5619[14]_i_4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_4_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg_27[1].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_4_V_U/Dot_Gemm_W_0_V_ram_U/tmp_V_0_4_2_reg_5514[14]_i_29
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U43/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_4_2_reg_5514[14]_i_8_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U43/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_4_2_reg_5514[14]_i_8
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U64/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_6_7_reg_5619[10]_i_18_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U64/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_6_7_reg_5619[10]_i_18
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U64/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_6_7_reg_5619[14]_i_8_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U64/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_6_7_reg_5619[14]_i_8
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_4_2_reg_5514[15].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_4_2_reg_5514_reg[15]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_6_7_reg_5619[15].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_6_7_reg_5619_reg[15]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U13/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias_repN_2.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U13/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_5_replica_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U53/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_4_reg_5564[6]_i_2_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U53/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_4_reg_5564[6]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U53/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_4_reg_5564[2]_i_2_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U53/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_4_reg_5564[2]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U53/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_4_reg_5564[6]_i_5_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U53/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_4_reg_5564[6]_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_5_4_reg_5564[15].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_5_4_reg_5564_reg[15]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U33/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[4]_alias.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U33/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_3
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U33/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ram_reg[0].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U33/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_reg_5464[14]_i_20
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U33/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_reg_5464[14]_i_5_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U33/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_reg_5464[14]_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_3_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg_4[0].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_3_V_U/Dot_Gemm_W_0_V_ram_U/tmp_V_0_3_reg_5464[14]_i_24
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U33/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_reg_5464[14]_i_9_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U33/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_reg_5464[14]_i_9
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_3_reg_5464[15].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_3_reg_5464_reg[15]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_4_reg_5504[10].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_4_reg_5504_reg[10]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[0]_alias_1.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_15
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U19/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_1_2_reg_5394[6]_i_2_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U19/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_1_2_reg_5394[6]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_1_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg_19[0].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_1_V_U/Dot_Gemm_W_0_V_ram_U/tmp_V_0_1_2_reg_5394[2]_i_7
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U19/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_1_2_reg_5394[6]_i_5_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U19/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_1_2_reg_5394[6]_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_1_2_reg_5394[15].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_1_2_reg_5394_reg[15]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U43/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_4_2_reg_5514[14]_i_26_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U43/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_4_2_reg_5514[14]_i_26
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg_n_0_[14].  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[14]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_12_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_12
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_1_2_reg_5394[12].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_1_2_reg_5394_reg[12]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[5]_alias.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U65/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_reg_5624[14]_i_4_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U65/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_reg_5624[14]_i_4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U65/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_reg_5624[10]_i_18_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U65/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_reg_5624[10]_i_18
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U65/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_reg_5624[10]_i_29_n_0.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U65/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_reg_5624[10]_i_29
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U65/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_reg_5624[14]_i_8_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U65/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_reg_5624[14]_i_8
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_7_reg_5624[15].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_7_reg_5624_reg[15]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U65/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[0]_alias.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U65/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_7
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U66/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_1_reg_5629[6]_i_2_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U66/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_1_reg_5629[6]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_1_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg_34[2].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_1_V_U/Dot_Gemm_W_0_V_ram_U/tmp_V_0_7_1_reg_5629[2]_i_5
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U66/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ram_reg_1.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U66/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_1_reg_5629[2]_i_9
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U66/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_1_reg_5629[6]_i_5_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U66/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_1_reg_5629[6]_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_7_1_reg_5629[15].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_7_1_reg_5629_reg[15]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_5_4_reg_5564[12].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_5_4_reg_5564_reg[12]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U24/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_1_7_reg_5419[6]_i_2_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U24/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_1_7_reg_5419[6]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_1_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg_69[0].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_1_V_U/Dot_Gemm_W_0_V_ram_U/tmp_V_0_1_7_reg_5419[2]_i_7
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U24/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_1_7_reg_5419[6]_i_5_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U24/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_1_7_reg_5419[6]_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_7_1_reg_5629[12].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_7_1_reg_5629_reg[12]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_1_7_reg_5419[15].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_1_7_reg_5419_reg[15]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/reps_read_reg_143[4].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/reps_read_reg_143_reg[4]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U12/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[0]_alias.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U12/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_7
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639[6]_i_2_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639[6]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639[2]_i_3_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639[2]_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639[6]_i_5_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639[6]_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_1_7_reg_5419[12].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_1_7_reg_5419_reg[12]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_7_3_reg_5639[15].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_7_3_reg_5639_reg[15]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_0_V_U/Dot_Gemm_W_0_V_ram_U/DOADO[1]_alias_repN_3.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_0_V_U/Dot_Gemm_W_0_V_ram_U/psbram_6_replica_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U9/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_reg_5344[6]_i_2_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U9/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_reg_5344[6]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U9/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_reg_5344[2]_i_2_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U9/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_reg_5344[2]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U9/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_reg_5344[6]_i_5_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U9/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_reg_5344[6]_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_5_4_reg_5564[14].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_5_4_reg_5564_reg[14]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_reg_5344[15].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_reg_5344_reg[15]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U16/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias_repN.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U16/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_4_replica
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U64/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_6_7_reg_5619[6]_i_2_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U64/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_6_7_reg_5619[6]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_7_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg_29[2].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_7_V_U/Dot_Gemm_W_0_V_ram_U/tmp_V_0_6_7_reg_5619[2]_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U64/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ram_reg_1.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U64/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_6_7_reg_5619[2]_i_9
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U64/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_6_7_reg_5619[6]_i_5_n_0.  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U64/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_6_7_reg_5619[6]_i_5
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_6_7_reg_5619[12].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_6_7_reg_5619_reg[12]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_1_2_reg_5394[14].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_1_2_reg_5394_reg[14]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_7_3_reg_5639[12].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_7_3_reg_5639_reg[12]
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_reg_5344[12].  Did not re-place instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_reg_5344_reg[12]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_0_V_U/Dot_Gemm_W_0_V_ram_U/DOADO[7]_alias.  Re-placed instance bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_0_V_U/Dot_Gemm_W_0_V_ram_U/psbram
INFO: [Physopt 32-661] Optimized 25 nets.  Re-placed 25 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 25 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.118 | TNS=-578.376 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 120 ; free virtual = 2158
Phase 3 Placement Based Optimization | Checksum: 16aceb55d

Time (s): cpu = 00:06:22 ; elapsed = 00:02:57 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 120 ; free virtual = 2158

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 120 ; free virtual = 2158
Phase 4 Rewire | Checksum: 16aceb55d

Time (s): cpu = 00:06:23 ; elapsed = 00:02:57 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 120 ; free virtual = 2158

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_0_V_U/Dot_Gemm_W_0_V_ram_U/DOADO[1]_alias_repN_3. Replicated 5 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U16/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[3]_alias_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U69/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_4_reg_5644[14]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[2]_alias_repN_10. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U41/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[1]_alias. Replicated 1 times.
INFO: [Common 17-14] Message 'Physopt 32-81' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_1_reg_5349[14]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ram_reg_0[1]. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_1_reg_5349[14]_i_19 was replaced.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559[10]_i_14_n_0. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559[10]_i_14 was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559[14]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U10/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_1_reg_5349[14]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U14/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ram_reg_0[0]. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U14/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_5_reg_5369[14]_i_20 was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U14/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_5_reg_5369[14]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_1_reg_5384[14]_i_4_n_0. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_1_reg_5384[14]_i_4 was replaced.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_880. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_1 was replaced.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U66/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ram_reg_0[1]. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U66/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_1_reg_5629[14]_i_19 was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U66/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_1_reg_5629[14]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U57/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[0]_alias_repN_1. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U57/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_7_replica_1 was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U63/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_6_6_reg_5614[14]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U9/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DI[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U16/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_7_reg_5379[14]_i_5_n_0. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U16/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_7_reg_5379[14]_i_5 was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U14/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_5_reg_5369[14]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U24/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_1_7_reg_5419[14]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U14/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ram_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U30/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_5_reg_5449[10]_i_14_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U30/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_5_reg_5449[14]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U54/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_5_reg_5569[10]_i_14_n_0. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U54/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_5_reg_5569[10]_i_14 was replaced.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U37/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ram_reg_0[0]. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U37/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_4_reg_5484[14]_i_20 was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U21/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ram_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U32/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_7_reg_5459[14]_i_4_n_0. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U32/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_7_reg_5459[14]_i_4 was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U16/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ram_reg_0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U63/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_6_6_reg_5614[14]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_reg_5354[14]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U51/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_2_reg_5554[14]_i_4_n_0. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U51/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_2_reg_5554[14]_i_4 was replaced.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_1_reg_5384[14]_i_5_n_0. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U17/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_1_reg_5384[14]_i_5 was replaced.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U72/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ram_reg[1]. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U72/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_7_reg_5659[10]_i_16 was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U72/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_7_reg_5659[14]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_reg_5354[14]_i_17_n_0. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_reg_5354[14]_i_17 was replaced.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_reg_5354[14]_i_4_n_0. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_reg_5354[14]_i_4 was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U24/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_1_7_reg_5419[14]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U23/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ram_reg[0]. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U23/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_1_6_reg_5414[10]_i_17 was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639[14]_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639[14]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ram_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U54/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_5_reg_5569[14]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U33/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DI[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U55/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_6_reg_5574[14]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U61/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ram_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U24/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ram_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U44/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_4_3_reg_5519[14]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U33/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_reg_5464[14]_i_5_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U49/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_reg_5544[10]_i_14_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U49/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_reg_5544[14]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U59/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_6_2_reg_5594[14]_i_4_n_0. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U59/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_6_2_reg_5594[14]_i_4 was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U49/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_reg_5544[14]_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U64/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_6_7_reg_5619[14]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U72/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ram_reg_0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U29/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_4_reg_5444[14]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U33/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ram_reg[0]. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U33/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_3_reg_5464[14]_i_20 was replaced.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U67/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_2_reg_5634[14]_i_4_n_0. Net driver bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U67/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_2_reg_5634[14]_i_4 was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U65/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DI[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U9/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DI[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U65/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_reg_5624[14]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 33 nets. Created 38 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 33 nets or cells. Created 38 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.118 | TNS=-569.810 |
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 129 ; free virtual = 2149
Phase 5 Critical Cell Optimization | Checksum: 165ef16ce

Time (s): cpu = 00:07:16 ; elapsed = 00:03:17 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 129 ; free virtual = 2149

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 165ef16ce

Time (s): cpu = 00:07:16 ; elapsed = 00:03:17 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 129 ; free virtual = 2149

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 165ef16ce

Time (s): cpu = 00:07:16 ; elapsed = 00:03:17 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 129 ; free virtual = 2149

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 165ef16ce

Time (s): cpu = 00:07:16 ; elapsed = 00:03:17 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 129 ; free virtual = 2149

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 165ef16ce

Time (s): cpu = 00:07:16 ; elapsed = 00:03:17 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 129 ; free virtual = 2149

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 68 nets.  Swapped 1377 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 68 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 1377 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.956 | TNS=-511.800 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 129 ; free virtual = 2149
Phase 10 Critical Pin Optimization | Checksum: 165ef16ce

Time (s): cpu = 00:07:17 ; elapsed = 00:03:18 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 129 ; free virtual = 2149

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 165ef16ce

Time (s): cpu = 00:07:17 ; elapsed = 00:03:18 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 129 ; free virtual = 2149

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 165ef16ce

Time (s): cpu = 00:07:17 ; elapsed = 00:03:18 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 129 ; free virtual = 2149
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 2150
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.956 | TNS=-511.800 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.328  |       1103.406  |          663  |              0  |                    97  |           0  |           1  |  00:02:46  |
|  Placement Based    |          0.142  |          1.745  |            0  |              0  |                    25  |           0  |           1  |  00:00:07  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          8.566  |           38  |              0  |                    33  |           0  |           1  |  00:00:20  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.162  |         58.010  |            0  |              0  |                    68  |           0  |           1  |  00:00:01  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.632  |       1171.727  |          701  |              0  |                   223  |           0  |          11  |  00:03:14  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 2150
Ending Physical Synthesis Task | Checksum: 1d66ed15d

Time (s): cpu = 00:07:17 ; elapsed = 00:03:18 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 2150
INFO: [Common 17-83] Releasing license: Implementation
406 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:07:26 ; elapsed = 00:03:20 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 138 ; free virtual = 2158
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 138 ; free virtual = 2158
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 128 ; free virtual = 2154
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 123 ; free virtual = 2153
INFO: [Common 17-1381] The checkpoint '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f357afe7 ConstDB: 0 ShapeSum: b824ab60 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_r_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_r_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[482]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[482]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[483]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[483]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[176]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[176]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[177]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[177]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[480]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[480]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[481]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[481]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[354]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[354]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[355]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[355]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[408]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[408]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[409]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[409]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[226]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[226]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[227]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[227]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[458]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[458]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[459]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[459]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[162]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[162]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[216]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[216]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[217]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[217]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[450]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[450]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[451]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[451]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[466]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[466]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[467]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[467]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[498]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[498]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[499]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[499]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[488]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[488]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[489]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[489]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[478]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[478]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[479]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[479]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[322]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[322]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[323]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[323]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[490]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[490]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[491]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[491]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[506]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[506]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[507]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[507]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[338]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[338]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[339]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[339]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[292]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[292]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[293]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[293]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[308]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[308]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[309]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[309]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[262]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[262]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 19d2c404f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 119 ; free virtual = 2024
Post Restoration Checksum: NetGraph: d3b22429 NumContArr: c97a1c26 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19d2c404f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 117 ; free virtual = 2024

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19d2c404f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 133 ; free virtual = 2002

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19d2c404f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 133 ; free virtual = 2002
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 138b59060

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 118 ; free virtual = 1990
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.934 | TNS=-384.576| WHS=0.103  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 18ce4b1d1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 126 ; free virtual = 1979

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2375a58be

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 150 ; free virtual = 1958

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5810
 Number of Nodes with overlaps = 2860
 Number of Nodes with overlaps = 1680
 Number of Nodes with overlaps = 857
 Number of Nodes with overlaps = 368
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.274 | TNS=-1405.213| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 131d1919b

Time (s): cpu = 00:03:27 ; elapsed = 00:01:24 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 123 ; free virtual = 1973

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 192
 Number of Nodes with overlaps = 246
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.187 | TNS=-1420.650| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a2291a59

Time (s): cpu = 00:04:09 ; elapsed = 00:01:46 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 122 ; free virtual = 1928

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 595
 Number of Nodes with overlaps = 373
 Number of Nodes with overlaps = 298
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.323 | TNS=-1411.541| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 227e56b8b

Time (s): cpu = 00:04:59 ; elapsed = 00:02:08 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1917
Phase 4 Rip-up And Reroute | Checksum: 227e56b8b

Time (s): cpu = 00:04:59 ; elapsed = 00:02:08 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 130 ; free virtual = 1917

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 284e8be35

Time (s): cpu = 00:05:01 ; elapsed = 00:02:09 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 126 ; free virtual = 1923
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.187 | TNS=-1420.632| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17fa7b0ee

Time (s): cpu = 00:05:02 ; elapsed = 00:02:09 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 125 ; free virtual = 1912

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17fa7b0ee

Time (s): cpu = 00:05:02 ; elapsed = 00:02:09 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 125 ; free virtual = 1912
Phase 5 Delay and Skew Optimization | Checksum: 17fa7b0ee

Time (s): cpu = 00:05:02 ; elapsed = 00:02:09 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 125 ; free virtual = 1911

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18439eb67

Time (s): cpu = 00:05:04 ; elapsed = 00:02:10 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 125 ; free virtual = 1912
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.187 | TNS=-1364.488| WHS=0.097  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18439eb67

Time (s): cpu = 00:05:04 ; elapsed = 00:02:10 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 124 ; free virtual = 1912
Phase 6 Post Hold Fix | Checksum: 18439eb67

Time (s): cpu = 00:05:04 ; elapsed = 00:02:10 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 124 ; free virtual = 1912

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.5146 %
  Global Horizontal Routing Utilization  = 6.31736 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X37Y20 -> INT_R_X37Y20
   INT_L_X38Y12 -> INT_L_X38Y12
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 16fde2fd6

Time (s): cpu = 00:05:04 ; elapsed = 00:02:10 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 123 ; free virtual = 1913

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16fde2fd6

Time (s): cpu = 00:05:04 ; elapsed = 00:02:10 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 121 ; free virtual = 1911

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14c2b569a

Time (s): cpu = 00:05:05 ; elapsed = 00:02:12 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 115 ; free virtual = 1911

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.187 | TNS=-1364.488| WHS=0.097  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 14c2b569a

Time (s): cpu = 00:05:06 ; elapsed = 00:02:12 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 114 ; free virtual = 1911
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:06 ; elapsed = 00:02:12 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 171 ; free virtual = 1959

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
426 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:10 ; elapsed = 00:02:14 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 157 ; free virtual = 1959
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 149 ; free virtual = 1960
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 129 ; free virtual = 1952
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 128 ; free virtual = 1951
INFO: [Common 17-1381] The checkpoint '/home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2702.973 ; gain = 0.000 ; free physical = 148 ; free virtual = 1954
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
438 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 13:52:16 2020...
[Sun Apr 19 13:52:21 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:09:11 . Memory (MB): peak = 2454.680 ; gain = 4.000 ; free physical = 1454 ; free virtual = 3257
INFO: [Netlist 29-17] Analyzing 1149 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.555 ; gain = 19.672 ; free physical = 1198 ; free virtual = 3046
Restored from archive | CPU: 1.210000 secs | Memory: 20.063652 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.555 ; gain = 19.672 ; free physical = 1198 ; free virtual = 3046
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.555 ; gain = 0.000 ; free physical = 1199 ; free virtual = 3047
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2696.555 ; gain = 241.875 ; free physical = 1199 ; free virtual = 3047
Running report: report_route_status -file ./report/top_status_routed.rpt
Contents of report file './report/top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       26511 :
       # of nets not needing routing.......... :        9197 :
           # of internally routed nets........ :        8084 :
           # of implicitly routed ports....... :        1113 :
       # of routable nets..................... :       17314 :
           # of fully routed nets............. :       17314 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 19 13:52:30 2020
| Host         : Cu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/top_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.185ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U12/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_3/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_5_3_reg_5559_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 2.584ns (41.613%)  route 3.626ns (58.387%))
  Logic Levels:           8  (CARRY4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U12/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ap_clk
    SLICE_X34Y12         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U12/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U12/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_3/Q
                         net (fo=136, routed)         1.496     2.987    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559_reg[10]_i_10_0[4]
    SLICE_X23Y12         LUT6 (Prop_lut6_I1_O)        0.124     3.111 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559[10]_i_14/O
                         net (fo=2, routed)           0.734     3.845    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559[10]_i_14_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.969 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559[10]_i_18/O
                         net (fo=1, routed)           0.000     3.969    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559[10]_i_18_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.370 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559_reg[10]_i_10_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.598 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559_reg[14]_i_10/CO[2]
                         net (fo=4, routed)           0.604     5.202    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559_reg[14]_i_10_n_1
    SLICE_X19Y14         LUT5 (Prop_lut5_I2_O)        0.313     5.515 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559[14]_i_4/O
                         net (fo=2, routed)           0.791     6.307    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559[14]_i_4_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.124     6.431 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559[14]_i_8/O
                         net (fo=1, routed)           0.000     6.431    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559[14]_i_8_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.964 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.964    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559_reg[14]_i_1_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.183 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.183    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_5_3_fu_4111_p2[15]
    SLICE_X14Y16         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_5_3_reg_5559_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/ap_clk
    SLICE_X14Y16         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_5_3_reg_5559_reg[15]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X14Y16         FDRE (Setup_fdre_C_D)        0.109     5.998    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_5_3_reg_5559_reg[15]
  -------------------------------------------------------------------
                         required time                          5.998    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                 -1.185    

Slack (VIOLATED) :        -1.143ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U14/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_2_5_reg_5449_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 2.587ns (42.263%)  route 3.534ns (57.737%))
  Logic Levels:           8  (CARRY4=4 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U14/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ap_clk
    SLICE_X34Y6          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U14/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U14/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_1/Q
                         net (fo=152, routed)         1.364     2.855    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U30/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_5_reg_5449_reg[10]_i_10_0[6]
    SLICE_X56Y5          LUT6 (Prop_lut6_I5_O)        0.124     2.979 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U30/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_5_reg_5449[10]_i_14/O
                         net (fo=2, routed)           0.697     3.676    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U30/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_5_reg_5449[10]_i_14_n_0
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.800 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U30/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_5_reg_5449[10]_i_18/O
                         net (fo=1, routed)           0.000     3.800    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U30/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_5_reg_5449[10]_i_18_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.201 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U30/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_5_reg_5449_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.201    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U30/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_5_reg_5449_reg[10]_i_10_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.429 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U30/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_5_reg_5449_reg[14]_i_10/CO[2]
                         net (fo=4, routed)           0.932     5.361    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U30/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_5_reg_5449_reg[14]_i_10_n_1
    SLICE_X54Y4          LUT6 (Prop_lut6_I2_O)        0.313     5.674 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U30/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_5_reg_5449[14]_i_5/O
                         net (fo=2, routed)           0.541     6.215    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U30/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_5_reg_5449[14]_i_5_n_0
    SLICE_X53Y4          LUT6 (Prop_lut6_I0_O)        0.124     6.339 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U30/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_5_reg_5449[14]_i_9/O
                         net (fo=1, routed)           0.000     6.339    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U30/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_5_reg_5449[14]_i_9_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.871 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U30/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_5_reg_5449_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.871    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U30/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_5_reg_5449_reg[14]_i_1_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.094 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U30/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_2_5_reg_5449_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.094    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_2_5_fu_3970_p2[15]
    SLICE_X53Y5          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_2_5_reg_5449_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/ap_clk
    SLICE_X53Y5          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_2_5_reg_5449_reg[15]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X53Y5          FDRE (Setup_fdre_C_D)        0.062     5.951    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_2_5_reg_5449_reg[15]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                 -1.143    

Slack (VIOLATED) :        -1.127ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U12/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_2/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_7_3_reg_5639_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 2.447ns (39.775%)  route 3.705ns (60.225%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U12/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ap_clk
    SLICE_X34Y14         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U12/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U12/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_2/Q
                         net (fo=152, routed)         1.388     2.879    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639_reg[10]_i_10_0[5]
    SLICE_X51Y6          LUT2 (Prop_lut2_I0_O)        0.124     3.003 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639[10]_i_29/O
                         net (fo=1, routed)           0.768     3.771    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639[10]_i_29_n_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I3_O)        0.124     3.895 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639[10]_i_18/O
                         net (fo=1, routed)           0.000     3.895    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639[10]_i_18_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.296 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.296    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639_reg[10]_i_10_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.524 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639_reg[14]_i_10/CO[2]
                         net (fo=4, routed)           0.913     5.437    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639_reg[14]_i_10_n_1
    SLICE_X56Y6          LUT5 (Prop_lut5_I2_O)        0.313     5.750 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639[14]_i_4/O
                         net (fo=2, routed)           0.636     6.386    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639[14]_i_4_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.906 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.906    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639_reg[14]_i_1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.125 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U68/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_7_3_reg_5639_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.125    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_7_3_fu_4213_p2[15]
    SLICE_X54Y9          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_7_3_reg_5639_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/ap_clk
    SLICE_X54Y9          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_7_3_reg_5639_reg[15]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X54Y9          FDRE (Setup_fdre_C_D)        0.109     5.998    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_7_3_reg_5639_reg[15]
  -------------------------------------------------------------------
                         required time                          5.998    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                 -1.127    

Slack (VIOLATED) :        -1.117ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_0_V_U/Dot_Gemm_W_0_V_ram_U/psbram_3/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_0_2_reg_5354_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 2.271ns (37.262%)  route 3.824ns (62.738%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_0_V_U/Dot_Gemm_W_0_V_ram_U/ap_clk
    SLICE_X29Y17         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_0_V_U/Dot_Gemm_W_0_V_ram_U/psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/W_0_V_U/Dot_Gemm_W_0_V_ram_U/psbram_3/Q
                         net (fo=136, routed)         1.410     2.839    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/DOADO[4]
    SLICE_X38Y20         LUT6 (Prop_lut6_I2_O)        0.124     2.963 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_reg_5354[14]_i_20/O
                         net (fo=2, routed)           0.796     3.758    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_0_V_U/Dot_Gemm_W_0_V_ram_U/tmp_V_0_0_2_reg_5354_reg[14]_i_11[0]
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124     3.882 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_0_V_U/Dot_Gemm_W_0_V_ram_U/tmp_V_0_0_2_reg_5354[14]_i_24/O
                         net (fo=1, routed)           0.000     3.882    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_reg_5354[10]_i_8_2[0]
    SLICE_X38Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.426 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_reg_5354_reg[14]_i_11/O[2]
                         net (fo=4, routed)           0.984     5.411    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_reg_5354_reg[14]_i_11_n_5
    SLICE_X35Y26         LUT5 (Prop_lut5_I0_O)        0.301     5.712 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_reg_5354[10]_i_2/O
                         net (fo=1, routed)           0.634     6.346    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_reg_5354[10]_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.731 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_reg_5354_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.731    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_reg_5354_reg[10]_i_1_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_reg_5354_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.845    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_reg_5354_reg[14]_i_1_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.068 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U11/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_0_2_reg_5354_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.068    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_0_2_fu_3835_p2[15]
    SLICE_X37Y28         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_0_2_reg_5354_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/ap_clk
    SLICE_X37Y28         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_0_2_reg_5354_reg[15]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)        0.062     5.951    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_0_2_reg_5354_reg[15]
  -------------------------------------------------------------------
                         required time                          5.951    
                         arrival time                          -7.068    
  -------------------------------------------------------------------
                         slack                                 -1.117    

Slack (VIOLATED) :        -1.116ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.920ns (34.858%)  route 3.588ns (65.142%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/ap_clk
    SLICE_X11Y6          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[5]_replica/Q
                         net (fo=1, routed)           1.041     2.433    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg_n_0_[5]_repN
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.296     2.729 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_15/O
                         net (fo=1, routed)           0.000     2.729    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_15_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.279 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.279    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_8_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.393 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.393    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_4_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.621 f  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_3/CO[2]
                         net (fo=8, routed)           1.934     5.555    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/CO[0]
    SLICE_X67Y6          LUT2 (Prop_lut2_I1_O)        0.313     5.868 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_1/O
                         net (fo=7, routed)           0.613     6.481    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_880
    SLICE_X66Y6          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/ap_clk
    SLICE_X66Y6          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[0]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X66Y6          FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[0]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                 -1.116    

Slack (VIOLATED) :        -1.116ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.920ns (34.858%)  route 3.588ns (65.142%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/ap_clk
    SLICE_X11Y6          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[5]_replica/Q
                         net (fo=1, routed)           1.041     2.433    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg_n_0_[5]_repN
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.296     2.729 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_15/O
                         net (fo=1, routed)           0.000     2.729    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_15_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.279 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.279    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_8_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.393 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.393    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_4_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.621 f  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_3/CO[2]
                         net (fo=8, routed)           1.934     5.555    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/CO[0]
    SLICE_X67Y6          LUT2 (Prop_lut2_I1_O)        0.313     5.868 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_1/O
                         net (fo=7, routed)           0.613     6.481    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_880
    SLICE_X66Y6          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/ap_clk
    SLICE_X66Y6          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[1]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X66Y6          FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[1]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                 -1.116    

Slack (VIOLATED) :        -1.116ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.920ns (34.858%)  route 3.588ns (65.142%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/ap_clk
    SLICE_X11Y6          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[5]_replica/Q
                         net (fo=1, routed)           1.041     2.433    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg_n_0_[5]_repN
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.296     2.729 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_15/O
                         net (fo=1, routed)           0.000     2.729    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_15_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.279 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.279    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_8_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.393 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.393    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_4_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.621 f  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_3/CO[2]
                         net (fo=8, routed)           1.934     5.555    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/CO[0]
    SLICE_X67Y6          LUT2 (Prop_lut2_I1_O)        0.313     5.868 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_1/O
                         net (fo=7, routed)           0.613     6.481    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_880
    SLICE_X66Y6          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/ap_clk
    SLICE_X66Y6          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[2]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X66Y6          FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[2]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                 -1.116    

Slack (VIOLATED) :        -1.116ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.920ns (34.858%)  route 3.588ns (65.142%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/ap_clk
    SLICE_X11Y6          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[5]_replica/Q
                         net (fo=1, routed)           1.041     2.433    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg_n_0_[5]_repN
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.296     2.729 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_15/O
                         net (fo=1, routed)           0.000     2.729    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_15_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.279 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.279    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_8_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.393 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.393    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_4_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.621 f  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_3/CO[2]
                         net (fo=8, routed)           1.934     5.555    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/CO[0]
    SLICE_X67Y6          LUT2 (Prop_lut2_I1_O)        0.313     5.868 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_1/O
                         net (fo=7, routed)           0.613     6.481    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_880
    SLICE_X66Y6          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/ap_clk
    SLICE_X66Y6          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[3]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X66Y6          FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[3]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                 -1.116    

Slack (VIOLATED) :        -1.116ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.920ns (34.858%)  route 3.588ns (65.142%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/ap_clk
    SLICE_X11Y6          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[5]_replica/Q
                         net (fo=1, routed)           1.041     2.433    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg_n_0_[5]_repN
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.296     2.729 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_15/O
                         net (fo=1, routed)           0.000     2.729    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_15_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.279 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.279    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_8_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.393 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.393    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_4_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.621 f  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_3/CO[2]
                         net (fo=8, routed)           1.934     5.555    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/CO[0]
    SLICE_X67Y6          LUT2 (Prop_lut2_I1_O)        0.313     5.868 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_1/O
                         net (fo=7, routed)           0.613     6.481    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_880
    SLICE_X66Y6          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/ap_clk
    SLICE_X66Y6          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[4]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X66Y6          FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[4]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                 -1.116    

Slack (VIOLATED) :        -1.116ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.920ns (34.858%)  route 3.588ns (65.142%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/ap_clk
    SLICE_X11Y6          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg[5]_replica/Q
                         net (fo=1, routed)           1.041     2.433    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/rep_i_reg_77_reg_n_0_[5]_repN
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.296     2.729 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_15/O
                         net (fo=1, routed)           0.000     2.729    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_15_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.279 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.279    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_8_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.393 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.393    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_4_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.621 f  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[6]_i_3/CO[2]
                         net (fo=8, routed)           1.934     5.555    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/CO[0]
    SLICE_X67Y6          LUT2 (Prop_lut2_I1_O)        0.313     5.868 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88[6]_i_1/O
                         net (fo=7, routed)           0.613     6.481    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_880
    SLICE_X66Y6          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/ap_clk
    SLICE_X66Y6          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[5]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X66Y6          FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/i_i_reg_88_reg[5]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                 -1.116    





Running report: report_utilization -file ./report/top_utilization_routed.rpt
Contents of report file './report/top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 19 13:52:30 2020
| Host         : Cu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization -file ./report/top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg400-1
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| Slice LUTs              |  8258 |     0 |     53200 | 15.52 |
|   LUT as Logic          |  8258 |     0 |     53200 | 15.52 |
|   LUT as Memory         |     0 |     0 |     17400 |  0.00 |
| Slice Registers         | 10417 |     0 |    106400 |  9.79 |
|   Register as Flip Flop | 10417 |     0 |    106400 |  9.79 |
|   Register as Latch     |     0 |     0 |    106400 |  0.00 |
| F7 Muxes                |     0 |     0 |     26600 |  0.00 |
| F8 Muxes                |     0 |     0 |     13300 |  0.00 |
+-------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 17    |          Yes |         Set |            - |
| 10400 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  3676 |     0 |     13300 | 27.64 |
|   SLICEL                                   |  2531 |     0 |           |       |
|   SLICEM                                   |  1145 |     0 |           |       |
| LUT as Logic                               |  8258 |     0 |     53200 | 15.52 |
|   using O5 output only                     |     8 |       |           |       |
|   using O6 output only                     |  6142 |       |           |       |
|   using O5 and O6                          |  2108 |       |           |       |
| LUT as Memory                              |     0 |     0 |     17400 |  0.00 |
|   LUT as Distributed RAM                   |     0 |     0 |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            | 10417 |     0 |    106400 |  9.79 |
|   Register driven from within the Slice    |  3696 |       |           |       |
|   Register driven from outside the Slice   |  6721 |       |           |       |
|     LUT in front of the register is unused |  4080 |       |           |       |
|     LUT in front of the register is used   |  2641 |       |           |       |
| Unique Control Sets                        |    36 |       |     13300 |  0.27 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    8 |     0 |       140 |  5.71 |
|   RAMB36/FIFO*    |    0 |     0 |       140 |  0.00 |
|   RAMB18          |   16 |     0 |       280 |  5.71 |
|     RAMB18E1 only |   16 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    4 |     0 |       220 |  1.82 |
|   DSP48E1 only |    4 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       125 |  0.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       121 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       125 |  0.00 |
| OLOGIC                      |    0 |     0 |       125 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 10400 |        Flop & Latch |
| LUT4     |  2600 |                 LUT |
| LUT2     |  2455 |                 LUT |
| LUT6     |  2218 |                 LUT |
| LUT3     |  2052 |                 LUT |
| CARRY4   |  1129 |          CarryLogic |
| LUT5     |  1002 |                 LUT |
| LUT1     |    39 |                 LUT |
| FDSE     |    17 |        Flop & Latch |
| RAMB18E1 |    16 |        Block Memory |
| DSP48E1  |     4 |    Block Arithmetic |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 19 13:52:31 2020
| Host         : Cu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/top_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 566 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 553 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.185    -1356.712                   5002                21468        0.098        0.000                      0                21468        2.000        0.000                       0                 10453  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -1.185    -1356.712                   5002                21468        0.098        0.000                      0                21468        2.000        0.000                       0                 10453  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         5002  Failing Endpoints,  Worst Slack       -1.185ns,  Total Violation    -1356.712ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.185ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U12/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_3/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_5_3_reg_5559_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 2.584ns (41.613%)  route 3.626ns (58.387%))
  Logic Levels:           8  (CARRY4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.973     0.973    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U12/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/ap_clk
    SLICE_X34Y12         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U12/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U12/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/psbram_3/Q
                         net (fo=136, routed)         1.496     2.987    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559_reg[10]_i_10_0[4]
    SLICE_X23Y12         LUT6 (Prop_lut6_I1_O)        0.124     3.111 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559[10]_i_14/O
                         net (fo=2, routed)           0.734     3.845    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559[10]_i_14_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I0_O)        0.124     3.969 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559[10]_i_18/O
                         net (fo=1, routed)           0.000     3.969    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559[10]_i_18_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.370 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.370    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559_reg[10]_i_10_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.598 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559_reg[14]_i_10/CO[2]
                         net (fo=4, routed)           0.604     5.202    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559_reg[14]_i_10_n_1
    SLICE_X19Y14         LUT5 (Prop_lut5_I2_O)        0.313     5.515 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559[14]_i_4/O
                         net (fo=2, routed)           0.791     6.307    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559[14]_i_4_n_0
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.124     6.431 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559[14]_i_8/O
                         net (fo=1, routed)           0.000     6.431    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559[14]_i_8_n_0
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.964 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.964    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559_reg[14]_i_1_n_0
    SLICE_X14Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.183 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/top_mul_8s_8ns_16_1_1_U52/top_mul_8s_8ns_16_1_1_Mul_LUT_0_U/tmp_V_0_5_3_reg_5559_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.183    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_5_3_fu_4111_p2[15]
    SLICE_X14Y16         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_5_3_reg_5559_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.924     5.924    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/ap_clk
    SLICE_X14Y16         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_5_3_reg_5559_reg[15]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X14Y16         FDRE (Setup_fdre_C_D)        0.109     5.998    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/tmp_V_0_5_3_reg_5559_reg[15]
  -------------------------------------------------------------------
                         required time                          5.998    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                 -1.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/Loop_1_proc36_U0/tmp_V_3_reg_169_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/p_Result_4_0_5_reg_4710_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.410     0.410    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/ap_clk
    SLICE_X83Y7          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/tmp_V_3_reg_169_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y7          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/tmp_V_3_reg_169_reg[41]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/p_Result_4_7_7_reg_4930_reg[7]_0[41]
    SLICE_X82Y7          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/p_Result_4_0_5_reg_4710_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10452, unset)        0.432     0.432    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/ap_clk
    SLICE_X82Y7          FDRE                                         r  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/p_Result_4_0_5_reg_4710_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X82Y7          FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/p_Result_4_0_5_reg_4710_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X2Y8  bd_0_i/hls_inst/inst/Loop_1_proc36_U0/grp_Dot_Gemm_fu_99/A_0_V_U/Dot_Gemm_W_0_V_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X1Y8   bd_0_i/hls_inst/inst/AddLast_512_200u_U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X1Y8   bd_0_i/hls_inst/inst/AddLast_512_200u_U0/ap_CS_fsm_reg[0]/C




HLS: impl run complete: worst setup slack (WNS)=-1.184547, worst hold slack (WHS)=0.097518, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-1.184547) is less than 0
HLS EXTRACTION: calculating BRAM count: (16 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 3676 8258 10417 4 16 0 0 0 0 0
HLS EXTRACTION: generated /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/report/verilog/top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             HLS_proj3
Solution:            solution1
Device target:       xc7z020clg400-1
Report date:         Sun Apr 19 13:52:31 CST 2020

#=== Post-Implementation Resource usage ===
SLICE:         3676
LUT:           8258
FF:           10417
DSP:              4
BRAM:            16
SRL:              0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    5.556
CP achieved post-implementation:    6.185
Timing not met

HLS EXTRACTION: generated /home/addrice/work/NN-HLS/Orbital_CNN/output/HLS_proj3/solution1/impl/report/verilog/top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 13:52:31 2020...
