// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="speck_toplevel_speck_toplevel,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg676-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.855875,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1785,HLS_SYN_LUT=18238,HLS_VERSION=2022_2}" *)

module speck_toplevel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        d_in,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [767:0] d_in;
output  [127:0] ap_return;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1023_fu_745_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] state_V_2_load_fu_742_p1;
reg   [1:0] state_V_2_reg_2529;
reg   [1:0] state_V_2_reg_2529_pp0_iter1_reg;
reg   [0:0] icmp_ln1023_reg_2533;
wire   [0:0] icmp_ln1027_fu_761_p2;
reg   [0:0] icmp_ln1027_reg_2537;
reg   [0:0] icmp_ln1027_reg_2537_pp0_iter1_reg;
wire   [5:0] trunc_ln552_fu_772_p1;
reg   [5:0] trunc_ln552_reg_2541;
reg   [5:0] trunc_ln552_reg_2541_pp0_iter1_reg;
wire   [0:0] tmp_fu_1045_p3;
reg   [0:0] tmp_reg_2546;
reg   [0:0] speck_core_EN_V_2_reg_2550;
reg   [5:0] speck_core_roundcnt_V_2_reg_2555;
reg   [5:0] speck_core_shiftcnt_V_2_reg_2560;
reg   [55:0] speck_core_dp1_X_63_8_V_2_reg_2565;
reg   [7:0] speck_core_dp1_X_7_0_V_2_reg_2570;
reg   [55:0] speck_core_dp2_X_63_8_V_2_reg_2575;
reg   [7:0] speck_core_dp2_X_7_0_V_2_reg_2580;
reg   [55:0] speck_core_dp3_X_63_8_V_2_reg_2585;
reg   [7:0] speck_core_dp3_X_7_0_V_2_reg_2590;
reg   [7:0] speck_core_ks1_X_7_0_V_2_reg_2595;
reg   [7:0] speck_core_ks2_X_7_0_V_2_reg_2600;
reg   [7:0] speck_core_ks3_X_7_0_V_2_reg_2605;
reg   [0:0] speck_core_dp1_carry_mine_V_2_reg_2610;
reg   [60:0] speck_core_dp1_Y_60_0_V_2_reg_2615;
reg   [2:0] newret12_reg_2620;
reg   [2:0] newret13_reg_2625;
reg   [0:0] speck_core_dp2_carry_mine_V_2_reg_2630;
reg   [60:0] speck_core_dp2_Y_60_0_V_2_reg_2635;
reg   [2:0] newret14_reg_2640;
reg   [2:0] newret15_reg_2645;
reg   [0:0] speck_core_dp3_carry_mine_V_2_reg_2650;
reg   [60:0] speck_core_dp3_Y_60_0_V_2_reg_2655;
reg   [2:0] newret16_reg_2660;
reg   [2:0] newret17_reg_2665;
reg   [0:0] speck_core_ks1_carry_mine_V_2_reg_2670;
reg   [55:0] speck_core_ks1_X_63_8_V_2_reg_2675;
reg   [60:0] speck_core_ks1_Y_60_0_V_2_reg_2680;
reg   [2:0] newret18_reg_2685;
reg   [2:0] newret19_reg_2690;
reg   [0:0] speck_core_ks2_carry_mine_V_2_reg_2695;
reg   [55:0] speck_core_ks2_X_63_8_V_2_reg_2700;
reg   [60:0] speck_core_ks2_Y_60_0_V_2_reg_2705;
reg   [2:0] newret20_reg_2710;
reg   [2:0] newret21_reg_2715;
reg   [0:0] speck_core_ks3_carry_mine_V_2_reg_2720;
reg   [55:0] speck_core_ks3_X_63_8_V_2_reg_2725;
reg   [60:0] speck_core_ks3_Y_60_0_V_2_reg_2730;
reg   [2:0] newret22_reg_2735;
reg   [2:0] newret23_reg_2740;
wire   [0:0] call_ret_update_2_fu_345_ap_return_0;
wire   [0:0] call_ret_update_2_fu_345_ap_return_1;
wire   [1:0] call_ret_update_2_fu_345_ap_return_2;
wire   [1:0] call_ret_update_2_fu_345_ap_return_3;
wire   [1:0] call_ret_update_2_fu_345_ap_return_4;
wire   [5:0] call_ret_update_2_fu_345_ap_return_5;
wire   [5:0] call_ret_update_2_fu_345_ap_return_6;
wire   [55:0] call_ret_update_2_fu_345_ap_return_7;
wire   [7:0] call_ret_update_2_fu_345_ap_return_8;
wire   [55:0] call_ret_update_2_fu_345_ap_return_9;
wire   [7:0] call_ret_update_2_fu_345_ap_return_10;
wire   [55:0] call_ret_update_2_fu_345_ap_return_11;
wire   [7:0] call_ret_update_2_fu_345_ap_return_12;
wire   [7:0] call_ret_update_2_fu_345_ap_return_13;
wire   [7:0] call_ret_update_2_fu_345_ap_return_14;
wire   [7:0] call_ret_update_2_fu_345_ap_return_15;
wire   [0:0] call_ret_update_2_fu_345_ap_return_16;
wire   [60:0] call_ret_update_2_fu_345_ap_return_17;
wire   [2:0] call_ret_update_2_fu_345_ap_return_18;
wire   [2:0] call_ret_update_2_fu_345_ap_return_19;
wire   [0:0] call_ret_update_2_fu_345_ap_return_20;
wire   [60:0] call_ret_update_2_fu_345_ap_return_21;
wire   [2:0] call_ret_update_2_fu_345_ap_return_22;
wire   [2:0] call_ret_update_2_fu_345_ap_return_23;
wire   [0:0] call_ret_update_2_fu_345_ap_return_24;
wire   [60:0] call_ret_update_2_fu_345_ap_return_25;
wire   [2:0] call_ret_update_2_fu_345_ap_return_26;
wire   [2:0] call_ret_update_2_fu_345_ap_return_27;
wire   [0:0] call_ret_update_2_fu_345_ap_return_28;
wire   [55:0] call_ret_update_2_fu_345_ap_return_29;
wire   [60:0] call_ret_update_2_fu_345_ap_return_30;
wire   [2:0] call_ret_update_2_fu_345_ap_return_31;
wire   [2:0] call_ret_update_2_fu_345_ap_return_32;
wire   [0:0] call_ret_update_2_fu_345_ap_return_33;
wire   [55:0] call_ret_update_2_fu_345_ap_return_34;
wire   [60:0] call_ret_update_2_fu_345_ap_return_35;
wire   [2:0] call_ret_update_2_fu_345_ap_return_36;
wire   [2:0] call_ret_update_2_fu_345_ap_return_37;
wire   [0:0] call_ret_update_2_fu_345_ap_return_38;
wire   [55:0] call_ret_update_2_fu_345_ap_return_39;
wire   [60:0] call_ret_update_2_fu_345_ap_return_40;
wire   [2:0] call_ret_update_2_fu_345_ap_return_41;
wire   [2:0] call_ret_update_2_fu_345_ap_return_42;
reg   [1:0] call_ret_reg_2745_2;
reg   [1:0] call_ret_reg_2745_3;
reg   [1:0] call_ret_reg_2745_4;
wire    grp_update_2_fu_292_ap_ready;
reg   [0:0] grp_update_2_fu_292_p_read1;
reg   [0:0] grp_update_2_fu_292_p_read2;
reg   [0:0] grp_update_2_fu_292_p_read3;
reg   [0:0] grp_update_2_fu_292_p_read4;
reg   [0:0] grp_update_2_fu_292_p_read5;
reg   [0:0] grp_update_2_fu_292_p_read6;
wire   [0:0] grp_update_2_fu_292_ap_return_0;
wire   [0:0] grp_update_2_fu_292_ap_return_1;
wire   [1:0] grp_update_2_fu_292_ap_return_2;
wire   [1:0] grp_update_2_fu_292_ap_return_3;
wire   [1:0] grp_update_2_fu_292_ap_return_4;
wire   [5:0] grp_update_2_fu_292_ap_return_5;
wire   [5:0] grp_update_2_fu_292_ap_return_6;
wire   [55:0] grp_update_2_fu_292_ap_return_7;
wire   [7:0] grp_update_2_fu_292_ap_return_8;
wire   [55:0] grp_update_2_fu_292_ap_return_9;
wire   [7:0] grp_update_2_fu_292_ap_return_10;
wire   [55:0] grp_update_2_fu_292_ap_return_11;
wire   [7:0] grp_update_2_fu_292_ap_return_12;
wire   [7:0] grp_update_2_fu_292_ap_return_13;
wire   [7:0] grp_update_2_fu_292_ap_return_14;
wire   [7:0] grp_update_2_fu_292_ap_return_15;
wire   [0:0] grp_update_2_fu_292_ap_return_16;
wire   [60:0] grp_update_2_fu_292_ap_return_17;
wire   [2:0] grp_update_2_fu_292_ap_return_18;
wire   [2:0] grp_update_2_fu_292_ap_return_19;
wire   [0:0] grp_update_2_fu_292_ap_return_20;
wire   [60:0] grp_update_2_fu_292_ap_return_21;
wire   [2:0] grp_update_2_fu_292_ap_return_22;
wire   [2:0] grp_update_2_fu_292_ap_return_23;
wire   [0:0] grp_update_2_fu_292_ap_return_24;
wire   [60:0] grp_update_2_fu_292_ap_return_25;
wire   [2:0] grp_update_2_fu_292_ap_return_26;
wire   [2:0] grp_update_2_fu_292_ap_return_27;
wire   [0:0] grp_update_2_fu_292_ap_return_28;
wire   [55:0] grp_update_2_fu_292_ap_return_29;
wire   [60:0] grp_update_2_fu_292_ap_return_30;
wire   [2:0] grp_update_2_fu_292_ap_return_31;
wire   [2:0] grp_update_2_fu_292_ap_return_32;
wire   [0:0] grp_update_2_fu_292_ap_return_33;
wire   [55:0] grp_update_2_fu_292_ap_return_34;
wire   [60:0] grp_update_2_fu_292_ap_return_35;
wire   [2:0] grp_update_2_fu_292_ap_return_36;
wire   [2:0] grp_update_2_fu_292_ap_return_37;
wire   [0:0] grp_update_2_fu_292_ap_return_38;
wire   [55:0] grp_update_2_fu_292_ap_return_39;
wire   [60:0] grp_update_2_fu_292_ap_return_40;
wire   [2:0] grp_update_2_fu_292_ap_return_41;
wire   [2:0] grp_update_2_fu_292_ap_return_42;
wire    call_ret_update_2_fu_345_ap_ready;
reg   [0:0] grp_load_fu_401_p1;
wire    ap_block_pp0_stage0;
wire   [0:0] p_Result_s_fu_1077_p2;
wire   [0:0] p_Result_49_fu_1108_p2;
wire   [0:0] p_Result_50_fu_1131_p2;
wire   [0:0] p_Result_51_fu_1164_p2;
reg   [5:0] grp_load_fu_405_p1;
reg   [5:0] grp_load_fu_410_p1;
reg   [0:0] grp_load_fu_415_p1;
reg   [55:0] grp_load_fu_419_p1;
reg   [7:0] grp_load_fu_423_p1;
reg   [60:0] grp_load_fu_427_p1;
reg   [2:0] grp_load_fu_431_p1;
reg   [2:0] grp_load_fu_435_p1;
reg   [0:0] grp_load_fu_439_p1;
reg   [55:0] grp_load_fu_443_p1;
reg   [7:0] grp_load_fu_447_p1;
reg   [60:0] grp_load_fu_451_p1;
reg   [2:0] grp_load_fu_455_p1;
reg   [2:0] grp_load_fu_459_p1;
reg   [0:0] grp_load_fu_463_p1;
reg   [55:0] grp_load_fu_467_p1;
reg   [7:0] grp_load_fu_471_p1;
reg   [60:0] grp_load_fu_475_p1;
reg   [2:0] grp_load_fu_479_p1;
reg   [2:0] grp_load_fu_483_p1;
reg   [0:0] grp_load_fu_487_p1;
reg   [55:0] grp_load_fu_491_p1;
reg   [7:0] grp_load_fu_495_p1;
reg   [60:0] grp_load_fu_499_p1;
reg   [2:0] grp_load_fu_503_p1;
reg   [2:0] grp_load_fu_507_p1;
reg   [0:0] grp_load_fu_511_p1;
reg   [55:0] grp_load_fu_515_p1;
reg   [7:0] grp_load_fu_519_p1;
reg   [60:0] grp_load_fu_523_p1;
reg   [2:0] grp_load_fu_527_p1;
reg   [2:0] grp_load_fu_531_p1;
reg   [0:0] grp_load_fu_535_p1;
reg   [55:0] grp_load_fu_539_p1;
reg   [7:0] grp_load_fu_543_p1;
reg   [60:0] grp_load_fu_547_p1;
reg   [2:0] grp_load_fu_551_p1;
reg   [2:0] grp_load_fu_555_p1;
wire   [0:0] speck_core_Start_V_fu_86;
reg   [127:0] p_Val2_s_fu_90;
wire   [127:0] p_Result_52_fu_2080_p2;
reg   [127:0] ap_sig_allocacmp_p_Val2_load;
wire    ap_loop_init;
reg   [0:0] speck_core_data_ina_V_fu_94;
reg   [0:0] speck_core_data_inb_V_fu_98;
reg   [0:0] speck_core_data_inc_V_fu_102;
reg   [0:0] speck_core_k_data_ina_V_fu_106;
reg   [0:0] speck_core_we_V_fu_110;
reg   [0:0] speck_core_we_V_1_fu_114;
reg   [0:0] speck_core_Start_V_1_fu_118;
reg   [0:0] speck_core_EN_V_1_fu_122;
reg   [0:0] ap_sig_allocacmp_speck_core_EN_V_1_load;
reg   [0:0] ap_sig_allocacmp_speck_core_EN_V_1_load_1;
reg   [5:0] speck_core_roundcnt_V_1_fu_126;
reg   [5:0] ap_sig_allocacmp_speck_core_roundcnt_V_1_load;
reg   [5:0] ap_sig_allocacmp_speck_core_roundcnt_V_1_load_1;
reg   [5:0] speck_core_shiftcnt_V_1_fu_130;
reg   [5:0] ap_sig_allocacmp_speck_core_shiftcnt_V_1_load;
reg   [5:0] ap_sig_allocacmp_speck_core_shiftcnt_V_1_load_1;
reg   [0:0] speck_core_dp1_carry_mine_V_1_fu_134;
reg   [0:0] ap_sig_allocacmp_speck_core_dp1_carry_mine_V_1_load;
reg   [0:0] ap_sig_allocacmp_speck_core_dp1_carry_mine_V_1_load_1;
reg   [55:0] speck_core_dp1_X_63_8_V_1_fu_138;
reg   [55:0] ap_sig_allocacmp_speck_core_dp1_X_63_8_V_1_load;
reg   [55:0] ap_sig_allocacmp_speck_core_dp1_X_63_8_V_1_load_1;
reg   [7:0] speck_core_dp1_X_7_0_V_1_fu_142;
reg   [7:0] ap_sig_allocacmp_speck_core_dp1_X_7_0_V_1_load;
reg   [7:0] ap_sig_allocacmp_speck_core_dp1_X_7_0_V_1_load_1;
reg   [60:0] speck_core_dp1_Y_60_0_V_1_fu_146;
reg   [60:0] ap_sig_allocacmp_speck_core_dp1_Y_60_0_V_1_load;
reg   [60:0] ap_sig_allocacmp_speck_core_dp1_Y_60_0_V_1_load_1;
reg   [2:0] speck_core_dp1_Y_63_61_even1203_0_fu_150;
reg   [2:0] ap_sig_allocacmp_speck_core_dp1_Y_63_61_even1203_0_load_1;
reg   [2:0] ap_sig_allocacmp_speck_core_dp1_Y_63_61_even1203_0_load_2;
reg   [2:0] speck_core_dp1_Y_63_61_odd1204_0_fu_154;
reg   [2:0] ap_sig_allocacmp_speck_core_dp1_Y_63_61_odd1204_0_load_1;
reg   [2:0] ap_sig_allocacmp_speck_core_dp1_Y_63_61_odd1204_0_load_2;
reg   [0:0] speck_core_dp2_carry_mine_V_1_fu_158;
reg   [0:0] ap_sig_allocacmp_speck_core_dp2_carry_mine_V_1_load;
reg   [0:0] ap_sig_allocacmp_speck_core_dp2_carry_mine_V_1_load_1;
reg   [55:0] speck_core_dp2_X_63_8_V_1_fu_162;
reg   [55:0] ap_sig_allocacmp_speck_core_dp2_X_63_8_V_1_load;
reg   [55:0] ap_sig_allocacmp_speck_core_dp2_X_63_8_V_1_load_1;
reg   [7:0] speck_core_dp2_X_7_0_V_1_fu_166;
reg   [7:0] ap_sig_allocacmp_speck_core_dp2_X_7_0_V_1_load;
reg   [7:0] ap_sig_allocacmp_speck_core_dp2_X_7_0_V_1_load_1;
reg   [60:0] speck_core_dp2_Y_60_0_V_1_fu_170;
reg   [60:0] ap_sig_allocacmp_speck_core_dp2_Y_60_0_V_1_load;
reg   [60:0] ap_sig_allocacmp_speck_core_dp2_Y_60_0_V_1_load_1;
reg   [2:0] speck_core_dp2_Y_63_61_even1205_0_fu_174;
reg   [2:0] ap_sig_allocacmp_speck_core_dp2_Y_63_61_even1205_0_load_1;
reg   [2:0] ap_sig_allocacmp_speck_core_dp2_Y_63_61_even1205_0_load_2;
reg   [2:0] speck_core_dp2_Y_63_61_odd1206_0_fu_178;
reg   [2:0] ap_sig_allocacmp_speck_core_dp2_Y_63_61_odd1206_0_load_1;
reg   [2:0] ap_sig_allocacmp_speck_core_dp2_Y_63_61_odd1206_0_load_2;
reg   [0:0] speck_core_dp3_carry_mine_V_1_fu_182;
reg   [0:0] ap_sig_allocacmp_speck_core_dp3_carry_mine_V_1_load;
reg   [0:0] ap_sig_allocacmp_speck_core_dp3_carry_mine_V_1_load_1;
reg   [55:0] speck_core_dp3_X_63_8_V_1_fu_186;
reg   [55:0] ap_sig_allocacmp_speck_core_dp3_X_63_8_V_1_load;
reg   [55:0] ap_sig_allocacmp_speck_core_dp3_X_63_8_V_1_load_1;
reg   [7:0] speck_core_dp3_X_7_0_V_1_fu_190;
reg   [7:0] ap_sig_allocacmp_speck_core_dp3_X_7_0_V_1_load;
reg   [7:0] ap_sig_allocacmp_speck_core_dp3_X_7_0_V_1_load_1;
reg   [60:0] speck_core_dp3_Y_60_0_V_1_fu_194;
reg   [60:0] ap_sig_allocacmp_speck_core_dp3_Y_60_0_V_1_load;
reg   [60:0] ap_sig_allocacmp_speck_core_dp3_Y_60_0_V_1_load_1;
reg   [2:0] speck_core_dp3_Y_63_61_even1207_0_fu_198;
reg   [2:0] ap_sig_allocacmp_speck_core_dp3_Y_63_61_even1207_0_load_1;
reg   [2:0] ap_sig_allocacmp_speck_core_dp3_Y_63_61_even1207_0_load_2;
reg   [2:0] speck_core_dp3_Y_63_61_odd1208_0_fu_202;
reg   [2:0] ap_sig_allocacmp_speck_core_dp3_Y_63_61_odd1208_0_load_1;
reg   [2:0] ap_sig_allocacmp_speck_core_dp3_Y_63_61_odd1208_0_load_2;
reg   [0:0] speck_core_ks1_carry_mine_V_1_fu_206;
reg   [0:0] ap_sig_allocacmp_speck_core_ks1_carry_mine_V_1_load;
reg   [0:0] ap_sig_allocacmp_speck_core_ks1_carry_mine_V_1_load_1;
reg   [55:0] speck_core_ks1_X_63_8_V_1_fu_210;
reg   [55:0] ap_sig_allocacmp_speck_core_ks1_X_63_8_V_1_load;
reg   [55:0] ap_sig_allocacmp_speck_core_ks1_X_63_8_V_1_load_1;
reg   [7:0] speck_core_ks1_X_7_0_V_1_fu_214;
reg   [7:0] ap_sig_allocacmp_speck_core_ks1_X_7_0_V_1_load;
reg   [7:0] ap_sig_allocacmp_speck_core_ks1_X_7_0_V_1_load_1;
reg   [60:0] speck_core_ks1_Y_60_0_V_1_fu_218;
reg   [60:0] ap_sig_allocacmp_speck_core_ks1_Y_60_0_V_1_load;
reg   [60:0] ap_sig_allocacmp_speck_core_ks1_Y_60_0_V_1_load_1;
reg   [2:0] speck_core_ks1_Y_63_61_even1209_0_fu_222;
reg   [2:0] ap_sig_allocacmp_speck_core_ks1_Y_63_61_even1209_0_load_1;
reg   [2:0] ap_sig_allocacmp_speck_core_ks1_Y_63_61_even1209_0_load_2;
reg   [2:0] speck_core_ks1_Y_63_61_odd1210_0_fu_226;
reg   [2:0] ap_sig_allocacmp_speck_core_ks1_Y_63_61_odd1210_0_load_1;
reg   [2:0] ap_sig_allocacmp_speck_core_ks1_Y_63_61_odd1210_0_load_2;
reg   [0:0] speck_core_ks2_carry_mine_V_1_fu_230;
reg   [0:0] ap_sig_allocacmp_speck_core_ks2_carry_mine_V_1_load;
reg   [0:0] ap_sig_allocacmp_speck_core_ks2_carry_mine_V_1_load_1;
reg   [55:0] speck_core_ks2_X_63_8_V_1_fu_234;
reg   [55:0] ap_sig_allocacmp_speck_core_ks2_X_63_8_V_1_load;
reg   [55:0] ap_sig_allocacmp_speck_core_ks2_X_63_8_V_1_load_1;
reg   [7:0] speck_core_ks2_X_7_0_V_1_fu_238;
reg   [7:0] ap_sig_allocacmp_speck_core_ks2_X_7_0_V_1_load;
reg   [7:0] ap_sig_allocacmp_speck_core_ks2_X_7_0_V_1_load_1;
reg   [60:0] speck_core_ks2_Y_60_0_V_1_fu_242;
reg   [60:0] ap_sig_allocacmp_speck_core_ks2_Y_60_0_V_1_load;
reg   [60:0] ap_sig_allocacmp_speck_core_ks2_Y_60_0_V_1_load_1;
reg   [2:0] speck_core_ks2_Y_63_61_even1211_0_fu_246;
reg   [2:0] ap_sig_allocacmp_speck_core_ks2_Y_63_61_even1211_0_load_1;
reg   [2:0] ap_sig_allocacmp_speck_core_ks2_Y_63_61_even1211_0_load_2;
reg   [2:0] speck_core_ks2_Y_63_61_odd1212_0_fu_250;
reg   [2:0] ap_sig_allocacmp_speck_core_ks2_Y_63_61_odd1212_0_load_1;
reg   [2:0] ap_sig_allocacmp_speck_core_ks2_Y_63_61_odd1212_0_load_2;
reg   [0:0] speck_core_ks3_carry_mine_V_1_fu_254;
reg   [0:0] ap_sig_allocacmp_speck_core_ks3_carry_mine_V_1_load;
reg   [0:0] ap_sig_allocacmp_speck_core_ks3_carry_mine_V_1_load_1;
reg   [55:0] speck_core_ks3_X_63_8_V_1_fu_258;
reg   [55:0] ap_sig_allocacmp_speck_core_ks3_X_63_8_V_1_load;
reg   [55:0] ap_sig_allocacmp_speck_core_ks3_X_63_8_V_1_load_1;
reg   [7:0] speck_core_ks3_X_7_0_V_1_fu_262;
reg   [7:0] ap_sig_allocacmp_speck_core_ks3_X_7_0_V_1_load;
reg   [7:0] ap_sig_allocacmp_speck_core_ks3_X_7_0_V_1_load_1;
reg   [60:0] speck_core_ks3_Y_60_0_V_1_fu_266;
reg   [60:0] ap_sig_allocacmp_speck_core_ks3_Y_60_0_V_1_load;
reg   [60:0] ap_sig_allocacmp_speck_core_ks3_Y_60_0_V_1_load_1;
reg   [2:0] speck_core_ks3_Y_63_61_even1213_0_fu_270;
reg   [2:0] ap_sig_allocacmp_speck_core_ks3_Y_63_61_even1213_0_load_1;
reg   [2:0] ap_sig_allocacmp_speck_core_ks3_Y_63_61_even1213_0_load_2;
reg   [2:0] speck_core_ks3_Y_63_61_odd1214_0_fu_274;
reg   [2:0] ap_sig_allocacmp_speck_core_ks3_Y_63_61_odd1214_0_load_1;
reg   [2:0] ap_sig_allocacmp_speck_core_ks3_Y_63_61_odd1214_0_load_2;
reg   [7:0] cycle_V_fu_278;
wire   [7:0] grp_fu_396_p2;
wire   [7:0] cycle_V_5_fu_822_p3;
reg   [7:0] ap_sig_allocacmp_cycle_V_4;
reg   [1:0] state_V_fu_282;
wire   [1:0] state_V_3_fu_814_p3;
reg   [1:0] ap_sig_allocacmp_state_V_2;
wire   [1:0] tmp_2_fu_751_p4;
wire   [9:0] bvh_fu_1053_p3;
wire   [767:0] zext_ln779_fu_1061_p1;
wire   [767:0] shl_ln779_fu_1065_p2;
wire   [767:0] and_ln779_fu_1071_p2;
wire   [8:0] bvh_1_fu_1084_p3;
wire   [511:0] zext_ln779_1_fu_1092_p1;
wire   [511:0] shl_ln779_1_fu_1096_p2;
wire   [511:0] empty_18_fu_719_p1;
wire   [511:0] and_ln779_1_fu_1102_p2;
wire   [127:0] zext_ln779_2_fu_1115_p1;
wire   [127:0] shl_ln779_2_fu_1119_p2;
wire   [127:0] empty_fu_715_p1;
wire   [127:0] and_ln779_2_fu_1125_p2;
wire   [7:0] bvh_d_index_fu_1138_p2;
wire  signed [8:0] sext_ln779_fu_1144_p1;
wire   [511:0] zext_ln779_3_fu_1148_p1;
wire   [511:0] shl_ln779_3_fu_1152_p2;
wire   [511:0] and_ln779_3_fu_1158_p2;
wire   [1:0] xor_ln1499_fu_1937_p2;
wire   [6:0] Lo_fu_1949_p3;
wire   [1:0] ret_V_fu_1943_p2;
wire   [6:0] Hi_fu_1956_p2;
wire   [0:0] icmp_ln368_fu_1966_p2;
wire   [6:0] xor_ln368_fu_1972_p2;
wire   [6:0] select_ln368_fu_1978_p3;
wire   [6:0] select_ln368_2_fu_1994_p3;
wire   [6:0] select_ln368_1_fu_1986_p3;
wire   [6:0] xor_ln368_1_fu_2002_p2;
wire   [127:0] zext_ln186_fu_1962_p1;
wire   [127:0] zext_ln368_fu_2008_p1;
wire   [127:0] shl_ln368_fu_2020_p2;
reg   [127:0] tmp_4_fu_2026_p4;
wire   [127:0] zext_ln368_1_fu_2012_p1;
wire   [127:0] zext_ln368_2_fu_2016_p1;
wire   [127:0] shl_ln368_1_fu_2044_p2;
wire   [127:0] lshr_ln368_fu_2050_p2;
wire   [127:0] and_ln368_fu_2056_p2;
wire   [127:0] xor_ln368_2_fu_2062_p2;
wire   [127:0] select_ln368_3_fu_2036_p3;
wire   [127:0] and_ln368_1_fu_2068_p2;
wire   [127:0] and_ln368_2_fu_2074_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_466;
reg    ap_condition_4700;
reg    ap_condition_4704;
reg    ap_condition_529;
reg    ap_condition_4710;
reg    ap_condition_4713;
reg    ap_condition_4716;
reg    ap_condition_4719;
reg    ap_condition_4722;
reg    ap_condition_779;
reg    ap_condition_76;
reg    ap_condition_91;
reg    ap_condition_551;
reg    ap_condition_89;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

speck_toplevel_update_2 grp_update_2_fu_292(
    .ap_ready(grp_update_2_fu_292_ap_ready),
    .p_read(grp_load_fu_401_p1),
    .p_read1(grp_update_2_fu_292_p_read1),
    .p_read2(grp_update_2_fu_292_p_read2),
    .p_read3(grp_update_2_fu_292_p_read3),
    .p_read4(grp_update_2_fu_292_p_read4),
    .p_read5(grp_update_2_fu_292_p_read5),
    .p_read6(grp_update_2_fu_292_p_read6),
    .p_read10(grp_load_fu_405_p1),
    .this_roundcnt_read(grp_load_fu_405_p1),
    .p_read12(grp_load_fu_410_p1),
    .this_shiftcnt_read(grp_load_fu_410_p1),
    .p_read17(grp_load_fu_415_p1),
    .p_read28(grp_load_fu_419_p1),
    .p_read29(grp_load_fu_423_p1),
    .p_read31(grp_load_fu_427_p1),
    .p_read32(grp_load_fu_431_p1),
    .p_read33(grp_load_fu_435_p1),
    .p_read50(grp_load_fu_439_p1),
    .p_read53(grp_load_fu_443_p1),
    .p_read54(grp_load_fu_447_p1),
    .p_read55(grp_load_fu_451_p1),
    .p_read56(grp_load_fu_455_p1),
    .p_read57(grp_load_fu_459_p1),
    .p_read69(grp_load_fu_463_p1),
    .p_read72(grp_load_fu_467_p1),
    .p_read73(grp_load_fu_471_p1),
    .p_read74(grp_load_fu_475_p1),
    .p_read75(grp_load_fu_479_p1),
    .p_read76(grp_load_fu_483_p1),
    .p_read84(grp_load_fu_487_p1),
    .p_read85(grp_load_fu_491_p1),
    .p_read86(grp_load_fu_495_p1),
    .p_read87(grp_load_fu_499_p1),
    .p_read88(grp_load_fu_503_p1),
    .p_read89(grp_load_fu_507_p1),
    .p_read99(grp_load_fu_511_p1),
    .p_read100(grp_load_fu_515_p1),
    .p_read101(grp_load_fu_519_p1),
    .p_read102(grp_load_fu_523_p1),
    .p_read103(grp_load_fu_527_p1),
    .p_read104(grp_load_fu_531_p1),
    .p_read114(grp_load_fu_535_p1),
    .p_read115(grp_load_fu_539_p1),
    .p_read116(grp_load_fu_543_p1),
    .p_read117(grp_load_fu_547_p1),
    .p_read118(grp_load_fu_551_p1),
    .p_read119(grp_load_fu_555_p1),
    .ap_return_0(grp_update_2_fu_292_ap_return_0),
    .ap_return_1(grp_update_2_fu_292_ap_return_1),
    .ap_return_2(grp_update_2_fu_292_ap_return_2),
    .ap_return_3(grp_update_2_fu_292_ap_return_3),
    .ap_return_4(grp_update_2_fu_292_ap_return_4),
    .ap_return_5(grp_update_2_fu_292_ap_return_5),
    .ap_return_6(grp_update_2_fu_292_ap_return_6),
    .ap_return_7(grp_update_2_fu_292_ap_return_7),
    .ap_return_8(grp_update_2_fu_292_ap_return_8),
    .ap_return_9(grp_update_2_fu_292_ap_return_9),
    .ap_return_10(grp_update_2_fu_292_ap_return_10),
    .ap_return_11(grp_update_2_fu_292_ap_return_11),
    .ap_return_12(grp_update_2_fu_292_ap_return_12),
    .ap_return_13(grp_update_2_fu_292_ap_return_13),
    .ap_return_14(grp_update_2_fu_292_ap_return_14),
    .ap_return_15(grp_update_2_fu_292_ap_return_15),
    .ap_return_16(grp_update_2_fu_292_ap_return_16),
    .ap_return_17(grp_update_2_fu_292_ap_return_17),
    .ap_return_18(grp_update_2_fu_292_ap_return_18),
    .ap_return_19(grp_update_2_fu_292_ap_return_19),
    .ap_return_20(grp_update_2_fu_292_ap_return_20),
    .ap_return_21(grp_update_2_fu_292_ap_return_21),
    .ap_return_22(grp_update_2_fu_292_ap_return_22),
    .ap_return_23(grp_update_2_fu_292_ap_return_23),
    .ap_return_24(grp_update_2_fu_292_ap_return_24),
    .ap_return_25(grp_update_2_fu_292_ap_return_25),
    .ap_return_26(grp_update_2_fu_292_ap_return_26),
    .ap_return_27(grp_update_2_fu_292_ap_return_27),
    .ap_return_28(grp_update_2_fu_292_ap_return_28),
    .ap_return_29(grp_update_2_fu_292_ap_return_29),
    .ap_return_30(grp_update_2_fu_292_ap_return_30),
    .ap_return_31(grp_update_2_fu_292_ap_return_31),
    .ap_return_32(grp_update_2_fu_292_ap_return_32),
    .ap_return_33(grp_update_2_fu_292_ap_return_33),
    .ap_return_34(grp_update_2_fu_292_ap_return_34),
    .ap_return_35(grp_update_2_fu_292_ap_return_35),
    .ap_return_36(grp_update_2_fu_292_ap_return_36),
    .ap_return_37(grp_update_2_fu_292_ap_return_37),
    .ap_return_38(grp_update_2_fu_292_ap_return_38),
    .ap_return_39(grp_update_2_fu_292_ap_return_39),
    .ap_return_40(grp_update_2_fu_292_ap_return_40),
    .ap_return_41(grp_update_2_fu_292_ap_return_41),
    .ap_return_42(grp_update_2_fu_292_ap_return_42)
);

speck_toplevel_update_2 call_ret_update_2_fu_345(
    .ap_ready(call_ret_update_2_fu_345_ap_ready),
    .p_read(speck_core_EN_V_1_fu_122),
    .p_read1(speck_core_data_ina_V_fu_94),
    .p_read2(speck_core_data_inb_V_fu_98),
    .p_read3(speck_core_data_inc_V_fu_102),
    .p_read4(speck_core_k_data_ina_V_fu_106),
    .p_read5(speck_core_we_V_1_fu_114),
    .p_read6(speck_core_Start_V_1_fu_118),
    .p_read10(speck_core_roundcnt_V_1_fu_126),
    .this_roundcnt_read(speck_core_roundcnt_V_1_fu_126),
    .p_read12(speck_core_shiftcnt_V_1_fu_130),
    .this_shiftcnt_read(speck_core_shiftcnt_V_1_fu_130),
    .p_read17(speck_core_dp1_carry_mine_V_1_fu_134),
    .p_read28(speck_core_dp1_X_63_8_V_1_fu_138),
    .p_read29(speck_core_dp1_X_7_0_V_1_fu_142),
    .p_read31(speck_core_dp1_Y_60_0_V_1_fu_146),
    .p_read32(speck_core_dp1_Y_63_61_even1203_0_fu_150),
    .p_read33(speck_core_dp1_Y_63_61_odd1204_0_fu_154),
    .p_read50(speck_core_dp2_carry_mine_V_1_fu_158),
    .p_read53(speck_core_dp2_X_63_8_V_1_fu_162),
    .p_read54(speck_core_dp2_X_7_0_V_1_fu_166),
    .p_read55(speck_core_dp2_Y_60_0_V_1_fu_170),
    .p_read56(speck_core_dp2_Y_63_61_even1205_0_fu_174),
    .p_read57(speck_core_dp2_Y_63_61_odd1206_0_fu_178),
    .p_read69(speck_core_dp3_carry_mine_V_1_fu_182),
    .p_read72(speck_core_dp3_X_63_8_V_1_fu_186),
    .p_read73(speck_core_dp3_X_7_0_V_1_fu_190),
    .p_read74(speck_core_dp3_Y_60_0_V_1_fu_194),
    .p_read75(speck_core_dp3_Y_63_61_even1207_0_fu_198),
    .p_read76(speck_core_dp3_Y_63_61_odd1208_0_fu_202),
    .p_read84(speck_core_ks1_carry_mine_V_1_fu_206),
    .p_read85(speck_core_ks1_X_63_8_V_1_fu_210),
    .p_read86(speck_core_ks1_X_7_0_V_1_fu_214),
    .p_read87(speck_core_ks1_Y_60_0_V_1_fu_218),
    .p_read88(speck_core_ks1_Y_63_61_even1209_0_fu_222),
    .p_read89(speck_core_ks1_Y_63_61_odd1210_0_fu_226),
    .p_read99(speck_core_ks2_carry_mine_V_1_fu_230),
    .p_read100(speck_core_ks2_X_63_8_V_1_fu_234),
    .p_read101(speck_core_ks2_X_7_0_V_1_fu_238),
    .p_read102(speck_core_ks2_Y_60_0_V_1_fu_242),
    .p_read103(speck_core_ks2_Y_63_61_even1211_0_fu_246),
    .p_read104(speck_core_ks2_Y_63_61_odd1212_0_fu_250),
    .p_read114(speck_core_ks3_carry_mine_V_1_fu_254),
    .p_read115(speck_core_ks3_X_63_8_V_1_fu_258),
    .p_read116(speck_core_ks3_X_7_0_V_1_fu_262),
    .p_read117(speck_core_ks3_Y_60_0_V_1_fu_266),
    .p_read118(speck_core_ks3_Y_63_61_even1213_0_fu_270),
    .p_read119(speck_core_ks3_Y_63_61_odd1214_0_fu_274),
    .ap_return_0(call_ret_update_2_fu_345_ap_return_0),
    .ap_return_1(call_ret_update_2_fu_345_ap_return_1),
    .ap_return_2(call_ret_update_2_fu_345_ap_return_2),
    .ap_return_3(call_ret_update_2_fu_345_ap_return_3),
    .ap_return_4(call_ret_update_2_fu_345_ap_return_4),
    .ap_return_5(call_ret_update_2_fu_345_ap_return_5),
    .ap_return_6(call_ret_update_2_fu_345_ap_return_6),
    .ap_return_7(call_ret_update_2_fu_345_ap_return_7),
    .ap_return_8(call_ret_update_2_fu_345_ap_return_8),
    .ap_return_9(call_ret_update_2_fu_345_ap_return_9),
    .ap_return_10(call_ret_update_2_fu_345_ap_return_10),
    .ap_return_11(call_ret_update_2_fu_345_ap_return_11),
    .ap_return_12(call_ret_update_2_fu_345_ap_return_12),
    .ap_return_13(call_ret_update_2_fu_345_ap_return_13),
    .ap_return_14(call_ret_update_2_fu_345_ap_return_14),
    .ap_return_15(call_ret_update_2_fu_345_ap_return_15),
    .ap_return_16(call_ret_update_2_fu_345_ap_return_16),
    .ap_return_17(call_ret_update_2_fu_345_ap_return_17),
    .ap_return_18(call_ret_update_2_fu_345_ap_return_18),
    .ap_return_19(call_ret_update_2_fu_345_ap_return_19),
    .ap_return_20(call_ret_update_2_fu_345_ap_return_20),
    .ap_return_21(call_ret_update_2_fu_345_ap_return_21),
    .ap_return_22(call_ret_update_2_fu_345_ap_return_22),
    .ap_return_23(call_ret_update_2_fu_345_ap_return_23),
    .ap_return_24(call_ret_update_2_fu_345_ap_return_24),
    .ap_return_25(call_ret_update_2_fu_345_ap_return_25),
    .ap_return_26(call_ret_update_2_fu_345_ap_return_26),
    .ap_return_27(call_ret_update_2_fu_345_ap_return_27),
    .ap_return_28(call_ret_update_2_fu_345_ap_return_28),
    .ap_return_29(call_ret_update_2_fu_345_ap_return_29),
    .ap_return_30(call_ret_update_2_fu_345_ap_return_30),
    .ap_return_31(call_ret_update_2_fu_345_ap_return_31),
    .ap_return_32(call_ret_update_2_fu_345_ap_return_32),
    .ap_return_33(call_ret_update_2_fu_345_ap_return_33),
    .ap_return_34(call_ret_update_2_fu_345_ap_return_34),
    .ap_return_35(call_ret_update_2_fu_345_ap_return_35),
    .ap_return_36(call_ret_update_2_fu_345_ap_return_36),
    .ap_return_37(call_ret_update_2_fu_345_ap_return_37),
    .ap_return_38(call_ret_update_2_fu_345_ap_return_38),
    .ap_return_39(call_ret_update_2_fu_345_ap_return_39),
    .ap_return_40(call_ret_update_2_fu_345_ap_return_40),
    .ap_return_41(call_ret_update_2_fu_345_ap_return_41),
    .ap_return_42(call_ret_update_2_fu_345_ap_return_42)
);

speck_toplevel_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(1'b1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1045_p3 == 1'd1) & (state_V_2_load_fu_742_p1 == 2'd0) & (icmp_ln1023_fu_745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cycle_V_fu_278 <= 8'd0;
    end else if (((state_V_2_load_fu_742_p1 == 2'd1) & (icmp_ln1023_fu_745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cycle_V_fu_278 <= cycle_V_5_fu_822_p3;
    end else if ((((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0) & (icmp_ln1023_fu_745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1027_fu_761_p2 == 1'd1) & (state_V_2_load_fu_742_p1 == 2'd2) & (icmp_ln1023_fu_745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cycle_V_fu_278 <= grp_fu_396_p2;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cycle_V_fu_278 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if ((1'b1 == ap_condition_529)) begin
            p_Val2_s_fu_90 <= 128'd0;
        end else if ((1'b1 == ap_condition_4704)) begin
            p_Val2_s_fu_90 <= p_Result_52_fu_2080_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_EN_V_1_fu_122 <= grp_update_2_fu_292_ap_return_0;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_EN_V_1_fu_122 <= speck_core_EN_V_2_reg_2550;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_EN_V_1_fu_122 <= call_ret_update_2_fu_345_ap_return_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_dp1_X_63_8_V_1_fu_138 <= grp_update_2_fu_292_ap_return_7;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_dp1_X_63_8_V_1_fu_138 <= speck_core_dp1_X_63_8_V_2_reg_2565;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_dp1_X_63_8_V_1_fu_138 <= call_ret_update_2_fu_345_ap_return_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_dp1_X_7_0_V_1_fu_142 <= grp_update_2_fu_292_ap_return_8;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_dp1_X_7_0_V_1_fu_142 <= speck_core_dp1_X_7_0_V_2_reg_2570;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_dp1_X_7_0_V_1_fu_142 <= call_ret_update_2_fu_345_ap_return_8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_dp1_Y_60_0_V_1_fu_146 <= grp_update_2_fu_292_ap_return_17;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_dp1_Y_60_0_V_1_fu_146 <= speck_core_dp1_Y_60_0_V_2_reg_2615;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_dp1_Y_60_0_V_1_fu_146 <= call_ret_update_2_fu_345_ap_return_17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_dp1_Y_63_61_even1203_0_fu_150 <= grp_update_2_fu_292_ap_return_18;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_dp1_Y_63_61_even1203_0_fu_150 <= newret12_reg_2620;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_dp1_Y_63_61_even1203_0_fu_150 <= call_ret_update_2_fu_345_ap_return_18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_dp1_Y_63_61_odd1204_0_fu_154 <= grp_update_2_fu_292_ap_return_19;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_dp1_Y_63_61_odd1204_0_fu_154 <= newret13_reg_2625;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_dp1_Y_63_61_odd1204_0_fu_154 <= call_ret_update_2_fu_345_ap_return_19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_dp1_carry_mine_V_1_fu_134 <= grp_update_2_fu_292_ap_return_16;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_dp1_carry_mine_V_1_fu_134 <= speck_core_dp1_carry_mine_V_2_reg_2610;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_dp1_carry_mine_V_1_fu_134 <= call_ret_update_2_fu_345_ap_return_16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_dp2_X_63_8_V_1_fu_162 <= grp_update_2_fu_292_ap_return_9;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_dp2_X_63_8_V_1_fu_162 <= speck_core_dp2_X_63_8_V_2_reg_2575;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_dp2_X_63_8_V_1_fu_162 <= call_ret_update_2_fu_345_ap_return_9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_dp2_X_7_0_V_1_fu_166 <= grp_update_2_fu_292_ap_return_10;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_dp2_X_7_0_V_1_fu_166 <= speck_core_dp2_X_7_0_V_2_reg_2580;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_dp2_X_7_0_V_1_fu_166 <= call_ret_update_2_fu_345_ap_return_10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_dp2_Y_60_0_V_1_fu_170 <= grp_update_2_fu_292_ap_return_21;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_dp2_Y_60_0_V_1_fu_170 <= speck_core_dp2_Y_60_0_V_2_reg_2635;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_dp2_Y_60_0_V_1_fu_170 <= call_ret_update_2_fu_345_ap_return_21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_dp2_Y_63_61_even1205_0_fu_174 <= grp_update_2_fu_292_ap_return_22;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_dp2_Y_63_61_even1205_0_fu_174 <= newret14_reg_2640;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_dp2_Y_63_61_even1205_0_fu_174 <= call_ret_update_2_fu_345_ap_return_22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_dp2_Y_63_61_odd1206_0_fu_178 <= grp_update_2_fu_292_ap_return_23;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_dp2_Y_63_61_odd1206_0_fu_178 <= newret15_reg_2645;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_dp2_Y_63_61_odd1206_0_fu_178 <= call_ret_update_2_fu_345_ap_return_23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_dp2_carry_mine_V_1_fu_158 <= grp_update_2_fu_292_ap_return_20;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_dp2_carry_mine_V_1_fu_158 <= speck_core_dp2_carry_mine_V_2_reg_2630;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_dp2_carry_mine_V_1_fu_158 <= call_ret_update_2_fu_345_ap_return_20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_dp3_X_63_8_V_1_fu_186 <= grp_update_2_fu_292_ap_return_11;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_dp3_X_63_8_V_1_fu_186 <= speck_core_dp3_X_63_8_V_2_reg_2585;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_dp3_X_63_8_V_1_fu_186 <= call_ret_update_2_fu_345_ap_return_11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_dp3_X_7_0_V_1_fu_190 <= grp_update_2_fu_292_ap_return_12;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_dp3_X_7_0_V_1_fu_190 <= speck_core_dp3_X_7_0_V_2_reg_2590;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_dp3_X_7_0_V_1_fu_190 <= call_ret_update_2_fu_345_ap_return_12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_dp3_Y_60_0_V_1_fu_194 <= grp_update_2_fu_292_ap_return_25;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_dp3_Y_60_0_V_1_fu_194 <= speck_core_dp3_Y_60_0_V_2_reg_2655;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_dp3_Y_60_0_V_1_fu_194 <= call_ret_update_2_fu_345_ap_return_25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_dp3_Y_63_61_even1207_0_fu_198 <= grp_update_2_fu_292_ap_return_26;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_dp3_Y_63_61_even1207_0_fu_198 <= newret16_reg_2660;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_dp3_Y_63_61_even1207_0_fu_198 <= call_ret_update_2_fu_345_ap_return_26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_dp3_Y_63_61_odd1208_0_fu_202 <= grp_update_2_fu_292_ap_return_27;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_dp3_Y_63_61_odd1208_0_fu_202 <= newret17_reg_2665;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_dp3_Y_63_61_odd1208_0_fu_202 <= call_ret_update_2_fu_345_ap_return_27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_dp3_carry_mine_V_1_fu_182 <= grp_update_2_fu_292_ap_return_24;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_dp3_carry_mine_V_1_fu_182 <= speck_core_dp3_carry_mine_V_2_reg_2650;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_dp3_carry_mine_V_1_fu_182 <= call_ret_update_2_fu_345_ap_return_24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_ks1_X_63_8_V_1_fu_210 <= grp_update_2_fu_292_ap_return_29;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_ks1_X_63_8_V_1_fu_210 <= speck_core_ks1_X_63_8_V_2_reg_2675;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_ks1_X_63_8_V_1_fu_210 <= call_ret_update_2_fu_345_ap_return_29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_ks1_X_7_0_V_1_fu_214 <= grp_update_2_fu_292_ap_return_13;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_ks1_X_7_0_V_1_fu_214 <= speck_core_ks1_X_7_0_V_2_reg_2595;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_ks1_X_7_0_V_1_fu_214 <= call_ret_update_2_fu_345_ap_return_13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_ks1_Y_60_0_V_1_fu_218 <= grp_update_2_fu_292_ap_return_30;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_ks1_Y_60_0_V_1_fu_218 <= speck_core_ks1_Y_60_0_V_2_reg_2680;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_ks1_Y_60_0_V_1_fu_218 <= call_ret_update_2_fu_345_ap_return_30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_ks1_Y_63_61_even1209_0_fu_222 <= grp_update_2_fu_292_ap_return_31;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_ks1_Y_63_61_even1209_0_fu_222 <= newret18_reg_2685;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_ks1_Y_63_61_even1209_0_fu_222 <= call_ret_update_2_fu_345_ap_return_31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_ks1_Y_63_61_odd1210_0_fu_226 <= grp_update_2_fu_292_ap_return_32;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_ks1_Y_63_61_odd1210_0_fu_226 <= newret19_reg_2690;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_ks1_Y_63_61_odd1210_0_fu_226 <= call_ret_update_2_fu_345_ap_return_32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_ks1_carry_mine_V_1_fu_206 <= grp_update_2_fu_292_ap_return_28;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_ks1_carry_mine_V_1_fu_206 <= speck_core_ks1_carry_mine_V_2_reg_2670;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_ks1_carry_mine_V_1_fu_206 <= call_ret_update_2_fu_345_ap_return_28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_ks2_X_63_8_V_1_fu_234 <= grp_update_2_fu_292_ap_return_34;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_ks2_X_63_8_V_1_fu_234 <= speck_core_ks2_X_63_8_V_2_reg_2700;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_ks2_X_63_8_V_1_fu_234 <= call_ret_update_2_fu_345_ap_return_34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_ks2_X_7_0_V_1_fu_238 <= grp_update_2_fu_292_ap_return_14;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_ks2_X_7_0_V_1_fu_238 <= speck_core_ks2_X_7_0_V_2_reg_2600;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_ks2_X_7_0_V_1_fu_238 <= call_ret_update_2_fu_345_ap_return_14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_ks2_Y_60_0_V_1_fu_242 <= grp_update_2_fu_292_ap_return_35;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_ks2_Y_60_0_V_1_fu_242 <= speck_core_ks2_Y_60_0_V_2_reg_2705;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_ks2_Y_60_0_V_1_fu_242 <= call_ret_update_2_fu_345_ap_return_35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_ks2_Y_63_61_even1211_0_fu_246 <= grp_update_2_fu_292_ap_return_36;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_ks2_Y_63_61_even1211_0_fu_246 <= newret20_reg_2710;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_ks2_Y_63_61_even1211_0_fu_246 <= call_ret_update_2_fu_345_ap_return_36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_ks2_Y_63_61_odd1212_0_fu_250 <= grp_update_2_fu_292_ap_return_37;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_ks2_Y_63_61_odd1212_0_fu_250 <= newret21_reg_2715;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_ks2_Y_63_61_odd1212_0_fu_250 <= call_ret_update_2_fu_345_ap_return_37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_ks2_carry_mine_V_1_fu_230 <= grp_update_2_fu_292_ap_return_33;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_ks2_carry_mine_V_1_fu_230 <= speck_core_ks2_carry_mine_V_2_reg_2695;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_ks2_carry_mine_V_1_fu_230 <= call_ret_update_2_fu_345_ap_return_33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_ks3_X_63_8_V_1_fu_258 <= grp_update_2_fu_292_ap_return_39;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_ks3_X_63_8_V_1_fu_258 <= speck_core_ks3_X_63_8_V_2_reg_2725;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_ks3_X_63_8_V_1_fu_258 <= call_ret_update_2_fu_345_ap_return_39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_ks3_X_7_0_V_1_fu_262 <= grp_update_2_fu_292_ap_return_15;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_ks3_X_7_0_V_1_fu_262 <= speck_core_ks3_X_7_0_V_2_reg_2605;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_ks3_X_7_0_V_1_fu_262 <= call_ret_update_2_fu_345_ap_return_15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_ks3_Y_60_0_V_1_fu_266 <= grp_update_2_fu_292_ap_return_40;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_ks3_Y_60_0_V_1_fu_266 <= speck_core_ks3_Y_60_0_V_2_reg_2730;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_ks3_Y_60_0_V_1_fu_266 <= call_ret_update_2_fu_345_ap_return_40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_ks3_Y_63_61_even1213_0_fu_270 <= grp_update_2_fu_292_ap_return_41;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_ks3_Y_63_61_even1213_0_fu_270 <= newret22_reg_2735;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_ks3_Y_63_61_even1213_0_fu_270 <= call_ret_update_2_fu_345_ap_return_41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_ks3_Y_63_61_odd1214_0_fu_274 <= grp_update_2_fu_292_ap_return_42;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_ks3_Y_63_61_odd1214_0_fu_274 <= newret23_reg_2740;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_ks3_Y_63_61_odd1214_0_fu_274 <= call_ret_update_2_fu_345_ap_return_42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_ks3_carry_mine_V_1_fu_254 <= grp_update_2_fu_292_ap_return_38;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_ks3_carry_mine_V_1_fu_254 <= speck_core_ks3_carry_mine_V_2_reg_2720;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_ks3_carry_mine_V_1_fu_254 <= call_ret_update_2_fu_345_ap_return_38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_roundcnt_V_1_fu_126 <= grp_update_2_fu_292_ap_return_5;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_roundcnt_V_1_fu_126 <= speck_core_roundcnt_V_2_reg_2555;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_roundcnt_V_1_fu_126 <= call_ret_update_2_fu_345_ap_return_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_4716)) begin
            speck_core_shiftcnt_V_1_fu_130 <= grp_update_2_fu_292_ap_return_6;
        end else if ((1'b1 == ap_condition_4713)) begin
            speck_core_shiftcnt_V_1_fu_130 <= speck_core_shiftcnt_V_2_reg_2560;
        end else if ((1'b1 == ap_condition_4710)) begin
            speck_core_shiftcnt_V_1_fu_130 <= call_ret_update_2_fu_345_ap_return_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4719)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            speck_core_we_V_1_fu_114 <= 1'd1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            speck_core_we_V_1_fu_114 <= speck_core_we_V_fu_110;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4722)) begin
        if ((tmp_fu_1045_p3 == 1'd1)) begin
            speck_core_we_V_fu_110 <= 1'd0;
        end else if ((tmp_fu_1045_p3 == 1'd0)) begin
            speck_core_we_V_fu_110 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_89)) begin
        if ((1'b1 == ap_condition_551)) begin
            state_V_fu_282 <= 2'd1;
        end else if ((1'b1 == ap_condition_91)) begin
            state_V_fu_282 <= 2'd0;
        end else if (((state_V_2_load_fu_742_p1 == 2'd1) & (icmp_ln1023_fu_745_p2 == 1'd0))) begin
            state_V_fu_282 <= state_V_3_fu_814_p3;
        end else if ((1'b1 == ap_condition_76)) begin
            state_V_fu_282 <= 2'd2;
        end else if ((1'b1 == ap_condition_779)) begin
            state_V_fu_282 <= 2'd3;
        end else if ((ap_loop_init == 1'b1)) begin
            state_V_fu_282 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln1023_reg_2533 <= icmp_ln1023_fu_745_p2;
        icmp_ln1027_reg_2537_pp0_iter1_reg <= icmp_ln1027_reg_2537;
        state_V_2_reg_2529 <= ap_sig_allocacmp_state_V_2;
        state_V_2_reg_2529_pp0_iter1_reg <= state_V_2_reg_2529;
        trunc_ln552_reg_2541_pp0_iter1_reg <= trunc_ln552_reg_2541;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret_reg_2745_2 <= call_ret_update_2_fu_345_ap_return_2;
        call_ret_reg_2745_3 <= call_ret_update_2_fu_345_ap_return_3;
        call_ret_reg_2745_4 <= call_ret_update_2_fu_345_ap_return_4;
    end
end

always @ (posedge ap_clk) begin
    if (((state_V_2_load_fu_742_p1 == 2'd2) & (icmp_ln1023_fu_745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1027_reg_2537 <= icmp_ln1027_fu_761_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0) & (icmp_ln1023_fu_745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        newret12_reg_2620 <= grp_update_2_fu_292_ap_return_18;
        newret13_reg_2625 <= grp_update_2_fu_292_ap_return_19;
        newret14_reg_2640 <= grp_update_2_fu_292_ap_return_22;
        newret15_reg_2645 <= grp_update_2_fu_292_ap_return_23;
        newret16_reg_2660 <= grp_update_2_fu_292_ap_return_26;
        newret17_reg_2665 <= grp_update_2_fu_292_ap_return_27;
        newret18_reg_2685 <= grp_update_2_fu_292_ap_return_31;
        newret19_reg_2690 <= grp_update_2_fu_292_ap_return_32;
        newret20_reg_2710 <= grp_update_2_fu_292_ap_return_36;
        newret21_reg_2715 <= grp_update_2_fu_292_ap_return_37;
        newret22_reg_2735 <= grp_update_2_fu_292_ap_return_41;
        newret23_reg_2740 <= grp_update_2_fu_292_ap_return_42;
        speck_core_EN_V_2_reg_2550 <= grp_update_2_fu_292_ap_return_0;
        speck_core_data_ina_V_fu_94 <= p_Result_s_fu_1077_p2;
        speck_core_data_inb_V_fu_98 <= p_Result_49_fu_1108_p2;
        speck_core_data_inc_V_fu_102 <= p_Result_50_fu_1131_p2;
        speck_core_dp1_X_63_8_V_2_reg_2565 <= grp_update_2_fu_292_ap_return_7;
        speck_core_dp1_X_7_0_V_2_reg_2570 <= grp_update_2_fu_292_ap_return_8;
        speck_core_dp1_Y_60_0_V_2_reg_2615 <= grp_update_2_fu_292_ap_return_17;
        speck_core_dp1_carry_mine_V_2_reg_2610 <= grp_update_2_fu_292_ap_return_16;
        speck_core_dp2_X_63_8_V_2_reg_2575 <= grp_update_2_fu_292_ap_return_9;
        speck_core_dp2_X_7_0_V_2_reg_2580 <= grp_update_2_fu_292_ap_return_10;
        speck_core_dp2_Y_60_0_V_2_reg_2635 <= grp_update_2_fu_292_ap_return_21;
        speck_core_dp2_carry_mine_V_2_reg_2630 <= grp_update_2_fu_292_ap_return_20;
        speck_core_dp3_X_63_8_V_2_reg_2585 <= grp_update_2_fu_292_ap_return_11;
        speck_core_dp3_X_7_0_V_2_reg_2590 <= grp_update_2_fu_292_ap_return_12;
        speck_core_dp3_Y_60_0_V_2_reg_2655 <= grp_update_2_fu_292_ap_return_25;
        speck_core_dp3_carry_mine_V_2_reg_2650 <= grp_update_2_fu_292_ap_return_24;
        speck_core_k_data_ina_V_fu_106 <= p_Result_51_fu_1164_p2;
        speck_core_ks1_X_63_8_V_2_reg_2675 <= grp_update_2_fu_292_ap_return_29;
        speck_core_ks1_X_7_0_V_2_reg_2595 <= grp_update_2_fu_292_ap_return_13;
        speck_core_ks1_Y_60_0_V_2_reg_2680 <= grp_update_2_fu_292_ap_return_30;
        speck_core_ks1_carry_mine_V_2_reg_2670 <= grp_update_2_fu_292_ap_return_28;
        speck_core_ks2_X_63_8_V_2_reg_2700 <= grp_update_2_fu_292_ap_return_34;
        speck_core_ks2_X_7_0_V_2_reg_2600 <= grp_update_2_fu_292_ap_return_14;
        speck_core_ks2_Y_60_0_V_2_reg_2705 <= grp_update_2_fu_292_ap_return_35;
        speck_core_ks2_carry_mine_V_2_reg_2695 <= grp_update_2_fu_292_ap_return_33;
        speck_core_ks3_X_63_8_V_2_reg_2725 <= grp_update_2_fu_292_ap_return_39;
        speck_core_ks3_X_7_0_V_2_reg_2605 <= grp_update_2_fu_292_ap_return_15;
        speck_core_ks3_Y_60_0_V_2_reg_2730 <= grp_update_2_fu_292_ap_return_40;
        speck_core_ks3_carry_mine_V_2_reg_2720 <= grp_update_2_fu_292_ap_return_38;
        speck_core_roundcnt_V_2_reg_2555 <= grp_update_2_fu_292_ap_return_5;
        speck_core_shiftcnt_V_2_reg_2560 <= grp_update_2_fu_292_ap_return_6;
    end
end

always @ (posedge ap_clk) begin
    if (((state_V_2_load_fu_742_p1 == 2'd0) & (icmp_ln1023_fu_745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_2546 <= ap_sig_allocacmp_cycle_V_4[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_761_p2 == 1'd1) & (state_V_2_load_fu_742_p1 == 2'd2) & (icmp_ln1023_fu_745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln552_reg_2541 <= trunc_ln552_fu_772_p1;
    end
end

always @ (*) begin
    if (((icmp_ln1023_fu_745_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cycle_V_4 = 8'd0;
    end else begin
        ap_sig_allocacmp_cycle_V_4 = cycle_V_fu_278;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_2537_pp0_iter1_reg == 1'd1) & (state_V_2_reg_2529_pp0_iter1_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_p_Val2_load = p_Result_52_fu_2080_p2;
    end else begin
        ap_sig_allocacmp_p_Val2_load = p_Val2_s_fu_90;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_EN_V_1_load = speck_core_EN_V_2_reg_2550;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_EN_V_1_load = call_ret_update_2_fu_345_ap_return_0;
        end else begin
            ap_sig_allocacmp_speck_core_EN_V_1_load = speck_core_EN_V_1_fu_122;
        end
    end else begin
        ap_sig_allocacmp_speck_core_EN_V_1_load = speck_core_EN_V_1_fu_122;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_EN_V_1_load_1 = speck_core_EN_V_2_reg_2550;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_EN_V_1_load_1 = call_ret_update_2_fu_345_ap_return_0;
        end else begin
            ap_sig_allocacmp_speck_core_EN_V_1_load_1 = speck_core_EN_V_1_fu_122;
        end
    end else begin
        ap_sig_allocacmp_speck_core_EN_V_1_load_1 = speck_core_EN_V_1_fu_122;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp1_X_63_8_V_1_load = speck_core_dp1_X_63_8_V_2_reg_2565;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp1_X_63_8_V_1_load = call_ret_update_2_fu_345_ap_return_7;
        end else begin
            ap_sig_allocacmp_speck_core_dp1_X_63_8_V_1_load = speck_core_dp1_X_63_8_V_1_fu_138;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp1_X_63_8_V_1_load = speck_core_dp1_X_63_8_V_1_fu_138;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp1_X_63_8_V_1_load_1 = speck_core_dp1_X_63_8_V_2_reg_2565;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp1_X_63_8_V_1_load_1 = call_ret_update_2_fu_345_ap_return_7;
        end else begin
            ap_sig_allocacmp_speck_core_dp1_X_63_8_V_1_load_1 = speck_core_dp1_X_63_8_V_1_fu_138;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp1_X_63_8_V_1_load_1 = speck_core_dp1_X_63_8_V_1_fu_138;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp1_X_7_0_V_1_load = speck_core_dp1_X_7_0_V_2_reg_2570;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp1_X_7_0_V_1_load = call_ret_update_2_fu_345_ap_return_8;
        end else begin
            ap_sig_allocacmp_speck_core_dp1_X_7_0_V_1_load = speck_core_dp1_X_7_0_V_1_fu_142;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp1_X_7_0_V_1_load = speck_core_dp1_X_7_0_V_1_fu_142;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp1_X_7_0_V_1_load_1 = speck_core_dp1_X_7_0_V_2_reg_2570;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp1_X_7_0_V_1_load_1 = call_ret_update_2_fu_345_ap_return_8;
        end else begin
            ap_sig_allocacmp_speck_core_dp1_X_7_0_V_1_load_1 = speck_core_dp1_X_7_0_V_1_fu_142;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp1_X_7_0_V_1_load_1 = speck_core_dp1_X_7_0_V_1_fu_142;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp1_Y_60_0_V_1_load = speck_core_dp1_Y_60_0_V_2_reg_2615;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp1_Y_60_0_V_1_load = call_ret_update_2_fu_345_ap_return_17;
        end else begin
            ap_sig_allocacmp_speck_core_dp1_Y_60_0_V_1_load = speck_core_dp1_Y_60_0_V_1_fu_146;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp1_Y_60_0_V_1_load = speck_core_dp1_Y_60_0_V_1_fu_146;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp1_Y_60_0_V_1_load_1 = speck_core_dp1_Y_60_0_V_2_reg_2615;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp1_Y_60_0_V_1_load_1 = call_ret_update_2_fu_345_ap_return_17;
        end else begin
            ap_sig_allocacmp_speck_core_dp1_Y_60_0_V_1_load_1 = speck_core_dp1_Y_60_0_V_1_fu_146;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp1_Y_60_0_V_1_load_1 = speck_core_dp1_Y_60_0_V_1_fu_146;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp1_Y_63_61_even1203_0_load_1 = newret12_reg_2620;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp1_Y_63_61_even1203_0_load_1 = call_ret_update_2_fu_345_ap_return_18;
        end else begin
            ap_sig_allocacmp_speck_core_dp1_Y_63_61_even1203_0_load_1 = speck_core_dp1_Y_63_61_even1203_0_fu_150;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp1_Y_63_61_even1203_0_load_1 = speck_core_dp1_Y_63_61_even1203_0_fu_150;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp1_Y_63_61_even1203_0_load_2 = newret12_reg_2620;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp1_Y_63_61_even1203_0_load_2 = call_ret_update_2_fu_345_ap_return_18;
        end else begin
            ap_sig_allocacmp_speck_core_dp1_Y_63_61_even1203_0_load_2 = speck_core_dp1_Y_63_61_even1203_0_fu_150;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp1_Y_63_61_even1203_0_load_2 = speck_core_dp1_Y_63_61_even1203_0_fu_150;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp1_Y_63_61_odd1204_0_load_1 = newret13_reg_2625;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp1_Y_63_61_odd1204_0_load_1 = call_ret_update_2_fu_345_ap_return_19;
        end else begin
            ap_sig_allocacmp_speck_core_dp1_Y_63_61_odd1204_0_load_1 = speck_core_dp1_Y_63_61_odd1204_0_fu_154;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp1_Y_63_61_odd1204_0_load_1 = speck_core_dp1_Y_63_61_odd1204_0_fu_154;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp1_Y_63_61_odd1204_0_load_2 = newret13_reg_2625;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp1_Y_63_61_odd1204_0_load_2 = call_ret_update_2_fu_345_ap_return_19;
        end else begin
            ap_sig_allocacmp_speck_core_dp1_Y_63_61_odd1204_0_load_2 = speck_core_dp1_Y_63_61_odd1204_0_fu_154;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp1_Y_63_61_odd1204_0_load_2 = speck_core_dp1_Y_63_61_odd1204_0_fu_154;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp1_carry_mine_V_1_load = speck_core_dp1_carry_mine_V_2_reg_2610;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp1_carry_mine_V_1_load = call_ret_update_2_fu_345_ap_return_16;
        end else begin
            ap_sig_allocacmp_speck_core_dp1_carry_mine_V_1_load = speck_core_dp1_carry_mine_V_1_fu_134;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp1_carry_mine_V_1_load = speck_core_dp1_carry_mine_V_1_fu_134;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp1_carry_mine_V_1_load_1 = speck_core_dp1_carry_mine_V_2_reg_2610;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp1_carry_mine_V_1_load_1 = call_ret_update_2_fu_345_ap_return_16;
        end else begin
            ap_sig_allocacmp_speck_core_dp1_carry_mine_V_1_load_1 = speck_core_dp1_carry_mine_V_1_fu_134;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp1_carry_mine_V_1_load_1 = speck_core_dp1_carry_mine_V_1_fu_134;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp2_X_63_8_V_1_load = speck_core_dp2_X_63_8_V_2_reg_2575;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp2_X_63_8_V_1_load = call_ret_update_2_fu_345_ap_return_9;
        end else begin
            ap_sig_allocacmp_speck_core_dp2_X_63_8_V_1_load = speck_core_dp2_X_63_8_V_1_fu_162;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp2_X_63_8_V_1_load = speck_core_dp2_X_63_8_V_1_fu_162;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp2_X_63_8_V_1_load_1 = speck_core_dp2_X_63_8_V_2_reg_2575;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp2_X_63_8_V_1_load_1 = call_ret_update_2_fu_345_ap_return_9;
        end else begin
            ap_sig_allocacmp_speck_core_dp2_X_63_8_V_1_load_1 = speck_core_dp2_X_63_8_V_1_fu_162;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp2_X_63_8_V_1_load_1 = speck_core_dp2_X_63_8_V_1_fu_162;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp2_X_7_0_V_1_load = speck_core_dp2_X_7_0_V_2_reg_2580;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp2_X_7_0_V_1_load = call_ret_update_2_fu_345_ap_return_10;
        end else begin
            ap_sig_allocacmp_speck_core_dp2_X_7_0_V_1_load = speck_core_dp2_X_7_0_V_1_fu_166;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp2_X_7_0_V_1_load = speck_core_dp2_X_7_0_V_1_fu_166;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp2_X_7_0_V_1_load_1 = speck_core_dp2_X_7_0_V_2_reg_2580;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp2_X_7_0_V_1_load_1 = call_ret_update_2_fu_345_ap_return_10;
        end else begin
            ap_sig_allocacmp_speck_core_dp2_X_7_0_V_1_load_1 = speck_core_dp2_X_7_0_V_1_fu_166;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp2_X_7_0_V_1_load_1 = speck_core_dp2_X_7_0_V_1_fu_166;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp2_Y_60_0_V_1_load = speck_core_dp2_Y_60_0_V_2_reg_2635;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp2_Y_60_0_V_1_load = call_ret_update_2_fu_345_ap_return_21;
        end else begin
            ap_sig_allocacmp_speck_core_dp2_Y_60_0_V_1_load = speck_core_dp2_Y_60_0_V_1_fu_170;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp2_Y_60_0_V_1_load = speck_core_dp2_Y_60_0_V_1_fu_170;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp2_Y_60_0_V_1_load_1 = speck_core_dp2_Y_60_0_V_2_reg_2635;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp2_Y_60_0_V_1_load_1 = call_ret_update_2_fu_345_ap_return_21;
        end else begin
            ap_sig_allocacmp_speck_core_dp2_Y_60_0_V_1_load_1 = speck_core_dp2_Y_60_0_V_1_fu_170;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp2_Y_60_0_V_1_load_1 = speck_core_dp2_Y_60_0_V_1_fu_170;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp2_Y_63_61_even1205_0_load_1 = newret14_reg_2640;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp2_Y_63_61_even1205_0_load_1 = call_ret_update_2_fu_345_ap_return_22;
        end else begin
            ap_sig_allocacmp_speck_core_dp2_Y_63_61_even1205_0_load_1 = speck_core_dp2_Y_63_61_even1205_0_fu_174;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp2_Y_63_61_even1205_0_load_1 = speck_core_dp2_Y_63_61_even1205_0_fu_174;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp2_Y_63_61_even1205_0_load_2 = newret14_reg_2640;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp2_Y_63_61_even1205_0_load_2 = call_ret_update_2_fu_345_ap_return_22;
        end else begin
            ap_sig_allocacmp_speck_core_dp2_Y_63_61_even1205_0_load_2 = speck_core_dp2_Y_63_61_even1205_0_fu_174;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp2_Y_63_61_even1205_0_load_2 = speck_core_dp2_Y_63_61_even1205_0_fu_174;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp2_Y_63_61_odd1206_0_load_1 = newret15_reg_2645;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp2_Y_63_61_odd1206_0_load_1 = call_ret_update_2_fu_345_ap_return_23;
        end else begin
            ap_sig_allocacmp_speck_core_dp2_Y_63_61_odd1206_0_load_1 = speck_core_dp2_Y_63_61_odd1206_0_fu_178;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp2_Y_63_61_odd1206_0_load_1 = speck_core_dp2_Y_63_61_odd1206_0_fu_178;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp2_Y_63_61_odd1206_0_load_2 = newret15_reg_2645;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp2_Y_63_61_odd1206_0_load_2 = call_ret_update_2_fu_345_ap_return_23;
        end else begin
            ap_sig_allocacmp_speck_core_dp2_Y_63_61_odd1206_0_load_2 = speck_core_dp2_Y_63_61_odd1206_0_fu_178;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp2_Y_63_61_odd1206_0_load_2 = speck_core_dp2_Y_63_61_odd1206_0_fu_178;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp2_carry_mine_V_1_load = speck_core_dp2_carry_mine_V_2_reg_2630;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp2_carry_mine_V_1_load = call_ret_update_2_fu_345_ap_return_20;
        end else begin
            ap_sig_allocacmp_speck_core_dp2_carry_mine_V_1_load = speck_core_dp2_carry_mine_V_1_fu_158;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp2_carry_mine_V_1_load = speck_core_dp2_carry_mine_V_1_fu_158;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp2_carry_mine_V_1_load_1 = speck_core_dp2_carry_mine_V_2_reg_2630;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp2_carry_mine_V_1_load_1 = call_ret_update_2_fu_345_ap_return_20;
        end else begin
            ap_sig_allocacmp_speck_core_dp2_carry_mine_V_1_load_1 = speck_core_dp2_carry_mine_V_1_fu_158;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp2_carry_mine_V_1_load_1 = speck_core_dp2_carry_mine_V_1_fu_158;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp3_X_63_8_V_1_load = speck_core_dp3_X_63_8_V_2_reg_2585;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp3_X_63_8_V_1_load = call_ret_update_2_fu_345_ap_return_11;
        end else begin
            ap_sig_allocacmp_speck_core_dp3_X_63_8_V_1_load = speck_core_dp3_X_63_8_V_1_fu_186;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp3_X_63_8_V_1_load = speck_core_dp3_X_63_8_V_1_fu_186;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp3_X_63_8_V_1_load_1 = speck_core_dp3_X_63_8_V_2_reg_2585;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp3_X_63_8_V_1_load_1 = call_ret_update_2_fu_345_ap_return_11;
        end else begin
            ap_sig_allocacmp_speck_core_dp3_X_63_8_V_1_load_1 = speck_core_dp3_X_63_8_V_1_fu_186;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp3_X_63_8_V_1_load_1 = speck_core_dp3_X_63_8_V_1_fu_186;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp3_X_7_0_V_1_load = speck_core_dp3_X_7_0_V_2_reg_2590;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp3_X_7_0_V_1_load = call_ret_update_2_fu_345_ap_return_12;
        end else begin
            ap_sig_allocacmp_speck_core_dp3_X_7_0_V_1_load = speck_core_dp3_X_7_0_V_1_fu_190;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp3_X_7_0_V_1_load = speck_core_dp3_X_7_0_V_1_fu_190;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp3_X_7_0_V_1_load_1 = speck_core_dp3_X_7_0_V_2_reg_2590;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp3_X_7_0_V_1_load_1 = call_ret_update_2_fu_345_ap_return_12;
        end else begin
            ap_sig_allocacmp_speck_core_dp3_X_7_0_V_1_load_1 = speck_core_dp3_X_7_0_V_1_fu_190;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp3_X_7_0_V_1_load_1 = speck_core_dp3_X_7_0_V_1_fu_190;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp3_Y_60_0_V_1_load = speck_core_dp3_Y_60_0_V_2_reg_2655;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp3_Y_60_0_V_1_load = call_ret_update_2_fu_345_ap_return_25;
        end else begin
            ap_sig_allocacmp_speck_core_dp3_Y_60_0_V_1_load = speck_core_dp3_Y_60_0_V_1_fu_194;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp3_Y_60_0_V_1_load = speck_core_dp3_Y_60_0_V_1_fu_194;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp3_Y_60_0_V_1_load_1 = speck_core_dp3_Y_60_0_V_2_reg_2655;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp3_Y_60_0_V_1_load_1 = call_ret_update_2_fu_345_ap_return_25;
        end else begin
            ap_sig_allocacmp_speck_core_dp3_Y_60_0_V_1_load_1 = speck_core_dp3_Y_60_0_V_1_fu_194;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp3_Y_60_0_V_1_load_1 = speck_core_dp3_Y_60_0_V_1_fu_194;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp3_Y_63_61_even1207_0_load_1 = newret16_reg_2660;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp3_Y_63_61_even1207_0_load_1 = call_ret_update_2_fu_345_ap_return_26;
        end else begin
            ap_sig_allocacmp_speck_core_dp3_Y_63_61_even1207_0_load_1 = speck_core_dp3_Y_63_61_even1207_0_fu_198;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp3_Y_63_61_even1207_0_load_1 = speck_core_dp3_Y_63_61_even1207_0_fu_198;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp3_Y_63_61_even1207_0_load_2 = newret16_reg_2660;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp3_Y_63_61_even1207_0_load_2 = call_ret_update_2_fu_345_ap_return_26;
        end else begin
            ap_sig_allocacmp_speck_core_dp3_Y_63_61_even1207_0_load_2 = speck_core_dp3_Y_63_61_even1207_0_fu_198;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp3_Y_63_61_even1207_0_load_2 = speck_core_dp3_Y_63_61_even1207_0_fu_198;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp3_Y_63_61_odd1208_0_load_1 = newret17_reg_2665;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp3_Y_63_61_odd1208_0_load_1 = call_ret_update_2_fu_345_ap_return_27;
        end else begin
            ap_sig_allocacmp_speck_core_dp3_Y_63_61_odd1208_0_load_1 = speck_core_dp3_Y_63_61_odd1208_0_fu_202;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp3_Y_63_61_odd1208_0_load_1 = speck_core_dp3_Y_63_61_odd1208_0_fu_202;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp3_Y_63_61_odd1208_0_load_2 = newret17_reg_2665;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp3_Y_63_61_odd1208_0_load_2 = call_ret_update_2_fu_345_ap_return_27;
        end else begin
            ap_sig_allocacmp_speck_core_dp3_Y_63_61_odd1208_0_load_2 = speck_core_dp3_Y_63_61_odd1208_0_fu_202;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp3_Y_63_61_odd1208_0_load_2 = speck_core_dp3_Y_63_61_odd1208_0_fu_202;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp3_carry_mine_V_1_load = speck_core_dp3_carry_mine_V_2_reg_2650;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp3_carry_mine_V_1_load = call_ret_update_2_fu_345_ap_return_24;
        end else begin
            ap_sig_allocacmp_speck_core_dp3_carry_mine_V_1_load = speck_core_dp3_carry_mine_V_1_fu_182;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp3_carry_mine_V_1_load = speck_core_dp3_carry_mine_V_1_fu_182;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_dp3_carry_mine_V_1_load_1 = speck_core_dp3_carry_mine_V_2_reg_2650;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_dp3_carry_mine_V_1_load_1 = call_ret_update_2_fu_345_ap_return_24;
        end else begin
            ap_sig_allocacmp_speck_core_dp3_carry_mine_V_1_load_1 = speck_core_dp3_carry_mine_V_1_fu_182;
        end
    end else begin
        ap_sig_allocacmp_speck_core_dp3_carry_mine_V_1_load_1 = speck_core_dp3_carry_mine_V_1_fu_182;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks1_X_63_8_V_1_load = speck_core_ks1_X_63_8_V_2_reg_2675;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks1_X_63_8_V_1_load = call_ret_update_2_fu_345_ap_return_29;
        end else begin
            ap_sig_allocacmp_speck_core_ks1_X_63_8_V_1_load = speck_core_ks1_X_63_8_V_1_fu_210;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks1_X_63_8_V_1_load = speck_core_ks1_X_63_8_V_1_fu_210;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks1_X_63_8_V_1_load_1 = speck_core_ks1_X_63_8_V_2_reg_2675;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks1_X_63_8_V_1_load_1 = call_ret_update_2_fu_345_ap_return_29;
        end else begin
            ap_sig_allocacmp_speck_core_ks1_X_63_8_V_1_load_1 = speck_core_ks1_X_63_8_V_1_fu_210;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks1_X_63_8_V_1_load_1 = speck_core_ks1_X_63_8_V_1_fu_210;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks1_X_7_0_V_1_load = speck_core_ks1_X_7_0_V_2_reg_2595;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks1_X_7_0_V_1_load = call_ret_update_2_fu_345_ap_return_13;
        end else begin
            ap_sig_allocacmp_speck_core_ks1_X_7_0_V_1_load = speck_core_ks1_X_7_0_V_1_fu_214;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks1_X_7_0_V_1_load = speck_core_ks1_X_7_0_V_1_fu_214;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks1_X_7_0_V_1_load_1 = speck_core_ks1_X_7_0_V_2_reg_2595;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks1_X_7_0_V_1_load_1 = call_ret_update_2_fu_345_ap_return_13;
        end else begin
            ap_sig_allocacmp_speck_core_ks1_X_7_0_V_1_load_1 = speck_core_ks1_X_7_0_V_1_fu_214;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks1_X_7_0_V_1_load_1 = speck_core_ks1_X_7_0_V_1_fu_214;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks1_Y_60_0_V_1_load = speck_core_ks1_Y_60_0_V_2_reg_2680;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks1_Y_60_0_V_1_load = call_ret_update_2_fu_345_ap_return_30;
        end else begin
            ap_sig_allocacmp_speck_core_ks1_Y_60_0_V_1_load = speck_core_ks1_Y_60_0_V_1_fu_218;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks1_Y_60_0_V_1_load = speck_core_ks1_Y_60_0_V_1_fu_218;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks1_Y_60_0_V_1_load_1 = speck_core_ks1_Y_60_0_V_2_reg_2680;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks1_Y_60_0_V_1_load_1 = call_ret_update_2_fu_345_ap_return_30;
        end else begin
            ap_sig_allocacmp_speck_core_ks1_Y_60_0_V_1_load_1 = speck_core_ks1_Y_60_0_V_1_fu_218;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks1_Y_60_0_V_1_load_1 = speck_core_ks1_Y_60_0_V_1_fu_218;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks1_Y_63_61_even1209_0_load_1 = newret18_reg_2685;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks1_Y_63_61_even1209_0_load_1 = call_ret_update_2_fu_345_ap_return_31;
        end else begin
            ap_sig_allocacmp_speck_core_ks1_Y_63_61_even1209_0_load_1 = speck_core_ks1_Y_63_61_even1209_0_fu_222;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks1_Y_63_61_even1209_0_load_1 = speck_core_ks1_Y_63_61_even1209_0_fu_222;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks1_Y_63_61_even1209_0_load_2 = newret18_reg_2685;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks1_Y_63_61_even1209_0_load_2 = call_ret_update_2_fu_345_ap_return_31;
        end else begin
            ap_sig_allocacmp_speck_core_ks1_Y_63_61_even1209_0_load_2 = speck_core_ks1_Y_63_61_even1209_0_fu_222;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks1_Y_63_61_even1209_0_load_2 = speck_core_ks1_Y_63_61_even1209_0_fu_222;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks1_Y_63_61_odd1210_0_load_1 = newret19_reg_2690;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks1_Y_63_61_odd1210_0_load_1 = call_ret_update_2_fu_345_ap_return_32;
        end else begin
            ap_sig_allocacmp_speck_core_ks1_Y_63_61_odd1210_0_load_1 = speck_core_ks1_Y_63_61_odd1210_0_fu_226;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks1_Y_63_61_odd1210_0_load_1 = speck_core_ks1_Y_63_61_odd1210_0_fu_226;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks1_Y_63_61_odd1210_0_load_2 = newret19_reg_2690;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks1_Y_63_61_odd1210_0_load_2 = call_ret_update_2_fu_345_ap_return_32;
        end else begin
            ap_sig_allocacmp_speck_core_ks1_Y_63_61_odd1210_0_load_2 = speck_core_ks1_Y_63_61_odd1210_0_fu_226;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks1_Y_63_61_odd1210_0_load_2 = speck_core_ks1_Y_63_61_odd1210_0_fu_226;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks1_carry_mine_V_1_load = speck_core_ks1_carry_mine_V_2_reg_2670;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks1_carry_mine_V_1_load = call_ret_update_2_fu_345_ap_return_28;
        end else begin
            ap_sig_allocacmp_speck_core_ks1_carry_mine_V_1_load = speck_core_ks1_carry_mine_V_1_fu_206;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks1_carry_mine_V_1_load = speck_core_ks1_carry_mine_V_1_fu_206;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks1_carry_mine_V_1_load_1 = speck_core_ks1_carry_mine_V_2_reg_2670;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks1_carry_mine_V_1_load_1 = call_ret_update_2_fu_345_ap_return_28;
        end else begin
            ap_sig_allocacmp_speck_core_ks1_carry_mine_V_1_load_1 = speck_core_ks1_carry_mine_V_1_fu_206;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks1_carry_mine_V_1_load_1 = speck_core_ks1_carry_mine_V_1_fu_206;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks2_X_63_8_V_1_load = speck_core_ks2_X_63_8_V_2_reg_2700;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks2_X_63_8_V_1_load = call_ret_update_2_fu_345_ap_return_34;
        end else begin
            ap_sig_allocacmp_speck_core_ks2_X_63_8_V_1_load = speck_core_ks2_X_63_8_V_1_fu_234;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks2_X_63_8_V_1_load = speck_core_ks2_X_63_8_V_1_fu_234;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks2_X_63_8_V_1_load_1 = speck_core_ks2_X_63_8_V_2_reg_2700;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks2_X_63_8_V_1_load_1 = call_ret_update_2_fu_345_ap_return_34;
        end else begin
            ap_sig_allocacmp_speck_core_ks2_X_63_8_V_1_load_1 = speck_core_ks2_X_63_8_V_1_fu_234;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks2_X_63_8_V_1_load_1 = speck_core_ks2_X_63_8_V_1_fu_234;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks2_X_7_0_V_1_load = speck_core_ks2_X_7_0_V_2_reg_2600;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks2_X_7_0_V_1_load = call_ret_update_2_fu_345_ap_return_14;
        end else begin
            ap_sig_allocacmp_speck_core_ks2_X_7_0_V_1_load = speck_core_ks2_X_7_0_V_1_fu_238;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks2_X_7_0_V_1_load = speck_core_ks2_X_7_0_V_1_fu_238;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks2_X_7_0_V_1_load_1 = speck_core_ks2_X_7_0_V_2_reg_2600;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks2_X_7_0_V_1_load_1 = call_ret_update_2_fu_345_ap_return_14;
        end else begin
            ap_sig_allocacmp_speck_core_ks2_X_7_0_V_1_load_1 = speck_core_ks2_X_7_0_V_1_fu_238;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks2_X_7_0_V_1_load_1 = speck_core_ks2_X_7_0_V_1_fu_238;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks2_Y_60_0_V_1_load = speck_core_ks2_Y_60_0_V_2_reg_2705;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks2_Y_60_0_V_1_load = call_ret_update_2_fu_345_ap_return_35;
        end else begin
            ap_sig_allocacmp_speck_core_ks2_Y_60_0_V_1_load = speck_core_ks2_Y_60_0_V_1_fu_242;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks2_Y_60_0_V_1_load = speck_core_ks2_Y_60_0_V_1_fu_242;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks2_Y_60_0_V_1_load_1 = speck_core_ks2_Y_60_0_V_2_reg_2705;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks2_Y_60_0_V_1_load_1 = call_ret_update_2_fu_345_ap_return_35;
        end else begin
            ap_sig_allocacmp_speck_core_ks2_Y_60_0_V_1_load_1 = speck_core_ks2_Y_60_0_V_1_fu_242;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks2_Y_60_0_V_1_load_1 = speck_core_ks2_Y_60_0_V_1_fu_242;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks2_Y_63_61_even1211_0_load_1 = newret20_reg_2710;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks2_Y_63_61_even1211_0_load_1 = call_ret_update_2_fu_345_ap_return_36;
        end else begin
            ap_sig_allocacmp_speck_core_ks2_Y_63_61_even1211_0_load_1 = speck_core_ks2_Y_63_61_even1211_0_fu_246;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks2_Y_63_61_even1211_0_load_1 = speck_core_ks2_Y_63_61_even1211_0_fu_246;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks2_Y_63_61_even1211_0_load_2 = newret20_reg_2710;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks2_Y_63_61_even1211_0_load_2 = call_ret_update_2_fu_345_ap_return_36;
        end else begin
            ap_sig_allocacmp_speck_core_ks2_Y_63_61_even1211_0_load_2 = speck_core_ks2_Y_63_61_even1211_0_fu_246;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks2_Y_63_61_even1211_0_load_2 = speck_core_ks2_Y_63_61_even1211_0_fu_246;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks2_Y_63_61_odd1212_0_load_1 = newret21_reg_2715;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks2_Y_63_61_odd1212_0_load_1 = call_ret_update_2_fu_345_ap_return_37;
        end else begin
            ap_sig_allocacmp_speck_core_ks2_Y_63_61_odd1212_0_load_1 = speck_core_ks2_Y_63_61_odd1212_0_fu_250;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks2_Y_63_61_odd1212_0_load_1 = speck_core_ks2_Y_63_61_odd1212_0_fu_250;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks2_Y_63_61_odd1212_0_load_2 = newret21_reg_2715;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks2_Y_63_61_odd1212_0_load_2 = call_ret_update_2_fu_345_ap_return_37;
        end else begin
            ap_sig_allocacmp_speck_core_ks2_Y_63_61_odd1212_0_load_2 = speck_core_ks2_Y_63_61_odd1212_0_fu_250;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks2_Y_63_61_odd1212_0_load_2 = speck_core_ks2_Y_63_61_odd1212_0_fu_250;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks2_carry_mine_V_1_load = speck_core_ks2_carry_mine_V_2_reg_2695;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks2_carry_mine_V_1_load = call_ret_update_2_fu_345_ap_return_33;
        end else begin
            ap_sig_allocacmp_speck_core_ks2_carry_mine_V_1_load = speck_core_ks2_carry_mine_V_1_fu_230;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks2_carry_mine_V_1_load = speck_core_ks2_carry_mine_V_1_fu_230;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks2_carry_mine_V_1_load_1 = speck_core_ks2_carry_mine_V_2_reg_2695;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks2_carry_mine_V_1_load_1 = call_ret_update_2_fu_345_ap_return_33;
        end else begin
            ap_sig_allocacmp_speck_core_ks2_carry_mine_V_1_load_1 = speck_core_ks2_carry_mine_V_1_fu_230;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks2_carry_mine_V_1_load_1 = speck_core_ks2_carry_mine_V_1_fu_230;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks3_X_63_8_V_1_load = speck_core_ks3_X_63_8_V_2_reg_2725;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks3_X_63_8_V_1_load = call_ret_update_2_fu_345_ap_return_39;
        end else begin
            ap_sig_allocacmp_speck_core_ks3_X_63_8_V_1_load = speck_core_ks3_X_63_8_V_1_fu_258;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks3_X_63_8_V_1_load = speck_core_ks3_X_63_8_V_1_fu_258;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks3_X_63_8_V_1_load_1 = speck_core_ks3_X_63_8_V_2_reg_2725;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks3_X_63_8_V_1_load_1 = call_ret_update_2_fu_345_ap_return_39;
        end else begin
            ap_sig_allocacmp_speck_core_ks3_X_63_8_V_1_load_1 = speck_core_ks3_X_63_8_V_1_fu_258;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks3_X_63_8_V_1_load_1 = speck_core_ks3_X_63_8_V_1_fu_258;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks3_X_7_0_V_1_load = speck_core_ks3_X_7_0_V_2_reg_2605;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks3_X_7_0_V_1_load = call_ret_update_2_fu_345_ap_return_15;
        end else begin
            ap_sig_allocacmp_speck_core_ks3_X_7_0_V_1_load = speck_core_ks3_X_7_0_V_1_fu_262;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks3_X_7_0_V_1_load = speck_core_ks3_X_7_0_V_1_fu_262;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks3_X_7_0_V_1_load_1 = speck_core_ks3_X_7_0_V_2_reg_2605;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks3_X_7_0_V_1_load_1 = call_ret_update_2_fu_345_ap_return_15;
        end else begin
            ap_sig_allocacmp_speck_core_ks3_X_7_0_V_1_load_1 = speck_core_ks3_X_7_0_V_1_fu_262;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks3_X_7_0_V_1_load_1 = speck_core_ks3_X_7_0_V_1_fu_262;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks3_Y_60_0_V_1_load = speck_core_ks3_Y_60_0_V_2_reg_2730;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks3_Y_60_0_V_1_load = call_ret_update_2_fu_345_ap_return_40;
        end else begin
            ap_sig_allocacmp_speck_core_ks3_Y_60_0_V_1_load = speck_core_ks3_Y_60_0_V_1_fu_266;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks3_Y_60_0_V_1_load = speck_core_ks3_Y_60_0_V_1_fu_266;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks3_Y_60_0_V_1_load_1 = speck_core_ks3_Y_60_0_V_2_reg_2730;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks3_Y_60_0_V_1_load_1 = call_ret_update_2_fu_345_ap_return_40;
        end else begin
            ap_sig_allocacmp_speck_core_ks3_Y_60_0_V_1_load_1 = speck_core_ks3_Y_60_0_V_1_fu_266;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks3_Y_60_0_V_1_load_1 = speck_core_ks3_Y_60_0_V_1_fu_266;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks3_Y_63_61_even1213_0_load_1 = newret22_reg_2735;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks3_Y_63_61_even1213_0_load_1 = call_ret_update_2_fu_345_ap_return_41;
        end else begin
            ap_sig_allocacmp_speck_core_ks3_Y_63_61_even1213_0_load_1 = speck_core_ks3_Y_63_61_even1213_0_fu_270;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks3_Y_63_61_even1213_0_load_1 = speck_core_ks3_Y_63_61_even1213_0_fu_270;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks3_Y_63_61_even1213_0_load_2 = newret22_reg_2735;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks3_Y_63_61_even1213_0_load_2 = call_ret_update_2_fu_345_ap_return_41;
        end else begin
            ap_sig_allocacmp_speck_core_ks3_Y_63_61_even1213_0_load_2 = speck_core_ks3_Y_63_61_even1213_0_fu_270;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks3_Y_63_61_even1213_0_load_2 = speck_core_ks3_Y_63_61_even1213_0_fu_270;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks3_Y_63_61_odd1214_0_load_1 = newret23_reg_2740;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks3_Y_63_61_odd1214_0_load_1 = call_ret_update_2_fu_345_ap_return_42;
        end else begin
            ap_sig_allocacmp_speck_core_ks3_Y_63_61_odd1214_0_load_1 = speck_core_ks3_Y_63_61_odd1214_0_fu_274;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks3_Y_63_61_odd1214_0_load_1 = speck_core_ks3_Y_63_61_odd1214_0_fu_274;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks3_Y_63_61_odd1214_0_load_2 = newret23_reg_2740;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks3_Y_63_61_odd1214_0_load_2 = call_ret_update_2_fu_345_ap_return_42;
        end else begin
            ap_sig_allocacmp_speck_core_ks3_Y_63_61_odd1214_0_load_2 = speck_core_ks3_Y_63_61_odd1214_0_fu_274;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks3_Y_63_61_odd1214_0_load_2 = speck_core_ks3_Y_63_61_odd1214_0_fu_274;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks3_carry_mine_V_1_load = speck_core_ks3_carry_mine_V_2_reg_2720;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks3_carry_mine_V_1_load = call_ret_update_2_fu_345_ap_return_38;
        end else begin
            ap_sig_allocacmp_speck_core_ks3_carry_mine_V_1_load = speck_core_ks3_carry_mine_V_1_fu_254;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks3_carry_mine_V_1_load = speck_core_ks3_carry_mine_V_1_fu_254;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_ks3_carry_mine_V_1_load_1 = speck_core_ks3_carry_mine_V_2_reg_2720;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_ks3_carry_mine_V_1_load_1 = call_ret_update_2_fu_345_ap_return_38;
        end else begin
            ap_sig_allocacmp_speck_core_ks3_carry_mine_V_1_load_1 = speck_core_ks3_carry_mine_V_1_fu_254;
        end
    end else begin
        ap_sig_allocacmp_speck_core_ks3_carry_mine_V_1_load_1 = speck_core_ks3_carry_mine_V_1_fu_254;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_roundcnt_V_1_load = speck_core_roundcnt_V_2_reg_2555;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_roundcnt_V_1_load = call_ret_update_2_fu_345_ap_return_5;
        end else begin
            ap_sig_allocacmp_speck_core_roundcnt_V_1_load = speck_core_roundcnt_V_1_fu_126;
        end
    end else begin
        ap_sig_allocacmp_speck_core_roundcnt_V_1_load = speck_core_roundcnt_V_1_fu_126;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_roundcnt_V_1_load_1 = speck_core_roundcnt_V_2_reg_2555;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_roundcnt_V_1_load_1 = call_ret_update_2_fu_345_ap_return_5;
        end else begin
            ap_sig_allocacmp_speck_core_roundcnt_V_1_load_1 = speck_core_roundcnt_V_1_fu_126;
        end
    end else begin
        ap_sig_allocacmp_speck_core_roundcnt_V_1_load_1 = speck_core_roundcnt_V_1_fu_126;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_shiftcnt_V_1_load = speck_core_shiftcnt_V_2_reg_2560;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_shiftcnt_V_1_load = call_ret_update_2_fu_345_ap_return_6;
        end else begin
            ap_sig_allocacmp_speck_core_shiftcnt_V_1_load = speck_core_shiftcnt_V_1_fu_130;
        end
    end else begin
        ap_sig_allocacmp_speck_core_shiftcnt_V_1_load = speck_core_shiftcnt_V_1_fu_130;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_466)) begin
        if (((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0))) begin
            ap_sig_allocacmp_speck_core_shiftcnt_V_1_load_1 = speck_core_shiftcnt_V_2_reg_2560;
        end else if (((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2))) begin
            ap_sig_allocacmp_speck_core_shiftcnt_V_1_load_1 = call_ret_update_2_fu_345_ap_return_6;
        end else begin
            ap_sig_allocacmp_speck_core_shiftcnt_V_1_load_1 = speck_core_shiftcnt_V_1_fu_130;
        end
    end else begin
        ap_sig_allocacmp_speck_core_shiftcnt_V_1_load_1 = speck_core_shiftcnt_V_1_fu_130;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_state_V_2 = 2'd0;
    end else begin
        ap_sig_allocacmp_state_V_2 = state_V_fu_282;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_401_p1 = ap_sig_allocacmp_speck_core_EN_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_401_p1 = ap_sig_allocacmp_speck_core_EN_V_1_load;
        end else begin
            grp_load_fu_401_p1 = 'bx;
        end
    end else begin
        grp_load_fu_401_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_405_p1 = ap_sig_allocacmp_speck_core_roundcnt_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_405_p1 = ap_sig_allocacmp_speck_core_roundcnt_V_1_load;
        end else begin
            grp_load_fu_405_p1 = 'bx;
        end
    end else begin
        grp_load_fu_405_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_410_p1 = ap_sig_allocacmp_speck_core_shiftcnt_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_410_p1 = ap_sig_allocacmp_speck_core_shiftcnt_V_1_load;
        end else begin
            grp_load_fu_410_p1 = 'bx;
        end
    end else begin
        grp_load_fu_410_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_415_p1 = ap_sig_allocacmp_speck_core_dp1_carry_mine_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_415_p1 = ap_sig_allocacmp_speck_core_dp1_carry_mine_V_1_load;
        end else begin
            grp_load_fu_415_p1 = 'bx;
        end
    end else begin
        grp_load_fu_415_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_419_p1 = ap_sig_allocacmp_speck_core_dp1_X_63_8_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_419_p1 = ap_sig_allocacmp_speck_core_dp1_X_63_8_V_1_load;
        end else begin
            grp_load_fu_419_p1 = 'bx;
        end
    end else begin
        grp_load_fu_419_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_423_p1 = ap_sig_allocacmp_speck_core_dp1_X_7_0_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_423_p1 = ap_sig_allocacmp_speck_core_dp1_X_7_0_V_1_load;
        end else begin
            grp_load_fu_423_p1 = 'bx;
        end
    end else begin
        grp_load_fu_423_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_427_p1 = ap_sig_allocacmp_speck_core_dp1_Y_60_0_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_427_p1 = ap_sig_allocacmp_speck_core_dp1_Y_60_0_V_1_load;
        end else begin
            grp_load_fu_427_p1 = 'bx;
        end
    end else begin
        grp_load_fu_427_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_431_p1 = ap_sig_allocacmp_speck_core_dp1_Y_63_61_even1203_0_load_2;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_431_p1 = ap_sig_allocacmp_speck_core_dp1_Y_63_61_even1203_0_load_1;
        end else begin
            grp_load_fu_431_p1 = 'bx;
        end
    end else begin
        grp_load_fu_431_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_435_p1 = ap_sig_allocacmp_speck_core_dp1_Y_63_61_odd1204_0_load_2;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_435_p1 = ap_sig_allocacmp_speck_core_dp1_Y_63_61_odd1204_0_load_1;
        end else begin
            grp_load_fu_435_p1 = 'bx;
        end
    end else begin
        grp_load_fu_435_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_439_p1 = ap_sig_allocacmp_speck_core_dp2_carry_mine_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_439_p1 = ap_sig_allocacmp_speck_core_dp2_carry_mine_V_1_load;
        end else begin
            grp_load_fu_439_p1 = 'bx;
        end
    end else begin
        grp_load_fu_439_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_443_p1 = ap_sig_allocacmp_speck_core_dp2_X_63_8_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_443_p1 = ap_sig_allocacmp_speck_core_dp2_X_63_8_V_1_load;
        end else begin
            grp_load_fu_443_p1 = 'bx;
        end
    end else begin
        grp_load_fu_443_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_447_p1 = ap_sig_allocacmp_speck_core_dp2_X_7_0_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_447_p1 = ap_sig_allocacmp_speck_core_dp2_X_7_0_V_1_load;
        end else begin
            grp_load_fu_447_p1 = 'bx;
        end
    end else begin
        grp_load_fu_447_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_451_p1 = ap_sig_allocacmp_speck_core_dp2_Y_60_0_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_451_p1 = ap_sig_allocacmp_speck_core_dp2_Y_60_0_V_1_load;
        end else begin
            grp_load_fu_451_p1 = 'bx;
        end
    end else begin
        grp_load_fu_451_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_455_p1 = ap_sig_allocacmp_speck_core_dp2_Y_63_61_even1205_0_load_2;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_455_p1 = ap_sig_allocacmp_speck_core_dp2_Y_63_61_even1205_0_load_1;
        end else begin
            grp_load_fu_455_p1 = 'bx;
        end
    end else begin
        grp_load_fu_455_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_459_p1 = ap_sig_allocacmp_speck_core_dp2_Y_63_61_odd1206_0_load_2;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_459_p1 = ap_sig_allocacmp_speck_core_dp2_Y_63_61_odd1206_0_load_1;
        end else begin
            grp_load_fu_459_p1 = 'bx;
        end
    end else begin
        grp_load_fu_459_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_463_p1 = ap_sig_allocacmp_speck_core_dp3_carry_mine_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_463_p1 = ap_sig_allocacmp_speck_core_dp3_carry_mine_V_1_load;
        end else begin
            grp_load_fu_463_p1 = 'bx;
        end
    end else begin
        grp_load_fu_463_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_467_p1 = ap_sig_allocacmp_speck_core_dp3_X_63_8_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_467_p1 = ap_sig_allocacmp_speck_core_dp3_X_63_8_V_1_load;
        end else begin
            grp_load_fu_467_p1 = 'bx;
        end
    end else begin
        grp_load_fu_467_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_471_p1 = ap_sig_allocacmp_speck_core_dp3_X_7_0_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_471_p1 = ap_sig_allocacmp_speck_core_dp3_X_7_0_V_1_load;
        end else begin
            grp_load_fu_471_p1 = 'bx;
        end
    end else begin
        grp_load_fu_471_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_475_p1 = ap_sig_allocacmp_speck_core_dp3_Y_60_0_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_475_p1 = ap_sig_allocacmp_speck_core_dp3_Y_60_0_V_1_load;
        end else begin
            grp_load_fu_475_p1 = 'bx;
        end
    end else begin
        grp_load_fu_475_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_479_p1 = ap_sig_allocacmp_speck_core_dp3_Y_63_61_even1207_0_load_2;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_479_p1 = ap_sig_allocacmp_speck_core_dp3_Y_63_61_even1207_0_load_1;
        end else begin
            grp_load_fu_479_p1 = 'bx;
        end
    end else begin
        grp_load_fu_479_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_483_p1 = ap_sig_allocacmp_speck_core_dp3_Y_63_61_odd1208_0_load_2;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_483_p1 = ap_sig_allocacmp_speck_core_dp3_Y_63_61_odd1208_0_load_1;
        end else begin
            grp_load_fu_483_p1 = 'bx;
        end
    end else begin
        grp_load_fu_483_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_487_p1 = ap_sig_allocacmp_speck_core_ks1_carry_mine_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_487_p1 = ap_sig_allocacmp_speck_core_ks1_carry_mine_V_1_load;
        end else begin
            grp_load_fu_487_p1 = 'bx;
        end
    end else begin
        grp_load_fu_487_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_491_p1 = ap_sig_allocacmp_speck_core_ks1_X_63_8_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_491_p1 = ap_sig_allocacmp_speck_core_ks1_X_63_8_V_1_load;
        end else begin
            grp_load_fu_491_p1 = 'bx;
        end
    end else begin
        grp_load_fu_491_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_495_p1 = ap_sig_allocacmp_speck_core_ks1_X_7_0_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_495_p1 = ap_sig_allocacmp_speck_core_ks1_X_7_0_V_1_load;
        end else begin
            grp_load_fu_495_p1 = 'bx;
        end
    end else begin
        grp_load_fu_495_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_499_p1 = ap_sig_allocacmp_speck_core_ks1_Y_60_0_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_499_p1 = ap_sig_allocacmp_speck_core_ks1_Y_60_0_V_1_load;
        end else begin
            grp_load_fu_499_p1 = 'bx;
        end
    end else begin
        grp_load_fu_499_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_503_p1 = ap_sig_allocacmp_speck_core_ks1_Y_63_61_even1209_0_load_2;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_503_p1 = ap_sig_allocacmp_speck_core_ks1_Y_63_61_even1209_0_load_1;
        end else begin
            grp_load_fu_503_p1 = 'bx;
        end
    end else begin
        grp_load_fu_503_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_507_p1 = ap_sig_allocacmp_speck_core_ks1_Y_63_61_odd1210_0_load_2;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_507_p1 = ap_sig_allocacmp_speck_core_ks1_Y_63_61_odd1210_0_load_1;
        end else begin
            grp_load_fu_507_p1 = 'bx;
        end
    end else begin
        grp_load_fu_507_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_511_p1 = ap_sig_allocacmp_speck_core_ks2_carry_mine_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_511_p1 = ap_sig_allocacmp_speck_core_ks2_carry_mine_V_1_load;
        end else begin
            grp_load_fu_511_p1 = 'bx;
        end
    end else begin
        grp_load_fu_511_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_515_p1 = ap_sig_allocacmp_speck_core_ks2_X_63_8_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_515_p1 = ap_sig_allocacmp_speck_core_ks2_X_63_8_V_1_load;
        end else begin
            grp_load_fu_515_p1 = 'bx;
        end
    end else begin
        grp_load_fu_515_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_519_p1 = ap_sig_allocacmp_speck_core_ks2_X_7_0_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_519_p1 = ap_sig_allocacmp_speck_core_ks2_X_7_0_V_1_load;
        end else begin
            grp_load_fu_519_p1 = 'bx;
        end
    end else begin
        grp_load_fu_519_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_523_p1 = ap_sig_allocacmp_speck_core_ks2_Y_60_0_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_523_p1 = ap_sig_allocacmp_speck_core_ks2_Y_60_0_V_1_load;
        end else begin
            grp_load_fu_523_p1 = 'bx;
        end
    end else begin
        grp_load_fu_523_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_527_p1 = ap_sig_allocacmp_speck_core_ks2_Y_63_61_even1211_0_load_2;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_527_p1 = ap_sig_allocacmp_speck_core_ks2_Y_63_61_even1211_0_load_1;
        end else begin
            grp_load_fu_527_p1 = 'bx;
        end
    end else begin
        grp_load_fu_527_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_531_p1 = ap_sig_allocacmp_speck_core_ks2_Y_63_61_odd1212_0_load_2;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_531_p1 = ap_sig_allocacmp_speck_core_ks2_Y_63_61_odd1212_0_load_1;
        end else begin
            grp_load_fu_531_p1 = 'bx;
        end
    end else begin
        grp_load_fu_531_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_535_p1 = ap_sig_allocacmp_speck_core_ks3_carry_mine_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_535_p1 = ap_sig_allocacmp_speck_core_ks3_carry_mine_V_1_load;
        end else begin
            grp_load_fu_535_p1 = 'bx;
        end
    end else begin
        grp_load_fu_535_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_539_p1 = ap_sig_allocacmp_speck_core_ks3_X_63_8_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_539_p1 = ap_sig_allocacmp_speck_core_ks3_X_63_8_V_1_load;
        end else begin
            grp_load_fu_539_p1 = 'bx;
        end
    end else begin
        grp_load_fu_539_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_543_p1 = ap_sig_allocacmp_speck_core_ks3_X_7_0_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_543_p1 = ap_sig_allocacmp_speck_core_ks3_X_7_0_V_1_load;
        end else begin
            grp_load_fu_543_p1 = 'bx;
        end
    end else begin
        grp_load_fu_543_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_547_p1 = ap_sig_allocacmp_speck_core_ks3_Y_60_0_V_1_load_1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_547_p1 = ap_sig_allocacmp_speck_core_ks3_Y_60_0_V_1_load;
        end else begin
            grp_load_fu_547_p1 = 'bx;
        end
    end else begin
        grp_load_fu_547_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_551_p1 = ap_sig_allocacmp_speck_core_ks3_Y_63_61_even1213_0_load_2;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_551_p1 = ap_sig_allocacmp_speck_core_ks3_Y_63_61_even1213_0_load_1;
        end else begin
            grp_load_fu_551_p1 = 'bx;
        end
    end else begin
        grp_load_fu_551_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_load_fu_555_p1 = ap_sig_allocacmp_speck_core_ks3_Y_63_61_odd1214_0_load_2;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_load_fu_555_p1 = ap_sig_allocacmp_speck_core_ks3_Y_63_61_odd1214_0_load_1;
        end else begin
            grp_load_fu_555_p1 = 'bx;
        end
    end else begin
        grp_load_fu_555_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_update_2_fu_292_p_read1 = p_Result_s_fu_1077_p2;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_update_2_fu_292_p_read1 = speck_core_data_ina_V_fu_94;
        end else begin
            grp_update_2_fu_292_p_read1 = 'bx;
        end
    end else begin
        grp_update_2_fu_292_p_read1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_update_2_fu_292_p_read2 = p_Result_49_fu_1108_p2;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_update_2_fu_292_p_read2 = speck_core_data_inb_V_fu_98;
        end else begin
            grp_update_2_fu_292_p_read2 = 'bx;
        end
    end else begin
        grp_update_2_fu_292_p_read2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_update_2_fu_292_p_read3 = p_Result_50_fu_1131_p2;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_update_2_fu_292_p_read3 = speck_core_data_inc_V_fu_102;
        end else begin
            grp_update_2_fu_292_p_read3 = 'bx;
        end
    end else begin
        grp_update_2_fu_292_p_read3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_update_2_fu_292_p_read4 = p_Result_51_fu_1164_p2;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_update_2_fu_292_p_read4 = speck_core_k_data_ina_V_fu_106;
        end else begin
            grp_update_2_fu_292_p_read4 = 'bx;
        end
    end else begin
        grp_update_2_fu_292_p_read4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_update_2_fu_292_p_read5 = 1'd1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_update_2_fu_292_p_read5 = speck_core_we_V_fu_110;
        end else begin
            grp_update_2_fu_292_p_read5 = 'bx;
        end
    end else begin
        grp_update_2_fu_292_p_read5 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_4700)) begin
        if (((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0))) begin
            grp_update_2_fu_292_p_read6 = 1'd1;
        end else if ((state_V_2_load_fu_742_p1 == 2'd1)) begin
            grp_update_2_fu_292_p_read6 = speck_core_Start_V_fu_86;
        end else begin
            grp_update_2_fu_292_p_read6 = 'bx;
        end
    end else begin
        grp_update_2_fu_292_p_read6 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Hi_fu_1956_p2 = (7'd1 | Lo_fu_1949_p3);

assign Lo_fu_1949_p3 = {{trunc_ln552_reg_2541_pp0_iter1_reg}, {1'd0}};

assign and_ln368_1_fu_2068_p2 = (xor_ln368_2_fu_2062_p2 & p_Val2_s_fu_90);

assign and_ln368_2_fu_2074_p2 = (select_ln368_3_fu_2036_p3 & and_ln368_fu_2056_p2);

assign and_ln368_fu_2056_p2 = (shl_ln368_1_fu_2044_p2 & lshr_ln368_fu_2050_p2);

assign and_ln779_1_fu_1102_p2 = (shl_ln779_1_fu_1096_p2 & empty_18_fu_719_p1);

assign and_ln779_2_fu_1125_p2 = (shl_ln779_2_fu_1119_p2 & empty_fu_715_p1);

assign and_ln779_3_fu_1158_p2 = (shl_ln779_3_fu_1152_p2 & empty_18_fu_719_p1);

assign and_ln779_fu_1071_p2 = (shl_ln779_fu_1065_p2 & d_in);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_466 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_4700 = ((icmp_ln1023_fu_745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_4704 = ((icmp_ln1027_reg_2537_pp0_iter1_reg == 1'd1) & (state_V_2_reg_2529_pp0_iter1_reg == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_4710 = ((icmp_ln1027_reg_2537 == 1'd1) & (state_V_2_reg_2529 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_4713 = ((tmp_reg_2546 == 1'd0) & (state_V_2_reg_2529 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_4716 = ((state_V_2_load_fu_742_p1 == 2'd1) & (icmp_ln1023_fu_745_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_4719 = ((icmp_ln1023_fu_745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_4722 = ((state_V_2_load_fu_742_p1 == 2'd0) & (icmp_ln1023_fu_745_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_529 = ((ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_551 = ((tmp_fu_1045_p3 == 1'd1) & (state_V_2_load_fu_742_p1 == 2'd0) & (icmp_ln1023_fu_745_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_76 = ((icmp_ln1027_fu_761_p2 == 1'd1) & (state_V_2_load_fu_742_p1 == 2'd2) & (icmp_ln1023_fu_745_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_779 = ((icmp_ln1027_fu_761_p2 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd2) & (icmp_ln1023_fu_745_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_89 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_91 = ((tmp_fu_1045_p3 == 1'd0) & (state_V_2_load_fu_742_p1 == 2'd0) & (icmp_ln1023_fu_745_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_return = ap_sig_allocacmp_p_Val2_load;

assign bvh_1_fu_1084_p3 = {{1'd1}, {ap_sig_allocacmp_cycle_V_4}};

assign bvh_d_index_fu_1138_p2 = (ap_sig_allocacmp_cycle_V_4 ^ 8'd128);

assign bvh_fu_1053_p3 = {{2'd2}, {ap_sig_allocacmp_cycle_V_4}};

assign cycle_V_5_fu_822_p3 = ((grp_update_2_fu_292_ap_return_1[0:0] == 1'b1) ? ap_sig_allocacmp_cycle_V_4 : 8'd0);

assign empty_18_fu_719_p1 = d_in[511:0];

assign empty_fu_715_p1 = d_in[127:0];

assign grp_fu_396_p2 = (ap_sig_allocacmp_cycle_V_4 + 8'd1);

assign icmp_ln1023_fu_745_p2 = ((ap_sig_allocacmp_state_V_2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_761_p2 = ((tmp_2_fu_751_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln368_fu_1966_p2 = ((Lo_fu_1949_p3 > Hi_fu_1956_p2) ? 1'b1 : 1'b0);

assign lshr_ln368_fu_2050_p2 = 128'd340282366920938463463374607431768211455 >> zext_ln368_2_fu_2016_p1;

assign p_Result_49_fu_1108_p2 = ((and_ln779_1_fu_1102_p2 != 512'd0) ? 1'b1 : 1'b0);

assign p_Result_50_fu_1131_p2 = ((and_ln779_2_fu_1125_p2 != 128'd0) ? 1'b1 : 1'b0);

assign p_Result_51_fu_1164_p2 = ((and_ln779_3_fu_1158_p2 != 512'd0) ? 1'b1 : 1'b0);

assign p_Result_52_fu_2080_p2 = (and_ln368_2_fu_2074_p2 | and_ln368_1_fu_2068_p2);

assign p_Result_s_fu_1077_p2 = ((and_ln779_fu_1071_p2 != 768'd0) ? 1'b1 : 1'b0);

assign ret_V_fu_1943_p2 = (xor_ln1499_fu_1937_p2 ^ call_ret_reg_2745_3);

assign select_ln368_1_fu_1986_p3 = ((icmp_ln368_fu_1966_p2[0:0] == 1'b1) ? Hi_fu_1956_p2 : Lo_fu_1949_p3);

assign select_ln368_2_fu_1994_p3 = ((icmp_ln368_fu_1966_p2[0:0] == 1'b1) ? xor_ln368_fu_1972_p2 : Lo_fu_1949_p3);

assign select_ln368_3_fu_2036_p3 = ((icmp_ln368_fu_1966_p2[0:0] == 1'b1) ? tmp_4_fu_2026_p4 : shl_ln368_fu_2020_p2);

assign select_ln368_fu_1978_p3 = ((icmp_ln368_fu_1966_p2[0:0] == 1'b1) ? Lo_fu_1949_p3 : Hi_fu_1956_p2);

assign sext_ln779_fu_1144_p1 = $signed(bvh_d_index_fu_1138_p2);

assign shl_ln368_1_fu_2044_p2 = 128'd340282366920938463463374607431768211455 << zext_ln368_1_fu_2012_p1;

assign shl_ln368_fu_2020_p2 = zext_ln186_fu_1962_p1 << zext_ln368_fu_2008_p1;

assign shl_ln779_1_fu_1096_p2 = 512'd1 << zext_ln779_1_fu_1092_p1;

assign shl_ln779_2_fu_1119_p2 = 128'd1 << zext_ln779_2_fu_1115_p1;

assign shl_ln779_3_fu_1152_p2 = 512'd1 << zext_ln779_3_fu_1148_p1;

assign shl_ln779_fu_1065_p2 = 768'd1 << zext_ln779_fu_1061_p1;

assign speck_core_Start_V_fu_86 = 1'd1;

assign state_V_2_load_fu_742_p1 = ap_sig_allocacmp_state_V_2;

assign state_V_3_fu_814_p3 = ((grp_update_2_fu_292_ap_return_1[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign tmp_2_fu_751_p4 = {{ap_sig_allocacmp_cycle_V_4[7:6]}};

integer ap_tvar_int_0;

always @ (shl_ln368_fu_2020_p2) begin
    for (ap_tvar_int_0 = 128 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 127 - 0) begin
            tmp_4_fu_2026_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_4_fu_2026_p4[ap_tvar_int_0] = shl_ln368_fu_2020_p2[127 - ap_tvar_int_0];
        end
    end
end

assign tmp_fu_1045_p3 = ap_sig_allocacmp_cycle_V_4[32'd7];

assign trunc_ln552_fu_772_p1 = ap_sig_allocacmp_cycle_V_4[5:0];

assign xor_ln1499_fu_1937_p2 = (call_ret_reg_2745_4 ^ call_ret_reg_2745_2);

assign xor_ln368_1_fu_2002_p2 = (select_ln368_fu_1978_p3 ^ 7'd127);

assign xor_ln368_2_fu_2062_p2 = (128'd340282366920938463463374607431768211455 ^ and_ln368_fu_2056_p2);

assign xor_ln368_fu_1972_p2 = (7'd127 ^ Lo_fu_1949_p3);

assign zext_ln186_fu_1962_p1 = ret_V_fu_1943_p2;

assign zext_ln368_1_fu_2012_p1 = select_ln368_1_fu_1986_p3;

assign zext_ln368_2_fu_2016_p1 = xor_ln368_1_fu_2002_p2;

assign zext_ln368_fu_2008_p1 = select_ln368_2_fu_1994_p3;

assign zext_ln779_1_fu_1092_p1 = bvh_1_fu_1084_p3;

assign zext_ln779_2_fu_1115_p1 = ap_sig_allocacmp_cycle_V_4;

assign zext_ln779_3_fu_1148_p1 = $unsigned(sext_ln779_fu_1144_p1);

assign zext_ln779_fu_1061_p1 = bvh_fu_1053_p3;

always @ (posedge ap_clk) begin
    speck_core_Start_V_1_fu_118 <= 1'b1;
end

endmodule //speck_toplevel
