$date
	Sun Sep  7 22:27:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_2bit_comp $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var reg 2 $ a [1:0] $end
$var reg 2 % b [1:0] $end
$scope module uut $end
$var wire 2 & a [1:0] $end
$var wire 2 ' b [1:0] $end
$var wire 1 ( c $end
$var wire 1 ) d $end
$var wire 1 * e $end
$var wire 1 # eq $end
$var wire 1 + f $end
$var wire 1 , g $end
$var wire 1 " gt $end
$var wire 1 - h $end
$var wire 1 . i $end
$var wire 1 / j $end
$var wire 1 0 k $end
$var wire 1 1 l $end
$var wire 1 ! lt $end
$var wire 1 2 na0 $end
$var wire 1 3 na1 $end
$var wire 1 4 nb0 $end
$var wire 1 5 nb1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
15
14
13
12
01
00
0/
0.
0-
0,
1+
0*
0)
0(
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10
0#
0+
1!
04
1)
b1 %
b1 '
#20
05
14
1(
0)
b10 %
b10 '
#30
04
1)
1*
b11 %
b11 '
#40
1"
10
0!
15
14
0(
0)
0*
02
b0 %
b0 '
b1 $
b1 &
#50
0"
00
1#
04
1,
b1 %
b1 '
#60
1!
0#
05
14
1(
0,
b10 %
b10 '
#70
04
b11 %
b11 '
#80
1"
1/
0!
15
14
0(
03
12
b0 %
b0 '
b10 $
b10 &
#90
04
b1 %
b1 '
#100
0"
1#
0/
1.
05
14
b10 %
b10 '
#110
0#
0.
1!
04
1*
b11 %
b11 '
#120
1"
1/
10
11
0!
15
14
0*
02
b0 %
b0 '
b11 $
b11 &
#130
00
01
04
b1 %
b1 '
#140
0/
11
05
14
b10 %
b10 '
#150
0"
01
1#
04
1-
b11 %
b11 '
#160
