15:01:13 INFO  : Registering command handlers for SDK TCF services
15:01:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\VLSILAB\Documents\FPGA_Design\Lab06\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
15:01:15 INFO  : XSCT server has started successfully.
15:01:16 INFO  : Successfully done setting XSCT server connection channel  
15:01:16 INFO  : Processing command line option -hwspec C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf.
15:01:16 INFO  : Successfully done setting SDK workspace  
15:08:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:08:29 INFO  : 'fpga -state' command is executed.
15:08:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:08:29 INFO  : 'jtag frequency' command is executed.
15:08:29 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:08:29 INFO  : Context for 'APU' is selected.
15:08:30 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:08:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:30 INFO  : Context for 'APU' is selected.
15:08:30 INFO  : 'stop' command is executed.
15:08:30 INFO  : 'ps7_init' command is executed.
15:08:30 INFO  : 'ps7_post_config' command is executed.
15:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:30 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:30 INFO  : 'con' command is executed.
15:08:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:08:30 INFO  : Disconnected from the channel tcfchan#1.
15:11:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:11:11 INFO  : 'fpga -state' command is executed.
15:11:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:11:12 INFO  : 'jtag frequency' command is executed.
15:11:12 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:12 INFO  : Context for 'APU' is selected.
15:11:13 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:11:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:13 INFO  : Context for 'APU' is selected.
15:11:13 INFO  : 'stop' command is executed.
15:11:14 INFO  : 'ps7_init' command is executed.
15:11:14 INFO  : 'ps7_post_config' command is executed.
15:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:14 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:14 INFO  : 'con' command is executed.
15:11:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:11:14 INFO  : Disconnected from the channel tcfchan#2.
15:18:54 INFO  : Registering command handlers for SDK TCF services
15:18:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\VLSILAB\Documents\FPGA_Design\Lab06\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
15:18:57 INFO  : XSCT server has started successfully.
15:18:57 INFO  : Processing command line option -hwspec C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf.
15:18:57 INFO  : Successfully done setting XSCT server connection channel  
15:18:57 INFO  : Successfully done setting SDK workspace  
15:18:57 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
15:19:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:19:26 INFO  : 'fpga -state' command is executed.
15:19:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:19:26 INFO  : 'jtag frequency' command is executed.
15:19:26 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:26 INFO  : Context for 'APU' is selected.
15:19:26 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:19:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:27 INFO  : Context for 'APU' is selected.
15:19:27 INFO  : 'stop' command is executed.
15:19:27 INFO  : 'ps7_init' command is executed.
15:19:27 INFO  : 'ps7_post_config' command is executed.
15:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:27 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:58 INFO  : Disconnected from the channel tcfchan#1.
15:22:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:22:59 INFO  : 'fpga -state' command is executed.
15:22:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:22:59 INFO  : 'jtag frequency' command is executed.
15:22:59 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:00 INFO  : Context for 'APU' is selected.
15:23:01 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:23:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:01 INFO  : Context for 'APU' is selected.
15:23:01 INFO  : 'stop' command is executed.
15:23:01 INFO  : 'ps7_init' command is executed.
15:23:01 INFO  : 'ps7_post_config' command is executed.
15:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:02 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:02 INFO  : 'con' command is executed.
15:23:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:23:02 INFO  : Disconnected from the channel tcfchan#2.
15:23:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:23:32 INFO  : 'fpga -state' command is executed.
15:23:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:23:32 INFO  : 'jtag frequency' command is executed.
15:23:32 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:32 INFO  : Context for 'APU' is selected.
15:23:34 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:23:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:34 INFO  : Context for 'APU' is selected.
15:23:34 INFO  : 'stop' command is executed.
15:23:35 INFO  : 'ps7_init' command is executed.
15:23:35 INFO  : 'ps7_post_config' command is executed.
15:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:35 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:06 INFO  : Disconnected from the channel tcfchan#3.
15:24:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:07 INFO  : 'fpga -state' command is executed.
15:24:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:07 INFO  : 'jtag frequency' command is executed.
15:24:07 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:07 INFO  : Context for 'APU' is selected.
15:24:09 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:24:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:09 INFO  : Context for 'APU' is selected.
15:24:09 INFO  : 'stop' command is executed.
15:24:09 INFO  : 'ps7_init' command is executed.
15:24:09 INFO  : 'ps7_post_config' command is executed.
15:24:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:10 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:45 INFO  : Registering command handlers for SDK TCF services
15:24:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\VLSILAB\Documents\FPGA_Design\Lab06\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
15:24:47 INFO  : XSCT server has started successfully.
15:24:47 INFO  : Successfully done setting XSCT server connection channel  
15:24:48 INFO  : Successfully done setting SDK workspace  
15:24:48 INFO  : Processing command line option -hwspec C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf.
15:24:48 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
15:25:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:25:51 INFO  : 'fpga -state' command is executed.
15:25:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:25:52 INFO  : 'jtag frequency' command is executed.
15:25:52 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:25:52 INFO  : Context for 'APU' is selected.
15:25:52 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:25:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:52 INFO  : Context for 'APU' is selected.
15:25:52 INFO  : 'stop' command is executed.
15:25:52 INFO  : 'ps7_init' command is executed.
15:25:52 INFO  : 'ps7_post_config' command is executed.
15:25:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:25:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:53 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:34 INFO  : Disconnected from the channel tcfchan#1.
15:26:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:26:35 INFO  : 'fpga -state' command is executed.
15:26:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:26:36 INFO  : 'jtag frequency' command is executed.
15:26:36 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:36 INFO  : Context for 'APU' is selected.
15:26:37 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:26:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:37 INFO  : Context for 'APU' is selected.
15:26:37 INFO  : 'stop' command is executed.
15:26:38 INFO  : 'ps7_init' command is executed.
15:26:38 INFO  : 'ps7_post_config' command is executed.
15:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:26:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:38 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:04 INFO  : Disconnected from the channel tcfchan#2.
15:27:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:27:05 INFO  : 'fpga -state' command is executed.
15:27:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:27:05 INFO  : 'jtag frequency' command is executed.
15:27:05 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:05 INFO  : Context for 'APU' is selected.
15:27:07 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:27:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:07 INFO  : Context for 'APU' is selected.
15:27:07 INFO  : 'stop' command is executed.
15:27:07 INFO  : 'ps7_init' command is executed.
15:27:07 INFO  : 'ps7_post_config' command is executed.
15:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:08 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:50 INFO  : Disconnected from the channel tcfchan#3.
15:28:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:28:59 INFO  : 'fpga -state' command is executed.
15:28:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:28:59 INFO  : 'jtag frequency' command is executed.
15:28:59 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:59 INFO  : Context for 'APU' is selected.
15:29:01 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:29:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:01 INFO  : Context for 'APU' is selected.
15:29:01 INFO  : 'stop' command is executed.
15:29:01 INFO  : 'ps7_init' command is executed.
15:29:01 INFO  : 'ps7_post_config' command is executed.
15:29:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:29:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:02 INFO  : The application 'C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.sdk/memory_ctrl/Debug/memory_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:22 INFO  : Registering command handlers for SDK TCF services
13:23:25 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\FPGA_Design-master\Lab06\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
13:23:33 INFO  : XSCT server has started successfully.
13:23:52 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf.
13:24:05 INFO  : Successfully done setting XSCT server connection channel  
13:24:05 INFO  : Successfully done setting SDK workspace  
13:44:59 ERROR : The Hardware Project referenced by this BSP (sad_bsp) was not found in this workspace. As a result, this BSP will not build properly. To fix this error, please import the associated hardware project or recreate a new BSP targeting an existing hardware platform.
13:47:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:47:47 INFO  : 'fpga -state' command is executed.
13:47:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:47:47 INFO  : 'jtag frequency' command is executed.
13:47:47 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:47:47 INFO  : Context for 'APU' is selected.
13:47:47 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:47:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:48 INFO  : Context for 'APU' is selected.
13:47:48 INFO  : 'stop' command is executed.
13:47:48 INFO  : 'ps7_init' command is executed.
13:47:48 INFO  : 'ps7_post_config' command is executed.
13:47:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:47:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:49 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:49 INFO  : 'con' command is executed.
13:47:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:47:49 INFO  : Disconnected from the channel tcfchan#1.
13:56:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:56:00 INFO  : 'fpga -state' command is executed.
13:56:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:56:01 INFO  : 'jtag frequency' command is executed.
13:56:01 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:01 INFO  : Context for 'APU' is selected.
13:56:01 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:56:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:01 INFO  : Context for 'APU' is selected.
13:56:01 INFO  : 'stop' command is executed.
13:56:01 INFO  : 'ps7_init' command is executed.
13:56:01 INFO  : 'ps7_post_config' command is executed.
13:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:02 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:02 INFO  : 'con' command is executed.
13:56:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:56:02 INFO  : Disconnected from the channel tcfchan#2.
19:34:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544268738266,  Project:1544246135442
19:34:17 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:34:21 INFO  : Copied contents of C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
19:34:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:34:29 INFO  : Clearing existing target manager status.
19:34:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:34:29 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:35:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:35:14 INFO  : 'fpga -state' command is executed.
19:35:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:35:14 INFO  : 'jtag frequency' command is executed.
19:35:14 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:35:14 INFO  : Context for 'APU' is selected.
19:35:14 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:35:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:14 INFO  : Context for 'APU' is selected.
19:35:14 INFO  : 'stop' command is executed.
19:35:15 INFO  : 'ps7_init' command is executed.
19:35:15 INFO  : 'ps7_post_config' command is executed.
19:35:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:35:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:15 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:15 INFO  : 'con' command is executed.
19:35:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:35:15 INFO  : Disconnected from the channel tcfchan#3.
19:35:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:35:33 INFO  : 'fpga -state' command is executed.
19:35:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:35:34 INFO  : 'jtag frequency' command is executed.
19:35:34 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:35:34 INFO  : Context for 'APU' is selected.
19:35:34 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:35:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:34 INFO  : Context for 'APU' is selected.
19:35:34 INFO  : 'stop' command is executed.
19:35:34 INFO  : 'ps7_init' command is executed.
19:35:34 INFO  : 'ps7_post_config' command is executed.
19:35:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:35:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:35 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:35 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:35 INFO  : 'con' command is executed.
19:35:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:35:35 INFO  : Disconnected from the channel tcfchan#4.
19:54:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:54:46 INFO  : 'fpga -state' command is executed.
19:54:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:54:47 INFO  : 'jtag frequency' command is executed.
19:54:47 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:47 INFO  : Context for 'APU' is selected.
19:54:47 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:54:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:47 INFO  : Context for 'APU' is selected.
19:54:47 INFO  : 'stop' command is executed.
19:54:47 INFO  : 'ps7_init' command is executed.
19:54:47 INFO  : 'ps7_post_config' command is executed.
19:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:48 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:48 INFO  : 'con' command is executed.
19:54:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:54:48 INFO  : Disconnected from the channel tcfchan#5.
19:56:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:56:18 INFO  : 'fpga -state' command is executed.
19:56:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:56:18 INFO  : 'jtag frequency' command is executed.
19:56:18 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:56:18 INFO  : Context for 'APU' is selected.
19:56:18 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:56:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:18 INFO  : Context for 'APU' is selected.
19:56:18 INFO  : 'stop' command is executed.
19:56:19 INFO  : 'ps7_init' command is executed.
19:56:19 INFO  : 'ps7_post_config' command is executed.
19:56:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:56:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:19 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:19 INFO  : 'con' command is executed.
19:56:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:56:19 INFO  : Disconnected from the channel tcfchan#6.
19:56:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:56:48 INFO  : 'fpga -state' command is executed.
19:56:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:56:48 INFO  : 'jtag frequency' command is executed.
19:56:48 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:56:48 INFO  : Context for 'APU' is selected.
19:56:48 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:56:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:49 INFO  : Context for 'APU' is selected.
19:56:49 INFO  : 'stop' command is executed.
19:56:49 INFO  : 'ps7_init' command is executed.
19:56:49 INFO  : 'ps7_post_config' command is executed.
19:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:49 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:49 INFO  : 'con' command is executed.
19:56:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:56:49 INFO  : Disconnected from the channel tcfchan#7.
19:57:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:57:49 INFO  : 'fpga -state' command is executed.
19:57:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:57:50 INFO  : 'jtag frequency' command is executed.
19:57:50 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:57:50 INFO  : Context for 'APU' is selected.
19:57:50 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
19:57:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:50 INFO  : Context for 'APU' is selected.
19:57:50 INFO  : 'stop' command is executed.
19:57:50 INFO  : 'ps7_init' command is executed.
19:57:50 INFO  : 'ps7_post_config' command is executed.
19:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:51 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:51 INFO  : 'con' command is executed.
19:57:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:57:51 INFO  : Disconnected from the channel tcfchan#8.
20:01:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:01:15 INFO  : 'fpga -state' command is executed.
20:01:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:01:16 INFO  : 'jtag frequency' command is executed.
20:01:16 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:01:16 INFO  : Context for 'APU' is selected.
20:01:16 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:01:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:16 INFO  : Context for 'APU' is selected.
20:01:16 INFO  : 'stop' command is executed.
20:01:16 INFO  : 'ps7_init' command is executed.
20:01:16 INFO  : 'ps7_post_config' command is executed.
20:01:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:01:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:17 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:17 INFO  : 'con' command is executed.
20:01:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:01:17 INFO  : Disconnected from the channel tcfchan#9.
20:02:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:02:31 INFO  : 'fpga -state' command is executed.
20:02:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:02:32 INFO  : 'jtag frequency' command is executed.
20:02:32 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:32 INFO  : Context for 'APU' is selected.
20:02:32 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:02:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:32 INFO  : Context for 'APU' is selected.
20:02:32 INFO  : 'stop' command is executed.
20:02:32 INFO  : 'ps7_init' command is executed.
20:02:32 INFO  : 'ps7_post_config' command is executed.
20:02:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:02:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:32 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:32 INFO  : 'con' command is executed.
20:02:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:02:33 INFO  : Disconnected from the channel tcfchan#10.
20:04:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:04:59 INFO  : 'fpga -state' command is executed.
20:04:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:05:00 INFO  : 'jtag frequency' command is executed.
20:05:00 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:00 INFO  : Context for 'APU' is selected.
20:05:00 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:05:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:00 INFO  : Context for 'APU' is selected.
20:05:00 INFO  : 'stop' command is executed.
20:05:00 INFO  : 'ps7_init' command is executed.
20:05:00 INFO  : 'ps7_post_config' command is executed.
20:05:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:05:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:01 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:01 INFO  : 'con' command is executed.
20:05:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:05:01 INFO  : Disconnected from the channel tcfchan#11.
20:05:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:05:22 INFO  : 'fpga -state' command is executed.
20:05:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:05:23 INFO  : 'jtag frequency' command is executed.
20:05:23 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:23 INFO  : Context for 'APU' is selected.
20:05:23 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:05:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:23 INFO  : Context for 'APU' is selected.
20:05:23 INFO  : 'stop' command is executed.
20:05:23 INFO  : 'ps7_init' command is executed.
20:05:23 INFO  : 'ps7_post_config' command is executed.
20:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:23 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:24 INFO  : 'con' command is executed.
20:05:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:05:24 INFO  : Disconnected from the channel tcfchan#12.
20:10:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:10:17 INFO  : 'fpga -state' command is executed.
20:10:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:10:17 INFO  : 'jtag frequency' command is executed.
20:10:17 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:10:17 INFO  : Context for 'APU' is selected.
20:10:17 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:10:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:10:17 INFO  : Context for 'APU' is selected.
20:10:17 INFO  : 'stop' command is executed.
20:10:18 INFO  : 'ps7_init' command is executed.
20:10:18 INFO  : 'ps7_post_config' command is executed.
20:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:18 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:10:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:10:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

20:10:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:10:18 INFO  : 'con' command is executed.
20:10:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:10:18 INFO  : Disconnected from the channel tcfchan#13.
20:13:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:13:03 INFO  : 'fpga -state' command is executed.
20:13:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:13:04 INFO  : 'jtag frequency' command is executed.
20:13:04 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:13:04 INFO  : Context for 'APU' is selected.
20:13:04 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:13:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:04 INFO  : Context for 'APU' is selected.
20:13:04 INFO  : 'stop' command is executed.
20:13:04 INFO  : 'ps7_init' command is executed.
20:13:04 INFO  : 'ps7_post_config' command is executed.
20:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:13:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:05 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:05 INFO  : 'con' command is executed.
20:13:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:13:05 INFO  : Disconnected from the channel tcfchan#14.
20:15:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:15:24 INFO  : 'fpga -state' command is executed.
20:15:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:15:24 INFO  : 'jtag frequency' command is executed.
20:15:24 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:24 INFO  : Context for 'APU' is selected.
20:15:25 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:15:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:25 INFO  : Context for 'APU' is selected.
20:15:25 INFO  : 'stop' command is executed.
20:15:25 INFO  : 'ps7_init' command is executed.
20:15:25 INFO  : 'ps7_post_config' command is executed.
20:15:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:15:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:25 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:25 INFO  : 'con' command is executed.
20:15:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:15:26 INFO  : Disconnected from the channel tcfchan#15.
20:16:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:16:59 INFO  : 'fpga -state' command is executed.
20:16:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:17:00 INFO  : 'jtag frequency' command is executed.
20:17:00 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:17:00 INFO  : Context for 'APU' is selected.
20:17:00 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:17:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:00 INFO  : Context for 'APU' is selected.
20:17:00 INFO  : 'stop' command is executed.
20:17:00 INFO  : 'ps7_init' command is executed.
20:17:00 INFO  : 'ps7_post_config' command is executed.
20:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:00 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:00 INFO  : 'con' command is executed.
20:17:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:17:01 INFO  : Disconnected from the channel tcfchan#16.
20:19:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:19:02 INFO  : 'fpga -state' command is executed.
20:19:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:19:02 INFO  : 'jtag frequency' command is executed.
20:19:02 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:19:02 INFO  : Context for 'APU' is selected.
20:19:02 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:19:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:02 INFO  : Context for 'APU' is selected.
20:19:02 INFO  : 'stop' command is executed.
20:19:03 INFO  : 'ps7_init' command is executed.
20:19:03 INFO  : 'ps7_post_config' command is executed.
20:19:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:19:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:03 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:03 INFO  : 'con' command is executed.
20:19:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:19:03 INFO  : Disconnected from the channel tcfchan#17.
20:22:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:22:33 INFO  : 'fpga -state' command is executed.
20:22:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:22:34 INFO  : 'jtag frequency' command is executed.
20:22:34 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:34 INFO  : Context for 'APU' is selected.
20:22:34 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:22:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:34 INFO  : Context for 'APU' is selected.
20:22:34 INFO  : 'stop' command is executed.
20:22:34 INFO  : 'ps7_init' command is executed.
20:22:34 INFO  : 'ps7_post_config' command is executed.
20:22:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:35 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:35 INFO  : 'con' command is executed.
20:22:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:22:35 INFO  : Disconnected from the channel tcfchan#18.
20:26:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:26:31 INFO  : 'fpga -state' command is executed.
20:26:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:26:32 INFO  : 'jtag frequency' command is executed.
20:26:32 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:26:32 INFO  : Context for 'APU' is selected.
20:26:32 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:26:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:26:32 INFO  : Context for 'APU' is selected.
20:26:32 INFO  : 'stop' command is executed.
20:26:32 INFO  : 'ps7_init' command is executed.
20:26:32 INFO  : 'ps7_post_config' command is executed.
20:26:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:26:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:33 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:26:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:26:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:26:33 INFO  : 'con' command is executed.
20:26:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:26:33 INFO  : Disconnected from the channel tcfchan#19.
20:30:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:30:33 INFO  : 'fpga -state' command is executed.
20:30:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:30:33 INFO  : 'jtag frequency' command is executed.
20:30:33 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:30:33 INFO  : Context for 'APU' is selected.
20:30:33 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:30:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:33 INFO  : Context for 'APU' is selected.
20:30:33 INFO  : 'stop' command is executed.
20:30:33 INFO  : 'ps7_init' command is executed.
20:30:33 INFO  : 'ps7_post_config' command is executed.
20:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:34 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:34 INFO  : 'con' command is executed.
20:30:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:30:34 INFO  : Disconnected from the channel tcfchan#20.
20:50:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544273234424,  Project:1544268738266
20:50:06 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:50:32 INFO  : Copied contents of C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
20:50:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:50:40 INFO  : Clearing existing target manager status.
20:50:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:50:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:52:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:52:07 INFO  : 'fpga -state' command is executed.
20:52:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:52:07 INFO  : 'jtag frequency' command is executed.
20:52:07 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:52:07 INFO  : Context for 'APU' is selected.
20:52:08 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:52:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:08 INFO  : Context for 'APU' is selected.
20:52:08 INFO  : 'stop' command is executed.
20:52:08 INFO  : 'ps7_init' command is executed.
20:52:08 INFO  : 'ps7_post_config' command is executed.
20:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:08 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:09 INFO  : 'con' command is executed.
20:52:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:52:09 INFO  : Disconnected from the channel tcfchan#21.
20:52:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:52:27 INFO  : 'fpga -state' command is executed.
20:52:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:52:27 INFO  : 'jtag frequency' command is executed.
20:52:27 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:52:27 INFO  : Context for 'APU' is selected.
20:52:27 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:52:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:27 INFO  : Context for 'APU' is selected.
20:52:27 INFO  : 'stop' command is executed.
20:52:28 INFO  : 'ps7_init' command is executed.
20:52:28 INFO  : 'ps7_post_config' command is executed.
20:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:28 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:28 INFO  : 'con' command is executed.
20:52:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:52:28 INFO  : Disconnected from the channel tcfchan#22.
20:53:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:53:46 INFO  : 'fpga -state' command is executed.
20:53:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:53:46 INFO  : 'jtag frequency' command is executed.
20:53:46 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:53:46 INFO  : Context for 'APU' is selected.
20:53:46 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:53:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:46 INFO  : Context for 'APU' is selected.
20:53:46 INFO  : 'stop' command is executed.
20:53:47 INFO  : 'ps7_init' command is executed.
20:53:47 INFO  : 'ps7_post_config' command is executed.
20:53:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:53:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:47 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:47 INFO  : 'con' command is executed.
20:53:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:53:47 INFO  : Disconnected from the channel tcfchan#23.
20:55:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:55:22 INFO  : 'fpga -state' command is executed.
20:55:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:55:23 INFO  : 'jtag frequency' command is executed.
20:55:23 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:55:23 INFO  : Context for 'APU' is selected.
20:55:23 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
20:55:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:23 INFO  : Context for 'APU' is selected.
20:55:23 INFO  : 'stop' command is executed.
20:55:23 INFO  : 'ps7_init' command is executed.
20:55:23 INFO  : 'ps7_post_config' command is executed.
20:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:24 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:24 INFO  : 'con' command is executed.
20:55:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:55:24 INFO  : Disconnected from the channel tcfchan#24.
21:03:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:03:09 INFO  : 'fpga -state' command is executed.
21:03:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:03:10 INFO  : 'jtag frequency' command is executed.
21:03:10 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:03:10 INFO  : Context for 'APU' is selected.
21:03:10 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:03:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:10 INFO  : Context for 'APU' is selected.
21:03:10 INFO  : 'stop' command is executed.
21:03:10 INFO  : 'ps7_init' command is executed.
21:03:10 INFO  : 'ps7_post_config' command is executed.
21:03:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:03:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:11 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:11 INFO  : 'con' command is executed.
21:03:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:03:11 INFO  : Disconnected from the channel tcfchan#25.
21:04:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:04:52 INFO  : 'fpga -state' command is executed.
21:04:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:04:53 INFO  : 'jtag frequency' command is executed.
21:04:53 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:53 INFO  : Context for 'APU' is selected.
21:04:53 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:04:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:53 INFO  : Context for 'APU' is selected.
21:04:53 INFO  : 'stop' command is executed.
21:04:53 INFO  : 'ps7_init' command is executed.
21:04:53 INFO  : 'ps7_post_config' command is executed.
21:04:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:54 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:54 INFO  : 'con' command is executed.
21:04:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:04:54 INFO  : Disconnected from the channel tcfchan#26.
21:07:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:07:45 INFO  : 'fpga -state' command is executed.
21:07:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:07:46 INFO  : 'jtag frequency' command is executed.
21:07:46 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:46 INFO  : Context for 'APU' is selected.
21:07:46 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:07:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:46 INFO  : Context for 'APU' is selected.
21:07:46 INFO  : 'stop' command is executed.
21:07:46 INFO  : 'ps7_init' command is executed.
21:07:46 INFO  : 'ps7_post_config' command is executed.
21:07:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:07:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:47 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:47 INFO  : 'con' command is executed.
21:07:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:07:47 INFO  : Disconnected from the channel tcfchan#27.
21:11:06 INFO  : Registering command handlers for SDK TCF services
21:11:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\FPGA_Design-master\Lab06\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
21:11:16 INFO  : XSCT server has started successfully.
21:11:16 INFO  : Successfully done setting XSCT server connection channel  
21:11:38 INFO  : Successfully done setting SDK workspace  
21:11:38 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf.
21:11:41 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
21:12:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:12:33 INFO  : 'fpga -state' command is executed.
21:12:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:12:34 INFO  : 'jtag frequency' command is executed.
21:12:34 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:12:34 INFO  : Context for 'APU' is selected.
21:12:34 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:12:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:34 INFO  : Context for 'APU' is selected.
21:12:34 INFO  : 'stop' command is executed.
21:12:35 INFO  : 'ps7_init' command is executed.
21:12:35 INFO  : 'ps7_post_config' command is executed.
21:12:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:36 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:36 INFO  : 'con' command is executed.
21:12:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:12:37 INFO  : Disconnected from the channel tcfchan#1.
21:13:35 INFO  : Registering command handlers for SDK TCF services
21:13:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\FPGA_Design-master\Lab06\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
21:13:41 INFO  : XSCT server has started successfully.
21:13:42 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf.
21:13:42 INFO  : Successfully done setting XSCT server connection channel  
21:13:42 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
21:13:42 INFO  : Successfully done setting SDK workspace  
21:13:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:13:55 INFO  : 'fpga -state' command is executed.
21:13:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:13:55 INFO  : 'jtag frequency' command is executed.
21:13:55 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:55 INFO  : Context for 'APU' is selected.
21:13:55 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:13:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:55 INFO  : Context for 'APU' is selected.
21:13:55 INFO  : 'stop' command is executed.
21:13:56 INFO  : 'ps7_init' command is executed.
21:13:56 INFO  : 'ps7_post_config' command is executed.
21:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:56 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:56 INFO  : 'con' command is executed.
21:13:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:13:56 INFO  : Disconnected from the channel tcfchan#1.
21:14:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:14:24 INFO  : 'fpga -state' command is executed.
21:14:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:14:24 INFO  : 'jtag frequency' command is executed.
21:14:24 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:14:24 INFO  : Context for 'APU' is selected.
21:14:27 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:14:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:27 INFO  : Context for 'APU' is selected.
21:14:27 INFO  : 'stop' command is executed.
21:14:28 INFO  : 'ps7_init' command is executed.
21:14:28 INFO  : 'ps7_post_config' command is executed.
21:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:28 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:28 INFO  : 'con' command is executed.
21:14:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:14:28 INFO  : Disconnected from the channel tcfchan#2.
21:15:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:15:20 INFO  : 'fpga -state' command is executed.
21:15:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:15:21 INFO  : 'jtag frequency' command is executed.
21:15:21 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:15:21 INFO  : Context for 'APU' is selected.
21:15:21 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:15:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:21 INFO  : Context for 'APU' is selected.
21:15:21 INFO  : 'stop' command is executed.
21:15:21 INFO  : 'ps7_init' command is executed.
21:15:22 INFO  : 'ps7_post_config' command is executed.
21:15:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:15:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:22 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:22 INFO  : 'con' command is executed.
21:15:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:15:22 INFO  : Disconnected from the channel tcfchan#3.
21:16:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:16:18 INFO  : 'fpga -state' command is executed.
21:16:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:16:19 INFO  : 'jtag frequency' command is executed.
21:16:19 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:16:19 INFO  : Context for 'APU' is selected.
21:16:19 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:16:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:19 INFO  : Context for 'APU' is selected.
21:16:20 INFO  : 'stop' command is executed.
21:16:20 INFO  : 'ps7_init' command is executed.
21:16:20 INFO  : 'ps7_post_config' command is executed.
21:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:16:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:21 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:21 INFO  : 'con' command is executed.
21:16:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:16:21 INFO  : Disconnected from the channel tcfchan#4.
21:19:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:19:51 INFO  : 'fpga -state' command is executed.
21:19:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:19:52 INFO  : 'jtag frequency' command is executed.
21:19:52 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:52 INFO  : Context for 'APU' is selected.
21:19:52 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:19:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:52 INFO  : Context for 'APU' is selected.
21:19:52 INFO  : 'stop' command is executed.
21:19:53 INFO  : 'ps7_init' command is executed.
21:19:53 INFO  : 'ps7_post_config' command is executed.
21:19:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:19:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:53 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:53 INFO  : 'con' command is executed.
21:19:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:19:53 INFO  : Disconnected from the channel tcfchan#5.
21:22:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:22:10 INFO  : 'fpga -state' command is executed.
21:22:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:22:11 INFO  : 'jtag frequency' command is executed.
21:22:11 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:22:11 INFO  : Context for 'APU' is selected.
21:22:11 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:22:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:11 INFO  : Context for 'APU' is selected.
21:22:11 INFO  : 'stop' command is executed.
21:22:11 INFO  : 'ps7_init' command is executed.
21:22:11 INFO  : 'ps7_post_config' command is executed.
21:22:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:22:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:12 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:22:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:12 INFO  : 'con' command is executed.
21:22:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:22:12 INFO  : Disconnected from the channel tcfchan#6.
22:32:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544279508221,  Project:1544273234424
22:32:30 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:34:53 INFO  : Copied contents of C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
22:35:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:35:02 INFO  : Clearing existing target manager status.
22:35:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:35:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:35:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:35:32 INFO  : 'fpga -state' command is executed.
22:35:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:35:32 INFO  : 'jtag frequency' command is executed.
22:35:32 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:35:32 INFO  : Context for 'APU' is selected.
22:35:32 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:35:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:35:32 INFO  : Context for 'APU' is selected.
22:35:32 INFO  : 'stop' command is executed.
22:35:33 INFO  : 'ps7_init' command is executed.
22:35:33 INFO  : 'ps7_post_config' command is executed.
22:35:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:35:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:33 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:35:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:35:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

22:35:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:33 INFO  : 'con' command is executed.
22:35:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:35:33 INFO  : Disconnected from the channel tcfchan#7.
22:39:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:39:02 INFO  : 'fpga -state' command is executed.
22:39:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:39:03 INFO  : 'jtag frequency' command is executed.
22:39:03 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:39:03 INFO  : Context for 'APU' is selected.
22:39:03 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:39:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:03 INFO  : Context for 'APU' is selected.
22:39:03 INFO  : 'stop' command is executed.
22:39:03 INFO  : 'ps7_init' command is executed.
22:39:03 INFO  : 'ps7_post_config' command is executed.
22:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:04 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:04 INFO  : 'con' command is executed.
22:39:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:39:04 INFO  : Disconnected from the channel tcfchan#8.
22:42:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:42:16 INFO  : 'fpga -state' command is executed.
22:42:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:42:16 INFO  : 'jtag frequency' command is executed.
22:42:16 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:42:16 INFO  : Context for 'APU' is selected.
22:42:16 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:42:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:16 INFO  : Context for 'APU' is selected.
22:42:16 INFO  : 'stop' command is executed.
22:42:17 INFO  : 'ps7_init' command is executed.
22:42:17 INFO  : 'ps7_post_config' command is executed.
22:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:17 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:17 INFO  : 'con' command is executed.
22:42:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:42:17 INFO  : Disconnected from the channel tcfchan#9.
22:46:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:46:43 INFO  : 'fpga -state' command is executed.
22:46:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:46:43 INFO  : 'jtag frequency' command is executed.
22:46:43 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:46:43 INFO  : Context for 'APU' is selected.
22:46:43 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:46:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:43 INFO  : Context for 'APU' is selected.
22:46:43 INFO  : 'stop' command is executed.
22:46:44 INFO  : 'ps7_init' command is executed.
22:46:44 INFO  : 'ps7_post_config' command is executed.
22:46:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:46:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:44 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:44 INFO  : 'con' command is executed.
22:46:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:46:44 INFO  : Disconnected from the channel tcfchan#10.
22:59:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:59:19 INFO  : 'fpga -state' command is executed.
22:59:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:59:20 INFO  : 'jtag frequency' command is executed.
22:59:20 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:20 INFO  : Context for 'APU' is selected.
22:59:20 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:59:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:20 INFO  : Context for 'APU' is selected.
22:59:20 INFO  : 'stop' command is executed.
22:59:20 INFO  : 'ps7_init' command is executed.
22:59:20 INFO  : 'ps7_post_config' command is executed.
22:59:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:20 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:21 INFO  : 'con' command is executed.
22:59:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:59:21 INFO  : Disconnected from the channel tcfchan#11.
22:59:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:59:39 INFO  : 'fpga -state' command is executed.
22:59:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:59:39 INFO  : 'jtag frequency' command is executed.
22:59:39 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:39 INFO  : Context for 'APU' is selected.
22:59:39 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
22:59:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:39 INFO  : Context for 'APU' is selected.
22:59:39 INFO  : 'stop' command is executed.
22:59:40 INFO  : 'ps7_init' command is executed.
22:59:40 INFO  : 'ps7_post_config' command is executed.
22:59:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:40 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:40 INFO  : 'con' command is executed.
22:59:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:59:40 INFO  : Disconnected from the channel tcfchan#12.
23:00:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:00:31 INFO  : 'fpga -state' command is executed.
23:00:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:00:31 INFO  : 'jtag frequency' command is executed.
23:00:31 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:00:31 INFO  : Context for 'APU' is selected.
23:00:31 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:00:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:00:31 INFO  : Context for 'APU' is selected.
23:00:31 INFO  : 'stop' command is executed.
23:00:32 INFO  : 'ps7_init' command is executed.
23:00:32 INFO  : 'ps7_post_config' command is executed.
23:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:32 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:00:32 INFO  : 'configparams force-mem-access 0' command is executed.
23:00:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

23:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:32 INFO  : 'con' command is executed.
23:00:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:00:32 INFO  : Disconnected from the channel tcfchan#13.
23:00:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:00:55 INFO  : 'fpga -state' command is executed.
23:00:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:00:55 INFO  : 'jtag frequency' command is executed.
23:00:55 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:00:55 INFO  : Context for 'APU' is selected.
23:00:55 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:00:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:00:55 INFO  : Context for 'APU' is selected.
23:00:55 INFO  : 'stop' command is executed.
23:00:55 INFO  : 'ps7_init' command is executed.
23:00:56 INFO  : 'ps7_post_config' command is executed.
23:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:56 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:00:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:00:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

23:00:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:56 INFO  : 'con' command is executed.
23:00:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:00:56 INFO  : Disconnected from the channel tcfchan#14.
23:01:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:01:38 INFO  : 'fpga -state' command is executed.
23:01:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:01:38 INFO  : 'jtag frequency' command is executed.
23:01:38 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:01:38 INFO  : Context for 'APU' is selected.
23:01:38 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:01:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:01:38 INFO  : Context for 'APU' is selected.
23:01:38 INFO  : 'stop' command is executed.
23:01:39 INFO  : 'ps7_init' command is executed.
23:01:39 INFO  : 'ps7_post_config' command is executed.
23:01:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:01:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:39 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:01:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:01:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

23:01:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:39 INFO  : 'con' command is executed.
23:01:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:01:39 INFO  : Disconnected from the channel tcfchan#15.
23:04:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:04:13 INFO  : 'fpga -state' command is executed.
23:04:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:04:14 INFO  : 'jtag frequency' command is executed.
23:04:14 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:04:14 INFO  : Context for 'APU' is selected.
23:04:14 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:04:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:14 INFO  : Context for 'APU' is selected.
23:04:14 INFO  : 'stop' command is executed.
23:04:14 INFO  : 'ps7_init' command is executed.
23:04:14 INFO  : 'ps7_post_config' command is executed.
23:04:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:04:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:15 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:15 INFO  : 'con' command is executed.
23:04:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:04:15 INFO  : Disconnected from the channel tcfchan#16.
23:04:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:04:31 INFO  : 'fpga -state' command is executed.
23:04:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:04:32 INFO  : 'jtag frequency' command is executed.
23:04:32 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:04:32 INFO  : Context for 'APU' is selected.
23:04:32 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:04:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:32 INFO  : Context for 'APU' is selected.
23:04:32 INFO  : 'stop' command is executed.
23:04:32 INFO  : 'ps7_init' command is executed.
23:04:32 INFO  : 'ps7_post_config' command is executed.
23:04:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:04:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:32 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:32 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:33 INFO  : 'con' command is executed.
23:04:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:04:33 INFO  : Disconnected from the channel tcfchan#17.
23:06:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:06:01 INFO  : 'fpga -state' command is executed.
23:06:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:06:02 INFO  : 'jtag frequency' command is executed.
23:06:02 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:06:02 INFO  : Context for 'APU' is selected.
23:06:02 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:06:02 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:02 INFO  : Context for 'APU' is selected.
23:06:02 INFO  : 'stop' command is executed.
23:06:03 INFO  : 'ps7_init' command is executed.
23:06:03 INFO  : 'ps7_post_config' command is executed.
23:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:03 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:03 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:03 INFO  : 'con' command is executed.
23:06:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:06:03 INFO  : Disconnected from the channel tcfchan#18.
23:06:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:06:17 INFO  : 'fpga -state' command is executed.
23:06:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:06:18 INFO  : 'jtag frequency' command is executed.
23:06:18 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:06:18 INFO  : Context for 'APU' is selected.
23:06:18 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:06:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:18 INFO  : Context for 'APU' is selected.
23:06:18 INFO  : 'stop' command is executed.
23:06:18 INFO  : 'ps7_init' command is executed.
23:06:18 INFO  : 'ps7_post_config' command is executed.
23:06:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:06:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:19 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:19 INFO  : 'con' command is executed.
23:06:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:06:19 INFO  : Disconnected from the channel tcfchan#19.
23:06:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:06:46 INFO  : 'fpga -state' command is executed.
23:06:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:06:46 INFO  : 'jtag frequency' command is executed.
23:06:46 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:06:46 INFO  : Context for 'APU' is selected.
23:06:46 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:06:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:46 INFO  : Context for 'APU' is selected.
23:06:46 INFO  : 'stop' command is executed.
23:06:46 INFO  : 'ps7_init' command is executed.
23:06:47 INFO  : 'ps7_post_config' command is executed.
23:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:47 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:47 INFO  : 'con' command is executed.
23:06:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:06:47 INFO  : Disconnected from the channel tcfchan#20.
23:07:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:07:09 INFO  : 'fpga -state' command is executed.
23:07:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:07:09 INFO  : 'jtag frequency' command is executed.
23:07:09 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:07:09 INFO  : Context for 'APU' is selected.
23:07:10 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:07:10 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:10 INFO  : Context for 'APU' is selected.
23:07:10 INFO  : 'stop' command is executed.
23:07:10 INFO  : 'ps7_init' command is executed.
23:07:10 INFO  : 'ps7_post_config' command is executed.
23:07:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:07:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:10 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:07:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

23:07:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:10 INFO  : 'con' command is executed.
23:07:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:07:11 INFO  : Disconnected from the channel tcfchan#21.
23:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:24:24 INFO  : 'fpga -state' command is executed.
23:24:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:24:24 INFO  : 'jtag frequency' command is executed.
23:24:24 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:24:24 INFO  : Context for 'APU' is selected.
23:24:24 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:24:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:24 INFO  : Context for 'APU' is selected.
23:24:24 INFO  : 'stop' command is executed.
23:24:25 INFO  : 'ps7_init' command is executed.
23:24:25 INFO  : 'ps7_post_config' command is executed.
23:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:25 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:25 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:25 INFO  : 'con' command is executed.
23:24:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:24:25 INFO  : Disconnected from the channel tcfchan#22.
23:28:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:28:00 INFO  : 'fpga -state' command is executed.
23:28:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:28:01 INFO  : 'jtag frequency' command is executed.
23:28:01 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:28:01 INFO  : Context for 'APU' is selected.
23:28:01 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:28:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:01 INFO  : Context for 'APU' is selected.
23:28:01 INFO  : 'stop' command is executed.
23:28:01 INFO  : 'ps7_init' command is executed.
23:28:01 INFO  : 'ps7_post_config' command is executed.
23:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:02 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:02 INFO  : 'con' command is executed.
23:28:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:28:02 INFO  : Disconnected from the channel tcfchan#23.
23:38:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:38:46 INFO  : 'fpga -state' command is executed.
23:38:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:38:46 INFO  : 'jtag frequency' command is executed.
23:38:46 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:38:46 INFO  : Context for 'APU' is selected.
23:38:46 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:38:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:46 INFO  : Context for 'APU' is selected.
23:38:46 INFO  : 'stop' command is executed.
23:38:47 INFO  : 'ps7_init' command is executed.
23:38:47 INFO  : 'ps7_post_config' command is executed.
23:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:47 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:47 INFO  : 'con' command is executed.
23:38:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:38:47 INFO  : Disconnected from the channel tcfchan#24.
23:39:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:39:10 INFO  : 'fpga -state' command is executed.
23:39:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:39:10 INFO  : 'jtag frequency' command is executed.
23:39:11 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:11 INFO  : Context for 'APU' is selected.
23:39:11 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:39:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:11 INFO  : Context for 'APU' is selected.
23:39:11 INFO  : 'stop' command is executed.
23:39:11 INFO  : 'ps7_init' command is executed.
23:39:11 INFO  : 'ps7_post_config' command is executed.
23:39:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:39:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:12 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:12 INFO  : 'con' command is executed.
23:39:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:39:12 INFO  : Disconnected from the channel tcfchan#25.
23:39:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:39:17 INFO  : 'fpga -state' command is executed.
23:39:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:39:18 INFO  : 'jtag frequency' command is executed.
23:39:18 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:18 INFO  : Context for 'APU' is selected.
23:39:18 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:39:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:18 INFO  : Context for 'APU' is selected.
23:39:18 INFO  : 'stop' command is executed.
23:39:19 INFO  : 'ps7_init' command is executed.
23:39:19 INFO  : 'ps7_post_config' command is executed.
23:39:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:39:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:19 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:19 INFO  : 'con' command is executed.
23:39:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:39:19 INFO  : Disconnected from the channel tcfchan#26.
23:39:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:39:21 INFO  : 'fpga -state' command is executed.
23:39:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:39:22 INFO  : 'jtag frequency' command is executed.
23:39:22 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:22 INFO  : Context for 'APU' is selected.
23:39:22 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:39:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:22 INFO  : Context for 'APU' is selected.
23:39:22 INFO  : 'stop' command is executed.
23:39:22 INFO  : 'ps7_init' command is executed.
23:39:22 INFO  : 'ps7_post_config' command is executed.
23:39:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:39:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:23 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:23 INFO  : 'con' command is executed.
23:39:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:39:23 INFO  : Disconnected from the channel tcfchan#27.
23:51:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544284257203,  Project:1544279508221
23:51:25 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:51:32 INFO  : Copied contents of C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
23:51:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:51:40 INFO  : Clearing existing target manager status.
23:51:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:51:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:51:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:51:55 INFO  : 'fpga -state' command is executed.
23:51:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:51:55 INFO  : 'jtag frequency' command is executed.
23:51:55 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:51:55 INFO  : Context for 'APU' is selected.
23:51:55 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:51:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:55 INFO  : Context for 'APU' is selected.
23:51:55 INFO  : 'stop' command is executed.
23:51:56 INFO  : 'ps7_init' command is executed.
23:51:56 INFO  : 'ps7_post_config' command is executed.
23:51:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:51:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:56 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:56 INFO  : 'con' command is executed.
23:51:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:51:56 INFO  : Disconnected from the channel tcfchan#28.
23:52:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:52:09 INFO  : 'fpga -state' command is executed.
23:52:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:52:09 INFO  : 'jtag frequency' command is executed.
23:52:09 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:52:09 INFO  : Context for 'APU' is selected.
23:52:09 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:52:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:09 INFO  : Context for 'APU' is selected.
23:52:09 INFO  : 'stop' command is executed.
23:52:09 INFO  : 'ps7_init' command is executed.
23:52:09 INFO  : 'ps7_post_config' command is executed.
23:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:10 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:10 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:10 INFO  : 'con' command is executed.
23:52:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:52:10 INFO  : Disconnected from the channel tcfchan#29.
23:53:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:53:07 INFO  : 'fpga -state' command is executed.
23:53:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:53:07 INFO  : 'jtag frequency' command is executed.
23:53:08 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:53:08 INFO  : Context for 'APU' is selected.
23:53:08 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:53:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:08 INFO  : Context for 'APU' is selected.
23:53:08 INFO  : 'stop' command is executed.
23:53:08 INFO  : 'ps7_init' command is executed.
23:53:08 INFO  : 'ps7_post_config' command is executed.
23:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:08 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:09 INFO  : 'con' command is executed.
23:53:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:53:09 INFO  : Disconnected from the channel tcfchan#30.
23:53:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:53:22 INFO  : 'fpga -state' command is executed.
23:53:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:53:22 INFO  : 'jtag frequency' command is executed.
23:53:22 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:53:22 INFO  : Context for 'APU' is selected.
23:53:22 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
23:53:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:22 INFO  : Context for 'APU' is selected.
23:53:23 INFO  : 'stop' command is executed.
23:53:23 INFO  : 'ps7_init' command is executed.
23:53:23 INFO  : 'ps7_post_config' command is executed.
23:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:23 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:23 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:23 INFO  : 'con' command is executed.
23:53:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:53:23 INFO  : Disconnected from the channel tcfchan#31.
00:44:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544287394059,  Project:1544284257203
00:44:20 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:44:33 INFO  : Copied contents of C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
00:44:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:44:40 INFO  : Clearing existing target manager status.
00:44:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:44:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:45:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:45:10 INFO  : 'fpga -state' command is executed.
00:45:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:45:10 INFO  : 'jtag frequency' command is executed.
00:45:11 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:45:11 INFO  : Context for 'APU' is selected.
00:45:11 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:45:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:11 INFO  : Context for 'APU' is selected.
00:45:11 INFO  : 'stop' command is executed.
00:45:11 INFO  : 'ps7_init' command is executed.
00:45:11 INFO  : 'ps7_post_config' command is executed.
00:45:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:45:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:12 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:12 INFO  : 'con' command is executed.
00:45:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:45:12 INFO  : Disconnected from the channel tcfchan#32.
00:46:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:46:08 INFO  : 'fpga -state' command is executed.
00:46:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:46:08 INFO  : 'jtag frequency' command is executed.
00:46:08 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:46:08 INFO  : Context for 'APU' is selected.
00:46:08 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:46:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:46:08 INFO  : Context for 'APU' is selected.
00:46:08 INFO  : 'stop' command is executed.
00:46:09 INFO  : 'ps7_init' command is executed.
00:46:09 INFO  : 'ps7_post_config' command is executed.
00:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:09 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:46:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:46:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

00:46:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:46:09 INFO  : 'con' command is executed.
00:46:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:46:09 INFO  : Disconnected from the channel tcfchan#33.
00:47:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:47:11 INFO  : 'fpga -state' command is executed.
00:47:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:47:11 INFO  : 'jtag frequency' command is executed.
00:47:11 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:47:11 INFO  : Context for 'APU' is selected.
00:47:11 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:47:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:47:11 INFO  : Context for 'APU' is selected.
00:47:11 INFO  : 'stop' command is executed.
00:47:12 INFO  : 'ps7_init' command is executed.
00:47:12 INFO  : 'ps7_post_config' command is executed.
00:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:12 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:47:12 INFO  : 'configparams force-mem-access 0' command is executed.
00:47:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

00:47:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:12 INFO  : 'con' command is executed.
00:47:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:47:12 INFO  : Disconnected from the channel tcfchan#34.
00:47:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:47:27 INFO  : 'fpga -state' command is executed.
00:47:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:47:28 INFO  : 'jtag frequency' command is executed.
00:47:28 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:47:28 INFO  : Context for 'APU' is selected.
00:47:28 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:47:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:47:28 INFO  : Context for 'APU' is selected.
00:47:28 INFO  : 'stop' command is executed.
00:47:28 INFO  : 'ps7_init' command is executed.
00:47:28 INFO  : 'ps7_post_config' command is executed.
00:47:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:47:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:29 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:47:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:47:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

00:47:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:29 INFO  : 'con' command is executed.
00:47:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:47:29 INFO  : Disconnected from the channel tcfchan#35.
01:04:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:04:28 INFO  : 'fpga -state' command is executed.
01:04:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:04:28 INFO  : 'jtag frequency' command is executed.
01:04:28 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:04:28 INFO  : Context for 'APU' is selected.
01:04:28 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
01:04:28 INFO  : 'configparams force-mem-access 1' command is executed.
01:04:28 INFO  : Context for 'APU' is selected.
01:04:28 INFO  : 'stop' command is executed.
01:04:29 INFO  : 'ps7_init' command is executed.
01:04:29 INFO  : 'ps7_post_config' command is executed.
01:04:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:04:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:29 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:04:29 INFO  : 'configparams force-mem-access 0' command is executed.
01:04:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

01:04:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:29 INFO  : 'con' command is executed.
01:04:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:04:29 INFO  : Disconnected from the channel tcfchan#36.
01:04:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:04:42 INFO  : 'fpga -state' command is executed.
01:04:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:04:42 INFO  : 'jtag frequency' command is executed.
01:04:42 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:04:43 INFO  : Context for 'APU' is selected.
01:04:43 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
01:04:43 INFO  : 'configparams force-mem-access 1' command is executed.
01:04:43 INFO  : Context for 'APU' is selected.
01:04:43 INFO  : 'stop' command is executed.
01:04:43 INFO  : 'ps7_init' command is executed.
01:04:43 INFO  : 'ps7_post_config' command is executed.
01:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:43 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:04:43 INFO  : 'configparams force-mem-access 0' command is executed.
01:04:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

01:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:43 INFO  : 'con' command is executed.
01:04:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:04:43 INFO  : Disconnected from the channel tcfchan#37.
01:16:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:16:08 INFO  : 'fpga -state' command is executed.
01:16:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:16:09 INFO  : 'jtag frequency' command is executed.
01:16:09 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:16:09 INFO  : Context for 'APU' is selected.
01:16:09 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
01:16:09 INFO  : 'configparams force-mem-access 1' command is executed.
01:16:09 INFO  : Context for 'APU' is selected.
01:16:09 INFO  : 'stop' command is executed.
01:16:09 INFO  : 'ps7_init' command is executed.
01:16:09 INFO  : 'ps7_post_config' command is executed.
01:16:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:10 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:16:10 INFO  : 'configparams force-mem-access 0' command is executed.
01:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:10 INFO  : 'con' command is executed.
01:16:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:16:10 INFO  : Disconnected from the channel tcfchan#38.
01:36:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544290551944,  Project:1544287394059
01:36:31 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:36:35 INFO  : Copied contents of C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
01:36:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:36:44 INFO  : Clearing existing target manager status.
01:36:44 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:36:44 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:36:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:36:53 INFO  : 'fpga -state' command is executed.
01:36:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:36:53 INFO  : 'jtag frequency' command is executed.
01:36:53 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:36:53 INFO  : Context for 'APU' is selected.
01:36:53 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
01:36:53 INFO  : 'configparams force-mem-access 1' command is executed.
01:36:53 INFO  : Context for 'APU' is selected.
01:36:53 INFO  : 'stop' command is executed.
01:36:54 INFO  : 'ps7_init' command is executed.
01:36:54 INFO  : 'ps7_post_config' command is executed.
01:36:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:36:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:54 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:36:54 INFO  : 'configparams force-mem-access 0' command is executed.
01:36:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

01:36:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:54 INFO  : 'con' command is executed.
01:36:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:36:54 INFO  : Disconnected from the channel tcfchan#39.
01:39:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:39:36 INFO  : 'fpga -state' command is executed.
01:39:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:39:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:39:36 INFO  : 'jtag frequency' command is executed.
01:39:36 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:39:36 INFO  : Context for 'APU' is selected.
01:39:36 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
01:39:36 INFO  : 'configparams force-mem-access 1' command is executed.
01:39:36 INFO  : Context for 'APU' is selected.
01:39:36 INFO  : 'stop' command is executed.
01:39:37 INFO  : 'ps7_init' command is executed.
01:39:37 INFO  : 'ps7_post_config' command is executed.
01:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:37 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:39:37 INFO  : 'configparams force-mem-access 0' command is executed.
01:39:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

01:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:37 INFO  : 'con' command is executed.
01:39:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:39:37 INFO  : Disconnected from the channel tcfchan#40.
01:56:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544291732391,  Project:1544290551944
01:56:00 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:56:02 INFO  : Copied contents of C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
01:56:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:56:09 INFO  : Clearing existing target manager status.
01:56:09 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:56:09 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:56:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:56:21 INFO  : 'fpga -state' command is executed.
01:56:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:56:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:56:22 INFO  : 'jtag frequency' command is executed.
01:56:22 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:56:22 INFO  : Context for 'APU' is selected.
01:56:22 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
01:56:22 INFO  : 'configparams force-mem-access 1' command is executed.
01:56:22 INFO  : Context for 'APU' is selected.
01:56:22 INFO  : 'stop' command is executed.
01:56:22 INFO  : 'ps7_init' command is executed.
01:56:22 INFO  : 'ps7_post_config' command is executed.
01:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:56:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:23 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:56:23 INFO  : 'configparams force-mem-access 0' command is executed.
01:56:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

01:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:23 INFO  : 'con' command is executed.
01:56:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:56:23 INFO  : Disconnected from the channel tcfchan#41.
01:57:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:57:37 INFO  : 'fpga -state' command is executed.
01:57:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:57:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:57:37 INFO  : 'jtag frequency' command is executed.
01:57:37 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:57:37 INFO  : Context for 'APU' is selected.
01:57:37 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
01:57:37 INFO  : 'configparams force-mem-access 1' command is executed.
01:57:37 INFO  : Context for 'APU' is selected.
01:57:37 INFO  : 'stop' command is executed.
01:57:38 INFO  : 'ps7_init' command is executed.
01:57:38 INFO  : 'ps7_post_config' command is executed.
01:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:38 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:57:38 INFO  : 'configparams force-mem-access 0' command is executed.
01:57:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

01:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:57:38 INFO  : 'con' command is executed.
01:57:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:57:38 INFO  : Disconnected from the channel tcfchan#42.
01:58:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:58:03 INFO  : 'fpga -state' command is executed.
01:58:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:58:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:58:03 INFO  : 'jtag frequency' command is executed.
01:58:03 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:58:03 INFO  : Context for 'APU' is selected.
01:58:03 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
01:58:03 INFO  : 'configparams force-mem-access 1' command is executed.
01:58:03 INFO  : Context for 'APU' is selected.
01:58:03 INFO  : 'stop' command is executed.
01:58:04 INFO  : 'ps7_init' command is executed.
01:58:04 INFO  : 'ps7_post_config' command is executed.
01:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:04 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:58:04 INFO  : 'configparams force-mem-access 0' command is executed.
01:58:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

01:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:58:04 INFO  : 'con' command is executed.
01:58:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:58:04 INFO  : Disconnected from the channel tcfchan#43.
02:23:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544293381147,  Project:1544291732391
02:23:35 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:23:42 INFO  : Copied contents of C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
02:23:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:23:49 INFO  : Clearing existing target manager status.
02:23:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
02:23:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
02:24:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:24:01 INFO  : 'fpga -state' command is executed.
02:24:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:24:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:24:01 INFO  : 'jtag frequency' command is executed.
02:24:01 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:24:01 INFO  : Context for 'APU' is selected.
02:24:01 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
02:24:01 INFO  : 'configparams force-mem-access 1' command is executed.
02:24:01 INFO  : Context for 'APU' is selected.
02:24:01 INFO  : 'stop' command is executed.
02:24:02 INFO  : 'ps7_init' command is executed.
02:24:02 INFO  : 'ps7_post_config' command is executed.
02:24:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:24:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:02 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:24:02 INFO  : 'configparams force-mem-access 0' command is executed.
02:24:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

02:24:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:02 INFO  : 'con' command is executed.
02:24:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:24:02 INFO  : Disconnected from the channel tcfchan#44.
14:46:30 INFO  : Registering command handlers for SDK TCF services
14:46:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Desktop\FPGA_Design-master\Lab06\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
14:46:42 INFO  : XSCT server has started successfully.
14:46:42 INFO  : Successfully done setting XSCT server connection channel  
14:46:45 INFO  : Successfully done setting SDK workspace  
14:46:45 INFO  : Processing command line option -hwspec C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf.
14:46:46 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
15:02:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544338889982,  Project:1544293381147
15:02:32 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:02:36 INFO  : Copied contents of C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
15:02:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:02:44 INFO  : Clearing existing target manager status.
15:02:44 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:02:44 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:03:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:03:05 INFO  : 'fpga -state' command is executed.
15:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:05 INFO  : 'jtag frequency' command is executed.
15:03:05 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:05 INFO  : Context for 'APU' is selected.
15:03:05 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:03:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:06 INFO  : Context for 'APU' is selected.
15:03:06 INFO  : 'stop' command is executed.
15:03:06 INFO  : 'ps7_init' command is executed.
15:03:06 INFO  : 'ps7_post_config' command is executed.
15:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:06 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:06 INFO  : 'con' command is executed.
15:03:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:03:06 INFO  : Disconnected from the channel tcfchan#1.
15:03:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:03:44 INFO  : 'fpga -state' command is executed.
15:03:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:44 INFO  : 'jtag frequency' command is executed.
15:03:44 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:44 INFO  : Context for 'APU' is selected.
15:03:47 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:03:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:47 INFO  : Context for 'APU' is selected.
15:03:47 INFO  : 'stop' command is executed.
15:03:47 INFO  : 'ps7_init' command is executed.
15:03:47 INFO  : 'ps7_post_config' command is executed.
15:03:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:03:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:48 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:48 INFO  : 'con' command is executed.
15:03:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:03:48 INFO  : Disconnected from the channel tcfchan#2.
15:04:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:04:26 INFO  : 'fpga -state' command is executed.
15:04:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:04:26 INFO  : 'jtag frequency' command is executed.
15:04:26 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:26 INFO  : Context for 'APU' is selected.
15:04:26 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:04:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:26 INFO  : Context for 'APU' is selected.
15:04:26 INFO  : 'stop' command is executed.
15:04:27 INFO  : 'ps7_init' command is executed.
15:04:27 INFO  : 'ps7_post_config' command is executed.
15:04:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:04:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:27 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:27 INFO  : 'con' command is executed.
15:04:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:04:27 INFO  : Disconnected from the channel tcfchan#3.
15:11:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:11:14 INFO  : 'fpga -state' command is executed.
15:11:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:11:15 INFO  : 'jtag frequency' command is executed.
15:11:15 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:15 INFO  : Context for 'APU' is selected.
15:11:15 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:11:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:15 INFO  : Context for 'APU' is selected.
15:11:15 INFO  : 'stop' command is executed.
15:11:15 INFO  : 'ps7_init' command is executed.
15:11:15 INFO  : 'ps7_post_config' command is executed.
15:11:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:16 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:16 INFO  : 'con' command is executed.
15:11:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:11:16 INFO  : Disconnected from the channel tcfchan#4.
15:12:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:12:11 INFO  : 'fpga -state' command is executed.
15:12:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:12:12 INFO  : 'jtag frequency' command is executed.
15:12:12 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:12:12 INFO  : Context for 'APU' is selected.
15:12:12 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:12:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:12 INFO  : Context for 'APU' is selected.
15:12:12 INFO  : 'stop' command is executed.
15:12:12 INFO  : 'ps7_init' command is executed.
15:12:12 INFO  : 'ps7_post_config' command is executed.
15:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:12 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:13 INFO  : 'con' command is executed.
15:12:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:12:13 INFO  : Disconnected from the channel tcfchan#5.
15:13:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:13:18 INFO  : 'fpga -state' command is executed.
15:13:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:13:18 INFO  : 'jtag frequency' command is executed.
15:13:18 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:13:18 INFO  : Context for 'APU' is selected.
15:13:18 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:13:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:18 INFO  : Context for 'APU' is selected.
15:13:18 INFO  : 'stop' command is executed.
15:13:19 INFO  : 'ps7_init' command is executed.
15:13:19 INFO  : 'ps7_post_config' command is executed.
15:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:19 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:19 INFO  : 'con' command is executed.
15:13:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:13:19 INFO  : Disconnected from the channel tcfchan#6.
15:18:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:18:16 INFO  : 'fpga -state' command is executed.
15:18:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:18:17 INFO  : 'jtag frequency' command is executed.
15:18:17 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:17 INFO  : Context for 'APU' is selected.
15:18:17 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:18:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:17 INFO  : Context for 'APU' is selected.
15:18:17 INFO  : 'stop' command is executed.
15:18:18 INFO  : 'ps7_init' command is executed.
15:18:18 INFO  : 'ps7_post_config' command is executed.
15:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:18 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:18 INFO  : 'con' command is executed.
15:18:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:18:18 INFO  : Disconnected from the channel tcfchan#7.
15:18:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:18:59 INFO  : 'fpga -state' command is executed.
15:18:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:19:00 INFO  : 'jtag frequency' command is executed.
15:19:00 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:00 INFO  : Context for 'APU' is selected.
15:19:00 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:19:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:00 INFO  : Context for 'APU' is selected.
15:19:00 INFO  : 'stop' command is executed.
15:19:00 INFO  : 'ps7_init' command is executed.
15:19:00 INFO  : 'ps7_post_config' command is executed.
15:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:00 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:01 INFO  : 'con' command is executed.
15:19:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:19:01 INFO  : Disconnected from the channel tcfchan#8.
15:21:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:21:09 INFO  : 'fpga -state' command is executed.
15:21:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:21:09 INFO  : 'jtag frequency' command is executed.
15:21:09 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:10 INFO  : Context for 'APU' is selected.
15:21:10 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:21:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:10 INFO  : Context for 'APU' is selected.
15:21:10 INFO  : 'stop' command is executed.
15:21:10 INFO  : 'ps7_init' command is executed.
15:21:10 INFO  : 'ps7_post_config' command is executed.
15:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:10 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:11 INFO  : 'con' command is executed.
15:21:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:21:11 INFO  : Disconnected from the channel tcfchan#9.
15:22:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:22:13 INFO  : 'fpga -state' command is executed.
15:22:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:22:13 INFO  : 'jtag frequency' command is executed.
15:22:13 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:22:13 INFO  : Context for 'APU' is selected.
15:22:13 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:22:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:13 INFO  : Context for 'APU' is selected.
15:22:13 INFO  : 'stop' command is executed.
15:22:14 INFO  : 'ps7_init' command is executed.
15:22:14 INFO  : 'ps7_post_config' command is executed.
15:22:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:22:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:14 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:14 INFO  : 'con' command is executed.
15:22:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:22:14 INFO  : Disconnected from the channel tcfchan#10.
15:23:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:23:14 INFO  : 'fpga -state' command is executed.
15:23:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:23:14 INFO  : 'jtag frequency' command is executed.
15:23:14 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:14 INFO  : Context for 'APU' is selected.
15:23:14 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:23:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:14 INFO  : Context for 'APU' is selected.
15:23:14 INFO  : 'stop' command is executed.
15:23:14 INFO  : 'ps7_init' command is executed.
15:23:14 INFO  : 'ps7_post_config' command is executed.
15:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:15 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:15 INFO  : 'con' command is executed.
15:23:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:23:15 INFO  : Disconnected from the channel tcfchan#11.
15:28:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:28:51 INFO  : 'fpga -state' command is executed.
15:28:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:28:52 INFO  : 'jtag frequency' command is executed.
15:28:52 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:52 INFO  : Context for 'APU' is selected.
15:28:52 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:28:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:52 INFO  : Context for 'APU' is selected.
15:28:52 INFO  : 'stop' command is executed.
15:28:52 INFO  : 'ps7_init' command is executed.
15:28:52 INFO  : 'ps7_post_config' command is executed.
15:28:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:53 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:53 INFO  : 'con' command is executed.
15:28:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:28:53 INFO  : Disconnected from the channel tcfchan#12.
15:28:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:28:57 INFO  : 'fpga -state' command is executed.
15:28:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:28:58 INFO  : 'jtag frequency' command is executed.
15:28:58 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:58 INFO  : Context for 'APU' is selected.
15:28:58 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:28:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:58 INFO  : Context for 'APU' is selected.
15:28:58 INFO  : 'stop' command is executed.
15:28:58 INFO  : 'ps7_init' command is executed.
15:28:58 INFO  : 'ps7_post_config' command is executed.
15:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:59 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:59 INFO  : 'con' command is executed.
15:28:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:28:59 INFO  : Disconnected from the channel tcfchan#13.
15:29:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:29:08 INFO  : 'fpga -state' command is executed.
15:29:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:29:08 INFO  : 'jtag frequency' command is executed.
15:29:08 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:08 INFO  : Context for 'APU' is selected.
15:29:08 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:29:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:09 INFO  : Context for 'APU' is selected.
15:29:09 INFO  : 'stop' command is executed.
15:29:09 INFO  : 'ps7_init' command is executed.
15:29:09 INFO  : 'ps7_post_config' command is executed.
15:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:09 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:09 INFO  : 'con' command is executed.
15:29:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:29:09 INFO  : Disconnected from the channel tcfchan#14.
15:30:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:30:29 INFO  : 'fpga -state' command is executed.
15:30:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:30:29 INFO  : 'jtag frequency' command is executed.
15:30:29 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:29 INFO  : Context for 'APU' is selected.
15:30:29 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:30:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:29 INFO  : Context for 'APU' is selected.
15:30:29 INFO  : 'stop' command is executed.
15:30:30 INFO  : 'ps7_init' command is executed.
15:30:30 INFO  : 'ps7_post_config' command is executed.
15:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:30 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:30 INFO  : 'con' command is executed.
15:30:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:30:30 INFO  : Disconnected from the channel tcfchan#15.
15:32:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:32:35 INFO  : 'fpga -state' command is executed.
15:32:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:32:35 INFO  : 'jtag frequency' command is executed.
15:32:35 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:32:35 INFO  : Context for 'APU' is selected.
15:32:35 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:32:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:35 INFO  : Context for 'APU' is selected.
15:32:35 INFO  : 'stop' command is executed.
15:32:36 INFO  : 'ps7_init' command is executed.
15:32:36 INFO  : 'ps7_post_config' command is executed.
15:32:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:32:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:36 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:36 INFO  : 'con' command is executed.
15:32:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:32:36 INFO  : Disconnected from the channel tcfchan#16.
15:33:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:33:07 INFO  : 'fpga -state' command is executed.
15:33:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:33:07 INFO  : 'jtag frequency' command is executed.
15:33:07 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:07 INFO  : Context for 'APU' is selected.
15:33:07 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:33:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:07 INFO  : Context for 'APU' is selected.
15:33:07 INFO  : 'stop' command is executed.
15:33:08 INFO  : 'ps7_init' command is executed.
15:33:08 INFO  : 'ps7_post_config' command is executed.
15:33:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:33:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:08 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:08 INFO  : 'con' command is executed.
15:33:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:33:08 INFO  : Disconnected from the channel tcfchan#17.
15:36:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:36:45 INFO  : 'fpga -state' command is executed.
15:36:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:36:45 INFO  : 'jtag frequency' command is executed.
15:36:45 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:36:45 INFO  : Context for 'APU' is selected.
15:36:45 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:36:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:45 INFO  : Context for 'APU' is selected.
15:36:45 INFO  : 'stop' command is executed.
15:36:46 INFO  : 'ps7_init' command is executed.
15:36:46 INFO  : 'ps7_post_config' command is executed.
15:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:46 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:36:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:36:46 INFO  : 'con' command is executed.
15:36:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:36:46 INFO  : Disconnected from the channel tcfchan#18.
15:37:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:37:21 INFO  : 'fpga -state' command is executed.
15:37:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:37:21 INFO  : 'jtag frequency' command is executed.
15:37:21 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:21 INFO  : Context for 'APU' is selected.
15:37:21 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:37:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:21 INFO  : Context for 'APU' is selected.
15:37:21 INFO  : 'stop' command is executed.
15:37:22 INFO  : 'ps7_init' command is executed.
15:37:22 INFO  : 'ps7_post_config' command is executed.
15:37:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:37:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:22 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:22 INFO  : 'con' command is executed.
15:37:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:37:22 INFO  : Disconnected from the channel tcfchan#19.
15:37:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:37:36 INFO  : 'fpga -state' command is executed.
15:37:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:37:37 INFO  : 'jtag frequency' command is executed.
15:37:37 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:37 INFO  : Context for 'APU' is selected.
15:37:37 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:37:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:37 INFO  : Context for 'APU' is selected.
15:37:37 INFO  : 'stop' command is executed.
15:37:37 INFO  : 'ps7_init' command is executed.
15:37:37 INFO  : 'ps7_post_config' command is executed.
15:37:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:37:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:38 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:38 INFO  : 'con' command is executed.
15:37:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:37:38 INFO  : Disconnected from the channel tcfchan#20.
15:38:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:38:36 INFO  : 'fpga -state' command is executed.
15:38:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:38:37 INFO  : 'jtag frequency' command is executed.
15:38:37 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:38:37 INFO  : Context for 'APU' is selected.
15:38:37 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:38:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:37 INFO  : Context for 'APU' is selected.
15:38:37 INFO  : 'stop' command is executed.
15:38:37 INFO  : 'ps7_init' command is executed.
15:38:37 INFO  : 'ps7_post_config' command is executed.
15:38:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:38:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:38 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:38 INFO  : 'con' command is executed.
15:38:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:38:38 INFO  : Disconnected from the channel tcfchan#21.
15:39:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:39:32 INFO  : 'fpga -state' command is executed.
15:39:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:39:32 INFO  : 'jtag frequency' command is executed.
15:39:32 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:32 INFO  : Context for 'APU' is selected.
15:39:33 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:39:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:33 INFO  : Context for 'APU' is selected.
15:39:33 INFO  : 'stop' command is executed.
15:39:33 INFO  : 'ps7_init' command is executed.
15:39:33 INFO  : 'ps7_post_config' command is executed.
15:39:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:39:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:33 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:33 INFO  : 'con' command is executed.
15:39:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:39:34 INFO  : Disconnected from the channel tcfchan#22.
15:39:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:39:57 INFO  : 'fpga -state' command is executed.
15:39:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:39:58 INFO  : 'jtag frequency' command is executed.
15:39:58 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:58 INFO  : Context for 'APU' is selected.
15:39:58 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:39:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:39:58 INFO  : Context for 'APU' is selected.
15:39:58 INFO  : 'stop' command is executed.
15:39:58 INFO  : 'ps7_init' command is executed.
15:39:58 INFO  : 'ps7_post_config' command is executed.
15:39:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:59 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:39:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:39:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:39:59 INFO  : 'con' command is executed.
15:39:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:39:59 INFO  : Disconnected from the channel tcfchan#23.
15:41:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:41:38 INFO  : 'fpga -state' command is executed.
15:41:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:41:39 INFO  : 'jtag frequency' command is executed.
15:41:39 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:41:39 INFO  : Context for 'APU' is selected.
15:41:39 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:41:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:39 INFO  : Context for 'APU' is selected.
15:41:39 INFO  : 'stop' command is executed.
15:41:39 INFO  : 'ps7_init' command is executed.
15:41:39 INFO  : 'ps7_post_config' command is executed.
15:41:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:41:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:39 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:40 INFO  : 'con' command is executed.
15:41:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:41:40 INFO  : Disconnected from the channel tcfchan#24.
15:48:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:48:18 INFO  : 'fpga -state' command is executed.
15:48:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:48:18 INFO  : 'jtag frequency' command is executed.
15:48:18 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:18 INFO  : Context for 'APU' is selected.
15:48:18 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:48:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:18 INFO  : Context for 'APU' is selected.
15:48:18 INFO  : 'stop' command is executed.
15:48:19 INFO  : 'ps7_init' command is executed.
15:48:19 INFO  : 'ps7_post_config' command is executed.
15:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:19 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:19 INFO  : 'con' command is executed.
15:48:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:48:19 INFO  : Disconnected from the channel tcfchan#25.
15:49:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:49:04 INFO  : 'fpga -state' command is executed.
15:49:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:49:05 INFO  : 'jtag frequency' command is executed.
15:49:05 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:05 INFO  : Context for 'APU' is selected.
15:49:05 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:49:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:05 INFO  : Context for 'APU' is selected.
15:49:05 INFO  : 'stop' command is executed.
15:49:05 INFO  : 'ps7_init' command is executed.
15:49:05 INFO  : 'ps7_post_config' command is executed.
15:49:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:49:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:05 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:06 INFO  : 'con' command is executed.
15:49:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:49:06 INFO  : Disconnected from the channel tcfchan#26.
15:50:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:50:01 INFO  : 'fpga -state' command is executed.
15:50:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:50:02 INFO  : 'jtag frequency' command is executed.
15:50:02 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:50:02 INFO  : Context for 'APU' is selected.
15:50:02 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:50:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:02 INFO  : Context for 'APU' is selected.
15:50:02 INFO  : 'stop' command is executed.
15:50:02 INFO  : 'ps7_init' command is executed.
15:50:02 INFO  : 'ps7_post_config' command is executed.
15:50:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:50:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:03 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:03 INFO  : 'con' command is executed.
15:50:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:50:03 INFO  : Disconnected from the channel tcfchan#27.
15:50:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:50:36 INFO  : 'fpga -state' command is executed.
15:50:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:50:36 INFO  : 'jtag frequency' command is executed.
15:50:36 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:50:36 INFO  : Context for 'APU' is selected.
15:50:36 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:50:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:36 INFO  : Context for 'APU' is selected.
15:50:36 INFO  : 'stop' command is executed.
15:50:37 INFO  : 'ps7_init' command is executed.
15:50:37 INFO  : 'ps7_post_config' command is executed.
15:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:37 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:37 INFO  : 'con' command is executed.
15:50:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:50:37 INFO  : Disconnected from the channel tcfchan#28.
15:51:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:51:34 INFO  : 'fpga -state' command is executed.
15:51:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:51:35 INFO  : 'jtag frequency' command is executed.
15:51:35 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:51:35 INFO  : Context for 'APU' is selected.
15:51:35 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:51:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:35 INFO  : Context for 'APU' is selected.
15:51:35 INFO  : 'stop' command is executed.
15:51:35 INFO  : 'ps7_init' command is executed.
15:51:35 INFO  : 'ps7_post_config' command is executed.
15:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:51:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:36 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:36 INFO  : 'con' command is executed.
15:51:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:51:36 INFO  : Disconnected from the channel tcfchan#29.
15:57:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:57:05 INFO  : 'fpga -state' command is executed.
15:57:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:57:06 INFO  : 'jtag frequency' command is executed.
15:57:06 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:06 INFO  : Context for 'APU' is selected.
15:57:06 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:57:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:06 INFO  : Context for 'APU' is selected.
15:57:06 INFO  : 'stop' command is executed.
15:57:06 INFO  : 'ps7_init' command is executed.
15:57:06 INFO  : 'ps7_post_config' command is executed.
15:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:07 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:07 INFO  : 'con' command is executed.
15:57:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:57:07 INFO  : Disconnected from the channel tcfchan#30.
16:15:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544343305895,  Project:1544338889982
16:15:50 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:16:11 INFO  : Copied contents of C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
16:16:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:16:23 INFO  : Clearing existing target manager status.
16:16:23 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:16:23 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:16:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:16:37 INFO  : 'fpga -state' command is executed.
16:16:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:16:38 INFO  : 'jtag frequency' command is executed.
16:16:38 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:38 INFO  : Context for 'APU' is selected.
16:16:38 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:16:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:38 INFO  : Context for 'APU' is selected.
16:16:38 INFO  : 'stop' command is executed.
16:16:38 INFO  : 'ps7_init' command is executed.
16:16:38 INFO  : 'ps7_post_config' command is executed.
16:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:39 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:39 INFO  : 'con' command is executed.
16:16:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:16:39 INFO  : Disconnected from the channel tcfchan#31.
16:17:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:17:19 INFO  : 'fpga -state' command is executed.
16:17:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:17:20 INFO  : 'jtag frequency' command is executed.
16:17:20 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:17:20 INFO  : Context for 'APU' is selected.
16:17:20 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:17:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:20 INFO  : Context for 'APU' is selected.
16:17:20 INFO  : 'stop' command is executed.
16:17:20 INFO  : 'ps7_init' command is executed.
16:17:21 INFO  : 'ps7_post_config' command is executed.
16:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:21 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:21 INFO  : 'con' command is executed.
16:17:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:17:21 INFO  : Disconnected from the channel tcfchan#32.
16:18:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:18:20 INFO  : 'fpga -state' command is executed.
16:18:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:18:21 INFO  : 'jtag frequency' command is executed.
16:18:21 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:18:21 INFO  : Context for 'APU' is selected.
16:18:21 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:18:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:21 INFO  : Context for 'APU' is selected.
16:18:21 INFO  : 'stop' command is executed.
16:18:21 INFO  : 'ps7_init' command is executed.
16:18:21 INFO  : 'ps7_post_config' command is executed.
16:18:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:18:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:22 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:18:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:18:22 INFO  : 'con' command is executed.
16:18:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:18:22 INFO  : Disconnected from the channel tcfchan#33.
16:19:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:19:27 INFO  : 'fpga -state' command is executed.
16:19:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:19:27 INFO  : 'jtag frequency' command is executed.
16:19:27 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:27 INFO  : Context for 'APU' is selected.
16:19:27 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:19:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:27 INFO  : Context for 'APU' is selected.
16:19:27 INFO  : 'stop' command is executed.
16:19:28 INFO  : 'ps7_init' command is executed.
16:19:28 INFO  : 'ps7_post_config' command is executed.
16:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:28 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:28 INFO  : 'con' command is executed.
16:19:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:19:28 INFO  : Disconnected from the channel tcfchan#34.
16:20:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:20:15 INFO  : 'fpga -state' command is executed.
16:20:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:20:16 INFO  : 'jtag frequency' command is executed.
16:20:16 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:20:16 INFO  : Context for 'APU' is selected.
16:20:16 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:20:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:16 INFO  : Context for 'APU' is selected.
16:20:16 INFO  : 'stop' command is executed.
16:20:16 INFO  : 'ps7_init' command is executed.
16:20:16 INFO  : 'ps7_post_config' command is executed.
16:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:17 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:17 INFO  : 'con' command is executed.
16:20:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:20:17 INFO  : Disconnected from the channel tcfchan#35.
16:21:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:21:51 INFO  : 'fpga -state' command is executed.
16:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:21:51 INFO  : 'jtag frequency' command is executed.
16:21:51 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:21:51 INFO  : Context for 'APU' is selected.
16:21:51 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:21:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:51 INFO  : Context for 'APU' is selected.
16:21:52 INFO  : 'stop' command is executed.
16:21:52 INFO  : 'ps7_init' command is executed.
16:21:52 INFO  : 'ps7_post_config' command is executed.
16:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:52 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:52 INFO  : 'con' command is executed.
16:21:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:21:52 INFO  : Disconnected from the channel tcfchan#36.
16:22:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:22:43 INFO  : 'fpga -state' command is executed.
16:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:22:44 INFO  : 'jtag frequency' command is executed.
16:22:44 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:22:44 INFO  : Context for 'APU' is selected.
16:22:44 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:22:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:44 INFO  : Context for 'APU' is selected.
16:22:44 INFO  : 'stop' command is executed.
16:22:44 INFO  : 'ps7_init' command is executed.
16:22:44 INFO  : 'ps7_post_config' command is executed.
16:22:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:45 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:45 INFO  : 'con' command is executed.
16:22:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:22:45 INFO  : Disconnected from the channel tcfchan#37.
16:22:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:22:51 INFO  : 'fpga -state' command is executed.
16:22:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:22:51 INFO  : 'jtag frequency' command is executed.
16:22:51 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:22:51 INFO  : Context for 'APU' is selected.
16:22:51 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:22:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:51 INFO  : Context for 'APU' is selected.
16:22:51 INFO  : 'stop' command is executed.
16:22:52 INFO  : 'ps7_init' command is executed.
16:22:52 INFO  : 'ps7_post_config' command is executed.
16:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:52 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:52 INFO  : 'con' command is executed.
16:22:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:22:52 INFO  : Disconnected from the channel tcfchan#38.
16:23:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:23:14 INFO  : 'fpga -state' command is executed.
16:23:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:23:14 INFO  : 'jtag frequency' command is executed.
16:23:15 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:23:15 INFO  : Context for 'APU' is selected.
16:23:15 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:23:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:15 INFO  : Context for 'APU' is selected.
16:23:15 INFO  : 'stop' command is executed.
16:23:15 INFO  : 'ps7_init' command is executed.
16:23:15 INFO  : 'ps7_post_config' command is executed.
16:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:15 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:23:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:23:16 INFO  : 'con' command is executed.
16:23:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:23:16 INFO  : Disconnected from the channel tcfchan#39.
16:24:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:24:34 INFO  : 'fpga -state' command is executed.
16:24:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:24:34 INFO  : 'jtag frequency' command is executed.
16:24:34 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:24:34 INFO  : Context for 'APU' is selected.
16:24:34 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:24:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:34 INFO  : Context for 'APU' is selected.
16:24:34 INFO  : 'stop' command is executed.
16:24:35 INFO  : 'ps7_init' command is executed.
16:24:35 INFO  : 'ps7_post_config' command is executed.
16:24:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:24:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:35 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:35 INFO  : 'con' command is executed.
16:24:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:24:35 INFO  : Disconnected from the channel tcfchan#40.
16:28:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:28:26 INFO  : 'fpga -state' command is executed.
16:28:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:28:27 INFO  : 'jtag frequency' command is executed.
16:28:27 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:27 INFO  : Context for 'APU' is selected.
16:28:27 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:28:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:27 INFO  : Context for 'APU' is selected.
16:28:27 INFO  : 'stop' command is executed.
16:28:28 INFO  : 'ps7_init' command is executed.
16:28:28 INFO  : 'ps7_post_config' command is executed.
16:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:28 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:28 INFO  : 'con' command is executed.
16:28:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:28:28 INFO  : Disconnected from the channel tcfchan#41.
16:29:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:29:05 INFO  : 'fpga -state' command is executed.
16:29:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:29:06 INFO  : 'jtag frequency' command is executed.
16:29:06 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:29:06 INFO  : Context for 'APU' is selected.
16:29:06 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:29:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:06 INFO  : Context for 'APU' is selected.
16:29:06 INFO  : 'stop' command is executed.
16:29:06 INFO  : 'ps7_init' command is executed.
16:29:06 INFO  : 'ps7_post_config' command is executed.
16:29:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:29:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:07 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:07 INFO  : 'con' command is executed.
16:29:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:29:07 INFO  : Disconnected from the channel tcfchan#42.
16:29:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:29:37 INFO  : 'fpga -state' command is executed.
16:29:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:29:38 INFO  : 'jtag frequency' command is executed.
16:29:38 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:29:38 INFO  : Context for 'APU' is selected.
16:29:38 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:29:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:38 INFO  : Context for 'APU' is selected.
16:29:38 INFO  : 'stop' command is executed.
16:29:38 INFO  : 'ps7_init' command is executed.
16:29:38 INFO  : 'ps7_post_config' command is executed.
16:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:39 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:39 INFO  : 'con' command is executed.
16:29:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:29:39 INFO  : Disconnected from the channel tcfchan#43.
16:29:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:29:46 INFO  : 'fpga -state' command is executed.
16:29:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:29:47 INFO  : 'jtag frequency' command is executed.
16:29:47 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:29:47 INFO  : Context for 'APU' is selected.
16:29:47 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:29:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:47 INFO  : Context for 'APU' is selected.
16:29:47 INFO  : 'stop' command is executed.
16:29:47 INFO  : 'ps7_init' command is executed.
16:29:47 INFO  : 'ps7_post_config' command is executed.
16:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:48 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:48 INFO  : 'con' command is executed.
16:29:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:29:48 INFO  : Disconnected from the channel tcfchan#44.
16:54:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544345659941,  Project:1544343305895
16:54:52 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:54:54 INFO  : Copied contents of C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
16:55:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:55:01 INFO  : Clearing existing target manager status.
16:55:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:55:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:55:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:55:15 INFO  : 'fpga -state' command is executed.
16:55:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:55:15 INFO  : 'jtag frequency' command is executed.
16:55:15 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:15 INFO  : Context for 'APU' is selected.
16:55:15 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:55:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:15 INFO  : Context for 'APU' is selected.
16:55:15 INFO  : 'stop' command is executed.
16:55:16 INFO  : 'ps7_init' command is executed.
16:55:16 INFO  : 'ps7_post_config' command is executed.
16:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:16 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:16 INFO  : 'con' command is executed.
16:55:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:55:16 INFO  : Disconnected from the channel tcfchan#45.
16:55:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:55:50 INFO  : 'fpga -state' command is executed.
16:55:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:55:50 INFO  : 'jtag frequency' command is executed.
16:55:50 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:50 INFO  : Context for 'APU' is selected.
16:55:50 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:55:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:50 INFO  : Context for 'APU' is selected.
16:55:50 INFO  : 'stop' command is executed.
16:55:51 INFO  : 'ps7_init' command is executed.
16:55:51 INFO  : 'ps7_post_config' command is executed.
16:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:51 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:51 INFO  : 'con' command is executed.
16:55:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:55:51 INFO  : Disconnected from the channel tcfchan#46.
16:56:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:56:57 INFO  : 'fpga -state' command is executed.
16:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:56:57 INFO  : 'jtag frequency' command is executed.
16:56:57 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:56:57 INFO  : Context for 'APU' is selected.
16:56:57 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:56:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:57 INFO  : Context for 'APU' is selected.
16:56:57 INFO  : 'stop' command is executed.
16:56:58 INFO  : 'ps7_init' command is executed.
16:56:58 INFO  : 'ps7_post_config' command is executed.
16:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:58 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:58 INFO  : 'con' command is executed.
16:56:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:56:58 INFO  : Disconnected from the channel tcfchan#47.
16:58:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:58:44 INFO  : 'fpga -state' command is executed.
16:58:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:58:45 INFO  : 'jtag frequency' command is executed.
16:58:45 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:45 INFO  : Context for 'APU' is selected.
16:58:45 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
16:58:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:45 INFO  : Context for 'APU' is selected.
16:58:45 INFO  : 'stop' command is executed.
16:58:45 INFO  : 'ps7_init' command is executed.
16:58:45 INFO  : 'ps7_post_config' command is executed.
16:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:46 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:46 INFO  : 'con' command is executed.
16:58:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:58:46 INFO  : Disconnected from the channel tcfchan#48.
17:10:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544346564038,  Project:1544345659941
17:10:12 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:10:15 INFO  : Copied contents of C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
17:10:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:10:23 INFO  : Clearing existing target manager status.
17:10:23 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:10:23 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:11:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:11:13 INFO  : 'fpga -state' command is executed.
17:11:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:11:13 INFO  : 'jtag frequency' command is executed.
17:11:13 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:13 INFO  : Context for 'APU' is selected.
17:11:13 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:11:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:13 INFO  : Context for 'APU' is selected.
17:11:13 INFO  : 'stop' command is executed.
17:11:14 INFO  : 'ps7_init' command is executed.
17:11:14 INFO  : 'ps7_post_config' command is executed.
17:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:14 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:14 INFO  : 'con' command is executed.
17:11:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:11:14 INFO  : Disconnected from the channel tcfchan#49.
17:11:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:11:47 INFO  : 'fpga -state' command is executed.
17:11:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:11:48 INFO  : 'jtag frequency' command is executed.
17:11:48 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:48 INFO  : Context for 'APU' is selected.
17:11:48 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:11:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:48 INFO  : Context for 'APU' is selected.
17:11:48 INFO  : 'stop' command is executed.
17:11:48 INFO  : 'ps7_init' command is executed.
17:11:48 INFO  : 'ps7_post_config' command is executed.
17:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:48 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:49 INFO  : 'con' command is executed.
17:11:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:11:49 INFO  : Disconnected from the channel tcfchan#50.
17:12:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:12:02 INFO  : 'fpga -state' command is executed.
17:12:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:12:03 INFO  : 'jtag frequency' command is executed.
17:12:03 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:12:03 INFO  : Context for 'APU' is selected.
17:12:03 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:12:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:03 INFO  : Context for 'APU' is selected.
17:12:03 INFO  : 'stop' command is executed.
17:12:03 INFO  : 'ps7_init' command is executed.
17:12:03 INFO  : 'ps7_post_config' command is executed.
17:12:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:12:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:03 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:04 INFO  : 'con' command is executed.
17:12:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:12:04 INFO  : Disconnected from the channel tcfchan#51.
17:49:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544348935582,  Project:1544346564038
17:49:47 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:49:52 INFO  : Copied contents of C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
17:49:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:49:59 INFO  : Clearing existing target manager status.
17:49:59 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:49:59 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:50:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:50:12 INFO  : 'fpga -state' command is executed.
17:50:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:50:13 INFO  : 'jtag frequency' command is executed.
17:50:13 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:50:13 INFO  : Context for 'APU' is selected.
17:50:13 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:50:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:13 INFO  : Context for 'APU' is selected.
17:50:13 INFO  : 'stop' command is executed.
17:50:13 INFO  : 'ps7_init' command is executed.
17:50:13 INFO  : 'ps7_post_config' command is executed.
17:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:50:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:14 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:14 INFO  : 'con' command is executed.
17:50:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:50:14 INFO  : Disconnected from the channel tcfchan#52.
17:51:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:51:24 INFO  : 'fpga -state' command is executed.
17:51:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:51:24 INFO  : 'jtag frequency' command is executed.
17:51:24 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:24 INFO  : Context for 'APU' is selected.
17:51:24 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:51:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:25 INFO  : Context for 'APU' is selected.
17:51:25 INFO  : 'stop' command is executed.
17:51:25 INFO  : 'ps7_init' command is executed.
17:51:25 INFO  : 'ps7_post_config' command is executed.
17:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:25 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:25 INFO  : 'con' command is executed.
17:51:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:51:25 INFO  : Disconnected from the channel tcfchan#53.
17:56:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:56:36 INFO  : 'fpga -state' command is executed.
17:56:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:36 INFO  : 'jtag frequency' command is executed.
17:56:37 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:56:37 INFO  : Context for 'APU' is selected.
17:56:37 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:56:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:37 INFO  : Context for 'APU' is selected.
17:56:37 INFO  : 'stop' command is executed.
17:56:37 INFO  : 'ps7_init' command is executed.
17:56:37 INFO  : 'ps7_post_config' command is executed.
17:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:37 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:37 INFO  : 'con' command is executed.
17:56:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:56:37 INFO  : Disconnected from the channel tcfchan#54.
17:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:58:22 INFO  : 'fpga -state' command is executed.
17:58:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:58:23 INFO  : 'jtag frequency' command is executed.
17:58:23 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:23 INFO  : Context for 'APU' is selected.
17:58:23 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:58:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:23 INFO  : Context for 'APU' is selected.
17:58:23 INFO  : 'stop' command is executed.
17:58:24 INFO  : 'ps7_init' command is executed.
17:58:24 INFO  : 'ps7_post_config' command is executed.
17:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:24 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:24 INFO  : 'con' command is executed.
17:58:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:58:24 INFO  : Disconnected from the channel tcfchan#55.
17:58:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:58:43 INFO  : 'fpga -state' command is executed.
17:58:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:58:43 INFO  : 'jtag frequency' command is executed.
17:58:43 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:43 INFO  : Context for 'APU' is selected.
17:58:43 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:58:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:43 INFO  : Context for 'APU' is selected.
17:58:44 INFO  : 'stop' command is executed.
17:58:44 INFO  : 'ps7_init' command is executed.
17:58:44 INFO  : 'ps7_post_config' command is executed.
17:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:44 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:44 INFO  : 'con' command is executed.
17:58:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:58:44 INFO  : Disconnected from the channel tcfchan#56.
17:59:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:59:19 INFO  : 'fpga -state' command is executed.
17:59:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:59:19 INFO  : 'jtag frequency' command is executed.
17:59:19 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:59:19 INFO  : Context for 'APU' is selected.
17:59:19 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
17:59:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:19 INFO  : Context for 'APU' is selected.
17:59:19 INFO  : 'stop' command is executed.
17:59:20 INFO  : 'ps7_init' command is executed.
17:59:20 INFO  : 'ps7_post_config' command is executed.
17:59:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:59:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:20 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:20 INFO  : 'con' command is executed.
17:59:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:59:20 INFO  : Disconnected from the channel tcfchan#57.
18:11:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:11:27 INFO  : 'fpga -state' command is executed.
18:11:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:11:28 INFO  : 'jtag frequency' command is executed.
18:11:28 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:11:28 INFO  : Context for 'APU' is selected.
18:11:28 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:11:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:28 INFO  : Context for 'APU' is selected.
18:11:28 INFO  : 'stop' command is executed.
18:11:28 INFO  : 'ps7_init' command is executed.
18:11:28 INFO  : 'ps7_post_config' command is executed.
18:11:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:11:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:28 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:28 INFO  : 'con' command is executed.
18:11:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:11:29 INFO  : Disconnected from the channel tcfchan#58.
18:11:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:11:52 INFO  : 'fpga -state' command is executed.
18:11:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:11:52 INFO  : 'jtag frequency' command is executed.
18:11:52 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:11:52 INFO  : Context for 'APU' is selected.
18:11:52 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:11:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:52 INFO  : Context for 'APU' is selected.
18:11:52 INFO  : 'stop' command is executed.
18:11:53 INFO  : 'ps7_init' command is executed.
18:11:53 INFO  : 'ps7_post_config' command is executed.
18:11:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:11:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:53 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:53 INFO  : 'con' command is executed.
18:11:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:11:53 INFO  : Disconnected from the channel tcfchan#59.
18:13:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:13:18 INFO  : 'fpga -state' command is executed.
18:13:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:13:19 INFO  : 'jtag frequency' command is executed.
18:13:19 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:13:19 INFO  : Context for 'APU' is selected.
18:13:19 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:13:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:19 INFO  : Context for 'APU' is selected.
18:13:19 INFO  : 'stop' command is executed.
18:13:19 INFO  : 'ps7_init' command is executed.
18:13:19 INFO  : 'ps7_post_config' command is executed.
18:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:20 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:20 INFO  : 'con' command is executed.
18:13:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:13:20 INFO  : Disconnected from the channel tcfchan#60.
18:13:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:13:41 INFO  : 'fpga -state' command is executed.
18:13:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:13:41 INFO  : 'jtag frequency' command is executed.
18:13:41 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:13:41 INFO  : Context for 'APU' is selected.
18:13:41 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:13:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:41 INFO  : Context for 'APU' is selected.
18:13:41 INFO  : 'stop' command is executed.
18:13:42 INFO  : 'ps7_init' command is executed.
18:13:42 INFO  : 'ps7_post_config' command is executed.
18:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:42 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:42 INFO  : 'con' command is executed.
18:13:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:13:42 INFO  : Disconnected from the channel tcfchan#61.
18:14:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:14:31 INFO  : 'fpga -state' command is executed.
18:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:14:32 INFO  : 'jtag frequency' command is executed.
18:14:32 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:14:32 INFO  : Context for 'APU' is selected.
18:14:32 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:14:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:32 INFO  : Context for 'APU' is selected.
18:14:32 INFO  : 'stop' command is executed.
18:14:32 INFO  : 'ps7_init' command is executed.
18:14:32 INFO  : 'ps7_post_config' command is executed.
18:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:33 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:33 INFO  : 'con' command is executed.
18:14:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:14:33 INFO  : Disconnected from the channel tcfchan#62.
18:15:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:15:38 INFO  : 'fpga -state' command is executed.
18:15:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:15:39 INFO  : 'jtag frequency' command is executed.
18:15:39 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:39 INFO  : Context for 'APU' is selected.
18:15:39 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:15:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:39 INFO  : Context for 'APU' is selected.
18:15:39 INFO  : 'stop' command is executed.
18:15:40 INFO  : 'ps7_init' command is executed.
18:15:40 INFO  : 'ps7_post_config' command is executed.
18:15:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:15:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:40 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:40 INFO  : 'con' command is executed.
18:15:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:15:40 INFO  : Disconnected from the channel tcfchan#63.
18:15:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:15:55 INFO  : 'fpga -state' command is executed.
18:15:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:15:55 INFO  : 'jtag frequency' command is executed.
18:15:55 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:55 INFO  : Context for 'APU' is selected.
18:15:55 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:15:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:55 INFO  : Context for 'APU' is selected.
18:15:55 INFO  : 'stop' command is executed.
18:15:56 INFO  : 'ps7_init' command is executed.
18:15:56 INFO  : 'ps7_post_config' command is executed.
18:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:56 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:56 INFO  : 'con' command is executed.
18:15:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:15:56 INFO  : Disconnected from the channel tcfchan#64.
18:16:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:16:12 INFO  : 'fpga -state' command is executed.
18:16:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:16:13 INFO  : 'jtag frequency' command is executed.
18:16:13 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:16:13 INFO  : Context for 'APU' is selected.
18:16:13 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:16:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:13 INFO  : Context for 'APU' is selected.
18:16:13 INFO  : 'stop' command is executed.
18:16:13 INFO  : 'ps7_init' command is executed.
18:16:13 INFO  : 'ps7_post_config' command is executed.
18:16:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:14 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:14 INFO  : 'con' command is executed.
18:16:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:16:14 INFO  : Disconnected from the channel tcfchan#65.
18:16:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:16:56 INFO  : 'fpga -state' command is executed.
18:16:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:16:57 INFO  : 'jtag frequency' command is executed.
18:16:57 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:16:57 INFO  : Context for 'APU' is selected.
18:16:57 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:16:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:57 INFO  : Context for 'APU' is selected.
18:16:57 INFO  : 'stop' command is executed.
18:16:57 INFO  : 'ps7_init' command is executed.
18:16:57 INFO  : 'ps7_post_config' command is executed.
18:16:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:16:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:58 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:58 INFO  : 'con' command is executed.
18:16:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:16:58 INFO  : Disconnected from the channel tcfchan#66.
18:18:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:18:06 INFO  : 'fpga -state' command is executed.
18:18:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:18:06 INFO  : 'jtag frequency' command is executed.
18:18:06 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:06 INFO  : Context for 'APU' is selected.
18:18:06 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:18:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:06 INFO  : Context for 'APU' is selected.
18:18:06 INFO  : 'stop' command is executed.
18:18:07 INFO  : 'ps7_init' command is executed.
18:18:07 INFO  : 'ps7_post_config' command is executed.
18:18:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:07 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:07 INFO  : 'con' command is executed.
18:18:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:18:07 INFO  : Disconnected from the channel tcfchan#67.
18:18:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:18:35 INFO  : 'fpga -state' command is executed.
18:18:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:18:35 INFO  : 'jtag frequency' command is executed.
18:18:35 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:35 INFO  : Context for 'APU' is selected.
18:18:35 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:18:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:35 INFO  : Context for 'APU' is selected.
18:18:35 INFO  : 'stop' command is executed.
18:18:35 INFO  : 'ps7_init' command is executed.
18:18:35 INFO  : 'ps7_post_config' command is executed.
18:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:36 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:36 INFO  : 'con' command is executed.
18:18:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:18:36 INFO  : Disconnected from the channel tcfchan#68.
18:19:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:19:22 INFO  : 'fpga -state' command is executed.
18:19:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:19:23 INFO  : 'jtag frequency' command is executed.
18:19:23 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:19:23 INFO  : Context for 'APU' is selected.
18:19:23 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:19:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:23 INFO  : Context for 'APU' is selected.
18:19:23 INFO  : 'stop' command is executed.
18:19:23 INFO  : 'ps7_init' command is executed.
18:19:23 INFO  : 'ps7_post_config' command is executed.
18:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:19:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:24 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:24 INFO  : 'con' command is executed.
18:19:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:19:24 INFO  : Disconnected from the channel tcfchan#69.
18:19:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:19:59 INFO  : 'fpga -state' command is executed.
18:19:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:20:00 INFO  : 'jtag frequency' command is executed.
18:20:00 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:20:00 INFO  : Context for 'APU' is selected.
18:20:00 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:20:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:00 INFO  : Context for 'APU' is selected.
18:20:00 INFO  : 'stop' command is executed.
18:20:00 INFO  : 'ps7_init' command is executed.
18:20:00 INFO  : 'ps7_post_config' command is executed.
18:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:01 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:01 INFO  : 'con' command is executed.
18:20:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:20:01 INFO  : Disconnected from the channel tcfchan#70.
18:20:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:20:22 INFO  : 'fpga -state' command is executed.
18:20:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:20:22 INFO  : 'jtag frequency' command is executed.
18:20:22 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:20:22 INFO  : Context for 'APU' is selected.
18:20:22 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:20:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:22 INFO  : Context for 'APU' is selected.
18:20:22 INFO  : 'stop' command is executed.
18:20:23 INFO  : 'ps7_init' command is executed.
18:20:23 INFO  : 'ps7_post_config' command is executed.
18:20:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:20:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:23 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:23 INFO  : 'con' command is executed.
18:20:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:20:23 INFO  : Disconnected from the channel tcfchan#71.
21:20:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:20:53 INFO  : 'fpga -state' command is executed.
21:20:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:20:54 INFO  : 'jtag frequency' command is executed.
21:20:54 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:54 INFO  : Context for 'APU' is selected.
21:20:54 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:20:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:54 INFO  : Context for 'APU' is selected.
21:20:54 INFO  : 'stop' command is executed.
21:20:54 INFO  : 'ps7_init' command is executed.
21:20:54 INFO  : 'ps7_post_config' command is executed.
21:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:20:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:55 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:55 INFO  : 'con' command is executed.
21:20:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:20:55 INFO  : Disconnected from the channel tcfchan#72.
21:21:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:21:47 INFO  : 'fpga -state' command is executed.
21:21:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:21:47 INFO  : 'jtag frequency' command is executed.
21:21:48 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:48 INFO  : Context for 'APU' is selected.
21:21:48 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:21:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:48 INFO  : Context for 'APU' is selected.
21:21:48 INFO  : 'stop' command is executed.
21:21:48 INFO  : 'ps7_init' command is executed.
21:21:48 INFO  : 'ps7_post_config' command is executed.
21:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:49 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:49 INFO  : 'con' command is executed.
21:21:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:21:49 INFO  : Disconnected from the channel tcfchan#73.
21:22:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:22:40 INFO  : 'fpga -state' command is executed.
21:22:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:22:41 INFO  : 'jtag frequency' command is executed.
21:22:41 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:22:41 INFO  : Context for 'APU' is selected.
21:22:41 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:22:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:41 INFO  : Context for 'APU' is selected.
21:22:41 INFO  : 'stop' command is executed.
21:22:41 INFO  : 'ps7_init' command is executed.
21:22:41 INFO  : 'ps7_post_config' command is executed.
21:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:22:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:42 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:22:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:42 INFO  : 'con' command is executed.
21:22:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:22:42 INFO  : Disconnected from the channel tcfchan#74.
21:25:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:25:04 INFO  : 'fpga -state' command is executed.
21:25:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:25:05 INFO  : 'jtag frequency' command is executed.
21:25:05 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:25:05 INFO  : Context for 'APU' is selected.
21:25:05 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:25:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:05 INFO  : Context for 'APU' is selected.
21:25:05 INFO  : 'stop' command is executed.
21:25:05 INFO  : 'ps7_init' command is executed.
21:25:05 INFO  : 'ps7_post_config' command is executed.
21:25:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:25:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:06 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:06 INFO  : 'con' command is executed.
21:25:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:25:06 INFO  : Disconnected from the channel tcfchan#75.
21:26:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:33 INFO  : 'fpga -state' command is executed.
21:26:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:34 INFO  : 'jtag frequency' command is executed.
21:26:34 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:34 INFO  : Context for 'APU' is selected.
21:26:34 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:26:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:34 INFO  : Context for 'APU' is selected.
21:26:34 INFO  : 'stop' command is executed.
21:26:34 INFO  : 'ps7_init' command is executed.
21:26:34 INFO  : 'ps7_post_config' command is executed.
21:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:35 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:35 INFO  : 'con' command is executed.
21:26:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:26:35 INFO  : Disconnected from the channel tcfchan#76.
21:28:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:28:37 INFO  : 'fpga -state' command is executed.
21:28:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:28:37 INFO  : 'jtag frequency' command is executed.
21:28:37 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:37 INFO  : Context for 'APU' is selected.
21:28:37 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:28:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:37 INFO  : Context for 'APU' is selected.
21:28:37 INFO  : 'stop' command is executed.
21:28:38 INFO  : 'ps7_init' command is executed.
21:28:38 INFO  : 'ps7_post_config' command is executed.
21:28:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:28:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:38 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:38 INFO  : 'con' command is executed.
21:28:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:28:38 INFO  : Disconnected from the channel tcfchan#77.
21:29:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:29:13 INFO  : 'fpga -state' command is executed.
21:29:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:29:14 INFO  : 'jtag frequency' command is executed.
21:29:14 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:14 INFO  : Context for 'APU' is selected.
21:29:14 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:29:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:14 INFO  : Context for 'APU' is selected.
21:29:14 INFO  : 'stop' command is executed.
21:29:14 INFO  : 'ps7_init' command is executed.
21:29:14 INFO  : 'ps7_post_config' command is executed.
21:29:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:15 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:15 INFO  : 'con' command is executed.
21:29:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:29:15 INFO  : Disconnected from the channel tcfchan#78.
21:30:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:30:52 INFO  : 'fpga -state' command is executed.
21:30:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:30:53 INFO  : 'jtag frequency' command is executed.
21:30:53 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:53 INFO  : Context for 'APU' is selected.
21:30:53 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:30:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:53 INFO  : Context for 'APU' is selected.
21:30:53 INFO  : 'stop' command is executed.
21:30:53 INFO  : 'ps7_init' command is executed.
21:30:54 INFO  : 'ps7_post_config' command is executed.
21:30:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:30:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:54 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:54 INFO  : 'con' command is executed.
21:30:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:30:54 INFO  : Disconnected from the channel tcfchan#79.
21:32:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:32:06 INFO  : 'fpga -state' command is executed.
21:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:32:07 INFO  : 'jtag frequency' command is executed.
21:32:07 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:32:07 INFO  : Context for 'APU' is selected.
21:32:07 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:32:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:07 INFO  : Context for 'APU' is selected.
21:32:07 INFO  : 'stop' command is executed.
21:32:07 INFO  : 'ps7_init' command is executed.
21:32:07 INFO  : 'ps7_post_config' command is executed.
21:32:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:32:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:07 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:07 INFO  : 'con' command is executed.
21:32:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:32:07 INFO  : Disconnected from the channel tcfchan#80.
21:32:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:32:45 INFO  : 'fpga -state' command is executed.
21:32:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:32:46 INFO  : 'jtag frequency' command is executed.
21:32:46 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:32:46 INFO  : Context for 'APU' is selected.
21:32:46 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:32:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:46 INFO  : Context for 'APU' is selected.
21:32:46 INFO  : 'stop' command is executed.
21:32:46 INFO  : 'ps7_init' command is executed.
21:32:46 INFO  : 'ps7_post_config' command is executed.
21:32:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:32:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:46 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:47 INFO  : 'con' command is executed.
21:32:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:32:47 INFO  : Disconnected from the channel tcfchan#81.
21:33:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:33:49 INFO  : 'fpga -state' command is executed.
21:33:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:33:49 INFO  : 'jtag frequency' command is executed.
21:33:49 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:49 INFO  : Context for 'APU' is selected.
21:33:49 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:33:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:49 INFO  : Context for 'APU' is selected.
21:33:50 INFO  : 'stop' command is executed.
21:33:50 INFO  : 'ps7_init' command is executed.
21:33:50 INFO  : 'ps7_post_config' command is executed.
21:33:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:33:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:50 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:50 INFO  : 'con' command is executed.
21:33:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:33:50 INFO  : Disconnected from the channel tcfchan#82.
21:35:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:35:24 INFO  : 'fpga -state' command is executed.
21:35:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:35:24 INFO  : 'jtag frequency' command is executed.
21:35:24 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:24 INFO  : Context for 'APU' is selected.
21:35:24 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:35:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:24 INFO  : Context for 'APU' is selected.
21:35:24 INFO  : 'stop' command is executed.
21:35:25 INFO  : 'ps7_init' command is executed.
21:35:25 INFO  : 'ps7_post_config' command is executed.
21:35:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:35:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:25 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:25 INFO  : 'con' command is executed.
21:35:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:35:25 INFO  : Disconnected from the channel tcfchan#83.
21:36:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:36:06 INFO  : 'fpga -state' command is executed.
21:36:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:36:07 INFO  : 'jtag frequency' command is executed.
21:36:07 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:07 INFO  : Context for 'APU' is selected.
21:36:07 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:36:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:07 INFO  : Context for 'APU' is selected.
21:36:07 INFO  : 'stop' command is executed.
21:36:07 INFO  : 'ps7_init' command is executed.
21:36:07 INFO  : 'ps7_post_config' command is executed.
21:36:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:36:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:07 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:07 INFO  : 'con' command is executed.
21:36:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:36:08 INFO  : Disconnected from the channel tcfchan#84.
21:36:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:36:47 INFO  : 'fpga -state' command is executed.
21:36:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:36:47 INFO  : 'jtag frequency' command is executed.
21:36:47 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:47 INFO  : Context for 'APU' is selected.
21:36:47 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:36:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:47 INFO  : Context for 'APU' is selected.
21:36:47 INFO  : 'stop' command is executed.
21:36:48 INFO  : 'ps7_init' command is executed.
21:36:48 INFO  : 'ps7_post_config' command is executed.
21:36:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:36:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:48 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:48 INFO  : 'con' command is executed.
21:36:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:36:48 INFO  : Disconnected from the channel tcfchan#85.
21:38:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:38:06 INFO  : 'fpga -state' command is executed.
21:38:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:38:07 INFO  : 'jtag frequency' command is executed.
21:38:07 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:38:07 INFO  : Context for 'APU' is selected.
21:38:07 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:38:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:38:07 INFO  : Context for 'APU' is selected.
21:38:07 INFO  : 'stop' command is executed.
21:38:07 INFO  : 'ps7_init' command is executed.
21:38:07 INFO  : 'ps7_post_config' command is executed.
21:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:38:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:08 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:38:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:38:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:38:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:38:08 INFO  : 'con' command is executed.
21:38:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:38:08 INFO  : Disconnected from the channel tcfchan#86.
21:50:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:50:27 INFO  : 'fpga -state' command is executed.
21:50:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:50:28 INFO  : 'jtag frequency' command is executed.
21:50:28 INFO  : Sourcing of 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:28 INFO  : Context for 'APU' is selected.
21:50:28 INFO  : Hardware design information is loaded from 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf'.
21:50:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:28 INFO  : Context for 'APU' is selected.
21:50:28 INFO  : 'stop' command is executed.
21:50:28 INFO  : 'ps7_init' command is executed.
21:50:28 INFO  : 'ps7_post_config' command is executed.
21:50:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:50:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:29 INFO  : The application 'C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/User/Desktop/FPGA_Design-master/Lab06/vivado_prj/vivado_prj.sdk/memory/Debug/memory.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:29 INFO  : 'con' command is executed.
21:50:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:50:29 INFO  : Disconnected from the channel tcfchan#87.
