
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.23    0.75    0.75 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.23    0.00    0.75 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.22    0.17    0.92 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.22    0.00    0.92 ^ _421_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.14    0.11    1.03 v _421_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _001_ (net)
                  0.14    0.00    1.03 v _508_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.03   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.25    0.77    0.77 v _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.25    0.00    0.77 v _390_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.20    0.16    0.93 ^ _390_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _132_ (net)
                  0.20    0.00    0.93 ^ _400_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
     1    0.00    0.13    0.10    1.03 v _400_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai22_1)
                                         _219_ (net)
                  0.13    0.00    1.03 v _530_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.03   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.04    0.25    0.82    0.82 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.25    0.00    0.82 v _467_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.21    0.19    1.00 ^ _467_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _190_ (net)
                  0.21    0.00    1.00 ^ _468_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.00    0.13    0.10    1.10 v _468_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _013_ (net)
                  0.13    0.00    1.10 v _520_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.10   data arrival time
-----------------------------------------------------------------------------
                                  0.71   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.42    1.00    1.00 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.42    0.00    1.00 ^ _389_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.14    0.13    1.12 v _389_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _218_ (net)
                  0.14    0.00    1.12 v _529_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.12   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.19    0.72    0.72 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.19    0.00    0.72 v _457_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.29    0.27    0.99 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _185_ (net)
                  0.29    0.00    0.99 ^ _458_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.17    0.14    1.13 v _458_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _008_ (net)
                  0.17    0.00    1.13 v _515_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.13   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.42    1.00    1.00 ^ _528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter_sample (net)
                  0.42    0.00    1.00 ^ _386_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.19    0.14    1.13 v _386_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _000_ (net)
                  0.19    0.00    1.13 v _528_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.13   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -1.13   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.35    0.84    0.84 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.35    0.00    0.84 v _424_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
     1    0.01    0.24    0.21    1.05 ^ _424_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand3_1)
                                         _158_ (net)
                  0.24    0.00    1.05 ^ _425_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.14    0.12    1.17 v _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _002_ (net)
                  0.14    0.00    1.17 v _509_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.38    0.85    0.85 v _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.38    0.00    0.85 v _459_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.20    0.19    1.04 ^ _459_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _186_ (net)
                  0.20    0.00    1.04 ^ _460_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.17    0.13    1.17 v _460_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _009_ (net)
                  0.17    0.00    1.17 v _516_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.32    0.86    0.86 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.32    0.00    0.86 v _473_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.19    0.18    1.04 ^ _473_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _193_ (net)
                  0.19    0.00    1.04 ^ _474_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.17    0.13    1.17 v _474_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _016_ (net)
                  0.17    0.00    1.17 v _523_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  0.79   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.05    0.28    0.84    0.84 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.28    0.00    0.84 v _477_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.25    0.21    1.05 ^ _477_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _195_ (net)
                  0.25    0.00    1.05 ^ _478_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.17    0.14    1.18 v _478_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _018_ (net)
                  0.17    0.00    1.18 v _525_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.18   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  0.80   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.05    0.30    0.85    0.85 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[10] (net)
                  0.30    0.00    0.85 v _475_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.27    0.22    1.07 ^ _475_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _194_ (net)
                  0.27    0.00    1.07 ^ _476_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.16    0.13    1.20 v _476_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _017_ (net)
                  0.16    0.00    1.20 v _524_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.20   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.05    0.27    0.82    0.82 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.27    0.00    0.82 v _469_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.27    0.26    1.09 ^ _469_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _191_ (net)
                  0.27    0.00    1.09 ^ _470_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.15    0.12    1.20 v _470_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _014_ (net)
                  0.15    0.00    1.20 v _521_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.20   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.05    0.27    0.83    0.83 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.27    0.00    0.83 v _461_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.25    0.26    1.09 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _187_ (net)
                  0.25    0.00    1.09 ^ _462_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.14    0.12    1.21 v _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _010_ (net)
                  0.14    0.00    1.21 v _517_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.21   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.21   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.05    0.28    0.84    0.84 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.28    0.00    0.84 v _367_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.40    0.29    1.13 ^ _367_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _124_ (net)
                  0.40    0.00    1.13 ^ _479_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.16    0.10    1.23 v _479_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _019_ (net)
                  0.16    0.00    1.23 v _526_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.23   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.32    0.86    0.86 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.32    0.00    0.86 v _471_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.28    0.24    1.10 ^ _471_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _192_ (net)
                  0.28    0.00    1.10 ^ _472_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.16    0.13    1.23 v _472_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _015_ (net)
                  0.16    0.00    1.23 v _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.23   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -1.23   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.43    0.88    0.88 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.43    0.00    0.88 v _483_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.24    0.23    1.11 ^ _483_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _199_ (net)
                  0.24    0.00    1.11 ^ _485_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.00    0.17    0.16    1.27 v _485_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _020_ (net)
                  0.17    0.00    1.27 v _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.27   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                  0.88   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.32    0.82    0.82 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.32    0.00    0.82 v _494_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.37    1.18 v _494_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _208_ (net)
                  0.12    0.00    1.18 v _495_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.19    1.37 v _495_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _022_ (net)
                  0.11    0.00    1.37 v _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.37   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  0.98   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.82    0.82 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.34    0.00    0.82 v _506_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.37    1.19 v _506_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _217_ (net)
                  0.12    0.00    1.19 v _507_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.18    1.37 v _507_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _025_ (net)
                  0.11    0.00    1.37 v _535_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.37   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  0.98   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.06    0.34    0.87    0.87 v _530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[1] (net)
                  0.34    0.00    0.87 v _387_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     4    0.03    0.54    0.38    1.25 ^ _387_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _130_ (net)
                  0.54    0.00    1.25 ^ _497_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.00    0.13    0.16    1.41 v _497_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         _023_ (net)
                  0.13    0.00    1.41 v _533_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                  1.41   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                  1.02   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.41    0.87    0.87 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.41    0.00    0.87 v _429_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.39    1.25 v _429_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _162_ (net)
                  0.12    0.00    1.25 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.18    1.44 v _430_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _003_ (net)
                  0.11    0.00    1.44 v _510_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.44   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.44   data arrival time
-----------------------------------------------------------------------------
                                  1.04   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01    0.13    0.67    0.67 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.13    0.00    0.67 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.06    0.30    0.35    1.02 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _055_ (net)
                  0.30    0.00    1.02 v _463_/B2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.27    0.29    1.31 ^ _463_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _188_ (net)
                  0.27    0.00    1.31 ^ _464_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01    0.16    0.13    1.44 v _464_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _011_ (net)
                  0.16    0.00    1.44 v _518_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.44   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -1.44   data arrival time
-----------------------------------------------------------------------------
                                  1.06   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.21    0.74    0.74 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.21    0.00    0.74 v _222_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.28    0.21    0.95 ^ _222_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _028_ (net)
                  0.28    0.00    0.95 ^ _450_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.20    0.18    1.13 v _450_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _179_ (net)
                  0.20    0.00    1.13 v _453_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.13    0.35    1.48 v _453_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _182_ (net)
                  0.13    0.00    1.48 v _454_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.19    1.67 v _454_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _007_ (net)
                  0.11    0.00    1.67 v _514_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.67   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                  1.27   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.83    0.83 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.34    0.00    0.83 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.29    0.23    1.06 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.29    0.00    1.06 ^ _444_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.00    0.19    0.18    1.23 v _444_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _174_ (net)
                  0.19    0.00    1.23 v _448_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.34    1.57 v _448_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _178_ (net)
                  0.12    0.00    1.57 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.18    1.76 v _449_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _006_ (net)
                  0.11    0.00    1.76 v _513_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.76   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  1.36   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.37    0.84    0.84 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.37    0.00    0.84 v _234_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.24    0.20    1.05 ^ _234_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _036_ (net)
                  0.24    0.00    1.05 ^ _431_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.20    0.17    1.22 v _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _163_ (net)
                  0.20    0.00    1.22 v _436_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.12    0.35    1.57 v _436_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _168_ (net)
                  0.12    0.00    1.57 v _437_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.19    1.76 v _437_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _004_ (net)
                  0.11    0.00    1.76 v _511_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.76   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  1.37   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.04    0.41    1.03    1.03 ^ _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.41    0.00    1.03 ^ _488_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.23    0.24    1.27 v _488_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         _203_ (net)
                  0.23    0.00    1.27 v _489_/S (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.31    1.58 v _489_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _204_ (net)
                  0.12    0.00    1.58 v _490_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.19    1.76 v _490_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _021_ (net)
                  0.11    0.00    1.76 v _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.76   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  1.37   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.39    0.86    0.86 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.39    0.00    0.86 v _354_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.26    0.21    1.07 ^ _354_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _115_ (net)
                  0.26    0.00    1.07 ^ _498_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.19    0.17    1.25 v _498_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _210_ (net)
                  0.19    0.00    1.25 v _502_/I0 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.12    0.35    1.59 v _502_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _214_ (net)
                  0.12    0.00    1.59 v _503_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.19    1.78 v _503_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _024_ (net)
                  0.11    0.00    1.78 v _534_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.78   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.78   data arrival time
-----------------------------------------------------------------------------
                                  1.38   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.83    0.83 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.34    0.00    0.83 v _231_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.39    0.30    1.13 ^ _231_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _034_ (net)
                  0.39    0.00    1.13 ^ _438_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.20    0.20    1.32 v _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _169_ (net)
                  0.20    0.00    1.32 v _442_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00    0.12    0.35    1.67 v _442_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _173_ (net)
                  0.12    0.00    1.67 v _443_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00    0.11    0.18    1.85 v _443_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         _005_ (net)
                  0.11    0.00    1.85 v _512_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.85   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  1.46   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.17    0.70    0.70 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.17    0.00    0.70 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.31    0.39    1.09 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.31    0.00    1.09 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.42    1.50 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.30    0.00    1.50 v _465_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.01    0.29    0.24    1.75 ^ _465_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                         _189_ (net)
                  0.29    0.00    1.75 ^ _466_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00    0.14    0.12    1.86 v _466_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _012_ (net)
                  0.14    0.00    1.86 v _519_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.86   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -1.86   data arrival time
-----------------------------------------------------------------------------
                                  1.48   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _533_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ _533_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.60   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.37    0.62   library removal time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                                -10.60   data arrival time
-----------------------------------------------------------------------------
                                  9.98   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _526_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ _526_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 10.60   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.37    0.62   library removal time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                                -10.60   data arrival time
-----------------------------------------------------------------------------
                                  9.98   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _527_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.53    0.45   11.05 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.53    0.00   11.05 ^ _527_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.39    0.64   library removal time
                                  0.64   data required time
-----------------------------------------------------------------------------
                                  0.64   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 10.41   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _528_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.53    0.45   11.05 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.53    0.00   11.05 ^ _528_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.39    0.64   library removal time
                                  0.64   data required time
-----------------------------------------------------------------------------
                                  0.64   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 10.41   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _522_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.46    0.45   11.05 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.46    0.00   11.05 ^ _522_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 10.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _515_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.46    0.45   11.05 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.46    0.00   11.05 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 10.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _531_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.46    0.45   11.05 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.46    0.00   11.05 ^ _531_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 10.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _518_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.46    0.45   11.05 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.46    0.00   11.05 ^ _518_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 10.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _516_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.46    0.45   11.05 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.46    0.00   11.05 ^ _516_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 10.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _514_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.46    0.45   11.05 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.46    0.00   11.05 ^ _514_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 10.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _529_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.53    0.45   11.05 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.53    0.00   11.05 ^ _529_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 10.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _523_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.53    0.45   11.05 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.53    0.00   11.05 ^ _523_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 10.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _530_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.53    0.45   11.05 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.53    0.00   11.05 ^ _530_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 10.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _525_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.53    0.45   11.05 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.53    0.00   11.05 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 10.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _524_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout89/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.06    0.53    0.45   11.05 ^ fanout89/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net89 (net)
                  0.53    0.00   11.05 ^ _524_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 10.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _521_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.46    0.45   11.05 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.46    0.00   11.05 ^ _521_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.37    0.62   library removal time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 10.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _520_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.46    0.45   11.05 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.46    0.00   11.05 ^ _520_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.37    0.62   library removal time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 10.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _517_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout88/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.08    0.46    0.45   11.05 ^ fanout88/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net88 (net)
                  0.46    0.00   11.05 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                 11.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                          0.37    0.62   library removal time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                                -11.05   data arrival time
-----------------------------------------------------------------------------
                                 10.42   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _513_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.47   11.07 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.07 ^ _513_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.07   data arrival time
-----------------------------------------------------------------------------
                                 10.44   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _510_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.47   11.07 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.07 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.07   data arrival time
-----------------------------------------------------------------------------
                                 10.44   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _534_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.47   11.07 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.07 ^ _534_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.07   data arrival time
-----------------------------------------------------------------------------
                                 10.44   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _509_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.47   11.07 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.07 ^ _509_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.07   data arrival time
-----------------------------------------------------------------------------
                                 10.44   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _508_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.47   11.07 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.07 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.07   data arrival time
-----------------------------------------------------------------------------
                                 10.44   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _511_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.47   11.07 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.07 ^ _511_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.07   data arrival time
-----------------------------------------------------------------------------
                                 10.44   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _512_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.47   11.07 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.07 ^ _512_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.07   data arrival time
-----------------------------------------------------------------------------
                                 10.44   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _519_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.47   11.07 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.07 ^ _519_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.07   data arrival time
-----------------------------------------------------------------------------
                                 10.44   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _532_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.47   11.07 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.07 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.07   data arrival time
-----------------------------------------------------------------------------
                                 10.44   slack (MET)


Startpoint: rst_z (input port clocked by clk)
Endpoint: _535_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 ^ input external delay
     1    0.01    0.14    0.05   10.05 ^ rst_z (in)
                                         rst_z (net)
                  0.14    0.00   10.05 ^ input4/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.14    0.21   10.26 ^ input4/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net4 (net)
                  0.14    0.00   10.26 ^ fanout91/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     5    0.04    0.39    0.34   10.60 ^ fanout91/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         net91 (net)
                  0.39    0.00   10.60 ^ fanout90/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
    10    0.09    0.50    0.47   11.07 ^ fanout90/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         net90 (net)
                  0.50    0.00   11.07 ^ _535_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 11.07   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.38    0.63   library removal time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                -11.07   data arrival time
-----------------------------------------------------------------------------
                                 10.44   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: en_comp (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
    29    0.10    0.45    0.23    0.23 ^ clk (in)
                                         clk (net)
                  0.45    0.00    0.23 ^ _412_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.16    0.10    0.33 v _412_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net27 (net)
                  0.16    0.00    0.33 v output27/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     1    0.07    0.75    0.65    0.98 v output27/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                         en_comp (net)
                  0.75    0.00    0.98 v en_comp (out)
                                  0.98   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                 10.73   slack (MET)


Startpoint: _524_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _524_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.05    0.28    0.84    0.84 v _524_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[9] (net)
                  0.28    0.00    0.84 v _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.31    0.23    1.07 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net42 (net)
                  0.31    0.00    1.07 ^ output42/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.42    1.49 ^ output42/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[8] (net)
                  0.34    0.00    1.49 ^ vcm_o[8] (out)
                                  1.49   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                 11.24   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.04    0.25    0.82    0.82 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.25    0.00    0.82 v _378_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.35    0.25    1.06 ^ _378_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net38 (net)
                  0.35    0.00    1.06 ^ output38/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.43    1.49 ^ output38/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[4] (net)
                  0.34    0.00    1.49 ^ vcm_o[4] (out)
                                  1.49   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                 11.24   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.83    0.83 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.34    0.00    0.83 v _230_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.25    0.25    1.07 ^ _230_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net23 (net)
                  0.25    0.00    1.07 ^ output23/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.44    0.42    1.49 ^ output23/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[2] (net)
                  0.44    0.00    1.49 ^ data[2] (out)
                                  1.49   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.49   data arrival time
-----------------------------------------------------------------------------
                                 11.24   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.21    0.74    0.74 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.21    0.00    0.74 v _337_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.26    0.21    0.95 ^ _337_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _103_ (net)
                  0.26    0.00    0.95 ^ _338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.17    0.14    1.09 v _338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net55 (net)
                  0.17    0.00    1.09 v output55/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.41    1.50 v output55/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[0] (net)
                  0.34    0.00    1.50 v vref_z_p_o[0] (out)
                                  1.50   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                 11.25   slack (MET)


Startpoint: _521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _521_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.05    0.27    0.82    0.82 v _521_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[6] (net)
                  0.27    0.00    0.82 v _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.34    0.25    1.07 ^ _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net39 (net)
                  0.34    0.00    1.07 ^ output39/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.43    1.50 ^ output39/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[5] (net)
                  0.34    0.00    1.50 ^ vcm_o[5] (out)
                                  1.50   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                 11.25   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.35    0.84    0.84 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.35    0.00    0.84 v _236_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.26    0.26    1.10 ^ _236_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net25 (net)
                  0.26    0.00    1.10 ^ output25/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.44    0.42    1.52 ^ output25/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[4] (net)
                  0.44    0.00    1.52 ^ data[4] (out)
                                  1.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                 11.27   slack (MET)


Startpoint: _517_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.05    0.27    0.83    0.83 v _517_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[2] (net)
                  0.27    0.00    0.83 v _375_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.37    0.26    1.09 ^ _375_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net35 (net)
                  0.37    0.00    1.09 ^ output35/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.43    1.52 ^ output35/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[1] (net)
                  0.34    0.00    1.53 ^ vcm_o[1] (out)
                                  1.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                 11.28   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.30    0.80    0.80 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.30    0.00    0.80 v _307_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.37    0.29    1.09 ^ _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.37    0.00    1.09 ^ output49/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    1.53 ^ output49/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[4] (net)
                  0.34    0.00    1.53 ^ vref_z_n_o[4] (out)
                                  1.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                 11.28   slack (MET)


Startpoint: _523_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _523_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.06    0.32    0.86    0.86 v _523_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[8] (net)
                  0.32    0.00    0.86 v _381_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.32    0.25    1.11 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net41 (net)
                  0.32    0.00    1.11 ^ output41/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.42    1.54 ^ output41/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[7] (net)
                  0.34    0.00    1.54 ^ vcm_o[7] (out)
                                  1.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                 11.29   slack (MET)


Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _514_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.21    0.74    0.74 v _514_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[0] (net)
                  0.21    0.00    0.74 v _291_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.33    0.24    0.98 ^ _291_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _078_ (net)
                  0.33    0.00    0.98 ^ _292_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.20    0.15    1.13 v _292_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net77 (net)
                  0.20    0.00    1.13 v output77/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.42    1.54 v output77/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_p_o[0] (net)
                  0.35    0.00    1.54 v vss_p_o[0] (out)
                                  1.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                 11.29   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.35    0.84    0.84 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.35    0.00    0.84 v _283_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.29    0.29    1.12 ^ _283_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net76 (net)
                  0.29    0.00    1.12 ^ output76/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.42    1.55 ^ output76/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[9] (net)
                  0.34    0.00    1.55 ^ vss_n_o[9] (out)
                                  1.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.55   data arrival time
-----------------------------------------------------------------------------
                                 11.30   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.39    0.86    0.86 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.39    0.00    0.86 v _224_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.26    0.27    1.13 ^ _224_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net21 (net)
                  0.26    0.00    1.13 ^ output21/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.45    0.43    1.56 ^ output21/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[0] (net)
                  0.45    0.00    1.56 ^ data[0] (out)
                                  1.56   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                 11.31   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.41    0.87    0.87 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.41    0.00    0.87 v _233_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.26    0.27    1.14 ^ _233_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net24 (net)
                  0.26    0.00    1.14 ^ output24/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.44    0.42    1.56 ^ output24/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[3] (net)
                  0.44    0.00    1.56 ^ data[3] (out)
                                  1.56   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                 11.31   slack (MET)


Startpoint: _516_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _516_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.38    0.85    0.85 v _516_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[1] (net)
                  0.38    0.00    0.85 v _374_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.36    0.29    1.14 ^ _374_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net33 (net)
                  0.36    0.00    1.14 ^ output33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.43    1.57 ^ output33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[0] (net)
                  0.34    0.00    1.57 ^ vcm_o[0] (out)
                                  1.57   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.83    0.83 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.34    0.00    0.83 v _299_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.37    0.31    1.13 ^ _299_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net47 (net)
                  0.37    0.00    1.13 ^ output47/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    1.57 ^ output47/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[2] (net)
                  0.34    0.00    1.57 ^ vref_z_n_o[2] (out)
                                  1.57   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.30    0.80    0.80 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.30    0.00    0.80 v _266_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.35    0.34    1.14 ^ _266_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net71 (net)
                  0.35    0.00    1.14 ^ output71/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    1.57 ^ output71/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[4] (net)
                  0.34    0.00    1.57 ^ vss_n_o[4] (out)
                                  1.57   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.82    0.82 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.34    0.00    0.82 v _286_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.39    0.31    1.13 ^ _286_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net44 (net)
                  0.39    0.00    1.13 ^ output44/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    1.57 ^ output44/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[0] (net)
                  0.34    0.00    1.57 ^ vref_z_n_o[0] (out)
                                  1.57   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 11.32   slack (MET)


Startpoint: _525_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     8    0.05    0.30    0.85    0.85 v _525_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[10] (net)
                  0.30    0.00    0.85 v _383_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.39    0.29    1.13 ^ _383_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net43 (net)
                  0.39    0.00    1.13 ^ output43/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.34    0.44    1.57 ^ output43/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[9] (net)
                  0.34    0.00    1.58 ^ vcm_o[9] (out)
                                  1.58   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                 11.33   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.37    0.84    0.84 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.37    0.00    0.84 v _304_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.36    0.30    1.15 ^ _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net48 (net)
                  0.36    0.00    1.15 ^ output48/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    1.58 ^ output48/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[3] (net)
                  0.34    0.00    1.58 ^ vref_z_n_o[3] (out)
                                  1.58   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                 11.33   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.41    0.87    0.87 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.41    0.00    0.87 v _280_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.28    0.29    1.16 ^ _280_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net75 (net)
                  0.28    0.00    1.16 ^ output75/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.42    1.58 ^ output75/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[8] (net)
                  0.34    0.00    1.58 ^ vss_n_o[8] (out)
                                  1.58   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                 11.33   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     8    0.04    0.44    0.89    0.89 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[7] (net)
                  0.44    0.00    0.89 v _380_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.31    0.27    1.16 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net40 (net)
                  0.31    0.00    1.16 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.42    1.59 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[6] (net)
                  0.34    0.00    1.59 ^ vcm_o[6] (out)
                                  1.59   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                 11.34   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.38    0.98    0.98 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.38    0.00    0.98 ^ _242_/A3 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.18    0.22    1.19 v _242_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net26 (net)
                  0.18    0.00    1.19 v output26/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.29    0.40    1.59 v output26/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[5] (net)
                  0.29    0.00    1.59 v data[5] (out)
                                  1.59   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                 11.34   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.05    0.28    0.84    0.84 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.28    0.00    0.84 v _384_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.43    0.31    1.15 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net34 (net)
                  0.43    0.00    1.15 ^ output34/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.45    1.59 ^ output34/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[10] (net)
                  0.35    0.00    1.59 ^ vcm_o[10] (out)
                                  1.59   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                 11.34   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.83    0.83 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.34    0.00    0.83 v _277_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.35    0.34    1.17 ^ _277_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net74 (net)
                  0.35    0.00    1.17 ^ output74/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    1.60 ^ output74/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[7] (net)
                  0.34    0.00    1.60 ^ vss_n_o[7] (out)
                                  1.60   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                 11.35   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.82    0.82 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.34    0.00    0.82 v _253_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.35    0.35    1.16 ^ _253_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net66 (net)
                  0.35    0.00    1.16 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.44    1.60 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vss_n_o[0] (net)
                  0.35    0.00    1.60 ^ vss_n_o[0] (out)
                                  1.60   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                 11.35   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: data[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.43    0.88    0.88 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.43    0.00    0.88 v _227_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.29    0.30    1.18 ^ _227_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net22 (net)
                  0.29    0.00    1.18 ^ output22/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.07    0.44    0.43    1.61 ^ output22/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         data[1] (net)
                  0.44    0.00    1.61 ^ data[1] (out)
                                  1.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.61   data arrival time
-----------------------------------------------------------------------------
                                 11.36   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.32    0.82    0.82 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.32    0.00    0.82 v _257_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.37    0.36    1.18 ^ _257_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net68 (net)
                  0.37    0.00    1.18 ^ output68/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.44    1.62 ^ output68/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[1] (net)
                  0.35    0.00    1.62 ^ vss_n_o[1] (out)
                                  1.62   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                 11.37   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.83    0.83 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.34    0.00    0.83 v _346_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.24    0.24    1.07 ^ _346_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _110_ (net)
                  0.24    0.00    1.07 ^ _347_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.19    0.15    1.22 v _347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net58 (net)
                  0.19    0.00    1.22 v output58/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.41    1.63 v output58/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[2] (net)
                  0.34    0.00    1.63 v vref_z_p_o[2] (out)
                                  1.63   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.32    0.82    0.82 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.32    0.00    0.82 v _343_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.18    0.20    1.01 ^ _343_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _108_ (net)
                  0.18    0.00    1.01 ^ _344_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.25    0.19    1.20 v _344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         net57 (net)
                  0.25    0.00    1.20 v output57/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    1.63 v output57/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[1] (net)
                  0.34    0.00    1.63 v vref_z_p_o[1] (out)
                                  1.63   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.38    0.98    0.98 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.38    0.00    0.98 ^ _285_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     2    0.01    0.27    0.23    1.20 v _285_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net67 (net)
                  0.27    0.00    1.20 v output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    1.64 v output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[10] (net)
                  0.34    0.00    1.64 v vss_n_o[10] (out)
                                  1.64   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                 11.39   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.39    0.86    0.86 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.39    0.00    0.86 v _310_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.42    0.34    1.20 ^ _310_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net50 (net)
                  0.42    0.00    1.20 ^ output50/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.45    1.65 ^ output50/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[5] (net)
                  0.34    0.00    1.65 ^ vref_z_n_o[5] (out)
                                  1.65   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                 11.40   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.39    0.86    0.86 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.39    0.00    0.86 v _270_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.35    0.36    1.22 ^ _270_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net72 (net)
                  0.35    0.00    1.22 ^ output72/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    1.65 ^ output72/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[5] (net)
                  0.34    0.00    1.65 ^ vss_n_o[5] (out)
                                  1.65   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                 11.40   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.30    0.80    0.80 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.30    0.00    0.80 v _356_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.29    0.26    1.06 ^ _356_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _117_ (net)
                  0.29    0.00    1.06 ^ _357_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.21    0.17    1.23 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net61 (net)
                  0.21    0.00    1.23 v output61/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.42    1.65 v output61/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[5] (net)
                  0.34    0.00    1.65 v vref_z_p_o[5] (out)
                                  1.65   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                 11.40   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.30    0.80    0.80 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.30    0.00    0.80 v _311_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.34    0.27    1.07 ^ _311_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _088_ (net)
                  0.34    0.00    1.07 ^ _312_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.22    0.16    1.23 v _312_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net83 (net)
                  0.22    0.00    1.23 v output83/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.42    1.65 v output83/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[5] (net)
                  0.34    0.00    1.65 v vss_p_o[5] (out)
                                  1.65   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                 11.40   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.83    0.83 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.34    0.00    0.83 v _260_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
     1    0.01    0.30    0.40    1.22 ^ _260_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_2)
                                         net69 (net)
                  0.30    0.00    1.22 ^ output69/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.43    1.65 ^ output69/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[2] (net)
                  0.35    0.00    1.65 ^ vss_n_o[2] (out)
                                  1.65   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.65   data arrival time
-----------------------------------------------------------------------------
                                 11.40   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.37    0.84    0.84 v _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.37    0.00    0.84 v _349_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.25    0.25    1.09 ^ _349_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _112_ (net)
                  0.25    0.00    1.09 ^ _350_/C (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
     1    0.01    0.19    0.15    1.24 v _350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai221_2)
                                         net59 (net)
                  0.19    0.00    1.24 v output59/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.42    1.66 v output59/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[3] (net)
                  0.34    0.00    1.66 v vref_z_p_o[3] (out)
                                  1.66   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                 11.41   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.83    0.83 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.34    0.00    0.83 v _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
     1    0.01    0.24    0.24    1.07 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_1)
                                         _122_ (net)
                  0.24    0.00    1.07 ^ _364_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.21    0.18    1.25 v _364_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net63 (net)
                  0.21    0.00    1.25 v output63/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.42    1.66 v output63/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[7] (net)
                  0.34    0.00    1.67 v vref_z_p_o[7] (out)
                                  1.67   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                 11.42   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.43    0.88    0.88 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.43    0.00    0.88 v _313_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.41    0.34    1.22 ^ _313_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net51 (net)
                  0.41    0.00    1.22 ^ output51/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    1.67 ^ output51/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[6] (net)
                  0.34    0.00    1.67 ^ vref_z_n_o[6] (out)
                                  1.67   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                 11.42   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.43    0.88    0.88 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.43    0.00    0.88 v _274_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.34    0.36    1.24 ^ _274_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net73 (net)
                  0.34    0.00    1.24 ^ output73/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    1.67 ^ output73/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[6] (net)
                  0.34    0.00    1.67 ^ vss_n_o[6] (out)
                                  1.67   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                 11.42   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.30    0.80    0.80 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.30    0.00    0.80 v _240_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.32    0.26    1.06 ^ _240_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _041_ (net)
                  0.32    0.00    1.06 ^ _353_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.20    0.20    1.26 v _353_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net60 (net)
                  0.20    0.00    1.26 v output60/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.42    1.67 v output60/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[4] (net)
                  0.34    0.00    1.67 v vref_z_p_o[4] (out)
                                  1.67   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                 11.42   slack (MET)


Startpoint: _526_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sample_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _526_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.05    0.28    0.84    0.84 v _526_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[11] (net)
                  0.28    0.00    0.84 v _404_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.01    0.54    0.37    1.21 ^ _404_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         net31 (net)
                  0.54    0.00    1.21 ^ output31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.46    1.67 ^ output31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         sample_o (net)
                  0.34    0.00    1.67 ^ sample_o (out)
                                  1.67   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.67   data arrival time
-----------------------------------------------------------------------------
                                 11.42   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.82    0.82 v _535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[1] (net)
                  0.34    0.00    0.82 v _296_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.34    0.28    1.10 ^ _296_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _081_ (net)
                  0.34    0.00    1.10 ^ _297_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.21    0.15    1.25 v _297_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net79 (net)
                  0.21    0.00    1.25 v output79/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.43    1.68 v output79/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[1] (net)
                  0.35    0.00    1.68 v vss_p_o[1] (out)
                                  1.68   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                 11.43   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.32    0.82    0.82 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.32    0.00    0.82 v _301_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.33    0.26    1.08 ^ _301_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _084_ (net)
                  0.33    0.00    1.08 ^ _302_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.24    0.17    1.25 v _302_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net80 (net)
                  0.24    0.00    1.25 v output80/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    1.68 v output80/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[2] (net)
                  0.34    0.00    1.68 v vss_p_o[2] (out)
                                  1.68   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.68   data arrival time
-----------------------------------------------------------------------------
                                 11.43   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.83    0.83 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.34    0.00    0.83 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.29    0.23    1.06 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.29    0.00    1.06 ^ _366_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.22    0.21    1.27 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net64 (net)
                  0.22    0.00    1.27 v output64/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.42    1.69 v output64/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[8] (net)
                  0.34    0.00    1.69 v vref_z_p_o[8] (out)
                                  1.69   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                 11.44   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.35    0.84    0.84 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.35    0.00    0.84 v _369_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.25    0.25    1.08 ^ _369_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         _126_ (net)
                  0.25    0.00    1.08 ^ _370_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     1    0.01    0.24    0.18    1.26 v _370_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                         net65 (net)
                  0.24    0.00    1.26 v output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    1.69 v output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[9] (net)
                  0.34    0.00    1.69 v vref_z_p_o[9] (out)
                                  1.69   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                 11.44   slack (MET)


Startpoint: _512_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _512_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.83    0.83 v _512_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[3] (net)
                  0.34    0.00    0.83 v _305_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.26    1.09 ^ _305_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _086_ (net)
                  0.33    0.00    1.09 ^ _306_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.25    0.18    1.28 v _306_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net81 (net)
                  0.25    0.00    1.28 v output81/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    1.70 v output81/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[3] (net)
                  0.34    0.00    1.70 v vss_p_o[3] (out)
                                  1.70   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                 11.45   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.30    0.80    0.80 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[5] (net)
                  0.30    0.00    0.80 v _307_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     2    0.02    0.37    0.29    1.09 ^ _307_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net49 (net)
                  0.37    0.00    1.09 ^ _309_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.23    0.19    1.28 v _309_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net82 (net)
                  0.23    0.00    1.28 v output82/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    1.71 v output82/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[4] (net)
                  0.34    0.00    1.71 v vss_p_o[4] (out)
                                  1.71   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.71   data arrival time
-----------------------------------------------------------------------------
                                 11.46   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.83    0.83 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.34    0.00    0.83 v _325_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.00    0.33    0.27    1.10 ^ _325_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _096_ (net)
                  0.33    0.00    1.10 ^ _326_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.26    0.19    1.29 v _326_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net86 (net)
                  0.26    0.00    1.29 v output86/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    1.72 v output86/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[8] (net)
                  0.34    0.00    1.72 v vss_p_o[8] (out)
                                  1.72   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                 11.47   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01    0.13    0.67    0.67 v _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[3] (net)
                  0.13    0.00    0.67 v _258_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.06    0.30    0.35    1.02 v _258_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                         _055_ (net)
                  0.30    0.00    1.02 v _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.37    0.27    1.29 ^ _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net36 (net)
                  0.37    0.00    1.29 ^ output36/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.43    1.73 ^ output36/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[2] (net)
                  0.34    0.00    1.73 ^ vcm_o[2] (out)
                                  1.73   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.73   data arrival time
-----------------------------------------------------------------------------
                                 11.48   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.43    0.88    0.88 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.43    0.00    0.88 v _358_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.28    0.23    1.11 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _118_ (net)
                  0.28    0.00    1.11 ^ _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.21    0.20    1.31 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net62 (net)
                  0.21    0.00    1.31 v output62/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.42    1.73 v output62/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[6] (net)
                  0.34    0.00    1.73 v vref_z_p_o[6] (out)
                                  1.73   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.73   data arrival time
-----------------------------------------------------------------------------
                                 11.48   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.39    0.86    0.86 v _534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[6] (net)
                  0.39    0.00    0.86 v _314_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.35    0.29    1.15 ^ _314_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _089_ (net)
                  0.35    0.00    1.15 ^ _315_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.22    0.16    1.31 v _315_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net84 (net)
                  0.22    0.00    1.31 v output84/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.42    1.73 v output84/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[6] (net)
                  0.34    0.00    1.73 v vss_p_o[6] (out)
                                  1.73   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.73   data arrival time
-----------------------------------------------------------------------------
                                 11.48   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.35    0.84    0.84 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.35    0.00    0.84 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.32    0.25    1.09 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.32    0.00    1.09 ^ _336_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.24    0.21    1.30 v _336_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net78 (net)
                  0.24    0.00    1.30 v output78/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    1.73 v output78/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[10] (net)
                  0.34    0.00    1.73 v vss_p_o[10] (out)
                                  1.73   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.73   data arrival time
-----------------------------------------------------------------------------
                                 11.48   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_p_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.35    0.84    0.84 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.35    0.00    0.84 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.32    0.25    1.09 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.32    0.00    1.09 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.02    0.28    0.25    1.34 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net56 (net)
                  0.28    0.00    1.34 v output56/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.44    1.78 v output56/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_p_o[10] (net)
                  0.34    0.00    1.78 v vref_z_p_o[10] (out)
                                  1.78   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.78   data arrival time
-----------------------------------------------------------------------------
                                 11.53   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.41    0.87    0.87 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.41    0.00    0.87 v _331_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.33    0.30    1.17 ^ _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _100_ (net)
                  0.33    0.00    1.17 ^ _332_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.26    0.19    1.35 v _332_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net87 (net)
                  0.26    0.00    1.35 v output87/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    1.78 v output87/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[9] (net)
                  0.34    0.00    1.78 v vss_p_o[9] (out)
                                  1.78   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.78   data arrival time
-----------------------------------------------------------------------------
                                 11.53   slack (MET)


Startpoint: _511_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_n_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _511_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03    0.61    1.11    1.11 ^ _511_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[4] (net)
                  0.61    0.00    1.11 ^ _262_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
     1    0.01    0.24    0.24    1.35 v _262_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai31_1)
                                         net70 (net)
                  0.24    0.00    1.35 v output70/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.08    0.35    0.43    1.78 v output70/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_n_o[3] (net)
                  0.35    0.00    1.78 v vss_n_o[3] (out)
                                  1.78   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.78   data arrival time
-----------------------------------------------------------------------------
                                 11.53   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vss_p_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.43    0.88    0.88 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[7] (net)
                  0.43    0.00    0.88 v _319_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.01    0.35    0.30    1.18 ^ _319_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                         _092_ (net)
                  0.35    0.00    1.18 ^ _320_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.01    0.26    0.18    1.37 v _320_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                         net85 (net)
                  0.26    0.00    1.37 v output85/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    1.80 v output85/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vss_p_o[7] (net)
                  0.34    0.00    1.80 v vss_p_o[7] (out)
                                  1.80   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                 11.55   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: en_vcm_sw_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.06    0.33    0.87    0.87 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.33    0.00    0.87 v _385_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     8    0.05    0.47    0.36    1.22 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         _129_ (net)
                  0.47    0.00    1.22 ^ _415_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.01    0.23    0.17    1.39 v _415_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                         net29 (net)
                  0.23    0.00    1.39 v output29/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.42    1.81 v output29/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_vcm_sw_o (net)
                  0.35    0.00    1.81 v en_vcm_sw_o (out)
                                  1.81   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                 11.56   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.02    0.23    0.75    0.75 v _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[11] (net)
                  0.23    0.00    0.75 v _333_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.22    0.17    0.92 ^ _333_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _101_ (net)
                  0.22    0.00    0.92 ^ _334_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     1    0.00    0.14    0.24    1.16 ^ _334_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                         _102_ (net)
                  0.14    0.00    1.16 ^ _335_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.28    0.29    1.45 ^ _335_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net45 (net)
                  0.28    0.00    1.45 ^ output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.42    1.87 ^ output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[10] (net)
                  0.34    0.00    1.87 ^ vref_z_n_o[10] (out)
                                  1.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                 11.62   slack (MET)


Startpoint: _520_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: clk_data (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _520_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     7    0.04    0.25    0.82    0.82 v _520_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         counter[5] (net)
                  0.25    0.00    0.82 v _263_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     4    0.02    0.39    0.29    1.10 ^ _263_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _058_ (net)
                  0.39    0.00    1.10 ^ _401_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.00    0.17    0.12    1.22 v _401_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         _142_ (net)
                  0.17    0.00    1.22 v _402_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.30    0.32    1.54 v _402_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net20 (net)
                  0.30    0.00    1.54 v output20/I (gf180mcu_fd_sc_mcu7t5v0__buf_3)
     1    0.08    0.30    0.44    1.97 v output20/Z (gf180mcu_fd_sc_mcu7t5v0__buf_3)
                                         clk_data (net)
                  0.30    0.00    1.98 v clk_data (out)
                                  1.98   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                 11.73   slack (MET)


Startpoint: _529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_dummy_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     5    0.06    0.33    0.87    0.87 v _529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         state[0] (net)
                  0.33    0.00    0.87 v _245_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     4    0.03    0.47    0.31    1.18 ^ _245_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                                         _045_ (net)
                  0.47    0.00    1.18 ^ _246_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.43    1.61 ^ _246_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         net32 (net)
                  0.30    0.00    1.61 ^ output32/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.42    2.04 ^ output32/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_dummy_o (net)
                  0.35    0.00    2.04 ^ vcm_dummy_o (out)
                                  2.04   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.04   data arrival time
-----------------------------------------------------------------------------
                                 11.79   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.35    0.84    0.84 v _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[10] (net)
                  0.35    0.00    0.84 v _327_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.32    0.25    1.09 ^ _327_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _097_ (net)
                  0.32    0.00    1.09 ^ _328_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.01    0.15    0.25    1.34 ^ _328_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _098_ (net)
                  0.15    0.00    1.34 ^ _329_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.01    0.29    0.29    1.63 ^ _329_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net54 (net)
                  0.29    0.00    1.63 ^ output54/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.42    2.05 ^ output54/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[9] (net)
                  0.34    0.00    2.05 ^ vref_z_n_o[9] (out)
                                  2.05   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                 11.80   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.34    0.83    0.83 v _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[8] (net)
                  0.34    0.00    0.83 v _316_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01    0.29    0.23    1.06 ^ _316_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _090_ (net)
                  0.29    0.00    1.06 ^ _317_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.13    0.23    1.29 ^ _317_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _091_ (net)
                  0.13    0.00    1.29 ^ _318_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.36    0.33    1.62 ^ _318_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net52 (net)
                  0.36    0.00    1.62 ^ output52/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    2.06 ^ output52/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[7] (net)
                  0.34    0.00    2.06 ^ vref_z_n_o[7] (out)
                                  2.06   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                 11.81   slack (MET)


Startpoint: _510_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04    0.41    0.87    0.87 v _510_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[9] (net)
                  0.41    0.00    0.87 v _321_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01    0.31    0.25    1.12 ^ _321_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _093_ (net)
                  0.31    0.00    1.12 ^ _322_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.13    0.24    1.36 ^ _322_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _094_ (net)
                  0.13    0.00    1.36 ^ _323_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.30    0.30    1.65 ^ _323_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net53 (net)
                  0.30    0.00    1.65 ^ output53/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.42    2.08 ^ output53/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[8] (net)
                  0.34    0.00    2.08 ^ vref_z_n_o[8] (out)
                                  2.08   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                 11.83   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vref_z_n_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.03    0.32    0.82    0.82 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         result[2] (net)
                  0.32    0.00    0.82 v _228_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.02    0.40    0.31    1.12 ^ _228_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                         _032_ (net)
                  0.40    0.00    1.12 ^ _293_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.00    0.13    0.24    1.36 ^ _293_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _079_ (net)
                  0.13    0.00    1.36 ^ _294_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02    0.35    0.33    1.69 ^ _294_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net46 (net)
                  0.35    0.00    1.69 ^ output46/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
     1    0.07    0.34    0.43    2.12 ^ output46/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         vref_z_n_o[1] (net)
                  0.34    0.00    2.12 ^ vref_z_n_o[1] (out)
                                  2.12   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                 11.87   slack (MET)


Startpoint: _519_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vcm_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _519_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.01    0.17    0.70    0.70 v _519_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[4] (net)
                  0.17    0.00    0.70 v _220_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.07    0.31    0.39    1.09 v _220_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _026_ (net)
                  0.31    0.00    1.09 v _221_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.06    0.30    0.42    1.50 v _221_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                         _027_ (net)
                  0.30    0.00    1.50 v _377_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.01    0.36    0.26    1.77 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                         net37 (net)
                  0.36    0.00    1.77 ^ output37/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07    0.34    0.43    2.20 ^ output37/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         vcm_o[3] (net)
                  0.34    0.00    2.20 ^ vcm_o[3] (out)
                                  2.20   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.20   data arrival time
-----------------------------------------------------------------------------
                                 11.95   slack (MET)


Startpoint: _515_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: offset_cal_cycle (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.01    0.19    0.72    0.72 v _515_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                         counter[0] (net)
                  0.19    0.00    0.72 v _393_/A2 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     4    0.03    0.35    0.55    1.27 v _393_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                         _135_ (net)
                  0.35    0.00    1.27 v _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__and3_1)
     1    0.01    0.16    0.39    1.66 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_1)
                                         _150_ (net)
                  0.16    0.00    1.66 v _414_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.18    0.24    1.91 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net30 (net)
                  0.18    0.00    1.91 v output30/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.41    2.32 v output30/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         offset_cal_cycle (net)
                  0.35    0.00    2.32 v offset_cal_cycle (out)
                                  2.32   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                 -2.32   data arrival time
-----------------------------------------------------------------------------
                                 12.07   slack (MET)


Startpoint: en_offset_cal (input port clocked by clk)
Endpoint: en_offset_cal_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         10.00   10.00 v input external delay
     1    0.01    0.09    0.04   10.04 v en_offset_cal (in)
                                         en_offset_cal (net)
                  0.09    0.00   10.04 v input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.02    0.36    0.34   10.38 v input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net2 (net)
                  0.36    0.00   10.38 v _405_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.01    0.12    0.32   10.71 v _405_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                         _144_ (net)
                  0.12    0.00   10.71 v _406_/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.01    0.18    0.24   10.94 v _406_/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                         net28 (net)
                  0.18    0.00   10.94 v output28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.08    0.35    0.42   11.36 v output28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                         en_offset_cal_o (net)
                  0.35    0.00   11.36 v en_offset_cal_o (out)
                                 11.36   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                        -10.00   -9.75   output external delay
                                 -9.75   data required time
-----------------------------------------------------------------------------
                                 -9.75   data required time
                                -11.36   data arrival time
-----------------------------------------------------------------------------
                                 21.11   slack (MET)



worst slack corner Typical: 0.6441
