INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/lab_4/lab_4.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
WARNING: [VRFC 10-1315] redeclaration of ansi port count is not allowed [C:/Users/DELL/lab_4/lab_4.srcs/sources_1/new/counter.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/lab_4/lab_4.srcs/sim_1/new/tb_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
