

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_boundary_wrapper_0_x0'
================================================================
* Date:           Sun Sep  4 23:14:31 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.947 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    33489|    33489|  0.112 ms|  0.112 ms|  33489|  33489|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_1         |    33488|    33488|      8372|          -|          -|     4|        no|
        | + D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_2        |     8370|     8370|      1395|          -|          -|     6|        no|
        |  ++ D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_3      |     1296|     1296|       162|          -|          -|     8|        no|
        |   +++ D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_4    |      160|      160|        10|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_5  |        4|        4|         1|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_7      |       96|       96|         6|          -|          -|    16|        no|
        |   +++ D_drain_IO_L1_out_boundary_wrapper_0_x0_loop_8    |        4|        4|         2|          -|          -|     2|        no|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 11 
5 --> 6 4 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 12 3 
12 --> 13 11 
13 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0176, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_0_x0144, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0176, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_0_x0144, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:11059]   --->   Operation 18 'alloca' 'local_D_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:11068]   --->   Operation 19 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 3"   --->   Operation 20 'getelementptr' 'data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_split_V_addr_316 = getelementptr i32 %data_split_V, i64 0, i64 2"   --->   Operation 21 'getelementptr' 'data_split_V_addr_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_split_V_addr_317 = getelementptr i32 %data_split_V, i64 0, i64 1"   --->   Operation 22 'getelementptr' 'data_split_V_addr_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_split_V_addr_318 = getelementptr i32 %data_split_V, i64 0, i64 0"   --->   Operation 23 'getelementptr' 'data_split_V_addr_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln11062 = br void" [./dut.cpp:11062]   --->   Operation 24 'br' 'br_ln11062' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 25 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 26 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 27 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln11062 = br i1 %icmp_ln890, void %.split17, void" [./dut.cpp:11062]   --->   Operation 29 'br' 'br_ln11062' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln11062 = specloopname void @_ssdm_op_SpecLoopName, void @empty_750" [./dut.cpp:11062]   --->   Operation 30 'specloopname' 'specloopname_ln11062' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln11063 = br void" [./dut.cpp:11063]   --->   Operation 31 'br' 'br_ln11063' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln11114 = ret" [./dut.cpp:11114]   --->   Operation 32 'ret' 'ret_ln11114' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.57>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split17, i3 %add_ln691_1007, void %.loopexit376"   --->   Operation 33 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.57ns)   --->   "%add_ln691_1007 = add i3 %c1_V, i3 1"   --->   Operation 34 'add' 'add_ln691_1007' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.49ns)   --->   "%icmp_ln890_1057 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 35 'icmp' 'icmp_ln890_1057' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln11063 = br i1 %icmp_ln890_1057, void %.split15, void" [./dut.cpp:11063]   --->   Operation 37 'br' 'br_ln11063' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1208"   --->   Operation 38 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890_1057)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 39 'br' 'br_ln890' <Predicate = (!icmp_ln890_1057)> <Delay = 0.38>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = (icmp_ln890_1057)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_1008, void, i4 0, void %.split15"   --->   Operation 41 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln691_1008 = add i4 %c7_V, i4 1"   --->   Operation 42 'add' 'add_ln691_1008' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.65ns)   --->   "%icmp_ln890_1058 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 43 'icmp' 'icmp_ln890_1058' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln11070 = br i1 %icmp_ln890_1058, void %.split9, void %.preheader.preheader" [./dut.cpp:11070]   --->   Operation 45 'br' 'br_ln11070' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln11070 = specloopname void @_ssdm_op_SpecLoopName, void @empty_92" [./dut.cpp:11070]   --->   Operation 46 'specloopname' 'specloopname_ln11070' <Predicate = (!icmp_ln890_1058)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c7_V"   --->   Operation 47 'trunc' 'empty' <Predicate = (!icmp_ln890_1058)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c7_V, i32 2"   --->   Operation 48 'bitselect' 'tmp' <Predicate = (!icmp_ln890_1058)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%idxprom = zext i2 %empty"   --->   Operation 49 'zext' 'idxprom' <Predicate = (!icmp_ln890_1058)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%data_split_V_addr_319 = getelementptr i32 %data_split_V, i64 0, i64 %idxprom"   --->   Operation 50 'getelementptr' 'data_split_V_addr_319' <Predicate = (!icmp_ln890_1058)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln11072 = br void" [./dut.cpp:11072]   --->   Operation 51 'br' 'br_ln11072' <Predicate = (!icmp_ln890_1058)> <Delay = 0.38>
ST_4 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 52 'br' 'br_ln890' <Predicate = (icmp_ln890_1058)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_1011, void, i5 0, void %.split9"   --->   Operation 53 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln691_1011 = add i5 %c8_V, i5 1"   --->   Operation 54 'add' 'add_ln691_1011' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V, i1 %tmp" [./dut.cpp:11080]   --->   Operation 55 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln11080 = zext i6 %tmp_s" [./dut.cpp:11080]   --->   Operation 56 'zext' 'zext_ln11080' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln11080" [./dut.cpp:11080]   --->   Operation 57 'getelementptr' 'local_D_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.63ns)   --->   "%icmp_ln890_1060 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 58 'icmp' 'icmp_ln890_1060' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln11072 = br i1 %icmp_ln890_1060, void %.split7, void" [./dut.cpp:11072]   --->   Operation 60 'br' 'br_ln11072' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:11080]   --->   Operation 61 'load' 'out_data_V' <Predicate = (!icmp_ln890_1060)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 62 'br' 'br_ln0' <Predicate = (icmp_ln890_1060)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln11072 = specloopname void @_ssdm_op_SpecLoopName, void @empty_247" [./dut.cpp:11072]   --->   Operation 63 'specloopname' 'specloopname_ln11072' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (1.21ns)   --->   "%tmp_378 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_3_0_x0144" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'read' 'tmp_378' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 65 [1/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:11080]   --->   Operation 65 'load' 'out_data_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_6 : Operation 66 [1/1] (0.38ns)   --->   "%br_ln11081 = br void" [./dut.cpp:11081]   --->   Operation 66 'br' 'br_ln11081' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.19>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%n_V = phi i3 %add_ln691_1012, void %.split, i3 0, void %.split7"   --->   Operation 67 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i128 %zext_ln1497, void %.split, i128 %out_data_V, void %.split7"   --->   Operation 68 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.57ns)   --->   "%add_ln691_1012 = add i3 %n_V, i3 1"   --->   Operation 69 'add' 'add_ln691_1012' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i3 %n_V"   --->   Operation 70 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.49ns)   --->   "%icmp_ln878 = icmp_eq  i3 %n_V, i3 4"   --->   Operation 71 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln11081 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:11081]   --->   Operation 73 'br' 'br_ln11081' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_816"   --->   Operation 74 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %p_Val2_s"   --->   Operation 75 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%data_split_V_addr_320 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:11082]   --->   Operation 76 'getelementptr' 'data_split_V_addr_320' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.69ns)   --->   "%store_ln11082 = store i32 %trunc_ln674, i2 %data_split_V_addr_320" [./dut.cpp:11082]   --->   Operation 77 'store' 'store_ln11082' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%r = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %p_Val2_s, i32 32, i32 127"   --->   Operation 78 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i96 %r"   --->   Operation 79 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 80 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.69ns)   --->   "%store_ln11090 = store i32 %tmp_378, i2 %data_split_V_addr_319" [./dut.cpp:11090]   --->   Operation 81 'store' 'store_ln11090' <Predicate = (icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 82 [2/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_318"   --->   Operation 82 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 83 [2/2] (0.69ns)   --->   "%v2_V_1170 = load i2 %data_split_V_addr_317"   --->   Operation 83 'load' 'v2_V_1170' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 0.69>
ST_9 : Operation 84 [1/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_318"   --->   Operation 84 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 85 [1/2] (0.69ns)   --->   "%v2_V_1170 = load i2 %data_split_V_addr_317"   --->   Operation 85 'load' 'v2_V_1170' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 86 [2/2] (0.69ns)   --->   "%v2_V_1171 = load i2 %data_split_V_addr_316"   --->   Operation 86 'load' 'v2_V_1171' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 87 [2/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 87 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 10 <SV = 9> <Delay = 1.42>
ST_10 : Operation 88 [1/2] (0.69ns)   --->   "%v2_V_1171 = load i2 %data_split_V_addr_316"   --->   Operation 88 'load' 'v2_V_1171' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 89 [1/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 89 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1171, i32 %v2_V_1170, i32 %v2_V"   --->   Operation 90 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.73ns)   --->   "%store_ln11092 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:11092]   --->   Operation 91 'store' 'store_ln11092' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 92 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.70>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1009, void, i5 0, void %.preheader.preheader"   --->   Operation 93 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.70ns)   --->   "%add_ln691_1009 = add i5 %c5_V, i5 1"   --->   Operation 94 'add' 'add_ln691_1009' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln890 = shl i5 %c5_V, i5 1"   --->   Operation 95 'shl' 'shl_ln890' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.63ns)   --->   "%icmp_ln890_1059 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 96 'icmp' 'icmp_ln890_1059' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln11099 = br i1 %icmp_ln890_1059, void %.split13, void %.loopexit376" [./dut.cpp:11099]   --->   Operation 98 'br' 'br_ln11099' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln11099 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1188" [./dut.cpp:11099]   --->   Operation 99 'specloopname' 'specloopname_ln11099' <Predicate = (!icmp_ln890_1059)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.38ns)   --->   "%br_ln11101 = br void" [./dut.cpp:11101]   --->   Operation 100 'br' 'br_ln11101' <Predicate = (!icmp_ln890_1059)> <Delay = 0.38>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 101 'br' 'br_ln0' <Predicate = (icmp_ln890_1059)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 1.43>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%c6_V = phi i2 %add_ln691_1010, void %.split11, i2 0, void %.split13"   --->   Operation 102 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.43ns)   --->   "%add_ln691_1010 = add i2 %c6_V, i2 1"   --->   Operation 103 'add' 'add_ln691_1010' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln11106 = zext i2 %c6_V" [./dut.cpp:11106]   --->   Operation 104 'zext' 'zext_ln11106' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.70ns)   --->   "%add_ln11106 = add i5 %shl_ln890, i5 %zext_ln11106" [./dut.cpp:11106]   --->   Operation 105 'add' 'add_ln11106' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln11106_1 = zext i5 %add_ln11106" [./dut.cpp:11106]   --->   Operation 106 'zext' 'zext_ln11106_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%local_D_V_addr_64 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln11106_1" [./dut.cpp:11106]   --->   Operation 107 'getelementptr' 'local_D_V_addr_64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.34ns)   --->   "%icmp_ln890_1061 = icmp_eq  i2 %c6_V, i2 2"   --->   Operation 108 'icmp' 'icmp_ln890_1061' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln11101 = br i1 %icmp_ln890_1061, void %.split11, void" [./dut.cpp:11101]   --->   Operation 110 'br' 'br_ln11101' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [2/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_64" [./dut.cpp:11106]   --->   Operation 111 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_1061)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 112 'br' 'br_ln0' <Predicate = (icmp_ln890_1061)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 1.94>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln11101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_780" [./dut.cpp:11101]   --->   Operation 113 'specloopname' 'specloopname_ln11101' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_64" [./dut.cpp:11106]   --->   Operation 114 'load' 'local_D_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_13 : Operation 115 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_0_3_x0176, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 116 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [15]  (0.387 ns)

 <State 2>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [15]  (0 ns)
	'add' operation ('add_ln691') [16]  (0.572 ns)

 <State 3>: 0.572ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_1007') [24]  (0 ns)
	'add' operation ('add_ln691_1007') [25]  (0.572 ns)

 <State 4>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_1008') [33]  (0 ns)
	'add' operation ('add_ln691_1008') [34]  (0.708 ns)

 <State 5>: 0.73ns
The critical path consists of the following:
	'phi' operation ('c8.V') with incoming values : ('add_ln691_1011') [46]  (0 ns)
	'getelementptr' operation ('local_D_V_addr', ./dut.cpp:11080) [50]  (0 ns)
	'load' operation ('out_data.V', ./dut.cpp:11080) on array 'local_D.V', ./dut.cpp:11059 [57]  (0.73 ns)

 <State 6>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_D_drain_PE_3_0_x0144' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [56]  (1.22 ns)

 <State 7>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln11090', ./dut.cpp:11090) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'data_split.V', ./dut.cpp:11068 [76]  (0.699 ns)
	blocking operation 0.5 ns on control path)

 <State 8>: 0.699ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'data_split.V', ./dut.cpp:11068 [77]  (0.699 ns)

 <State 9>: 0.699ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'data_split.V', ./dut.cpp:11068 [77]  (0.699 ns)

 <State 10>: 1.43ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'data_split.V', ./dut.cpp:11068 [79]  (0.699 ns)
	'store' operation ('store_ln11092', ./dut.cpp:11092) of variable '__Result__' on array 'local_D.V', ./dut.cpp:11059 [82]  (0.73 ns)

 <State 11>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1009') [89]  (0 ns)
	'add' operation ('add_ln691_1009') [90]  (0.707 ns)

 <State 12>: 1.44ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_1010') [99]  (0 ns)
	'add' operation ('add_ln11106', ./dut.cpp:11106) [102]  (0.707 ns)
	'getelementptr' operation ('local_D_V_addr_64', ./dut.cpp:11106) [104]  (0 ns)
	'load' operation ('local_D_V_load', ./dut.cpp:11106) on array 'local_D.V', ./dut.cpp:11059 [110]  (0.73 ns)

 <State 13>: 1.95ns
The critical path consists of the following:
	'load' operation ('local_D_V_load', ./dut.cpp:11106) on array 'local_D.V', ./dut.cpp:11059 [110]  (0.73 ns)
	fifo write on port 'fifo_D_drain_D_drain_IO_L1_out_0_3_x0176' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [111]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
