// Seed: 1485101731
module module_0 (
    input wor id_0,
    input wor id_1,
    input tri0 id_2,
    input tri1 id_3
    , id_19,
    output wor id_4,
    input uwire id_5,
    output tri id_6,
    input wire id_7,
    input tri0 id_8,
    input supply0 id_9,
    input tri id_10,
    input wand id_11,
    input uwire id_12,
    input uwire id_13,
    output wand id_14,
    input supply0 id_15,
    input supply0 id_16,
    output uwire id_17
);
  assign {1, id_9} = 1;
  wire id_20;
  wire id_21, id_22;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input wor id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wor id_5,
    input tri id_6,
    output wire id_7,
    input supply1 id_8,
    output tri0 id_9,
    output uwire id_10,
    input wire id_11,
    input supply0 id_12,
    input tri1 id_13,
    output uwire id_14
);
  integer id_16 = 1;
  `define pp_17 0
  wor id_18;
  assign `pp_17 = 1;
  logic [7:0] id_19;
  module_0(
      id_3,
      id_2,
      id_6,
      id_2,
      id_4,
      id_13,
      id_4,
      id_5,
      id_11,
      id_5,
      id_5,
      id_5,
      id_6,
      id_12,
      id_10,
      id_11,
      id_3,
      id_10
  );
  assign id_19[`pp_17] = id_18 == id_5;
endmodule
