
*** Running vivado
    with args -log ALU_TB.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU_TB.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ALU_TB.tcl -notrace
Command: synth_design -top ALU_TB -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16856 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 344.434 ; gain = 100.605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU_TB' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:10]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/new/ALU.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/new/ALU.vhd:20]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:68]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:70]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:72]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:74]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:76]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:78]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:80]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:82]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:92]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:94]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:96]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:98]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:102]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:104]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:92]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:94]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:96]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:98]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:102]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:104]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:92]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:94]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:96]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:98]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:102]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:104]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:92]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:94]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:96]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:98]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:102]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:104]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:92]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:94]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:96]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:98]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:102]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:104]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:92]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:94]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:96]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:98]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:102]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:104]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:92]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:94]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:96]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:98]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:102]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:104]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:92]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:94]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:96]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:98]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:100]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:102]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:104]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:127]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:128]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:129]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:130]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:131]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:132]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:133]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:134]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:135]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:136]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:137]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:138]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:139]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:140]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:141]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:142]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:143]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:144]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:145]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:146]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:147]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:148]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:149]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:150]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:151]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:152]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:153]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:154]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:155]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:156]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:157]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:158]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:159]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:160]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:161]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:162]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'ALU_TB' (2#1) [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/imports/Desktop/alu_tb.vhd:10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 424.219 ; gain = 180.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 424.219 ; gain = 180.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 424.219 ; gain = 180.391
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.srcs/sources_1/imports/sources_1/new/ALU.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 424.219 ; gain = 180.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Muxes : 
	  14 Input      9 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Muxes : 
	  14 Input      9 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'ALU_TB' to reference 'partition' which has no pins
WARNING: [Synth 8-3330] design ALU_TB has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 510.398 ; gain = 266.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 510.398 ; gain = 266.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 519.074 ; gain = 275.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 519.074 ; gain = 275.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 519.074 ; gain = 275.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 519.074 ; gain = 275.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 519.074 ; gain = 275.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 519.074 ; gain = 275.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 519.074 ; gain = 275.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 519.074 ; gain = 275.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1091 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 519.074 ; gain = 275.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 519.074 ; gain = 275.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 623.297 ; gain = 392.277
INFO: [Common 17-1381] The checkpoint 'C:/Users/hammi/OneDrive/Documenten/bitbucket/SchoolFPGA/TestALU/TestALU.runs/synth_1/ALU_TB.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_TB_utilization_synth.rpt -pb ALU_TB_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 623.297 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 27 21:51:14 2018...
