#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x565013cfd0c0 .scope module, "main" "main" 2 14;
 .timescale 0 0;
L_0x565013d2ff20 .functor AND 1, v0x565013d27d60_0, v0x565013d2aeb0_0, C4<1>, C4<1>;
v0x565013d2d6e0_0 .net "IMemOut", 31 0, v0x565013d29fd0_0;  1 drivers
v0x565013d2d7a0_0 .net "PCEnable", 0 0, v0x565013d283f0_0;  1 drivers
v0x565013d2d890_0 .net "PCIn", 31 0, L_0x565013d30530;  1 drivers
v0x565013d2d980_0 .net "PCOut", 31 0, v0x565013d2c260_0;  1 drivers
v0x565013d2da20_0 .net "PCplusFour", 31 0, v0x565013d08870_0;  1 drivers
v0x565013d2db30_0 .net *"_s16", 3 0, L_0x565013d301b0;  1 drivers
v0x565013d2dc10_0 .net *"_s21", 25 0, L_0x565013d30340;  1 drivers
v0x565013d2dcf0_0 .net *"_s22", 27 0, L_0x565013d303e0;  1 drivers
L_0x7f9633a58018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x565013d2ddd0_0 .net *"_s25", 1 0, L_0x7f9633a58018;  1 drivers
v0x565013d2df40_0 .net "aluControl3bit", 2 0, v0x565013d26750_0;  1 drivers
v0x565013d2e000_0 .net "aluOp", 1 0, v0x565013d27c00_0;  1 drivers
v0x565013d2e110_0 .net "aluOut", 31 0, v0x565013d2ada0_0;  1 drivers
v0x565013d2e1d0_0 .net "aluSecondInput", 31 0, L_0x565013d2fb90;  1 drivers
v0x565013d2e2e0_0 .net "aluSrc", 0 0, v0x565013d27cc0_0;  1 drivers
v0x565013d2e3d0_0 .net "aluZero", 0 0, v0x565013d2aeb0_0;  1 drivers
v0x565013d2e470_0 .net "branchAndZero", 0 0, L_0x565013d2ff20;  1 drivers
v0x565013d2e510_0 .net "branchEnable", 0 0, v0x565013d27d60_0;  1 drivers
v0x565013d2e5b0_0 .net "branchMuxOut", 31 0, L_0x565013d30040;  1 drivers
v0x565013d2e6a0_0 .net "branchaddress", 31 0, v0x565013d27800_0;  1 drivers
v0x565013d2e790_0 .net "branchpc", 31 0, L_0x565013d2fe80;  1 drivers
v0x565013d2e880_0 .var "change", 31 0;
v0x565013d2e940_0 .var "clk", 0 0;
v0x565013d2e9e0_0 .net "dataMemOut", 31 0, v0x565013d28e70_0;  1 drivers
v0x565013d2ead0_0 .net "dataMemReadEnable", 0 0, v0x565013d280d0_0;  1 drivers
v0x565013d2ebc0_0 .net "dataMemWriteEnable", 0 0, v0x565013d28250_0;  1 drivers
v0x565013d2ecb0_0 .net "jumpAddress", 31 0, L_0x565013d30250;  1 drivers
v0x565013d2ed70_0 .net "jumpEnable", 0 0, v0x565013d28010_0;  1 drivers
v0x565013d2ee60_0 .net "memToReg", 0 0, v0x565013d28190_0;  1 drivers
v0x565013d2ef50_0 .net "readData1", 31 0, v0x565013d2ca90_0;  1 drivers
v0x565013d2f040_0 .net "readData2", 31 0, v0x565013d2cb60_0;  1 drivers
v0x565013d2f100_0 .net "regDst", 0 0, v0x565013d284b0_0;  1 drivers
v0x565013d2f1f0_0 .net "regWriteAddress", 4 0, L_0x565013d2f5c0;  1 drivers
v0x565013d2f300_0 .net "regWriteData", 31 0, L_0x565013d2fd50;  1 drivers
v0x565013d2f410_0 .net "regWriteEnable", 0 0, v0x565013d28570_0;  1 drivers
v0x565013d2f500_0 .net "signExtendOut", 31 0, v0x565013d2d570_0;  1 drivers
L_0x565013d2f6a0 .part v0x565013d29fd0_0, 16, 5;
L_0x565013d2f7e0 .part v0x565013d29fd0_0, 11, 5;
L_0x565013d2f8d0 .part v0x565013d29fd0_0, 21, 5;
L_0x565013d2f970 .part v0x565013d29fd0_0, 16, 5;
L_0x565013d2fa10 .part v0x565013d29fd0_0, 0, 16;
L_0x565013d2fab0 .part v0x565013d29fd0_0, 0, 6;
L_0x565013d301b0 .part v0x565013d08870_0, 28, 4;
L_0x565013d30250 .concat8 [ 28 4 0 0], L_0x565013d303e0, L_0x565013d301b0;
L_0x565013d30340 .part v0x565013d29fd0_0, 0, 26;
L_0x565013d303e0 .concat [ 26 2 0 0], L_0x565013d30340, L_0x7f9633a58018;
L_0x565013d305d0 .part v0x565013d29fd0_0, 26, 6;
S_0x565013cf7ca0 .scope module, "PCPlusFourAdder" "syncAdder" 2 71, 3 3 0, S_0x565013cfd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
    .port_info 3 /OUTPUT 32 "out"
v0x565013cf9730_0 .net "A", 31 0, v0x565013d2c260_0;  alias, 1 drivers
v0x565013cfed70_0 .net "B", 31 0, v0x565013d2e880_0;  1 drivers
v0x565013d01070_0 .net "clk", 0 0, v0x565013d2e940_0;  1 drivers
v0x565013d08870_0 .var "out", 31 0;
E_0x565013ccc890 .event posedge, v0x565013d01070_0;
S_0x565013d262f0 .scope module, "aluController" "alucontrol" 2 44, 4 5 0, S_0x565013cfd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop"
    .port_info 1 /INPUT 6 "fn"
    .port_info 2 /OUTPUT 3 "out"
v0x565013d26570_0 .net "aluop", 0 1, v0x565013d27c00_0;  alias, 1 drivers
v0x565013d26670_0 .net "fn", 0 5, L_0x565013d2fab0;  1 drivers
v0x565013d26750_0 .var "out", 0 2;
E_0x565013cc9a30 .event edge, v0x565013d26670_0, v0x565013d26570_0;
S_0x565013d26890 .scope module, "branchAddressAdder" "adder" 2 79, 5 3 0, S_0x565013cfd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /OUTPUT 32 "out"
v0x565013d26ab0_0 .net "A", 31 0, v0x565013d27800_0;  alias, 1 drivers
v0x565013d26b90_0 .net "B", 31 0, v0x565013d08870_0;  alias, 1 drivers
v0x565013d26c50_0 .net "out", 31 0, L_0x565013d2fe80;  alias, 1 drivers
L_0x565013d2fe80 .arith/sum 32, v0x565013d27800_0, v0x565013d08870_0;
S_0x565013d26da0 .scope module, "branchMux" "mux" 2 86, 6 4 0, S_0x565013cfd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
P_0x565013d26f70 .param/l "SIZE" 0 6 4, +C4<00000000000000000000000000100000>;
v0x565013d27070_0 .net "A", 31 0, v0x565013d08870_0;  alias, 1 drivers
v0x565013d27180_0 .net "B", 31 0, L_0x565013d2fe80;  alias, 1 drivers
v0x565013d27240_0 .net "out", 31 0, L_0x565013d30040;  alias, 1 drivers
v0x565013d27310_0 .net "select", 0 0, L_0x565013d2ff20;  alias, 1 drivers
L_0x565013d30040 .functor MUXZ 32, v0x565013d08870_0, L_0x565013d2fe80, L_0x565013d2ff20, C4<>;
S_0x565013d27480 .scope module, "branchleftshift" "leftshift" 2 75, 7 1 0, S_0x565013cfd0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in"
v0x565013d27700_0 .net "in", 31 0, v0x565013d2d570_0;  alias, 1 drivers
v0x565013d27800_0 .var "out", 31 0;
E_0x565013cc9310 .event edge, v0x565013d27700_0;
S_0x565013d27900 .scope module, "controlUnit" "control" 2 96, 8 15 0, S_0x565013cfd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /OUTPUT 1 "regdst"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /OUTPUT 1 "branch"
    .port_info 5 /OUTPUT 1 "memread"
    .port_info 6 /OUTPUT 1 "memtoreg"
    .port_info 7 /OUTPUT 2 "aluop"
    .port_info 8 /OUTPUT 1 "memwrite"
    .port_info 9 /OUTPUT 1 "alusrc"
    .port_info 10 /OUTPUT 1 "regwrite"
    .port_info 11 /OUTPUT 1 "pcupdate"
v0x565013d27c00_0 .var "aluop", 1 0;
v0x565013d27cc0_0 .var "alusrc", 0 0;
v0x565013d27d60_0 .var "branch", 0 0;
v0x565013d27e30_0 .net "clk", 0 0, v0x565013d2e940_0;  alias, 1 drivers
v0x565013d27f00_0 .var/i "counter", 31 0;
v0x565013d28010_0 .var "jump", 0 0;
v0x565013d280d0_0 .var "memread", 0 0;
v0x565013d28190_0 .var "memtoreg", 0 0;
v0x565013d28250_0 .var "memwrite", 0 0;
v0x565013d28310_0 .net "opcode", 5 0, L_0x565013d305d0;  1 drivers
v0x565013d283f0_0 .var "pcupdate", 0 0;
v0x565013d284b0_0 .var "regdst", 0 0;
v0x565013d28570_0 .var "regwrite", 0 0;
S_0x565013d287b0 .scope module, "dataMem" "dataMemory" 2 59, 9 5 0, S_0x565013cfd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "adr"
    .port_info 2 /INPUT 32 "writeIn"
    .port_info 3 /OUTPUT 32 "readOut"
    .port_info 4 /INPUT 1 "writePin"
    .port_info 5 /INPUT 1 "readPin"
v0x565013d289d0_0 .net "adr", 31 0, v0x565013d2ada0_0;  alias, 1 drivers
v0x565013d28ad0_0 .net "clk", 0 0, v0x565013d2e940_0;  alias, 1 drivers
v0x565013d28be0_0 .var/i "file", 31 0;
v0x565013d28c80_0 .var/i "i", 31 0;
v0x565013d28d60 .array "memBlock", 7 0, 31 0;
v0x565013d28e70_0 .var "readOut", 31 0;
v0x565013d28f50_0 .net "readPin", 0 0, v0x565013d280d0_0;  alias, 1 drivers
v0x565013d28ff0_0 .net "writeIn", 31 0, v0x565013d2cb60_0;  alias, 1 drivers
v0x565013d290b0_0 .net "writePin", 0 0, v0x565013d28250_0;  alias, 1 drivers
S_0x565013d291f0 .scope module, "dataMemMux" "mux" 2 64, 6 4 0, S_0x565013cfd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
P_0x565013d29370 .param/l "SIZE" 0 6 4, +C4<00000000000000000000000000100000>;
v0x565013d29500_0 .net "A", 31 0, v0x565013d2ada0_0;  alias, 1 drivers
v0x565013d29610_0 .net "B", 31 0, v0x565013d28e70_0;  alias, 1 drivers
v0x565013d296e0_0 .net "out", 31 0, L_0x565013d2fd50;  alias, 1 drivers
v0x565013d297b0_0 .net "select", 0 0, v0x565013d28190_0;  alias, 1 drivers
L_0x565013d2fd50 .functor MUXZ 32, v0x565013d2ada0_0, v0x565013d28e70_0, v0x565013d28190_0, C4<>;
S_0x565013d29910 .scope module, "instructionMemory" "InstMem" 2 25, 10 10 0, S_0x565013cfd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 32 "instruction"
P_0x565013d29ae0 .param/l "BASE_ADDR" 0 10 10, C4<0000000000000000000000000000000>;
P_0x565013d29b20 .param/l "MEM_SIZE" 0 10 10, +C4<00000000000000000000000000010001>;
v0x565013d29d30 .array "InstructionMemory", 17 0, 31 0;
v0x565013d29e10_0 .net "address", 31 0, v0x565013d2c260_0;  alias, 1 drivers
v0x565013d29f00_0 .net "clk", 0 0, v0x565013d2e940_0;  alias, 1 drivers
v0x565013d29fd0_0 .var "instruction", 31 0;
E_0x565013cc97b0 .event edge, v0x565013cf9730_0;
S_0x565013d2a0f0 .scope module, "jumpMux" "mux" 2 93, 6 4 0, S_0x565013cfd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
P_0x565013d2a2c0 .param/l "SIZE" 0 6 4, +C4<00000000000000000000000000100000>;
v0x565013d2a3c0_0 .net "A", 31 0, L_0x565013d30040;  alias, 1 drivers
v0x565013d2a4b0_0 .net "B", 31 0, L_0x565013d30250;  alias, 1 drivers
v0x565013d2a570_0 .net "out", 31 0, L_0x565013d30530;  alias, 1 drivers
v0x565013d2a660_0 .net "select", 0 0, v0x565013d28010_0;  alias, 1 drivers
L_0x565013d30530 .functor MUXZ 32, L_0x565013d30040, L_0x565013d30250, v0x565013d28010_0, C4<>;
S_0x565013d2a7c0 .scope module, "mainALU" "alu" 2 54, 11 7 0, S_0x565013cfd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 3 "control"
    .port_info 4 /OUTPUT 32 "out"
    .port_info 5 /OUTPUT 1 "zero"
v0x565013d2aa70_0 .net "clk", 0 0, v0x565013d2e940_0;  alias, 1 drivers
v0x565013d2ab30_0 .net "control", 0 2, v0x565013d26750_0;  alias, 1 drivers
v0x565013d2abf0_0 .net "in1", 0 31, v0x565013d2ca90_0;  alias, 1 drivers
v0x565013d2acc0_0 .net "in2", 0 31, L_0x565013d2fb90;  alias, 1 drivers
v0x565013d2ada0_0 .var "out", 0 31;
v0x565013d2aeb0_0 .var "zero", 0 0;
S_0x565013d2b070 .scope module, "postRegisterMux" "mux" 2 49, 6 4 0, S_0x565013cfd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
P_0x565013d2b240 .param/l "SIZE" 0 6 4, +C4<00000000000000000000000000100000>;
v0x565013d2b3e0_0 .net "A", 31 0, v0x565013d2cb60_0;  alias, 1 drivers
v0x565013d2b4f0_0 .net "B", 31 0, v0x565013d2d570_0;  alias, 1 drivers
v0x565013d2b5c0_0 .net "out", 31 0, L_0x565013d2fb90;  alias, 1 drivers
v0x565013d2b6c0_0 .net "select", 0 0, v0x565013d27cc0_0;  alias, 1 drivers
L_0x565013d2fb90 .functor MUXZ 32, v0x565013d2cb60_0, v0x565013d2d570_0, v0x565013d27cc0_0, C4<>;
S_0x565013d2b7e0 .scope module, "preRegisterMux" "mux" 2 34, 6 4 0, S_0x565013cfd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A"
    .port_info 1 /INPUT 5 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 5 "out"
P_0x565013d2b9b0 .param/l "SIZE" 0 6 4, +C4<00000000000000000000000000000101>;
v0x565013d2baf0_0 .net "A", 4 0, L_0x565013d2f6a0;  1 drivers
v0x565013d2bbf0_0 .net "B", 4 0, L_0x565013d2f7e0;  1 drivers
v0x565013d2bcd0_0 .net "out", 4 0, L_0x565013d2f5c0;  alias, 1 drivers
v0x565013d2bdc0_0 .net "select", 0 0, v0x565013d284b0_0;  alias, 1 drivers
L_0x565013d2f5c0 .functor MUXZ 5, L_0x565013d2f6a0, L_0x565013d2f7e0, v0x565013d284b0_0, C4<>;
S_0x565013d2bf20 .scope module, "programCounter" "PC" 2 22, 12 8 0, S_0x565013cfd0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "memLoc"
    .port_info 2 /INPUT 1 "outputEnable"
    .port_info 3 /OUTPUT 32 "currentPointer"
v0x565013d2c1a0_0 .net "clk", 0 0, v0x565013d2e940_0;  alias, 1 drivers
v0x565013d2c260_0 .var "currentPointer", 31 0;
v0x565013d2c370_0 .net "memLoc", 31 0, L_0x565013d30530;  alias, 1 drivers
v0x565013d2c440_0 .net "outputEnable", 0 0, v0x565013d283f0_0;  alias, 1 drivers
E_0x565013d2a990 .event posedge, v0x565013d283f0_0;
S_0x565013d2c580 .scope module, "registerFile" "Registers" 2 35, 13 6 0, S_0x565013cfd0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "readData1"
    .port_info 1 /OUTPUT 32 "readData2"
    .port_info 2 /INPUT 5 "readRegister1"
    .port_info 3 /INPUT 5 "readRegister2"
    .port_info 4 /INPUT 1 "regWrite"
    .port_info 5 /INPUT 5 "writeRegister"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "clk"
v0x565013d2c8f0_0 .net "clk", 0 0, v0x565013d2e940_0;  alias, 1 drivers
v0x565013d2c9b0_0 .var/i "i", 31 0;
v0x565013d2ca90_0 .var "readData1", 31 0;
v0x565013d2cb60_0 .var "readData2", 31 0;
v0x565013d2cc50_0 .net "readRegister1", 4 0, L_0x565013d2f8d0;  1 drivers
v0x565013d2cd80_0 .net "readRegister2", 4 0, L_0x565013d2f970;  1 drivers
v0x565013d2ce60_0 .net "regWrite", 0 0, v0x565013d28570_0;  alias, 1 drivers
v0x565013d2cf00 .array "registers", 0 31, 31 0;
v0x565013d2cfa0_0 .net "writeData", 31 0, L_0x565013d2fd50;  alias, 1 drivers
v0x565013d2d060_0 .net "writeRegister", 4 0, L_0x565013d2f5c0;  alias, 1 drivers
E_0x565013d2c870 .event negedge, v0x565013d01070_0;
S_0x565013d2d210 .scope module, "signExtend" "Sign_extend" 2 39, 14 6 0, S_0x565013cfd0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 16 "in"
v0x565013d2d470_0 .net "in", 15 0, L_0x565013d2fa10;  1 drivers
v0x565013d2d570_0 .var "out", 31 0;
E_0x565013d2d3f0 .event edge, v0x565013d2d470_0;
    .scope S_0x565013d2bf20;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565013d2c260_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x565013d2bf20;
T_1 ;
    %wait E_0x565013d2a990;
    %load/vec4 v0x565013d2c440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x565013d2c370_0;
    %store/vec4 v0x565013d2c260_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x565013d29910;
T_2 ;
    %vpi_call 10 17 "$readmemb", "./fact.dat", v0x565013d29d30 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x565013d29910;
T_3 ;
    %wait E_0x565013cc97b0;
    %load/vec4 v0x565013d29e10_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x565013d29d30, 4;
    %store/vec4 v0x565013d29fd0_0, 0, 32;
    %pushi/vec4 17, 0, 32;
    %load/vec4 v0x565013d29e10_0;
    %cmp/u;
    %jmp/0xz  T_3.0, 5;
    %vpi_call 10 21 "$finish" {0 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x565013d2c580;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565013d2c9b0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x565013d2c9b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x565013d2c9b0_0;
    %store/vec4a v0x565013d2cf00, 4, 0;
    %load/vec4 v0x565013d2c9b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565013d2c9b0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x565013d2c580;
T_5 ;
    %wait E_0x565013ccc890;
    %vpi_call 13 23 "$display", "%d %d %d %d", &A<v0x565013d2cf00, 1>, &A<v0x565013d2cf00, 2>, &A<v0x565013d2cf00, 8>, &A<v0x565013d2cf00, 9> {0 0 0};
    %load/vec4 v0x565013d2cc50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x565013d2cf00, 4;
    %assign/vec4 v0x565013d2ca90_0, 0;
    %load/vec4 v0x565013d2cd80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x565013d2cf00, 4;
    %assign/vec4 v0x565013d2cb60_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x565013d2c580;
T_6 ;
    %wait E_0x565013d2c870;
    %load/vec4 v0x565013d2ce60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x565013d2cfa0_0;
    %load/vec4 v0x565013d2d060_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x565013d2cf00, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x565013d2d210;
T_7 ;
    %wait E_0x565013d2d3f0;
    %load/vec4 v0x565013d2d470_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x565013d2d570_0, 4, 16;
    %load/vec4 v0x565013d2d470_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x565013d2d570_0, 4, 16;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x565013d2d570_0, 4, 16;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x565013d262f0;
T_8 ;
    %wait E_0x565013cc9a30;
    %load/vec4 v0x565013d26570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x565013d26750_0, 0, 3;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x565013d26570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x565013d26750_0, 0, 3;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x565013d26570_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x565013d26670_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x565013d26750_0, 0, 3;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x565013d26670_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x565013d26750_0, 0, 3;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x565013d26670_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x565013d26750_0, 0, 3;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x565013d26670_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x565013d26750_0, 0, 3;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x565013d26670_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x565013d26750_0, 0, 3;
T_8.14 ;
T_8.13 ;
T_8.11 ;
T_8.9 ;
T_8.7 ;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x565013d26750_0, 0, 3;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x565013d2a7c0;
T_9 ;
    %wait E_0x565013ccc890;
    %load/vec4 v0x565013d2ab30_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x565013d2abf0_0;
    %load/vec4 v0x565013d2acc0_0;
    %and;
    %store/vec4 v0x565013d2ada0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x565013d2ab30_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x565013d2abf0_0;
    %load/vec4 v0x565013d2acc0_0;
    %or;
    %store/vec4 v0x565013d2ada0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x565013d2ab30_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x565013d2abf0_0;
    %load/vec4 v0x565013d2acc0_0;
    %add;
    %store/vec4 v0x565013d2ada0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x565013d2ab30_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x565013d2abf0_0;
    %load/vec4 v0x565013d2acc0_0;
    %sub;
    %store/vec4 v0x565013d2ada0_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x565013d2ab30_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x565013d2abf0_0;
    %load/vec4 v0x565013d2acc0_0;
    %cmp/u;
    %jmp/0xz  T_9.10, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x565013d2ada0_0, 0, 32;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565013d2ada0_0, 0, 32;
T_9.11 ;
T_9.8 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %load/vec4 v0x565013d2ada0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565013d2aeb0_0, 0, 1;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d2aeb0_0, 0, 1;
T_9.13 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x565013d287b0;
T_10 ;
    %vpi_call 9 19 "$readmemb", "dataMem.dat", v0x565013d28d60 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x565013d287b0;
T_11 ;
    %wait E_0x565013ccc890;
    %load/vec4 v0x565013d290b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x565013d28ff0_0;
    %ix/getv 4, v0x565013d289d0_0;
    %store/vec4a v0x565013d28d60, 4, 0;
    %vpi_func 9 27 "$fopen" 32, "dataMem.dat", "w" {0 0 0};
    %store/vec4 v0x565013d28be0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565013d28c80_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x565013d28c80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.3, 5;
    %vpi_call 9 29 "$fdisplay", v0x565013d28be0_0, "%b", &A<v0x565013d28d60, v0x565013d28c80_0 > {0 0 0};
    %load/vec4 v0x565013d28c80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x565013d28c80_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call 9 30 "$fclose", v0x565013d28be0_0 {0 0 0};
T_11.0 ;
    %load/vec4 v0x565013d28f50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %ix/getv 4, v0x565013d289d0_0;
    %load/vec4a v0x565013d28d60, 4;
    %store/vec4 v0x565013d28e70_0, 0, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x565013cf7ca0;
T_12 ;
    %wait E_0x565013ccc890;
    %load/vec4 v0x565013cf9730_0;
    %load/vec4 v0x565013cfed70_0;
    %add;
    %store/vec4 v0x565013d08870_0, 0, 32;
    %jmp T_12;
    .thread T_12;
    .scope S_0x565013d27480;
T_13 ;
    %wait E_0x565013cc9310;
    %load/vec4 v0x565013d27700_0;
    %store/vec4 v0x565013d27800_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x565013d27900;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x565013d27f00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d283f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d28010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d27d60_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x565013d27c00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d27cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d280d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d28250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d28190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d28570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d284b0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x565013d27900;
T_15 ;
    %wait E_0x565013ccc890;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d283f0_0, 0, 1;
    %load/vec4 v0x565013d27f00_0;
    %addi 1, 0, 32;
    %pushi/vec4 5, 0, 32;
    %mod/s;
    %store/vec4 v0x565013d27f00_0, 0, 32;
    %load/vec4 v0x565013d27f00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d283f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565013d27c00_0, 0, 2;
    %load/vec4 v0x565013d28310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %jmp T_15.9;
T_15.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x565013d27c00_0, 0, 2;
    %jmp T_15.9;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565013d27cc0_0, 0, 1;
    %jmp T_15.9;
T_15.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565013d27cc0_0, 0, 1;
    %jmp T_15.9;
T_15.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x565013d27c00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565013d27cc0_0, 0, 1;
    %jmp T_15.9;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565013d27d60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x565013d27c00_0, 0, 2;
    %jmp T_15.9;
T_15.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565013d28010_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %vpi_call 8 64 "$finish" {0 0 0};
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x565013d27f00_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d280d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d28250_0, 0, 1;
    %load/vec4 v0x565013d28310_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %jmp T_15.14;
T_15.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565013d280d0_0, 0, 1;
    %jmp T_15.14;
T_15.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565013d28250_0, 0, 1;
    %jmp T_15.14;
T_15.14 ;
    %pop/vec4 1;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x565013d27f00_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.15, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d28570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d28190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d284b0_0, 0, 1;
    %load/vec4 v0x565013d28310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.19, 6;
    %jmp T_15.20;
T_15.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565013d28570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565013d284b0_0, 0, 1;
    %jmp T_15.20;
T_15.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565013d28570_0, 0, 1;
    %jmp T_15.20;
T_15.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565013d28570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565013d28190_0, 0, 1;
    %jmp T_15.20;
T_15.20 ;
    %pop/vec4 1;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0x565013d27f00_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_15.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x565013d283f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d28010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d27d60_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x565013d27c00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d27cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d280d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d28250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d28190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d28570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d284b0_0, 0, 1;
T_15.21 ;
T_15.16 ;
T_15.11 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x565013cfd0c0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x565013d2e940_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x565013cfd0c0;
T_17 ;
    %delay 5, 0;
    %load/vec4 v0x565013d2e940_0;
    %inv;
    %store/vec4 v0x565013d2e940_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x565013cfd0c0;
T_18 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x565013d2e880_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x565013cfd0c0;
T_19 ;
    %vpi_call 2 99 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 100 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x565013cfd0c0 {0 0 0};
    %delay 200000, 0;
    %vpi_call 2 101 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "main.v";
    "./syncAdder.v";
    "./alucontrol.v";
    "./adder.v";
    "./mux.v";
    "./leftshift.v";
    "./control.v";
    "./dataMem.v";
    "./InstMem.v";
    "./alu.v";
    "./PC.v";
    "./registers.v";
    "./Sign_extend.v";
