// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_55 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i_1,
        A_49_address0,
        A_49_ce0,
        A_49_q0,
        A_50_address0,
        A_50_ce0,
        A_50_q0,
        A_51_address0,
        A_51_ce0,
        A_51_q0,
        A_52_address0,
        A_52_ce0,
        A_52_q0,
        A_53_address0,
        A_53_ce0,
        A_53_q0,
        A_54_address0,
        A_54_ce0,
        A_54_q0,
        A_55_address0,
        A_55_ce0,
        A_55_q0,
        A_56_address0,
        A_56_ce0,
        A_56_q0,
        A_57_address0,
        A_57_ce0,
        A_57_q0,
        A_58_address0,
        A_58_ce0,
        A_58_q0,
        A_59_address0,
        A_59_ce0,
        A_59_q0,
        A_60_address0,
        A_60_ce0,
        A_60_q0,
        A_61_address0,
        A_61_ce0,
        A_61_q0,
        A_62_address0,
        A_62_ce0,
        A_62_q0,
        A_63_address0,
        A_63_ce0,
        A_63_q0,
        A_64_address0,
        A_64_ce0,
        A_64_q0,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] i_1;
output  [7:0] A_49_address0;
output   A_49_ce0;
input  [23:0] A_49_q0;
output  [7:0] A_50_address0;
output   A_50_ce0;
input  [23:0] A_50_q0;
output  [7:0] A_51_address0;
output   A_51_ce0;
input  [23:0] A_51_q0;
output  [7:0] A_52_address0;
output   A_52_ce0;
input  [23:0] A_52_q0;
output  [7:0] A_53_address0;
output   A_53_ce0;
input  [23:0] A_53_q0;
output  [7:0] A_54_address0;
output   A_54_ce0;
input  [23:0] A_54_q0;
output  [7:0] A_55_address0;
output   A_55_ce0;
input  [23:0] A_55_q0;
output  [7:0] A_56_address0;
output   A_56_ce0;
input  [23:0] A_56_q0;
output  [7:0] A_57_address0;
output   A_57_ce0;
input  [23:0] A_57_q0;
output  [7:0] A_58_address0;
output   A_58_ce0;
input  [23:0] A_58_q0;
output  [7:0] A_59_address0;
output   A_59_ce0;
input  [23:0] A_59_q0;
output  [7:0] A_60_address0;
output   A_60_ce0;
input  [23:0] A_60_q0;
output  [7:0] A_61_address0;
output   A_61_ce0;
input  [23:0] A_61_q0;
output  [7:0] A_62_address0;
output   A_62_ce0;
input  [23:0] A_62_q0;
output  [7:0] A_63_address0;
output   A_63_ce0;
input  [23:0] A_63_q0;
output  [7:0] A_64_address0;
output   A_64_ce0;
input  [23:0] A_64_q0;
output  [23:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_338_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_1535;
wire   [63:0] zext_ln124_fu_374_p1;
reg   [63:0] zext_ln124_reg_1539;
reg  signed [23:0] A_49_load_reg_1638;
wire    ap_block_pp0_stage0;
reg   [23:0] empty_fu_96;
wire   [23:0] select_ln124_31_fu_1503_p3;
wire    ap_loop_init;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [6:0] j_fu_100;
wire   [6:0] add_ln121_fu_379_p2;
reg   [6:0] ap_sig_allocacmp_j_5;
wire    ap_block_pp0_stage0_01001;
reg    A_49_ce0_local;
reg    A_50_ce0_local;
reg    A_51_ce0_local;
reg    A_52_ce0_local;
reg    A_53_ce0_local;
reg    A_54_ce0_local;
reg    A_55_ce0_local;
reg    A_56_ce0_local;
reg    A_57_ce0_local;
reg    A_58_ce0_local;
reg    A_59_ce0_local;
reg    A_60_ce0_local;
reg    A_61_ce0_local;
reg    A_62_ce0_local;
reg    A_63_ce0_local;
reg    A_64_ce0_local;
wire   [5:0] tmp_691_fu_356_p4;
wire   [1:0] lshr_ln121_3_fu_346_p4;
wire   [7:0] tmp_s_fu_366_p3;
wire  signed [23:0] sext_ln124_fu_393_p0;
wire  signed [23:0] add_ln124_fu_400_p1;
wire  signed [24:0] sext_ln124_1_fu_397_p1;
wire  signed [24:0] sext_ln124_fu_393_p1;
wire   [24:0] add_ln124_1_fu_405_p2;
wire   [23:0] add_ln124_fu_400_p2;
wire   [0:0] tmp_692_fu_411_p3;
wire   [0:0] tmp_693_fu_419_p3;
wire   [0:0] xor_ln124_fu_427_p2;
wire   [0:0] and_ln124_fu_433_p2;
wire   [0:0] xor_ln124_1_fu_439_p2;
wire   [23:0] select_ln124_fu_445_p3;
wire  signed [23:0] select_ln124_1_fu_453_p3;
wire  signed [23:0] sext_ln124_3_fu_465_p0;
wire  signed [23:0] add_ln124_2_fu_469_p0;
wire  signed [24:0] sext_ln124_2_fu_461_p1;
wire  signed [24:0] sext_ln124_3_fu_465_p1;
wire   [24:0] add_ln124_3_fu_475_p2;
wire   [23:0] add_ln124_2_fu_469_p2;
wire   [0:0] tmp_694_fu_481_p3;
wire   [0:0] tmp_695_fu_489_p3;
wire   [0:0] xor_ln124_2_fu_497_p2;
wire   [0:0] and_ln124_1_fu_503_p2;
wire   [0:0] xor_ln124_3_fu_509_p2;
wire   [23:0] select_ln124_2_fu_515_p3;
wire  signed [23:0] select_ln124_3_fu_523_p3;
wire  signed [23:0] sext_ln124_5_fu_535_p0;
wire  signed [23:0] add_ln124_4_fu_539_p0;
wire  signed [24:0] sext_ln124_4_fu_531_p1;
wire  signed [24:0] sext_ln124_5_fu_535_p1;
wire   [24:0] add_ln124_5_fu_545_p2;
wire   [23:0] add_ln124_4_fu_539_p2;
wire   [0:0] tmp_696_fu_551_p3;
wire   [0:0] tmp_697_fu_559_p3;
wire   [0:0] xor_ln124_4_fu_567_p2;
wire   [0:0] and_ln124_2_fu_573_p2;
wire   [0:0] xor_ln124_5_fu_579_p2;
wire   [23:0] select_ln124_4_fu_585_p3;
wire  signed [23:0] select_ln124_5_fu_593_p3;
wire  signed [23:0] sext_ln124_7_fu_605_p0;
wire  signed [23:0] add_ln124_6_fu_609_p0;
wire  signed [24:0] sext_ln124_6_fu_601_p1;
wire  signed [24:0] sext_ln124_7_fu_605_p1;
wire   [24:0] add_ln124_7_fu_615_p2;
wire   [23:0] add_ln124_6_fu_609_p2;
wire   [0:0] tmp_698_fu_621_p3;
wire   [0:0] tmp_699_fu_629_p3;
wire   [0:0] xor_ln124_6_fu_637_p2;
wire   [0:0] and_ln124_3_fu_643_p2;
wire   [0:0] xor_ln124_7_fu_649_p2;
wire   [23:0] select_ln124_6_fu_655_p3;
wire  signed [23:0] select_ln124_7_fu_663_p3;
wire  signed [23:0] sext_ln124_9_fu_675_p0;
wire  signed [23:0] add_ln124_8_fu_679_p0;
wire  signed [24:0] sext_ln124_8_fu_671_p1;
wire  signed [24:0] sext_ln124_9_fu_675_p1;
wire   [24:0] add_ln124_9_fu_685_p2;
wire   [23:0] add_ln124_8_fu_679_p2;
wire   [0:0] tmp_700_fu_691_p3;
wire   [0:0] tmp_701_fu_699_p3;
wire   [0:0] xor_ln124_8_fu_707_p2;
wire   [0:0] and_ln124_4_fu_713_p2;
wire   [0:0] xor_ln124_9_fu_719_p2;
wire   [23:0] select_ln124_8_fu_725_p3;
wire  signed [23:0] select_ln124_9_fu_733_p3;
wire  signed [23:0] sext_ln124_11_fu_745_p0;
wire  signed [23:0] add_ln124_10_fu_749_p0;
wire  signed [24:0] sext_ln124_10_fu_741_p1;
wire  signed [24:0] sext_ln124_11_fu_745_p1;
wire   [24:0] add_ln124_11_fu_755_p2;
wire   [23:0] add_ln124_10_fu_749_p2;
wire   [0:0] tmp_702_fu_761_p3;
wire   [0:0] tmp_703_fu_769_p3;
wire   [0:0] xor_ln124_10_fu_777_p2;
wire   [0:0] and_ln124_5_fu_783_p2;
wire   [0:0] xor_ln124_11_fu_789_p2;
wire   [23:0] select_ln124_10_fu_795_p3;
wire  signed [23:0] select_ln124_11_fu_803_p3;
wire  signed [23:0] sext_ln124_13_fu_815_p0;
wire  signed [23:0] add_ln124_12_fu_819_p0;
wire  signed [24:0] sext_ln124_12_fu_811_p1;
wire  signed [24:0] sext_ln124_13_fu_815_p1;
wire   [24:0] add_ln124_13_fu_825_p2;
wire   [23:0] add_ln124_12_fu_819_p2;
wire   [0:0] tmp_704_fu_831_p3;
wire   [0:0] tmp_705_fu_839_p3;
wire   [0:0] xor_ln124_12_fu_847_p2;
wire   [0:0] and_ln124_6_fu_853_p2;
wire   [0:0] xor_ln124_13_fu_859_p2;
wire   [23:0] select_ln124_12_fu_865_p3;
wire  signed [23:0] select_ln124_13_fu_873_p3;
wire  signed [23:0] sext_ln124_15_fu_885_p0;
wire  signed [23:0] add_ln124_14_fu_889_p0;
wire  signed [24:0] sext_ln124_14_fu_881_p1;
wire  signed [24:0] sext_ln124_15_fu_885_p1;
wire   [24:0] add_ln124_15_fu_895_p2;
wire   [23:0] add_ln124_14_fu_889_p2;
wire   [0:0] tmp_706_fu_901_p3;
wire   [0:0] tmp_707_fu_909_p3;
wire   [0:0] xor_ln124_14_fu_917_p2;
wire   [0:0] and_ln124_7_fu_923_p2;
wire   [0:0] xor_ln124_15_fu_929_p2;
wire   [23:0] select_ln124_14_fu_935_p3;
wire  signed [23:0] select_ln124_15_fu_943_p3;
wire  signed [23:0] sext_ln124_17_fu_955_p0;
wire  signed [23:0] add_ln124_16_fu_959_p0;
wire  signed [24:0] sext_ln124_16_fu_951_p1;
wire  signed [24:0] sext_ln124_17_fu_955_p1;
wire   [24:0] add_ln124_17_fu_965_p2;
wire   [23:0] add_ln124_16_fu_959_p2;
wire   [0:0] tmp_708_fu_971_p3;
wire   [0:0] tmp_709_fu_979_p3;
wire   [0:0] xor_ln124_16_fu_987_p2;
wire   [0:0] and_ln124_8_fu_993_p2;
wire   [0:0] xor_ln124_17_fu_999_p2;
wire   [23:0] select_ln124_16_fu_1005_p3;
wire  signed [23:0] select_ln124_17_fu_1013_p3;
wire  signed [23:0] sext_ln124_19_fu_1025_p0;
wire  signed [23:0] add_ln124_18_fu_1029_p0;
wire  signed [24:0] sext_ln124_18_fu_1021_p1;
wire  signed [24:0] sext_ln124_19_fu_1025_p1;
wire   [24:0] add_ln124_19_fu_1035_p2;
wire   [23:0] add_ln124_18_fu_1029_p2;
wire   [0:0] tmp_710_fu_1041_p3;
wire   [0:0] tmp_711_fu_1049_p3;
wire   [0:0] xor_ln124_18_fu_1057_p2;
wire   [0:0] and_ln124_9_fu_1063_p2;
wire   [0:0] xor_ln124_19_fu_1069_p2;
wire   [23:0] select_ln124_18_fu_1075_p3;
wire  signed [23:0] select_ln124_19_fu_1083_p3;
wire  signed [23:0] sext_ln124_21_fu_1095_p0;
wire  signed [23:0] add_ln124_20_fu_1099_p0;
wire  signed [24:0] sext_ln124_20_fu_1091_p1;
wire  signed [24:0] sext_ln124_21_fu_1095_p1;
wire   [24:0] add_ln124_21_fu_1105_p2;
wire   [23:0] add_ln124_20_fu_1099_p2;
wire   [0:0] tmp_712_fu_1111_p3;
wire   [0:0] tmp_713_fu_1119_p3;
wire   [0:0] xor_ln124_20_fu_1127_p2;
wire   [0:0] and_ln124_10_fu_1133_p2;
wire   [0:0] xor_ln124_21_fu_1139_p2;
wire   [23:0] select_ln124_20_fu_1145_p3;
wire  signed [23:0] select_ln124_21_fu_1153_p3;
wire  signed [23:0] sext_ln124_23_fu_1165_p0;
wire  signed [23:0] add_ln124_22_fu_1169_p0;
wire  signed [24:0] sext_ln124_22_fu_1161_p1;
wire  signed [24:0] sext_ln124_23_fu_1165_p1;
wire   [24:0] add_ln124_23_fu_1175_p2;
wire   [23:0] add_ln124_22_fu_1169_p2;
wire   [0:0] tmp_714_fu_1181_p3;
wire   [0:0] tmp_715_fu_1189_p3;
wire   [0:0] xor_ln124_22_fu_1197_p2;
wire   [0:0] and_ln124_11_fu_1203_p2;
wire   [0:0] xor_ln124_23_fu_1209_p2;
wire   [23:0] select_ln124_22_fu_1215_p3;
wire  signed [23:0] select_ln124_23_fu_1223_p3;
wire  signed [23:0] sext_ln124_25_fu_1235_p0;
wire  signed [23:0] add_ln124_24_fu_1239_p0;
wire  signed [24:0] sext_ln124_24_fu_1231_p1;
wire  signed [24:0] sext_ln124_25_fu_1235_p1;
wire   [24:0] add_ln124_25_fu_1245_p2;
wire   [23:0] add_ln124_24_fu_1239_p2;
wire   [0:0] tmp_716_fu_1251_p3;
wire   [0:0] tmp_717_fu_1259_p3;
wire   [0:0] xor_ln124_24_fu_1267_p2;
wire   [0:0] and_ln124_12_fu_1273_p2;
wire   [0:0] xor_ln124_25_fu_1279_p2;
wire   [23:0] select_ln124_24_fu_1285_p3;
wire  signed [23:0] select_ln124_25_fu_1293_p3;
wire  signed [23:0] sext_ln124_27_fu_1305_p0;
wire  signed [23:0] add_ln124_26_fu_1309_p0;
wire  signed [24:0] sext_ln124_26_fu_1301_p1;
wire  signed [24:0] sext_ln124_27_fu_1305_p1;
wire   [24:0] add_ln124_27_fu_1315_p2;
wire   [23:0] add_ln124_26_fu_1309_p2;
wire   [0:0] tmp_718_fu_1321_p3;
wire   [0:0] tmp_719_fu_1329_p3;
wire   [0:0] xor_ln124_26_fu_1337_p2;
wire   [0:0] and_ln124_13_fu_1343_p2;
wire   [0:0] xor_ln124_27_fu_1349_p2;
wire   [23:0] select_ln124_26_fu_1355_p3;
wire  signed [23:0] select_ln124_27_fu_1363_p3;
wire  signed [23:0] sext_ln124_29_fu_1375_p0;
wire  signed [23:0] add_ln124_28_fu_1379_p0;
wire  signed [24:0] sext_ln124_28_fu_1371_p1;
wire  signed [24:0] sext_ln124_29_fu_1375_p1;
wire   [24:0] add_ln124_29_fu_1385_p2;
wire   [23:0] add_ln124_28_fu_1379_p2;
wire   [0:0] tmp_720_fu_1391_p3;
wire   [0:0] tmp_721_fu_1399_p3;
wire   [0:0] xor_ln124_28_fu_1407_p2;
wire   [0:0] and_ln124_14_fu_1413_p2;
wire   [0:0] xor_ln124_29_fu_1419_p2;
wire   [23:0] select_ln124_28_fu_1425_p3;
wire  signed [23:0] select_ln124_29_fu_1433_p3;
wire  signed [23:0] sext_ln124_31_fu_1445_p0;
wire  signed [23:0] add_ln124_30_fu_1449_p0;
wire  signed [24:0] sext_ln124_30_fu_1441_p1;
wire  signed [24:0] sext_ln124_31_fu_1445_p1;
wire   [24:0] add_ln124_31_fu_1455_p2;
wire   [23:0] add_ln124_30_fu_1449_p2;
wire   [0:0] tmp_722_fu_1461_p3;
wire   [0:0] tmp_723_fu_1469_p3;
wire   [0:0] xor_ln124_30_fu_1477_p2;
wire   [0:0] and_ln124_15_fu_1483_p2;
wire   [0:0] xor_ln124_31_fu_1489_p2;
wire   [23:0] select_ln124_30_fu_1495_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 empty_fu_96 = 24'd0;
#0 j_fu_100 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_fu_96 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            empty_fu_96 <= select_ln124_31_fu_1503_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_338_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_100 <= add_ln121_fu_379_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_100 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_49_load_reg_1638 <= A_49_q0;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        tmp_reg_1535 <= ap_sig_allocacmp_j_5[32'd6];
        zext_ln124_reg_1539[7 : 0] <= zext_ln124_fu_374_p1[7 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_49_ce0_local = 1'b1;
    end else begin
        A_49_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_50_ce0_local = 1'b1;
    end else begin
        A_50_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_51_ce0_local = 1'b1;
    end else begin
        A_51_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_52_ce0_local = 1'b1;
    end else begin
        A_52_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_53_ce0_local = 1'b1;
    end else begin
        A_53_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_54_ce0_local = 1'b1;
    end else begin
        A_54_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_55_ce0_local = 1'b1;
    end else begin
        A_55_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_56_ce0_local = 1'b1;
    end else begin
        A_56_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_57_ce0_local = 1'b1;
    end else begin
        A_57_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_58_ce0_local = 1'b1;
    end else begin
        A_58_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_59_ce0_local = 1'b1;
    end else begin
        A_59_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_60_ce0_local = 1'b1;
    end else begin
        A_60_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_61_ce0_local = 1'b1;
    end else begin
        A_61_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_62_ce0_local = 1'b1;
    end else begin
        A_62_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_63_ce0_local = 1'b1;
    end else begin
        A_63_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_64_ce0_local = 1'b1;
    end else begin
        A_64_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_338_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_5 = 7'd0;
    end else begin
        ap_sig_allocacmp_j_5 = j_fu_100;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_1535 == 1'd1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_49_address0 = zext_ln124_fu_374_p1;

assign A_49_ce0 = A_49_ce0_local;

assign A_50_address0 = zext_ln124_reg_1539;

assign A_50_ce0 = A_50_ce0_local;

assign A_51_address0 = zext_ln124_reg_1539;

assign A_51_ce0 = A_51_ce0_local;

assign A_52_address0 = zext_ln124_reg_1539;

assign A_52_ce0 = A_52_ce0_local;

assign A_53_address0 = zext_ln124_reg_1539;

assign A_53_ce0 = A_53_ce0_local;

assign A_54_address0 = zext_ln124_reg_1539;

assign A_54_ce0 = A_54_ce0_local;

assign A_55_address0 = zext_ln124_reg_1539;

assign A_55_ce0 = A_55_ce0_local;

assign A_56_address0 = zext_ln124_reg_1539;

assign A_56_ce0 = A_56_ce0_local;

assign A_57_address0 = zext_ln124_reg_1539;

assign A_57_ce0 = A_57_ce0_local;

assign A_58_address0 = zext_ln124_reg_1539;

assign A_58_ce0 = A_58_ce0_local;

assign A_59_address0 = zext_ln124_reg_1539;

assign A_59_ce0 = A_59_ce0_local;

assign A_60_address0 = zext_ln124_reg_1539;

assign A_60_ce0 = A_60_ce0_local;

assign A_61_address0 = zext_ln124_reg_1539;

assign A_61_ce0 = A_61_ce0_local;

assign A_62_address0 = zext_ln124_reg_1539;

assign A_62_ce0 = A_62_ce0_local;

assign A_63_address0 = zext_ln124_reg_1539;

assign A_63_ce0 = A_63_ce0_local;

assign A_64_address0 = zext_ln124_reg_1539;

assign A_64_ce0 = A_64_ce0_local;

assign add_ln121_fu_379_p2 = (ap_sig_allocacmp_j_5 + 7'd16);

assign add_ln124_10_fu_749_p0 = A_54_q0;

assign add_ln124_10_fu_749_p2 = ($signed(add_ln124_10_fu_749_p0) + $signed(select_ln124_9_fu_733_p3));

assign add_ln124_11_fu_755_p2 = ($signed(sext_ln124_10_fu_741_p1) + $signed(sext_ln124_11_fu_745_p1));

assign add_ln124_12_fu_819_p0 = A_55_q0;

assign add_ln124_12_fu_819_p2 = ($signed(add_ln124_12_fu_819_p0) + $signed(select_ln124_11_fu_803_p3));

assign add_ln124_13_fu_825_p2 = ($signed(sext_ln124_12_fu_811_p1) + $signed(sext_ln124_13_fu_815_p1));

assign add_ln124_14_fu_889_p0 = A_56_q0;

assign add_ln124_14_fu_889_p2 = ($signed(add_ln124_14_fu_889_p0) + $signed(select_ln124_13_fu_873_p3));

assign add_ln124_15_fu_895_p2 = ($signed(sext_ln124_14_fu_881_p1) + $signed(sext_ln124_15_fu_885_p1));

assign add_ln124_16_fu_959_p0 = A_57_q0;

assign add_ln124_16_fu_959_p2 = ($signed(add_ln124_16_fu_959_p0) + $signed(select_ln124_15_fu_943_p3));

assign add_ln124_17_fu_965_p2 = ($signed(sext_ln124_16_fu_951_p1) + $signed(sext_ln124_17_fu_955_p1));

assign add_ln124_18_fu_1029_p0 = A_58_q0;

assign add_ln124_18_fu_1029_p2 = ($signed(add_ln124_18_fu_1029_p0) + $signed(select_ln124_17_fu_1013_p3));

assign add_ln124_19_fu_1035_p2 = ($signed(sext_ln124_18_fu_1021_p1) + $signed(sext_ln124_19_fu_1025_p1));

assign add_ln124_1_fu_405_p2 = ($signed(sext_ln124_1_fu_397_p1) + $signed(sext_ln124_fu_393_p1));

assign add_ln124_20_fu_1099_p0 = A_59_q0;

assign add_ln124_20_fu_1099_p2 = ($signed(add_ln124_20_fu_1099_p0) + $signed(select_ln124_19_fu_1083_p3));

assign add_ln124_21_fu_1105_p2 = ($signed(sext_ln124_20_fu_1091_p1) + $signed(sext_ln124_21_fu_1095_p1));

assign add_ln124_22_fu_1169_p0 = A_60_q0;

assign add_ln124_22_fu_1169_p2 = ($signed(add_ln124_22_fu_1169_p0) + $signed(select_ln124_21_fu_1153_p3));

assign add_ln124_23_fu_1175_p2 = ($signed(sext_ln124_22_fu_1161_p1) + $signed(sext_ln124_23_fu_1165_p1));

assign add_ln124_24_fu_1239_p0 = A_61_q0;

assign add_ln124_24_fu_1239_p2 = ($signed(add_ln124_24_fu_1239_p0) + $signed(select_ln124_23_fu_1223_p3));

assign add_ln124_25_fu_1245_p2 = ($signed(sext_ln124_24_fu_1231_p1) + $signed(sext_ln124_25_fu_1235_p1));

assign add_ln124_26_fu_1309_p0 = A_62_q0;

assign add_ln124_26_fu_1309_p2 = ($signed(add_ln124_26_fu_1309_p0) + $signed(select_ln124_25_fu_1293_p3));

assign add_ln124_27_fu_1315_p2 = ($signed(sext_ln124_26_fu_1301_p1) + $signed(sext_ln124_27_fu_1305_p1));

assign add_ln124_28_fu_1379_p0 = A_63_q0;

assign add_ln124_28_fu_1379_p2 = ($signed(add_ln124_28_fu_1379_p0) + $signed(select_ln124_27_fu_1363_p3));

assign add_ln124_29_fu_1385_p2 = ($signed(sext_ln124_28_fu_1371_p1) + $signed(sext_ln124_29_fu_1375_p1));

assign add_ln124_2_fu_469_p0 = A_50_q0;

assign add_ln124_2_fu_469_p2 = ($signed(add_ln124_2_fu_469_p0) + $signed(select_ln124_1_fu_453_p3));

assign add_ln124_30_fu_1449_p0 = A_64_q0;

assign add_ln124_30_fu_1449_p2 = ($signed(add_ln124_30_fu_1449_p0) + $signed(select_ln124_29_fu_1433_p3));

assign add_ln124_31_fu_1455_p2 = ($signed(sext_ln124_30_fu_1441_p1) + $signed(sext_ln124_31_fu_1445_p1));

assign add_ln124_3_fu_475_p2 = ($signed(sext_ln124_2_fu_461_p1) + $signed(sext_ln124_3_fu_465_p1));

assign add_ln124_4_fu_539_p0 = A_51_q0;

assign add_ln124_4_fu_539_p2 = ($signed(add_ln124_4_fu_539_p0) + $signed(select_ln124_3_fu_523_p3));

assign add_ln124_5_fu_545_p2 = ($signed(sext_ln124_4_fu_531_p1) + $signed(sext_ln124_5_fu_535_p1));

assign add_ln124_6_fu_609_p0 = A_52_q0;

assign add_ln124_6_fu_609_p2 = ($signed(add_ln124_6_fu_609_p0) + $signed(select_ln124_5_fu_593_p3));

assign add_ln124_7_fu_615_p2 = ($signed(sext_ln124_6_fu_601_p1) + $signed(sext_ln124_7_fu_605_p1));

assign add_ln124_8_fu_679_p0 = A_53_q0;

assign add_ln124_8_fu_679_p2 = ($signed(add_ln124_8_fu_679_p0) + $signed(select_ln124_7_fu_663_p3));

assign add_ln124_9_fu_685_p2 = ($signed(sext_ln124_8_fu_671_p1) + $signed(sext_ln124_9_fu_675_p1));

assign add_ln124_fu_400_p1 = empty_fu_96;

assign add_ln124_fu_400_p2 = ($signed(A_49_load_reg_1638) + $signed(add_ln124_fu_400_p1));

assign and_ln124_10_fu_1133_p2 = (xor_ln124_20_fu_1127_p2 & tmp_713_fu_1119_p3);

assign and_ln124_11_fu_1203_p2 = (xor_ln124_22_fu_1197_p2 & tmp_715_fu_1189_p3);

assign and_ln124_12_fu_1273_p2 = (xor_ln124_24_fu_1267_p2 & tmp_717_fu_1259_p3);

assign and_ln124_13_fu_1343_p2 = (xor_ln124_26_fu_1337_p2 & tmp_719_fu_1329_p3);

assign and_ln124_14_fu_1413_p2 = (xor_ln124_28_fu_1407_p2 & tmp_721_fu_1399_p3);

assign and_ln124_15_fu_1483_p2 = (xor_ln124_30_fu_1477_p2 & tmp_723_fu_1469_p3);

assign and_ln124_1_fu_503_p2 = (xor_ln124_2_fu_497_p2 & tmp_695_fu_489_p3);

assign and_ln124_2_fu_573_p2 = (xor_ln124_4_fu_567_p2 & tmp_697_fu_559_p3);

assign and_ln124_3_fu_643_p2 = (xor_ln124_6_fu_637_p2 & tmp_699_fu_629_p3);

assign and_ln124_4_fu_713_p2 = (xor_ln124_8_fu_707_p2 & tmp_701_fu_699_p3);

assign and_ln124_5_fu_783_p2 = (xor_ln124_10_fu_777_p2 & tmp_703_fu_769_p3);

assign and_ln124_6_fu_853_p2 = (xor_ln124_12_fu_847_p2 & tmp_705_fu_839_p3);

assign and_ln124_7_fu_923_p2 = (xor_ln124_14_fu_917_p2 & tmp_707_fu_909_p3);

assign and_ln124_8_fu_993_p2 = (xor_ln124_16_fu_987_p2 & tmp_709_fu_979_p3);

assign and_ln124_9_fu_1063_p2 = (xor_ln124_18_fu_1057_p2 & tmp_711_fu_1049_p3);

assign and_ln124_fu_433_p2 = (xor_ln124_fu_427_p2 & tmp_693_fu_419_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign lshr_ln121_3_fu_346_p4 = {{ap_sig_allocacmp_j_5[5:4]}};

assign p_out = empty_fu_96;

assign select_ln124_10_fu_795_p3 = ((and_ln124_5_fu_783_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_11_fu_803_p3 = ((xor_ln124_11_fu_789_p2[0:0] == 1'b1) ? select_ln124_10_fu_795_p3 : add_ln124_10_fu_749_p2);

assign select_ln124_12_fu_865_p3 = ((and_ln124_6_fu_853_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_13_fu_873_p3 = ((xor_ln124_13_fu_859_p2[0:0] == 1'b1) ? select_ln124_12_fu_865_p3 : add_ln124_12_fu_819_p2);

assign select_ln124_14_fu_935_p3 = ((and_ln124_7_fu_923_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_15_fu_943_p3 = ((xor_ln124_15_fu_929_p2[0:0] == 1'b1) ? select_ln124_14_fu_935_p3 : add_ln124_14_fu_889_p2);

assign select_ln124_16_fu_1005_p3 = ((and_ln124_8_fu_993_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_17_fu_1013_p3 = ((xor_ln124_17_fu_999_p2[0:0] == 1'b1) ? select_ln124_16_fu_1005_p3 : add_ln124_16_fu_959_p2);

assign select_ln124_18_fu_1075_p3 = ((and_ln124_9_fu_1063_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_19_fu_1083_p3 = ((xor_ln124_19_fu_1069_p2[0:0] == 1'b1) ? select_ln124_18_fu_1075_p3 : add_ln124_18_fu_1029_p2);

assign select_ln124_1_fu_453_p3 = ((xor_ln124_1_fu_439_p2[0:0] == 1'b1) ? select_ln124_fu_445_p3 : add_ln124_fu_400_p2);

assign select_ln124_20_fu_1145_p3 = ((and_ln124_10_fu_1133_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_21_fu_1153_p3 = ((xor_ln124_21_fu_1139_p2[0:0] == 1'b1) ? select_ln124_20_fu_1145_p3 : add_ln124_20_fu_1099_p2);

assign select_ln124_22_fu_1215_p3 = ((and_ln124_11_fu_1203_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_23_fu_1223_p3 = ((xor_ln124_23_fu_1209_p2[0:0] == 1'b1) ? select_ln124_22_fu_1215_p3 : add_ln124_22_fu_1169_p2);

assign select_ln124_24_fu_1285_p3 = ((and_ln124_12_fu_1273_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_25_fu_1293_p3 = ((xor_ln124_25_fu_1279_p2[0:0] == 1'b1) ? select_ln124_24_fu_1285_p3 : add_ln124_24_fu_1239_p2);

assign select_ln124_26_fu_1355_p3 = ((and_ln124_13_fu_1343_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_27_fu_1363_p3 = ((xor_ln124_27_fu_1349_p2[0:0] == 1'b1) ? select_ln124_26_fu_1355_p3 : add_ln124_26_fu_1309_p2);

assign select_ln124_28_fu_1425_p3 = ((and_ln124_14_fu_1413_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_29_fu_1433_p3 = ((xor_ln124_29_fu_1419_p2[0:0] == 1'b1) ? select_ln124_28_fu_1425_p3 : add_ln124_28_fu_1379_p2);

assign select_ln124_2_fu_515_p3 = ((and_ln124_1_fu_503_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_30_fu_1495_p3 = ((and_ln124_15_fu_1483_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_31_fu_1503_p3 = ((xor_ln124_31_fu_1489_p2[0:0] == 1'b1) ? select_ln124_30_fu_1495_p3 : add_ln124_30_fu_1449_p2);

assign select_ln124_3_fu_523_p3 = ((xor_ln124_3_fu_509_p2[0:0] == 1'b1) ? select_ln124_2_fu_515_p3 : add_ln124_2_fu_469_p2);

assign select_ln124_4_fu_585_p3 = ((and_ln124_2_fu_573_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_5_fu_593_p3 = ((xor_ln124_5_fu_579_p2[0:0] == 1'b1) ? select_ln124_4_fu_585_p3 : add_ln124_4_fu_539_p2);

assign select_ln124_6_fu_655_p3 = ((and_ln124_3_fu_643_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_7_fu_663_p3 = ((xor_ln124_7_fu_649_p2[0:0] == 1'b1) ? select_ln124_6_fu_655_p3 : add_ln124_6_fu_609_p2);

assign select_ln124_8_fu_725_p3 = ((and_ln124_4_fu_713_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_9_fu_733_p3 = ((xor_ln124_9_fu_719_p2[0:0] == 1'b1) ? select_ln124_8_fu_725_p3 : add_ln124_8_fu_679_p2);

assign select_ln124_fu_445_p3 = ((and_ln124_fu_433_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln124_10_fu_741_p1 = select_ln124_9_fu_733_p3;

assign sext_ln124_11_fu_745_p0 = A_54_q0;

assign sext_ln124_11_fu_745_p1 = sext_ln124_11_fu_745_p0;

assign sext_ln124_12_fu_811_p1 = select_ln124_11_fu_803_p3;

assign sext_ln124_13_fu_815_p0 = A_55_q0;

assign sext_ln124_13_fu_815_p1 = sext_ln124_13_fu_815_p0;

assign sext_ln124_14_fu_881_p1 = select_ln124_13_fu_873_p3;

assign sext_ln124_15_fu_885_p0 = A_56_q0;

assign sext_ln124_15_fu_885_p1 = sext_ln124_15_fu_885_p0;

assign sext_ln124_16_fu_951_p1 = select_ln124_15_fu_943_p3;

assign sext_ln124_17_fu_955_p0 = A_57_q0;

assign sext_ln124_17_fu_955_p1 = sext_ln124_17_fu_955_p0;

assign sext_ln124_18_fu_1021_p1 = select_ln124_17_fu_1013_p3;

assign sext_ln124_19_fu_1025_p0 = A_58_q0;

assign sext_ln124_19_fu_1025_p1 = sext_ln124_19_fu_1025_p0;

assign sext_ln124_1_fu_397_p1 = A_49_load_reg_1638;

assign sext_ln124_20_fu_1091_p1 = select_ln124_19_fu_1083_p3;

assign sext_ln124_21_fu_1095_p0 = A_59_q0;

assign sext_ln124_21_fu_1095_p1 = sext_ln124_21_fu_1095_p0;

assign sext_ln124_22_fu_1161_p1 = select_ln124_21_fu_1153_p3;

assign sext_ln124_23_fu_1165_p0 = A_60_q0;

assign sext_ln124_23_fu_1165_p1 = sext_ln124_23_fu_1165_p0;

assign sext_ln124_24_fu_1231_p1 = select_ln124_23_fu_1223_p3;

assign sext_ln124_25_fu_1235_p0 = A_61_q0;

assign sext_ln124_25_fu_1235_p1 = sext_ln124_25_fu_1235_p0;

assign sext_ln124_26_fu_1301_p1 = select_ln124_25_fu_1293_p3;

assign sext_ln124_27_fu_1305_p0 = A_62_q0;

assign sext_ln124_27_fu_1305_p1 = sext_ln124_27_fu_1305_p0;

assign sext_ln124_28_fu_1371_p1 = select_ln124_27_fu_1363_p3;

assign sext_ln124_29_fu_1375_p0 = A_63_q0;

assign sext_ln124_29_fu_1375_p1 = sext_ln124_29_fu_1375_p0;

assign sext_ln124_2_fu_461_p1 = select_ln124_1_fu_453_p3;

assign sext_ln124_30_fu_1441_p1 = select_ln124_29_fu_1433_p3;

assign sext_ln124_31_fu_1445_p0 = A_64_q0;

assign sext_ln124_31_fu_1445_p1 = sext_ln124_31_fu_1445_p0;

assign sext_ln124_3_fu_465_p0 = A_50_q0;

assign sext_ln124_3_fu_465_p1 = sext_ln124_3_fu_465_p0;

assign sext_ln124_4_fu_531_p1 = select_ln124_3_fu_523_p3;

assign sext_ln124_5_fu_535_p0 = A_51_q0;

assign sext_ln124_5_fu_535_p1 = sext_ln124_5_fu_535_p0;

assign sext_ln124_6_fu_601_p1 = select_ln124_5_fu_593_p3;

assign sext_ln124_7_fu_605_p0 = A_52_q0;

assign sext_ln124_7_fu_605_p1 = sext_ln124_7_fu_605_p0;

assign sext_ln124_8_fu_671_p1 = select_ln124_7_fu_663_p3;

assign sext_ln124_9_fu_675_p0 = A_53_q0;

assign sext_ln124_9_fu_675_p1 = sext_ln124_9_fu_675_p0;

assign sext_ln124_fu_393_p0 = empty_fu_96;

assign sext_ln124_fu_393_p1 = sext_ln124_fu_393_p0;

assign tmp_691_fu_356_p4 = {{i_1[7:2]}};

assign tmp_692_fu_411_p3 = add_ln124_1_fu_405_p2[32'd24];

assign tmp_693_fu_419_p3 = add_ln124_fu_400_p2[32'd23];

assign tmp_694_fu_481_p3 = add_ln124_3_fu_475_p2[32'd24];

assign tmp_695_fu_489_p3 = add_ln124_2_fu_469_p2[32'd23];

assign tmp_696_fu_551_p3 = add_ln124_5_fu_545_p2[32'd24];

assign tmp_697_fu_559_p3 = add_ln124_4_fu_539_p2[32'd23];

assign tmp_698_fu_621_p3 = add_ln124_7_fu_615_p2[32'd24];

assign tmp_699_fu_629_p3 = add_ln124_6_fu_609_p2[32'd23];

assign tmp_700_fu_691_p3 = add_ln124_9_fu_685_p2[32'd24];

assign tmp_701_fu_699_p3 = add_ln124_8_fu_679_p2[32'd23];

assign tmp_702_fu_761_p3 = add_ln124_11_fu_755_p2[32'd24];

assign tmp_703_fu_769_p3 = add_ln124_10_fu_749_p2[32'd23];

assign tmp_704_fu_831_p3 = add_ln124_13_fu_825_p2[32'd24];

assign tmp_705_fu_839_p3 = add_ln124_12_fu_819_p2[32'd23];

assign tmp_706_fu_901_p3 = add_ln124_15_fu_895_p2[32'd24];

assign tmp_707_fu_909_p3 = add_ln124_14_fu_889_p2[32'd23];

assign tmp_708_fu_971_p3 = add_ln124_17_fu_965_p2[32'd24];

assign tmp_709_fu_979_p3 = add_ln124_16_fu_959_p2[32'd23];

assign tmp_710_fu_1041_p3 = add_ln124_19_fu_1035_p2[32'd24];

assign tmp_711_fu_1049_p3 = add_ln124_18_fu_1029_p2[32'd23];

assign tmp_712_fu_1111_p3 = add_ln124_21_fu_1105_p2[32'd24];

assign tmp_713_fu_1119_p3 = add_ln124_20_fu_1099_p2[32'd23];

assign tmp_714_fu_1181_p3 = add_ln124_23_fu_1175_p2[32'd24];

assign tmp_715_fu_1189_p3 = add_ln124_22_fu_1169_p2[32'd23];

assign tmp_716_fu_1251_p3 = add_ln124_25_fu_1245_p2[32'd24];

assign tmp_717_fu_1259_p3 = add_ln124_24_fu_1239_p2[32'd23];

assign tmp_718_fu_1321_p3 = add_ln124_27_fu_1315_p2[32'd24];

assign tmp_719_fu_1329_p3 = add_ln124_26_fu_1309_p2[32'd23];

assign tmp_720_fu_1391_p3 = add_ln124_29_fu_1385_p2[32'd24];

assign tmp_721_fu_1399_p3 = add_ln124_28_fu_1379_p2[32'd23];

assign tmp_722_fu_1461_p3 = add_ln124_31_fu_1455_p2[32'd24];

assign tmp_723_fu_1469_p3 = add_ln124_30_fu_1449_p2[32'd23];

assign tmp_fu_338_p3 = ap_sig_allocacmp_j_5[32'd6];

assign tmp_s_fu_366_p3 = {{tmp_691_fu_356_p4}, {lshr_ln121_3_fu_346_p4}};

assign xor_ln124_10_fu_777_p2 = (tmp_702_fu_761_p3 ^ 1'd1);

assign xor_ln124_11_fu_789_p2 = (tmp_703_fu_769_p3 ^ tmp_702_fu_761_p3);

assign xor_ln124_12_fu_847_p2 = (tmp_704_fu_831_p3 ^ 1'd1);

assign xor_ln124_13_fu_859_p2 = (tmp_705_fu_839_p3 ^ tmp_704_fu_831_p3);

assign xor_ln124_14_fu_917_p2 = (tmp_706_fu_901_p3 ^ 1'd1);

assign xor_ln124_15_fu_929_p2 = (tmp_707_fu_909_p3 ^ tmp_706_fu_901_p3);

assign xor_ln124_16_fu_987_p2 = (tmp_708_fu_971_p3 ^ 1'd1);

assign xor_ln124_17_fu_999_p2 = (tmp_709_fu_979_p3 ^ tmp_708_fu_971_p3);

assign xor_ln124_18_fu_1057_p2 = (tmp_710_fu_1041_p3 ^ 1'd1);

assign xor_ln124_19_fu_1069_p2 = (tmp_711_fu_1049_p3 ^ tmp_710_fu_1041_p3);

assign xor_ln124_1_fu_439_p2 = (tmp_693_fu_419_p3 ^ tmp_692_fu_411_p3);

assign xor_ln124_20_fu_1127_p2 = (tmp_712_fu_1111_p3 ^ 1'd1);

assign xor_ln124_21_fu_1139_p2 = (tmp_713_fu_1119_p3 ^ tmp_712_fu_1111_p3);

assign xor_ln124_22_fu_1197_p2 = (tmp_714_fu_1181_p3 ^ 1'd1);

assign xor_ln124_23_fu_1209_p2 = (tmp_715_fu_1189_p3 ^ tmp_714_fu_1181_p3);

assign xor_ln124_24_fu_1267_p2 = (tmp_716_fu_1251_p3 ^ 1'd1);

assign xor_ln124_25_fu_1279_p2 = (tmp_717_fu_1259_p3 ^ tmp_716_fu_1251_p3);

assign xor_ln124_26_fu_1337_p2 = (tmp_718_fu_1321_p3 ^ 1'd1);

assign xor_ln124_27_fu_1349_p2 = (tmp_719_fu_1329_p3 ^ tmp_718_fu_1321_p3);

assign xor_ln124_28_fu_1407_p2 = (tmp_720_fu_1391_p3 ^ 1'd1);

assign xor_ln124_29_fu_1419_p2 = (tmp_721_fu_1399_p3 ^ tmp_720_fu_1391_p3);

assign xor_ln124_2_fu_497_p2 = (tmp_694_fu_481_p3 ^ 1'd1);

assign xor_ln124_30_fu_1477_p2 = (tmp_722_fu_1461_p3 ^ 1'd1);

assign xor_ln124_31_fu_1489_p2 = (tmp_723_fu_1469_p3 ^ tmp_722_fu_1461_p3);

assign xor_ln124_3_fu_509_p2 = (tmp_695_fu_489_p3 ^ tmp_694_fu_481_p3);

assign xor_ln124_4_fu_567_p2 = (tmp_696_fu_551_p3 ^ 1'd1);

assign xor_ln124_5_fu_579_p2 = (tmp_697_fu_559_p3 ^ tmp_696_fu_551_p3);

assign xor_ln124_6_fu_637_p2 = (tmp_698_fu_621_p3 ^ 1'd1);

assign xor_ln124_7_fu_649_p2 = (tmp_699_fu_629_p3 ^ tmp_698_fu_621_p3);

assign xor_ln124_8_fu_707_p2 = (tmp_700_fu_691_p3 ^ 1'd1);

assign xor_ln124_9_fu_719_p2 = (tmp_701_fu_699_p3 ^ tmp_700_fu_691_p3);

assign xor_ln124_fu_427_p2 = (tmp_692_fu_411_p3 ^ 1'd1);

assign zext_ln124_fu_374_p1 = tmp_s_fu_366_p3;

always @ (posedge ap_clk) begin
    zext_ln124_reg_1539[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_55
