{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730217481867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730217481868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 09:58:01 2024 " "Processing started: Tue Oct 29 09:58:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730217481868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730217481868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica_10 -c Practica_10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica_10 -c Practica_10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730217481868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730217482098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730217482098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/uart_tx_string.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/uart_tx_string.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_string-data_tx " "Found design unit 1: UART_TX_string-data_tx" {  } { { "Components/UART/UART_TX_string.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_TX_string.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730217487871 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_string " "Found entity 1: UART_TX_string" {  } { { "Components/UART/UART_TX_string.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_TX_string.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730217487871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730217487871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/uart_tx_byte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/uart_tx_byte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_byte-byte_tx " "Found design unit 1: UART_TX_byte-byte_tx" {  } { { "Components/UART/UART_TX_byte.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_TX_byte.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730217487872 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_byte " "Found entity 1: UART_TX_byte" {  } { { "Components/UART/UART_TX_byte.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/UART/UART_TX_byte.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730217487872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730217487872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/stepper_motor.vhd 0 0 " "Found 0 design units, including 0 entities, in source file components/stepper_motor.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730217487873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD-char_print " "Found design unit 1: LCD-char_print" {  } { { "Components/LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/LCD.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730217487874 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "Components/LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/LCD.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730217487874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730217487874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DIV-DIV " "Found design unit 1: CLK_DIV-DIV" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730217487875 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIV " "Found entity 1: CLK_DIV" {  } { { "Components/CLK_DIV.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/CLK_DIV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730217487875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730217487875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica_10-rtl " "Found design unit 1: Practica_10-rtl" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730217487877 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica_10 " "Found entity 1: Practica_10" {  } { { "Practica_10.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Practica_10.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730217487877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730217487877 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEXED_NAME_TYPE_MISMATCH" "std_logic_vector LCD.vhd(162) " "VHDL Type Mismatch error at LCD.vhd(162): indexed name returns a value whose type does not match \"std_logic_vector\", the type of the target expression" {  } { { "Components/LCD.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Laboratorio/10_Motor_a_pasos/code/Components/LCD.vhd" 162 0 0 } }  } 0 10381 "VHDL Type Mismatch error at %2!s!: indexed name returns a value whose type does not match \"%1!s!\", the type of the target expression" 0 0 "Analysis & Synthesis" 0 -1 1730217487877 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730217487956 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 29 09:58:07 2024 " "Processing ended: Tue Oct 29 09:58:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730217487956 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730217487956 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730217487956 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730217487956 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730217488598 ""}
