// Seed: 730529326
module module_0;
  wire id_1;
  always disable id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  assign id_2[1] = id_4[1 : 1'h0];
  tri0 id_5 = 1;
  wire id_6;
  module_0();
endmodule
module module_2 #(
    parameter id_1 = 32'd42,
    parameter id_2 = 32'd4
) ();
  defparam id_1.id_2 = id_2; module_0();
endmodule
