CKID0001:@|S:Timing_0.s_time[5]@|E:Science_0.ADC_RESET_0.state[1]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
CKID0002:@|S:CLOCK@|E:Timing_0.s_count[7]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002 
CKID0003:@|S:FMC_CLK@|E:Data_Saving_0.FPGA_Buffer_0.\DFN1C0_RGRY[9]\@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003 
