

================================================================
== Vivado HLS Report for 'otsu'
================================================================
* Date:           Thu Jul  5 12:11:40 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        marker_zybo
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.66|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  3589|  16388|  3589|  16388|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+---------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+------+-------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  3584|   3584|        14|          -|          -|      256|    no    |
        |- Loop 2  |     3|  12801|  3 ~ 50  |          -|          -| 1 ~ 256 |    no    |
        +----------+------+-------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    331|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|    2616|   2779|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    483|
|Register         |        -|      -|     729|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     11|    3345|   3593|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       2|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |make_marker_faddfbkb_U1  |make_marker_faddfbkb  |        0|      2|  205|  205|
    |make_marker_fcmp_fYi_U7  |make_marker_fcmp_fYi  |        0|      0|   66|   70|
    |make_marker_fdiv_dEe_U3  |make_marker_fdiv_dEe  |        0|      0|  762|  809|
    |make_marker_fdiv_dEe_U4  |make_marker_fdiv_dEe  |        0|      0|  762|  809|
    |make_marker_fmul_cud_U2  |make_marker_fmul_cud  |        0|      3|  143|  140|
    |make_marker_sitofeOg_U5  |make_marker_sitofeOg  |        0|      0|  339|  373|
    |make_marker_sitofeOg_U6  |make_marker_sitofeOg  |        0|      0|  339|  373|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5| 2616| 2779|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |tmp_1_fu_209_p2        |     *    |      3|  0|  21|          32|           9|
    |tmp_3_fu_261_p2        |     *    |      3|  0|  21|          32|           9|
    |t_1_fu_183_p2          |     +    |      0|  0|  16|           9|           1|
    |t_2_fu_226_p2          |     +    |      0|  0|  16|           9|           1|
    |wB_1_fu_237_p2         |     +    |      0|  0|  39|          32|          32|
    |wF_fu_249_p2           |     -    |      0|  0|  39|          16|          32|
    |tmp_20_fu_351_p2       |    and   |      0|  0|   2|           1|           1|
    |tmp_22_fu_357_p2       |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_177_p2     |   icmp   |      0|  0|  13|           9|          10|
    |notlhs3_fu_333_p2      |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_315_p2       |   icmp   |      0|  0|  11|           8|           2|
    |notrhs4_fu_339_p2      |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_321_p2       |   icmp   |      0|  0|  18|          23|           1|
    |tmp_8_fu_243_p2        |   icmp   |      0|  0|  18|          32|           1|
    |tmp_s_fu_255_p2        |   icmp   |      0|  0|  18|          32|          16|
    |tmp_18_fu_327_p2       |    or    |      0|  0|   2|           1|           1|
    |tmp_19_fu_345_p2       |    or    |      0|  0|   2|           1|           1|
    |threshold_1_fu_371_p3  |  select  |      0|  0|  32|           1|          32|
    |varMax_1_fu_363_p3     |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      6|  0| 331|         271|         185|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  297|         66|    1|         66|
    |grp_fu_118_opcode    |   15|          3|    2|          6|
    |grp_fu_118_p0        |   21|          4|   32|        128|
    |grp_fu_118_p1        |   21|          4|   32|        128|
    |grp_fu_123_p0        |   15|          3|   32|         96|
    |grp_fu_123_p1        |   15|          3|   32|         96|
    |grp_fu_135_p0        |   21|          4|   32|        128|
    |histData_address0    |   15|          3|    8|         24|
    |sumB_fu_44           |    9|          2|   32|         64|
    |sum_reg_83           |    9|          2|   32|         64|
    |t_reg_72             |    9|          2|    9|         18|
    |threshold_2_reg_107  |    9|          2|    9|         18|
    |threshold_fu_40      |    9|          2|   32|         64|
    |varMax_fu_48         |    9|          2|   32|         64|
    |wB_reg_95            |    9|          2|   32|         64|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  483|        104|  349|       1028|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  65|   0|   65|          0|
    |mB_reg_489                 |  32|   0|   32|          0|
    |mF_reg_494                 |  32|   0|   32|          0|
    |reg_148                    |  32|   0|   32|          0|
    |reg_152                    |  32|   0|   32|          0|
    |reg_159                    |  32|   0|   32|          0|
    |reg_167                    |  32|   0|   32|          0|
    |sumB_fu_44                 |  32|   0|   32|          0|
    |sum_reg_83                 |  32|   0|   32|          0|
    |t_1_reg_394                |   9|   0|    9|          0|
    |t_2_reg_440                |   9|   0|    9|          0|
    |t_cast2_reg_386            |   9|   0|   32|         23|
    |t_reg_72                   |   9|   0|    9|          0|
    |threshold_1_reg_504        |  32|   0|   32|          0|
    |threshold_2_reg_107        |   9|   0|    9|          0|
    |threshold_3_cast1_reg_430  |   9|   0|   32|         23|
    |threshold_fu_40            |  32|   0|   32|          0|
    |tmp_10_reg_483             |  32|   0|   32|          0|
    |tmp_1_reg_425              |  32|   0|   32|          0|
    |tmp_3_reg_468              |  32|   0|   32|          0|
    |tmp_5_reg_436              |   1|   0|    1|          0|
    |tmp_8_reg_456              |   1|   0|    1|          0|
    |tmp_9_reg_478              |  32|   0|   32|          0|
    |varMax_1_reg_499           |  32|   0|   32|          0|
    |varMax_fu_48               |  32|   0|   32|          0|
    |wB_1_reg_450               |  32|   0|   32|          0|
    |wB_reg_95                  |  32|   0|   32|          0|
    |wF_reg_460                 |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 729|   0|  775|         46|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     otsu     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     otsu     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     otsu     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     otsu     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     otsu     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     otsu     | return value |
|ap_return          | out |   32| ap_ctrl_hs |     otsu     | return value |
|histData_address0  | out |    8|  ap_memory |   histData   |     array    |
|histData_ce0       | out |    1|  ap_memory |   histData   |     array    |
|histData_q0        |  in |   32|  ap_memory |   histData   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 65
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	16  / (exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	2  / true
16 --> 
	17  / true
17 --> 
	65  / (!tmp_5 & tmp_8)
	18  / (!tmp_5 & !tmp_8 & !tmp_s)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	16  / true

* FSM state operations: 

 <State 1> : 1.66ns
ST_1 : Operation 66 [1/1] (1.66ns)   --->   "br label %1" [marker_zybo/core.cpp:145]

 <State 2> : 3.26ns
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%t = phi i9 [ 0, %0 ], [ %t_1, %2 ]"
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sum = phi float [ 0.000000e+00, %0 ], [ %sum_1, %2 ]"
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%t_cast2 = zext i9 %t to i32" [marker_zybo/core.cpp:145]
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%exitcond = icmp eq i9 %t, -256" [marker_zybo/core.cpp:145]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"
ST_2 : Operation 72 [1/1] (2.11ns)   --->   "%t_1 = add i9 %t, 1" [marker_zybo/core.cpp:145]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %2" [marker_zybo/core.cpp:145]
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = zext i9 %t to i64" [marker_zybo/core.cpp:147]
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%histData_addr = getelementptr [256 x i32]* %histData, i64 0, i64 %tmp" [marker_zybo/core.cpp:147]
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%histData_load = load i32* %histData_addr, align 4" [marker_zybo/core.cpp:147]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%threshold = alloca i32"
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sumB = alloca float"
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%varMax = alloca float"
ST_2 : Operation 80 [1/1] (1.66ns)   --->   "store float 0.000000e+00, float* %varMax"
ST_2 : Operation 81 [1/1] (1.66ns)   --->   "store float 0.000000e+00, float* %sumB"
ST_2 : Operation 82 [1/1] (1.66ns)   --->   "store i32 0, i32* %threshold"
ST_2 : Operation 83 [1/1] (1.66ns)   --->   "br label %.preheader" [marker_zybo/core.cpp:157]

 <State 3> : 3.26ns
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%histData_load = load i32* %histData_addr, align 4" [marker_zybo/core.cpp:147]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>

 <State 4> : 8.47ns
ST_4 : Operation 85 [1/1] (8.47ns)   --->   "%tmp_1 = mul nsw i32 %histData_load, %t_cast2" [marker_zybo/core.cpp:147]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 6.18ns
ST_5 : Operation 86 [6/6] (6.18ns)   --->   "%tmp_2 = sitofp i32 %tmp_1 to float" [marker_zybo/core.cpp:147]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 6> : 6.18ns
ST_6 : Operation 87 [5/6] (6.18ns)   --->   "%tmp_2 = sitofp i32 %tmp_1 to float" [marker_zybo/core.cpp:147]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 7> : 6.18ns
ST_7 : Operation 88 [4/6] (6.18ns)   --->   "%tmp_2 = sitofp i32 %tmp_1 to float" [marker_zybo/core.cpp:147]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 8> : 6.18ns
ST_8 : Operation 89 [3/6] (6.18ns)   --->   "%tmp_2 = sitofp i32 %tmp_1 to float" [marker_zybo/core.cpp:147]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 9> : 6.18ns
ST_9 : Operation 90 [2/6] (6.18ns)   --->   "%tmp_2 = sitofp i32 %tmp_1 to float" [marker_zybo/core.cpp:147]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 10> : 6.18ns
ST_10 : Operation 91 [1/6] (6.18ns)   --->   "%tmp_2 = sitofp i32 %tmp_1 to float" [marker_zybo/core.cpp:147]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 11> : 8.26ns
ST_11 : Operation 92 [5/5] (8.26ns)   --->   "%sum_1 = fadd float %sum, %tmp_2" [marker_zybo/core.cpp:147]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 8.26ns
ST_12 : Operation 93 [4/5] (8.26ns)   --->   "%sum_1 = fadd float %sum, %tmp_2" [marker_zybo/core.cpp:147]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 8.26ns
ST_13 : Operation 94 [3/5] (8.26ns)   --->   "%sum_1 = fadd float %sum, %tmp_2" [marker_zybo/core.cpp:147]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 8.26ns
ST_14 : Operation 95 [2/5] (8.26ns)   --->   "%sum_1 = fadd float %sum, %tmp_2" [marker_zybo/core.cpp:147]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 8.26ns
ST_15 : Operation 96 [1/5] (8.26ns)   --->   "%sum_1 = fadd float %sum, %tmp_2" [marker_zybo/core.cpp:147]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "br label %1" [marker_zybo/core.cpp:145]

 <State 16> : 3.26ns
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%wB = phi i32 [ 0, %.preheader.preheader ], [ %wB_1, %.preheader.backedge ]"
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%threshold_2 = phi i9 [ 0, %.preheader.preheader ], [ %t_2, %.preheader.backedge ]"
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%threshold_3_cast1 = zext i9 %threshold_2 to i32" [marker_zybo/core.cpp:157]
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %threshold_2, i32 8)" [marker_zybo/core.cpp:157]
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 256, i64 128)"
ST_16 : Operation 103 [1/1] (2.11ns)   --->   "%t_2 = add i9 %threshold_2, 1" [marker_zybo/core.cpp:157]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %.loopexit, label %3" [marker_zybo/core.cpp:157]
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_6 = zext i9 %threshold_2 to i64" [marker_zybo/core.cpp:158]
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%histData_addr_1 = getelementptr [256 x i32]* %histData, i64 0, i64 %tmp_6" [marker_zybo/core.cpp:158]
ST_16 : Operation 107 [2/2] (3.25ns)   --->   "%histData_load_1 = load i32* %histData_addr_1, align 4" [marker_zybo/core.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>

 <State 17> : 8.66ns
ST_17 : Operation 108 [1/2] (3.25ns)   --->   "%histData_load_1 = load i32* %histData_addr_1, align 4" [marker_zybo/core.cpp:158]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 310> <RAM>
ST_17 : Operation 109 [1/1] (2.70ns)   --->   "%wB_1 = add nsw i32 %histData_load_1, %wB" [marker_zybo/core.cpp:158]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 110 [1/1] (2.43ns)   --->   "%tmp_8 = icmp eq i32 %wB_1, 0" [marker_zybo/core.cpp:159]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.preheader.backedge, label %4" [marker_zybo/core.cpp:159]
ST_17 : Operation 112 [1/1] (2.70ns)   --->   "%wF = sub nsw i32 64170, %wB_1" [marker_zybo/core.cpp:161]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 113 [1/1] (2.43ns)   --->   "%tmp_s = icmp eq i32 %wB_1, 64170" [marker_zybo/core.cpp:162]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.loopexit, label %5" [marker_zybo/core.cpp:162]
ST_17 : Operation 115 [1/1] (0.00ns)   --->   "%threshold_load = load i32* %threshold" [marker_zybo/core.cpp:179]
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "ret i32 %threshold_load" [marker_zybo/core.cpp:179]

 <State 18> : 8.47ns
ST_18 : Operation 117 [1/1] (8.47ns)   --->   "%tmp_3 = mul nsw i32 %histData_load_1, %threshold_3_cast1" [marker_zybo/core.cpp:164]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 6.18ns
ST_19 : Operation 118 [6/6] (6.18ns)   --->   "%tmp_4 = sitofp i32 %tmp_3 to float" [marker_zybo/core.cpp:164]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 20> : 6.18ns
ST_20 : Operation 119 [5/6] (6.18ns)   --->   "%tmp_4 = sitofp i32 %tmp_3 to float" [marker_zybo/core.cpp:164]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 21> : 6.18ns
ST_21 : Operation 120 [4/6] (6.18ns)   --->   "%tmp_4 = sitofp i32 %tmp_3 to float" [marker_zybo/core.cpp:164]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 22> : 6.18ns
ST_22 : Operation 121 [3/6] (6.18ns)   --->   "%tmp_4 = sitofp i32 %tmp_3 to float" [marker_zybo/core.cpp:164]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 23> : 6.18ns
ST_23 : Operation 122 [2/6] (6.18ns)   --->   "%tmp_4 = sitofp i32 %tmp_3 to float" [marker_zybo/core.cpp:164]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 24> : 6.18ns
ST_24 : Operation 123 [1/6] (6.18ns)   --->   "%tmp_4 = sitofp i32 %tmp_3 to float" [marker_zybo/core.cpp:164]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 25> : 8.26ns
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%sumB_load = load float* %sumB" [marker_zybo/core.cpp:164]
ST_25 : Operation 125 [5/5] (8.26ns)   --->   "%sumB_1 = fadd float %sumB_load, %tmp_4" [marker_zybo/core.cpp:164]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 8.26ns
ST_26 : Operation 126 [4/5] (8.26ns)   --->   "%sumB_1 = fadd float %sumB_load, %tmp_4" [marker_zybo/core.cpp:164]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 8.26ns
ST_27 : Operation 127 [3/5] (8.26ns)   --->   "%sumB_1 = fadd float %sumB_load, %tmp_4" [marker_zybo/core.cpp:164]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 28> : 8.26ns
ST_28 : Operation 128 [2/5] (8.26ns)   --->   "%sumB_1 = fadd float %sumB_load, %tmp_4" [marker_zybo/core.cpp:164]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 29> : 8.26ns
ST_29 : Operation 129 [1/5] (8.26ns)   --->   "%sumB_1 = fadd float %sumB_load, %tmp_4" [marker_zybo/core.cpp:164]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 130 [6/6] (6.18ns)   --->   "%tmp_7 = sitofp i32 %wB_1 to float" [marker_zybo/core.cpp:166]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 131 [6/6] (6.18ns)   --->   "%tmp_10 = sitofp i32 %wF to float" [marker_zybo/core.cpp:167]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 30> : 8.26ns
ST_30 : Operation 132 [5/6] (6.18ns)   --->   "%tmp_7 = sitofp i32 %wB_1 to float" [marker_zybo/core.cpp:166]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 133 [5/5] (8.26ns)   --->   "%tmp_9 = fsub float %sum, %sumB_1" [marker_zybo/core.cpp:167]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 134 [5/6] (6.18ns)   --->   "%tmp_10 = sitofp i32 %wF to float" [marker_zybo/core.cpp:167]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 135 [1/1] (1.66ns)   --->   "store float %sumB_1, float* %sumB" [marker_zybo/core.cpp:164]

 <State 31> : 8.26ns
ST_31 : Operation 136 [4/6] (6.18ns)   --->   "%tmp_7 = sitofp i32 %wB_1 to float" [marker_zybo/core.cpp:166]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 137 [4/5] (8.26ns)   --->   "%tmp_9 = fsub float %sum, %sumB_1" [marker_zybo/core.cpp:167]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 138 [4/6] (6.18ns)   --->   "%tmp_10 = sitofp i32 %wF to float" [marker_zybo/core.cpp:167]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 32> : 8.26ns
ST_32 : Operation 139 [3/6] (6.18ns)   --->   "%tmp_7 = sitofp i32 %wB_1 to float" [marker_zybo/core.cpp:166]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 140 [3/5] (8.26ns)   --->   "%tmp_9 = fsub float %sum, %sumB_1" [marker_zybo/core.cpp:167]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 141 [3/6] (6.18ns)   --->   "%tmp_10 = sitofp i32 %wF to float" [marker_zybo/core.cpp:167]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 33> : 8.26ns
ST_33 : Operation 142 [2/6] (6.18ns)   --->   "%tmp_7 = sitofp i32 %wB_1 to float" [marker_zybo/core.cpp:166]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 143 [2/5] (8.26ns)   --->   "%tmp_9 = fsub float %sum, %sumB_1" [marker_zybo/core.cpp:167]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 144 [2/6] (6.18ns)   --->   "%tmp_10 = sitofp i32 %wF to float" [marker_zybo/core.cpp:167]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 34> : 8.26ns
ST_34 : Operation 145 [1/6] (6.18ns)   --->   "%tmp_7 = sitofp i32 %wB_1 to float" [marker_zybo/core.cpp:166]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 146 [1/5] (8.26ns)   --->   "%tmp_9 = fsub float %sum, %sumB_1" [marker_zybo/core.cpp:167]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 147 [1/6] (6.18ns)   --->   "%tmp_10 = sitofp i32 %wF to float" [marker_zybo/core.cpp:167]   --->   Core 106 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

 <State 35> : 6.30ns
ST_35 : Operation 148 [16/16] (6.30ns)   --->   "%mB = fdiv float %sumB_1, %tmp_7" [marker_zybo/core.cpp:166]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 149 [16/16] (6.30ns)   --->   "%mF = fdiv float %tmp_9, %tmp_10" [marker_zybo/core.cpp:167]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 150 [4/4] (5.78ns)   --->   "%tmp_11 = fmul float %tmp_7, %tmp_10" [marker_zybo/core.cpp:170]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 36> : 6.30ns
ST_36 : Operation 151 [15/16] (6.30ns)   --->   "%mB = fdiv float %sumB_1, %tmp_7" [marker_zybo/core.cpp:166]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 152 [15/16] (6.30ns)   --->   "%mF = fdiv float %tmp_9, %tmp_10" [marker_zybo/core.cpp:167]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 153 [3/4] (5.78ns)   --->   "%tmp_11 = fmul float %tmp_7, %tmp_10" [marker_zybo/core.cpp:170]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 37> : 6.30ns
ST_37 : Operation 154 [14/16] (6.30ns)   --->   "%mB = fdiv float %sumB_1, %tmp_7" [marker_zybo/core.cpp:166]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 155 [14/16] (6.30ns)   --->   "%mF = fdiv float %tmp_9, %tmp_10" [marker_zybo/core.cpp:167]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 156 [2/4] (5.78ns)   --->   "%tmp_11 = fmul float %tmp_7, %tmp_10" [marker_zybo/core.cpp:170]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 38> : 6.30ns
ST_38 : Operation 157 [13/16] (6.30ns)   --->   "%mB = fdiv float %sumB_1, %tmp_7" [marker_zybo/core.cpp:166]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 158 [13/16] (6.30ns)   --->   "%mF = fdiv float %tmp_9, %tmp_10" [marker_zybo/core.cpp:167]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 159 [1/4] (5.78ns)   --->   "%tmp_11 = fmul float %tmp_7, %tmp_10" [marker_zybo/core.cpp:170]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 39> : 6.30ns
ST_39 : Operation 160 [12/16] (6.30ns)   --->   "%mB = fdiv float %sumB_1, %tmp_7" [marker_zybo/core.cpp:166]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 161 [12/16] (6.30ns)   --->   "%mF = fdiv float %tmp_9, %tmp_10" [marker_zybo/core.cpp:167]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 40> : 6.30ns
ST_40 : Operation 162 [11/16] (6.30ns)   --->   "%mB = fdiv float %sumB_1, %tmp_7" [marker_zybo/core.cpp:166]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 163 [11/16] (6.30ns)   --->   "%mF = fdiv float %tmp_9, %tmp_10" [marker_zybo/core.cpp:167]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 41> : 6.30ns
ST_41 : Operation 164 [10/16] (6.30ns)   --->   "%mB = fdiv float %sumB_1, %tmp_7" [marker_zybo/core.cpp:166]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 165 [10/16] (6.30ns)   --->   "%mF = fdiv float %tmp_9, %tmp_10" [marker_zybo/core.cpp:167]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 42> : 6.30ns
ST_42 : Operation 166 [9/16] (6.30ns)   --->   "%mB = fdiv float %sumB_1, %tmp_7" [marker_zybo/core.cpp:166]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 167 [9/16] (6.30ns)   --->   "%mF = fdiv float %tmp_9, %tmp_10" [marker_zybo/core.cpp:167]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 43> : 6.30ns
ST_43 : Operation 168 [8/16] (6.30ns)   --->   "%mB = fdiv float %sumB_1, %tmp_7" [marker_zybo/core.cpp:166]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 169 [8/16] (6.30ns)   --->   "%mF = fdiv float %tmp_9, %tmp_10" [marker_zybo/core.cpp:167]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 44> : 6.30ns
ST_44 : Operation 170 [7/16] (6.30ns)   --->   "%mB = fdiv float %sumB_1, %tmp_7" [marker_zybo/core.cpp:166]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 171 [7/16] (6.30ns)   --->   "%mF = fdiv float %tmp_9, %tmp_10" [marker_zybo/core.cpp:167]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 45> : 6.30ns
ST_45 : Operation 172 [6/16] (6.30ns)   --->   "%mB = fdiv float %sumB_1, %tmp_7" [marker_zybo/core.cpp:166]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 173 [6/16] (6.30ns)   --->   "%mF = fdiv float %tmp_9, %tmp_10" [marker_zybo/core.cpp:167]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 46> : 6.30ns
ST_46 : Operation 174 [5/16] (6.30ns)   --->   "%mB = fdiv float %sumB_1, %tmp_7" [marker_zybo/core.cpp:166]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 175 [5/16] (6.30ns)   --->   "%mF = fdiv float %tmp_9, %tmp_10" [marker_zybo/core.cpp:167]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 47> : 6.30ns
ST_47 : Operation 176 [4/16] (6.30ns)   --->   "%mB = fdiv float %sumB_1, %tmp_7" [marker_zybo/core.cpp:166]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 177 [4/16] (6.30ns)   --->   "%mF = fdiv float %tmp_9, %tmp_10" [marker_zybo/core.cpp:167]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 48> : 6.30ns
ST_48 : Operation 178 [3/16] (6.30ns)   --->   "%mB = fdiv float %sumB_1, %tmp_7" [marker_zybo/core.cpp:166]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 179 [3/16] (6.30ns)   --->   "%mF = fdiv float %tmp_9, %tmp_10" [marker_zybo/core.cpp:167]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 49> : 6.30ns
ST_49 : Operation 180 [2/16] (6.30ns)   --->   "%mB = fdiv float %sumB_1, %tmp_7" [marker_zybo/core.cpp:166]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 181 [2/16] (6.30ns)   --->   "%mF = fdiv float %tmp_9, %tmp_10" [marker_zybo/core.cpp:167]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 50> : 6.30ns
ST_50 : Operation 182 [1/16] (6.30ns)   --->   "%mB = fdiv float %sumB_1, %tmp_7" [marker_zybo/core.cpp:166]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 183 [1/16] (6.30ns)   --->   "%mF = fdiv float %tmp_9, %tmp_10" [marker_zybo/core.cpp:167]   --->   Core 101 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

 <State 51> : 8.26ns
ST_51 : Operation 184 [5/5] (8.26ns)   --->   "%tmp_12 = fsub float %mB, %mF" [marker_zybo/core.cpp:170]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 52> : 8.26ns
ST_52 : Operation 185 [4/5] (8.26ns)   --->   "%tmp_12 = fsub float %mB, %mF" [marker_zybo/core.cpp:170]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 53> : 8.26ns
ST_53 : Operation 186 [3/5] (8.26ns)   --->   "%tmp_12 = fsub float %mB, %mF" [marker_zybo/core.cpp:170]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 54> : 8.26ns
ST_54 : Operation 187 [2/5] (8.26ns)   --->   "%tmp_12 = fsub float %mB, %mF" [marker_zybo/core.cpp:170]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 55> : 8.26ns
ST_55 : Operation 188 [1/5] (8.26ns)   --->   "%tmp_12 = fsub float %mB, %mF" [marker_zybo/core.cpp:170]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 8.26> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 56> : 5.78ns
ST_56 : Operation 189 [4/4] (5.78ns)   --->   "%tmp_13 = fmul float %tmp_11, %tmp_12" [marker_zybo/core.cpp:170]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 57> : 5.78ns
ST_57 : Operation 190 [3/4] (5.78ns)   --->   "%tmp_13 = fmul float %tmp_11, %tmp_12" [marker_zybo/core.cpp:170]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 58> : 5.78ns
ST_58 : Operation 191 [2/4] (5.78ns)   --->   "%tmp_13 = fmul float %tmp_11, %tmp_12" [marker_zybo/core.cpp:170]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 59> : 5.78ns
ST_59 : Operation 192 [1/4] (5.78ns)   --->   "%tmp_13 = fmul float %tmp_11, %tmp_12" [marker_zybo/core.cpp:170]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 60> : 5.78ns
ST_60 : Operation 193 [4/4] (5.78ns)   --->   "%varBetween = fmul float %tmp_13, %tmp_12" [marker_zybo/core.cpp:170]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 61> : 5.78ns
ST_61 : Operation 194 [3/4] (5.78ns)   --->   "%varBetween = fmul float %tmp_13, %tmp_12" [marker_zybo/core.cpp:170]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 62> : 5.78ns
ST_62 : Operation 195 [2/4] (5.78ns)   --->   "%varBetween = fmul float %tmp_13, %tmp_12" [marker_zybo/core.cpp:170]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 63> : 5.78ns
ST_63 : Operation 196 [1/4] (5.78ns)   --->   "%varBetween = fmul float %tmp_13, %tmp_12" [marker_zybo/core.cpp:170]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 64> : 8.14ns
ST_64 : Operation 197 [1/1] (0.00ns)   --->   "%threshold_load_1 = load i32* %threshold" [marker_zybo/core.cpp:173]
ST_64 : Operation 198 [1/1] (0.00ns)   --->   "%varMax_load = load float* %varMax" [marker_zybo/core.cpp:173]
ST_64 : Operation 199 [1/1] (0.00ns)   --->   "%varBetween_to_int = bitcast float %varBetween to i32" [marker_zybo/core.cpp:170]
ST_64 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %varBetween_to_int, i32 23, i32 30)" [marker_zybo/core.cpp:170]
ST_64 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %varBetween_to_int to i23" [marker_zybo/core.cpp:170]
ST_64 : Operation 202 [1/1] (0.00ns)   --->   "%varMax_to_int = bitcast float %varMax_load to i32" [marker_zybo/core.cpp:173]
ST_64 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %varMax_to_int, i32 23, i32 30)" [marker_zybo/core.cpp:173]
ST_64 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %varMax_to_int to i23" [marker_zybo/core.cpp:173]
ST_64 : Operation 205 [1/1] (1.47ns)   --->   "%notlhs = icmp ne i8 %tmp_14, -1" [marker_zybo/core.cpp:170]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 206 [1/1] (2.40ns)   --->   "%notrhs = icmp eq i23 %tmp_15, 0" [marker_zybo/core.cpp:170]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%tmp_18 = or i1 %notrhs, %notlhs" [marker_zybo/core.cpp:170]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 208 [1/1] (1.47ns)   --->   "%notlhs3 = icmp ne i8 %tmp_16, -1" [marker_zybo/core.cpp:173]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 209 [1/1] (2.40ns)   --->   "%notrhs4 = icmp eq i23 %tmp_17, 0" [marker_zybo/core.cpp:173]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%tmp_19 = or i1 %notrhs4, %notlhs3" [marker_zybo/core.cpp:173]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%tmp_20 = and i1 %tmp_18, %tmp_19" [marker_zybo/core.cpp:170]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 212 [1/1] (6.36ns)   --->   "%tmp_21 = fcmp ogt float %varBetween, %varMax_load" [marker_zybo/core.cpp:173]   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.36> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 213 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_22 = and i1 %tmp_20, %tmp_21" [marker_zybo/core.cpp:173]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 214 [1/1] (0.79ns)   --->   "%varMax_1 = select i1 %tmp_22, float %varBetween, float %varMax_load" [marker_zybo/core.cpp:173]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 215 [1/1] (0.79ns)   --->   "%threshold_1 = select i1 %tmp_22, i32 %threshold_3_cast1, i32 %threshold_load_1" [marker_zybo/core.cpp:173]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 65> : 1.66ns
ST_65 : Operation 216 [1/1] (1.66ns)   --->   "store float %varMax_1, float* %varMax" [marker_zybo/core.cpp:173]
ST_65 : Operation 217 [1/1] (1.66ns)   --->   "store i32 %threshold_1, i32* %threshold" [marker_zybo/core.cpp:173]
ST_65 : Operation 218 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [marker_zybo/core.cpp:177]
ST_65 : Operation 219 [1/1] (0.00ns)   --->   "br label %.preheader"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ histData]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_66       (br               ) [ 011111111111111100000000000000000000000000000000000000000000000000]
t                 (phi              ) [ 001000000000000000000000000000000000000000000000000000000000000000]
sum               (phi              ) [ 001111111111111111111111111111111111111111111111111111111111111111]
t_cast2           (zext             ) [ 000110000000000000000000000000000000000000000000000000000000000000]
exitcond          (icmp             ) [ 001111111111111100000000000000000000000000000000000000000000000000]
empty             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
t_1               (add              ) [ 011111111111111100000000000000000000000000000000000000000000000000]
StgValue_73       (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
histData_addr     (getelementptr    ) [ 000100000000000000000000000000000000000000000000000000000000000000]
threshold         (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111]
sumB              (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111]
varMax            (alloca           ) [ 001111111111111111111111111111111111111111111111111111111111111111]
StgValue_80       (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_81       (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_82       (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_83       (br               ) [ 001111111111111111111111111111111111111111111111111111111111111111]
histData_load     (load             ) [ 000010000000000000000000000000000000000000000000000000000000000000]
tmp_1             (mul              ) [ 000001111110000000000000000000000000000000000000000000000000000000]
tmp_2             (sitofp           ) [ 000000000001111100000000000000000000000000000000000000000000000000]
sum_1             (fadd             ) [ 011111111111111100000000000000000000000000000000000000000000000000]
StgValue_97       (br               ) [ 011111111111111100000000000000000000000000000000000000000000000000]
wB                (phi              ) [ 000000000000000011000000000000000000000000000000000000000000000000]
threshold_2       (phi              ) [ 000000000000000010000000000000000000000000000000000000000000000000]
threshold_3_cast1 (zext             ) [ 000000000000000001111111111111111111111111111111111111111111111110]
tmp_5             (bitselect        ) [ 000000000000000011111111111111111111111111111111111111111111111111]
empty_5           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000]
t_2               (add              ) [ 001000000000000011111111111111111111111111111111111111111111111111]
StgValue_104      (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_6             (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
histData_addr_1   (getelementptr    ) [ 000000000000000001000000000000000000000000000000000000000000000000]
histData_load_1   (load             ) [ 000000000000000000100000000000000000000000000000000000000000000000]
wB_1              (add              ) [ 001000000000000010111111111111111111111111111111111111111111111111]
tmp_8             (icmp             ) [ 000000000000000011111111111111111111111111111111111111111111111111]
StgValue_111      (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
wF                (sub              ) [ 000000000000000000111111111111111110000000000000000000000000000000]
tmp_s             (icmp             ) [ 000000000000000011111111111111111111111111111111111111111111111111]
StgValue_114      (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
threshold_load    (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_116      (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_3             (mul              ) [ 000000000000000000011111100000000000000000000000000000000000000000]
tmp_4             (sitofp           ) [ 000000000000000000000000011111000000000000000000000000000000000000]
sumB_load         (load             ) [ 000000000000000000000000001111000000000000000000000000000000000000]
sumB_1            (fadd             ) [ 000000000000000000000000000000111111111111111111111000000000000000]
StgValue_135      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_7             (sitofp           ) [ 000000000000000000000000000000000001111111111111111000000000000000]
tmp_9             (fsub             ) [ 000000000000000000000000000000000001111111111111111000000000000000]
tmp_10            (sitofp           ) [ 000000000000000000000000000000000001111111111111111000000000000000]
tmp_11            (fmul             ) [ 000000000000000000000000000000000000000111111111111111111111000000]
mB                (fdiv             ) [ 000000000000000000000000000000000000000000000000000111110000000000]
mF                (fdiv             ) [ 000000000000000000000000000000000000000000000000000111110000000000]
tmp_12            (fsub             ) [ 000000000000000000000000000000000000000000000000000000001111111100]
tmp_13            (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000111100]
varBetween        (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000010]
threshold_load_1  (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
varMax_load       (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
varBetween_to_int (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_14            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_15            (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
varMax_to_int     (bitcast          ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_16            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_17            (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
notlhs            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
notrhs            (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_18            (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
notlhs3           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
notrhs4           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_19            (or               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_20            (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_21            (fcmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000]
tmp_22            (and              ) [ 000000000000000000000000000000000000000000000000000000000000000000]
varMax_1          (select           ) [ 000000000000000011000000000000000000000000000000000000000000000001]
threshold_1       (select           ) [ 000000000000000011000000000000000000000000000000000000000000000001]
StgValue_216      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_217      (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_218      (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000]
StgValue_219      (br               ) [ 001000000000000011111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="histData">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="histData"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="threshold_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="threshold/2 "/>
</bind>
</comp>

<comp id="44" class="1004" name="sumB_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sumB/2 "/>
</bind>
</comp>

<comp id="48" class="1004" name="varMax_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="varMax/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="histData_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="9" slack="0"/>
<pin id="56" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="histData_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="histData_load/2 histData_load_1/16 "/>
</bind>
</comp>

<comp id="64" class="1004" name="histData_addr_1_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="9" slack="0"/>
<pin id="68" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="histData_addr_1/16 "/>
</bind>
</comp>

<comp id="72" class="1005" name="t_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="9" slack="1"/>
<pin id="74" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="t_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="1"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="9" slack="0"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="83" class="1005" name="sum_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="1"/>
<pin id="85" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="sum_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="32" slack="1"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="wB_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="1"/>
<pin id="97" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wB (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="wB_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="32" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wB/16 "/>
</bind>
</comp>

<comp id="107" class="1005" name="threshold_2_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="1"/>
<pin id="109" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="threshold_2 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="threshold_2_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="9" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="threshold_2/16 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="1"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="sum_1/11 sumB_1/25 tmp_9/30 tmp_12/51 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="0" index="1" bw="32" slack="1"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_11/35 tmp_13/56 varBetween/60 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="6"/>
<pin id="129" dir="0" index="1" bw="32" slack="1"/>
<pin id="130" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="mB/35 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="mF/35 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_2/5 tmp_4/19 tmp_7/29 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="12"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_10/29 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_21_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_21/64 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="2"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshold_load/17 threshold_load_1/64 "/>
</bind>
</comp>

<comp id="148" class="1005" name="reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="histData_load histData_load_1 "/>
</bind>
</comp>

<comp id="152" class="1005" name="reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 tmp_4 tmp_7 "/>
</bind>
</comp>

<comp id="159" class="1005" name="reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 sumB_1 tmp_12 "/>
</bind>
</comp>

<comp id="167" class="1005" name="reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 tmp_13 varBetween "/>
</bind>
</comp>

<comp id="173" class="1004" name="t_cast2_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="0"/>
<pin id="175" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_cast2/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="exitcond_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="0"/>
<pin id="179" dir="0" index="1" bw="9" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="t_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="StgValue_80_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="StgValue_81_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="StgValue_82_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_82/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="9" slack="2"/>
<pin id="212" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="threshold_3_cast1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="threshold_3_cast1/16 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_5_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="9" slack="0"/>
<pin id="221" dir="0" index="2" bw="5" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/16 "/>
</bind>
</comp>

<comp id="226" class="1004" name="t_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_2/16 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_6_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="9" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/16 "/>
</bind>
</comp>

<comp id="237" class="1004" name="wB_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wB_1/17 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_8_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="48"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/17 "/>
</bind>
</comp>

<comp id="249" class="1004" name="wF_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="17" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="wF/17 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/17 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="0" index="1" bw="9" slack="2"/>
<pin id="264" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3/18 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sumB_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="10"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sumB_load/25 "/>
</bind>
</comp>

<comp id="270" class="1004" name="StgValue_135_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="0" index="1" bw="32" slack="15"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_135/30 "/>
</bind>
</comp>

<comp id="275" class="1004" name="varMax_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="49"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="varMax_load/64 "/>
</bind>
</comp>

<comp id="279" class="1004" name="varBetween_to_int_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="varBetween_to_int/64 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_14_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="6" slack="0"/>
<pin id="287" dir="0" index="3" bw="6" slack="0"/>
<pin id="288" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/64 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_15_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/64 "/>
</bind>
</comp>

<comp id="297" class="1004" name="varMax_to_int_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="varMax_to_int/64 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_16_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="6" slack="0"/>
<pin id="305" dir="0" index="3" bw="6" slack="0"/>
<pin id="306" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/64 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_17_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/64 "/>
</bind>
</comp>

<comp id="315" class="1004" name="notlhs_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/64 "/>
</bind>
</comp>

<comp id="321" class="1004" name="notrhs_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="23" slack="0"/>
<pin id="323" dir="0" index="1" bw="23" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/64 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_18_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_18/64 "/>
</bind>
</comp>

<comp id="333" class="1004" name="notlhs3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs3/64 "/>
</bind>
</comp>

<comp id="339" class="1004" name="notrhs4_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="23" slack="0"/>
<pin id="341" dir="0" index="1" bw="23" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs4/64 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_19_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_19/64 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_20_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_20/64 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_22_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_22/64 "/>
</bind>
</comp>

<comp id="363" class="1004" name="varMax_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="1"/>
<pin id="366" dir="0" index="2" bw="32" slack="0"/>
<pin id="367" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="varMax_1/64 "/>
</bind>
</comp>

<comp id="371" class="1004" name="threshold_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="48"/>
<pin id="374" dir="0" index="2" bw="32" slack="0"/>
<pin id="375" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="threshold_1/64 "/>
</bind>
</comp>

<comp id="378" class="1004" name="StgValue_216_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="0" index="1" bw="32" slack="50"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_216/65 "/>
</bind>
</comp>

<comp id="382" class="1004" name="StgValue_217_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="0" index="1" bw="32" slack="50"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_217/65 "/>
</bind>
</comp>

<comp id="386" class="1005" name="t_cast2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="2"/>
<pin id="388" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="t_cast2 "/>
</bind>
</comp>

<comp id="394" class="1005" name="t_1_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="t_1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="histData_addr_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="1"/>
<pin id="401" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="histData_addr "/>
</bind>
</comp>

<comp id="404" class="1005" name="threshold_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="threshold "/>
</bind>
</comp>

<comp id="411" class="1005" name="sumB_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sumB "/>
</bind>
</comp>

<comp id="418" class="1005" name="varMax_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="varMax "/>
</bind>
</comp>

<comp id="425" class="1005" name="tmp_1_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="430" class="1005" name="threshold_3_cast1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="2"/>
<pin id="432" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="threshold_3_cast1 "/>
</bind>
</comp>

<comp id="436" class="1005" name="tmp_5_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="440" class="1005" name="t_2_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="0"/>
<pin id="442" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="t_2 "/>
</bind>
</comp>

<comp id="445" class="1005" name="histData_addr_1_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="1"/>
<pin id="447" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="histData_addr_1 "/>
</bind>
</comp>

<comp id="450" class="1005" name="wB_1_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wB_1 "/>
</bind>
</comp>

<comp id="456" class="1005" name="tmp_8_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="48"/>
<pin id="458" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="460" class="1005" name="wF_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="12"/>
<pin id="462" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="wF "/>
</bind>
</comp>

<comp id="468" class="1005" name="tmp_3_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="473" class="1005" name="sumB_load_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sumB_load "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_9_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="483" class="1005" name="tmp_10_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="489" class="1005" name="mB_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mB "/>
</bind>
</comp>

<comp id="494" class="1005" name="mF_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mF "/>
</bind>
</comp>

<comp id="499" class="1005" name="varMax_1_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="varMax_1 "/>
</bind>
</comp>

<comp id="504" class="1005" name="threshold_1_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="threshold_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="16" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="64" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="87" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="99" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="83" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="151"><net_src comp="59" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="135" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="162"><net_src comp="118" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="165"><net_src comp="159" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="170"><net_src comp="123" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="176"><net_src comp="76" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="76" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="76" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="76" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="148" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="111" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="111" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="111" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="111" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="241"><net_src comp="59" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="95" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="237" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="237" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="148" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="274"><net_src comp="159" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="282"><net_src comp="167" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="279" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="32" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="34" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="296"><net_src comp="279" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="275" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="30" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="297" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="32" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="34" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="314"><net_src comp="297" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="283" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="36" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="293" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="38" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="315" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="301" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="36" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="311" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="38" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="333" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="327" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="345" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="141" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="167" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="275" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="357" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="145" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="389"><net_src comp="173" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="397"><net_src comp="183" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="402"><net_src comp="52" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="407"><net_src comp="40" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="414"><net_src comp="44" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="417"><net_src comp="411" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="421"><net_src comp="48" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="424"><net_src comp="418" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="428"><net_src comp="209" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="433"><net_src comp="214" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="439"><net_src comp="218" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="226" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="448"><net_src comp="64" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="453"><net_src comp="237" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="459"><net_src comp="243" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="249" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="471"><net_src comp="261" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="476"><net_src comp="266" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="481"><net_src comp="118" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="486"><net_src comp="138" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="492"><net_src comp="127" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="497"><net_src comp="131" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="502"><net_src comp="363" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="507"><net_src comp="371" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="382" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: otsu : histData | {2 3 16 17 }
  - Chain level:
	State 1
	State 2
		t_cast2 : 1
		exitcond : 1
		t_1 : 1
		StgValue_73 : 2
		tmp : 1
		histData_addr : 2
		histData_load : 3
		StgValue_80 : 1
		StgValue_81 : 1
		StgValue_82 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		threshold_3_cast1 : 1
		tmp_5 : 1
		t_2 : 1
		StgValue_104 : 2
		tmp_6 : 1
		histData_addr_1 : 2
		histData_load_1 : 3
	State 17
		wB_1 : 1
		tmp_8 : 2
		StgValue_111 : 3
		wF : 2
		tmp_s : 2
		StgValue_114 : 3
		StgValue_116 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		sumB_1 : 1
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
		tmp_14 : 1
		tmp_15 : 1
		varMax_to_int : 1
		tmp_16 : 2
		tmp_17 : 2
		notlhs : 2
		notrhs : 2
		tmp_18 : 3
		notlhs3 : 3
		notrhs4 : 3
		tmp_19 : 4
		tmp_20 : 4
		tmp_21 : 1
		tmp_22 : 4
		varMax_1 : 4
		threshold_1 : 4
	State 65


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   fdiv   |        grp_fu_127        |    0    |   762   |   809   |
|          |        grp_fu_131        |    0    |   762   |   809   |
|----------|--------------------------|---------|---------|---------|
|  sitofp  |        grp_fu_135        |    0    |   339   |   373   |
|          |        grp_fu_138        |    0    |   339   |   373   |
|----------|--------------------------|---------|---------|---------|
|   fadd   |        grp_fu_118        |    2    |   205   |   205   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |        grp_fu_123        |    3    |   143   |   140   |
|----------|--------------------------|---------|---------|---------|
|   fcmp   |       tmp_21_fu_141      |    0    |    66   |    70   |
|----------|--------------------------|---------|---------|---------|
|          |      exitcond_fu_177     |    0    |    0    |    13   |
|          |       tmp_8_fu_243       |    0    |    0    |    18   |
|          |       tmp_s_fu_255       |    0    |    0    |    18   |
|   icmp   |       notlhs_fu_315      |    0    |    0    |    11   |
|          |       notrhs_fu_321      |    0    |    0    |    18   |
|          |      notlhs3_fu_333      |    0    |    0    |    11   |
|          |      notrhs4_fu_339      |    0    |    0    |    18   |
|----------|--------------------------|---------|---------|---------|
|          |        t_1_fu_183        |    0    |    0    |    16   |
|    add   |        t_2_fu_226        |    0    |    0    |    16   |
|          |        wB_1_fu_237       |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|  select  |      varMax_1_fu_363     |    0    |    0    |    32   |
|          |    threshold_1_fu_371    |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|    mul   |       tmp_1_fu_209       |    3    |    0    |    21   |
|          |       tmp_3_fu_261       |    3    |    0    |    21   |
|----------|--------------------------|---------|---------|---------|
|    sub   |         wF_fu_249        |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|    or    |       tmp_18_fu_327      |    0    |    0    |    2    |
|          |       tmp_19_fu_345      |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    and   |       tmp_20_fu_351      |    0    |    0    |    2    |
|          |       tmp_22_fu_357      |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      t_cast2_fu_173      |    0    |    0    |    0    |
|   zext   |        tmp_fu_189        |    0    |    0    |    0    |
|          | threshold_3_cast1_fu_214 |    0    |    0    |    0    |
|          |       tmp_6_fu_232       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|       tmp_5_fu_218       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|       tmp_14_fu_283      |    0    |    0    |    0    |
|          |       tmp_16_fu_301      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |       tmp_15_fu_293      |    0    |    0    |    0    |
|          |       tmp_17_fu_311      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    11   |   2616  |   3110  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| histData_addr_1_reg_445 |    8   |
|  histData_addr_reg_399  |    8   |
|        mB_reg_489       |   32   |
|        mF_reg_494       |   32   |
|         reg_148         |   32   |
|         reg_152         |   32   |
|         reg_159         |   32   |
|         reg_167         |   32   |
|    sumB_load_reg_473    |   32   |
|       sumB_reg_411      |   32   |
|        sum_reg_83       |   32   |
|       t_1_reg_394       |    9   |
|       t_2_reg_440       |    9   |
|     t_cast2_reg_386     |   32   |
|         t_reg_72        |    9   |
|   threshold_1_reg_504   |   32   |
|   threshold_2_reg_107   |    9   |
|threshold_3_cast1_reg_430|   32   |
|    threshold_reg_404    |   32   |
|      tmp_10_reg_483     |   32   |
|      tmp_1_reg_425      |   32   |
|      tmp_3_reg_468      |   32   |
|      tmp_5_reg_436      |    1   |
|      tmp_8_reg_456      |    1   |
|      tmp_9_reg_478      |   32   |
|     varMax_1_reg_499    |   32   |
|      varMax_reg_418     |   32   |
|       wB_1_reg_450      |   32   |
|        wB_reg_95        |   32   |
|        wF_reg_460       |   32   |
+-------------------------+--------+
|          Total          |   758  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   4  |   8  |   32   ||    21   |
|    sum_reg_83    |  p0  |   2  |  32  |   64   ||    9    |
|     wB_reg_95    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_118    |  p0  |   4  |  32  |   128  ||    21   |
|    grp_fu_118    |  p1  |   3  |  32  |   96   ||    15   |
|    grp_fu_123    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_123    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_135    |  p0  |   3  |  32  |   96   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   608  || 13.5805 ||   108   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |  2616  |  3110  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   108  |
|  Register |    -   |    -   |   758  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |   13   |  3374  |  3218  |
+-----------+--------+--------+--------+--------+
