<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BRAM_BASED_FIFO.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Dual_port_ram.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Dual_port_ram.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Dual_port_ram.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Dual_port_ram.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Dual_port_ram.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Dual_port_ram.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Dual_port_ram.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Dual_port_ram.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Dual_port_ram_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Dual_port_ram_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Dual_port_ram_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Dual_port_ram_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FIFO_BRAM.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FIFO_BRAM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FIFO_BRAM.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FIFO_BRAM.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FIFO_BRAM.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FIFO_BRAM.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FIFO_BRAM.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FIFO_BRAM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FIFO_BRAM_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FIFO_BRAM_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="FIFO_BRAM_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FIFO_BRAM_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FIFO_BRAM_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1628074616" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1628074616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628136045" xil_pn:in_ck="-8317940146838544114" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1628136045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dual_port_ram.v"/>
      <outfile xil_pn:name="Dual_port_ram_tb.v"/>
      <outfile xil_pn:name="FIFO_BRAM.v"/>
      <outfile xil_pn:name="FIFO_BRAM_tb.v"/>
      <outfile xil_pn:name="FIFO_Flag.v"/>
      <outfile xil_pn:name="Read_CTRL.v"/>
      <outfile xil_pn:name="Write_CTRL.v"/>
    </transform>
    <transform xil_pn:end_ts="1628080922" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5683747599517967857" xil_pn:start_ts="1628080922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628080922" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6173156128815735183" xil_pn:start_ts="1628080922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628080922" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4596939790950451838" xil_pn:start_ts="1628080922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628136045" xil_pn:in_ck="-8317940146838544114" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1628136045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dual_port_ram.v"/>
      <outfile xil_pn:name="Dual_port_ram_tb.v"/>
      <outfile xil_pn:name="FIFO_BRAM.v"/>
      <outfile xil_pn:name="FIFO_BRAM_tb.v"/>
      <outfile xil_pn:name="FIFO_Flag.v"/>
      <outfile xil_pn:name="Read_CTRL.v"/>
      <outfile xil_pn:name="Write_CTRL.v"/>
    </transform>
    <transform xil_pn:end_ts="1628136047" xil_pn:in_ck="-8317940146838544114" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1017236967730967153" xil_pn:start_ts="1628136045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FIFO_BRAM_tb_beh.prj"/>
      <outfile xil_pn:name="FIFO_BRAM_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1628136047" xil_pn:in_ck="-3950791126270308394" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="17810939908663348" xil_pn:start_ts="1628136047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FIFO_BRAM_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1628074296" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1628074296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628078911" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5239157785942370298" xil_pn:start_ts="1628078911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628078911" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4596939790950451838" xil_pn:start_ts="1628078911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628074296" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1628074296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628078911" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7435344965511988644" xil_pn:start_ts="1628078911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628074296" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1628074296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628078911" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4405821521001961804" xil_pn:start_ts="1628078911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628079189" xil_pn:in_ck="6611463743902127150" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="1896466208888548863" xil_pn:start_ts="1628079180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Dual_port_ram.ngr"/>
      <outfile xil_pn:name="FIFO_BRAM.lso"/>
      <outfile xil_pn:name="FIFO_BRAM.ngc"/>
      <outfile xil_pn:name="FIFO_BRAM.ngr"/>
      <outfile xil_pn:name="FIFO_BRAM.prj"/>
      <outfile xil_pn:name="FIFO_BRAM.stx"/>
      <outfile xil_pn:name="FIFO_BRAM.syr"/>
      <outfile xil_pn:name="FIFO_BRAM.xst"/>
      <outfile xil_pn:name="FIFO_BRAM_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
