Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /local/xilinx-vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 24c2391eef62403c95eba3a8d668a152 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot digicode_behav xil_defaultlib.digicode -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clkdiv [clkdiv_default]
Compiling architecture behavioral of entity xil_defaultlib.btn_pulse [btn_pulse_default]
Compiling architecture behavioral of entity xil_defaultlib.btn_to_number [btn_to_number_default]
Compiling architecture behavioral of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.digicode
Built simulation snapshot digicode_behav
