
first.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098bc  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000858  080099c8  080099c8  0000a9c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a220  0800a220  0000c184  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800a220  0800a220  0000c184  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800a220  0800a220  0000c184  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a220  0800a220  0000b220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a224  0800a224  0000b224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000184  20000000  0800a228  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001744  20000184  0800a3ac  0000c184  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200018c8  0800a3ac  0000c8c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c184  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019a60  00000000  00000000  0000c1ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ee5  00000000  00000000  00025c0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001758  00000000  00000000  00029af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001224  00000000  00000000  0002b250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bc2d  00000000  00000000  0002c474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d9e1  00000000  00000000  000480a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096ef2  00000000  00000000  00065a82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fc974  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006200  00000000  00000000  000fc9b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00102bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000184 	.word	0x20000184
 8000128:	00000000 	.word	0x00000000
 800012c:	080099b0 	.word	0x080099b0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000188 	.word	0x20000188
 8000148:	080099b0 	.word	0x080099b0

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000150:	f000 fedc 	bl	8000f0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000154:	f000 f84e 	bl	80001f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000158:	f000 fa12 	bl	8000580 <MX_GPIO_Init>
  MX_DMA_Init();
 800015c:	f000 f9f2 	bl	8000544 <MX_DMA_Init>
  MX_ADC1_Init();
 8000160:	f000 f8a6 	bl	80002b0 <MX_ADC1_Init>
  MX_TIM1_Init();
 8000164:	f000 f974 	bl	8000450 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000168:	f000 f9c2 	bl	80004f0 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 800016c:	f008 ff7e 	bl	800906c <MX_USB_DEVICE_Init>
  MX_I2C1_Init();
 8000170:	f000 f940 	bl	80003f4 <MX_I2C1_Init>
  SSD1306_Init();
 8000174:	f000 fa62 	bl	800063c <SSD1306_Init>
  /* USER CODE BEGIN 2 */
 // HAL_ADC_Start_DMA(&hadc1, pData, Length);		//Esto inicia la conversion
  //HAL_ADC_Start_DMA(&hadc1, pData, Length);		//Esto inicia la conversion
  ticker = HAL_GetTick();
 8000178:	f000 ff20 	bl	8000fbc <HAL_GetTick>
 800017c:	4603      	mov	r3, r0
 800017e:	4a18      	ldr	r2, [pc, #96]	@ (80001e0 <main+0x94>)
 8000180:	6013      	str	r3, [r2, #0]
  HAL_GPIO_TogglePin(GPIOC, LED0_Pin);
 8000182:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000186:	4817      	ldr	r0, [pc, #92]	@ (80001e4 <main+0x98>)
 8000188:	f001 fd3e 	bl	8001c08 <HAL_GPIO_TogglePin>
 // char msg[] = "Hola mundo\r\n";
 // HAL_ADC_Start_DMA(&hadc1, adc_valores, 8);



  	  SSD1306_GotoXY(10, 10);
 800018c:	210a      	movs	r1, #10
 800018e:	200a      	movs	r0, #10
 8000190:	f000 fbbc 	bl	800090c <SSD1306_GotoXY>
  	  SSD1306_Putc("Pablo", &Font_7x10 , 1);
 8000194:	4b14      	ldr	r3, [pc, #80]	@ (80001e8 <main+0x9c>)
 8000196:	b2db      	uxtb	r3, r3
 8000198:	2201      	movs	r2, #1
 800019a:	4914      	ldr	r1, [pc, #80]	@ (80001ec <main+0xa0>)
 800019c:	4618      	mov	r0, r3
 800019e:	f000 fbcb 	bl	8000938 <SSD1306_Putc>


  	  SSD1306_GotoXY(10, 30);
 80001a2:	211e      	movs	r1, #30
 80001a4:	200a      	movs	r0, #10
 80001a6:	f000 fbb1 	bl	800090c <SSD1306_GotoXY>
  	  SSD1306_Puts("se la come", &Font_7x10 , 1);
 80001aa:	2201      	movs	r2, #1
 80001ac:	490f      	ldr	r1, [pc, #60]	@ (80001ec <main+0xa0>)
 80001ae:	4810      	ldr	r0, [pc, #64]	@ (80001f0 <main+0xa4>)
 80001b0:	f000 fc40 	bl	8000a34 <SSD1306_Puts>

  	  SSD1306_UpdateScreen();
 80001b4:	f000 fb06 	bl	80007c4 <SSD1306_UpdateScreen>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	   if (HAL_GetTick() - ticker >= 500){ //ticker 1000ms
 80001b8:	f000 ff00 	bl	8000fbc <HAL_GetTick>
 80001bc:	4602      	mov	r2, r0
 80001be:	4b08      	ldr	r3, [pc, #32]	@ (80001e0 <main+0x94>)
 80001c0:	681b      	ldr	r3, [r3, #0]
 80001c2:	1ad3      	subs	r3, r2, r3
 80001c4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80001c8:	d3f6      	bcc.n	80001b8 <main+0x6c>
		  ticker = HAL_GetTick();
 80001ca:	f000 fef7 	bl	8000fbc <HAL_GetTick>
 80001ce:	4603      	mov	r3, r0
 80001d0:	4a03      	ldr	r2, [pc, #12]	@ (80001e0 <main+0x94>)
 80001d2:	6013      	str	r3, [r2, #0]
		  HAL_GPIO_TogglePin(GPIOC, LED0_Pin);
 80001d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001d8:	4802      	ldr	r0, [pc, #8]	@ (80001e4 <main+0x98>)
 80001da:	f001 fd15 	bl	8001c08 <HAL_GPIO_TogglePin>
	   if (HAL_GetTick() - ticker >= 500){ //ticker 1000ms
 80001de:	e7eb      	b.n	80001b8 <main+0x6c>
 80001e0:	200002f8 	.word	0x200002f8
 80001e4:	40011000 	.word	0x40011000
 80001e8:	08009a2c 	.word	0x08009a2c
 80001ec:	20000000 	.word	0x20000000
 80001f0:	08009a34 	.word	0x08009a34

080001f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b094      	sub	sp, #80	@ 0x50
 80001f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80001fe:	2228      	movs	r2, #40	@ 0x28
 8000200:	2100      	movs	r1, #0
 8000202:	4618      	mov	r0, r3
 8000204:	f009 fba8 	bl	8009958 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000208:	f107 0314 	add.w	r3, r7, #20
 800020c:	2200      	movs	r2, #0
 800020e:	601a      	str	r2, [r3, #0]
 8000210:	605a      	str	r2, [r3, #4]
 8000212:	609a      	str	r2, [r3, #8]
 8000214:	60da      	str	r2, [r3, #12]
 8000216:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000218:	1d3b      	adds	r3, r7, #4
 800021a:	2200      	movs	r2, #0
 800021c:	601a      	str	r2, [r3, #0]
 800021e:	605a      	str	r2, [r3, #4]
 8000220:	609a      	str	r2, [r3, #8]
 8000222:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000224:	2301      	movs	r3, #1
 8000226:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000228:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800022c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800022e:	2300      	movs	r3, #0
 8000230:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000232:	2301      	movs	r3, #1
 8000234:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000236:	2302      	movs	r3, #2
 8000238:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800023a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800023e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000240:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000244:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000246:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800024a:	4618      	mov	r0, r3
 800024c:	f004 f820 	bl	8004290 <HAL_RCC_OscConfig>
 8000250:	4603      	mov	r3, r0
 8000252:	2b00      	cmp	r3, #0
 8000254:	d001      	beq.n	800025a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000256:	f000 f9eb 	bl	8000630 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800025a:	230f      	movs	r3, #15
 800025c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800025e:	2302      	movs	r3, #2
 8000260:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000262:	2300      	movs	r3, #0
 8000264:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000266:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800026a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800026c:	2300      	movs	r3, #0
 800026e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000270:	f107 0314 	add.w	r3, r7, #20
 8000274:	2102      	movs	r1, #2
 8000276:	4618      	mov	r0, r3
 8000278:	f004 fa8c 	bl	8004794 <HAL_RCC_ClockConfig>
 800027c:	4603      	mov	r3, r0
 800027e:	2b00      	cmp	r3, #0
 8000280:	d001      	beq.n	8000286 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000282:	f000 f9d5 	bl	8000630 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8000286:	2312      	movs	r3, #18
 8000288:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800028a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800028e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000290:	2300      	movs	r3, #0
 8000292:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000294:	1d3b      	adds	r3, r7, #4
 8000296:	4618      	mov	r0, r3
 8000298:	f004 fc0a 	bl	8004ab0 <HAL_RCCEx_PeriphCLKConfig>
 800029c:	4603      	mov	r3, r0
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d001      	beq.n	80002a6 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80002a2:	f000 f9c5 	bl	8000630 <Error_Handler>
  }
}
 80002a6:	bf00      	nop
 80002a8:	3750      	adds	r7, #80	@ 0x50
 80002aa:	46bd      	mov	sp, r7
 80002ac:	bd80      	pop	{r7, pc}
	...

080002b0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b084      	sub	sp, #16
 80002b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002b6:	1d3b      	adds	r3, r7, #4
 80002b8:	2200      	movs	r2, #0
 80002ba:	601a      	str	r2, [r3, #0]
 80002bc:	605a      	str	r2, [r3, #4]
 80002be:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80002c0:	4b4a      	ldr	r3, [pc, #296]	@ (80003ec <MX_ADC1_Init+0x13c>)
 80002c2:	4a4b      	ldr	r2, [pc, #300]	@ (80003f0 <MX_ADC1_Init+0x140>)
 80002c4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80002c6:	4b49      	ldr	r3, [pc, #292]	@ (80003ec <MX_ADC1_Init+0x13c>)
 80002c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80002cc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80002ce:	4b47      	ldr	r3, [pc, #284]	@ (80003ec <MX_ADC1_Init+0x13c>)
 80002d0:	2200      	movs	r2, #0
 80002d2:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80002d4:	4b45      	ldr	r3, [pc, #276]	@ (80003ec <MX_ADC1_Init+0x13c>)
 80002d6:	2200      	movs	r2, #0
 80002d8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80002da:	4b44      	ldr	r3, [pc, #272]	@ (80003ec <MX_ADC1_Init+0x13c>)
 80002dc:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80002e0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002e2:	4b42      	ldr	r3, [pc, #264]	@ (80003ec <MX_ADC1_Init+0x13c>)
 80002e4:	2200      	movs	r2, #0
 80002e6:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 8;
 80002e8:	4b40      	ldr	r3, [pc, #256]	@ (80003ec <MX_ADC1_Init+0x13c>)
 80002ea:	2208      	movs	r2, #8
 80002ec:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002ee:	483f      	ldr	r0, [pc, #252]	@ (80003ec <MX_ADC1_Init+0x13c>)
 80002f0:	f000 fe6e 	bl	8000fd0 <HAL_ADC_Init>
 80002f4:	4603      	mov	r3, r0
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80002fa:	f000 f999 	bl	8000630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80002fe:	2300      	movs	r3, #0
 8000300:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000302:	2301      	movs	r3, #1
 8000304:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000306:	2300      	movs	r3, #0
 8000308:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800030a:	1d3b      	adds	r3, r7, #4
 800030c:	4619      	mov	r1, r3
 800030e:	4837      	ldr	r0, [pc, #220]	@ (80003ec <MX_ADC1_Init+0x13c>)
 8000310:	f000 ff36 	bl	8001180 <HAL_ADC_ConfigChannel>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d001      	beq.n	800031e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800031a:	f000 f989 	bl	8000630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800031e:	2301      	movs	r3, #1
 8000320:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000322:	2302      	movs	r3, #2
 8000324:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000326:	1d3b      	adds	r3, r7, #4
 8000328:	4619      	mov	r1, r3
 800032a:	4830      	ldr	r0, [pc, #192]	@ (80003ec <MX_ADC1_Init+0x13c>)
 800032c:	f000 ff28 	bl	8001180 <HAL_ADC_ConfigChannel>
 8000330:	4603      	mov	r3, r0
 8000332:	2b00      	cmp	r3, #0
 8000334:	d001      	beq.n	800033a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000336:	f000 f97b 	bl	8000630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800033a:	2302      	movs	r3, #2
 800033c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800033e:	2303      	movs	r3, #3
 8000340:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000342:	1d3b      	adds	r3, r7, #4
 8000344:	4619      	mov	r1, r3
 8000346:	4829      	ldr	r0, [pc, #164]	@ (80003ec <MX_ADC1_Init+0x13c>)
 8000348:	f000 ff1a 	bl	8001180 <HAL_ADC_ConfigChannel>
 800034c:	4603      	mov	r3, r0
 800034e:	2b00      	cmp	r3, #0
 8000350:	d001      	beq.n	8000356 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000352:	f000 f96d 	bl	8000630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000356:	2303      	movs	r3, #3
 8000358:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800035a:	2304      	movs	r3, #4
 800035c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800035e:	1d3b      	adds	r3, r7, #4
 8000360:	4619      	mov	r1, r3
 8000362:	4822      	ldr	r0, [pc, #136]	@ (80003ec <MX_ADC1_Init+0x13c>)
 8000364:	f000 ff0c 	bl	8001180 <HAL_ADC_ConfigChannel>
 8000368:	4603      	mov	r3, r0
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 800036e:	f000 f95f 	bl	8000630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000372:	2304      	movs	r3, #4
 8000374:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000376:	2305      	movs	r3, #5
 8000378:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800037a:	1d3b      	adds	r3, r7, #4
 800037c:	4619      	mov	r1, r3
 800037e:	481b      	ldr	r0, [pc, #108]	@ (80003ec <MX_ADC1_Init+0x13c>)
 8000380:	f000 fefe 	bl	8001180 <HAL_ADC_ConfigChannel>
 8000384:	4603      	mov	r3, r0
 8000386:	2b00      	cmp	r3, #0
 8000388:	d001      	beq.n	800038e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800038a:	f000 f951 	bl	8000630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800038e:	2305      	movs	r3, #5
 8000390:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000392:	2306      	movs	r3, #6
 8000394:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000396:	1d3b      	adds	r3, r7, #4
 8000398:	4619      	mov	r1, r3
 800039a:	4814      	ldr	r0, [pc, #80]	@ (80003ec <MX_ADC1_Init+0x13c>)
 800039c:	f000 fef0 	bl	8001180 <HAL_ADC_ConfigChannel>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 80003a6:	f000 f943 	bl	8000630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80003aa:	2306      	movs	r3, #6
 80003ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80003ae:	2307      	movs	r3, #7
 80003b0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003b2:	1d3b      	adds	r3, r7, #4
 80003b4:	4619      	mov	r1, r3
 80003b6:	480d      	ldr	r0, [pc, #52]	@ (80003ec <MX_ADC1_Init+0x13c>)
 80003b8:	f000 fee2 	bl	8001180 <HAL_ADC_ConfigChannel>
 80003bc:	4603      	mov	r3, r0
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d001      	beq.n	80003c6 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 80003c2:	f000 f935 	bl	8000630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80003c6:	2307      	movs	r3, #7
 80003c8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80003ca:	2308      	movs	r3, #8
 80003cc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003ce:	1d3b      	adds	r3, r7, #4
 80003d0:	4619      	mov	r1, r3
 80003d2:	4806      	ldr	r0, [pc, #24]	@ (80003ec <MX_ADC1_Init+0x13c>)
 80003d4:	f000 fed4 	bl	8001180 <HAL_ADC_ConfigChannel>
 80003d8:	4603      	mov	r3, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d001      	beq.n	80003e2 <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 80003de:	f000 f927 	bl	8000630 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003e2:	bf00      	nop
 80003e4:	3710      	adds	r7, #16
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bd80      	pop	{r7, pc}
 80003ea:	bf00      	nop
 80003ec:	200001a0 	.word	0x200001a0
 80003f0:	40012400 	.word	0x40012400

080003f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80003f8:	4b12      	ldr	r3, [pc, #72]	@ (8000444 <MX_I2C1_Init+0x50>)
 80003fa:	4a13      	ldr	r2, [pc, #76]	@ (8000448 <MX_I2C1_Init+0x54>)
 80003fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80003fe:	4b11      	ldr	r3, [pc, #68]	@ (8000444 <MX_I2C1_Init+0x50>)
 8000400:	4a12      	ldr	r2, [pc, #72]	@ (800044c <MX_I2C1_Init+0x58>)
 8000402:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000404:	4b0f      	ldr	r3, [pc, #60]	@ (8000444 <MX_I2C1_Init+0x50>)
 8000406:	2200      	movs	r2, #0
 8000408:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800040a:	4b0e      	ldr	r3, [pc, #56]	@ (8000444 <MX_I2C1_Init+0x50>)
 800040c:	2200      	movs	r2, #0
 800040e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000410:	4b0c      	ldr	r3, [pc, #48]	@ (8000444 <MX_I2C1_Init+0x50>)
 8000412:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000416:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000418:	4b0a      	ldr	r3, [pc, #40]	@ (8000444 <MX_I2C1_Init+0x50>)
 800041a:	2200      	movs	r2, #0
 800041c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800041e:	4b09      	ldr	r3, [pc, #36]	@ (8000444 <MX_I2C1_Init+0x50>)
 8000420:	2200      	movs	r2, #0
 8000422:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000424:	4b07      	ldr	r3, [pc, #28]	@ (8000444 <MX_I2C1_Init+0x50>)
 8000426:	2200      	movs	r2, #0
 8000428:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800042a:	4b06      	ldr	r3, [pc, #24]	@ (8000444 <MX_I2C1_Init+0x50>)
 800042c:	2200      	movs	r2, #0
 800042e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000430:	4804      	ldr	r0, [pc, #16]	@ (8000444 <MX_I2C1_Init+0x50>)
 8000432:	f001 fc03 	bl	8001c3c <HAL_I2C_Init>
 8000436:	4603      	mov	r3, r0
 8000438:	2b00      	cmp	r3, #0
 800043a:	d001      	beq.n	8000440 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800043c:	f000 f8f8 	bl	8000630 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000440:	bf00      	nop
 8000442:	bd80      	pop	{r7, pc}
 8000444:	20000214 	.word	0x20000214
 8000448:	40005400 	.word	0x40005400
 800044c:	00061a80 	.word	0x00061a80

08000450 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b086      	sub	sp, #24
 8000454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000456:	f107 0308 	add.w	r3, r7, #8
 800045a:	2200      	movs	r2, #0
 800045c:	601a      	str	r2, [r3, #0]
 800045e:	605a      	str	r2, [r3, #4]
 8000460:	609a      	str	r2, [r3, #8]
 8000462:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000464:	463b      	mov	r3, r7
 8000466:	2200      	movs	r2, #0
 8000468:	601a      	str	r2, [r3, #0]
 800046a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800046c:	4b1e      	ldr	r3, [pc, #120]	@ (80004e8 <MX_TIM1_Init+0x98>)
 800046e:	4a1f      	ldr	r2, [pc, #124]	@ (80004ec <MX_TIM1_Init+0x9c>)
 8000470:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000472:	4b1d      	ldr	r3, [pc, #116]	@ (80004e8 <MX_TIM1_Init+0x98>)
 8000474:	2200      	movs	r2, #0
 8000476:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000478:	4b1b      	ldr	r3, [pc, #108]	@ (80004e8 <MX_TIM1_Init+0x98>)
 800047a:	2200      	movs	r2, #0
 800047c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800047e:	4b1a      	ldr	r3, [pc, #104]	@ (80004e8 <MX_TIM1_Init+0x98>)
 8000480:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000484:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000486:	4b18      	ldr	r3, [pc, #96]	@ (80004e8 <MX_TIM1_Init+0x98>)
 8000488:	2200      	movs	r2, #0
 800048a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800048c:	4b16      	ldr	r3, [pc, #88]	@ (80004e8 <MX_TIM1_Init+0x98>)
 800048e:	2200      	movs	r2, #0
 8000490:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000492:	4b15      	ldr	r3, [pc, #84]	@ (80004e8 <MX_TIM1_Init+0x98>)
 8000494:	2200      	movs	r2, #0
 8000496:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000498:	4813      	ldr	r0, [pc, #76]	@ (80004e8 <MX_TIM1_Init+0x98>)
 800049a:	f004 fbbf 	bl	8004c1c <HAL_TIM_Base_Init>
 800049e:	4603      	mov	r3, r0
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d001      	beq.n	80004a8 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80004a4:	f000 f8c4 	bl	8000630 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80004ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80004ae:	f107 0308 	add.w	r3, r7, #8
 80004b2:	4619      	mov	r1, r3
 80004b4:	480c      	ldr	r0, [pc, #48]	@ (80004e8 <MX_TIM1_Init+0x98>)
 80004b6:	f004 fc00 	bl	8004cba <HAL_TIM_ConfigClockSource>
 80004ba:	4603      	mov	r3, r0
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d001      	beq.n	80004c4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80004c0:	f000 f8b6 	bl	8000630 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004c4:	2300      	movs	r3, #0
 80004c6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004c8:	2300      	movs	r3, #0
 80004ca:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80004cc:	463b      	mov	r3, r7
 80004ce:	4619      	mov	r1, r3
 80004d0:	4805      	ldr	r0, [pc, #20]	@ (80004e8 <MX_TIM1_Init+0x98>)
 80004d2:	f004 fdbd 	bl	8005050 <HAL_TIMEx_MasterConfigSynchronization>
 80004d6:	4603      	mov	r3, r0
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d001      	beq.n	80004e0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80004dc:	f000 f8a8 	bl	8000630 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80004e0:	bf00      	nop
 80004e2:	3718      	adds	r7, #24
 80004e4:	46bd      	mov	sp, r7
 80004e6:	bd80      	pop	{r7, pc}
 80004e8:	20000268 	.word	0x20000268
 80004ec:	40012c00 	.word	0x40012c00

080004f0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80004f4:	4b11      	ldr	r3, [pc, #68]	@ (800053c <MX_USART1_UART_Init+0x4c>)
 80004f6:	4a12      	ldr	r2, [pc, #72]	@ (8000540 <MX_USART1_UART_Init+0x50>)
 80004f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80004fa:	4b10      	ldr	r3, [pc, #64]	@ (800053c <MX_USART1_UART_Init+0x4c>)
 80004fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000500:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000502:	4b0e      	ldr	r3, [pc, #56]	@ (800053c <MX_USART1_UART_Init+0x4c>)
 8000504:	2200      	movs	r2, #0
 8000506:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000508:	4b0c      	ldr	r3, [pc, #48]	@ (800053c <MX_USART1_UART_Init+0x4c>)
 800050a:	2200      	movs	r2, #0
 800050c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800050e:	4b0b      	ldr	r3, [pc, #44]	@ (800053c <MX_USART1_UART_Init+0x4c>)
 8000510:	2200      	movs	r2, #0
 8000512:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000514:	4b09      	ldr	r3, [pc, #36]	@ (800053c <MX_USART1_UART_Init+0x4c>)
 8000516:	220c      	movs	r2, #12
 8000518:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800051a:	4b08      	ldr	r3, [pc, #32]	@ (800053c <MX_USART1_UART_Init+0x4c>)
 800051c:	2200      	movs	r2, #0
 800051e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000520:	4b06      	ldr	r3, [pc, #24]	@ (800053c <MX_USART1_UART_Init+0x4c>)
 8000522:	2200      	movs	r2, #0
 8000524:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000526:	4805      	ldr	r0, [pc, #20]	@ (800053c <MX_USART1_UART_Init+0x4c>)
 8000528:	f004 fdf0 	bl	800510c <HAL_UART_Init>
 800052c:	4603      	mov	r3, r0
 800052e:	2b00      	cmp	r3, #0
 8000530:	d001      	beq.n	8000536 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000532:	f000 f87d 	bl	8000630 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000536:	bf00      	nop
 8000538:	bd80      	pop	{r7, pc}
 800053a:	bf00      	nop
 800053c:	200002b0 	.word	0x200002b0
 8000540:	40013800 	.word	0x40013800

08000544 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800054a:	4b0c      	ldr	r3, [pc, #48]	@ (800057c <MX_DMA_Init+0x38>)
 800054c:	695b      	ldr	r3, [r3, #20]
 800054e:	4a0b      	ldr	r2, [pc, #44]	@ (800057c <MX_DMA_Init+0x38>)
 8000550:	f043 0301 	orr.w	r3, r3, #1
 8000554:	6153      	str	r3, [r2, #20]
 8000556:	4b09      	ldr	r3, [pc, #36]	@ (800057c <MX_DMA_Init+0x38>)
 8000558:	695b      	ldr	r3, [r3, #20]
 800055a:	f003 0301 	and.w	r3, r3, #1
 800055e:	607b      	str	r3, [r7, #4]
 8000560:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000562:	2200      	movs	r2, #0
 8000564:	2100      	movs	r1, #0
 8000566:	200b      	movs	r0, #11
 8000568:	f001 f81b 	bl	80015a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800056c:	200b      	movs	r0, #11
 800056e:	f001 f834 	bl	80015da <HAL_NVIC_EnableIRQ>

}
 8000572:	bf00      	nop
 8000574:	3708      	adds	r7, #8
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	40021000 	.word	0x40021000

08000580 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b088      	sub	sp, #32
 8000584:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000586:	f107 0310 	add.w	r3, r7, #16
 800058a:	2200      	movs	r2, #0
 800058c:	601a      	str	r2, [r3, #0]
 800058e:	605a      	str	r2, [r3, #4]
 8000590:	609a      	str	r2, [r3, #8]
 8000592:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000594:	4b24      	ldr	r3, [pc, #144]	@ (8000628 <MX_GPIO_Init+0xa8>)
 8000596:	699b      	ldr	r3, [r3, #24]
 8000598:	4a23      	ldr	r2, [pc, #140]	@ (8000628 <MX_GPIO_Init+0xa8>)
 800059a:	f043 0310 	orr.w	r3, r3, #16
 800059e:	6193      	str	r3, [r2, #24]
 80005a0:	4b21      	ldr	r3, [pc, #132]	@ (8000628 <MX_GPIO_Init+0xa8>)
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	f003 0310 	and.w	r3, r3, #16
 80005a8:	60fb      	str	r3, [r7, #12]
 80005aa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005ac:	4b1e      	ldr	r3, [pc, #120]	@ (8000628 <MX_GPIO_Init+0xa8>)
 80005ae:	699b      	ldr	r3, [r3, #24]
 80005b0:	4a1d      	ldr	r2, [pc, #116]	@ (8000628 <MX_GPIO_Init+0xa8>)
 80005b2:	f043 0320 	orr.w	r3, r3, #32
 80005b6:	6193      	str	r3, [r2, #24]
 80005b8:	4b1b      	ldr	r3, [pc, #108]	@ (8000628 <MX_GPIO_Init+0xa8>)
 80005ba:	699b      	ldr	r3, [r3, #24]
 80005bc:	f003 0320 	and.w	r3, r3, #32
 80005c0:	60bb      	str	r3, [r7, #8]
 80005c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005c4:	4b18      	ldr	r3, [pc, #96]	@ (8000628 <MX_GPIO_Init+0xa8>)
 80005c6:	699b      	ldr	r3, [r3, #24]
 80005c8:	4a17      	ldr	r2, [pc, #92]	@ (8000628 <MX_GPIO_Init+0xa8>)
 80005ca:	f043 0304 	orr.w	r3, r3, #4
 80005ce:	6193      	str	r3, [r2, #24]
 80005d0:	4b15      	ldr	r3, [pc, #84]	@ (8000628 <MX_GPIO_Init+0xa8>)
 80005d2:	699b      	ldr	r3, [r3, #24]
 80005d4:	f003 0304 	and.w	r3, r3, #4
 80005d8:	607b      	str	r3, [r7, #4]
 80005da:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005dc:	4b12      	ldr	r3, [pc, #72]	@ (8000628 <MX_GPIO_Init+0xa8>)
 80005de:	699b      	ldr	r3, [r3, #24]
 80005e0:	4a11      	ldr	r2, [pc, #68]	@ (8000628 <MX_GPIO_Init+0xa8>)
 80005e2:	f043 0308 	orr.w	r3, r3, #8
 80005e6:	6193      	str	r3, [r2, #24]
 80005e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000628 <MX_GPIO_Init+0xa8>)
 80005ea:	699b      	ldr	r3, [r3, #24]
 80005ec:	f003 0308 	and.w	r3, r3, #8
 80005f0:	603b      	str	r3, [r7, #0]
 80005f2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 80005f4:	2200      	movs	r2, #0
 80005f6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005fa:	480c      	ldr	r0, [pc, #48]	@ (800062c <MX_GPIO_Init+0xac>)
 80005fc:	f001 faec 	bl	8001bd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED0_Pin */
  GPIO_InitStruct.Pin = LED0_Pin;
 8000600:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000604:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000606:	2301      	movs	r3, #1
 8000608:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060a:	2300      	movs	r3, #0
 800060c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800060e:	2302      	movs	r3, #2
 8000610:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8000612:	f107 0310 	add.w	r3, r7, #16
 8000616:	4619      	mov	r1, r3
 8000618:	4804      	ldr	r0, [pc, #16]	@ (800062c <MX_GPIO_Init+0xac>)
 800061a:	f001 f959 	bl	80018d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800061e:	bf00      	nop
 8000620:	3720      	adds	r7, #32
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	40021000 	.word	0x40021000
 800062c:	40011000 	.word	0x40011000

08000630 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000634:	b672      	cpsid	i
}
 8000636:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000638:	bf00      	nop
 800063a:	e7fd      	b.n	8000638 <Error_Handler+0x8>

0800063c <SSD1306_Init>:

/* Private variable */
static SSD1306_t SSD1306;


uint8_t SSD1306_Init(void) {
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8000642:	f000 fa1d 	bl	8000a80 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(SSD1306_I2C, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8000646:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800064a:	2201      	movs	r2, #1
 800064c:	2178      	movs	r1, #120	@ 0x78
 800064e:	485b      	ldr	r0, [pc, #364]	@ (80007bc <SSD1306_Init+0x180>)
 8000650:	f001 fd36 	bl	80020c0 <HAL_I2C_IsDeviceReady>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d001      	beq.n	800065e <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 800065a:	2300      	movs	r3, #0
 800065c:	e0a9      	b.n	80007b2 <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 800065e:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8000662:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000664:	e002      	b.n	800066c <SSD1306_Init+0x30>
		p--;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	3b01      	subs	r3, #1
 800066a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d1f9      	bne.n	8000666 <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8000672:	22ae      	movs	r2, #174	@ 0xae
 8000674:	2100      	movs	r1, #0
 8000676:	2078      	movs	r0, #120	@ 0x78
 8000678:	f000 fa7c 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 800067c:	2220      	movs	r2, #32
 800067e:	2100      	movs	r1, #0
 8000680:	2078      	movs	r0, #120	@ 0x78
 8000682:	f000 fa77 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000686:	2210      	movs	r2, #16
 8000688:	2100      	movs	r1, #0
 800068a:	2078      	movs	r0, #120	@ 0x78
 800068c:	f000 fa72 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000690:	22b0      	movs	r2, #176	@ 0xb0
 8000692:	2100      	movs	r1, #0
 8000694:	2078      	movs	r0, #120	@ 0x78
 8000696:	f000 fa6d 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 800069a:	22c8      	movs	r2, #200	@ 0xc8
 800069c:	2100      	movs	r1, #0
 800069e:	2078      	movs	r0, #120	@ 0x78
 80006a0:	f000 fa68 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80006a4:	2200      	movs	r2, #0
 80006a6:	2100      	movs	r1, #0
 80006a8:	2078      	movs	r0, #120	@ 0x78
 80006aa:	f000 fa63 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80006ae:	2210      	movs	r2, #16
 80006b0:	2100      	movs	r1, #0
 80006b2:	2078      	movs	r0, #120	@ 0x78
 80006b4:	f000 fa5e 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80006b8:	2240      	movs	r2, #64	@ 0x40
 80006ba:	2100      	movs	r1, #0
 80006bc:	2078      	movs	r0, #120	@ 0x78
 80006be:	f000 fa59 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80006c2:	2281      	movs	r2, #129	@ 0x81
 80006c4:	2100      	movs	r1, #0
 80006c6:	2078      	movs	r0, #120	@ 0x78
 80006c8:	f000 fa54 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80006cc:	22ff      	movs	r2, #255	@ 0xff
 80006ce:	2100      	movs	r1, #0
 80006d0:	2078      	movs	r0, #120	@ 0x78
 80006d2:	f000 fa4f 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80006d6:	22a1      	movs	r2, #161	@ 0xa1
 80006d8:	2100      	movs	r1, #0
 80006da:	2078      	movs	r0, #120	@ 0x78
 80006dc:	f000 fa4a 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80006e0:	22a6      	movs	r2, #166	@ 0xa6
 80006e2:	2100      	movs	r1, #0
 80006e4:	2078      	movs	r0, #120	@ 0x78
 80006e6:	f000 fa45 	bl	8000b74 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
	SSD1306_WRITECOMMAND(0xFF);
#else
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80006ea:	22a8      	movs	r2, #168	@ 0xa8
 80006ec:	2100      	movs	r1, #0
 80006ee:	2078      	movs	r0, #120	@ 0x78
 80006f0:	f000 fa40 	bl	8000b74 <ssd1306_I2C_Write>
#endif

#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x1F); //
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x3F); //
 80006f4:	223f      	movs	r2, #63	@ 0x3f
 80006f6:	2100      	movs	r1, #0
 80006f8:	2078      	movs	r0, #120	@ 0x78
 80006fa:	f000 fa3b 	bl	8000b74 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x3F); // Seems to work for 128px high displays too.
#endif
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80006fe:	22a4      	movs	r2, #164	@ 0xa4
 8000700:	2100      	movs	r1, #0
 8000702:	2078      	movs	r0, #120	@ 0x78
 8000704:	f000 fa36 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000708:	22d3      	movs	r2, #211	@ 0xd3
 800070a:	2100      	movs	r1, #0
 800070c:	2078      	movs	r0, #120	@ 0x78
 800070e:	f000 fa31 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8000712:	2200      	movs	r2, #0
 8000714:	2100      	movs	r1, #0
 8000716:	2078      	movs	r0, #120	@ 0x78
 8000718:	f000 fa2c 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 800071c:	22d5      	movs	r2, #213	@ 0xd5
 800071e:	2100      	movs	r1, #0
 8000720:	2078      	movs	r0, #120	@ 0x78
 8000722:	f000 fa27 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8000726:	22f0      	movs	r2, #240	@ 0xf0
 8000728:	2100      	movs	r1, #0
 800072a:	2078      	movs	r0, #120	@ 0x78
 800072c:	f000 fa22 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8000730:	22d9      	movs	r2, #217	@ 0xd9
 8000732:	2100      	movs	r1, #0
 8000734:	2078      	movs	r0, #120	@ 0x78
 8000736:	f000 fa1d 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800073a:	2222      	movs	r2, #34	@ 0x22
 800073c:	2100      	movs	r1, #0
 800073e:	2078      	movs	r0, #120	@ 0x78
 8000740:	f000 fa18 	bl	8000b74 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8000744:	22da      	movs	r2, #218	@ 0xda
 8000746:	2100      	movs	r1, #0
 8000748:	2078      	movs	r0, #120	@ 0x78
 800074a:	f000 fa13 	bl	8000b74 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x02);
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x12);
 800074e:	2212      	movs	r2, #18
 8000750:	2100      	movs	r1, #0
 8000752:	2078      	movs	r0, #120	@ 0x78
 8000754:	f000 fa0e 	bl	8000b74 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x12);
#endif

	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8000758:	22db      	movs	r2, #219	@ 0xdb
 800075a:	2100      	movs	r1, #0
 800075c:	2078      	movs	r0, #120	@ 0x78
 800075e:	f000 fa09 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8000762:	2220      	movs	r2, #32
 8000764:	2100      	movs	r1, #0
 8000766:	2078      	movs	r0, #120	@ 0x78
 8000768:	f000 fa04 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 800076c:	228d      	movs	r2, #141	@ 0x8d
 800076e:	2100      	movs	r1, #0
 8000770:	2078      	movs	r0, #120	@ 0x78
 8000772:	f000 f9ff 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8000776:	2214      	movs	r2, #20
 8000778:	2100      	movs	r1, #0
 800077a:	2078      	movs	r0, #120	@ 0x78
 800077c:	f000 f9fa 	bl	8000b74 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8000780:	22af      	movs	r2, #175	@ 0xaf
 8000782:	2100      	movs	r1, #0
 8000784:	2078      	movs	r0, #120	@ 0x78
 8000786:	f000 f9f5 	bl	8000b74 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 800078a:	222e      	movs	r2, #46	@ 0x2e
 800078c:	2100      	movs	r1, #0
 800078e:	2078      	movs	r0, #120	@ 0x78
 8000790:	f000 f9f0 	bl	8000b74 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8000794:	2000      	movs	r0, #0
 8000796:	f000 f843 	bl	8000820 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 800079a:	f000 f813 	bl	80007c4 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 800079e:	4b08      	ldr	r3, [pc, #32]	@ (80007c0 <SSD1306_Init+0x184>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <SSD1306_Init+0x184>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 80007aa:	4b05      	ldr	r3, [pc, #20]	@ (80007c0 <SSD1306_Init+0x184>)
 80007ac:	2201      	movs	r2, #1
 80007ae:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 80007b0:	2301      	movs	r3, #1
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3708      	adds	r7, #8
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	20000214 	.word	0x20000214
 80007c0:	200006fc 	.word	0x200006fc

080007c4 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 80007ca:	2300      	movs	r3, #0
 80007cc:	71fb      	strb	r3, [r7, #7]
 80007ce:	e01d      	b.n	800080c <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	3b50      	subs	r3, #80	@ 0x50
 80007d4:	b2db      	uxtb	r3, r3
 80007d6:	461a      	mov	r2, r3
 80007d8:	2100      	movs	r1, #0
 80007da:	2078      	movs	r0, #120	@ 0x78
 80007dc:	f000 f9ca 	bl	8000b74 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80007e0:	2200      	movs	r2, #0
 80007e2:	2100      	movs	r1, #0
 80007e4:	2078      	movs	r0, #120	@ 0x78
 80007e6:	f000 f9c5 	bl	8000b74 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80007ea:	2210      	movs	r2, #16
 80007ec:	2100      	movs	r1, #0
 80007ee:	2078      	movs	r0, #120	@ 0x78
 80007f0:	f000 f9c0 	bl	8000b74 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80007f4:	79fb      	ldrb	r3, [r7, #7]
 80007f6:	01db      	lsls	r3, r3, #7
 80007f8:	4a08      	ldr	r2, [pc, #32]	@ (800081c <SSD1306_UpdateScreen+0x58>)
 80007fa:	441a      	add	r2, r3
 80007fc:	2380      	movs	r3, #128	@ 0x80
 80007fe:	2140      	movs	r1, #64	@ 0x40
 8000800:	2078      	movs	r0, #120	@ 0x78
 8000802:	f000 f951 	bl	8000aa8 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8000806:	79fb      	ldrb	r3, [r7, #7]
 8000808:	3301      	adds	r3, #1
 800080a:	71fb      	strb	r3, [r7, #7]
 800080c:	79fb      	ldrb	r3, [r7, #7]
 800080e:	2b07      	cmp	r3, #7
 8000810:	d9de      	bls.n	80007d0 <SSD1306_UpdateScreen+0xc>
	}
}
 8000812:	bf00      	nop
 8000814:	bf00      	nop
 8000816:	3708      	adds	r7, #8
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	200002fc 	.word	0x200002fc

08000820 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
 8000826:	4603      	mov	r3, r0
 8000828:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800082a:	79fb      	ldrb	r3, [r7, #7]
 800082c:	2b00      	cmp	r3, #0
 800082e:	d101      	bne.n	8000834 <SSD1306_Fill+0x14>
 8000830:	2300      	movs	r3, #0
 8000832:	e000      	b.n	8000836 <SSD1306_Fill+0x16>
 8000834:	23ff      	movs	r3, #255	@ 0xff
 8000836:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800083a:	4619      	mov	r1, r3
 800083c:	4803      	ldr	r0, [pc, #12]	@ (800084c <SSD1306_Fill+0x2c>)
 800083e:	f009 f88b 	bl	8009958 <memset>
}
 8000842:	bf00      	nop
 8000844:	3708      	adds	r7, #8
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	200002fc 	.word	0x200002fc

08000850 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8000850:	b480      	push	{r7}
 8000852:	b083      	sub	sp, #12
 8000854:	af00      	add	r7, sp, #0
 8000856:	4603      	mov	r3, r0
 8000858:	80fb      	strh	r3, [r7, #6]
 800085a:	460b      	mov	r3, r1
 800085c:	80bb      	strh	r3, [r7, #4]
 800085e:	4613      	mov	r3, r2
 8000860:	70fb      	strb	r3, [r7, #3]
	if (
 8000862:	88fb      	ldrh	r3, [r7, #6]
 8000864:	2b7f      	cmp	r3, #127	@ 0x7f
 8000866:	d848      	bhi.n	80008fa <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8000868:	88bb      	ldrh	r3, [r7, #4]
 800086a:	2b3f      	cmp	r3, #63	@ 0x3f
 800086c:	d845      	bhi.n	80008fa <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800086e:	4b25      	ldr	r3, [pc, #148]	@ (8000904 <SSD1306_DrawPixel+0xb4>)
 8000870:	791b      	ldrb	r3, [r3, #4]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d006      	beq.n	8000884 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8000876:	78fb      	ldrb	r3, [r7, #3]
 8000878:	2b00      	cmp	r3, #0
 800087a:	bf0c      	ite	eq
 800087c:	2301      	moveq	r3, #1
 800087e:	2300      	movne	r3, #0
 8000880:	b2db      	uxtb	r3, r3
 8000882:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8000884:	78fb      	ldrb	r3, [r7, #3]
 8000886:	2b01      	cmp	r3, #1
 8000888:	d11a      	bne.n	80008c0 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800088a:	88fa      	ldrh	r2, [r7, #6]
 800088c:	88bb      	ldrh	r3, [r7, #4]
 800088e:	08db      	lsrs	r3, r3, #3
 8000890:	b298      	uxth	r0, r3
 8000892:	4603      	mov	r3, r0
 8000894:	01db      	lsls	r3, r3, #7
 8000896:	4413      	add	r3, r2
 8000898:	4a1b      	ldr	r2, [pc, #108]	@ (8000908 <SSD1306_DrawPixel+0xb8>)
 800089a:	5cd3      	ldrb	r3, [r2, r3]
 800089c:	b25a      	sxtb	r2, r3
 800089e:	88bb      	ldrh	r3, [r7, #4]
 80008a0:	f003 0307 	and.w	r3, r3, #7
 80008a4:	2101      	movs	r1, #1
 80008a6:	fa01 f303 	lsl.w	r3, r1, r3
 80008aa:	b25b      	sxtb	r3, r3
 80008ac:	4313      	orrs	r3, r2
 80008ae:	b259      	sxtb	r1, r3
 80008b0:	88fa      	ldrh	r2, [r7, #6]
 80008b2:	4603      	mov	r3, r0
 80008b4:	01db      	lsls	r3, r3, #7
 80008b6:	4413      	add	r3, r2
 80008b8:	b2c9      	uxtb	r1, r1
 80008ba:	4a13      	ldr	r2, [pc, #76]	@ (8000908 <SSD1306_DrawPixel+0xb8>)
 80008bc:	54d1      	strb	r1, [r2, r3]
 80008be:	e01d      	b.n	80008fc <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80008c0:	88fa      	ldrh	r2, [r7, #6]
 80008c2:	88bb      	ldrh	r3, [r7, #4]
 80008c4:	08db      	lsrs	r3, r3, #3
 80008c6:	b298      	uxth	r0, r3
 80008c8:	4603      	mov	r3, r0
 80008ca:	01db      	lsls	r3, r3, #7
 80008cc:	4413      	add	r3, r2
 80008ce:	4a0e      	ldr	r2, [pc, #56]	@ (8000908 <SSD1306_DrawPixel+0xb8>)
 80008d0:	5cd3      	ldrb	r3, [r2, r3]
 80008d2:	b25a      	sxtb	r2, r3
 80008d4:	88bb      	ldrh	r3, [r7, #4]
 80008d6:	f003 0307 	and.w	r3, r3, #7
 80008da:	2101      	movs	r1, #1
 80008dc:	fa01 f303 	lsl.w	r3, r1, r3
 80008e0:	b25b      	sxtb	r3, r3
 80008e2:	43db      	mvns	r3, r3
 80008e4:	b25b      	sxtb	r3, r3
 80008e6:	4013      	ands	r3, r2
 80008e8:	b259      	sxtb	r1, r3
 80008ea:	88fa      	ldrh	r2, [r7, #6]
 80008ec:	4603      	mov	r3, r0
 80008ee:	01db      	lsls	r3, r3, #7
 80008f0:	4413      	add	r3, r2
 80008f2:	b2c9      	uxtb	r1, r1
 80008f4:	4a04      	ldr	r2, [pc, #16]	@ (8000908 <SSD1306_DrawPixel+0xb8>)
 80008f6:	54d1      	strb	r1, [r2, r3]
 80008f8:	e000      	b.n	80008fc <SSD1306_DrawPixel+0xac>
		return;
 80008fa:	bf00      	nop
	}
}
 80008fc:	370c      	adds	r7, #12
 80008fe:	46bd      	mov	sp, r7
 8000900:	bc80      	pop	{r7}
 8000902:	4770      	bx	lr
 8000904:	200006fc 	.word	0x200006fc
 8000908:	200002fc 	.word	0x200002fc

0800090c <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	4603      	mov	r3, r0
 8000914:	460a      	mov	r2, r1
 8000916:	80fb      	strh	r3, [r7, #6]
 8000918:	4613      	mov	r3, r2
 800091a:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 800091c:	4a05      	ldr	r2, [pc, #20]	@ (8000934 <SSD1306_GotoXY+0x28>)
 800091e:	88fb      	ldrh	r3, [r7, #6]
 8000920:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8000922:	4a04      	ldr	r2, [pc, #16]	@ (8000934 <SSD1306_GotoXY+0x28>)
 8000924:	88bb      	ldrh	r3, [r7, #4]
 8000926:	8053      	strh	r3, [r2, #2]
}
 8000928:	bf00      	nop
 800092a:	370c      	adds	r7, #12
 800092c:	46bd      	mov	sp, r7
 800092e:	bc80      	pop	{r7}
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop
 8000934:	200006fc 	.word	0x200006fc

08000938 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000938:	b580      	push	{r7, lr}
 800093a:	b086      	sub	sp, #24
 800093c:	af00      	add	r7, sp, #0
 800093e:	4603      	mov	r3, r0
 8000940:	6039      	str	r1, [r7, #0]
 8000942:	71fb      	strb	r3, [r7, #7]
 8000944:	4613      	mov	r3, r2
 8000946:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000948:	4b39      	ldr	r3, [pc, #228]	@ (8000a30 <SSD1306_Putc+0xf8>)
 800094a:	881b      	ldrh	r3, [r3, #0]
 800094c:	461a      	mov	r2, r3
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	4413      	add	r3, r2
	if (
 8000954:	2b7f      	cmp	r3, #127	@ 0x7f
 8000956:	dc07      	bgt.n	8000968 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8000958:	4b35      	ldr	r3, [pc, #212]	@ (8000a30 <SSD1306_Putc+0xf8>)
 800095a:	885b      	ldrh	r3, [r3, #2]
 800095c:	461a      	mov	r2, r3
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	785b      	ldrb	r3, [r3, #1]
 8000962:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8000964:	2b3f      	cmp	r3, #63	@ 0x3f
 8000966:	dd01      	ble.n	800096c <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8000968:	2300      	movs	r3, #0
 800096a:	e05d      	b.n	8000a28 <SSD1306_Putc+0xf0>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 800096c:	2300      	movs	r3, #0
 800096e:	617b      	str	r3, [r7, #20]
 8000970:	e04b      	b.n	8000a0a <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	685a      	ldr	r2, [r3, #4]
 8000976:	79fb      	ldrb	r3, [r7, #7]
 8000978:	3b20      	subs	r3, #32
 800097a:	6839      	ldr	r1, [r7, #0]
 800097c:	7849      	ldrb	r1, [r1, #1]
 800097e:	fb01 f303 	mul.w	r3, r1, r3
 8000982:	4619      	mov	r1, r3
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	440b      	add	r3, r1
 8000988:	005b      	lsls	r3, r3, #1
 800098a:	4413      	add	r3, r2
 800098c:	881b      	ldrh	r3, [r3, #0]
 800098e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8000990:	2300      	movs	r3, #0
 8000992:	613b      	str	r3, [r7, #16]
 8000994:	e030      	b.n	80009f8 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8000996:	68fa      	ldr	r2, [r7, #12]
 8000998:	693b      	ldr	r3, [r7, #16]
 800099a:	fa02 f303 	lsl.w	r3, r2, r3
 800099e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d010      	beq.n	80009c8 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80009a6:	4b22      	ldr	r3, [pc, #136]	@ (8000a30 <SSD1306_Putc+0xf8>)
 80009a8:	881a      	ldrh	r2, [r3, #0]
 80009aa:	693b      	ldr	r3, [r7, #16]
 80009ac:	b29b      	uxth	r3, r3
 80009ae:	4413      	add	r3, r2
 80009b0:	b298      	uxth	r0, r3
 80009b2:	4b1f      	ldr	r3, [pc, #124]	@ (8000a30 <SSD1306_Putc+0xf8>)
 80009b4:	885a      	ldrh	r2, [r3, #2]
 80009b6:	697b      	ldr	r3, [r7, #20]
 80009b8:	b29b      	uxth	r3, r3
 80009ba:	4413      	add	r3, r2
 80009bc:	b29b      	uxth	r3, r3
 80009be:	79ba      	ldrb	r2, [r7, #6]
 80009c0:	4619      	mov	r1, r3
 80009c2:	f7ff ff45 	bl	8000850 <SSD1306_DrawPixel>
 80009c6:	e014      	b.n	80009f2 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80009c8:	4b19      	ldr	r3, [pc, #100]	@ (8000a30 <SSD1306_Putc+0xf8>)
 80009ca:	881a      	ldrh	r2, [r3, #0]
 80009cc:	693b      	ldr	r3, [r7, #16]
 80009ce:	b29b      	uxth	r3, r3
 80009d0:	4413      	add	r3, r2
 80009d2:	b298      	uxth	r0, r3
 80009d4:	4b16      	ldr	r3, [pc, #88]	@ (8000a30 <SSD1306_Putc+0xf8>)
 80009d6:	885a      	ldrh	r2, [r3, #2]
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	b29b      	uxth	r3, r3
 80009dc:	4413      	add	r3, r2
 80009de:	b299      	uxth	r1, r3
 80009e0:	79bb      	ldrb	r3, [r7, #6]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	bf0c      	ite	eq
 80009e6:	2301      	moveq	r3, #1
 80009e8:	2300      	movne	r3, #0
 80009ea:	b2db      	uxtb	r3, r3
 80009ec:	461a      	mov	r2, r3
 80009ee:	f7ff ff2f 	bl	8000850 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80009f2:	693b      	ldr	r3, [r7, #16]
 80009f4:	3301      	adds	r3, #1
 80009f6:	613b      	str	r3, [r7, #16]
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	461a      	mov	r2, r3
 80009fe:	693b      	ldr	r3, [r7, #16]
 8000a00:	4293      	cmp	r3, r2
 8000a02:	d3c8      	bcc.n	8000996 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8000a04:	697b      	ldr	r3, [r7, #20]
 8000a06:	3301      	adds	r3, #1
 8000a08:	617b      	str	r3, [r7, #20]
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	785b      	ldrb	r3, [r3, #1]
 8000a0e:	461a      	mov	r2, r3
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	4293      	cmp	r3, r2
 8000a14:	d3ad      	bcc.n	8000972 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8000a16:	4b06      	ldr	r3, [pc, #24]	@ (8000a30 <SSD1306_Putc+0xf8>)
 8000a18:	881b      	ldrh	r3, [r3, #0]
 8000a1a:	683a      	ldr	r2, [r7, #0]
 8000a1c:	7812      	ldrb	r2, [r2, #0]
 8000a1e:	4413      	add	r3, r2
 8000a20:	b29a      	uxth	r2, r3
 8000a22:	4b03      	ldr	r3, [pc, #12]	@ (8000a30 <SSD1306_Putc+0xf8>)
 8000a24:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8000a26:	79fb      	ldrb	r3, [r7, #7]
}
 8000a28:	4618      	mov	r0, r3
 8000a2a:	3718      	adds	r7, #24
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	200006fc 	.word	0x200006fc

08000a34 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	60f8      	str	r0, [r7, #12]
 8000a3c:	60b9      	str	r1, [r7, #8]
 8000a3e:	4613      	mov	r3, r2
 8000a40:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8000a42:	e012      	b.n	8000a6a <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	79fa      	ldrb	r2, [r7, #7]
 8000a4a:	68b9      	ldr	r1, [r7, #8]
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f7ff ff73 	bl	8000938 <SSD1306_Putc>
 8000a52:	4603      	mov	r3, r0
 8000a54:	461a      	mov	r2, r3
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	429a      	cmp	r2, r3
 8000a5c:	d002      	beq.n	8000a64 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	e008      	b.n	8000a76 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	3301      	adds	r3, #1
 8000a68:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8000a6a:	68fb      	ldr	r3, [r7, #12]
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d1e8      	bne.n	8000a44 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	781b      	ldrb	r3, [r3, #0]
}
 8000a76:	4618      	mov	r0, r3
 8000a78:	3710      	adds	r7, #16
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
	...

08000a80 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8000a80:	b480      	push	{r7}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8000a86:	4b07      	ldr	r3, [pc, #28]	@ (8000aa4 <ssd1306_I2C_Init+0x24>)
 8000a88:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000a8a:	e002      	b.n	8000a92 <ssd1306_I2C_Init+0x12>
		p--;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	3b01      	subs	r3, #1
 8000a90:	607b      	str	r3, [r7, #4]
	while(p>0)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d1f9      	bne.n	8000a8c <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8000a98:	bf00      	nop
 8000a9a:	bf00      	nop
 8000a9c:	370c      	adds	r7, #12
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bc80      	pop	{r7}
 8000aa2:	4770      	bx	lr
 8000aa4:	0003d090 	.word	0x0003d090

08000aa8 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8000aa8:	b590      	push	{r4, r7, lr}
 8000aaa:	b0c7      	sub	sp, #284	@ 0x11c
 8000aac:	af02      	add	r7, sp, #8
 8000aae:	4604      	mov	r4, r0
 8000ab0:	4608      	mov	r0, r1
 8000ab2:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8000ab6:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8000aba:	600a      	str	r2, [r1, #0]
 8000abc:	4619      	mov	r1, r3
 8000abe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000ac2:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8000ac6:	4622      	mov	r2, r4
 8000ac8:	701a      	strb	r2, [r3, #0]
 8000aca:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000ace:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8000ad2:	4602      	mov	r2, r0
 8000ad4:	701a      	strb	r2, [r3, #0]
 8000ad6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000ada:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000ade:	460a      	mov	r2, r1
 8000ae0:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8000ae2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000ae6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000aea:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000aee:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8000af2:	7812      	ldrb	r2, [r2, #0]
 8000af4:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8000af6:	2300      	movs	r3, #0
 8000af8:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8000afc:	e015      	b.n	8000b2a <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8000afe:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000b02:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000b06:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8000b0a:	6812      	ldr	r2, [r2, #0]
 8000b0c:	441a      	add	r2, r3
 8000b0e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000b12:	3301      	adds	r3, #1
 8000b14:	7811      	ldrb	r1, [r2, #0]
 8000b16:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000b1a:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000b1e:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8000b20:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000b24:	3301      	adds	r3, #1
 8000b26:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8000b2a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000b2e:	b29b      	uxth	r3, r3
 8000b30:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000b34:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8000b38:	8812      	ldrh	r2, [r2, #0]
 8000b3a:	429a      	cmp	r2, r3
 8000b3c:	d8df      	bhi.n	8000afe <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, count+1, 10);
 8000b3e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000b42:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	b299      	uxth	r1, r3
 8000b4a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000b4e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000b52:	881b      	ldrh	r3, [r3, #0]
 8000b54:	3301      	adds	r3, #1
 8000b56:	b29b      	uxth	r3, r3
 8000b58:	f107 020c 	add.w	r2, r7, #12
 8000b5c:	200a      	movs	r0, #10
 8000b5e:	9000      	str	r0, [sp, #0]
 8000b60:	4803      	ldr	r0, [pc, #12]	@ (8000b70 <ssd1306_I2C_WriteMulti+0xc8>)
 8000b62:	f001 f9af 	bl	8001ec4 <HAL_I2C_Master_Transmit>
}
 8000b66:	bf00      	nop
 8000b68:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd90      	pop	{r4, r7, pc}
 8000b70:	20000214 	.word	0x20000214

08000b74 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af02      	add	r7, sp, #8
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	71fb      	strb	r3, [r7, #7]
 8000b7e:	460b      	mov	r3, r1
 8000b80:	71bb      	strb	r3, [r7, #6]
 8000b82:	4613      	mov	r3, r2
 8000b84:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8000b86:	79bb      	ldrb	r3, [r7, #6]
 8000b88:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8000b8a:	797b      	ldrb	r3, [r7, #5]
 8000b8c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, 2, 10);
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	b299      	uxth	r1, r3
 8000b92:	f107 020c 	add.w	r2, r7, #12
 8000b96:	230a      	movs	r3, #10
 8000b98:	9300      	str	r3, [sp, #0]
 8000b9a:	2302      	movs	r3, #2
 8000b9c:	4803      	ldr	r0, [pc, #12]	@ (8000bac <ssd1306_I2C_Write+0x38>)
 8000b9e:	f001 f991 	bl	8001ec4 <HAL_I2C_Master_Transmit>
}
 8000ba2:	bf00      	nop
 8000ba4:	3710      	adds	r7, #16
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	20000214 	.word	0x20000214

08000bb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b085      	sub	sp, #20
 8000bb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000bb6:	4b15      	ldr	r3, [pc, #84]	@ (8000c0c <HAL_MspInit+0x5c>)
 8000bb8:	699b      	ldr	r3, [r3, #24]
 8000bba:	4a14      	ldr	r2, [pc, #80]	@ (8000c0c <HAL_MspInit+0x5c>)
 8000bbc:	f043 0301 	orr.w	r3, r3, #1
 8000bc0:	6193      	str	r3, [r2, #24]
 8000bc2:	4b12      	ldr	r3, [pc, #72]	@ (8000c0c <HAL_MspInit+0x5c>)
 8000bc4:	699b      	ldr	r3, [r3, #24]
 8000bc6:	f003 0301 	and.w	r3, r3, #1
 8000bca:	60bb      	str	r3, [r7, #8]
 8000bcc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bce:	4b0f      	ldr	r3, [pc, #60]	@ (8000c0c <HAL_MspInit+0x5c>)
 8000bd0:	69db      	ldr	r3, [r3, #28]
 8000bd2:	4a0e      	ldr	r2, [pc, #56]	@ (8000c0c <HAL_MspInit+0x5c>)
 8000bd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bd8:	61d3      	str	r3, [r2, #28]
 8000bda:	4b0c      	ldr	r3, [pc, #48]	@ (8000c0c <HAL_MspInit+0x5c>)
 8000bdc:	69db      	ldr	r3, [r3, #28]
 8000bde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000be2:	607b      	str	r3, [r7, #4]
 8000be4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000be6:	4b0a      	ldr	r3, [pc, #40]	@ (8000c10 <HAL_MspInit+0x60>)
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	60fb      	str	r3, [r7, #12]
 8000bec:	68fb      	ldr	r3, [r7, #12]
 8000bee:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000bf2:	60fb      	str	r3, [r7, #12]
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000bfa:	60fb      	str	r3, [r7, #12]
 8000bfc:	4a04      	ldr	r2, [pc, #16]	@ (8000c10 <HAL_MspInit+0x60>)
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c02:	bf00      	nop
 8000c04:	3714      	adds	r7, #20
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bc80      	pop	{r7}
 8000c0a:	4770      	bx	lr
 8000c0c:	40021000 	.word	0x40021000
 8000c10:	40010000 	.word	0x40010000

08000c14 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b088      	sub	sp, #32
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c1c:	f107 0310 	add.w	r3, r7, #16
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
 8000c24:	605a      	str	r2, [r3, #4]
 8000c26:	609a      	str	r2, [r3, #8]
 8000c28:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a28      	ldr	r2, [pc, #160]	@ (8000cd0 <HAL_ADC_MspInit+0xbc>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d149      	bne.n	8000cc8 <HAL_ADC_MspInit+0xb4>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c34:	4b27      	ldr	r3, [pc, #156]	@ (8000cd4 <HAL_ADC_MspInit+0xc0>)
 8000c36:	699b      	ldr	r3, [r3, #24]
 8000c38:	4a26      	ldr	r2, [pc, #152]	@ (8000cd4 <HAL_ADC_MspInit+0xc0>)
 8000c3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c3e:	6193      	str	r3, [r2, #24]
 8000c40:	4b24      	ldr	r3, [pc, #144]	@ (8000cd4 <HAL_ADC_MspInit+0xc0>)
 8000c42:	699b      	ldr	r3, [r3, #24]
 8000c44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000c48:	60fb      	str	r3, [r7, #12]
 8000c4a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c4c:	4b21      	ldr	r3, [pc, #132]	@ (8000cd4 <HAL_ADC_MspInit+0xc0>)
 8000c4e:	699b      	ldr	r3, [r3, #24]
 8000c50:	4a20      	ldr	r2, [pc, #128]	@ (8000cd4 <HAL_ADC_MspInit+0xc0>)
 8000c52:	f043 0304 	orr.w	r3, r3, #4
 8000c56:	6193      	str	r3, [r2, #24]
 8000c58:	4b1e      	ldr	r3, [pc, #120]	@ (8000cd4 <HAL_ADC_MspInit+0xc0>)
 8000c5a:	699b      	ldr	r3, [r3, #24]
 8000c5c:	f003 0304 	and.w	r3, r3, #4
 8000c60:	60bb      	str	r3, [r7, #8]
 8000c62:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000c64:	23ff      	movs	r3, #255	@ 0xff
 8000c66:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c68:	2303      	movs	r3, #3
 8000c6a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c6c:	f107 0310 	add.w	r3, r7, #16
 8000c70:	4619      	mov	r1, r3
 8000c72:	4819      	ldr	r0, [pc, #100]	@ (8000cd8 <HAL_ADC_MspInit+0xc4>)
 8000c74:	f000 fe2c 	bl	80018d0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c78:	4b18      	ldr	r3, [pc, #96]	@ (8000cdc <HAL_ADC_MspInit+0xc8>)
 8000c7a:	4a19      	ldr	r2, [pc, #100]	@ (8000ce0 <HAL_ADC_MspInit+0xcc>)
 8000c7c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c7e:	4b17      	ldr	r3, [pc, #92]	@ (8000cdc <HAL_ADC_MspInit+0xc8>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c84:	4b15      	ldr	r3, [pc, #84]	@ (8000cdc <HAL_ADC_MspInit+0xc8>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c8a:	4b14      	ldr	r3, [pc, #80]	@ (8000cdc <HAL_ADC_MspInit+0xc8>)
 8000c8c:	2280      	movs	r2, #128	@ 0x80
 8000c8e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000c90:	4b12      	ldr	r3, [pc, #72]	@ (8000cdc <HAL_ADC_MspInit+0xc8>)
 8000c92:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000c96:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c98:	4b10      	ldr	r3, [pc, #64]	@ (8000cdc <HAL_ADC_MspInit+0xc8>)
 8000c9a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c9e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8000ca0:	4b0e      	ldr	r3, [pc, #56]	@ (8000cdc <HAL_ADC_MspInit+0xc8>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8000cdc <HAL_ADC_MspInit+0xc8>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000cac:	480b      	ldr	r0, [pc, #44]	@ (8000cdc <HAL_ADC_MspInit+0xc8>)
 8000cae:	f000 fcaf 	bl	8001610 <HAL_DMA_Init>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000cb8:	f7ff fcba 	bl	8000630 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	4a07      	ldr	r2, [pc, #28]	@ (8000cdc <HAL_ADC_MspInit+0xc8>)
 8000cc0:	621a      	str	r2, [r3, #32]
 8000cc2:	4a06      	ldr	r2, [pc, #24]	@ (8000cdc <HAL_ADC_MspInit+0xc8>)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000cc8:	bf00      	nop
 8000cca:	3720      	adds	r7, #32
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	40012400 	.word	0x40012400
 8000cd4:	40021000 	.word	0x40021000
 8000cd8:	40010800 	.word	0x40010800
 8000cdc:	200001d0 	.word	0x200001d0
 8000ce0:	40020008 	.word	0x40020008

08000ce4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b088      	sub	sp, #32
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cec:	f107 0310 	add.w	r3, r7, #16
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
 8000cf4:	605a      	str	r2, [r3, #4]
 8000cf6:	609a      	str	r2, [r3, #8]
 8000cf8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4a15      	ldr	r2, [pc, #84]	@ (8000d54 <HAL_I2C_MspInit+0x70>)
 8000d00:	4293      	cmp	r3, r2
 8000d02:	d123      	bne.n	8000d4c <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d04:	4b14      	ldr	r3, [pc, #80]	@ (8000d58 <HAL_I2C_MspInit+0x74>)
 8000d06:	699b      	ldr	r3, [r3, #24]
 8000d08:	4a13      	ldr	r2, [pc, #76]	@ (8000d58 <HAL_I2C_MspInit+0x74>)
 8000d0a:	f043 0308 	orr.w	r3, r3, #8
 8000d0e:	6193      	str	r3, [r2, #24]
 8000d10:	4b11      	ldr	r3, [pc, #68]	@ (8000d58 <HAL_I2C_MspInit+0x74>)
 8000d12:	699b      	ldr	r3, [r3, #24]
 8000d14:	f003 0308 	and.w	r3, r3, #8
 8000d18:	60fb      	str	r3, [r7, #12]
 8000d1a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d1c:	23c0      	movs	r3, #192	@ 0xc0
 8000d1e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d20:	2312      	movs	r3, #18
 8000d22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d24:	2303      	movs	r3, #3
 8000d26:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d28:	f107 0310 	add.w	r3, r7, #16
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	480b      	ldr	r0, [pc, #44]	@ (8000d5c <HAL_I2C_MspInit+0x78>)
 8000d30:	f000 fdce 	bl	80018d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d34:	4b08      	ldr	r3, [pc, #32]	@ (8000d58 <HAL_I2C_MspInit+0x74>)
 8000d36:	69db      	ldr	r3, [r3, #28]
 8000d38:	4a07      	ldr	r2, [pc, #28]	@ (8000d58 <HAL_I2C_MspInit+0x74>)
 8000d3a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d3e:	61d3      	str	r3, [r2, #28]
 8000d40:	4b05      	ldr	r3, [pc, #20]	@ (8000d58 <HAL_I2C_MspInit+0x74>)
 8000d42:	69db      	ldr	r3, [r3, #28]
 8000d44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d48:	60bb      	str	r3, [r7, #8]
 8000d4a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000d4c:	bf00      	nop
 8000d4e:	3720      	adds	r7, #32
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	40005400 	.word	0x40005400
 8000d58:	40021000 	.word	0x40021000
 8000d5c:	40010c00 	.word	0x40010c00

08000d60 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b085      	sub	sp, #20
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a09      	ldr	r2, [pc, #36]	@ (8000d94 <HAL_TIM_Base_MspInit+0x34>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d10b      	bne.n	8000d8a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000d72:	4b09      	ldr	r3, [pc, #36]	@ (8000d98 <HAL_TIM_Base_MspInit+0x38>)
 8000d74:	699b      	ldr	r3, [r3, #24]
 8000d76:	4a08      	ldr	r2, [pc, #32]	@ (8000d98 <HAL_TIM_Base_MspInit+0x38>)
 8000d78:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000d7c:	6193      	str	r3, [r2, #24]
 8000d7e:	4b06      	ldr	r3, [pc, #24]	@ (8000d98 <HAL_TIM_Base_MspInit+0x38>)
 8000d80:	699b      	ldr	r3, [r3, #24]
 8000d82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000d86:	60fb      	str	r3, [r7, #12]
 8000d88:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000d8a:	bf00      	nop
 8000d8c:	3714      	adds	r7, #20
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bc80      	pop	{r7}
 8000d92:	4770      	bx	lr
 8000d94:	40012c00 	.word	0x40012c00
 8000d98:	40021000 	.word	0x40021000

08000d9c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b088      	sub	sp, #32
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da4:	f107 0310 	add.w	r3, r7, #16
 8000da8:	2200      	movs	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]
 8000dac:	605a      	str	r2, [r3, #4]
 8000dae:	609a      	str	r2, [r3, #8]
 8000db0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	4a1c      	ldr	r2, [pc, #112]	@ (8000e28 <HAL_UART_MspInit+0x8c>)
 8000db8:	4293      	cmp	r3, r2
 8000dba:	d131      	bne.n	8000e20 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000dbc:	4b1b      	ldr	r3, [pc, #108]	@ (8000e2c <HAL_UART_MspInit+0x90>)
 8000dbe:	699b      	ldr	r3, [r3, #24]
 8000dc0:	4a1a      	ldr	r2, [pc, #104]	@ (8000e2c <HAL_UART_MspInit+0x90>)
 8000dc2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dc6:	6193      	str	r3, [r2, #24]
 8000dc8:	4b18      	ldr	r3, [pc, #96]	@ (8000e2c <HAL_UART_MspInit+0x90>)
 8000dca:	699b      	ldr	r3, [r3, #24]
 8000dcc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dd0:	60fb      	str	r3, [r7, #12]
 8000dd2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd4:	4b15      	ldr	r3, [pc, #84]	@ (8000e2c <HAL_UART_MspInit+0x90>)
 8000dd6:	699b      	ldr	r3, [r3, #24]
 8000dd8:	4a14      	ldr	r2, [pc, #80]	@ (8000e2c <HAL_UART_MspInit+0x90>)
 8000dda:	f043 0304 	orr.w	r3, r3, #4
 8000dde:	6193      	str	r3, [r2, #24]
 8000de0:	4b12      	ldr	r3, [pc, #72]	@ (8000e2c <HAL_UART_MspInit+0x90>)
 8000de2:	699b      	ldr	r3, [r3, #24]
 8000de4:	f003 0304 	and.w	r3, r3, #4
 8000de8:	60bb      	str	r3, [r7, #8]
 8000dea:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000dec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000df0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df2:	2302      	movs	r3, #2
 8000df4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000df6:	2303      	movs	r3, #3
 8000df8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dfa:	f107 0310 	add.w	r3, r7, #16
 8000dfe:	4619      	mov	r1, r3
 8000e00:	480b      	ldr	r0, [pc, #44]	@ (8000e30 <HAL_UART_MspInit+0x94>)
 8000e02:	f000 fd65 	bl	80018d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e0a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e14:	f107 0310 	add.w	r3, r7, #16
 8000e18:	4619      	mov	r1, r3
 8000e1a:	4805      	ldr	r0, [pc, #20]	@ (8000e30 <HAL_UART_MspInit+0x94>)
 8000e1c:	f000 fd58 	bl	80018d0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000e20:	bf00      	nop
 8000e22:	3720      	adds	r7, #32
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	40013800 	.word	0x40013800
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	40010800 	.word	0x40010800

08000e34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e38:	bf00      	nop
 8000e3a:	e7fd      	b.n	8000e38 <NMI_Handler+0x4>

08000e3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e40:	bf00      	nop
 8000e42:	e7fd      	b.n	8000e40 <HardFault_Handler+0x4>

08000e44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e48:	bf00      	nop
 8000e4a:	e7fd      	b.n	8000e48 <MemManage_Handler+0x4>

08000e4c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e50:	bf00      	nop
 8000e52:	e7fd      	b.n	8000e50 <BusFault_Handler+0x4>

08000e54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e58:	bf00      	nop
 8000e5a:	e7fd      	b.n	8000e58 <UsageFault_Handler+0x4>

08000e5c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e60:	bf00      	nop
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bc80      	pop	{r7}
 8000e66:	4770      	bx	lr

08000e68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e6c:	bf00      	nop
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bc80      	pop	{r7}
 8000e72:	4770      	bx	lr

08000e74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e78:	bf00      	nop
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bc80      	pop	{r7}
 8000e7e:	4770      	bx	lr

08000e80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e84:	f000 f888 	bl	8000f98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e88:	bf00      	nop
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000e90:	4802      	ldr	r0, [pc, #8]	@ (8000e9c <DMA1_Channel1_IRQHandler+0x10>)
 8000e92:	f000 fc17 	bl	80016c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000e96:	bf00      	nop
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	200001d0 	.word	0x200001d0

08000ea0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000ea4:	4802      	ldr	r0, [pc, #8]	@ (8000eb0 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000ea6:	f001 fdaf 	bl	8002a08 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000eaa:	bf00      	nop
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	200013d0 	.word	0x200013d0

08000eb4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eb8:	bf00      	nop
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bc80      	pop	{r7}
 8000ebe:	4770      	bx	lr

08000ec0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ec0:	f7ff fff8 	bl	8000eb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ec4:	480b      	ldr	r0, [pc, #44]	@ (8000ef4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000ec6:	490c      	ldr	r1, [pc, #48]	@ (8000ef8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000ec8:	4a0c      	ldr	r2, [pc, #48]	@ (8000efc <LoopFillZerobss+0x16>)
  movs r3, #0
 8000eca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ecc:	e002      	b.n	8000ed4 <LoopCopyDataInit>

08000ece <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ece:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ed0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ed2:	3304      	adds	r3, #4

08000ed4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ed4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ed6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ed8:	d3f9      	bcc.n	8000ece <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eda:	4a09      	ldr	r2, [pc, #36]	@ (8000f00 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000edc:	4c09      	ldr	r4, [pc, #36]	@ (8000f04 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ede:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ee0:	e001      	b.n	8000ee6 <LoopFillZerobss>

08000ee2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ee2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ee4:	3204      	adds	r2, #4

08000ee6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ee6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ee8:	d3fb      	bcc.n	8000ee2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000eea:	f008 fd3d 	bl	8009968 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000eee:	f7ff f92d 	bl	800014c <main>
  bx lr
 8000ef2:	4770      	bx	lr
  ldr r0, =_sdata
 8000ef4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ef8:	20000184 	.word	0x20000184
  ldr r2, =_sidata
 8000efc:	0800a228 	.word	0x0800a228
  ldr r2, =_sbss
 8000f00:	20000184 	.word	0x20000184
  ldr r4, =_ebss
 8000f04:	200018c8 	.word	0x200018c8

08000f08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f08:	e7fe      	b.n	8000f08 <ADC1_2_IRQHandler>
	...

08000f0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f10:	4b08      	ldr	r3, [pc, #32]	@ (8000f34 <HAL_Init+0x28>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a07      	ldr	r2, [pc, #28]	@ (8000f34 <HAL_Init+0x28>)
 8000f16:	f043 0310 	orr.w	r3, r3, #16
 8000f1a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f1c:	2003      	movs	r0, #3
 8000f1e:	f000 fb35 	bl	800158c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f22:	200f      	movs	r0, #15
 8000f24:	f000 f808 	bl	8000f38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f28:	f7ff fe42 	bl	8000bb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f2c:	2300      	movs	r3, #0
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40022000 	.word	0x40022000

08000f38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f40:	4b12      	ldr	r3, [pc, #72]	@ (8000f8c <HAL_InitTick+0x54>)
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	4b12      	ldr	r3, [pc, #72]	@ (8000f90 <HAL_InitTick+0x58>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	4619      	mov	r1, r3
 8000f4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f52:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f56:	4618      	mov	r0, r3
 8000f58:	f000 fb4d 	bl	80015f6 <HAL_SYSTICK_Config>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f62:	2301      	movs	r3, #1
 8000f64:	e00e      	b.n	8000f84 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2b0f      	cmp	r3, #15
 8000f6a:	d80a      	bhi.n	8000f82 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	6879      	ldr	r1, [r7, #4]
 8000f70:	f04f 30ff 	mov.w	r0, #4294967295
 8000f74:	f000 fb15 	bl	80015a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f78:	4a06      	ldr	r2, [pc, #24]	@ (8000f94 <HAL_InitTick+0x5c>)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	e000      	b.n	8000f84 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f82:	2301      	movs	r3, #1
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3708      	adds	r7, #8
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	20000008 	.word	0x20000008
 8000f90:	20000010 	.word	0x20000010
 8000f94:	2000000c 	.word	0x2000000c

08000f98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f9c:	4b05      	ldr	r3, [pc, #20]	@ (8000fb4 <HAL_IncTick+0x1c>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	4b05      	ldr	r3, [pc, #20]	@ (8000fb8 <HAL_IncTick+0x20>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	4a03      	ldr	r2, [pc, #12]	@ (8000fb8 <HAL_IncTick+0x20>)
 8000faa:	6013      	str	r3, [r2, #0]
}
 8000fac:	bf00      	nop
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bc80      	pop	{r7}
 8000fb2:	4770      	bx	lr
 8000fb4:	20000010 	.word	0x20000010
 8000fb8:	20000704 	.word	0x20000704

08000fbc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  return uwTick;
 8000fc0:	4b02      	ldr	r3, [pc, #8]	@ (8000fcc <HAL_GetTick+0x10>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bc80      	pop	{r7}
 8000fca:	4770      	bx	lr
 8000fcc:	20000704 	.word	0x20000704

08000fd0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b086      	sub	sp, #24
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d101      	bne.n	8000ff2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	e0be      	b.n	8001170 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	689b      	ldr	r3, [r3, #8]
 8000ff6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d109      	bne.n	8001014 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2200      	movs	r2, #0
 8001004:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2200      	movs	r2, #0
 800100a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f7ff fe00 	bl	8000c14 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f000 f9ab 	bl	8001370 <ADC_ConversionStop_Disable>
 800101a:	4603      	mov	r3, r0
 800101c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001022:	f003 0310 	and.w	r3, r3, #16
 8001026:	2b00      	cmp	r3, #0
 8001028:	f040 8099 	bne.w	800115e <HAL_ADC_Init+0x18e>
 800102c:	7dfb      	ldrb	r3, [r7, #23]
 800102e:	2b00      	cmp	r3, #0
 8001030:	f040 8095 	bne.w	800115e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001038:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800103c:	f023 0302 	bic.w	r3, r3, #2
 8001040:	f043 0202 	orr.w	r2, r3, #2
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001050:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	7b1b      	ldrb	r3, [r3, #12]
 8001056:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001058:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800105a:	68ba      	ldr	r2, [r7, #8]
 800105c:	4313      	orrs	r3, r2
 800105e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	689b      	ldr	r3, [r3, #8]
 8001064:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001068:	d003      	beq.n	8001072 <HAL_ADC_Init+0xa2>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	689b      	ldr	r3, [r3, #8]
 800106e:	2b01      	cmp	r3, #1
 8001070:	d102      	bne.n	8001078 <HAL_ADC_Init+0xa8>
 8001072:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001076:	e000      	b.n	800107a <HAL_ADC_Init+0xaa>
 8001078:	2300      	movs	r3, #0
 800107a:	693a      	ldr	r2, [r7, #16]
 800107c:	4313      	orrs	r3, r2
 800107e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	7d1b      	ldrb	r3, [r3, #20]
 8001084:	2b01      	cmp	r3, #1
 8001086:	d119      	bne.n	80010bc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	7b1b      	ldrb	r3, [r3, #12]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d109      	bne.n	80010a4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	699b      	ldr	r3, [r3, #24]
 8001094:	3b01      	subs	r3, #1
 8001096:	035a      	lsls	r2, r3, #13
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	4313      	orrs	r3, r2
 800109c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80010a0:	613b      	str	r3, [r7, #16]
 80010a2:	e00b      	b.n	80010bc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010a8:	f043 0220 	orr.w	r2, r3, #32
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010b4:	f043 0201 	orr.w	r2, r3, #1
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	693a      	ldr	r2, [r7, #16]
 80010cc:	430a      	orrs	r2, r1
 80010ce:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	689a      	ldr	r2, [r3, #8]
 80010d6:	4b28      	ldr	r3, [pc, #160]	@ (8001178 <HAL_ADC_Init+0x1a8>)
 80010d8:	4013      	ands	r3, r2
 80010da:	687a      	ldr	r2, [r7, #4]
 80010dc:	6812      	ldr	r2, [r2, #0]
 80010de:	68b9      	ldr	r1, [r7, #8]
 80010e0:	430b      	orrs	r3, r1
 80010e2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	689b      	ldr	r3, [r3, #8]
 80010e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80010ec:	d003      	beq.n	80010f6 <HAL_ADC_Init+0x126>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	689b      	ldr	r3, [r3, #8]
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d104      	bne.n	8001100 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	691b      	ldr	r3, [r3, #16]
 80010fa:	3b01      	subs	r3, #1
 80010fc:	051b      	lsls	r3, r3, #20
 80010fe:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001106:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	68fa      	ldr	r2, [r7, #12]
 8001110:	430a      	orrs	r2, r1
 8001112:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	689a      	ldr	r2, [r3, #8]
 800111a:	4b18      	ldr	r3, [pc, #96]	@ (800117c <HAL_ADC_Init+0x1ac>)
 800111c:	4013      	ands	r3, r2
 800111e:	68ba      	ldr	r2, [r7, #8]
 8001120:	429a      	cmp	r2, r3
 8001122:	d10b      	bne.n	800113c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2200      	movs	r2, #0
 8001128:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800112e:	f023 0303 	bic.w	r3, r3, #3
 8001132:	f043 0201 	orr.w	r2, r3, #1
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800113a:	e018      	b.n	800116e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001140:	f023 0312 	bic.w	r3, r3, #18
 8001144:	f043 0210 	orr.w	r2, r3, #16
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001150:	f043 0201 	orr.w	r2, r3, #1
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001158:	2301      	movs	r3, #1
 800115a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800115c:	e007      	b.n	800116e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001162:	f043 0210 	orr.w	r2, r3, #16
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800116e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001170:	4618      	mov	r0, r3
 8001172:	3718      	adds	r7, #24
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	ffe1f7fd 	.word	0xffe1f7fd
 800117c:	ff1f0efe 	.word	0xff1f0efe

08001180 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001180:	b480      	push	{r7}
 8001182:	b085      	sub	sp, #20
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800118a:	2300      	movs	r3, #0
 800118c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800118e:	2300      	movs	r3, #0
 8001190:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001198:	2b01      	cmp	r3, #1
 800119a:	d101      	bne.n	80011a0 <HAL_ADC_ConfigChannel+0x20>
 800119c:	2302      	movs	r3, #2
 800119e:	e0dc      	b.n	800135a <HAL_ADC_ConfigChannel+0x1da>
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2201      	movs	r2, #1
 80011a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	2b06      	cmp	r3, #6
 80011ae:	d81c      	bhi.n	80011ea <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	685a      	ldr	r2, [r3, #4]
 80011ba:	4613      	mov	r3, r2
 80011bc:	009b      	lsls	r3, r3, #2
 80011be:	4413      	add	r3, r2
 80011c0:	3b05      	subs	r3, #5
 80011c2:	221f      	movs	r2, #31
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	43db      	mvns	r3, r3
 80011ca:	4019      	ands	r1, r3
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	6818      	ldr	r0, [r3, #0]
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685a      	ldr	r2, [r3, #4]
 80011d4:	4613      	mov	r3, r2
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	4413      	add	r3, r2
 80011da:	3b05      	subs	r3, #5
 80011dc:	fa00 f203 	lsl.w	r2, r0, r3
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	430a      	orrs	r2, r1
 80011e6:	635a      	str	r2, [r3, #52]	@ 0x34
 80011e8:	e03c      	b.n	8001264 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	2b0c      	cmp	r3, #12
 80011f0:	d81c      	bhi.n	800122c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	685a      	ldr	r2, [r3, #4]
 80011fc:	4613      	mov	r3, r2
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	4413      	add	r3, r2
 8001202:	3b23      	subs	r3, #35	@ 0x23
 8001204:	221f      	movs	r2, #31
 8001206:	fa02 f303 	lsl.w	r3, r2, r3
 800120a:	43db      	mvns	r3, r3
 800120c:	4019      	ands	r1, r3
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	6818      	ldr	r0, [r3, #0]
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	685a      	ldr	r2, [r3, #4]
 8001216:	4613      	mov	r3, r2
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	4413      	add	r3, r2
 800121c:	3b23      	subs	r3, #35	@ 0x23
 800121e:	fa00 f203 	lsl.w	r2, r0, r3
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	430a      	orrs	r2, r1
 8001228:	631a      	str	r2, [r3, #48]	@ 0x30
 800122a:	e01b      	b.n	8001264 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	685a      	ldr	r2, [r3, #4]
 8001236:	4613      	mov	r3, r2
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	4413      	add	r3, r2
 800123c:	3b41      	subs	r3, #65	@ 0x41
 800123e:	221f      	movs	r2, #31
 8001240:	fa02 f303 	lsl.w	r3, r2, r3
 8001244:	43db      	mvns	r3, r3
 8001246:	4019      	ands	r1, r3
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	6818      	ldr	r0, [r3, #0]
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	685a      	ldr	r2, [r3, #4]
 8001250:	4613      	mov	r3, r2
 8001252:	009b      	lsls	r3, r3, #2
 8001254:	4413      	add	r3, r2
 8001256:	3b41      	subs	r3, #65	@ 0x41
 8001258:	fa00 f203 	lsl.w	r2, r0, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	430a      	orrs	r2, r1
 8001262:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	2b09      	cmp	r3, #9
 800126a:	d91c      	bls.n	80012a6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	68d9      	ldr	r1, [r3, #12]
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	4613      	mov	r3, r2
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	4413      	add	r3, r2
 800127c:	3b1e      	subs	r3, #30
 800127e:	2207      	movs	r2, #7
 8001280:	fa02 f303 	lsl.w	r3, r2, r3
 8001284:	43db      	mvns	r3, r3
 8001286:	4019      	ands	r1, r3
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	6898      	ldr	r0, [r3, #8]
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	4613      	mov	r3, r2
 8001292:	005b      	lsls	r3, r3, #1
 8001294:	4413      	add	r3, r2
 8001296:	3b1e      	subs	r3, #30
 8001298:	fa00 f203 	lsl.w	r2, r0, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	430a      	orrs	r2, r1
 80012a2:	60da      	str	r2, [r3, #12]
 80012a4:	e019      	b.n	80012da <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6919      	ldr	r1, [r3, #16]
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	681a      	ldr	r2, [r3, #0]
 80012b0:	4613      	mov	r3, r2
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	4413      	add	r3, r2
 80012b6:	2207      	movs	r2, #7
 80012b8:	fa02 f303 	lsl.w	r3, r2, r3
 80012bc:	43db      	mvns	r3, r3
 80012be:	4019      	ands	r1, r3
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	6898      	ldr	r0, [r3, #8]
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	4613      	mov	r3, r2
 80012ca:	005b      	lsls	r3, r3, #1
 80012cc:	4413      	add	r3, r2
 80012ce:	fa00 f203 	lsl.w	r2, r0, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	430a      	orrs	r2, r1
 80012d8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	2b10      	cmp	r3, #16
 80012e0:	d003      	beq.n	80012ea <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80012e6:	2b11      	cmp	r3, #17
 80012e8:	d132      	bne.n	8001350 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a1d      	ldr	r2, [pc, #116]	@ (8001364 <HAL_ADC_ConfigChannel+0x1e4>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d125      	bne.n	8001340 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d126      	bne.n	8001350 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	689a      	ldr	r2, [r3, #8]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001310:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2b10      	cmp	r3, #16
 8001318:	d11a      	bne.n	8001350 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800131a:	4b13      	ldr	r3, [pc, #76]	@ (8001368 <HAL_ADC_ConfigChannel+0x1e8>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a13      	ldr	r2, [pc, #76]	@ (800136c <HAL_ADC_ConfigChannel+0x1ec>)
 8001320:	fba2 2303 	umull	r2, r3, r2, r3
 8001324:	0c9a      	lsrs	r2, r3, #18
 8001326:	4613      	mov	r3, r2
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	4413      	add	r3, r2
 800132c:	005b      	lsls	r3, r3, #1
 800132e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001330:	e002      	b.n	8001338 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001332:	68bb      	ldr	r3, [r7, #8]
 8001334:	3b01      	subs	r3, #1
 8001336:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d1f9      	bne.n	8001332 <HAL_ADC_ConfigChannel+0x1b2>
 800133e:	e007      	b.n	8001350 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001344:	f043 0220 	orr.w	r2, r3, #32
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2200      	movs	r2, #0
 8001354:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001358:	7bfb      	ldrb	r3, [r7, #15]
}
 800135a:	4618      	mov	r0, r3
 800135c:	3714      	adds	r7, #20
 800135e:	46bd      	mov	sp, r7
 8001360:	bc80      	pop	{r7}
 8001362:	4770      	bx	lr
 8001364:	40012400 	.word	0x40012400
 8001368:	20000008 	.word	0x20000008
 800136c:	431bde83 	.word	0x431bde83

08001370 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001378:	2300      	movs	r3, #0
 800137a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	2b01      	cmp	r3, #1
 8001388:	d12e      	bne.n	80013e8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	689a      	ldr	r2, [r3, #8]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f022 0201 	bic.w	r2, r2, #1
 8001398:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800139a:	f7ff fe0f 	bl	8000fbc <HAL_GetTick>
 800139e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80013a0:	e01b      	b.n	80013da <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80013a2:	f7ff fe0b 	bl	8000fbc <HAL_GetTick>
 80013a6:	4602      	mov	r2, r0
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	2b02      	cmp	r3, #2
 80013ae:	d914      	bls.n	80013da <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	f003 0301 	and.w	r3, r3, #1
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d10d      	bne.n	80013da <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013c2:	f043 0210 	orr.w	r2, r3, #16
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013ce:	f043 0201 	orr.w	r2, r3, #1
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	e007      	b.n	80013ea <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	f003 0301 	and.w	r3, r3, #1
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d0dc      	beq.n	80013a2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80013e8:	2300      	movs	r3, #0
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
	...

080013f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b085      	sub	sp, #20
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f003 0307 	and.w	r3, r3, #7
 8001402:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001404:	4b0c      	ldr	r3, [pc, #48]	@ (8001438 <__NVIC_SetPriorityGrouping+0x44>)
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800140a:	68ba      	ldr	r2, [r7, #8]
 800140c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001410:	4013      	ands	r3, r2
 8001412:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800141c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001420:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001424:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001426:	4a04      	ldr	r2, [pc, #16]	@ (8001438 <__NVIC_SetPriorityGrouping+0x44>)
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	60d3      	str	r3, [r2, #12]
}
 800142c:	bf00      	nop
 800142e:	3714      	adds	r7, #20
 8001430:	46bd      	mov	sp, r7
 8001432:	bc80      	pop	{r7}
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	e000ed00 	.word	0xe000ed00

0800143c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001440:	4b04      	ldr	r3, [pc, #16]	@ (8001454 <__NVIC_GetPriorityGrouping+0x18>)
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	0a1b      	lsrs	r3, r3, #8
 8001446:	f003 0307 	and.w	r3, r3, #7
}
 800144a:	4618      	mov	r0, r3
 800144c:	46bd      	mov	sp, r7
 800144e:	bc80      	pop	{r7}
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	e000ed00 	.word	0xe000ed00

08001458 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001466:	2b00      	cmp	r3, #0
 8001468:	db0b      	blt.n	8001482 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800146a:	79fb      	ldrb	r3, [r7, #7]
 800146c:	f003 021f 	and.w	r2, r3, #31
 8001470:	4906      	ldr	r1, [pc, #24]	@ (800148c <__NVIC_EnableIRQ+0x34>)
 8001472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001476:	095b      	lsrs	r3, r3, #5
 8001478:	2001      	movs	r0, #1
 800147a:	fa00 f202 	lsl.w	r2, r0, r2
 800147e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001482:	bf00      	nop
 8001484:	370c      	adds	r7, #12
 8001486:	46bd      	mov	sp, r7
 8001488:	bc80      	pop	{r7}
 800148a:	4770      	bx	lr
 800148c:	e000e100 	.word	0xe000e100

08001490 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	6039      	str	r1, [r7, #0]
 800149a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800149c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	db0a      	blt.n	80014ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	b2da      	uxtb	r2, r3
 80014a8:	490c      	ldr	r1, [pc, #48]	@ (80014dc <__NVIC_SetPriority+0x4c>)
 80014aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ae:	0112      	lsls	r2, r2, #4
 80014b0:	b2d2      	uxtb	r2, r2
 80014b2:	440b      	add	r3, r1
 80014b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014b8:	e00a      	b.n	80014d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	b2da      	uxtb	r2, r3
 80014be:	4908      	ldr	r1, [pc, #32]	@ (80014e0 <__NVIC_SetPriority+0x50>)
 80014c0:	79fb      	ldrb	r3, [r7, #7]
 80014c2:	f003 030f 	and.w	r3, r3, #15
 80014c6:	3b04      	subs	r3, #4
 80014c8:	0112      	lsls	r2, r2, #4
 80014ca:	b2d2      	uxtb	r2, r2
 80014cc:	440b      	add	r3, r1
 80014ce:	761a      	strb	r2, [r3, #24]
}
 80014d0:	bf00      	nop
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bc80      	pop	{r7}
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	e000e100 	.word	0xe000e100
 80014e0:	e000ed00 	.word	0xe000ed00

080014e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b089      	sub	sp, #36	@ 0x24
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	60f8      	str	r0, [r7, #12]
 80014ec:	60b9      	str	r1, [r7, #8]
 80014ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	f003 0307 	and.w	r3, r3, #7
 80014f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	f1c3 0307 	rsb	r3, r3, #7
 80014fe:	2b04      	cmp	r3, #4
 8001500:	bf28      	it	cs
 8001502:	2304      	movcs	r3, #4
 8001504:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	3304      	adds	r3, #4
 800150a:	2b06      	cmp	r3, #6
 800150c:	d902      	bls.n	8001514 <NVIC_EncodePriority+0x30>
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	3b03      	subs	r3, #3
 8001512:	e000      	b.n	8001516 <NVIC_EncodePriority+0x32>
 8001514:	2300      	movs	r3, #0
 8001516:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001518:	f04f 32ff 	mov.w	r2, #4294967295
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	fa02 f303 	lsl.w	r3, r2, r3
 8001522:	43da      	mvns	r2, r3
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	401a      	ands	r2, r3
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800152c:	f04f 31ff 	mov.w	r1, #4294967295
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	fa01 f303 	lsl.w	r3, r1, r3
 8001536:	43d9      	mvns	r1, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800153c:	4313      	orrs	r3, r2
         );
}
 800153e:	4618      	mov	r0, r3
 8001540:	3724      	adds	r7, #36	@ 0x24
 8001542:	46bd      	mov	sp, r7
 8001544:	bc80      	pop	{r7}
 8001546:	4770      	bx	lr

08001548 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	3b01      	subs	r3, #1
 8001554:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001558:	d301      	bcc.n	800155e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800155a:	2301      	movs	r3, #1
 800155c:	e00f      	b.n	800157e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800155e:	4a0a      	ldr	r2, [pc, #40]	@ (8001588 <SysTick_Config+0x40>)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	3b01      	subs	r3, #1
 8001564:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001566:	210f      	movs	r1, #15
 8001568:	f04f 30ff 	mov.w	r0, #4294967295
 800156c:	f7ff ff90 	bl	8001490 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001570:	4b05      	ldr	r3, [pc, #20]	@ (8001588 <SysTick_Config+0x40>)
 8001572:	2200      	movs	r2, #0
 8001574:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001576:	4b04      	ldr	r3, [pc, #16]	@ (8001588 <SysTick_Config+0x40>)
 8001578:	2207      	movs	r2, #7
 800157a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800157c:	2300      	movs	r3, #0
}
 800157e:	4618      	mov	r0, r3
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	e000e010 	.word	0xe000e010

0800158c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f7ff ff2d 	bl	80013f4 <__NVIC_SetPriorityGrouping>
}
 800159a:	bf00      	nop
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b086      	sub	sp, #24
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	4603      	mov	r3, r0
 80015aa:	60b9      	str	r1, [r7, #8]
 80015ac:	607a      	str	r2, [r7, #4]
 80015ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015b0:	2300      	movs	r3, #0
 80015b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015b4:	f7ff ff42 	bl	800143c <__NVIC_GetPriorityGrouping>
 80015b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ba:	687a      	ldr	r2, [r7, #4]
 80015bc:	68b9      	ldr	r1, [r7, #8]
 80015be:	6978      	ldr	r0, [r7, #20]
 80015c0:	f7ff ff90 	bl	80014e4 <NVIC_EncodePriority>
 80015c4:	4602      	mov	r2, r0
 80015c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015ca:	4611      	mov	r1, r2
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7ff ff5f 	bl	8001490 <__NVIC_SetPriority>
}
 80015d2:	bf00      	nop
 80015d4:	3718      	adds	r7, #24
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}

080015da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015da:	b580      	push	{r7, lr}
 80015dc:	b082      	sub	sp, #8
 80015de:	af00      	add	r7, sp, #0
 80015e0:	4603      	mov	r3, r0
 80015e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7ff ff35 	bl	8001458 <__NVIC_EnableIRQ>
}
 80015ee:	bf00      	nop
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}

080015f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015f6:	b580      	push	{r7, lr}
 80015f8:	b082      	sub	sp, #8
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f7ff ffa2 	bl	8001548 <SysTick_Config>
 8001604:	4603      	mov	r3, r0
}
 8001606:	4618      	mov	r0, r3
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
	...

08001610 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001610:	b480      	push	{r7}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001618:	2300      	movs	r3, #0
 800161a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d101      	bne.n	8001626 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e043      	b.n	80016ae <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	461a      	mov	r2, r3
 800162c:	4b22      	ldr	r3, [pc, #136]	@ (80016b8 <HAL_DMA_Init+0xa8>)
 800162e:	4413      	add	r3, r2
 8001630:	4a22      	ldr	r2, [pc, #136]	@ (80016bc <HAL_DMA_Init+0xac>)
 8001632:	fba2 2303 	umull	r2, r3, r2, r3
 8001636:	091b      	lsrs	r3, r3, #4
 8001638:	009a      	lsls	r2, r3, #2
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4a1f      	ldr	r2, [pc, #124]	@ (80016c0 <HAL_DMA_Init+0xb0>)
 8001642:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2202      	movs	r2, #2
 8001648:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800165a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800165e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001668:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	68db      	ldr	r3, [r3, #12]
 800166e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001674:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	695b      	ldr	r3, [r3, #20]
 800167a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001680:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	69db      	ldr	r3, [r3, #28]
 8001686:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001688:	68fa      	ldr	r2, [r7, #12]
 800168a:	4313      	orrs	r3, r2
 800168c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	68fa      	ldr	r2, [r7, #12]
 8001694:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2200      	movs	r2, #0
 800169a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2201      	movs	r2, #1
 80016a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2200      	movs	r2, #0
 80016a8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80016ac:	2300      	movs	r3, #0
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3714      	adds	r7, #20
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bc80      	pop	{r7}
 80016b6:	4770      	bx	lr
 80016b8:	bffdfff8 	.word	0xbffdfff8
 80016bc:	cccccccd 	.word	0xcccccccd
 80016c0:	40020000 	.word	0x40020000

080016c4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e0:	2204      	movs	r2, #4
 80016e2:	409a      	lsls	r2, r3
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	4013      	ands	r3, r2
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d04f      	beq.n	800178c <HAL_DMA_IRQHandler+0xc8>
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	f003 0304 	and.w	r3, r3, #4
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d04a      	beq.n	800178c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f003 0320 	and.w	r3, r3, #32
 8001700:	2b00      	cmp	r3, #0
 8001702:	d107      	bne.n	8001714 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f022 0204 	bic.w	r2, r2, #4
 8001712:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a66      	ldr	r2, [pc, #408]	@ (80018b4 <HAL_DMA_IRQHandler+0x1f0>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d029      	beq.n	8001772 <HAL_DMA_IRQHandler+0xae>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a65      	ldr	r2, [pc, #404]	@ (80018b8 <HAL_DMA_IRQHandler+0x1f4>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d022      	beq.n	800176e <HAL_DMA_IRQHandler+0xaa>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a63      	ldr	r2, [pc, #396]	@ (80018bc <HAL_DMA_IRQHandler+0x1f8>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d01a      	beq.n	8001768 <HAL_DMA_IRQHandler+0xa4>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a62      	ldr	r2, [pc, #392]	@ (80018c0 <HAL_DMA_IRQHandler+0x1fc>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d012      	beq.n	8001762 <HAL_DMA_IRQHandler+0x9e>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a60      	ldr	r2, [pc, #384]	@ (80018c4 <HAL_DMA_IRQHandler+0x200>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d00a      	beq.n	800175c <HAL_DMA_IRQHandler+0x98>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a5f      	ldr	r2, [pc, #380]	@ (80018c8 <HAL_DMA_IRQHandler+0x204>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d102      	bne.n	8001756 <HAL_DMA_IRQHandler+0x92>
 8001750:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001754:	e00e      	b.n	8001774 <HAL_DMA_IRQHandler+0xb0>
 8001756:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800175a:	e00b      	b.n	8001774 <HAL_DMA_IRQHandler+0xb0>
 800175c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001760:	e008      	b.n	8001774 <HAL_DMA_IRQHandler+0xb0>
 8001762:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001766:	e005      	b.n	8001774 <HAL_DMA_IRQHandler+0xb0>
 8001768:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800176c:	e002      	b.n	8001774 <HAL_DMA_IRQHandler+0xb0>
 800176e:	2340      	movs	r3, #64	@ 0x40
 8001770:	e000      	b.n	8001774 <HAL_DMA_IRQHandler+0xb0>
 8001772:	2304      	movs	r3, #4
 8001774:	4a55      	ldr	r2, [pc, #340]	@ (80018cc <HAL_DMA_IRQHandler+0x208>)
 8001776:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800177c:	2b00      	cmp	r3, #0
 800177e:	f000 8094 	beq.w	80018aa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800178a:	e08e      	b.n	80018aa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001790:	2202      	movs	r2, #2
 8001792:	409a      	lsls	r2, r3
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	4013      	ands	r3, r2
 8001798:	2b00      	cmp	r3, #0
 800179a:	d056      	beq.n	800184a <HAL_DMA_IRQHandler+0x186>
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	f003 0302 	and.w	r3, r3, #2
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d051      	beq.n	800184a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 0320 	and.w	r3, r3, #32
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d10b      	bne.n	80017cc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f022 020a 	bic.w	r2, r2, #10
 80017c2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2201      	movs	r2, #1
 80017c8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a38      	ldr	r2, [pc, #224]	@ (80018b4 <HAL_DMA_IRQHandler+0x1f0>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d029      	beq.n	800182a <HAL_DMA_IRQHandler+0x166>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4a37      	ldr	r2, [pc, #220]	@ (80018b8 <HAL_DMA_IRQHandler+0x1f4>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d022      	beq.n	8001826 <HAL_DMA_IRQHandler+0x162>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a35      	ldr	r2, [pc, #212]	@ (80018bc <HAL_DMA_IRQHandler+0x1f8>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d01a      	beq.n	8001820 <HAL_DMA_IRQHandler+0x15c>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a34      	ldr	r2, [pc, #208]	@ (80018c0 <HAL_DMA_IRQHandler+0x1fc>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d012      	beq.n	800181a <HAL_DMA_IRQHandler+0x156>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a32      	ldr	r2, [pc, #200]	@ (80018c4 <HAL_DMA_IRQHandler+0x200>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d00a      	beq.n	8001814 <HAL_DMA_IRQHandler+0x150>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4a31      	ldr	r2, [pc, #196]	@ (80018c8 <HAL_DMA_IRQHandler+0x204>)
 8001804:	4293      	cmp	r3, r2
 8001806:	d102      	bne.n	800180e <HAL_DMA_IRQHandler+0x14a>
 8001808:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800180c:	e00e      	b.n	800182c <HAL_DMA_IRQHandler+0x168>
 800180e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001812:	e00b      	b.n	800182c <HAL_DMA_IRQHandler+0x168>
 8001814:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001818:	e008      	b.n	800182c <HAL_DMA_IRQHandler+0x168>
 800181a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800181e:	e005      	b.n	800182c <HAL_DMA_IRQHandler+0x168>
 8001820:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001824:	e002      	b.n	800182c <HAL_DMA_IRQHandler+0x168>
 8001826:	2320      	movs	r3, #32
 8001828:	e000      	b.n	800182c <HAL_DMA_IRQHandler+0x168>
 800182a:	2302      	movs	r3, #2
 800182c:	4a27      	ldr	r2, [pc, #156]	@ (80018cc <HAL_DMA_IRQHandler+0x208>)
 800182e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2200      	movs	r2, #0
 8001834:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800183c:	2b00      	cmp	r3, #0
 800183e:	d034      	beq.n	80018aa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001844:	6878      	ldr	r0, [r7, #4]
 8001846:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001848:	e02f      	b.n	80018aa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184e:	2208      	movs	r2, #8
 8001850:	409a      	lsls	r2, r3
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	4013      	ands	r3, r2
 8001856:	2b00      	cmp	r3, #0
 8001858:	d028      	beq.n	80018ac <HAL_DMA_IRQHandler+0x1e8>
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	f003 0308 	and.w	r3, r3, #8
 8001860:	2b00      	cmp	r3, #0
 8001862:	d023      	beq.n	80018ac <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f022 020e 	bic.w	r2, r2, #14
 8001872:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800187c:	2101      	movs	r1, #1
 800187e:	fa01 f202 	lsl.w	r2, r1, r2
 8001882:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2201      	movs	r2, #1
 8001888:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2201      	movs	r2, #1
 800188e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2200      	movs	r2, #0
 8001896:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d004      	beq.n	80018ac <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a6:	6878      	ldr	r0, [r7, #4]
 80018a8:	4798      	blx	r3
    }
  }
  return;
 80018aa:	bf00      	nop
 80018ac:	bf00      	nop
}
 80018ae:	3710      	adds	r7, #16
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	40020008 	.word	0x40020008
 80018b8:	4002001c 	.word	0x4002001c
 80018bc:	40020030 	.word	0x40020030
 80018c0:	40020044 	.word	0x40020044
 80018c4:	40020058 	.word	0x40020058
 80018c8:	4002006c 	.word	0x4002006c
 80018cc:	40020000 	.word	0x40020000

080018d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b08b      	sub	sp, #44	@ 0x2c
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018da:	2300      	movs	r3, #0
 80018dc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80018de:	2300      	movs	r3, #0
 80018e0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018e2:	e169      	b.n	8001bb8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80018e4:	2201      	movs	r2, #1
 80018e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	69fa      	ldr	r2, [r7, #28]
 80018f4:	4013      	ands	r3, r2
 80018f6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80018f8:	69ba      	ldr	r2, [r7, #24]
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	f040 8158 	bne.w	8001bb2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	4a9a      	ldr	r2, [pc, #616]	@ (8001b70 <HAL_GPIO_Init+0x2a0>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d05e      	beq.n	80019ca <HAL_GPIO_Init+0xfa>
 800190c:	4a98      	ldr	r2, [pc, #608]	@ (8001b70 <HAL_GPIO_Init+0x2a0>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d875      	bhi.n	80019fe <HAL_GPIO_Init+0x12e>
 8001912:	4a98      	ldr	r2, [pc, #608]	@ (8001b74 <HAL_GPIO_Init+0x2a4>)
 8001914:	4293      	cmp	r3, r2
 8001916:	d058      	beq.n	80019ca <HAL_GPIO_Init+0xfa>
 8001918:	4a96      	ldr	r2, [pc, #600]	@ (8001b74 <HAL_GPIO_Init+0x2a4>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d86f      	bhi.n	80019fe <HAL_GPIO_Init+0x12e>
 800191e:	4a96      	ldr	r2, [pc, #600]	@ (8001b78 <HAL_GPIO_Init+0x2a8>)
 8001920:	4293      	cmp	r3, r2
 8001922:	d052      	beq.n	80019ca <HAL_GPIO_Init+0xfa>
 8001924:	4a94      	ldr	r2, [pc, #592]	@ (8001b78 <HAL_GPIO_Init+0x2a8>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d869      	bhi.n	80019fe <HAL_GPIO_Init+0x12e>
 800192a:	4a94      	ldr	r2, [pc, #592]	@ (8001b7c <HAL_GPIO_Init+0x2ac>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d04c      	beq.n	80019ca <HAL_GPIO_Init+0xfa>
 8001930:	4a92      	ldr	r2, [pc, #584]	@ (8001b7c <HAL_GPIO_Init+0x2ac>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d863      	bhi.n	80019fe <HAL_GPIO_Init+0x12e>
 8001936:	4a92      	ldr	r2, [pc, #584]	@ (8001b80 <HAL_GPIO_Init+0x2b0>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d046      	beq.n	80019ca <HAL_GPIO_Init+0xfa>
 800193c:	4a90      	ldr	r2, [pc, #576]	@ (8001b80 <HAL_GPIO_Init+0x2b0>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d85d      	bhi.n	80019fe <HAL_GPIO_Init+0x12e>
 8001942:	2b12      	cmp	r3, #18
 8001944:	d82a      	bhi.n	800199c <HAL_GPIO_Init+0xcc>
 8001946:	2b12      	cmp	r3, #18
 8001948:	d859      	bhi.n	80019fe <HAL_GPIO_Init+0x12e>
 800194a:	a201      	add	r2, pc, #4	@ (adr r2, 8001950 <HAL_GPIO_Init+0x80>)
 800194c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001950:	080019cb 	.word	0x080019cb
 8001954:	080019a5 	.word	0x080019a5
 8001958:	080019b7 	.word	0x080019b7
 800195c:	080019f9 	.word	0x080019f9
 8001960:	080019ff 	.word	0x080019ff
 8001964:	080019ff 	.word	0x080019ff
 8001968:	080019ff 	.word	0x080019ff
 800196c:	080019ff 	.word	0x080019ff
 8001970:	080019ff 	.word	0x080019ff
 8001974:	080019ff 	.word	0x080019ff
 8001978:	080019ff 	.word	0x080019ff
 800197c:	080019ff 	.word	0x080019ff
 8001980:	080019ff 	.word	0x080019ff
 8001984:	080019ff 	.word	0x080019ff
 8001988:	080019ff 	.word	0x080019ff
 800198c:	080019ff 	.word	0x080019ff
 8001990:	080019ff 	.word	0x080019ff
 8001994:	080019ad 	.word	0x080019ad
 8001998:	080019c1 	.word	0x080019c1
 800199c:	4a79      	ldr	r2, [pc, #484]	@ (8001b84 <HAL_GPIO_Init+0x2b4>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d013      	beq.n	80019ca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80019a2:	e02c      	b.n	80019fe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	623b      	str	r3, [r7, #32]
          break;
 80019aa:	e029      	b.n	8001a00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	3304      	adds	r3, #4
 80019b2:	623b      	str	r3, [r7, #32]
          break;
 80019b4:	e024      	b.n	8001a00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	68db      	ldr	r3, [r3, #12]
 80019ba:	3308      	adds	r3, #8
 80019bc:	623b      	str	r3, [r7, #32]
          break;
 80019be:	e01f      	b.n	8001a00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	330c      	adds	r3, #12
 80019c6:	623b      	str	r3, [r7, #32]
          break;
 80019c8:	e01a      	b.n	8001a00 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d102      	bne.n	80019d8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80019d2:	2304      	movs	r3, #4
 80019d4:	623b      	str	r3, [r7, #32]
          break;
 80019d6:	e013      	b.n	8001a00 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d105      	bne.n	80019ec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019e0:	2308      	movs	r3, #8
 80019e2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	69fa      	ldr	r2, [r7, #28]
 80019e8:	611a      	str	r2, [r3, #16]
          break;
 80019ea:	e009      	b.n	8001a00 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019ec:	2308      	movs	r3, #8
 80019ee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	69fa      	ldr	r2, [r7, #28]
 80019f4:	615a      	str	r2, [r3, #20]
          break;
 80019f6:	e003      	b.n	8001a00 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80019f8:	2300      	movs	r3, #0
 80019fa:	623b      	str	r3, [r7, #32]
          break;
 80019fc:	e000      	b.n	8001a00 <HAL_GPIO_Init+0x130>
          break;
 80019fe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a00:	69bb      	ldr	r3, [r7, #24]
 8001a02:	2bff      	cmp	r3, #255	@ 0xff
 8001a04:	d801      	bhi.n	8001a0a <HAL_GPIO_Init+0x13a>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	e001      	b.n	8001a0e <HAL_GPIO_Init+0x13e>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	3304      	adds	r3, #4
 8001a0e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a10:	69bb      	ldr	r3, [r7, #24]
 8001a12:	2bff      	cmp	r3, #255	@ 0xff
 8001a14:	d802      	bhi.n	8001a1c <HAL_GPIO_Init+0x14c>
 8001a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	e002      	b.n	8001a22 <HAL_GPIO_Init+0x152>
 8001a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a1e:	3b08      	subs	r3, #8
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	210f      	movs	r1, #15
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a30:	43db      	mvns	r3, r3
 8001a32:	401a      	ands	r2, r3
 8001a34:	6a39      	ldr	r1, [r7, #32]
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	fa01 f303 	lsl.w	r3, r1, r3
 8001a3c:	431a      	orrs	r2, r3
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	f000 80b1 	beq.w	8001bb2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001a50:	4b4d      	ldr	r3, [pc, #308]	@ (8001b88 <HAL_GPIO_Init+0x2b8>)
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	4a4c      	ldr	r2, [pc, #304]	@ (8001b88 <HAL_GPIO_Init+0x2b8>)
 8001a56:	f043 0301 	orr.w	r3, r3, #1
 8001a5a:	6193      	str	r3, [r2, #24]
 8001a5c:	4b4a      	ldr	r3, [pc, #296]	@ (8001b88 <HAL_GPIO_Init+0x2b8>)
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	f003 0301 	and.w	r3, r3, #1
 8001a64:	60bb      	str	r3, [r7, #8]
 8001a66:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001a68:	4a48      	ldr	r2, [pc, #288]	@ (8001b8c <HAL_GPIO_Init+0x2bc>)
 8001a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a6c:	089b      	lsrs	r3, r3, #2
 8001a6e:	3302      	adds	r3, #2
 8001a70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a74:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a78:	f003 0303 	and.w	r3, r3, #3
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	220f      	movs	r2, #15
 8001a80:	fa02 f303 	lsl.w	r3, r2, r3
 8001a84:	43db      	mvns	r3, r3
 8001a86:	68fa      	ldr	r2, [r7, #12]
 8001a88:	4013      	ands	r3, r2
 8001a8a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	4a40      	ldr	r2, [pc, #256]	@ (8001b90 <HAL_GPIO_Init+0x2c0>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d013      	beq.n	8001abc <HAL_GPIO_Init+0x1ec>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	4a3f      	ldr	r2, [pc, #252]	@ (8001b94 <HAL_GPIO_Init+0x2c4>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d00d      	beq.n	8001ab8 <HAL_GPIO_Init+0x1e8>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	4a3e      	ldr	r2, [pc, #248]	@ (8001b98 <HAL_GPIO_Init+0x2c8>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d007      	beq.n	8001ab4 <HAL_GPIO_Init+0x1e4>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	4a3d      	ldr	r2, [pc, #244]	@ (8001b9c <HAL_GPIO_Init+0x2cc>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d101      	bne.n	8001ab0 <HAL_GPIO_Init+0x1e0>
 8001aac:	2303      	movs	r3, #3
 8001aae:	e006      	b.n	8001abe <HAL_GPIO_Init+0x1ee>
 8001ab0:	2304      	movs	r3, #4
 8001ab2:	e004      	b.n	8001abe <HAL_GPIO_Init+0x1ee>
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	e002      	b.n	8001abe <HAL_GPIO_Init+0x1ee>
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e000      	b.n	8001abe <HAL_GPIO_Init+0x1ee>
 8001abc:	2300      	movs	r3, #0
 8001abe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ac0:	f002 0203 	and.w	r2, r2, #3
 8001ac4:	0092      	lsls	r2, r2, #2
 8001ac6:	4093      	lsls	r3, r2
 8001ac8:	68fa      	ldr	r2, [r7, #12]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ace:	492f      	ldr	r1, [pc, #188]	@ (8001b8c <HAL_GPIO_Init+0x2bc>)
 8001ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad2:	089b      	lsrs	r3, r3, #2
 8001ad4:	3302      	adds	r3, #2
 8001ad6:	68fa      	ldr	r2, [r7, #12]
 8001ad8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d006      	beq.n	8001af6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ae8:	4b2d      	ldr	r3, [pc, #180]	@ (8001ba0 <HAL_GPIO_Init+0x2d0>)
 8001aea:	689a      	ldr	r2, [r3, #8]
 8001aec:	492c      	ldr	r1, [pc, #176]	@ (8001ba0 <HAL_GPIO_Init+0x2d0>)
 8001aee:	69bb      	ldr	r3, [r7, #24]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	608b      	str	r3, [r1, #8]
 8001af4:	e006      	b.n	8001b04 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001af6:	4b2a      	ldr	r3, [pc, #168]	@ (8001ba0 <HAL_GPIO_Init+0x2d0>)
 8001af8:	689a      	ldr	r2, [r3, #8]
 8001afa:	69bb      	ldr	r3, [r7, #24]
 8001afc:	43db      	mvns	r3, r3
 8001afe:	4928      	ldr	r1, [pc, #160]	@ (8001ba0 <HAL_GPIO_Init+0x2d0>)
 8001b00:	4013      	ands	r3, r2
 8001b02:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d006      	beq.n	8001b1e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b10:	4b23      	ldr	r3, [pc, #140]	@ (8001ba0 <HAL_GPIO_Init+0x2d0>)
 8001b12:	68da      	ldr	r2, [r3, #12]
 8001b14:	4922      	ldr	r1, [pc, #136]	@ (8001ba0 <HAL_GPIO_Init+0x2d0>)
 8001b16:	69bb      	ldr	r3, [r7, #24]
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	60cb      	str	r3, [r1, #12]
 8001b1c:	e006      	b.n	8001b2c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b1e:	4b20      	ldr	r3, [pc, #128]	@ (8001ba0 <HAL_GPIO_Init+0x2d0>)
 8001b20:	68da      	ldr	r2, [r3, #12]
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	43db      	mvns	r3, r3
 8001b26:	491e      	ldr	r1, [pc, #120]	@ (8001ba0 <HAL_GPIO_Init+0x2d0>)
 8001b28:	4013      	ands	r3, r2
 8001b2a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d006      	beq.n	8001b46 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b38:	4b19      	ldr	r3, [pc, #100]	@ (8001ba0 <HAL_GPIO_Init+0x2d0>)
 8001b3a:	685a      	ldr	r2, [r3, #4]
 8001b3c:	4918      	ldr	r1, [pc, #96]	@ (8001ba0 <HAL_GPIO_Init+0x2d0>)
 8001b3e:	69bb      	ldr	r3, [r7, #24]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	604b      	str	r3, [r1, #4]
 8001b44:	e006      	b.n	8001b54 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b46:	4b16      	ldr	r3, [pc, #88]	@ (8001ba0 <HAL_GPIO_Init+0x2d0>)
 8001b48:	685a      	ldr	r2, [r3, #4]
 8001b4a:	69bb      	ldr	r3, [r7, #24]
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	4914      	ldr	r1, [pc, #80]	@ (8001ba0 <HAL_GPIO_Init+0x2d0>)
 8001b50:	4013      	ands	r3, r2
 8001b52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d021      	beq.n	8001ba4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b60:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba0 <HAL_GPIO_Init+0x2d0>)
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	490e      	ldr	r1, [pc, #56]	@ (8001ba0 <HAL_GPIO_Init+0x2d0>)
 8001b66:	69bb      	ldr	r3, [r7, #24]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	600b      	str	r3, [r1, #0]
 8001b6c:	e021      	b.n	8001bb2 <HAL_GPIO_Init+0x2e2>
 8001b6e:	bf00      	nop
 8001b70:	10320000 	.word	0x10320000
 8001b74:	10310000 	.word	0x10310000
 8001b78:	10220000 	.word	0x10220000
 8001b7c:	10210000 	.word	0x10210000
 8001b80:	10120000 	.word	0x10120000
 8001b84:	10110000 	.word	0x10110000
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	40010000 	.word	0x40010000
 8001b90:	40010800 	.word	0x40010800
 8001b94:	40010c00 	.word	0x40010c00
 8001b98:	40011000 	.word	0x40011000
 8001b9c:	40011400 	.word	0x40011400
 8001ba0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd4 <HAL_GPIO_Init+0x304>)
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	69bb      	ldr	r3, [r7, #24]
 8001baa:	43db      	mvns	r3, r3
 8001bac:	4909      	ldr	r1, [pc, #36]	@ (8001bd4 <HAL_GPIO_Init+0x304>)
 8001bae:	4013      	ands	r3, r2
 8001bb0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bbe:	fa22 f303 	lsr.w	r3, r2, r3
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	f47f ae8e 	bne.w	80018e4 <HAL_GPIO_Init+0x14>
  }
}
 8001bc8:	bf00      	nop
 8001bca:	bf00      	nop
 8001bcc:	372c      	adds	r7, #44	@ 0x2c
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bc80      	pop	{r7}
 8001bd2:	4770      	bx	lr
 8001bd4:	40010400 	.word	0x40010400

08001bd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	460b      	mov	r3, r1
 8001be2:	807b      	strh	r3, [r7, #2]
 8001be4:	4613      	mov	r3, r2
 8001be6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001be8:	787b      	ldrb	r3, [r7, #1]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d003      	beq.n	8001bf6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bee:	887a      	ldrh	r2, [r7, #2]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001bf4:	e003      	b.n	8001bfe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001bf6:	887b      	ldrh	r3, [r7, #2]
 8001bf8:	041a      	lsls	r2, r3, #16
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	611a      	str	r2, [r3, #16]
}
 8001bfe:	bf00      	nop
 8001c00:	370c      	adds	r7, #12
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bc80      	pop	{r7}
 8001c06:	4770      	bx	lr

08001c08 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b085      	sub	sp, #20
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	460b      	mov	r3, r1
 8001c12:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	68db      	ldr	r3, [r3, #12]
 8001c18:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c1a:	887a      	ldrh	r2, [r7, #2]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	4013      	ands	r3, r2
 8001c20:	041a      	lsls	r2, r3, #16
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	43d9      	mvns	r1, r3
 8001c26:	887b      	ldrh	r3, [r7, #2]
 8001c28:	400b      	ands	r3, r1
 8001c2a:	431a      	orrs	r2, r3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	611a      	str	r2, [r3, #16]
}
 8001c30:	bf00      	nop
 8001c32:	3714      	adds	r7, #20
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bc80      	pop	{r7}
 8001c38:	4770      	bx	lr
	...

08001c3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d101      	bne.n	8001c4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e12b      	b.n	8001ea6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d106      	bne.n	8001c68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f7ff f83e 	bl	8000ce4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2224      	movs	r2, #36	@ 0x24
 8001c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f022 0201 	bic.w	r2, r2, #1
 8001c7e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001c8e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001c9e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001ca0:	f002 fec0 	bl	8004a24 <HAL_RCC_GetPCLK1Freq>
 8001ca4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	4a81      	ldr	r2, [pc, #516]	@ (8001eb0 <HAL_I2C_Init+0x274>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d807      	bhi.n	8001cc0 <HAL_I2C_Init+0x84>
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	4a80      	ldr	r2, [pc, #512]	@ (8001eb4 <HAL_I2C_Init+0x278>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	bf94      	ite	ls
 8001cb8:	2301      	movls	r3, #1
 8001cba:	2300      	movhi	r3, #0
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	e006      	b.n	8001cce <HAL_I2C_Init+0x92>
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	4a7d      	ldr	r2, [pc, #500]	@ (8001eb8 <HAL_I2C_Init+0x27c>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	bf94      	ite	ls
 8001cc8:	2301      	movls	r3, #1
 8001cca:	2300      	movhi	r3, #0
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e0e7      	b.n	8001ea6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	4a78      	ldr	r2, [pc, #480]	@ (8001ebc <HAL_I2C_Init+0x280>)
 8001cda:	fba2 2303 	umull	r2, r3, r2, r3
 8001cde:	0c9b      	lsrs	r3, r3, #18
 8001ce0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	68ba      	ldr	r2, [r7, #8]
 8001cf2:	430a      	orrs	r2, r1
 8001cf4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	6a1b      	ldr	r3, [r3, #32]
 8001cfc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	4a6a      	ldr	r2, [pc, #424]	@ (8001eb0 <HAL_I2C_Init+0x274>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d802      	bhi.n	8001d10 <HAL_I2C_Init+0xd4>
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	e009      	b.n	8001d24 <HAL_I2C_Init+0xe8>
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001d16:	fb02 f303 	mul.w	r3, r2, r3
 8001d1a:	4a69      	ldr	r2, [pc, #420]	@ (8001ec0 <HAL_I2C_Init+0x284>)
 8001d1c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d20:	099b      	lsrs	r3, r3, #6
 8001d22:	3301      	adds	r3, #1
 8001d24:	687a      	ldr	r2, [r7, #4]
 8001d26:	6812      	ldr	r2, [r2, #0]
 8001d28:	430b      	orrs	r3, r1
 8001d2a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	69db      	ldr	r3, [r3, #28]
 8001d32:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001d36:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	495c      	ldr	r1, [pc, #368]	@ (8001eb0 <HAL_I2C_Init+0x274>)
 8001d40:	428b      	cmp	r3, r1
 8001d42:	d819      	bhi.n	8001d78 <HAL_I2C_Init+0x13c>
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	1e59      	subs	r1, r3, #1
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d52:	1c59      	adds	r1, r3, #1
 8001d54:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001d58:	400b      	ands	r3, r1
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d00a      	beq.n	8001d74 <HAL_I2C_Init+0x138>
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	1e59      	subs	r1, r3, #1
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d72:	e051      	b.n	8001e18 <HAL_I2C_Init+0x1dc>
 8001d74:	2304      	movs	r3, #4
 8001d76:	e04f      	b.n	8001e18 <HAL_I2C_Init+0x1dc>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d111      	bne.n	8001da4 <HAL_I2C_Init+0x168>
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	1e58      	subs	r0, r3, #1
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6859      	ldr	r1, [r3, #4]
 8001d88:	460b      	mov	r3, r1
 8001d8a:	005b      	lsls	r3, r3, #1
 8001d8c:	440b      	add	r3, r1
 8001d8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d92:	3301      	adds	r3, #1
 8001d94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	bf0c      	ite	eq
 8001d9c:	2301      	moveq	r3, #1
 8001d9e:	2300      	movne	r3, #0
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	e012      	b.n	8001dca <HAL_I2C_Init+0x18e>
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	1e58      	subs	r0, r3, #1
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6859      	ldr	r1, [r3, #4]
 8001dac:	460b      	mov	r3, r1
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	440b      	add	r3, r1
 8001db2:	0099      	lsls	r1, r3, #2
 8001db4:	440b      	add	r3, r1
 8001db6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dba:	3301      	adds	r3, #1
 8001dbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	bf0c      	ite	eq
 8001dc4:	2301      	moveq	r3, #1
 8001dc6:	2300      	movne	r3, #0
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d001      	beq.n	8001dd2 <HAL_I2C_Init+0x196>
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e022      	b.n	8001e18 <HAL_I2C_Init+0x1dc>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d10e      	bne.n	8001df8 <HAL_I2C_Init+0x1bc>
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	1e58      	subs	r0, r3, #1
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6859      	ldr	r1, [r3, #4]
 8001de2:	460b      	mov	r3, r1
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	440b      	add	r3, r1
 8001de8:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dec:	3301      	adds	r3, #1
 8001dee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001df2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001df6:	e00f      	b.n	8001e18 <HAL_I2C_Init+0x1dc>
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	1e58      	subs	r0, r3, #1
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6859      	ldr	r1, [r3, #4]
 8001e00:	460b      	mov	r3, r1
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	440b      	add	r3, r1
 8001e06:	0099      	lsls	r1, r3, #2
 8001e08:	440b      	add	r3, r1
 8001e0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001e0e:	3301      	adds	r3, #1
 8001e10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e14:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001e18:	6879      	ldr	r1, [r7, #4]
 8001e1a:	6809      	ldr	r1, [r1, #0]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	69da      	ldr	r2, [r3, #28]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6a1b      	ldr	r3, [r3, #32]
 8001e32:	431a      	orrs	r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	430a      	orrs	r2, r1
 8001e3a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001e46:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	6911      	ldr	r1, [r2, #16]
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	68d2      	ldr	r2, [r2, #12]
 8001e52:	4311      	orrs	r1, r2
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	6812      	ldr	r2, [r2, #0]
 8001e58:	430b      	orrs	r3, r1
 8001e5a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	695a      	ldr	r2, [r3, #20]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	699b      	ldr	r3, [r3, #24]
 8001e6e:	431a      	orrs	r2, r3
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	430a      	orrs	r2, r1
 8001e76:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f042 0201 	orr.w	r2, r2, #1
 8001e86:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2220      	movs	r2, #32
 8001e92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001ea4:	2300      	movs	r3, #0
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	000186a0 	.word	0x000186a0
 8001eb4:	001e847f 	.word	0x001e847f
 8001eb8:	003d08ff 	.word	0x003d08ff
 8001ebc:	431bde83 	.word	0x431bde83
 8001ec0:	10624dd3 	.word	0x10624dd3

08001ec4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b088      	sub	sp, #32
 8001ec8:	af02      	add	r7, sp, #8
 8001eca:	60f8      	str	r0, [r7, #12]
 8001ecc:	607a      	str	r2, [r7, #4]
 8001ece:	461a      	mov	r2, r3
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	817b      	strh	r3, [r7, #10]
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001ed8:	f7ff f870 	bl	8000fbc <HAL_GetTick>
 8001edc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	2b20      	cmp	r3, #32
 8001ee8:	f040 80e0 	bne.w	80020ac <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	9300      	str	r3, [sp, #0]
 8001ef0:	2319      	movs	r3, #25
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	4970      	ldr	r1, [pc, #448]	@ (80020b8 <HAL_I2C_Master_Transmit+0x1f4>)
 8001ef6:	68f8      	ldr	r0, [r7, #12]
 8001ef8:	f000 fa92 	bl	8002420 <I2C_WaitOnFlagUntilTimeout>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001f02:	2302      	movs	r3, #2
 8001f04:	e0d3      	b.n	80020ae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	d101      	bne.n	8001f14 <HAL_I2C_Master_Transmit+0x50>
 8001f10:	2302      	movs	r3, #2
 8001f12:	e0cc      	b.n	80020ae <HAL_I2C_Master_Transmit+0x1ea>
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2201      	movs	r2, #1
 8001f18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d007      	beq.n	8001f3a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f042 0201 	orr.w	r2, r2, #1
 8001f38:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f48:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	2221      	movs	r2, #33	@ 0x21
 8001f4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2210      	movs	r2, #16
 8001f56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	893a      	ldrh	r2, [r7, #8]
 8001f6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f70:	b29a      	uxth	r2, r3
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	4a50      	ldr	r2, [pc, #320]	@ (80020bc <HAL_I2C_Master_Transmit+0x1f8>)
 8001f7a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001f7c:	8979      	ldrh	r1, [r7, #10]
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	6a3a      	ldr	r2, [r7, #32]
 8001f82:	68f8      	ldr	r0, [r7, #12]
 8001f84:	f000 f9ca 	bl	800231c <I2C_MasterRequestWrite>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e08d      	b.n	80020ae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f92:	2300      	movs	r3, #0
 8001f94:	613b      	str	r3, [r7, #16]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	695b      	ldr	r3, [r3, #20]
 8001f9c:	613b      	str	r3, [r7, #16]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	613b      	str	r3, [r7, #16]
 8001fa6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001fa8:	e066      	b.n	8002078 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001faa:	697a      	ldr	r2, [r7, #20]
 8001fac:	6a39      	ldr	r1, [r7, #32]
 8001fae:	68f8      	ldr	r0, [r7, #12]
 8001fb0:	f000 fb50 	bl	8002654 <I2C_WaitOnTXEFlagUntilTimeout>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d00d      	beq.n	8001fd6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fbe:	2b04      	cmp	r3, #4
 8001fc0:	d107      	bne.n	8001fd2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001fd0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e06b      	b.n	80020ae <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fda:	781a      	ldrb	r2, [r3, #0]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe6:	1c5a      	adds	r2, r3, #1
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ff0:	b29b      	uxth	r3, r3
 8001ff2:	3b01      	subs	r3, #1
 8001ff4:	b29a      	uxth	r2, r3
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ffe:	3b01      	subs	r3, #1
 8002000:	b29a      	uxth	r2, r3
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	695b      	ldr	r3, [r3, #20]
 800200c:	f003 0304 	and.w	r3, r3, #4
 8002010:	2b04      	cmp	r3, #4
 8002012:	d11b      	bne.n	800204c <HAL_I2C_Master_Transmit+0x188>
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002018:	2b00      	cmp	r3, #0
 800201a:	d017      	beq.n	800204c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002020:	781a      	ldrb	r2, [r3, #0]
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800202c:	1c5a      	adds	r2, r3, #1
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002036:	b29b      	uxth	r3, r3
 8002038:	3b01      	subs	r3, #1
 800203a:	b29a      	uxth	r2, r3
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002044:	3b01      	subs	r3, #1
 8002046:	b29a      	uxth	r2, r3
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800204c:	697a      	ldr	r2, [r7, #20]
 800204e:	6a39      	ldr	r1, [r7, #32]
 8002050:	68f8      	ldr	r0, [r7, #12]
 8002052:	f000 fb47 	bl	80026e4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d00d      	beq.n	8002078 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002060:	2b04      	cmp	r3, #4
 8002062:	d107      	bne.n	8002074 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002072:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e01a      	b.n	80020ae <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800207c:	2b00      	cmp	r3, #0
 800207e:	d194      	bne.n	8001faa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800208e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2220      	movs	r2, #32
 8002094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2200      	movs	r2, #0
 800209c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80020a8:	2300      	movs	r3, #0
 80020aa:	e000      	b.n	80020ae <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80020ac:	2302      	movs	r3, #2
  }
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3718      	adds	r7, #24
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	00100002 	.word	0x00100002
 80020bc:	ffff0000 	.word	0xffff0000

080020c0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b08a      	sub	sp, #40	@ 0x28
 80020c4:	af02      	add	r7, sp, #8
 80020c6:	60f8      	str	r0, [r7, #12]
 80020c8:	607a      	str	r2, [r7, #4]
 80020ca:	603b      	str	r3, [r7, #0]
 80020cc:	460b      	mov	r3, r1
 80020ce:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80020d0:	f7fe ff74 	bl	8000fbc <HAL_GetTick>
 80020d4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80020d6:	2300      	movs	r3, #0
 80020d8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	2b20      	cmp	r3, #32
 80020e4:	f040 8111 	bne.w	800230a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	9300      	str	r3, [sp, #0]
 80020ec:	2319      	movs	r3, #25
 80020ee:	2201      	movs	r2, #1
 80020f0:	4988      	ldr	r1, [pc, #544]	@ (8002314 <HAL_I2C_IsDeviceReady+0x254>)
 80020f2:	68f8      	ldr	r0, [r7, #12]
 80020f4:	f000 f994 	bl	8002420 <I2C_WaitOnFlagUntilTimeout>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80020fe:	2302      	movs	r3, #2
 8002100:	e104      	b.n	800230c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002108:	2b01      	cmp	r3, #1
 800210a:	d101      	bne.n	8002110 <HAL_I2C_IsDeviceReady+0x50>
 800210c:	2302      	movs	r3, #2
 800210e:	e0fd      	b.n	800230c <HAL_I2C_IsDeviceReady+0x24c>
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	2b01      	cmp	r3, #1
 8002124:	d007      	beq.n	8002136 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f042 0201 	orr.w	r2, r2, #1
 8002134:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002144:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2224      	movs	r2, #36	@ 0x24
 800214a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	2200      	movs	r2, #0
 8002152:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	4a70      	ldr	r2, [pc, #448]	@ (8002318 <HAL_I2C_IsDeviceReady+0x258>)
 8002158:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002168:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	9300      	str	r3, [sp, #0]
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	2200      	movs	r2, #0
 8002172:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002176:	68f8      	ldr	r0, [r7, #12]
 8002178:	f000 f952 	bl	8002420 <I2C_WaitOnFlagUntilTimeout>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d00d      	beq.n	800219e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800218c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002190:	d103      	bne.n	800219a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002198:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e0b6      	b.n	800230c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800219e:	897b      	ldrh	r3, [r7, #10]
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	461a      	mov	r2, r3
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80021ac:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80021ae:	f7fe ff05 	bl	8000fbc <HAL_GetTick>
 80021b2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	695b      	ldr	r3, [r3, #20]
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	2b02      	cmp	r3, #2
 80021c0:	bf0c      	ite	eq
 80021c2:	2301      	moveq	r3, #1
 80021c4:	2300      	movne	r3, #0
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	695b      	ldr	r3, [r3, #20]
 80021d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021d8:	bf0c      	ite	eq
 80021da:	2301      	moveq	r3, #1
 80021dc:	2300      	movne	r3, #0
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80021e2:	e025      	b.n	8002230 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80021e4:	f7fe feea 	bl	8000fbc <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	683a      	ldr	r2, [r7, #0]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d302      	bcc.n	80021fa <HAL_I2C_IsDeviceReady+0x13a>
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d103      	bne.n	8002202 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	22a0      	movs	r2, #160	@ 0xa0
 80021fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	695b      	ldr	r3, [r3, #20]
 8002208:	f003 0302 	and.w	r3, r3, #2
 800220c:	2b02      	cmp	r3, #2
 800220e:	bf0c      	ite	eq
 8002210:	2301      	moveq	r3, #1
 8002212:	2300      	movne	r3, #0
 8002214:	b2db      	uxtb	r3, r3
 8002216:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	695b      	ldr	r3, [r3, #20]
 800221e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002222:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002226:	bf0c      	ite	eq
 8002228:	2301      	moveq	r3, #1
 800222a:	2300      	movne	r3, #0
 800222c:	b2db      	uxtb	r3, r3
 800222e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002236:	b2db      	uxtb	r3, r3
 8002238:	2ba0      	cmp	r3, #160	@ 0xa0
 800223a:	d005      	beq.n	8002248 <HAL_I2C_IsDeviceReady+0x188>
 800223c:	7dfb      	ldrb	r3, [r7, #23]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d102      	bne.n	8002248 <HAL_I2C_IsDeviceReady+0x188>
 8002242:	7dbb      	ldrb	r3, [r7, #22]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d0cd      	beq.n	80021e4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	2220      	movs	r2, #32
 800224c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	695b      	ldr	r3, [r3, #20]
 8002256:	f003 0302 	and.w	r3, r3, #2
 800225a:	2b02      	cmp	r3, #2
 800225c:	d129      	bne.n	80022b2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800226c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800226e:	2300      	movs	r3, #0
 8002270:	613b      	str	r3, [r7, #16]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	695b      	ldr	r3, [r3, #20]
 8002278:	613b      	str	r3, [r7, #16]
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	613b      	str	r3, [r7, #16]
 8002282:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002284:	69fb      	ldr	r3, [r7, #28]
 8002286:	9300      	str	r3, [sp, #0]
 8002288:	2319      	movs	r3, #25
 800228a:	2201      	movs	r2, #1
 800228c:	4921      	ldr	r1, [pc, #132]	@ (8002314 <HAL_I2C_IsDeviceReady+0x254>)
 800228e:	68f8      	ldr	r0, [r7, #12]
 8002290:	f000 f8c6 	bl	8002420 <I2C_WaitOnFlagUntilTimeout>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e036      	b.n	800230c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2220      	movs	r2, #32
 80022a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80022ae:	2300      	movs	r3, #0
 80022b0:	e02c      	b.n	800230c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80022c0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80022ca:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	9300      	str	r3, [sp, #0]
 80022d0:	2319      	movs	r3, #25
 80022d2:	2201      	movs	r2, #1
 80022d4:	490f      	ldr	r1, [pc, #60]	@ (8002314 <HAL_I2C_IsDeviceReady+0x254>)
 80022d6:	68f8      	ldr	r0, [r7, #12]
 80022d8:	f000 f8a2 	bl	8002420 <I2C_WaitOnFlagUntilTimeout>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e012      	b.n	800230c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	3301      	adds	r3, #1
 80022ea:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80022ec:	69ba      	ldr	r2, [r7, #24]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	f4ff af32 	bcc.w	800215a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	2220      	movs	r2, #32
 80022fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2200      	movs	r2, #0
 8002302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	e000      	b.n	800230c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800230a:	2302      	movs	r3, #2
  }
}
 800230c:	4618      	mov	r0, r3
 800230e:	3720      	adds	r7, #32
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	00100002 	.word	0x00100002
 8002318:	ffff0000 	.word	0xffff0000

0800231c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b088      	sub	sp, #32
 8002320:	af02      	add	r7, sp, #8
 8002322:	60f8      	str	r0, [r7, #12]
 8002324:	607a      	str	r2, [r7, #4]
 8002326:	603b      	str	r3, [r7, #0]
 8002328:	460b      	mov	r3, r1
 800232a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002330:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	2b08      	cmp	r3, #8
 8002336:	d006      	beq.n	8002346 <I2C_MasterRequestWrite+0x2a>
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	2b01      	cmp	r3, #1
 800233c:	d003      	beq.n	8002346 <I2C_MasterRequestWrite+0x2a>
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002344:	d108      	bne.n	8002358 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002354:	601a      	str	r2, [r3, #0]
 8002356:	e00b      	b.n	8002370 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235c:	2b12      	cmp	r3, #18
 800235e:	d107      	bne.n	8002370 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800236e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2200      	movs	r2, #0
 8002378:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800237c:	68f8      	ldr	r0, [r7, #12]
 800237e:	f000 f84f 	bl	8002420 <I2C_WaitOnFlagUntilTimeout>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d00d      	beq.n	80023a4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002392:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002396:	d103      	bne.n	80023a0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800239e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e035      	b.n	8002410 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	691b      	ldr	r3, [r3, #16]
 80023a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80023ac:	d108      	bne.n	80023c0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80023ae:	897b      	ldrh	r3, [r7, #10]
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	461a      	mov	r2, r3
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80023bc:	611a      	str	r2, [r3, #16]
 80023be:	e01b      	b.n	80023f8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80023c0:	897b      	ldrh	r3, [r7, #10]
 80023c2:	11db      	asrs	r3, r3, #7
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	f003 0306 	and.w	r3, r3, #6
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	f063 030f 	orn	r3, r3, #15
 80023d0:	b2da      	uxtb	r2, r3
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	490e      	ldr	r1, [pc, #56]	@ (8002418 <I2C_MasterRequestWrite+0xfc>)
 80023de:	68f8      	ldr	r0, [r7, #12]
 80023e0:	f000 f898 	bl	8002514 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e010      	b.n	8002410 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80023ee:	897b      	ldrh	r3, [r7, #10]
 80023f0:	b2da      	uxtb	r2, r3
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	687a      	ldr	r2, [r7, #4]
 80023fc:	4907      	ldr	r1, [pc, #28]	@ (800241c <I2C_MasterRequestWrite+0x100>)
 80023fe:	68f8      	ldr	r0, [r7, #12]
 8002400:	f000 f888 	bl	8002514 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
 800240c:	e000      	b.n	8002410 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800240e:	2300      	movs	r3, #0
}
 8002410:	4618      	mov	r0, r3
 8002412:	3718      	adds	r7, #24
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	00010008 	.word	0x00010008
 800241c:	00010002 	.word	0x00010002

08002420 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	603b      	str	r3, [r7, #0]
 800242c:	4613      	mov	r3, r2
 800242e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002430:	e048      	b.n	80024c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002438:	d044      	beq.n	80024c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800243a:	f7fe fdbf 	bl	8000fbc <HAL_GetTick>
 800243e:	4602      	mov	r2, r0
 8002440:	69bb      	ldr	r3, [r7, #24]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	683a      	ldr	r2, [r7, #0]
 8002446:	429a      	cmp	r2, r3
 8002448:	d302      	bcc.n	8002450 <I2C_WaitOnFlagUntilTimeout+0x30>
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d139      	bne.n	80024c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	0c1b      	lsrs	r3, r3, #16
 8002454:	b2db      	uxtb	r3, r3
 8002456:	2b01      	cmp	r3, #1
 8002458:	d10d      	bne.n	8002476 <I2C_WaitOnFlagUntilTimeout+0x56>
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	695b      	ldr	r3, [r3, #20]
 8002460:	43da      	mvns	r2, r3
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	4013      	ands	r3, r2
 8002466:	b29b      	uxth	r3, r3
 8002468:	2b00      	cmp	r3, #0
 800246a:	bf0c      	ite	eq
 800246c:	2301      	moveq	r3, #1
 800246e:	2300      	movne	r3, #0
 8002470:	b2db      	uxtb	r3, r3
 8002472:	461a      	mov	r2, r3
 8002474:	e00c      	b.n	8002490 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	699b      	ldr	r3, [r3, #24]
 800247c:	43da      	mvns	r2, r3
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	4013      	ands	r3, r2
 8002482:	b29b      	uxth	r3, r3
 8002484:	2b00      	cmp	r3, #0
 8002486:	bf0c      	ite	eq
 8002488:	2301      	moveq	r3, #1
 800248a:	2300      	movne	r3, #0
 800248c:	b2db      	uxtb	r3, r3
 800248e:	461a      	mov	r2, r3
 8002490:	79fb      	ldrb	r3, [r7, #7]
 8002492:	429a      	cmp	r2, r3
 8002494:	d116      	bne.n	80024c4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2200      	movs	r2, #0
 800249a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2220      	movs	r2, #32
 80024a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b0:	f043 0220 	orr.w	r2, r3, #32
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2200      	movs	r2, #0
 80024bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e023      	b.n	800250c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	0c1b      	lsrs	r3, r3, #16
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	2b01      	cmp	r3, #1
 80024cc:	d10d      	bne.n	80024ea <I2C_WaitOnFlagUntilTimeout+0xca>
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	695b      	ldr	r3, [r3, #20]
 80024d4:	43da      	mvns	r2, r3
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	4013      	ands	r3, r2
 80024da:	b29b      	uxth	r3, r3
 80024dc:	2b00      	cmp	r3, #0
 80024de:	bf0c      	ite	eq
 80024e0:	2301      	moveq	r3, #1
 80024e2:	2300      	movne	r3, #0
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	461a      	mov	r2, r3
 80024e8:	e00c      	b.n	8002504 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	43da      	mvns	r2, r3
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	4013      	ands	r3, r2
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	bf0c      	ite	eq
 80024fc:	2301      	moveq	r3, #1
 80024fe:	2300      	movne	r3, #0
 8002500:	b2db      	uxtb	r3, r3
 8002502:	461a      	mov	r2, r3
 8002504:	79fb      	ldrb	r3, [r7, #7]
 8002506:	429a      	cmp	r2, r3
 8002508:	d093      	beq.n	8002432 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800250a:	2300      	movs	r3, #0
}
 800250c:	4618      	mov	r0, r3
 800250e:	3710      	adds	r7, #16
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	60b9      	str	r1, [r7, #8]
 800251e:	607a      	str	r2, [r7, #4]
 8002520:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002522:	e071      	b.n	8002608 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	695b      	ldr	r3, [r3, #20]
 800252a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800252e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002532:	d123      	bne.n	800257c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002542:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800254c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2200      	movs	r2, #0
 8002552:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2220      	movs	r2, #32
 8002558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2200      	movs	r2, #0
 8002560:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002568:	f043 0204 	orr.w	r2, r3, #4
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2200      	movs	r2, #0
 8002574:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e067      	b.n	800264c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002582:	d041      	beq.n	8002608 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002584:	f7fe fd1a 	bl	8000fbc <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	429a      	cmp	r2, r3
 8002592:	d302      	bcc.n	800259a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d136      	bne.n	8002608 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	0c1b      	lsrs	r3, r3, #16
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d10c      	bne.n	80025be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	695b      	ldr	r3, [r3, #20]
 80025aa:	43da      	mvns	r2, r3
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	4013      	ands	r3, r2
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	bf14      	ite	ne
 80025b6:	2301      	movne	r3, #1
 80025b8:	2300      	moveq	r3, #0
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	e00b      	b.n	80025d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	43da      	mvns	r2, r3
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	4013      	ands	r3, r2
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	bf14      	ite	ne
 80025d0:	2301      	movne	r3, #1
 80025d2:	2300      	moveq	r3, #0
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d016      	beq.n	8002608 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2200      	movs	r2, #0
 80025de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2220      	movs	r2, #32
 80025e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f4:	f043 0220 	orr.w	r2, r3, #32
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e021      	b.n	800264c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	0c1b      	lsrs	r3, r3, #16
 800260c:	b2db      	uxtb	r3, r3
 800260e:	2b01      	cmp	r3, #1
 8002610:	d10c      	bne.n	800262c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	695b      	ldr	r3, [r3, #20]
 8002618:	43da      	mvns	r2, r3
 800261a:	68bb      	ldr	r3, [r7, #8]
 800261c:	4013      	ands	r3, r2
 800261e:	b29b      	uxth	r3, r3
 8002620:	2b00      	cmp	r3, #0
 8002622:	bf14      	ite	ne
 8002624:	2301      	movne	r3, #1
 8002626:	2300      	moveq	r3, #0
 8002628:	b2db      	uxtb	r3, r3
 800262a:	e00b      	b.n	8002644 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	699b      	ldr	r3, [r3, #24]
 8002632:	43da      	mvns	r2, r3
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	4013      	ands	r3, r2
 8002638:	b29b      	uxth	r3, r3
 800263a:	2b00      	cmp	r3, #0
 800263c:	bf14      	ite	ne
 800263e:	2301      	movne	r3, #1
 8002640:	2300      	moveq	r3, #0
 8002642:	b2db      	uxtb	r3, r3
 8002644:	2b00      	cmp	r3, #0
 8002646:	f47f af6d 	bne.w	8002524 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800264a:	2300      	movs	r3, #0
}
 800264c:	4618      	mov	r0, r3
 800264e:	3710      	adds	r7, #16
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}

08002654 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002660:	e034      	b.n	80026cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002662:	68f8      	ldr	r0, [r7, #12]
 8002664:	f000 f886 	bl	8002774 <I2C_IsAcknowledgeFailed>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e034      	b.n	80026dc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002678:	d028      	beq.n	80026cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800267a:	f7fe fc9f 	bl	8000fbc <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	68ba      	ldr	r2, [r7, #8]
 8002686:	429a      	cmp	r2, r3
 8002688:	d302      	bcc.n	8002690 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d11d      	bne.n	80026cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800269a:	2b80      	cmp	r3, #128	@ 0x80
 800269c:	d016      	beq.n	80026cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2200      	movs	r2, #0
 80026a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2220      	movs	r2, #32
 80026a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2200      	movs	r2, #0
 80026b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b8:	f043 0220 	orr.w	r2, r3, #32
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2200      	movs	r2, #0
 80026c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e007      	b.n	80026dc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	695b      	ldr	r3, [r3, #20]
 80026d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026d6:	2b80      	cmp	r3, #128	@ 0x80
 80026d8:	d1c3      	bne.n	8002662 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80026da:	2300      	movs	r3, #0
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3710      	adds	r7, #16
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b084      	sub	sp, #16
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	60f8      	str	r0, [r7, #12]
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80026f0:	e034      	b.n	800275c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80026f2:	68f8      	ldr	r0, [r7, #12]
 80026f4:	f000 f83e 	bl	8002774 <I2C_IsAcknowledgeFailed>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e034      	b.n	800276c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002708:	d028      	beq.n	800275c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800270a:	f7fe fc57 	bl	8000fbc <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	68ba      	ldr	r2, [r7, #8]
 8002716:	429a      	cmp	r2, r3
 8002718:	d302      	bcc.n	8002720 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d11d      	bne.n	800275c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	695b      	ldr	r3, [r3, #20]
 8002726:	f003 0304 	and.w	r3, r3, #4
 800272a:	2b04      	cmp	r3, #4
 800272c:	d016      	beq.n	800275c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	2200      	movs	r2, #0
 8002732:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2220      	movs	r2, #32
 8002738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2200      	movs	r2, #0
 8002740:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002748:	f043 0220 	orr.w	r2, r3, #32
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e007      	b.n	800276c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	695b      	ldr	r3, [r3, #20]
 8002762:	f003 0304 	and.w	r3, r3, #4
 8002766:	2b04      	cmp	r3, #4
 8002768:	d1c3      	bne.n	80026f2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800276a:	2300      	movs	r3, #0
}
 800276c:	4618      	mov	r0, r3
 800276e:	3710      	adds	r7, #16
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}

08002774 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	695b      	ldr	r3, [r3, #20]
 8002782:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002786:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800278a:	d11b      	bne.n	80027c4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002794:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2220      	movs	r2, #32
 80027a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b0:	f043 0204 	orr.w	r2, r3, #4
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e000      	b.n	80027c6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bc80      	pop	{r7}
 80027ce:	4770      	bx	lr

080027d0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e0e8      	b.n	80029b4 <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d106      	bne.n	80027fc <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f006 fe04 	bl	8009404 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2203      	movs	r2, #3
 8002800:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4618      	mov	r0, r3
 8002810:	f002 fd7d 	bl	800530e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6818      	ldr	r0, [r3, #0]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	3304      	adds	r3, #4
 800281c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800281e:	f002 fd53 	bl	80052c8 <USB_CoreInit>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d005      	beq.n	8002834 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2202      	movs	r2, #2
 800282c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e0bf      	b.n	80029b4 <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2100      	movs	r1, #0
 800283a:	4618      	mov	r0, r3
 800283c:	f002 fd81 	bl	8005342 <USB_SetCurrentMode>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d005      	beq.n	8002852 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2202      	movs	r2, #2
 800284a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e0b0      	b.n	80029b4 <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002852:	2300      	movs	r3, #0
 8002854:	73fb      	strb	r3, [r7, #15]
 8002856:	e03e      	b.n	80028d6 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002858:	7bfa      	ldrb	r2, [r7, #15]
 800285a:	6879      	ldr	r1, [r7, #4]
 800285c:	4613      	mov	r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	4413      	add	r3, r2
 8002862:	00db      	lsls	r3, r3, #3
 8002864:	440b      	add	r3, r1
 8002866:	3311      	adds	r3, #17
 8002868:	2201      	movs	r2, #1
 800286a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800286c:	7bfa      	ldrb	r2, [r7, #15]
 800286e:	6879      	ldr	r1, [r7, #4]
 8002870:	4613      	mov	r3, r2
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	4413      	add	r3, r2
 8002876:	00db      	lsls	r3, r3, #3
 8002878:	440b      	add	r3, r1
 800287a:	3310      	adds	r3, #16
 800287c:	7bfa      	ldrb	r2, [r7, #15]
 800287e:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002880:	7bfa      	ldrb	r2, [r7, #15]
 8002882:	6879      	ldr	r1, [r7, #4]
 8002884:	4613      	mov	r3, r2
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	4413      	add	r3, r2
 800288a:	00db      	lsls	r3, r3, #3
 800288c:	440b      	add	r3, r1
 800288e:	3313      	adds	r3, #19
 8002890:	2200      	movs	r2, #0
 8002892:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002894:	7bfa      	ldrb	r2, [r7, #15]
 8002896:	6879      	ldr	r1, [r7, #4]
 8002898:	4613      	mov	r3, r2
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	4413      	add	r3, r2
 800289e:	00db      	lsls	r3, r3, #3
 80028a0:	440b      	add	r3, r1
 80028a2:	3320      	adds	r3, #32
 80028a4:	2200      	movs	r2, #0
 80028a6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80028a8:	7bfa      	ldrb	r2, [r7, #15]
 80028aa:	6879      	ldr	r1, [r7, #4]
 80028ac:	4613      	mov	r3, r2
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	4413      	add	r3, r2
 80028b2:	00db      	lsls	r3, r3, #3
 80028b4:	440b      	add	r3, r1
 80028b6:	3324      	adds	r3, #36	@ 0x24
 80028b8:	2200      	movs	r2, #0
 80028ba:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80028bc:	7bfb      	ldrb	r3, [r7, #15]
 80028be:	6879      	ldr	r1, [r7, #4]
 80028c0:	1c5a      	adds	r2, r3, #1
 80028c2:	4613      	mov	r3, r2
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	4413      	add	r3, r2
 80028c8:	00db      	lsls	r3, r3, #3
 80028ca:	440b      	add	r3, r1
 80028cc:	2200      	movs	r2, #0
 80028ce:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028d0:	7bfb      	ldrb	r3, [r7, #15]
 80028d2:	3301      	adds	r3, #1
 80028d4:	73fb      	strb	r3, [r7, #15]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	791b      	ldrb	r3, [r3, #4]
 80028da:	7bfa      	ldrb	r2, [r7, #15]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d3bb      	bcc.n	8002858 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028e0:	2300      	movs	r3, #0
 80028e2:	73fb      	strb	r3, [r7, #15]
 80028e4:	e044      	b.n	8002970 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80028e6:	7bfa      	ldrb	r2, [r7, #15]
 80028e8:	6879      	ldr	r1, [r7, #4]
 80028ea:	4613      	mov	r3, r2
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	4413      	add	r3, r2
 80028f0:	00db      	lsls	r3, r3, #3
 80028f2:	440b      	add	r3, r1
 80028f4:	f203 1351 	addw	r3, r3, #337	@ 0x151
 80028f8:	2200      	movs	r2, #0
 80028fa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80028fc:	7bfa      	ldrb	r2, [r7, #15]
 80028fe:	6879      	ldr	r1, [r7, #4]
 8002900:	4613      	mov	r3, r2
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	4413      	add	r3, r2
 8002906:	00db      	lsls	r3, r3, #3
 8002908:	440b      	add	r3, r1
 800290a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800290e:	7bfa      	ldrb	r2, [r7, #15]
 8002910:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002912:	7bfa      	ldrb	r2, [r7, #15]
 8002914:	6879      	ldr	r1, [r7, #4]
 8002916:	4613      	mov	r3, r2
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	4413      	add	r3, r2
 800291c:	00db      	lsls	r3, r3, #3
 800291e:	440b      	add	r3, r1
 8002920:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8002924:	2200      	movs	r2, #0
 8002926:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002928:	7bfa      	ldrb	r2, [r7, #15]
 800292a:	6879      	ldr	r1, [r7, #4]
 800292c:	4613      	mov	r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	4413      	add	r3, r2
 8002932:	00db      	lsls	r3, r3, #3
 8002934:	440b      	add	r3, r1
 8002936:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800293a:	2200      	movs	r2, #0
 800293c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800293e:	7bfa      	ldrb	r2, [r7, #15]
 8002940:	6879      	ldr	r1, [r7, #4]
 8002942:	4613      	mov	r3, r2
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	4413      	add	r3, r2
 8002948:	00db      	lsls	r3, r3, #3
 800294a:	440b      	add	r3, r1
 800294c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8002950:	2200      	movs	r2, #0
 8002952:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002954:	7bfa      	ldrb	r2, [r7, #15]
 8002956:	6879      	ldr	r1, [r7, #4]
 8002958:	4613      	mov	r3, r2
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	4413      	add	r3, r2
 800295e:	00db      	lsls	r3, r3, #3
 8002960:	440b      	add	r3, r1
 8002962:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002966:	2200      	movs	r2, #0
 8002968:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800296a:	7bfb      	ldrb	r3, [r7, #15]
 800296c:	3301      	adds	r3, #1
 800296e:	73fb      	strb	r3, [r7, #15]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	791b      	ldrb	r3, [r3, #4]
 8002974:	7bfa      	ldrb	r2, [r7, #15]
 8002976:	429a      	cmp	r2, r3
 8002978:	d3b5      	bcc.n	80028e6 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6818      	ldr	r0, [r3, #0]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	3304      	adds	r3, #4
 8002982:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002984:	f002 fce9 	bl	800535a <USB_DevInit>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d005      	beq.n	800299a <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2202      	movs	r2, #2
 8002992:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e00c      	b.n	80029b4 <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2200      	movs	r2, #0
 800299e:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2201      	movs	r2, #1
 80029a4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f004 ff68 	bl	8007882 <USB_DevDisconnect>

  return HAL_OK;
 80029b2:	2300      	movs	r3, #0
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3710      	adds	r7, #16
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}

080029bc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d101      	bne.n	80029d2 <HAL_PCD_Start+0x16>
 80029ce:	2302      	movs	r3, #2
 80029d0:	e016      	b.n	8002a00 <HAL_PCD_Start+0x44>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2201      	movs	r2, #1
 80029d6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4618      	mov	r0, r3
 80029e0:	f002 fc7f 	bl	80052e2 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80029e4:	2101      	movs	r1, #1
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f006 ff7f 	bl	80098ea <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4618      	mov	r0, r3
 80029f2:	f004 ff3c 	bl	800786e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3708      	adds	r7, #8
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b088      	sub	sp, #32
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4618      	mov	r0, r3
 8002a16:	f004 ff3e 	bl	8007896 <USB_ReadInterrupts>
 8002a1a:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d003      	beq.n	8002a2e <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f000 fb1a 	bl	8003060 <PCD_EP_ISR_Handler>

    return;
 8002a2c:	e119      	b.n	8002c62 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002a2e:	69bb      	ldr	r3, [r7, #24]
 8002a30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d013      	beq.n	8002a60 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002a40:	b29a      	uxth	r2, r3
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a4a:	b292      	uxth	r2, r2
 8002a4c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f006 fd52 	bl	80094fa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002a56:	2100      	movs	r1, #0
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f000 f905 	bl	8002c68 <HAL_PCD_SetAddress>

    return;
 8002a5e:	e100      	b.n	8002c62 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002a60:	69bb      	ldr	r3, [r7, #24]
 8002a62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d00c      	beq.n	8002a84 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002a72:	b29a      	uxth	r2, r3
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002a7c:	b292      	uxth	r2, r2
 8002a7e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002a82:	e0ee      	b.n	8002c62 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002a84:	69bb      	ldr	r3, [r7, #24]
 8002a86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d00c      	beq.n	8002aa8 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002a96:	b29a      	uxth	r2, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002aa0:	b292      	uxth	r2, r2
 8002aa2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002aa6:	e0dc      	b.n	8002c62 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d027      	beq.n	8002b02 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002aba:	b29a      	uxth	r2, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f022 0204 	bic.w	r2, r2, #4
 8002ac4:	b292      	uxth	r2, r2
 8002ac6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002ad2:	b29a      	uxth	r2, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f022 0208 	bic.w	r2, r2, #8
 8002adc:	b292      	uxth	r2, r2
 8002ade:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002ae2:	6878      	ldr	r0, [r7, #4]
 8002ae4:	f006 fd42 	bl	800956c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002af0:	b29a      	uxth	r2, r3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002afa:	b292      	uxth	r2, r2
 8002afc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002b00:	e0af      	b.n	8002c62 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002b02:	69bb      	ldr	r3, [r7, #24]
 8002b04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	f000 8083 	beq.w	8002c14 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8002b0e:	2300      	movs	r3, #0
 8002b10:	77fb      	strb	r3, [r7, #31]
 8002b12:	e010      	b.n	8002b36 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	461a      	mov	r2, r3
 8002b1a:	7ffb      	ldrb	r3, [r7, #31]
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	441a      	add	r2, r3
 8002b20:	7ffb      	ldrb	r3, [r7, #31]
 8002b22:	8812      	ldrh	r2, [r2, #0]
 8002b24:	b292      	uxth	r2, r2
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	3320      	adds	r3, #32
 8002b2a:	443b      	add	r3, r7
 8002b2c:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8002b30:	7ffb      	ldrb	r3, [r7, #31]
 8002b32:	3301      	adds	r3, #1
 8002b34:	77fb      	strb	r3, [r7, #31]
 8002b36:	7ffb      	ldrb	r3, [r7, #31]
 8002b38:	2b07      	cmp	r3, #7
 8002b3a:	d9eb      	bls.n	8002b14 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002b44:	b29a      	uxth	r2, r3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f042 0201 	orr.w	r2, r2, #1
 8002b4e:	b292      	uxth	r2, r2
 8002b50:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002b5c:	b29a      	uxth	r2, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f022 0201 	bic.w	r2, r2, #1
 8002b66:	b292      	uxth	r2, r2
 8002b68:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8002b6c:	bf00      	nop
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d0f6      	beq.n	8002b6e <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002b88:	b29a      	uxth	r2, r3
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b92:	b292      	uxth	r2, r2
 8002b94:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8002b98:	2300      	movs	r3, #0
 8002b9a:	77fb      	strb	r3, [r7, #31]
 8002b9c:	e00f      	b.n	8002bbe <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8002b9e:	7ffb      	ldrb	r3, [r7, #31]
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	6812      	ldr	r2, [r2, #0]
 8002ba4:	4611      	mov	r1, r2
 8002ba6:	7ffa      	ldrb	r2, [r7, #31]
 8002ba8:	0092      	lsls	r2, r2, #2
 8002baa:	440a      	add	r2, r1
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	3320      	adds	r3, #32
 8002bb0:	443b      	add	r3, r7
 8002bb2:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002bb6:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8002bb8:	7ffb      	ldrb	r3, [r7, #31]
 8002bba:	3301      	adds	r3, #1
 8002bbc:	77fb      	strb	r3, [r7, #31]
 8002bbe:	7ffb      	ldrb	r3, [r7, #31]
 8002bc0:	2b07      	cmp	r3, #7
 8002bc2:	d9ec      	bls.n	8002b9e <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002bcc:	b29a      	uxth	r2, r3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f042 0208 	orr.w	r2, r2, #8
 8002bd6:	b292      	uxth	r2, r2
 8002bd8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002be4:	b29a      	uxth	r2, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002bee:	b292      	uxth	r2, r2
 8002bf0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002bfc:	b29a      	uxth	r2, r3
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f042 0204 	orr.w	r2, r2, #4
 8002c06:	b292      	uxth	r2, r2
 8002c08:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f006 fc93 	bl	8009538 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002c12:	e026      	b.n	8002c62 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d00f      	beq.n	8002c3e <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002c26:	b29a      	uxth	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002c30:	b292      	uxth	r2, r2
 8002c32:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f006 fc51 	bl	80094de <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002c3c:	e011      	b.n	8002c62 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d00c      	beq.n	8002c62 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002c50:	b29a      	uxth	r2, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c5a:	b292      	uxth	r2, r2
 8002c5c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002c60:	bf00      	nop
  }
}
 8002c62:	3720      	adds	r7, #32
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	460b      	mov	r3, r1
 8002c72:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d101      	bne.n	8002c82 <HAL_PCD_SetAddress+0x1a>
 8002c7e:	2302      	movs	r3, #2
 8002c80:	e012      	b.n	8002ca8 <HAL_PCD_SetAddress+0x40>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2201      	movs	r2, #1
 8002c86:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	78fa      	ldrb	r2, [r7, #3]
 8002c8e:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	78fa      	ldrb	r2, [r7, #3]
 8002c96:	4611      	mov	r1, r2
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f004 fdd5 	bl	8007848 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002ca6:	2300      	movs	r3, #0
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3708      	adds	r7, #8
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	4608      	mov	r0, r1
 8002cba:	4611      	mov	r1, r2
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	70fb      	strb	r3, [r7, #3]
 8002cc2:	460b      	mov	r3, r1
 8002cc4:	803b      	strh	r3, [r7, #0]
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002cce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	da0e      	bge.n	8002cf4 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002cd6:	78fb      	ldrb	r3, [r7, #3]
 8002cd8:	f003 0207 	and.w	r2, r3, #7
 8002cdc:	4613      	mov	r3, r2
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	4413      	add	r3, r2
 8002ce2:	00db      	lsls	r3, r3, #3
 8002ce4:	3310      	adds	r3, #16
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	4413      	add	r3, r2
 8002cea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	705a      	strb	r2, [r3, #1]
 8002cf2:	e00e      	b.n	8002d12 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002cf4:	78fb      	ldrb	r3, [r7, #3]
 8002cf6:	f003 0207 	and.w	r2, r3, #7
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	4413      	add	r3, r2
 8002d00:	00db      	lsls	r3, r3, #3
 8002d02:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002d06:	687a      	ldr	r2, [r7, #4]
 8002d08:	4413      	add	r3, r2
 8002d0a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002d12:	78fb      	ldrb	r3, [r7, #3]
 8002d14:	f003 0307 	and.w	r3, r3, #7
 8002d18:	b2da      	uxtb	r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002d1e:	883a      	ldrh	r2, [r7, #0]
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	78ba      	ldrb	r2, [r7, #2]
 8002d28:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002d2a:	78bb      	ldrb	r3, [r7, #2]
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d102      	bne.n	8002d36 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	2200      	movs	r2, #0
 8002d34:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d101      	bne.n	8002d44 <HAL_PCD_EP_Open+0x94>
 8002d40:	2302      	movs	r3, #2
 8002d42:	e00e      	b.n	8002d62 <HAL_PCD_EP_Open+0xb2>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2201      	movs	r2, #1
 8002d48:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	68f9      	ldr	r1, [r7, #12]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f002 fb1e 	bl	8005394 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8002d60:	7afb      	ldrb	r3, [r7, #11]
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3710      	adds	r7, #16
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b084      	sub	sp, #16
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
 8002d72:	460b      	mov	r3, r1
 8002d74:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002d76:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	da0e      	bge.n	8002d9c <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d7e:	78fb      	ldrb	r3, [r7, #3]
 8002d80:	f003 0207 	and.w	r2, r3, #7
 8002d84:	4613      	mov	r3, r2
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	4413      	add	r3, r2
 8002d8a:	00db      	lsls	r3, r3, #3
 8002d8c:	3310      	adds	r3, #16
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	4413      	add	r3, r2
 8002d92:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2201      	movs	r2, #1
 8002d98:	705a      	strb	r2, [r3, #1]
 8002d9a:	e00e      	b.n	8002dba <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d9c:	78fb      	ldrb	r3, [r7, #3]
 8002d9e:	f003 0207 	and.w	r2, r3, #7
 8002da2:	4613      	mov	r3, r2
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	4413      	add	r3, r2
 8002da8:	00db      	lsls	r3, r3, #3
 8002daa:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002dae:	687a      	ldr	r2, [r7, #4]
 8002db0:	4413      	add	r3, r2
 8002db2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002dba:	78fb      	ldrb	r3, [r7, #3]
 8002dbc:	f003 0307 	and.w	r3, r3, #7
 8002dc0:	b2da      	uxtb	r2, r3
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d101      	bne.n	8002dd4 <HAL_PCD_EP_Close+0x6a>
 8002dd0:	2302      	movs	r3, #2
 8002dd2:	e00e      	b.n	8002df2 <HAL_PCD_EP_Close+0x88>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	68f9      	ldr	r1, [r7, #12]
 8002de2:	4618      	mov	r0, r3
 8002de4:	f002 fe96 	bl	8005b14 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2200      	movs	r2, #0
 8002dec:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8002df0:	2300      	movs	r3, #0
}
 8002df2:	4618      	mov	r0, r3
 8002df4:	3710      	adds	r7, #16
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b086      	sub	sp, #24
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	60f8      	str	r0, [r7, #12]
 8002e02:	607a      	str	r2, [r7, #4]
 8002e04:	603b      	str	r3, [r7, #0]
 8002e06:	460b      	mov	r3, r1
 8002e08:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e0a:	7afb      	ldrb	r3, [r7, #11]
 8002e0c:	f003 0207 	and.w	r2, r3, #7
 8002e10:	4613      	mov	r3, r2
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	4413      	add	r3, r2
 8002e16:	00db      	lsls	r3, r3, #3
 8002e18:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002e1c:	68fa      	ldr	r2, [r7, #12]
 8002e1e:	4413      	add	r3, r2
 8002e20:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	687a      	ldr	r2, [r7, #4]
 8002e26:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	2200      	movs	r2, #0
 8002e32:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	2200      	movs	r2, #0
 8002e38:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e3a:	7afb      	ldrb	r3, [r7, #11]
 8002e3c:	f003 0307 	and.w	r3, r3, #7
 8002e40:	b2da      	uxtb	r2, r3
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	6979      	ldr	r1, [r7, #20]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f003 f84d 	bl	8005eec <USB_EPStartXfer>

  return HAL_OK;
 8002e52:	2300      	movs	r3, #0
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3718      	adds	r7, #24
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	460b      	mov	r3, r1
 8002e66:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002e68:	78fb      	ldrb	r3, [r7, #3]
 8002e6a:	f003 0207 	and.w	r2, r3, #7
 8002e6e:	6879      	ldr	r1, [r7, #4]
 8002e70:	4613      	mov	r3, r2
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	4413      	add	r3, r2
 8002e76:	00db      	lsls	r3, r3, #3
 8002e78:	440b      	add	r3, r1
 8002e7a:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8002e7e:	681b      	ldr	r3, [r3, #0]
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bc80      	pop	{r7}
 8002e88:	4770      	bx	lr

08002e8a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b086      	sub	sp, #24
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	60f8      	str	r0, [r7, #12]
 8002e92:	607a      	str	r2, [r7, #4]
 8002e94:	603b      	str	r3, [r7, #0]
 8002e96:	460b      	mov	r3, r1
 8002e98:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e9a:	7afb      	ldrb	r3, [r7, #11]
 8002e9c:	f003 0207 	and.w	r2, r3, #7
 8002ea0:	4613      	mov	r3, r2
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	4413      	add	r3, r2
 8002ea6:	00db      	lsls	r3, r3, #3
 8002ea8:	3310      	adds	r3, #16
 8002eaa:	68fa      	ldr	r2, [r7, #12]
 8002eac:	4413      	add	r3, r2
 8002eae:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	683a      	ldr	r2, [r7, #0]
 8002eba:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	683a      	ldr	r2, [r7, #0]
 8002ec8:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ed6:	7afb      	ldrb	r3, [r7, #11]
 8002ed8:	f003 0307 	and.w	r3, r3, #7
 8002edc:	b2da      	uxtb	r2, r3
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	6979      	ldr	r1, [r7, #20]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f002 ffff 	bl	8005eec <USB_EPStartXfer>

  return HAL_OK;
 8002eee:	2300      	movs	r3, #0
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3718      	adds	r7, #24
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	460b      	mov	r3, r1
 8002f02:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002f04:	78fb      	ldrb	r3, [r7, #3]
 8002f06:	f003 0307 	and.w	r3, r3, #7
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	7912      	ldrb	r2, [r2, #4]
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d901      	bls.n	8002f16 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e04c      	b.n	8002fb0 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002f16:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	da0e      	bge.n	8002f3c <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f1e:	78fb      	ldrb	r3, [r7, #3]
 8002f20:	f003 0207 	and.w	r2, r3, #7
 8002f24:	4613      	mov	r3, r2
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	4413      	add	r3, r2
 8002f2a:	00db      	lsls	r3, r3, #3
 8002f2c:	3310      	adds	r3, #16
 8002f2e:	687a      	ldr	r2, [r7, #4]
 8002f30:	4413      	add	r3, r2
 8002f32:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2201      	movs	r2, #1
 8002f38:	705a      	strb	r2, [r3, #1]
 8002f3a:	e00c      	b.n	8002f56 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002f3c:	78fa      	ldrb	r2, [r7, #3]
 8002f3e:	4613      	mov	r3, r2
 8002f40:	009b      	lsls	r3, r3, #2
 8002f42:	4413      	add	r3, r2
 8002f44:	00db      	lsls	r3, r3, #3
 8002f46:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	4413      	add	r3, r2
 8002f4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2200      	movs	r2, #0
 8002f54:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2201      	movs	r2, #1
 8002f5a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f5c:	78fb      	ldrb	r3, [r7, #3]
 8002f5e:	f003 0307 	and.w	r3, r3, #7
 8002f62:	b2da      	uxtb	r2, r3
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d101      	bne.n	8002f76 <HAL_PCD_EP_SetStall+0x7e>
 8002f72:	2302      	movs	r3, #2
 8002f74:	e01c      	b.n	8002fb0 <HAL_PCD_EP_SetStall+0xb8>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	68f9      	ldr	r1, [r7, #12]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f004 fb62 	bl	800764e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002f8a:	78fb      	ldrb	r3, [r7, #3]
 8002f8c:	f003 0307 	and.w	r3, r3, #7
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d108      	bne.n	8002fa6 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	4610      	mov	r0, r2
 8002fa2:	f004 fc87 	bl	80078b4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3710      	adds	r7, #16
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	460b      	mov	r3, r1
 8002fc2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002fc4:	78fb      	ldrb	r3, [r7, #3]
 8002fc6:	f003 030f 	and.w	r3, r3, #15
 8002fca:	687a      	ldr	r2, [r7, #4]
 8002fcc:	7912      	ldrb	r2, [r2, #4]
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d901      	bls.n	8002fd6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e040      	b.n	8003058 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002fd6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	da0e      	bge.n	8002ffc <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002fde:	78fb      	ldrb	r3, [r7, #3]
 8002fe0:	f003 0207 	and.w	r2, r3, #7
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	4413      	add	r3, r2
 8002fea:	00db      	lsls	r3, r3, #3
 8002fec:	3310      	adds	r3, #16
 8002fee:	687a      	ldr	r2, [r7, #4]
 8002ff0:	4413      	add	r3, r2
 8002ff2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	705a      	strb	r2, [r3, #1]
 8002ffa:	e00e      	b.n	800301a <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ffc:	78fb      	ldrb	r3, [r7, #3]
 8002ffe:	f003 0207 	and.w	r2, r3, #7
 8003002:	4613      	mov	r3, r2
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	4413      	add	r3, r2
 8003008:	00db      	lsls	r3, r3, #3
 800300a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	4413      	add	r3, r2
 8003012:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2200      	movs	r2, #0
 8003018:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2200      	movs	r2, #0
 800301e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003020:	78fb      	ldrb	r3, [r7, #3]
 8003022:	f003 0307 	and.w	r3, r3, #7
 8003026:	b2da      	uxtb	r2, r3
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003032:	2b01      	cmp	r3, #1
 8003034:	d101      	bne.n	800303a <HAL_PCD_EP_ClrStall+0x82>
 8003036:	2302      	movs	r3, #2
 8003038:	e00e      	b.n	8003058 <HAL_PCD_EP_ClrStall+0xa0>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2201      	movs	r2, #1
 800303e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	68f9      	ldr	r1, [r7, #12]
 8003048:	4618      	mov	r0, r3
 800304a:	f004 fb50 	bl	80076ee <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	3710      	adds	r7, #16
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}

08003060 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b096      	sub	sp, #88	@ 0x58
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003068:	e3bb      	b.n	80037e2 <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003072:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003076:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800307a:	b2db      	uxtb	r3, r3
 800307c:	f003 030f 	and.w	r3, r3, #15
 8003080:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8003084:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003088:	2b00      	cmp	r3, #0
 800308a:	f040 8175 	bne.w	8003378 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800308e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003092:	f003 0310 	and.w	r3, r3, #16
 8003096:	2b00      	cmp	r3, #0
 8003098:	d14e      	bne.n	8003138 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	881b      	ldrh	r3, [r3, #0]
 80030a0:	b29b      	uxth	r3, r3
 80030a2:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80030a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030aa:	81fb      	strh	r3, [r7, #14]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	89fb      	ldrh	r3, [r7, #14]
 80030b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80030b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80030ba:	b29b      	uxth	r3, r3
 80030bc:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	3310      	adds	r3, #16
 80030c2:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030cc:	b29b      	uxth	r3, r3
 80030ce:	461a      	mov	r2, r3
 80030d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	00db      	lsls	r3, r3, #3
 80030d6:	4413      	add	r3, r2
 80030d8:	3302      	adds	r3, #2
 80030da:	005b      	lsls	r3, r3, #1
 80030dc:	687a      	ldr	r2, [r7, #4]
 80030de:	6812      	ldr	r2, [r2, #0]
 80030e0:	4413      	add	r3, r2
 80030e2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80030e6:	881b      	ldrh	r3, [r3, #0]
 80030e8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80030ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030ee:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80030f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030f2:	695a      	ldr	r2, [r3, #20]
 80030f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030f6:	69db      	ldr	r3, [r3, #28]
 80030f8:	441a      	add	r2, r3
 80030fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030fc:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80030fe:	2100      	movs	r1, #0
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f006 f9d2 	bl	80094aa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	7b5b      	ldrb	r3, [r3, #13]
 800310a:	b2db      	uxtb	r3, r3
 800310c:	2b00      	cmp	r3, #0
 800310e:	f000 8368 	beq.w	80037e2 <PCD_EP_ISR_Handler+0x782>
 8003112:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003114:	699b      	ldr	r3, [r3, #24]
 8003116:	2b00      	cmp	r3, #0
 8003118:	f040 8363 	bne.w	80037e2 <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	7b5b      	ldrb	r3, [r3, #13]
 8003120:	b2db      	uxtb	r3, r3
 8003122:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003126:	b2da      	uxtb	r2, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	735a      	strb	r2, [r3, #13]
 8003136:	e354      	b.n	80037e2 <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800313e:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	881b      	ldrh	r3, [r3, #0]
 8003146:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800314a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800314e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003152:	2b00      	cmp	r3, #0
 8003154:	d034      	beq.n	80031c0 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800315e:	b29b      	uxth	r3, r3
 8003160:	461a      	mov	r2, r3
 8003162:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003164:	781b      	ldrb	r3, [r3, #0]
 8003166:	00db      	lsls	r3, r3, #3
 8003168:	4413      	add	r3, r2
 800316a:	3306      	adds	r3, #6
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6812      	ldr	r2, [r2, #0]
 8003172:	4413      	add	r3, r2
 8003174:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003178:	881b      	ldrh	r3, [r3, #0]
 800317a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800317e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003180:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6818      	ldr	r0, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800318c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800318e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003190:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003192:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003194:	b29b      	uxth	r3, r3
 8003196:	f004 fbde 	bl	8007956 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	881b      	ldrh	r3, [r3, #0]
 80031a0:	b29a      	uxth	r2, r3
 80031a2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80031a6:	4013      	ands	r3, r2
 80031a8:	823b      	strh	r3, [r7, #16]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	8a3a      	ldrh	r2, [r7, #16]
 80031b0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80031b4:	b292      	uxth	r2, r2
 80031b6:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80031b8:	6878      	ldr	r0, [r7, #4]
 80031ba:	f006 f949 	bl	8009450 <HAL_PCD_SetupStageCallback>
 80031be:	e310      	b.n	80037e2 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80031c0:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	f280 830c 	bge.w	80037e2 <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	881b      	ldrh	r3, [r3, #0]
 80031d0:	b29a      	uxth	r2, r3
 80031d2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80031d6:	4013      	ands	r3, r2
 80031d8:	83fb      	strh	r3, [r7, #30]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	8bfa      	ldrh	r2, [r7, #30]
 80031e0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80031e4:	b292      	uxth	r2, r2
 80031e6:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	461a      	mov	r2, r3
 80031f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	00db      	lsls	r3, r3, #3
 80031fa:	4413      	add	r3, r2
 80031fc:	3306      	adds	r3, #6
 80031fe:	005b      	lsls	r3, r3, #1
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	6812      	ldr	r2, [r2, #0]
 8003204:	4413      	add	r3, r2
 8003206:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800320a:	881b      	ldrh	r3, [r3, #0]
 800320c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003210:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003212:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003214:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003216:	69db      	ldr	r3, [r3, #28]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d019      	beq.n	8003250 <PCD_EP_ISR_Handler+0x1f0>
 800321c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800321e:	695b      	ldr	r3, [r3, #20]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d015      	beq.n	8003250 <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6818      	ldr	r0, [r3, #0]
 8003228:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800322a:	6959      	ldr	r1, [r3, #20]
 800322c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800322e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003230:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003232:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003234:	b29b      	uxth	r3, r3
 8003236:	f004 fb8e 	bl	8007956 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800323a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800323c:	695a      	ldr	r2, [r3, #20]
 800323e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003240:	69db      	ldr	r3, [r3, #28]
 8003242:	441a      	add	r2, r3
 8003244:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003246:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003248:	2100      	movs	r1, #0
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f006 f912 	bl	8009474 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	881b      	ldrh	r3, [r3, #0]
 8003256:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800325a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800325e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003262:	2b00      	cmp	r3, #0
 8003264:	f040 82bd 	bne.w	80037e2 <PCD_EP_ISR_Handler+0x782>
 8003268:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800326c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003270:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003274:	f000 82b5 	beq.w	80037e2 <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	61bb      	str	r3, [r7, #24]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003286:	b29b      	uxth	r3, r3
 8003288:	461a      	mov	r2, r3
 800328a:	69bb      	ldr	r3, [r7, #24]
 800328c:	4413      	add	r3, r2
 800328e:	61bb      	str	r3, [r7, #24]
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003296:	617b      	str	r3, [r7, #20]
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	881b      	ldrh	r3, [r3, #0]
 800329c:	b29b      	uxth	r3, r3
 800329e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80032a2:	b29a      	uxth	r2, r3
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	801a      	strh	r2, [r3, #0]
 80032a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032aa:	691b      	ldr	r3, [r3, #16]
 80032ac:	2b3e      	cmp	r3, #62	@ 0x3e
 80032ae:	d91d      	bls.n	80032ec <PCD_EP_ISR_Handler+0x28c>
 80032b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032b2:	691b      	ldr	r3, [r3, #16]
 80032b4:	095b      	lsrs	r3, r3, #5
 80032b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80032b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032ba:	691b      	ldr	r3, [r3, #16]
 80032bc:	f003 031f 	and.w	r3, r3, #31
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d102      	bne.n	80032ca <PCD_EP_ISR_Handler+0x26a>
 80032c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032c6:	3b01      	subs	r3, #1
 80032c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	881b      	ldrh	r3, [r3, #0]
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032d2:	b29b      	uxth	r3, r3
 80032d4:	029b      	lsls	r3, r3, #10
 80032d6:	b29b      	uxth	r3, r3
 80032d8:	4313      	orrs	r3, r2
 80032da:	b29b      	uxth	r3, r3
 80032dc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80032e0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80032e4:	b29a      	uxth	r2, r3
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	801a      	strh	r2, [r3, #0]
 80032ea:	e026      	b.n	800333a <PCD_EP_ISR_Handler+0x2da>
 80032ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032ee:	691b      	ldr	r3, [r3, #16]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d10a      	bne.n	800330a <PCD_EP_ISR_Handler+0x2aa>
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	881b      	ldrh	r3, [r3, #0]
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80032fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003302:	b29a      	uxth	r2, r3
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	801a      	strh	r2, [r3, #0]
 8003308:	e017      	b.n	800333a <PCD_EP_ISR_Handler+0x2da>
 800330a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800330c:	691b      	ldr	r3, [r3, #16]
 800330e:	085b      	lsrs	r3, r3, #1
 8003310:	647b      	str	r3, [r7, #68]	@ 0x44
 8003312:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003314:	691b      	ldr	r3, [r3, #16]
 8003316:	f003 0301 	and.w	r3, r3, #1
 800331a:	2b00      	cmp	r3, #0
 800331c:	d002      	beq.n	8003324 <PCD_EP_ISR_Handler+0x2c4>
 800331e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003320:	3301      	adds	r3, #1
 8003322:	647b      	str	r3, [r7, #68]	@ 0x44
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	881b      	ldrh	r3, [r3, #0]
 8003328:	b29a      	uxth	r2, r3
 800332a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800332c:	b29b      	uxth	r3, r3
 800332e:	029b      	lsls	r3, r3, #10
 8003330:	b29b      	uxth	r3, r3
 8003332:	4313      	orrs	r3, r2
 8003334:	b29a      	uxth	r2, r3
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	881b      	ldrh	r3, [r3, #0]
 8003340:	b29b      	uxth	r3, r3
 8003342:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003346:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800334a:	827b      	strh	r3, [r7, #18]
 800334c:	8a7b      	ldrh	r3, [r7, #18]
 800334e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003352:	827b      	strh	r3, [r7, #18]
 8003354:	8a7b      	ldrh	r3, [r7, #18]
 8003356:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800335a:	827b      	strh	r3, [r7, #18]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	8a7b      	ldrh	r3, [r7, #18]
 8003362:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003366:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800336a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800336e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003372:	b29b      	uxth	r3, r3
 8003374:	8013      	strh	r3, [r2, #0]
 8003376:	e234      	b.n	80037e2 <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	461a      	mov	r2, r3
 800337e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	4413      	add	r3, r2
 8003386:	881b      	ldrh	r3, [r3, #0]
 8003388:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800338c:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8003390:	2b00      	cmp	r3, #0
 8003392:	f280 80fc 	bge.w	800358e <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	461a      	mov	r2, r3
 800339c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	4413      	add	r3, r2
 80033a4:	881b      	ldrh	r3, [r3, #0]
 80033a6:	b29a      	uxth	r2, r3
 80033a8:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80033ac:	4013      	ands	r3, r2
 80033ae:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	461a      	mov	r2, r3
 80033b8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80033bc:	009b      	lsls	r3, r3, #2
 80033be:	4413      	add	r3, r2
 80033c0:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 80033c4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80033c8:	b292      	uxth	r2, r2
 80033ca:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80033cc:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80033d0:	4613      	mov	r3, r2
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	4413      	add	r3, r2
 80033d6:	00db      	lsls	r3, r3, #3
 80033d8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	4413      	add	r3, r2
 80033e0:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80033e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033e4:	7b1b      	ldrb	r3, [r3, #12]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d125      	bne.n	8003436 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80033f2:	b29b      	uxth	r3, r3
 80033f4:	461a      	mov	r2, r3
 80033f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033f8:	781b      	ldrb	r3, [r3, #0]
 80033fa:	00db      	lsls	r3, r3, #3
 80033fc:	4413      	add	r3, r2
 80033fe:	3306      	adds	r3, #6
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	6812      	ldr	r2, [r2, #0]
 8003406:	4413      	add	r3, r2
 8003408:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800340c:	881b      	ldrh	r3, [r3, #0]
 800340e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003412:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8003416:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800341a:	2b00      	cmp	r3, #0
 800341c:	f000 8092 	beq.w	8003544 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6818      	ldr	r0, [r3, #0]
 8003424:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003426:	6959      	ldr	r1, [r3, #20]
 8003428:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800342a:	88da      	ldrh	r2, [r3, #6]
 800342c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003430:	f004 fa91 	bl	8007956 <USB_ReadPMA>
 8003434:	e086      	b.n	8003544 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003436:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003438:	78db      	ldrb	r3, [r3, #3]
 800343a:	2b02      	cmp	r3, #2
 800343c:	d10a      	bne.n	8003454 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800343e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003442:	461a      	mov	r2, r3
 8003444:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f000 f9d9 	bl	80037fe <HAL_PCD_EP_DB_Receive>
 800344c:	4603      	mov	r3, r0
 800344e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8003452:	e077      	b.n	8003544 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	461a      	mov	r2, r3
 800345a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	4413      	add	r3, r2
 8003462:	881b      	ldrh	r3, [r3, #0]
 8003464:	b29b      	uxth	r3, r3
 8003466:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800346a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800346e:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	461a      	mov	r2, r3
 8003478:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	441a      	add	r2, r3
 8003480:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8003484:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003488:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800348c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003490:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003494:	b29b      	uxth	r3, r3
 8003496:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	461a      	mov	r2, r3
 800349e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034a0:	781b      	ldrb	r3, [r3, #0]
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	4413      	add	r3, r2
 80034a6:	881b      	ldrh	r3, [r3, #0]
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d024      	beq.n	80034fc <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	461a      	mov	r2, r3
 80034be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034c0:	781b      	ldrb	r3, [r3, #0]
 80034c2:	00db      	lsls	r3, r3, #3
 80034c4:	4413      	add	r3, r2
 80034c6:	3302      	adds	r3, #2
 80034c8:	005b      	lsls	r3, r3, #1
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	6812      	ldr	r2, [r2, #0]
 80034ce:	4413      	add	r3, r2
 80034d0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80034d4:	881b      	ldrh	r3, [r3, #0]
 80034d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034da:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80034de:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d02e      	beq.n	8003544 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6818      	ldr	r0, [r3, #0]
 80034ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034ec:	6959      	ldr	r1, [r3, #20]
 80034ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034f0:	891a      	ldrh	r2, [r3, #8]
 80034f2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80034f6:	f004 fa2e 	bl	8007956 <USB_ReadPMA>
 80034fa:	e023      	b.n	8003544 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003504:	b29b      	uxth	r3, r3
 8003506:	461a      	mov	r2, r3
 8003508:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	00db      	lsls	r3, r3, #3
 800350e:	4413      	add	r3, r2
 8003510:	3306      	adds	r3, #6
 8003512:	005b      	lsls	r3, r3, #1
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	6812      	ldr	r2, [r2, #0]
 8003518:	4413      	add	r3, r2
 800351a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800351e:	881b      	ldrh	r3, [r3, #0]
 8003520:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003524:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8003528:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800352c:	2b00      	cmp	r3, #0
 800352e:	d009      	beq.n	8003544 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6818      	ldr	r0, [r3, #0]
 8003534:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003536:	6959      	ldr	r1, [r3, #20]
 8003538:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800353a:	895a      	ldrh	r2, [r3, #10]
 800353c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003540:	f004 fa09 	bl	8007956 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003544:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003546:	69da      	ldr	r2, [r3, #28]
 8003548:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800354c:	441a      	add	r2, r3
 800354e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003550:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003552:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003554:	695a      	ldr	r2, [r3, #20]
 8003556:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800355a:	441a      	add	r2, r3
 800355c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800355e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003560:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003562:	699b      	ldr	r3, [r3, #24]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d005      	beq.n	8003574 <PCD_EP_ISR_Handler+0x514>
 8003568:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 800356c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800356e:	691b      	ldr	r3, [r3, #16]
 8003570:	429a      	cmp	r2, r3
 8003572:	d206      	bcs.n	8003582 <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003574:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	4619      	mov	r1, r3
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f005 ff7a 	bl	8009474 <HAL_PCD_DataOutStageCallback>
 8003580:	e005      	b.n	800358e <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003588:	4618      	mov	r0, r3
 800358a:	f002 fcaf 	bl	8005eec <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800358e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003592:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003596:	2b00      	cmp	r3, #0
 8003598:	f000 8123 	beq.w	80037e2 <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 800359c:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80035a0:	4613      	mov	r3, r2
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	4413      	add	r3, r2
 80035a6:	00db      	lsls	r3, r3, #3
 80035a8:	3310      	adds	r3, #16
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	4413      	add	r3, r2
 80035ae:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	461a      	mov	r2, r3
 80035b6:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	4413      	add	r3, r2
 80035be:	881b      	ldrh	r3, [r3, #0]
 80035c0:	b29b      	uxth	r3, r3
 80035c2:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80035c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035ca:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	461a      	mov	r2, r3
 80035d4:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	441a      	add	r2, r3
 80035dc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80035e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80035e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80035ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035ee:	78db      	ldrb	r3, [r3, #3]
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	f040 80a2 	bne.w	800373a <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 80035f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035f8:	2200      	movs	r2, #0
 80035fa:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80035fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035fe:	7b1b      	ldrb	r3, [r3, #12]
 8003600:	2b00      	cmp	r3, #0
 8003602:	f000 8093 	beq.w	800372c <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003606:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800360a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800360e:	2b00      	cmp	r3, #0
 8003610:	d046      	beq.n	80036a0 <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003612:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003614:	785b      	ldrb	r3, [r3, #1]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d126      	bne.n	8003668 <PCD_EP_ISR_Handler+0x608>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003628:	b29b      	uxth	r3, r3
 800362a:	461a      	mov	r2, r3
 800362c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800362e:	4413      	add	r3, r2
 8003630:	627b      	str	r3, [r7, #36]	@ 0x24
 8003632:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003634:	781b      	ldrb	r3, [r3, #0]
 8003636:	011a      	lsls	r2, r3, #4
 8003638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800363a:	4413      	add	r3, r2
 800363c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003640:	623b      	str	r3, [r7, #32]
 8003642:	6a3b      	ldr	r3, [r7, #32]
 8003644:	881b      	ldrh	r3, [r3, #0]
 8003646:	b29b      	uxth	r3, r3
 8003648:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800364c:	b29a      	uxth	r2, r3
 800364e:	6a3b      	ldr	r3, [r7, #32]
 8003650:	801a      	strh	r2, [r3, #0]
 8003652:	6a3b      	ldr	r3, [r7, #32]
 8003654:	881b      	ldrh	r3, [r3, #0]
 8003656:	b29b      	uxth	r3, r3
 8003658:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800365c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003660:	b29a      	uxth	r2, r3
 8003662:	6a3b      	ldr	r3, [r7, #32]
 8003664:	801a      	strh	r2, [r3, #0]
 8003666:	e061      	b.n	800372c <PCD_EP_ISR_Handler+0x6cc>
 8003668:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800366a:	785b      	ldrb	r3, [r3, #1]
 800366c:	2b01      	cmp	r3, #1
 800366e:	d15d      	bne.n	800372c <PCD_EP_ISR_Handler+0x6cc>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800367e:	b29b      	uxth	r3, r3
 8003680:	461a      	mov	r2, r3
 8003682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003684:	4413      	add	r3, r2
 8003686:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003688:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	011a      	lsls	r2, r3, #4
 800368e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003690:	4413      	add	r3, r2
 8003692:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003696:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800369a:	2200      	movs	r2, #0
 800369c:	801a      	strh	r2, [r3, #0]
 800369e:	e045      	b.n	800372c <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80036a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036a8:	785b      	ldrb	r3, [r3, #1]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d126      	bne.n	80036fc <PCD_EP_ISR_Handler+0x69c>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80036bc:	b29b      	uxth	r3, r3
 80036be:	461a      	mov	r2, r3
 80036c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036c2:	4413      	add	r3, r2
 80036c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80036c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	011a      	lsls	r2, r3, #4
 80036cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036ce:	4413      	add	r3, r2
 80036d0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80036d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80036d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036d8:	881b      	ldrh	r3, [r3, #0]
 80036da:	b29b      	uxth	r3, r3
 80036dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036e0:	b29a      	uxth	r2, r3
 80036e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036e4:	801a      	strh	r2, [r3, #0]
 80036e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036e8:	881b      	ldrh	r3, [r3, #0]
 80036ea:	b29b      	uxth	r3, r3
 80036ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80036f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80036f4:	b29a      	uxth	r2, r3
 80036f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036f8:	801a      	strh	r2, [r3, #0]
 80036fa:	e017      	b.n	800372c <PCD_EP_ISR_Handler+0x6cc>
 80036fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036fe:	785b      	ldrb	r3, [r3, #1]
 8003700:	2b01      	cmp	r3, #1
 8003702:	d113      	bne.n	800372c <PCD_EP_ISR_Handler+0x6cc>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800370c:	b29b      	uxth	r3, r3
 800370e:	461a      	mov	r2, r3
 8003710:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003712:	4413      	add	r3, r2
 8003714:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003716:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	011a      	lsls	r2, r3, #4
 800371c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800371e:	4413      	add	r3, r2
 8003720:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003724:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003728:	2200      	movs	r2, #0
 800372a:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800372c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800372e:	781b      	ldrb	r3, [r3, #0]
 8003730:	4619      	mov	r1, r3
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f005 feb9 	bl	80094aa <HAL_PCD_DataInStageCallback>
 8003738:	e053      	b.n	80037e2 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800373a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800373e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003742:	2b00      	cmp	r3, #0
 8003744:	d146      	bne.n	80037d4 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800374e:	b29b      	uxth	r3, r3
 8003750:	461a      	mov	r2, r3
 8003752:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003754:	781b      	ldrb	r3, [r3, #0]
 8003756:	00db      	lsls	r3, r3, #3
 8003758:	4413      	add	r3, r2
 800375a:	3302      	adds	r3, #2
 800375c:	005b      	lsls	r3, r3, #1
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	6812      	ldr	r2, [r2, #0]
 8003762:	4413      	add	r3, r2
 8003764:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003768:	881b      	ldrh	r3, [r3, #0]
 800376a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800376e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8003772:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003774:	699a      	ldr	r2, [r3, #24]
 8003776:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800377a:	429a      	cmp	r2, r3
 800377c:	d907      	bls.n	800378e <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 800377e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003780:	699a      	ldr	r2, [r3, #24]
 8003782:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003786:	1ad2      	subs	r2, r2, r3
 8003788:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800378a:	619a      	str	r2, [r3, #24]
 800378c:	e002      	b.n	8003794 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 800378e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003790:	2200      	movs	r2, #0
 8003792:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003794:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003796:	699b      	ldr	r3, [r3, #24]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d106      	bne.n	80037aa <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800379c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	4619      	mov	r1, r3
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f005 fe81 	bl	80094aa <HAL_PCD_DataInStageCallback>
 80037a8:	e01b      	b.n	80037e2 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80037aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037ac:	695a      	ldr	r2, [r3, #20]
 80037ae:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80037b2:	441a      	add	r2, r3
 80037b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037b6:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80037b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037ba:	69da      	ldr	r2, [r3, #28]
 80037bc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80037c0:	441a      	add	r2, r3
 80037c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037c4:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80037cc:	4618      	mov	r0, r3
 80037ce:	f002 fb8d 	bl	8005eec <USB_EPStartXfer>
 80037d2:	e006      	b.n	80037e2 <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80037d4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80037d8:	461a      	mov	r2, r3
 80037da:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	f000 f91b 	bl	8003a18 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	b21b      	sxth	r3, r3
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	f6ff ac3b 	blt.w	800306a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80037f4:	2300      	movs	r3, #0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3758      	adds	r7, #88	@ 0x58
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b088      	sub	sp, #32
 8003802:	af00      	add	r7, sp, #0
 8003804:	60f8      	str	r0, [r7, #12]
 8003806:	60b9      	str	r1, [r7, #8]
 8003808:	4613      	mov	r3, r2
 800380a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800380c:	88fb      	ldrh	r3, [r7, #6]
 800380e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d07e      	beq.n	8003914 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800381e:	b29b      	uxth	r3, r3
 8003820:	461a      	mov	r2, r3
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	00db      	lsls	r3, r3, #3
 8003828:	4413      	add	r3, r2
 800382a:	3302      	adds	r3, #2
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	68fa      	ldr	r2, [r7, #12]
 8003830:	6812      	ldr	r2, [r2, #0]
 8003832:	4413      	add	r3, r2
 8003834:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003838:	881b      	ldrh	r3, [r3, #0]
 800383a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800383e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	699a      	ldr	r2, [r3, #24]
 8003844:	8b7b      	ldrh	r3, [r7, #26]
 8003846:	429a      	cmp	r2, r3
 8003848:	d306      	bcc.n	8003858 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	699a      	ldr	r2, [r3, #24]
 800384e:	8b7b      	ldrh	r3, [r7, #26]
 8003850:	1ad2      	subs	r2, r2, r3
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	619a      	str	r2, [r3, #24]
 8003856:	e002      	b.n	800385e <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	2200      	movs	r2, #0
 800385c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	699b      	ldr	r3, [r3, #24]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d123      	bne.n	80038ae <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	461a      	mov	r2, r3
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	009b      	lsls	r3, r3, #2
 8003872:	4413      	add	r3, r2
 8003874:	881b      	ldrh	r3, [r3, #0]
 8003876:	b29b      	uxth	r3, r3
 8003878:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800387c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003880:	833b      	strh	r3, [r7, #24]
 8003882:	8b3b      	ldrh	r3, [r7, #24]
 8003884:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003888:	833b      	strh	r3, [r7, #24]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	461a      	mov	r2, r3
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	441a      	add	r2, r3
 8003898:	8b3b      	ldrh	r3, [r7, #24]
 800389a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800389e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80038a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80038a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80038ae:	88fb      	ldrh	r3, [r7, #6]
 80038b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d01f      	beq.n	80038f8 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	461a      	mov	r2, r3
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	4413      	add	r3, r2
 80038c6:	881b      	ldrh	r3, [r3, #0]
 80038c8:	b29b      	uxth	r3, r3
 80038ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80038ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038d2:	82fb      	strh	r3, [r7, #22]
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	461a      	mov	r2, r3
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	441a      	add	r2, r3
 80038e2:	8afb      	ldrh	r3, [r7, #22]
 80038e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80038e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80038ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80038f0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80038f8:	8b7b      	ldrh	r3, [r7, #26]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	f000 8087 	beq.w	8003a0e <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6818      	ldr	r0, [r3, #0]
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	6959      	ldr	r1, [r3, #20]
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	891a      	ldrh	r2, [r3, #8]
 800390c:	8b7b      	ldrh	r3, [r7, #26]
 800390e:	f004 f822 	bl	8007956 <USB_ReadPMA>
 8003912:	e07c      	b.n	8003a0e <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800391c:	b29b      	uxth	r3, r3
 800391e:	461a      	mov	r2, r3
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	781b      	ldrb	r3, [r3, #0]
 8003924:	00db      	lsls	r3, r3, #3
 8003926:	4413      	add	r3, r2
 8003928:	3306      	adds	r3, #6
 800392a:	005b      	lsls	r3, r3, #1
 800392c:	68fa      	ldr	r2, [r7, #12]
 800392e:	6812      	ldr	r2, [r2, #0]
 8003930:	4413      	add	r3, r2
 8003932:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003936:	881b      	ldrh	r3, [r3, #0]
 8003938:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800393c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	699a      	ldr	r2, [r3, #24]
 8003942:	8b7b      	ldrh	r3, [r7, #26]
 8003944:	429a      	cmp	r2, r3
 8003946:	d306      	bcc.n	8003956 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	699a      	ldr	r2, [r3, #24]
 800394c:	8b7b      	ldrh	r3, [r7, #26]
 800394e:	1ad2      	subs	r2, r2, r3
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	619a      	str	r2, [r3, #24]
 8003954:	e002      	b.n	800395c <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	2200      	movs	r2, #0
 800395a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	699b      	ldr	r3, [r3, #24]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d123      	bne.n	80039ac <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	461a      	mov	r2, r3
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	781b      	ldrb	r3, [r3, #0]
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	4413      	add	r3, r2
 8003972:	881b      	ldrh	r3, [r3, #0]
 8003974:	b29b      	uxth	r3, r3
 8003976:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800397a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800397e:	83fb      	strh	r3, [r7, #30]
 8003980:	8bfb      	ldrh	r3, [r7, #30]
 8003982:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003986:	83fb      	strh	r3, [r7, #30]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	461a      	mov	r2, r3
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	781b      	ldrb	r3, [r3, #0]
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	441a      	add	r2, r3
 8003996:	8bfb      	ldrh	r3, [r7, #30]
 8003998:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800399c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80039a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80039a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80039ac:	88fb      	ldrh	r3, [r7, #6]
 80039ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d11f      	bne.n	80039f6 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	461a      	mov	r2, r3
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	781b      	ldrb	r3, [r3, #0]
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	4413      	add	r3, r2
 80039c4:	881b      	ldrh	r3, [r3, #0]
 80039c6:	b29b      	uxth	r3, r3
 80039c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80039cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039d0:	83bb      	strh	r3, [r7, #28]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	461a      	mov	r2, r3
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	781b      	ldrb	r3, [r3, #0]
 80039dc:	009b      	lsls	r3, r3, #2
 80039de:	441a      	add	r2, r3
 80039e0:	8bbb      	ldrh	r3, [r7, #28]
 80039e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80039e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80039ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80039ee:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80039f2:	b29b      	uxth	r3, r3
 80039f4:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80039f6:	8b7b      	ldrh	r3, [r7, #26]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d008      	beq.n	8003a0e <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6818      	ldr	r0, [r3, #0]
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	6959      	ldr	r1, [r3, #20]
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	895a      	ldrh	r2, [r3, #10]
 8003a08:	8b7b      	ldrh	r3, [r7, #26]
 8003a0a:	f003 ffa4 	bl	8007956 <USB_ReadPMA>
    }
  }

  return count;
 8003a0e:	8b7b      	ldrh	r3, [r7, #26]
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3720      	adds	r7, #32
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}

08003a18 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b0a4      	sub	sp, #144	@ 0x90
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	60f8      	str	r0, [r7, #12]
 8003a20:	60b9      	str	r1, [r7, #8]
 8003a22:	4613      	mov	r3, r2
 8003a24:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003a26:	88fb      	ldrh	r3, [r7, #6]
 8003a28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	f000 81dd 	beq.w	8003dec <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a3a:	b29b      	uxth	r3, r3
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	4413      	add	r3, r2
 8003a46:	3302      	adds	r3, #2
 8003a48:	005b      	lsls	r3, r3, #1
 8003a4a:	68fa      	ldr	r2, [r7, #12]
 8003a4c:	6812      	ldr	r2, [r2, #0]
 8003a4e:	4413      	add	r3, r2
 8003a50:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003a54:	881b      	ldrh	r3, [r3, #0]
 8003a56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a5a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	699a      	ldr	r2, [r3, #24]
 8003a62:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d907      	bls.n	8003a7a <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	699a      	ldr	r2, [r3, #24]
 8003a6e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003a72:	1ad2      	subs	r2, r2, r3
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	619a      	str	r2, [r3, #24]
 8003a78:	e002      	b.n	8003a80 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	f040 80b9 	bne.w	8003bfc <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	785b      	ldrb	r3, [r3, #1]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d126      	bne.n	8003ae0 <HAL_PCD_EP_DB_Transmit+0xc8>
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	461a      	mov	r2, r3
 8003aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003aa6:	4413      	add	r3, r2
 8003aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	011a      	lsls	r2, r3, #4
 8003ab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ab2:	4413      	add	r3, r2
 8003ab4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003abc:	881b      	ldrh	r3, [r3, #0]
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ac4:	b29a      	uxth	r2, r3
 8003ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ac8:	801a      	strh	r2, [r3, #0]
 8003aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003acc:	881b      	ldrh	r3, [r3, #0]
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ad4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003ad8:	b29a      	uxth	r2, r3
 8003ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003adc:	801a      	strh	r2, [r3, #0]
 8003ade:	e01a      	b.n	8003b16 <HAL_PCD_EP_DB_Transmit+0xfe>
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	785b      	ldrb	r3, [r3, #1]
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d116      	bne.n	8003b16 <HAL_PCD_EP_DB_Transmit+0xfe>
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	637b      	str	r3, [r7, #52]	@ 0x34
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	461a      	mov	r2, r3
 8003afa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003afc:	4413      	add	r3, r2
 8003afe:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	011a      	lsls	r2, r3, #4
 8003b06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b08:	4413      	add	r3, r2
 8003b0a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003b0e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b12:	2200      	movs	r2, #0
 8003b14:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	785b      	ldrb	r3, [r3, #1]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d126      	bne.n	8003b72 <HAL_PCD_EP_DB_Transmit+0x15a>
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	61fb      	str	r3, [r7, #28]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	461a      	mov	r2, r3
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	4413      	add	r3, r2
 8003b3a:	61fb      	str	r3, [r7, #28]
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	011a      	lsls	r2, r3, #4
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	4413      	add	r3, r2
 8003b46:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003b4a:	61bb      	str	r3, [r7, #24]
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	881b      	ldrh	r3, [r3, #0]
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b56:	b29a      	uxth	r2, r3
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	801a      	strh	r2, [r3, #0]
 8003b5c:	69bb      	ldr	r3, [r7, #24]
 8003b5e:	881b      	ldrh	r3, [r3, #0]
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003b66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003b6a:	b29a      	uxth	r2, r3
 8003b6c:	69bb      	ldr	r3, [r7, #24]
 8003b6e:	801a      	strh	r2, [r3, #0]
 8003b70:	e017      	b.n	8003ba2 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	785b      	ldrb	r3, [r3, #1]
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d113      	bne.n	8003ba2 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	461a      	mov	r2, r3
 8003b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b88:	4413      	add	r3, r2
 8003b8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	011a      	lsls	r2, r3, #4
 8003b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b94:	4413      	add	r3, r2
 8003b96:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003b9a:	623b      	str	r3, [r7, #32]
 8003b9c:	6a3b      	ldr	r3, [r7, #32]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	4619      	mov	r1, r3
 8003ba8:	68f8      	ldr	r0, [r7, #12]
 8003baa:	f005 fc7e 	bl	80094aa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003bae:	88fb      	ldrh	r3, [r7, #6]
 8003bb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	f000 82fc 	beq.w	80041b2 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	4413      	add	r3, r2
 8003bc8:	881b      	ldrh	r3, [r3, #0]
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003bd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bd4:	82fb      	strh	r3, [r7, #22]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	461a      	mov	r2, r3
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	781b      	ldrb	r3, [r3, #0]
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	441a      	add	r2, r3
 8003be4:	8afb      	ldrh	r3, [r7, #22]
 8003be6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003bea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003bee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003bf2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	8013      	strh	r3, [r2, #0]
 8003bfa:	e2da      	b.n	80041b2 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003bfc:	88fb      	ldrh	r3, [r7, #6]
 8003bfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d021      	beq.n	8003c4a <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	461a      	mov	r2, r3
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	781b      	ldrb	r3, [r3, #0]
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	4413      	add	r3, r2
 8003c14:	881b      	ldrh	r3, [r3, #0]
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c20:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	461a      	mov	r2, r3
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	781b      	ldrb	r3, [r3, #0]
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	441a      	add	r2, r3
 8003c32:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8003c36:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c3a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c3e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003c42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	f040 82ae 	bne.w	80041b2 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	695a      	ldr	r2, [r3, #20]
 8003c5a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003c5e:	441a      	add	r2, r3
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	69da      	ldr	r2, [r3, #28]
 8003c68:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003c6c:	441a      	add	r2, r3
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	6a1a      	ldr	r2, [r3, #32]
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	691b      	ldr	r3, [r3, #16]
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d30b      	bcc.n	8003c96 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	691b      	ldr	r3, [r3, #16]
 8003c82:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	6a1a      	ldr	r2, [r3, #32]
 8003c8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c8e:	1ad2      	subs	r2, r2, r3
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	621a      	str	r2, [r3, #32]
 8003c94:	e017      	b.n	8003cc6 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	6a1b      	ldr	r3, [r3, #32]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d108      	bne.n	8003cb0 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8003c9e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003ca2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003cae:	e00a      	b.n	8003cc6 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	785b      	ldrb	r3, [r3, #1]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d165      	bne.n	8003d9a <HAL_PCD_EP_DB_Transmit+0x382>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	461a      	mov	r2, r3
 8003ce0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ce2:	4413      	add	r3, r2
 8003ce4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	781b      	ldrb	r3, [r3, #0]
 8003cea:	011a      	lsls	r2, r3, #4
 8003cec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cee:	4413      	add	r3, r2
 8003cf0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003cf4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cf8:	881b      	ldrh	r3, [r3, #0]
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d00:	b29a      	uxth	r2, r3
 8003d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d04:	801a      	strh	r2, [r3, #0]
 8003d06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d0a:	2b3e      	cmp	r3, #62	@ 0x3e
 8003d0c:	d91d      	bls.n	8003d4a <HAL_PCD_EP_DB_Transmit+0x332>
 8003d0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d12:	095b      	lsrs	r3, r3, #5
 8003d14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d16:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d1a:	f003 031f 	and.w	r3, r3, #31
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d102      	bne.n	8003d28 <HAL_PCD_EP_DB_Transmit+0x310>
 8003d22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d24:	3b01      	subs	r3, #1
 8003d26:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d2a:	881b      	ldrh	r3, [r3, #0]
 8003d2c:	b29a      	uxth	r2, r3
 8003d2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	029b      	lsls	r3, r3, #10
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	4313      	orrs	r3, r2
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d42:	b29a      	uxth	r2, r3
 8003d44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d46:	801a      	strh	r2, [r3, #0]
 8003d48:	e044      	b.n	8003dd4 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003d4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d10a      	bne.n	8003d68 <HAL_PCD_EP_DB_Transmit+0x350>
 8003d52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d54:	881b      	ldrh	r3, [r3, #0]
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d60:	b29a      	uxth	r2, r3
 8003d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d64:	801a      	strh	r2, [r3, #0]
 8003d66:	e035      	b.n	8003dd4 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003d68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d6c:	085b      	lsrs	r3, r3, #1
 8003d6e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d70:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d74:	f003 0301 	and.w	r3, r3, #1
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d002      	beq.n	8003d82 <HAL_PCD_EP_DB_Transmit+0x36a>
 8003d7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d7e:	3301      	adds	r3, #1
 8003d80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d84:	881b      	ldrh	r3, [r3, #0]
 8003d86:	b29a      	uxth	r2, r3
 8003d88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	029b      	lsls	r3, r3, #10
 8003d8e:	b29b      	uxth	r3, r3
 8003d90:	4313      	orrs	r3, r2
 8003d92:	b29a      	uxth	r2, r3
 8003d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d96:	801a      	strh	r2, [r3, #0]
 8003d98:	e01c      	b.n	8003dd4 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	785b      	ldrb	r3, [r3, #1]
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d118      	bne.n	8003dd4 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	647b      	str	r3, [r7, #68]	@ 0x44
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003db0:	b29b      	uxth	r3, r3
 8003db2:	461a      	mov	r2, r3
 8003db4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003db6:	4413      	add	r3, r2
 8003db8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	781b      	ldrb	r3, [r3, #0]
 8003dbe:	011a      	lsls	r2, r3, #4
 8003dc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003dc2:	4413      	add	r3, r2
 8003dc4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003dc8:	643b      	str	r3, [r7, #64]	@ 0x40
 8003dca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003dce:	b29a      	uxth	r2, r3
 8003dd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003dd2:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6818      	ldr	r0, [r3, #0]
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	6959      	ldr	r1, [r3, #20]
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	891a      	ldrh	r2, [r3, #8]
 8003de0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003de4:	b29b      	uxth	r3, r3
 8003de6:	f003 fd70 	bl	80078ca <USB_WritePMA>
 8003dea:	e1e2      	b.n	80041b2 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	461a      	mov	r2, r3
 8003df8:	68bb      	ldr	r3, [r7, #8]
 8003dfa:	781b      	ldrb	r3, [r3, #0]
 8003dfc:	00db      	lsls	r3, r3, #3
 8003dfe:	4413      	add	r3, r2
 8003e00:	3306      	adds	r3, #6
 8003e02:	005b      	lsls	r3, r3, #1
 8003e04:	68fa      	ldr	r2, [r7, #12]
 8003e06:	6812      	ldr	r2, [r2, #0]
 8003e08:	4413      	add	r3, r2
 8003e0a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003e0e:	881b      	ldrh	r3, [r3, #0]
 8003e10:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e14:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	699a      	ldr	r2, [r3, #24]
 8003e1c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d307      	bcc.n	8003e34 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	699a      	ldr	r2, [r3, #24]
 8003e28:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003e2c:	1ad2      	subs	r2, r2, r3
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	619a      	str	r2, [r3, #24]
 8003e32:	e002      	b.n	8003e3a <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	2200      	movs	r2, #0
 8003e38:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003e3a:	68bb      	ldr	r3, [r7, #8]
 8003e3c:	699b      	ldr	r3, [r3, #24]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	f040 80c0 	bne.w	8003fc4 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	785b      	ldrb	r3, [r3, #1]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d126      	bne.n	8003e9a <HAL_PCD_EP_DB_Transmit+0x482>
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003e5a:	b29b      	uxth	r3, r3
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e60:	4413      	add	r3, r2
 8003e62:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	781b      	ldrb	r3, [r3, #0]
 8003e68:	011a      	lsls	r2, r3, #4
 8003e6a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e6c:	4413      	add	r3, r2
 8003e6e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003e72:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003e74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e76:	881b      	ldrh	r3, [r3, #0]
 8003e78:	b29b      	uxth	r3, r3
 8003e7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e7e:	b29a      	uxth	r2, r3
 8003e80:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e82:	801a      	strh	r2, [r3, #0]
 8003e84:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e86:	881b      	ldrh	r3, [r3, #0]
 8003e88:	b29b      	uxth	r3, r3
 8003e8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e92:	b29a      	uxth	r2, r3
 8003e94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e96:	801a      	strh	r2, [r3, #0]
 8003e98:	e01a      	b.n	8003ed0 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	785b      	ldrb	r3, [r3, #1]
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d116      	bne.n	8003ed0 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	667b      	str	r3, [r7, #100]	@ 0x64
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003eb0:	b29b      	uxth	r3, r3
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003eb6:	4413      	add	r3, r2
 8003eb8:	667b      	str	r3, [r7, #100]	@ 0x64
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	781b      	ldrb	r3, [r3, #0]
 8003ebe:	011a      	lsls	r2, r3, #4
 8003ec0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003ec2:	4413      	add	r3, r2
 8003ec4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003ec8:	663b      	str	r3, [r7, #96]	@ 0x60
 8003eca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ecc:	2200      	movs	r2, #0
 8003ece:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	677b      	str	r3, [r7, #116]	@ 0x74
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	785b      	ldrb	r3, [r3, #1]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d12b      	bne.n	8003f36 <HAL_PCD_EP_DB_Transmit+0x51e>
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003eec:	b29b      	uxth	r3, r3
 8003eee:	461a      	mov	r2, r3
 8003ef0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ef2:	4413      	add	r3, r2
 8003ef4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	781b      	ldrb	r3, [r3, #0]
 8003efa:	011a      	lsls	r2, r3, #4
 8003efc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003efe:	4413      	add	r3, r2
 8003f00:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003f04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003f08:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003f0c:	881b      	ldrh	r3, [r3, #0]
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f14:	b29a      	uxth	r2, r3
 8003f16:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003f1a:	801a      	strh	r2, [r3, #0]
 8003f1c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003f20:	881b      	ldrh	r3, [r3, #0]
 8003f22:	b29b      	uxth	r3, r3
 8003f24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003f32:	801a      	strh	r2, [r3, #0]
 8003f34:	e017      	b.n	8003f66 <HAL_PCD_EP_DB_Transmit+0x54e>
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	785b      	ldrb	r3, [r3, #1]
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d113      	bne.n	8003f66 <HAL_PCD_EP_DB_Transmit+0x54e>
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f46:	b29b      	uxth	r3, r3
 8003f48:	461a      	mov	r2, r3
 8003f4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f4c:	4413      	add	r3, r2
 8003f4e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	011a      	lsls	r2, r3, #4
 8003f56:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f58:	4413      	add	r3, r2
 8003f5a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003f5e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003f60:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003f62:	2200      	movs	r2, #0
 8003f64:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	781b      	ldrb	r3, [r3, #0]
 8003f6a:	4619      	mov	r1, r3
 8003f6c:	68f8      	ldr	r0, [r7, #12]
 8003f6e:	f005 fa9c 	bl	80094aa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003f72:	88fb      	ldrh	r3, [r7, #6]
 8003f74:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	f040 811a 	bne.w	80041b2 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	461a      	mov	r2, r3
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	781b      	ldrb	r3, [r3, #0]
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	4413      	add	r3, r2
 8003f8c:	881b      	ldrh	r3, [r3, #0]
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f98:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	781b      	ldrb	r3, [r3, #0]
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	441a      	add	r2, r3
 8003faa:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8003fae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003fb2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003fb6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003fba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	8013      	strh	r3, [r2, #0]
 8003fc2:	e0f6      	b.n	80041b2 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003fc4:	88fb      	ldrh	r3, [r7, #6]
 8003fc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d121      	bne.n	8004012 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	009b      	lsls	r3, r3, #2
 8003fda:	4413      	add	r3, r2
 8003fdc:	881b      	ldrh	r3, [r3, #0]
 8003fde:	b29b      	uxth	r3, r3
 8003fe0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003fe4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fe8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	781b      	ldrb	r3, [r3, #0]
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	441a      	add	r2, r3
 8003ffa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003ffe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004002:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004006:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800400a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800400e:	b29b      	uxth	r3, r3
 8004010:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004018:	2b01      	cmp	r3, #1
 800401a:	f040 80ca 	bne.w	80041b2 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	695a      	ldr	r2, [r3, #20]
 8004022:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004026:	441a      	add	r2, r3
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	69da      	ldr	r2, [r3, #28]
 8004030:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004034:	441a      	add	r2, r3
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	6a1a      	ldr	r2, [r3, #32]
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	691b      	ldr	r3, [r3, #16]
 8004042:	429a      	cmp	r2, r3
 8004044:	d30b      	bcc.n	800405e <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	691b      	ldr	r3, [r3, #16]
 800404a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	6a1a      	ldr	r2, [r3, #32]
 8004052:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004056:	1ad2      	subs	r2, r2, r3
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	621a      	str	r2, [r3, #32]
 800405c:	e017      	b.n	800408e <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	6a1b      	ldr	r3, [r3, #32]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d108      	bne.n	8004078 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8004066:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800406a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	2200      	movs	r2, #0
 8004072:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004076:	e00a      	b.n	800408e <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	6a1b      	ldr	r3, [r3, #32]
 800407c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	2200      	movs	r2, #0
 8004084:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	2200      	movs	r2, #0
 800408a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	657b      	str	r3, [r7, #84]	@ 0x54
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	785b      	ldrb	r3, [r3, #1]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d165      	bne.n	8004168 <HAL_PCD_EP_DB_Transmit+0x750>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	461a      	mov	r2, r3
 80040ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040b0:	4413      	add	r3, r2
 80040b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	011a      	lsls	r2, r3, #4
 80040ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040bc:	4413      	add	r3, r2
 80040be:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80040c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80040c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80040c6:	881b      	ldrh	r3, [r3, #0]
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040ce:	b29a      	uxth	r2, r3
 80040d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80040d2:	801a      	strh	r2, [r3, #0]
 80040d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040d8:	2b3e      	cmp	r3, #62	@ 0x3e
 80040da:	d91d      	bls.n	8004118 <HAL_PCD_EP_DB_Transmit+0x700>
 80040dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040e0:	095b      	lsrs	r3, r3, #5
 80040e2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80040e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040e8:	f003 031f 	and.w	r3, r3, #31
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d102      	bne.n	80040f6 <HAL_PCD_EP_DB_Transmit+0x6de>
 80040f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80040f2:	3b01      	subs	r3, #1
 80040f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80040f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80040f8:	881b      	ldrh	r3, [r3, #0]
 80040fa:	b29a      	uxth	r2, r3
 80040fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80040fe:	b29b      	uxth	r3, r3
 8004100:	029b      	lsls	r3, r3, #10
 8004102:	b29b      	uxth	r3, r3
 8004104:	4313      	orrs	r3, r2
 8004106:	b29b      	uxth	r3, r3
 8004108:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800410c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004110:	b29a      	uxth	r2, r3
 8004112:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004114:	801a      	strh	r2, [r3, #0]
 8004116:	e041      	b.n	800419c <HAL_PCD_EP_DB_Transmit+0x784>
 8004118:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800411c:	2b00      	cmp	r3, #0
 800411e:	d10a      	bne.n	8004136 <HAL_PCD_EP_DB_Transmit+0x71e>
 8004120:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004122:	881b      	ldrh	r3, [r3, #0]
 8004124:	b29b      	uxth	r3, r3
 8004126:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800412a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800412e:	b29a      	uxth	r2, r3
 8004130:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004132:	801a      	strh	r2, [r3, #0]
 8004134:	e032      	b.n	800419c <HAL_PCD_EP_DB_Transmit+0x784>
 8004136:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800413a:	085b      	lsrs	r3, r3, #1
 800413c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800413e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004142:	f003 0301 	and.w	r3, r3, #1
 8004146:	2b00      	cmp	r3, #0
 8004148:	d002      	beq.n	8004150 <HAL_PCD_EP_DB_Transmit+0x738>
 800414a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800414c:	3301      	adds	r3, #1
 800414e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004150:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004152:	881b      	ldrh	r3, [r3, #0]
 8004154:	b29a      	uxth	r2, r3
 8004156:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004158:	b29b      	uxth	r3, r3
 800415a:	029b      	lsls	r3, r3, #10
 800415c:	b29b      	uxth	r3, r3
 800415e:	4313      	orrs	r3, r2
 8004160:	b29a      	uxth	r2, r3
 8004162:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004164:	801a      	strh	r2, [r3, #0]
 8004166:	e019      	b.n	800419c <HAL_PCD_EP_DB_Transmit+0x784>
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	785b      	ldrb	r3, [r3, #1]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d115      	bne.n	800419c <HAL_PCD_EP_DB_Transmit+0x784>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004178:	b29b      	uxth	r3, r3
 800417a:	461a      	mov	r2, r3
 800417c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800417e:	4413      	add	r3, r2
 8004180:	657b      	str	r3, [r7, #84]	@ 0x54
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	781b      	ldrb	r3, [r3, #0]
 8004186:	011a      	lsls	r2, r3, #4
 8004188:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800418a:	4413      	add	r3, r2
 800418c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004190:	653b      	str	r3, [r7, #80]	@ 0x50
 8004192:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004196:	b29a      	uxth	r2, r3
 8004198:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800419a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6818      	ldr	r0, [r3, #0]
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	6959      	ldr	r1, [r3, #20]
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	895a      	ldrh	r2, [r3, #10]
 80041a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	f003 fb8c 	bl	80078ca <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	461a      	mov	r2, r3
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	4413      	add	r3, r2
 80041c0:	881b      	ldrh	r3, [r3, #0]
 80041c2:	b29b      	uxth	r3, r3
 80041c4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041cc:	82bb      	strh	r3, [r7, #20]
 80041ce:	8abb      	ldrh	r3, [r7, #20]
 80041d0:	f083 0310 	eor.w	r3, r3, #16
 80041d4:	82bb      	strh	r3, [r7, #20]
 80041d6:	8abb      	ldrh	r3, [r7, #20]
 80041d8:	f083 0320 	eor.w	r3, r3, #32
 80041dc:	82bb      	strh	r3, [r7, #20]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	461a      	mov	r2, r3
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	781b      	ldrb	r3, [r3, #0]
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	441a      	add	r2, r3
 80041ec:	8abb      	ldrh	r3, [r7, #20]
 80041ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80041f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80041f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80041fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041fe:	b29b      	uxth	r3, r3
 8004200:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004202:	2300      	movs	r3, #0
}
 8004204:	4618      	mov	r0, r3
 8004206:	3790      	adds	r7, #144	@ 0x90
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}

0800420c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800420c:	b480      	push	{r7}
 800420e:	b087      	sub	sp, #28
 8004210:	af00      	add	r7, sp, #0
 8004212:	60f8      	str	r0, [r7, #12]
 8004214:	607b      	str	r3, [r7, #4]
 8004216:	460b      	mov	r3, r1
 8004218:	817b      	strh	r3, [r7, #10]
 800421a:	4613      	mov	r3, r2
 800421c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800421e:	897b      	ldrh	r3, [r7, #10]
 8004220:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004224:	b29b      	uxth	r3, r3
 8004226:	2b00      	cmp	r3, #0
 8004228:	d00b      	beq.n	8004242 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800422a:	897b      	ldrh	r3, [r7, #10]
 800422c:	f003 0207 	and.w	r2, r3, #7
 8004230:	4613      	mov	r3, r2
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	4413      	add	r3, r2
 8004236:	00db      	lsls	r3, r3, #3
 8004238:	3310      	adds	r3, #16
 800423a:	68fa      	ldr	r2, [r7, #12]
 800423c:	4413      	add	r3, r2
 800423e:	617b      	str	r3, [r7, #20]
 8004240:	e009      	b.n	8004256 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004242:	897a      	ldrh	r2, [r7, #10]
 8004244:	4613      	mov	r3, r2
 8004246:	009b      	lsls	r3, r3, #2
 8004248:	4413      	add	r3, r2
 800424a:	00db      	lsls	r3, r3, #3
 800424c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004250:	68fa      	ldr	r2, [r7, #12]
 8004252:	4413      	add	r3, r2
 8004254:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004256:	893b      	ldrh	r3, [r7, #8]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d107      	bne.n	800426c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	2200      	movs	r2, #0
 8004260:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	b29a      	uxth	r2, r3
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	80da      	strh	r2, [r3, #6]
 800426a:	e00b      	b.n	8004284 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	2201      	movs	r2, #1
 8004270:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	b29a      	uxth	r2, r3
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	0c1b      	lsrs	r3, r3, #16
 800427e:	b29a      	uxth	r2, r3
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004284:	2300      	movs	r3, #0
}
 8004286:	4618      	mov	r0, r3
 8004288:	371c      	adds	r7, #28
 800428a:	46bd      	mov	sp, r7
 800428c:	bc80      	pop	{r7}
 800428e:	4770      	bx	lr

08004290 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b086      	sub	sp, #24
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d101      	bne.n	80042a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e272      	b.n	8004788 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	f000 8087 	beq.w	80043be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80042b0:	4b92      	ldr	r3, [pc, #584]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	f003 030c 	and.w	r3, r3, #12
 80042b8:	2b04      	cmp	r3, #4
 80042ba:	d00c      	beq.n	80042d6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80042bc:	4b8f      	ldr	r3, [pc, #572]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	f003 030c 	and.w	r3, r3, #12
 80042c4:	2b08      	cmp	r3, #8
 80042c6:	d112      	bne.n	80042ee <HAL_RCC_OscConfig+0x5e>
 80042c8:	4b8c      	ldr	r3, [pc, #560]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042d4:	d10b      	bne.n	80042ee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042d6:	4b89      	ldr	r3, [pc, #548]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d06c      	beq.n	80043bc <HAL_RCC_OscConfig+0x12c>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d168      	bne.n	80043bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e24c      	b.n	8004788 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042f6:	d106      	bne.n	8004306 <HAL_RCC_OscConfig+0x76>
 80042f8:	4b80      	ldr	r3, [pc, #512]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a7f      	ldr	r2, [pc, #508]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 80042fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004302:	6013      	str	r3, [r2, #0]
 8004304:	e02e      	b.n	8004364 <HAL_RCC_OscConfig+0xd4>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d10c      	bne.n	8004328 <HAL_RCC_OscConfig+0x98>
 800430e:	4b7b      	ldr	r3, [pc, #492]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a7a      	ldr	r2, [pc, #488]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 8004314:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004318:	6013      	str	r3, [r2, #0]
 800431a:	4b78      	ldr	r3, [pc, #480]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a77      	ldr	r2, [pc, #476]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 8004320:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004324:	6013      	str	r3, [r2, #0]
 8004326:	e01d      	b.n	8004364 <HAL_RCC_OscConfig+0xd4>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004330:	d10c      	bne.n	800434c <HAL_RCC_OscConfig+0xbc>
 8004332:	4b72      	ldr	r3, [pc, #456]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a71      	ldr	r2, [pc, #452]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 8004338:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800433c:	6013      	str	r3, [r2, #0]
 800433e:	4b6f      	ldr	r3, [pc, #444]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a6e      	ldr	r2, [pc, #440]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 8004344:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004348:	6013      	str	r3, [r2, #0]
 800434a:	e00b      	b.n	8004364 <HAL_RCC_OscConfig+0xd4>
 800434c:	4b6b      	ldr	r3, [pc, #428]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a6a      	ldr	r2, [pc, #424]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 8004352:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004356:	6013      	str	r3, [r2, #0]
 8004358:	4b68      	ldr	r3, [pc, #416]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a67      	ldr	r2, [pc, #412]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 800435e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004362:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d013      	beq.n	8004394 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800436c:	f7fc fe26 	bl	8000fbc <HAL_GetTick>
 8004370:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004372:	e008      	b.n	8004386 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004374:	f7fc fe22 	bl	8000fbc <HAL_GetTick>
 8004378:	4602      	mov	r2, r0
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	2b64      	cmp	r3, #100	@ 0x64
 8004380:	d901      	bls.n	8004386 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004382:	2303      	movs	r3, #3
 8004384:	e200      	b.n	8004788 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004386:	4b5d      	ldr	r3, [pc, #372]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d0f0      	beq.n	8004374 <HAL_RCC_OscConfig+0xe4>
 8004392:	e014      	b.n	80043be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004394:	f7fc fe12 	bl	8000fbc <HAL_GetTick>
 8004398:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800439a:	e008      	b.n	80043ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800439c:	f7fc fe0e 	bl	8000fbc <HAL_GetTick>
 80043a0:	4602      	mov	r2, r0
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	1ad3      	subs	r3, r2, r3
 80043a6:	2b64      	cmp	r3, #100	@ 0x64
 80043a8:	d901      	bls.n	80043ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e1ec      	b.n	8004788 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043ae:	4b53      	ldr	r3, [pc, #332]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d1f0      	bne.n	800439c <HAL_RCC_OscConfig+0x10c>
 80043ba:	e000      	b.n	80043be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0302 	and.w	r3, r3, #2
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d063      	beq.n	8004492 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80043ca:	4b4c      	ldr	r3, [pc, #304]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	f003 030c 	and.w	r3, r3, #12
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d00b      	beq.n	80043ee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80043d6:	4b49      	ldr	r3, [pc, #292]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	f003 030c 	and.w	r3, r3, #12
 80043de:	2b08      	cmp	r3, #8
 80043e0:	d11c      	bne.n	800441c <HAL_RCC_OscConfig+0x18c>
 80043e2:	4b46      	ldr	r3, [pc, #280]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d116      	bne.n	800441c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043ee:	4b43      	ldr	r3, [pc, #268]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 0302 	and.w	r3, r3, #2
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d005      	beq.n	8004406 <HAL_RCC_OscConfig+0x176>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	691b      	ldr	r3, [r3, #16]
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d001      	beq.n	8004406 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e1c0      	b.n	8004788 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004406:	4b3d      	ldr	r3, [pc, #244]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	00db      	lsls	r3, r3, #3
 8004414:	4939      	ldr	r1, [pc, #228]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 8004416:	4313      	orrs	r3, r2
 8004418:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800441a:	e03a      	b.n	8004492 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	691b      	ldr	r3, [r3, #16]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d020      	beq.n	8004466 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004424:	4b36      	ldr	r3, [pc, #216]	@ (8004500 <HAL_RCC_OscConfig+0x270>)
 8004426:	2201      	movs	r2, #1
 8004428:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800442a:	f7fc fdc7 	bl	8000fbc <HAL_GetTick>
 800442e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004430:	e008      	b.n	8004444 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004432:	f7fc fdc3 	bl	8000fbc <HAL_GetTick>
 8004436:	4602      	mov	r2, r0
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b02      	cmp	r3, #2
 800443e:	d901      	bls.n	8004444 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e1a1      	b.n	8004788 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004444:	4b2d      	ldr	r3, [pc, #180]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0302 	and.w	r3, r3, #2
 800444c:	2b00      	cmp	r3, #0
 800444e:	d0f0      	beq.n	8004432 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004450:	4b2a      	ldr	r3, [pc, #168]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	695b      	ldr	r3, [r3, #20]
 800445c:	00db      	lsls	r3, r3, #3
 800445e:	4927      	ldr	r1, [pc, #156]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 8004460:	4313      	orrs	r3, r2
 8004462:	600b      	str	r3, [r1, #0]
 8004464:	e015      	b.n	8004492 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004466:	4b26      	ldr	r3, [pc, #152]	@ (8004500 <HAL_RCC_OscConfig+0x270>)
 8004468:	2200      	movs	r2, #0
 800446a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800446c:	f7fc fda6 	bl	8000fbc <HAL_GetTick>
 8004470:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004472:	e008      	b.n	8004486 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004474:	f7fc fda2 	bl	8000fbc <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b02      	cmp	r3, #2
 8004480:	d901      	bls.n	8004486 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e180      	b.n	8004788 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004486:	4b1d      	ldr	r3, [pc, #116]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0302 	and.w	r3, r3, #2
 800448e:	2b00      	cmp	r3, #0
 8004490:	d1f0      	bne.n	8004474 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0308 	and.w	r3, r3, #8
 800449a:	2b00      	cmp	r3, #0
 800449c:	d03a      	beq.n	8004514 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	699b      	ldr	r3, [r3, #24]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d019      	beq.n	80044da <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044a6:	4b17      	ldr	r3, [pc, #92]	@ (8004504 <HAL_RCC_OscConfig+0x274>)
 80044a8:	2201      	movs	r2, #1
 80044aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044ac:	f7fc fd86 	bl	8000fbc <HAL_GetTick>
 80044b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044b2:	e008      	b.n	80044c6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044b4:	f7fc fd82 	bl	8000fbc <HAL_GetTick>
 80044b8:	4602      	mov	r2, r0
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	1ad3      	subs	r3, r2, r3
 80044be:	2b02      	cmp	r3, #2
 80044c0:	d901      	bls.n	80044c6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e160      	b.n	8004788 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044c6:	4b0d      	ldr	r3, [pc, #52]	@ (80044fc <HAL_RCC_OscConfig+0x26c>)
 80044c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ca:	f003 0302 	and.w	r3, r3, #2
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d0f0      	beq.n	80044b4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80044d2:	2001      	movs	r0, #1
 80044d4:	f000 face 	bl	8004a74 <RCC_Delay>
 80044d8:	e01c      	b.n	8004514 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044da:	4b0a      	ldr	r3, [pc, #40]	@ (8004504 <HAL_RCC_OscConfig+0x274>)
 80044dc:	2200      	movs	r2, #0
 80044de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044e0:	f7fc fd6c 	bl	8000fbc <HAL_GetTick>
 80044e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044e6:	e00f      	b.n	8004508 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044e8:	f7fc fd68 	bl	8000fbc <HAL_GetTick>
 80044ec:	4602      	mov	r2, r0
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	1ad3      	subs	r3, r2, r3
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d908      	bls.n	8004508 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80044f6:	2303      	movs	r3, #3
 80044f8:	e146      	b.n	8004788 <HAL_RCC_OscConfig+0x4f8>
 80044fa:	bf00      	nop
 80044fc:	40021000 	.word	0x40021000
 8004500:	42420000 	.word	0x42420000
 8004504:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004508:	4b92      	ldr	r3, [pc, #584]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 800450a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800450c:	f003 0302 	and.w	r3, r3, #2
 8004510:	2b00      	cmp	r3, #0
 8004512:	d1e9      	bne.n	80044e8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 0304 	and.w	r3, r3, #4
 800451c:	2b00      	cmp	r3, #0
 800451e:	f000 80a6 	beq.w	800466e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004522:	2300      	movs	r3, #0
 8004524:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004526:	4b8b      	ldr	r3, [pc, #556]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 8004528:	69db      	ldr	r3, [r3, #28]
 800452a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d10d      	bne.n	800454e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004532:	4b88      	ldr	r3, [pc, #544]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 8004534:	69db      	ldr	r3, [r3, #28]
 8004536:	4a87      	ldr	r2, [pc, #540]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 8004538:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800453c:	61d3      	str	r3, [r2, #28]
 800453e:	4b85      	ldr	r3, [pc, #532]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 8004540:	69db      	ldr	r3, [r3, #28]
 8004542:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004546:	60bb      	str	r3, [r7, #8]
 8004548:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800454a:	2301      	movs	r3, #1
 800454c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800454e:	4b82      	ldr	r3, [pc, #520]	@ (8004758 <HAL_RCC_OscConfig+0x4c8>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004556:	2b00      	cmp	r3, #0
 8004558:	d118      	bne.n	800458c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800455a:	4b7f      	ldr	r3, [pc, #508]	@ (8004758 <HAL_RCC_OscConfig+0x4c8>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a7e      	ldr	r2, [pc, #504]	@ (8004758 <HAL_RCC_OscConfig+0x4c8>)
 8004560:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004564:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004566:	f7fc fd29 	bl	8000fbc <HAL_GetTick>
 800456a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800456c:	e008      	b.n	8004580 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800456e:	f7fc fd25 	bl	8000fbc <HAL_GetTick>
 8004572:	4602      	mov	r2, r0
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	1ad3      	subs	r3, r2, r3
 8004578:	2b64      	cmp	r3, #100	@ 0x64
 800457a:	d901      	bls.n	8004580 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800457c:	2303      	movs	r3, #3
 800457e:	e103      	b.n	8004788 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004580:	4b75      	ldr	r3, [pc, #468]	@ (8004758 <HAL_RCC_OscConfig+0x4c8>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004588:	2b00      	cmp	r3, #0
 800458a:	d0f0      	beq.n	800456e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	2b01      	cmp	r3, #1
 8004592:	d106      	bne.n	80045a2 <HAL_RCC_OscConfig+0x312>
 8004594:	4b6f      	ldr	r3, [pc, #444]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 8004596:	6a1b      	ldr	r3, [r3, #32]
 8004598:	4a6e      	ldr	r2, [pc, #440]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 800459a:	f043 0301 	orr.w	r3, r3, #1
 800459e:	6213      	str	r3, [r2, #32]
 80045a0:	e02d      	b.n	80045fe <HAL_RCC_OscConfig+0x36e>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d10c      	bne.n	80045c4 <HAL_RCC_OscConfig+0x334>
 80045aa:	4b6a      	ldr	r3, [pc, #424]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	4a69      	ldr	r2, [pc, #420]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 80045b0:	f023 0301 	bic.w	r3, r3, #1
 80045b4:	6213      	str	r3, [r2, #32]
 80045b6:	4b67      	ldr	r3, [pc, #412]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 80045b8:	6a1b      	ldr	r3, [r3, #32]
 80045ba:	4a66      	ldr	r2, [pc, #408]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 80045bc:	f023 0304 	bic.w	r3, r3, #4
 80045c0:	6213      	str	r3, [r2, #32]
 80045c2:	e01c      	b.n	80045fe <HAL_RCC_OscConfig+0x36e>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	2b05      	cmp	r3, #5
 80045ca:	d10c      	bne.n	80045e6 <HAL_RCC_OscConfig+0x356>
 80045cc:	4b61      	ldr	r3, [pc, #388]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 80045ce:	6a1b      	ldr	r3, [r3, #32]
 80045d0:	4a60      	ldr	r2, [pc, #384]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 80045d2:	f043 0304 	orr.w	r3, r3, #4
 80045d6:	6213      	str	r3, [r2, #32]
 80045d8:	4b5e      	ldr	r3, [pc, #376]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 80045da:	6a1b      	ldr	r3, [r3, #32]
 80045dc:	4a5d      	ldr	r2, [pc, #372]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 80045de:	f043 0301 	orr.w	r3, r3, #1
 80045e2:	6213      	str	r3, [r2, #32]
 80045e4:	e00b      	b.n	80045fe <HAL_RCC_OscConfig+0x36e>
 80045e6:	4b5b      	ldr	r3, [pc, #364]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	4a5a      	ldr	r2, [pc, #360]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 80045ec:	f023 0301 	bic.w	r3, r3, #1
 80045f0:	6213      	str	r3, [r2, #32]
 80045f2:	4b58      	ldr	r3, [pc, #352]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 80045f4:	6a1b      	ldr	r3, [r3, #32]
 80045f6:	4a57      	ldr	r2, [pc, #348]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 80045f8:	f023 0304 	bic.w	r3, r3, #4
 80045fc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d015      	beq.n	8004632 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004606:	f7fc fcd9 	bl	8000fbc <HAL_GetTick>
 800460a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800460c:	e00a      	b.n	8004624 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800460e:	f7fc fcd5 	bl	8000fbc <HAL_GetTick>
 8004612:	4602      	mov	r2, r0
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	f241 3288 	movw	r2, #5000	@ 0x1388
 800461c:	4293      	cmp	r3, r2
 800461e:	d901      	bls.n	8004624 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004620:	2303      	movs	r3, #3
 8004622:	e0b1      	b.n	8004788 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004624:	4b4b      	ldr	r3, [pc, #300]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 8004626:	6a1b      	ldr	r3, [r3, #32]
 8004628:	f003 0302 	and.w	r3, r3, #2
 800462c:	2b00      	cmp	r3, #0
 800462e:	d0ee      	beq.n	800460e <HAL_RCC_OscConfig+0x37e>
 8004630:	e014      	b.n	800465c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004632:	f7fc fcc3 	bl	8000fbc <HAL_GetTick>
 8004636:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004638:	e00a      	b.n	8004650 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800463a:	f7fc fcbf 	bl	8000fbc <HAL_GetTick>
 800463e:	4602      	mov	r2, r0
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	1ad3      	subs	r3, r2, r3
 8004644:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004648:	4293      	cmp	r3, r2
 800464a:	d901      	bls.n	8004650 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800464c:	2303      	movs	r3, #3
 800464e:	e09b      	b.n	8004788 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004650:	4b40      	ldr	r3, [pc, #256]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 8004652:	6a1b      	ldr	r3, [r3, #32]
 8004654:	f003 0302 	and.w	r3, r3, #2
 8004658:	2b00      	cmp	r3, #0
 800465a:	d1ee      	bne.n	800463a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800465c:	7dfb      	ldrb	r3, [r7, #23]
 800465e:	2b01      	cmp	r3, #1
 8004660:	d105      	bne.n	800466e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004662:	4b3c      	ldr	r3, [pc, #240]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 8004664:	69db      	ldr	r3, [r3, #28]
 8004666:	4a3b      	ldr	r2, [pc, #236]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 8004668:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800466c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	69db      	ldr	r3, [r3, #28]
 8004672:	2b00      	cmp	r3, #0
 8004674:	f000 8087 	beq.w	8004786 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004678:	4b36      	ldr	r3, [pc, #216]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	f003 030c 	and.w	r3, r3, #12
 8004680:	2b08      	cmp	r3, #8
 8004682:	d061      	beq.n	8004748 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	69db      	ldr	r3, [r3, #28]
 8004688:	2b02      	cmp	r3, #2
 800468a:	d146      	bne.n	800471a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800468c:	4b33      	ldr	r3, [pc, #204]	@ (800475c <HAL_RCC_OscConfig+0x4cc>)
 800468e:	2200      	movs	r2, #0
 8004690:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004692:	f7fc fc93 	bl	8000fbc <HAL_GetTick>
 8004696:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004698:	e008      	b.n	80046ac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800469a:	f7fc fc8f 	bl	8000fbc <HAL_GetTick>
 800469e:	4602      	mov	r2, r0
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	1ad3      	subs	r3, r2, r3
 80046a4:	2b02      	cmp	r3, #2
 80046a6:	d901      	bls.n	80046ac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e06d      	b.n	8004788 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046ac:	4b29      	ldr	r3, [pc, #164]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d1f0      	bne.n	800469a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6a1b      	ldr	r3, [r3, #32]
 80046bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046c0:	d108      	bne.n	80046d4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80046c2:	4b24      	ldr	r3, [pc, #144]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	4921      	ldr	r1, [pc, #132]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 80046d0:	4313      	orrs	r3, r2
 80046d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046d4:	4b1f      	ldr	r3, [pc, #124]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6a19      	ldr	r1, [r3, #32]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e4:	430b      	orrs	r3, r1
 80046e6:	491b      	ldr	r1, [pc, #108]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 80046e8:	4313      	orrs	r3, r2
 80046ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046ec:	4b1b      	ldr	r3, [pc, #108]	@ (800475c <HAL_RCC_OscConfig+0x4cc>)
 80046ee:	2201      	movs	r2, #1
 80046f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046f2:	f7fc fc63 	bl	8000fbc <HAL_GetTick>
 80046f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80046f8:	e008      	b.n	800470c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046fa:	f7fc fc5f 	bl	8000fbc <HAL_GetTick>
 80046fe:	4602      	mov	r2, r0
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	2b02      	cmp	r3, #2
 8004706:	d901      	bls.n	800470c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004708:	2303      	movs	r3, #3
 800470a:	e03d      	b.n	8004788 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800470c:	4b11      	ldr	r3, [pc, #68]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004714:	2b00      	cmp	r3, #0
 8004716:	d0f0      	beq.n	80046fa <HAL_RCC_OscConfig+0x46a>
 8004718:	e035      	b.n	8004786 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800471a:	4b10      	ldr	r3, [pc, #64]	@ (800475c <HAL_RCC_OscConfig+0x4cc>)
 800471c:	2200      	movs	r2, #0
 800471e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004720:	f7fc fc4c 	bl	8000fbc <HAL_GetTick>
 8004724:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004726:	e008      	b.n	800473a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004728:	f7fc fc48 	bl	8000fbc <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	2b02      	cmp	r3, #2
 8004734:	d901      	bls.n	800473a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004736:	2303      	movs	r3, #3
 8004738:	e026      	b.n	8004788 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800473a:	4b06      	ldr	r3, [pc, #24]	@ (8004754 <HAL_RCC_OscConfig+0x4c4>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004742:	2b00      	cmp	r3, #0
 8004744:	d1f0      	bne.n	8004728 <HAL_RCC_OscConfig+0x498>
 8004746:	e01e      	b.n	8004786 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	69db      	ldr	r3, [r3, #28]
 800474c:	2b01      	cmp	r3, #1
 800474e:	d107      	bne.n	8004760 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e019      	b.n	8004788 <HAL_RCC_OscConfig+0x4f8>
 8004754:	40021000 	.word	0x40021000
 8004758:	40007000 	.word	0x40007000
 800475c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004760:	4b0b      	ldr	r3, [pc, #44]	@ (8004790 <HAL_RCC_OscConfig+0x500>)
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a1b      	ldr	r3, [r3, #32]
 8004770:	429a      	cmp	r2, r3
 8004772:	d106      	bne.n	8004782 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800477e:	429a      	cmp	r2, r3
 8004780:	d001      	beq.n	8004786 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e000      	b.n	8004788 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004786:	2300      	movs	r3, #0
}
 8004788:	4618      	mov	r0, r3
 800478a:	3718      	adds	r7, #24
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}
 8004790:	40021000 	.word	0x40021000

08004794 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d101      	bne.n	80047a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e0d0      	b.n	800494a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80047a8:	4b6a      	ldr	r3, [pc, #424]	@ (8004954 <HAL_RCC_ClockConfig+0x1c0>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0307 	and.w	r3, r3, #7
 80047b0:	683a      	ldr	r2, [r7, #0]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d910      	bls.n	80047d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047b6:	4b67      	ldr	r3, [pc, #412]	@ (8004954 <HAL_RCC_ClockConfig+0x1c0>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f023 0207 	bic.w	r2, r3, #7
 80047be:	4965      	ldr	r1, [pc, #404]	@ (8004954 <HAL_RCC_ClockConfig+0x1c0>)
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047c6:	4b63      	ldr	r3, [pc, #396]	@ (8004954 <HAL_RCC_ClockConfig+0x1c0>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 0307 	and.w	r3, r3, #7
 80047ce:	683a      	ldr	r2, [r7, #0]
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d001      	beq.n	80047d8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	e0b8      	b.n	800494a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0302 	and.w	r3, r3, #2
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d020      	beq.n	8004826 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 0304 	and.w	r3, r3, #4
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d005      	beq.n	80047fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047f0:	4b59      	ldr	r3, [pc, #356]	@ (8004958 <HAL_RCC_ClockConfig+0x1c4>)
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	4a58      	ldr	r2, [pc, #352]	@ (8004958 <HAL_RCC_ClockConfig+0x1c4>)
 80047f6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80047fa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 0308 	and.w	r3, r3, #8
 8004804:	2b00      	cmp	r3, #0
 8004806:	d005      	beq.n	8004814 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004808:	4b53      	ldr	r3, [pc, #332]	@ (8004958 <HAL_RCC_ClockConfig+0x1c4>)
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	4a52      	ldr	r2, [pc, #328]	@ (8004958 <HAL_RCC_ClockConfig+0x1c4>)
 800480e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004812:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004814:	4b50      	ldr	r3, [pc, #320]	@ (8004958 <HAL_RCC_ClockConfig+0x1c4>)
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	494d      	ldr	r1, [pc, #308]	@ (8004958 <HAL_RCC_ClockConfig+0x1c4>)
 8004822:	4313      	orrs	r3, r2
 8004824:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 0301 	and.w	r3, r3, #1
 800482e:	2b00      	cmp	r3, #0
 8004830:	d040      	beq.n	80048b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	2b01      	cmp	r3, #1
 8004838:	d107      	bne.n	800484a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800483a:	4b47      	ldr	r3, [pc, #284]	@ (8004958 <HAL_RCC_ClockConfig+0x1c4>)
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d115      	bne.n	8004872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e07f      	b.n	800494a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	2b02      	cmp	r3, #2
 8004850:	d107      	bne.n	8004862 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004852:	4b41      	ldr	r3, [pc, #260]	@ (8004958 <HAL_RCC_ClockConfig+0x1c4>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d109      	bne.n	8004872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e073      	b.n	800494a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004862:	4b3d      	ldr	r3, [pc, #244]	@ (8004958 <HAL_RCC_ClockConfig+0x1c4>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 0302 	and.w	r3, r3, #2
 800486a:	2b00      	cmp	r3, #0
 800486c:	d101      	bne.n	8004872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e06b      	b.n	800494a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004872:	4b39      	ldr	r3, [pc, #228]	@ (8004958 <HAL_RCC_ClockConfig+0x1c4>)
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	f023 0203 	bic.w	r2, r3, #3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	4936      	ldr	r1, [pc, #216]	@ (8004958 <HAL_RCC_ClockConfig+0x1c4>)
 8004880:	4313      	orrs	r3, r2
 8004882:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004884:	f7fc fb9a 	bl	8000fbc <HAL_GetTick>
 8004888:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800488a:	e00a      	b.n	80048a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800488c:	f7fc fb96 	bl	8000fbc <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	f241 3288 	movw	r2, #5000	@ 0x1388
 800489a:	4293      	cmp	r3, r2
 800489c:	d901      	bls.n	80048a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800489e:	2303      	movs	r3, #3
 80048a0:	e053      	b.n	800494a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048a2:	4b2d      	ldr	r3, [pc, #180]	@ (8004958 <HAL_RCC_ClockConfig+0x1c4>)
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	f003 020c 	and.w	r2, r3, #12
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d1eb      	bne.n	800488c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80048b4:	4b27      	ldr	r3, [pc, #156]	@ (8004954 <HAL_RCC_ClockConfig+0x1c0>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0307 	and.w	r3, r3, #7
 80048bc:	683a      	ldr	r2, [r7, #0]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d210      	bcs.n	80048e4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048c2:	4b24      	ldr	r3, [pc, #144]	@ (8004954 <HAL_RCC_ClockConfig+0x1c0>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f023 0207 	bic.w	r2, r3, #7
 80048ca:	4922      	ldr	r1, [pc, #136]	@ (8004954 <HAL_RCC_ClockConfig+0x1c0>)
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048d2:	4b20      	ldr	r3, [pc, #128]	@ (8004954 <HAL_RCC_ClockConfig+0x1c0>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0307 	and.w	r3, r3, #7
 80048da:	683a      	ldr	r2, [r7, #0]
 80048dc:	429a      	cmp	r2, r3
 80048de:	d001      	beq.n	80048e4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e032      	b.n	800494a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f003 0304 	and.w	r3, r3, #4
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d008      	beq.n	8004902 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048f0:	4b19      	ldr	r3, [pc, #100]	@ (8004958 <HAL_RCC_ClockConfig+0x1c4>)
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	4916      	ldr	r1, [pc, #88]	@ (8004958 <HAL_RCC_ClockConfig+0x1c4>)
 80048fe:	4313      	orrs	r3, r2
 8004900:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 0308 	and.w	r3, r3, #8
 800490a:	2b00      	cmp	r3, #0
 800490c:	d009      	beq.n	8004922 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800490e:	4b12      	ldr	r3, [pc, #72]	@ (8004958 <HAL_RCC_ClockConfig+0x1c4>)
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	691b      	ldr	r3, [r3, #16]
 800491a:	00db      	lsls	r3, r3, #3
 800491c:	490e      	ldr	r1, [pc, #56]	@ (8004958 <HAL_RCC_ClockConfig+0x1c4>)
 800491e:	4313      	orrs	r3, r2
 8004920:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004922:	f000 f821 	bl	8004968 <HAL_RCC_GetSysClockFreq>
 8004926:	4602      	mov	r2, r0
 8004928:	4b0b      	ldr	r3, [pc, #44]	@ (8004958 <HAL_RCC_ClockConfig+0x1c4>)
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	091b      	lsrs	r3, r3, #4
 800492e:	f003 030f 	and.w	r3, r3, #15
 8004932:	490a      	ldr	r1, [pc, #40]	@ (800495c <HAL_RCC_ClockConfig+0x1c8>)
 8004934:	5ccb      	ldrb	r3, [r1, r3]
 8004936:	fa22 f303 	lsr.w	r3, r2, r3
 800493a:	4a09      	ldr	r2, [pc, #36]	@ (8004960 <HAL_RCC_ClockConfig+0x1cc>)
 800493c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800493e:	4b09      	ldr	r3, [pc, #36]	@ (8004964 <HAL_RCC_ClockConfig+0x1d0>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4618      	mov	r0, r3
 8004944:	f7fc faf8 	bl	8000f38 <HAL_InitTick>

  return HAL_OK;
 8004948:	2300      	movs	r3, #0
}
 800494a:	4618      	mov	r0, r3
 800494c:	3710      	adds	r7, #16
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop
 8004954:	40022000 	.word	0x40022000
 8004958:	40021000 	.word	0x40021000
 800495c:	0800a1f4 	.word	0x0800a1f4
 8004960:	20000008 	.word	0x20000008
 8004964:	2000000c 	.word	0x2000000c

08004968 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004968:	b480      	push	{r7}
 800496a:	b087      	sub	sp, #28
 800496c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800496e:	2300      	movs	r3, #0
 8004970:	60fb      	str	r3, [r7, #12]
 8004972:	2300      	movs	r3, #0
 8004974:	60bb      	str	r3, [r7, #8]
 8004976:	2300      	movs	r3, #0
 8004978:	617b      	str	r3, [r7, #20]
 800497a:	2300      	movs	r3, #0
 800497c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800497e:	2300      	movs	r3, #0
 8004980:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004982:	4b1e      	ldr	r3, [pc, #120]	@ (80049fc <HAL_RCC_GetSysClockFreq+0x94>)
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f003 030c 	and.w	r3, r3, #12
 800498e:	2b04      	cmp	r3, #4
 8004990:	d002      	beq.n	8004998 <HAL_RCC_GetSysClockFreq+0x30>
 8004992:	2b08      	cmp	r3, #8
 8004994:	d003      	beq.n	800499e <HAL_RCC_GetSysClockFreq+0x36>
 8004996:	e027      	b.n	80049e8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004998:	4b19      	ldr	r3, [pc, #100]	@ (8004a00 <HAL_RCC_GetSysClockFreq+0x98>)
 800499a:	613b      	str	r3, [r7, #16]
      break;
 800499c:	e027      	b.n	80049ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	0c9b      	lsrs	r3, r3, #18
 80049a2:	f003 030f 	and.w	r3, r3, #15
 80049a6:	4a17      	ldr	r2, [pc, #92]	@ (8004a04 <HAL_RCC_GetSysClockFreq+0x9c>)
 80049a8:	5cd3      	ldrb	r3, [r2, r3]
 80049aa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d010      	beq.n	80049d8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80049b6:	4b11      	ldr	r3, [pc, #68]	@ (80049fc <HAL_RCC_GetSysClockFreq+0x94>)
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	0c5b      	lsrs	r3, r3, #17
 80049bc:	f003 0301 	and.w	r3, r3, #1
 80049c0:	4a11      	ldr	r2, [pc, #68]	@ (8004a08 <HAL_RCC_GetSysClockFreq+0xa0>)
 80049c2:	5cd3      	ldrb	r3, [r2, r3]
 80049c4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a0d      	ldr	r2, [pc, #52]	@ (8004a00 <HAL_RCC_GetSysClockFreq+0x98>)
 80049ca:	fb03 f202 	mul.w	r2, r3, r2
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80049d4:	617b      	str	r3, [r7, #20]
 80049d6:	e004      	b.n	80049e2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	4a0c      	ldr	r2, [pc, #48]	@ (8004a0c <HAL_RCC_GetSysClockFreq+0xa4>)
 80049dc:	fb02 f303 	mul.w	r3, r2, r3
 80049e0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	613b      	str	r3, [r7, #16]
      break;
 80049e6:	e002      	b.n	80049ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80049e8:	4b05      	ldr	r3, [pc, #20]	@ (8004a00 <HAL_RCC_GetSysClockFreq+0x98>)
 80049ea:	613b      	str	r3, [r7, #16]
      break;
 80049ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049ee:	693b      	ldr	r3, [r7, #16]
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	371c      	adds	r7, #28
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bc80      	pop	{r7}
 80049f8:	4770      	bx	lr
 80049fa:	bf00      	nop
 80049fc:	40021000 	.word	0x40021000
 8004a00:	007a1200 	.word	0x007a1200
 8004a04:	0800a20c 	.word	0x0800a20c
 8004a08:	0800a21c 	.word	0x0800a21c
 8004a0c:	003d0900 	.word	0x003d0900

08004a10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a10:	b480      	push	{r7}
 8004a12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a14:	4b02      	ldr	r3, [pc, #8]	@ (8004a20 <HAL_RCC_GetHCLKFreq+0x10>)
 8004a16:	681b      	ldr	r3, [r3, #0]
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bc80      	pop	{r7}
 8004a1e:	4770      	bx	lr
 8004a20:	20000008 	.word	0x20000008

08004a24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a28:	f7ff fff2 	bl	8004a10 <HAL_RCC_GetHCLKFreq>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	4b05      	ldr	r3, [pc, #20]	@ (8004a44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	0a1b      	lsrs	r3, r3, #8
 8004a34:	f003 0307 	and.w	r3, r3, #7
 8004a38:	4903      	ldr	r1, [pc, #12]	@ (8004a48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a3a:	5ccb      	ldrb	r3, [r1, r3]
 8004a3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	bd80      	pop	{r7, pc}
 8004a44:	40021000 	.word	0x40021000
 8004a48:	0800a204 	.word	0x0800a204

08004a4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004a50:	f7ff ffde 	bl	8004a10 <HAL_RCC_GetHCLKFreq>
 8004a54:	4602      	mov	r2, r0
 8004a56:	4b05      	ldr	r3, [pc, #20]	@ (8004a6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	0adb      	lsrs	r3, r3, #11
 8004a5c:	f003 0307 	and.w	r3, r3, #7
 8004a60:	4903      	ldr	r1, [pc, #12]	@ (8004a70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a62:	5ccb      	ldrb	r3, [r1, r3]
 8004a64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	40021000 	.word	0x40021000
 8004a70:	0800a204 	.word	0x0800a204

08004a74 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b085      	sub	sp, #20
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004aa8 <RCC_Delay+0x34>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a0a      	ldr	r2, [pc, #40]	@ (8004aac <RCC_Delay+0x38>)
 8004a82:	fba2 2303 	umull	r2, r3, r2, r3
 8004a86:	0a5b      	lsrs	r3, r3, #9
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	fb02 f303 	mul.w	r3, r2, r3
 8004a8e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004a90:	bf00      	nop
  }
  while (Delay --);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	1e5a      	subs	r2, r3, #1
 8004a96:	60fa      	str	r2, [r7, #12]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d1f9      	bne.n	8004a90 <RCC_Delay+0x1c>
}
 8004a9c:	bf00      	nop
 8004a9e:	bf00      	nop
 8004aa0:	3714      	adds	r7, #20
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bc80      	pop	{r7}
 8004aa6:	4770      	bx	lr
 8004aa8:	20000008 	.word	0x20000008
 8004aac:	10624dd3 	.word	0x10624dd3

08004ab0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b086      	sub	sp, #24
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	613b      	str	r3, [r7, #16]
 8004abc:	2300      	movs	r3, #0
 8004abe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 0301 	and.w	r3, r3, #1
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d07d      	beq.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004acc:	2300      	movs	r3, #0
 8004ace:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ad0:	4b4f      	ldr	r3, [pc, #316]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ad2:	69db      	ldr	r3, [r3, #28]
 8004ad4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d10d      	bne.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004adc:	4b4c      	ldr	r3, [pc, #304]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ade:	69db      	ldr	r3, [r3, #28]
 8004ae0:	4a4b      	ldr	r2, [pc, #300]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ae2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ae6:	61d3      	str	r3, [r2, #28]
 8004ae8:	4b49      	ldr	r3, [pc, #292]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004aea:	69db      	ldr	r3, [r3, #28]
 8004aec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004af0:	60bb      	str	r3, [r7, #8]
 8004af2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004af4:	2301      	movs	r3, #1
 8004af6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004af8:	4b46      	ldr	r3, [pc, #280]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d118      	bne.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b04:	4b43      	ldr	r3, [pc, #268]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a42      	ldr	r2, [pc, #264]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b0e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b10:	f7fc fa54 	bl	8000fbc <HAL_GetTick>
 8004b14:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b16:	e008      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b18:	f7fc fa50 	bl	8000fbc <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	2b64      	cmp	r3, #100	@ 0x64
 8004b24:	d901      	bls.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e06d      	b.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b2a:	4b3a      	ldr	r3, [pc, #232]	@ (8004c14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d0f0      	beq.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004b36:	4b36      	ldr	r3, [pc, #216]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b38:	6a1b      	ldr	r3, [r3, #32]
 8004b3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b3e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d02e      	beq.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b4e:	68fa      	ldr	r2, [r7, #12]
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d027      	beq.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b54:	4b2e      	ldr	r3, [pc, #184]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b56:	6a1b      	ldr	r3, [r3, #32]
 8004b58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b5c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b5e:	4b2e      	ldr	r3, [pc, #184]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004b60:	2201      	movs	r2, #1
 8004b62:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004b64:	4b2c      	ldr	r3, [pc, #176]	@ (8004c18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004b66:	2200      	movs	r2, #0
 8004b68:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004b6a:	4a29      	ldr	r2, [pc, #164]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f003 0301 	and.w	r3, r3, #1
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d014      	beq.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b7a:	f7fc fa1f 	bl	8000fbc <HAL_GetTick>
 8004b7e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b80:	e00a      	b.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b82:	f7fc fa1b 	bl	8000fbc <HAL_GetTick>
 8004b86:	4602      	mov	r2, r0
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d901      	bls.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004b94:	2303      	movs	r3, #3
 8004b96:	e036      	b.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b98:	4b1d      	ldr	r3, [pc, #116]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b9a:	6a1b      	ldr	r3, [r3, #32]
 8004b9c:	f003 0302 	and.w	r3, r3, #2
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d0ee      	beq.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ba4:	4b1a      	ldr	r3, [pc, #104]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ba6:	6a1b      	ldr	r3, [r3, #32]
 8004ba8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	4917      	ldr	r1, [pc, #92]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004bb6:	7dfb      	ldrb	r3, [r7, #23]
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d105      	bne.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bbc:	4b14      	ldr	r3, [pc, #80]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bbe:	69db      	ldr	r3, [r3, #28]
 8004bc0:	4a13      	ldr	r2, [pc, #76]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bc6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 0302 	and.w	r3, r3, #2
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d008      	beq.n	8004be6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004bd4:	4b0e      	ldr	r3, [pc, #56]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	490b      	ldr	r1, [pc, #44]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004be2:	4313      	orrs	r3, r2
 8004be4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 0310 	and.w	r3, r3, #16
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d008      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004bf2:	4b07      	ldr	r3, [pc, #28]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	4904      	ldr	r1, [pc, #16]	@ (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c00:	4313      	orrs	r3, r2
 8004c02:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3718      	adds	r7, #24
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	40021000 	.word	0x40021000
 8004c14:	40007000 	.word	0x40007000
 8004c18:	42420440 	.word	0x42420440

08004c1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b082      	sub	sp, #8
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d101      	bne.n	8004c2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e041      	b.n	8004cb2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d106      	bne.n	8004c48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	f7fc f88c 	bl	8000d60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	3304      	adds	r3, #4
 8004c58:	4619      	mov	r1, r3
 8004c5a:	4610      	mov	r0, r2
 8004c5c:	f000 f8f4 	bl	8004e48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2201      	movs	r2, #1
 8004c64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2201      	movs	r2, #1
 8004c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004cb0:	2300      	movs	r3, #0
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3708      	adds	r7, #8
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}

08004cba <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004cba:	b580      	push	{r7, lr}
 8004cbc:	b084      	sub	sp, #16
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	6078      	str	r0, [r7, #4]
 8004cc2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d101      	bne.n	8004cd6 <HAL_TIM_ConfigClockSource+0x1c>
 8004cd2:	2302      	movs	r3, #2
 8004cd4:	e0b4      	b.n	8004e40 <HAL_TIM_ConfigClockSource+0x186>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2201      	movs	r2, #1
 8004cda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2202      	movs	r2, #2
 8004ce2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004cf4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004cfc:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68ba      	ldr	r2, [r7, #8]
 8004d04:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d0e:	d03e      	beq.n	8004d8e <HAL_TIM_ConfigClockSource+0xd4>
 8004d10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d14:	f200 8087 	bhi.w	8004e26 <HAL_TIM_ConfigClockSource+0x16c>
 8004d18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d1c:	f000 8086 	beq.w	8004e2c <HAL_TIM_ConfigClockSource+0x172>
 8004d20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d24:	d87f      	bhi.n	8004e26 <HAL_TIM_ConfigClockSource+0x16c>
 8004d26:	2b70      	cmp	r3, #112	@ 0x70
 8004d28:	d01a      	beq.n	8004d60 <HAL_TIM_ConfigClockSource+0xa6>
 8004d2a:	2b70      	cmp	r3, #112	@ 0x70
 8004d2c:	d87b      	bhi.n	8004e26 <HAL_TIM_ConfigClockSource+0x16c>
 8004d2e:	2b60      	cmp	r3, #96	@ 0x60
 8004d30:	d050      	beq.n	8004dd4 <HAL_TIM_ConfigClockSource+0x11a>
 8004d32:	2b60      	cmp	r3, #96	@ 0x60
 8004d34:	d877      	bhi.n	8004e26 <HAL_TIM_ConfigClockSource+0x16c>
 8004d36:	2b50      	cmp	r3, #80	@ 0x50
 8004d38:	d03c      	beq.n	8004db4 <HAL_TIM_ConfigClockSource+0xfa>
 8004d3a:	2b50      	cmp	r3, #80	@ 0x50
 8004d3c:	d873      	bhi.n	8004e26 <HAL_TIM_ConfigClockSource+0x16c>
 8004d3e:	2b40      	cmp	r3, #64	@ 0x40
 8004d40:	d058      	beq.n	8004df4 <HAL_TIM_ConfigClockSource+0x13a>
 8004d42:	2b40      	cmp	r3, #64	@ 0x40
 8004d44:	d86f      	bhi.n	8004e26 <HAL_TIM_ConfigClockSource+0x16c>
 8004d46:	2b30      	cmp	r3, #48	@ 0x30
 8004d48:	d064      	beq.n	8004e14 <HAL_TIM_ConfigClockSource+0x15a>
 8004d4a:	2b30      	cmp	r3, #48	@ 0x30
 8004d4c:	d86b      	bhi.n	8004e26 <HAL_TIM_ConfigClockSource+0x16c>
 8004d4e:	2b20      	cmp	r3, #32
 8004d50:	d060      	beq.n	8004e14 <HAL_TIM_ConfigClockSource+0x15a>
 8004d52:	2b20      	cmp	r3, #32
 8004d54:	d867      	bhi.n	8004e26 <HAL_TIM_ConfigClockSource+0x16c>
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d05c      	beq.n	8004e14 <HAL_TIM_ConfigClockSource+0x15a>
 8004d5a:	2b10      	cmp	r3, #16
 8004d5c:	d05a      	beq.n	8004e14 <HAL_TIM_ConfigClockSource+0x15a>
 8004d5e:	e062      	b.n	8004e26 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d70:	f000 f94f 	bl	8005012 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004d82:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	68ba      	ldr	r2, [r7, #8]
 8004d8a:	609a      	str	r2, [r3, #8]
      break;
 8004d8c:	e04f      	b.n	8004e2e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004d9e:	f000 f938 	bl	8005012 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	689a      	ldr	r2, [r3, #8]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004db0:	609a      	str	r2, [r3, #8]
      break;
 8004db2:	e03c      	b.n	8004e2e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	f000 f8af 	bl	8004f24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	2150      	movs	r1, #80	@ 0x50
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f000 f906 	bl	8004fde <TIM_ITRx_SetConfig>
      break;
 8004dd2:	e02c      	b.n	8004e2e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004de0:	461a      	mov	r2, r3
 8004de2:	f000 f8cd 	bl	8004f80 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2160      	movs	r1, #96	@ 0x60
 8004dec:	4618      	mov	r0, r3
 8004dee:	f000 f8f6 	bl	8004fde <TIM_ITRx_SetConfig>
      break;
 8004df2:	e01c      	b.n	8004e2e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e00:	461a      	mov	r2, r3
 8004e02:	f000 f88f 	bl	8004f24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	2140      	movs	r1, #64	@ 0x40
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f000 f8e6 	bl	8004fde <TIM_ITRx_SetConfig>
      break;
 8004e12:	e00c      	b.n	8004e2e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4619      	mov	r1, r3
 8004e1e:	4610      	mov	r0, r2
 8004e20:	f000 f8dd 	bl	8004fde <TIM_ITRx_SetConfig>
      break;
 8004e24:	e003      	b.n	8004e2e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	73fb      	strb	r3, [r7, #15]
      break;
 8004e2a:	e000      	b.n	8004e2e <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004e2c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2201      	movs	r2, #1
 8004e32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	3710      	adds	r7, #16
 8004e44:	46bd      	mov	sp, r7
 8004e46:	bd80      	pop	{r7, pc}

08004e48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b085      	sub	sp, #20
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
 8004e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	4a2f      	ldr	r2, [pc, #188]	@ (8004f18 <TIM_Base_SetConfig+0xd0>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d00b      	beq.n	8004e78 <TIM_Base_SetConfig+0x30>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e66:	d007      	beq.n	8004e78 <TIM_Base_SetConfig+0x30>
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a2c      	ldr	r2, [pc, #176]	@ (8004f1c <TIM_Base_SetConfig+0xd4>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d003      	beq.n	8004e78 <TIM_Base_SetConfig+0x30>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4a2b      	ldr	r2, [pc, #172]	@ (8004f20 <TIM_Base_SetConfig+0xd8>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d108      	bne.n	8004e8a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	68fa      	ldr	r2, [r7, #12]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a22      	ldr	r2, [pc, #136]	@ (8004f18 <TIM_Base_SetConfig+0xd0>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d00b      	beq.n	8004eaa <TIM_Base_SetConfig+0x62>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e98:	d007      	beq.n	8004eaa <TIM_Base_SetConfig+0x62>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4a1f      	ldr	r2, [pc, #124]	@ (8004f1c <TIM_Base_SetConfig+0xd4>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d003      	beq.n	8004eaa <TIM_Base_SetConfig+0x62>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a1e      	ldr	r2, [pc, #120]	@ (8004f20 <TIM_Base_SetConfig+0xd8>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d108      	bne.n	8004ebc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004eb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	695b      	ldr	r3, [r3, #20]
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	68fa      	ldr	r2, [r7, #12]
 8004ece:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	689a      	ldr	r2, [r3, #8]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	4a0d      	ldr	r2, [pc, #52]	@ (8004f18 <TIM_Base_SetConfig+0xd0>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d103      	bne.n	8004ef0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	691a      	ldr	r2, [r3, #16]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	691b      	ldr	r3, [r3, #16]
 8004efa:	f003 0301 	and.w	r3, r3, #1
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d005      	beq.n	8004f0e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	691b      	ldr	r3, [r3, #16]
 8004f06:	f023 0201 	bic.w	r2, r3, #1
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	611a      	str	r2, [r3, #16]
  }
}
 8004f0e:	bf00      	nop
 8004f10:	3714      	adds	r7, #20
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bc80      	pop	{r7}
 8004f16:	4770      	bx	lr
 8004f18:	40012c00 	.word	0x40012c00
 8004f1c:	40000400 	.word	0x40000400
 8004f20:	40000800 	.word	0x40000800

08004f24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b087      	sub	sp, #28
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	60f8      	str	r0, [r7, #12]
 8004f2c:	60b9      	str	r1, [r7, #8]
 8004f2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	6a1b      	ldr	r3, [r3, #32]
 8004f34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	f023 0201 	bic.w	r2, r3, #1
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	699b      	ldr	r3, [r3, #24]
 8004f46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004f4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	011b      	lsls	r3, r3, #4
 8004f54:	693a      	ldr	r2, [r7, #16]
 8004f56:	4313      	orrs	r3, r2
 8004f58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	f023 030a 	bic.w	r3, r3, #10
 8004f60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f62:	697a      	ldr	r2, [r7, #20]
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	693a      	ldr	r2, [r7, #16]
 8004f6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	697a      	ldr	r2, [r7, #20]
 8004f74:	621a      	str	r2, [r3, #32]
}
 8004f76:	bf00      	nop
 8004f78:	371c      	adds	r7, #28
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bc80      	pop	{r7}
 8004f7e:	4770      	bx	lr

08004f80 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b087      	sub	sp, #28
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	60f8      	str	r0, [r7, #12]
 8004f88:	60b9      	str	r1, [r7, #8]
 8004f8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6a1b      	ldr	r3, [r3, #32]
 8004f90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	6a1b      	ldr	r3, [r3, #32]
 8004f96:	f023 0210 	bic.w	r2, r3, #16
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	699b      	ldr	r3, [r3, #24]
 8004fa2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004faa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	031b      	lsls	r3, r3, #12
 8004fb0:	693a      	ldr	r2, [r7, #16]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004fbc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	011b      	lsls	r3, r3, #4
 8004fc2:	697a      	ldr	r2, [r7, #20]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	693a      	ldr	r2, [r7, #16]
 8004fcc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	697a      	ldr	r2, [r7, #20]
 8004fd2:	621a      	str	r2, [r3, #32]
}
 8004fd4:	bf00      	nop
 8004fd6:	371c      	adds	r7, #28
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bc80      	pop	{r7}
 8004fdc:	4770      	bx	lr

08004fde <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fde:	b480      	push	{r7}
 8004fe0:	b085      	sub	sp, #20
 8004fe2:	af00      	add	r7, sp, #0
 8004fe4:	6078      	str	r0, [r7, #4]
 8004fe6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ff4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ff6:	683a      	ldr	r2, [r7, #0]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	f043 0307 	orr.w	r3, r3, #7
 8005000:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	68fa      	ldr	r2, [r7, #12]
 8005006:	609a      	str	r2, [r3, #8]
}
 8005008:	bf00      	nop
 800500a:	3714      	adds	r7, #20
 800500c:	46bd      	mov	sp, r7
 800500e:	bc80      	pop	{r7}
 8005010:	4770      	bx	lr

08005012 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005012:	b480      	push	{r7}
 8005014:	b087      	sub	sp, #28
 8005016:	af00      	add	r7, sp, #0
 8005018:	60f8      	str	r0, [r7, #12]
 800501a:	60b9      	str	r1, [r7, #8]
 800501c:	607a      	str	r2, [r7, #4]
 800501e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800502c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	021a      	lsls	r2, r3, #8
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	431a      	orrs	r2, r3
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	4313      	orrs	r3, r2
 800503a:	697a      	ldr	r2, [r7, #20]
 800503c:	4313      	orrs	r3, r2
 800503e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	697a      	ldr	r2, [r7, #20]
 8005044:	609a      	str	r2, [r3, #8]
}
 8005046:	bf00      	nop
 8005048:	371c      	adds	r7, #28
 800504a:	46bd      	mov	sp, r7
 800504c:	bc80      	pop	{r7}
 800504e:	4770      	bx	lr

08005050 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005050:	b480      	push	{r7}
 8005052:	b085      	sub	sp, #20
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005060:	2b01      	cmp	r3, #1
 8005062:	d101      	bne.n	8005068 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005064:	2302      	movs	r3, #2
 8005066:	e046      	b.n	80050f6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2201      	movs	r2, #1
 800506c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2202      	movs	r2, #2
 8005074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800508e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	68fa      	ldr	r2, [r7, #12]
 8005096:	4313      	orrs	r3, r2
 8005098:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a16      	ldr	r2, [pc, #88]	@ (8005100 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d00e      	beq.n	80050ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050b4:	d009      	beq.n	80050ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a12      	ldr	r2, [pc, #72]	@ (8005104 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d004      	beq.n	80050ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a10      	ldr	r2, [pc, #64]	@ (8005108 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d10c      	bne.n	80050e4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	68ba      	ldr	r2, [r7, #8]
 80050d8:	4313      	orrs	r3, r2
 80050da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	68ba      	ldr	r2, [r7, #8]
 80050e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2201      	movs	r2, #1
 80050e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80050f4:	2300      	movs	r3, #0
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3714      	adds	r7, #20
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bc80      	pop	{r7}
 80050fe:	4770      	bx	lr
 8005100:	40012c00 	.word	0x40012c00
 8005104:	40000400 	.word	0x40000400
 8005108:	40000800 	.word	0x40000800

0800510c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b082      	sub	sp, #8
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d101      	bne.n	800511e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e042      	b.n	80051a4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005124:	b2db      	uxtb	r3, r3
 8005126:	2b00      	cmp	r3, #0
 8005128:	d106      	bne.n	8005138 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2200      	movs	r2, #0
 800512e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f7fb fe32 	bl	8000d9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2224      	movs	r2, #36	@ 0x24
 800513c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	68da      	ldr	r2, [r3, #12]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800514e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005150:	6878      	ldr	r0, [r7, #4]
 8005152:	f000 f82b 	bl	80051ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	691a      	ldr	r2, [r3, #16]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005164:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	695a      	ldr	r2, [r3, #20]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005174:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	68da      	ldr	r2, [r3, #12]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005184:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2220      	movs	r2, #32
 8005190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2220      	movs	r2, #32
 8005198:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2200      	movs	r2, #0
 80051a0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80051a2:	2300      	movs	r3, #0
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3708      	adds	r7, #8
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	691b      	ldr	r3, [r3, #16]
 80051ba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	68da      	ldr	r2, [r3, #12]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	430a      	orrs	r2, r1
 80051c8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	689a      	ldr	r2, [r3, #8]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	691b      	ldr	r3, [r3, #16]
 80051d2:	431a      	orrs	r2, r3
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	695b      	ldr	r3, [r3, #20]
 80051d8:	4313      	orrs	r3, r2
 80051da:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	68db      	ldr	r3, [r3, #12]
 80051e2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80051e6:	f023 030c 	bic.w	r3, r3, #12
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	6812      	ldr	r2, [r2, #0]
 80051ee:	68b9      	ldr	r1, [r7, #8]
 80051f0:	430b      	orrs	r3, r1
 80051f2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	695b      	ldr	r3, [r3, #20]
 80051fa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	699a      	ldr	r2, [r3, #24]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	430a      	orrs	r2, r1
 8005208:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a2c      	ldr	r2, [pc, #176]	@ (80052c0 <UART_SetConfig+0x114>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d103      	bne.n	800521c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005214:	f7ff fc1a 	bl	8004a4c <HAL_RCC_GetPCLK2Freq>
 8005218:	60f8      	str	r0, [r7, #12]
 800521a:	e002      	b.n	8005222 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800521c:	f7ff fc02 	bl	8004a24 <HAL_RCC_GetPCLK1Freq>
 8005220:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	4613      	mov	r3, r2
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	4413      	add	r3, r2
 800522a:	009a      	lsls	r2, r3, #2
 800522c:	441a      	add	r2, r3
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	fbb2 f3f3 	udiv	r3, r2, r3
 8005238:	4a22      	ldr	r2, [pc, #136]	@ (80052c4 <UART_SetConfig+0x118>)
 800523a:	fba2 2303 	umull	r2, r3, r2, r3
 800523e:	095b      	lsrs	r3, r3, #5
 8005240:	0119      	lsls	r1, r3, #4
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	4613      	mov	r3, r2
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	4413      	add	r3, r2
 800524a:	009a      	lsls	r2, r3, #2
 800524c:	441a      	add	r2, r3
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	fbb2 f2f3 	udiv	r2, r2, r3
 8005258:	4b1a      	ldr	r3, [pc, #104]	@ (80052c4 <UART_SetConfig+0x118>)
 800525a:	fba3 0302 	umull	r0, r3, r3, r2
 800525e:	095b      	lsrs	r3, r3, #5
 8005260:	2064      	movs	r0, #100	@ 0x64
 8005262:	fb00 f303 	mul.w	r3, r0, r3
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	011b      	lsls	r3, r3, #4
 800526a:	3332      	adds	r3, #50	@ 0x32
 800526c:	4a15      	ldr	r2, [pc, #84]	@ (80052c4 <UART_SetConfig+0x118>)
 800526e:	fba2 2303 	umull	r2, r3, r2, r3
 8005272:	095b      	lsrs	r3, r3, #5
 8005274:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005278:	4419      	add	r1, r3
 800527a:	68fa      	ldr	r2, [r7, #12]
 800527c:	4613      	mov	r3, r2
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	4413      	add	r3, r2
 8005282:	009a      	lsls	r2, r3, #2
 8005284:	441a      	add	r2, r3
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	009b      	lsls	r3, r3, #2
 800528c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005290:	4b0c      	ldr	r3, [pc, #48]	@ (80052c4 <UART_SetConfig+0x118>)
 8005292:	fba3 0302 	umull	r0, r3, r3, r2
 8005296:	095b      	lsrs	r3, r3, #5
 8005298:	2064      	movs	r0, #100	@ 0x64
 800529a:	fb00 f303 	mul.w	r3, r0, r3
 800529e:	1ad3      	subs	r3, r2, r3
 80052a0:	011b      	lsls	r3, r3, #4
 80052a2:	3332      	adds	r3, #50	@ 0x32
 80052a4:	4a07      	ldr	r2, [pc, #28]	@ (80052c4 <UART_SetConfig+0x118>)
 80052a6:	fba2 2303 	umull	r2, r3, r2, r3
 80052aa:	095b      	lsrs	r3, r3, #5
 80052ac:	f003 020f 	and.w	r2, r3, #15
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	440a      	add	r2, r1
 80052b6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80052b8:	bf00      	nop
 80052ba:	3710      	adds	r7, #16
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}
 80052c0:	40013800 	.word	0x40013800
 80052c4:	51eb851f 	.word	0x51eb851f

080052c8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b085      	sub	sp, #20
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	4638      	mov	r0, r7
 80052d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80052d6:	2300      	movs	r3, #0
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3714      	adds	r7, #20
 80052dc:	46bd      	mov	sp, r7
 80052de:	bc80      	pop	{r7}
 80052e0:	4770      	bx	lr

080052e2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80052e2:	b480      	push	{r7}
 80052e4:	b085      	sub	sp, #20
 80052e6:	af00      	add	r7, sp, #0
 80052e8:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80052f2:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80052f6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	b29a      	uxth	r2, r3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005302:	2300      	movs	r3, #0
}
 8005304:	4618      	mov	r0, r3
 8005306:	3714      	adds	r7, #20
 8005308:	46bd      	mov	sp, r7
 800530a:	bc80      	pop	{r7}
 800530c:	4770      	bx	lr

0800530e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800530e:	b480      	push	{r7}
 8005310:	b085      	sub	sp, #20
 8005312:	af00      	add	r7, sp, #0
 8005314:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005316:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 800531a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005322:	b29a      	uxth	r2, r3
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	b29b      	uxth	r3, r3
 8005328:	43db      	mvns	r3, r3
 800532a:	b29b      	uxth	r3, r3
 800532c:	4013      	ands	r3, r2
 800532e:	b29a      	uxth	r2, r3
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005336:	2300      	movs	r3, #0
}
 8005338:	4618      	mov	r0, r3
 800533a:	3714      	adds	r7, #20
 800533c:	46bd      	mov	sp, r7
 800533e:	bc80      	pop	{r7}
 8005340:	4770      	bx	lr

08005342 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8005342:	b480      	push	{r7}
 8005344:	b083      	sub	sp, #12
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
 800534a:	460b      	mov	r3, r1
 800534c:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800534e:	2300      	movs	r3, #0
}
 8005350:	4618      	mov	r0, r3
 8005352:	370c      	adds	r7, #12
 8005354:	46bd      	mov	sp, r7
 8005356:	bc80      	pop	{r7}
 8005358:	4770      	bx	lr

0800535a <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800535a:	b480      	push	{r7}
 800535c:	b085      	sub	sp, #20
 800535e:	af00      	add	r7, sp, #0
 8005360:	60f8      	str	r0, [r7, #12]
 8005362:	4638      	mov	r0, r7
 8005364:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2201      	movs	r2, #1
 800536c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2200      	movs	r2, #0
 8005374:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2200      	movs	r2, #0
 800537c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2200      	movs	r2, #0
 8005384:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	3714      	adds	r7, #20
 800538e:	46bd      	mov	sp, r7
 8005390:	bc80      	pop	{r7}
 8005392:	4770      	bx	lr

08005394 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005394:	b480      	push	{r7}
 8005396:	b09d      	sub	sp, #116	@ 0x74
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
 800539c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800539e:	2300      	movs	r3, #0
 80053a0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80053a4:	687a      	ldr	r2, [r7, #4]
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	781b      	ldrb	r3, [r3, #0]
 80053aa:	009b      	lsls	r3, r3, #2
 80053ac:	4413      	add	r3, r2
 80053ae:	881b      	ldrh	r3, [r3, #0]
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 80053b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053ba:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	78db      	ldrb	r3, [r3, #3]
 80053c2:	2b03      	cmp	r3, #3
 80053c4:	d81f      	bhi.n	8005406 <USB_ActivateEndpoint+0x72>
 80053c6:	a201      	add	r2, pc, #4	@ (adr r2, 80053cc <USB_ActivateEndpoint+0x38>)
 80053c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053cc:	080053dd 	.word	0x080053dd
 80053d0:	080053f9 	.word	0x080053f9
 80053d4:	0800540f 	.word	0x0800540f
 80053d8:	080053eb 	.word	0x080053eb
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80053dc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80053e0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80053e4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80053e8:	e012      	b.n	8005410 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80053ea:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80053ee:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80053f2:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80053f6:	e00b      	b.n	8005410 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80053f8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80053fc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005400:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8005404:	e004      	b.n	8005410 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 800540c:	e000      	b.n	8005410 <USB_ActivateEndpoint+0x7c>
      break;
 800540e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8005410:	687a      	ldr	r2, [r7, #4]
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	781b      	ldrb	r3, [r3, #0]
 8005416:	009b      	lsls	r3, r3, #2
 8005418:	441a      	add	r2, r3
 800541a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800541e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005422:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005426:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800542a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800542e:	b29b      	uxth	r3, r3
 8005430:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005432:	687a      	ldr	r2, [r7, #4]
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	781b      	ldrb	r3, [r3, #0]
 8005438:	009b      	lsls	r3, r3, #2
 800543a:	4413      	add	r3, r2
 800543c:	881b      	ldrh	r3, [r3, #0]
 800543e:	b29b      	uxth	r3, r3
 8005440:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005444:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005448:	b29b      	uxth	r3, r3
 800544a:	683a      	ldr	r2, [r7, #0]
 800544c:	7812      	ldrb	r2, [r2, #0]
 800544e:	4313      	orrs	r3, r2
 8005450:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8005454:	687a      	ldr	r2, [r7, #4]
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	781b      	ldrb	r3, [r3, #0]
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	441a      	add	r2, r3
 800545e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8005462:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005466:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800546a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800546e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005472:	b29b      	uxth	r3, r3
 8005474:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	7b1b      	ldrb	r3, [r3, #12]
 800547a:	2b00      	cmp	r3, #0
 800547c:	f040 8178 	bne.w	8005770 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	785b      	ldrb	r3, [r3, #1]
 8005484:	2b00      	cmp	r3, #0
 8005486:	f000 8084 	beq.w	8005592 <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	61bb      	str	r3, [r7, #24]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005494:	b29b      	uxth	r3, r3
 8005496:	461a      	mov	r2, r3
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	4413      	add	r3, r2
 800549c:	61bb      	str	r3, [r7, #24]
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	781b      	ldrb	r3, [r3, #0]
 80054a2:	011a      	lsls	r2, r3, #4
 80054a4:	69bb      	ldr	r3, [r7, #24]
 80054a6:	4413      	add	r3, r2
 80054a8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80054ac:	617b      	str	r3, [r7, #20]
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	88db      	ldrh	r3, [r3, #6]
 80054b2:	085b      	lsrs	r3, r3, #1
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	005b      	lsls	r3, r3, #1
 80054b8:	b29a      	uxth	r2, r3
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	781b      	ldrb	r3, [r3, #0]
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	4413      	add	r3, r2
 80054c8:	881b      	ldrh	r3, [r3, #0]
 80054ca:	827b      	strh	r3, [r7, #18]
 80054cc:	8a7b      	ldrh	r3, [r7, #18]
 80054ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d01b      	beq.n	800550e <USB_ActivateEndpoint+0x17a>
 80054d6:	687a      	ldr	r2, [r7, #4]
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	781b      	ldrb	r3, [r3, #0]
 80054dc:	009b      	lsls	r3, r3, #2
 80054de:	4413      	add	r3, r2
 80054e0:	881b      	ldrh	r3, [r3, #0]
 80054e2:	b29b      	uxth	r3, r3
 80054e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054ec:	823b      	strh	r3, [r7, #16]
 80054ee:	687a      	ldr	r2, [r7, #4]
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	781b      	ldrb	r3, [r3, #0]
 80054f4:	009b      	lsls	r3, r3, #2
 80054f6:	441a      	add	r2, r3
 80054f8:	8a3b      	ldrh	r3, [r7, #16]
 80054fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80054fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005502:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005506:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800550a:	b29b      	uxth	r3, r3
 800550c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	78db      	ldrb	r3, [r3, #3]
 8005512:	2b01      	cmp	r3, #1
 8005514:	d020      	beq.n	8005558 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	781b      	ldrb	r3, [r3, #0]
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	4413      	add	r3, r2
 8005520:	881b      	ldrh	r3, [r3, #0]
 8005522:	b29b      	uxth	r3, r3
 8005524:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005528:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800552c:	81bb      	strh	r3, [r7, #12]
 800552e:	89bb      	ldrh	r3, [r7, #12]
 8005530:	f083 0320 	eor.w	r3, r3, #32
 8005534:	81bb      	strh	r3, [r7, #12]
 8005536:	687a      	ldr	r2, [r7, #4]
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	781b      	ldrb	r3, [r3, #0]
 800553c:	009b      	lsls	r3, r3, #2
 800553e:	441a      	add	r2, r3
 8005540:	89bb      	ldrh	r3, [r7, #12]
 8005542:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005546:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800554a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800554e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005552:	b29b      	uxth	r3, r3
 8005554:	8013      	strh	r3, [r2, #0]
 8005556:	e2d5      	b.n	8005b04 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005558:	687a      	ldr	r2, [r7, #4]
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	781b      	ldrb	r3, [r3, #0]
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	4413      	add	r3, r2
 8005562:	881b      	ldrh	r3, [r3, #0]
 8005564:	b29b      	uxth	r3, r3
 8005566:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800556a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800556e:	81fb      	strh	r3, [r7, #14]
 8005570:	687a      	ldr	r2, [r7, #4]
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	441a      	add	r2, r3
 800557a:	89fb      	ldrh	r3, [r7, #14]
 800557c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005580:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005584:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005588:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800558c:	b29b      	uxth	r3, r3
 800558e:	8013      	strh	r3, [r2, #0]
 8005590:	e2b8      	b.n	8005b04 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	633b      	str	r3, [r7, #48]	@ 0x30
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800559c:	b29b      	uxth	r3, r3
 800559e:	461a      	mov	r2, r3
 80055a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a2:	4413      	add	r3, r2
 80055a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	781b      	ldrb	r3, [r3, #0]
 80055aa:	011a      	lsls	r2, r3, #4
 80055ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ae:	4413      	add	r3, r2
 80055b0:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80055b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	88db      	ldrh	r3, [r3, #6]
 80055ba:	085b      	lsrs	r3, r3, #1
 80055bc:	b29b      	uxth	r3, r3
 80055be:	005b      	lsls	r3, r3, #1
 80055c0:	b29a      	uxth	r2, r3
 80055c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055c4:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	461a      	mov	r2, r3
 80055d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055d6:	4413      	add	r3, r2
 80055d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	781b      	ldrb	r3, [r3, #0]
 80055de:	011a      	lsls	r2, r3, #4
 80055e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055e2:	4413      	add	r3, r2
 80055e4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80055e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80055ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ec:	881b      	ldrh	r3, [r3, #0]
 80055ee:	b29b      	uxth	r3, r3
 80055f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80055f4:	b29a      	uxth	r2, r3
 80055f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f8:	801a      	strh	r2, [r3, #0]
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	691b      	ldr	r3, [r3, #16]
 80055fe:	2b3e      	cmp	r3, #62	@ 0x3e
 8005600:	d91d      	bls.n	800563e <USB_ActivateEndpoint+0x2aa>
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	095b      	lsrs	r3, r3, #5
 8005608:	66bb      	str	r3, [r7, #104]	@ 0x68
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	691b      	ldr	r3, [r3, #16]
 800560e:	f003 031f 	and.w	r3, r3, #31
 8005612:	2b00      	cmp	r3, #0
 8005614:	d102      	bne.n	800561c <USB_ActivateEndpoint+0x288>
 8005616:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005618:	3b01      	subs	r3, #1
 800561a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800561c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561e:	881b      	ldrh	r3, [r3, #0]
 8005620:	b29a      	uxth	r2, r3
 8005622:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005624:	b29b      	uxth	r3, r3
 8005626:	029b      	lsls	r3, r3, #10
 8005628:	b29b      	uxth	r3, r3
 800562a:	4313      	orrs	r3, r2
 800562c:	b29b      	uxth	r3, r3
 800562e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005632:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005636:	b29a      	uxth	r2, r3
 8005638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800563a:	801a      	strh	r2, [r3, #0]
 800563c:	e026      	b.n	800568c <USB_ActivateEndpoint+0x2f8>
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	691b      	ldr	r3, [r3, #16]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d10a      	bne.n	800565c <USB_ActivateEndpoint+0x2c8>
 8005646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005648:	881b      	ldrh	r3, [r3, #0]
 800564a:	b29b      	uxth	r3, r3
 800564c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005650:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005654:	b29a      	uxth	r2, r3
 8005656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005658:	801a      	strh	r2, [r3, #0]
 800565a:	e017      	b.n	800568c <USB_ActivateEndpoint+0x2f8>
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	691b      	ldr	r3, [r3, #16]
 8005660:	085b      	lsrs	r3, r3, #1
 8005662:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	691b      	ldr	r3, [r3, #16]
 8005668:	f003 0301 	and.w	r3, r3, #1
 800566c:	2b00      	cmp	r3, #0
 800566e:	d002      	beq.n	8005676 <USB_ActivateEndpoint+0x2e2>
 8005670:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005672:	3301      	adds	r3, #1
 8005674:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005678:	881b      	ldrh	r3, [r3, #0]
 800567a:	b29a      	uxth	r2, r3
 800567c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800567e:	b29b      	uxth	r3, r3
 8005680:	029b      	lsls	r3, r3, #10
 8005682:	b29b      	uxth	r3, r3
 8005684:	4313      	orrs	r3, r2
 8005686:	b29a      	uxth	r2, r3
 8005688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800568a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800568c:	687a      	ldr	r2, [r7, #4]
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	781b      	ldrb	r3, [r3, #0]
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	4413      	add	r3, r2
 8005696:	881b      	ldrh	r3, [r3, #0]
 8005698:	847b      	strh	r3, [r7, #34]	@ 0x22
 800569a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800569c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d01b      	beq.n	80056dc <USB_ActivateEndpoint+0x348>
 80056a4:	687a      	ldr	r2, [r7, #4]
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	781b      	ldrb	r3, [r3, #0]
 80056aa:	009b      	lsls	r3, r3, #2
 80056ac:	4413      	add	r3, r2
 80056ae:	881b      	ldrh	r3, [r3, #0]
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056ba:	843b      	strh	r3, [r7, #32]
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	781b      	ldrb	r3, [r3, #0]
 80056c2:	009b      	lsls	r3, r3, #2
 80056c4:	441a      	add	r2, r3
 80056c6:	8c3b      	ldrh	r3, [r7, #32]
 80056c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80056cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80056d0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80056d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056d8:	b29b      	uxth	r3, r3
 80056da:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	781b      	ldrb	r3, [r3, #0]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d124      	bne.n	800572e <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80056e4:	687a      	ldr	r2, [r7, #4]
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	781b      	ldrb	r3, [r3, #0]
 80056ea:	009b      	lsls	r3, r3, #2
 80056ec:	4413      	add	r3, r2
 80056ee:	881b      	ldrh	r3, [r3, #0]
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80056f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056fa:	83bb      	strh	r3, [r7, #28]
 80056fc:	8bbb      	ldrh	r3, [r7, #28]
 80056fe:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005702:	83bb      	strh	r3, [r7, #28]
 8005704:	8bbb      	ldrh	r3, [r7, #28]
 8005706:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800570a:	83bb      	strh	r3, [r7, #28]
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	781b      	ldrb	r3, [r3, #0]
 8005712:	009b      	lsls	r3, r3, #2
 8005714:	441a      	add	r2, r3
 8005716:	8bbb      	ldrh	r3, [r7, #28]
 8005718:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800571c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005720:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005724:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005728:	b29b      	uxth	r3, r3
 800572a:	8013      	strh	r3, [r2, #0]
 800572c:	e1ea      	b.n	8005b04 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800572e:	687a      	ldr	r2, [r7, #4]
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	009b      	lsls	r3, r3, #2
 8005736:	4413      	add	r3, r2
 8005738:	881b      	ldrh	r3, [r3, #0]
 800573a:	b29b      	uxth	r3, r3
 800573c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005740:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005744:	83fb      	strh	r3, [r7, #30]
 8005746:	8bfb      	ldrh	r3, [r7, #30]
 8005748:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800574c:	83fb      	strh	r3, [r7, #30]
 800574e:	687a      	ldr	r2, [r7, #4]
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	781b      	ldrb	r3, [r3, #0]
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	441a      	add	r2, r3
 8005758:	8bfb      	ldrh	r3, [r7, #30]
 800575a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800575e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005762:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005766:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800576a:	b29b      	uxth	r3, r3
 800576c:	8013      	strh	r3, [r2, #0]
 800576e:	e1c9      	b.n	8005b04 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	78db      	ldrb	r3, [r3, #3]
 8005774:	2b02      	cmp	r3, #2
 8005776:	d11e      	bne.n	80057b6 <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005778:	687a      	ldr	r2, [r7, #4]
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	781b      	ldrb	r3, [r3, #0]
 800577e:	009b      	lsls	r3, r3, #2
 8005780:	4413      	add	r3, r2
 8005782:	881b      	ldrh	r3, [r3, #0]
 8005784:	b29b      	uxth	r3, r3
 8005786:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800578a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800578e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8005792:	687a      	ldr	r2, [r7, #4]
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	781b      	ldrb	r3, [r3, #0]
 8005798:	009b      	lsls	r3, r3, #2
 800579a:	441a      	add	r2, r3
 800579c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80057a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80057a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80057a8:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80057ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	8013      	strh	r3, [r2, #0]
 80057b4:	e01d      	b.n	80057f2 <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	781b      	ldrb	r3, [r3, #0]
 80057bc:	009b      	lsls	r3, r3, #2
 80057be:	4413      	add	r3, r2
 80057c0:	881b      	ldrh	r3, [r3, #0]
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80057c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057cc:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80057d0:	687a      	ldr	r2, [r7, #4]
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	781b      	ldrb	r3, [r3, #0]
 80057d6:	009b      	lsls	r3, r3, #2
 80057d8:	441a      	add	r2, r3
 80057da:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80057de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80057e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80057e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	461a      	mov	r2, r3
 8005800:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005802:	4413      	add	r3, r2
 8005804:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	781b      	ldrb	r3, [r3, #0]
 800580a:	011a      	lsls	r2, r3, #4
 800580c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800580e:	4413      	add	r3, r2
 8005810:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005814:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	891b      	ldrh	r3, [r3, #8]
 800581a:	085b      	lsrs	r3, r3, #1
 800581c:	b29b      	uxth	r3, r3
 800581e:	005b      	lsls	r3, r3, #1
 8005820:	b29a      	uxth	r2, r3
 8005822:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005824:	801a      	strh	r2, [r3, #0]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	657b      	str	r3, [r7, #84]	@ 0x54
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005830:	b29b      	uxth	r3, r3
 8005832:	461a      	mov	r2, r3
 8005834:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005836:	4413      	add	r3, r2
 8005838:	657b      	str	r3, [r7, #84]	@ 0x54
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	781b      	ldrb	r3, [r3, #0]
 800583e:	011a      	lsls	r2, r3, #4
 8005840:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005842:	4413      	add	r3, r2
 8005844:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8005848:	653b      	str	r3, [r7, #80]	@ 0x50
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	895b      	ldrh	r3, [r3, #10]
 800584e:	085b      	lsrs	r3, r3, #1
 8005850:	b29b      	uxth	r3, r3
 8005852:	005b      	lsls	r3, r3, #1
 8005854:	b29a      	uxth	r2, r3
 8005856:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005858:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	785b      	ldrb	r3, [r3, #1]
 800585e:	2b00      	cmp	r3, #0
 8005860:	f040 8093 	bne.w	800598a <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005864:	687a      	ldr	r2, [r7, #4]
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	781b      	ldrb	r3, [r3, #0]
 800586a:	009b      	lsls	r3, r3, #2
 800586c:	4413      	add	r3, r2
 800586e:	881b      	ldrh	r3, [r3, #0]
 8005870:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8005874:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8005878:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800587c:	2b00      	cmp	r3, #0
 800587e:	d01b      	beq.n	80058b8 <USB_ActivateEndpoint+0x524>
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	781b      	ldrb	r3, [r3, #0]
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	4413      	add	r3, r2
 800588a:	881b      	ldrh	r3, [r3, #0]
 800588c:	b29b      	uxth	r3, r3
 800588e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005892:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005896:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8005898:	687a      	ldr	r2, [r7, #4]
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	781b      	ldrb	r3, [r3, #0]
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	441a      	add	r2, r3
 80058a2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80058a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80058a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80058ac:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80058b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80058b8:	687a      	ldr	r2, [r7, #4]
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	781b      	ldrb	r3, [r3, #0]
 80058be:	009b      	lsls	r3, r3, #2
 80058c0:	4413      	add	r3, r2
 80058c2:	881b      	ldrh	r3, [r3, #0]
 80058c4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80058c6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80058c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d01b      	beq.n	8005908 <USB_ActivateEndpoint+0x574>
 80058d0:	687a      	ldr	r2, [r7, #4]
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	781b      	ldrb	r3, [r3, #0]
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	4413      	add	r3, r2
 80058da:	881b      	ldrh	r3, [r3, #0]
 80058dc:	b29b      	uxth	r3, r3
 80058de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058e6:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80058e8:	687a      	ldr	r2, [r7, #4]
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	781b      	ldrb	r3, [r3, #0]
 80058ee:	009b      	lsls	r3, r3, #2
 80058f0:	441a      	add	r2, r3
 80058f2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80058f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80058f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80058fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005900:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005904:	b29b      	uxth	r3, r3
 8005906:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005908:	687a      	ldr	r2, [r7, #4]
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	781b      	ldrb	r3, [r3, #0]
 800590e:	009b      	lsls	r3, r3, #2
 8005910:	4413      	add	r3, r2
 8005912:	881b      	ldrh	r3, [r3, #0]
 8005914:	b29b      	uxth	r3, r3
 8005916:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800591a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800591e:	873b      	strh	r3, [r7, #56]	@ 0x38
 8005920:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005922:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005926:	873b      	strh	r3, [r7, #56]	@ 0x38
 8005928:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800592a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800592e:	873b      	strh	r3, [r7, #56]	@ 0x38
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	781b      	ldrb	r3, [r3, #0]
 8005936:	009b      	lsls	r3, r3, #2
 8005938:	441a      	add	r2, r3
 800593a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800593c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005940:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005944:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005948:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800594c:	b29b      	uxth	r3, r3
 800594e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	4413      	add	r3, r2
 800595a:	881b      	ldrh	r3, [r3, #0]
 800595c:	b29b      	uxth	r3, r3
 800595e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005962:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005966:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005968:	687a      	ldr	r2, [r7, #4]
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	781b      	ldrb	r3, [r3, #0]
 800596e:	009b      	lsls	r3, r3, #2
 8005970:	441a      	add	r2, r3
 8005972:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005974:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005978:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800597c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005980:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005984:	b29b      	uxth	r3, r3
 8005986:	8013      	strh	r3, [r2, #0]
 8005988:	e0bc      	b.n	8005b04 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	781b      	ldrb	r3, [r3, #0]
 8005990:	009b      	lsls	r3, r3, #2
 8005992:	4413      	add	r3, r2
 8005994:	881b      	ldrh	r3, [r3, #0]
 8005996:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800599a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800599e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d01d      	beq.n	80059e2 <USB_ActivateEndpoint+0x64e>
 80059a6:	687a      	ldr	r2, [r7, #4]
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	781b      	ldrb	r3, [r3, #0]
 80059ac:	009b      	lsls	r3, r3, #2
 80059ae:	4413      	add	r3, r2
 80059b0:	881b      	ldrh	r3, [r3, #0]
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059bc:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	781b      	ldrb	r3, [r3, #0]
 80059c6:	009b      	lsls	r3, r3, #2
 80059c8:	441a      	add	r2, r3
 80059ca:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80059ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80059d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80059d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80059da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059de:	b29b      	uxth	r3, r3
 80059e0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80059e2:	687a      	ldr	r2, [r7, #4]
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	781b      	ldrb	r3, [r3, #0]
 80059e8:	009b      	lsls	r3, r3, #2
 80059ea:	4413      	add	r3, r2
 80059ec:	881b      	ldrh	r3, [r3, #0]
 80059ee:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 80059f2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80059f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d01d      	beq.n	8005a3a <USB_ActivateEndpoint+0x6a6>
 80059fe:	687a      	ldr	r2, [r7, #4]
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	781b      	ldrb	r3, [r3, #0]
 8005a04:	009b      	lsls	r3, r3, #2
 8005a06:	4413      	add	r3, r2
 8005a08:	881b      	ldrh	r3, [r3, #0]
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a14:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8005a18:	687a      	ldr	r2, [r7, #4]
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	781b      	ldrb	r3, [r3, #0]
 8005a1e:	009b      	lsls	r3, r3, #2
 8005a20:	441a      	add	r2, r3
 8005a22:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8005a26:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a2a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a32:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005a36:	b29b      	uxth	r3, r3
 8005a38:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	78db      	ldrb	r3, [r3, #3]
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	d024      	beq.n	8005a8c <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	781b      	ldrb	r3, [r3, #0]
 8005a48:	009b      	lsls	r3, r3, #2
 8005a4a:	4413      	add	r3, r2
 8005a4c:	881b      	ldrh	r3, [r3, #0]
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a58:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8005a5c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8005a60:	f083 0320 	eor.w	r3, r3, #32
 8005a64:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8005a68:	687a      	ldr	r2, [r7, #4]
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	781b      	ldrb	r3, [r3, #0]
 8005a6e:	009b      	lsls	r3, r3, #2
 8005a70:	441a      	add	r2, r3
 8005a72:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8005a76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	8013      	strh	r3, [r2, #0]
 8005a8a:	e01d      	b.n	8005ac8 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005a8c:	687a      	ldr	r2, [r7, #4]
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	781b      	ldrb	r3, [r3, #0]
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	4413      	add	r3, r2
 8005a96:	881b      	ldrh	r3, [r3, #0]
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005aa2:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	781b      	ldrb	r3, [r3, #0]
 8005aac:	009b      	lsls	r3, r3, #2
 8005aae:	441a      	add	r2, r3
 8005ab0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005ab4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ab8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005abc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ac0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	781b      	ldrb	r3, [r3, #0]
 8005ace:	009b      	lsls	r3, r3, #2
 8005ad0:	4413      	add	r3, r2
 8005ad2:	881b      	ldrh	r3, [r3, #0]
 8005ad4:	b29b      	uxth	r3, r3
 8005ad6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005ada:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ade:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	781b      	ldrb	r3, [r3, #0]
 8005ae8:	009b      	lsls	r3, r3, #2
 8005aea:	441a      	add	r2, r3
 8005aec:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8005af0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005af4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005af8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005afc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b00:	b29b      	uxth	r3, r3
 8005b02:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8005b04:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3774      	adds	r7, #116	@ 0x74
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bc80      	pop	{r7}
 8005b10:	4770      	bx	lr
 8005b12:	bf00      	nop

08005b14 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b08d      	sub	sp, #52	@ 0x34
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	7b1b      	ldrb	r3, [r3, #12]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	f040 808e 	bne.w	8005c44 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	785b      	ldrb	r3, [r3, #1]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d044      	beq.n	8005bba <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005b30:	687a      	ldr	r2, [r7, #4]
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	781b      	ldrb	r3, [r3, #0]
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	4413      	add	r3, r2
 8005b3a:	881b      	ldrh	r3, [r3, #0]
 8005b3c:	81bb      	strh	r3, [r7, #12]
 8005b3e:	89bb      	ldrh	r3, [r7, #12]
 8005b40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d01b      	beq.n	8005b80 <USB_DeactivateEndpoint+0x6c>
 8005b48:	687a      	ldr	r2, [r7, #4]
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	781b      	ldrb	r3, [r3, #0]
 8005b4e:	009b      	lsls	r3, r3, #2
 8005b50:	4413      	add	r3, r2
 8005b52:	881b      	ldrh	r3, [r3, #0]
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b5e:	817b      	strh	r3, [r7, #10]
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	781b      	ldrb	r3, [r3, #0]
 8005b66:	009b      	lsls	r3, r3, #2
 8005b68:	441a      	add	r2, r3
 8005b6a:	897b      	ldrh	r3, [r7, #10]
 8005b6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005b70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005b74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b78:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005b80:	687a      	ldr	r2, [r7, #4]
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	781b      	ldrb	r3, [r3, #0]
 8005b86:	009b      	lsls	r3, r3, #2
 8005b88:	4413      	add	r3, r2
 8005b8a:	881b      	ldrh	r3, [r3, #0]
 8005b8c:	b29b      	uxth	r3, r3
 8005b8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b96:	813b      	strh	r3, [r7, #8]
 8005b98:	687a      	ldr	r2, [r7, #4]
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	781b      	ldrb	r3, [r3, #0]
 8005b9e:	009b      	lsls	r3, r3, #2
 8005ba0:	441a      	add	r2, r3
 8005ba2:	893b      	ldrh	r3, [r7, #8]
 8005ba4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ba8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005bac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005bb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005bb4:	b29b      	uxth	r3, r3
 8005bb6:	8013      	strh	r3, [r2, #0]
 8005bb8:	e192      	b.n	8005ee0 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005bba:	687a      	ldr	r2, [r7, #4]
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	781b      	ldrb	r3, [r3, #0]
 8005bc0:	009b      	lsls	r3, r3, #2
 8005bc2:	4413      	add	r3, r2
 8005bc4:	881b      	ldrh	r3, [r3, #0]
 8005bc6:	827b      	strh	r3, [r7, #18]
 8005bc8:	8a7b      	ldrh	r3, [r7, #18]
 8005bca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d01b      	beq.n	8005c0a <USB_DeactivateEndpoint+0xf6>
 8005bd2:	687a      	ldr	r2, [r7, #4]
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	781b      	ldrb	r3, [r3, #0]
 8005bd8:	009b      	lsls	r3, r3, #2
 8005bda:	4413      	add	r3, r2
 8005bdc:	881b      	ldrh	r3, [r3, #0]
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005be4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005be8:	823b      	strh	r3, [r7, #16]
 8005bea:	687a      	ldr	r2, [r7, #4]
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	781b      	ldrb	r3, [r3, #0]
 8005bf0:	009b      	lsls	r3, r3, #2
 8005bf2:	441a      	add	r2, r3
 8005bf4:	8a3b      	ldrh	r3, [r7, #16]
 8005bf6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005bfa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005bfe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005c02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c06:	b29b      	uxth	r3, r3
 8005c08:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005c0a:	687a      	ldr	r2, [r7, #4]
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	781b      	ldrb	r3, [r3, #0]
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	4413      	add	r3, r2
 8005c14:	881b      	ldrh	r3, [r3, #0]
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c20:	81fb      	strh	r3, [r7, #14]
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	781b      	ldrb	r3, [r3, #0]
 8005c28:	009b      	lsls	r3, r3, #2
 8005c2a:	441a      	add	r2, r3
 8005c2c:	89fb      	ldrh	r3, [r7, #14]
 8005c2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005c32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005c36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c3e:	b29b      	uxth	r3, r3
 8005c40:	8013      	strh	r3, [r2, #0]
 8005c42:	e14d      	b.n	8005ee0 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	785b      	ldrb	r3, [r3, #1]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	f040 80a5 	bne.w	8005d98 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005c4e:	687a      	ldr	r2, [r7, #4]
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	781b      	ldrb	r3, [r3, #0]
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	4413      	add	r3, r2
 8005c58:	881b      	ldrh	r3, [r3, #0]
 8005c5a:	843b      	strh	r3, [r7, #32]
 8005c5c:	8c3b      	ldrh	r3, [r7, #32]
 8005c5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d01b      	beq.n	8005c9e <USB_DeactivateEndpoint+0x18a>
 8005c66:	687a      	ldr	r2, [r7, #4]
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	781b      	ldrb	r3, [r3, #0]
 8005c6c:	009b      	lsls	r3, r3, #2
 8005c6e:	4413      	add	r3, r2
 8005c70:	881b      	ldrh	r3, [r3, #0]
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c7c:	83fb      	strh	r3, [r7, #30]
 8005c7e:	687a      	ldr	r2, [r7, #4]
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	781b      	ldrb	r3, [r3, #0]
 8005c84:	009b      	lsls	r3, r3, #2
 8005c86:	441a      	add	r2, r3
 8005c88:	8bfb      	ldrh	r3, [r7, #30]
 8005c8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005c8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005c92:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005c96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c9a:	b29b      	uxth	r3, r3
 8005c9c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005c9e:	687a      	ldr	r2, [r7, #4]
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	781b      	ldrb	r3, [r3, #0]
 8005ca4:	009b      	lsls	r3, r3, #2
 8005ca6:	4413      	add	r3, r2
 8005ca8:	881b      	ldrh	r3, [r3, #0]
 8005caa:	83bb      	strh	r3, [r7, #28]
 8005cac:	8bbb      	ldrh	r3, [r7, #28]
 8005cae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d01b      	beq.n	8005cee <USB_DeactivateEndpoint+0x1da>
 8005cb6:	687a      	ldr	r2, [r7, #4]
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	781b      	ldrb	r3, [r3, #0]
 8005cbc:	009b      	lsls	r3, r3, #2
 8005cbe:	4413      	add	r3, r2
 8005cc0:	881b      	ldrh	r3, [r3, #0]
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ccc:	837b      	strh	r3, [r7, #26]
 8005cce:	687a      	ldr	r2, [r7, #4]
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	781b      	ldrb	r3, [r3, #0]
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	441a      	add	r2, r3
 8005cd8:	8b7b      	ldrh	r3, [r7, #26]
 8005cda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005cde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ce2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ce6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005cee:	687a      	ldr	r2, [r7, #4]
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	781b      	ldrb	r3, [r3, #0]
 8005cf4:	009b      	lsls	r3, r3, #2
 8005cf6:	4413      	add	r3, r2
 8005cf8:	881b      	ldrh	r3, [r3, #0]
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d04:	833b      	strh	r3, [r7, #24]
 8005d06:	687a      	ldr	r2, [r7, #4]
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	781b      	ldrb	r3, [r3, #0]
 8005d0c:	009b      	lsls	r3, r3, #2
 8005d0e:	441a      	add	r2, r3
 8005d10:	8b3b      	ldrh	r3, [r7, #24]
 8005d12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d1e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005d26:	687a      	ldr	r2, [r7, #4]
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	781b      	ldrb	r3, [r3, #0]
 8005d2c:	009b      	lsls	r3, r3, #2
 8005d2e:	4413      	add	r3, r2
 8005d30:	881b      	ldrh	r3, [r3, #0]
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d3c:	82fb      	strh	r3, [r7, #22]
 8005d3e:	687a      	ldr	r2, [r7, #4]
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	781b      	ldrb	r3, [r3, #0]
 8005d44:	009b      	lsls	r3, r3, #2
 8005d46:	441a      	add	r2, r3
 8005d48:	8afb      	ldrh	r3, [r7, #22]
 8005d4a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d4e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d52:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d5a:	b29b      	uxth	r3, r3
 8005d5c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005d5e:	687a      	ldr	r2, [r7, #4]
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	781b      	ldrb	r3, [r3, #0]
 8005d64:	009b      	lsls	r3, r3, #2
 8005d66:	4413      	add	r3, r2
 8005d68:	881b      	ldrh	r3, [r3, #0]
 8005d6a:	b29b      	uxth	r3, r3
 8005d6c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d74:	82bb      	strh	r3, [r7, #20]
 8005d76:	687a      	ldr	r2, [r7, #4]
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	781b      	ldrb	r3, [r3, #0]
 8005d7c:	009b      	lsls	r3, r3, #2
 8005d7e:	441a      	add	r2, r3
 8005d80:	8abb      	ldrh	r3, [r7, #20]
 8005d82:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d86:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	8013      	strh	r3, [r2, #0]
 8005d96:	e0a3      	b.n	8005ee0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005d98:	687a      	ldr	r2, [r7, #4]
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	781b      	ldrb	r3, [r3, #0]
 8005d9e:	009b      	lsls	r3, r3, #2
 8005da0:	4413      	add	r3, r2
 8005da2:	881b      	ldrh	r3, [r3, #0]
 8005da4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8005da6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005da8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d01b      	beq.n	8005de8 <USB_DeactivateEndpoint+0x2d4>
 8005db0:	687a      	ldr	r2, [r7, #4]
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	781b      	ldrb	r3, [r3, #0]
 8005db6:	009b      	lsls	r3, r3, #2
 8005db8:	4413      	add	r3, r2
 8005dba:	881b      	ldrh	r3, [r3, #0]
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005dc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dc6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	781b      	ldrb	r3, [r3, #0]
 8005dce:	009b      	lsls	r3, r3, #2
 8005dd0:	441a      	add	r2, r3
 8005dd2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005dd4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005dd8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ddc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005de0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	781b      	ldrb	r3, [r3, #0]
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	4413      	add	r3, r2
 8005df2:	881b      	ldrh	r3, [r3, #0]
 8005df4:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005df6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005df8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d01b      	beq.n	8005e38 <USB_DeactivateEndpoint+0x324>
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	781b      	ldrb	r3, [r3, #0]
 8005e06:	009b      	lsls	r3, r3, #2
 8005e08:	4413      	add	r3, r2
 8005e0a:	881b      	ldrh	r3, [r3, #0]
 8005e0c:	b29b      	uxth	r3, r3
 8005e0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e16:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005e18:	687a      	ldr	r2, [r7, #4]
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	781b      	ldrb	r3, [r3, #0]
 8005e1e:	009b      	lsls	r3, r3, #2
 8005e20:	441a      	add	r2, r3
 8005e22:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005e24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005e28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005e2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005e30:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005e38:	687a      	ldr	r2, [r7, #4]
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	781b      	ldrb	r3, [r3, #0]
 8005e3e:	009b      	lsls	r3, r3, #2
 8005e40:	4413      	add	r3, r2
 8005e42:	881b      	ldrh	r3, [r3, #0]
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e4e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	781b      	ldrb	r3, [r3, #0]
 8005e56:	009b      	lsls	r3, r3, #2
 8005e58:	441a      	add	r2, r3
 8005e5a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e5c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005e60:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005e64:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005e68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e6c:	b29b      	uxth	r3, r3
 8005e6e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005e70:	687a      	ldr	r2, [r7, #4]
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	781b      	ldrb	r3, [r3, #0]
 8005e76:	009b      	lsls	r3, r3, #2
 8005e78:	4413      	add	r3, r2
 8005e7a:	881b      	ldrh	r3, [r3, #0]
 8005e7c:	b29b      	uxth	r3, r3
 8005e7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e86:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8005e88:	687a      	ldr	r2, [r7, #4]
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	781b      	ldrb	r3, [r3, #0]
 8005e8e:	009b      	lsls	r3, r3, #2
 8005e90:	441a      	add	r2, r3
 8005e92:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005e94:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005e98:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005e9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ea0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ea4:	b29b      	uxth	r3, r3
 8005ea6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005ea8:	687a      	ldr	r2, [r7, #4]
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	781b      	ldrb	r3, [r3, #0]
 8005eae:	009b      	lsls	r3, r3, #2
 8005eb0:	4413      	add	r3, r2
 8005eb2:	881b      	ldrh	r3, [r3, #0]
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005eba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ebe:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005ec0:	687a      	ldr	r2, [r7, #4]
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	781b      	ldrb	r3, [r3, #0]
 8005ec6:	009b      	lsls	r3, r3, #2
 8005ec8:	441a      	add	r2, r3
 8005eca:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005ecc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ed0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ed4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ed8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005ee0:	2300      	movs	r3, #0
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3734      	adds	r7, #52	@ 0x34
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bc80      	pop	{r7}
 8005eea:	4770      	bx	lr

08005eec <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b0c2      	sub	sp, #264	@ 0x108
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ef6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005efa:	6018      	str	r0, [r3, #0]
 8005efc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f04:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005f06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	785b      	ldrb	r3, [r3, #1]
 8005f12:	2b01      	cmp	r3, #1
 8005f14:	f040 86b7 	bne.w	8006c86 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8005f18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	699a      	ldr	r2, [r3, #24]
 8005f24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	691b      	ldr	r3, [r3, #16]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d908      	bls.n	8005f46 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8005f34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	691b      	ldr	r3, [r3, #16]
 8005f40:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005f44:	e007      	b.n	8005f56 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8005f46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	699b      	ldr	r3, [r3, #24]
 8005f52:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8005f56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f5a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	7b1b      	ldrb	r3, [r3, #12]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d13a      	bne.n	8005fdc <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005f66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f6a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	6959      	ldr	r1, [r3, #20]
 8005f72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	88da      	ldrh	r2, [r3, #6]
 8005f7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005f88:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005f8c:	6800      	ldr	r0, [r0, #0]
 8005f8e:	f001 fc9c 	bl	80078ca <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005f92:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f96:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	613b      	str	r3, [r7, #16]
 8005f9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fa2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005fac:	b29b      	uxth	r3, r3
 8005fae:	461a      	mov	r2, r3
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	4413      	add	r3, r2
 8005fb4:	613b      	str	r3, [r7, #16]
 8005fb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	781b      	ldrb	r3, [r3, #0]
 8005fc2:	011a      	lsls	r2, r3, #4
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	4413      	add	r3, r2
 8005fc8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005fcc:	60fb      	str	r3, [r7, #12]
 8005fce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fd2:	b29a      	uxth	r2, r3
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	801a      	strh	r2, [r3, #0]
 8005fd8:	f000 be1f 	b.w	8006c1a <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8005fdc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fe0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	78db      	ldrb	r3, [r3, #3]
 8005fe8:	2b02      	cmp	r3, #2
 8005fea:	f040 8462 	bne.w	80068b2 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8005fee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ff2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	6a1a      	ldr	r2, [r3, #32]
 8005ffa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ffe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	691b      	ldr	r3, [r3, #16]
 8006006:	429a      	cmp	r2, r3
 8006008:	f240 83df 	bls.w	80067ca <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800600c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006010:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800601a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	781b      	ldrb	r3, [r3, #0]
 8006022:	009b      	lsls	r3, r3, #2
 8006024:	4413      	add	r3, r2
 8006026:	881b      	ldrh	r3, [r3, #0]
 8006028:	b29b      	uxth	r3, r3
 800602a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800602e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006032:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8006036:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800603a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006044:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	781b      	ldrb	r3, [r3, #0]
 800604c:	009b      	lsls	r3, r3, #2
 800604e:	441a      	add	r2, r3
 8006050:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006054:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006058:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800605c:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006060:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006064:	b29b      	uxth	r3, r3
 8006066:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006068:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800606c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	6a1a      	ldr	r2, [r3, #32]
 8006074:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006078:	1ad2      	subs	r2, r2, r3
 800607a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800607e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006086:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800608a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006094:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	781b      	ldrb	r3, [r3, #0]
 800609c:	009b      	lsls	r3, r3, #2
 800609e:	4413      	add	r3, r2
 80060a0:	881b      	ldrh	r3, [r3, #0]
 80060a2:	b29b      	uxth	r3, r3
 80060a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	f000 81c7 	beq.w	800643c <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80060ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060b2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80060ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	785b      	ldrb	r3, [r3, #1]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d177      	bne.n	80061ba <USB_EPStartXfer+0x2ce>
 80060ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060da:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	461a      	mov	r2, r3
 80060e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ea:	4413      	add	r3, r2
 80060ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	781b      	ldrb	r3, [r3, #0]
 80060fa:	011a      	lsls	r2, r3, #4
 80060fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060fe:	4413      	add	r3, r2
 8006100:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006104:	627b      	str	r3, [r7, #36]	@ 0x24
 8006106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006108:	881b      	ldrh	r3, [r3, #0]
 800610a:	b29b      	uxth	r3, r3
 800610c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006110:	b29a      	uxth	r2, r3
 8006112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006114:	801a      	strh	r2, [r3, #0]
 8006116:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800611a:	2b3e      	cmp	r3, #62	@ 0x3e
 800611c:	d921      	bls.n	8006162 <USB_EPStartXfer+0x276>
 800611e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006122:	095b      	lsrs	r3, r3, #5
 8006124:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006128:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800612c:	f003 031f 	and.w	r3, r3, #31
 8006130:	2b00      	cmp	r3, #0
 8006132:	d104      	bne.n	800613e <USB_EPStartXfer+0x252>
 8006134:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006138:	3b01      	subs	r3, #1
 800613a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800613e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006140:	881b      	ldrh	r3, [r3, #0]
 8006142:	b29a      	uxth	r2, r3
 8006144:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006148:	b29b      	uxth	r3, r3
 800614a:	029b      	lsls	r3, r3, #10
 800614c:	b29b      	uxth	r3, r3
 800614e:	4313      	orrs	r3, r2
 8006150:	b29b      	uxth	r3, r3
 8006152:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006156:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800615a:	b29a      	uxth	r2, r3
 800615c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800615e:	801a      	strh	r2, [r3, #0]
 8006160:	e050      	b.n	8006204 <USB_EPStartXfer+0x318>
 8006162:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006166:	2b00      	cmp	r3, #0
 8006168:	d10a      	bne.n	8006180 <USB_EPStartXfer+0x294>
 800616a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800616c:	881b      	ldrh	r3, [r3, #0]
 800616e:	b29b      	uxth	r3, r3
 8006170:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006174:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006178:	b29a      	uxth	r2, r3
 800617a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800617c:	801a      	strh	r2, [r3, #0]
 800617e:	e041      	b.n	8006204 <USB_EPStartXfer+0x318>
 8006180:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006184:	085b      	lsrs	r3, r3, #1
 8006186:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800618a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800618e:	f003 0301 	and.w	r3, r3, #1
 8006192:	2b00      	cmp	r3, #0
 8006194:	d004      	beq.n	80061a0 <USB_EPStartXfer+0x2b4>
 8006196:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800619a:	3301      	adds	r3, #1
 800619c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80061a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a2:	881b      	ldrh	r3, [r3, #0]
 80061a4:	b29a      	uxth	r2, r3
 80061a6:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80061aa:	b29b      	uxth	r3, r3
 80061ac:	029b      	lsls	r3, r3, #10
 80061ae:	b29b      	uxth	r3, r3
 80061b0:	4313      	orrs	r3, r2
 80061b2:	b29a      	uxth	r2, r3
 80061b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b6:	801a      	strh	r2, [r3, #0]
 80061b8:	e024      	b.n	8006204 <USB_EPStartXfer+0x318>
 80061ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	785b      	ldrb	r3, [r3, #1]
 80061c6:	2b01      	cmp	r3, #1
 80061c8:	d11c      	bne.n	8006204 <USB_EPStartXfer+0x318>
 80061ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80061d8:	b29b      	uxth	r3, r3
 80061da:	461a      	mov	r2, r3
 80061dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061de:	4413      	add	r3, r2
 80061e0:	633b      	str	r3, [r7, #48]	@ 0x30
 80061e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	781b      	ldrb	r3, [r3, #0]
 80061ee:	011a      	lsls	r2, r3, #4
 80061f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061f2:	4413      	add	r3, r2
 80061f4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80061f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061fe:	b29a      	uxth	r2, r3
 8006200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006202:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006204:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006208:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	895b      	ldrh	r3, [r3, #10]
 8006210:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006214:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006218:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	6959      	ldr	r1, [r3, #20]
 8006220:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006224:	b29b      	uxth	r3, r3
 8006226:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800622a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800622e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006232:	6800      	ldr	r0, [r0, #0]
 8006234:	f001 fb49 	bl	80078ca <USB_WritePMA>
            ep->xfer_buff += len;
 8006238:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800623c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	695a      	ldr	r2, [r3, #20]
 8006244:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006248:	441a      	add	r2, r3
 800624a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800624e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006256:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800625a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	6a1a      	ldr	r2, [r3, #32]
 8006262:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006266:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	429a      	cmp	r2, r3
 8006270:	d90f      	bls.n	8006292 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8006272:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006276:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	6a1a      	ldr	r2, [r3, #32]
 800627e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006282:	1ad2      	subs	r2, r2, r3
 8006284:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006288:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	621a      	str	r2, [r3, #32]
 8006290:	e00e      	b.n	80062b0 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8006292:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006296:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	6a1b      	ldr	r3, [r3, #32]
 800629e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 80062a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	2200      	movs	r2, #0
 80062ae:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80062b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	785b      	ldrb	r3, [r3, #1]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d177      	bne.n	80063b0 <USB_EPStartXfer+0x4c4>
 80062c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	61bb      	str	r3, [r7, #24]
 80062cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062d0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062da:	b29b      	uxth	r3, r3
 80062dc:	461a      	mov	r2, r3
 80062de:	69bb      	ldr	r3, [r7, #24]
 80062e0:	4413      	add	r3, r2
 80062e2:	61bb      	str	r3, [r7, #24]
 80062e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	781b      	ldrb	r3, [r3, #0]
 80062f0:	011a      	lsls	r2, r3, #4
 80062f2:	69bb      	ldr	r3, [r7, #24]
 80062f4:	4413      	add	r3, r2
 80062f6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80062fa:	617b      	str	r3, [r7, #20]
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	881b      	ldrh	r3, [r3, #0]
 8006300:	b29b      	uxth	r3, r3
 8006302:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006306:	b29a      	uxth	r2, r3
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	801a      	strh	r2, [r3, #0]
 800630c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006310:	2b3e      	cmp	r3, #62	@ 0x3e
 8006312:	d921      	bls.n	8006358 <USB_EPStartXfer+0x46c>
 8006314:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006318:	095b      	lsrs	r3, r3, #5
 800631a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800631e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006322:	f003 031f 	and.w	r3, r3, #31
 8006326:	2b00      	cmp	r3, #0
 8006328:	d104      	bne.n	8006334 <USB_EPStartXfer+0x448>
 800632a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800632e:	3b01      	subs	r3, #1
 8006330:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	881b      	ldrh	r3, [r3, #0]
 8006338:	b29a      	uxth	r2, r3
 800633a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800633e:	b29b      	uxth	r3, r3
 8006340:	029b      	lsls	r3, r3, #10
 8006342:	b29b      	uxth	r3, r3
 8006344:	4313      	orrs	r3, r2
 8006346:	b29b      	uxth	r3, r3
 8006348:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800634c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006350:	b29a      	uxth	r2, r3
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	801a      	strh	r2, [r3, #0]
 8006356:	e056      	b.n	8006406 <USB_EPStartXfer+0x51a>
 8006358:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800635c:	2b00      	cmp	r3, #0
 800635e:	d10a      	bne.n	8006376 <USB_EPStartXfer+0x48a>
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	881b      	ldrh	r3, [r3, #0]
 8006364:	b29b      	uxth	r3, r3
 8006366:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800636a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800636e:	b29a      	uxth	r2, r3
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	801a      	strh	r2, [r3, #0]
 8006374:	e047      	b.n	8006406 <USB_EPStartXfer+0x51a>
 8006376:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800637a:	085b      	lsrs	r3, r3, #1
 800637c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006380:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006384:	f003 0301 	and.w	r3, r3, #1
 8006388:	2b00      	cmp	r3, #0
 800638a:	d004      	beq.n	8006396 <USB_EPStartXfer+0x4aa>
 800638c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006390:	3301      	adds	r3, #1
 8006392:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	881b      	ldrh	r3, [r3, #0]
 800639a:	b29a      	uxth	r2, r3
 800639c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	029b      	lsls	r3, r3, #10
 80063a4:	b29b      	uxth	r3, r3
 80063a6:	4313      	orrs	r3, r2
 80063a8:	b29a      	uxth	r2, r3
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	801a      	strh	r2, [r3, #0]
 80063ae:	e02a      	b.n	8006406 <USB_EPStartXfer+0x51a>
 80063b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	785b      	ldrb	r3, [r3, #1]
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d122      	bne.n	8006406 <USB_EPStartXfer+0x51a>
 80063c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	623b      	str	r3, [r7, #32]
 80063cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063d0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80063da:	b29b      	uxth	r3, r3
 80063dc:	461a      	mov	r2, r3
 80063de:	6a3b      	ldr	r3, [r7, #32]
 80063e0:	4413      	add	r3, r2
 80063e2:	623b      	str	r3, [r7, #32]
 80063e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	781b      	ldrb	r3, [r3, #0]
 80063f0:	011a      	lsls	r2, r3, #4
 80063f2:	6a3b      	ldr	r3, [r7, #32]
 80063f4:	4413      	add	r3, r2
 80063f6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80063fa:	61fb      	str	r3, [r7, #28]
 80063fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006400:	b29a      	uxth	r2, r3
 8006402:	69fb      	ldr	r3, [r7, #28]
 8006404:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006406:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800640a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	891b      	ldrh	r3, [r3, #8]
 8006412:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006416:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800641a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	6959      	ldr	r1, [r3, #20]
 8006422:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006426:	b29b      	uxth	r3, r3
 8006428:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800642c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006430:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006434:	6800      	ldr	r0, [r0, #0]
 8006436:	f001 fa48 	bl	80078ca <USB_WritePMA>
 800643a:	e3ee      	b.n	8006c1a <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800643c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006440:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	785b      	ldrb	r3, [r3, #1]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d177      	bne.n	800653c <USB_EPStartXfer+0x650>
 800644c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006450:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006458:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800645c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006466:	b29b      	uxth	r3, r3
 8006468:	461a      	mov	r2, r3
 800646a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800646c:	4413      	add	r3, r2
 800646e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006470:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006474:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	781b      	ldrb	r3, [r3, #0]
 800647c:	011a      	lsls	r2, r3, #4
 800647e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006480:	4413      	add	r3, r2
 8006482:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006486:	647b      	str	r3, [r7, #68]	@ 0x44
 8006488:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800648a:	881b      	ldrh	r3, [r3, #0]
 800648c:	b29b      	uxth	r3, r3
 800648e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006492:	b29a      	uxth	r2, r3
 8006494:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006496:	801a      	strh	r2, [r3, #0]
 8006498:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800649c:	2b3e      	cmp	r3, #62	@ 0x3e
 800649e:	d921      	bls.n	80064e4 <USB_EPStartXfer+0x5f8>
 80064a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064a4:	095b      	lsrs	r3, r3, #5
 80064a6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80064aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064ae:	f003 031f 	and.w	r3, r3, #31
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d104      	bne.n	80064c0 <USB_EPStartXfer+0x5d4>
 80064b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80064ba:	3b01      	subs	r3, #1
 80064bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80064c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064c2:	881b      	ldrh	r3, [r3, #0]
 80064c4:	b29a      	uxth	r2, r3
 80064c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	029b      	lsls	r3, r3, #10
 80064ce:	b29b      	uxth	r3, r3
 80064d0:	4313      	orrs	r3, r2
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80064d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80064dc:	b29a      	uxth	r2, r3
 80064de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064e0:	801a      	strh	r2, [r3, #0]
 80064e2:	e056      	b.n	8006592 <USB_EPStartXfer+0x6a6>
 80064e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d10a      	bne.n	8006502 <USB_EPStartXfer+0x616>
 80064ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064ee:	881b      	ldrh	r3, [r3, #0]
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80064f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80064fa:	b29a      	uxth	r2, r3
 80064fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064fe:	801a      	strh	r2, [r3, #0]
 8006500:	e047      	b.n	8006592 <USB_EPStartXfer+0x6a6>
 8006502:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006506:	085b      	lsrs	r3, r3, #1
 8006508:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800650c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006510:	f003 0301 	and.w	r3, r3, #1
 8006514:	2b00      	cmp	r3, #0
 8006516:	d004      	beq.n	8006522 <USB_EPStartXfer+0x636>
 8006518:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800651c:	3301      	adds	r3, #1
 800651e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006522:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006524:	881b      	ldrh	r3, [r3, #0]
 8006526:	b29a      	uxth	r2, r3
 8006528:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800652c:	b29b      	uxth	r3, r3
 800652e:	029b      	lsls	r3, r3, #10
 8006530:	b29b      	uxth	r3, r3
 8006532:	4313      	orrs	r3, r2
 8006534:	b29a      	uxth	r2, r3
 8006536:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006538:	801a      	strh	r2, [r3, #0]
 800653a:	e02a      	b.n	8006592 <USB_EPStartXfer+0x6a6>
 800653c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006540:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	785b      	ldrb	r3, [r3, #1]
 8006548:	2b01      	cmp	r3, #1
 800654a:	d122      	bne.n	8006592 <USB_EPStartXfer+0x6a6>
 800654c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006550:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	653b      	str	r3, [r7, #80]	@ 0x50
 8006558:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800655c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006566:	b29b      	uxth	r3, r3
 8006568:	461a      	mov	r2, r3
 800656a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800656c:	4413      	add	r3, r2
 800656e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006570:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006574:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	781b      	ldrb	r3, [r3, #0]
 800657c:	011a      	lsls	r2, r3, #4
 800657e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006580:	4413      	add	r3, r2
 8006582:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006586:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006588:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800658c:	b29a      	uxth	r2, r3
 800658e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006590:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006592:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006596:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	891b      	ldrh	r3, [r3, #8]
 800659e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80065a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	6959      	ldr	r1, [r3, #20]
 80065ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80065b8:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80065bc:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80065c0:	6800      	ldr	r0, [r0, #0]
 80065c2:	f001 f982 	bl	80078ca <USB_WritePMA>
            ep->xfer_buff += len;
 80065c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	695a      	ldr	r2, [r3, #20]
 80065d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80065d6:	441a      	add	r2, r3
 80065d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80065e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	6a1a      	ldr	r2, [r3, #32]
 80065f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	691b      	ldr	r3, [r3, #16]
 80065fc:	429a      	cmp	r2, r3
 80065fe:	d90f      	bls.n	8006620 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8006600:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006604:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	6a1a      	ldr	r2, [r3, #32]
 800660c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006610:	1ad2      	subs	r2, r2, r3
 8006612:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006616:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	621a      	str	r2, [r3, #32]
 800661e:	e00e      	b.n	800663e <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8006620:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006624:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	6a1b      	ldr	r3, [r3, #32]
 800662c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8006630:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006634:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	2200      	movs	r2, #0
 800663c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800663e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006642:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	643b      	str	r3, [r7, #64]	@ 0x40
 800664a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800664e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	785b      	ldrb	r3, [r3, #1]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d177      	bne.n	800674a <USB_EPStartXfer+0x85e>
 800665a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800665e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006666:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800666a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006674:	b29b      	uxth	r3, r3
 8006676:	461a      	mov	r2, r3
 8006678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800667a:	4413      	add	r3, r2
 800667c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800667e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006682:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	011a      	lsls	r2, r3, #4
 800668c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800668e:	4413      	add	r3, r2
 8006690:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006694:	637b      	str	r3, [r7, #52]	@ 0x34
 8006696:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006698:	881b      	ldrh	r3, [r3, #0]
 800669a:	b29b      	uxth	r3, r3
 800669c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80066a0:	b29a      	uxth	r2, r3
 80066a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066a4:	801a      	strh	r2, [r3, #0]
 80066a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066aa:	2b3e      	cmp	r3, #62	@ 0x3e
 80066ac:	d921      	bls.n	80066f2 <USB_EPStartXfer+0x806>
 80066ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066b2:	095b      	lsrs	r3, r3, #5
 80066b4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80066b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066bc:	f003 031f 	and.w	r3, r3, #31
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d104      	bne.n	80066ce <USB_EPStartXfer+0x7e2>
 80066c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066c8:	3b01      	subs	r3, #1
 80066ca:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80066ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066d0:	881b      	ldrh	r3, [r3, #0]
 80066d2:	b29a      	uxth	r2, r3
 80066d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066d8:	b29b      	uxth	r3, r3
 80066da:	029b      	lsls	r3, r3, #10
 80066dc:	b29b      	uxth	r3, r3
 80066de:	4313      	orrs	r3, r2
 80066e0:	b29b      	uxth	r3, r3
 80066e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066ea:	b29a      	uxth	r2, r3
 80066ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066ee:	801a      	strh	r2, [r3, #0]
 80066f0:	e050      	b.n	8006794 <USB_EPStartXfer+0x8a8>
 80066f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d10a      	bne.n	8006710 <USB_EPStartXfer+0x824>
 80066fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066fc:	881b      	ldrh	r3, [r3, #0]
 80066fe:	b29b      	uxth	r3, r3
 8006700:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006704:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006708:	b29a      	uxth	r2, r3
 800670a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800670c:	801a      	strh	r2, [r3, #0]
 800670e:	e041      	b.n	8006794 <USB_EPStartXfer+0x8a8>
 8006710:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006714:	085b      	lsrs	r3, r3, #1
 8006716:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800671a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800671e:	f003 0301 	and.w	r3, r3, #1
 8006722:	2b00      	cmp	r3, #0
 8006724:	d004      	beq.n	8006730 <USB_EPStartXfer+0x844>
 8006726:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800672a:	3301      	adds	r3, #1
 800672c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006732:	881b      	ldrh	r3, [r3, #0]
 8006734:	b29a      	uxth	r2, r3
 8006736:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800673a:	b29b      	uxth	r3, r3
 800673c:	029b      	lsls	r3, r3, #10
 800673e:	b29b      	uxth	r3, r3
 8006740:	4313      	orrs	r3, r2
 8006742:	b29a      	uxth	r2, r3
 8006744:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006746:	801a      	strh	r2, [r3, #0]
 8006748:	e024      	b.n	8006794 <USB_EPStartXfer+0x8a8>
 800674a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800674e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	785b      	ldrb	r3, [r3, #1]
 8006756:	2b01      	cmp	r3, #1
 8006758:	d11c      	bne.n	8006794 <USB_EPStartXfer+0x8a8>
 800675a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800675e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006768:	b29b      	uxth	r3, r3
 800676a:	461a      	mov	r2, r3
 800676c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800676e:	4413      	add	r3, r2
 8006770:	643b      	str	r3, [r7, #64]	@ 0x40
 8006772:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006776:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	781b      	ldrb	r3, [r3, #0]
 800677e:	011a      	lsls	r2, r3, #4
 8006780:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006782:	4413      	add	r3, r2
 8006784:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006788:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800678a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800678e:	b29a      	uxth	r2, r3
 8006790:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006792:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006794:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006798:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	895b      	ldrh	r3, [r3, #10]
 80067a0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80067a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	6959      	ldr	r1, [r3, #20]
 80067b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80067ba:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80067be:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80067c2:	6800      	ldr	r0, [r0, #0]
 80067c4:	f001 f881 	bl	80078ca <USB_WritePMA>
 80067c8:	e227      	b.n	8006c1a <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80067ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	6a1b      	ldr	r3, [r3, #32]
 80067d6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80067da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067de:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80067e2:	681a      	ldr	r2, [r3, #0]
 80067e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	781b      	ldrb	r3, [r3, #0]
 80067f0:	009b      	lsls	r3, r3, #2
 80067f2:	4413      	add	r3, r2
 80067f4:	881b      	ldrh	r3, [r3, #0]
 80067f6:	b29b      	uxth	r3, r3
 80067f8:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80067fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006800:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8006804:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006808:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800680c:	681a      	ldr	r2, [r3, #0]
 800680e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006812:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	781b      	ldrb	r3, [r3, #0]
 800681a:	009b      	lsls	r3, r3, #2
 800681c:	441a      	add	r2, r3
 800681e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8006822:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006826:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800682a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800682e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006832:	b29b      	uxth	r3, r3
 8006834:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006836:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800683a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006842:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006846:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006850:	b29b      	uxth	r3, r3
 8006852:	461a      	mov	r2, r3
 8006854:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006856:	4413      	add	r3, r2
 8006858:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800685a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800685e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	781b      	ldrb	r3, [r3, #0]
 8006866:	011a      	lsls	r2, r3, #4
 8006868:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800686a:	4413      	add	r3, r2
 800686c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006870:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006872:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006876:	b29a      	uxth	r2, r3
 8006878:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800687a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800687c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006880:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	891b      	ldrh	r3, [r3, #8]
 8006888:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800688c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006890:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	6959      	ldr	r1, [r3, #20]
 8006898:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800689c:	b29b      	uxth	r3, r3
 800689e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80068a2:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80068a6:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80068aa:	6800      	ldr	r0, [r0, #0]
 80068ac:	f001 f80d 	bl	80078ca <USB_WritePMA>
 80068b0:	e1b3      	b.n	8006c1a <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80068b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	6a1a      	ldr	r2, [r3, #32]
 80068be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068c2:	1ad2      	subs	r2, r2, r3
 80068c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80068d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068d4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	781b      	ldrb	r3, [r3, #0]
 80068e6:	009b      	lsls	r3, r3, #2
 80068e8:	4413      	add	r3, r2
 80068ea:	881b      	ldrh	r3, [r3, #0]
 80068ec:	b29b      	uxth	r3, r3
 80068ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	f000 80c6 	beq.w	8006a84 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80068f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068fc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	673b      	str	r3, [r7, #112]	@ 0x70
 8006904:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006908:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	785b      	ldrb	r3, [r3, #1]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d177      	bne.n	8006a04 <USB_EPStartXfer+0xb18>
 8006914:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006918:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006920:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006924:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800692e:	b29b      	uxth	r3, r3
 8006930:	461a      	mov	r2, r3
 8006932:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006934:	4413      	add	r3, r2
 8006936:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006938:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800693c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	011a      	lsls	r2, r3, #4
 8006946:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006948:	4413      	add	r3, r2
 800694a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800694e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006950:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006952:	881b      	ldrh	r3, [r3, #0]
 8006954:	b29b      	uxth	r3, r3
 8006956:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800695a:	b29a      	uxth	r2, r3
 800695c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800695e:	801a      	strh	r2, [r3, #0]
 8006960:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006964:	2b3e      	cmp	r3, #62	@ 0x3e
 8006966:	d921      	bls.n	80069ac <USB_EPStartXfer+0xac0>
 8006968:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800696c:	095b      	lsrs	r3, r3, #5
 800696e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006972:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006976:	f003 031f 	and.w	r3, r3, #31
 800697a:	2b00      	cmp	r3, #0
 800697c:	d104      	bne.n	8006988 <USB_EPStartXfer+0xa9c>
 800697e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006982:	3b01      	subs	r3, #1
 8006984:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006988:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800698a:	881b      	ldrh	r3, [r3, #0]
 800698c:	b29a      	uxth	r2, r3
 800698e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006992:	b29b      	uxth	r3, r3
 8006994:	029b      	lsls	r3, r3, #10
 8006996:	b29b      	uxth	r3, r3
 8006998:	4313      	orrs	r3, r2
 800699a:	b29b      	uxth	r3, r3
 800699c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069a4:	b29a      	uxth	r2, r3
 80069a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80069a8:	801a      	strh	r2, [r3, #0]
 80069aa:	e050      	b.n	8006a4e <USB_EPStartXfer+0xb62>
 80069ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d10a      	bne.n	80069ca <USB_EPStartXfer+0xade>
 80069b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80069b6:	881b      	ldrh	r3, [r3, #0]
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069c2:	b29a      	uxth	r2, r3
 80069c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80069c6:	801a      	strh	r2, [r3, #0]
 80069c8:	e041      	b.n	8006a4e <USB_EPStartXfer+0xb62>
 80069ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069ce:	085b      	lsrs	r3, r3, #1
 80069d0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80069d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069d8:	f003 0301 	and.w	r3, r3, #1
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d004      	beq.n	80069ea <USB_EPStartXfer+0xafe>
 80069e0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80069e4:	3301      	adds	r3, #1
 80069e6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80069ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80069ec:	881b      	ldrh	r3, [r3, #0]
 80069ee:	b29a      	uxth	r2, r3
 80069f0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	029b      	lsls	r3, r3, #10
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	4313      	orrs	r3, r2
 80069fc:	b29a      	uxth	r2, r3
 80069fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a00:	801a      	strh	r2, [r3, #0]
 8006a02:	e024      	b.n	8006a4e <USB_EPStartXfer+0xb62>
 8006a04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	785b      	ldrb	r3, [r3, #1]
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	d11c      	bne.n	8006a4e <USB_EPStartXfer+0xb62>
 8006a14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a18:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a22:	b29b      	uxth	r3, r3
 8006a24:	461a      	mov	r2, r3
 8006a26:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a28:	4413      	add	r3, r2
 8006a2a:	673b      	str	r3, [r7, #112]	@ 0x70
 8006a2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	781b      	ldrb	r3, [r3, #0]
 8006a38:	011a      	lsls	r2, r3, #4
 8006a3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a3c:	4413      	add	r3, r2
 8006a3e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006a42:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006a44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a48:	b29a      	uxth	r2, r3
 8006a4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a4c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8006a4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a52:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	895b      	ldrh	r3, [r3, #10]
 8006a5a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006a5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a62:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	6959      	ldr	r1, [r3, #20]
 8006a6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006a74:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006a78:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006a7c:	6800      	ldr	r0, [r0, #0]
 8006a7e:	f000 ff24 	bl	80078ca <USB_WritePMA>
 8006a82:	e0ca      	b.n	8006c1a <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006a84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	785b      	ldrb	r3, [r3, #1]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d177      	bne.n	8006b84 <USB_EPStartXfer+0xc98>
 8006a94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a98:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006aa0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006aa4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006aae:	b29b      	uxth	r3, r3
 8006ab0:	461a      	mov	r2, r3
 8006ab2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006ab4:	4413      	add	r3, r2
 8006ab6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006ab8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006abc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	781b      	ldrb	r3, [r3, #0]
 8006ac4:	011a      	lsls	r2, r3, #4
 8006ac6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006ac8:	4413      	add	r3, r2
 8006aca:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006ace:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006ad0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ad2:	881b      	ldrh	r3, [r3, #0]
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ada:	b29a      	uxth	r2, r3
 8006adc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ade:	801a      	strh	r2, [r3, #0]
 8006ae0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ae4:	2b3e      	cmp	r3, #62	@ 0x3e
 8006ae6:	d921      	bls.n	8006b2c <USB_EPStartXfer+0xc40>
 8006ae8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006aec:	095b      	lsrs	r3, r3, #5
 8006aee:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006af2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006af6:	f003 031f 	and.w	r3, r3, #31
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d104      	bne.n	8006b08 <USB_EPStartXfer+0xc1c>
 8006afe:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006b02:	3b01      	subs	r3, #1
 8006b04:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006b08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b0a:	881b      	ldrh	r3, [r3, #0]
 8006b0c:	b29a      	uxth	r2, r3
 8006b0e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006b12:	b29b      	uxth	r3, r3
 8006b14:	029b      	lsls	r3, r3, #10
 8006b16:	b29b      	uxth	r3, r3
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	b29b      	uxth	r3, r3
 8006b1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b24:	b29a      	uxth	r2, r3
 8006b26:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b28:	801a      	strh	r2, [r3, #0]
 8006b2a:	e05c      	b.n	8006be6 <USB_EPStartXfer+0xcfa>
 8006b2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d10a      	bne.n	8006b4a <USB_EPStartXfer+0xc5e>
 8006b34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b36:	881b      	ldrh	r3, [r3, #0]
 8006b38:	b29b      	uxth	r3, r3
 8006b3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b42:	b29a      	uxth	r2, r3
 8006b44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b46:	801a      	strh	r2, [r3, #0]
 8006b48:	e04d      	b.n	8006be6 <USB_EPStartXfer+0xcfa>
 8006b4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b4e:	085b      	lsrs	r3, r3, #1
 8006b50:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006b54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b58:	f003 0301 	and.w	r3, r3, #1
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d004      	beq.n	8006b6a <USB_EPStartXfer+0xc7e>
 8006b60:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006b64:	3301      	adds	r3, #1
 8006b66:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006b6a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b6c:	881b      	ldrh	r3, [r3, #0]
 8006b6e:	b29a      	uxth	r2, r3
 8006b70:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006b74:	b29b      	uxth	r3, r3
 8006b76:	029b      	lsls	r3, r3, #10
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	b29a      	uxth	r2, r3
 8006b7e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b80:	801a      	strh	r2, [r3, #0]
 8006b82:	e030      	b.n	8006be6 <USB_EPStartXfer+0xcfa>
 8006b84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	785b      	ldrb	r3, [r3, #1]
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d128      	bne.n	8006be6 <USB_EPStartXfer+0xcfa>
 8006b94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b98:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006ba2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ba6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006bb0:	b29b      	uxth	r3, r3
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006bb8:	4413      	add	r3, r2
 8006bba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006bbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bc2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	781b      	ldrb	r3, [r3, #0]
 8006bca:	011a      	lsls	r2, r3, #4
 8006bcc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006bd0:	4413      	add	r3, r2
 8006bd2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006bd6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006bda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bde:	b29a      	uxth	r2, r3
 8006be0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006be4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006be6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	891b      	ldrh	r3, [r3, #8]
 8006bf2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006bf6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bfa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	6959      	ldr	r1, [r3, #20]
 8006c02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006c0c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006c10:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006c14:	6800      	ldr	r0, [r0, #0]
 8006c16:	f000 fe58 	bl	80078ca <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006c1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c1e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006c22:	681a      	ldr	r2, [r3, #0]
 8006c24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	781b      	ldrb	r3, [r3, #0]
 8006c30:	009b      	lsls	r3, r3, #2
 8006c32:	4413      	add	r3, r2
 8006c34:	881b      	ldrh	r3, [r3, #0]
 8006c36:	b29b      	uxth	r3, r3
 8006c38:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c40:	817b      	strh	r3, [r7, #10]
 8006c42:	897b      	ldrh	r3, [r7, #10]
 8006c44:	f083 0310 	eor.w	r3, r3, #16
 8006c48:	817b      	strh	r3, [r7, #10]
 8006c4a:	897b      	ldrh	r3, [r7, #10]
 8006c4c:	f083 0320 	eor.w	r3, r3, #32
 8006c50:	817b      	strh	r3, [r7, #10]
 8006c52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c56:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006c5a:	681a      	ldr	r2, [r3, #0]
 8006c5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	781b      	ldrb	r3, [r3, #0]
 8006c68:	009b      	lsls	r3, r3, #2
 8006c6a:	441a      	add	r2, r3
 8006c6c:	897b      	ldrh	r3, [r7, #10]
 8006c6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c7e:	b29b      	uxth	r3, r3
 8006c80:	8013      	strh	r3, [r2, #0]
 8006c82:	f000 bcde 	b.w	8007642 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006c86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c8a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	7b1b      	ldrb	r3, [r3, #12]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	f040 80bb 	bne.w	8006e0e <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006c98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c9c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	699a      	ldr	r2, [r3, #24]
 8006ca4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ca8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	691b      	ldr	r3, [r3, #16]
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d917      	bls.n	8006ce4 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8006cb4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cb8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	691b      	ldr	r3, [r3, #16]
 8006cc0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8006cc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cc8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	699a      	ldr	r2, [r3, #24]
 8006cd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cd4:	1ad2      	subs	r2, r2, r3
 8006cd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cda:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	619a      	str	r2, [r3, #24]
 8006ce2:	e00e      	b.n	8006d02 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8006ce4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ce8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	699b      	ldr	r3, [r3, #24]
 8006cf0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8006cf4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cf8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006d02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d06:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d14:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	461a      	mov	r2, r3
 8006d22:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006d26:	4413      	add	r3, r2
 8006d28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	011a      	lsls	r2, r3, #4
 8006d3a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006d3e:	4413      	add	r3, r2
 8006d40:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006d44:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006d48:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d4c:	881b      	ldrh	r3, [r3, #0]
 8006d4e:	b29b      	uxth	r3, r3
 8006d50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d54:	b29a      	uxth	r2, r3
 8006d56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d5a:	801a      	strh	r2, [r3, #0]
 8006d5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d60:	2b3e      	cmp	r3, #62	@ 0x3e
 8006d62:	d924      	bls.n	8006dae <USB_EPStartXfer+0xec2>
 8006d64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d68:	095b      	lsrs	r3, r3, #5
 8006d6a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006d6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d72:	f003 031f 	and.w	r3, r3, #31
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d104      	bne.n	8006d84 <USB_EPStartXfer+0xe98>
 8006d7a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006d7e:	3b01      	subs	r3, #1
 8006d80:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006d84:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006d88:	881b      	ldrh	r3, [r3, #0]
 8006d8a:	b29a      	uxth	r2, r3
 8006d8c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	029b      	lsls	r3, r3, #10
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	4313      	orrs	r3, r2
 8006d98:	b29b      	uxth	r3, r3
 8006d9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006da2:	b29a      	uxth	r2, r3
 8006da4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006da8:	801a      	strh	r2, [r3, #0]
 8006daa:	f000 bc10 	b.w	80075ce <USB_EPStartXfer+0x16e2>
 8006dae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d10c      	bne.n	8006dd0 <USB_EPStartXfer+0xee4>
 8006db6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006dba:	881b      	ldrh	r3, [r3, #0]
 8006dbc:	b29b      	uxth	r3, r3
 8006dbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006dc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006dc6:	b29a      	uxth	r2, r3
 8006dc8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006dcc:	801a      	strh	r2, [r3, #0]
 8006dce:	e3fe      	b.n	80075ce <USB_EPStartXfer+0x16e2>
 8006dd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dd4:	085b      	lsrs	r3, r3, #1
 8006dd6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006dda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dde:	f003 0301 	and.w	r3, r3, #1
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d004      	beq.n	8006df0 <USB_EPStartXfer+0xf04>
 8006de6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006dea:	3301      	adds	r3, #1
 8006dec:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006df0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006df4:	881b      	ldrh	r3, [r3, #0]
 8006df6:	b29a      	uxth	r2, r3
 8006df8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	029b      	lsls	r3, r3, #10
 8006e00:	b29b      	uxth	r3, r3
 8006e02:	4313      	orrs	r3, r2
 8006e04:	b29a      	uxth	r2, r3
 8006e06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e0a:	801a      	strh	r2, [r3, #0]
 8006e0c:	e3df      	b.n	80075ce <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006e0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e12:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	78db      	ldrb	r3, [r3, #3]
 8006e1a:	2b02      	cmp	r3, #2
 8006e1c:	f040 8218 	bne.w	8007250 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006e20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e24:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	785b      	ldrb	r3, [r3, #1]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	f040 809d 	bne.w	8006f6c <USB_EPStartXfer+0x1080>
 8006e32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e36:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006e40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e44:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e4e:	b29b      	uxth	r3, r3
 8006e50:	461a      	mov	r2, r3
 8006e52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e56:	4413      	add	r3, r2
 8006e58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006e5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	781b      	ldrb	r3, [r3, #0]
 8006e68:	011a      	lsls	r2, r3, #4
 8006e6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e6e:	4413      	add	r3, r2
 8006e70:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006e74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006e78:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006e7c:	881b      	ldrh	r3, [r3, #0]
 8006e7e:	b29b      	uxth	r3, r3
 8006e80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e84:	b29a      	uxth	r2, r3
 8006e86:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006e8a:	801a      	strh	r2, [r3, #0]
 8006e8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	691b      	ldr	r3, [r3, #16]
 8006e98:	2b3e      	cmp	r3, #62	@ 0x3e
 8006e9a:	d92b      	bls.n	8006ef4 <USB_EPStartXfer+0x1008>
 8006e9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ea0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	691b      	ldr	r3, [r3, #16]
 8006ea8:	095b      	lsrs	r3, r3, #5
 8006eaa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006eae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006eb2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	691b      	ldr	r3, [r3, #16]
 8006eba:	f003 031f 	and.w	r3, r3, #31
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d104      	bne.n	8006ecc <USB_EPStartXfer+0xfe0>
 8006ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ec6:	3b01      	subs	r3, #1
 8006ec8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006ecc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006ed0:	881b      	ldrh	r3, [r3, #0]
 8006ed2:	b29a      	uxth	r2, r3
 8006ed4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	029b      	lsls	r3, r3, #10
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	b29b      	uxth	r3, r3
 8006ee2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ee6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006eea:	b29a      	uxth	r2, r3
 8006eec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006ef0:	801a      	strh	r2, [r3, #0]
 8006ef2:	e070      	b.n	8006fd6 <USB_EPStartXfer+0x10ea>
 8006ef4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ef8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	691b      	ldr	r3, [r3, #16]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d10c      	bne.n	8006f1e <USB_EPStartXfer+0x1032>
 8006f04:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006f08:	881b      	ldrh	r3, [r3, #0]
 8006f0a:	b29b      	uxth	r3, r3
 8006f0c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f10:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f14:	b29a      	uxth	r2, r3
 8006f16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006f1a:	801a      	strh	r2, [r3, #0]
 8006f1c:	e05b      	b.n	8006fd6 <USB_EPStartXfer+0x10ea>
 8006f1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f22:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	691b      	ldr	r3, [r3, #16]
 8006f2a:	085b      	lsrs	r3, r3, #1
 8006f2c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006f30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	691b      	ldr	r3, [r3, #16]
 8006f3c:	f003 0301 	and.w	r3, r3, #1
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d004      	beq.n	8006f4e <USB_EPStartXfer+0x1062>
 8006f44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f48:	3301      	adds	r3, #1
 8006f4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006f4e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006f52:	881b      	ldrh	r3, [r3, #0]
 8006f54:	b29a      	uxth	r2, r3
 8006f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f5a:	b29b      	uxth	r3, r3
 8006f5c:	029b      	lsls	r3, r3, #10
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	4313      	orrs	r3, r2
 8006f62:	b29a      	uxth	r2, r3
 8006f64:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006f68:	801a      	strh	r2, [r3, #0]
 8006f6a:	e034      	b.n	8006fd6 <USB_EPStartXfer+0x10ea>
 8006f6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	785b      	ldrb	r3, [r3, #1]
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d12c      	bne.n	8006fd6 <USB_EPStartXfer+0x10ea>
 8006f7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f80:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006f8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f8e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006fa0:	4413      	add	r3, r2
 8006fa2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006fa6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006faa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	781b      	ldrb	r3, [r3, #0]
 8006fb2:	011a      	lsls	r2, r3, #4
 8006fb4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006fb8:	4413      	add	r3, r2
 8006fba:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006fbe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006fc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fc6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	691b      	ldr	r3, [r3, #16]
 8006fce:	b29a      	uxth	r2, r3
 8006fd0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8006fd4:	801a      	strh	r2, [r3, #0]
 8006fd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fda:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006fe4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fe8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	785b      	ldrb	r3, [r3, #1]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	f040 809d 	bne.w	8007130 <USB_EPStartXfer+0x1244>
 8006ff6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ffa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007004:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007008:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007012:	b29b      	uxth	r3, r3
 8007014:	461a      	mov	r2, r3
 8007016:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800701a:	4413      	add	r3, r2
 800701c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007020:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007024:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	781b      	ldrb	r3, [r3, #0]
 800702c:	011a      	lsls	r2, r3, #4
 800702e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007032:	4413      	add	r3, r2
 8007034:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007038:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800703c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007040:	881b      	ldrh	r3, [r3, #0]
 8007042:	b29b      	uxth	r3, r3
 8007044:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007048:	b29a      	uxth	r2, r3
 800704a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800704e:	801a      	strh	r2, [r3, #0]
 8007050:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007054:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	691b      	ldr	r3, [r3, #16]
 800705c:	2b3e      	cmp	r3, #62	@ 0x3e
 800705e:	d92b      	bls.n	80070b8 <USB_EPStartXfer+0x11cc>
 8007060:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007064:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	691b      	ldr	r3, [r3, #16]
 800706c:	095b      	lsrs	r3, r3, #5
 800706e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007072:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007076:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	f003 031f 	and.w	r3, r3, #31
 8007082:	2b00      	cmp	r3, #0
 8007084:	d104      	bne.n	8007090 <USB_EPStartXfer+0x11a4>
 8007086:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800708a:	3b01      	subs	r3, #1
 800708c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007090:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007094:	881b      	ldrh	r3, [r3, #0]
 8007096:	b29a      	uxth	r2, r3
 8007098:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800709c:	b29b      	uxth	r3, r3
 800709e:	029b      	lsls	r3, r3, #10
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	4313      	orrs	r3, r2
 80070a4:	b29b      	uxth	r3, r3
 80070a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070ae:	b29a      	uxth	r2, r3
 80070b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80070b4:	801a      	strh	r2, [r3, #0]
 80070b6:	e069      	b.n	800718c <USB_EPStartXfer+0x12a0>
 80070b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	691b      	ldr	r3, [r3, #16]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d10c      	bne.n	80070e2 <USB_EPStartXfer+0x11f6>
 80070c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80070cc:	881b      	ldrh	r3, [r3, #0]
 80070ce:	b29b      	uxth	r3, r3
 80070d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070d8:	b29a      	uxth	r2, r3
 80070da:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80070de:	801a      	strh	r2, [r3, #0]
 80070e0:	e054      	b.n	800718c <USB_EPStartXfer+0x12a0>
 80070e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	691b      	ldr	r3, [r3, #16]
 80070ee:	085b      	lsrs	r3, r3, #1
 80070f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80070f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	691b      	ldr	r3, [r3, #16]
 8007100:	f003 0301 	and.w	r3, r3, #1
 8007104:	2b00      	cmp	r3, #0
 8007106:	d004      	beq.n	8007112 <USB_EPStartXfer+0x1226>
 8007108:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800710c:	3301      	adds	r3, #1
 800710e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007112:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007116:	881b      	ldrh	r3, [r3, #0]
 8007118:	b29a      	uxth	r2, r3
 800711a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800711e:	b29b      	uxth	r3, r3
 8007120:	029b      	lsls	r3, r3, #10
 8007122:	b29b      	uxth	r3, r3
 8007124:	4313      	orrs	r3, r2
 8007126:	b29a      	uxth	r2, r3
 8007128:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800712c:	801a      	strh	r2, [r3, #0]
 800712e:	e02d      	b.n	800718c <USB_EPStartXfer+0x12a0>
 8007130:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007134:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	785b      	ldrb	r3, [r3, #1]
 800713c:	2b01      	cmp	r3, #1
 800713e:	d125      	bne.n	800718c <USB_EPStartXfer+0x12a0>
 8007140:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007144:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800714e:	b29b      	uxth	r3, r3
 8007150:	461a      	mov	r2, r3
 8007152:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007156:	4413      	add	r3, r2
 8007158:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800715c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007160:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	781b      	ldrb	r3, [r3, #0]
 8007168:	011a      	lsls	r2, r3, #4
 800716a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800716e:	4413      	add	r3, r2
 8007170:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007174:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007178:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800717c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	691b      	ldr	r3, [r3, #16]
 8007184:	b29a      	uxth	r2, r3
 8007186:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800718a:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800718c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007190:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	69db      	ldr	r3, [r3, #28]
 8007198:	2b00      	cmp	r3, #0
 800719a:	f000 8218 	beq.w	80075ce <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800719e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071a2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	781b      	ldrb	r3, [r3, #0]
 80071b4:	009b      	lsls	r3, r3, #2
 80071b6:	4413      	add	r3, r2
 80071b8:	881b      	ldrh	r3, [r3, #0]
 80071ba:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80071be:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80071c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d005      	beq.n	80071d6 <USB_EPStartXfer+0x12ea>
 80071ca:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80071ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d10d      	bne.n	80071f2 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80071d6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80071da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80071de:	2b00      	cmp	r3, #0
 80071e0:	f040 81f5 	bne.w	80075ce <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80071e4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80071e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	f040 81ee 	bne.w	80075ce <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80071f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007200:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	781b      	ldrb	r3, [r3, #0]
 8007208:	009b      	lsls	r3, r3, #2
 800720a:	4413      	add	r3, r2
 800720c:	881b      	ldrh	r3, [r3, #0]
 800720e:	b29b      	uxth	r3, r3
 8007210:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007214:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007218:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800721c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007220:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007224:	681a      	ldr	r2, [r3, #0]
 8007226:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800722a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	781b      	ldrb	r3, [r3, #0]
 8007232:	009b      	lsls	r3, r3, #2
 8007234:	441a      	add	r2, r3
 8007236:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800723a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800723e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007242:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007246:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800724a:	b29b      	uxth	r3, r3
 800724c:	8013      	strh	r3, [r2, #0]
 800724e:	e1be      	b.n	80075ce <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8007250:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007254:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	78db      	ldrb	r3, [r3, #3]
 800725c:	2b01      	cmp	r3, #1
 800725e:	f040 81b4 	bne.w	80075ca <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8007262:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007266:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	699a      	ldr	r2, [r3, #24]
 800726e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007272:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	691b      	ldr	r3, [r3, #16]
 800727a:	429a      	cmp	r2, r3
 800727c:	d917      	bls.n	80072ae <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 800727e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007282:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	691b      	ldr	r3, [r3, #16]
 800728a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 800728e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007292:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	699a      	ldr	r2, [r3, #24]
 800729a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800729e:	1ad2      	subs	r2, r2, r3
 80072a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	619a      	str	r2, [r3, #24]
 80072ac:	e00e      	b.n	80072cc <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 80072ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	699b      	ldr	r3, [r3, #24]
 80072ba:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 80072be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	2200      	movs	r2, #0
 80072ca:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80072cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	785b      	ldrb	r3, [r3, #1]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	f040 8085 	bne.w	80073e8 <USB_EPStartXfer+0x14fc>
 80072de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80072ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	461a      	mov	r2, r3
 80072fe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007302:	4413      	add	r3, r2
 8007304:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007308:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800730c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	781b      	ldrb	r3, [r3, #0]
 8007314:	011a      	lsls	r2, r3, #4
 8007316:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800731a:	4413      	add	r3, r2
 800731c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007320:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007324:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007328:	881b      	ldrh	r3, [r3, #0]
 800732a:	b29b      	uxth	r3, r3
 800732c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007330:	b29a      	uxth	r2, r3
 8007332:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007336:	801a      	strh	r2, [r3, #0]
 8007338:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800733c:	2b3e      	cmp	r3, #62	@ 0x3e
 800733e:	d923      	bls.n	8007388 <USB_EPStartXfer+0x149c>
 8007340:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007344:	095b      	lsrs	r3, r3, #5
 8007346:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800734a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800734e:	f003 031f 	and.w	r3, r3, #31
 8007352:	2b00      	cmp	r3, #0
 8007354:	d104      	bne.n	8007360 <USB_EPStartXfer+0x1474>
 8007356:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800735a:	3b01      	subs	r3, #1
 800735c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007360:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007364:	881b      	ldrh	r3, [r3, #0]
 8007366:	b29a      	uxth	r2, r3
 8007368:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800736c:	b29b      	uxth	r3, r3
 800736e:	029b      	lsls	r3, r3, #10
 8007370:	b29b      	uxth	r3, r3
 8007372:	4313      	orrs	r3, r2
 8007374:	b29b      	uxth	r3, r3
 8007376:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800737a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800737e:	b29a      	uxth	r2, r3
 8007380:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007384:	801a      	strh	r2, [r3, #0]
 8007386:	e060      	b.n	800744a <USB_EPStartXfer+0x155e>
 8007388:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800738c:	2b00      	cmp	r3, #0
 800738e:	d10c      	bne.n	80073aa <USB_EPStartXfer+0x14be>
 8007390:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007394:	881b      	ldrh	r3, [r3, #0]
 8007396:	b29b      	uxth	r3, r3
 8007398:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800739c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073a0:	b29a      	uxth	r2, r3
 80073a2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80073a6:	801a      	strh	r2, [r3, #0]
 80073a8:	e04f      	b.n	800744a <USB_EPStartXfer+0x155e>
 80073aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073ae:	085b      	lsrs	r3, r3, #1
 80073b0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80073b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073b8:	f003 0301 	and.w	r3, r3, #1
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d004      	beq.n	80073ca <USB_EPStartXfer+0x14de>
 80073c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073c4:	3301      	adds	r3, #1
 80073c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80073ca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80073ce:	881b      	ldrh	r3, [r3, #0]
 80073d0:	b29a      	uxth	r2, r3
 80073d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073d6:	b29b      	uxth	r3, r3
 80073d8:	029b      	lsls	r3, r3, #10
 80073da:	b29b      	uxth	r3, r3
 80073dc:	4313      	orrs	r3, r2
 80073de:	b29a      	uxth	r2, r3
 80073e0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80073e4:	801a      	strh	r2, [r3, #0]
 80073e6:	e030      	b.n	800744a <USB_EPStartXfer+0x155e>
 80073e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	785b      	ldrb	r3, [r3, #1]
 80073f4:	2b01      	cmp	r3, #1
 80073f6:	d128      	bne.n	800744a <USB_EPStartXfer+0x155e>
 80073f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073fc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007406:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800740a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007414:	b29b      	uxth	r3, r3
 8007416:	461a      	mov	r2, r3
 8007418:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800741c:	4413      	add	r3, r2
 800741e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007422:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007426:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	781b      	ldrb	r3, [r3, #0]
 800742e:	011a      	lsls	r2, r3, #4
 8007430:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007434:	4413      	add	r3, r2
 8007436:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800743a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800743e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007442:	b29a      	uxth	r2, r3
 8007444:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8007448:	801a      	strh	r2, [r3, #0]
 800744a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800744e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007458:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800745c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	785b      	ldrb	r3, [r3, #1]
 8007464:	2b00      	cmp	r3, #0
 8007466:	f040 8085 	bne.w	8007574 <USB_EPStartXfer+0x1688>
 800746a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800746e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007478:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800747c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007486:	b29b      	uxth	r3, r3
 8007488:	461a      	mov	r2, r3
 800748a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800748e:	4413      	add	r3, r2
 8007490:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007494:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007498:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	781b      	ldrb	r3, [r3, #0]
 80074a0:	011a      	lsls	r2, r3, #4
 80074a2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80074a6:	4413      	add	r3, r2
 80074a8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80074ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80074b0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80074b4:	881b      	ldrh	r3, [r3, #0]
 80074b6:	b29b      	uxth	r3, r3
 80074b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80074bc:	b29a      	uxth	r2, r3
 80074be:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80074c2:	801a      	strh	r2, [r3, #0]
 80074c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074c8:	2b3e      	cmp	r3, #62	@ 0x3e
 80074ca:	d923      	bls.n	8007514 <USB_EPStartXfer+0x1628>
 80074cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074d0:	095b      	lsrs	r3, r3, #5
 80074d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80074d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074da:	f003 031f 	and.w	r3, r3, #31
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d104      	bne.n	80074ec <USB_EPStartXfer+0x1600>
 80074e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80074e6:	3b01      	subs	r3, #1
 80074e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80074ec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80074f0:	881b      	ldrh	r3, [r3, #0]
 80074f2:	b29a      	uxth	r2, r3
 80074f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	029b      	lsls	r3, r3, #10
 80074fc:	b29b      	uxth	r3, r3
 80074fe:	4313      	orrs	r3, r2
 8007500:	b29b      	uxth	r3, r3
 8007502:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007506:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800750a:	b29a      	uxth	r2, r3
 800750c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007510:	801a      	strh	r2, [r3, #0]
 8007512:	e05c      	b.n	80075ce <USB_EPStartXfer+0x16e2>
 8007514:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007518:	2b00      	cmp	r3, #0
 800751a:	d10c      	bne.n	8007536 <USB_EPStartXfer+0x164a>
 800751c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007520:	881b      	ldrh	r3, [r3, #0]
 8007522:	b29b      	uxth	r3, r3
 8007524:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007528:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800752c:	b29a      	uxth	r2, r3
 800752e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007532:	801a      	strh	r2, [r3, #0]
 8007534:	e04b      	b.n	80075ce <USB_EPStartXfer+0x16e2>
 8007536:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800753a:	085b      	lsrs	r3, r3, #1
 800753c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007540:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007544:	f003 0301 	and.w	r3, r3, #1
 8007548:	2b00      	cmp	r3, #0
 800754a:	d004      	beq.n	8007556 <USB_EPStartXfer+0x166a>
 800754c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007550:	3301      	adds	r3, #1
 8007552:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007556:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800755a:	881b      	ldrh	r3, [r3, #0]
 800755c:	b29a      	uxth	r2, r3
 800755e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007562:	b29b      	uxth	r3, r3
 8007564:	029b      	lsls	r3, r3, #10
 8007566:	b29b      	uxth	r3, r3
 8007568:	4313      	orrs	r3, r2
 800756a:	b29a      	uxth	r2, r3
 800756c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007570:	801a      	strh	r2, [r3, #0]
 8007572:	e02c      	b.n	80075ce <USB_EPStartXfer+0x16e2>
 8007574:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007578:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	785b      	ldrb	r3, [r3, #1]
 8007580:	2b01      	cmp	r3, #1
 8007582:	d124      	bne.n	80075ce <USB_EPStartXfer+0x16e2>
 8007584:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007588:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007592:	b29b      	uxth	r3, r3
 8007594:	461a      	mov	r2, r3
 8007596:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800759a:	4413      	add	r3, r2
 800759c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80075a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	781b      	ldrb	r3, [r3, #0]
 80075ac:	011a      	lsls	r2, r3, #4
 80075ae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80075b2:	4413      	add	r3, r2
 80075b4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80075b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80075bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075c0:	b29a      	uxth	r2, r3
 80075c2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80075c6:	801a      	strh	r2, [r3, #0]
 80075c8:	e001      	b.n	80075ce <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 80075ca:	2301      	movs	r3, #1
 80075cc:	e03a      	b.n	8007644 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80075ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075d2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80075d6:	681a      	ldr	r2, [r3, #0]
 80075d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	781b      	ldrb	r3, [r3, #0]
 80075e4:	009b      	lsls	r3, r3, #2
 80075e6:	4413      	add	r3, r2
 80075e8:	881b      	ldrh	r3, [r3, #0]
 80075ea:	b29b      	uxth	r3, r3
 80075ec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80075f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075f4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80075f8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80075fc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007600:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007604:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007608:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800760c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007610:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007614:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007618:	681a      	ldr	r2, [r3, #0]
 800761a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800761e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	781b      	ldrb	r3, [r3, #0]
 8007626:	009b      	lsls	r3, r3, #2
 8007628:	441a      	add	r2, r3
 800762a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800762e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007632:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007636:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800763a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800763e:	b29b      	uxth	r3, r3
 8007640:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007642:	2300      	movs	r3, #0
}
 8007644:	4618      	mov	r0, r3
 8007646:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800764a:	46bd      	mov	sp, r7
 800764c:	bd80      	pop	{r7, pc}

0800764e <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800764e:	b480      	push	{r7}
 8007650:	b085      	sub	sp, #20
 8007652:	af00      	add	r7, sp, #0
 8007654:	6078      	str	r0, [r7, #4]
 8007656:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	785b      	ldrb	r3, [r3, #1]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d020      	beq.n	80076a2 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007660:	687a      	ldr	r2, [r7, #4]
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	781b      	ldrb	r3, [r3, #0]
 8007666:	009b      	lsls	r3, r3, #2
 8007668:	4413      	add	r3, r2
 800766a:	881b      	ldrh	r3, [r3, #0]
 800766c:	b29b      	uxth	r3, r3
 800766e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007672:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007676:	81bb      	strh	r3, [r7, #12]
 8007678:	89bb      	ldrh	r3, [r7, #12]
 800767a:	f083 0310 	eor.w	r3, r3, #16
 800767e:	81bb      	strh	r3, [r7, #12]
 8007680:	687a      	ldr	r2, [r7, #4]
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	781b      	ldrb	r3, [r3, #0]
 8007686:	009b      	lsls	r3, r3, #2
 8007688:	441a      	add	r2, r3
 800768a:	89bb      	ldrh	r3, [r7, #12]
 800768c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007690:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007694:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007698:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800769c:	b29b      	uxth	r3, r3
 800769e:	8013      	strh	r3, [r2, #0]
 80076a0:	e01f      	b.n	80076e2 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80076a2:	687a      	ldr	r2, [r7, #4]
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	781b      	ldrb	r3, [r3, #0]
 80076a8:	009b      	lsls	r3, r3, #2
 80076aa:	4413      	add	r3, r2
 80076ac:	881b      	ldrh	r3, [r3, #0]
 80076ae:	b29b      	uxth	r3, r3
 80076b0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80076b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076b8:	81fb      	strh	r3, [r7, #14]
 80076ba:	89fb      	ldrh	r3, [r7, #14]
 80076bc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80076c0:	81fb      	strh	r3, [r7, #14]
 80076c2:	687a      	ldr	r2, [r7, #4]
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	781b      	ldrb	r3, [r3, #0]
 80076c8:	009b      	lsls	r3, r3, #2
 80076ca:	441a      	add	r2, r3
 80076cc:	89fb      	ldrh	r3, [r7, #14]
 80076ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80076d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80076d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80076da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076de:	b29b      	uxth	r3, r3
 80076e0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80076e2:	2300      	movs	r3, #0
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3714      	adds	r7, #20
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bc80      	pop	{r7}
 80076ec:	4770      	bx	lr

080076ee <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80076ee:	b480      	push	{r7}
 80076f0:	b087      	sub	sp, #28
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	6078      	str	r0, [r7, #4]
 80076f6:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	7b1b      	ldrb	r3, [r3, #12]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	f040 809d 	bne.w	800783c <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	785b      	ldrb	r3, [r3, #1]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d04c      	beq.n	80077a4 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800770a:	687a      	ldr	r2, [r7, #4]
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	009b      	lsls	r3, r3, #2
 8007712:	4413      	add	r3, r2
 8007714:	881b      	ldrh	r3, [r3, #0]
 8007716:	823b      	strh	r3, [r7, #16]
 8007718:	8a3b      	ldrh	r3, [r7, #16]
 800771a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800771e:	2b00      	cmp	r3, #0
 8007720:	d01b      	beq.n	800775a <USB_EPClearStall+0x6c>
 8007722:	687a      	ldr	r2, [r7, #4]
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	781b      	ldrb	r3, [r3, #0]
 8007728:	009b      	lsls	r3, r3, #2
 800772a:	4413      	add	r3, r2
 800772c:	881b      	ldrh	r3, [r3, #0]
 800772e:	b29b      	uxth	r3, r3
 8007730:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007734:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007738:	81fb      	strh	r3, [r7, #14]
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	781b      	ldrb	r3, [r3, #0]
 8007740:	009b      	lsls	r3, r3, #2
 8007742:	441a      	add	r2, r3
 8007744:	89fb      	ldrh	r3, [r7, #14]
 8007746:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800774a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800774e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007752:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007756:	b29b      	uxth	r3, r3
 8007758:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	78db      	ldrb	r3, [r3, #3]
 800775e:	2b01      	cmp	r3, #1
 8007760:	d06c      	beq.n	800783c <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007762:	687a      	ldr	r2, [r7, #4]
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	781b      	ldrb	r3, [r3, #0]
 8007768:	009b      	lsls	r3, r3, #2
 800776a:	4413      	add	r3, r2
 800776c:	881b      	ldrh	r3, [r3, #0]
 800776e:	b29b      	uxth	r3, r3
 8007770:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007774:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007778:	81bb      	strh	r3, [r7, #12]
 800777a:	89bb      	ldrh	r3, [r7, #12]
 800777c:	f083 0320 	eor.w	r3, r3, #32
 8007780:	81bb      	strh	r3, [r7, #12]
 8007782:	687a      	ldr	r2, [r7, #4]
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	781b      	ldrb	r3, [r3, #0]
 8007788:	009b      	lsls	r3, r3, #2
 800778a:	441a      	add	r2, r3
 800778c:	89bb      	ldrh	r3, [r7, #12]
 800778e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007792:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007796:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800779a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800779e:	b29b      	uxth	r3, r3
 80077a0:	8013      	strh	r3, [r2, #0]
 80077a2:	e04b      	b.n	800783c <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80077a4:	687a      	ldr	r2, [r7, #4]
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	781b      	ldrb	r3, [r3, #0]
 80077aa:	009b      	lsls	r3, r3, #2
 80077ac:	4413      	add	r3, r2
 80077ae:	881b      	ldrh	r3, [r3, #0]
 80077b0:	82fb      	strh	r3, [r7, #22]
 80077b2:	8afb      	ldrh	r3, [r7, #22]
 80077b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d01b      	beq.n	80077f4 <USB_EPClearStall+0x106>
 80077bc:	687a      	ldr	r2, [r7, #4]
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	781b      	ldrb	r3, [r3, #0]
 80077c2:	009b      	lsls	r3, r3, #2
 80077c4:	4413      	add	r3, r2
 80077c6:	881b      	ldrh	r3, [r3, #0]
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077d2:	82bb      	strh	r3, [r7, #20]
 80077d4:	687a      	ldr	r2, [r7, #4]
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	781b      	ldrb	r3, [r3, #0]
 80077da:	009b      	lsls	r3, r3, #2
 80077dc:	441a      	add	r2, r3
 80077de:	8abb      	ldrh	r3, [r7, #20]
 80077e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80077e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80077e8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80077ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077f0:	b29b      	uxth	r3, r3
 80077f2:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80077f4:	687a      	ldr	r2, [r7, #4]
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	781b      	ldrb	r3, [r3, #0]
 80077fa:	009b      	lsls	r3, r3, #2
 80077fc:	4413      	add	r3, r2
 80077fe:	881b      	ldrh	r3, [r3, #0]
 8007800:	b29b      	uxth	r3, r3
 8007802:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007806:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800780a:	827b      	strh	r3, [r7, #18]
 800780c:	8a7b      	ldrh	r3, [r7, #18]
 800780e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007812:	827b      	strh	r3, [r7, #18]
 8007814:	8a7b      	ldrh	r3, [r7, #18]
 8007816:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800781a:	827b      	strh	r3, [r7, #18]
 800781c:	687a      	ldr	r2, [r7, #4]
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	781b      	ldrb	r3, [r3, #0]
 8007822:	009b      	lsls	r3, r3, #2
 8007824:	441a      	add	r2, r3
 8007826:	8a7b      	ldrh	r3, [r7, #18]
 8007828:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800782c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007830:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007834:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007838:	b29b      	uxth	r3, r3
 800783a:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800783c:	2300      	movs	r3, #0
}
 800783e:	4618      	mov	r0, r3
 8007840:	371c      	adds	r7, #28
 8007842:	46bd      	mov	sp, r7
 8007844:	bc80      	pop	{r7}
 8007846:	4770      	bx	lr

08007848 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007848:	b480      	push	{r7}
 800784a:	b083      	sub	sp, #12
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
 8007850:	460b      	mov	r3, r1
 8007852:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007854:	78fb      	ldrb	r3, [r7, #3]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d103      	bne.n	8007862 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2280      	movs	r2, #128	@ 0x80
 800785e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8007862:	2300      	movs	r3, #0
}
 8007864:	4618      	mov	r0, r3
 8007866:	370c      	adds	r7, #12
 8007868:	46bd      	mov	sp, r7
 800786a:	bc80      	pop	{r7}
 800786c:	4770      	bx	lr

0800786e <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800786e:	b480      	push	{r7}
 8007870:	b083      	sub	sp, #12
 8007872:	af00      	add	r7, sp, #0
 8007874:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007876:	2300      	movs	r3, #0
}
 8007878:	4618      	mov	r0, r3
 800787a:	370c      	adds	r7, #12
 800787c:	46bd      	mov	sp, r7
 800787e:	bc80      	pop	{r7}
 8007880:	4770      	bx	lr

08007882 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8007882:	b480      	push	{r7}
 8007884:	b083      	sub	sp, #12
 8007886:	af00      	add	r7, sp, #0
 8007888:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800788a:	2300      	movs	r3, #0
}
 800788c:	4618      	mov	r0, r3
 800788e:	370c      	adds	r7, #12
 8007890:	46bd      	mov	sp, r7
 8007892:	bc80      	pop	{r7}
 8007894:	4770      	bx	lr

08007896 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8007896:	b480      	push	{r7}
 8007898:	b085      	sub	sp, #20
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80078a4:	b29b      	uxth	r3, r3
 80078a6:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80078a8:	68fb      	ldr	r3, [r7, #12]
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3714      	adds	r7, #20
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bc80      	pop	{r7}
 80078b2:	4770      	bx	lr

080078b4 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80078b4:	b480      	push	{r7}
 80078b6:	b083      	sub	sp, #12
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
 80078bc:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80078be:	2300      	movs	r3, #0
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	370c      	adds	r7, #12
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bc80      	pop	{r7}
 80078c8:	4770      	bx	lr

080078ca <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80078ca:	b480      	push	{r7}
 80078cc:	b08b      	sub	sp, #44	@ 0x2c
 80078ce:	af00      	add	r7, sp, #0
 80078d0:	60f8      	str	r0, [r7, #12]
 80078d2:	60b9      	str	r1, [r7, #8]
 80078d4:	4611      	mov	r1, r2
 80078d6:	461a      	mov	r2, r3
 80078d8:	460b      	mov	r3, r1
 80078da:	80fb      	strh	r3, [r7, #6]
 80078dc:	4613      	mov	r3, r2
 80078de:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80078e0:	88bb      	ldrh	r3, [r7, #4]
 80078e2:	3301      	adds	r3, #1
 80078e4:	085b      	lsrs	r3, r3, #1
 80078e6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80078f0:	88fb      	ldrh	r3, [r7, #6]
 80078f2:	005a      	lsls	r2, r3, #1
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	4413      	add	r3, r2
 80078f8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80078fc:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80078fe:	69bb      	ldr	r3, [r7, #24]
 8007900:	627b      	str	r3, [r7, #36]	@ 0x24
 8007902:	e01f      	b.n	8007944 <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 8007904:	69fb      	ldr	r3, [r7, #28]
 8007906:	781b      	ldrb	r3, [r3, #0]
 8007908:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800790a:	69fb      	ldr	r3, [r7, #28]
 800790c:	3301      	adds	r3, #1
 800790e:	781b      	ldrb	r3, [r3, #0]
 8007910:	b21b      	sxth	r3, r3
 8007912:	021b      	lsls	r3, r3, #8
 8007914:	b21a      	sxth	r2, r3
 8007916:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800791a:	4313      	orrs	r3, r2
 800791c:	b21b      	sxth	r3, r3
 800791e:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8007920:	6a3b      	ldr	r3, [r7, #32]
 8007922:	8a7a      	ldrh	r2, [r7, #18]
 8007924:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8007926:	6a3b      	ldr	r3, [r7, #32]
 8007928:	3302      	adds	r3, #2
 800792a:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 800792c:	6a3b      	ldr	r3, [r7, #32]
 800792e:	3302      	adds	r3, #2
 8007930:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8007932:	69fb      	ldr	r3, [r7, #28]
 8007934:	3301      	adds	r3, #1
 8007936:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8007938:	69fb      	ldr	r3, [r7, #28]
 800793a:	3301      	adds	r3, #1
 800793c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800793e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007940:	3b01      	subs	r3, #1
 8007942:	627b      	str	r3, [r7, #36]	@ 0x24
 8007944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007946:	2b00      	cmp	r3, #0
 8007948:	d1dc      	bne.n	8007904 <USB_WritePMA+0x3a>
  }
}
 800794a:	bf00      	nop
 800794c:	bf00      	nop
 800794e:	372c      	adds	r7, #44	@ 0x2c
 8007950:	46bd      	mov	sp, r7
 8007952:	bc80      	pop	{r7}
 8007954:	4770      	bx	lr

08007956 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007956:	b480      	push	{r7}
 8007958:	b08b      	sub	sp, #44	@ 0x2c
 800795a:	af00      	add	r7, sp, #0
 800795c:	60f8      	str	r0, [r7, #12]
 800795e:	60b9      	str	r1, [r7, #8]
 8007960:	4611      	mov	r1, r2
 8007962:	461a      	mov	r2, r3
 8007964:	460b      	mov	r3, r1
 8007966:	80fb      	strh	r3, [r7, #6]
 8007968:	4613      	mov	r3, r2
 800796a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800796c:	88bb      	ldrh	r3, [r7, #4]
 800796e:	085b      	lsrs	r3, r3, #1
 8007970:	b29b      	uxth	r3, r3
 8007972:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800797c:	88fb      	ldrh	r3, [r7, #6]
 800797e:	005a      	lsls	r2, r3, #1
 8007980:	697b      	ldr	r3, [r7, #20]
 8007982:	4413      	add	r3, r2
 8007984:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007988:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800798a:	69bb      	ldr	r3, [r7, #24]
 800798c:	627b      	str	r3, [r7, #36]	@ 0x24
 800798e:	e01b      	b.n	80079c8 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8007990:	6a3b      	ldr	r3, [r7, #32]
 8007992:	881b      	ldrh	r3, [r3, #0]
 8007994:	b29b      	uxth	r3, r3
 8007996:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007998:	6a3b      	ldr	r3, [r7, #32]
 800799a:	3302      	adds	r3, #2
 800799c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	b2da      	uxtb	r2, r3
 80079a2:	69fb      	ldr	r3, [r7, #28]
 80079a4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80079a6:	69fb      	ldr	r3, [r7, #28]
 80079a8:	3301      	adds	r3, #1
 80079aa:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	0a1b      	lsrs	r3, r3, #8
 80079b0:	b2da      	uxtb	r2, r3
 80079b2:	69fb      	ldr	r3, [r7, #28]
 80079b4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80079b6:	69fb      	ldr	r3, [r7, #28]
 80079b8:	3301      	adds	r3, #1
 80079ba:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80079bc:	6a3b      	ldr	r3, [r7, #32]
 80079be:	3302      	adds	r3, #2
 80079c0:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 80079c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c4:	3b01      	subs	r3, #1
 80079c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80079c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d1e0      	bne.n	8007990 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80079ce:	88bb      	ldrh	r3, [r7, #4]
 80079d0:	f003 0301 	and.w	r3, r3, #1
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d007      	beq.n	80079ea <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 80079da:	6a3b      	ldr	r3, [r7, #32]
 80079dc:	881b      	ldrh	r3, [r3, #0]
 80079de:	b29b      	uxth	r3, r3
 80079e0:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	b2da      	uxtb	r2, r3
 80079e6:	69fb      	ldr	r3, [r7, #28]
 80079e8:	701a      	strb	r2, [r3, #0]
  }
}
 80079ea:	bf00      	nop
 80079ec:	372c      	adds	r7, #44	@ 0x2c
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bc80      	pop	{r7}
 80079f2:	4770      	bx	lr

080079f4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b084      	sub	sp, #16
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
 80079fc:	460b      	mov	r3, r1
 80079fe:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007a00:	2300      	movs	r3, #0
 8007a02:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	7c1b      	ldrb	r3, [r3, #16]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d115      	bne.n	8007a38 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007a0c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007a10:	2202      	movs	r2, #2
 8007a12:	2181      	movs	r1, #129	@ 0x81
 8007a14:	6878      	ldr	r0, [r7, #4]
 8007a16:	f001 fe2c 	bl	8009672 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2201      	movs	r2, #1
 8007a1e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007a20:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007a24:	2202      	movs	r2, #2
 8007a26:	2101      	movs	r1, #1
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f001 fe22 	bl	8009672 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2201      	movs	r2, #1
 8007a32:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8007a36:	e012      	b.n	8007a5e <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007a38:	2340      	movs	r3, #64	@ 0x40
 8007a3a:	2202      	movs	r2, #2
 8007a3c:	2181      	movs	r1, #129	@ 0x81
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f001 fe17 	bl	8009672 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2201      	movs	r2, #1
 8007a48:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007a4a:	2340      	movs	r3, #64	@ 0x40
 8007a4c:	2202      	movs	r2, #2
 8007a4e:	2101      	movs	r1, #1
 8007a50:	6878      	ldr	r0, [r7, #4]
 8007a52:	f001 fe0e 	bl	8009672 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2201      	movs	r2, #1
 8007a5a:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007a5e:	2308      	movs	r3, #8
 8007a60:	2203      	movs	r2, #3
 8007a62:	2182      	movs	r1, #130	@ 0x82
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f001 fe04 	bl	8009672 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007a70:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007a74:	f001 ff24 	bl	80098c0 <USBD_static_malloc>
 8007a78:	4602      	mov	r2, r0
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d102      	bne.n	8007a90 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	73fb      	strb	r3, [r7, #15]
 8007a8e:	e026      	b.n	8007ade <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a96:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	2200      	movs	r2, #0
 8007aae:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	7c1b      	ldrb	r3, [r3, #16]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d109      	bne.n	8007ace <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007ac0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007ac4:	2101      	movs	r1, #1
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	f001 fec3 	bl	8009852 <USBD_LL_PrepareReceive>
 8007acc:	e007      	b.n	8007ade <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007ad4:	2340      	movs	r3, #64	@ 0x40
 8007ad6:	2101      	movs	r1, #1
 8007ad8:	6878      	ldr	r0, [r7, #4]
 8007ada:	f001 feba 	bl	8009852 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	3710      	adds	r7, #16
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bd80      	pop	{r7, pc}

08007ae8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b084      	sub	sp, #16
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	460b      	mov	r3, r1
 8007af2:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007af4:	2300      	movs	r3, #0
 8007af6:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007af8:	2181      	movs	r1, #129	@ 0x81
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f001 fddf 	bl	80096be <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2200      	movs	r2, #0
 8007b04:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007b06:	2101      	movs	r1, #1
 8007b08:	6878      	ldr	r0, [r7, #4]
 8007b0a:	f001 fdd8 	bl	80096be <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2200      	movs	r2, #0
 8007b12:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007b16:	2182      	movs	r1, #130	@ 0x82
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	f001 fdd0 	bl	80096be <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2200      	movs	r2, #0
 8007b22:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d00e      	beq.n	8007b4c <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b3e:	4618      	mov	r0, r3
 8007b40:	f001 feca 	bl	80098d8 <USBD_static_free>
    pdev->pClassData = NULL;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2200      	movs	r2, #0
 8007b48:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8007b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3710      	adds	r7, #16
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}

08007b56 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007b56:	b580      	push	{r7, lr}
 8007b58:	b086      	sub	sp, #24
 8007b5a:	af00      	add	r7, sp, #0
 8007b5c:	6078      	str	r0, [r7, #4]
 8007b5e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b66:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007b70:	2300      	movs	r3, #0
 8007b72:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	781b      	ldrb	r3, [r3, #0]
 8007b78:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d039      	beq.n	8007bf4 <USBD_CDC_Setup+0x9e>
 8007b80:	2b20      	cmp	r3, #32
 8007b82:	d17f      	bne.n	8007c84 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	88db      	ldrh	r3, [r3, #6]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d029      	beq.n	8007be0 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	781b      	ldrb	r3, [r3, #0]
 8007b90:	b25b      	sxtb	r3, r3
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	da11      	bge.n	8007bba <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007b9c:	689b      	ldr	r3, [r3, #8]
 8007b9e:	683a      	ldr	r2, [r7, #0]
 8007ba0:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007ba2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007ba4:	683a      	ldr	r2, [r7, #0]
 8007ba6:	88d2      	ldrh	r2, [r2, #6]
 8007ba8:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007baa:	6939      	ldr	r1, [r7, #16]
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	88db      	ldrh	r3, [r3, #6]
 8007bb0:	461a      	mov	r2, r3
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f001 f9d6 	bl	8008f64 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007bb8:	e06b      	b.n	8007c92 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	785a      	ldrb	r2, [r3, #1]
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	88db      	ldrh	r3, [r3, #6]
 8007bc8:	b2da      	uxtb	r2, r3
 8007bca:	693b      	ldr	r3, [r7, #16]
 8007bcc:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007bd0:	6939      	ldr	r1, [r7, #16]
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	88db      	ldrh	r3, [r3, #6]
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f001 f9f1 	bl	8008fc0 <USBD_CtlPrepareRx>
      break;
 8007bde:	e058      	b.n	8007c92 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007be6:	689b      	ldr	r3, [r3, #8]
 8007be8:	683a      	ldr	r2, [r7, #0]
 8007bea:	7850      	ldrb	r0, [r2, #1]
 8007bec:	2200      	movs	r2, #0
 8007bee:	6839      	ldr	r1, [r7, #0]
 8007bf0:	4798      	blx	r3
      break;
 8007bf2:	e04e      	b.n	8007c92 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	785b      	ldrb	r3, [r3, #1]
 8007bf8:	2b0b      	cmp	r3, #11
 8007bfa:	d02e      	beq.n	8007c5a <USBD_CDC_Setup+0x104>
 8007bfc:	2b0b      	cmp	r3, #11
 8007bfe:	dc38      	bgt.n	8007c72 <USBD_CDC_Setup+0x11c>
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d002      	beq.n	8007c0a <USBD_CDC_Setup+0xb4>
 8007c04:	2b0a      	cmp	r3, #10
 8007c06:	d014      	beq.n	8007c32 <USBD_CDC_Setup+0xdc>
 8007c08:	e033      	b.n	8007c72 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c10:	2b03      	cmp	r3, #3
 8007c12:	d107      	bne.n	8007c24 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007c14:	f107 030c 	add.w	r3, r7, #12
 8007c18:	2202      	movs	r2, #2
 8007c1a:	4619      	mov	r1, r3
 8007c1c:	6878      	ldr	r0, [r7, #4]
 8007c1e:	f001 f9a1 	bl	8008f64 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007c22:	e02e      	b.n	8007c82 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007c24:	6839      	ldr	r1, [r7, #0]
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f001 f932 	bl	8008e90 <USBD_CtlError>
            ret = USBD_FAIL;
 8007c2c:	2302      	movs	r3, #2
 8007c2e:	75fb      	strb	r3, [r7, #23]
          break;
 8007c30:	e027      	b.n	8007c82 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c38:	2b03      	cmp	r3, #3
 8007c3a:	d107      	bne.n	8007c4c <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007c3c:	f107 030f 	add.w	r3, r7, #15
 8007c40:	2201      	movs	r2, #1
 8007c42:	4619      	mov	r1, r3
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f001 f98d 	bl	8008f64 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007c4a:	e01a      	b.n	8007c82 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007c4c:	6839      	ldr	r1, [r7, #0]
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f001 f91e 	bl	8008e90 <USBD_CtlError>
            ret = USBD_FAIL;
 8007c54:	2302      	movs	r3, #2
 8007c56:	75fb      	strb	r3, [r7, #23]
          break;
 8007c58:	e013      	b.n	8007c82 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c60:	2b03      	cmp	r3, #3
 8007c62:	d00d      	beq.n	8007c80 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8007c64:	6839      	ldr	r1, [r7, #0]
 8007c66:	6878      	ldr	r0, [r7, #4]
 8007c68:	f001 f912 	bl	8008e90 <USBD_CtlError>
            ret = USBD_FAIL;
 8007c6c:	2302      	movs	r3, #2
 8007c6e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007c70:	e006      	b.n	8007c80 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007c72:	6839      	ldr	r1, [r7, #0]
 8007c74:	6878      	ldr	r0, [r7, #4]
 8007c76:	f001 f90b 	bl	8008e90 <USBD_CtlError>
          ret = USBD_FAIL;
 8007c7a:	2302      	movs	r3, #2
 8007c7c:	75fb      	strb	r3, [r7, #23]
          break;
 8007c7e:	e000      	b.n	8007c82 <USBD_CDC_Setup+0x12c>
          break;
 8007c80:	bf00      	nop
      }
      break;
 8007c82:	e006      	b.n	8007c92 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007c84:	6839      	ldr	r1, [r7, #0]
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f001 f902 	bl	8008e90 <USBD_CtlError>
      ret = USBD_FAIL;
 8007c8c:	2302      	movs	r3, #2
 8007c8e:	75fb      	strb	r3, [r7, #23]
      break;
 8007c90:	bf00      	nop
  }

  return ret;
 8007c92:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3718      	adds	r7, #24
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}

08007c9c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b084      	sub	sp, #16
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	460b      	mov	r3, r1
 8007ca6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cae:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007cb6:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d03a      	beq.n	8007d38 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007cc2:	78fa      	ldrb	r2, [r7, #3]
 8007cc4:	6879      	ldr	r1, [r7, #4]
 8007cc6:	4613      	mov	r3, r2
 8007cc8:	009b      	lsls	r3, r3, #2
 8007cca:	4413      	add	r3, r2
 8007ccc:	009b      	lsls	r3, r3, #2
 8007cce:	440b      	add	r3, r1
 8007cd0:	331c      	adds	r3, #28
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d029      	beq.n	8007d2c <USBD_CDC_DataIn+0x90>
 8007cd8:	78fa      	ldrb	r2, [r7, #3]
 8007cda:	6879      	ldr	r1, [r7, #4]
 8007cdc:	4613      	mov	r3, r2
 8007cde:	009b      	lsls	r3, r3, #2
 8007ce0:	4413      	add	r3, r2
 8007ce2:	009b      	lsls	r3, r3, #2
 8007ce4:	440b      	add	r3, r1
 8007ce6:	331c      	adds	r3, #28
 8007ce8:	681a      	ldr	r2, [r3, #0]
 8007cea:	78f9      	ldrb	r1, [r7, #3]
 8007cec:	68b8      	ldr	r0, [r7, #8]
 8007cee:	460b      	mov	r3, r1
 8007cf0:	009b      	lsls	r3, r3, #2
 8007cf2:	440b      	add	r3, r1
 8007cf4:	00db      	lsls	r3, r3, #3
 8007cf6:	4403      	add	r3, r0
 8007cf8:	3320      	adds	r3, #32
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	fbb2 f1f3 	udiv	r1, r2, r3
 8007d00:	fb01 f303 	mul.w	r3, r1, r3
 8007d04:	1ad3      	subs	r3, r2, r3
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d110      	bne.n	8007d2c <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007d0a:	78fa      	ldrb	r2, [r7, #3]
 8007d0c:	6879      	ldr	r1, [r7, #4]
 8007d0e:	4613      	mov	r3, r2
 8007d10:	009b      	lsls	r3, r3, #2
 8007d12:	4413      	add	r3, r2
 8007d14:	009b      	lsls	r3, r3, #2
 8007d16:	440b      	add	r3, r1
 8007d18:	331c      	adds	r3, #28
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007d1e:	78f9      	ldrb	r1, [r7, #3]
 8007d20:	2300      	movs	r3, #0
 8007d22:	2200      	movs	r2, #0
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f001 fd71 	bl	800980c <USBD_LL_Transmit>
 8007d2a:	e003      	b.n	8007d34 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8007d34:	2300      	movs	r3, #0
 8007d36:	e000      	b.n	8007d3a <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8007d38:	2302      	movs	r3, #2
  }
}
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	3710      	adds	r7, #16
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bd80      	pop	{r7, pc}

08007d42 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007d42:	b580      	push	{r7, lr}
 8007d44:	b084      	sub	sp, #16
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	6078      	str	r0, [r7, #4]
 8007d4a:	460b      	mov	r3, r1
 8007d4c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d54:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007d56:	78fb      	ldrb	r3, [r7, #3]
 8007d58:	4619      	mov	r1, r3
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f001 fd9c 	bl	8009898 <USBD_LL_GetRxDataSize>
 8007d60:	4602      	mov	r2, r0
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d00d      	beq.n	8007d8e <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007d78:	68db      	ldr	r3, [r3, #12]
 8007d7a:	68fa      	ldr	r2, [r7, #12]
 8007d7c:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007d80:	68fa      	ldr	r2, [r7, #12]
 8007d82:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007d86:	4611      	mov	r1, r2
 8007d88:	4798      	blx	r3

    return USBD_OK;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	e000      	b.n	8007d90 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8007d8e:	2302      	movs	r3, #2
  }
}
 8007d90:	4618      	mov	r0, r3
 8007d92:	3710      	adds	r7, #16
 8007d94:	46bd      	mov	sp, r7
 8007d96:	bd80      	pop	{r7, pc}

08007d98 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b084      	sub	sp, #16
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007da6:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d014      	beq.n	8007ddc <USBD_CDC_EP0_RxReady+0x44>
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007db8:	2bff      	cmp	r3, #255	@ 0xff
 8007dba:	d00f      	beq.n	8007ddc <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007dc2:	689b      	ldr	r3, [r3, #8]
 8007dc4:	68fa      	ldr	r2, [r7, #12]
 8007dc6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007dca:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007dcc:	68fa      	ldr	r2, [r7, #12]
 8007dce:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007dd2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	22ff      	movs	r2, #255	@ 0xff
 8007dd8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8007ddc:	2300      	movs	r3, #0
}
 8007dde:	4618      	mov	r0, r3
 8007de0:	3710      	adds	r7, #16
 8007de2:	46bd      	mov	sp, r7
 8007de4:	bd80      	pop	{r7, pc}
	...

08007de8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b083      	sub	sp, #12
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2243      	movs	r2, #67	@ 0x43
 8007df4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007df6:	4b03      	ldr	r3, [pc, #12]	@ (8007e04 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007df8:	4618      	mov	r0, r3
 8007dfa:	370c      	adds	r7, #12
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bc80      	pop	{r7}
 8007e00:	4770      	bx	lr
 8007e02:	bf00      	nop
 8007e04:	2000009c 	.word	0x2000009c

08007e08 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b083      	sub	sp, #12
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2243      	movs	r2, #67	@ 0x43
 8007e14:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007e16:	4b03      	ldr	r3, [pc, #12]	@ (8007e24 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	370c      	adds	r7, #12
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bc80      	pop	{r7}
 8007e20:	4770      	bx	lr
 8007e22:	bf00      	nop
 8007e24:	20000058 	.word	0x20000058

08007e28 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b083      	sub	sp, #12
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2243      	movs	r2, #67	@ 0x43
 8007e34:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007e36:	4b03      	ldr	r3, [pc, #12]	@ (8007e44 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007e38:	4618      	mov	r0, r3
 8007e3a:	370c      	adds	r7, #12
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bc80      	pop	{r7}
 8007e40:	4770      	bx	lr
 8007e42:	bf00      	nop
 8007e44:	200000e0 	.word	0x200000e0

08007e48 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b083      	sub	sp, #12
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	220a      	movs	r2, #10
 8007e54:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007e56:	4b03      	ldr	r3, [pc, #12]	@ (8007e64 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	370c      	adds	r7, #12
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bc80      	pop	{r7}
 8007e60:	4770      	bx	lr
 8007e62:	bf00      	nop
 8007e64:	20000014 	.word	0x20000014

08007e68 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b085      	sub	sp, #20
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
 8007e70:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007e72:	2302      	movs	r3, #2
 8007e74:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d005      	beq.n	8007e88 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	683a      	ldr	r2, [r7, #0]
 8007e80:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8007e84:	2300      	movs	r3, #0
 8007e86:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	3714      	adds	r7, #20
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bc80      	pop	{r7}
 8007e92:	4770      	bx	lr

08007e94 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007e94:	b480      	push	{r7}
 8007e96:	b087      	sub	sp, #28
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	60f8      	str	r0, [r7, #12]
 8007e9c:	60b9      	str	r1, [r7, #8]
 8007e9e:	4613      	mov	r3, r2
 8007ea0:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ea8:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	68ba      	ldr	r2, [r7, #8]
 8007eae:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007eb2:	88fa      	ldrh	r2, [r7, #6]
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8007eba:	2300      	movs	r3, #0
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	371c      	adds	r7, #28
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bc80      	pop	{r7}
 8007ec4:	4770      	bx	lr

08007ec6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007ec6:	b480      	push	{r7}
 8007ec8:	b085      	sub	sp, #20
 8007eca:	af00      	add	r7, sp, #0
 8007ecc:	6078      	str	r0, [r7, #4]
 8007ece:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ed6:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	683a      	ldr	r2, [r7, #0]
 8007edc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8007ee0:	2300      	movs	r3, #0
}
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	3714      	adds	r7, #20
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	bc80      	pop	{r7}
 8007eea:	4770      	bx	lr

08007eec <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b084      	sub	sp, #16
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007efa:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d017      	beq.n	8007f36 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	7c1b      	ldrb	r3, [r3, #16]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d109      	bne.n	8007f22 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007f14:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007f18:	2101      	movs	r1, #1
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	f001 fc99 	bl	8009852 <USBD_LL_PrepareReceive>
 8007f20:	e007      	b.n	8007f32 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007f28:	2340      	movs	r3, #64	@ 0x40
 8007f2a:	2101      	movs	r1, #1
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	f001 fc90 	bl	8009852 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007f32:	2300      	movs	r3, #0
 8007f34:	e000      	b.n	8007f38 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007f36:	2302      	movs	r3, #2
  }
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	3710      	adds	r7, #16
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}

08007f40 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b084      	sub	sp, #16
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	60f8      	str	r0, [r7, #12]
 8007f48:	60b9      	str	r1, [r7, #8]
 8007f4a:	4613      	mov	r3, r2
 8007f4c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d101      	bne.n	8007f58 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007f54:	2302      	movs	r3, #2
 8007f56:	e01a      	b.n	8007f8e <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d003      	beq.n	8007f6a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	2200      	movs	r2, #0
 8007f66:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007f6a:	68bb      	ldr	r3, [r7, #8]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d003      	beq.n	8007f78 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	68ba      	ldr	r2, [r7, #8]
 8007f74:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	79fa      	ldrb	r2, [r7, #7]
 8007f84:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007f86:	68f8      	ldr	r0, [r7, #12]
 8007f88:	f001 fafe 	bl	8009588 <USBD_LL_Init>

  return USBD_OK;
 8007f8c:	2300      	movs	r3, #0
}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	3710      	adds	r7, #16
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bd80      	pop	{r7, pc}

08007f96 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007f96:	b480      	push	{r7}
 8007f98:	b085      	sub	sp, #20
 8007f9a:	af00      	add	r7, sp, #0
 8007f9c:	6078      	str	r0, [r7, #4]
 8007f9e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d006      	beq.n	8007fb8 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	683a      	ldr	r2, [r7, #0]
 8007fae:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	73fb      	strb	r3, [r7, #15]
 8007fb6:	e001      	b.n	8007fbc <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007fb8:	2302      	movs	r3, #2
 8007fba:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007fbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	3714      	adds	r7, #20
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bc80      	pop	{r7}
 8007fc6:	4770      	bx	lr

08007fc8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b082      	sub	sp, #8
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007fd0:	6878      	ldr	r0, [r7, #4]
 8007fd2:	f001 fb33 	bl	800963c <USBD_LL_Start>

  return USBD_OK;
 8007fd6:	2300      	movs	r3, #0
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3708      	adds	r7, #8
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b083      	sub	sp, #12
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007fe8:	2300      	movs	r3, #0
}
 8007fea:	4618      	mov	r0, r3
 8007fec:	370c      	adds	r7, #12
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	bc80      	pop	{r7}
 8007ff2:	4770      	bx	lr

08007ff4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b084      	sub	sp, #16
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
 8007ffc:	460b      	mov	r3, r1
 8007ffe:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008000:	2302      	movs	r3, #2
 8008002:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800800a:	2b00      	cmp	r3, #0
 800800c:	d00c      	beq.n	8008028 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	78fa      	ldrb	r2, [r7, #3]
 8008018:	4611      	mov	r1, r2
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	4798      	blx	r3
 800801e:	4603      	mov	r3, r0
 8008020:	2b00      	cmp	r3, #0
 8008022:	d101      	bne.n	8008028 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008024:	2300      	movs	r3, #0
 8008026:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008028:	7bfb      	ldrb	r3, [r7, #15]
}
 800802a:	4618      	mov	r0, r3
 800802c:	3710      	adds	r7, #16
 800802e:	46bd      	mov	sp, r7
 8008030:	bd80      	pop	{r7, pc}

08008032 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008032:	b580      	push	{r7, lr}
 8008034:	b082      	sub	sp, #8
 8008036:	af00      	add	r7, sp, #0
 8008038:	6078      	str	r0, [r7, #4]
 800803a:	460b      	mov	r3, r1
 800803c:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008044:	685b      	ldr	r3, [r3, #4]
 8008046:	78fa      	ldrb	r2, [r7, #3]
 8008048:	4611      	mov	r1, r2
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	4798      	blx	r3

  return USBD_OK;
 800804e:	2300      	movs	r3, #0
}
 8008050:	4618      	mov	r0, r3
 8008052:	3708      	adds	r7, #8
 8008054:	46bd      	mov	sp, r7
 8008056:	bd80      	pop	{r7, pc}

08008058 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b082      	sub	sp, #8
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
 8008060:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008068:	6839      	ldr	r1, [r7, #0]
 800806a:	4618      	mov	r0, r3
 800806c:	f000 fed7 	bl	8008e1e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2201      	movs	r2, #1
 8008074:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800807e:	461a      	mov	r2, r3
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800808c:	f003 031f 	and.w	r3, r3, #31
 8008090:	2b02      	cmp	r3, #2
 8008092:	d016      	beq.n	80080c2 <USBD_LL_SetupStage+0x6a>
 8008094:	2b02      	cmp	r3, #2
 8008096:	d81c      	bhi.n	80080d2 <USBD_LL_SetupStage+0x7a>
 8008098:	2b00      	cmp	r3, #0
 800809a:	d002      	beq.n	80080a2 <USBD_LL_SetupStage+0x4a>
 800809c:	2b01      	cmp	r3, #1
 800809e:	d008      	beq.n	80080b2 <USBD_LL_SetupStage+0x5a>
 80080a0:	e017      	b.n	80080d2 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80080a8:	4619      	mov	r1, r3
 80080aa:	6878      	ldr	r0, [r7, #4]
 80080ac:	f000 f9ca 	bl	8008444 <USBD_StdDevReq>
      break;
 80080b0:	e01a      	b.n	80080e8 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80080b8:	4619      	mov	r1, r3
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f000 fa2c 	bl	8008518 <USBD_StdItfReq>
      break;
 80080c0:	e012      	b.n	80080e8 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80080c8:	4619      	mov	r1, r3
 80080ca:	6878      	ldr	r0, [r7, #4]
 80080cc:	f000 fa6c 	bl	80085a8 <USBD_StdEPReq>
      break;
 80080d0:	e00a      	b.n	80080e8 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80080d8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80080dc:	b2db      	uxtb	r3, r3
 80080de:	4619      	mov	r1, r3
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	f001 fb0b 	bl	80096fc <USBD_LL_StallEP>
      break;
 80080e6:	bf00      	nop
  }

  return USBD_OK;
 80080e8:	2300      	movs	r3, #0
}
 80080ea:	4618      	mov	r0, r3
 80080ec:	3708      	adds	r7, #8
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}

080080f2 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80080f2:	b580      	push	{r7, lr}
 80080f4:	b086      	sub	sp, #24
 80080f6:	af00      	add	r7, sp, #0
 80080f8:	60f8      	str	r0, [r7, #12]
 80080fa:	460b      	mov	r3, r1
 80080fc:	607a      	str	r2, [r7, #4]
 80080fe:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008100:	7afb      	ldrb	r3, [r7, #11]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d14b      	bne.n	800819e <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800810c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008114:	2b03      	cmp	r3, #3
 8008116:	d134      	bne.n	8008182 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	68da      	ldr	r2, [r3, #12]
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	691b      	ldr	r3, [r3, #16]
 8008120:	429a      	cmp	r2, r3
 8008122:	d919      	bls.n	8008158 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	68da      	ldr	r2, [r3, #12]
 8008128:	697b      	ldr	r3, [r7, #20]
 800812a:	691b      	ldr	r3, [r3, #16]
 800812c:	1ad2      	subs	r2, r2, r3
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	68da      	ldr	r2, [r3, #12]
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800813a:	429a      	cmp	r2, r3
 800813c:	d203      	bcs.n	8008146 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008142:	b29b      	uxth	r3, r3
 8008144:	e002      	b.n	800814c <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800814a:	b29b      	uxth	r3, r3
 800814c:	461a      	mov	r2, r3
 800814e:	6879      	ldr	r1, [r7, #4]
 8008150:	68f8      	ldr	r0, [r7, #12]
 8008152:	f000 ff53 	bl	8008ffc <USBD_CtlContinueRx>
 8008156:	e038      	b.n	80081ca <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800815e:	691b      	ldr	r3, [r3, #16]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d00a      	beq.n	800817a <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800816a:	2b03      	cmp	r3, #3
 800816c:	d105      	bne.n	800817a <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008174:	691b      	ldr	r3, [r3, #16]
 8008176:	68f8      	ldr	r0, [r7, #12]
 8008178:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800817a:	68f8      	ldr	r0, [r7, #12]
 800817c:	f000 ff50 	bl	8009020 <USBD_CtlSendStatus>
 8008180:	e023      	b.n	80081ca <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008188:	2b05      	cmp	r3, #5
 800818a:	d11e      	bne.n	80081ca <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	2200      	movs	r2, #0
 8008190:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008194:	2100      	movs	r1, #0
 8008196:	68f8      	ldr	r0, [r7, #12]
 8008198:	f001 fab0 	bl	80096fc <USBD_LL_StallEP>
 800819c:	e015      	b.n	80081ca <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081a4:	699b      	ldr	r3, [r3, #24]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d00d      	beq.n	80081c6 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80081b0:	2b03      	cmp	r3, #3
 80081b2:	d108      	bne.n	80081c6 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081ba:	699b      	ldr	r3, [r3, #24]
 80081bc:	7afa      	ldrb	r2, [r7, #11]
 80081be:	4611      	mov	r1, r2
 80081c0:	68f8      	ldr	r0, [r7, #12]
 80081c2:	4798      	blx	r3
 80081c4:	e001      	b.n	80081ca <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80081c6:	2302      	movs	r3, #2
 80081c8:	e000      	b.n	80081cc <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80081ca:	2300      	movs	r3, #0
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	3718      	adds	r7, #24
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}

080081d4 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b086      	sub	sp, #24
 80081d8:	af00      	add	r7, sp, #0
 80081da:	60f8      	str	r0, [r7, #12]
 80081dc:	460b      	mov	r3, r1
 80081de:	607a      	str	r2, [r7, #4]
 80081e0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80081e2:	7afb      	ldrb	r3, [r7, #11]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d17f      	bne.n	80082e8 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	3314      	adds	r3, #20
 80081ec:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80081f4:	2b02      	cmp	r3, #2
 80081f6:	d15c      	bne.n	80082b2 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80081f8:	697b      	ldr	r3, [r7, #20]
 80081fa:	68da      	ldr	r2, [r3, #12]
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	691b      	ldr	r3, [r3, #16]
 8008200:	429a      	cmp	r2, r3
 8008202:	d915      	bls.n	8008230 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	68da      	ldr	r2, [r3, #12]
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	691b      	ldr	r3, [r3, #16]
 800820c:	1ad2      	subs	r2, r2, r3
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	68db      	ldr	r3, [r3, #12]
 8008216:	b29b      	uxth	r3, r3
 8008218:	461a      	mov	r2, r3
 800821a:	6879      	ldr	r1, [r7, #4]
 800821c:	68f8      	ldr	r0, [r7, #12]
 800821e:	f000 febd 	bl	8008f9c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008222:	2300      	movs	r3, #0
 8008224:	2200      	movs	r2, #0
 8008226:	2100      	movs	r1, #0
 8008228:	68f8      	ldr	r0, [r7, #12]
 800822a:	f001 fb12 	bl	8009852 <USBD_LL_PrepareReceive>
 800822e:	e04e      	b.n	80082ce <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	697a      	ldr	r2, [r7, #20]
 8008236:	6912      	ldr	r2, [r2, #16]
 8008238:	fbb3 f1f2 	udiv	r1, r3, r2
 800823c:	fb01 f202 	mul.w	r2, r1, r2
 8008240:	1a9b      	subs	r3, r3, r2
 8008242:	2b00      	cmp	r3, #0
 8008244:	d11c      	bne.n	8008280 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	689a      	ldr	r2, [r3, #8]
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800824e:	429a      	cmp	r2, r3
 8008250:	d316      	bcc.n	8008280 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008252:	697b      	ldr	r3, [r7, #20]
 8008254:	689a      	ldr	r2, [r3, #8]
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800825c:	429a      	cmp	r2, r3
 800825e:	d20f      	bcs.n	8008280 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008260:	2200      	movs	r2, #0
 8008262:	2100      	movs	r1, #0
 8008264:	68f8      	ldr	r0, [r7, #12]
 8008266:	f000 fe99 	bl	8008f9c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	2200      	movs	r2, #0
 800826e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008272:	2300      	movs	r3, #0
 8008274:	2200      	movs	r2, #0
 8008276:	2100      	movs	r1, #0
 8008278:	68f8      	ldr	r0, [r7, #12]
 800827a:	f001 faea 	bl	8009852 <USBD_LL_PrepareReceive>
 800827e:	e026      	b.n	80082ce <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008286:	68db      	ldr	r3, [r3, #12]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d00a      	beq.n	80082a2 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008292:	2b03      	cmp	r3, #3
 8008294:	d105      	bne.n	80082a2 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800829c:	68db      	ldr	r3, [r3, #12]
 800829e:	68f8      	ldr	r0, [r7, #12]
 80082a0:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80082a2:	2180      	movs	r1, #128	@ 0x80
 80082a4:	68f8      	ldr	r0, [r7, #12]
 80082a6:	f001 fa29 	bl	80096fc <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80082aa:	68f8      	ldr	r0, [r7, #12]
 80082ac:	f000 fecb 	bl	8009046 <USBD_CtlReceiveStatus>
 80082b0:	e00d      	b.n	80082ce <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80082b8:	2b04      	cmp	r3, #4
 80082ba:	d004      	beq.n	80082c6 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d103      	bne.n	80082ce <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80082c6:	2180      	movs	r1, #128	@ 0x80
 80082c8:	68f8      	ldr	r0, [r7, #12]
 80082ca:	f001 fa17 	bl	80096fc <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80082d4:	2b01      	cmp	r3, #1
 80082d6:	d11d      	bne.n	8008314 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80082d8:	68f8      	ldr	r0, [r7, #12]
 80082da:	f7ff fe81 	bl	8007fe0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	2200      	movs	r2, #0
 80082e2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80082e6:	e015      	b.n	8008314 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082ee:	695b      	ldr	r3, [r3, #20]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d00d      	beq.n	8008310 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80082fa:	2b03      	cmp	r3, #3
 80082fc:	d108      	bne.n	8008310 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008304:	695b      	ldr	r3, [r3, #20]
 8008306:	7afa      	ldrb	r2, [r7, #11]
 8008308:	4611      	mov	r1, r2
 800830a:	68f8      	ldr	r0, [r7, #12]
 800830c:	4798      	blx	r3
 800830e:	e001      	b.n	8008314 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008310:	2302      	movs	r3, #2
 8008312:	e000      	b.n	8008316 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008314:	2300      	movs	r3, #0
}
 8008316:	4618      	mov	r0, r3
 8008318:	3718      	adds	r7, #24
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}

0800831e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800831e:	b580      	push	{r7, lr}
 8008320:	b082      	sub	sp, #8
 8008322:	af00      	add	r7, sp, #0
 8008324:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008326:	2340      	movs	r3, #64	@ 0x40
 8008328:	2200      	movs	r2, #0
 800832a:	2100      	movs	r1, #0
 800832c:	6878      	ldr	r0, [r7, #4]
 800832e:	f001 f9a0 	bl	8009672 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2201      	movs	r2, #1
 8008336:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2240      	movs	r2, #64	@ 0x40
 800833e:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008342:	2340      	movs	r3, #64	@ 0x40
 8008344:	2200      	movs	r2, #0
 8008346:	2180      	movs	r1, #128	@ 0x80
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f001 f992 	bl	8009672 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2201      	movs	r2, #1
 8008352:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2240      	movs	r2, #64	@ 0x40
 8008358:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2201      	movs	r2, #1
 800835e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2200      	movs	r2, #0
 8008366:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2200      	movs	r2, #0
 800836e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2200      	movs	r2, #0
 8008374:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800837e:	2b00      	cmp	r3, #0
 8008380:	d009      	beq.n	8008396 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	687a      	ldr	r2, [r7, #4]
 800838c:	6852      	ldr	r2, [r2, #4]
 800838e:	b2d2      	uxtb	r2, r2
 8008390:	4611      	mov	r1, r2
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	4798      	blx	r3
  }

  return USBD_OK;
 8008396:	2300      	movs	r3, #0
}
 8008398:	4618      	mov	r0, r3
 800839a:	3708      	adds	r7, #8
 800839c:	46bd      	mov	sp, r7
 800839e:	bd80      	pop	{r7, pc}

080083a0 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80083a0:	b480      	push	{r7}
 80083a2:	b083      	sub	sp, #12
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
 80083a8:	460b      	mov	r3, r1
 80083aa:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	78fa      	ldrb	r2, [r7, #3]
 80083b0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80083b2:	2300      	movs	r3, #0
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	370c      	adds	r7, #12
 80083b8:	46bd      	mov	sp, r7
 80083ba:	bc80      	pop	{r7}
 80083bc:	4770      	bx	lr

080083be <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80083be:	b480      	push	{r7}
 80083c0:	b083      	sub	sp, #12
 80083c2:	af00      	add	r7, sp, #0
 80083c4:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2204      	movs	r2, #4
 80083d6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80083da:	2300      	movs	r3, #0
}
 80083dc:	4618      	mov	r0, r3
 80083de:	370c      	adds	r7, #12
 80083e0:	46bd      	mov	sp, r7
 80083e2:	bc80      	pop	{r7}
 80083e4:	4770      	bx	lr

080083e6 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80083e6:	b480      	push	{r7}
 80083e8:	b083      	sub	sp, #12
 80083ea:	af00      	add	r7, sp, #0
 80083ec:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083f4:	2b04      	cmp	r3, #4
 80083f6:	d105      	bne.n	8008404 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008404:	2300      	movs	r3, #0
}
 8008406:	4618      	mov	r0, r3
 8008408:	370c      	adds	r7, #12
 800840a:	46bd      	mov	sp, r7
 800840c:	bc80      	pop	{r7}
 800840e:	4770      	bx	lr

08008410 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b082      	sub	sp, #8
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800841e:	2b03      	cmp	r3, #3
 8008420:	d10b      	bne.n	800843a <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008428:	69db      	ldr	r3, [r3, #28]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d005      	beq.n	800843a <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008434:	69db      	ldr	r3, [r3, #28]
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800843a:	2300      	movs	r3, #0
}
 800843c:	4618      	mov	r0, r3
 800843e:	3708      	adds	r7, #8
 8008440:	46bd      	mov	sp, r7
 8008442:	bd80      	pop	{r7, pc}

08008444 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b084      	sub	sp, #16
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800844e:	2300      	movs	r3, #0
 8008450:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	781b      	ldrb	r3, [r3, #0]
 8008456:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800845a:	2b40      	cmp	r3, #64	@ 0x40
 800845c:	d005      	beq.n	800846a <USBD_StdDevReq+0x26>
 800845e:	2b40      	cmp	r3, #64	@ 0x40
 8008460:	d84f      	bhi.n	8008502 <USBD_StdDevReq+0xbe>
 8008462:	2b00      	cmp	r3, #0
 8008464:	d009      	beq.n	800847a <USBD_StdDevReq+0x36>
 8008466:	2b20      	cmp	r3, #32
 8008468:	d14b      	bne.n	8008502 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008470:	689b      	ldr	r3, [r3, #8]
 8008472:	6839      	ldr	r1, [r7, #0]
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	4798      	blx	r3
      break;
 8008478:	e048      	b.n	800850c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	785b      	ldrb	r3, [r3, #1]
 800847e:	2b09      	cmp	r3, #9
 8008480:	d839      	bhi.n	80084f6 <USBD_StdDevReq+0xb2>
 8008482:	a201      	add	r2, pc, #4	@ (adr r2, 8008488 <USBD_StdDevReq+0x44>)
 8008484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008488:	080084d9 	.word	0x080084d9
 800848c:	080084ed 	.word	0x080084ed
 8008490:	080084f7 	.word	0x080084f7
 8008494:	080084e3 	.word	0x080084e3
 8008498:	080084f7 	.word	0x080084f7
 800849c:	080084bb 	.word	0x080084bb
 80084a0:	080084b1 	.word	0x080084b1
 80084a4:	080084f7 	.word	0x080084f7
 80084a8:	080084cf 	.word	0x080084cf
 80084ac:	080084c5 	.word	0x080084c5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80084b0:	6839      	ldr	r1, [r7, #0]
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f000 f9dc 	bl	8008870 <USBD_GetDescriptor>
          break;
 80084b8:	e022      	b.n	8008500 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80084ba:	6839      	ldr	r1, [r7, #0]
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f000 fb3f 	bl	8008b40 <USBD_SetAddress>
          break;
 80084c2:	e01d      	b.n	8008500 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80084c4:	6839      	ldr	r1, [r7, #0]
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f000 fb7e 	bl	8008bc8 <USBD_SetConfig>
          break;
 80084cc:	e018      	b.n	8008500 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80084ce:	6839      	ldr	r1, [r7, #0]
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f000 fc07 	bl	8008ce4 <USBD_GetConfig>
          break;
 80084d6:	e013      	b.n	8008500 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80084d8:	6839      	ldr	r1, [r7, #0]
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f000 fc37 	bl	8008d4e <USBD_GetStatus>
          break;
 80084e0:	e00e      	b.n	8008500 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80084e2:	6839      	ldr	r1, [r7, #0]
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f000 fc65 	bl	8008db4 <USBD_SetFeature>
          break;
 80084ea:	e009      	b.n	8008500 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80084ec:	6839      	ldr	r1, [r7, #0]
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f000 fc74 	bl	8008ddc <USBD_ClrFeature>
          break;
 80084f4:	e004      	b.n	8008500 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80084f6:	6839      	ldr	r1, [r7, #0]
 80084f8:	6878      	ldr	r0, [r7, #4]
 80084fa:	f000 fcc9 	bl	8008e90 <USBD_CtlError>
          break;
 80084fe:	bf00      	nop
      }
      break;
 8008500:	e004      	b.n	800850c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8008502:	6839      	ldr	r1, [r7, #0]
 8008504:	6878      	ldr	r0, [r7, #4]
 8008506:	f000 fcc3 	bl	8008e90 <USBD_CtlError>
      break;
 800850a:	bf00      	nop
  }

  return ret;
 800850c:	7bfb      	ldrb	r3, [r7, #15]
}
 800850e:	4618      	mov	r0, r3
 8008510:	3710      	adds	r7, #16
 8008512:	46bd      	mov	sp, r7
 8008514:	bd80      	pop	{r7, pc}
 8008516:	bf00      	nop

08008518 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b084      	sub	sp, #16
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
 8008520:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008522:	2300      	movs	r3, #0
 8008524:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	781b      	ldrb	r3, [r3, #0]
 800852a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800852e:	2b40      	cmp	r3, #64	@ 0x40
 8008530:	d005      	beq.n	800853e <USBD_StdItfReq+0x26>
 8008532:	2b40      	cmp	r3, #64	@ 0x40
 8008534:	d82e      	bhi.n	8008594 <USBD_StdItfReq+0x7c>
 8008536:	2b00      	cmp	r3, #0
 8008538:	d001      	beq.n	800853e <USBD_StdItfReq+0x26>
 800853a:	2b20      	cmp	r3, #32
 800853c:	d12a      	bne.n	8008594 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008544:	3b01      	subs	r3, #1
 8008546:	2b02      	cmp	r3, #2
 8008548:	d81d      	bhi.n	8008586 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	889b      	ldrh	r3, [r3, #4]
 800854e:	b2db      	uxtb	r3, r3
 8008550:	2b01      	cmp	r3, #1
 8008552:	d813      	bhi.n	800857c <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800855a:	689b      	ldr	r3, [r3, #8]
 800855c:	6839      	ldr	r1, [r7, #0]
 800855e:	6878      	ldr	r0, [r7, #4]
 8008560:	4798      	blx	r3
 8008562:	4603      	mov	r3, r0
 8008564:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	88db      	ldrh	r3, [r3, #6]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d110      	bne.n	8008590 <USBD_StdItfReq+0x78>
 800856e:	7bfb      	ldrb	r3, [r7, #15]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d10d      	bne.n	8008590 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	f000 fd53 	bl	8009020 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800857a:	e009      	b.n	8008590 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800857c:	6839      	ldr	r1, [r7, #0]
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 fc86 	bl	8008e90 <USBD_CtlError>
          break;
 8008584:	e004      	b.n	8008590 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8008586:	6839      	ldr	r1, [r7, #0]
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f000 fc81 	bl	8008e90 <USBD_CtlError>
          break;
 800858e:	e000      	b.n	8008592 <USBD_StdItfReq+0x7a>
          break;
 8008590:	bf00      	nop
      }
      break;
 8008592:	e004      	b.n	800859e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8008594:	6839      	ldr	r1, [r7, #0]
 8008596:	6878      	ldr	r0, [r7, #4]
 8008598:	f000 fc7a 	bl	8008e90 <USBD_CtlError>
      break;
 800859c:	bf00      	nop
  }

  return USBD_OK;
 800859e:	2300      	movs	r3, #0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3710      	adds	r7, #16
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b084      	sub	sp, #16
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80085b2:	2300      	movs	r3, #0
 80085b4:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	889b      	ldrh	r3, [r3, #4]
 80085ba:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	781b      	ldrb	r3, [r3, #0]
 80085c0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80085c4:	2b40      	cmp	r3, #64	@ 0x40
 80085c6:	d007      	beq.n	80085d8 <USBD_StdEPReq+0x30>
 80085c8:	2b40      	cmp	r3, #64	@ 0x40
 80085ca:	f200 8146 	bhi.w	800885a <USBD_StdEPReq+0x2b2>
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d00a      	beq.n	80085e8 <USBD_StdEPReq+0x40>
 80085d2:	2b20      	cmp	r3, #32
 80085d4:	f040 8141 	bne.w	800885a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085de:	689b      	ldr	r3, [r3, #8]
 80085e0:	6839      	ldr	r1, [r7, #0]
 80085e2:	6878      	ldr	r0, [r7, #4]
 80085e4:	4798      	blx	r3
      break;
 80085e6:	e13d      	b.n	8008864 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	781b      	ldrb	r3, [r3, #0]
 80085ec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80085f0:	2b20      	cmp	r3, #32
 80085f2:	d10a      	bne.n	800860a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085fa:	689b      	ldr	r3, [r3, #8]
 80085fc:	6839      	ldr	r1, [r7, #0]
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	4798      	blx	r3
 8008602:	4603      	mov	r3, r0
 8008604:	73fb      	strb	r3, [r7, #15]

        return ret;
 8008606:	7bfb      	ldrb	r3, [r7, #15]
 8008608:	e12d      	b.n	8008866 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	785b      	ldrb	r3, [r3, #1]
 800860e:	2b03      	cmp	r3, #3
 8008610:	d007      	beq.n	8008622 <USBD_StdEPReq+0x7a>
 8008612:	2b03      	cmp	r3, #3
 8008614:	f300 811b 	bgt.w	800884e <USBD_StdEPReq+0x2a6>
 8008618:	2b00      	cmp	r3, #0
 800861a:	d072      	beq.n	8008702 <USBD_StdEPReq+0x15a>
 800861c:	2b01      	cmp	r3, #1
 800861e:	d03a      	beq.n	8008696 <USBD_StdEPReq+0xee>
 8008620:	e115      	b.n	800884e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008628:	2b02      	cmp	r3, #2
 800862a:	d002      	beq.n	8008632 <USBD_StdEPReq+0x8a>
 800862c:	2b03      	cmp	r3, #3
 800862e:	d015      	beq.n	800865c <USBD_StdEPReq+0xb4>
 8008630:	e02b      	b.n	800868a <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008632:	7bbb      	ldrb	r3, [r7, #14]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d00c      	beq.n	8008652 <USBD_StdEPReq+0xaa>
 8008638:	7bbb      	ldrb	r3, [r7, #14]
 800863a:	2b80      	cmp	r3, #128	@ 0x80
 800863c:	d009      	beq.n	8008652 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800863e:	7bbb      	ldrb	r3, [r7, #14]
 8008640:	4619      	mov	r1, r3
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f001 f85a 	bl	80096fc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008648:	2180      	movs	r1, #128	@ 0x80
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f001 f856 	bl	80096fc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008650:	e020      	b.n	8008694 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8008652:	6839      	ldr	r1, [r7, #0]
 8008654:	6878      	ldr	r0, [r7, #4]
 8008656:	f000 fc1b 	bl	8008e90 <USBD_CtlError>
              break;
 800865a:	e01b      	b.n	8008694 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	885b      	ldrh	r3, [r3, #2]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d10e      	bne.n	8008682 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8008664:	7bbb      	ldrb	r3, [r7, #14]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d00b      	beq.n	8008682 <USBD_StdEPReq+0xda>
 800866a:	7bbb      	ldrb	r3, [r7, #14]
 800866c:	2b80      	cmp	r3, #128	@ 0x80
 800866e:	d008      	beq.n	8008682 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	88db      	ldrh	r3, [r3, #6]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d104      	bne.n	8008682 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008678:	7bbb      	ldrb	r3, [r7, #14]
 800867a:	4619      	mov	r1, r3
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f001 f83d 	bl	80096fc <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f000 fccc 	bl	8009020 <USBD_CtlSendStatus>

              break;
 8008688:	e004      	b.n	8008694 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800868a:	6839      	ldr	r1, [r7, #0]
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f000 fbff 	bl	8008e90 <USBD_CtlError>
              break;
 8008692:	bf00      	nop
          }
          break;
 8008694:	e0e0      	b.n	8008858 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800869c:	2b02      	cmp	r3, #2
 800869e:	d002      	beq.n	80086a6 <USBD_StdEPReq+0xfe>
 80086a0:	2b03      	cmp	r3, #3
 80086a2:	d015      	beq.n	80086d0 <USBD_StdEPReq+0x128>
 80086a4:	e026      	b.n	80086f4 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80086a6:	7bbb      	ldrb	r3, [r7, #14]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d00c      	beq.n	80086c6 <USBD_StdEPReq+0x11e>
 80086ac:	7bbb      	ldrb	r3, [r7, #14]
 80086ae:	2b80      	cmp	r3, #128	@ 0x80
 80086b0:	d009      	beq.n	80086c6 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80086b2:	7bbb      	ldrb	r3, [r7, #14]
 80086b4:	4619      	mov	r1, r3
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f001 f820 	bl	80096fc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80086bc:	2180      	movs	r1, #128	@ 0x80
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f001 f81c 	bl	80096fc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80086c4:	e01c      	b.n	8008700 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 80086c6:	6839      	ldr	r1, [r7, #0]
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f000 fbe1 	bl	8008e90 <USBD_CtlError>
              break;
 80086ce:	e017      	b.n	8008700 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	885b      	ldrh	r3, [r3, #2]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d112      	bne.n	80086fe <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80086d8:	7bbb      	ldrb	r3, [r7, #14]
 80086da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d004      	beq.n	80086ec <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80086e2:	7bbb      	ldrb	r3, [r7, #14]
 80086e4:	4619      	mov	r1, r3
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	f001 f827 	bl	800973a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f000 fc97 	bl	8009020 <USBD_CtlSendStatus>
              }
              break;
 80086f2:	e004      	b.n	80086fe <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 80086f4:	6839      	ldr	r1, [r7, #0]
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f000 fbca 	bl	8008e90 <USBD_CtlError>
              break;
 80086fc:	e000      	b.n	8008700 <USBD_StdEPReq+0x158>
              break;
 80086fe:	bf00      	nop
          }
          break;
 8008700:	e0aa      	b.n	8008858 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008708:	2b02      	cmp	r3, #2
 800870a:	d002      	beq.n	8008712 <USBD_StdEPReq+0x16a>
 800870c:	2b03      	cmp	r3, #3
 800870e:	d032      	beq.n	8008776 <USBD_StdEPReq+0x1ce>
 8008710:	e097      	b.n	8008842 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008712:	7bbb      	ldrb	r3, [r7, #14]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d007      	beq.n	8008728 <USBD_StdEPReq+0x180>
 8008718:	7bbb      	ldrb	r3, [r7, #14]
 800871a:	2b80      	cmp	r3, #128	@ 0x80
 800871c:	d004      	beq.n	8008728 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800871e:	6839      	ldr	r1, [r7, #0]
 8008720:	6878      	ldr	r0, [r7, #4]
 8008722:	f000 fbb5 	bl	8008e90 <USBD_CtlError>
                break;
 8008726:	e091      	b.n	800884c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008728:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800872c:	2b00      	cmp	r3, #0
 800872e:	da0b      	bge.n	8008748 <USBD_StdEPReq+0x1a0>
 8008730:	7bbb      	ldrb	r3, [r7, #14]
 8008732:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008736:	4613      	mov	r3, r2
 8008738:	009b      	lsls	r3, r3, #2
 800873a:	4413      	add	r3, r2
 800873c:	009b      	lsls	r3, r3, #2
 800873e:	3310      	adds	r3, #16
 8008740:	687a      	ldr	r2, [r7, #4]
 8008742:	4413      	add	r3, r2
 8008744:	3304      	adds	r3, #4
 8008746:	e00b      	b.n	8008760 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008748:	7bbb      	ldrb	r3, [r7, #14]
 800874a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800874e:	4613      	mov	r3, r2
 8008750:	009b      	lsls	r3, r3, #2
 8008752:	4413      	add	r3, r2
 8008754:	009b      	lsls	r3, r3, #2
 8008756:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800875a:	687a      	ldr	r2, [r7, #4]
 800875c:	4413      	add	r3, r2
 800875e:	3304      	adds	r3, #4
 8008760:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	2200      	movs	r2, #0
 8008766:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	2202      	movs	r2, #2
 800876c:	4619      	mov	r1, r3
 800876e:	6878      	ldr	r0, [r7, #4]
 8008770:	f000 fbf8 	bl	8008f64 <USBD_CtlSendData>
              break;
 8008774:	e06a      	b.n	800884c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008776:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800877a:	2b00      	cmp	r3, #0
 800877c:	da11      	bge.n	80087a2 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800877e:	7bbb      	ldrb	r3, [r7, #14]
 8008780:	f003 020f 	and.w	r2, r3, #15
 8008784:	6879      	ldr	r1, [r7, #4]
 8008786:	4613      	mov	r3, r2
 8008788:	009b      	lsls	r3, r3, #2
 800878a:	4413      	add	r3, r2
 800878c:	009b      	lsls	r3, r3, #2
 800878e:	440b      	add	r3, r1
 8008790:	3318      	adds	r3, #24
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d117      	bne.n	80087c8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008798:	6839      	ldr	r1, [r7, #0]
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f000 fb78 	bl	8008e90 <USBD_CtlError>
                  break;
 80087a0:	e054      	b.n	800884c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80087a2:	7bbb      	ldrb	r3, [r7, #14]
 80087a4:	f003 020f 	and.w	r2, r3, #15
 80087a8:	6879      	ldr	r1, [r7, #4]
 80087aa:	4613      	mov	r3, r2
 80087ac:	009b      	lsls	r3, r3, #2
 80087ae:	4413      	add	r3, r2
 80087b0:	009b      	lsls	r3, r3, #2
 80087b2:	440b      	add	r3, r1
 80087b4:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d104      	bne.n	80087c8 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80087be:	6839      	ldr	r1, [r7, #0]
 80087c0:	6878      	ldr	r0, [r7, #4]
 80087c2:	f000 fb65 	bl	8008e90 <USBD_CtlError>
                  break;
 80087c6:	e041      	b.n	800884c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80087c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	da0b      	bge.n	80087e8 <USBD_StdEPReq+0x240>
 80087d0:	7bbb      	ldrb	r3, [r7, #14]
 80087d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80087d6:	4613      	mov	r3, r2
 80087d8:	009b      	lsls	r3, r3, #2
 80087da:	4413      	add	r3, r2
 80087dc:	009b      	lsls	r3, r3, #2
 80087de:	3310      	adds	r3, #16
 80087e0:	687a      	ldr	r2, [r7, #4]
 80087e2:	4413      	add	r3, r2
 80087e4:	3304      	adds	r3, #4
 80087e6:	e00b      	b.n	8008800 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80087e8:	7bbb      	ldrb	r3, [r7, #14]
 80087ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80087ee:	4613      	mov	r3, r2
 80087f0:	009b      	lsls	r3, r3, #2
 80087f2:	4413      	add	r3, r2
 80087f4:	009b      	lsls	r3, r3, #2
 80087f6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80087fa:	687a      	ldr	r2, [r7, #4]
 80087fc:	4413      	add	r3, r2
 80087fe:	3304      	adds	r3, #4
 8008800:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008802:	7bbb      	ldrb	r3, [r7, #14]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d002      	beq.n	800880e <USBD_StdEPReq+0x266>
 8008808:	7bbb      	ldrb	r3, [r7, #14]
 800880a:	2b80      	cmp	r3, #128	@ 0x80
 800880c:	d103      	bne.n	8008816 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	2200      	movs	r2, #0
 8008812:	601a      	str	r2, [r3, #0]
 8008814:	e00e      	b.n	8008834 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8008816:	7bbb      	ldrb	r3, [r7, #14]
 8008818:	4619      	mov	r1, r3
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f000 ffac 	bl	8009778 <USBD_LL_IsStallEP>
 8008820:	4603      	mov	r3, r0
 8008822:	2b00      	cmp	r3, #0
 8008824:	d003      	beq.n	800882e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8008826:	68bb      	ldr	r3, [r7, #8]
 8008828:	2201      	movs	r2, #1
 800882a:	601a      	str	r2, [r3, #0]
 800882c:	e002      	b.n	8008834 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	2200      	movs	r2, #0
 8008832:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	2202      	movs	r2, #2
 8008838:	4619      	mov	r1, r3
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f000 fb92 	bl	8008f64 <USBD_CtlSendData>
              break;
 8008840:	e004      	b.n	800884c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8008842:	6839      	ldr	r1, [r7, #0]
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	f000 fb23 	bl	8008e90 <USBD_CtlError>
              break;
 800884a:	bf00      	nop
          }
          break;
 800884c:	e004      	b.n	8008858 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800884e:	6839      	ldr	r1, [r7, #0]
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f000 fb1d 	bl	8008e90 <USBD_CtlError>
          break;
 8008856:	bf00      	nop
      }
      break;
 8008858:	e004      	b.n	8008864 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800885a:	6839      	ldr	r1, [r7, #0]
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f000 fb17 	bl	8008e90 <USBD_CtlError>
      break;
 8008862:	bf00      	nop
  }

  return ret;
 8008864:	7bfb      	ldrb	r3, [r7, #15]
}
 8008866:	4618      	mov	r0, r3
 8008868:	3710      	adds	r7, #16
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}
	...

08008870 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b084      	sub	sp, #16
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
 8008878:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800887a:	2300      	movs	r3, #0
 800887c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800887e:	2300      	movs	r3, #0
 8008880:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008882:	2300      	movs	r3, #0
 8008884:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	885b      	ldrh	r3, [r3, #2]
 800888a:	0a1b      	lsrs	r3, r3, #8
 800888c:	b29b      	uxth	r3, r3
 800888e:	3b01      	subs	r3, #1
 8008890:	2b06      	cmp	r3, #6
 8008892:	f200 8128 	bhi.w	8008ae6 <USBD_GetDescriptor+0x276>
 8008896:	a201      	add	r2, pc, #4	@ (adr r2, 800889c <USBD_GetDescriptor+0x2c>)
 8008898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800889c:	080088b9 	.word	0x080088b9
 80088a0:	080088d1 	.word	0x080088d1
 80088a4:	08008911 	.word	0x08008911
 80088a8:	08008ae7 	.word	0x08008ae7
 80088ac:	08008ae7 	.word	0x08008ae7
 80088b0:	08008a87 	.word	0x08008a87
 80088b4:	08008ab3 	.word	0x08008ab3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	687a      	ldr	r2, [r7, #4]
 80088c2:	7c12      	ldrb	r2, [r2, #16]
 80088c4:	f107 0108 	add.w	r1, r7, #8
 80088c8:	4610      	mov	r0, r2
 80088ca:	4798      	blx	r3
 80088cc:	60f8      	str	r0, [r7, #12]
      break;
 80088ce:	e112      	b.n	8008af6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	7c1b      	ldrb	r3, [r3, #16]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d10d      	bne.n	80088f4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80088de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088e0:	f107 0208 	add.w	r2, r7, #8
 80088e4:	4610      	mov	r0, r2
 80088e6:	4798      	blx	r3
 80088e8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	3301      	adds	r3, #1
 80088ee:	2202      	movs	r2, #2
 80088f0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80088f2:	e100      	b.n	8008af6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80088fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088fc:	f107 0208 	add.w	r2, r7, #8
 8008900:	4610      	mov	r0, r2
 8008902:	4798      	blx	r3
 8008904:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	3301      	adds	r3, #1
 800890a:	2202      	movs	r2, #2
 800890c:	701a      	strb	r2, [r3, #0]
      break;
 800890e:	e0f2      	b.n	8008af6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	885b      	ldrh	r3, [r3, #2]
 8008914:	b2db      	uxtb	r3, r3
 8008916:	2b05      	cmp	r3, #5
 8008918:	f200 80ac 	bhi.w	8008a74 <USBD_GetDescriptor+0x204>
 800891c:	a201      	add	r2, pc, #4	@ (adr r2, 8008924 <USBD_GetDescriptor+0xb4>)
 800891e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008922:	bf00      	nop
 8008924:	0800893d 	.word	0x0800893d
 8008928:	08008971 	.word	0x08008971
 800892c:	080089a5 	.word	0x080089a5
 8008930:	080089d9 	.word	0x080089d9
 8008934:	08008a0d 	.word	0x08008a0d
 8008938:	08008a41 	.word	0x08008a41
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008942:	685b      	ldr	r3, [r3, #4]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d00b      	beq.n	8008960 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800894e:	685b      	ldr	r3, [r3, #4]
 8008950:	687a      	ldr	r2, [r7, #4]
 8008952:	7c12      	ldrb	r2, [r2, #16]
 8008954:	f107 0108 	add.w	r1, r7, #8
 8008958:	4610      	mov	r0, r2
 800895a:	4798      	blx	r3
 800895c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800895e:	e091      	b.n	8008a84 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008960:	6839      	ldr	r1, [r7, #0]
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	f000 fa94 	bl	8008e90 <USBD_CtlError>
            err++;
 8008968:	7afb      	ldrb	r3, [r7, #11]
 800896a:	3301      	adds	r3, #1
 800896c:	72fb      	strb	r3, [r7, #11]
          break;
 800896e:	e089      	b.n	8008a84 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008976:	689b      	ldr	r3, [r3, #8]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d00b      	beq.n	8008994 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008982:	689b      	ldr	r3, [r3, #8]
 8008984:	687a      	ldr	r2, [r7, #4]
 8008986:	7c12      	ldrb	r2, [r2, #16]
 8008988:	f107 0108 	add.w	r1, r7, #8
 800898c:	4610      	mov	r0, r2
 800898e:	4798      	blx	r3
 8008990:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008992:	e077      	b.n	8008a84 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008994:	6839      	ldr	r1, [r7, #0]
 8008996:	6878      	ldr	r0, [r7, #4]
 8008998:	f000 fa7a 	bl	8008e90 <USBD_CtlError>
            err++;
 800899c:	7afb      	ldrb	r3, [r7, #11]
 800899e:	3301      	adds	r3, #1
 80089a0:	72fb      	strb	r3, [r7, #11]
          break;
 80089a2:	e06f      	b.n	8008a84 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80089aa:	68db      	ldr	r3, [r3, #12]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d00b      	beq.n	80089c8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80089b6:	68db      	ldr	r3, [r3, #12]
 80089b8:	687a      	ldr	r2, [r7, #4]
 80089ba:	7c12      	ldrb	r2, [r2, #16]
 80089bc:	f107 0108 	add.w	r1, r7, #8
 80089c0:	4610      	mov	r0, r2
 80089c2:	4798      	blx	r3
 80089c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089c6:	e05d      	b.n	8008a84 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80089c8:	6839      	ldr	r1, [r7, #0]
 80089ca:	6878      	ldr	r0, [r7, #4]
 80089cc:	f000 fa60 	bl	8008e90 <USBD_CtlError>
            err++;
 80089d0:	7afb      	ldrb	r3, [r7, #11]
 80089d2:	3301      	adds	r3, #1
 80089d4:	72fb      	strb	r3, [r7, #11]
          break;
 80089d6:	e055      	b.n	8008a84 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80089de:	691b      	ldr	r3, [r3, #16]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d00b      	beq.n	80089fc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80089ea:	691b      	ldr	r3, [r3, #16]
 80089ec:	687a      	ldr	r2, [r7, #4]
 80089ee:	7c12      	ldrb	r2, [r2, #16]
 80089f0:	f107 0108 	add.w	r1, r7, #8
 80089f4:	4610      	mov	r0, r2
 80089f6:	4798      	blx	r3
 80089f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089fa:	e043      	b.n	8008a84 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80089fc:	6839      	ldr	r1, [r7, #0]
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f000 fa46 	bl	8008e90 <USBD_CtlError>
            err++;
 8008a04:	7afb      	ldrb	r3, [r7, #11]
 8008a06:	3301      	adds	r3, #1
 8008a08:	72fb      	strb	r3, [r7, #11]
          break;
 8008a0a:	e03b      	b.n	8008a84 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008a12:	695b      	ldr	r3, [r3, #20]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d00b      	beq.n	8008a30 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008a1e:	695b      	ldr	r3, [r3, #20]
 8008a20:	687a      	ldr	r2, [r7, #4]
 8008a22:	7c12      	ldrb	r2, [r2, #16]
 8008a24:	f107 0108 	add.w	r1, r7, #8
 8008a28:	4610      	mov	r0, r2
 8008a2a:	4798      	blx	r3
 8008a2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a2e:	e029      	b.n	8008a84 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a30:	6839      	ldr	r1, [r7, #0]
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	f000 fa2c 	bl	8008e90 <USBD_CtlError>
            err++;
 8008a38:	7afb      	ldrb	r3, [r7, #11]
 8008a3a:	3301      	adds	r3, #1
 8008a3c:	72fb      	strb	r3, [r7, #11]
          break;
 8008a3e:	e021      	b.n	8008a84 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008a46:	699b      	ldr	r3, [r3, #24]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d00b      	beq.n	8008a64 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008a52:	699b      	ldr	r3, [r3, #24]
 8008a54:	687a      	ldr	r2, [r7, #4]
 8008a56:	7c12      	ldrb	r2, [r2, #16]
 8008a58:	f107 0108 	add.w	r1, r7, #8
 8008a5c:	4610      	mov	r0, r2
 8008a5e:	4798      	blx	r3
 8008a60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a62:	e00f      	b.n	8008a84 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a64:	6839      	ldr	r1, [r7, #0]
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f000 fa12 	bl	8008e90 <USBD_CtlError>
            err++;
 8008a6c:	7afb      	ldrb	r3, [r7, #11]
 8008a6e:	3301      	adds	r3, #1
 8008a70:	72fb      	strb	r3, [r7, #11]
          break;
 8008a72:	e007      	b.n	8008a84 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008a74:	6839      	ldr	r1, [r7, #0]
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f000 fa0a 	bl	8008e90 <USBD_CtlError>
          err++;
 8008a7c:	7afb      	ldrb	r3, [r7, #11]
 8008a7e:	3301      	adds	r3, #1
 8008a80:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008a82:	e038      	b.n	8008af6 <USBD_GetDescriptor+0x286>
 8008a84:	e037      	b.n	8008af6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	7c1b      	ldrb	r3, [r3, #16]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d109      	bne.n	8008aa2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a96:	f107 0208 	add.w	r2, r7, #8
 8008a9a:	4610      	mov	r0, r2
 8008a9c:	4798      	blx	r3
 8008a9e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008aa0:	e029      	b.n	8008af6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008aa2:	6839      	ldr	r1, [r7, #0]
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f000 f9f3 	bl	8008e90 <USBD_CtlError>
        err++;
 8008aaa:	7afb      	ldrb	r3, [r7, #11]
 8008aac:	3301      	adds	r3, #1
 8008aae:	72fb      	strb	r3, [r7, #11]
      break;
 8008ab0:	e021      	b.n	8008af6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	7c1b      	ldrb	r3, [r3, #16]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d10d      	bne.n	8008ad6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ac2:	f107 0208 	add.w	r2, r7, #8
 8008ac6:	4610      	mov	r0, r2
 8008ac8:	4798      	blx	r3
 8008aca:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	3301      	adds	r3, #1
 8008ad0:	2207      	movs	r2, #7
 8008ad2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ad4:	e00f      	b.n	8008af6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008ad6:	6839      	ldr	r1, [r7, #0]
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	f000 f9d9 	bl	8008e90 <USBD_CtlError>
        err++;
 8008ade:	7afb      	ldrb	r3, [r7, #11]
 8008ae0:	3301      	adds	r3, #1
 8008ae2:	72fb      	strb	r3, [r7, #11]
      break;
 8008ae4:	e007      	b.n	8008af6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008ae6:	6839      	ldr	r1, [r7, #0]
 8008ae8:	6878      	ldr	r0, [r7, #4]
 8008aea:	f000 f9d1 	bl	8008e90 <USBD_CtlError>
      err++;
 8008aee:	7afb      	ldrb	r3, [r7, #11]
 8008af0:	3301      	adds	r3, #1
 8008af2:	72fb      	strb	r3, [r7, #11]
      break;
 8008af4:	bf00      	nop
  }

  if (err != 0U)
 8008af6:	7afb      	ldrb	r3, [r7, #11]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d11c      	bne.n	8008b36 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008afc:	893b      	ldrh	r3, [r7, #8]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d011      	beq.n	8008b26 <USBD_GetDescriptor+0x2b6>
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	88db      	ldrh	r3, [r3, #6]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d00d      	beq.n	8008b26 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	88da      	ldrh	r2, [r3, #6]
 8008b0e:	893b      	ldrh	r3, [r7, #8]
 8008b10:	4293      	cmp	r3, r2
 8008b12:	bf28      	it	cs
 8008b14:	4613      	movcs	r3, r2
 8008b16:	b29b      	uxth	r3, r3
 8008b18:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008b1a:	893b      	ldrh	r3, [r7, #8]
 8008b1c:	461a      	mov	r2, r3
 8008b1e:	68f9      	ldr	r1, [r7, #12]
 8008b20:	6878      	ldr	r0, [r7, #4]
 8008b22:	f000 fa1f 	bl	8008f64 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	88db      	ldrh	r3, [r3, #6]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d104      	bne.n	8008b38 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f000 fa76 	bl	8009020 <USBD_CtlSendStatus>
 8008b34:	e000      	b.n	8008b38 <USBD_GetDescriptor+0x2c8>
    return;
 8008b36:	bf00      	nop
    }
  }
}
 8008b38:	3710      	adds	r7, #16
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}
 8008b3e:	bf00      	nop

08008b40 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b084      	sub	sp, #16
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
 8008b48:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	889b      	ldrh	r3, [r3, #4]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d130      	bne.n	8008bb4 <USBD_SetAddress+0x74>
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	88db      	ldrh	r3, [r3, #6]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d12c      	bne.n	8008bb4 <USBD_SetAddress+0x74>
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	885b      	ldrh	r3, [r3, #2]
 8008b5e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008b60:	d828      	bhi.n	8008bb4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	885b      	ldrh	r3, [r3, #2]
 8008b66:	b2db      	uxtb	r3, r3
 8008b68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b6c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b74:	2b03      	cmp	r3, #3
 8008b76:	d104      	bne.n	8008b82 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008b78:	6839      	ldr	r1, [r7, #0]
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f000 f988 	bl	8008e90 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b80:	e01d      	b.n	8008bbe <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	7bfa      	ldrb	r2, [r7, #15]
 8008b86:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008b8a:	7bfb      	ldrb	r3, [r7, #15]
 8008b8c:	4619      	mov	r1, r3
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f000 fe1d 	bl	80097ce <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 fa43 	bl	8009020 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008b9a:	7bfb      	ldrb	r3, [r7, #15]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d004      	beq.n	8008baa <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2202      	movs	r2, #2
 8008ba4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ba8:	e009      	b.n	8008bbe <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2201      	movs	r2, #1
 8008bae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bb2:	e004      	b.n	8008bbe <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008bb4:	6839      	ldr	r1, [r7, #0]
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	f000 f96a 	bl	8008e90 <USBD_CtlError>
  }
}
 8008bbc:	bf00      	nop
 8008bbe:	bf00      	nop
 8008bc0:	3710      	adds	r7, #16
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	bd80      	pop	{r7, pc}
	...

08008bc8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b082      	sub	sp, #8
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
 8008bd0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	885b      	ldrh	r3, [r3, #2]
 8008bd6:	b2da      	uxtb	r2, r3
 8008bd8:	4b41      	ldr	r3, [pc, #260]	@ (8008ce0 <USBD_SetConfig+0x118>)
 8008bda:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008bdc:	4b40      	ldr	r3, [pc, #256]	@ (8008ce0 <USBD_SetConfig+0x118>)
 8008bde:	781b      	ldrb	r3, [r3, #0]
 8008be0:	2b01      	cmp	r3, #1
 8008be2:	d904      	bls.n	8008bee <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008be4:	6839      	ldr	r1, [r7, #0]
 8008be6:	6878      	ldr	r0, [r7, #4]
 8008be8:	f000 f952 	bl	8008e90 <USBD_CtlError>
 8008bec:	e075      	b.n	8008cda <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008bf4:	2b02      	cmp	r3, #2
 8008bf6:	d002      	beq.n	8008bfe <USBD_SetConfig+0x36>
 8008bf8:	2b03      	cmp	r3, #3
 8008bfa:	d023      	beq.n	8008c44 <USBD_SetConfig+0x7c>
 8008bfc:	e062      	b.n	8008cc4 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008bfe:	4b38      	ldr	r3, [pc, #224]	@ (8008ce0 <USBD_SetConfig+0x118>)
 8008c00:	781b      	ldrb	r3, [r3, #0]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d01a      	beq.n	8008c3c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008c06:	4b36      	ldr	r3, [pc, #216]	@ (8008ce0 <USBD_SetConfig+0x118>)
 8008c08:	781b      	ldrb	r3, [r3, #0]
 8008c0a:	461a      	mov	r2, r3
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2203      	movs	r2, #3
 8008c14:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008c18:	4b31      	ldr	r3, [pc, #196]	@ (8008ce0 <USBD_SetConfig+0x118>)
 8008c1a:	781b      	ldrb	r3, [r3, #0]
 8008c1c:	4619      	mov	r1, r3
 8008c1e:	6878      	ldr	r0, [r7, #4]
 8008c20:	f7ff f9e8 	bl	8007ff4 <USBD_SetClassConfig>
 8008c24:	4603      	mov	r3, r0
 8008c26:	2b02      	cmp	r3, #2
 8008c28:	d104      	bne.n	8008c34 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008c2a:	6839      	ldr	r1, [r7, #0]
 8008c2c:	6878      	ldr	r0, [r7, #4]
 8008c2e:	f000 f92f 	bl	8008e90 <USBD_CtlError>
            return;
 8008c32:	e052      	b.n	8008cda <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f000 f9f3 	bl	8009020 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008c3a:	e04e      	b.n	8008cda <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f000 f9ef 	bl	8009020 <USBD_CtlSendStatus>
        break;
 8008c42:	e04a      	b.n	8008cda <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008c44:	4b26      	ldr	r3, [pc, #152]	@ (8008ce0 <USBD_SetConfig+0x118>)
 8008c46:	781b      	ldrb	r3, [r3, #0]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d112      	bne.n	8008c72 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2202      	movs	r2, #2
 8008c50:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8008c54:	4b22      	ldr	r3, [pc, #136]	@ (8008ce0 <USBD_SetConfig+0x118>)
 8008c56:	781b      	ldrb	r3, [r3, #0]
 8008c58:	461a      	mov	r2, r3
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008c5e:	4b20      	ldr	r3, [pc, #128]	@ (8008ce0 <USBD_SetConfig+0x118>)
 8008c60:	781b      	ldrb	r3, [r3, #0]
 8008c62:	4619      	mov	r1, r3
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f7ff f9e4 	bl	8008032 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f000 f9d8 	bl	8009020 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008c70:	e033      	b.n	8008cda <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008c72:	4b1b      	ldr	r3, [pc, #108]	@ (8008ce0 <USBD_SetConfig+0x118>)
 8008c74:	781b      	ldrb	r3, [r3, #0]
 8008c76:	461a      	mov	r2, r3
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	685b      	ldr	r3, [r3, #4]
 8008c7c:	429a      	cmp	r2, r3
 8008c7e:	d01d      	beq.n	8008cbc <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	685b      	ldr	r3, [r3, #4]
 8008c84:	b2db      	uxtb	r3, r3
 8008c86:	4619      	mov	r1, r3
 8008c88:	6878      	ldr	r0, [r7, #4]
 8008c8a:	f7ff f9d2 	bl	8008032 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008c8e:	4b14      	ldr	r3, [pc, #80]	@ (8008ce0 <USBD_SetConfig+0x118>)
 8008c90:	781b      	ldrb	r3, [r3, #0]
 8008c92:	461a      	mov	r2, r3
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008c98:	4b11      	ldr	r3, [pc, #68]	@ (8008ce0 <USBD_SetConfig+0x118>)
 8008c9a:	781b      	ldrb	r3, [r3, #0]
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	6878      	ldr	r0, [r7, #4]
 8008ca0:	f7ff f9a8 	bl	8007ff4 <USBD_SetClassConfig>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	2b02      	cmp	r3, #2
 8008ca8:	d104      	bne.n	8008cb4 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008caa:	6839      	ldr	r1, [r7, #0]
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f000 f8ef 	bl	8008e90 <USBD_CtlError>
            return;
 8008cb2:	e012      	b.n	8008cda <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008cb4:	6878      	ldr	r0, [r7, #4]
 8008cb6:	f000 f9b3 	bl	8009020 <USBD_CtlSendStatus>
        break;
 8008cba:	e00e      	b.n	8008cda <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f000 f9af 	bl	8009020 <USBD_CtlSendStatus>
        break;
 8008cc2:	e00a      	b.n	8008cda <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008cc4:	6839      	ldr	r1, [r7, #0]
 8008cc6:	6878      	ldr	r0, [r7, #4]
 8008cc8:	f000 f8e2 	bl	8008e90 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008ccc:	4b04      	ldr	r3, [pc, #16]	@ (8008ce0 <USBD_SetConfig+0x118>)
 8008cce:	781b      	ldrb	r3, [r3, #0]
 8008cd0:	4619      	mov	r1, r3
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	f7ff f9ad 	bl	8008032 <USBD_ClrClassConfig>
        break;
 8008cd8:	bf00      	nop
    }
  }
}
 8008cda:	3708      	adds	r7, #8
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}
 8008ce0:	20000708 	.word	0x20000708

08008ce4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	b082      	sub	sp, #8
 8008ce8:	af00      	add	r7, sp, #0
 8008cea:	6078      	str	r0, [r7, #4]
 8008cec:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	88db      	ldrh	r3, [r3, #6]
 8008cf2:	2b01      	cmp	r3, #1
 8008cf4:	d004      	beq.n	8008d00 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008cf6:	6839      	ldr	r1, [r7, #0]
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	f000 f8c9 	bl	8008e90 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008cfe:	e022      	b.n	8008d46 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d06:	2b02      	cmp	r3, #2
 8008d08:	dc02      	bgt.n	8008d10 <USBD_GetConfig+0x2c>
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	dc03      	bgt.n	8008d16 <USBD_GetConfig+0x32>
 8008d0e:	e015      	b.n	8008d3c <USBD_GetConfig+0x58>
 8008d10:	2b03      	cmp	r3, #3
 8008d12:	d00b      	beq.n	8008d2c <USBD_GetConfig+0x48>
 8008d14:	e012      	b.n	8008d3c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2200      	movs	r2, #0
 8008d1a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	3308      	adds	r3, #8
 8008d20:	2201      	movs	r2, #1
 8008d22:	4619      	mov	r1, r3
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f000 f91d 	bl	8008f64 <USBD_CtlSendData>
        break;
 8008d2a:	e00c      	b.n	8008d46 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	3304      	adds	r3, #4
 8008d30:	2201      	movs	r2, #1
 8008d32:	4619      	mov	r1, r3
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f000 f915 	bl	8008f64 <USBD_CtlSendData>
        break;
 8008d3a:	e004      	b.n	8008d46 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008d3c:	6839      	ldr	r1, [r7, #0]
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	f000 f8a6 	bl	8008e90 <USBD_CtlError>
        break;
 8008d44:	bf00      	nop
}
 8008d46:	bf00      	nop
 8008d48:	3708      	adds	r7, #8
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	bd80      	pop	{r7, pc}

08008d4e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d4e:	b580      	push	{r7, lr}
 8008d50:	b082      	sub	sp, #8
 8008d52:	af00      	add	r7, sp, #0
 8008d54:	6078      	str	r0, [r7, #4]
 8008d56:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d5e:	3b01      	subs	r3, #1
 8008d60:	2b02      	cmp	r3, #2
 8008d62:	d81e      	bhi.n	8008da2 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	88db      	ldrh	r3, [r3, #6]
 8008d68:	2b02      	cmp	r3, #2
 8008d6a:	d004      	beq.n	8008d76 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008d6c:	6839      	ldr	r1, [r7, #0]
 8008d6e:	6878      	ldr	r0, [r7, #4]
 8008d70:	f000 f88e 	bl	8008e90 <USBD_CtlError>
        break;
 8008d74:	e01a      	b.n	8008dac <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2201      	movs	r2, #1
 8008d7a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d005      	beq.n	8008d92 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	68db      	ldr	r3, [r3, #12]
 8008d8a:	f043 0202 	orr.w	r2, r3, #2
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	330c      	adds	r3, #12
 8008d96:	2202      	movs	r2, #2
 8008d98:	4619      	mov	r1, r3
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f000 f8e2 	bl	8008f64 <USBD_CtlSendData>
      break;
 8008da0:	e004      	b.n	8008dac <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008da2:	6839      	ldr	r1, [r7, #0]
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f000 f873 	bl	8008e90 <USBD_CtlError>
      break;
 8008daa:	bf00      	nop
  }
}
 8008dac:	bf00      	nop
 8008dae:	3708      	adds	r7, #8
 8008db0:	46bd      	mov	sp, r7
 8008db2:	bd80      	pop	{r7, pc}

08008db4 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b082      	sub	sp, #8
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
 8008dbc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	885b      	ldrh	r3, [r3, #2]
 8008dc2:	2b01      	cmp	r3, #1
 8008dc4:	d106      	bne.n	8008dd4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2201      	movs	r2, #1
 8008dca:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f000 f926 	bl	8009020 <USBD_CtlSendStatus>
  }
}
 8008dd4:	bf00      	nop
 8008dd6:	3708      	adds	r7, #8
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	bd80      	pop	{r7, pc}

08008ddc <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b082      	sub	sp, #8
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
 8008de4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008dec:	3b01      	subs	r3, #1
 8008dee:	2b02      	cmp	r3, #2
 8008df0:	d80b      	bhi.n	8008e0a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	885b      	ldrh	r3, [r3, #2]
 8008df6:	2b01      	cmp	r3, #1
 8008df8:	d10c      	bne.n	8008e14 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f000 f90c 	bl	8009020 <USBD_CtlSendStatus>
      }
      break;
 8008e08:	e004      	b.n	8008e14 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008e0a:	6839      	ldr	r1, [r7, #0]
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f000 f83f 	bl	8008e90 <USBD_CtlError>
      break;
 8008e12:	e000      	b.n	8008e16 <USBD_ClrFeature+0x3a>
      break;
 8008e14:	bf00      	nop
  }
}
 8008e16:	bf00      	nop
 8008e18:	3708      	adds	r7, #8
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd80      	pop	{r7, pc}

08008e1e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008e1e:	b480      	push	{r7}
 8008e20:	b083      	sub	sp, #12
 8008e22:	af00      	add	r7, sp, #0
 8008e24:	6078      	str	r0, [r7, #4]
 8008e26:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	781a      	ldrb	r2, [r3, #0]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	785a      	ldrb	r2, [r3, #1]
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	3302      	adds	r3, #2
 8008e3c:	781b      	ldrb	r3, [r3, #0]
 8008e3e:	461a      	mov	r2, r3
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	3303      	adds	r3, #3
 8008e44:	781b      	ldrb	r3, [r3, #0]
 8008e46:	021b      	lsls	r3, r3, #8
 8008e48:	b29b      	uxth	r3, r3
 8008e4a:	4413      	add	r3, r2
 8008e4c:	b29a      	uxth	r2, r3
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	3304      	adds	r3, #4
 8008e56:	781b      	ldrb	r3, [r3, #0]
 8008e58:	461a      	mov	r2, r3
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	3305      	adds	r3, #5
 8008e5e:	781b      	ldrb	r3, [r3, #0]
 8008e60:	021b      	lsls	r3, r3, #8
 8008e62:	b29b      	uxth	r3, r3
 8008e64:	4413      	add	r3, r2
 8008e66:	b29a      	uxth	r2, r3
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	3306      	adds	r3, #6
 8008e70:	781b      	ldrb	r3, [r3, #0]
 8008e72:	461a      	mov	r2, r3
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	3307      	adds	r3, #7
 8008e78:	781b      	ldrb	r3, [r3, #0]
 8008e7a:	021b      	lsls	r3, r3, #8
 8008e7c:	b29b      	uxth	r3, r3
 8008e7e:	4413      	add	r3, r2
 8008e80:	b29a      	uxth	r2, r3
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	80da      	strh	r2, [r3, #6]

}
 8008e86:	bf00      	nop
 8008e88:	370c      	adds	r7, #12
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bc80      	pop	{r7}
 8008e8e:	4770      	bx	lr

08008e90 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b082      	sub	sp, #8
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
 8008e98:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008e9a:	2180      	movs	r1, #128	@ 0x80
 8008e9c:	6878      	ldr	r0, [r7, #4]
 8008e9e:	f000 fc2d 	bl	80096fc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008ea2:	2100      	movs	r1, #0
 8008ea4:	6878      	ldr	r0, [r7, #4]
 8008ea6:	f000 fc29 	bl	80096fc <USBD_LL_StallEP>
}
 8008eaa:	bf00      	nop
 8008eac:	3708      	adds	r7, #8
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}

08008eb2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008eb2:	b580      	push	{r7, lr}
 8008eb4:	b086      	sub	sp, #24
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	60f8      	str	r0, [r7, #12]
 8008eba:	60b9      	str	r1, [r7, #8]
 8008ebc:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d032      	beq.n	8008f2e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008ec8:	68f8      	ldr	r0, [r7, #12]
 8008eca:	f000 f834 	bl	8008f36 <USBD_GetLen>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	3301      	adds	r3, #1
 8008ed2:	b29b      	uxth	r3, r3
 8008ed4:	005b      	lsls	r3, r3, #1
 8008ed6:	b29a      	uxth	r2, r3
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008edc:	7dfb      	ldrb	r3, [r7, #23]
 8008ede:	1c5a      	adds	r2, r3, #1
 8008ee0:	75fa      	strb	r2, [r7, #23]
 8008ee2:	461a      	mov	r2, r3
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	4413      	add	r3, r2
 8008ee8:	687a      	ldr	r2, [r7, #4]
 8008eea:	7812      	ldrb	r2, [r2, #0]
 8008eec:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008eee:	7dfb      	ldrb	r3, [r7, #23]
 8008ef0:	1c5a      	adds	r2, r3, #1
 8008ef2:	75fa      	strb	r2, [r7, #23]
 8008ef4:	461a      	mov	r2, r3
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	4413      	add	r3, r2
 8008efa:	2203      	movs	r2, #3
 8008efc:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008efe:	e012      	b.n	8008f26 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	1c5a      	adds	r2, r3, #1
 8008f04:	60fa      	str	r2, [r7, #12]
 8008f06:	7dfa      	ldrb	r2, [r7, #23]
 8008f08:	1c51      	adds	r1, r2, #1
 8008f0a:	75f9      	strb	r1, [r7, #23]
 8008f0c:	4611      	mov	r1, r2
 8008f0e:	68ba      	ldr	r2, [r7, #8]
 8008f10:	440a      	add	r2, r1
 8008f12:	781b      	ldrb	r3, [r3, #0]
 8008f14:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008f16:	7dfb      	ldrb	r3, [r7, #23]
 8008f18:	1c5a      	adds	r2, r3, #1
 8008f1a:	75fa      	strb	r2, [r7, #23]
 8008f1c:	461a      	mov	r2, r3
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	4413      	add	r3, r2
 8008f22:	2200      	movs	r2, #0
 8008f24:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	781b      	ldrb	r3, [r3, #0]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d1e8      	bne.n	8008f00 <USBD_GetString+0x4e>
    }
  }
}
 8008f2e:	bf00      	nop
 8008f30:	3718      	adds	r7, #24
 8008f32:	46bd      	mov	sp, r7
 8008f34:	bd80      	pop	{r7, pc}

08008f36 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008f36:	b480      	push	{r7}
 8008f38:	b085      	sub	sp, #20
 8008f3a:	af00      	add	r7, sp, #0
 8008f3c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008f42:	e005      	b.n	8008f50 <USBD_GetLen+0x1a>
  {
    len++;
 8008f44:	7bfb      	ldrb	r3, [r7, #15]
 8008f46:	3301      	adds	r3, #1
 8008f48:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	3301      	adds	r3, #1
 8008f4e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	781b      	ldrb	r3, [r3, #0]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d1f5      	bne.n	8008f44 <USBD_GetLen+0xe>
  }

  return len;
 8008f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	3714      	adds	r7, #20
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	bc80      	pop	{r7}
 8008f62:	4770      	bx	lr

08008f64 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b084      	sub	sp, #16
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	60f8      	str	r0, [r7, #12]
 8008f6c:	60b9      	str	r1, [r7, #8]
 8008f6e:	4613      	mov	r3, r2
 8008f70:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	2202      	movs	r2, #2
 8008f76:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008f7a:	88fa      	ldrh	r2, [r7, #6]
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008f80:	88fa      	ldrh	r2, [r7, #6]
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008f86:	88fb      	ldrh	r3, [r7, #6]
 8008f88:	68ba      	ldr	r2, [r7, #8]
 8008f8a:	2100      	movs	r1, #0
 8008f8c:	68f8      	ldr	r0, [r7, #12]
 8008f8e:	f000 fc3d 	bl	800980c <USBD_LL_Transmit>

  return USBD_OK;
 8008f92:	2300      	movs	r3, #0
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	3710      	adds	r7, #16
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	bd80      	pop	{r7, pc}

08008f9c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b084      	sub	sp, #16
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	60f8      	str	r0, [r7, #12]
 8008fa4:	60b9      	str	r1, [r7, #8]
 8008fa6:	4613      	mov	r3, r2
 8008fa8:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008faa:	88fb      	ldrh	r3, [r7, #6]
 8008fac:	68ba      	ldr	r2, [r7, #8]
 8008fae:	2100      	movs	r1, #0
 8008fb0:	68f8      	ldr	r0, [r7, #12]
 8008fb2:	f000 fc2b 	bl	800980c <USBD_LL_Transmit>

  return USBD_OK;
 8008fb6:	2300      	movs	r3, #0
}
 8008fb8:	4618      	mov	r0, r3
 8008fba:	3710      	adds	r7, #16
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bd80      	pop	{r7, pc}

08008fc0 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b084      	sub	sp, #16
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	60f8      	str	r0, [r7, #12]
 8008fc8:	60b9      	str	r1, [r7, #8]
 8008fca:	4613      	mov	r3, r2
 8008fcc:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	2203      	movs	r2, #3
 8008fd2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008fd6:	88fa      	ldrh	r2, [r7, #6]
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 8008fde:	88fa      	ldrh	r2, [r7, #6]
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008fe6:	88fb      	ldrh	r3, [r7, #6]
 8008fe8:	68ba      	ldr	r2, [r7, #8]
 8008fea:	2100      	movs	r1, #0
 8008fec:	68f8      	ldr	r0, [r7, #12]
 8008fee:	f000 fc30 	bl	8009852 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008ff2:	2300      	movs	r3, #0
}
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	3710      	adds	r7, #16
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	bd80      	pop	{r7, pc}

08008ffc <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b084      	sub	sp, #16
 8009000:	af00      	add	r7, sp, #0
 8009002:	60f8      	str	r0, [r7, #12]
 8009004:	60b9      	str	r1, [r7, #8]
 8009006:	4613      	mov	r3, r2
 8009008:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800900a:	88fb      	ldrh	r3, [r7, #6]
 800900c:	68ba      	ldr	r2, [r7, #8]
 800900e:	2100      	movs	r1, #0
 8009010:	68f8      	ldr	r0, [r7, #12]
 8009012:	f000 fc1e 	bl	8009852 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009016:	2300      	movs	r3, #0
}
 8009018:	4618      	mov	r0, r3
 800901a:	3710      	adds	r7, #16
 800901c:	46bd      	mov	sp, r7
 800901e:	bd80      	pop	{r7, pc}

08009020 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b082      	sub	sp, #8
 8009024:	af00      	add	r7, sp, #0
 8009026:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2204      	movs	r2, #4
 800902c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009030:	2300      	movs	r3, #0
 8009032:	2200      	movs	r2, #0
 8009034:	2100      	movs	r1, #0
 8009036:	6878      	ldr	r0, [r7, #4]
 8009038:	f000 fbe8 	bl	800980c <USBD_LL_Transmit>

  return USBD_OK;
 800903c:	2300      	movs	r3, #0
}
 800903e:	4618      	mov	r0, r3
 8009040:	3708      	adds	r7, #8
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}

08009046 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009046:	b580      	push	{r7, lr}
 8009048:	b082      	sub	sp, #8
 800904a:	af00      	add	r7, sp, #0
 800904c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2205      	movs	r2, #5
 8009052:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009056:	2300      	movs	r3, #0
 8009058:	2200      	movs	r2, #0
 800905a:	2100      	movs	r1, #0
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f000 fbf8 	bl	8009852 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009062:	2300      	movs	r3, #0
}
 8009064:	4618      	mov	r0, r3
 8009066:	3708      	adds	r7, #8
 8009068:	46bd      	mov	sp, r7
 800906a:	bd80      	pop	{r7, pc}

0800906c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009070:	2200      	movs	r2, #0
 8009072:	4912      	ldr	r1, [pc, #72]	@ (80090bc <MX_USB_DEVICE_Init+0x50>)
 8009074:	4812      	ldr	r0, [pc, #72]	@ (80090c0 <MX_USB_DEVICE_Init+0x54>)
 8009076:	f7fe ff63 	bl	8007f40 <USBD_Init>
 800907a:	4603      	mov	r3, r0
 800907c:	2b00      	cmp	r3, #0
 800907e:	d001      	beq.n	8009084 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009080:	f7f7 fad6 	bl	8000630 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009084:	490f      	ldr	r1, [pc, #60]	@ (80090c4 <MX_USB_DEVICE_Init+0x58>)
 8009086:	480e      	ldr	r0, [pc, #56]	@ (80090c0 <MX_USB_DEVICE_Init+0x54>)
 8009088:	f7fe ff85 	bl	8007f96 <USBD_RegisterClass>
 800908c:	4603      	mov	r3, r0
 800908e:	2b00      	cmp	r3, #0
 8009090:	d001      	beq.n	8009096 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009092:	f7f7 facd 	bl	8000630 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009096:	490c      	ldr	r1, [pc, #48]	@ (80090c8 <MX_USB_DEVICE_Init+0x5c>)
 8009098:	4809      	ldr	r0, [pc, #36]	@ (80090c0 <MX_USB_DEVICE_Init+0x54>)
 800909a:	f7fe fee5 	bl	8007e68 <USBD_CDC_RegisterInterface>
 800909e:	4603      	mov	r3, r0
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d001      	beq.n	80090a8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80090a4:	f7f7 fac4 	bl	8000630 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80090a8:	4805      	ldr	r0, [pc, #20]	@ (80090c0 <MX_USB_DEVICE_Init+0x54>)
 80090aa:	f7fe ff8d 	bl	8007fc8 <USBD_Start>
 80090ae:	4603      	mov	r3, r0
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d001      	beq.n	80090b8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80090b4:	f7f7 fabc 	bl	8000630 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80090b8:	bf00      	nop
 80090ba:	bd80      	pop	{r7, pc}
 80090bc:	20000134 	.word	0x20000134
 80090c0:	2000070c 	.word	0x2000070c
 80090c4:	20000020 	.word	0x20000020
 80090c8:	20000124 	.word	0x20000124

080090cc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80090d0:	2200      	movs	r2, #0
 80090d2:	4905      	ldr	r1, [pc, #20]	@ (80090e8 <CDC_Init_FS+0x1c>)
 80090d4:	4805      	ldr	r0, [pc, #20]	@ (80090ec <CDC_Init_FS+0x20>)
 80090d6:	f7fe fedd 	bl	8007e94 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80090da:	4905      	ldr	r1, [pc, #20]	@ (80090f0 <CDC_Init_FS+0x24>)
 80090dc:	4803      	ldr	r0, [pc, #12]	@ (80090ec <CDC_Init_FS+0x20>)
 80090de:	f7fe fef2 	bl	8007ec6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80090e2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80090e4:	4618      	mov	r0, r3
 80090e6:	bd80      	pop	{r7, pc}
 80090e8:	20000dd0 	.word	0x20000dd0
 80090ec:	2000070c 	.word	0x2000070c
 80090f0:	200009d0 	.word	0x200009d0

080090f4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80090f4:	b480      	push	{r7}
 80090f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80090f8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80090fa:	4618      	mov	r0, r3
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bc80      	pop	{r7}
 8009100:	4770      	bx	lr
	...

08009104 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009104:	b480      	push	{r7}
 8009106:	b083      	sub	sp, #12
 8009108:	af00      	add	r7, sp, #0
 800910a:	4603      	mov	r3, r0
 800910c:	6039      	str	r1, [r7, #0]
 800910e:	71fb      	strb	r3, [r7, #7]
 8009110:	4613      	mov	r3, r2
 8009112:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009114:	79fb      	ldrb	r3, [r7, #7]
 8009116:	2b23      	cmp	r3, #35	@ 0x23
 8009118:	d84a      	bhi.n	80091b0 <CDC_Control_FS+0xac>
 800911a:	a201      	add	r2, pc, #4	@ (adr r2, 8009120 <CDC_Control_FS+0x1c>)
 800911c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009120:	080091b1 	.word	0x080091b1
 8009124:	080091b1 	.word	0x080091b1
 8009128:	080091b1 	.word	0x080091b1
 800912c:	080091b1 	.word	0x080091b1
 8009130:	080091b1 	.word	0x080091b1
 8009134:	080091b1 	.word	0x080091b1
 8009138:	080091b1 	.word	0x080091b1
 800913c:	080091b1 	.word	0x080091b1
 8009140:	080091b1 	.word	0x080091b1
 8009144:	080091b1 	.word	0x080091b1
 8009148:	080091b1 	.word	0x080091b1
 800914c:	080091b1 	.word	0x080091b1
 8009150:	080091b1 	.word	0x080091b1
 8009154:	080091b1 	.word	0x080091b1
 8009158:	080091b1 	.word	0x080091b1
 800915c:	080091b1 	.word	0x080091b1
 8009160:	080091b1 	.word	0x080091b1
 8009164:	080091b1 	.word	0x080091b1
 8009168:	080091b1 	.word	0x080091b1
 800916c:	080091b1 	.word	0x080091b1
 8009170:	080091b1 	.word	0x080091b1
 8009174:	080091b1 	.word	0x080091b1
 8009178:	080091b1 	.word	0x080091b1
 800917c:	080091b1 	.word	0x080091b1
 8009180:	080091b1 	.word	0x080091b1
 8009184:	080091b1 	.word	0x080091b1
 8009188:	080091b1 	.word	0x080091b1
 800918c:	080091b1 	.word	0x080091b1
 8009190:	080091b1 	.word	0x080091b1
 8009194:	080091b1 	.word	0x080091b1
 8009198:	080091b1 	.word	0x080091b1
 800919c:	080091b1 	.word	0x080091b1
 80091a0:	080091b1 	.word	0x080091b1
 80091a4:	080091b1 	.word	0x080091b1
 80091a8:	080091b1 	.word	0x080091b1
 80091ac:	080091b1 	.word	0x080091b1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80091b0:	bf00      	nop
  }

  return (USBD_OK);
 80091b2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80091b4:	4618      	mov	r0, r3
 80091b6:	370c      	adds	r7, #12
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bc80      	pop	{r7}
 80091bc:	4770      	bx	lr
 80091be:	bf00      	nop

080091c0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b082      	sub	sp, #8
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
 80091c8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80091ca:	6879      	ldr	r1, [r7, #4]
 80091cc:	4805      	ldr	r0, [pc, #20]	@ (80091e4 <CDC_Receive_FS+0x24>)
 80091ce:	f7fe fe7a 	bl	8007ec6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80091d2:	4804      	ldr	r0, [pc, #16]	@ (80091e4 <CDC_Receive_FS+0x24>)
 80091d4:	f7fe fe8a 	bl	8007eec <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80091d8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80091da:	4618      	mov	r0, r3
 80091dc:	3708      	adds	r7, #8
 80091de:	46bd      	mov	sp, r7
 80091e0:	bd80      	pop	{r7, pc}
 80091e2:	bf00      	nop
 80091e4:	2000070c 	.word	0x2000070c

080091e8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091e8:	b480      	push	{r7}
 80091ea:	b083      	sub	sp, #12
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	4603      	mov	r3, r0
 80091f0:	6039      	str	r1, [r7, #0]
 80091f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	2212      	movs	r2, #18
 80091f8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80091fa:	4b03      	ldr	r3, [pc, #12]	@ (8009208 <USBD_FS_DeviceDescriptor+0x20>)
}
 80091fc:	4618      	mov	r0, r3
 80091fe:	370c      	adds	r7, #12
 8009200:	46bd      	mov	sp, r7
 8009202:	bc80      	pop	{r7}
 8009204:	4770      	bx	lr
 8009206:	bf00      	nop
 8009208:	20000150 	.word	0x20000150

0800920c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800920c:	b480      	push	{r7}
 800920e:	b083      	sub	sp, #12
 8009210:	af00      	add	r7, sp, #0
 8009212:	4603      	mov	r3, r0
 8009214:	6039      	str	r1, [r7, #0]
 8009216:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	2204      	movs	r2, #4
 800921c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800921e:	4b03      	ldr	r3, [pc, #12]	@ (800922c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009220:	4618      	mov	r0, r3
 8009222:	370c      	adds	r7, #12
 8009224:	46bd      	mov	sp, r7
 8009226:	bc80      	pop	{r7}
 8009228:	4770      	bx	lr
 800922a:	bf00      	nop
 800922c:	20000164 	.word	0x20000164

08009230 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b082      	sub	sp, #8
 8009234:	af00      	add	r7, sp, #0
 8009236:	4603      	mov	r3, r0
 8009238:	6039      	str	r1, [r7, #0]
 800923a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800923c:	79fb      	ldrb	r3, [r7, #7]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d105      	bne.n	800924e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009242:	683a      	ldr	r2, [r7, #0]
 8009244:	4907      	ldr	r1, [pc, #28]	@ (8009264 <USBD_FS_ProductStrDescriptor+0x34>)
 8009246:	4808      	ldr	r0, [pc, #32]	@ (8009268 <USBD_FS_ProductStrDescriptor+0x38>)
 8009248:	f7ff fe33 	bl	8008eb2 <USBD_GetString>
 800924c:	e004      	b.n	8009258 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800924e:	683a      	ldr	r2, [r7, #0]
 8009250:	4904      	ldr	r1, [pc, #16]	@ (8009264 <USBD_FS_ProductStrDescriptor+0x34>)
 8009252:	4805      	ldr	r0, [pc, #20]	@ (8009268 <USBD_FS_ProductStrDescriptor+0x38>)
 8009254:	f7ff fe2d 	bl	8008eb2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009258:	4b02      	ldr	r3, [pc, #8]	@ (8009264 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800925a:	4618      	mov	r0, r3
 800925c:	3708      	adds	r7, #8
 800925e:	46bd      	mov	sp, r7
 8009260:	bd80      	pop	{r7, pc}
 8009262:	bf00      	nop
 8009264:	200011d0 	.word	0x200011d0
 8009268:	08009a40 	.word	0x08009a40

0800926c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b082      	sub	sp, #8
 8009270:	af00      	add	r7, sp, #0
 8009272:	4603      	mov	r3, r0
 8009274:	6039      	str	r1, [r7, #0]
 8009276:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009278:	683a      	ldr	r2, [r7, #0]
 800927a:	4904      	ldr	r1, [pc, #16]	@ (800928c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800927c:	4804      	ldr	r0, [pc, #16]	@ (8009290 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800927e:	f7ff fe18 	bl	8008eb2 <USBD_GetString>
  return USBD_StrDesc;
 8009282:	4b02      	ldr	r3, [pc, #8]	@ (800928c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009284:	4618      	mov	r0, r3
 8009286:	3708      	adds	r7, #8
 8009288:	46bd      	mov	sp, r7
 800928a:	bd80      	pop	{r7, pc}
 800928c:	200011d0 	.word	0x200011d0
 8009290:	08009a58 	.word	0x08009a58

08009294 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009294:	b580      	push	{r7, lr}
 8009296:	b082      	sub	sp, #8
 8009298:	af00      	add	r7, sp, #0
 800929a:	4603      	mov	r3, r0
 800929c:	6039      	str	r1, [r7, #0]
 800929e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	221a      	movs	r2, #26
 80092a4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80092a6:	f000 f843 	bl	8009330 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80092aa:	4b02      	ldr	r3, [pc, #8]	@ (80092b4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	3708      	adds	r7, #8
 80092b0:	46bd      	mov	sp, r7
 80092b2:	bd80      	pop	{r7, pc}
 80092b4:	20000168 	.word	0x20000168

080092b8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b082      	sub	sp, #8
 80092bc:	af00      	add	r7, sp, #0
 80092be:	4603      	mov	r3, r0
 80092c0:	6039      	str	r1, [r7, #0]
 80092c2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80092c4:	79fb      	ldrb	r3, [r7, #7]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d105      	bne.n	80092d6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80092ca:	683a      	ldr	r2, [r7, #0]
 80092cc:	4907      	ldr	r1, [pc, #28]	@ (80092ec <USBD_FS_ConfigStrDescriptor+0x34>)
 80092ce:	4808      	ldr	r0, [pc, #32]	@ (80092f0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80092d0:	f7ff fdef 	bl	8008eb2 <USBD_GetString>
 80092d4:	e004      	b.n	80092e0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80092d6:	683a      	ldr	r2, [r7, #0]
 80092d8:	4904      	ldr	r1, [pc, #16]	@ (80092ec <USBD_FS_ConfigStrDescriptor+0x34>)
 80092da:	4805      	ldr	r0, [pc, #20]	@ (80092f0 <USBD_FS_ConfigStrDescriptor+0x38>)
 80092dc:	f7ff fde9 	bl	8008eb2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80092e0:	4b02      	ldr	r3, [pc, #8]	@ (80092ec <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80092e2:	4618      	mov	r0, r3
 80092e4:	3708      	adds	r7, #8
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bd80      	pop	{r7, pc}
 80092ea:	bf00      	nop
 80092ec:	200011d0 	.word	0x200011d0
 80092f0:	08009a6c 	.word	0x08009a6c

080092f4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b082      	sub	sp, #8
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	4603      	mov	r3, r0
 80092fc:	6039      	str	r1, [r7, #0]
 80092fe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009300:	79fb      	ldrb	r3, [r7, #7]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d105      	bne.n	8009312 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009306:	683a      	ldr	r2, [r7, #0]
 8009308:	4907      	ldr	r1, [pc, #28]	@ (8009328 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800930a:	4808      	ldr	r0, [pc, #32]	@ (800932c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800930c:	f7ff fdd1 	bl	8008eb2 <USBD_GetString>
 8009310:	e004      	b.n	800931c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009312:	683a      	ldr	r2, [r7, #0]
 8009314:	4904      	ldr	r1, [pc, #16]	@ (8009328 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009316:	4805      	ldr	r0, [pc, #20]	@ (800932c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009318:	f7ff fdcb 	bl	8008eb2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800931c:	4b02      	ldr	r3, [pc, #8]	@ (8009328 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800931e:	4618      	mov	r0, r3
 8009320:	3708      	adds	r7, #8
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}
 8009326:	bf00      	nop
 8009328:	200011d0 	.word	0x200011d0
 800932c:	08009a78 	.word	0x08009a78

08009330 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b084      	sub	sp, #16
 8009334:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009336:	4b0f      	ldr	r3, [pc, #60]	@ (8009374 <Get_SerialNum+0x44>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800933c:	4b0e      	ldr	r3, [pc, #56]	@ (8009378 <Get_SerialNum+0x48>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009342:	4b0e      	ldr	r3, [pc, #56]	@ (800937c <Get_SerialNum+0x4c>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009348:	68fa      	ldr	r2, [r7, #12]
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	4413      	add	r3, r2
 800934e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d009      	beq.n	800936a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009356:	2208      	movs	r2, #8
 8009358:	4909      	ldr	r1, [pc, #36]	@ (8009380 <Get_SerialNum+0x50>)
 800935a:	68f8      	ldr	r0, [r7, #12]
 800935c:	f000 f814 	bl	8009388 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009360:	2204      	movs	r2, #4
 8009362:	4908      	ldr	r1, [pc, #32]	@ (8009384 <Get_SerialNum+0x54>)
 8009364:	68b8      	ldr	r0, [r7, #8]
 8009366:	f000 f80f 	bl	8009388 <IntToUnicode>
  }
}
 800936a:	bf00      	nop
 800936c:	3710      	adds	r7, #16
 800936e:	46bd      	mov	sp, r7
 8009370:	bd80      	pop	{r7, pc}
 8009372:	bf00      	nop
 8009374:	1ffff7e8 	.word	0x1ffff7e8
 8009378:	1ffff7ec 	.word	0x1ffff7ec
 800937c:	1ffff7f0 	.word	0x1ffff7f0
 8009380:	2000016a 	.word	0x2000016a
 8009384:	2000017a 	.word	0x2000017a

08009388 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009388:	b480      	push	{r7}
 800938a:	b087      	sub	sp, #28
 800938c:	af00      	add	r7, sp, #0
 800938e:	60f8      	str	r0, [r7, #12]
 8009390:	60b9      	str	r1, [r7, #8]
 8009392:	4613      	mov	r3, r2
 8009394:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009396:	2300      	movs	r3, #0
 8009398:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800939a:	2300      	movs	r3, #0
 800939c:	75fb      	strb	r3, [r7, #23]
 800939e:	e027      	b.n	80093f0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	0f1b      	lsrs	r3, r3, #28
 80093a4:	2b09      	cmp	r3, #9
 80093a6:	d80b      	bhi.n	80093c0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	0f1b      	lsrs	r3, r3, #28
 80093ac:	b2da      	uxtb	r2, r3
 80093ae:	7dfb      	ldrb	r3, [r7, #23]
 80093b0:	005b      	lsls	r3, r3, #1
 80093b2:	4619      	mov	r1, r3
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	440b      	add	r3, r1
 80093b8:	3230      	adds	r2, #48	@ 0x30
 80093ba:	b2d2      	uxtb	r2, r2
 80093bc:	701a      	strb	r2, [r3, #0]
 80093be:	e00a      	b.n	80093d6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	0f1b      	lsrs	r3, r3, #28
 80093c4:	b2da      	uxtb	r2, r3
 80093c6:	7dfb      	ldrb	r3, [r7, #23]
 80093c8:	005b      	lsls	r3, r3, #1
 80093ca:	4619      	mov	r1, r3
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	440b      	add	r3, r1
 80093d0:	3237      	adds	r2, #55	@ 0x37
 80093d2:	b2d2      	uxtb	r2, r2
 80093d4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	011b      	lsls	r3, r3, #4
 80093da:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80093dc:	7dfb      	ldrb	r3, [r7, #23]
 80093de:	005b      	lsls	r3, r3, #1
 80093e0:	3301      	adds	r3, #1
 80093e2:	68ba      	ldr	r2, [r7, #8]
 80093e4:	4413      	add	r3, r2
 80093e6:	2200      	movs	r2, #0
 80093e8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80093ea:	7dfb      	ldrb	r3, [r7, #23]
 80093ec:	3301      	adds	r3, #1
 80093ee:	75fb      	strb	r3, [r7, #23]
 80093f0:	7dfa      	ldrb	r2, [r7, #23]
 80093f2:	79fb      	ldrb	r3, [r7, #7]
 80093f4:	429a      	cmp	r2, r3
 80093f6:	d3d3      	bcc.n	80093a0 <IntToUnicode+0x18>
  }
}
 80093f8:	bf00      	nop
 80093fa:	bf00      	nop
 80093fc:	371c      	adds	r7, #28
 80093fe:	46bd      	mov	sp, r7
 8009400:	bc80      	pop	{r7}
 8009402:	4770      	bx	lr

08009404 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b084      	sub	sp, #16
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4a0d      	ldr	r2, [pc, #52]	@ (8009448 <HAL_PCD_MspInit+0x44>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d113      	bne.n	800943e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8009416:	4b0d      	ldr	r3, [pc, #52]	@ (800944c <HAL_PCD_MspInit+0x48>)
 8009418:	69db      	ldr	r3, [r3, #28]
 800941a:	4a0c      	ldr	r2, [pc, #48]	@ (800944c <HAL_PCD_MspInit+0x48>)
 800941c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009420:	61d3      	str	r3, [r2, #28]
 8009422:	4b0a      	ldr	r3, [pc, #40]	@ (800944c <HAL_PCD_MspInit+0x48>)
 8009424:	69db      	ldr	r3, [r3, #28]
 8009426:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800942a:	60fb      	str	r3, [r7, #12]
 800942c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800942e:	2200      	movs	r2, #0
 8009430:	2100      	movs	r1, #0
 8009432:	2014      	movs	r0, #20
 8009434:	f7f8 f8b5 	bl	80015a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8009438:	2014      	movs	r0, #20
 800943a:	f7f8 f8ce 	bl	80015da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800943e:	bf00      	nop
 8009440:	3710      	adds	r7, #16
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}
 8009446:	bf00      	nop
 8009448:	40005c00 	.word	0x40005c00
 800944c:	40021000 	.word	0x40021000

08009450 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b082      	sub	sp, #8
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8009464:	4619      	mov	r1, r3
 8009466:	4610      	mov	r0, r2
 8009468:	f7fe fdf6 	bl	8008058 <USBD_LL_SetupStage>
}
 800946c:	bf00      	nop
 800946e:	3708      	adds	r7, #8
 8009470:	46bd      	mov	sp, r7
 8009472:	bd80      	pop	{r7, pc}

08009474 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b082      	sub	sp, #8
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	460b      	mov	r3, r1
 800947e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 8009486:	78fa      	ldrb	r2, [r7, #3]
 8009488:	6879      	ldr	r1, [r7, #4]
 800948a:	4613      	mov	r3, r2
 800948c:	009b      	lsls	r3, r3, #2
 800948e:	4413      	add	r3, r2
 8009490:	00db      	lsls	r3, r3, #3
 8009492:	440b      	add	r3, r1
 8009494:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009498:	681a      	ldr	r2, [r3, #0]
 800949a:	78fb      	ldrb	r3, [r7, #3]
 800949c:	4619      	mov	r1, r3
 800949e:	f7fe fe28 	bl	80080f2 <USBD_LL_DataOutStage>
}
 80094a2:	bf00      	nop
 80094a4:	3708      	adds	r7, #8
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}

080094aa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094aa:	b580      	push	{r7, lr}
 80094ac:	b082      	sub	sp, #8
 80094ae:	af00      	add	r7, sp, #0
 80094b0:	6078      	str	r0, [r7, #4]
 80094b2:	460b      	mov	r3, r1
 80094b4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 80094bc:	78fa      	ldrb	r2, [r7, #3]
 80094be:	6879      	ldr	r1, [r7, #4]
 80094c0:	4613      	mov	r3, r2
 80094c2:	009b      	lsls	r3, r3, #2
 80094c4:	4413      	add	r3, r2
 80094c6:	00db      	lsls	r3, r3, #3
 80094c8:	440b      	add	r3, r1
 80094ca:	3324      	adds	r3, #36	@ 0x24
 80094cc:	681a      	ldr	r2, [r3, #0]
 80094ce:	78fb      	ldrb	r3, [r7, #3]
 80094d0:	4619      	mov	r1, r3
 80094d2:	f7fe fe7f 	bl	80081d4 <USBD_LL_DataInStage>
}
 80094d6:	bf00      	nop
 80094d8:	3708      	adds	r7, #8
 80094da:	46bd      	mov	sp, r7
 80094dc:	bd80      	pop	{r7, pc}

080094de <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094de:	b580      	push	{r7, lr}
 80094e0:	b082      	sub	sp, #8
 80094e2:	af00      	add	r7, sp, #0
 80094e4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80094ec:	4618      	mov	r0, r3
 80094ee:	f7fe ff8f 	bl	8008410 <USBD_LL_SOF>
}
 80094f2:	bf00      	nop
 80094f4:	3708      	adds	r7, #8
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}

080094fa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094fa:	b580      	push	{r7, lr}
 80094fc:	b084      	sub	sp, #16
 80094fe:	af00      	add	r7, sp, #0
 8009500:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009502:	2301      	movs	r3, #1
 8009504:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	799b      	ldrb	r3, [r3, #6]
 800950a:	2b02      	cmp	r3, #2
 800950c:	d001      	beq.n	8009512 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800950e:	f7f7 f88f 	bl	8000630 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009518:	7bfa      	ldrb	r2, [r7, #15]
 800951a:	4611      	mov	r1, r2
 800951c:	4618      	mov	r0, r3
 800951e:	f7fe ff3f 	bl	80083a0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009528:	4618      	mov	r0, r3
 800952a:	f7fe fef8 	bl	800831e <USBD_LL_Reset>
}
 800952e:	bf00      	nop
 8009530:	3710      	adds	r7, #16
 8009532:	46bd      	mov	sp, r7
 8009534:	bd80      	pop	{r7, pc}
	...

08009538 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b082      	sub	sp, #8
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009546:	4618      	mov	r0, r3
 8009548:	f7fe ff39 	bl	80083be <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	7a9b      	ldrb	r3, [r3, #10]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d005      	beq.n	8009560 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009554:	4b04      	ldr	r3, [pc, #16]	@ (8009568 <HAL_PCD_SuspendCallback+0x30>)
 8009556:	691b      	ldr	r3, [r3, #16]
 8009558:	4a03      	ldr	r2, [pc, #12]	@ (8009568 <HAL_PCD_SuspendCallback+0x30>)
 800955a:	f043 0306 	orr.w	r3, r3, #6
 800955e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009560:	bf00      	nop
 8009562:	3708      	adds	r7, #8
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}
 8009568:	e000ed00 	.word	0xe000ed00

0800956c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b082      	sub	sp, #8
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800957a:	4618      	mov	r0, r3
 800957c:	f7fe ff33 	bl	80083e6 <USBD_LL_Resume>
}
 8009580:	bf00      	nop
 8009582:	3708      	adds	r7, #8
 8009584:	46bd      	mov	sp, r7
 8009586:	bd80      	pop	{r7, pc}

08009588 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b082      	sub	sp, #8
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8009590:	4a28      	ldr	r2, [pc, #160]	@ (8009634 <USBD_LL_Init+0xac>)
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	4a26      	ldr	r2, [pc, #152]	@ (8009634 <USBD_LL_Init+0xac>)
 800959c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 80095a0:	4b24      	ldr	r3, [pc, #144]	@ (8009634 <USBD_LL_Init+0xac>)
 80095a2:	4a25      	ldr	r2, [pc, #148]	@ (8009638 <USBD_LL_Init+0xb0>)
 80095a4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80095a6:	4b23      	ldr	r3, [pc, #140]	@ (8009634 <USBD_LL_Init+0xac>)
 80095a8:	2208      	movs	r2, #8
 80095aa:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80095ac:	4b21      	ldr	r3, [pc, #132]	@ (8009634 <USBD_LL_Init+0xac>)
 80095ae:	2202      	movs	r2, #2
 80095b0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80095b2:	4b20      	ldr	r3, [pc, #128]	@ (8009634 <USBD_LL_Init+0xac>)
 80095b4:	2200      	movs	r2, #0
 80095b6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80095b8:	4b1e      	ldr	r3, [pc, #120]	@ (8009634 <USBD_LL_Init+0xac>)
 80095ba:	2200      	movs	r2, #0
 80095bc:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80095be:	4b1d      	ldr	r3, [pc, #116]	@ (8009634 <USBD_LL_Init+0xac>)
 80095c0:	2200      	movs	r2, #0
 80095c2:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80095c4:	481b      	ldr	r0, [pc, #108]	@ (8009634 <USBD_LL_Init+0xac>)
 80095c6:	f7f9 f903 	bl	80027d0 <HAL_PCD_Init>
 80095ca:	4603      	mov	r3, r0
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d001      	beq.n	80095d4 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 80095d0:	f7f7 f82e 	bl	8000630 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80095da:	2318      	movs	r3, #24
 80095dc:	2200      	movs	r2, #0
 80095de:	2100      	movs	r1, #0
 80095e0:	f7fa fe14 	bl	800420c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80095ea:	2358      	movs	r3, #88	@ 0x58
 80095ec:	2200      	movs	r2, #0
 80095ee:	2180      	movs	r1, #128	@ 0x80
 80095f0:	f7fa fe0c 	bl	800420c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80095fa:	23c0      	movs	r3, #192	@ 0xc0
 80095fc:	2200      	movs	r2, #0
 80095fe:	2181      	movs	r1, #129	@ 0x81
 8009600:	f7fa fe04 	bl	800420c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800960a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800960e:	2200      	movs	r2, #0
 8009610:	2101      	movs	r1, #1
 8009612:	f7fa fdfb 	bl	800420c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800961c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009620:	2200      	movs	r2, #0
 8009622:	2182      	movs	r1, #130	@ 0x82
 8009624:	f7fa fdf2 	bl	800420c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8009628:	2300      	movs	r3, #0
}
 800962a:	4618      	mov	r0, r3
 800962c:	3708      	adds	r7, #8
 800962e:	46bd      	mov	sp, r7
 8009630:	bd80      	pop	{r7, pc}
 8009632:	bf00      	nop
 8009634:	200013d0 	.word	0x200013d0
 8009638:	40005c00 	.word	0x40005c00

0800963c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b084      	sub	sp, #16
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009644:	2300      	movs	r3, #0
 8009646:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009648:	2300      	movs	r3, #0
 800964a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009652:	4618      	mov	r0, r3
 8009654:	f7f9 f9b2 	bl	80029bc <HAL_PCD_Start>
 8009658:	4603      	mov	r3, r0
 800965a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800965c:	7bfb      	ldrb	r3, [r7, #15]
 800965e:	4618      	mov	r0, r3
 8009660:	f000 f94e 	bl	8009900 <USBD_Get_USB_Status>
 8009664:	4603      	mov	r3, r0
 8009666:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009668:	7bbb      	ldrb	r3, [r7, #14]
}
 800966a:	4618      	mov	r0, r3
 800966c:	3710      	adds	r7, #16
 800966e:	46bd      	mov	sp, r7
 8009670:	bd80      	pop	{r7, pc}

08009672 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009672:	b580      	push	{r7, lr}
 8009674:	b084      	sub	sp, #16
 8009676:	af00      	add	r7, sp, #0
 8009678:	6078      	str	r0, [r7, #4]
 800967a:	4608      	mov	r0, r1
 800967c:	4611      	mov	r1, r2
 800967e:	461a      	mov	r2, r3
 8009680:	4603      	mov	r3, r0
 8009682:	70fb      	strb	r3, [r7, #3]
 8009684:	460b      	mov	r3, r1
 8009686:	70bb      	strb	r3, [r7, #2]
 8009688:	4613      	mov	r3, r2
 800968a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800968c:	2300      	movs	r3, #0
 800968e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009690:	2300      	movs	r3, #0
 8009692:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800969a:	78bb      	ldrb	r3, [r7, #2]
 800969c:	883a      	ldrh	r2, [r7, #0]
 800969e:	78f9      	ldrb	r1, [r7, #3]
 80096a0:	f7f9 fb06 	bl	8002cb0 <HAL_PCD_EP_Open>
 80096a4:	4603      	mov	r3, r0
 80096a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096a8:	7bfb      	ldrb	r3, [r7, #15]
 80096aa:	4618      	mov	r0, r3
 80096ac:	f000 f928 	bl	8009900 <USBD_Get_USB_Status>
 80096b0:	4603      	mov	r3, r0
 80096b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096b4:	7bbb      	ldrb	r3, [r7, #14]
}
 80096b6:	4618      	mov	r0, r3
 80096b8:	3710      	adds	r7, #16
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd80      	pop	{r7, pc}

080096be <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80096be:	b580      	push	{r7, lr}
 80096c0:	b084      	sub	sp, #16
 80096c2:	af00      	add	r7, sp, #0
 80096c4:	6078      	str	r0, [r7, #4]
 80096c6:	460b      	mov	r3, r1
 80096c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096ca:	2300      	movs	r3, #0
 80096cc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096ce:	2300      	movs	r3, #0
 80096d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80096d8:	78fa      	ldrb	r2, [r7, #3]
 80096da:	4611      	mov	r1, r2
 80096dc:	4618      	mov	r0, r3
 80096de:	f7f9 fb44 	bl	8002d6a <HAL_PCD_EP_Close>
 80096e2:	4603      	mov	r3, r0
 80096e4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096e6:	7bfb      	ldrb	r3, [r7, #15]
 80096e8:	4618      	mov	r0, r3
 80096ea:	f000 f909 	bl	8009900 <USBD_Get_USB_Status>
 80096ee:	4603      	mov	r3, r0
 80096f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80096f2:	7bbb      	ldrb	r3, [r7, #14]
}
 80096f4:	4618      	mov	r0, r3
 80096f6:	3710      	adds	r7, #16
 80096f8:	46bd      	mov	sp, r7
 80096fa:	bd80      	pop	{r7, pc}

080096fc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80096fc:	b580      	push	{r7, lr}
 80096fe:	b084      	sub	sp, #16
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
 8009704:	460b      	mov	r3, r1
 8009706:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009708:	2300      	movs	r3, #0
 800970a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800970c:	2300      	movs	r3, #0
 800970e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009716:	78fa      	ldrb	r2, [r7, #3]
 8009718:	4611      	mov	r1, r2
 800971a:	4618      	mov	r0, r3
 800971c:	f7f9 fbec 	bl	8002ef8 <HAL_PCD_EP_SetStall>
 8009720:	4603      	mov	r3, r0
 8009722:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009724:	7bfb      	ldrb	r3, [r7, #15]
 8009726:	4618      	mov	r0, r3
 8009728:	f000 f8ea 	bl	8009900 <USBD_Get_USB_Status>
 800972c:	4603      	mov	r3, r0
 800972e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009730:	7bbb      	ldrb	r3, [r7, #14]
}
 8009732:	4618      	mov	r0, r3
 8009734:	3710      	adds	r7, #16
 8009736:	46bd      	mov	sp, r7
 8009738:	bd80      	pop	{r7, pc}

0800973a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800973a:	b580      	push	{r7, lr}
 800973c:	b084      	sub	sp, #16
 800973e:	af00      	add	r7, sp, #0
 8009740:	6078      	str	r0, [r7, #4]
 8009742:	460b      	mov	r3, r1
 8009744:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009746:	2300      	movs	r3, #0
 8009748:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800974a:	2300      	movs	r3, #0
 800974c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009754:	78fa      	ldrb	r2, [r7, #3]
 8009756:	4611      	mov	r1, r2
 8009758:	4618      	mov	r0, r3
 800975a:	f7f9 fc2d 	bl	8002fb8 <HAL_PCD_EP_ClrStall>
 800975e:	4603      	mov	r3, r0
 8009760:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009762:	7bfb      	ldrb	r3, [r7, #15]
 8009764:	4618      	mov	r0, r3
 8009766:	f000 f8cb 	bl	8009900 <USBD_Get_USB_Status>
 800976a:	4603      	mov	r3, r0
 800976c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800976e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009770:	4618      	mov	r0, r3
 8009772:	3710      	adds	r7, #16
 8009774:	46bd      	mov	sp, r7
 8009776:	bd80      	pop	{r7, pc}

08009778 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009778:	b480      	push	{r7}
 800977a:	b085      	sub	sp, #20
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
 8009780:	460b      	mov	r3, r1
 8009782:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800978a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800978c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009790:	2b00      	cmp	r3, #0
 8009792:	da0b      	bge.n	80097ac <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009794:	78fb      	ldrb	r3, [r7, #3]
 8009796:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800979a:	68f9      	ldr	r1, [r7, #12]
 800979c:	4613      	mov	r3, r2
 800979e:	009b      	lsls	r3, r3, #2
 80097a0:	4413      	add	r3, r2
 80097a2:	00db      	lsls	r3, r3, #3
 80097a4:	440b      	add	r3, r1
 80097a6:	3312      	adds	r3, #18
 80097a8:	781b      	ldrb	r3, [r3, #0]
 80097aa:	e00b      	b.n	80097c4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80097ac:	78fb      	ldrb	r3, [r7, #3]
 80097ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80097b2:	68f9      	ldr	r1, [r7, #12]
 80097b4:	4613      	mov	r3, r2
 80097b6:	009b      	lsls	r3, r3, #2
 80097b8:	4413      	add	r3, r2
 80097ba:	00db      	lsls	r3, r3, #3
 80097bc:	440b      	add	r3, r1
 80097be:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 80097c2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80097c4:	4618      	mov	r0, r3
 80097c6:	3714      	adds	r7, #20
 80097c8:	46bd      	mov	sp, r7
 80097ca:	bc80      	pop	{r7}
 80097cc:	4770      	bx	lr

080097ce <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80097ce:	b580      	push	{r7, lr}
 80097d0:	b084      	sub	sp, #16
 80097d2:	af00      	add	r7, sp, #0
 80097d4:	6078      	str	r0, [r7, #4]
 80097d6:	460b      	mov	r3, r1
 80097d8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097da:	2300      	movs	r3, #0
 80097dc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097de:	2300      	movs	r3, #0
 80097e0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80097e8:	78fa      	ldrb	r2, [r7, #3]
 80097ea:	4611      	mov	r1, r2
 80097ec:	4618      	mov	r0, r3
 80097ee:	f7f9 fa3b 	bl	8002c68 <HAL_PCD_SetAddress>
 80097f2:	4603      	mov	r3, r0
 80097f4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097f6:	7bfb      	ldrb	r3, [r7, #15]
 80097f8:	4618      	mov	r0, r3
 80097fa:	f000 f881 	bl	8009900 <USBD_Get_USB_Status>
 80097fe:	4603      	mov	r3, r0
 8009800:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009802:	7bbb      	ldrb	r3, [r7, #14]
}
 8009804:	4618      	mov	r0, r3
 8009806:	3710      	adds	r7, #16
 8009808:	46bd      	mov	sp, r7
 800980a:	bd80      	pop	{r7, pc}

0800980c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b086      	sub	sp, #24
 8009810:	af00      	add	r7, sp, #0
 8009812:	60f8      	str	r0, [r7, #12]
 8009814:	607a      	str	r2, [r7, #4]
 8009816:	461a      	mov	r2, r3
 8009818:	460b      	mov	r3, r1
 800981a:	72fb      	strb	r3, [r7, #11]
 800981c:	4613      	mov	r3, r2
 800981e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009820:	2300      	movs	r3, #0
 8009822:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009824:	2300      	movs	r3, #0
 8009826:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800982e:	893b      	ldrh	r3, [r7, #8]
 8009830:	7af9      	ldrb	r1, [r7, #11]
 8009832:	687a      	ldr	r2, [r7, #4]
 8009834:	f7f9 fb29 	bl	8002e8a <HAL_PCD_EP_Transmit>
 8009838:	4603      	mov	r3, r0
 800983a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800983c:	7dfb      	ldrb	r3, [r7, #23]
 800983e:	4618      	mov	r0, r3
 8009840:	f000 f85e 	bl	8009900 <USBD_Get_USB_Status>
 8009844:	4603      	mov	r3, r0
 8009846:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009848:	7dbb      	ldrb	r3, [r7, #22]
}
 800984a:	4618      	mov	r0, r3
 800984c:	3718      	adds	r7, #24
 800984e:	46bd      	mov	sp, r7
 8009850:	bd80      	pop	{r7, pc}

08009852 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009852:	b580      	push	{r7, lr}
 8009854:	b086      	sub	sp, #24
 8009856:	af00      	add	r7, sp, #0
 8009858:	60f8      	str	r0, [r7, #12]
 800985a:	607a      	str	r2, [r7, #4]
 800985c:	461a      	mov	r2, r3
 800985e:	460b      	mov	r3, r1
 8009860:	72fb      	strb	r3, [r7, #11]
 8009862:	4613      	mov	r3, r2
 8009864:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009866:	2300      	movs	r3, #0
 8009868:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800986a:	2300      	movs	r3, #0
 800986c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009874:	893b      	ldrh	r3, [r7, #8]
 8009876:	7af9      	ldrb	r1, [r7, #11]
 8009878:	687a      	ldr	r2, [r7, #4]
 800987a:	f7f9 fabe 	bl	8002dfa <HAL_PCD_EP_Receive>
 800987e:	4603      	mov	r3, r0
 8009880:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009882:	7dfb      	ldrb	r3, [r7, #23]
 8009884:	4618      	mov	r0, r3
 8009886:	f000 f83b 	bl	8009900 <USBD_Get_USB_Status>
 800988a:	4603      	mov	r3, r0
 800988c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800988e:	7dbb      	ldrb	r3, [r7, #22]
}
 8009890:	4618      	mov	r0, r3
 8009892:	3718      	adds	r7, #24
 8009894:	46bd      	mov	sp, r7
 8009896:	bd80      	pop	{r7, pc}

08009898 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b082      	sub	sp, #8
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
 80098a0:	460b      	mov	r3, r1
 80098a2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80098aa:	78fa      	ldrb	r2, [r7, #3]
 80098ac:	4611      	mov	r1, r2
 80098ae:	4618      	mov	r0, r3
 80098b0:	f7f9 fad4 	bl	8002e5c <HAL_PCD_EP_GetRxCount>
 80098b4:	4603      	mov	r3, r0
}
 80098b6:	4618      	mov	r0, r3
 80098b8:	3708      	adds	r7, #8
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}
	...

080098c0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80098c0:	b480      	push	{r7}
 80098c2:	b083      	sub	sp, #12
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80098c8:	4b02      	ldr	r3, [pc, #8]	@ (80098d4 <USBD_static_malloc+0x14>)
}
 80098ca:	4618      	mov	r0, r3
 80098cc:	370c      	adds	r7, #12
 80098ce:	46bd      	mov	sp, r7
 80098d0:	bc80      	pop	{r7}
 80098d2:	4770      	bx	lr
 80098d4:	200016a8 	.word	0x200016a8

080098d8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80098d8:	b480      	push	{r7}
 80098da:	b083      	sub	sp, #12
 80098dc:	af00      	add	r7, sp, #0
 80098de:	6078      	str	r0, [r7, #4]

}
 80098e0:	bf00      	nop
 80098e2:	370c      	adds	r7, #12
 80098e4:	46bd      	mov	sp, r7
 80098e6:	bc80      	pop	{r7}
 80098e8:	4770      	bx	lr

080098ea <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80098ea:	b480      	push	{r7}
 80098ec:	b083      	sub	sp, #12
 80098ee:	af00      	add	r7, sp, #0
 80098f0:	6078      	str	r0, [r7, #4]
 80098f2:	460b      	mov	r3, r1
 80098f4:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 80098f6:	bf00      	nop
 80098f8:	370c      	adds	r7, #12
 80098fa:	46bd      	mov	sp, r7
 80098fc:	bc80      	pop	{r7}
 80098fe:	4770      	bx	lr

08009900 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009900:	b480      	push	{r7}
 8009902:	b085      	sub	sp, #20
 8009904:	af00      	add	r7, sp, #0
 8009906:	4603      	mov	r3, r0
 8009908:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800990a:	2300      	movs	r3, #0
 800990c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800990e:	79fb      	ldrb	r3, [r7, #7]
 8009910:	2b03      	cmp	r3, #3
 8009912:	d817      	bhi.n	8009944 <USBD_Get_USB_Status+0x44>
 8009914:	a201      	add	r2, pc, #4	@ (adr r2, 800991c <USBD_Get_USB_Status+0x1c>)
 8009916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800991a:	bf00      	nop
 800991c:	0800992d 	.word	0x0800992d
 8009920:	08009933 	.word	0x08009933
 8009924:	08009939 	.word	0x08009939
 8009928:	0800993f 	.word	0x0800993f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800992c:	2300      	movs	r3, #0
 800992e:	73fb      	strb	r3, [r7, #15]
    break;
 8009930:	e00b      	b.n	800994a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009932:	2302      	movs	r3, #2
 8009934:	73fb      	strb	r3, [r7, #15]
    break;
 8009936:	e008      	b.n	800994a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009938:	2301      	movs	r3, #1
 800993a:	73fb      	strb	r3, [r7, #15]
    break;
 800993c:	e005      	b.n	800994a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800993e:	2302      	movs	r3, #2
 8009940:	73fb      	strb	r3, [r7, #15]
    break;
 8009942:	e002      	b.n	800994a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009944:	2302      	movs	r3, #2
 8009946:	73fb      	strb	r3, [r7, #15]
    break;
 8009948:	bf00      	nop
  }
  return usb_status;
 800994a:	7bfb      	ldrb	r3, [r7, #15]
}
 800994c:	4618      	mov	r0, r3
 800994e:	3714      	adds	r7, #20
 8009950:	46bd      	mov	sp, r7
 8009952:	bc80      	pop	{r7}
 8009954:	4770      	bx	lr
 8009956:	bf00      	nop

08009958 <memset>:
 8009958:	4603      	mov	r3, r0
 800995a:	4402      	add	r2, r0
 800995c:	4293      	cmp	r3, r2
 800995e:	d100      	bne.n	8009962 <memset+0xa>
 8009960:	4770      	bx	lr
 8009962:	f803 1b01 	strb.w	r1, [r3], #1
 8009966:	e7f9      	b.n	800995c <memset+0x4>

08009968 <__libc_init_array>:
 8009968:	b570      	push	{r4, r5, r6, lr}
 800996a:	2600      	movs	r6, #0
 800996c:	4d0c      	ldr	r5, [pc, #48]	@ (80099a0 <__libc_init_array+0x38>)
 800996e:	4c0d      	ldr	r4, [pc, #52]	@ (80099a4 <__libc_init_array+0x3c>)
 8009970:	1b64      	subs	r4, r4, r5
 8009972:	10a4      	asrs	r4, r4, #2
 8009974:	42a6      	cmp	r6, r4
 8009976:	d109      	bne.n	800998c <__libc_init_array+0x24>
 8009978:	f000 f81a 	bl	80099b0 <_init>
 800997c:	2600      	movs	r6, #0
 800997e:	4d0a      	ldr	r5, [pc, #40]	@ (80099a8 <__libc_init_array+0x40>)
 8009980:	4c0a      	ldr	r4, [pc, #40]	@ (80099ac <__libc_init_array+0x44>)
 8009982:	1b64      	subs	r4, r4, r5
 8009984:	10a4      	asrs	r4, r4, #2
 8009986:	42a6      	cmp	r6, r4
 8009988:	d105      	bne.n	8009996 <__libc_init_array+0x2e>
 800998a:	bd70      	pop	{r4, r5, r6, pc}
 800998c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009990:	4798      	blx	r3
 8009992:	3601      	adds	r6, #1
 8009994:	e7ee      	b.n	8009974 <__libc_init_array+0xc>
 8009996:	f855 3b04 	ldr.w	r3, [r5], #4
 800999a:	4798      	blx	r3
 800999c:	3601      	adds	r6, #1
 800999e:	e7f2      	b.n	8009986 <__libc_init_array+0x1e>
 80099a0:	0800a220 	.word	0x0800a220
 80099a4:	0800a220 	.word	0x0800a220
 80099a8:	0800a220 	.word	0x0800a220
 80099ac:	0800a224 	.word	0x0800a224

080099b0 <_init>:
 80099b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099b2:	bf00      	nop
 80099b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099b6:	bc08      	pop	{r3}
 80099b8:	469e      	mov	lr, r3
 80099ba:	4770      	bx	lr

080099bc <_fini>:
 80099bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099be:	bf00      	nop
 80099c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099c2:	bc08      	pop	{r3}
 80099c4:	469e      	mov	lr, r3
 80099c6:	4770      	bx	lr
