\hypertarget{stm32f0xx__hal__crc_8h}{}\section{H\+A\+L\+\_\+\+Driver/\+Inc/stm32f0xx\+\_\+hal\+\_\+crc.h File Reference}
\label{stm32f0xx__hal__crc_8h}\index{H\+A\+L\+\_\+\+Driver/\+Inc/stm32f0xx\+\_\+hal\+\_\+crc.\+h@{H\+A\+L\+\_\+\+Driver/\+Inc/stm32f0xx\+\_\+hal\+\_\+crc.\+h}}


Header file of C\+RC H\+AL module.  


{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal\+\_\+crc\+\_\+ex.\+h\char`\"{}}\newline
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_c_r_c___init_type_def}{C\+R\+C\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em C\+RC Init Structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_c_r_c___handle_type_def}{C\+R\+C\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em C\+RC Handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries D\+E\+F\+A\+U\+L\+T\+\_\+\+C\+R\+C32\+\_\+\+P\+O\+LY}~0x04\+C11\+D\+B7
\item 
\#define {\bfseries D\+E\+F\+A\+U\+L\+T\+\_\+\+C\+R\+C\+\_\+\+I\+N\+I\+T\+V\+A\+L\+UE}~0x\+F\+F\+F\+F\+F\+F\+F\+FU
\item 
\#define {\bfseries D\+E\+F\+A\+U\+L\+T\+\_\+\+P\+O\+L\+Y\+N\+O\+M\+I\+A\+L\+\_\+\+E\+N\+A\+B\+LE}~((uint8\+\_\+t)0x00\+U)
\item 
\#define {\bfseries I\+S\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+P\+O\+L\+Y\+N\+O\+M\+I\+AL}(D\+E\+F\+A\+U\+LT)~((D\+E\+F\+A\+U\+LT) == D\+E\+F\+A\+U\+L\+T\+\_\+\+P\+O\+L\+Y\+N\+O\+M\+I\+A\+L\+\_\+\+E\+N\+A\+B\+LE)
\item 
\#define {\bfseries D\+E\+F\+A\+U\+L\+T\+\_\+\+I\+N\+I\+T\+\_\+\+V\+A\+L\+U\+E\+\_\+\+E\+N\+A\+B\+LE}~((uint8\+\_\+t)0x00\+U)
\item 
\#define {\bfseries D\+E\+F\+A\+U\+L\+T\+\_\+\+I\+N\+I\+T\+\_\+\+V\+A\+L\+U\+E\+\_\+\+D\+I\+S\+A\+B\+LE}~((uint8\+\_\+t)0x01\+U)
\item 
\#define {\bfseries I\+S\+\_\+\+D\+E\+F\+A\+U\+L\+T\+\_\+\+I\+N\+I\+T\+\_\+\+V\+A\+L\+UE}(V\+A\+L\+UE)
\item 
\#define {\bfseries C\+R\+C\+\_\+\+I\+N\+P\+U\+T\+D\+A\+T\+A\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+\+U\+N\+D\+E\+F\+I\+N\+ED}~(0x00000000\+U)
\item 
\#define {\bfseries C\+R\+C\+\_\+\+I\+N\+P\+U\+T\+D\+A\+T\+A\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+\+B\+Y\+T\+ES}~(0x00000001\+U)
\item 
\#define {\bfseries C\+R\+C\+\_\+\+I\+N\+P\+U\+T\+D\+A\+T\+A\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+\+H\+A\+L\+F\+W\+O\+R\+DS}~(0x00000002\+U)
\item 
\#define {\bfseries C\+R\+C\+\_\+\+I\+N\+P\+U\+T\+D\+A\+T\+A\+\_\+\+F\+O\+R\+M\+A\+T\+\_\+\+W\+O\+R\+DS}~(0x00000003\+U)
\item 
\#define {\bfseries I\+S\+\_\+\+C\+R\+C\+\_\+\+I\+N\+P\+U\+T\+D\+A\+T\+A\+\_\+\+F\+O\+R\+M\+AT}(F\+O\+R\+M\+AT)
\item 
\#define \hyperlink{group___c_r_c___exported___macros_gab6ec5d74fdff177143f4b22652a18114}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$State = \hyperlink{group___c_r_c___exported___types_gga1021d6f27a072d45f6f3b233eefd8bbea313bbe8353f8a8b48fbd129261266a97}{H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET})
\begin{DoxyCompactList}\small\item\em Reset C\+RC handle state. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_r_c___exported___macros_ga0007a05fb01806007181e12eedc14d28}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+D\+R\+\_\+\+R\+E\+S\+ET}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR $\vert$= \hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{C\+R\+C\+\_\+\+C\+R\+\_\+\+R\+E\+S\+ET})
\begin{DoxyCompactList}\small\item\em Reset C\+RC Data Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_r_c___exported___macros_ga0e7d2216d91b03ed4ddae8ab3ce5aa76}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+I\+N\+I\+T\+I\+A\+L\+C\+R\+C\+V\+A\+L\+U\+E\+\_\+\+C\+O\+N\+F\+IG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+I\+T\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+N\+IT = (\+\_\+\+\_\+\+I\+N\+I\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Set C\+RC I\+N\+IT non-\/default value. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_r_c___exported___macros_ga1d890aa6f337f97fb9a3e8537f1bbc72}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+S\+E\+T\+\_\+\+I\+DR}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+V\+A\+L\+U\+E\+\_\+\+\_\+)~(W\+R\+I\+T\+E\+\_\+\+R\+EG((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+DR, (\+\_\+\+\_\+\+V\+A\+L\+U\+E\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Stores a 8-\/bit data in the Independent Data(\+I\+D) register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___c_r_c___exported___macros_ga028e074ed7a9505ea0ac48a16489c5d0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+G\+E\+T\+\_\+\+I\+DR}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$I\+DR) \& \hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{C\+R\+C\+\_\+\+I\+D\+R\+\_\+\+I\+DR})
\begin{DoxyCompactList}\small\item\em Returns the 8-\/bit data stored in the Independent Data(\+I\+D) register. \end{DoxyCompactList}\item 
\#define {\bfseries H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+Input\+\_\+\+Data\+\_\+\+Reverse}~H\+A\+L\+\_\+\+C\+R\+C\+Ex\+\_\+\+Input\+\_\+\+Data\+\_\+\+Reverse
\item 
\#define {\bfseries H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+Output\+\_\+\+Data\+\_\+\+Reverse}~H\+A\+L\+\_\+\+C\+R\+C\+Ex\+\_\+\+Output\+\_\+\+Data\+\_\+\+Reverse
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group___c_r_c___exported___types_ga1021d6f27a072d45f6f3b233eefd8bbe}{H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+State\+Type\+Def} \{ \newline
\hyperlink{group___c_r_c___exported___types_gga1021d6f27a072d45f6f3b233eefd8bbea313bbe8353f8a8b48fbd129261266a97}{H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET} = 0x00U, 
\hyperlink{group___c_r_c___exported___types_gga1021d6f27a072d45f6f3b233eefd8bbeaa47f50129543b87fac3a83df1a634474}{H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+A\+DY} = 0x01U, 
\hyperlink{group___c_r_c___exported___types_gga1021d6f27a072d45f6f3b233eefd8bbea9d03b0c1d233e87e35b9c5c8353a4b70}{H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+SY} = 0x02U, 
\hyperlink{group___c_r_c___exported___types_gga1021d6f27a072d45f6f3b233eefd8bbea5d803dcd1d578edb76b57e3d34adc5a8}{H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+T\+I\+M\+E\+O\+UT} = 0x03U, 
\newline
\hyperlink{group___c_r_c___exported___types_gga1021d6f27a072d45f6f3b233eefd8bbeadb51c35f7716430bb0c893069466a1b2}{H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+OR} = 0x04U
 \}\begin{DoxyCompactList}\small\item\em C\+RC H\+AL State Structure definition. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+Init} (\hyperlink{struct_c_r_c___handle_type_def}{C\+R\+C\+\_\+\+Handle\+Type\+Def} $\ast$hcrc)
\item 
\hyperlink{stm32f0xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+De\+Init} (\hyperlink{struct_c_r_c___handle_type_def}{C\+R\+C\+\_\+\+Handle\+Type\+Def} $\ast$hcrc)
\item 
void {\bfseries H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+Msp\+Init} (\hyperlink{struct_c_r_c___handle_type_def}{C\+R\+C\+\_\+\+Handle\+Type\+Def} $\ast$hcrc)
\item 
void {\bfseries H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+Msp\+De\+Init} (\hyperlink{struct_c_r_c___handle_type_def}{C\+R\+C\+\_\+\+Handle\+Type\+Def} $\ast$hcrc)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+Accumulate} (\hyperlink{struct_c_r_c___handle_type_def}{C\+R\+C\+\_\+\+Handle\+Type\+Def} $\ast$hcrc, uint32\+\_\+t p\+Buffer\mbox{[}$\,$\mbox{]}, uint32\+\_\+t Buffer\+Length)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+Calculate} (\hyperlink{struct_c_r_c___handle_type_def}{C\+R\+C\+\_\+\+Handle\+Type\+Def} $\ast$hcrc, uint32\+\_\+t p\+Buffer\mbox{[}$\,$\mbox{]}, uint32\+\_\+t Buffer\+Length)
\item 
\hyperlink{group___c_r_c___exported___types_ga1021d6f27a072d45f6f3b233eefd8bbe}{H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+State\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+C\+R\+C\+\_\+\+Get\+State} (\hyperlink{struct_c_r_c___handle_type_def}{C\+R\+C\+\_\+\+Handle\+Type\+Def} $\ast$hcrc)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of C\+RC H\+AL module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
04-\/\+November-\/2016 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2016 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 