###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       132699   # Number of WRITE/WRITEP commands
num_reads_done                 =      1984782   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1539759   # Number of read row buffer hits
num_read_cmds                  =      1984771   # Number of READ/READP commands
num_writes_done                =       132711   # Number of read requests issued
num_write_row_hits             =        86352   # Number of write row buffer hits
num_act_cmds                   =       495553   # Number of ACT commands
num_pre_cmds                   =       495523   # Number of PRE commands
num_ondemand_pres              =       467998   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9641489   # Cyles of rank active rank.0
rank_active_cycles.1           =      9553755   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       358511   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       446245   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1966917   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        68068   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        22464   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        15039   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        12253   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8259   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5429   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3832   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2633   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2080   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        10589   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           10   # Write cmd latency (cycles)
write_latency[40-59]           =           18   # Write cmd latency (cycles)
write_latency[60-79]           =           42   # Write cmd latency (cycles)
write_latency[80-99]           =           98   # Write cmd latency (cycles)
write_latency[100-119]         =          170   # Write cmd latency (cycles)
write_latency[120-139]         =          243   # Write cmd latency (cycles)
write_latency[140-159]         =          285   # Write cmd latency (cycles)
write_latency[160-179]         =          343   # Write cmd latency (cycles)
write_latency[180-199]         =          460   # Write cmd latency (cycles)
write_latency[200-]            =       131027   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       367986   # Read request latency (cycles)
read_latency[40-59]            =       162791   # Read request latency (cycles)
read_latency[60-79]            =       187202   # Read request latency (cycles)
read_latency[80-99]            =       124257   # Read request latency (cycles)
read_latency[100-119]          =       104251   # Read request latency (cycles)
read_latency[120-139]          =        95727   # Read request latency (cycles)
read_latency[140-159]          =        77538   # Read request latency (cycles)
read_latency[160-179]          =        66085   # Read request latency (cycles)
read_latency[180-199]          =        57687   # Read request latency (cycles)
read_latency[200-]             =       741243   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.62433e+08   # Write energy
read_energy                    =   8.0026e+09   # Read energy
act_energy                     =  1.35583e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72085e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.14198e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01629e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96154e+09   # Active standby energy rank.1
average_read_latency           =      289.772   # Average read request latency (cycles)
average_interarrival           =      4.72241   # Average request interarrival latency (cycles)
total_energy                   =  2.30896e+10   # Total energy (pJ)
average_power                  =      2308.96   # Average power (mW)
average_bandwidth              =      18.0693   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       129345   # Number of WRITE/WRITEP commands
num_reads_done                 =      2000238   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1552716   # Number of read row buffer hits
num_read_cmds                  =      2000231   # Number of READ/READP commands
num_writes_done                =       129366   # Number of read requests issued
num_write_row_hits             =        83915   # Number of write row buffer hits
num_act_cmds                   =       496807   # Number of ACT commands
num_pre_cmds                   =       496777   # Number of PRE commands
num_ondemand_pres              =       469001   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9619447   # Cyles of rank active rank.0
rank_active_cycles.1           =      9576485   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       380553   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       423515   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1980636   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        66283   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        22012   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14695   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        12347   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8400   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5609   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3954   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2730   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2148   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        10897   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           14   # Write cmd latency (cycles)
write_latency[40-59]           =           18   # Write cmd latency (cycles)
write_latency[60-79]           =           36   # Write cmd latency (cycles)
write_latency[80-99]           =           85   # Write cmd latency (cycles)
write_latency[100-119]         =          115   # Write cmd latency (cycles)
write_latency[120-139]         =          239   # Write cmd latency (cycles)
write_latency[140-159]         =          338   # Write cmd latency (cycles)
write_latency[160-179]         =          402   # Write cmd latency (cycles)
write_latency[180-199]         =          514   # Write cmd latency (cycles)
write_latency[200-]            =       127583   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       360740   # Read request latency (cycles)
read_latency[40-59]            =       164100   # Read request latency (cycles)
read_latency[60-79]            =       194279   # Read request latency (cycles)
read_latency[80-99]            =       129699   # Read request latency (cycles)
read_latency[100-119]          =       108678   # Read request latency (cycles)
read_latency[120-139]          =        99822   # Read request latency (cycles)
read_latency[140-159]          =        81230   # Read request latency (cycles)
read_latency[160-179]          =        69301   # Read request latency (cycles)
read_latency[180-199]          =        59730   # Read request latency (cycles)
read_latency[200-]             =       732646   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   6.4569e+08   # Write energy
read_energy                    =  8.06493e+09   # Read energy
act_energy                     =  1.35926e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.82665e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.03287e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00253e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.97573e+09   # Active standby energy rank.1
average_read_latency           =      279.048   # Average read request latency (cycles)
average_interarrival           =      4.69547   # Average request interarrival latency (cycles)
total_energy                   =  2.31387e+10   # Total energy (pJ)
average_power                  =      2313.87   # Average power (mW)
average_bandwidth              =      18.1726   # Average bandwidth
