

================================================================
== Vitis HLS Report for 'kernel_mhsa_Pipeline_XB_INIT'
================================================================
* Date:           Tue Sep 30 23:59:05 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.142 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- XB_INIT  |      768|      768|         1|          1|          1|   768|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       14|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       33|     -|
|Register             |        -|      -|       12|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       12|       47|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln147_fu_190_p2   |         +|   0|  0|  10|          10|           1|
    |icmp_ln147_fu_196_p2  |      icmp|   0|  0|   4|          10|          10|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  14|          20|          11|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   1|          2|    1|          2|
    |ap_sig_allocacmp_i_4  |  16|          2|   10|         20|
    |i_fu_62               |  16|          2|   10|         20|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  33|          6|   21|         42|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_fu_62      |  10|   0|   10|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  12|   0|   12|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------+-----+-----+------------+------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_XB_INIT|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_XB_INIT|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_XB_INIT|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_XB_INIT|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_XB_INIT|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_XB_INIT|  return value|
|xb_7_address0  |  out|    7|   ap_memory|                          xb_7|         array|
|xb_7_ce0       |  out|    1|   ap_memory|                          xb_7|         array|
|xb_7_we0       |  out|    1|   ap_memory|                          xb_7|         array|
|xb_7_d0        |  out|   32|   ap_memory|                          xb_7|         array|
|xb_6_address0  |  out|    7|   ap_memory|                          xb_6|         array|
|xb_6_ce0       |  out|    1|   ap_memory|                          xb_6|         array|
|xb_6_we0       |  out|    1|   ap_memory|                          xb_6|         array|
|xb_6_d0        |  out|   32|   ap_memory|                          xb_6|         array|
|xb_5_address0  |  out|    7|   ap_memory|                          xb_5|         array|
|xb_5_ce0       |  out|    1|   ap_memory|                          xb_5|         array|
|xb_5_we0       |  out|    1|   ap_memory|                          xb_5|         array|
|xb_5_d0        |  out|   32|   ap_memory|                          xb_5|         array|
|xb_4_address0  |  out|    7|   ap_memory|                          xb_4|         array|
|xb_4_ce0       |  out|    1|   ap_memory|                          xb_4|         array|
|xb_4_we0       |  out|    1|   ap_memory|                          xb_4|         array|
|xb_4_d0        |  out|   32|   ap_memory|                          xb_4|         array|
|xb_3_address0  |  out|    7|   ap_memory|                          xb_3|         array|
|xb_3_ce0       |  out|    1|   ap_memory|                          xb_3|         array|
|xb_3_we0       |  out|    1|   ap_memory|                          xb_3|         array|
|xb_3_d0        |  out|   32|   ap_memory|                          xb_3|         array|
|xb_2_address0  |  out|    7|   ap_memory|                          xb_2|         array|
|xb_2_ce0       |  out|    1|   ap_memory|                          xb_2|         array|
|xb_2_we0       |  out|    1|   ap_memory|                          xb_2|         array|
|xb_2_d0        |  out|   32|   ap_memory|                          xb_2|         array|
|xb_1_address0  |  out|    7|   ap_memory|                          xb_1|         array|
|xb_1_ce0       |  out|    1|   ap_memory|                          xb_1|         array|
|xb_1_we0       |  out|    1|   ap_memory|                          xb_1|         array|
|xb_1_d0        |  out|   32|   ap_memory|                          xb_1|         array|
|xb_address0    |  out|    7|   ap_memory|                            xb|         array|
|xb_ce0         |  out|    1|   ap_memory|                            xb|         array|
|xb_we0         |  out|    1|   ap_memory|                            xb|         array|
|xb_d0          |  out|   32|   ap_memory|                            xb|         array|
+---------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_MHSA.cpp:147]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.39ns)   --->   "%store_ln147 = store i10 0, i10 %i" [kernel_MHSA.cpp:147]   --->   Operation 5 'store' 'store_ln147' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc152"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_4 = load i10 %i" [kernel_MHSA.cpp:147]   --->   Operation 7 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.71ns)   --->   "%add_ln147 = add i10 %i_4, i10 1" [kernel_MHSA.cpp:147]   --->   Operation 8 'add' 'add_ln147' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.60ns)   --->   "%icmp_ln147 = icmp_eq  i10 %i_4, i10 768" [kernel_MHSA.cpp:147]   --->   Operation 9 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %for.inc152.split, void %ACCUM_ZERO.preheader.exitStub" [kernel_MHSA.cpp:147]   --->   Operation 10 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i10 %i_4" [kernel_MHSA.cpp:147]   --->   Operation 11 'trunc' 'trunc_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln148 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_115" [kernel_MHSA.cpp:148]   --->   Operation 12 'specpipeline' 'specpipeline_ln148' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln147 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MHSA.cpp:147]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_96" [kernel_MHSA.cpp:147]   --->   Operation 14 'specloopname' 'specloopname_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_4, i32 3, i32 9" [kernel_MHSA.cpp:147]   --->   Operation 15 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i7 %lshr_ln6" [kernel_MHSA.cpp:147]   --->   Operation 16 'zext' 'zext_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%xb_addr = getelementptr i32 %xb, i64 0, i64 %zext_ln147" [kernel_MHSA.cpp:149]   --->   Operation 17 'getelementptr' 'xb_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%xb_1_addr = getelementptr i32 %xb_1, i64 0, i64 %zext_ln147" [kernel_MHSA.cpp:149]   --->   Operation 18 'getelementptr' 'xb_1_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%xb_2_addr = getelementptr i32 %xb_2, i64 0, i64 %zext_ln147" [kernel_MHSA.cpp:149]   --->   Operation 19 'getelementptr' 'xb_2_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%xb_3_addr = getelementptr i32 %xb_3, i64 0, i64 %zext_ln147" [kernel_MHSA.cpp:149]   --->   Operation 20 'getelementptr' 'xb_3_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%xb_4_addr = getelementptr i32 %xb_4, i64 0, i64 %zext_ln147" [kernel_MHSA.cpp:149]   --->   Operation 21 'getelementptr' 'xb_4_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%xb_5_addr = getelementptr i32 %xb_5, i64 0, i64 %zext_ln147" [kernel_MHSA.cpp:149]   --->   Operation 22 'getelementptr' 'xb_5_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%xb_6_addr = getelementptr i32 %xb_6, i64 0, i64 %zext_ln147" [kernel_MHSA.cpp:149]   --->   Operation 23 'getelementptr' 'xb_6_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%xb_7_addr = getelementptr i32 %xb_7, i64 0, i64 %zext_ln147" [kernel_MHSA.cpp:149]   --->   Operation 24 'getelementptr' 'xb_7_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.36ns)   --->   "%switch_ln149 = switch i3 %trunc_ln147, void %arrayidx151.case.7, i3 0, void %arrayidx151.case.0, i3 1, void %arrayidx151.case.1, i3 2, void %arrayidx151.case.2, i3 3, void %arrayidx151.case.3, i3 4, void %arrayidx151.case.4, i3 5, void %arrayidx151.case.5, i3 6, void %arrayidx151.case.6" [kernel_MHSA.cpp:149]   --->   Operation 25 'switch' 'switch_ln149' <Predicate = (!icmp_ln147)> <Delay = 0.36>
ST_1 : Operation 26 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln149 = muxlogic i32 0"   --->   Operation 26 'muxlogic' 'muxLogicRAMData_to_store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 6)> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln149 = muxlogic i7 %xb_6_addr"   --->   Operation 27 'muxlogic' 'muxLogicRAMAddr_to_store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 6)> <Delay = 0.42>
ST_1 : Operation 28 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln149 = store i32 0, i7 %xb_6_addr" [kernel_MHSA.cpp:149]   --->   Operation 28 'store' 'store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 6)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln149 = br void %arrayidx151.exit" [kernel_MHSA.cpp:149]   --->   Operation 29 'br' 'br_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 6)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln149 = muxlogic i32 0"   --->   Operation 30 'muxlogic' 'muxLogicRAMData_to_store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 5)> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln149 = muxlogic i7 %xb_5_addr"   --->   Operation 31 'muxlogic' 'muxLogicRAMAddr_to_store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 5)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln149 = store i32 0, i7 %xb_5_addr" [kernel_MHSA.cpp:149]   --->   Operation 32 'store' 'store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 5)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln149 = br void %arrayidx151.exit" [kernel_MHSA.cpp:149]   --->   Operation 33 'br' 'br_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 5)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln149 = muxlogic i32 0"   --->   Operation 34 'muxlogic' 'muxLogicRAMData_to_store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 4)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln149 = muxlogic i7 %xb_4_addr"   --->   Operation 35 'muxlogic' 'muxLogicRAMAddr_to_store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 4)> <Delay = 0.42>
ST_1 : Operation 36 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln149 = store i32 0, i7 %xb_4_addr" [kernel_MHSA.cpp:149]   --->   Operation 36 'store' 'store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln149 = br void %arrayidx151.exit" [kernel_MHSA.cpp:149]   --->   Operation 37 'br' 'br_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 4)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln149 = muxlogic i32 0"   --->   Operation 38 'muxlogic' 'muxLogicRAMData_to_store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 3)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln149 = muxlogic i7 %xb_3_addr"   --->   Operation 39 'muxlogic' 'muxLogicRAMAddr_to_store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 3)> <Delay = 0.42>
ST_1 : Operation 40 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln149 = store i32 0, i7 %xb_3_addr" [kernel_MHSA.cpp:149]   --->   Operation 40 'store' 'store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 3)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln149 = br void %arrayidx151.exit" [kernel_MHSA.cpp:149]   --->   Operation 41 'br' 'br_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 3)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln149 = muxlogic i32 0"   --->   Operation 42 'muxlogic' 'muxLogicRAMData_to_store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 2)> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln149 = muxlogic i7 %xb_2_addr"   --->   Operation 43 'muxlogic' 'muxLogicRAMAddr_to_store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 2)> <Delay = 0.42>
ST_1 : Operation 44 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln149 = store i32 0, i7 %xb_2_addr" [kernel_MHSA.cpp:149]   --->   Operation 44 'store' 'store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 2)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln149 = br void %arrayidx151.exit" [kernel_MHSA.cpp:149]   --->   Operation 45 'br' 'br_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 2)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln149 = muxlogic i32 0"   --->   Operation 46 'muxlogic' 'muxLogicRAMData_to_store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 1)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln149 = muxlogic i7 %xb_1_addr"   --->   Operation 47 'muxlogic' 'muxLogicRAMAddr_to_store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 1)> <Delay = 0.42>
ST_1 : Operation 48 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln149 = store i32 0, i7 %xb_1_addr" [kernel_MHSA.cpp:149]   --->   Operation 48 'store' 'store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 1)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln149 = br void %arrayidx151.exit" [kernel_MHSA.cpp:149]   --->   Operation 49 'br' 'br_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln149 = muxlogic i32 0"   --->   Operation 50 'muxlogic' 'muxLogicRAMData_to_store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 0)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln149 = muxlogic i7 %xb_addr"   --->   Operation 51 'muxlogic' 'muxLogicRAMAddr_to_store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 0)> <Delay = 0.42>
ST_1 : Operation 52 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln149 = store i32 0, i7 %xb_addr" [kernel_MHSA.cpp:149]   --->   Operation 52 'store' 'store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 0)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln149 = br void %arrayidx151.exit" [kernel_MHSA.cpp:149]   --->   Operation 53 'br' 'br_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 0)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln149 = muxlogic i32 0"   --->   Operation 54 'muxlogic' 'muxLogicRAMData_to_store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 7)> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln149 = muxlogic i7 %xb_7_addr"   --->   Operation 55 'muxlogic' 'muxLogicRAMAddr_to_store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 7)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln149 = store i32 0, i7 %xb_7_addr" [kernel_MHSA.cpp:149]   --->   Operation 56 'store' 'store_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 7)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln149 = br void %arrayidx151.exit" [kernel_MHSA.cpp:149]   --->   Operation 57 'br' 'br_ln149' <Predicate = (!icmp_ln147 & trunc_ln147 == 7)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.39ns)   --->   "%store_ln147 = store i10 %add_ln147, i10 %i" [kernel_MHSA.cpp:147]   --->   Operation 58 'store' 'store_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.39>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln147 = br void %for.inc152" [kernel_MHSA.cpp:147]   --->   Operation 59 'br' 'br_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln147)> <Delay = 0.28>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ xb_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ xb_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ xb_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ xb_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ xb_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ xb_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ xb_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ xb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                              (alloca           ) [ 01]
store_ln147                    (store            ) [ 00]
br_ln0                         (br               ) [ 00]
i_4                            (load             ) [ 00]
add_ln147                      (add              ) [ 00]
icmp_ln147                     (icmp             ) [ 01]
br_ln147                       (br               ) [ 00]
trunc_ln147                    (trunc            ) [ 01]
specpipeline_ln148             (specpipeline     ) [ 00]
speclooptripcount_ln147        (speclooptripcount) [ 00]
specloopname_ln147             (specloopname     ) [ 00]
lshr_ln6                       (partselect       ) [ 00]
zext_ln147                     (zext             ) [ 00]
xb_addr                        (getelementptr    ) [ 00]
xb_1_addr                      (getelementptr    ) [ 00]
xb_2_addr                      (getelementptr    ) [ 00]
xb_3_addr                      (getelementptr    ) [ 00]
xb_4_addr                      (getelementptr    ) [ 00]
xb_5_addr                      (getelementptr    ) [ 00]
xb_6_addr                      (getelementptr    ) [ 00]
xb_7_addr                      (getelementptr    ) [ 00]
switch_ln149                   (switch           ) [ 00]
muxLogicRAMData_to_store_ln149 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln149 (muxlogic         ) [ 00]
store_ln149                    (store            ) [ 00]
br_ln149                       (br               ) [ 00]
muxLogicRAMData_to_store_ln149 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln149 (muxlogic         ) [ 00]
store_ln149                    (store            ) [ 00]
br_ln149                       (br               ) [ 00]
muxLogicRAMData_to_store_ln149 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln149 (muxlogic         ) [ 00]
store_ln149                    (store            ) [ 00]
br_ln149                       (br               ) [ 00]
muxLogicRAMData_to_store_ln149 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln149 (muxlogic         ) [ 00]
store_ln149                    (store            ) [ 00]
br_ln149                       (br               ) [ 00]
muxLogicRAMData_to_store_ln149 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln149 (muxlogic         ) [ 00]
store_ln149                    (store            ) [ 00]
br_ln149                       (br               ) [ 00]
muxLogicRAMData_to_store_ln149 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln149 (muxlogic         ) [ 00]
store_ln149                    (store            ) [ 00]
br_ln149                       (br               ) [ 00]
muxLogicRAMData_to_store_ln149 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln149 (muxlogic         ) [ 00]
store_ln149                    (store            ) [ 00]
br_ln149                       (br               ) [ 00]
muxLogicRAMData_to_store_ln149 (muxlogic         ) [ 00]
muxLogicRAMAddr_to_store_ln149 (muxlogic         ) [ 00]
store_ln149                    (store            ) [ 00]
br_ln149                       (br               ) [ 00]
store_ln147                    (store            ) [ 00]
br_ln147                       (br               ) [ 00]
ret_ln0                        (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="xb_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xb_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="xb_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="xb_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xb_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xb_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="xb_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="xb">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_115"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_96"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="xb_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="7" slack="0"/>
<pin id="70" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="xb_1_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="7" slack="0"/>
<pin id="77" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_1_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="xb_2_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="7" slack="0"/>
<pin id="84" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_2_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="xb_3_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="7" slack="0"/>
<pin id="91" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_3_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="xb_4_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_4_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="xb_5_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="7" slack="0"/>
<pin id="105" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_5_addr/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="xb_6_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_6_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="xb_7_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="7" slack="0"/>
<pin id="119" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb_7_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln149_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln149_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln149_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln149_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln149_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln149_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln149_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln149_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln149/1 muxLogicRAMData_to_store_ln149/1 muxLogicRAMData_to_store_ln149/1 muxLogicRAMData_to_store_ln149/1 muxLogicRAMData_to_store_ln149/1 muxLogicRAMData_to_store_ln149/1 muxLogicRAMData_to_store_ln149/1 muxLogicRAMData_to_store_ln149/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln147_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="10" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_4_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_ln147_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln147_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="0" index="1" bw="10" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln147_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="0"/>
<pin id="204" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="lshr_ln6_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="10" slack="0"/>
<pin id="209" dir="0" index="2" bw="3" slack="0"/>
<pin id="210" dir="0" index="3" bw="5" slack="0"/>
<pin id="211" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln147_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="switch_ln149_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="0" index="3" bw="3" slack="0"/>
<pin id="233" dir="0" index="4" bw="3" slack="0"/>
<pin id="234" dir="0" index="5" bw="3" slack="0"/>
<pin id="235" dir="0" index="6" bw="3" slack="0"/>
<pin id="236" dir="0" index="7" bw="2" slack="0"/>
<pin id="237" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln149/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="muxLogicRAMAddr_to_store_ln149_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln149/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="muxLogicRAMAddr_to_store_ln149_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="0"/>
<pin id="252" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln149/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="muxLogicRAMAddr_to_store_ln149_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln149/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="muxLogicRAMAddr_to_store_ln149_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln149/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="muxLogicRAMAddr_to_store_ln149_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln149/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="muxLogicRAMAddr_to_store_ln149_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln149/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="muxLogicRAMAddr_to_store_ln149_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln149/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="muxLogicRAMAddr_to_store_ln149_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln149/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln147_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="10" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln147/1 "/>
</bind>
</comp>

<comp id="283" class="1005" name="i_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="0"/>
<pin id="285" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="44" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="44" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="44" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="44" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="60" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="108" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="60" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="101" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="60" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="94" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="60" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="87" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="60" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="80" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="60" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="73" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="60" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="66" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="60" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="115" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="187" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="187" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="187" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="40" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="219"><net_src comp="206" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="223"><net_src comp="216" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="224"><net_src comp="216" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="225"><net_src comp="216" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="227"><net_src comp="216" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="238"><net_src comp="202" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="228" pin=4"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="228" pin=5"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="228" pin=6"/></net>

<net id="245"><net_src comp="58" pin="0"/><net_sink comp="228" pin=7"/></net>

<net id="249"><net_src comp="108" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="101" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="94" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="87" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="80" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="73" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="66" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="115" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="190" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="62" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="278" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: xb_7 | {1 }
	Port: xb_6 | {1 }
	Port: xb_5 | {1 }
	Port: xb_4 | {1 }
	Port: xb_3 | {1 }
	Port: xb_2 | {1 }
	Port: xb_1 | {1 }
	Port: xb | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln147 : 1
		i_4 : 1
		add_ln147 : 2
		icmp_ln147 : 2
		br_ln147 : 3
		trunc_ln147 : 2
		lshr_ln6 : 2
		zext_ln147 : 3
		xb_addr : 4
		xb_1_addr : 4
		xb_2_addr : 4
		xb_3_addr : 4
		xb_4_addr : 4
		xb_5_addr : 4
		xb_6_addr : 4
		xb_7_addr : 4
		switch_ln149 : 3
		muxLogicRAMAddr_to_store_ln149 : 5
		store_ln149 : 5
		muxLogicRAMAddr_to_store_ln149 : 5
		store_ln149 : 5
		muxLogicRAMAddr_to_store_ln149 : 5
		store_ln149 : 5
		muxLogicRAMAddr_to_store_ln149 : 5
		store_ln149 : 5
		muxLogicRAMAddr_to_store_ln149 : 5
		store_ln149 : 5
		muxLogicRAMAddr_to_store_ln149 : 5
		store_ln149 : 5
		muxLogicRAMAddr_to_store_ln149 : 5
		store_ln149 : 5
		muxLogicRAMAddr_to_store_ln149 : 5
		store_ln149 : 5
		store_ln147 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|    add   |            add_ln147_fu_190           |    0    |    10   |
|----------|---------------------------------------|---------|---------|
|   icmp   |           icmp_ln147_fu_196           |    0    |    4    |
|----------|---------------------------------------|---------|---------|
|          |               grp_fu_178              |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln149_fu_246 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln149_fu_250 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln149_fu_254 |    0    |    0    |
| muxlogic | muxLogicRAMAddr_to_store_ln149_fu_258 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln149_fu_262 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln149_fu_266 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln149_fu_270 |    0    |    0    |
|          | muxLogicRAMAddr_to_store_ln149_fu_274 |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   trunc  |           trunc_ln147_fu_202          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|partselect|            lshr_ln6_fu_206            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   zext   |           zext_ln147_fu_216           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|  switch  |          switch_ln149_fu_228          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |    14   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_283|   10   |
+---------+--------+
|  Total  |   10   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   14   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   10   |    -   |
+-----------+--------+--------+
|   Total   |   10   |   14   |
+-----------+--------+--------+
