
*** Running vivado
    with args -log alchitry_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alchitry_top.tcl


****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source alchitry_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1481.297 ; gain = 70.164 ; free physical = 3667 ; free virtual = 17631
Command: synth_design -top alchitry_top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 71195
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2217.051 ; gain = 402.746 ; free physical = 2665 ; free virtual = 16629
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alchitry_top' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/alchitry_top.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/reset_conditioner.sv:7]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/reset_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'alu_manual_tester' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/alu_manual_tester.sv:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/edge_detector.sv:7]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/edge_detector.sv:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/button_conditioner.sv:7]
	Parameter CLK_FREQ bound to: 10'b1111101000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/pipeline.sv:7]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/pipeline.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/button_conditioner.sv:7]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/mux_2.sv:7]
INFO: [Synth 8-226] default block is never used [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/mux_2.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/mux_2.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/mux_4.sv:7]
INFO: [Synth 8-226] default block is never used [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/mux_4.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/mux_4.sv:7]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/adder.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'rca' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/rca.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'fa' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/fa.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'fa' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/fa.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'rca' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/rca.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/adder.sv:7]
INFO: [Synth 8-6157] synthesizing module 'boolean' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/boolean.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'boolean' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/boolean.sv:7]
INFO: [Synth 8-6157] synthesizing module 'shifter' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/shifter.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized0' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized0' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized1' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized1' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized2' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized2' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_left_shifter__parameterized3' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
	Parameter SHIFT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_left_shifter__parameterized3' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_left_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_right_shifter' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
	Parameter SHIFT bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_right_shifter' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_right_shifter__parameterized0' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
	Parameter SHIFT bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_right_shifter__parameterized0' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_right_shifter__parameterized1' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
	Parameter SHIFT bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_right_shifter__parameterized1' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_right_shifter__parameterized2' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
	Parameter SHIFT bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_right_shifter__parameterized2' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'x_bit_right_shifter__parameterized3' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
	Parameter SHIFT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'x_bit_right_shifter__parameterized3' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/x_bit_right_shifter.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/shifter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'compare' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/compare.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'compare' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/compare.sv:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/multiplier.sv:7]
	Parameter SIZE bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/multiplier.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/alu.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_manual_tester' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/alu_manual_tester.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'alchitry_top' (0#1) [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.srcs/sources_1/imports/source/alchitry_top.sv:7]
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[0] driven by constant 0
WARNING: [Synth 8-7129] Port alufn_signal[5] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[0] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[2] in module shifter is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module boolean is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module boolean is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[5] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[4] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[3] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[2] in module adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn_signal[1] in module adder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2308.988 ; gain = 494.684 ; free physical = 2544 ; free virtual = 16509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2323.832 ; gain = 509.527 ; free physical = 2544 ; free virtual = 16509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2323.832 ; gain = 509.527 ; free physical = 2544 ; free virtual = 16509
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2323.832 ; gain = 0.000 ; free physical = 2544 ; free virtual = 16509
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/constraint/alchitry.xdc]
Finished Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alchitry_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alchitry_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/constraint/au_props.xdc]
Finished Parsing XDC File [/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/constraint/au_props.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2467.582 ; gain = 0.000 ; free physical = 2518 ; free virtual = 16483
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2467.617 ; gain = 0.000 ; free physical = 2518 ; free virtual = 16483
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2467.617 ; gain = 653.312 ; free physical = 2521 ; free virtual = 16490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2467.617 ; gain = 653.312 ; free physical = 2521 ; free virtual = 16490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2467.617 ; gain = 653.312 ; free physical = 2521 ; free virtual = 16490
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'D_states_q_reg' in module 'alu_manual_tester'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'D_states_q_reg' using encoding 'one-hot' in module 'alu_manual_tester'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2467.617 ; gain = 653.312 ; free physical = 2514 ; free virtual = 16484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 528   
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 384   
	   4 Input    1 Bit        Muxes := 65    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design alchitry_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_led[2][0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[7] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[6] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[5] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[4] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[3] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[2] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[1] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_segment[0] driven by constant 0
WARNING: [Synth 8-3917] design alchitry_top has port io_select[3] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_select[2] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_select[1] driven by constant 1
WARNING: [Synth 8-3917] design alchitry_top has port io_select[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2467.617 ; gain = 653.312 ; free physical = 2508 ; free virtual = 16483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2467.617 ; gain = 653.312 ; free physical = 2472 ; free virtual = 16448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 2467.617 ; gain = 653.312 ; free physical = 2472 ; free virtual = 16448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2467.617 ; gain = 653.312 ; free physical = 2471 ; free virtual = 16447
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2467.617 ; gain = 653.312 ; free physical = 2551 ; free virtual = 16528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2467.617 ; gain = 653.312 ; free physical = 2551 ; free virtual = 16528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 2467.617 ; gain = 653.312 ; free physical = 2551 ; free virtual = 16528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 2467.617 ; gain = 653.312 ; free physical = 2551 ; free virtual = 16528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 2467.617 ; gain = 653.312 ; free physical = 2551 ; free virtual = 16528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 2467.617 ; gain = 653.312 ; free physical = 2551 ; free virtual = 16528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |   454|
|4     |LUT3 |    27|
|5     |LUT4 |   152|
|6     |LUT5 |    74|
|7     |LUT6 |   979|
|8     |FDRE |    72|
|9     |FDSE |     4|
|10    |IBUF |    28|
|11    |OBUF |    45|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 2467.617 ; gain = 653.312 ; free physical = 2551 ; free virtual = 16528
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 2467.617 ; gain = 509.527 ; free physical = 2551 ; free virtual = 16528
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 2467.617 ; gain = 653.312 ; free physical = 2551 ; free virtual = 16528
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2467.617 ; gain = 0.000 ; free physical = 2834 ; free virtual = 16811
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2467.617 ; gain = 0.000 ; free physical = 2834 ; free virtual = 16811
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1e43bdc3
INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 2467.617 ; gain = 986.320 ; free physical = 2834 ; free virtual = 16810
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1848.583; main = 1522.458; forked = 376.790
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4059.070; main = 2467.586; forked = 1623.500
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2491.594 ; gain = 0.000 ; free physical = 2834 ; free virtual = 16810
INFO: [Common 17-1381] The checkpoint '/home/wata/Desktop/school/term4/50.002_Computer_Structures/workspace/sutd_50.002/PLSPLSPLS/build/vivado/PLSPLSPLS.runs/synth_1/alchitry_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alchitry_top_utilization_synth.rpt -pb alchitry_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 19 03:38:55 2025...
