
F405.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f51c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e58  0800f6b0  0800f6b0  000106b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010508  08010508  00012288  2**0
                  CONTENTS
  4 .ARM          00000008  08010508  08010508  00011508  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010510  08010510  00012288  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010510  08010510  00011510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010514  08010514  00011514  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000288  20000000  08010518  00012000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00012288  2**0
                  CONTENTS
 10 .bss          00004fe8  20000288  20000288  00012288  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20005270  20005270  00012288  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00012288  2**0
                  CONTENTS, READONLY
 13 .debug_info   000239a2  00000000  00000000  000122b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005389  00000000  00000000  00035c5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d38  00000000  00000000  0003afe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000169e  00000000  00000000  0003cd20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026b46  00000000  00000000  0003e3be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025630  00000000  00000000  00064f04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d869a  00000000  00000000  0008a534  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00162bce  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008cb0  00000000  00000000  00162c14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  0016b8c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000288 	.word	0x20000288
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f694 	.word	0x0800f694

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000028c 	.word	0x2000028c
 80001cc:	0800f694 	.word	0x0800f694

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <ICM20948_WriteRegister>:
#include "i2c.h"

int16_t gyro_offset[3] ={0,0,0};

// Function to write to a register
HAL_StatusTypeDef ICM20948_WriteRegister(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t data) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b086      	sub	sp, #24
 8000e9c:	af04      	add	r7, sp, #16
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	460b      	mov	r3, r1
 8000ea2:	70fb      	strb	r3, [r7, #3]
 8000ea4:	4613      	mov	r3, r2
 8000ea6:	70bb      	strb	r3, [r7, #2]
    return HAL_I2C_Mem_Write(hi2c, ICM20948_ADDR, reg, 1, &data, 1, HAL_MAX_DELAY);
 8000ea8:	78fb      	ldrb	r3, [r7, #3]
 8000eaa:	b29a      	uxth	r2, r3
 8000eac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000eb0:	9302      	str	r3, [sp, #8]
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	9301      	str	r3, [sp, #4]
 8000eb6:	1cbb      	adds	r3, r7, #2
 8000eb8:	9300      	str	r3, [sp, #0]
 8000eba:	2301      	movs	r3, #1
 8000ebc:	21d0      	movs	r1, #208	@ 0xd0
 8000ebe:	6878      	ldr	r0, [r7, #4]
 8000ec0:	f003 f8bc 	bl	800403c <HAL_I2C_Mem_Write>
 8000ec4:	4603      	mov	r3, r0
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3708      	adds	r7, #8
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <ICM20948_ReadRegister>:

// Function to read from a register
HAL_StatusTypeDef ICM20948_ReadRegister(I2C_HandleTypeDef *hi2c, uint8_t reg, uint8_t *data) {
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	b088      	sub	sp, #32
 8000ed2:	af04      	add	r7, sp, #16
 8000ed4:	60f8      	str	r0, [r7, #12]
 8000ed6:	460b      	mov	r3, r1
 8000ed8:	607a      	str	r2, [r7, #4]
 8000eda:	72fb      	strb	r3, [r7, #11]
    return HAL_I2C_Mem_Read(hi2c, ICM20948_ADDR, reg, 1, data, 1, HAL_MAX_DELAY);
 8000edc:	7afb      	ldrb	r3, [r7, #11]
 8000ede:	b29a      	uxth	r2, r3
 8000ee0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ee4:	9302      	str	r3, [sp, #8]
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	9301      	str	r3, [sp, #4]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	9300      	str	r3, [sp, #0]
 8000eee:	2301      	movs	r3, #1
 8000ef0:	21d0      	movs	r1, #208	@ 0xd0
 8000ef2:	68f8      	ldr	r0, [r7, #12]
 8000ef4:	f003 f99c 	bl	8004230 <HAL_I2C_Mem_Read>
 8000ef8:	4603      	mov	r3, r0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	3710      	adds	r7, #16
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}

08000f02 <ICM20948_SwitchBank>:

// Function to switch bank
HAL_StatusTypeDef ICM20948_SwitchBank(I2C_HandleTypeDef *hi2c, uint8_t bank) {
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b082      	sub	sp, #8
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	70fb      	strb	r3, [r7, #3]
    return ICM20948_WriteRegister(hi2c, ICM20948_REG_BANK_SEL, bank);
 8000f0e:	78fb      	ldrb	r3, [r7, #3]
 8000f10:	461a      	mov	r2, r3
 8000f12:	217f      	movs	r1, #127	@ 0x7f
 8000f14:	6878      	ldr	r0, [r7, #4]
 8000f16:	f7ff ffbf 	bl	8000e98 <ICM20948_WriteRegister>
 8000f1a:	4603      	mov	r3, r0
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	3708      	adds	r7, #8
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <ICM20948_Init>:

// Initialization function
HAL_StatusTypeDef ICM20948_Init(void) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
    uint8_t data;

    // Reset ICM20948
    ICM20948_WriteRegister(&hi2c1, ICM20948_REG_BANK_SEL, ICM20948_USER_BANK_0);
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	217f      	movs	r1, #127	@ 0x7f
 8000f2e:	4841      	ldr	r0, [pc, #260]	@ (8001034 <ICM20948_Init+0x110>)
 8000f30:	f7ff ffb2 	bl	8000e98 <ICM20948_WriteRegister>
    ICM20948_WriteRegister(&hi2c1, ICM20948_PWR_MGMT_1, 0x80); // Reset device
 8000f34:	2280      	movs	r2, #128	@ 0x80
 8000f36:	2106      	movs	r1, #6
 8000f38:	483e      	ldr	r0, [pc, #248]	@ (8001034 <ICM20948_Init+0x110>)
 8000f3a:	f7ff ffad 	bl	8000e98 <ICM20948_WriteRegister>
    HAL_Delay(10);
 8000f3e:	200a      	movs	r0, #10
 8000f40:	f002 f888 	bl	8003054 <HAL_Delay>

    // Wake up ICM20948
    ICM20948_WriteRegister(&hi2c1, ICM20948_PWR_MGMT_1, 0x01); // Enable clock
 8000f44:	2201      	movs	r2, #1
 8000f46:	2106      	movs	r1, #6
 8000f48:	483a      	ldr	r0, [pc, #232]	@ (8001034 <ICM20948_Init+0x110>)
 8000f4a:	f7ff ffa5 	bl	8000e98 <ICM20948_WriteRegister>
    //ICM20948_WriteRegister(&hi2c1, ICM20948_PWR_MGMT_2, 0x00); // Enable all
    //ICM20948_SwitchBank(&hi2c1, ICM20948_USER_BANK_2);
    ICM20948_WriteRegister(&hi2c1, ICM20948_REG_BANK_SEL, ICM20948_USER_BANK_2);
 8000f4e:	2220      	movs	r2, #32
 8000f50:	217f      	movs	r1, #127	@ 0x7f
 8000f52:	4838      	ldr	r0, [pc, #224]	@ (8001034 <ICM20948_Init+0x110>)
 8000f54:	f7ff ffa0 	bl	8000e98 <ICM20948_WriteRegister>

    // Configure gyroscope
    ICM20948_WriteRegister(&hi2c1, ICM20948_GYRO_SMPLRT_DIV, 0x07);
 8000f58:	2207      	movs	r2, #7
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	4835      	ldr	r0, [pc, #212]	@ (8001034 <ICM20948_Init+0x110>)
 8000f5e:	f7ff ff9b 	bl	8000e98 <ICM20948_WriteRegister>
    ICM20948_WriteRegister(&hi2c1, ICM20948_GYRO_CONFIG,
 8000f62:	2235      	movs	r2, #53	@ 0x35
 8000f64:	2101      	movs	r1, #1
 8000f66:	4833      	ldr	r0, [pc, #204]	@ (8001034 <ICM20948_Init+0x110>)
 8000f68:	f7ff ff96 	bl	8000e98 <ICM20948_WriteRegister>
                      REG_VAL_BIT_GYRO_DLPCFG_6 | REG_VAL_BIT_GYRO_FS_1000DPS | REG_VAL_BIT_GYRO_DLPF);
    // Configure accelerometer
    ICM20948_WriteRegister(&hi2c1, ICM20948_ACCEL_SMPLRT_DIV,  0x07);
 8000f6c:	2207      	movs	r2, #7
 8000f6e:	2111      	movs	r1, #17
 8000f70:	4830      	ldr	r0, [pc, #192]	@ (8001034 <ICM20948_Init+0x110>)
 8000f72:	f7ff ff91 	bl	8000e98 <ICM20948_WriteRegister>
    ICM20948_WriteRegister(&hi2c1, ICM20948_ACCEL_CONFIG,
 8000f76:	2231      	movs	r2, #49	@ 0x31
 8000f78:	2114      	movs	r1, #20
 8000f7a:	482e      	ldr	r0, [pc, #184]	@ (8001034 <ICM20948_Init+0x110>)
 8000f7c:	f7ff ff8c 	bl	8000e98 <ICM20948_WriteRegister>
                      REG_VAL_BIT_ACCEL_DLPCFG_6 | REG_VAL_BIT_ACCEL_FS_2g | REG_VAL_BIT_ACCEL_DLPF);

    /* user bank 0 register */
    ICM20948_WriteRegister(&hi2c1, ICM20948_REG_BANK_SEL, ICM20948_USER_BANK_0);
 8000f80:	2200      	movs	r2, #0
 8000f82:	217f      	movs	r1, #127	@ 0x7f
 8000f84:	482b      	ldr	r0, [pc, #172]	@ (8001034 <ICM20948_Init+0x110>)
 8000f86:	f7ff ff87 	bl	8000e98 <ICM20948_WriteRegister>
    HAL_Delay(10);
 8000f8a:	200a      	movs	r0, #10
 8000f8c:	f002 f862 	bl	8003054 <HAL_Delay>

    // Verify WHO_AM_I
    ICM20948_ReadRegister(&hi2c1, ICM20948_WHO_AM_I, &data);
 8000f90:	1dfb      	adds	r3, r7, #7
 8000f92:	461a      	mov	r2, r3
 8000f94:	2100      	movs	r1, #0
 8000f96:	4827      	ldr	r0, [pc, #156]	@ (8001034 <ICM20948_Init+0x110>)
 8000f98:	f7ff ff99 	bl	8000ece <ICM20948_ReadRegister>
    if (data != 0xEA) {
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	2bea      	cmp	r3, #234	@ 0xea
 8000fa0:	d001      	beq.n	8000fa6 <ICM20948_Init+0x82>
        return HAL_ERROR; // Failed to detect ICM20948
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e041      	b.n	800102a <ICM20948_Init+0x106>
    }

    uint8_t i;
    int16_t s16Gx = 0, s16Gy = 0, s16Gz = 0;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	80bb      	strh	r3, [r7, #4]
 8000faa:	2300      	movs	r3, #0
 8000fac:	807b      	strh	r3, [r7, #2]
 8000fae:	2300      	movs	r3, #0
 8000fb0:	803b      	strh	r3, [r7, #0]
    int32_t s32TempGx = 0, s32TempGy = 0, s32TempGz = 0;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	613b      	str	r3, [r7, #16]
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	60fb      	str	r3, [r7, #12]
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60bb      	str	r3, [r7, #8]
	for(i = 0; i < 32; i ++)
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	75fb      	strb	r3, [r7, #23]
 8000fc2:	e01d      	b.n	8001000 <ICM20948_Init+0xdc>
	{
		icm20948GyroRead(&s16Gx, &s16Gy, &s16Gz);
 8000fc4:	463a      	mov	r2, r7
 8000fc6:	1cb9      	adds	r1, r7, #2
 8000fc8:	1d3b      	adds	r3, r7, #4
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f000 f946 	bl	800125c <icm20948GyroRead>
		s32TempGx += s16Gx;
 8000fd0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	693b      	ldr	r3, [r7, #16]
 8000fd8:	4413      	add	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]
		s32TempGy += s16Gy;
 8000fdc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	60fb      	str	r3, [r7, #12]
		s32TempGz += s16Gz;
 8000fe8:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000fec:	461a      	mov	r2, r3
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	60bb      	str	r3, [r7, #8]
		HAL_Delay(10);
 8000ff4:	200a      	movs	r0, #10
 8000ff6:	f002 f82d 	bl	8003054 <HAL_Delay>
	for(i = 0; i < 32; i ++)
 8000ffa:	7dfb      	ldrb	r3, [r7, #23]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	75fb      	strb	r3, [r7, #23]
 8001000:	7dfb      	ldrb	r3, [r7, #23]
 8001002:	2b1f      	cmp	r3, #31
 8001004:	d9de      	bls.n	8000fc4 <ICM20948_Init+0xa0>
	}
	gyro_offset[0] = s32TempGx >> 5;
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	115b      	asrs	r3, r3, #5
 800100a:	b21a      	sxth	r2, r3
 800100c:	4b0a      	ldr	r3, [pc, #40]	@ (8001038 <ICM20948_Init+0x114>)
 800100e:	801a      	strh	r2, [r3, #0]
	gyro_offset[1] = s32TempGy >> 5;
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	115b      	asrs	r3, r3, #5
 8001014:	b21a      	sxth	r2, r3
 8001016:	4b08      	ldr	r3, [pc, #32]	@ (8001038 <ICM20948_Init+0x114>)
 8001018:	805a      	strh	r2, [r3, #2]
	gyro_offset[2] = s32TempGz >> 5;
 800101a:	68bb      	ldr	r3, [r7, #8]
 800101c:	115b      	asrs	r3, r3, #5
 800101e:	b21a      	sxth	r2, r3
 8001020:	4b05      	ldr	r3, [pc, #20]	@ (8001038 <ICM20948_Init+0x114>)
 8001022:	809a      	strh	r2, [r3, #4]

    return Magnetometer_Init();
 8001024:	f000 f8b2 	bl	800118c <Magnetometer_Init>
 8001028:	4603      	mov	r3, r0
}
 800102a:	4618      	mov	r0, r3
 800102c:	3718      	adds	r7, #24
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	20000518 	.word	0x20000518
 8001038:	200002a4 	.word	0x200002a4

0800103c <ICM20948_ReadDMA>:
	*ps16Z = s32OutBuf[2] - gstGyroOffset.s16Z;
	*/
	return;
}

void ICM20948_ReadDMA(ICM20948_t* imu_data) {
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af02      	add	r7, sp, #8
 8001042:	6078      	str	r0, [r7, #4]
    // Trigger DMA read for accel and gyro data (14 bytes total)
    HAL_I2C_Mem_Read_DMA(&hi2c1, ICM20948_ADDR, ICM20948_ACCEL_XOUT_H, 1, imu_data->acc_gyro_buff, 14);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	220e      	movs	r2, #14
 8001048:	9201      	str	r2, [sp, #4]
 800104a:	9300      	str	r3, [sp, #0]
 800104c:	2301      	movs	r3, #1
 800104e:	222d      	movs	r2, #45	@ 0x2d
 8001050:	21d0      	movs	r1, #208	@ 0xd0
 8001052:	4803      	ldr	r0, [pc, #12]	@ (8001060 <ICM20948_ReadDMA+0x24>)
 8001054:	f003 fb1e 	bl	8004694 <HAL_I2C_Mem_Read_DMA>
}
 8001058:	bf00      	nop
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	20000518 	.word	0x20000518

08001064 <ICM20948_Process_Gyro_data>:
void ICM20948_Process_Gyro_data(ICM20948_t* imu_data)
{
 8001064:	b480      	push	{r7}
 8001066:	b085      	sub	sp, #20
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
	uint8_t *buff = imu_data->acc_gyro_buff;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	60fb      	str	r3, [r7, #12]
	// Read Accelerometer Data
	imu_data->acce[0] = (int16_t)((buff[0] << 8) | buff[1]) / 16384.0f; // Convert raw data to g
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	021b      	lsls	r3, r3, #8
 8001076:	b21a      	sxth	r2, r3
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	3301      	adds	r3, #1
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	b21b      	sxth	r3, r3
 8001080:	4313      	orrs	r3, r2
 8001082:	b21b      	sxth	r3, r3
 8001084:	ee07 3a90 	vmov	s15, r3
 8001088:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800108c:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8001184 <ICM20948_Process_Gyro_data+0x120>
 8001090:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	edc3 7a05 	vstr	s15, [r3, #20]
	imu_data->acce[1] = (int16_t)((buff[2] << 8) | buff[3]) / 16384.0f;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	3302      	adds	r3, #2
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	021b      	lsls	r3, r3, #8
 80010a2:	b21a      	sxth	r2, r3
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	3303      	adds	r3, #3
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	b21b      	sxth	r3, r3
 80010ac:	4313      	orrs	r3, r2
 80010ae:	b21b      	sxth	r3, r3
 80010b0:	ee07 3a90 	vmov	s15, r3
 80010b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010b8:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8001184 <ICM20948_Process_Gyro_data+0x120>
 80010bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	edc3 7a06 	vstr	s15, [r3, #24]
	imu_data->acce[2] = (int16_t)((buff[4] << 8) | buff[5]) / 16384.0f;
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	3304      	adds	r3, #4
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	021b      	lsls	r3, r3, #8
 80010ce:	b21a      	sxth	r2, r3
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	3305      	adds	r3, #5
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	b21b      	sxth	r3, r3
 80010d8:	4313      	orrs	r3, r2
 80010da:	b21b      	sxth	r3, r3
 80010dc:	ee07 3a90 	vmov	s15, r3
 80010e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010e4:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8001184 <ICM20948_Process_Gyro_data+0x120>
 80010e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	edc3 7a07 	vstr	s15, [r3, #28]

	// Read Gyroscope Data
	imu_data->gyro[0] = (int16_t)((buff[8] << 8) | buff[9]) / 131.0f; // Convert raw data to dps
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	3308      	adds	r3, #8
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	021b      	lsls	r3, r3, #8
 80010fa:	b21a      	sxth	r2, r3
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	3309      	adds	r3, #9
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	b21b      	sxth	r3, r3
 8001104:	4313      	orrs	r3, r2
 8001106:	b21b      	sxth	r3, r3
 8001108:	ee07 3a90 	vmov	s15, r3
 800110c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001110:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8001188 <ICM20948_Process_Gyro_data+0x124>
 8001114:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	edc3 7a08 	vstr	s15, [r3, #32]
	imu_data->gyro[1] = (int16_t)((buff[10] << 8) | buff[11]) / 131.0f;
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	330a      	adds	r3, #10
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	021b      	lsls	r3, r3, #8
 8001126:	b21a      	sxth	r2, r3
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	330b      	adds	r3, #11
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	b21b      	sxth	r3, r3
 8001130:	4313      	orrs	r3, r2
 8001132:	b21b      	sxth	r3, r3
 8001134:	ee07 3a90 	vmov	s15, r3
 8001138:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800113c:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8001188 <ICM20948_Process_Gyro_data+0x124>
 8001140:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	imu_data->gyro[2] = (int16_t)((buff[12] << 8) | buff[13]) / 131.0f;
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	330c      	adds	r3, #12
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	021b      	lsls	r3, r3, #8
 8001152:	b21a      	sxth	r2, r3
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	330d      	adds	r3, #13
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	b21b      	sxth	r3, r3
 800115c:	4313      	orrs	r3, r2
 800115e:	b21b      	sxth	r3, r3
 8001160:	ee07 3a90 	vmov	s15, r3
 8001164:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001168:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001188 <ICM20948_Process_Gyro_data+0x124>
 800116c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

}
 8001176:	bf00      	nop
 8001178:	3714      	adds	r7, #20
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	46800000 	.word	0x46800000
 8001188:	43030000 	.word	0x43030000

0800118c <Magnetometer_Init>:

uint8_t Magnetometer_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af04      	add	r7, sp, #16
	uint8_t mag_data;

	// Switch to Bank 0
	ICM20948_SwitchBank(&hi2c1, ICM20948_USER_BANK_0);
 8001192:	2100      	movs	r1, #0
 8001194:	481f      	ldr	r0, [pc, #124]	@ (8001214 <Magnetometer_Init+0x88>)
 8001196:	f7ff feb4 	bl	8000f02 <ICM20948_SwitchBank>

	// Enable I2C bypass mode to directly access the magnetometer
	ICM20948_WriteRegister(&hi2c1, REG_ADD_INT_PIN_CFG, REG_VAL_BIT_I2C_BYPASS_EN);
 800119a:	2202      	movs	r2, #2
 800119c:	210f      	movs	r1, #15
 800119e:	481d      	ldr	r0, [pc, #116]	@ (8001214 <Magnetometer_Init+0x88>)
 80011a0:	f7ff fe7a 	bl	8000e98 <ICM20948_WriteRegister>

	// Wait briefly to stabilize
	HAL_Delay(10);
 80011a4:	200a      	movs	r0, #10
 80011a6:	f001 ff55 	bl	8003054 <HAL_Delay>

	// Check magnetometer WHO_AM_I register directly
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(&hi2c1, ICM20948_MAG_ADDR, AK09916_WIA2, 1, &mag_data, 1, HAL_MAX_DELAY);
 80011aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011ae:	9302      	str	r3, [sp, #8]
 80011b0:	2301      	movs	r3, #1
 80011b2:	9301      	str	r3, [sp, #4]
 80011b4:	1dbb      	adds	r3, r7, #6
 80011b6:	9300      	str	r3, [sp, #0]
 80011b8:	2301      	movs	r3, #1
 80011ba:	2201      	movs	r2, #1
 80011bc:	2118      	movs	r1, #24
 80011be:	4815      	ldr	r0, [pc, #84]	@ (8001214 <Magnetometer_Init+0x88>)
 80011c0:	f003 f836 	bl	8004230 <HAL_I2C_Mem_Read>
 80011c4:	4603      	mov	r3, r0
 80011c6:	71fb      	strb	r3, [r7, #7]
	if (status != HAL_OK || mag_data != 0x09) {
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d102      	bne.n	80011d4 <Magnetometer_Init+0x48>
 80011ce:	79bb      	ldrb	r3, [r7, #6]
 80011d0:	2b09      	cmp	r3, #9
 80011d2:	d001      	beq.n	80011d8 <Magnetometer_Init+0x4c>
		return HAL_ERROR; // Magnetometer not detected
 80011d4:	2301      	movs	r3, #1
 80011d6:	e019      	b.n	800120c <Magnetometer_Init+0x80>
	}

	// Configure the magnetometer to continuous measurement mode
	uint8_t mag_ctrl_data = AK09916_CNTL2_MODE_CONT;
 80011d8:	2308      	movs	r3, #8
 80011da:	717b      	strb	r3, [r7, #5]
	status = HAL_I2C_Mem_Write(&hi2c1, ICM20948_MAG_ADDR, AK09916_CNTL2, 1, &mag_ctrl_data, 1, HAL_MAX_DELAY);
 80011dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011e0:	9302      	str	r3, [sp, #8]
 80011e2:	2301      	movs	r3, #1
 80011e4:	9301      	str	r3, [sp, #4]
 80011e6:	1d7b      	adds	r3, r7, #5
 80011e8:	9300      	str	r3, [sp, #0]
 80011ea:	2301      	movs	r3, #1
 80011ec:	2231      	movs	r2, #49	@ 0x31
 80011ee:	2118      	movs	r1, #24
 80011f0:	4808      	ldr	r0, [pc, #32]	@ (8001214 <Magnetometer_Init+0x88>)
 80011f2:	f002 ff23 	bl	800403c <HAL_I2C_Mem_Write>
 80011f6:	4603      	mov	r3, r0
 80011f8:	71fb      	strb	r3, [r7, #7]
	if (status != HAL_OK) {
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <Magnetometer_Init+0x78>
		return HAL_ERROR; // Failed to configure magnetometer
 8001200:	2301      	movs	r3, #1
 8001202:	e003      	b.n	800120c <Magnetometer_Init+0x80>
	}

	// Wait for the magnetometer to stabilize
	HAL_Delay(10);
 8001204:	200a      	movs	r0, #10
 8001206:	f001 ff25 	bl	8003054 <HAL_Delay>

	return HAL_OK; // Magnetometer initialized successfully
 800120a:	2300      	movs	r3, #0
}
 800120c:	4618      	mov	r0, r3
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20000518 	.word	0x20000518

08001218 <I2C_ReadOneByte>:
 //Raspberry 3B+ platform's default I2C device file



uint8_t I2C_ReadOneByte(uint8_t DevAddr, uint8_t RegAddr)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b088      	sub	sp, #32
 800121c:	af04      	add	r7, sp, #16
 800121e:	4603      	mov	r3, r0
 8001220:	460a      	mov	r2, r1
 8001222:	71fb      	strb	r3, [r7, #7]
 8001224:	4613      	mov	r3, r2
 8001226:	71bb      	strb	r3, [r7, #6]
  uint8_t u8Ret[1]={0};
 8001228:	2300      	movs	r3, #0
 800122a:	733b      	strb	r3, [r7, #12]
  HAL_I2C_Mem_Read(&hi2c1, DevAddr,RegAddr,I2C_MEMADD_SIZE_8BIT,u8Ret,1,1000);
 800122c:	79fb      	ldrb	r3, [r7, #7]
 800122e:	b299      	uxth	r1, r3
 8001230:	79bb      	ldrb	r3, [r7, #6]
 8001232:	b29a      	uxth	r2, r3
 8001234:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001238:	9302      	str	r3, [sp, #8]
 800123a:	2301      	movs	r3, #1
 800123c:	9301      	str	r3, [sp, #4]
 800123e:	f107 030c 	add.w	r3, r7, #12
 8001242:	9300      	str	r3, [sp, #0]
 8001244:	2301      	movs	r3, #1
 8001246:	4804      	ldr	r0, [pc, #16]	@ (8001258 <I2C_ReadOneByte+0x40>)
 8001248:	f002 fff2 	bl	8004230 <HAL_I2C_Mem_Read>
  return u8Ret[0];
 800124c:	7b3b      	ldrb	r3, [r7, #12]
}
 800124e:	4618      	mov	r0, r3
 8001250:	3710      	adds	r7, #16
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	20000518 	.word	0x20000518

0800125c <icm20948GyroRead>:
        bRet = true;
    }
    return bRet;
}
void icm20948GyroRead(int16_t* ps16X, int16_t* ps16Y, int16_t* ps16Z)
{
 800125c:	b590      	push	{r4, r7, lr}
 800125e:	b08d      	sub	sp, #52	@ 0x34
 8001260:	af00      	add	r7, sp, #0
 8001262:	60f8      	str	r0, [r7, #12]
 8001264:	60b9      	str	r1, [r7, #8]
 8001266:	607a      	str	r2, [r7, #4]
   uint8_t u8Buf[6];
    int16_t s16Buf[3] = {0}; 
 8001268:	f107 0320 	add.w	r3, r7, #32
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	809a      	strh	r2, [r3, #4]
    uint8_t i;
    int32_t s32OutBuf[3] = {0};
 8001272:	f107 0314 	add.w	r3, r7, #20
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	605a      	str	r2, [r3, #4]
 800127c:	609a      	str	r2, [r3, #8]
    static ICM20948_ST_AVG_DATA sstAvgBuf[3];
    static int16_t ss16c = 0;
    ss16c++;
 800127e:	4b52      	ldr	r3, [pc, #328]	@ (80013c8 <icm20948GyroRead+0x16c>)
 8001280:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001284:	b29b      	uxth	r3, r3
 8001286:	3301      	adds	r3, #1
 8001288:	b29b      	uxth	r3, r3
 800128a:	b21a      	sxth	r2, r3
 800128c:	4b4e      	ldr	r3, [pc, #312]	@ (80013c8 <icm20948GyroRead+0x16c>)
 800128e:	801a      	strh	r2, [r3, #0]

    u8Buf[0]=I2C_ReadOneByte(I2C_ADD_ICM20948,REG_ADD_GYRO_XOUT_L); 
 8001290:	2134      	movs	r1, #52	@ 0x34
 8001292:	20d0      	movs	r0, #208	@ 0xd0
 8001294:	f7ff ffc0 	bl	8001218 <I2C_ReadOneByte>
 8001298:	4603      	mov	r3, r0
 800129a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    u8Buf[1]=I2C_ReadOneByte(I2C_ADD_ICM20948,REG_ADD_GYRO_XOUT_H);
 800129e:	2133      	movs	r1, #51	@ 0x33
 80012a0:	20d0      	movs	r0, #208	@ 0xd0
 80012a2:	f7ff ffb9 	bl	8001218 <I2C_ReadOneByte>
 80012a6:	4603      	mov	r3, r0
 80012a8:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    s16Buf[0]=  (u8Buf[1]<<8)|u8Buf[0];
 80012ac:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80012b0:	021b      	lsls	r3, r3, #8
 80012b2:	b21a      	sxth	r2, r3
 80012b4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80012b8:	b21b      	sxth	r3, r3
 80012ba:	4313      	orrs	r3, r2
 80012bc:	b21b      	sxth	r3, r3
 80012be:	843b      	strh	r3, [r7, #32]

    u8Buf[0]=I2C_ReadOneByte(I2C_ADD_ICM20948,REG_ADD_GYRO_YOUT_L); 
 80012c0:	2136      	movs	r1, #54	@ 0x36
 80012c2:	20d0      	movs	r0, #208	@ 0xd0
 80012c4:	f7ff ffa8 	bl	8001218 <I2C_ReadOneByte>
 80012c8:	4603      	mov	r3, r0
 80012ca:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    u8Buf[1]=I2C_ReadOneByte(I2C_ADD_ICM20948,REG_ADD_GYRO_YOUT_H);
 80012ce:	2135      	movs	r1, #53	@ 0x35
 80012d0:	20d0      	movs	r0, #208	@ 0xd0
 80012d2:	f7ff ffa1 	bl	8001218 <I2C_ReadOneByte>
 80012d6:	4603      	mov	r3, r0
 80012d8:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    s16Buf[1]=  (u8Buf[1]<<8)|u8Buf[0];
 80012dc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80012e0:	021b      	lsls	r3, r3, #8
 80012e2:	b21a      	sxth	r2, r3
 80012e4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80012e8:	b21b      	sxth	r3, r3
 80012ea:	4313      	orrs	r3, r2
 80012ec:	b21b      	sxth	r3, r3
 80012ee:	847b      	strh	r3, [r7, #34]	@ 0x22

    u8Buf[0]=I2C_ReadOneByte(I2C_ADD_ICM20948,REG_ADD_GYRO_ZOUT_L); 
 80012f0:	2138      	movs	r1, #56	@ 0x38
 80012f2:	20d0      	movs	r0, #208	@ 0xd0
 80012f4:	f7ff ff90 	bl	8001218 <I2C_ReadOneByte>
 80012f8:	4603      	mov	r3, r0
 80012fa:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    u8Buf[1]=I2C_ReadOneByte(I2C_ADD_ICM20948,REG_ADD_GYRO_ZOUT_H);
 80012fe:	2137      	movs	r1, #55	@ 0x37
 8001300:	20d0      	movs	r0, #208	@ 0xd0
 8001302:	f7ff ff89 	bl	8001218 <I2C_ReadOneByte>
 8001306:	4603      	mov	r3, r0
 8001308:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    s16Buf[2]=  (u8Buf[1]<<8)|u8Buf[0];
 800130c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001310:	021b      	lsls	r3, r3, #8
 8001312:	b21a      	sxth	r2, r3
 8001314:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001318:	b21b      	sxth	r3, r3
 800131a:	4313      	orrs	r3, r2
 800131c:	b21b      	sxth	r3, r3
 800131e:	84bb      	strh	r3, [r7, #36]	@ 0x24

    for(i = 0; i < 3; i ++) 
 8001320:	2300      	movs	r3, #0
 8001322:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001326:	e025      	b.n	8001374 <icm20948GyroRead+0x118>
    {
        icm20948CalAvgValue(&sstAvgBuf[i].u8Index, sstAvgBuf[i].s16AvgBuffer, s16Buf[i], s32OutBuf + i);
 8001328:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800132c:	4613      	mov	r3, r2
 800132e:	00db      	lsls	r3, r3, #3
 8001330:	4413      	add	r3, r2
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	4a25      	ldr	r2, [pc, #148]	@ (80013cc <icm20948GyroRead+0x170>)
 8001336:	1898      	adds	r0, r3, r2
 8001338:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800133c:	4613      	mov	r3, r2
 800133e:	00db      	lsls	r3, r3, #3
 8001340:	4413      	add	r3, r2
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	4a21      	ldr	r2, [pc, #132]	@ (80013cc <icm20948GyroRead+0x170>)
 8001346:	4413      	add	r3, r2
 8001348:	1c99      	adds	r1, r3, #2
 800134a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	3330      	adds	r3, #48	@ 0x30
 8001352:	443b      	add	r3, r7
 8001354:	f933 4c10 	ldrsh.w	r4, [r3, #-16]
 8001358:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	f107 0214 	add.w	r2, r7, #20
 8001362:	4413      	add	r3, r2
 8001364:	4622      	mov	r2, r4
 8001366:	f000 f835 	bl	80013d4 <icm20948CalAvgValue>
    for(i = 0; i < 3; i ++) 
 800136a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800136e:	3301      	adds	r3, #1
 8001370:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001374:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001378:	2b02      	cmp	r3, #2
 800137a:	d9d5      	bls.n	8001328 <icm20948GyroRead+0xcc>
    }
    *ps16X = s32OutBuf[0] - gstGyroOffset.s16X;
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	b29a      	uxth	r2, r3
 8001380:	4b13      	ldr	r3, [pc, #76]	@ (80013d0 <icm20948GyroRead+0x174>)
 8001382:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001386:	b29b      	uxth	r3, r3
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	b29b      	uxth	r3, r3
 800138c:	b21a      	sxth	r2, r3
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	801a      	strh	r2, [r3, #0]
    *ps16Y = s32OutBuf[1] - gstGyroOffset.s16Y;
 8001392:	69bb      	ldr	r3, [r7, #24]
 8001394:	b29a      	uxth	r2, r3
 8001396:	4b0e      	ldr	r3, [pc, #56]	@ (80013d0 <icm20948GyroRead+0x174>)
 8001398:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800139c:	b29b      	uxth	r3, r3
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	b29b      	uxth	r3, r3
 80013a2:	b21a      	sxth	r2, r3
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	801a      	strh	r2, [r3, #0]
    *ps16Z = s32OutBuf[2] - gstGyroOffset.s16Z;
 80013a8:	69fb      	ldr	r3, [r7, #28]
 80013aa:	b29a      	uxth	r2, r3
 80013ac:	4b08      	ldr	r3, [pc, #32]	@ (80013d0 <icm20948GyroRead+0x174>)
 80013ae:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	b21a      	sxth	r2, r3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	801a      	strh	r2, [r3, #0]
    
    return;
 80013be:	bf00      	nop
}
 80013c0:	3734      	adds	r7, #52	@ 0x34
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd90      	pop	{r4, r7, pc}
 80013c6:	bf00      	nop
 80013c8:	200002b2 	.word	0x200002b2
 80013cc:	200002b4 	.word	0x200002b4
 80013d0:	200002ac 	.word	0x200002ac

080013d4 <icm20948CalAvgValue>:
    
    return;
}

void icm20948CalAvgValue(uint8_t *pIndex, int16_t *pAvgBuffer, int16_t InVal, int32_t *pOutVal)
{ 
 80013d4:	b480      	push	{r7}
 80013d6:	b087      	sub	sp, #28
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	603b      	str	r3, [r7, #0]
 80013e0:	4613      	mov	r3, r2
 80013e2:	80fb      	strh	r3, [r7, #6]
  uint8_t i;
  
  *(pAvgBuffer + ((*pIndex) ++)) = InVal;
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	1c5a      	adds	r2, r3, #1
 80013ea:	b2d1      	uxtb	r1, r2
 80013ec:	68fa      	ldr	r2, [r7, #12]
 80013ee:	7011      	strb	r1, [r2, #0]
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	68ba      	ldr	r2, [r7, #8]
 80013f4:	4413      	add	r3, r2
 80013f6:	88fa      	ldrh	r2, [r7, #6]
 80013f8:	801a      	strh	r2, [r3, #0]
    *pIndex &= 0x07;
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	f003 0307 	and.w	r3, r3, #7
 8001402:	b2da      	uxtb	r2, r3
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	701a      	strb	r2, [r3, #0]
    
    *pOutVal = 0;
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
  for(i = 0; i < 8; i ++) 
 800140e:	2300      	movs	r3, #0
 8001410:	75fb      	strb	r3, [r7, #23]
 8001412:	e00d      	b.n	8001430 <icm20948CalAvgValue+0x5c>
    {
      *pOutVal += *(pAvgBuffer + i);
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	7dfa      	ldrb	r2, [r7, #23]
 800141a:	0052      	lsls	r2, r2, #1
 800141c:	68b9      	ldr	r1, [r7, #8]
 800141e:	440a      	add	r2, r1
 8001420:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001424:	441a      	add	r2, r3
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	601a      	str	r2, [r3, #0]
  for(i = 0; i < 8; i ++) 
 800142a:	7dfb      	ldrb	r3, [r7, #23]
 800142c:	3301      	adds	r3, #1
 800142e:	75fb      	strb	r3, [r7, #23]
 8001430:	7dfb      	ldrb	r3, [r7, #23]
 8001432:	2b07      	cmp	r3, #7
 8001434:	d9ee      	bls.n	8001414 <icm20948CalAvgValue+0x40>
    }
    *pOutVal >>= 3;
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	10da      	asrs	r2, r3, #3
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	601a      	str	r2, [r3, #0]
}
 8001440:	bf00      	nop
 8001442:	371c      	adds	r7, #28
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr

0800144c <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b088      	sub	sp, #32
 8001450:	af04      	add	r7, sp, #16
 8001452:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_StatusTypeDef ret = HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001454:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001458:	9302      	str	r3, [sp, #8]
 800145a:	2301      	movs	r3, #1
 800145c:	9301      	str	r3, [sp, #4]
 800145e:	f107 030e 	add.w	r3, r7, #14
 8001462:	9300      	str	r3, [sp, #0]
 8001464:	2301      	movs	r3, #1
 8001466:	2275      	movs	r2, #117	@ 0x75
 8001468:	21d2      	movs	r1, #210	@ 0xd2
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f002 fee0 	bl	8004230 <HAL_I2C_Mem_Read>
 8001470:	4603      	mov	r3, r0
 8001472:	73fb      	strb	r3, [r7, #15]
    /*if (ret == HAL_OK) {
        printf("MPU6050 WHO_AM_I: 0x%02X\r\n", check);  // Should print 0x68
    } else {
        printf("I2C Read Error: %d\r\n", ret);
    }*/
    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 8001474:	7bbb      	ldrb	r3, [r7, #14]
 8001476:	2b68      	cmp	r3, #104	@ 0x68
 8001478:	d141      	bne.n	80014fe <MPU6050_Init+0xb2>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 800147a:	2300      	movs	r3, #0
 800147c:	737b      	strb	r3, [r7, #13]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 800147e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001482:	9302      	str	r3, [sp, #8]
 8001484:	2301      	movs	r3, #1
 8001486:	9301      	str	r3, [sp, #4]
 8001488:	f107 030d 	add.w	r3, r7, #13
 800148c:	9300      	str	r3, [sp, #0]
 800148e:	2301      	movs	r3, #1
 8001490:	226b      	movs	r2, #107	@ 0x6b
 8001492:	21d2      	movs	r1, #210	@ 0xd2
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f002 fdd1 	bl	800403c <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 800149a:	2307      	movs	r3, #7
 800149c:	737b      	strb	r3, [r7, #13]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 800149e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014a2:	9302      	str	r3, [sp, #8]
 80014a4:	2301      	movs	r3, #1
 80014a6:	9301      	str	r3, [sp, #4]
 80014a8:	f107 030d 	add.w	r3, r7, #13
 80014ac:	9300      	str	r3, [sp, #0]
 80014ae:	2301      	movs	r3, #1
 80014b0:	2219      	movs	r2, #25
 80014b2:	21d2      	movs	r1, #210	@ 0xd2
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f002 fdc1 	bl	800403c <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 2g
        Data = 0x00;
 80014ba:	2300      	movs	r3, #0
 80014bc:	737b      	strb	r3, [r7, #13]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80014be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014c2:	9302      	str	r3, [sp, #8]
 80014c4:	2301      	movs	r3, #1
 80014c6:	9301      	str	r3, [sp, #4]
 80014c8:	f107 030d 	add.w	r3, r7, #13
 80014cc:	9300      	str	r3, [sp, #0]
 80014ce:	2301      	movs	r3, #1
 80014d0:	221c      	movs	r2, #28
 80014d2:	21d2      	movs	r1, #210	@ 0xd2
 80014d4:	6878      	ldr	r0, [r7, #4]
 80014d6:	f002 fdb1 	bl	800403c <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
        Data = 0x00;
 80014da:	2300      	movs	r3, #0
 80014dc:	737b      	strb	r3, [r7, #13]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80014de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014e2:	9302      	str	r3, [sp, #8]
 80014e4:	2301      	movs	r3, #1
 80014e6:	9301      	str	r3, [sp, #4]
 80014e8:	f107 030d 	add.w	r3, r7, #13
 80014ec:	9300      	str	r3, [sp, #0]
 80014ee:	2301      	movs	r3, #1
 80014f0:	221b      	movs	r2, #27
 80014f2:	21d2      	movs	r1, #210	@ 0xd2
 80014f4:	6878      	ldr	r0, [r7, #4]
 80014f6:	f002 fda1 	bl	800403c <HAL_I2C_Mem_Write>
        return 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	e000      	b.n	8001500 <MPU6050_Init+0xb4>
    }
    return 1;
 80014fe:	2301      	movs	r3, #1
}
 8001500:	4618      	mov	r0, r3
 8001502:	3710      	adds	r7, #16
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}

08001508 <MPU6050_Read_DMA>:
    MPU6050_Process_Data(DataStruct);

}

void MPU6050_Read_DMA(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b086      	sub	sp, #24
 800150c:	af02      	add	r7, sp, #8
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
	DataStruct->is_reading = 1u;
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	2201      	movs	r2, #1
 8001516:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
	HAL_StatusTypeDef ret = HAL_I2C_Mem_Read_DMA(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, I2C_MEMADD_SIZE_8BIT, DataStruct->mpu6050_raw, 14);
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	220e      	movs	r2, #14
 800151e:	9201      	str	r2, [sp, #4]
 8001520:	9300      	str	r3, [sp, #0]
 8001522:	2301      	movs	r3, #1
 8001524:	223b      	movs	r2, #59	@ 0x3b
 8001526:	21d2      	movs	r1, #210	@ 0xd2
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	f003 f8b3 	bl	8004694 <HAL_I2C_Mem_Read_DMA>
 800152e:	4603      	mov	r3, r0
 8001530:	73fb      	strb	r3, [r7, #15]
	//printf("DMA read state %d \r\n", (int)ret);
}
 8001532:	bf00      	nop
 8001534:	3710      	adds	r7, #16
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	0000      	movs	r0, r0
 800153c:	0000      	movs	r0, r0
	...

08001540 <MPU6050_Process_Data>:

void MPU6050_Process_Data(MPU6050_t *DataStruct)
{
 8001540:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001544:	b08c      	sub	sp, #48	@ 0x30
 8001546:	af00      	add	r7, sp, #0
 8001548:	6078      	str	r0, [r7, #4]
	uint8_t *raw = DataStruct->mpu6050_raw;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	627b      	str	r3, [r7, #36]	@ 0x24
	DataStruct->Accel_X_RAW = (int16_t)(raw[0] << 8 | raw[1]);
 800154e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	021b      	lsls	r3, r3, #8
 8001554:	b21a      	sxth	r2, r3
 8001556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001558:	3301      	adds	r3, #1
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	b21b      	sxth	r3, r3
 800155e:	4313      	orrs	r3, r2
 8001560:	b21a      	sxth	r2, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	81da      	strh	r2, [r3, #14]
	DataStruct->Accel_Y_RAW = (int16_t)(raw[2] << 8 | raw[3]);
 8001566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001568:	3302      	adds	r3, #2
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	021b      	lsls	r3, r3, #8
 800156e:	b21a      	sxth	r2, r3
 8001570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001572:	3303      	adds	r3, #3
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	b21b      	sxth	r3, r3
 8001578:	4313      	orrs	r3, r2
 800157a:	b21a      	sxth	r2, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	821a      	strh	r2, [r3, #16]
	DataStruct->Accel_Z_RAW = (int16_t)(raw[4] << 8 | raw[5]);
 8001580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001582:	3304      	adds	r3, #4
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	021b      	lsls	r3, r3, #8
 8001588:	b21a      	sxth	r2, r3
 800158a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800158c:	3305      	adds	r3, #5
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	b21b      	sxth	r3, r3
 8001592:	4313      	orrs	r3, r2
 8001594:	b21a      	sxth	r2, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	825a      	strh	r2, [r3, #18]
	int16_t temp = (int16_t)(raw[6] << 8 | raw[7]);
 800159a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800159c:	3306      	adds	r3, #6
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	021b      	lsls	r3, r3, #8
 80015a2:	b21a      	sxth	r2, r3
 80015a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a6:	3307      	adds	r3, #7
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	b21b      	sxth	r3, r3
 80015ac:	4313      	orrs	r3, r2
 80015ae:	847b      	strh	r3, [r7, #34]	@ 0x22
	DataStruct->Gyro_X_RAW = (int16_t)(raw[8] << 8 | raw[9]);
 80015b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015b2:	3308      	adds	r3, #8
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	021b      	lsls	r3, r3, #8
 80015b8:	b21a      	sxth	r2, r3
 80015ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015bc:	3309      	adds	r3, #9
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	4313      	orrs	r3, r2
 80015c4:	b21a      	sxth	r2, r3
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	861a      	strh	r2, [r3, #48]	@ 0x30
	DataStruct->Gyro_Y_RAW = (int16_t)(raw[10] << 8 | raw[11]);
 80015ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015cc:	330a      	adds	r3, #10
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	021b      	lsls	r3, r3, #8
 80015d2:	b21a      	sxth	r2, r3
 80015d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d6:	330b      	adds	r3, #11
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	b21b      	sxth	r3, r3
 80015dc:	4313      	orrs	r3, r2
 80015de:	b21a      	sxth	r2, r3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	865a      	strh	r2, [r3, #50]	@ 0x32
	DataStruct->Gyro_Z_RAW = (int16_t)(raw[12] << 8 | raw[13]);
 80015e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e6:	330c      	adds	r3, #12
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	021b      	lsls	r3, r3, #8
 80015ec:	b21a      	sxth	r2, r3
 80015ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f0:	330d      	adds	r3, #13
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	b21b      	sxth	r3, r3
 80015f6:	4313      	orrs	r3, r2
 80015f8:	b21a      	sxth	r2, r3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	869a      	strh	r2, [r3, #52]	@ 0x34

	DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001604:	4618      	mov	r0, r3
 8001606:	f7fe ff8d 	bl	8000524 <__aeabi_i2d>
 800160a:	f04f 0200 	mov.w	r2, #0
 800160e:	4bbe      	ldr	r3, [pc, #760]	@ (8001908 <MPU6050_Process_Data+0x3c8>)
 8001610:	f7ff f91c 	bl	800084c <__aeabi_ddiv>
 8001614:	4602      	mov	r2, r0
 8001616:	460b      	mov	r3, r1
 8001618:	6879      	ldr	r1, [r7, #4]
 800161a:	e9c1 2306 	strd	r2, r3, [r1, #24]
	DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001624:	4618      	mov	r0, r3
 8001626:	f7fe ff7d 	bl	8000524 <__aeabi_i2d>
 800162a:	f04f 0200 	mov.w	r2, #0
 800162e:	4bb6      	ldr	r3, [pc, #728]	@ (8001908 <MPU6050_Process_Data+0x3c8>)
 8001630:	f7ff f90c 	bl	800084c <__aeabi_ddiv>
 8001634:	4602      	mov	r2, r0
 8001636:	460b      	mov	r3, r1
 8001638:	6879      	ldr	r1, [r7, #4]
 800163a:	e9c1 2308 	strd	r2, r3, [r1, #32]
	DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001644:	4618      	mov	r0, r3
 8001646:	f7fe ff6d 	bl	8000524 <__aeabi_i2d>
 800164a:	f04f 0200 	mov.w	r2, #0
 800164e:	4bae      	ldr	r3, [pc, #696]	@ (8001908 <MPU6050_Process_Data+0x3c8>)
 8001650:	f7ff f8fc 	bl	800084c <__aeabi_ddiv>
 8001654:	4602      	mov	r2, r0
 8001656:	460b      	mov	r3, r1
 8001658:	6879      	ldr	r1, [r7, #4]
 800165a:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 800165e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8001662:	ee07 3a90 	vmov	s15, r3
 8001666:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800166a:	eddf 6aa8 	vldr	s13, [pc, #672]	@ 800190c <MPU6050_Process_Data+0x3cc>
 800166e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001672:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 8001910 <MPU6050_Process_Data+0x3d0>
 8001676:	ee77 7a87 	vadd.f32	s15, s15, s14
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
	DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8001686:	4618      	mov	r0, r3
 8001688:	f7fe ff4c 	bl	8000524 <__aeabi_i2d>
 800168c:	a39a      	add	r3, pc, #616	@ (adr r3, 80018f8 <MPU6050_Process_Data+0x3b8>)
 800168e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001692:	f7ff f8db 	bl	800084c <__aeabi_ddiv>
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	6879      	ldr	r1, [r7, #4]
 800169c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
	DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7fe ff3c 	bl	8000524 <__aeabi_i2d>
 80016ac:	a392      	add	r3, pc, #584	@ (adr r3, 80018f8 <MPU6050_Process_Data+0x3b8>)
 80016ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b2:	f7ff f8cb 	bl	800084c <__aeabi_ddiv>
 80016b6:	4602      	mov	r2, r0
 80016b8:	460b      	mov	r3, r1
 80016ba:	6879      	ldr	r1, [r7, #4]
 80016bc:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	@ 0x34
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7fe ff2c 	bl	8000524 <__aeabi_i2d>
 80016cc:	a38a      	add	r3, pc, #552	@ (adr r3, 80018f8 <MPU6050_Process_Data+0x3b8>)
 80016ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d2:	f7ff f8bb 	bl	800084c <__aeabi_ddiv>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	6879      	ldr	r1, [r7, #4]
 80016dc:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

	DataStruct->is_reading = 0u;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2200      	movs	r2, #0
 80016e4:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68

	// Kalman angle solve
	double dt = (double)(HAL_GetTick() - timer) / 1000;
 80016e8:	f001 fca8 	bl	800303c <HAL_GetTick>
 80016ec:	4602      	mov	r2, r0
 80016ee:	4b89      	ldr	r3, [pc, #548]	@ (8001914 <MPU6050_Process_Data+0x3d4>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	1ad3      	subs	r3, r2, r3
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7fe ff05 	bl	8000504 <__aeabi_ui2d>
 80016fa:	f04f 0200 	mov.w	r2, #0
 80016fe:	4b86      	ldr	r3, [pc, #536]	@ (8001918 <MPU6050_Process_Data+0x3d8>)
 8001700:	f7ff f8a4 	bl	800084c <__aeabi_ddiv>
 8001704:	4602      	mov	r2, r0
 8001706:	460b      	mov	r3, r1
 8001708:	e9c7 2306 	strd	r2, r3, [r7, #24]
	timer = HAL_GetTick();
 800170c:	f001 fc96 	bl	800303c <HAL_GetTick>
 8001710:	4603      	mov	r3, r0
 8001712:	4a80      	ldr	r2, [pc, #512]	@ (8001914 <MPU6050_Process_Data+0x3d4>)
 8001714:	6013      	str	r3, [r2, #0]
	double roll;
	double roll_sqrt = sqrt(
		DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800171c:	461a      	mov	r2, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001724:	fb03 f202 	mul.w	r2, r3, r2
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800172e:	4619      	mov	r1, r3
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001736:	fb01 f303 	mul.w	r3, r1, r3
 800173a:	4413      	add	r3, r2
	double roll_sqrt = sqrt(
 800173c:	4618      	mov	r0, r3
 800173e:	f7fe fef1 	bl	8000524 <__aeabi_i2d>
 8001742:	4602      	mov	r2, r0
 8001744:	460b      	mov	r3, r1
 8001746:	ec43 2b10 	vmov	d0, r2, r3
 800174a:	f00d fc33 	bl	800efb4 <sqrt>
 800174e:	ed87 0b04 	vstr	d0, [r7, #16]
	if (roll_sqrt != 0.0)
 8001752:	f04f 0200 	mov.w	r2, #0
 8001756:	f04f 0300 	mov.w	r3, #0
 800175a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800175e:	f7ff f9b3 	bl	8000ac8 <__aeabi_dcmpeq>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d11f      	bne.n	80017a8 <MPU6050_Process_Data+0x268>
	{
		roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800176e:	4618      	mov	r0, r3
 8001770:	f7fe fed8 	bl	8000524 <__aeabi_i2d>
 8001774:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001778:	f7ff f868 	bl	800084c <__aeabi_ddiv>
 800177c:	4602      	mov	r2, r0
 800177e:	460b      	mov	r3, r1
 8001780:	ec43 2b17 	vmov	d7, r2, r3
 8001784:	eeb0 0a47 	vmov.f32	s0, s14
 8001788:	eef0 0a67 	vmov.f32	s1, s15
 800178c:	f00d fc40 	bl	800f010 <atan>
 8001790:	ec51 0b10 	vmov	r0, r1, d0
 8001794:	a35a      	add	r3, pc, #360	@ (adr r3, 8001900 <MPU6050_Process_Data+0x3c0>)
 8001796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800179a:	f7fe ff2d 	bl	80005f8 <__aeabi_dmul>
 800179e:	4602      	mov	r2, r0
 80017a0:	460b      	mov	r3, r1
 80017a2:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 80017a6:	e005      	b.n	80017b4 <MPU6050_Process_Data+0x274>
	}
	else
	{
		roll = 0.0;
 80017a8:	f04f 0200 	mov.w	r2, #0
 80017ac:	f04f 0300 	mov.w	r3, #0
 80017b0:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	}
	double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80017ba:	425b      	negs	r3, r3
 80017bc:	4618      	mov	r0, r3
 80017be:	f7fe feb1 	bl	8000524 <__aeabi_i2d>
 80017c2:	4682      	mov	sl, r0
 80017c4:	468b      	mov	fp, r1
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7fe fea9 	bl	8000524 <__aeabi_i2d>
 80017d2:	4602      	mov	r2, r0
 80017d4:	460b      	mov	r3, r1
 80017d6:	ec43 2b11 	vmov	d1, r2, r3
 80017da:	ec4b ab10 	vmov	d0, sl, fp
 80017de:	f00d fbe7 	bl	800efb0 <atan2>
 80017e2:	ec51 0b10 	vmov	r0, r1, d0
 80017e6:	a346      	add	r3, pc, #280	@ (adr r3, 8001900 <MPU6050_Process_Data+0x3c0>)
 80017e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ec:	f7fe ff04 	bl	80005f8 <__aeabi_dmul>
 80017f0:	4602      	mov	r2, r0
 80017f2:	460b      	mov	r3, r1
 80017f4:	e9c7 2302 	strd	r2, r3, [r7, #8]
	if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 80017f8:	f04f 0200 	mov.w	r2, #0
 80017fc:	4b47      	ldr	r3, [pc, #284]	@ (800191c <MPU6050_Process_Data+0x3dc>)
 80017fe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001802:	f7ff f96b 	bl	8000adc <__aeabi_dcmplt>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d00a      	beq.n	8001822 <MPU6050_Process_Data+0x2e2>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 8001812:	f04f 0200 	mov.w	r2, #0
 8001816:	4b42      	ldr	r3, [pc, #264]	@ (8001920 <MPU6050_Process_Data+0x3e0>)
 8001818:	f7ff f97e 	bl	8000b18 <__aeabi_dcmpgt>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d114      	bne.n	800184c <MPU6050_Process_Data+0x30c>
 8001822:	f04f 0200 	mov.w	r2, #0
 8001826:	4b3e      	ldr	r3, [pc, #248]	@ (8001920 <MPU6050_Process_Data+0x3e0>)
 8001828:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800182c:	f7ff f974 	bl	8000b18 <__aeabi_dcmpgt>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d015      	beq.n	8001862 <MPU6050_Process_Data+0x322>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 800183c:	f04f 0200 	mov.w	r2, #0
 8001840:	4b36      	ldr	r3, [pc, #216]	@ (800191c <MPU6050_Process_Data+0x3dc>)
 8001842:	f7ff f94b 	bl	8000adc <__aeabi_dcmplt>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d00a      	beq.n	8001862 <MPU6050_Process_Data+0x322>
	{
		KalmanY.angle = pitch;
 800184c:	4935      	ldr	r1, [pc, #212]	@ (8001924 <MPU6050_Process_Data+0x3e4>)
 800184e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001852:	e9c1 2306 	strd	r2, r3, [r1, #24]
		DataStruct->KalmanAngleY = pitch;
 8001856:	6879      	ldr	r1, [r7, #4]
 8001858:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800185c:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
 8001860:	e014      	b.n	800188c <MPU6050_Process_Data+0x34c>
	}
	else
	{
		DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	ed93 7b10 	vldr	d7, [r3, #64]	@ 0x40
 8001868:	ed97 2b06 	vldr	d2, [r7, #24]
 800186c:	eeb0 1a47 	vmov.f32	s2, s14
 8001870:	eef0 1a67 	vmov.f32	s3, s15
 8001874:	ed97 0b02 	vldr	d0, [r7, #8]
 8001878:	482a      	ldr	r0, [pc, #168]	@ (8001924 <MPU6050_Process_Data+0x3e4>)
 800187a:	f000 f857 	bl	800192c <Kalman_getAngle>
 800187e:	eeb0 7a40 	vmov.f32	s14, s0
 8001882:	eef0 7a60 	vmov.f32	s15, s1
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	ed83 7b18 	vstr	d7, [r3, #96]	@ 0x60
	}
	if (fabs(DataStruct->KalmanAngleY) > 90)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8001892:	4690      	mov	r8, r2
 8001894:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8001898:	f04f 0200 	mov.w	r2, #0
 800189c:	4b20      	ldr	r3, [pc, #128]	@ (8001920 <MPU6050_Process_Data+0x3e0>)
 800189e:	4640      	mov	r0, r8
 80018a0:	4649      	mov	r1, r9
 80018a2:	f7ff f939 	bl	8000b18 <__aeabi_dcmpgt>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d008      	beq.n	80018be <MPU6050_Process_Data+0x37e>
		DataStruct->Gx = -DataStruct->Gx;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80018b2:	4614      	mov	r4, r2
 80018b4:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	e9c3 450e 	strd	r4, r5, [r3, #56]	@ 0x38
	DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	ed93 7b0e 	vldr	d7, [r3, #56]	@ 0x38
 80018c4:	ed97 2b06 	vldr	d2, [r7, #24]
 80018c8:	eeb0 1a47 	vmov.f32	s2, s14
 80018cc:	eef0 1a67 	vmov.f32	s3, s15
 80018d0:	ed97 0b0a 	vldr	d0, [r7, #40]	@ 0x28
 80018d4:	4814      	ldr	r0, [pc, #80]	@ (8001928 <MPU6050_Process_Data+0x3e8>)
 80018d6:	f000 f829 	bl	800192c <Kalman_getAngle>
 80018da:	eeb0 7a40 	vmov.f32	s14, s0
 80018de:	eef0 7a60 	vmov.f32	s15, s1
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	ed83 7b16 	vstr	d7, [r3, #88]	@ 0x58
}
 80018e8:	bf00      	nop
 80018ea:	3730      	adds	r7, #48	@ 0x30
 80018ec:	46bd      	mov	sp, r7
 80018ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018f2:	bf00      	nop
 80018f4:	f3af 8000 	nop.w
 80018f8:	00000000 	.word	0x00000000
 80018fc:	40606000 	.word	0x40606000
 8001900:	1a63c1f8 	.word	0x1a63c1f8
 8001904:	404ca5dc 	.word	0x404ca5dc
 8001908:	40d00000 	.word	0x40d00000
 800190c:	43aa0000 	.word	0x43aa0000
 8001910:	42121eb8 	.word	0x42121eb8
 8001914:	200002ec 	.word	0x200002ec
 8001918:	408f4000 	.word	0x408f4000
 800191c:	c0568000 	.word	0xc0568000
 8001920:	40568000 	.word	0x40568000
 8001924:	20000048 	.word	0x20000048
 8001928:	20000000 	.word	0x20000000

0800192c <Kalman_getAngle>:
double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 800192c:	b5b0      	push	{r4, r5, r7, lr}
 800192e:	b096      	sub	sp, #88	@ 0x58
 8001930:	af00      	add	r7, sp, #0
 8001932:	61f8      	str	r0, [r7, #28]
 8001934:	ed87 0b04 	vstr	d0, [r7, #16]
 8001938:	ed87 1b02 	vstr	d1, [r7, #8]
 800193c:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8001940:	69fb      	ldr	r3, [r7, #28]
 8001942:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001946:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800194a:	f7fe fc9d 	bl	8000288 <__aeabi_dsub>
 800194e:	4602      	mov	r2, r0
 8001950:	460b      	mov	r3, r1
 8001952:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    Kalman->angle += dt * rate;
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800195c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001960:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001964:	f7fe fe48 	bl	80005f8 <__aeabi_dmul>
 8001968:	4602      	mov	r2, r0
 800196a:	460b      	mov	r3, r1
 800196c:	4620      	mov	r0, r4
 800196e:	4629      	mov	r1, r5
 8001970:	f7fe fc8c 	bl	800028c <__adddf3>
 8001974:	4602      	mov	r2, r0
 8001976:	460b      	mov	r3, r1
 8001978:	69f9      	ldr	r1, [r7, #28]
 800197a:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800198a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800198e:	f7fe fe33 	bl	80005f8 <__aeabi_dmul>
 8001992:	4602      	mov	r2, r0
 8001994:	460b      	mov	r3, r1
 8001996:	4610      	mov	r0, r2
 8001998:	4619      	mov	r1, r3
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80019a0:	f7fe fc72 	bl	8000288 <__aeabi_dsub>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	4610      	mov	r0, r2
 80019aa:	4619      	mov	r1, r3
 80019ac:	69fb      	ldr	r3, [r7, #28]
 80019ae:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80019b2:	f7fe fc69 	bl	8000288 <__aeabi_dsub>
 80019b6:	4602      	mov	r2, r0
 80019b8:	460b      	mov	r3, r1
 80019ba:	4610      	mov	r0, r2
 80019bc:	4619      	mov	r1, r3
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c4:	f7fe fc62 	bl	800028c <__adddf3>
 80019c8:	4602      	mov	r2, r0
 80019ca:	460b      	mov	r3, r1
 80019cc:	4610      	mov	r0, r2
 80019ce:	4619      	mov	r1, r3
 80019d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80019d4:	f7fe fe10 	bl	80005f8 <__aeabi_dmul>
 80019d8:	4602      	mov	r2, r0
 80019da:	460b      	mov	r3, r1
 80019dc:	4620      	mov	r0, r4
 80019de:	4629      	mov	r1, r5
 80019e0:	f7fe fc54 	bl	800028c <__adddf3>
 80019e4:	4602      	mov	r2, r0
 80019e6:	460b      	mov	r3, r1
 80019e8:	69f9      	ldr	r1, [r7, #28]
 80019ea:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 80019ee:	69fb      	ldr	r3, [r7, #28]
 80019f0:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 80019fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80019fe:	f7fe fdfb 	bl	80005f8 <__aeabi_dmul>
 8001a02:	4602      	mov	r2, r0
 8001a04:	460b      	mov	r3, r1
 8001a06:	4620      	mov	r0, r4
 8001a08:	4629      	mov	r1, r5
 8001a0a:	f7fe fc3d 	bl	8000288 <__aeabi_dsub>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	69f9      	ldr	r1, [r7, #28]
 8001a14:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8001a24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001a28:	f7fe fde6 	bl	80005f8 <__aeabi_dmul>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	460b      	mov	r3, r1
 8001a30:	4620      	mov	r0, r4
 8001a32:	4629      	mov	r1, r5
 8001a34:	f7fe fc28 	bl	8000288 <__aeabi_dsub>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	69f9      	ldr	r1, [r7, #28]
 8001a3e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001a4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001a52:	f7fe fdd1 	bl	80005f8 <__aeabi_dmul>
 8001a56:	4602      	mov	r2, r0
 8001a58:	460b      	mov	r3, r1
 8001a5a:	4620      	mov	r0, r4
 8001a5c:	4629      	mov	r1, r5
 8001a5e:	f7fe fc15 	bl	800028c <__adddf3>
 8001a62:	4602      	mov	r2, r0
 8001a64:	460b      	mov	r3, r1
 8001a66:	69f9      	ldr	r1, [r7, #28]
 8001a68:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8001a6c:	69fb      	ldr	r3, [r7, #28]
 8001a6e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001a78:	f7fe fc08 	bl	800028c <__adddf3>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	460b      	mov	r3, r1
 8001a80:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8001a84:	69fb      	ldr	r3, [r7, #28]
 8001a86:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8001a8a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001a8e:	f7fe fedd 	bl	800084c <__aeabi_ddiv>
 8001a92:	4602      	mov	r2, r0
 8001a94:	460b      	mov	r3, r1
 8001a96:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8001aa0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001aa4:	f7fe fed2 	bl	800084c <__aeabi_ddiv>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	460b      	mov	r3, r1
 8001aac:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double y = newAngle - Kalman->angle;
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001ab6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001aba:	f7fe fbe5 	bl	8000288 <__aeabi_dsub>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += K[0] * y;
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001acc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001ad0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001ad4:	f7fe fd90 	bl	80005f8 <__aeabi_dmul>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	460b      	mov	r3, r1
 8001adc:	4620      	mov	r0, r4
 8001ade:	4629      	mov	r1, r5
 8001ae0:	f7fe fbd4 	bl	800028c <__adddf3>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	69f9      	ldr	r1, [r7, #28]
 8001aea:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8001af4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001af8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001afc:	f7fe fd7c 	bl	80005f8 <__aeabi_dmul>
 8001b00:	4602      	mov	r2, r0
 8001b02:	460b      	mov	r3, r1
 8001b04:	4620      	mov	r0, r4
 8001b06:	4629      	mov	r1, r5
 8001b08:	f7fe fbc0 	bl	800028c <__adddf3>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	460b      	mov	r3, r1
 8001b10:	69f9      	ldr	r1, [r7, #28]
 8001b12:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8001b16:	69fb      	ldr	r3, [r7, #28]
 8001b18:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001b1c:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double P01_temp = Kalman->P[0][1];
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8001b26:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8001b30:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b34:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001b38:	f7fe fd5e 	bl	80005f8 <__aeabi_dmul>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	460b      	mov	r3, r1
 8001b40:	4620      	mov	r0, r4
 8001b42:	4629      	mov	r1, r5
 8001b44:	f7fe fba0 	bl	8000288 <__aeabi_dsub>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	460b      	mov	r3, r1
 8001b4c:	69f9      	ldr	r1, [r7, #28]
 8001b4e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8001b58:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b5c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001b60:	f7fe fd4a 	bl	80005f8 <__aeabi_dmul>
 8001b64:	4602      	mov	r2, r0
 8001b66:	460b      	mov	r3, r1
 8001b68:	4620      	mov	r0, r4
 8001b6a:	4629      	mov	r1, r5
 8001b6c:	f7fe fb8c 	bl	8000288 <__aeabi_dsub>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	69f9      	ldr	r1, [r7, #28]
 8001b76:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8001b80:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001b84:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001b88:	f7fe fd36 	bl	80005f8 <__aeabi_dmul>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	460b      	mov	r3, r1
 8001b90:	4620      	mov	r0, r4
 8001b92:	4629      	mov	r1, r5
 8001b94:	f7fe fb78 	bl	8000288 <__aeabi_dsub>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	69f9      	ldr	r1, [r7, #28]
 8001b9e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8001ba8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001bac:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001bb0:	f7fe fd22 	bl	80005f8 <__aeabi_dmul>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	4620      	mov	r0, r4
 8001bba:	4629      	mov	r1, r5
 8001bbc:	f7fe fb64 	bl	8000288 <__aeabi_dsub>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	69f9      	ldr	r1, [r7, #28]
 8001bc6:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001bd0:	ec43 2b17 	vmov	d7, r2, r3
};
 8001bd4:	eeb0 0a47 	vmov.f32	s0, s14
 8001bd8:	eef0 0a67 	vmov.f32	s1, s15
 8001bdc:	3758      	adds	r7, #88	@ 0x58
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bdb0      	pop	{r4, r5, r7, pc}

08001be2 <width>:
SSD1306_Geometry display_geometry = SSD1306_GEOMETRY;

//
//  Get a width and height screen size
//
static const uint16_t width(void)  { return SSD1306_WIDTH; };
 8001be2:	b480      	push	{r7}
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	2380      	movs	r3, #128	@ 0x80
 8001be8:	4618      	mov	r0, r3
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr

08001bf2 <height>:
static const uint16_t height(void)  { return SSD1306_HEIGHT; };
 8001bf2:	b480      	push	{r7}
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	2320      	movs	r3, #32
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr

08001c02 <ssd1306_GetWidth>:

uint16_t ssd1306_GetWidth(void)
{
 8001c02:	b480      	push	{r7}
 8001c04:	af00      	add	r7, sp, #0
  return SSD1306_WIDTH;
 8001c06:	2380      	movs	r3, #128	@ 0x80
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr

08001c12 <ssd1306_GetHeight>:

uint16_t ssd1306_GetHeight(void)
{
 8001c12:	b480      	push	{r7}
 8001c14:	af00      	add	r7, sp, #0
  return SSD1306_HEIGHT;
 8001c16:	2320      	movs	r3, #32
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
	...

08001c24 <ssd1306_Init>:
  SSD1306.Color = color;
}

//  Initialize the oled screen
uint8_t ssd1306_Init(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* Check if LCD connected to I2C */
  if (HAL_I2C_IsDeviceReady(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 5, 1000) != HAL_OK)
 8001c28:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c2c:	2205      	movs	r2, #5
 8001c2e:	2178      	movs	r1, #120	@ 0x78
 8001c30:	4847      	ldr	r0, [pc, #284]	@ (8001d50 <ssd1306_Init+0x12c>)
 8001c32:	f002 febf 	bl	80049b4 <HAL_I2C_IsDeviceReady>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d004      	beq.n	8001c46 <ssd1306_Init+0x22>
  {
    SSD1306.Initialized = 0;
 8001c3c:	4b45      	ldr	r3, [pc, #276]	@ (8001d54 <ssd1306_Init+0x130>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	719a      	strb	r2, [r3, #6]
    /* Return false */
    return 0;
 8001c42:	2300      	movs	r3, #0
 8001c44:	e082      	b.n	8001d4c <ssd1306_Init+0x128>
  }

  // Wait for the screen to boot
  HAL_Delay(100);
 8001c46:	2064      	movs	r0, #100	@ 0x64
 8001c48:	f001 fa04 	bl	8003054 <HAL_Delay>

  /* Init LCD */
  ssd1306_WriteCommand(DISPLAYOFF);
 8001c4c:	20ae      	movs	r0, #174	@ 0xae
 8001c4e:	f000 f9d5 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(SETDISPLAYCLOCKDIV);
 8001c52:	20d5      	movs	r0, #213	@ 0xd5
 8001c54:	f000 f9d2 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(0xF0); // Increase speed of the display max ~96Hz
 8001c58:	20f0      	movs	r0, #240	@ 0xf0
 8001c5a:	f000 f9cf 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(SETMULTIPLEX);
 8001c5e:	20a8      	movs	r0, #168	@ 0xa8
 8001c60:	f000 f9cc 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(height() - 1);
 8001c64:	f7ff ffc5 	bl	8001bf2 <height>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	3b01      	subs	r3, #1
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	4618      	mov	r0, r3
 8001c72:	f000 f9c3 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(SETDISPLAYOFFSET);
 8001c76:	20d3      	movs	r0, #211	@ 0xd3
 8001c78:	f000 f9c0 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(0x00);
 8001c7c:	2000      	movs	r0, #0
 8001c7e:	f000 f9bd 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(SETSTARTLINE);
 8001c82:	2040      	movs	r0, #64	@ 0x40
 8001c84:	f000 f9ba 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(CHARGEPUMP);
 8001c88:	208d      	movs	r0, #141	@ 0x8d
 8001c8a:	f000 f9b7 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(0x14);
 8001c8e:	2014      	movs	r0, #20
 8001c90:	f000 f9b4 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(MEMORYMODE);
 8001c94:	2020      	movs	r0, #32
 8001c96:	f000 f9b1 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(0x00);
 8001c9a:	2000      	movs	r0, #0
 8001c9c:	f000 f9ae 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(SEGREMAP);
 8001ca0:	20a0      	movs	r0, #160	@ 0xa0
 8001ca2:	f000 f9ab 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(COMSCANINC);
 8001ca6:	20c0      	movs	r0, #192	@ 0xc0
 8001ca8:	f000 f9a8 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(SETCOMPINS);
 8001cac:	20da      	movs	r0, #218	@ 0xda
 8001cae:	f000 f9a5 	bl	8001ffc <ssd1306_WriteCommand>

  if (display_geometry == GEOMETRY_128_64)
 8001cb2:	4b29      	ldr	r3, [pc, #164]	@ (8001d58 <ssd1306_Init+0x134>)
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d103      	bne.n	8001cc2 <ssd1306_Init+0x9e>
  {
    ssd1306_WriteCommand(0x12);
 8001cba:	2012      	movs	r0, #18
 8001cbc:	f000 f99e 	bl	8001ffc <ssd1306_WriteCommand>
 8001cc0:	e006      	b.n	8001cd0 <ssd1306_Init+0xac>
  }
  else if (display_geometry == GEOMETRY_128_32)
 8001cc2:	4b25      	ldr	r3, [pc, #148]	@ (8001d58 <ssd1306_Init+0x134>)
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d102      	bne.n	8001cd0 <ssd1306_Init+0xac>
  {
    ssd1306_WriteCommand(0x02);
 8001cca:	2002      	movs	r0, #2
 8001ccc:	f000 f996 	bl	8001ffc <ssd1306_WriteCommand>
  }

  ssd1306_WriteCommand(SETCONTRAST);
 8001cd0:	2081      	movs	r0, #129	@ 0x81
 8001cd2:	f000 f993 	bl	8001ffc <ssd1306_WriteCommand>

  if (display_geometry == GEOMETRY_128_64)
 8001cd6:	4b20      	ldr	r3, [pc, #128]	@ (8001d58 <ssd1306_Init+0x134>)
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d103      	bne.n	8001ce6 <ssd1306_Init+0xc2>
  {
    ssd1306_WriteCommand(0xCF);
 8001cde:	20cf      	movs	r0, #207	@ 0xcf
 8001ce0:	f000 f98c 	bl	8001ffc <ssd1306_WriteCommand>
 8001ce4:	e006      	b.n	8001cf4 <ssd1306_Init+0xd0>
  }
  else if (display_geometry == GEOMETRY_128_32)
 8001ce6:	4b1c      	ldr	r3, [pc, #112]	@ (8001d58 <ssd1306_Init+0x134>)
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d102      	bne.n	8001cf4 <ssd1306_Init+0xd0>
  {
    ssd1306_WriteCommand(0x8F);
 8001cee:	208f      	movs	r0, #143	@ 0x8f
 8001cf0:	f000 f984 	bl	8001ffc <ssd1306_WriteCommand>
  }

  ssd1306_WriteCommand(SETPRECHARGE);
 8001cf4:	20d9      	movs	r0, #217	@ 0xd9
 8001cf6:	f000 f981 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(0xF1);
 8001cfa:	20f1      	movs	r0, #241	@ 0xf1
 8001cfc:	f000 f97e 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(SETVCOMDETECT); //0xDB, (additionally needed to lower the contrast)
 8001d00:	20db      	movs	r0, #219	@ 0xdb
 8001d02:	f000 f97b 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(0x40);          //0x40 default, to lower the contrast, put 0
 8001d06:	2040      	movs	r0, #64	@ 0x40
 8001d08:	f000 f978 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(DISPLAYALLON_RESUME);
 8001d0c:	20a4      	movs	r0, #164	@ 0xa4
 8001d0e:	f000 f975 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(NORMALDISPLAY);
 8001d12:	20a6      	movs	r0, #166	@ 0xa6
 8001d14:	f000 f972 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(0x2e);            // stop scroll
 8001d18:	202e      	movs	r0, #46	@ 0x2e
 8001d1a:	f000 f96f 	bl	8001ffc <ssd1306_WriteCommand>
  ssd1306_WriteCommand(DISPLAYON);
 8001d1e:	20af      	movs	r0, #175	@ 0xaf
 8001d20:	f000 f96c 	bl	8001ffc <ssd1306_WriteCommand>

  // Set default values for screen object
  SSD1306.CurrentX = 0;
 8001d24:	4b0b      	ldr	r3, [pc, #44]	@ (8001d54 <ssd1306_Init+0x130>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	801a      	strh	r2, [r3, #0]
  SSD1306.CurrentY = 0;
 8001d2a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d54 <ssd1306_Init+0x130>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	805a      	strh	r2, [r3, #2]
  SSD1306.Color = Black;
 8001d30:	4b08      	ldr	r3, [pc, #32]	@ (8001d54 <ssd1306_Init+0x130>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	715a      	strb	r2, [r3, #5]
  SSD1306.Inverted = 1;
 8001d36:	4b07      	ldr	r3, [pc, #28]	@ (8001d54 <ssd1306_Init+0x130>)
 8001d38:	2201      	movs	r2, #1
 8001d3a:	711a      	strb	r2, [r3, #4]
  // Clear screen
  ssd1306_Clear();
 8001d3c:	f000 f952 	bl	8001fe4 <ssd1306_Clear>

  // Continuous Update on
  ssd1306_ContUpdateEnable();

  // Flush buffer to screen
  ssd1306_UpdateScreen();
 8001d40:	f000 f98c 	bl	800205c <ssd1306_UpdateScreen>

  SSD1306.Initialized = 1;
 8001d44:	4b03      	ldr	r3, [pc, #12]	@ (8001d54 <ssd1306_Init+0x130>)
 8001d46:	2201      	movs	r2, #1
 8001d48:	719a      	strb	r2, [r3, #6]


  /* Return OK */
  return 1;
 8001d4a:	2301      	movs	r3, #1
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	20000518 	.word	0x20000518
 8001d54:	200002f0 	.word	0x200002f0
 8001d58:	20000098 	.word	0x20000098

08001d5c <ssd1306_DrawPixel>:
//  X => X Coordinate
//  Y => Y Coordinate
//  color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y)
{
 8001d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d5e:	b085      	sub	sp, #20
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	460a      	mov	r2, r1
 8001d66:	71fb      	strb	r3, [r7, #7]
 8001d68:	4613      	mov	r3, r2
 8001d6a:	71bb      	strb	r3, [r7, #6]
  SSD1306_COLOR color = SSD1306.Color;
 8001d6c:	4b34      	ldr	r3, [pc, #208]	@ (8001e40 <ssd1306_DrawPixel+0xe4>)
 8001d6e:	795b      	ldrb	r3, [r3, #5]
 8001d70:	73fb      	strb	r3, [r7, #15]

  if (x >= ssd1306_GetWidth() || y >= ssd1306_GetHeight())
 8001d72:	79fb      	ldrb	r3, [r7, #7]
 8001d74:	b29c      	uxth	r4, r3
 8001d76:	f7ff ff44 	bl	8001c02 <ssd1306_GetWidth>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	429c      	cmp	r4, r3
 8001d7e:	d25a      	bcs.n	8001e36 <ssd1306_DrawPixel+0xda>
 8001d80:	79bb      	ldrb	r3, [r7, #6]
 8001d82:	b29c      	uxth	r4, r3
 8001d84:	f7ff ff45 	bl	8001c12 <ssd1306_GetHeight>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	429c      	cmp	r4, r3
 8001d8c:	d253      	bcs.n	8001e36 <ssd1306_DrawPixel+0xda>
    // Don't write outside the buffer
    return;
  }

  // Check if pixel should be inverted
  if (SSD1306.Inverted)
 8001d8e:	4b2c      	ldr	r3, [pc, #176]	@ (8001e40 <ssd1306_DrawPixel+0xe4>)
 8001d90:	791b      	ldrb	r3, [r3, #4]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d006      	beq.n	8001da4 <ssd1306_DrawPixel+0x48>
  {
    color = (SSD1306_COLOR) !color;
 8001d96:	7bfb      	ldrb	r3, [r7, #15]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	bf0c      	ite	eq
 8001d9c:	2301      	moveq	r3, #1
 8001d9e:	2300      	movne	r3, #0
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	73fb      	strb	r3, [r7, #15]
  }

  // Draw in the right color
  if (color == White)
 8001da4:	7bfb      	ldrb	r3, [r7, #15]
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d121      	bne.n	8001dee <ssd1306_DrawPixel+0x92>
  {
    SSD1306_Buffer[x + (y / 8) * width()] |= 1 << (y % 8);
 8001daa:	79fc      	ldrb	r4, [r7, #7]
 8001dac:	79bb      	ldrb	r3, [r7, #6]
 8001dae:	08db      	lsrs	r3, r3, #3
 8001db0:	b2dd      	uxtb	r5, r3
 8001db2:	462e      	mov	r6, r5
 8001db4:	f7ff ff15 	bl	8001be2 <width>
 8001db8:	4603      	mov	r3, r0
 8001dba:	4618      	mov	r0, r3
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	fb06 f303 	mul.w	r3, r6, r3
 8001dc2:	4423      	add	r3, r4
 8001dc4:	4a1f      	ldr	r2, [pc, #124]	@ (8001e44 <ssd1306_DrawPixel+0xe8>)
 8001dc6:	5cd3      	ldrb	r3, [r2, r3]
 8001dc8:	b25a      	sxtb	r2, r3
 8001dca:	79bb      	ldrb	r3, [r7, #6]
 8001dcc:	f003 0307 	and.w	r3, r3, #7
 8001dd0:	2101      	movs	r1, #1
 8001dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd6:	b25b      	sxtb	r3, r3
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	b259      	sxtb	r1, r3
 8001ddc:	79fa      	ldrb	r2, [r7, #7]
 8001dde:	462b      	mov	r3, r5
 8001de0:	fb00 f303 	mul.w	r3, r0, r3
 8001de4:	4413      	add	r3, r2
 8001de6:	b2c9      	uxtb	r1, r1
 8001de8:	4a16      	ldr	r2, [pc, #88]	@ (8001e44 <ssd1306_DrawPixel+0xe8>)
 8001dea:	54d1      	strb	r1, [r2, r3]
 8001dec:	e024      	b.n	8001e38 <ssd1306_DrawPixel+0xdc>
  }
  else
  {
    SSD1306_Buffer[x + (y / 8) * width()] &= ~(1 << (y % 8));
 8001dee:	79fc      	ldrb	r4, [r7, #7]
 8001df0:	79bb      	ldrb	r3, [r7, #6]
 8001df2:	08db      	lsrs	r3, r3, #3
 8001df4:	b2dd      	uxtb	r5, r3
 8001df6:	462e      	mov	r6, r5
 8001df8:	f7ff fef3 	bl	8001be2 <width>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	4618      	mov	r0, r3
 8001e00:	4603      	mov	r3, r0
 8001e02:	fb06 f303 	mul.w	r3, r6, r3
 8001e06:	4423      	add	r3, r4
 8001e08:	4a0e      	ldr	r2, [pc, #56]	@ (8001e44 <ssd1306_DrawPixel+0xe8>)
 8001e0a:	5cd3      	ldrb	r3, [r2, r3]
 8001e0c:	b25a      	sxtb	r2, r3
 8001e0e:	79bb      	ldrb	r3, [r7, #6]
 8001e10:	f003 0307 	and.w	r3, r3, #7
 8001e14:	2101      	movs	r1, #1
 8001e16:	fa01 f303 	lsl.w	r3, r1, r3
 8001e1a:	b25b      	sxtb	r3, r3
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	b25b      	sxtb	r3, r3
 8001e20:	4013      	ands	r3, r2
 8001e22:	b259      	sxtb	r1, r3
 8001e24:	79fa      	ldrb	r2, [r7, #7]
 8001e26:	462b      	mov	r3, r5
 8001e28:	fb00 f303 	mul.w	r3, r0, r3
 8001e2c:	4413      	add	r3, r2
 8001e2e:	b2c9      	uxtb	r1, r1
 8001e30:	4a04      	ldr	r2, [pc, #16]	@ (8001e44 <ssd1306_DrawPixel+0xe8>)
 8001e32:	54d1      	strb	r1, [r2, r3]
 8001e34:	e000      	b.n	8001e38 <ssd1306_DrawPixel+0xdc>
    return;
 8001e36:	bf00      	nop
  }
}
 8001e38:	3714      	adds	r7, #20
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	200002f0 	.word	0x200002f0
 8001e44:	200002f8 	.word	0x200002f8

08001e48 <ssd1306_WriteChar>:
    pY += 8;
  }
}

char ssd1306_WriteChar(char ch, FontDef Font)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b088      	sub	sp, #32
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	1d3b      	adds	r3, r7, #4
 8001e50:	e883 0006 	stmia.w	r3, {r1, r2}
 8001e54:	4603      	mov	r3, r0
 8001e56:	73fb      	strb	r3, [r7, #15]
  uint32_t i, b, j;

  // Check remaining space on current line
  if (width() <= (SSD1306.CurrentX + Font.FontWidth) ||
 8001e58:	f7ff fec3 	bl	8001be2 <width>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	461a      	mov	r2, r3
 8001e60:	4b40      	ldr	r3, [pc, #256]	@ (8001f64 <ssd1306_WriteChar+0x11c>)
 8001e62:	881b      	ldrh	r3, [r3, #0]
 8001e64:	4619      	mov	r1, r3
 8001e66:	793b      	ldrb	r3, [r7, #4]
 8001e68:	440b      	add	r3, r1
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	dd0a      	ble.n	8001e84 <ssd1306_WriteChar+0x3c>
    height() <= (SSD1306.CurrentY + Font.FontHeight))
 8001e6e:	f7ff fec0 	bl	8001bf2 <height>
 8001e72:	4603      	mov	r3, r0
 8001e74:	461a      	mov	r2, r3
 8001e76:	4b3b      	ldr	r3, [pc, #236]	@ (8001f64 <ssd1306_WriteChar+0x11c>)
 8001e78:	885b      	ldrh	r3, [r3, #2]
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	797b      	ldrb	r3, [r7, #5]
 8001e7e:	440b      	add	r3, r1
  if (width() <= (SSD1306.CurrentX + Font.FontWidth) ||
 8001e80:	429a      	cmp	r2, r3
 8001e82:	dc01      	bgt.n	8001e88 <ssd1306_WriteChar+0x40>
  {
    // Not enough space on current line
    return 0;
 8001e84:	2300      	movs	r3, #0
 8001e86:	e069      	b.n	8001f5c <ssd1306_WriteChar+0x114>
  }

  // Use the font to write
  for (i = 0; i < Font.FontHeight; i++)
 8001e88:	2300      	movs	r3, #0
 8001e8a:	61fb      	str	r3, [r7, #28]
 8001e8c:	e059      	b.n	8001f42 <ssd1306_WriteChar+0xfa>
  {
    b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001e8e:	68ba      	ldr	r2, [r7, #8]
 8001e90:	7bfb      	ldrb	r3, [r7, #15]
 8001e92:	3b20      	subs	r3, #32
 8001e94:	7979      	ldrb	r1, [r7, #5]
 8001e96:	fb01 f303 	mul.w	r3, r1, r3
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	69fb      	ldr	r3, [r7, #28]
 8001e9e:	440b      	add	r3, r1
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	4413      	add	r3, r2
 8001ea4:	881b      	ldrh	r3, [r3, #0]
 8001ea6:	617b      	str	r3, [r7, #20]
    for (j = 0; j < Font.FontWidth; j++)
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	61bb      	str	r3, [r7, #24]
 8001eac:	e041      	b.n	8001f32 <ssd1306_WriteChar+0xea>
    {
      if ((b << j) & 0x8000)
 8001eae:	697a      	ldr	r2, [r7, #20]
 8001eb0:	69bb      	ldr	r3, [r7, #24]
 8001eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d011      	beq.n	8001ee2 <ssd1306_WriteChar+0x9a>
      {
        ssd1306_DrawPixel(SSD1306.CurrentX + j, SSD1306.CurrentY + i);
 8001ebe:	4b29      	ldr	r3, [pc, #164]	@ (8001f64 <ssd1306_WriteChar+0x11c>)
 8001ec0:	881b      	ldrh	r3, [r3, #0]
 8001ec2:	b2da      	uxtb	r2, r3
 8001ec4:	69bb      	ldr	r3, [r7, #24]
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	4413      	add	r3, r2
 8001eca:	b2d8      	uxtb	r0, r3
 8001ecc:	4b25      	ldr	r3, [pc, #148]	@ (8001f64 <ssd1306_WriteChar+0x11c>)
 8001ece:	885b      	ldrh	r3, [r3, #2]
 8001ed0:	b2da      	uxtb	r2, r3
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	4413      	add	r3, r2
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	4619      	mov	r1, r3
 8001edc:	f7ff ff3e 	bl	8001d5c <ssd1306_DrawPixel>
 8001ee0:	e024      	b.n	8001f2c <ssd1306_WriteChar+0xe4>
      }
      else
      {
        SSD1306.Color = !SSD1306.Color;
 8001ee2:	4b20      	ldr	r3, [pc, #128]	@ (8001f64 <ssd1306_WriteChar+0x11c>)
 8001ee4:	795b      	ldrb	r3, [r3, #5]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	bf0c      	ite	eq
 8001eea:	2301      	moveq	r3, #1
 8001eec:	2300      	movne	r3, #0
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	4b1c      	ldr	r3, [pc, #112]	@ (8001f64 <ssd1306_WriteChar+0x11c>)
 8001ef4:	715a      	strb	r2, [r3, #5]
        ssd1306_DrawPixel(SSD1306.CurrentX + j, SSD1306.CurrentY + i);
 8001ef6:	4b1b      	ldr	r3, [pc, #108]	@ (8001f64 <ssd1306_WriteChar+0x11c>)
 8001ef8:	881b      	ldrh	r3, [r3, #0]
 8001efa:	b2da      	uxtb	r2, r3
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	4413      	add	r3, r2
 8001f02:	b2d8      	uxtb	r0, r3
 8001f04:	4b17      	ldr	r3, [pc, #92]	@ (8001f64 <ssd1306_WriteChar+0x11c>)
 8001f06:	885b      	ldrh	r3, [r3, #2]
 8001f08:	b2da      	uxtb	r2, r3
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	4413      	add	r3, r2
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	4619      	mov	r1, r3
 8001f14:	f7ff ff22 	bl	8001d5c <ssd1306_DrawPixel>
        SSD1306.Color = !SSD1306.Color;
 8001f18:	4b12      	ldr	r3, [pc, #72]	@ (8001f64 <ssd1306_WriteChar+0x11c>)
 8001f1a:	795b      	ldrb	r3, [r3, #5]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	bf0c      	ite	eq
 8001f20:	2301      	moveq	r3, #1
 8001f22:	2300      	movne	r3, #0
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	461a      	mov	r2, r3
 8001f28:	4b0e      	ldr	r3, [pc, #56]	@ (8001f64 <ssd1306_WriteChar+0x11c>)
 8001f2a:	715a      	strb	r2, [r3, #5]
    for (j = 0; j < Font.FontWidth; j++)
 8001f2c:	69bb      	ldr	r3, [r7, #24]
 8001f2e:	3301      	adds	r3, #1
 8001f30:	61bb      	str	r3, [r7, #24]
 8001f32:	793b      	ldrb	r3, [r7, #4]
 8001f34:	461a      	mov	r2, r3
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d3b8      	bcc.n	8001eae <ssd1306_WriteChar+0x66>
  for (i = 0; i < Font.FontHeight; i++)
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	3301      	adds	r3, #1
 8001f40:	61fb      	str	r3, [r7, #28]
 8001f42:	797b      	ldrb	r3, [r7, #5]
 8001f44:	461a      	mov	r2, r3
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d3a0      	bcc.n	8001e8e <ssd1306_WriteChar+0x46>
      }
    }
  }

  // The current space is now taken
  SSD1306.CurrentX += Font.FontWidth;
 8001f4c:	4b05      	ldr	r3, [pc, #20]	@ (8001f64 <ssd1306_WriteChar+0x11c>)
 8001f4e:	881b      	ldrh	r3, [r3, #0]
 8001f50:	793a      	ldrb	r2, [r7, #4]
 8001f52:	4413      	add	r3, r2
 8001f54:	b29a      	uxth	r2, r3
 8001f56:	4b03      	ldr	r3, [pc, #12]	@ (8001f64 <ssd1306_WriteChar+0x11c>)
 8001f58:	801a      	strh	r2, [r3, #0]

  // Return written char for validation
  return ch;
 8001f5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3720      	adds	r7, #32
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	200002f0 	.word	0x200002f0

08001f68 <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(char* str, FontDef Font)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	60f8      	str	r0, [r7, #12]
 8001f70:	1d3b      	adds	r3, r7, #4
 8001f72:	e883 0006 	stmia.w	r3, {r1, r2}
  // Write until null-byte
  while (*str)
 8001f76:	e012      	b.n	8001f9e <ssd1306_WriteString+0x36>
  {
    if (ssd1306_WriteChar(*str, Font) != *str)
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	7818      	ldrb	r0, [r3, #0]
 8001f7c:	1d3b      	adds	r3, r7, #4
 8001f7e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001f82:	f7ff ff61 	bl	8001e48 <ssd1306_WriteChar>
 8001f86:	4603      	mov	r3, r0
 8001f88:	461a      	mov	r2, r3
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d002      	beq.n	8001f98 <ssd1306_WriteString+0x30>
    {
      // Char could not be written
      return *str;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	e008      	b.n	8001faa <ssd1306_WriteString+0x42>
    }

    // Next char
    str++;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	3301      	adds	r3, #1
 8001f9c:	60fb      	str	r3, [r7, #12]
  while (*str)
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d1e8      	bne.n	8001f78 <ssd1306_WriteString+0x10>
  }

  // Everything ok
  return *str;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	781b      	ldrb	r3, [r3, #0]
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	3710      	adds	r7, #16
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
	...

08001fb4 <ssd1306_SetCursor>:

//
//  Position the cursor
//
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	4603      	mov	r3, r0
 8001fbc:	460a      	mov	r2, r1
 8001fbe:	71fb      	strb	r3, [r7, #7]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	71bb      	strb	r3, [r7, #6]
  SSD1306.CurrentX = x;
 8001fc4:	79fb      	ldrb	r3, [r7, #7]
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	4b05      	ldr	r3, [pc, #20]	@ (8001fe0 <ssd1306_SetCursor+0x2c>)
 8001fca:	801a      	strh	r2, [r3, #0]
  SSD1306.CurrentY = y;
 8001fcc:	79bb      	ldrb	r3, [r7, #6]
 8001fce:	b29a      	uxth	r2, r3
 8001fd0:	4b03      	ldr	r3, [pc, #12]	@ (8001fe0 <ssd1306_SetCursor+0x2c>)
 8001fd2:	805a      	strh	r2, [r3, #2]
}
 8001fd4:	bf00      	nop
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr
 8001fe0:	200002f0 	.word	0x200002f0

08001fe4 <ssd1306_Clear>:

void ssd1306_Clear()
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  memset(SSD1306_Buffer, 0, SSD1306_BUFFER_SIZE);
 8001fe8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fec:	2100      	movs	r1, #0
 8001fee:	4802      	ldr	r0, [pc, #8]	@ (8001ff8 <ssd1306_Clear+0x14>)
 8001ff0:	f00a ff50 	bl	800ce94 <memset>
}
 8001ff4:	bf00      	nop
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	200002f8 	.word	0x200002f8

08001ffc <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
void ssd1306_WriteCommand(uint8_t command)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af04      	add	r7, sp, #16
 8002002:	4603      	mov	r3, r0
 8002004:	71fb      	strb	r3, [r7, #7]
  HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &command, 1, 10);
 8002006:	230a      	movs	r3, #10
 8002008:	9302      	str	r3, [sp, #8]
 800200a:	2301      	movs	r3, #1
 800200c:	9301      	str	r3, [sp, #4]
 800200e:	1dfb      	adds	r3, r7, #7
 8002010:	9300      	str	r3, [sp, #0]
 8002012:	2301      	movs	r3, #1
 8002014:	2200      	movs	r2, #0
 8002016:	2178      	movs	r1, #120	@ 0x78
 8002018:	4803      	ldr	r0, [pc, #12]	@ (8002028 <ssd1306_WriteCommand+0x2c>)
 800201a:	f002 f80f 	bl	800403c <HAL_I2C_Mem_Write>
}
 800201e:	bf00      	nop
 8002020:	3708      	adds	r7, #8
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	20000518 	.word	0x20000518

0800202c <ssd1306_WriteData>:

void ssd1306_WriteData(uint8_t* data, uint16_t size)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b086      	sub	sp, #24
 8002030:	af04      	add	r7, sp, #16
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	460b      	mov	r3, r1
 8002036:	807b      	strh	r3, [r7, #2]
  HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, data, size, 100);
 8002038:	2364      	movs	r3, #100	@ 0x64
 800203a:	9302      	str	r3, [sp, #8]
 800203c:	887b      	ldrh	r3, [r7, #2]
 800203e:	9301      	str	r3, [sp, #4]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	9300      	str	r3, [sp, #0]
 8002044:	2301      	movs	r3, #1
 8002046:	2240      	movs	r2, #64	@ 0x40
 8002048:	2178      	movs	r1, #120	@ 0x78
 800204a:	4803      	ldr	r0, [pc, #12]	@ (8002058 <ssd1306_WriteData+0x2c>)
 800204c:	f001 fff6 	bl	800403c <HAL_I2C_Mem_Write>
}
 8002050:	bf00      	nop
 8002052:	3708      	adds	r7, #8
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	20000518 	.word	0x20000518

0800205c <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(void)
{
 800205c:	b590      	push	{r4, r7, lr}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
  uint8_t i;
  for (i = 0; i < SSD1306_HEIGHT / 8; i++)
 8002062:	2300      	movs	r3, #0
 8002064:	71fb      	strb	r3, [r7, #7]
 8002066:	e019      	b.n	800209c <ssd1306_UpdateScreen+0x40>
  {
    ssd1306_WriteCommand(0xB0 + i);
 8002068:	79fb      	ldrb	r3, [r7, #7]
 800206a:	3b50      	subs	r3, #80	@ 0x50
 800206c:	b2db      	uxtb	r3, r3
 800206e:	4618      	mov	r0, r3
 8002070:	f7ff ffc4 	bl	8001ffc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(SETLOWCOLUMN);
 8002074:	2000      	movs	r0, #0
 8002076:	f7ff ffc1 	bl	8001ffc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(SETHIGHCOLUMN);
 800207a:	2010      	movs	r0, #16
 800207c:	f7ff ffbe 	bl	8001ffc <ssd1306_WriteCommand>
    ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH * i], width());
 8002080:	79fb      	ldrb	r3, [r7, #7]
 8002082:	01db      	lsls	r3, r3, #7
 8002084:	4a09      	ldr	r2, [pc, #36]	@ (80020ac <ssd1306_UpdateScreen+0x50>)
 8002086:	189c      	adds	r4, r3, r2
 8002088:	f7ff fdab 	bl	8001be2 <width>
 800208c:	4603      	mov	r3, r0
 800208e:	4619      	mov	r1, r3
 8002090:	4620      	mov	r0, r4
 8002092:	f7ff ffcb 	bl	800202c <ssd1306_WriteData>
  for (i = 0; i < SSD1306_HEIGHT / 8; i++)
 8002096:	79fb      	ldrb	r3, [r7, #7]
 8002098:	3301      	adds	r3, #1
 800209a:	71fb      	strb	r3, [r7, #7]
 800209c:	79fb      	ldrb	r3, [r7, #7]
 800209e:	2b03      	cmp	r3, #3
 80020a0:	d9e2      	bls.n	8002068 <ssd1306_UpdateScreen+0xc>
  }
}
 80020a2:	bf00      	nop
 80020a4:	bf00      	nop
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd90      	pop	{r4, r7, pc}
 80020ac:	200002f8 	.word	0x200002f8

080020b0 <board_button_init>:
---------------------------------------*/

#include "board.h"

void board_button_init(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b086      	sub	sp, #24
 80020b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b6:	1d3b      	adds	r3, r7, #4
 80020b8:	2200      	movs	r2, #0
 80020ba:	601a      	str	r2, [r3, #0]
 80020bc:	605a      	str	r2, [r3, #4]
 80020be:	609a      	str	r2, [r3, #8]
 80020c0:	60da      	str	r2, [r3, #12]
 80020c2:	611a      	str	r2, [r3, #16]
  
  /* GPIO Ports Clock Enable */
  KEY_GPIO_CLK_ENABLE();
 80020c4:	2300      	movs	r3, #0
 80020c6:	603b      	str	r3, [r7, #0]
 80020c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002100 <board_button_init+0x50>)
 80020ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020cc:	4a0c      	ldr	r2, [pc, #48]	@ (8002100 <board_button_init+0x50>)
 80020ce:	f043 0304 	orr.w	r3, r3, #4
 80020d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80020d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002100 <board_button_init+0x50>)
 80020d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d8:	f003 0304 	and.w	r3, r3, #4
 80020dc:	603b      	str	r3, [r7, #0]
 80020de:	683b      	ldr	r3, [r7, #0]
  
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_Pin;
 80020e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020e6:	2300      	movs	r3, #0
 80020e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80020ea:	2302      	movs	r3, #2
 80020ec:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 80020ee:	1d3b      	adds	r3, r7, #4
 80020f0:	4619      	mov	r1, r3
 80020f2:	4804      	ldr	r0, [pc, #16]	@ (8002104 <board_button_init+0x54>)
 80020f4:	f001 fc60 	bl	80039b8 <HAL_GPIO_Init>
}
 80020f8:	bf00      	nop
 80020fa:	3718      	adds	r7, #24
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	40023800 	.word	0x40023800
 8002104:	40020800 	.word	0x40020800

08002108 <board_button_pressed>:

uint8_t board_button_pressed(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  return HAL_GPIO_ReadPin(KEY_GPIO_Port,KEY_Pin)==GPIO_PIN_SET?1:0;
 800210c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002110:	4805      	ldr	r0, [pc, #20]	@ (8002128 <board_button_pressed+0x20>)
 8002112:	f001 fded 	bl	8003cf0 <HAL_GPIO_ReadPin>
 8002116:	4603      	mov	r3, r0
 8002118:	2b01      	cmp	r3, #1
 800211a:	bf0c      	ite	eq
 800211c:	2301      	moveq	r3, #1
 800211e:	2300      	movne	r3, #0
 8002120:	b2db      	uxtb	r3, r3
}
 8002122:	4618      	mov	r0, r3
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	40020800 	.word	0x40020800

0800212c <board_led_init>:

void board_led_init(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002132:	1d3b      	adds	r3, r7, #4
 8002134:	2200      	movs	r2, #0
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	605a      	str	r2, [r3, #4]
 800213a:	609a      	str	r2, [r3, #8]
 800213c:	60da      	str	r2, [r3, #12]
 800213e:	611a      	str	r2, [r3, #16]
  
  /* GPIO Ports Clock Enable */
  LED_GPIO_CLK_ENABLE();
 8002140:	2300      	movs	r3, #0
 8002142:	603b      	str	r3, [r7, #0]
 8002144:	4b10      	ldr	r3, [pc, #64]	@ (8002188 <board_led_init+0x5c>)
 8002146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002148:	4a0f      	ldr	r2, [pc, #60]	@ (8002188 <board_led_init+0x5c>)
 800214a:	f043 0302 	orr.w	r3, r3, #2
 800214e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002150:	4b0d      	ldr	r3, [pc, #52]	@ (8002188 <board_led_init+0x5c>)
 8002152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002154:	f003 0302 	and.w	r3, r3, #2
 8002158:	603b      	str	r3, [r7, #0]
 800215a:	683b      	ldr	r3, [r7, #0]
  
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800215c:	2200      	movs	r2, #0
 800215e:	2104      	movs	r1, #4
 8002160:	480a      	ldr	r0, [pc, #40]	@ (800218c <board_led_init+0x60>)
 8002162:	f001 fddd 	bl	8003d20 <HAL_GPIO_WritePin>
  
  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002166:	2304      	movs	r3, #4
 8002168:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800216a:	2301      	movs	r3, #1
 800216c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216e:	2300      	movs	r3, #0
 8002170:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002172:	2300      	movs	r3, #0
 8002174:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002176:	1d3b      	adds	r3, r7, #4
 8002178:	4619      	mov	r1, r3
 800217a:	4804      	ldr	r0, [pc, #16]	@ (800218c <board_led_init+0x60>)
 800217c:	f001 fc1c 	bl	80039b8 <HAL_GPIO_Init>
}
 8002180:	bf00      	nop
 8002182:	3718      	adds	r7, #24
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	40023800 	.word	0x40023800
 800218c:	40020400 	.word	0x40020400

08002190 <board_led_toggle>:

void board_led_toggle(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(LED_GPIO_Port,LED_Pin);
 8002194:	2104      	movs	r1, #4
 8002196:	4802      	ldr	r0, [pc, #8]	@ (80021a0 <board_led_toggle+0x10>)
 8002198:	f001 fddb 	bl	8003d52 <HAL_GPIO_TogglePin>
}
 800219c:	bf00      	nop
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	40020400 	.word	0x40020400

080021a4 <board_led_set>:

void board_led_set(uint8_t set)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	4603      	mov	r3, r0
 80021ac:	71fb      	strb	r3, [r7, #7]
    if (set)
 80021ae:	79fb      	ldrb	r3, [r7, #7]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d005      	beq.n	80021c0 <board_led_set+0x1c>
        HAL_GPIO_WritePin(LED_GPIO_Port,LED_Pin,GPIO_PIN_SET);
 80021b4:	2201      	movs	r2, #1
 80021b6:	2104      	movs	r1, #4
 80021b8:	4806      	ldr	r0, [pc, #24]	@ (80021d4 <board_led_set+0x30>)
 80021ba:	f001 fdb1 	bl	8003d20 <HAL_GPIO_WritePin>
    else
        HAL_GPIO_WritePin(LED_GPIO_Port,LED_Pin,GPIO_PIN_RESET);
}
 80021be:	e004      	b.n	80021ca <board_led_set+0x26>
        HAL_GPIO_WritePin(LED_GPIO_Port,LED_Pin,GPIO_PIN_RESET);
 80021c0:	2200      	movs	r2, #0
 80021c2:	2104      	movs	r1, #4
 80021c4:	4803      	ldr	r0, [pc, #12]	@ (80021d4 <board_led_set+0x30>)
 80021c6:	f001 fdab 	bl	8003d20 <HAL_GPIO_WritePin>
}
 80021ca:	bf00      	nop
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40020400 	.word	0x40020400

080021d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80021de:	2300      	movs	r3, #0
 80021e0:	607b      	str	r3, [r7, #4]
 80021e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002214 <MX_DMA_Init+0x3c>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e6:	4a0b      	ldr	r2, [pc, #44]	@ (8002214 <MX_DMA_Init+0x3c>)
 80021e8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80021ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ee:	4b09      	ldr	r3, [pc, #36]	@ (8002214 <MX_DMA_Init+0x3c>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021f6:	607b      	str	r3, [r7, #4]
 80021f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80021fa:	2200      	movs	r2, #0
 80021fc:	2105      	movs	r1, #5
 80021fe:	200b      	movs	r0, #11
 8002200:	f001 f804 	bl	800320c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002204:	200b      	movs	r0, #11
 8002206:	f001 f81d 	bl	8003244 <HAL_NVIC_EnableIRQ>

}
 800220a:	bf00      	nop
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	40023800 	.word	0x40023800

08002218 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of mutexMpu6050 */
  mutexMpu6050Handle = osMutexNew(&mutexMpu6050_attributes);
 800221c:	4827      	ldr	r0, [pc, #156]	@ (80022bc <MX_FREERTOS_Init+0xa4>)
 800221e:	f006 ff28 	bl	8009072 <osMutexNew>
 8002222:	4603      	mov	r3, r0
 8002224:	4a26      	ldr	r2, [pc, #152]	@ (80022c0 <MX_FREERTOS_Init+0xa8>)
 8002226:	6013      	str	r3, [r2, #0]

  /* creation of mutexIcm20948 */
  mutexIcm20948Handle = osMutexNew(&mutexIcm20948_attributes);
 8002228:	4826      	ldr	r0, [pc, #152]	@ (80022c4 <MX_FREERTOS_Init+0xac>)
 800222a:	f006 ff22 	bl	8009072 <osMutexNew>
 800222e:	4603      	mov	r3, r0
 8002230:	4a25      	ldr	r2, [pc, #148]	@ (80022c8 <MX_FREERTOS_Init+0xb0>)
 8002232:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  dmaCompleteSemaphore = xSemaphoreCreateBinary();
 8002234:	2203      	movs	r2, #3
 8002236:	2100      	movs	r1, #0
 8002238:	2001      	movs	r0, #1
 800223a:	f007 f970 	bl	800951e <xQueueGenericCreate>
 800223e:	4603      	mov	r3, r0
 8002240:	4a22      	ldr	r2, [pc, #136]	@ (80022cc <MX_FREERTOS_Init+0xb4>)
 8002242:	6013      	str	r3, [r2, #0]
  if (dmaCompleteSemaphore == NULL) {
 8002244:	4b21      	ldr	r3, [pc, #132]	@ (80022cc <MX_FREERTOS_Init+0xb4>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d104      	bne.n	8002256 <MX_FREERTOS_Init+0x3e>
	  // Handle semaphore creation failure
	  printf("Failed to create dmaCompleteSemaphore.\r\n");
 800224c:	4820      	ldr	r0, [pc, #128]	@ (80022d0 <MX_FREERTOS_Init+0xb8>)
 800224e:	f00a fd0d 	bl	800cc6c <puts>
	  while (1);
 8002252:	bf00      	nop
 8002254:	e7fd      	b.n	8002252 <MX_FREERTOS_Init+0x3a>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of buttonTask */
  buttonTaskHandle = osThreadNew(StartButtonTask, NULL, &buttonTask_attributes);
 8002256:	4a1f      	ldr	r2, [pc, #124]	@ (80022d4 <MX_FREERTOS_Init+0xbc>)
 8002258:	2100      	movs	r1, #0
 800225a:	481f      	ldr	r0, [pc, #124]	@ (80022d8 <MX_FREERTOS_Init+0xc0>)
 800225c:	f006 fe5c 	bl	8008f18 <osThreadNew>
 8002260:	4603      	mov	r3, r0
 8002262:	4a1e      	ldr	r2, [pc, #120]	@ (80022dc <MX_FREERTOS_Init+0xc4>)
 8002264:	6013      	str	r3, [r2, #0]

  /* creation of lcdTask */
  lcdTaskHandle = osThreadNew(StartLcdTask, NULL, &lcdTask_attributes);
 8002266:	4a1e      	ldr	r2, [pc, #120]	@ (80022e0 <MX_FREERTOS_Init+0xc8>)
 8002268:	2100      	movs	r1, #0
 800226a:	481e      	ldr	r0, [pc, #120]	@ (80022e4 <MX_FREERTOS_Init+0xcc>)
 800226c:	f006 fe54 	bl	8008f18 <osThreadNew>
 8002270:	4603      	mov	r3, r0
 8002272:	4a1d      	ldr	r2, [pc, #116]	@ (80022e8 <MX_FREERTOS_Init+0xd0>)
 8002274:	6013      	str	r3, [r2, #0]

  /* creation of mpu6050Task */
  mpu6050TaskHandle = osThreadNew(StartTaskMpu6050, NULL, &mpu6050Task_attributes);
 8002276:	4a1d      	ldr	r2, [pc, #116]	@ (80022ec <MX_FREERTOS_Init+0xd4>)
 8002278:	2100      	movs	r1, #0
 800227a:	481d      	ldr	r0, [pc, #116]	@ (80022f0 <MX_FREERTOS_Init+0xd8>)
 800227c:	f006 fe4c 	bl	8008f18 <osThreadNew>
 8002280:	4603      	mov	r3, r0
 8002282:	4a1c      	ldr	r2, [pc, #112]	@ (80022f4 <MX_FREERTOS_Init+0xdc>)
 8002284:	6013      	str	r3, [r2, #0]

  /* creation of icm20948Task */
  icm20948TaskHandle = osThreadNew(StartTaskIcm20948, NULL, &icm20948Task_attributes);
 8002286:	4a1c      	ldr	r2, [pc, #112]	@ (80022f8 <MX_FREERTOS_Init+0xe0>)
 8002288:	2100      	movs	r1, #0
 800228a:	481c      	ldr	r0, [pc, #112]	@ (80022fc <MX_FREERTOS_Init+0xe4>)
 800228c:	f006 fe44 	bl	8008f18 <osThreadNew>
 8002290:	4603      	mov	r3, r0
 8002292:	4a1b      	ldr	r2, [pc, #108]	@ (8002300 <MX_FREERTOS_Init+0xe8>)
 8002294:	6013      	str	r3, [r2, #0]

  /* creation of taskKalmanFilte */
  taskKalmanFilteHandle = osThreadNew(StartTaskKalmanFilter, NULL, &taskKalmanFilte_attributes);
 8002296:	4a1b      	ldr	r2, [pc, #108]	@ (8002304 <MX_FREERTOS_Init+0xec>)
 8002298:	2100      	movs	r1, #0
 800229a:	481b      	ldr	r0, [pc, #108]	@ (8002308 <MX_FREERTOS_Init+0xf0>)
 800229c:	f006 fe3c 	bl	8008f18 <osThreadNew>
 80022a0:	4603      	mov	r3, r0
 80022a2:	4a1a      	ldr	r2, [pc, #104]	@ (800230c <MX_FREERTOS_Init+0xf4>)
 80022a4:	6013      	str	r3, [r2, #0]

  /* creation of bmp280Task */
  bmp280TaskHandle = osThreadNew(StartTaskBmp280, NULL, &bmp280Task_attributes);
 80022a6:	4a1a      	ldr	r2, [pc, #104]	@ (8002310 <MX_FREERTOS_Init+0xf8>)
 80022a8:	2100      	movs	r1, #0
 80022aa:	481a      	ldr	r0, [pc, #104]	@ (8002314 <MX_FREERTOS_Init+0xfc>)
 80022ac:	f006 fe34 	bl	8008f18 <osThreadNew>
 80022b0:	4603      	mov	r3, r0
 80022b2:	4a19      	ldr	r2, [pc, #100]	@ (8002318 <MX_FREERTOS_Init+0x100>)
 80022b4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80022b6:	bf00      	nop
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	080100e4 	.word	0x080100e4
 80022c0:	20000510 	.word	0x20000510
 80022c4:	080100f4 	.word	0x080100f4
 80022c8:	20000514 	.word	0x20000514
 80022cc:	20000680 	.word	0x20000680
 80022d0:	0800f71c 	.word	0x0800f71c
 80022d4:	0801000c 	.word	0x0801000c
 80022d8:	0800231d 	.word	0x0800231d
 80022dc:	200004f8 	.word	0x200004f8
 80022e0:	08010030 	.word	0x08010030
 80022e4:	08002355 	.word	0x08002355
 80022e8:	200004fc 	.word	0x200004fc
 80022ec:	08010054 	.word	0x08010054
 80022f0:	08002369 	.word	0x08002369
 80022f4:	20000500 	.word	0x20000500
 80022f8:	08010078 	.word	0x08010078
 80022fc:	080023b1 	.word	0x080023b1
 8002300:	20000504 	.word	0x20000504
 8002304:	0801009c 	.word	0x0801009c
 8002308:	080023f9 	.word	0x080023f9
 800230c:	20000508 	.word	0x20000508
 8002310:	080100c0 	.word	0x080100c0
 8002314:	08002409 	.word	0x08002409
 8002318:	2000050c 	.word	0x2000050c

0800231c <StartButtonTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartButtonTask */
void StartButtonTask(void *argument)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartButtonTask */
  /* Infinite loop */
	uint32_t now;
	for(;;)
	{
	  if(board_button_pressed())
 8002324:	f7ff fef0 	bl	8002108 <board_button_pressed>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d003      	beq.n	8002336 <StartButtonTask+0x1a>
	  {
		  board_led_set(GPIO_PIN_SET);
 800232e:	2001      	movs	r0, #1
 8002330:	f7ff ff38 	bl	80021a4 <board_led_set>
 8002334:	e00a      	b.n	800234c <StartButtonTask+0x30>
	  }
	  else
	  {
		  if(now >= 100)
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2b63      	cmp	r3, #99	@ 0x63
 800233a:	d904      	bls.n	8002346 <StartButtonTask+0x2a>
		  {
			  now = 0;
 800233c:	2300      	movs	r3, #0
 800233e:	60fb      	str	r3, [r7, #12]
			  board_led_toggle();
 8002340:	f7ff ff26 	bl	8002190 <board_led_toggle>
 8002344:	e002      	b.n	800234c <StartButtonTask+0x30>
		  }
		  else
		  {
			  now++;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	3301      	adds	r3, #1
 800234a:	60fb      	str	r3, [r7, #12]
		  }
	  }
	  osDelay(10);
 800234c:	200a      	movs	r0, #10
 800234e:	f006 fe75 	bl	800903c <osDelay>
	  if(board_button_pressed())
 8002352:	e7e7      	b.n	8002324 <StartButtonTask+0x8>

08002354 <StartLcdTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLcdTask */
void StartLcdTask(void *argument)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
	for(;;)
	{
	  if(1)
	  {
		  Display_Accel_Data();
 800235c:	f000 fa6c 	bl	8002838 <Display_Accel_Data>
	  }
	  // printf("%d, %.5f, %.5f, %.5f, ", ++cnt, MPU6050.Ax, MPU6050.Ay, MPU6050.Az);
	  // printf("%.5f, %.5f, %.5f\r\n", ICM20948.acce[0], ICM20948.acce[1], ICM20948.acce[2]);

	  osDelay(50);
 8002360:	2032      	movs	r0, #50	@ 0x32
 8002362:	f006 fe6b 	bl	800903c <osDelay>
	  if(1)
 8002366:	e7f9      	b.n	800235c <StartLcdTask+0x8>

08002368 <StartTaskMpu6050>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskMpu6050 */
void StartTaskMpu6050(void *argument)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskMpu6050 */
  /* Infinite loop */
	  for(;;)
	  {
		  current_i2c_dma_state = I2C_DMA_STATE_MPU6050;
 8002370:	4b0b      	ldr	r3, [pc, #44]	@ (80023a0 <StartTaskMpu6050+0x38>)
 8002372:	2201      	movs	r2, #1
 8002374:	701a      	strb	r2, [r3, #0]
		  MPU6050_Read_DMA(&hi2c1, &MPU6050);
 8002376:	490b      	ldr	r1, [pc, #44]	@ (80023a4 <StartTaskMpu6050+0x3c>)
 8002378:	480b      	ldr	r0, [pc, #44]	@ (80023a8 <StartTaskMpu6050+0x40>)
 800237a:	f7ff f8c5 	bl	8001508 <MPU6050_Read_DMA>
		  if (xSemaphoreTake(dmaCompleteSemaphore, portMAX_DELAY) == pdTRUE) {
 800237e:	4b0b      	ldr	r3, [pc, #44]	@ (80023ac <StartTaskMpu6050+0x44>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002386:	4618      	mov	r0, r3
 8002388:	f007 fc86 	bl	8009c98 <xQueueSemaphoreTake>
 800238c:	4603      	mov	r3, r0
 800238e:	2b01      	cmp	r3, #1
 8002390:	d102      	bne.n	8002398 <StartTaskMpu6050+0x30>
			  // Process MPU6050 data
			  MPU6050_Process_Data(&MPU6050);
 8002392:	4804      	ldr	r0, [pc, #16]	@ (80023a4 <StartTaskMpu6050+0x3c>)
 8002394:	f7ff f8d4 	bl	8001540 <MPU6050_Process_Data>
			  //printf("MPU6050 Ax: %d Ay: %d Az: %d\r\n", MPU6050.Ax, MPU6050.Ay, MPU6050.Az);
		  }
		  osDelay(10);
 8002398:	200a      	movs	r0, #10
 800239a:	f006 fe4f 	bl	800903c <osDelay>
		  current_i2c_dma_state = I2C_DMA_STATE_MPU6050;
 800239e:	e7e7      	b.n	8002370 <StartTaskMpu6050+0x8>
 80023a0:	2000067c 	.word	0x2000067c
 80023a4:	200005d0 	.word	0x200005d0
 80023a8:	20000518 	.word	0x20000518
 80023ac:	20000680 	.word	0x20000680

080023b0 <StartTaskIcm20948>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskIcm20948 */
void StartTaskIcm20948(void *argument)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskIcm20948 */
  /* Infinite loop */
	  for(;;)
	  {
		  // first read acc & gyro
		  current_i2c_dma_state = I2C_DMA_STATE_ICM20948_ACCEL_GYRO;
 80023b8:	4b0c      	ldr	r3, [pc, #48]	@ (80023ec <StartTaskIcm20948+0x3c>)
 80023ba:	2202      	movs	r2, #2
 80023bc:	701a      	strb	r2, [r3, #0]
		  ICM20948_ReadDMA(&ICM20948);
 80023be:	480c      	ldr	r0, [pc, #48]	@ (80023f0 <StartTaskIcm20948+0x40>)
 80023c0:	f7fe fe3c 	bl	800103c <ICM20948_ReadDMA>
		  if (xSemaphoreTake(dmaCompleteSemaphore, portMAX_DELAY) == pdTRUE) {
 80023c4:	4b0b      	ldr	r3, [pc, #44]	@ (80023f4 <StartTaskIcm20948+0x44>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80023cc:	4618      	mov	r0, r3
 80023ce:	f007 fc63 	bl	8009c98 <xQueueSemaphoreTake>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d102      	bne.n	80023de <StartTaskIcm20948+0x2e>
			  ICM20948_Process_Gyro_data(&ICM20948);
 80023d8:	4805      	ldr	r0, [pc, #20]	@ (80023f0 <StartTaskIcm20948+0x40>)
 80023da:	f7fe fe43 	bl	8001064 <ICM20948_Process_Gyro_data>
		      //printf("MPU6050 Ax: %d Ay: %d Az: %d\r\n", ax, ay, az);
		  }
		  // then read mag
		  current_i2c_dma_state = I2C_DMA_STATE_ICM20948_MAG;
 80023de:	4b03      	ldr	r3, [pc, #12]	@ (80023ec <StartTaskIcm20948+0x3c>)
 80023e0:	2203      	movs	r2, #3
 80023e2:	701a      	strb	r2, [r3, #0]
		  //Magnetometer_ReadDMA(&ICM20948);
		  osDelay(10);
 80023e4:	200a      	movs	r0, #10
 80023e6:	f006 fe29 	bl	800903c <osDelay>
		  current_i2c_dma_state = I2C_DMA_STATE_ICM20948_ACCEL_GYRO;
 80023ea:	e7e5      	b.n	80023b8 <StartTaskIcm20948+0x8>
 80023ec:	2000067c 	.word	0x2000067c
 80023f0:	20000640 	.word	0x20000640
 80023f4:	20000680 	.word	0x20000680

080023f8 <StartTaskKalmanFilter>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskKalmanFilter */
void StartTaskKalmanFilter(void *argument)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskKalmanFilter */
  /* Infinite loop */
	  for(;;)
	  {
		osDelay(10);
 8002400:	200a      	movs	r0, #10
 8002402:	f006 fe1b 	bl	800903c <osDelay>
 8002406:	e7fb      	b.n	8002400 <StartTaskKalmanFilter+0x8>

08002408 <StartTaskBmp280>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskBmp280 */
void StartTaskBmp280(void *argument)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskBmp280 */
  /* Infinite loop */
	for(;;)
	{
		//current_i2c_dma_state = I2C_DMA_STATE_BMP280;
		osDelay(10);
 8002410:	200a      	movs	r0, #10
 8002412:	f006 fe13 	bl	800903c <osDelay>
 8002416:	e7fb      	b.n	8002410 <StartTaskBmp280+0x8>

08002418 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800241e:	2300      	movs	r3, #0
 8002420:	60fb      	str	r3, [r7, #12]
 8002422:	4b1e      	ldr	r3, [pc, #120]	@ (800249c <MX_GPIO_Init+0x84>)
 8002424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002426:	4a1d      	ldr	r2, [pc, #116]	@ (800249c <MX_GPIO_Init+0x84>)
 8002428:	f043 0304 	orr.w	r3, r3, #4
 800242c:	6313      	str	r3, [r2, #48]	@ 0x30
 800242e:	4b1b      	ldr	r3, [pc, #108]	@ (800249c <MX_GPIO_Init+0x84>)
 8002430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002432:	f003 0304 	and.w	r3, r3, #4
 8002436:	60fb      	str	r3, [r7, #12]
 8002438:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800243a:	2300      	movs	r3, #0
 800243c:	60bb      	str	r3, [r7, #8]
 800243e:	4b17      	ldr	r3, [pc, #92]	@ (800249c <MX_GPIO_Init+0x84>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002442:	4a16      	ldr	r2, [pc, #88]	@ (800249c <MX_GPIO_Init+0x84>)
 8002444:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002448:	6313      	str	r3, [r2, #48]	@ 0x30
 800244a:	4b14      	ldr	r3, [pc, #80]	@ (800249c <MX_GPIO_Init+0x84>)
 800244c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800244e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002452:	60bb      	str	r3, [r7, #8]
 8002454:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002456:	2300      	movs	r3, #0
 8002458:	607b      	str	r3, [r7, #4]
 800245a:	4b10      	ldr	r3, [pc, #64]	@ (800249c <MX_GPIO_Init+0x84>)
 800245c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245e:	4a0f      	ldr	r2, [pc, #60]	@ (800249c <MX_GPIO_Init+0x84>)
 8002460:	f043 0301 	orr.w	r3, r3, #1
 8002464:	6313      	str	r3, [r2, #48]	@ 0x30
 8002466:	4b0d      	ldr	r3, [pc, #52]	@ (800249c <MX_GPIO_Init+0x84>)
 8002468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246a:	f003 0301 	and.w	r3, r3, #1
 800246e:	607b      	str	r3, [r7, #4]
 8002470:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002472:	2300      	movs	r3, #0
 8002474:	603b      	str	r3, [r7, #0]
 8002476:	4b09      	ldr	r3, [pc, #36]	@ (800249c <MX_GPIO_Init+0x84>)
 8002478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247a:	4a08      	ldr	r2, [pc, #32]	@ (800249c <MX_GPIO_Init+0x84>)
 800247c:	f043 0302 	orr.w	r3, r3, #2
 8002480:	6313      	str	r3, [r2, #48]	@ 0x30
 8002482:	4b06      	ldr	r3, [pc, #24]	@ (800249c <MX_GPIO_Init+0x84>)
 8002484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002486:	f003 0302 	and.w	r3, r3, #2
 800248a:	603b      	str	r3, [r7, #0]
 800248c:	683b      	ldr	r3, [r7, #0]

}
 800248e:	bf00      	nop
 8002490:	3714      	adds	r7, #20
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	40023800 	.word	0x40023800

080024a0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80024a4:	4b12      	ldr	r3, [pc, #72]	@ (80024f0 <MX_I2C1_Init+0x50>)
 80024a6:	4a13      	ldr	r2, [pc, #76]	@ (80024f4 <MX_I2C1_Init+0x54>)
 80024a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80024aa:	4b11      	ldr	r3, [pc, #68]	@ (80024f0 <MX_I2C1_Init+0x50>)
 80024ac:	4a12      	ldr	r2, [pc, #72]	@ (80024f8 <MX_I2C1_Init+0x58>)
 80024ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80024b0:	4b0f      	ldr	r3, [pc, #60]	@ (80024f0 <MX_I2C1_Init+0x50>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80024b6:	4b0e      	ldr	r3, [pc, #56]	@ (80024f0 <MX_I2C1_Init+0x50>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024bc:	4b0c      	ldr	r3, [pc, #48]	@ (80024f0 <MX_I2C1_Init+0x50>)
 80024be:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80024c2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024c4:	4b0a      	ldr	r3, [pc, #40]	@ (80024f0 <MX_I2C1_Init+0x50>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80024ca:	4b09      	ldr	r3, [pc, #36]	@ (80024f0 <MX_I2C1_Init+0x50>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024d0:	4b07      	ldr	r3, [pc, #28]	@ (80024f0 <MX_I2C1_Init+0x50>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024d6:	4b06      	ldr	r3, [pc, #24]	@ (80024f0 <MX_I2C1_Init+0x50>)
 80024d8:	2200      	movs	r2, #0
 80024da:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80024dc:	4804      	ldr	r0, [pc, #16]	@ (80024f0 <MX_I2C1_Init+0x50>)
 80024de:	f001 fc53 	bl	8003d88 <HAL_I2C_Init>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80024e8:	f000 fa90 	bl	8002a0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80024ec:	bf00      	nop
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	20000518 	.word	0x20000518
 80024f4:	40005400 	.word	0x40005400
 80024f8:	00061a80 	.word	0x00061a80

080024fc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b08a      	sub	sp, #40	@ 0x28
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002504:	f107 0314 	add.w	r3, r7, #20
 8002508:	2200      	movs	r2, #0
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	605a      	str	r2, [r3, #4]
 800250e:	609a      	str	r2, [r3, #8]
 8002510:	60da      	str	r2, [r3, #12]
 8002512:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a39      	ldr	r2, [pc, #228]	@ (8002600 <HAL_I2C_MspInit+0x104>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d16b      	bne.n	80025f6 <HAL_I2C_MspInit+0xfa>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800251e:	2300      	movs	r3, #0
 8002520:	613b      	str	r3, [r7, #16]
 8002522:	4b38      	ldr	r3, [pc, #224]	@ (8002604 <HAL_I2C_MspInit+0x108>)
 8002524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002526:	4a37      	ldr	r2, [pc, #220]	@ (8002604 <HAL_I2C_MspInit+0x108>)
 8002528:	f043 0302 	orr.w	r3, r3, #2
 800252c:	6313      	str	r3, [r2, #48]	@ 0x30
 800252e:	4b35      	ldr	r3, [pc, #212]	@ (8002604 <HAL_I2C_MspInit+0x108>)
 8002530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002532:	f003 0302 	and.w	r3, r3, #2
 8002536:	613b      	str	r3, [r7, #16]
 8002538:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 800253a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800253e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002540:	2312      	movs	r3, #18
 8002542:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002544:	2301      	movs	r3, #1
 8002546:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002548:	2303      	movs	r3, #3
 800254a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800254c:	2304      	movs	r3, #4
 800254e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002550:	f107 0314 	add.w	r3, r7, #20
 8002554:	4619      	mov	r1, r3
 8002556:	482c      	ldr	r0, [pc, #176]	@ (8002608 <HAL_I2C_MspInit+0x10c>)
 8002558:	f001 fa2e 	bl	80039b8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800255c:	2300      	movs	r3, #0
 800255e:	60fb      	str	r3, [r7, #12]
 8002560:	4b28      	ldr	r3, [pc, #160]	@ (8002604 <HAL_I2C_MspInit+0x108>)
 8002562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002564:	4a27      	ldr	r2, [pc, #156]	@ (8002604 <HAL_I2C_MspInit+0x108>)
 8002566:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800256a:	6413      	str	r3, [r2, #64]	@ 0x40
 800256c:	4b25      	ldr	r3, [pc, #148]	@ (8002604 <HAL_I2C_MspInit+0x108>)
 800256e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002570:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002574:	60fb      	str	r3, [r7, #12]
 8002576:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8002578:	4b24      	ldr	r3, [pc, #144]	@ (800260c <HAL_I2C_MspInit+0x110>)
 800257a:	4a25      	ldr	r2, [pc, #148]	@ (8002610 <HAL_I2C_MspInit+0x114>)
 800257c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 800257e:	4b23      	ldr	r3, [pc, #140]	@ (800260c <HAL_I2C_MspInit+0x110>)
 8002580:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002584:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002586:	4b21      	ldr	r3, [pc, #132]	@ (800260c <HAL_I2C_MspInit+0x110>)
 8002588:	2200      	movs	r2, #0
 800258a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800258c:	4b1f      	ldr	r3, [pc, #124]	@ (800260c <HAL_I2C_MspInit+0x110>)
 800258e:	2200      	movs	r2, #0
 8002590:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002592:	4b1e      	ldr	r3, [pc, #120]	@ (800260c <HAL_I2C_MspInit+0x110>)
 8002594:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002598:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800259a:	4b1c      	ldr	r3, [pc, #112]	@ (800260c <HAL_I2C_MspInit+0x110>)
 800259c:	2200      	movs	r2, #0
 800259e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025a0:	4b1a      	ldr	r3, [pc, #104]	@ (800260c <HAL_I2C_MspInit+0x110>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80025a6:	4b19      	ldr	r3, [pc, #100]	@ (800260c <HAL_I2C_MspInit+0x110>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80025ac:	4b17      	ldr	r3, [pc, #92]	@ (800260c <HAL_I2C_MspInit+0x110>)
 80025ae:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80025b2:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025b4:	4b15      	ldr	r3, [pc, #84]	@ (800260c <HAL_I2C_MspInit+0x110>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80025ba:	4814      	ldr	r0, [pc, #80]	@ (800260c <HAL_I2C_MspInit+0x110>)
 80025bc:	f000 fe50 	bl	8003260 <HAL_DMA_Init>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 80025c6:	f000 fa21 	bl	8002a0c <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a0f      	ldr	r2, [pc, #60]	@ (800260c <HAL_I2C_MspInit+0x110>)
 80025ce:	639a      	str	r2, [r3, #56]	@ 0x38
 80025d0:	4a0e      	ldr	r2, [pc, #56]	@ (800260c <HAL_I2C_MspInit+0x110>)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80025d6:	2200      	movs	r2, #0
 80025d8:	2105      	movs	r1, #5
 80025da:	201f      	movs	r0, #31
 80025dc:	f000 fe16 	bl	800320c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80025e0:	201f      	movs	r0, #31
 80025e2:	f000 fe2f 	bl	8003244 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 80025e6:	2200      	movs	r2, #0
 80025e8:	2105      	movs	r1, #5
 80025ea:	2020      	movs	r0, #32
 80025ec:	f000 fe0e 	bl	800320c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80025f0:	2020      	movs	r0, #32
 80025f2:	f000 fe27 	bl	8003244 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80025f6:	bf00      	nop
 80025f8:	3728      	adds	r7, #40	@ 0x28
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	40005400 	.word	0x40005400
 8002604:	40023800 	.word	0x40023800
 8002608:	40020400 	.word	0x40020400
 800260c:	2000056c 	.word	0x2000056c
 8002610:	40026010 	.word	0x40026010

08002614 <__io_putchar>:
  int __io_putchar(int ch)
#else
  // For other compilers, implement fputc for printf redirection
  int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
    // Transmit the character over UART1
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800261c:	1d39      	adds	r1, r7, #4
 800261e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002622:	2201      	movs	r2, #1
 8002624:	4803      	ldr	r0, [pc, #12]	@ (8002634 <__io_putchar+0x20>)
 8002626:	f006 f82d 	bl	8008684 <HAL_UART_Transmit>
    return ch;
 800262a:	687b      	ldr	r3, [r7, #4]
}
 800262c:	4618      	mov	r0, r3
 800262e:	3708      	adds	r7, #8
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	200006f0 	.word	0x200006f0

08002638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b08c      	sub	sp, #48	@ 0x30
 800263c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800263e:	f000 fcc7 	bl	8002fd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002642:	f000 f83f 	bl	80026c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002646:	f7ff fee7 	bl	8002418 <MX_GPIO_Init>
  MX_DMA_Init();
 800264a:	f7ff fdc5 	bl	80021d8 <MX_DMA_Init>
  MX_RTC_Init();
 800264e:	f000 f9e3 	bl	8002a18 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8002652:	f000 fc21 	bl	8002e98 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8002656:	f7ff ff23 	bl	80024a0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  I2C_Scan();
 800265a:	f000 f89f 	bl	800279c <I2C_Scan>
  while (MPU6050_Init(&hi2c1) == 1);
 800265e:	bf00      	nop
 8002660:	4814      	ldr	r0, [pc, #80]	@ (80026b4 <main+0x7c>)
 8002662:	f7fe fef3 	bl	800144c <MPU6050_Init>
 8002666:	4603      	mov	r3, r0
 8002668:	2b01      	cmp	r3, #1
 800266a:	d0f9      	beq.n	8002660 <main+0x28>

  if(ICM20948_Init() != HAL_OK)
 800266c:	f7fe fc5a 	bl	8000f24 <ICM20948_Init>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	d002      	beq.n	800267c <main+0x44>
  {
	  printf("init icm20948 fails\r\n");
 8002676:	4810      	ldr	r0, [pc, #64]	@ (80026b8 <main+0x80>)
 8002678:	f00a faf8 	bl	800cc6c <puts>
  }

  ssd1306_Init();
 800267c:	f7ff fad2 	bl	8001c24 <ssd1306_Init>
  ssd1306_WriteString("Hello World", Font_7x10);
 8002680:	4b0e      	ldr	r3, [pc, #56]	@ (80026bc <main+0x84>)
 8002682:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002686:	480e      	ldr	r0, [pc, #56]	@ (80026c0 <main+0x88>)
 8002688:	f7ff fc6e 	bl	8001f68 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 800268c:	f7ff fce6 	bl	800205c <ssd1306_UpdateScreen>
  IMU_EN_SENSOR_TYPE enMotionSensorType, enPressureType;
  IMU_ST_ANGLES_DATA stAngles;
  IMU_ST_SENSOR_DATA stGyroRawData;
  IMU_ST_SENSOR_DATA stAccelRawData;
  IMU_ST_SENSOR_DATA stMagnRawData;
  int32_t s32PressureVal = 0, s32TemperatureVal = 0, s32AltitudeVal = 0;
 8002690:	2300      	movs	r3, #0
 8002692:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002694:	2300      	movs	r3, #0
 8002696:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002698:	2300      	movs	r3, #0
 800269a:	627b      	str	r3, [r7, #36]	@ 0x24
  else
  {
	  printf("Pressure sersor NULL\r\n");
  }
*/
  board_button_init();
 800269c:	f7ff fd08 	bl	80020b0 <board_button_init>
  board_led_init();
 80026a0:	f7ff fd44 	bl	800212c <board_led_init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80026a4:	f006 fbee 	bl	8008e84 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80026a8:	f7ff fdb6 	bl	8002218 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80026ac:	f006 fc0e 	bl	8008ecc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80026b0:	bf00      	nop
 80026b2:	e7fd      	b.n	80026b0 <main+0x78>
 80026b4:	20000518 	.word	0x20000518
 80026b8:	0800f744 	.word	0x0800f744
 80026bc:	20000090 	.word	0x20000090
 80026c0:	0800f75c 	.word	0x0800f75c

080026c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b094      	sub	sp, #80	@ 0x50
 80026c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026ca:	f107 0320 	add.w	r3, r7, #32
 80026ce:	2230      	movs	r2, #48	@ 0x30
 80026d0:	2100      	movs	r1, #0
 80026d2:	4618      	mov	r0, r3
 80026d4:	f00a fbde 	bl	800ce94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026d8:	f107 030c 	add.w	r3, r7, #12
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	605a      	str	r2, [r3, #4]
 80026e2:	609a      	str	r2, [r3, #8]
 80026e4:	60da      	str	r2, [r3, #12]
 80026e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80026e8:	2300      	movs	r3, #0
 80026ea:	60bb      	str	r3, [r7, #8]
 80026ec:	4b29      	ldr	r3, [pc, #164]	@ (8002794 <SystemClock_Config+0xd0>)
 80026ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f0:	4a28      	ldr	r2, [pc, #160]	@ (8002794 <SystemClock_Config+0xd0>)
 80026f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80026f8:	4b26      	ldr	r3, [pc, #152]	@ (8002794 <SystemClock_Config+0xd0>)
 80026fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002700:	60bb      	str	r3, [r7, #8]
 8002702:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002704:	2300      	movs	r3, #0
 8002706:	607b      	str	r3, [r7, #4]
 8002708:	4b23      	ldr	r3, [pc, #140]	@ (8002798 <SystemClock_Config+0xd4>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a22      	ldr	r2, [pc, #136]	@ (8002798 <SystemClock_Config+0xd4>)
 800270e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002712:	6013      	str	r3, [r2, #0]
 8002714:	4b20      	ldr	r3, [pc, #128]	@ (8002798 <SystemClock_Config+0xd4>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800271c:	607b      	str	r3, [r7, #4]
 800271e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8002720:	2305      	movs	r3, #5
 8002722:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002724:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002728:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800272a:	2301      	movs	r3, #1
 800272c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800272e:	2302      	movs	r3, #2
 8002730:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002732:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002736:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002738:	2304      	movs	r3, #4
 800273a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800273c:	23a8      	movs	r3, #168	@ 0xa8
 800273e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002740:	2302      	movs	r3, #2
 8002742:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002744:	2304      	movs	r3, #4
 8002746:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002748:	f107 0320 	add.w	r3, r7, #32
 800274c:	4618      	mov	r0, r3
 800274e:	f004 fbef 	bl	8006f30 <HAL_RCC_OscConfig>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002758:	f000 f958 	bl	8002a0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800275c:	230f      	movs	r3, #15
 800275e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002760:	2302      	movs	r3, #2
 8002762:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002764:	2300      	movs	r3, #0
 8002766:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002768:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800276c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800276e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002772:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002774:	f107 030c 	add.w	r3, r7, #12
 8002778:	2105      	movs	r1, #5
 800277a:	4618      	mov	r0, r3
 800277c:	f004 fe50 	bl	8007420 <HAL_RCC_ClockConfig>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002786:	f000 f941 	bl	8002a0c <Error_Handler>
  }
}
 800278a:	bf00      	nop
 800278c:	3750      	adds	r7, #80	@ 0x50
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	40023800 	.word	0x40023800
 8002798:	40007000 	.word	0x40007000

0800279c <I2C_Scan>:

/* USER CODE BEGIN 4 */
void I2C_Scan(void)
{
 800279c:	b5b0      	push	{r4, r5, r7, lr}
 800279e:	b08c      	sub	sp, #48	@ 0x30
 80027a0:	af04      	add	r7, sp, #16

	RTC_DateTypeDef sdatestructureget;
	RTC_TimeTypeDef stimestructureget;
	HAL_RTC_GetTime(&hrtc, &stimestructureget, RTC_FORMAT_BIN);
 80027a2:	1d3b      	adds	r3, r7, #4
 80027a4:	2200      	movs	r2, #0
 80027a6:	4619      	mov	r1, r3
 80027a8:	481e      	ldr	r0, [pc, #120]	@ (8002824 <I2C_Scan+0x88>)
 80027aa:	f005 fa8a 	bl	8007cc2 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sdatestructureget, RTC_FORMAT_BIN);
 80027ae:	f107 0318 	add.w	r3, r7, #24
 80027b2:	2200      	movs	r2, #0
 80027b4:	4619      	mov	r1, r3
 80027b6:	481b      	ldr	r0, [pc, #108]	@ (8002824 <I2C_Scan+0x88>)
 80027b8:	f005 fb65 	bl	8007e86 <HAL_RTC_GetDate>
    printf("Scanning I2C bus on Y20%02d.M%02d.D%02d at %02d:%02d:%02d...\r\n",
    		sdatestructureget.Year,
 80027bc:	7efb      	ldrb	r3, [r7, #27]
    printf("Scanning I2C bus on Y20%02d.M%02d.D%02d at %02d:%02d:%02d...\r\n",
 80027be:	4618      	mov	r0, r3
			sdatestructureget.Month,
 80027c0:	7e7b      	ldrb	r3, [r7, #25]
    printf("Scanning I2C bus on Y20%02d.M%02d.D%02d at %02d:%02d:%02d...\r\n",
 80027c2:	461c      	mov	r4, r3
			sdatestructureget.Date,
 80027c4:	7ebb      	ldrb	r3, [r7, #26]
    printf("Scanning I2C bus on Y20%02d.M%02d.D%02d at %02d:%02d:%02d...\r\n",
 80027c6:	461d      	mov	r5, r3
			stimestructureget.Hours,
 80027c8:	793b      	ldrb	r3, [r7, #4]
			stimestructureget.Minutes,
 80027ca:	797a      	ldrb	r2, [r7, #5]
			stimestructureget.Seconds);
 80027cc:	79b9      	ldrb	r1, [r7, #6]
    printf("Scanning I2C bus on Y20%02d.M%02d.D%02d at %02d:%02d:%02d...\r\n",
 80027ce:	9102      	str	r1, [sp, #8]
 80027d0:	9201      	str	r2, [sp, #4]
 80027d2:	9300      	str	r3, [sp, #0]
 80027d4:	462b      	mov	r3, r5
 80027d6:	4622      	mov	r2, r4
 80027d8:	4601      	mov	r1, r0
 80027da:	4813      	ldr	r0, [pc, #76]	@ (8002828 <I2C_Scan+0x8c>)
 80027dc:	f00a f9de 	bl	800cb9c <iprintf>
    for (uint16_t addr = 0; addr < 128; addr++)
 80027e0:	2300      	movs	r3, #0
 80027e2:	83fb      	strh	r3, [r7, #30]
 80027e4:	e013      	b.n	800280e <I2C_Scan+0x72>
    {
        if (HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 1, HAL_MAX_DELAY) == HAL_OK)
 80027e6:	8bfb      	ldrh	r3, [r7, #30]
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	b299      	uxth	r1, r3
 80027ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80027f0:	2201      	movs	r2, #1
 80027f2:	480e      	ldr	r0, [pc, #56]	@ (800282c <I2C_Scan+0x90>)
 80027f4:	f002 f8de 	bl	80049b4 <HAL_I2C_IsDeviceReady>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d104      	bne.n	8002808 <I2C_Scan+0x6c>
        {
            printf("Device found at 0x%02X\r\n", addr);
 80027fe:	8bfb      	ldrh	r3, [r7, #30]
 8002800:	4619      	mov	r1, r3
 8002802:	480b      	ldr	r0, [pc, #44]	@ (8002830 <I2C_Scan+0x94>)
 8002804:	f00a f9ca 	bl	800cb9c <iprintf>
    for (uint16_t addr = 0; addr < 128; addr++)
 8002808:	8bfb      	ldrh	r3, [r7, #30]
 800280a:	3301      	adds	r3, #1
 800280c:	83fb      	strh	r3, [r7, #30]
 800280e:	8bfb      	ldrh	r3, [r7, #30]
 8002810:	2b7f      	cmp	r3, #127	@ 0x7f
 8002812:	d9e8      	bls.n	80027e6 <I2C_Scan+0x4a>
        }
    }
    printf("Scanning I2C DONE!...\r\n");
 8002814:	4807      	ldr	r0, [pc, #28]	@ (8002834 <I2C_Scan+0x98>)
 8002816:	f00a fa29 	bl	800cc6c <puts>
}
 800281a:	bf00      	nop
 800281c:	3720      	adds	r7, #32
 800281e:	46bd      	mov	sp, r7
 8002820:	bdb0      	pop	{r4, r5, r7, pc}
 8002822:	bf00      	nop
 8002824:	20000684 	.word	0x20000684
 8002828:	0800f768 	.word	0x0800f768
 800282c:	20000518 	.word	0x20000518
 8002830:	0800f7a8 	.word	0x0800f7a8
 8002834:	0800f7c4 	.word	0x0800f7c4

08002838 <Display_Accel_Data>:

void Display_Accel_Data(void) {
 8002838:	b5b0      	push	{r4, r5, r7, lr}
 800283a:	b08a      	sub	sp, #40	@ 0x28
 800283c:	af04      	add	r7, sp, #16
    // Clear the screen
    ssd1306_Clear();
 800283e:	f7ff fbd1 	bl	8001fe4 <ssd1306_Clear>
    char buffer[20];  // Buffer to hold the text
    uint8_t len = 75;
 8002842:	234b      	movs	r3, #75	@ 0x4b
 8002844:	75fb      	strb	r3, [r7, #23]

	// Display the Ax value
	snprintf(buffer, sizeof(buffer), "x:%8.5f|%8.5f", MPU6050.Ax, ICM20948.acce[0]);
 8002846:	4b2e      	ldr	r3, [pc, #184]	@ (8002900 <Display_Accel_Data+0xc8>)
 8002848:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800284c:	4b2d      	ldr	r3, [pc, #180]	@ (8002904 <Display_Accel_Data+0xcc>)
 800284e:	695b      	ldr	r3, [r3, #20]
 8002850:	4618      	mov	r0, r3
 8002852:	f7fd fe79 	bl	8000548 <__aeabi_f2d>
 8002856:	4602      	mov	r2, r0
 8002858:	460b      	mov	r3, r1
 800285a:	4638      	mov	r0, r7
 800285c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002860:	e9cd 4500 	strd	r4, r5, [sp]
 8002864:	4a28      	ldr	r2, [pc, #160]	@ (8002908 <Display_Accel_Data+0xd0>)
 8002866:	2114      	movs	r1, #20
 8002868:	f00a fa08 	bl	800cc7c <sniprintf>
	ssd1306_SetCursor(0, 0);
 800286c:	2100      	movs	r1, #0
 800286e:	2000      	movs	r0, #0
 8002870:	f7ff fba0 	bl	8001fb4 <ssd1306_SetCursor>
	ssd1306_WriteString(buffer, Font_7x10);
 8002874:	4a25      	ldr	r2, [pc, #148]	@ (800290c <Display_Accel_Data+0xd4>)
 8002876:	463b      	mov	r3, r7
 8002878:	ca06      	ldmia	r2, {r1, r2}
 800287a:	4618      	mov	r0, r3
 800287c:	f7ff fb74 	bl	8001f68 <ssd1306_WriteString>

	// Display the Ay value
	snprintf(buffer, sizeof(buffer), "y:%8.5f|%8.5f", MPU6050.Ay, ICM20948.acce[1]);
 8002880:	4b1f      	ldr	r3, [pc, #124]	@ (8002900 <Display_Accel_Data+0xc8>)
 8002882:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002886:	4b1f      	ldr	r3, [pc, #124]	@ (8002904 <Display_Accel_Data+0xcc>)
 8002888:	699b      	ldr	r3, [r3, #24]
 800288a:	4618      	mov	r0, r3
 800288c:	f7fd fe5c 	bl	8000548 <__aeabi_f2d>
 8002890:	4602      	mov	r2, r0
 8002892:	460b      	mov	r3, r1
 8002894:	4638      	mov	r0, r7
 8002896:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800289a:	e9cd 4500 	strd	r4, r5, [sp]
 800289e:	4a1c      	ldr	r2, [pc, #112]	@ (8002910 <Display_Accel_Data+0xd8>)
 80028a0:	2114      	movs	r1, #20
 80028a2:	f00a f9eb 	bl	800cc7c <sniprintf>
	ssd1306_SetCursor(0, 10);
 80028a6:	210a      	movs	r1, #10
 80028a8:	2000      	movs	r0, #0
 80028aa:	f7ff fb83 	bl	8001fb4 <ssd1306_SetCursor>
	ssd1306_WriteString(buffer, Font_7x10);
 80028ae:	4a17      	ldr	r2, [pc, #92]	@ (800290c <Display_Accel_Data+0xd4>)
 80028b0:	463b      	mov	r3, r7
 80028b2:	ca06      	ldmia	r2, {r1, r2}
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7ff fb57 	bl	8001f68 <ssd1306_WriteString>

	// Display the Az value
	snprintf(buffer, sizeof(buffer), "z:%8.5f|%8.5f", MPU6050.Az, ICM20948.acce[2]);
 80028ba:	4b11      	ldr	r3, [pc, #68]	@ (8002900 <Display_Accel_Data+0xc8>)
 80028bc:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 80028c0:	4b10      	ldr	r3, [pc, #64]	@ (8002904 <Display_Accel_Data+0xcc>)
 80028c2:	69db      	ldr	r3, [r3, #28]
 80028c4:	4618      	mov	r0, r3
 80028c6:	f7fd fe3f 	bl	8000548 <__aeabi_f2d>
 80028ca:	4602      	mov	r2, r0
 80028cc:	460b      	mov	r3, r1
 80028ce:	4638      	mov	r0, r7
 80028d0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80028d4:	e9cd 4500 	strd	r4, r5, [sp]
 80028d8:	4a0e      	ldr	r2, [pc, #56]	@ (8002914 <Display_Accel_Data+0xdc>)
 80028da:	2114      	movs	r1, #20
 80028dc:	f00a f9ce 	bl	800cc7c <sniprintf>
	ssd1306_SetCursor(0, 20);
 80028e0:	2114      	movs	r1, #20
 80028e2:	2000      	movs	r0, #0
 80028e4:	f7ff fb66 	bl	8001fb4 <ssd1306_SetCursor>
	ssd1306_WriteString(buffer, Font_7x10);
 80028e8:	4a08      	ldr	r2, [pc, #32]	@ (800290c <Display_Accel_Data+0xd4>)
 80028ea:	463b      	mov	r3, r7
 80028ec:	ca06      	ldmia	r2, {r1, r2}
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7ff fb3a 	bl	8001f68 <ssd1306_WriteString>

	// Update the screen
	ssd1306_UpdateScreen();
 80028f4:	f7ff fbb2 	bl	800205c <ssd1306_UpdateScreen>

}
 80028f8:	bf00      	nop
 80028fa:	3718      	adds	r7, #24
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bdb0      	pop	{r4, r5, r7, pc}
 8002900:	200005d0 	.word	0x200005d0
 8002904:	20000640 	.word	0x20000640
 8002908:	0800f7dc 	.word	0x0800f7dc
 800290c:	20000090 	.word	0x20000090
 8002910:	0800f7ec 	.word	0x0800f7ec
 8002914:	0800f7fc 	.word	0x0800f7fc

08002918 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1) {
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a0d      	ldr	r2, [pc, #52]	@ (800295c <HAL_I2C_MemRxCpltCallback+0x44>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d114      	bne.n	8002954 <HAL_I2C_MemRxCpltCallback+0x3c>
    	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800292a:	2300      	movs	r3, #0
 800292c:	60fb      	str	r3, [r7, #12]
    	xSemaphoreGiveFromISR(dmaCompleteSemaphore, &xHigherPriorityTaskWoken);
 800292e:	4b0c      	ldr	r3, [pc, #48]	@ (8002960 <HAL_I2C_MemRxCpltCallback+0x48>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f107 020c 	add.w	r2, r7, #12
 8002936:	4611      	mov	r1, r2
 8002938:	4618      	mov	r0, r3
 800293a:	f007 f83b 	bl	80099b4 <xQueueGiveFromISR>
    	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d007      	beq.n	8002954 <HAL_I2C_MemRxCpltCallback+0x3c>
 8002944:	4b07      	ldr	r3, [pc, #28]	@ (8002964 <HAL_I2C_MemRxCpltCallback+0x4c>)
 8002946:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800294a:	601a      	str	r2, [r3, #0]
 800294c:	f3bf 8f4f 	dsb	sy
 8002950:	f3bf 8f6f 	isb	sy

    }
}
 8002954:	bf00      	nop
 8002956:	3710      	adds	r7, #16
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	40005400 	.word	0x40005400
 8002960:	20000680 	.word	0x20000680
 8002964:	e000ed04 	.word	0xe000ed04

08002968 <HAL_I2C_ErrorCallback>:
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1) {
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a15      	ldr	r2, [pc, #84]	@ (80029cc <HAL_I2C_ErrorCallback+0x64>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d124      	bne.n	80029c4 <HAL_I2C_ErrorCallback+0x5c>
    	switch (current_i2c_dma_state)
 800297a:	4b15      	ldr	r3, [pc, #84]	@ (80029d0 <HAL_I2C_ErrorCallback+0x68>)
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	b2db      	uxtb	r3, r3
 8002980:	3b01      	subs	r3, #1
 8002982:	2b03      	cmp	r3, #3
 8002984:	d81a      	bhi.n	80029bc <HAL_I2C_ErrorCallback+0x54>
 8002986:	a201      	add	r2, pc, #4	@ (adr r2, 800298c <HAL_I2C_ErrorCallback+0x24>)
 8002988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800298c:	0800299d 	.word	0x0800299d
 8002990:	080029a5 	.word	0x080029a5
 8002994:	080029ad 	.word	0x080029ad
 8002998:	080029b5 	.word	0x080029b5
		{
			case I2C_DMA_STATE_MPU6050:
				printf("mpu6050 i2c error");
 800299c:	480d      	ldr	r0, [pc, #52]	@ (80029d4 <HAL_I2C_ErrorCallback+0x6c>)
 800299e:	f00a f8fd 	bl	800cb9c <iprintf>
				break;
 80029a2:	e00f      	b.n	80029c4 <HAL_I2C_ErrorCallback+0x5c>
			case I2C_DMA_STATE_ICM20948_ACCEL_GYRO:
				printf("icm20948 gyro i2c error");
 80029a4:	480c      	ldr	r0, [pc, #48]	@ (80029d8 <HAL_I2C_ErrorCallback+0x70>)
 80029a6:	f00a f8f9 	bl	800cb9c <iprintf>
				break;
 80029aa:	e00b      	b.n	80029c4 <HAL_I2C_ErrorCallback+0x5c>
			case I2C_DMA_STATE_ICM20948_MAG:
				printf("icm20948 mag i2c error");
 80029ac:	480b      	ldr	r0, [pc, #44]	@ (80029dc <HAL_I2C_ErrorCallback+0x74>)
 80029ae:	f00a f8f5 	bl	800cb9c <iprintf>
				break;
 80029b2:	e007      	b.n	80029c4 <HAL_I2C_ErrorCallback+0x5c>
			case I2C_DMA_STATE_BMP280:
				printf("icm20948 bmp280 i2c error");
 80029b4:	480a      	ldr	r0, [pc, #40]	@ (80029e0 <HAL_I2C_ErrorCallback+0x78>)
 80029b6:	f00a f8f1 	bl	800cb9c <iprintf>
				break;
 80029ba:	e003      	b.n	80029c4 <HAL_I2C_ErrorCallback+0x5c>
			case I2C_DMA_STATE_NONE:
			default:
				printf("Unexpected I2C DMA state!\r\n");
 80029bc:	4809      	ldr	r0, [pc, #36]	@ (80029e4 <HAL_I2C_ErrorCallback+0x7c>)
 80029be:	f00a f955 	bl	800cc6c <puts>
				break;
 80029c2:	bf00      	nop
		}
    }
}
 80029c4:	bf00      	nop
 80029c6:	3708      	adds	r7, #8
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	40005400 	.word	0x40005400
 80029d0:	2000067c 	.word	0x2000067c
 80029d4:	0800f80c 	.word	0x0800f80c
 80029d8:	0800f820 	.word	0x0800f820
 80029dc:	0800f838 	.word	0x0800f838
 80029e0:	0800f850 	.word	0x0800f850
 80029e4:	0800f86c 	.word	0x0800f86c

080029e8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a04      	ldr	r2, [pc, #16]	@ (8002a08 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d101      	bne.n	80029fe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80029fa:	f000 fb0b 	bl	8003014 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80029fe:	bf00      	nop
 8002a00:	3708      	adds	r7, #8
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	40010000 	.word	0x40010000

08002a0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a10:	b672      	cpsid	i
}
 8002a12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a14:	bf00      	nop
 8002a16:	e7fd      	b.n	8002a14 <Error_Handler+0x8>

08002a18 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b086      	sub	sp, #24
 8002a1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002a1e:	1d3b      	adds	r3, r7, #4
 8002a20:	2200      	movs	r2, #0
 8002a22:	601a      	str	r2, [r3, #0]
 8002a24:	605a      	str	r2, [r3, #4]
 8002a26:	609a      	str	r2, [r3, #8]
 8002a28:	60da      	str	r2, [r3, #12]
 8002a2a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002a30:	4b24      	ldr	r3, [pc, #144]	@ (8002ac4 <MX_RTC_Init+0xac>)
 8002a32:	4a25      	ldr	r2, [pc, #148]	@ (8002ac8 <MX_RTC_Init+0xb0>)
 8002a34:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002a36:	4b23      	ldr	r3, [pc, #140]	@ (8002ac4 <MX_RTC_Init+0xac>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002a3c:	4b21      	ldr	r3, [pc, #132]	@ (8002ac4 <MX_RTC_Init+0xac>)
 8002a3e:	227f      	movs	r2, #127	@ 0x7f
 8002a40:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002a42:	4b20      	ldr	r3, [pc, #128]	@ (8002ac4 <MX_RTC_Init+0xac>)
 8002a44:	22ff      	movs	r2, #255	@ 0xff
 8002a46:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002a48:	4b1e      	ldr	r3, [pc, #120]	@ (8002ac4 <MX_RTC_Init+0xac>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002a4e:	4b1d      	ldr	r3, [pc, #116]	@ (8002ac4 <MX_RTC_Init+0xac>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002a54:	4b1b      	ldr	r3, [pc, #108]	@ (8002ac4 <MX_RTC_Init+0xac>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002a5a:	481a      	ldr	r0, [pc, #104]	@ (8002ac4 <MX_RTC_Init+0xac>)
 8002a5c:	f005 f814 	bl	8007a88 <HAL_RTC_Init>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8002a66:	f7ff ffd1 	bl	8002a0c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002a72:	2300      	movs	r3, #0
 8002a74:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002a76:	2300      	movs	r3, #0
 8002a78:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002a7e:	1d3b      	adds	r3, r7, #4
 8002a80:	2201      	movs	r2, #1
 8002a82:	4619      	mov	r1, r3
 8002a84:	480f      	ldr	r0, [pc, #60]	@ (8002ac4 <MX_RTC_Init+0xac>)
 8002a86:	f005 f882 	bl	8007b8e <HAL_RTC_SetTime>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8002a90:	f7ff ffbc 	bl	8002a0c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002a94:	2301      	movs	r3, #1
 8002a96:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_AUGUST;
 8002a98:	2308      	movs	r3, #8
 8002a9a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x7;
 8002a9c:	2307      	movs	r3, #7
 8002a9e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x23;
 8002aa0:	2323      	movs	r3, #35	@ 0x23
 8002aa2:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002aa4:	463b      	mov	r3, r7
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	4806      	ldr	r0, [pc, #24]	@ (8002ac4 <MX_RTC_Init+0xac>)
 8002aac:	f005 f967 	bl	8007d7e <HAL_RTC_SetDate>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d001      	beq.n	8002aba <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8002ab6:	f7ff ffa9 	bl	8002a0c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002aba:	bf00      	nop
 8002abc:	3718      	adds	r7, #24
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	20000684 	.word	0x20000684
 8002ac8:	40002800 	.word	0x40002800

08002acc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b086      	sub	sp, #24
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ad4:	f107 0308 	add.w	r3, r7, #8
 8002ad8:	2200      	movs	r2, #0
 8002ada:	601a      	str	r2, [r3, #0]
 8002adc:	605a      	str	r2, [r3, #4]
 8002ade:	609a      	str	r2, [r3, #8]
 8002ae0:	60da      	str	r2, [r3, #12]
  if(rtcHandle->Instance==RTC)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a0c      	ldr	r2, [pc, #48]	@ (8002b18 <HAL_RTC_MspInit+0x4c>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d111      	bne.n	8002b10 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002aec:	2302      	movs	r3, #2
 8002aee:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002af0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002af4:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002af6:	f107 0308 	add.w	r3, r7, #8
 8002afa:	4618      	mov	r0, r3
 8002afc:	f004 fee2 	bl	80078c4 <HAL_RCCEx_PeriphCLKConfig>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d001      	beq.n	8002b0a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002b06:	f7ff ff81 	bl	8002a0c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002b0a:	4b04      	ldr	r3, [pc, #16]	@ (8002b1c <HAL_RTC_MspInit+0x50>)
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002b10:	bf00      	nop
 8002b12:	3718      	adds	r7, #24
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	40002800 	.word	0x40002800
 8002b1c:	42470e3c 	.word	0x42470e3c

08002b20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b26:	2300      	movs	r3, #0
 8002b28:	607b      	str	r3, [r7, #4]
 8002b2a:	4b12      	ldr	r3, [pc, #72]	@ (8002b74 <HAL_MspInit+0x54>)
 8002b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b2e:	4a11      	ldr	r2, [pc, #68]	@ (8002b74 <HAL_MspInit+0x54>)
 8002b30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b34:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b36:	4b0f      	ldr	r3, [pc, #60]	@ (8002b74 <HAL_MspInit+0x54>)
 8002b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b3e:	607b      	str	r3, [r7, #4]
 8002b40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b42:	2300      	movs	r3, #0
 8002b44:	603b      	str	r3, [r7, #0]
 8002b46:	4b0b      	ldr	r3, [pc, #44]	@ (8002b74 <HAL_MspInit+0x54>)
 8002b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4a:	4a0a      	ldr	r2, [pc, #40]	@ (8002b74 <HAL_MspInit+0x54>)
 8002b4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b50:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b52:	4b08      	ldr	r3, [pc, #32]	@ (8002b74 <HAL_MspInit+0x54>)
 8002b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b5a:	603b      	str	r3, [r7, #0]
 8002b5c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002b5e:	2200      	movs	r2, #0
 8002b60:	210f      	movs	r1, #15
 8002b62:	f06f 0001 	mvn.w	r0, #1
 8002b66:	f000 fb51 	bl	800320c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b6a:	bf00      	nop
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	40023800 	.word	0x40023800

08002b78 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b08c      	sub	sp, #48	@ 0x30
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002b80:	2300      	movs	r3, #0
 8002b82:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002b84:	2300      	movs	r3, #0
 8002b86:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002b88:	2300      	movs	r3, #0
 8002b8a:	60bb      	str	r3, [r7, #8]
 8002b8c:	4b2f      	ldr	r3, [pc, #188]	@ (8002c4c <HAL_InitTick+0xd4>)
 8002b8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b90:	4a2e      	ldr	r2, [pc, #184]	@ (8002c4c <HAL_InitTick+0xd4>)
 8002b92:	f043 0301 	orr.w	r3, r3, #1
 8002b96:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b98:	4b2c      	ldr	r3, [pc, #176]	@ (8002c4c <HAL_InitTick+0xd4>)
 8002b9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b9c:	f003 0301 	and.w	r3, r3, #1
 8002ba0:	60bb      	str	r3, [r7, #8]
 8002ba2:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002ba4:	f107 020c 	add.w	r2, r7, #12
 8002ba8:	f107 0310 	add.w	r3, r7, #16
 8002bac:	4611      	mov	r1, r2
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f004 fe56 	bl	8007860 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002bb4:	f004 fe40 	bl	8007838 <HAL_RCC_GetPCLK2Freq>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bc0:	4a23      	ldr	r2, [pc, #140]	@ (8002c50 <HAL_InitTick+0xd8>)
 8002bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002bc6:	0c9b      	lsrs	r3, r3, #18
 8002bc8:	3b01      	subs	r3, #1
 8002bca:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002bcc:	4b21      	ldr	r3, [pc, #132]	@ (8002c54 <HAL_InitTick+0xdc>)
 8002bce:	4a22      	ldr	r2, [pc, #136]	@ (8002c58 <HAL_InitTick+0xe0>)
 8002bd0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002bd2:	4b20      	ldr	r3, [pc, #128]	@ (8002c54 <HAL_InitTick+0xdc>)
 8002bd4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002bd8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002bda:	4a1e      	ldr	r2, [pc, #120]	@ (8002c54 <HAL_InitTick+0xdc>)
 8002bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bde:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002be0:	4b1c      	ldr	r3, [pc, #112]	@ (8002c54 <HAL_InitTick+0xdc>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002be6:	4b1b      	ldr	r3, [pc, #108]	@ (8002c54 <HAL_InitTick+0xdc>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bec:	4b19      	ldr	r3, [pc, #100]	@ (8002c54 <HAL_InitTick+0xdc>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002bf2:	4818      	ldr	r0, [pc, #96]	@ (8002c54 <HAL_InitTick+0xdc>)
 8002bf4:	f005 fa54 	bl	80080a0 <HAL_TIM_Base_Init>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002bfe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d11b      	bne.n	8002c3e <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002c06:	4813      	ldr	r0, [pc, #76]	@ (8002c54 <HAL_InitTick+0xdc>)
 8002c08:	f005 faa4 	bl	8008154 <HAL_TIM_Base_Start_IT>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002c12:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d111      	bne.n	8002c3e <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002c1a:	2019      	movs	r0, #25
 8002c1c:	f000 fb12 	bl	8003244 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2b0f      	cmp	r3, #15
 8002c24:	d808      	bhi.n	8002c38 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002c26:	2200      	movs	r2, #0
 8002c28:	6879      	ldr	r1, [r7, #4]
 8002c2a:	2019      	movs	r0, #25
 8002c2c:	f000 faee 	bl	800320c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002c30:	4a0a      	ldr	r2, [pc, #40]	@ (8002c5c <HAL_InitTick+0xe4>)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6013      	str	r3, [r2, #0]
 8002c36:	e002      	b.n	8002c3e <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002c3e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3730      	adds	r7, #48	@ 0x30
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	40023800 	.word	0x40023800
 8002c50:	431bde83 	.word	0x431bde83
 8002c54:	200006a4 	.word	0x200006a4
 8002c58:	40010000 	.word	0x40010000
 8002c5c:	200000a0 	.word	0x200000a0

08002c60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c64:	bf00      	nop
 8002c66:	e7fd      	b.n	8002c64 <NMI_Handler+0x4>

08002c68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c6c:	bf00      	nop
 8002c6e:	e7fd      	b.n	8002c6c <HardFault_Handler+0x4>

08002c70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c74:	bf00      	nop
 8002c76:	e7fd      	b.n	8002c74 <MemManage_Handler+0x4>

08002c78 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c7c:	bf00      	nop
 8002c7e:	e7fd      	b.n	8002c7c <BusFault_Handler+0x4>

08002c80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c84:	bf00      	nop
 8002c86:	e7fd      	b.n	8002c84 <UsageFault_Handler+0x4>

08002c88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c8c:	bf00      	nop
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
	...

08002c98 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002c9c:	4802      	ldr	r0, [pc, #8]	@ (8002ca8 <DMA1_Stream0_IRQHandler+0x10>)
 8002c9e:	f000 fc07 	bl	80034b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002ca2:	bf00      	nop
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	2000056c 	.word	0x2000056c

08002cac <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002cb0:	4802      	ldr	r0, [pc, #8]	@ (8002cbc <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002cb2:	f005 fabf 	bl	8008234 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002cb6:	bf00      	nop
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	200006a4 	.word	0x200006a4

08002cc0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002cc4:	4802      	ldr	r0, [pc, #8]	@ (8002cd0 <I2C1_EV_IRQHandler+0x10>)
 8002cc6:	f001 ffa3 	bl	8004c10 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002cca:	bf00      	nop
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	20000518 	.word	0x20000518

08002cd4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002cd8:	4802      	ldr	r0, [pc, #8]	@ (8002ce4 <I2C1_ER_IRQHandler+0x10>)
 8002cda:	f002 f8ec 	bl	8004eb6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002cde:	bf00      	nop
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	20000518 	.word	0x20000518

08002ce8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	af00      	add	r7, sp, #0
  return 1;
 8002cec:	2301      	movs	r3, #1
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <_kill>:

int _kill(int pid, int sig)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002d02:	f00a f96f 	bl	800cfe4 <__errno>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2216      	movs	r2, #22
 8002d0a:	601a      	str	r2, [r3, #0]
  return -1;
 8002d0c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3708      	adds	r7, #8
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <_exit>:

void _exit (int status)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002d20:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f7ff ffe7 	bl	8002cf8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002d2a:	bf00      	nop
 8002d2c:	e7fd      	b.n	8002d2a <_exit+0x12>

08002d2e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	b086      	sub	sp, #24
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	60f8      	str	r0, [r7, #12]
 8002d36:	60b9      	str	r1, [r7, #8]
 8002d38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	617b      	str	r3, [r7, #20]
 8002d3e:	e00a      	b.n	8002d56 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d40:	f3af 8000 	nop.w
 8002d44:	4601      	mov	r1, r0
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	1c5a      	adds	r2, r3, #1
 8002d4a:	60ba      	str	r2, [r7, #8]
 8002d4c:	b2ca      	uxtb	r2, r1
 8002d4e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	3301      	adds	r3, #1
 8002d54:	617b      	str	r3, [r7, #20]
 8002d56:	697a      	ldr	r2, [r7, #20]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	dbf0      	blt.n	8002d40 <_read+0x12>
  }

  return len;
 8002d5e:	687b      	ldr	r3, [r7, #4]
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3718      	adds	r7, #24
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b086      	sub	sp, #24
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d74:	2300      	movs	r3, #0
 8002d76:	617b      	str	r3, [r7, #20]
 8002d78:	e009      	b.n	8002d8e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	1c5a      	adds	r2, r3, #1
 8002d7e:	60ba      	str	r2, [r7, #8]
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7ff fc46 	bl	8002614 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	617b      	str	r3, [r7, #20]
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	dbf1      	blt.n	8002d7a <_write+0x12>
  }
  return len;
 8002d96:	687b      	ldr	r3, [r7, #4]
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3718      	adds	r7, #24
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}

08002da0 <_close>:

int _close(int file)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002da8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	370c      	adds	r7, #12
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr

08002db8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002dc8:	605a      	str	r2, [r3, #4]
  return 0;
 8002dca:	2300      	movs	r3, #0
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr

08002dd8 <_isatty>:

int _isatty(int file)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b083      	sub	sp, #12
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002de0:	2301      	movs	r3, #1
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	370c      	adds	r7, #12
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr

08002dee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002dee:	b480      	push	{r7}
 8002df0:	b085      	sub	sp, #20
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	60f8      	str	r0, [r7, #12]
 8002df6:	60b9      	str	r1, [r7, #8]
 8002df8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002dfa:	2300      	movs	r3, #0
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3714      	adds	r7, #20
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b086      	sub	sp, #24
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e10:	4a14      	ldr	r2, [pc, #80]	@ (8002e64 <_sbrk+0x5c>)
 8002e12:	4b15      	ldr	r3, [pc, #84]	@ (8002e68 <_sbrk+0x60>)
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e1c:	4b13      	ldr	r3, [pc, #76]	@ (8002e6c <_sbrk+0x64>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d102      	bne.n	8002e2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e24:	4b11      	ldr	r3, [pc, #68]	@ (8002e6c <_sbrk+0x64>)
 8002e26:	4a12      	ldr	r2, [pc, #72]	@ (8002e70 <_sbrk+0x68>)
 8002e28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e2a:	4b10      	ldr	r3, [pc, #64]	@ (8002e6c <_sbrk+0x64>)
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4413      	add	r3, r2
 8002e32:	693a      	ldr	r2, [r7, #16]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d207      	bcs.n	8002e48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e38:	f00a f8d4 	bl	800cfe4 <__errno>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	220c      	movs	r2, #12
 8002e40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e42:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002e46:	e009      	b.n	8002e5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e48:	4b08      	ldr	r3, [pc, #32]	@ (8002e6c <_sbrk+0x64>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e4e:	4b07      	ldr	r3, [pc, #28]	@ (8002e6c <_sbrk+0x64>)
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4413      	add	r3, r2
 8002e56:	4a05      	ldr	r2, [pc, #20]	@ (8002e6c <_sbrk+0x64>)
 8002e58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3718      	adds	r7, #24
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	20020000 	.word	0x20020000
 8002e68:	00000400 	.word	0x00000400
 8002e6c:	200006ec 	.word	0x200006ec
 8002e70:	20005270 	.word	0x20005270

08002e74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e78:	4b06      	ldr	r3, [pc, #24]	@ (8002e94 <SystemInit+0x20>)
 8002e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e7e:	4a05      	ldr	r2, [pc, #20]	@ (8002e94 <SystemInit+0x20>)
 8002e80:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e88:	bf00      	nop
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr
 8002e92:	bf00      	nop
 8002e94:	e000ed00 	.word	0xe000ed00

08002e98 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002e9c:	4b11      	ldr	r3, [pc, #68]	@ (8002ee4 <MX_USART1_UART_Init+0x4c>)
 8002e9e:	4a12      	ldr	r2, [pc, #72]	@ (8002ee8 <MX_USART1_UART_Init+0x50>)
 8002ea0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002ea2:	4b10      	ldr	r3, [pc, #64]	@ (8002ee4 <MX_USART1_UART_Init+0x4c>)
 8002ea4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002ea8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002eaa:	4b0e      	ldr	r3, [pc, #56]	@ (8002ee4 <MX_USART1_UART_Init+0x4c>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002eb0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ee4 <MX_USART1_UART_Init+0x4c>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8002ee4 <MX_USART1_UART_Init+0x4c>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ebc:	4b09      	ldr	r3, [pc, #36]	@ (8002ee4 <MX_USART1_UART_Init+0x4c>)
 8002ebe:	220c      	movs	r2, #12
 8002ec0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ec2:	4b08      	ldr	r3, [pc, #32]	@ (8002ee4 <MX_USART1_UART_Init+0x4c>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ec8:	4b06      	ldr	r3, [pc, #24]	@ (8002ee4 <MX_USART1_UART_Init+0x4c>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ece:	4805      	ldr	r0, [pc, #20]	@ (8002ee4 <MX_USART1_UART_Init+0x4c>)
 8002ed0:	f005 fb88 	bl	80085e4 <HAL_UART_Init>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d001      	beq.n	8002ede <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002eda:	f7ff fd97 	bl	8002a0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002ede:	bf00      	nop
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	200006f0 	.word	0x200006f0
 8002ee8:	40011000 	.word	0x40011000

08002eec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b08a      	sub	sp, #40	@ 0x28
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ef4:	f107 0314 	add.w	r3, r7, #20
 8002ef8:	2200      	movs	r2, #0
 8002efa:	601a      	str	r2, [r3, #0]
 8002efc:	605a      	str	r2, [r3, #4]
 8002efe:	609a      	str	r2, [r3, #8]
 8002f00:	60da      	str	r2, [r3, #12]
 8002f02:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a19      	ldr	r2, [pc, #100]	@ (8002f70 <HAL_UART_MspInit+0x84>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d12c      	bne.n	8002f68 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f0e:	2300      	movs	r3, #0
 8002f10:	613b      	str	r3, [r7, #16]
 8002f12:	4b18      	ldr	r3, [pc, #96]	@ (8002f74 <HAL_UART_MspInit+0x88>)
 8002f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f16:	4a17      	ldr	r2, [pc, #92]	@ (8002f74 <HAL_UART_MspInit+0x88>)
 8002f18:	f043 0310 	orr.w	r3, r3, #16
 8002f1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f1e:	4b15      	ldr	r3, [pc, #84]	@ (8002f74 <HAL_UART_MspInit+0x88>)
 8002f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f22:	f003 0310 	and.w	r3, r3, #16
 8002f26:	613b      	str	r3, [r7, #16]
 8002f28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60fb      	str	r3, [r7, #12]
 8002f2e:	4b11      	ldr	r3, [pc, #68]	@ (8002f74 <HAL_UART_MspInit+0x88>)
 8002f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f32:	4a10      	ldr	r2, [pc, #64]	@ (8002f74 <HAL_UART_MspInit+0x88>)
 8002f34:	f043 0301 	orr.w	r3, r3, #1
 8002f38:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f3a:	4b0e      	ldr	r3, [pc, #56]	@ (8002f74 <HAL_UART_MspInit+0x88>)
 8002f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f3e:	f003 0301 	and.w	r3, r3, #1
 8002f42:	60fb      	str	r3, [r7, #12]
 8002f44:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002f46:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002f4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f4c:	2302      	movs	r3, #2
 8002f4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f50:	2300      	movs	r3, #0
 8002f52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f54:	2303      	movs	r3, #3
 8002f56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002f58:	2307      	movs	r3, #7
 8002f5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f5c:	f107 0314 	add.w	r3, r7, #20
 8002f60:	4619      	mov	r1, r3
 8002f62:	4805      	ldr	r0, [pc, #20]	@ (8002f78 <HAL_UART_MspInit+0x8c>)
 8002f64:	f000 fd28 	bl	80039b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002f68:	bf00      	nop
 8002f6a:	3728      	adds	r7, #40	@ 0x28
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	40011000 	.word	0x40011000
 8002f74:	40023800 	.word	0x40023800
 8002f78:	40020000 	.word	0x40020000

08002f7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002f7c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002fb4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002f80:	480d      	ldr	r0, [pc, #52]	@ (8002fb8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002f82:	490e      	ldr	r1, [pc, #56]	@ (8002fbc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002f84:	4a0e      	ldr	r2, [pc, #56]	@ (8002fc0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002f86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f88:	e002      	b.n	8002f90 <LoopCopyDataInit>

08002f8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f8e:	3304      	adds	r3, #4

08002f90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f94:	d3f9      	bcc.n	8002f8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f96:	4a0b      	ldr	r2, [pc, #44]	@ (8002fc4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002f98:	4c0b      	ldr	r4, [pc, #44]	@ (8002fc8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002f9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f9c:	e001      	b.n	8002fa2 <LoopFillZerobss>

08002f9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fa0:	3204      	adds	r2, #4

08002fa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fa4:	d3fb      	bcc.n	8002f9e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002fa6:	f7ff ff65 	bl	8002e74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002faa:	f00a f821 	bl	800cff0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002fae:	f7ff fb43 	bl	8002638 <main>
  bx  lr    
 8002fb2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002fb4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002fb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fbc:	20000288 	.word	0x20000288
  ldr r2, =_sidata
 8002fc0:	08010518 	.word	0x08010518
  ldr r2, =_sbss
 8002fc4:	20000288 	.word	0x20000288
  ldr r4, =_ebss
 8002fc8:	20005270 	.word	0x20005270

08002fcc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002fcc:	e7fe      	b.n	8002fcc <ADC_IRQHandler>
	...

08002fd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002fd4:	4b0e      	ldr	r3, [pc, #56]	@ (8003010 <HAL_Init+0x40>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a0d      	ldr	r2, [pc, #52]	@ (8003010 <HAL_Init+0x40>)
 8002fda:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fde:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8003010 <HAL_Init+0x40>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a0a      	ldr	r2, [pc, #40]	@ (8003010 <HAL_Init+0x40>)
 8002fe6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002fea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fec:	4b08      	ldr	r3, [pc, #32]	@ (8003010 <HAL_Init+0x40>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a07      	ldr	r2, [pc, #28]	@ (8003010 <HAL_Init+0x40>)
 8002ff2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ff6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ff8:	2003      	movs	r0, #3
 8002ffa:	f000 f8fc 	bl	80031f6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ffe:	200f      	movs	r0, #15
 8003000:	f7ff fdba 	bl	8002b78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003004:	f7ff fd8c 	bl	8002b20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003008:	2300      	movs	r3, #0
}
 800300a:	4618      	mov	r0, r3
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	40023c00 	.word	0x40023c00

08003014 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003018:	4b06      	ldr	r3, [pc, #24]	@ (8003034 <HAL_IncTick+0x20>)
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	461a      	mov	r2, r3
 800301e:	4b06      	ldr	r3, [pc, #24]	@ (8003038 <HAL_IncTick+0x24>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4413      	add	r3, r2
 8003024:	4a04      	ldr	r2, [pc, #16]	@ (8003038 <HAL_IncTick+0x24>)
 8003026:	6013      	str	r3, [r2, #0]
}
 8003028:	bf00      	nop
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr
 8003032:	bf00      	nop
 8003034:	200000a4 	.word	0x200000a4
 8003038:	20000738 	.word	0x20000738

0800303c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0
  return uwTick;
 8003040:	4b03      	ldr	r3, [pc, #12]	@ (8003050 <HAL_GetTick+0x14>)
 8003042:	681b      	ldr	r3, [r3, #0]
}
 8003044:	4618      	mov	r0, r3
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr
 800304e:	bf00      	nop
 8003050:	20000738 	.word	0x20000738

08003054 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b084      	sub	sp, #16
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800305c:	f7ff ffee 	bl	800303c <HAL_GetTick>
 8003060:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800306c:	d005      	beq.n	800307a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800306e:	4b0a      	ldr	r3, [pc, #40]	@ (8003098 <HAL_Delay+0x44>)
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	461a      	mov	r2, r3
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	4413      	add	r3, r2
 8003078:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800307a:	bf00      	nop
 800307c:	f7ff ffde 	bl	800303c <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	68fa      	ldr	r2, [r7, #12]
 8003088:	429a      	cmp	r2, r3
 800308a:	d8f7      	bhi.n	800307c <HAL_Delay+0x28>
  {
  }
}
 800308c:	bf00      	nop
 800308e:	bf00      	nop
 8003090:	3710      	adds	r7, #16
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	200000a4 	.word	0x200000a4

0800309c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800309c:	b480      	push	{r7}
 800309e:	b085      	sub	sp, #20
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f003 0307 	and.w	r3, r3, #7
 80030aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030ac:	4b0c      	ldr	r3, [pc, #48]	@ (80030e0 <__NVIC_SetPriorityGrouping+0x44>)
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030b2:	68ba      	ldr	r2, [r7, #8]
 80030b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80030b8:	4013      	ands	r3, r2
 80030ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80030c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030ce:	4a04      	ldr	r2, [pc, #16]	@ (80030e0 <__NVIC_SetPriorityGrouping+0x44>)
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	60d3      	str	r3, [r2, #12]
}
 80030d4:	bf00      	nop
 80030d6:	3714      	adds	r7, #20
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr
 80030e0:	e000ed00 	.word	0xe000ed00

080030e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030e8:	4b04      	ldr	r3, [pc, #16]	@ (80030fc <__NVIC_GetPriorityGrouping+0x18>)
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	0a1b      	lsrs	r3, r3, #8
 80030ee:	f003 0307 	and.w	r3, r3, #7
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr
 80030fc:	e000ed00 	.word	0xe000ed00

08003100 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	4603      	mov	r3, r0
 8003108:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800310a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310e:	2b00      	cmp	r3, #0
 8003110:	db0b      	blt.n	800312a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003112:	79fb      	ldrb	r3, [r7, #7]
 8003114:	f003 021f 	and.w	r2, r3, #31
 8003118:	4907      	ldr	r1, [pc, #28]	@ (8003138 <__NVIC_EnableIRQ+0x38>)
 800311a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800311e:	095b      	lsrs	r3, r3, #5
 8003120:	2001      	movs	r0, #1
 8003122:	fa00 f202 	lsl.w	r2, r0, r2
 8003126:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	e000e100 	.word	0xe000e100

0800313c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	4603      	mov	r3, r0
 8003144:	6039      	str	r1, [r7, #0]
 8003146:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800314c:	2b00      	cmp	r3, #0
 800314e:	db0a      	blt.n	8003166 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	b2da      	uxtb	r2, r3
 8003154:	490c      	ldr	r1, [pc, #48]	@ (8003188 <__NVIC_SetPriority+0x4c>)
 8003156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800315a:	0112      	lsls	r2, r2, #4
 800315c:	b2d2      	uxtb	r2, r2
 800315e:	440b      	add	r3, r1
 8003160:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003164:	e00a      	b.n	800317c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	b2da      	uxtb	r2, r3
 800316a:	4908      	ldr	r1, [pc, #32]	@ (800318c <__NVIC_SetPriority+0x50>)
 800316c:	79fb      	ldrb	r3, [r7, #7]
 800316e:	f003 030f 	and.w	r3, r3, #15
 8003172:	3b04      	subs	r3, #4
 8003174:	0112      	lsls	r2, r2, #4
 8003176:	b2d2      	uxtb	r2, r2
 8003178:	440b      	add	r3, r1
 800317a:	761a      	strb	r2, [r3, #24]
}
 800317c:	bf00      	nop
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr
 8003188:	e000e100 	.word	0xe000e100
 800318c:	e000ed00 	.word	0xe000ed00

08003190 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003190:	b480      	push	{r7}
 8003192:	b089      	sub	sp, #36	@ 0x24
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f003 0307 	and.w	r3, r3, #7
 80031a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	f1c3 0307 	rsb	r3, r3, #7
 80031aa:	2b04      	cmp	r3, #4
 80031ac:	bf28      	it	cs
 80031ae:	2304      	movcs	r3, #4
 80031b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	3304      	adds	r3, #4
 80031b6:	2b06      	cmp	r3, #6
 80031b8:	d902      	bls.n	80031c0 <NVIC_EncodePriority+0x30>
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	3b03      	subs	r3, #3
 80031be:	e000      	b.n	80031c2 <NVIC_EncodePriority+0x32>
 80031c0:	2300      	movs	r3, #0
 80031c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80031c8:	69bb      	ldr	r3, [r7, #24]
 80031ca:	fa02 f303 	lsl.w	r3, r2, r3
 80031ce:	43da      	mvns	r2, r3
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	401a      	ands	r2, r3
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031d8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	fa01 f303 	lsl.w	r3, r1, r3
 80031e2:	43d9      	mvns	r1, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031e8:	4313      	orrs	r3, r2
         );
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3724      	adds	r7, #36	@ 0x24
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr

080031f6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031f6:	b580      	push	{r7, lr}
 80031f8:	b082      	sub	sp, #8
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f7ff ff4c 	bl	800309c <__NVIC_SetPriorityGrouping>
}
 8003204:	bf00      	nop
 8003206:	3708      	adds	r7, #8
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800320c:	b580      	push	{r7, lr}
 800320e:	b086      	sub	sp, #24
 8003210:	af00      	add	r7, sp, #0
 8003212:	4603      	mov	r3, r0
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	607a      	str	r2, [r7, #4]
 8003218:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800321a:	2300      	movs	r3, #0
 800321c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800321e:	f7ff ff61 	bl	80030e4 <__NVIC_GetPriorityGrouping>
 8003222:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	68b9      	ldr	r1, [r7, #8]
 8003228:	6978      	ldr	r0, [r7, #20]
 800322a:	f7ff ffb1 	bl	8003190 <NVIC_EncodePriority>
 800322e:	4602      	mov	r2, r0
 8003230:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003234:	4611      	mov	r1, r2
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff ff80 	bl	800313c <__NVIC_SetPriority>
}
 800323c:	bf00      	nop
 800323e:	3718      	adds	r7, #24
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}

08003244 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b082      	sub	sp, #8
 8003248:	af00      	add	r7, sp, #0
 800324a:	4603      	mov	r3, r0
 800324c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800324e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003252:	4618      	mov	r0, r3
 8003254:	f7ff ff54 	bl	8003100 <__NVIC_EnableIRQ>
}
 8003258:	bf00      	nop
 800325a:	3708      	adds	r7, #8
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}

08003260 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b086      	sub	sp, #24
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003268:	2300      	movs	r3, #0
 800326a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800326c:	f7ff fee6 	bl	800303c <HAL_GetTick>
 8003270:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d101      	bne.n	800327c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e099      	b.n	80033b0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2202      	movs	r2, #2
 8003280:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2200      	movs	r2, #0
 8003288:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f022 0201 	bic.w	r2, r2, #1
 800329a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800329c:	e00f      	b.n	80032be <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800329e:	f7ff fecd 	bl	800303c <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	2b05      	cmp	r3, #5
 80032aa:	d908      	bls.n	80032be <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2220      	movs	r2, #32
 80032b0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2203      	movs	r2, #3
 80032b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e078      	b.n	80033b0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0301 	and.w	r3, r3, #1
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d1e8      	bne.n	800329e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80032d4:	697a      	ldr	r2, [r7, #20]
 80032d6:	4b38      	ldr	r3, [pc, #224]	@ (80033b8 <HAL_DMA_Init+0x158>)
 80032d8:	4013      	ands	r3, r2
 80032da:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	685a      	ldr	r2, [r3, #4]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	691b      	ldr	r3, [r3, #16]
 80032f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	699b      	ldr	r3, [r3, #24]
 80032fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003302:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6a1b      	ldr	r3, [r3, #32]
 8003308:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800330a:	697a      	ldr	r2, [r7, #20]
 800330c:	4313      	orrs	r3, r2
 800330e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003314:	2b04      	cmp	r3, #4
 8003316:	d107      	bne.n	8003328 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003320:	4313      	orrs	r3, r2
 8003322:	697a      	ldr	r2, [r7, #20]
 8003324:	4313      	orrs	r3, r2
 8003326:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	697a      	ldr	r2, [r7, #20]
 800332e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	695b      	ldr	r3, [r3, #20]
 8003336:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	f023 0307 	bic.w	r3, r3, #7
 800333e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003344:	697a      	ldr	r2, [r7, #20]
 8003346:	4313      	orrs	r3, r2
 8003348:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334e:	2b04      	cmp	r3, #4
 8003350:	d117      	bne.n	8003382 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003356:	697a      	ldr	r2, [r7, #20]
 8003358:	4313      	orrs	r3, r2
 800335a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003360:	2b00      	cmp	r3, #0
 8003362:	d00e      	beq.n	8003382 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f000 faab 	bl	80038c0 <DMA_CheckFifoParam>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d008      	beq.n	8003382 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2240      	movs	r2, #64	@ 0x40
 8003374:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2201      	movs	r2, #1
 800337a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800337e:	2301      	movs	r3, #1
 8003380:	e016      	b.n	80033b0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	697a      	ldr	r2, [r7, #20]
 8003388:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800338a:	6878      	ldr	r0, [r7, #4]
 800338c:	f000 fa62 	bl	8003854 <DMA_CalcBaseAndBitshift>
 8003390:	4603      	mov	r3, r0
 8003392:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003398:	223f      	movs	r2, #63	@ 0x3f
 800339a:	409a      	lsls	r2, r3
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2200      	movs	r2, #0
 80033a4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2201      	movs	r2, #1
 80033aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80033ae:	2300      	movs	r3, #0
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3718      	adds	r7, #24
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	f010803f 	.word	0xf010803f

080033bc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b086      	sub	sp, #24
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	60f8      	str	r0, [r7, #12]
 80033c4:	60b9      	str	r1, [r7, #8]
 80033c6:	607a      	str	r2, [r7, #4]
 80033c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033ca:	2300      	movs	r3, #0
 80033cc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033d2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d101      	bne.n	80033e2 <HAL_DMA_Start_IT+0x26>
 80033de:	2302      	movs	r3, #2
 80033e0:	e040      	b.n	8003464 <HAL_DMA_Start_IT+0xa8>
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2201      	movs	r2, #1
 80033e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d12f      	bne.n	8003456 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2202      	movs	r2, #2
 80033fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2200      	movs	r2, #0
 8003402:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	68b9      	ldr	r1, [r7, #8]
 800340a:	68f8      	ldr	r0, [r7, #12]
 800340c:	f000 f9f4 	bl	80037f8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003414:	223f      	movs	r2, #63	@ 0x3f
 8003416:	409a      	lsls	r2, r3
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f042 0216 	orr.w	r2, r2, #22
 800342a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003430:	2b00      	cmp	r3, #0
 8003432:	d007      	beq.n	8003444 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f042 0208 	orr.w	r2, r2, #8
 8003442:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f042 0201 	orr.w	r2, r2, #1
 8003452:	601a      	str	r2, [r3, #0]
 8003454:	e005      	b.n	8003462 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2200      	movs	r2, #0
 800345a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800345e:	2302      	movs	r3, #2
 8003460:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003462:	7dfb      	ldrb	r3, [r7, #23]
}
 8003464:	4618      	mov	r0, r3
 8003466:	3718      	adds	r7, #24
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800347a:	b2db      	uxtb	r3, r3
 800347c:	2b02      	cmp	r3, #2
 800347e:	d004      	beq.n	800348a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2280      	movs	r2, #128	@ 0x80
 8003484:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e00c      	b.n	80034a4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2205      	movs	r2, #5
 800348e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f022 0201 	bic.w	r2, r2, #1
 80034a0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b086      	sub	sp, #24
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80034b8:	2300      	movs	r3, #0
 80034ba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80034bc:	4b8e      	ldr	r3, [pc, #568]	@ (80036f8 <HAL_DMA_IRQHandler+0x248>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a8e      	ldr	r2, [pc, #568]	@ (80036fc <HAL_DMA_IRQHandler+0x24c>)
 80034c2:	fba2 2303 	umull	r2, r3, r2, r3
 80034c6:	0a9b      	lsrs	r3, r3, #10
 80034c8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034da:	2208      	movs	r2, #8
 80034dc:	409a      	lsls	r2, r3
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	4013      	ands	r3, r2
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d01a      	beq.n	800351c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0304 	and.w	r3, r3, #4
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d013      	beq.n	800351c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f022 0204 	bic.w	r2, r2, #4
 8003502:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003508:	2208      	movs	r2, #8
 800350a:	409a      	lsls	r2, r3
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003514:	f043 0201 	orr.w	r2, r3, #1
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003520:	2201      	movs	r2, #1
 8003522:	409a      	lsls	r2, r3
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	4013      	ands	r3, r2
 8003528:	2b00      	cmp	r3, #0
 800352a:	d012      	beq.n	8003552 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00b      	beq.n	8003552 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800353e:	2201      	movs	r2, #1
 8003540:	409a      	lsls	r2, r3
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800354a:	f043 0202 	orr.w	r2, r3, #2
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003556:	2204      	movs	r2, #4
 8003558:	409a      	lsls	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	4013      	ands	r3, r2
 800355e:	2b00      	cmp	r3, #0
 8003560:	d012      	beq.n	8003588 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0302 	and.w	r3, r3, #2
 800356c:	2b00      	cmp	r3, #0
 800356e:	d00b      	beq.n	8003588 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003574:	2204      	movs	r2, #4
 8003576:	409a      	lsls	r2, r3
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003580:	f043 0204 	orr.w	r2, r3, #4
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800358c:	2210      	movs	r2, #16
 800358e:	409a      	lsls	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	4013      	ands	r3, r2
 8003594:	2b00      	cmp	r3, #0
 8003596:	d043      	beq.n	8003620 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 0308 	and.w	r3, r3, #8
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d03c      	beq.n	8003620 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035aa:	2210      	movs	r2, #16
 80035ac:	409a      	lsls	r2, r3
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d018      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d108      	bne.n	80035e0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d024      	beq.n	8003620 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	4798      	blx	r3
 80035de:	e01f      	b.n	8003620 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d01b      	beq.n	8003620 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	4798      	blx	r3
 80035f0:	e016      	b.n	8003620 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d107      	bne.n	8003610 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f022 0208 	bic.w	r2, r2, #8
 800360e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003614:	2b00      	cmp	r3, #0
 8003616:	d003      	beq.n	8003620 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361c:	6878      	ldr	r0, [r7, #4]
 800361e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003624:	2220      	movs	r2, #32
 8003626:	409a      	lsls	r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	4013      	ands	r3, r2
 800362c:	2b00      	cmp	r3, #0
 800362e:	f000 808f 	beq.w	8003750 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0310 	and.w	r3, r3, #16
 800363c:	2b00      	cmp	r3, #0
 800363e:	f000 8087 	beq.w	8003750 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003646:	2220      	movs	r2, #32
 8003648:	409a      	lsls	r2, r3
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003654:	b2db      	uxtb	r3, r3
 8003656:	2b05      	cmp	r3, #5
 8003658:	d136      	bne.n	80036c8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f022 0216 	bic.w	r2, r2, #22
 8003668:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	695a      	ldr	r2, [r3, #20]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003678:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367e:	2b00      	cmp	r3, #0
 8003680:	d103      	bne.n	800368a <HAL_DMA_IRQHandler+0x1da>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003686:	2b00      	cmp	r3, #0
 8003688:	d007      	beq.n	800369a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f022 0208 	bic.w	r2, r2, #8
 8003698:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800369e:	223f      	movs	r2, #63	@ 0x3f
 80036a0:	409a      	lsls	r2, r3
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2201      	movs	r2, #1
 80036aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d07e      	beq.n	80037bc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	4798      	blx	r3
        }
        return;
 80036c6:	e079      	b.n	80037bc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d01d      	beq.n	8003712 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d10d      	bne.n	8003700 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d031      	beq.n	8003750 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036f0:	6878      	ldr	r0, [r7, #4]
 80036f2:	4798      	blx	r3
 80036f4:	e02c      	b.n	8003750 <HAL_DMA_IRQHandler+0x2a0>
 80036f6:	bf00      	nop
 80036f8:	2000009c 	.word	0x2000009c
 80036fc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003704:	2b00      	cmp	r3, #0
 8003706:	d023      	beq.n	8003750 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	4798      	blx	r3
 8003710:	e01e      	b.n	8003750 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800371c:	2b00      	cmp	r3, #0
 800371e:	d10f      	bne.n	8003740 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f022 0210 	bic.w	r2, r2, #16
 800372e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2200      	movs	r2, #0
 800373c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003744:	2b00      	cmp	r3, #0
 8003746:	d003      	beq.n	8003750 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003754:	2b00      	cmp	r3, #0
 8003756:	d032      	beq.n	80037be <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800375c:	f003 0301 	and.w	r3, r3, #1
 8003760:	2b00      	cmp	r3, #0
 8003762:	d022      	beq.n	80037aa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2205      	movs	r2, #5
 8003768:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f022 0201 	bic.w	r2, r2, #1
 800377a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	3301      	adds	r3, #1
 8003780:	60bb      	str	r3, [r7, #8]
 8003782:	697a      	ldr	r2, [r7, #20]
 8003784:	429a      	cmp	r2, r3
 8003786:	d307      	bcc.n	8003798 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	2b00      	cmp	r3, #0
 8003794:	d1f2      	bne.n	800377c <HAL_DMA_IRQHandler+0x2cc>
 8003796:	e000      	b.n	800379a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003798:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2201      	movs	r2, #1
 800379e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d005      	beq.n	80037be <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	4798      	blx	r3
 80037ba:	e000      	b.n	80037be <HAL_DMA_IRQHandler+0x30e>
        return;
 80037bc:	bf00      	nop
    }
  }
}
 80037be:	3718      	adds	r7, #24
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}

080037c4 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037d2:	b2db      	uxtb	r3, r3
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	370c      	adds	r7, #12
 80037d8:	46bd      	mov	sp, r7
 80037da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037de:	4770      	bx	lr

080037e0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b083      	sub	sp, #12
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	370c      	adds	r7, #12
 80037f0:	46bd      	mov	sp, r7
 80037f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f6:	4770      	bx	lr

080037f8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b085      	sub	sp, #20
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	60f8      	str	r0, [r7, #12]
 8003800:	60b9      	str	r1, [r7, #8]
 8003802:	607a      	str	r2, [r7, #4]
 8003804:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003814:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	683a      	ldr	r2, [r7, #0]
 800381c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	2b40      	cmp	r3, #64	@ 0x40
 8003824:	d108      	bne.n	8003838 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	68ba      	ldr	r2, [r7, #8]
 8003834:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003836:	e007      	b.n	8003848 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	68ba      	ldr	r2, [r7, #8]
 800383e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	60da      	str	r2, [r3, #12]
}
 8003848:	bf00      	nop
 800384a:	3714      	adds	r7, #20
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr

08003854 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003854:	b480      	push	{r7}
 8003856:	b085      	sub	sp, #20
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	b2db      	uxtb	r3, r3
 8003862:	3b10      	subs	r3, #16
 8003864:	4a14      	ldr	r2, [pc, #80]	@ (80038b8 <DMA_CalcBaseAndBitshift+0x64>)
 8003866:	fba2 2303 	umull	r2, r3, r2, r3
 800386a:	091b      	lsrs	r3, r3, #4
 800386c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800386e:	4a13      	ldr	r2, [pc, #76]	@ (80038bc <DMA_CalcBaseAndBitshift+0x68>)
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	4413      	add	r3, r2
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	461a      	mov	r2, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2b03      	cmp	r3, #3
 8003880:	d909      	bls.n	8003896 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800388a:	f023 0303 	bic.w	r3, r3, #3
 800388e:	1d1a      	adds	r2, r3, #4
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	659a      	str	r2, [r3, #88]	@ 0x58
 8003894:	e007      	b.n	80038a6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800389e:	f023 0303 	bic.w	r3, r3, #3
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3714      	adds	r7, #20
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop
 80038b8:	aaaaaaab 	.word	0xaaaaaaab
 80038bc:	0801011c 	.word	0x0801011c

080038c0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b085      	sub	sp, #20
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038c8:	2300      	movs	r3, #0
 80038ca:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038d0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	699b      	ldr	r3, [r3, #24]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d11f      	bne.n	800391a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	2b03      	cmp	r3, #3
 80038de:	d856      	bhi.n	800398e <DMA_CheckFifoParam+0xce>
 80038e0:	a201      	add	r2, pc, #4	@ (adr r2, 80038e8 <DMA_CheckFifoParam+0x28>)
 80038e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038e6:	bf00      	nop
 80038e8:	080038f9 	.word	0x080038f9
 80038ec:	0800390b 	.word	0x0800390b
 80038f0:	080038f9 	.word	0x080038f9
 80038f4:	0800398f 	.word	0x0800398f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d046      	beq.n	8003992 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003908:	e043      	b.n	8003992 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800390e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003912:	d140      	bne.n	8003996 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003918:	e03d      	b.n	8003996 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	699b      	ldr	r3, [r3, #24]
 800391e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003922:	d121      	bne.n	8003968 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	2b03      	cmp	r3, #3
 8003928:	d837      	bhi.n	800399a <DMA_CheckFifoParam+0xda>
 800392a:	a201      	add	r2, pc, #4	@ (adr r2, 8003930 <DMA_CheckFifoParam+0x70>)
 800392c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003930:	08003941 	.word	0x08003941
 8003934:	08003947 	.word	0x08003947
 8003938:	08003941 	.word	0x08003941
 800393c:	08003959 	.word	0x08003959
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	73fb      	strb	r3, [r7, #15]
      break;
 8003944:	e030      	b.n	80039a8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800394a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d025      	beq.n	800399e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003956:	e022      	b.n	800399e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800395c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003960:	d11f      	bne.n	80039a2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003966:	e01c      	b.n	80039a2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	2b02      	cmp	r3, #2
 800396c:	d903      	bls.n	8003976 <DMA_CheckFifoParam+0xb6>
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	2b03      	cmp	r3, #3
 8003972:	d003      	beq.n	800397c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003974:	e018      	b.n	80039a8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	73fb      	strb	r3, [r7, #15]
      break;
 800397a:	e015      	b.n	80039a8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003980:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d00e      	beq.n	80039a6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	73fb      	strb	r3, [r7, #15]
      break;
 800398c:	e00b      	b.n	80039a6 <DMA_CheckFifoParam+0xe6>
      break;
 800398e:	bf00      	nop
 8003990:	e00a      	b.n	80039a8 <DMA_CheckFifoParam+0xe8>
      break;
 8003992:	bf00      	nop
 8003994:	e008      	b.n	80039a8 <DMA_CheckFifoParam+0xe8>
      break;
 8003996:	bf00      	nop
 8003998:	e006      	b.n	80039a8 <DMA_CheckFifoParam+0xe8>
      break;
 800399a:	bf00      	nop
 800399c:	e004      	b.n	80039a8 <DMA_CheckFifoParam+0xe8>
      break;
 800399e:	bf00      	nop
 80039a0:	e002      	b.n	80039a8 <DMA_CheckFifoParam+0xe8>
      break;   
 80039a2:	bf00      	nop
 80039a4:	e000      	b.n	80039a8 <DMA_CheckFifoParam+0xe8>
      break;
 80039a6:	bf00      	nop
    }
  } 
  
  return status; 
 80039a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3714      	adds	r7, #20
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr
 80039b6:	bf00      	nop

080039b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b089      	sub	sp, #36	@ 0x24
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80039c2:	2300      	movs	r3, #0
 80039c4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80039c6:	2300      	movs	r3, #0
 80039c8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80039ca:	2300      	movs	r3, #0
 80039cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039ce:	2300      	movs	r3, #0
 80039d0:	61fb      	str	r3, [r7, #28]
 80039d2:	e16b      	b.n	8003cac <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80039d4:	2201      	movs	r2, #1
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	fa02 f303 	lsl.w	r3, r2, r3
 80039dc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	697a      	ldr	r2, [r7, #20]
 80039e4:	4013      	ands	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80039e8:	693a      	ldr	r2, [r7, #16]
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	f040 815a 	bne.w	8003ca6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	f003 0303 	and.w	r3, r3, #3
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d005      	beq.n	8003a0a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a06:	2b02      	cmp	r3, #2
 8003a08:	d130      	bne.n	8003a6c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a10:	69fb      	ldr	r3, [r7, #28]
 8003a12:	005b      	lsls	r3, r3, #1
 8003a14:	2203      	movs	r2, #3
 8003a16:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1a:	43db      	mvns	r3, r3
 8003a1c:	69ba      	ldr	r2, [r7, #24]
 8003a1e:	4013      	ands	r3, r2
 8003a20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	68da      	ldr	r2, [r3, #12]
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	005b      	lsls	r3, r3, #1
 8003a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2e:	69ba      	ldr	r2, [r7, #24]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	69ba      	ldr	r2, [r7, #24]
 8003a38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a40:	2201      	movs	r2, #1
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	fa02 f303 	lsl.w	r3, r2, r3
 8003a48:	43db      	mvns	r3, r3
 8003a4a:	69ba      	ldr	r2, [r7, #24]
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	091b      	lsrs	r3, r3, #4
 8003a56:	f003 0201 	and.w	r2, r3, #1
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a60:	69ba      	ldr	r2, [r7, #24]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	69ba      	ldr	r2, [r7, #24]
 8003a6a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f003 0303 	and.w	r3, r3, #3
 8003a74:	2b03      	cmp	r3, #3
 8003a76:	d017      	beq.n	8003aa8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	005b      	lsls	r3, r3, #1
 8003a82:	2203      	movs	r2, #3
 8003a84:	fa02 f303 	lsl.w	r3, r2, r3
 8003a88:	43db      	mvns	r3, r3
 8003a8a:	69ba      	ldr	r2, [r7, #24]
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	689a      	ldr	r2, [r3, #8]
 8003a94:	69fb      	ldr	r3, [r7, #28]
 8003a96:	005b      	lsls	r3, r3, #1
 8003a98:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9c:	69ba      	ldr	r2, [r7, #24]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	69ba      	ldr	r2, [r7, #24]
 8003aa6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	f003 0303 	and.w	r3, r3, #3
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d123      	bne.n	8003afc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ab4:	69fb      	ldr	r3, [r7, #28]
 8003ab6:	08da      	lsrs	r2, r3, #3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	3208      	adds	r2, #8
 8003abc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ac0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	f003 0307 	and.w	r3, r3, #7
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	220f      	movs	r2, #15
 8003acc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad0:	43db      	mvns	r3, r3
 8003ad2:	69ba      	ldr	r2, [r7, #24]
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	691a      	ldr	r2, [r3, #16]
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	f003 0307 	and.w	r3, r3, #7
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae8:	69ba      	ldr	r2, [r7, #24]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003aee:	69fb      	ldr	r3, [r7, #28]
 8003af0:	08da      	lsrs	r2, r3, #3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	3208      	adds	r2, #8
 8003af6:	69b9      	ldr	r1, [r7, #24]
 8003af8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	005b      	lsls	r3, r3, #1
 8003b06:	2203      	movs	r2, #3
 8003b08:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0c:	43db      	mvns	r3, r3
 8003b0e:	69ba      	ldr	r2, [r7, #24]
 8003b10:	4013      	ands	r3, r2
 8003b12:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f003 0203 	and.w	r2, r3, #3
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	005b      	lsls	r3, r3, #1
 8003b20:	fa02 f303 	lsl.w	r3, r2, r3
 8003b24:	69ba      	ldr	r2, [r7, #24]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	69ba      	ldr	r2, [r7, #24]
 8003b2e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	f000 80b4 	beq.w	8003ca6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b3e:	2300      	movs	r3, #0
 8003b40:	60fb      	str	r3, [r7, #12]
 8003b42:	4b60      	ldr	r3, [pc, #384]	@ (8003cc4 <HAL_GPIO_Init+0x30c>)
 8003b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b46:	4a5f      	ldr	r2, [pc, #380]	@ (8003cc4 <HAL_GPIO_Init+0x30c>)
 8003b48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b4e:	4b5d      	ldr	r3, [pc, #372]	@ (8003cc4 <HAL_GPIO_Init+0x30c>)
 8003b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b56:	60fb      	str	r3, [r7, #12]
 8003b58:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b5a:	4a5b      	ldr	r2, [pc, #364]	@ (8003cc8 <HAL_GPIO_Init+0x310>)
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	089b      	lsrs	r3, r3, #2
 8003b60:	3302      	adds	r3, #2
 8003b62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	f003 0303 	and.w	r3, r3, #3
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	220f      	movs	r2, #15
 8003b72:	fa02 f303 	lsl.w	r3, r2, r3
 8003b76:	43db      	mvns	r3, r3
 8003b78:	69ba      	ldr	r2, [r7, #24]
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a52      	ldr	r2, [pc, #328]	@ (8003ccc <HAL_GPIO_Init+0x314>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d02b      	beq.n	8003bde <HAL_GPIO_Init+0x226>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a51      	ldr	r2, [pc, #324]	@ (8003cd0 <HAL_GPIO_Init+0x318>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d025      	beq.n	8003bda <HAL_GPIO_Init+0x222>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a50      	ldr	r2, [pc, #320]	@ (8003cd4 <HAL_GPIO_Init+0x31c>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d01f      	beq.n	8003bd6 <HAL_GPIO_Init+0x21e>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a4f      	ldr	r2, [pc, #316]	@ (8003cd8 <HAL_GPIO_Init+0x320>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d019      	beq.n	8003bd2 <HAL_GPIO_Init+0x21a>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a4e      	ldr	r2, [pc, #312]	@ (8003cdc <HAL_GPIO_Init+0x324>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d013      	beq.n	8003bce <HAL_GPIO_Init+0x216>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a4d      	ldr	r2, [pc, #308]	@ (8003ce0 <HAL_GPIO_Init+0x328>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d00d      	beq.n	8003bca <HAL_GPIO_Init+0x212>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	4a4c      	ldr	r2, [pc, #304]	@ (8003ce4 <HAL_GPIO_Init+0x32c>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d007      	beq.n	8003bc6 <HAL_GPIO_Init+0x20e>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a4b      	ldr	r2, [pc, #300]	@ (8003ce8 <HAL_GPIO_Init+0x330>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d101      	bne.n	8003bc2 <HAL_GPIO_Init+0x20a>
 8003bbe:	2307      	movs	r3, #7
 8003bc0:	e00e      	b.n	8003be0 <HAL_GPIO_Init+0x228>
 8003bc2:	2308      	movs	r3, #8
 8003bc4:	e00c      	b.n	8003be0 <HAL_GPIO_Init+0x228>
 8003bc6:	2306      	movs	r3, #6
 8003bc8:	e00a      	b.n	8003be0 <HAL_GPIO_Init+0x228>
 8003bca:	2305      	movs	r3, #5
 8003bcc:	e008      	b.n	8003be0 <HAL_GPIO_Init+0x228>
 8003bce:	2304      	movs	r3, #4
 8003bd0:	e006      	b.n	8003be0 <HAL_GPIO_Init+0x228>
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	e004      	b.n	8003be0 <HAL_GPIO_Init+0x228>
 8003bd6:	2302      	movs	r3, #2
 8003bd8:	e002      	b.n	8003be0 <HAL_GPIO_Init+0x228>
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e000      	b.n	8003be0 <HAL_GPIO_Init+0x228>
 8003bde:	2300      	movs	r3, #0
 8003be0:	69fa      	ldr	r2, [r7, #28]
 8003be2:	f002 0203 	and.w	r2, r2, #3
 8003be6:	0092      	lsls	r2, r2, #2
 8003be8:	4093      	lsls	r3, r2
 8003bea:	69ba      	ldr	r2, [r7, #24]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003bf0:	4935      	ldr	r1, [pc, #212]	@ (8003cc8 <HAL_GPIO_Init+0x310>)
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	089b      	lsrs	r3, r3, #2
 8003bf6:	3302      	adds	r3, #2
 8003bf8:	69ba      	ldr	r2, [r7, #24]
 8003bfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003bfe:	4b3b      	ldr	r3, [pc, #236]	@ (8003cec <HAL_GPIO_Init+0x334>)
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	43db      	mvns	r3, r3
 8003c08:	69ba      	ldr	r2, [r7, #24]
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d003      	beq.n	8003c22 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003c1a:	69ba      	ldr	r2, [r7, #24]
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c22:	4a32      	ldr	r2, [pc, #200]	@ (8003cec <HAL_GPIO_Init+0x334>)
 8003c24:	69bb      	ldr	r3, [r7, #24]
 8003c26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c28:	4b30      	ldr	r3, [pc, #192]	@ (8003cec <HAL_GPIO_Init+0x334>)
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	43db      	mvns	r3, r3
 8003c32:	69ba      	ldr	r2, [r7, #24]
 8003c34:	4013      	ands	r3, r2
 8003c36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d003      	beq.n	8003c4c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003c44:	69ba      	ldr	r2, [r7, #24]
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c4c:	4a27      	ldr	r2, [pc, #156]	@ (8003cec <HAL_GPIO_Init+0x334>)
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c52:	4b26      	ldr	r3, [pc, #152]	@ (8003cec <HAL_GPIO_Init+0x334>)
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	43db      	mvns	r3, r3
 8003c5c:	69ba      	ldr	r2, [r7, #24]
 8003c5e:	4013      	ands	r3, r2
 8003c60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d003      	beq.n	8003c76 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003c6e:	69ba      	ldr	r2, [r7, #24]
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c76:	4a1d      	ldr	r2, [pc, #116]	@ (8003cec <HAL_GPIO_Init+0x334>)
 8003c78:	69bb      	ldr	r3, [r7, #24]
 8003c7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c7c:	4b1b      	ldr	r3, [pc, #108]	@ (8003cec <HAL_GPIO_Init+0x334>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	43db      	mvns	r3, r3
 8003c86:	69ba      	ldr	r2, [r7, #24]
 8003c88:	4013      	ands	r3, r2
 8003c8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d003      	beq.n	8003ca0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003c98:	69ba      	ldr	r2, [r7, #24]
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ca0:	4a12      	ldr	r2, [pc, #72]	@ (8003cec <HAL_GPIO_Init+0x334>)
 8003ca2:	69bb      	ldr	r3, [r7, #24]
 8003ca4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	3301      	adds	r3, #1
 8003caa:	61fb      	str	r3, [r7, #28]
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	2b0f      	cmp	r3, #15
 8003cb0:	f67f ae90 	bls.w	80039d4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003cb4:	bf00      	nop
 8003cb6:	bf00      	nop
 8003cb8:	3724      	adds	r7, #36	@ 0x24
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr
 8003cc2:	bf00      	nop
 8003cc4:	40023800 	.word	0x40023800
 8003cc8:	40013800 	.word	0x40013800
 8003ccc:	40020000 	.word	0x40020000
 8003cd0:	40020400 	.word	0x40020400
 8003cd4:	40020800 	.word	0x40020800
 8003cd8:	40020c00 	.word	0x40020c00
 8003cdc:	40021000 	.word	0x40021000
 8003ce0:	40021400 	.word	0x40021400
 8003ce4:	40021800 	.word	0x40021800
 8003ce8:	40021c00 	.word	0x40021c00
 8003cec:	40013c00 	.word	0x40013c00

08003cf0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b085      	sub	sp, #20
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	460b      	mov	r3, r1
 8003cfa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	691a      	ldr	r2, [r3, #16]
 8003d00:	887b      	ldrh	r3, [r7, #2]
 8003d02:	4013      	ands	r3, r2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d002      	beq.n	8003d0e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	73fb      	strb	r3, [r7, #15]
 8003d0c:	e001      	b.n	8003d12 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003d12:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3714      	adds	r7, #20
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b083      	sub	sp, #12
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	460b      	mov	r3, r1
 8003d2a:	807b      	strh	r3, [r7, #2]
 8003d2c:	4613      	mov	r3, r2
 8003d2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d30:	787b      	ldrb	r3, [r7, #1]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d003      	beq.n	8003d3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d36:	887a      	ldrh	r2, [r7, #2]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d3c:	e003      	b.n	8003d46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d3e:	887b      	ldrh	r3, [r7, #2]
 8003d40:	041a      	lsls	r2, r3, #16
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	619a      	str	r2, [r3, #24]
}
 8003d46:	bf00      	nop
 8003d48:	370c      	adds	r7, #12
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr

08003d52 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d52:	b480      	push	{r7}
 8003d54:	b085      	sub	sp, #20
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	695b      	ldr	r3, [r3, #20]
 8003d62:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003d64:	887a      	ldrh	r2, [r7, #2]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	4013      	ands	r3, r2
 8003d6a:	041a      	lsls	r2, r3, #16
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	43d9      	mvns	r1, r3
 8003d70:	887b      	ldrh	r3, [r7, #2]
 8003d72:	400b      	ands	r3, r1
 8003d74:	431a      	orrs	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	619a      	str	r2, [r3, #24]
}
 8003d7a:	bf00      	nop
 8003d7c:	3714      	adds	r7, #20
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr
	...

08003d88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d101      	bne.n	8003d9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e12b      	b.n	8003ff2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d106      	bne.n	8003db4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f7fe fba4 	bl	80024fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2224      	movs	r2, #36	@ 0x24
 8003db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f022 0201 	bic.w	r2, r2, #1
 8003dca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003dda:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003dea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003dec:	f003 fd10 	bl	8007810 <HAL_RCC_GetPCLK1Freq>
 8003df0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	4a81      	ldr	r2, [pc, #516]	@ (8003ffc <HAL_I2C_Init+0x274>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d807      	bhi.n	8003e0c <HAL_I2C_Init+0x84>
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	4a80      	ldr	r2, [pc, #512]	@ (8004000 <HAL_I2C_Init+0x278>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	bf94      	ite	ls
 8003e04:	2301      	movls	r3, #1
 8003e06:	2300      	movhi	r3, #0
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	e006      	b.n	8003e1a <HAL_I2C_Init+0x92>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	4a7d      	ldr	r2, [pc, #500]	@ (8004004 <HAL_I2C_Init+0x27c>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	bf94      	ite	ls
 8003e14:	2301      	movls	r3, #1
 8003e16:	2300      	movhi	r3, #0
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d001      	beq.n	8003e22 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e0e7      	b.n	8003ff2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	4a78      	ldr	r2, [pc, #480]	@ (8004008 <HAL_I2C_Init+0x280>)
 8003e26:	fba2 2303 	umull	r2, r3, r2, r3
 8003e2a:	0c9b      	lsrs	r3, r3, #18
 8003e2c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	68ba      	ldr	r2, [r7, #8]
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	6a1b      	ldr	r3, [r3, #32]
 8003e48:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	4a6a      	ldr	r2, [pc, #424]	@ (8003ffc <HAL_I2C_Init+0x274>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d802      	bhi.n	8003e5c <HAL_I2C_Init+0xd4>
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	3301      	adds	r3, #1
 8003e5a:	e009      	b.n	8003e70 <HAL_I2C_Init+0xe8>
 8003e5c:	68bb      	ldr	r3, [r7, #8]
 8003e5e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003e62:	fb02 f303 	mul.w	r3, r2, r3
 8003e66:	4a69      	ldr	r2, [pc, #420]	@ (800400c <HAL_I2C_Init+0x284>)
 8003e68:	fba2 2303 	umull	r2, r3, r2, r3
 8003e6c:	099b      	lsrs	r3, r3, #6
 8003e6e:	3301      	adds	r3, #1
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	6812      	ldr	r2, [r2, #0]
 8003e74:	430b      	orrs	r3, r1
 8003e76:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	69db      	ldr	r3, [r3, #28]
 8003e7e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003e82:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	495c      	ldr	r1, [pc, #368]	@ (8003ffc <HAL_I2C_Init+0x274>)
 8003e8c:	428b      	cmp	r3, r1
 8003e8e:	d819      	bhi.n	8003ec4 <HAL_I2C_Init+0x13c>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	1e59      	subs	r1, r3, #1
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	005b      	lsls	r3, r3, #1
 8003e9a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e9e:	1c59      	adds	r1, r3, #1
 8003ea0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003ea4:	400b      	ands	r3, r1
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d00a      	beq.n	8003ec0 <HAL_I2C_Init+0x138>
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	1e59      	subs	r1, r3, #1
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	005b      	lsls	r3, r3, #1
 8003eb4:	fbb1 f3f3 	udiv	r3, r1, r3
 8003eb8:	3301      	adds	r3, #1
 8003eba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ebe:	e051      	b.n	8003f64 <HAL_I2C_Init+0x1dc>
 8003ec0:	2304      	movs	r3, #4
 8003ec2:	e04f      	b.n	8003f64 <HAL_I2C_Init+0x1dc>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d111      	bne.n	8003ef0 <HAL_I2C_Init+0x168>
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	1e58      	subs	r0, r3, #1
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6859      	ldr	r1, [r3, #4]
 8003ed4:	460b      	mov	r3, r1
 8003ed6:	005b      	lsls	r3, r3, #1
 8003ed8:	440b      	add	r3, r1
 8003eda:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ede:	3301      	adds	r3, #1
 8003ee0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	bf0c      	ite	eq
 8003ee8:	2301      	moveq	r3, #1
 8003eea:	2300      	movne	r3, #0
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	e012      	b.n	8003f16 <HAL_I2C_Init+0x18e>
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	1e58      	subs	r0, r3, #1
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6859      	ldr	r1, [r3, #4]
 8003ef8:	460b      	mov	r3, r1
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	440b      	add	r3, r1
 8003efe:	0099      	lsls	r1, r3, #2
 8003f00:	440b      	add	r3, r1
 8003f02:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f06:	3301      	adds	r3, #1
 8003f08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	bf0c      	ite	eq
 8003f10:	2301      	moveq	r3, #1
 8003f12:	2300      	movne	r3, #0
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d001      	beq.n	8003f1e <HAL_I2C_Init+0x196>
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e022      	b.n	8003f64 <HAL_I2C_Init+0x1dc>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d10e      	bne.n	8003f44 <HAL_I2C_Init+0x1bc>
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	1e58      	subs	r0, r3, #1
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6859      	ldr	r1, [r3, #4]
 8003f2e:	460b      	mov	r3, r1
 8003f30:	005b      	lsls	r3, r3, #1
 8003f32:	440b      	add	r3, r1
 8003f34:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f38:	3301      	adds	r3, #1
 8003f3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f42:	e00f      	b.n	8003f64 <HAL_I2C_Init+0x1dc>
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	1e58      	subs	r0, r3, #1
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6859      	ldr	r1, [r3, #4]
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	440b      	add	r3, r1
 8003f52:	0099      	lsls	r1, r3, #2
 8003f54:	440b      	add	r3, r1
 8003f56:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f5a:	3301      	adds	r3, #1
 8003f5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f60:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003f64:	6879      	ldr	r1, [r7, #4]
 8003f66:	6809      	ldr	r1, [r1, #0]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	69da      	ldr	r2, [r3, #28]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6a1b      	ldr	r3, [r3, #32]
 8003f7e:	431a      	orrs	r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	430a      	orrs	r2, r1
 8003f86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003f92:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	6911      	ldr	r1, [r2, #16]
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	68d2      	ldr	r2, [r2, #12]
 8003f9e:	4311      	orrs	r1, r2
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	6812      	ldr	r2, [r2, #0]
 8003fa4:	430b      	orrs	r3, r1
 8003fa6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	68db      	ldr	r3, [r3, #12]
 8003fae:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	695a      	ldr	r2, [r3, #20]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	699b      	ldr	r3, [r3, #24]
 8003fba:	431a      	orrs	r2, r3
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f042 0201 	orr.w	r2, r2, #1
 8003fd2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2220      	movs	r2, #32
 8003fde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3710      	adds	r7, #16
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	000186a0 	.word	0x000186a0
 8004000:	001e847f 	.word	0x001e847f
 8004004:	003d08ff 	.word	0x003d08ff
 8004008:	431bde83 	.word	0x431bde83
 800400c:	10624dd3 	.word	0x10624dd3

08004010 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	695b      	ldr	r3, [r3, #20]
 800401e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004022:	2b80      	cmp	r3, #128	@ 0x80
 8004024:	d103      	bne.n	800402e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2200      	movs	r2, #0
 800402c:	611a      	str	r2, [r3, #16]
  }
}
 800402e:	bf00      	nop
 8004030:	370c      	adds	r7, #12
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr
	...

0800403c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b088      	sub	sp, #32
 8004040:	af02      	add	r7, sp, #8
 8004042:	60f8      	str	r0, [r7, #12]
 8004044:	4608      	mov	r0, r1
 8004046:	4611      	mov	r1, r2
 8004048:	461a      	mov	r2, r3
 800404a:	4603      	mov	r3, r0
 800404c:	817b      	strh	r3, [r7, #10]
 800404e:	460b      	mov	r3, r1
 8004050:	813b      	strh	r3, [r7, #8]
 8004052:	4613      	mov	r3, r2
 8004054:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004056:	f7fe fff1 	bl	800303c <HAL_GetTick>
 800405a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004062:	b2db      	uxtb	r3, r3
 8004064:	2b20      	cmp	r3, #32
 8004066:	f040 80d9 	bne.w	800421c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	9300      	str	r3, [sp, #0]
 800406e:	2319      	movs	r3, #25
 8004070:	2201      	movs	r2, #1
 8004072:	496d      	ldr	r1, [pc, #436]	@ (8004228 <HAL_I2C_Mem_Write+0x1ec>)
 8004074:	68f8      	ldr	r0, [r7, #12]
 8004076:	f002 fcd7 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 800407a:	4603      	mov	r3, r0
 800407c:	2b00      	cmp	r3, #0
 800407e:	d001      	beq.n	8004084 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004080:	2302      	movs	r3, #2
 8004082:	e0cc      	b.n	800421e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800408a:	2b01      	cmp	r3, #1
 800408c:	d101      	bne.n	8004092 <HAL_I2C_Mem_Write+0x56>
 800408e:	2302      	movs	r3, #2
 8004090:	e0c5      	b.n	800421e <HAL_I2C_Mem_Write+0x1e2>
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2201      	movs	r2, #1
 8004096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0301 	and.w	r3, r3, #1
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d007      	beq.n	80040b8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f042 0201 	orr.w	r2, r2, #1
 80040b6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040c6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2221      	movs	r2, #33	@ 0x21
 80040cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2240      	movs	r2, #64	@ 0x40
 80040d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2200      	movs	r2, #0
 80040dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	6a3a      	ldr	r2, [r7, #32]
 80040e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80040e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040ee:	b29a      	uxth	r2, r3
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	4a4d      	ldr	r2, [pc, #308]	@ (800422c <HAL_I2C_Mem_Write+0x1f0>)
 80040f8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80040fa:	88f8      	ldrh	r0, [r7, #6]
 80040fc:	893a      	ldrh	r2, [r7, #8]
 80040fe:	8979      	ldrh	r1, [r7, #10]
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	9301      	str	r3, [sp, #4]
 8004104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004106:	9300      	str	r3, [sp, #0]
 8004108:	4603      	mov	r3, r0
 800410a:	68f8      	ldr	r0, [r7, #12]
 800410c:	f002 f94a 	bl	80063a4 <I2C_RequestMemoryWrite>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d052      	beq.n	80041bc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e081      	b.n	800421e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800411a:	697a      	ldr	r2, [r7, #20]
 800411c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800411e:	68f8      	ldr	r0, [r7, #12]
 8004120:	f002 fd9c 	bl	8006c5c <I2C_WaitOnTXEFlagUntilTimeout>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d00d      	beq.n	8004146 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800412e:	2b04      	cmp	r3, #4
 8004130:	d107      	bne.n	8004142 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004140:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e06b      	b.n	800421e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800414a:	781a      	ldrb	r2, [r3, #0]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004156:	1c5a      	adds	r2, r3, #1
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004160:	3b01      	subs	r3, #1
 8004162:	b29a      	uxth	r2, r3
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800416c:	b29b      	uxth	r3, r3
 800416e:	3b01      	subs	r3, #1
 8004170:	b29a      	uxth	r2, r3
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	695b      	ldr	r3, [r3, #20]
 800417c:	f003 0304 	and.w	r3, r3, #4
 8004180:	2b04      	cmp	r3, #4
 8004182:	d11b      	bne.n	80041bc <HAL_I2C_Mem_Write+0x180>
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004188:	2b00      	cmp	r3, #0
 800418a:	d017      	beq.n	80041bc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004190:	781a      	ldrb	r2, [r3, #0]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800419c:	1c5a      	adds	r2, r3, #1
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041a6:	3b01      	subs	r3, #1
 80041a8:	b29a      	uxth	r2, r3
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	3b01      	subs	r3, #1
 80041b6:	b29a      	uxth	r2, r3
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d1aa      	bne.n	800411a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041c4:	697a      	ldr	r2, [r7, #20]
 80041c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041c8:	68f8      	ldr	r0, [r7, #12]
 80041ca:	f002 fd8f 	bl	8006cec <I2C_WaitOnBTFFlagUntilTimeout>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d00d      	beq.n	80041f0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d8:	2b04      	cmp	r3, #4
 80041da:	d107      	bne.n	80041ec <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041ea:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e016      	b.n	800421e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2220      	movs	r2, #32
 8004204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2200      	movs	r2, #0
 800420c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2200      	movs	r2, #0
 8004214:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004218:	2300      	movs	r3, #0
 800421a:	e000      	b.n	800421e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800421c:	2302      	movs	r3, #2
  }
}
 800421e:	4618      	mov	r0, r3
 8004220:	3718      	adds	r7, #24
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	00100002 	.word	0x00100002
 800422c:	ffff0000 	.word	0xffff0000

08004230 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b08c      	sub	sp, #48	@ 0x30
 8004234:	af02      	add	r7, sp, #8
 8004236:	60f8      	str	r0, [r7, #12]
 8004238:	4608      	mov	r0, r1
 800423a:	4611      	mov	r1, r2
 800423c:	461a      	mov	r2, r3
 800423e:	4603      	mov	r3, r0
 8004240:	817b      	strh	r3, [r7, #10]
 8004242:	460b      	mov	r3, r1
 8004244:	813b      	strh	r3, [r7, #8]
 8004246:	4613      	mov	r3, r2
 8004248:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800424a:	f7fe fef7 	bl	800303c <HAL_GetTick>
 800424e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004256:	b2db      	uxtb	r3, r3
 8004258:	2b20      	cmp	r3, #32
 800425a:	f040 8214 	bne.w	8004686 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800425e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004260:	9300      	str	r3, [sp, #0]
 8004262:	2319      	movs	r3, #25
 8004264:	2201      	movs	r2, #1
 8004266:	497b      	ldr	r1, [pc, #492]	@ (8004454 <HAL_I2C_Mem_Read+0x224>)
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f002 fbdd 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d001      	beq.n	8004278 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004274:	2302      	movs	r3, #2
 8004276:	e207      	b.n	8004688 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800427e:	2b01      	cmp	r3, #1
 8004280:	d101      	bne.n	8004286 <HAL_I2C_Mem_Read+0x56>
 8004282:	2302      	movs	r3, #2
 8004284:	e200      	b.n	8004688 <HAL_I2C_Mem_Read+0x458>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2201      	movs	r2, #1
 800428a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f003 0301 	and.w	r3, r3, #1
 8004298:	2b01      	cmp	r3, #1
 800429a:	d007      	beq.n	80042ac <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f042 0201 	orr.w	r2, r2, #1
 80042aa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042ba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2222      	movs	r2, #34	@ 0x22
 80042c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2240      	movs	r2, #64	@ 0x40
 80042c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2200      	movs	r2, #0
 80042d0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042d6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80042dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e2:	b29a      	uxth	r2, r3
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	4a5b      	ldr	r2, [pc, #364]	@ (8004458 <HAL_I2C_Mem_Read+0x228>)
 80042ec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80042ee:	88f8      	ldrh	r0, [r7, #6]
 80042f0:	893a      	ldrh	r2, [r7, #8]
 80042f2:	8979      	ldrh	r1, [r7, #10]
 80042f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f6:	9301      	str	r3, [sp, #4]
 80042f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042fa:	9300      	str	r3, [sp, #0]
 80042fc:	4603      	mov	r3, r0
 80042fe:	68f8      	ldr	r0, [r7, #12]
 8004300:	f002 f8e6 	bl	80064d0 <I2C_RequestMemoryRead>
 8004304:	4603      	mov	r3, r0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d001      	beq.n	800430e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e1bc      	b.n	8004688 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004312:	2b00      	cmp	r3, #0
 8004314:	d113      	bne.n	800433e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004316:	2300      	movs	r3, #0
 8004318:	623b      	str	r3, [r7, #32]
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	695b      	ldr	r3, [r3, #20]
 8004320:	623b      	str	r3, [r7, #32]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	699b      	ldr	r3, [r3, #24]
 8004328:	623b      	str	r3, [r7, #32]
 800432a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800433a:	601a      	str	r2, [r3, #0]
 800433c:	e190      	b.n	8004660 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004342:	2b01      	cmp	r3, #1
 8004344:	d11b      	bne.n	800437e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004354:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004356:	2300      	movs	r3, #0
 8004358:	61fb      	str	r3, [r7, #28]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	695b      	ldr	r3, [r3, #20]
 8004360:	61fb      	str	r3, [r7, #28]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	699b      	ldr	r3, [r3, #24]
 8004368:	61fb      	str	r3, [r7, #28]
 800436a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800437a:	601a      	str	r2, [r3, #0]
 800437c:	e170      	b.n	8004660 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004382:	2b02      	cmp	r3, #2
 8004384:	d11b      	bne.n	80043be <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004394:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043a4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043a6:	2300      	movs	r3, #0
 80043a8:	61bb      	str	r3, [r7, #24]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	695b      	ldr	r3, [r3, #20]
 80043b0:	61bb      	str	r3, [r7, #24]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	699b      	ldr	r3, [r3, #24]
 80043b8:	61bb      	str	r3, [r7, #24]
 80043ba:	69bb      	ldr	r3, [r7, #24]
 80043bc:	e150      	b.n	8004660 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043be:	2300      	movs	r3, #0
 80043c0:	617b      	str	r3, [r7, #20]
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	695b      	ldr	r3, [r3, #20]
 80043c8:	617b      	str	r3, [r7, #20]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	699b      	ldr	r3, [r3, #24]
 80043d0:	617b      	str	r3, [r7, #20]
 80043d2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80043d4:	e144      	b.n	8004660 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043da:	2b03      	cmp	r3, #3
 80043dc:	f200 80f1 	bhi.w	80045c2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d123      	bne.n	8004430 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043ea:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80043ec:	68f8      	ldr	r0, [r7, #12]
 80043ee:	f002 fcf7 	bl	8006de0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80043f2:	4603      	mov	r3, r0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d001      	beq.n	80043fc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e145      	b.n	8004688 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	691a      	ldr	r2, [r3, #16]
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004406:	b2d2      	uxtb	r2, r2
 8004408:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800440e:	1c5a      	adds	r2, r3, #1
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004418:	3b01      	subs	r3, #1
 800441a:	b29a      	uxth	r2, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004424:	b29b      	uxth	r3, r3
 8004426:	3b01      	subs	r3, #1
 8004428:	b29a      	uxth	r2, r3
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800442e:	e117      	b.n	8004660 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004434:	2b02      	cmp	r3, #2
 8004436:	d14e      	bne.n	80044d6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443a:	9300      	str	r3, [sp, #0]
 800443c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800443e:	2200      	movs	r2, #0
 8004440:	4906      	ldr	r1, [pc, #24]	@ (800445c <HAL_I2C_Mem_Read+0x22c>)
 8004442:	68f8      	ldr	r0, [r7, #12]
 8004444:	f002 faf0 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d008      	beq.n	8004460 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e11a      	b.n	8004688 <HAL_I2C_Mem_Read+0x458>
 8004452:	bf00      	nop
 8004454:	00100002 	.word	0x00100002
 8004458:	ffff0000 	.word	0xffff0000
 800445c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800446e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	691a      	ldr	r2, [r3, #16]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800447a:	b2d2      	uxtb	r2, r2
 800447c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004482:	1c5a      	adds	r2, r3, #1
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800448c:	3b01      	subs	r3, #1
 800448e:	b29a      	uxth	r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004498:	b29b      	uxth	r3, r3
 800449a:	3b01      	subs	r3, #1
 800449c:	b29a      	uxth	r2, r3
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	691a      	ldr	r2, [r3, #16]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ac:	b2d2      	uxtb	r2, r2
 80044ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b4:	1c5a      	adds	r2, r3, #1
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044be:	3b01      	subs	r3, #1
 80044c0:	b29a      	uxth	r2, r3
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ca:	b29b      	uxth	r3, r3
 80044cc:	3b01      	subs	r3, #1
 80044ce:	b29a      	uxth	r2, r3
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80044d4:	e0c4      	b.n	8004660 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80044d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d8:	9300      	str	r3, [sp, #0]
 80044da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044dc:	2200      	movs	r2, #0
 80044de:	496c      	ldr	r1, [pc, #432]	@ (8004690 <HAL_I2C_Mem_Read+0x460>)
 80044e0:	68f8      	ldr	r0, [r7, #12]
 80044e2:	f002 faa1 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 80044e6:	4603      	mov	r3, r0
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d001      	beq.n	80044f0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e0cb      	b.n	8004688 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681a      	ldr	r2, [r3, #0]
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	691a      	ldr	r2, [r3, #16]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800450a:	b2d2      	uxtb	r2, r2
 800450c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004512:	1c5a      	adds	r2, r3, #1
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800451c:	3b01      	subs	r3, #1
 800451e:	b29a      	uxth	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004528:	b29b      	uxth	r3, r3
 800452a:	3b01      	subs	r3, #1
 800452c:	b29a      	uxth	r2, r3
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004534:	9300      	str	r3, [sp, #0]
 8004536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004538:	2200      	movs	r2, #0
 800453a:	4955      	ldr	r1, [pc, #340]	@ (8004690 <HAL_I2C_Mem_Read+0x460>)
 800453c:	68f8      	ldr	r0, [r7, #12]
 800453e:	f002 fa73 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 8004542:	4603      	mov	r3, r0
 8004544:	2b00      	cmp	r3, #0
 8004546:	d001      	beq.n	800454c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e09d      	b.n	8004688 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800455a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	691a      	ldr	r2, [r3, #16]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004566:	b2d2      	uxtb	r2, r2
 8004568:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800456e:	1c5a      	adds	r2, r3, #1
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004578:	3b01      	subs	r3, #1
 800457a:	b29a      	uxth	r2, r3
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004584:	b29b      	uxth	r3, r3
 8004586:	3b01      	subs	r3, #1
 8004588:	b29a      	uxth	r2, r3
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	691a      	ldr	r2, [r3, #16]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004598:	b2d2      	uxtb	r2, r2
 800459a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a0:	1c5a      	adds	r2, r3, #1
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045aa:	3b01      	subs	r3, #1
 80045ac:	b29a      	uxth	r2, r3
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	3b01      	subs	r3, #1
 80045ba:	b29a      	uxth	r2, r3
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80045c0:	e04e      	b.n	8004660 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045c4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80045c6:	68f8      	ldr	r0, [r7, #12]
 80045c8:	f002 fc0a 	bl	8006de0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d001      	beq.n	80045d6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e058      	b.n	8004688 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	691a      	ldr	r2, [r3, #16]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e0:	b2d2      	uxtb	r2, r2
 80045e2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e8:	1c5a      	adds	r2, r3, #1
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045f2:	3b01      	subs	r3, #1
 80045f4:	b29a      	uxth	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045fe:	b29b      	uxth	r3, r3
 8004600:	3b01      	subs	r3, #1
 8004602:	b29a      	uxth	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	695b      	ldr	r3, [r3, #20]
 800460e:	f003 0304 	and.w	r3, r3, #4
 8004612:	2b04      	cmp	r3, #4
 8004614:	d124      	bne.n	8004660 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800461a:	2b03      	cmp	r3, #3
 800461c:	d107      	bne.n	800462e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800462c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	691a      	ldr	r2, [r3, #16]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004638:	b2d2      	uxtb	r2, r2
 800463a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004640:	1c5a      	adds	r2, r3, #1
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800464a:	3b01      	subs	r3, #1
 800464c:	b29a      	uxth	r2, r3
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004656:	b29b      	uxth	r3, r3
 8004658:	3b01      	subs	r3, #1
 800465a:	b29a      	uxth	r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004664:	2b00      	cmp	r3, #0
 8004666:	f47f aeb6 	bne.w	80043d6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2220      	movs	r2, #32
 800466e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2200      	movs	r2, #0
 8004676:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004682:	2300      	movs	r3, #0
 8004684:	e000      	b.n	8004688 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004686:	2302      	movs	r3, #2
  }
}
 8004688:	4618      	mov	r0, r3
 800468a:	3728      	adds	r7, #40	@ 0x28
 800468c:	46bd      	mov	sp, r7
 800468e:	bd80      	pop	{r7, pc}
 8004690:	00010004 	.word	0x00010004

08004694 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b08c      	sub	sp, #48	@ 0x30
 8004698:	af02      	add	r7, sp, #8
 800469a:	60f8      	str	r0, [r7, #12]
 800469c:	4608      	mov	r0, r1
 800469e:	4611      	mov	r1, r2
 80046a0:	461a      	mov	r2, r3
 80046a2:	4603      	mov	r3, r0
 80046a4:	817b      	strh	r3, [r7, #10]
 80046a6:	460b      	mov	r3, r1
 80046a8:	813b      	strh	r3, [r7, #8]
 80046aa:	4613      	mov	r3, r2
 80046ac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80046ae:	f7fe fcc5 	bl	800303c <HAL_GetTick>
 80046b2:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 80046b4:	2300      	movs	r3, #0
 80046b6:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	2b20      	cmp	r3, #32
 80046c2:	f040 8172 	bne.w	80049aa <HAL_I2C_Mem_Read_DMA+0x316>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80046c6:	4b93      	ldr	r3, [pc, #588]	@ (8004914 <HAL_I2C_Mem_Read_DMA+0x280>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	08db      	lsrs	r3, r3, #3
 80046cc:	4a92      	ldr	r2, [pc, #584]	@ (8004918 <HAL_I2C_Mem_Read_DMA+0x284>)
 80046ce:	fba2 2303 	umull	r2, r3, r2, r3
 80046d2:	0a1a      	lsrs	r2, r3, #8
 80046d4:	4613      	mov	r3, r2
 80046d6:	009b      	lsls	r3, r3, #2
 80046d8:	4413      	add	r3, r2
 80046da:	009a      	lsls	r2, r3, #2
 80046dc:	4413      	add	r3, r2
 80046de:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	3b01      	subs	r3, #1
 80046e4:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 80046e6:	69fb      	ldr	r3, [r7, #28]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d112      	bne.n	8004712 <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2200      	movs	r2, #0
 80046f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2220      	movs	r2, #32
 80046f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2200      	movs	r2, #0
 80046fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004706:	f043 0220 	orr.w	r2, r3, #32
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 800470e:	2302      	movs	r3, #2
 8004710:	e14c      	b.n	80049ac <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	699b      	ldr	r3, [r3, #24]
 8004718:	f003 0302 	and.w	r3, r3, #2
 800471c:	2b02      	cmp	r3, #2
 800471e:	d0df      	beq.n	80046e0 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004726:	2b01      	cmp	r3, #1
 8004728:	d101      	bne.n	800472e <HAL_I2C_Mem_Read_DMA+0x9a>
 800472a:	2302      	movs	r3, #2
 800472c:	e13e      	b.n	80049ac <HAL_I2C_Mem_Read_DMA+0x318>
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2201      	movs	r2, #1
 8004732:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 0301 	and.w	r3, r3, #1
 8004740:	2b01      	cmp	r3, #1
 8004742:	d007      	beq.n	8004754 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f042 0201 	orr.w	r2, r2, #1
 8004752:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004762:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2222      	movs	r2, #34	@ 0x22
 8004768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2240      	movs	r2, #64	@ 0x40
 8004770:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2200      	movs	r2, #0
 8004778:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800477e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004784:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800478a:	b29a      	uxth	r2, r3
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	4a62      	ldr	r2, [pc, #392]	@ (800491c <HAL_I2C_Mem_Read_DMA+0x288>)
 8004794:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8004796:	897a      	ldrh	r2, [r7, #10]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 800479c:	893a      	ldrh	r2, [r7, #8]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 80047a2:	88fa      	ldrh	r2, [r7, #6]
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2200      	movs	r2, #0
 80047ac:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	f000 80cc 	beq.w	8004950 <HAL_I2C_Mem_Read_DMA+0x2bc>
    {
      if (hi2c->hdmarx != NULL)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d02d      	beq.n	800481c <HAL_I2C_Mem_Read_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047c4:	4a56      	ldr	r2, [pc, #344]	@ (8004920 <HAL_I2C_Mem_Read_DMA+0x28c>)
 80047c6:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047cc:	4a55      	ldr	r2, [pc, #340]	@ (8004924 <HAL_I2C_Mem_Read_DMA+0x290>)
 80047ce:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047d4:	2200      	movs	r2, #0
 80047d6:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047dc:	2200      	movs	r2, #0
 80047de:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047e4:	2200      	movs	r2, #0
 80047e6:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ec:	2200      	movs	r2, #0
 80047ee:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	3310      	adds	r3, #16
 80047fa:	4619      	mov	r1, r3
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004800:	461a      	mov	r2, r3
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004806:	f7fe fdd9 	bl	80033bc <HAL_DMA_Start_IT>
 800480a:	4603      	mov	r3, r0
 800480c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8004810:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004814:	2b00      	cmp	r3, #0
 8004816:	f040 8087 	bne.w	8004928 <HAL_I2C_Mem_Read_DMA+0x294>
 800481a:	e013      	b.n	8004844 <HAL_I2C_Mem_Read_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2220      	movs	r2, #32
 8004820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004830:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e0b3      	b.n	80049ac <HAL_I2C_Mem_Read_DMA+0x318>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004844:	88f8      	ldrh	r0, [r7, #6]
 8004846:	893a      	ldrh	r2, [r7, #8]
 8004848:	8979      	ldrh	r1, [r7, #10]
 800484a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484c:	9301      	str	r3, [sp, #4]
 800484e:	2323      	movs	r3, #35	@ 0x23
 8004850:	9300      	str	r3, [sp, #0]
 8004852:	4603      	mov	r3, r0
 8004854:	68f8      	ldr	r0, [r7, #12]
 8004856:	f001 fe3b 	bl	80064d0 <I2C_RequestMemoryRead>
 800485a:	4603      	mov	r3, r0
 800485c:	2b00      	cmp	r3, #0
 800485e:	d023      	beq.n	80048a8 <HAL_I2C_Mem_Read_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004864:	4618      	mov	r0, r3
 8004866:	f7fe fe01 	bl	800346c <HAL_DMA_Abort_IT>
 800486a:	4603      	mov	r3, r0
 800486c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004874:	2200      	movs	r2, #0
 8004876:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004886:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	2200      	movs	r2, #0
 800488c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2200      	movs	r2, #0
 8004892:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f022 0201 	bic.w	r2, r2, #1
 80048a2:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e081      	b.n	80049ac <HAL_I2C_Mem_Read_DMA+0x318>
        }

        if (hi2c->XferSize == 1U)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d108      	bne.n	80048c2 <HAL_I2C_Mem_Read_DMA+0x22e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048be:	601a      	str	r2, [r3, #0]
 80048c0:	e007      	b.n	80048d2 <HAL_I2C_Mem_Read_DMA+0x23e>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	685a      	ldr	r2, [r3, #4]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80048d0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048d2:	2300      	movs	r3, #0
 80048d4:	61bb      	str	r3, [r7, #24]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	695b      	ldr	r3, [r3, #20]
 80048dc:	61bb      	str	r3, [r7, #24]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	699b      	ldr	r3, [r3, #24]
 80048e4:	61bb      	str	r3, [r7, #24]
 80048e6:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2200      	movs	r2, #0
 80048ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	685a      	ldr	r2, [r3, #4]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048fe:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	685a      	ldr	r2, [r3, #4]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800490e:	605a      	str	r2, [r3, #4]
 8004910:	e049      	b.n	80049a6 <HAL_I2C_Mem_Read_DMA+0x312>
 8004912:	bf00      	nop
 8004914:	2000009c 	.word	0x2000009c
 8004918:	14f8b589 	.word	0x14f8b589
 800491c:	ffff0000 	.word	0xffff0000
 8004920:	080066a1 	.word	0x080066a1
 8004924:	0800685f 	.word	0x0800685f
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2220      	movs	r2, #32
 800492c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2200      	movs	r2, #0
 8004934:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800493c:	f043 0210 	orr.w	r2, r3, #16
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2200      	movs	r2, #0
 8004948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e02d      	b.n	80049ac <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004950:	88f8      	ldrh	r0, [r7, #6]
 8004952:	893a      	ldrh	r2, [r7, #8]
 8004954:	8979      	ldrh	r1, [r7, #10]
 8004956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004958:	9301      	str	r3, [sp, #4]
 800495a:	2323      	movs	r3, #35	@ 0x23
 800495c:	9300      	str	r3, [sp, #0]
 800495e:	4603      	mov	r3, r0
 8004960:	68f8      	ldr	r0, [r7, #12]
 8004962:	f001 fdb5 	bl	80064d0 <I2C_RequestMemoryRead>
 8004966:	4603      	mov	r3, r0
 8004968:	2b00      	cmp	r3, #0
 800496a:	d001      	beq.n	8004970 <HAL_I2C_Mem_Read_DMA+0x2dc>
      {
        return HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e01d      	b.n	80049ac <HAL_I2C_Mem_Read_DMA+0x318>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004970:	2300      	movs	r3, #0
 8004972:	617b      	str	r3, [r7, #20]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	695b      	ldr	r3, [r3, #20]
 800497a:	617b      	str	r3, [r7, #20]
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	699b      	ldr	r3, [r3, #24]
 8004982:	617b      	str	r3, [r7, #20]
 8004984:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004994:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2220      	movs	r2, #32
 800499a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 80049a6:	2300      	movs	r3, #0
 80049a8:	e000      	b.n	80049ac <HAL_I2C_Mem_Read_DMA+0x318>
  }
  else
  {
    return HAL_BUSY;
 80049aa:	2302      	movs	r3, #2
  }
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3728      	adds	r7, #40	@ 0x28
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}

080049b4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b08a      	sub	sp, #40	@ 0x28
 80049b8:	af02      	add	r7, sp, #8
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	607a      	str	r2, [r7, #4]
 80049be:	603b      	str	r3, [r7, #0]
 80049c0:	460b      	mov	r3, r1
 80049c2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80049c4:	f7fe fb3a 	bl	800303c <HAL_GetTick>
 80049c8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80049ca:	2300      	movs	r3, #0
 80049cc:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	2b20      	cmp	r3, #32
 80049d8:	f040 8111 	bne.w	8004bfe <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80049dc:	69fb      	ldr	r3, [r7, #28]
 80049de:	9300      	str	r3, [sp, #0]
 80049e0:	2319      	movs	r3, #25
 80049e2:	2201      	movs	r2, #1
 80049e4:	4988      	ldr	r1, [pc, #544]	@ (8004c08 <HAL_I2C_IsDeviceReady+0x254>)
 80049e6:	68f8      	ldr	r0, [r7, #12]
 80049e8:	f002 f81e 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 80049ec:	4603      	mov	r3, r0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d001      	beq.n	80049f6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80049f2:	2302      	movs	r3, #2
 80049f4:	e104      	b.n	8004c00 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d101      	bne.n	8004a04 <HAL_I2C_IsDeviceReady+0x50>
 8004a00:	2302      	movs	r3, #2
 8004a02:	e0fd      	b.n	8004c00 <HAL_I2C_IsDeviceReady+0x24c>
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0301 	and.w	r3, r3, #1
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d007      	beq.n	8004a2a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f042 0201 	orr.w	r2, r2, #1
 8004a28:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a38:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2224      	movs	r2, #36	@ 0x24
 8004a3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2200      	movs	r2, #0
 8004a46:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	4a70      	ldr	r2, [pc, #448]	@ (8004c0c <HAL_I2C_IsDeviceReady+0x258>)
 8004a4c:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a5c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	9300      	str	r3, [sp, #0]
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	2200      	movs	r2, #0
 8004a66:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004a6a:	68f8      	ldr	r0, [r7, #12]
 8004a6c:	f001 ffdc 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d00d      	beq.n	8004a92 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a84:	d103      	bne.n	8004a8e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a8c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e0b6      	b.n	8004c00 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004a92:	897b      	ldrh	r3, [r7, #10]
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	461a      	mov	r2, r3
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004aa0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004aa2:	f7fe facb 	bl	800303c <HAL_GetTick>
 8004aa6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	695b      	ldr	r3, [r3, #20]
 8004aae:	f003 0302 	and.w	r3, r3, #2
 8004ab2:	2b02      	cmp	r3, #2
 8004ab4:	bf0c      	ite	eq
 8004ab6:	2301      	moveq	r3, #1
 8004ab8:	2300      	movne	r3, #0
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	695b      	ldr	r3, [r3, #20]
 8004ac4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ac8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004acc:	bf0c      	ite	eq
 8004ace:	2301      	moveq	r3, #1
 8004ad0:	2300      	movne	r3, #0
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004ad6:	e025      	b.n	8004b24 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004ad8:	f7fe fab0 	bl	800303c <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	69fb      	ldr	r3, [r7, #28]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	683a      	ldr	r2, [r7, #0]
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d302      	bcc.n	8004aee <HAL_I2C_IsDeviceReady+0x13a>
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d103      	bne.n	8004af6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	22a0      	movs	r2, #160	@ 0xa0
 8004af2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	695b      	ldr	r3, [r3, #20]
 8004afc:	f003 0302 	and.w	r3, r3, #2
 8004b00:	2b02      	cmp	r3, #2
 8004b02:	bf0c      	ite	eq
 8004b04:	2301      	moveq	r3, #1
 8004b06:	2300      	movne	r3, #0
 8004b08:	b2db      	uxtb	r3, r3
 8004b0a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	695b      	ldr	r3, [r3, #20]
 8004b12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b1a:	bf0c      	ite	eq
 8004b1c:	2301      	moveq	r3, #1
 8004b1e:	2300      	movne	r3, #0
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	2ba0      	cmp	r3, #160	@ 0xa0
 8004b2e:	d005      	beq.n	8004b3c <HAL_I2C_IsDeviceReady+0x188>
 8004b30:	7dfb      	ldrb	r3, [r7, #23]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d102      	bne.n	8004b3c <HAL_I2C_IsDeviceReady+0x188>
 8004b36:	7dbb      	ldrb	r3, [r7, #22]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d0cd      	beq.n	8004ad8 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2220      	movs	r2, #32
 8004b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	695b      	ldr	r3, [r3, #20]
 8004b4a:	f003 0302 	and.w	r3, r3, #2
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d129      	bne.n	8004ba6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b60:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b62:	2300      	movs	r3, #0
 8004b64:	613b      	str	r3, [r7, #16]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	695b      	ldr	r3, [r3, #20]
 8004b6c:	613b      	str	r3, [r7, #16]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	699b      	ldr	r3, [r3, #24]
 8004b74:	613b      	str	r3, [r7, #16]
 8004b76:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b78:	69fb      	ldr	r3, [r7, #28]
 8004b7a:	9300      	str	r3, [sp, #0]
 8004b7c:	2319      	movs	r3, #25
 8004b7e:	2201      	movs	r2, #1
 8004b80:	4921      	ldr	r1, [pc, #132]	@ (8004c08 <HAL_I2C_IsDeviceReady+0x254>)
 8004b82:	68f8      	ldr	r0, [r7, #12]
 8004b84:	f001 ff50 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d001      	beq.n	8004b92 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	e036      	b.n	8004c00 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2220      	movs	r2, #32
 8004b96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	e02c      	b.n	8004c00 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bb4:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004bbe:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004bc0:	69fb      	ldr	r3, [r7, #28]
 8004bc2:	9300      	str	r3, [sp, #0]
 8004bc4:	2319      	movs	r3, #25
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	490f      	ldr	r1, [pc, #60]	@ (8004c08 <HAL_I2C_IsDeviceReady+0x254>)
 8004bca:	68f8      	ldr	r0, [r7, #12]
 8004bcc:	f001 ff2c 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d001      	beq.n	8004bda <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e012      	b.n	8004c00 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	3301      	adds	r3, #1
 8004bde:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004be0:	69ba      	ldr	r2, [r7, #24]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	429a      	cmp	r2, r3
 8004be6:	f4ff af32 	bcc.w	8004a4e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2220      	movs	r2, #32
 8004bee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e000      	b.n	8004c00 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004bfe:	2302      	movs	r3, #2
  }
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3720      	adds	r7, #32
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}
 8004c08:	00100002 	.word	0x00100002
 8004c0c:	ffff0000 	.word	0xffff0000

08004c10 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b088      	sub	sp, #32
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c28:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c30:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c38:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004c3a:	7bfb      	ldrb	r3, [r7, #15]
 8004c3c:	2b10      	cmp	r3, #16
 8004c3e:	d003      	beq.n	8004c48 <HAL_I2C_EV_IRQHandler+0x38>
 8004c40:	7bfb      	ldrb	r3, [r7, #15]
 8004c42:	2b40      	cmp	r3, #64	@ 0x40
 8004c44:	f040 80b1 	bne.w	8004daa <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	699b      	ldr	r3, [r3, #24]
 8004c4e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	695b      	ldr	r3, [r3, #20]
 8004c56:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	f003 0301 	and.w	r3, r3, #1
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d10d      	bne.n	8004c7e <HAL_I2C_EV_IRQHandler+0x6e>
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004c68:	d003      	beq.n	8004c72 <HAL_I2C_EV_IRQHandler+0x62>
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004c70:	d101      	bne.n	8004c76 <HAL_I2C_EV_IRQHandler+0x66>
 8004c72:	2301      	movs	r3, #1
 8004c74:	e000      	b.n	8004c78 <HAL_I2C_EV_IRQHandler+0x68>
 8004c76:	2300      	movs	r3, #0
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	f000 8114 	beq.w	8004ea6 <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	f003 0301 	and.w	r3, r3, #1
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d00b      	beq.n	8004ca0 <HAL_I2C_EV_IRQHandler+0x90>
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d006      	beq.n	8004ca0 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f002 f930 	bl	8006ef8 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004c98:	6878      	ldr	r0, [r7, #4]
 8004c9a:	f000 fd66 	bl	800576a <I2C_Master_SB>
 8004c9e:	e083      	b.n	8004da8 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	f003 0308 	and.w	r3, r3, #8
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d008      	beq.n	8004cbc <HAL_I2C_EV_IRQHandler+0xac>
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d003      	beq.n	8004cbc <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f000 fdde 	bl	8005876 <I2C_Master_ADD10>
 8004cba:	e075      	b.n	8004da8 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	f003 0302 	and.w	r3, r3, #2
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d008      	beq.n	8004cd8 <HAL_I2C_EV_IRQHandler+0xc8>
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d003      	beq.n	8004cd8 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 fdfa 	bl	80058ca <I2C_Master_ADDR>
 8004cd6:	e067      	b.n	8004da8 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004cd8:	69bb      	ldr	r3, [r7, #24]
 8004cda:	f003 0304 	and.w	r3, r3, #4
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d036      	beq.n	8004d50 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004cf0:	f000 80db 	beq.w	8004eaa <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004cf4:	69fb      	ldr	r3, [r7, #28]
 8004cf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d00d      	beq.n	8004d1a <HAL_I2C_EV_IRQHandler+0x10a>
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d008      	beq.n	8004d1a <HAL_I2C_EV_IRQHandler+0x10a>
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	f003 0304 	and.w	r3, r3, #4
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d103      	bne.n	8004d1a <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f000 f9c2 	bl	800509c <I2C_MasterTransmit_TXE>
 8004d18:	e046      	b.n	8004da8 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	f003 0304 	and.w	r3, r3, #4
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	f000 80c2 	beq.w	8004eaa <HAL_I2C_EV_IRQHandler+0x29a>
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	f000 80bc 	beq.w	8004eaa <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004d32:	7bbb      	ldrb	r3, [r7, #14]
 8004d34:	2b21      	cmp	r3, #33	@ 0x21
 8004d36:	d103      	bne.n	8004d40 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f000 fa4b 	bl	80051d4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d3e:	e0b4      	b.n	8004eaa <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004d40:	7bfb      	ldrb	r3, [r7, #15]
 8004d42:	2b40      	cmp	r3, #64	@ 0x40
 8004d44:	f040 80b1 	bne.w	8004eaa <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004d48:	6878      	ldr	r0, [r7, #4]
 8004d4a:	f000 fab9 	bl	80052c0 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d4e:	e0ac      	b.n	8004eaa <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d5a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d5e:	f000 80a4 	beq.w	8004eaa <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d00d      	beq.n	8004d88 <HAL_I2C_EV_IRQHandler+0x178>
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d008      	beq.n	8004d88 <HAL_I2C_EV_IRQHandler+0x178>
 8004d76:	69fb      	ldr	r3, [r7, #28]
 8004d78:	f003 0304 	and.w	r3, r3, #4
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d103      	bne.n	8004d88 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f000 fb35 	bl	80053f0 <I2C_MasterReceive_RXNE>
 8004d86:	e00f      	b.n	8004da8 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d88:	69fb      	ldr	r3, [r7, #28]
 8004d8a:	f003 0304 	and.w	r3, r3, #4
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	f000 808b 	beq.w	8004eaa <HAL_I2C_EV_IRQHandler+0x29a>
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	f000 8085 	beq.w	8004eaa <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f000 fbed 	bl	8005580 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004da6:	e080      	b.n	8004eaa <HAL_I2C_EV_IRQHandler+0x29a>
 8004da8:	e07f      	b.n	8004eaa <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d004      	beq.n	8004dbc <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	695b      	ldr	r3, [r3, #20]
 8004db8:	61fb      	str	r3, [r7, #28]
 8004dba:	e007      	b.n	8004dcc <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	699b      	ldr	r3, [r3, #24]
 8004dc2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	695b      	ldr	r3, [r3, #20]
 8004dca:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004dcc:	69fb      	ldr	r3, [r7, #28]
 8004dce:	f003 0302 	and.w	r3, r3, #2
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d011      	beq.n	8004dfa <HAL_I2C_EV_IRQHandler+0x1ea>
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d00c      	beq.n	8004dfa <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d003      	beq.n	8004df0 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	699b      	ldr	r3, [r3, #24]
 8004dee:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004df0:	69b9      	ldr	r1, [r7, #24]
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f000 ffb8 	bl	8005d68 <I2C_Slave_ADDR>
 8004df8:	e05a      	b.n	8004eb0 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004dfa:	69fb      	ldr	r3, [r7, #28]
 8004dfc:	f003 0310 	and.w	r3, r3, #16
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d008      	beq.n	8004e16 <HAL_I2C_EV_IRQHandler+0x206>
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d003      	beq.n	8004e16 <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f000 fff2 	bl	8005df8 <I2C_Slave_STOPF>
 8004e14:	e04c      	b.n	8004eb0 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004e16:	7bbb      	ldrb	r3, [r7, #14]
 8004e18:	2b21      	cmp	r3, #33	@ 0x21
 8004e1a:	d002      	beq.n	8004e22 <HAL_I2C_EV_IRQHandler+0x212>
 8004e1c:	7bbb      	ldrb	r3, [r7, #14]
 8004e1e:	2b29      	cmp	r3, #41	@ 0x29
 8004e20:	d120      	bne.n	8004e64 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d00d      	beq.n	8004e48 <HAL_I2C_EV_IRQHandler+0x238>
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d008      	beq.n	8004e48 <HAL_I2C_EV_IRQHandler+0x238>
 8004e36:	69fb      	ldr	r3, [r7, #28]
 8004e38:	f003 0304 	and.w	r3, r3, #4
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d103      	bne.n	8004e48 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	f000 fed3 	bl	8005bec <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e46:	e032      	b.n	8004eae <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e48:	69fb      	ldr	r3, [r7, #28]
 8004e4a:	f003 0304 	and.w	r3, r3, #4
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d02d      	beq.n	8004eae <HAL_I2C_EV_IRQHandler+0x29e>
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d028      	beq.n	8004eae <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f000 ff02 	bl	8005c66 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e62:	e024      	b.n	8004eae <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00d      	beq.n	8004e8a <HAL_I2C_EV_IRQHandler+0x27a>
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d008      	beq.n	8004e8a <HAL_I2C_EV_IRQHandler+0x27a>
 8004e78:	69fb      	ldr	r3, [r7, #28]
 8004e7a:	f003 0304 	and.w	r3, r3, #4
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d103      	bne.n	8004e8a <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 ff10 	bl	8005ca8 <I2C_SlaveReceive_RXNE>
 8004e88:	e012      	b.n	8004eb0 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	f003 0304 	and.w	r3, r3, #4
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d00d      	beq.n	8004eb0 <HAL_I2C_EV_IRQHandler+0x2a0>
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d008      	beq.n	8004eb0 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f000 ff40 	bl	8005d24 <I2C_SlaveReceive_BTF>
 8004ea4:	e004      	b.n	8004eb0 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8004ea6:	bf00      	nop
 8004ea8:	e002      	b.n	8004eb0 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004eaa:	bf00      	nop
 8004eac:	e000      	b.n	8004eb0 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004eae:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004eb0:	3720      	adds	r7, #32
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}

08004eb6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004eb6:	b580      	push	{r7, lr}
 8004eb8:	b08a      	sub	sp, #40	@ 0x28
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	695b      	ldr	r3, [r3, #20]
 8004ec4:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ed8:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004eda:	6a3b      	ldr	r3, [r7, #32]
 8004edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d00d      	beq.n	8004f00 <HAL_I2C_ER_IRQHandler+0x4a>
 8004ee4:	69fb      	ldr	r3, [r7, #28]
 8004ee6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d008      	beq.n	8004f00 <HAL_I2C_ER_IRQHandler+0x4a>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef0:	f043 0301 	orr.w	r3, r3, #1
 8004ef4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004efe:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004f00:	6a3b      	ldr	r3, [r7, #32]
 8004f02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d00d      	beq.n	8004f26 <HAL_I2C_ER_IRQHandler+0x70>
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d008      	beq.n	8004f26 <HAL_I2C_ER_IRQHandler+0x70>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f16:	f043 0302 	orr.w	r3, r3, #2
 8004f1a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8004f24:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004f26:	6a3b      	ldr	r3, [r7, #32]
 8004f28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d03e      	beq.n	8004fae <HAL_I2C_ER_IRQHandler+0xf8>
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d039      	beq.n	8004fae <HAL_I2C_ER_IRQHandler+0xf8>
  {
    tmp1 = CurrentMode;
 8004f3a:	7efb      	ldrb	r3, [r7, #27]
 8004f3c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f4c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f52:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004f54:	7ebb      	ldrb	r3, [r7, #26]
 8004f56:	2b20      	cmp	r3, #32
 8004f58:	d112      	bne.n	8004f80 <HAL_I2C_ER_IRQHandler+0xca>
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d10f      	bne.n	8004f80 <HAL_I2C_ER_IRQHandler+0xca>
 8004f60:	7cfb      	ldrb	r3, [r7, #19]
 8004f62:	2b21      	cmp	r3, #33	@ 0x21
 8004f64:	d008      	beq.n	8004f78 <HAL_I2C_ER_IRQHandler+0xc2>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004f66:	7cfb      	ldrb	r3, [r7, #19]
 8004f68:	2b29      	cmp	r3, #41	@ 0x29
 8004f6a:	d005      	beq.n	8004f78 <HAL_I2C_ER_IRQHandler+0xc2>
 8004f6c:	7cfb      	ldrb	r3, [r7, #19]
 8004f6e:	2b28      	cmp	r3, #40	@ 0x28
 8004f70:	d106      	bne.n	8004f80 <HAL_I2C_ER_IRQHandler+0xca>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2b21      	cmp	r3, #33	@ 0x21
 8004f76:	d103      	bne.n	8004f80 <HAL_I2C_ER_IRQHandler+0xca>
    {
      I2C_Slave_AF(hi2c);
 8004f78:	6878      	ldr	r0, [r7, #4]
 8004f7a:	f001 f86d 	bl	8006058 <I2C_Slave_AF>
 8004f7e:	e016      	b.n	8004fae <HAL_I2C_ER_IRQHandler+0xf8>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004f88:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8004f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8c:	f043 0304 	orr.w	r3, r3, #4
 8004f90:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004f92:	7efb      	ldrb	r3, [r7, #27]
 8004f94:	2b10      	cmp	r3, #16
 8004f96:	d002      	beq.n	8004f9e <HAL_I2C_ER_IRQHandler+0xe8>
 8004f98:	7efb      	ldrb	r3, [r7, #27]
 8004f9a:	2b40      	cmp	r3, #64	@ 0x40
 8004f9c:	d107      	bne.n	8004fae <HAL_I2C_ER_IRQHandler+0xf8>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fac:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004fae:	6a3b      	ldr	r3, [r7, #32]
 8004fb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d00d      	beq.n	8004fd4 <HAL_I2C_ER_IRQHandler+0x11e>
 8004fb8:	69fb      	ldr	r3, [r7, #28]
 8004fba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d008      	beq.n	8004fd4 <HAL_I2C_ER_IRQHandler+0x11e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fc4:	f043 0308 	orr.w	r3, r3, #8
 8004fc8:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8004fd2:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8004fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d008      	beq.n	8004fec <HAL_I2C_ER_IRQHandler+0x136>
  {
    hi2c->ErrorCode |= error;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe0:	431a      	orrs	r2, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f001 f8aa 	bl	8006140 <I2C_ITError>
  }
}
 8004fec:	bf00      	nop
 8004fee:	3728      	adds	r7, #40	@ 0x28
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b083      	sub	sp, #12
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004ffc:	bf00      	nop
 8004ffe:	370c      	adds	r7, #12
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr

08005008 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005008:	b480      	push	{r7}
 800500a:	b083      	sub	sp, #12
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005010:	bf00      	nop
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005024:	bf00      	nop
 8005026:	370c      	adds	r7, #12
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr

08005030 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005030:	b480      	push	{r7}
 8005032:	b083      	sub	sp, #12
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005038:	bf00      	nop
 800503a:	370c      	adds	r7, #12
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr

08005044 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005044:	b480      	push	{r7}
 8005046:	b083      	sub	sp, #12
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	460b      	mov	r3, r1
 800504e:	70fb      	strb	r3, [r7, #3]
 8005050:	4613      	mov	r3, r2
 8005052:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005054:	bf00      	nop
 8005056:	370c      	adds	r7, #12
 8005058:	46bd      	mov	sp, r7
 800505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505e:	4770      	bx	lr

08005060 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005060:	b480      	push	{r7}
 8005062:	b083      	sub	sp, #12
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005068:	bf00      	nop
 800506a:	370c      	adds	r7, #12
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr

08005074 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800507c:	bf00      	nop
 800507e:	370c      	adds	r7, #12
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr

08005088 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005088:	b480      	push	{r7}
 800508a:	b083      	sub	sp, #12
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005090:	bf00      	nop
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b084      	sub	sp, #16
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050aa:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80050b2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050b8:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d150      	bne.n	8005164 <I2C_MasterTransmit_TXE+0xc8>
 80050c2:	7bfb      	ldrb	r3, [r7, #15]
 80050c4:	2b21      	cmp	r3, #33	@ 0x21
 80050c6:	d14d      	bne.n	8005164 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	2b08      	cmp	r3, #8
 80050cc:	d01d      	beq.n	800510a <I2C_MasterTransmit_TXE+0x6e>
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	2b20      	cmp	r3, #32
 80050d2:	d01a      	beq.n	800510a <I2C_MasterTransmit_TXE+0x6e>
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80050da:	d016      	beq.n	800510a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	685a      	ldr	r2, [r3, #4]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80050ea:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2211      	movs	r2, #17
 80050f0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2220      	movs	r2, #32
 80050fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f7ff ff76 	bl	8004ff4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005108:	e060      	b.n	80051cc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	685a      	ldr	r2, [r3, #4]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005118:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005128:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2200      	movs	r2, #0
 800512e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2220      	movs	r2, #32
 8005134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800513e:	b2db      	uxtb	r3, r3
 8005140:	2b40      	cmp	r3, #64	@ 0x40
 8005142:	d107      	bne.n	8005154 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2200      	movs	r2, #0
 8005148:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800514c:	6878      	ldr	r0, [r7, #4]
 800514e:	f7ff ff91 	bl	8005074 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005152:	e03b      	b.n	80051cc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f7ff ff49 	bl	8004ff4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005162:	e033      	b.n	80051cc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005164:	7bfb      	ldrb	r3, [r7, #15]
 8005166:	2b21      	cmp	r3, #33	@ 0x21
 8005168:	d005      	beq.n	8005176 <I2C_MasterTransmit_TXE+0xda>
 800516a:	7bbb      	ldrb	r3, [r7, #14]
 800516c:	2b40      	cmp	r3, #64	@ 0x40
 800516e:	d12d      	bne.n	80051cc <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005170:	7bfb      	ldrb	r3, [r7, #15]
 8005172:	2b22      	cmp	r3, #34	@ 0x22
 8005174:	d12a      	bne.n	80051cc <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800517a:	b29b      	uxth	r3, r3
 800517c:	2b00      	cmp	r3, #0
 800517e:	d108      	bne.n	8005192 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	685a      	ldr	r2, [r3, #4]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800518e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005190:	e01c      	b.n	80051cc <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005198:	b2db      	uxtb	r3, r3
 800519a:	2b40      	cmp	r3, #64	@ 0x40
 800519c:	d103      	bne.n	80051a6 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f000 f88e 	bl	80052c0 <I2C_MemoryTransmit_TXE_BTF>
}
 80051a4:	e012      	b.n	80051cc <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051aa:	781a      	ldrb	r2, [r3, #0]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b6:	1c5a      	adds	r2, r3, #1
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051c0:	b29b      	uxth	r3, r3
 80051c2:	3b01      	subs	r3, #1
 80051c4:	b29a      	uxth	r2, r3
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80051ca:	e7ff      	b.n	80051cc <I2C_MasterTransmit_TXE+0x130>
 80051cc:	bf00      	nop
 80051ce:	3710      	adds	r7, #16
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bd80      	pop	{r7, pc}

080051d4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b084      	sub	sp, #16
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051e0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	2b21      	cmp	r3, #33	@ 0x21
 80051ec:	d164      	bne.n	80052b8 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d012      	beq.n	800521e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fc:	781a      	ldrb	r2, [r3, #0]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005208:	1c5a      	adds	r2, r3, #1
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005212:	b29b      	uxth	r3, r3
 8005214:	3b01      	subs	r3, #1
 8005216:	b29a      	uxth	r2, r3
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800521c:	e04c      	b.n	80052b8 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2b08      	cmp	r3, #8
 8005222:	d01d      	beq.n	8005260 <I2C_MasterTransmit_BTF+0x8c>
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2b20      	cmp	r3, #32
 8005228:	d01a      	beq.n	8005260 <I2C_MasterTransmit_BTF+0x8c>
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005230:	d016      	beq.n	8005260 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	685a      	ldr	r2, [r3, #4]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005240:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2211      	movs	r2, #17
 8005246:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2200      	movs	r2, #0
 800524c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2220      	movs	r2, #32
 8005254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f7ff fecb 	bl	8004ff4 <HAL_I2C_MasterTxCpltCallback>
}
 800525e:	e02b      	b.n	80052b8 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	685a      	ldr	r2, [r3, #4]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800526e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800527e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2220      	movs	r2, #32
 800528a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2b40      	cmp	r3, #64	@ 0x40
 8005298:	d107      	bne.n	80052aa <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f7ff fee6 	bl	8005074 <HAL_I2C_MemTxCpltCallback>
}
 80052a8:	e006      	b.n	80052b8 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2200      	movs	r2, #0
 80052ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f7ff fe9e 	bl	8004ff4 <HAL_I2C_MasterTxCpltCallback>
}
 80052b8:	bf00      	nop
 80052ba:	3710      	adds	r7, #16
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}

080052c0 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052ce:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d11d      	bne.n	8005314 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d10b      	bne.n	80052f8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052e4:	b2da      	uxtb	r2, r3
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052f0:	1c9a      	adds	r2, r3, #2
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80052f6:	e077      	b.n	80053e8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052fc:	b29b      	uxth	r3, r3
 80052fe:	121b      	asrs	r3, r3, #8
 8005300:	b2da      	uxtb	r2, r3
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800530c:	1c5a      	adds	r2, r3, #1
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005312:	e069      	b.n	80053e8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005318:	2b01      	cmp	r3, #1
 800531a:	d10b      	bne.n	8005334 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005320:	b2da      	uxtb	r2, r3
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800532c:	1c5a      	adds	r2, r3, #1
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005332:	e059      	b.n	80053e8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005338:	2b02      	cmp	r3, #2
 800533a:	d152      	bne.n	80053e2 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800533c:	7bfb      	ldrb	r3, [r7, #15]
 800533e:	2b22      	cmp	r3, #34	@ 0x22
 8005340:	d10d      	bne.n	800535e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005350:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005356:	1c5a      	adds	r2, r3, #1
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800535c:	e044      	b.n	80053e8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005362:	b29b      	uxth	r3, r3
 8005364:	2b00      	cmp	r3, #0
 8005366:	d015      	beq.n	8005394 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005368:	7bfb      	ldrb	r3, [r7, #15]
 800536a:	2b21      	cmp	r3, #33	@ 0x21
 800536c:	d112      	bne.n	8005394 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005372:	781a      	ldrb	r2, [r3, #0]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800537e:	1c5a      	adds	r2, r3, #1
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005388:	b29b      	uxth	r3, r3
 800538a:	3b01      	subs	r3, #1
 800538c:	b29a      	uxth	r2, r3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005392:	e029      	b.n	80053e8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005398:	b29b      	uxth	r3, r3
 800539a:	2b00      	cmp	r3, #0
 800539c:	d124      	bne.n	80053e8 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800539e:	7bfb      	ldrb	r3, [r7, #15]
 80053a0:	2b21      	cmp	r3, #33	@ 0x21
 80053a2:	d121      	bne.n	80053e8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	685a      	ldr	r2, [r3, #4]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80053b2:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053c2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2200      	movs	r2, #0
 80053c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2220      	movs	r2, #32
 80053ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f7ff fe4a 	bl	8005074 <HAL_I2C_MemTxCpltCallback>
}
 80053e0:	e002      	b.n	80053e8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f7fe fe14 	bl	8004010 <I2C_Flush_DR>
}
 80053e8:	bf00      	nop
 80053ea:	3710      	adds	r7, #16
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	2b22      	cmp	r3, #34	@ 0x22
 8005402:	f040 80b9 	bne.w	8005578 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800540a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005410:	b29b      	uxth	r3, r3
 8005412:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	2b03      	cmp	r3, #3
 8005418:	d921      	bls.n	800545e <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	691a      	ldr	r2, [r3, #16]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005424:	b2d2      	uxtb	r2, r2
 8005426:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800542c:	1c5a      	adds	r2, r3, #1
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005436:	b29b      	uxth	r3, r3
 8005438:	3b01      	subs	r3, #1
 800543a:	b29a      	uxth	r2, r3
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005444:	b29b      	uxth	r3, r3
 8005446:	2b03      	cmp	r3, #3
 8005448:	f040 8096 	bne.w	8005578 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	685a      	ldr	r2, [r3, #4]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800545a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800545c:	e08c      	b.n	8005578 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005462:	2b02      	cmp	r3, #2
 8005464:	d07f      	beq.n	8005566 <I2C_MasterReceive_RXNE+0x176>
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	2b01      	cmp	r3, #1
 800546a:	d002      	beq.n	8005472 <I2C_MasterReceive_RXNE+0x82>
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d179      	bne.n	8005566 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f001 fc82 	bl	8006d7c <I2C_WaitOnSTOPRequestThroughIT>
 8005478:	4603      	mov	r3, r0
 800547a:	2b00      	cmp	r3, #0
 800547c:	d14c      	bne.n	8005518 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800548c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	685a      	ldr	r2, [r3, #4]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800549c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	691a      	ldr	r2, [r3, #16]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a8:	b2d2      	uxtb	r2, r2
 80054aa:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b0:	1c5a      	adds	r2, r3, #1
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054ba:	b29b      	uxth	r3, r3
 80054bc:	3b01      	subs	r3, #1
 80054be:	b29a      	uxth	r2, r3
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2220      	movs	r2, #32
 80054c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80054d2:	b2db      	uxtb	r3, r3
 80054d4:	2b40      	cmp	r3, #64	@ 0x40
 80054d6:	d10a      	bne.n	80054ee <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2200      	movs	r2, #0
 80054e4:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f7fd fa16 	bl	8002918 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80054ec:	e044      	b.n	8005578 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2b08      	cmp	r3, #8
 80054fa:	d002      	beq.n	8005502 <I2C_MasterReceive_RXNE+0x112>
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2b20      	cmp	r3, #32
 8005500:	d103      	bne.n	800550a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2200      	movs	r2, #0
 8005506:	631a      	str	r2, [r3, #48]	@ 0x30
 8005508:	e002      	b.n	8005510 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2212      	movs	r2, #18
 800550e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f7ff fd79 	bl	8005008 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005516:	e02f      	b.n	8005578 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	685a      	ldr	r2, [r3, #4]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005526:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	691a      	ldr	r2, [r3, #16]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005532:	b2d2      	uxtb	r2, r2
 8005534:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800553a:	1c5a      	adds	r2, r3, #1
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005544:	b29b      	uxth	r3, r3
 8005546:	3b01      	subs	r3, #1
 8005548:	b29a      	uxth	r2, r3
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2220      	movs	r2, #32
 8005552:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f7fd fa02 	bl	8002968 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005564:	e008      	b.n	8005578 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	685a      	ldr	r2, [r3, #4]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005574:	605a      	str	r2, [r3, #4]
}
 8005576:	e7ff      	b.n	8005578 <I2C_MasterReceive_RXNE+0x188>
 8005578:	bf00      	nop
 800557a:	3710      	adds	r7, #16
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}

08005580 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b084      	sub	sp, #16
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800558c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005592:	b29b      	uxth	r3, r3
 8005594:	2b04      	cmp	r3, #4
 8005596:	d11b      	bne.n	80055d0 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	685a      	ldr	r2, [r3, #4]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055a6:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	691a      	ldr	r2, [r3, #16]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b2:	b2d2      	uxtb	r2, r2
 80055b4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ba:	1c5a      	adds	r2, r3, #1
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	3b01      	subs	r3, #1
 80055c8:	b29a      	uxth	r2, r3
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80055ce:	e0c8      	b.n	8005762 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055d4:	b29b      	uxth	r3, r3
 80055d6:	2b03      	cmp	r3, #3
 80055d8:	d129      	bne.n	800562e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	685a      	ldr	r2, [r3, #4]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055e8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2b04      	cmp	r3, #4
 80055ee:	d00a      	beq.n	8005606 <I2C_MasterReceive_BTF+0x86>
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2b02      	cmp	r3, #2
 80055f4:	d007      	beq.n	8005606 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005604:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	691a      	ldr	r2, [r3, #16]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005610:	b2d2      	uxtb	r2, r2
 8005612:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005618:	1c5a      	adds	r2, r3, #1
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005622:	b29b      	uxth	r3, r3
 8005624:	3b01      	subs	r3, #1
 8005626:	b29a      	uxth	r2, r3
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800562c:	e099      	b.n	8005762 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005632:	b29b      	uxth	r3, r3
 8005634:	2b02      	cmp	r3, #2
 8005636:	f040 8081 	bne.w	800573c <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2b01      	cmp	r3, #1
 800563e:	d002      	beq.n	8005646 <I2C_MasterReceive_BTF+0xc6>
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2b10      	cmp	r3, #16
 8005644:	d108      	bne.n	8005658 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	681a      	ldr	r2, [r3, #0]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005654:	601a      	str	r2, [r3, #0]
 8005656:	e019      	b.n	800568c <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2b04      	cmp	r3, #4
 800565c:	d002      	beq.n	8005664 <I2C_MasterReceive_BTF+0xe4>
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2b02      	cmp	r3, #2
 8005662:	d108      	bne.n	8005676 <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005672:	601a      	str	r2, [r3, #0]
 8005674:	e00a      	b.n	800568c <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2b10      	cmp	r3, #16
 800567a:	d007      	beq.n	800568c <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800568a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	691a      	ldr	r2, [r3, #16]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005696:	b2d2      	uxtb	r2, r2
 8005698:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800569e:	1c5a      	adds	r2, r3, #1
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	3b01      	subs	r3, #1
 80056ac:	b29a      	uxth	r2, r3
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	691a      	ldr	r2, [r3, #16]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056bc:	b2d2      	uxtb	r2, r2
 80056be:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c4:	1c5a      	adds	r2, r3, #1
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056ce:	b29b      	uxth	r3, r3
 80056d0:	3b01      	subs	r3, #1
 80056d2:	b29a      	uxth	r2, r3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	685a      	ldr	r2, [r3, #4]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80056e6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2220      	movs	r2, #32
 80056ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	2b40      	cmp	r3, #64	@ 0x40
 80056fa:	d10a      	bne.n	8005712 <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2200      	movs	r2, #0
 8005700:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2200      	movs	r2, #0
 8005708:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f7fd f904 	bl	8002918 <HAL_I2C_MemRxCpltCallback>
}
 8005710:	e027      	b.n	8005762 <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2b08      	cmp	r3, #8
 800571e:	d002      	beq.n	8005726 <I2C_MasterReceive_BTF+0x1a6>
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2b20      	cmp	r3, #32
 8005724:	d103      	bne.n	800572e <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	631a      	str	r2, [r3, #48]	@ 0x30
 800572c:	e002      	b.n	8005734 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2212      	movs	r2, #18
 8005732:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f7ff fc67 	bl	8005008 <HAL_I2C_MasterRxCpltCallback>
}
 800573a:	e012      	b.n	8005762 <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	691a      	ldr	r2, [r3, #16]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005746:	b2d2      	uxtb	r2, r2
 8005748:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800574e:	1c5a      	adds	r2, r3, #1
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005758:	b29b      	uxth	r3, r3
 800575a:	3b01      	subs	r3, #1
 800575c:	b29a      	uxth	r2, r3
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005762:	bf00      	nop
 8005764:	3710      	adds	r7, #16
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}

0800576a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800576a:	b480      	push	{r7}
 800576c:	b083      	sub	sp, #12
 800576e:	af00      	add	r7, sp, #0
 8005770:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005778:	b2db      	uxtb	r3, r3
 800577a:	2b40      	cmp	r3, #64	@ 0x40
 800577c:	d117      	bne.n	80057ae <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005782:	2b00      	cmp	r3, #0
 8005784:	d109      	bne.n	800579a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800578a:	b2db      	uxtb	r3, r3
 800578c:	461a      	mov	r2, r3
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005796:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005798:	e067      	b.n	800586a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	f043 0301 	orr.w	r3, r3, #1
 80057a4:	b2da      	uxtb	r2, r3
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	611a      	str	r2, [r3, #16]
}
 80057ac:	e05d      	b.n	800586a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057b6:	d133      	bne.n	8005820 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	2b21      	cmp	r3, #33	@ 0x21
 80057c2:	d109      	bne.n	80057d8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	461a      	mov	r2, r3
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80057d4:	611a      	str	r2, [r3, #16]
 80057d6:	e008      	b.n	80057ea <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	f043 0301 	orr.w	r3, r3, #1
 80057e2:	b2da      	uxtb	r2, r3
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d004      	beq.n	80057fc <I2C_Master_SB+0x92>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d108      	bne.n	800580e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005800:	2b00      	cmp	r3, #0
 8005802:	d032      	beq.n	800586a <I2C_Master_SB+0x100>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005808:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800580a:	2b00      	cmp	r3, #0
 800580c:	d02d      	beq.n	800586a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	685a      	ldr	r2, [r3, #4]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800581c:	605a      	str	r2, [r3, #4]
}
 800581e:	e024      	b.n	800586a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005824:	2b00      	cmp	r3, #0
 8005826:	d10e      	bne.n	8005846 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800582c:	b29b      	uxth	r3, r3
 800582e:	11db      	asrs	r3, r3, #7
 8005830:	b2db      	uxtb	r3, r3
 8005832:	f003 0306 	and.w	r3, r3, #6
 8005836:	b2db      	uxtb	r3, r3
 8005838:	f063 030f 	orn	r3, r3, #15
 800583c:	b2da      	uxtb	r2, r3
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	611a      	str	r2, [r3, #16]
}
 8005844:	e011      	b.n	800586a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800584a:	2b01      	cmp	r3, #1
 800584c:	d10d      	bne.n	800586a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005852:	b29b      	uxth	r3, r3
 8005854:	11db      	asrs	r3, r3, #7
 8005856:	b2db      	uxtb	r3, r3
 8005858:	f003 0306 	and.w	r3, r3, #6
 800585c:	b2db      	uxtb	r3, r3
 800585e:	f063 030e 	orn	r3, r3, #14
 8005862:	b2da      	uxtb	r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	611a      	str	r2, [r3, #16]
}
 800586a:	bf00      	nop
 800586c:	370c      	adds	r7, #12
 800586e:	46bd      	mov	sp, r7
 8005870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005874:	4770      	bx	lr

08005876 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005876:	b480      	push	{r7}
 8005878:	b083      	sub	sp, #12
 800587a:	af00      	add	r7, sp, #0
 800587c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005882:	b2da      	uxtb	r2, r3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800588e:	2b00      	cmp	r3, #0
 8005890:	d004      	beq.n	800589c <I2C_Master_ADD10+0x26>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005898:	2b00      	cmp	r3, #0
 800589a:	d108      	bne.n	80058ae <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d00c      	beq.n	80058be <I2C_Master_ADD10+0x48>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d007      	beq.n	80058be <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	685a      	ldr	r2, [r3, #4]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058bc:	605a      	str	r2, [r3, #4]
  }
}
 80058be:	bf00      	nop
 80058c0:	370c      	adds	r7, #12
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr

080058ca <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80058ca:	b480      	push	{r7}
 80058cc:	b091      	sub	sp, #68	@ 0x44
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058d8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058e6:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	2b22      	cmp	r3, #34	@ 0x22
 80058f2:	f040 8169 	bne.w	8005bc8 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d10f      	bne.n	800591e <I2C_Master_ADDR+0x54>
 80058fe:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005902:	2b40      	cmp	r3, #64	@ 0x40
 8005904:	d10b      	bne.n	800591e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005906:	2300      	movs	r3, #0
 8005908:	633b      	str	r3, [r7, #48]	@ 0x30
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	695b      	ldr	r3, [r3, #20]
 8005910:	633b      	str	r3, [r7, #48]	@ 0x30
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	699b      	ldr	r3, [r3, #24]
 8005918:	633b      	str	r3, [r7, #48]	@ 0x30
 800591a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800591c:	e160      	b.n	8005be0 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005922:	2b00      	cmp	r3, #0
 8005924:	d11d      	bne.n	8005962 <I2C_Master_ADDR+0x98>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	691b      	ldr	r3, [r3, #16]
 800592a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800592e:	d118      	bne.n	8005962 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005930:	2300      	movs	r3, #0
 8005932:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	695b      	ldr	r3, [r3, #20]
 800593a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	699b      	ldr	r3, [r3, #24]
 8005942:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005954:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800595a:	1c5a      	adds	r2, r3, #1
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	651a      	str	r2, [r3, #80]	@ 0x50
 8005960:	e13e      	b.n	8005be0 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005966:	b29b      	uxth	r3, r3
 8005968:	2b00      	cmp	r3, #0
 800596a:	d113      	bne.n	8005994 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800596c:	2300      	movs	r3, #0
 800596e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	695b      	ldr	r3, [r3, #20]
 8005976:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	699b      	ldr	r3, [r3, #24]
 800597e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005980:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005990:	601a      	str	r2, [r3, #0]
 8005992:	e115      	b.n	8005bc0 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005998:	b29b      	uxth	r3, r3
 800599a:	2b01      	cmp	r3, #1
 800599c:	f040 808a 	bne.w	8005ab4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80059a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059a2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80059a6:	d137      	bne.n	8005a18 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059b6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80059c6:	d113      	bne.n	80059f0 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059d6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059d8:	2300      	movs	r3, #0
 80059da:	627b      	str	r3, [r7, #36]	@ 0x24
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	695b      	ldr	r3, [r3, #20]
 80059e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	699b      	ldr	r3, [r3, #24]
 80059ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80059ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ee:	e0e7      	b.n	8005bc0 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059f0:	2300      	movs	r3, #0
 80059f2:	623b      	str	r3, [r7, #32]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	695b      	ldr	r3, [r3, #20]
 80059fa:	623b      	str	r3, [r7, #32]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	699b      	ldr	r3, [r3, #24]
 8005a02:	623b      	str	r3, [r7, #32]
 8005a04:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a14:	601a      	str	r2, [r3, #0]
 8005a16:	e0d3      	b.n	8005bc0 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a1a:	2b08      	cmp	r3, #8
 8005a1c:	d02e      	beq.n	8005a7c <I2C_Master_ADDR+0x1b2>
 8005a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a20:	2b20      	cmp	r3, #32
 8005a22:	d02b      	beq.n	8005a7c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005a24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a26:	2b12      	cmp	r3, #18
 8005a28:	d102      	bne.n	8005a30 <I2C_Master_ADDR+0x166>
 8005a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a2c:	2b01      	cmp	r3, #1
 8005a2e:	d125      	bne.n	8005a7c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a32:	2b04      	cmp	r3, #4
 8005a34:	d00e      	beq.n	8005a54 <I2C_Master_ADDR+0x18a>
 8005a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d00b      	beq.n	8005a54 <I2C_Master_ADDR+0x18a>
 8005a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a3e:	2b10      	cmp	r3, #16
 8005a40:	d008      	beq.n	8005a54 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a50:	601a      	str	r2, [r3, #0]
 8005a52:	e007      	b.n	8005a64 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005a62:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a64:	2300      	movs	r3, #0
 8005a66:	61fb      	str	r3, [r7, #28]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	61fb      	str	r3, [r7, #28]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	699b      	ldr	r3, [r3, #24]
 8005a76:	61fb      	str	r3, [r7, #28]
 8005a78:	69fb      	ldr	r3, [r7, #28]
 8005a7a:	e0a1      	b.n	8005bc0 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a8a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	61bb      	str	r3, [r7, #24]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	695b      	ldr	r3, [r3, #20]
 8005a96:	61bb      	str	r3, [r7, #24]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	699b      	ldr	r3, [r3, #24]
 8005a9e:	61bb      	str	r3, [r7, #24]
 8005aa0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ab0:	601a      	str	r2, [r3, #0]
 8005ab2:	e085      	b.n	8005bc0 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	2b02      	cmp	r3, #2
 8005abc:	d14d      	bne.n	8005b5a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005abe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ac0:	2b04      	cmp	r3, #4
 8005ac2:	d016      	beq.n	8005af2 <I2C_Master_ADDR+0x228>
 8005ac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ac6:	2b02      	cmp	r3, #2
 8005ac8:	d013      	beq.n	8005af2 <I2C_Master_ADDR+0x228>
 8005aca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005acc:	2b10      	cmp	r3, #16
 8005ace:	d010      	beq.n	8005af2 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ade:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005aee:	601a      	str	r2, [r3, #0]
 8005af0:	e007      	b.n	8005b02 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005b00:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b10:	d117      	bne.n	8005b42 <I2C_Master_ADDR+0x278>
 8005b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b14:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005b18:	d00b      	beq.n	8005b32 <I2C_Master_ADDR+0x268>
 8005b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d008      	beq.n	8005b32 <I2C_Master_ADDR+0x268>
 8005b20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b22:	2b08      	cmp	r3, #8
 8005b24:	d005      	beq.n	8005b32 <I2C_Master_ADDR+0x268>
 8005b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b28:	2b10      	cmp	r3, #16
 8005b2a:	d002      	beq.n	8005b32 <I2C_Master_ADDR+0x268>
 8005b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b2e:	2b20      	cmp	r3, #32
 8005b30:	d107      	bne.n	8005b42 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	685a      	ldr	r2, [r3, #4]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005b40:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b42:	2300      	movs	r3, #0
 8005b44:	617b      	str	r3, [r7, #20]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	695b      	ldr	r3, [r3, #20]
 8005b4c:	617b      	str	r3, [r7, #20]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	699b      	ldr	r3, [r3, #24]
 8005b54:	617b      	str	r3, [r7, #20]
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	e032      	b.n	8005bc0 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005b68:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b78:	d117      	bne.n	8005baa <I2C_Master_ADDR+0x2e0>
 8005b7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b7c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005b80:	d00b      	beq.n	8005b9a <I2C_Master_ADDR+0x2d0>
 8005b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	d008      	beq.n	8005b9a <I2C_Master_ADDR+0x2d0>
 8005b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b8a:	2b08      	cmp	r3, #8
 8005b8c:	d005      	beq.n	8005b9a <I2C_Master_ADDR+0x2d0>
 8005b8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b90:	2b10      	cmp	r3, #16
 8005b92:	d002      	beq.n	8005b9a <I2C_Master_ADDR+0x2d0>
 8005b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b96:	2b20      	cmp	r3, #32
 8005b98:	d107      	bne.n	8005baa <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	685a      	ldr	r2, [r3, #4]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005ba8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005baa:	2300      	movs	r3, #0
 8005bac:	613b      	str	r3, [r7, #16]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	695b      	ldr	r3, [r3, #20]
 8005bb4:	613b      	str	r3, [r7, #16]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	699b      	ldr	r3, [r3, #24]
 8005bbc:	613b      	str	r3, [r7, #16]
 8005bbe:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005bc6:	e00b      	b.n	8005be0 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bc8:	2300      	movs	r3, #0
 8005bca:	60fb      	str	r3, [r7, #12]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	695b      	ldr	r3, [r3, #20]
 8005bd2:	60fb      	str	r3, [r7, #12]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	699b      	ldr	r3, [r3, #24]
 8005bda:	60fb      	str	r3, [r7, #12]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
}
 8005bde:	e7ff      	b.n	8005be0 <I2C_Master_ADDR+0x316>
 8005be0:	bf00      	nop
 8005be2:	3744      	adds	r7, #68	@ 0x44
 8005be4:	46bd      	mov	sp, r7
 8005be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bea:	4770      	bx	lr

08005bec <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bfa:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c00:	b29b      	uxth	r3, r3
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d02b      	beq.n	8005c5e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c0a:	781a      	ldrb	r2, [r3, #0]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c16:	1c5a      	adds	r2, r3, #1
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c20:	b29b      	uxth	r3, r3
 8005c22:	3b01      	subs	r3, #1
 8005c24:	b29a      	uxth	r2, r3
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d114      	bne.n	8005c5e <I2C_SlaveTransmit_TXE+0x72>
 8005c34:	7bfb      	ldrb	r3, [r7, #15]
 8005c36:	2b29      	cmp	r3, #41	@ 0x29
 8005c38:	d111      	bne.n	8005c5e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	685a      	ldr	r2, [r3, #4]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c48:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2221      	movs	r2, #33	@ 0x21
 8005c4e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2228      	movs	r2, #40	@ 0x28
 8005c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f7ff f9df 	bl	800501c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005c5e:	bf00      	nop
 8005c60:	3710      	adds	r7, #16
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}

08005c66 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005c66:	b480      	push	{r7}
 8005c68:	b083      	sub	sp, #12
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d011      	beq.n	8005c9c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c7c:	781a      	ldrb	r2, [r3, #0]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c88:	1c5a      	adds	r2, r3, #1
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c92:	b29b      	uxth	r3, r3
 8005c94:	3b01      	subs	r3, #1
 8005c96:	b29a      	uxth	r2, r3
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8005c9c:	bf00      	nop
 8005c9e:	370c      	adds	r7, #12
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr

08005ca8 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b084      	sub	sp, #16
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cb6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cbc:	b29b      	uxth	r3, r3
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d02c      	beq.n	8005d1c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	691a      	ldr	r2, [r3, #16]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ccc:	b2d2      	uxtb	r2, r2
 8005cce:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd4:	1c5a      	adds	r2, r3, #1
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cde:	b29b      	uxth	r3, r3
 8005ce0:	3b01      	subs	r3, #1
 8005ce2:	b29a      	uxth	r2, r3
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cec:	b29b      	uxth	r3, r3
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d114      	bne.n	8005d1c <I2C_SlaveReceive_RXNE+0x74>
 8005cf2:	7bfb      	ldrb	r3, [r7, #15]
 8005cf4:	2b2a      	cmp	r3, #42	@ 0x2a
 8005cf6:	d111      	bne.n	8005d1c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	685a      	ldr	r2, [r3, #4]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d06:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2222      	movs	r2, #34	@ 0x22
 8005d0c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2228      	movs	r2, #40	@ 0x28
 8005d12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f7ff f98a 	bl	8005030 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005d1c:	bf00      	nop
 8005d1e:	3710      	adds	r7, #16
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}

08005d24 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b083      	sub	sp, #12
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d012      	beq.n	8005d5c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	691a      	ldr	r2, [r3, #16]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d40:	b2d2      	uxtb	r2, r2
 8005d42:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d48:	1c5a      	adds	r2, r3, #1
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d52:	b29b      	uxth	r3, r3
 8005d54:	3b01      	subs	r3, #1
 8005d56:	b29a      	uxth	r2, r3
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8005d5c:	bf00      	nop
 8005d5e:	370c      	adds	r7, #12
 8005d60:	46bd      	mov	sp, r7
 8005d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d66:	4770      	bx	lr

08005d68 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b084      	sub	sp, #16
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
 8005d70:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005d72:	2300      	movs	r3, #0
 8005d74:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005d82:	2b28      	cmp	r3, #40	@ 0x28
 8005d84:	d125      	bne.n	8005dd2 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	685a      	ldr	r2, [r3, #4]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d94:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	f003 0304 	and.w	r3, r3, #4
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d101      	bne.n	8005da4 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005da0:	2301      	movs	r3, #1
 8005da2:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d103      	bne.n	8005db6 <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	68db      	ldr	r3, [r3, #12]
 8005db2:	81bb      	strh	r3, [r7, #12]
 8005db4:	e002      	b.n	8005dbc <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	699b      	ldr	r3, [r3, #24]
 8005dba:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005dc4:	89ba      	ldrh	r2, [r7, #12]
 8005dc6:	7bfb      	ldrb	r3, [r7, #15]
 8005dc8:	4619      	mov	r1, r3
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f7ff f93a 	bl	8005044 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005dd0:	e00e      	b.n	8005df0 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	60bb      	str	r3, [r7, #8]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	695b      	ldr	r3, [r3, #20]
 8005ddc:	60bb      	str	r3, [r7, #8]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	699b      	ldr	r3, [r3, #24]
 8005de4:	60bb      	str	r3, [r7, #8]
 8005de6:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2200      	movs	r2, #0
 8005dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8005df0:	bf00      	nop
 8005df2:	3710      	adds	r7, #16
 8005df4:	46bd      	mov	sp, r7
 8005df6:	bd80      	pop	{r7, pc}

08005df8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b084      	sub	sp, #16
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e06:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	685a      	ldr	r2, [r3, #4]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005e16:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005e18:	2300      	movs	r3, #0
 8005e1a:	60bb      	str	r3, [r7, #8]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	695b      	ldr	r3, [r3, #20]
 8005e22:	60bb      	str	r3, [r7, #8]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f042 0201 	orr.w	r2, r2, #1
 8005e32:	601a      	str	r2, [r3, #0]
 8005e34:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e44:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e54:	d172      	bne.n	8005f3c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005e56:	7bfb      	ldrb	r3, [r7, #15]
 8005e58:	2b22      	cmp	r3, #34	@ 0x22
 8005e5a:	d002      	beq.n	8005e62 <I2C_Slave_STOPF+0x6a>
 8005e5c:	7bfb      	ldrb	r3, [r7, #15]
 8005e5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e60:	d135      	bne.n	8005ece <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	b29a      	uxth	r2, r3
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d005      	beq.n	8005e86 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e7e:	f043 0204 	orr.w	r2, r3, #4
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	685a      	ldr	r2, [r3, #4]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005e94:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f7fd fc92 	bl	80037c4 <HAL_DMA_GetState>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b01      	cmp	r3, #1
 8005ea4:	d049      	beq.n	8005f3a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eaa:	4a69      	ldr	r2, [pc, #420]	@ (8006050 <I2C_Slave_STOPF+0x258>)
 8005eac:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f7fd fada 	bl	800346c <HAL_DMA_Abort_IT>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d03d      	beq.n	8005f3a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ec2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ec4:	687a      	ldr	r2, [r7, #4]
 8005ec6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005ec8:	4610      	mov	r0, r2
 8005eca:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005ecc:	e035      	b.n	8005f3a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	b29a      	uxth	r2, r3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ee0:	b29b      	uxth	r3, r3
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d005      	beq.n	8005ef2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eea:	f043 0204 	orr.w	r2, r3, #4
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	685a      	ldr	r2, [r3, #4]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005f00:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f06:	4618      	mov	r0, r3
 8005f08:	f7fd fc5c 	bl	80037c4 <HAL_DMA_GetState>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	2b01      	cmp	r3, #1
 8005f10:	d014      	beq.n	8005f3c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f16:	4a4e      	ldr	r2, [pc, #312]	@ (8006050 <I2C_Slave_STOPF+0x258>)
 8005f18:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f7fd faa4 	bl	800346c <HAL_DMA_Abort_IT>
 8005f24:	4603      	mov	r3, r0
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d008      	beq.n	8005f3c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f30:	687a      	ldr	r2, [r7, #4]
 8005f32:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005f34:	4610      	mov	r0, r2
 8005f36:	4798      	blx	r3
 8005f38:	e000      	b.n	8005f3c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005f3a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d03e      	beq.n	8005fc4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	695b      	ldr	r3, [r3, #20]
 8005f4c:	f003 0304 	and.w	r3, r3, #4
 8005f50:	2b04      	cmp	r3, #4
 8005f52:	d112      	bne.n	8005f7a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	691a      	ldr	r2, [r3, #16]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f5e:	b2d2      	uxtb	r2, r2
 8005f60:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f66:	1c5a      	adds	r2, r3, #1
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	3b01      	subs	r3, #1
 8005f74:	b29a      	uxth	r2, r3
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	695b      	ldr	r3, [r3, #20]
 8005f80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f84:	2b40      	cmp	r3, #64	@ 0x40
 8005f86:	d112      	bne.n	8005fae <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	691a      	ldr	r2, [r3, #16]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f92:	b2d2      	uxtb	r2, r2
 8005f94:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f9a:	1c5a      	adds	r2, r3, #1
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	3b01      	subs	r3, #1
 8005fa8:	b29a      	uxth	r2, r3
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d005      	beq.n	8005fc4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fbc:	f043 0204 	orr.w	r2, r3, #4
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d003      	beq.n	8005fd4 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f000 f8b7 	bl	8006140 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005fd2:	e039      	b.n	8006048 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005fd4:	7bfb      	ldrb	r3, [r7, #15]
 8005fd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8005fd8:	d109      	bne.n	8005fee <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2228      	movs	r2, #40	@ 0x28
 8005fe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	f7ff f821 	bl	8005030 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	2b28      	cmp	r3, #40	@ 0x28
 8005ff8:	d111      	bne.n	800601e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	4a15      	ldr	r2, [pc, #84]	@ (8006054 <I2C_Slave_STOPF+0x25c>)
 8005ffe:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	2220      	movs	r2, #32
 800600a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2200      	movs	r2, #0
 8006012:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f7ff f822 	bl	8005060 <HAL_I2C_ListenCpltCallback>
}
 800601c:	e014      	b.n	8006048 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006022:	2b22      	cmp	r3, #34	@ 0x22
 8006024:	d002      	beq.n	800602c <I2C_Slave_STOPF+0x234>
 8006026:	7bfb      	ldrb	r3, [r7, #15]
 8006028:	2b22      	cmp	r3, #34	@ 0x22
 800602a:	d10d      	bne.n	8006048 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2200      	movs	r2, #0
 8006030:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2220      	movs	r2, #32
 8006036:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f7fe fff4 	bl	8005030 <HAL_I2C_SlaveRxCpltCallback>
}
 8006048:	bf00      	nop
 800604a:	3710      	adds	r7, #16
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}
 8006050:	080068d9 	.word	0x080068d9
 8006054:	ffff0000 	.word	0xffff0000

08006058 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b084      	sub	sp, #16
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006066:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800606c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	2b08      	cmp	r3, #8
 8006072:	d002      	beq.n	800607a <I2C_Slave_AF+0x22>
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	2b20      	cmp	r3, #32
 8006078:	d129      	bne.n	80060ce <I2C_Slave_AF+0x76>
 800607a:	7bfb      	ldrb	r3, [r7, #15]
 800607c:	2b28      	cmp	r3, #40	@ 0x28
 800607e:	d126      	bne.n	80060ce <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	4a2e      	ldr	r2, [pc, #184]	@ (800613c <I2C_Slave_AF+0xe4>)
 8006084:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	685a      	ldr	r2, [r3, #4]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006094:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800609e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060ae:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2200      	movs	r2, #0
 80060b4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2220      	movs	r2, #32
 80060ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2200      	movs	r2, #0
 80060c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f7fe ffca 	bl	8005060 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80060cc:	e031      	b.n	8006132 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80060ce:	7bfb      	ldrb	r3, [r7, #15]
 80060d0:	2b21      	cmp	r3, #33	@ 0x21
 80060d2:	d129      	bne.n	8006128 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	4a19      	ldr	r2, [pc, #100]	@ (800613c <I2C_Slave_AF+0xe4>)
 80060d8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2221      	movs	r2, #33	@ 0x21
 80060de:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2220      	movs	r2, #32
 80060e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	685a      	ldr	r2, [r3, #4]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80060fe:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006108:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006118:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f7fd ff78 	bl	8004010 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	f7fe ff7b 	bl	800501c <HAL_I2C_SlaveTxCpltCallback>
}
 8006126:	e004      	b.n	8006132 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006130:	615a      	str	r2, [r3, #20]
}
 8006132:	bf00      	nop
 8006134:	3710      	adds	r7, #16
 8006136:	46bd      	mov	sp, r7
 8006138:	bd80      	pop	{r7, pc}
 800613a:	bf00      	nop
 800613c:	ffff0000 	.word	0xffff0000

08006140 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b084      	sub	sp, #16
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800614e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006156:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006158:	7bbb      	ldrb	r3, [r7, #14]
 800615a:	2b10      	cmp	r3, #16
 800615c:	d002      	beq.n	8006164 <I2C_ITError+0x24>
 800615e:	7bbb      	ldrb	r3, [r7, #14]
 8006160:	2b40      	cmp	r3, #64	@ 0x40
 8006162:	d10a      	bne.n	800617a <I2C_ITError+0x3a>
 8006164:	7bfb      	ldrb	r3, [r7, #15]
 8006166:	2b22      	cmp	r3, #34	@ 0x22
 8006168:	d107      	bne.n	800617a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006178:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800617a:	7bfb      	ldrb	r3, [r7, #15]
 800617c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006180:	2b28      	cmp	r3, #40	@ 0x28
 8006182:	d107      	bne.n	8006194 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2228      	movs	r2, #40	@ 0x28
 800618e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006192:	e015      	b.n	80061c0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800619e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061a2:	d00a      	beq.n	80061ba <I2C_ITError+0x7a>
 80061a4:	7bfb      	ldrb	r3, [r7, #15]
 80061a6:	2b60      	cmp	r3, #96	@ 0x60
 80061a8:	d007      	beq.n	80061ba <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2220      	movs	r2, #32
 80061ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2200      	movs	r2, #0
 80061b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2200      	movs	r2, #0
 80061be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061ce:	d162      	bne.n	8006296 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	685a      	ldr	r2, [r3, #4]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80061de:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061e4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	d020      	beq.n	8006230 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061f2:	4a6a      	ldr	r2, [pc, #424]	@ (800639c <I2C_ITError+0x25c>)
 80061f4:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061fa:	4618      	mov	r0, r3
 80061fc:	f7fd f936 	bl	800346c <HAL_DMA_Abort_IT>
 8006200:	4603      	mov	r3, r0
 8006202:	2b00      	cmp	r3, #0
 8006204:	f000 8089 	beq.w	800631a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f022 0201 	bic.w	r2, r2, #1
 8006216:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2220      	movs	r2, #32
 800621c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006224:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006226:	687a      	ldr	r2, [r7, #4]
 8006228:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800622a:	4610      	mov	r0, r2
 800622c:	4798      	blx	r3
 800622e:	e074      	b.n	800631a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006234:	4a59      	ldr	r2, [pc, #356]	@ (800639c <I2C_ITError+0x25c>)
 8006236:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800623c:	4618      	mov	r0, r3
 800623e:	f7fd f915 	bl	800346c <HAL_DMA_Abort_IT>
 8006242:	4603      	mov	r3, r0
 8006244:	2b00      	cmp	r3, #0
 8006246:	d068      	beq.n	800631a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	695b      	ldr	r3, [r3, #20]
 800624e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006252:	2b40      	cmp	r3, #64	@ 0x40
 8006254:	d10b      	bne.n	800626e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	691a      	ldr	r2, [r3, #16]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006260:	b2d2      	uxtb	r2, r2
 8006262:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006268:	1c5a      	adds	r2, r3, #1
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f022 0201 	bic.w	r2, r2, #1
 800627c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2220      	movs	r2, #32
 8006282:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800628a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800628c:	687a      	ldr	r2, [r7, #4]
 800628e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006290:	4610      	mov	r0, r2
 8006292:	4798      	blx	r3
 8006294:	e041      	b.n	800631a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800629c:	b2db      	uxtb	r3, r3
 800629e:	2b60      	cmp	r3, #96	@ 0x60
 80062a0:	d125      	bne.n	80062ee <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2220      	movs	r2, #32
 80062a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2200      	movs	r2, #0
 80062ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	695b      	ldr	r3, [r3, #20]
 80062b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062ba:	2b40      	cmp	r3, #64	@ 0x40
 80062bc:	d10b      	bne.n	80062d6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	691a      	ldr	r2, [r3, #16]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062c8:	b2d2      	uxtb	r2, r2
 80062ca:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062d0:	1c5a      	adds	r2, r3, #1
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	681a      	ldr	r2, [r3, #0]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f022 0201 	bic.w	r2, r2, #1
 80062e4:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f7fe fece 	bl	8005088 <HAL_I2C_AbortCpltCallback>
 80062ec:	e015      	b.n	800631a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	695b      	ldr	r3, [r3, #20]
 80062f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062f8:	2b40      	cmp	r3, #64	@ 0x40
 80062fa:	d10b      	bne.n	8006314 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	691a      	ldr	r2, [r3, #16]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006306:	b2d2      	uxtb	r2, r2
 8006308:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800630e:	1c5a      	adds	r2, r3, #1
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f7fc fb27 	bl	8002968 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800631e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	f003 0301 	and.w	r3, r3, #1
 8006326:	2b00      	cmp	r3, #0
 8006328:	d10e      	bne.n	8006348 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006330:	2b00      	cmp	r3, #0
 8006332:	d109      	bne.n	8006348 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800633a:	2b00      	cmp	r3, #0
 800633c:	d104      	bne.n	8006348 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006344:	2b00      	cmp	r3, #0
 8006346:	d007      	beq.n	8006358 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	685a      	ldr	r2, [r3, #4]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006356:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800635e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006364:	f003 0304 	and.w	r3, r3, #4
 8006368:	2b04      	cmp	r3, #4
 800636a:	d113      	bne.n	8006394 <I2C_ITError+0x254>
 800636c:	7bfb      	ldrb	r3, [r7, #15]
 800636e:	2b28      	cmp	r3, #40	@ 0x28
 8006370:	d110      	bne.n	8006394 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	4a0a      	ldr	r2, [pc, #40]	@ (80063a0 <I2C_ITError+0x260>)
 8006376:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2200      	movs	r2, #0
 800637c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2220      	movs	r2, #32
 8006382:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2200      	movs	r2, #0
 800638a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f7fe fe66 	bl	8005060 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006394:	bf00      	nop
 8006396:	3710      	adds	r7, #16
 8006398:	46bd      	mov	sp, r7
 800639a:	bd80      	pop	{r7, pc}
 800639c:	080068d9 	.word	0x080068d9
 80063a0:	ffff0000 	.word	0xffff0000

080063a4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b088      	sub	sp, #32
 80063a8:	af02      	add	r7, sp, #8
 80063aa:	60f8      	str	r0, [r7, #12]
 80063ac:	4608      	mov	r0, r1
 80063ae:	4611      	mov	r1, r2
 80063b0:	461a      	mov	r2, r3
 80063b2:	4603      	mov	r3, r0
 80063b4:	817b      	strh	r3, [r7, #10]
 80063b6:	460b      	mov	r3, r1
 80063b8:	813b      	strh	r3, [r7, #8]
 80063ba:	4613      	mov	r3, r2
 80063bc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	681a      	ldr	r2, [r3, #0]
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80063cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80063ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d0:	9300      	str	r3, [sp, #0]
 80063d2:	6a3b      	ldr	r3, [r7, #32]
 80063d4:	2200      	movs	r2, #0
 80063d6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80063da:	68f8      	ldr	r0, [r7, #12]
 80063dc:	f000 fb24 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 80063e0:	4603      	mov	r3, r0
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d00d      	beq.n	8006402 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063f4:	d103      	bne.n	80063fe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80063fc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80063fe:	2303      	movs	r3, #3
 8006400:	e05f      	b.n	80064c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006402:	897b      	ldrh	r3, [r7, #10]
 8006404:	b2db      	uxtb	r3, r3
 8006406:	461a      	mov	r2, r3
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006410:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006414:	6a3a      	ldr	r2, [r7, #32]
 8006416:	492d      	ldr	r1, [pc, #180]	@ (80064cc <I2C_RequestMemoryWrite+0x128>)
 8006418:	68f8      	ldr	r0, [r7, #12]
 800641a:	f000 fb7f 	bl	8006b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800641e:	4603      	mov	r3, r0
 8006420:	2b00      	cmp	r3, #0
 8006422:	d001      	beq.n	8006428 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006424:	2301      	movs	r3, #1
 8006426:	e04c      	b.n	80064c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006428:	2300      	movs	r3, #0
 800642a:	617b      	str	r3, [r7, #20]
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	695b      	ldr	r3, [r3, #20]
 8006432:	617b      	str	r3, [r7, #20]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	699b      	ldr	r3, [r3, #24]
 800643a:	617b      	str	r3, [r7, #20]
 800643c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800643e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006440:	6a39      	ldr	r1, [r7, #32]
 8006442:	68f8      	ldr	r0, [r7, #12]
 8006444:	f000 fc0a 	bl	8006c5c <I2C_WaitOnTXEFlagUntilTimeout>
 8006448:	4603      	mov	r3, r0
 800644a:	2b00      	cmp	r3, #0
 800644c:	d00d      	beq.n	800646a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006452:	2b04      	cmp	r3, #4
 8006454:	d107      	bne.n	8006466 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006464:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	e02b      	b.n	80064c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800646a:	88fb      	ldrh	r3, [r7, #6]
 800646c:	2b01      	cmp	r3, #1
 800646e:	d105      	bne.n	800647c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006470:	893b      	ldrh	r3, [r7, #8]
 8006472:	b2da      	uxtb	r2, r3
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	611a      	str	r2, [r3, #16]
 800647a:	e021      	b.n	80064c0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800647c:	893b      	ldrh	r3, [r7, #8]
 800647e:	0a1b      	lsrs	r3, r3, #8
 8006480:	b29b      	uxth	r3, r3
 8006482:	b2da      	uxtb	r2, r3
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800648a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800648c:	6a39      	ldr	r1, [r7, #32]
 800648e:	68f8      	ldr	r0, [r7, #12]
 8006490:	f000 fbe4 	bl	8006c5c <I2C_WaitOnTXEFlagUntilTimeout>
 8006494:	4603      	mov	r3, r0
 8006496:	2b00      	cmp	r3, #0
 8006498:	d00d      	beq.n	80064b6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800649e:	2b04      	cmp	r3, #4
 80064a0:	d107      	bne.n	80064b2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80064b2:	2301      	movs	r3, #1
 80064b4:	e005      	b.n	80064c2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80064b6:	893b      	ldrh	r3, [r7, #8]
 80064b8:	b2da      	uxtb	r2, r3
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80064c0:	2300      	movs	r3, #0
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	3718      	adds	r7, #24
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bd80      	pop	{r7, pc}
 80064ca:	bf00      	nop
 80064cc:	00010002 	.word	0x00010002

080064d0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b088      	sub	sp, #32
 80064d4:	af02      	add	r7, sp, #8
 80064d6:	60f8      	str	r0, [r7, #12]
 80064d8:	4608      	mov	r0, r1
 80064da:	4611      	mov	r1, r2
 80064dc:	461a      	mov	r2, r3
 80064de:	4603      	mov	r3, r0
 80064e0:	817b      	strh	r3, [r7, #10]
 80064e2:	460b      	mov	r3, r1
 80064e4:	813b      	strh	r3, [r7, #8]
 80064e6:	4613      	mov	r3, r2
 80064e8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80064f8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	681a      	ldr	r2, [r3, #0]
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006508:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800650a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800650c:	9300      	str	r3, [sp, #0]
 800650e:	6a3b      	ldr	r3, [r7, #32]
 8006510:	2200      	movs	r2, #0
 8006512:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006516:	68f8      	ldr	r0, [r7, #12]
 8006518:	f000 fa86 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 800651c:	4603      	mov	r3, r0
 800651e:	2b00      	cmp	r3, #0
 8006520:	d00d      	beq.n	800653e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800652c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006530:	d103      	bne.n	800653a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006538:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800653a:	2303      	movs	r3, #3
 800653c:	e0aa      	b.n	8006694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800653e:	897b      	ldrh	r3, [r7, #10]
 8006540:	b2db      	uxtb	r3, r3
 8006542:	461a      	mov	r2, r3
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800654c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800654e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006550:	6a3a      	ldr	r2, [r7, #32]
 8006552:	4952      	ldr	r1, [pc, #328]	@ (800669c <I2C_RequestMemoryRead+0x1cc>)
 8006554:	68f8      	ldr	r0, [r7, #12]
 8006556:	f000 fae1 	bl	8006b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800655a:	4603      	mov	r3, r0
 800655c:	2b00      	cmp	r3, #0
 800655e:	d001      	beq.n	8006564 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006560:	2301      	movs	r3, #1
 8006562:	e097      	b.n	8006694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006564:	2300      	movs	r3, #0
 8006566:	617b      	str	r3, [r7, #20]
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	695b      	ldr	r3, [r3, #20]
 800656e:	617b      	str	r3, [r7, #20]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	699b      	ldr	r3, [r3, #24]
 8006576:	617b      	str	r3, [r7, #20]
 8006578:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800657a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800657c:	6a39      	ldr	r1, [r7, #32]
 800657e:	68f8      	ldr	r0, [r7, #12]
 8006580:	f000 fb6c 	bl	8006c5c <I2C_WaitOnTXEFlagUntilTimeout>
 8006584:	4603      	mov	r3, r0
 8006586:	2b00      	cmp	r3, #0
 8006588:	d00d      	beq.n	80065a6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800658e:	2b04      	cmp	r3, #4
 8006590:	d107      	bne.n	80065a2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065a0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	e076      	b.n	8006694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80065a6:	88fb      	ldrh	r3, [r7, #6]
 80065a8:	2b01      	cmp	r3, #1
 80065aa:	d105      	bne.n	80065b8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80065ac:	893b      	ldrh	r3, [r7, #8]
 80065ae:	b2da      	uxtb	r2, r3
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	611a      	str	r2, [r3, #16]
 80065b6:	e021      	b.n	80065fc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80065b8:	893b      	ldrh	r3, [r7, #8]
 80065ba:	0a1b      	lsrs	r3, r3, #8
 80065bc:	b29b      	uxth	r3, r3
 80065be:	b2da      	uxtb	r2, r3
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065c8:	6a39      	ldr	r1, [r7, #32]
 80065ca:	68f8      	ldr	r0, [r7, #12]
 80065cc:	f000 fb46 	bl	8006c5c <I2C_WaitOnTXEFlagUntilTimeout>
 80065d0:	4603      	mov	r3, r0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d00d      	beq.n	80065f2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065da:	2b04      	cmp	r3, #4
 80065dc:	d107      	bne.n	80065ee <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065ec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	e050      	b.n	8006694 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80065f2:	893b      	ldrh	r3, [r7, #8]
 80065f4:	b2da      	uxtb	r2, r3
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065fe:	6a39      	ldr	r1, [r7, #32]
 8006600:	68f8      	ldr	r0, [r7, #12]
 8006602:	f000 fb2b 	bl	8006c5c <I2C_WaitOnTXEFlagUntilTimeout>
 8006606:	4603      	mov	r3, r0
 8006608:	2b00      	cmp	r3, #0
 800660a:	d00d      	beq.n	8006628 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006610:	2b04      	cmp	r3, #4
 8006612:	d107      	bne.n	8006624 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	681a      	ldr	r2, [r3, #0]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006622:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006624:	2301      	movs	r3, #1
 8006626:	e035      	b.n	8006694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	681a      	ldr	r2, [r3, #0]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006636:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800663a:	9300      	str	r3, [sp, #0]
 800663c:	6a3b      	ldr	r3, [r7, #32]
 800663e:	2200      	movs	r2, #0
 8006640:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006644:	68f8      	ldr	r0, [r7, #12]
 8006646:	f000 f9ef 	bl	8006a28 <I2C_WaitOnFlagUntilTimeout>
 800664a:	4603      	mov	r3, r0
 800664c:	2b00      	cmp	r3, #0
 800664e:	d00d      	beq.n	800666c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800665a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800665e:	d103      	bne.n	8006668 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006666:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006668:	2303      	movs	r3, #3
 800666a:	e013      	b.n	8006694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800666c:	897b      	ldrh	r3, [r7, #10]
 800666e:	b2db      	uxtb	r3, r3
 8006670:	f043 0301 	orr.w	r3, r3, #1
 8006674:	b2da      	uxtb	r2, r3
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800667c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800667e:	6a3a      	ldr	r2, [r7, #32]
 8006680:	4906      	ldr	r1, [pc, #24]	@ (800669c <I2C_RequestMemoryRead+0x1cc>)
 8006682:	68f8      	ldr	r0, [r7, #12]
 8006684:	f000 fa4a 	bl	8006b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006688:	4603      	mov	r3, r0
 800668a:	2b00      	cmp	r3, #0
 800668c:	d001      	beq.n	8006692 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800668e:	2301      	movs	r3, #1
 8006690:	e000      	b.n	8006694 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006692:	2300      	movs	r3, #0
}
 8006694:	4618      	mov	r0, r3
 8006696:	3718      	adds	r7, #24
 8006698:	46bd      	mov	sp, r7
 800669a:	bd80      	pop	{r7, pc}
 800669c:	00010002 	.word	0x00010002

080066a0 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b086      	sub	sp, #24
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066ac:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066b4:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80066b6:	697b      	ldr	r3, [r7, #20]
 80066b8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80066bc:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066c2:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80066c4:	697b      	ldr	r3, [r7, #20]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	685a      	ldr	r2, [r3, #4]
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80066d2:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d003      	beq.n	80066e4 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80066dc:	697b      	ldr	r3, [r7, #20]
 80066de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066e0:	2200      	movs	r2, #0
 80066e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d003      	beq.n	80066f4 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f0:	2200      	movs	r2, #0
 80066f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80066f4:	7cfb      	ldrb	r3, [r7, #19]
 80066f6:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80066fa:	2b21      	cmp	r3, #33	@ 0x21
 80066fc:	d007      	beq.n	800670e <I2C_DMAXferCplt+0x6e>
 80066fe:	7cfb      	ldrb	r3, [r7, #19]
 8006700:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8006704:	2b22      	cmp	r3, #34	@ 0x22
 8006706:	d131      	bne.n	800676c <I2C_DMAXferCplt+0xcc>
 8006708:	7cbb      	ldrb	r3, [r7, #18]
 800670a:	2b20      	cmp	r3, #32
 800670c:	d12e      	bne.n	800676c <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	685a      	ldr	r2, [r3, #4]
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800671c:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	2200      	movs	r2, #0
 8006722:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006724:	7cfb      	ldrb	r3, [r7, #19]
 8006726:	2b29      	cmp	r3, #41	@ 0x29
 8006728:	d10a      	bne.n	8006740 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	2221      	movs	r2, #33	@ 0x21
 800672e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	2228      	movs	r2, #40	@ 0x28
 8006734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006738:	6978      	ldr	r0, [r7, #20]
 800673a:	f7fe fc6f 	bl	800501c <HAL_I2C_SlaveTxCpltCallback>
 800673e:	e00c      	b.n	800675a <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006740:	7cfb      	ldrb	r3, [r7, #19]
 8006742:	2b2a      	cmp	r3, #42	@ 0x2a
 8006744:	d109      	bne.n	800675a <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	2222      	movs	r2, #34	@ 0x22
 800674a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	2228      	movs	r2, #40	@ 0x28
 8006750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006754:	6978      	ldr	r0, [r7, #20]
 8006756:	f7fe fc6b 	bl	8005030 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	685a      	ldr	r2, [r3, #4]
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8006768:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800676a:	e074      	b.n	8006856 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006772:	b2db      	uxtb	r3, r3
 8006774:	2b00      	cmp	r3, #0
 8006776:	d06e      	beq.n	8006856 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8006778:	697b      	ldr	r3, [r7, #20]
 800677a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800677c:	b29b      	uxth	r3, r3
 800677e:	2b01      	cmp	r3, #1
 8006780:	d107      	bne.n	8006792 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	681a      	ldr	r2, [r3, #0]
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006790:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	685a      	ldr	r2, [r3, #4]
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80067a0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80067a8:	d009      	beq.n	80067be <I2C_DMAXferCplt+0x11e>
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2b08      	cmp	r3, #8
 80067ae:	d006      	beq.n	80067be <I2C_DMAXferCplt+0x11e>
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80067b6:	d002      	beq.n	80067be <I2C_DMAXferCplt+0x11e>
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2b20      	cmp	r3, #32
 80067bc:	d107      	bne.n	80067ce <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067cc:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	685a      	ldr	r2, [r3, #4]
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80067dc:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	685a      	ldr	r2, [r3, #4]
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80067ec:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	2200      	movs	r2, #0
 80067f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d003      	beq.n	8006804 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80067fc:	6978      	ldr	r0, [r7, #20]
 80067fe:	f7fc f8b3 	bl	8002968 <HAL_I2C_ErrorCallback>
}
 8006802:	e028      	b.n	8006856 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	2220      	movs	r2, #32
 8006808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006812:	b2db      	uxtb	r3, r3
 8006814:	2b40      	cmp	r3, #64	@ 0x40
 8006816:	d10a      	bne.n	800682e <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	2200      	movs	r2, #0
 800681c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	2200      	movs	r2, #0
 8006824:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8006826:	6978      	ldr	r0, [r7, #20]
 8006828:	f7fc f876 	bl	8002918 <HAL_I2C_MemRxCpltCallback>
}
 800682c:	e013      	b.n	8006856 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	2200      	movs	r2, #0
 8006832:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2b08      	cmp	r3, #8
 800683a:	d002      	beq.n	8006842 <I2C_DMAXferCplt+0x1a2>
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2b20      	cmp	r3, #32
 8006840:	d103      	bne.n	800684a <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	2200      	movs	r2, #0
 8006846:	631a      	str	r2, [r3, #48]	@ 0x30
 8006848:	e002      	b.n	8006850 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	2212      	movs	r2, #18
 800684e:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8006850:	6978      	ldr	r0, [r7, #20]
 8006852:	f7fe fbd9 	bl	8005008 <HAL_I2C_MasterRxCpltCallback>
}
 8006856:	bf00      	nop
 8006858:	3718      	adds	r7, #24
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}

0800685e <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800685e:	b580      	push	{r7, lr}
 8006860:	b084      	sub	sp, #16
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800686a:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006870:	2b00      	cmp	r3, #0
 8006872:	d003      	beq.n	800687c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006878:	2200      	movs	r2, #0
 800687a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006880:	2b00      	cmp	r3, #0
 8006882:	d003      	beq.n	800688c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006888:	2200      	movs	r2, #0
 800688a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f7fc ffa7 	bl	80037e0 <HAL_DMA_GetError>
 8006892:	4603      	mov	r3, r0
 8006894:	2b02      	cmp	r3, #2
 8006896:	d01b      	beq.n	80068d0 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80068a6:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2200      	movs	r2, #0
 80068ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2220      	movs	r2, #32
 80068b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2200      	movs	r2, #0
 80068ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068c2:	f043 0210 	orr.w	r2, r3, #16
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80068ca:	68f8      	ldr	r0, [r7, #12]
 80068cc:	f7fc f84c 	bl	8002968 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80068d0:	bf00      	nop
 80068d2:	3710      	adds	r7, #16
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}

080068d8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b086      	sub	sp, #24
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80068e0:	2300      	movs	r3, #0
 80068e2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068e8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068f0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80068f2:	4b4b      	ldr	r3, [pc, #300]	@ (8006a20 <I2C_DMAAbort+0x148>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	08db      	lsrs	r3, r3, #3
 80068f8:	4a4a      	ldr	r2, [pc, #296]	@ (8006a24 <I2C_DMAAbort+0x14c>)
 80068fa:	fba2 2303 	umull	r2, r3, r2, r3
 80068fe:	0a1a      	lsrs	r2, r3, #8
 8006900:	4613      	mov	r3, r2
 8006902:	009b      	lsls	r3, r3, #2
 8006904:	4413      	add	r3, r2
 8006906:	00da      	lsls	r2, r3, #3
 8006908:	1ad3      	subs	r3, r2, r3
 800690a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d106      	bne.n	8006920 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006912:	697b      	ldr	r3, [r7, #20]
 8006914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006916:	f043 0220 	orr.w	r2, r3, #32
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800691e:	e00a      	b.n	8006936 <I2C_DMAAbort+0x5e>
    }
    count--;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	3b01      	subs	r3, #1
 8006924:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006930:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006934:	d0ea      	beq.n	800690c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800693a:	2b00      	cmp	r3, #0
 800693c:	d003      	beq.n	8006946 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800693e:	697b      	ldr	r3, [r7, #20]
 8006940:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006942:	2200      	movs	r2, #0
 8006944:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800694a:	2b00      	cmp	r3, #0
 800694c:	d003      	beq.n	8006956 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006952:	2200      	movs	r2, #0
 8006954:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	681a      	ldr	r2, [r3, #0]
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006964:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	2200      	movs	r2, #0
 800696a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006970:	2b00      	cmp	r3, #0
 8006972:	d003      	beq.n	800697c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006978:	2200      	movs	r2, #0
 800697a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800697c:	697b      	ldr	r3, [r7, #20]
 800697e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006980:	2b00      	cmp	r3, #0
 8006982:	d003      	beq.n	800698c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006988:	2200      	movs	r2, #0
 800698a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	681a      	ldr	r2, [r3, #0]
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f022 0201 	bic.w	r2, r2, #1
 800699a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069a2:	b2db      	uxtb	r3, r3
 80069a4:	2b60      	cmp	r3, #96	@ 0x60
 80069a6:	d10e      	bne.n	80069c6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	2220      	movs	r2, #32
 80069ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	2200      	movs	r2, #0
 80069b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	2200      	movs	r2, #0
 80069bc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80069be:	6978      	ldr	r0, [r7, #20]
 80069c0:	f7fe fb62 	bl	8005088 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80069c4:	e027      	b.n	8006a16 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80069c6:	7cfb      	ldrb	r3, [r7, #19]
 80069c8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80069cc:	2b28      	cmp	r3, #40	@ 0x28
 80069ce:	d117      	bne.n	8006a00 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	681a      	ldr	r2, [r3, #0]
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f042 0201 	orr.w	r2, r2, #1
 80069de:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	681a      	ldr	r2, [r3, #0]
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80069ee:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	2200      	movs	r2, #0
 80069f4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	2228      	movs	r2, #40	@ 0x28
 80069fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80069fe:	e007      	b.n	8006a10 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	2220      	movs	r2, #32
 8006a04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006a10:	6978      	ldr	r0, [r7, #20]
 8006a12:	f7fb ffa9 	bl	8002968 <HAL_I2C_ErrorCallback>
}
 8006a16:	bf00      	nop
 8006a18:	3718      	adds	r7, #24
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}
 8006a1e:	bf00      	nop
 8006a20:	2000009c 	.word	0x2000009c
 8006a24:	14f8b589 	.word	0x14f8b589

08006a28 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b084      	sub	sp, #16
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	60f8      	str	r0, [r7, #12]
 8006a30:	60b9      	str	r1, [r7, #8]
 8006a32:	603b      	str	r3, [r7, #0]
 8006a34:	4613      	mov	r3, r2
 8006a36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006a38:	e048      	b.n	8006acc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a40:	d044      	beq.n	8006acc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a42:	f7fc fafb 	bl	800303c <HAL_GetTick>
 8006a46:	4602      	mov	r2, r0
 8006a48:	69bb      	ldr	r3, [r7, #24]
 8006a4a:	1ad3      	subs	r3, r2, r3
 8006a4c:	683a      	ldr	r2, [r7, #0]
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d302      	bcc.n	8006a58 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d139      	bne.n	8006acc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	0c1b      	lsrs	r3, r3, #16
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d10d      	bne.n	8006a7e <I2C_WaitOnFlagUntilTimeout+0x56>
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	695b      	ldr	r3, [r3, #20]
 8006a68:	43da      	mvns	r2, r3
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	4013      	ands	r3, r2
 8006a6e:	b29b      	uxth	r3, r3
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	bf0c      	ite	eq
 8006a74:	2301      	moveq	r3, #1
 8006a76:	2300      	movne	r3, #0
 8006a78:	b2db      	uxtb	r3, r3
 8006a7a:	461a      	mov	r2, r3
 8006a7c:	e00c      	b.n	8006a98 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	699b      	ldr	r3, [r3, #24]
 8006a84:	43da      	mvns	r2, r3
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	4013      	ands	r3, r2
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	bf0c      	ite	eq
 8006a90:	2301      	moveq	r3, #1
 8006a92:	2300      	movne	r3, #0
 8006a94:	b2db      	uxtb	r3, r3
 8006a96:	461a      	mov	r2, r3
 8006a98:	79fb      	ldrb	r3, [r7, #7]
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d116      	bne.n	8006acc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	2220      	movs	r2, #32
 8006aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab8:	f043 0220 	orr.w	r2, r3, #32
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	e023      	b.n	8006b14 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	0c1b      	lsrs	r3, r3, #16
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	2b01      	cmp	r3, #1
 8006ad4:	d10d      	bne.n	8006af2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	695b      	ldr	r3, [r3, #20]
 8006adc:	43da      	mvns	r2, r3
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	4013      	ands	r3, r2
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	bf0c      	ite	eq
 8006ae8:	2301      	moveq	r3, #1
 8006aea:	2300      	movne	r3, #0
 8006aec:	b2db      	uxtb	r3, r3
 8006aee:	461a      	mov	r2, r3
 8006af0:	e00c      	b.n	8006b0c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	699b      	ldr	r3, [r3, #24]
 8006af8:	43da      	mvns	r2, r3
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	4013      	ands	r3, r2
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	bf0c      	ite	eq
 8006b04:	2301      	moveq	r3, #1
 8006b06:	2300      	movne	r3, #0
 8006b08:	b2db      	uxtb	r3, r3
 8006b0a:	461a      	mov	r2, r3
 8006b0c:	79fb      	ldrb	r3, [r7, #7]
 8006b0e:	429a      	cmp	r2, r3
 8006b10:	d093      	beq.n	8006a3a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b12:	2300      	movs	r3, #0
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	3710      	adds	r7, #16
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}

08006b1c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b084      	sub	sp, #16
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	60f8      	str	r0, [r7, #12]
 8006b24:	60b9      	str	r1, [r7, #8]
 8006b26:	607a      	str	r2, [r7, #4]
 8006b28:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006b2a:	e071      	b.n	8006c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	695b      	ldr	r3, [r3, #20]
 8006b32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b3a:	d123      	bne.n	8006b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	681a      	ldr	r2, [r3, #0]
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b4a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006b54:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2220      	movs	r2, #32
 8006b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	2200      	movs	r2, #0
 8006b68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b70:	f043 0204 	orr.w	r2, r3, #4
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006b80:	2301      	movs	r3, #1
 8006b82:	e067      	b.n	8006c54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b8a:	d041      	beq.n	8006c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b8c:	f7fc fa56 	bl	800303c <HAL_GetTick>
 8006b90:	4602      	mov	r2, r0
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	1ad3      	subs	r3, r2, r3
 8006b96:	687a      	ldr	r2, [r7, #4]
 8006b98:	429a      	cmp	r2, r3
 8006b9a:	d302      	bcc.n	8006ba2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d136      	bne.n	8006c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	0c1b      	lsrs	r3, r3, #16
 8006ba6:	b2db      	uxtb	r3, r3
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	d10c      	bne.n	8006bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	695b      	ldr	r3, [r3, #20]
 8006bb2:	43da      	mvns	r2, r3
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	4013      	ands	r3, r2
 8006bb8:	b29b      	uxth	r3, r3
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	bf14      	ite	ne
 8006bbe:	2301      	movne	r3, #1
 8006bc0:	2300      	moveq	r3, #0
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	e00b      	b.n	8006bde <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	699b      	ldr	r3, [r3, #24]
 8006bcc:	43da      	mvns	r2, r3
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	4013      	ands	r3, r2
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	bf14      	ite	ne
 8006bd8:	2301      	movne	r3, #1
 8006bda:	2300      	moveq	r3, #0
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d016      	beq.n	8006c10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2200      	movs	r2, #0
 8006be6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2220      	movs	r2, #32
 8006bec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bfc:	f043 0220 	orr.w	r2, r3, #32
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2200      	movs	r2, #0
 8006c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e021      	b.n	8006c54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	0c1b      	lsrs	r3, r3, #16
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	2b01      	cmp	r3, #1
 8006c18:	d10c      	bne.n	8006c34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	695b      	ldr	r3, [r3, #20]
 8006c20:	43da      	mvns	r2, r3
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	4013      	ands	r3, r2
 8006c26:	b29b      	uxth	r3, r3
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	bf14      	ite	ne
 8006c2c:	2301      	movne	r3, #1
 8006c2e:	2300      	moveq	r3, #0
 8006c30:	b2db      	uxtb	r3, r3
 8006c32:	e00b      	b.n	8006c4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	699b      	ldr	r3, [r3, #24]
 8006c3a:	43da      	mvns	r2, r3
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	4013      	ands	r3, r2
 8006c40:	b29b      	uxth	r3, r3
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	bf14      	ite	ne
 8006c46:	2301      	movne	r3, #1
 8006c48:	2300      	moveq	r3, #0
 8006c4a:	b2db      	uxtb	r3, r3
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	f47f af6d 	bne.w	8006b2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006c52:	2300      	movs	r3, #0
}
 8006c54:	4618      	mov	r0, r3
 8006c56:	3710      	adds	r7, #16
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bd80      	pop	{r7, pc}

08006c5c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b084      	sub	sp, #16
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	60b9      	str	r1, [r7, #8]
 8006c66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006c68:	e034      	b.n	8006cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006c6a:	68f8      	ldr	r0, [r7, #12]
 8006c6c:	f000 f915 	bl	8006e9a <I2C_IsAcknowledgeFailed>
 8006c70:	4603      	mov	r3, r0
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d001      	beq.n	8006c7a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006c76:	2301      	movs	r3, #1
 8006c78:	e034      	b.n	8006ce4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c80:	d028      	beq.n	8006cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c82:	f7fc f9db 	bl	800303c <HAL_GetTick>
 8006c86:	4602      	mov	r2, r0
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	1ad3      	subs	r3, r2, r3
 8006c8c:	68ba      	ldr	r2, [r7, #8]
 8006c8e:	429a      	cmp	r2, r3
 8006c90:	d302      	bcc.n	8006c98 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d11d      	bne.n	8006cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	695b      	ldr	r3, [r3, #20]
 8006c9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ca2:	2b80      	cmp	r3, #128	@ 0x80
 8006ca4:	d016      	beq.n	8006cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	2200      	movs	r2, #0
 8006caa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	2220      	movs	r2, #32
 8006cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cc0:	f043 0220 	orr.w	r2, r3, #32
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	e007      	b.n	8006ce4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	695b      	ldr	r3, [r3, #20]
 8006cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cde:	2b80      	cmp	r3, #128	@ 0x80
 8006ce0:	d1c3      	bne.n	8006c6a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006ce2:	2300      	movs	r3, #0
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	3710      	adds	r7, #16
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd80      	pop	{r7, pc}

08006cec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b084      	sub	sp, #16
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	60f8      	str	r0, [r7, #12]
 8006cf4:	60b9      	str	r1, [r7, #8]
 8006cf6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006cf8:	e034      	b.n	8006d64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006cfa:	68f8      	ldr	r0, [r7, #12]
 8006cfc:	f000 f8cd 	bl	8006e9a <I2C_IsAcknowledgeFailed>
 8006d00:	4603      	mov	r3, r0
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d001      	beq.n	8006d0a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	e034      	b.n	8006d74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006d10:	d028      	beq.n	8006d64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d12:	f7fc f993 	bl	800303c <HAL_GetTick>
 8006d16:	4602      	mov	r2, r0
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	1ad3      	subs	r3, r2, r3
 8006d1c:	68ba      	ldr	r2, [r7, #8]
 8006d1e:	429a      	cmp	r2, r3
 8006d20:	d302      	bcc.n	8006d28 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006d22:	68bb      	ldr	r3, [r7, #8]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d11d      	bne.n	8006d64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	695b      	ldr	r3, [r3, #20]
 8006d2e:	f003 0304 	and.w	r3, r3, #4
 8006d32:	2b04      	cmp	r3, #4
 8006d34:	d016      	beq.n	8006d64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2220      	movs	r2, #32
 8006d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d50:	f043 0220 	orr.w	r2, r3, #32
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006d60:	2301      	movs	r3, #1
 8006d62:	e007      	b.n	8006d74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	695b      	ldr	r3, [r3, #20]
 8006d6a:	f003 0304 	and.w	r3, r3, #4
 8006d6e:	2b04      	cmp	r3, #4
 8006d70:	d1c3      	bne.n	8006cfa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006d72:	2300      	movs	r3, #0
}
 8006d74:	4618      	mov	r0, r3
 8006d76:	3710      	adds	r7, #16
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}

08006d7c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b085      	sub	sp, #20
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006d84:	2300      	movs	r3, #0
 8006d86:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006d88:	4b13      	ldr	r3, [pc, #76]	@ (8006dd8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	08db      	lsrs	r3, r3, #3
 8006d8e:	4a13      	ldr	r2, [pc, #76]	@ (8006ddc <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006d90:	fba2 2303 	umull	r2, r3, r2, r3
 8006d94:	0a1a      	lsrs	r2, r3, #8
 8006d96:	4613      	mov	r3, r2
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	4413      	add	r3, r2
 8006d9c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	3b01      	subs	r3, #1
 8006da2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d107      	bne.n	8006dba <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dae:	f043 0220 	orr.w	r2, r3, #32
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8006db6:	2301      	movs	r3, #1
 8006db8:	e008      	b.n	8006dcc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006dc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006dc8:	d0e9      	beq.n	8006d9e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006dca:	2300      	movs	r3, #0
}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	3714      	adds	r7, #20
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr
 8006dd8:	2000009c 	.word	0x2000009c
 8006ddc:	14f8b589 	.word	0x14f8b589

08006de0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b084      	sub	sp, #16
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	60f8      	str	r0, [r7, #12]
 8006de8:	60b9      	str	r1, [r7, #8]
 8006dea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006dec:	e049      	b.n	8006e82 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	695b      	ldr	r3, [r3, #20]
 8006df4:	f003 0310 	and.w	r3, r3, #16
 8006df8:	2b10      	cmp	r3, #16
 8006dfa:	d119      	bne.n	8006e30 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f06f 0210 	mvn.w	r2, #16
 8006e04:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2220      	movs	r2, #32
 8006e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	2200      	movs	r2, #0
 8006e18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2200      	movs	r2, #0
 8006e28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	e030      	b.n	8006e92 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e30:	f7fc f904 	bl	800303c <HAL_GetTick>
 8006e34:	4602      	mov	r2, r0
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	1ad3      	subs	r3, r2, r3
 8006e3a:	68ba      	ldr	r2, [r7, #8]
 8006e3c:	429a      	cmp	r2, r3
 8006e3e:	d302      	bcc.n	8006e46 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d11d      	bne.n	8006e82 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	695b      	ldr	r3, [r3, #20]
 8006e4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e50:	2b40      	cmp	r3, #64	@ 0x40
 8006e52:	d016      	beq.n	8006e82 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2200      	movs	r2, #0
 8006e58:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2220      	movs	r2, #32
 8006e5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2200      	movs	r2, #0
 8006e66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e6e:	f043 0220 	orr.w	r2, r3, #32
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e007      	b.n	8006e92 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	695b      	ldr	r3, [r3, #20]
 8006e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e8c:	2b40      	cmp	r3, #64	@ 0x40
 8006e8e:	d1ae      	bne.n	8006dee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006e90:	2300      	movs	r3, #0
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	3710      	adds	r7, #16
 8006e96:	46bd      	mov	sp, r7
 8006e98:	bd80      	pop	{r7, pc}

08006e9a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006e9a:	b480      	push	{r7}
 8006e9c:	b083      	sub	sp, #12
 8006e9e:	af00      	add	r7, sp, #0
 8006ea0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	695b      	ldr	r3, [r3, #20]
 8006ea8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006eac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006eb0:	d11b      	bne.n	8006eea <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006eba:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2220      	movs	r2, #32
 8006ec6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ed6:	f043 0204 	orr.w	r2, r3, #4
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e000      	b.n	8006eec <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006eea:	2300      	movs	r3, #0
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	370c      	adds	r7, #12
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef6:	4770      	bx	lr

08006ef8 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	b083      	sub	sp, #12
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f04:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8006f08:	d103      	bne.n	8006f12 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006f10:	e007      	b.n	8006f22 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f16:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8006f1a:	d102      	bne.n	8006f22 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2208      	movs	r2, #8
 8006f20:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8006f22:	bf00      	nop
 8006f24:	370c      	adds	r7, #12
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr
	...

08006f30 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b086      	sub	sp, #24
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d101      	bne.n	8006f42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	e267      	b.n	8007412 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f003 0301 	and.w	r3, r3, #1
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d075      	beq.n	800703a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006f4e:	4b88      	ldr	r3, [pc, #544]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8006f50:	689b      	ldr	r3, [r3, #8]
 8006f52:	f003 030c 	and.w	r3, r3, #12
 8006f56:	2b04      	cmp	r3, #4
 8006f58:	d00c      	beq.n	8006f74 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f5a:	4b85      	ldr	r3, [pc, #532]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8006f5c:	689b      	ldr	r3, [r3, #8]
 8006f5e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006f62:	2b08      	cmp	r3, #8
 8006f64:	d112      	bne.n	8006f8c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f66:	4b82      	ldr	r3, [pc, #520]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f72:	d10b      	bne.n	8006f8c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f74:	4b7e      	ldr	r3, [pc, #504]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d05b      	beq.n	8007038 <HAL_RCC_OscConfig+0x108>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	685b      	ldr	r3, [r3, #4]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d157      	bne.n	8007038 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	e242      	b.n	8007412 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f94:	d106      	bne.n	8006fa4 <HAL_RCC_OscConfig+0x74>
 8006f96:	4b76      	ldr	r3, [pc, #472]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4a75      	ldr	r2, [pc, #468]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8006f9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006fa0:	6013      	str	r3, [r2, #0]
 8006fa2:	e01d      	b.n	8006fe0 <HAL_RCC_OscConfig+0xb0>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006fac:	d10c      	bne.n	8006fc8 <HAL_RCC_OscConfig+0x98>
 8006fae:	4b70      	ldr	r3, [pc, #448]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4a6f      	ldr	r2, [pc, #444]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8006fb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006fb8:	6013      	str	r3, [r2, #0]
 8006fba:	4b6d      	ldr	r3, [pc, #436]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4a6c      	ldr	r2, [pc, #432]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8006fc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006fc4:	6013      	str	r3, [r2, #0]
 8006fc6:	e00b      	b.n	8006fe0 <HAL_RCC_OscConfig+0xb0>
 8006fc8:	4b69      	ldr	r3, [pc, #420]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	4a68      	ldr	r2, [pc, #416]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8006fce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006fd2:	6013      	str	r3, [r2, #0]
 8006fd4:	4b66      	ldr	r3, [pc, #408]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a65      	ldr	r2, [pc, #404]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8006fda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006fde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	685b      	ldr	r3, [r3, #4]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d013      	beq.n	8007010 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006fe8:	f7fc f828 	bl	800303c <HAL_GetTick>
 8006fec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006fee:	e008      	b.n	8007002 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ff0:	f7fc f824 	bl	800303c <HAL_GetTick>
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	1ad3      	subs	r3, r2, r3
 8006ffa:	2b64      	cmp	r3, #100	@ 0x64
 8006ffc:	d901      	bls.n	8007002 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006ffe:	2303      	movs	r3, #3
 8007000:	e207      	b.n	8007412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007002:	4b5b      	ldr	r3, [pc, #364]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800700a:	2b00      	cmp	r3, #0
 800700c:	d0f0      	beq.n	8006ff0 <HAL_RCC_OscConfig+0xc0>
 800700e:	e014      	b.n	800703a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007010:	f7fc f814 	bl	800303c <HAL_GetTick>
 8007014:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007016:	e008      	b.n	800702a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007018:	f7fc f810 	bl	800303c <HAL_GetTick>
 800701c:	4602      	mov	r2, r0
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	1ad3      	subs	r3, r2, r3
 8007022:	2b64      	cmp	r3, #100	@ 0x64
 8007024:	d901      	bls.n	800702a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007026:	2303      	movs	r3, #3
 8007028:	e1f3      	b.n	8007412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800702a:	4b51      	ldr	r3, [pc, #324]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007032:	2b00      	cmp	r3, #0
 8007034:	d1f0      	bne.n	8007018 <HAL_RCC_OscConfig+0xe8>
 8007036:	e000      	b.n	800703a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007038:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f003 0302 	and.w	r3, r3, #2
 8007042:	2b00      	cmp	r3, #0
 8007044:	d063      	beq.n	800710e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007046:	4b4a      	ldr	r3, [pc, #296]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	f003 030c 	and.w	r3, r3, #12
 800704e:	2b00      	cmp	r3, #0
 8007050:	d00b      	beq.n	800706a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007052:	4b47      	ldr	r3, [pc, #284]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8007054:	689b      	ldr	r3, [r3, #8]
 8007056:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800705a:	2b08      	cmp	r3, #8
 800705c:	d11c      	bne.n	8007098 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800705e:	4b44      	ldr	r3, [pc, #272]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007066:	2b00      	cmp	r3, #0
 8007068:	d116      	bne.n	8007098 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800706a:	4b41      	ldr	r3, [pc, #260]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f003 0302 	and.w	r3, r3, #2
 8007072:	2b00      	cmp	r3, #0
 8007074:	d005      	beq.n	8007082 <HAL_RCC_OscConfig+0x152>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	68db      	ldr	r3, [r3, #12]
 800707a:	2b01      	cmp	r3, #1
 800707c:	d001      	beq.n	8007082 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800707e:	2301      	movs	r3, #1
 8007080:	e1c7      	b.n	8007412 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007082:	4b3b      	ldr	r3, [pc, #236]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	691b      	ldr	r3, [r3, #16]
 800708e:	00db      	lsls	r3, r3, #3
 8007090:	4937      	ldr	r1, [pc, #220]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8007092:	4313      	orrs	r3, r2
 8007094:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007096:	e03a      	b.n	800710e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	68db      	ldr	r3, [r3, #12]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d020      	beq.n	80070e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80070a0:	4b34      	ldr	r3, [pc, #208]	@ (8007174 <HAL_RCC_OscConfig+0x244>)
 80070a2:	2201      	movs	r2, #1
 80070a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070a6:	f7fb ffc9 	bl	800303c <HAL_GetTick>
 80070aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070ac:	e008      	b.n	80070c0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80070ae:	f7fb ffc5 	bl	800303c <HAL_GetTick>
 80070b2:	4602      	mov	r2, r0
 80070b4:	693b      	ldr	r3, [r7, #16]
 80070b6:	1ad3      	subs	r3, r2, r3
 80070b8:	2b02      	cmp	r3, #2
 80070ba:	d901      	bls.n	80070c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80070bc:	2303      	movs	r3, #3
 80070be:	e1a8      	b.n	8007412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070c0:	4b2b      	ldr	r3, [pc, #172]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f003 0302 	and.w	r3, r3, #2
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d0f0      	beq.n	80070ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070cc:	4b28      	ldr	r3, [pc, #160]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	691b      	ldr	r3, [r3, #16]
 80070d8:	00db      	lsls	r3, r3, #3
 80070da:	4925      	ldr	r1, [pc, #148]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 80070dc:	4313      	orrs	r3, r2
 80070de:	600b      	str	r3, [r1, #0]
 80070e0:	e015      	b.n	800710e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80070e2:	4b24      	ldr	r3, [pc, #144]	@ (8007174 <HAL_RCC_OscConfig+0x244>)
 80070e4:	2200      	movs	r2, #0
 80070e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070e8:	f7fb ffa8 	bl	800303c <HAL_GetTick>
 80070ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80070ee:	e008      	b.n	8007102 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80070f0:	f7fb ffa4 	bl	800303c <HAL_GetTick>
 80070f4:	4602      	mov	r2, r0
 80070f6:	693b      	ldr	r3, [r7, #16]
 80070f8:	1ad3      	subs	r3, r2, r3
 80070fa:	2b02      	cmp	r3, #2
 80070fc:	d901      	bls.n	8007102 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80070fe:	2303      	movs	r3, #3
 8007100:	e187      	b.n	8007412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007102:	4b1b      	ldr	r3, [pc, #108]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f003 0302 	and.w	r3, r3, #2
 800710a:	2b00      	cmp	r3, #0
 800710c:	d1f0      	bne.n	80070f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f003 0308 	and.w	r3, r3, #8
 8007116:	2b00      	cmp	r3, #0
 8007118:	d036      	beq.n	8007188 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	695b      	ldr	r3, [r3, #20]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d016      	beq.n	8007150 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007122:	4b15      	ldr	r3, [pc, #84]	@ (8007178 <HAL_RCC_OscConfig+0x248>)
 8007124:	2201      	movs	r2, #1
 8007126:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007128:	f7fb ff88 	bl	800303c <HAL_GetTick>
 800712c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800712e:	e008      	b.n	8007142 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007130:	f7fb ff84 	bl	800303c <HAL_GetTick>
 8007134:	4602      	mov	r2, r0
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	1ad3      	subs	r3, r2, r3
 800713a:	2b02      	cmp	r3, #2
 800713c:	d901      	bls.n	8007142 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800713e:	2303      	movs	r3, #3
 8007140:	e167      	b.n	8007412 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007142:	4b0b      	ldr	r3, [pc, #44]	@ (8007170 <HAL_RCC_OscConfig+0x240>)
 8007144:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007146:	f003 0302 	and.w	r3, r3, #2
 800714a:	2b00      	cmp	r3, #0
 800714c:	d0f0      	beq.n	8007130 <HAL_RCC_OscConfig+0x200>
 800714e:	e01b      	b.n	8007188 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007150:	4b09      	ldr	r3, [pc, #36]	@ (8007178 <HAL_RCC_OscConfig+0x248>)
 8007152:	2200      	movs	r2, #0
 8007154:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007156:	f7fb ff71 	bl	800303c <HAL_GetTick>
 800715a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800715c:	e00e      	b.n	800717c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800715e:	f7fb ff6d 	bl	800303c <HAL_GetTick>
 8007162:	4602      	mov	r2, r0
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	1ad3      	subs	r3, r2, r3
 8007168:	2b02      	cmp	r3, #2
 800716a:	d907      	bls.n	800717c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800716c:	2303      	movs	r3, #3
 800716e:	e150      	b.n	8007412 <HAL_RCC_OscConfig+0x4e2>
 8007170:	40023800 	.word	0x40023800
 8007174:	42470000 	.word	0x42470000
 8007178:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800717c:	4b88      	ldr	r3, [pc, #544]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 800717e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007180:	f003 0302 	and.w	r3, r3, #2
 8007184:	2b00      	cmp	r3, #0
 8007186:	d1ea      	bne.n	800715e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f003 0304 	and.w	r3, r3, #4
 8007190:	2b00      	cmp	r3, #0
 8007192:	f000 8097 	beq.w	80072c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007196:	2300      	movs	r3, #0
 8007198:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800719a:	4b81      	ldr	r3, [pc, #516]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 800719c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800719e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d10f      	bne.n	80071c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80071a6:	2300      	movs	r3, #0
 80071a8:	60bb      	str	r3, [r7, #8]
 80071aa:	4b7d      	ldr	r3, [pc, #500]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 80071ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071ae:	4a7c      	ldr	r2, [pc, #496]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 80071b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80071b6:	4b7a      	ldr	r3, [pc, #488]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 80071b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80071be:	60bb      	str	r3, [r7, #8]
 80071c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80071c2:	2301      	movs	r3, #1
 80071c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071c6:	4b77      	ldr	r3, [pc, #476]	@ (80073a4 <HAL_RCC_OscConfig+0x474>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d118      	bne.n	8007204 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80071d2:	4b74      	ldr	r3, [pc, #464]	@ (80073a4 <HAL_RCC_OscConfig+0x474>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4a73      	ldr	r2, [pc, #460]	@ (80073a4 <HAL_RCC_OscConfig+0x474>)
 80071d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80071dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80071de:	f7fb ff2d 	bl	800303c <HAL_GetTick>
 80071e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071e4:	e008      	b.n	80071f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80071e6:	f7fb ff29 	bl	800303c <HAL_GetTick>
 80071ea:	4602      	mov	r2, r0
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	1ad3      	subs	r3, r2, r3
 80071f0:	2b02      	cmp	r3, #2
 80071f2:	d901      	bls.n	80071f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80071f4:	2303      	movs	r3, #3
 80071f6:	e10c      	b.n	8007412 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071f8:	4b6a      	ldr	r3, [pc, #424]	@ (80073a4 <HAL_RCC_OscConfig+0x474>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007200:	2b00      	cmp	r3, #0
 8007202:	d0f0      	beq.n	80071e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	2b01      	cmp	r3, #1
 800720a:	d106      	bne.n	800721a <HAL_RCC_OscConfig+0x2ea>
 800720c:	4b64      	ldr	r3, [pc, #400]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 800720e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007210:	4a63      	ldr	r2, [pc, #396]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 8007212:	f043 0301 	orr.w	r3, r3, #1
 8007216:	6713      	str	r3, [r2, #112]	@ 0x70
 8007218:	e01c      	b.n	8007254 <HAL_RCC_OscConfig+0x324>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	2b05      	cmp	r3, #5
 8007220:	d10c      	bne.n	800723c <HAL_RCC_OscConfig+0x30c>
 8007222:	4b5f      	ldr	r3, [pc, #380]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 8007224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007226:	4a5e      	ldr	r2, [pc, #376]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 8007228:	f043 0304 	orr.w	r3, r3, #4
 800722c:	6713      	str	r3, [r2, #112]	@ 0x70
 800722e:	4b5c      	ldr	r3, [pc, #368]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 8007230:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007232:	4a5b      	ldr	r2, [pc, #364]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 8007234:	f043 0301 	orr.w	r3, r3, #1
 8007238:	6713      	str	r3, [r2, #112]	@ 0x70
 800723a:	e00b      	b.n	8007254 <HAL_RCC_OscConfig+0x324>
 800723c:	4b58      	ldr	r3, [pc, #352]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 800723e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007240:	4a57      	ldr	r2, [pc, #348]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 8007242:	f023 0301 	bic.w	r3, r3, #1
 8007246:	6713      	str	r3, [r2, #112]	@ 0x70
 8007248:	4b55      	ldr	r3, [pc, #340]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 800724a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800724c:	4a54      	ldr	r2, [pc, #336]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 800724e:	f023 0304 	bic.w	r3, r3, #4
 8007252:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	689b      	ldr	r3, [r3, #8]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d015      	beq.n	8007288 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800725c:	f7fb feee 	bl	800303c <HAL_GetTick>
 8007260:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007262:	e00a      	b.n	800727a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007264:	f7fb feea 	bl	800303c <HAL_GetTick>
 8007268:	4602      	mov	r2, r0
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	1ad3      	subs	r3, r2, r3
 800726e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007272:	4293      	cmp	r3, r2
 8007274:	d901      	bls.n	800727a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007276:	2303      	movs	r3, #3
 8007278:	e0cb      	b.n	8007412 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800727a:	4b49      	ldr	r3, [pc, #292]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 800727c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800727e:	f003 0302 	and.w	r3, r3, #2
 8007282:	2b00      	cmp	r3, #0
 8007284:	d0ee      	beq.n	8007264 <HAL_RCC_OscConfig+0x334>
 8007286:	e014      	b.n	80072b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007288:	f7fb fed8 	bl	800303c <HAL_GetTick>
 800728c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800728e:	e00a      	b.n	80072a6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007290:	f7fb fed4 	bl	800303c <HAL_GetTick>
 8007294:	4602      	mov	r2, r0
 8007296:	693b      	ldr	r3, [r7, #16]
 8007298:	1ad3      	subs	r3, r2, r3
 800729a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800729e:	4293      	cmp	r3, r2
 80072a0:	d901      	bls.n	80072a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80072a2:	2303      	movs	r3, #3
 80072a4:	e0b5      	b.n	8007412 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80072a6:	4b3e      	ldr	r3, [pc, #248]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 80072a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072aa:	f003 0302 	and.w	r3, r3, #2
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d1ee      	bne.n	8007290 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80072b2:	7dfb      	ldrb	r3, [r7, #23]
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d105      	bne.n	80072c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80072b8:	4b39      	ldr	r3, [pc, #228]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 80072ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072bc:	4a38      	ldr	r2, [pc, #224]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 80072be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80072c2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	699b      	ldr	r3, [r3, #24]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	f000 80a1 	beq.w	8007410 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80072ce:	4b34      	ldr	r3, [pc, #208]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	f003 030c 	and.w	r3, r3, #12
 80072d6:	2b08      	cmp	r3, #8
 80072d8:	d05c      	beq.n	8007394 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	699b      	ldr	r3, [r3, #24]
 80072de:	2b02      	cmp	r3, #2
 80072e0:	d141      	bne.n	8007366 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072e2:	4b31      	ldr	r3, [pc, #196]	@ (80073a8 <HAL_RCC_OscConfig+0x478>)
 80072e4:	2200      	movs	r2, #0
 80072e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072e8:	f7fb fea8 	bl	800303c <HAL_GetTick>
 80072ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072ee:	e008      	b.n	8007302 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072f0:	f7fb fea4 	bl	800303c <HAL_GetTick>
 80072f4:	4602      	mov	r2, r0
 80072f6:	693b      	ldr	r3, [r7, #16]
 80072f8:	1ad3      	subs	r3, r2, r3
 80072fa:	2b02      	cmp	r3, #2
 80072fc:	d901      	bls.n	8007302 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80072fe:	2303      	movs	r3, #3
 8007300:	e087      	b.n	8007412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007302:	4b27      	ldr	r3, [pc, #156]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800730a:	2b00      	cmp	r3, #0
 800730c:	d1f0      	bne.n	80072f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	69da      	ldr	r2, [r3, #28]
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6a1b      	ldr	r3, [r3, #32]
 8007316:	431a      	orrs	r2, r3
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800731c:	019b      	lsls	r3, r3, #6
 800731e:	431a      	orrs	r2, r3
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007324:	085b      	lsrs	r3, r3, #1
 8007326:	3b01      	subs	r3, #1
 8007328:	041b      	lsls	r3, r3, #16
 800732a:	431a      	orrs	r2, r3
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007330:	061b      	lsls	r3, r3, #24
 8007332:	491b      	ldr	r1, [pc, #108]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 8007334:	4313      	orrs	r3, r2
 8007336:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007338:	4b1b      	ldr	r3, [pc, #108]	@ (80073a8 <HAL_RCC_OscConfig+0x478>)
 800733a:	2201      	movs	r2, #1
 800733c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800733e:	f7fb fe7d 	bl	800303c <HAL_GetTick>
 8007342:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007344:	e008      	b.n	8007358 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007346:	f7fb fe79 	bl	800303c <HAL_GetTick>
 800734a:	4602      	mov	r2, r0
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	1ad3      	subs	r3, r2, r3
 8007350:	2b02      	cmp	r3, #2
 8007352:	d901      	bls.n	8007358 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007354:	2303      	movs	r3, #3
 8007356:	e05c      	b.n	8007412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007358:	4b11      	ldr	r3, [pc, #68]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007360:	2b00      	cmp	r3, #0
 8007362:	d0f0      	beq.n	8007346 <HAL_RCC_OscConfig+0x416>
 8007364:	e054      	b.n	8007410 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007366:	4b10      	ldr	r3, [pc, #64]	@ (80073a8 <HAL_RCC_OscConfig+0x478>)
 8007368:	2200      	movs	r2, #0
 800736a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800736c:	f7fb fe66 	bl	800303c <HAL_GetTick>
 8007370:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007372:	e008      	b.n	8007386 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007374:	f7fb fe62 	bl	800303c <HAL_GetTick>
 8007378:	4602      	mov	r2, r0
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	1ad3      	subs	r3, r2, r3
 800737e:	2b02      	cmp	r3, #2
 8007380:	d901      	bls.n	8007386 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007382:	2303      	movs	r3, #3
 8007384:	e045      	b.n	8007412 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007386:	4b06      	ldr	r3, [pc, #24]	@ (80073a0 <HAL_RCC_OscConfig+0x470>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800738e:	2b00      	cmp	r3, #0
 8007390:	d1f0      	bne.n	8007374 <HAL_RCC_OscConfig+0x444>
 8007392:	e03d      	b.n	8007410 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	699b      	ldr	r3, [r3, #24]
 8007398:	2b01      	cmp	r3, #1
 800739a:	d107      	bne.n	80073ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800739c:	2301      	movs	r3, #1
 800739e:	e038      	b.n	8007412 <HAL_RCC_OscConfig+0x4e2>
 80073a0:	40023800 	.word	0x40023800
 80073a4:	40007000 	.word	0x40007000
 80073a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80073ac:	4b1b      	ldr	r3, [pc, #108]	@ (800741c <HAL_RCC_OscConfig+0x4ec>)
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	699b      	ldr	r3, [r3, #24]
 80073b6:	2b01      	cmp	r3, #1
 80073b8:	d028      	beq.n	800740c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80073c4:	429a      	cmp	r2, r3
 80073c6:	d121      	bne.n	800740c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d11a      	bne.n	800740c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80073d6:	68fa      	ldr	r2, [r7, #12]
 80073d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80073dc:	4013      	ands	r3, r2
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80073e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d111      	bne.n	800740c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073f2:	085b      	lsrs	r3, r3, #1
 80073f4:	3b01      	subs	r3, #1
 80073f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80073f8:	429a      	cmp	r2, r3
 80073fa:	d107      	bne.n	800740c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007406:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007408:	429a      	cmp	r2, r3
 800740a:	d001      	beq.n	8007410 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	e000      	b.n	8007412 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007410:	2300      	movs	r3, #0
}
 8007412:	4618      	mov	r0, r3
 8007414:	3718      	adds	r7, #24
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}
 800741a:	bf00      	nop
 800741c:	40023800 	.word	0x40023800

08007420 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b084      	sub	sp, #16
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
 8007428:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d101      	bne.n	8007434 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007430:	2301      	movs	r3, #1
 8007432:	e0cc      	b.n	80075ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007434:	4b68      	ldr	r3, [pc, #416]	@ (80075d8 <HAL_RCC_ClockConfig+0x1b8>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f003 0307 	and.w	r3, r3, #7
 800743c:	683a      	ldr	r2, [r7, #0]
 800743e:	429a      	cmp	r2, r3
 8007440:	d90c      	bls.n	800745c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007442:	4b65      	ldr	r3, [pc, #404]	@ (80075d8 <HAL_RCC_ClockConfig+0x1b8>)
 8007444:	683a      	ldr	r2, [r7, #0]
 8007446:	b2d2      	uxtb	r2, r2
 8007448:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800744a:	4b63      	ldr	r3, [pc, #396]	@ (80075d8 <HAL_RCC_ClockConfig+0x1b8>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f003 0307 	and.w	r3, r3, #7
 8007452:	683a      	ldr	r2, [r7, #0]
 8007454:	429a      	cmp	r2, r3
 8007456:	d001      	beq.n	800745c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007458:	2301      	movs	r3, #1
 800745a:	e0b8      	b.n	80075ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f003 0302 	and.w	r3, r3, #2
 8007464:	2b00      	cmp	r3, #0
 8007466:	d020      	beq.n	80074aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f003 0304 	and.w	r3, r3, #4
 8007470:	2b00      	cmp	r3, #0
 8007472:	d005      	beq.n	8007480 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007474:	4b59      	ldr	r3, [pc, #356]	@ (80075dc <HAL_RCC_ClockConfig+0x1bc>)
 8007476:	689b      	ldr	r3, [r3, #8]
 8007478:	4a58      	ldr	r2, [pc, #352]	@ (80075dc <HAL_RCC_ClockConfig+0x1bc>)
 800747a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800747e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f003 0308 	and.w	r3, r3, #8
 8007488:	2b00      	cmp	r3, #0
 800748a:	d005      	beq.n	8007498 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800748c:	4b53      	ldr	r3, [pc, #332]	@ (80075dc <HAL_RCC_ClockConfig+0x1bc>)
 800748e:	689b      	ldr	r3, [r3, #8]
 8007490:	4a52      	ldr	r2, [pc, #328]	@ (80075dc <HAL_RCC_ClockConfig+0x1bc>)
 8007492:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007496:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007498:	4b50      	ldr	r3, [pc, #320]	@ (80075dc <HAL_RCC_ClockConfig+0x1bc>)
 800749a:	689b      	ldr	r3, [r3, #8]
 800749c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	689b      	ldr	r3, [r3, #8]
 80074a4:	494d      	ldr	r1, [pc, #308]	@ (80075dc <HAL_RCC_ClockConfig+0x1bc>)
 80074a6:	4313      	orrs	r3, r2
 80074a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f003 0301 	and.w	r3, r3, #1
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d044      	beq.n	8007540 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	2b01      	cmp	r3, #1
 80074bc:	d107      	bne.n	80074ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074be:	4b47      	ldr	r3, [pc, #284]	@ (80075dc <HAL_RCC_ClockConfig+0x1bc>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d119      	bne.n	80074fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80074ca:	2301      	movs	r3, #1
 80074cc:	e07f      	b.n	80075ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	2b02      	cmp	r3, #2
 80074d4:	d003      	beq.n	80074de <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80074da:	2b03      	cmp	r3, #3
 80074dc:	d107      	bne.n	80074ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074de:	4b3f      	ldr	r3, [pc, #252]	@ (80075dc <HAL_RCC_ClockConfig+0x1bc>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d109      	bne.n	80074fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80074ea:	2301      	movs	r3, #1
 80074ec:	e06f      	b.n	80075ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074ee:	4b3b      	ldr	r3, [pc, #236]	@ (80075dc <HAL_RCC_ClockConfig+0x1bc>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f003 0302 	and.w	r3, r3, #2
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d101      	bne.n	80074fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80074fa:	2301      	movs	r3, #1
 80074fc:	e067      	b.n	80075ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80074fe:	4b37      	ldr	r3, [pc, #220]	@ (80075dc <HAL_RCC_ClockConfig+0x1bc>)
 8007500:	689b      	ldr	r3, [r3, #8]
 8007502:	f023 0203 	bic.w	r2, r3, #3
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	685b      	ldr	r3, [r3, #4]
 800750a:	4934      	ldr	r1, [pc, #208]	@ (80075dc <HAL_RCC_ClockConfig+0x1bc>)
 800750c:	4313      	orrs	r3, r2
 800750e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007510:	f7fb fd94 	bl	800303c <HAL_GetTick>
 8007514:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007516:	e00a      	b.n	800752e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007518:	f7fb fd90 	bl	800303c <HAL_GetTick>
 800751c:	4602      	mov	r2, r0
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	1ad3      	subs	r3, r2, r3
 8007522:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007526:	4293      	cmp	r3, r2
 8007528:	d901      	bls.n	800752e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800752a:	2303      	movs	r3, #3
 800752c:	e04f      	b.n	80075ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800752e:	4b2b      	ldr	r3, [pc, #172]	@ (80075dc <HAL_RCC_ClockConfig+0x1bc>)
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	f003 020c 	and.w	r2, r3, #12
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	009b      	lsls	r3, r3, #2
 800753c:	429a      	cmp	r2, r3
 800753e:	d1eb      	bne.n	8007518 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007540:	4b25      	ldr	r3, [pc, #148]	@ (80075d8 <HAL_RCC_ClockConfig+0x1b8>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f003 0307 	and.w	r3, r3, #7
 8007548:	683a      	ldr	r2, [r7, #0]
 800754a:	429a      	cmp	r2, r3
 800754c:	d20c      	bcs.n	8007568 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800754e:	4b22      	ldr	r3, [pc, #136]	@ (80075d8 <HAL_RCC_ClockConfig+0x1b8>)
 8007550:	683a      	ldr	r2, [r7, #0]
 8007552:	b2d2      	uxtb	r2, r2
 8007554:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007556:	4b20      	ldr	r3, [pc, #128]	@ (80075d8 <HAL_RCC_ClockConfig+0x1b8>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f003 0307 	and.w	r3, r3, #7
 800755e:	683a      	ldr	r2, [r7, #0]
 8007560:	429a      	cmp	r2, r3
 8007562:	d001      	beq.n	8007568 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007564:	2301      	movs	r3, #1
 8007566:	e032      	b.n	80075ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f003 0304 	and.w	r3, r3, #4
 8007570:	2b00      	cmp	r3, #0
 8007572:	d008      	beq.n	8007586 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007574:	4b19      	ldr	r3, [pc, #100]	@ (80075dc <HAL_RCC_ClockConfig+0x1bc>)
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	68db      	ldr	r3, [r3, #12]
 8007580:	4916      	ldr	r1, [pc, #88]	@ (80075dc <HAL_RCC_ClockConfig+0x1bc>)
 8007582:	4313      	orrs	r3, r2
 8007584:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f003 0308 	and.w	r3, r3, #8
 800758e:	2b00      	cmp	r3, #0
 8007590:	d009      	beq.n	80075a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007592:	4b12      	ldr	r3, [pc, #72]	@ (80075dc <HAL_RCC_ClockConfig+0x1bc>)
 8007594:	689b      	ldr	r3, [r3, #8]
 8007596:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	691b      	ldr	r3, [r3, #16]
 800759e:	00db      	lsls	r3, r3, #3
 80075a0:	490e      	ldr	r1, [pc, #56]	@ (80075dc <HAL_RCC_ClockConfig+0x1bc>)
 80075a2:	4313      	orrs	r3, r2
 80075a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80075a6:	f000 f821 	bl	80075ec <HAL_RCC_GetSysClockFreq>
 80075aa:	4602      	mov	r2, r0
 80075ac:	4b0b      	ldr	r3, [pc, #44]	@ (80075dc <HAL_RCC_ClockConfig+0x1bc>)
 80075ae:	689b      	ldr	r3, [r3, #8]
 80075b0:	091b      	lsrs	r3, r3, #4
 80075b2:	f003 030f 	and.w	r3, r3, #15
 80075b6:	490a      	ldr	r1, [pc, #40]	@ (80075e0 <HAL_RCC_ClockConfig+0x1c0>)
 80075b8:	5ccb      	ldrb	r3, [r1, r3]
 80075ba:	fa22 f303 	lsr.w	r3, r2, r3
 80075be:	4a09      	ldr	r2, [pc, #36]	@ (80075e4 <HAL_RCC_ClockConfig+0x1c4>)
 80075c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80075c2:	4b09      	ldr	r3, [pc, #36]	@ (80075e8 <HAL_RCC_ClockConfig+0x1c8>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4618      	mov	r0, r3
 80075c8:	f7fb fad6 	bl	8002b78 <HAL_InitTick>

  return HAL_OK;
 80075cc:	2300      	movs	r3, #0
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3710      	adds	r7, #16
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}
 80075d6:	bf00      	nop
 80075d8:	40023c00 	.word	0x40023c00
 80075dc:	40023800 	.word	0x40023800
 80075e0:	08010104 	.word	0x08010104
 80075e4:	2000009c 	.word	0x2000009c
 80075e8:	200000a0 	.word	0x200000a0

080075ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80075ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80075f0:	b094      	sub	sp, #80	@ 0x50
 80075f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80075f4:	2300      	movs	r3, #0
 80075f6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80075f8:	2300      	movs	r3, #0
 80075fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80075fc:	2300      	movs	r3, #0
 80075fe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007600:	2300      	movs	r3, #0
 8007602:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007604:	4b79      	ldr	r3, [pc, #484]	@ (80077ec <HAL_RCC_GetSysClockFreq+0x200>)
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	f003 030c 	and.w	r3, r3, #12
 800760c:	2b08      	cmp	r3, #8
 800760e:	d00d      	beq.n	800762c <HAL_RCC_GetSysClockFreq+0x40>
 8007610:	2b08      	cmp	r3, #8
 8007612:	f200 80e1 	bhi.w	80077d8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007616:	2b00      	cmp	r3, #0
 8007618:	d002      	beq.n	8007620 <HAL_RCC_GetSysClockFreq+0x34>
 800761a:	2b04      	cmp	r3, #4
 800761c:	d003      	beq.n	8007626 <HAL_RCC_GetSysClockFreq+0x3a>
 800761e:	e0db      	b.n	80077d8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007620:	4b73      	ldr	r3, [pc, #460]	@ (80077f0 <HAL_RCC_GetSysClockFreq+0x204>)
 8007622:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007624:	e0db      	b.n	80077de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007626:	4b73      	ldr	r3, [pc, #460]	@ (80077f4 <HAL_RCC_GetSysClockFreq+0x208>)
 8007628:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800762a:	e0d8      	b.n	80077de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800762c:	4b6f      	ldr	r3, [pc, #444]	@ (80077ec <HAL_RCC_GetSysClockFreq+0x200>)
 800762e:	685b      	ldr	r3, [r3, #4]
 8007630:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007634:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007636:	4b6d      	ldr	r3, [pc, #436]	@ (80077ec <HAL_RCC_GetSysClockFreq+0x200>)
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800763e:	2b00      	cmp	r3, #0
 8007640:	d063      	beq.n	800770a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007642:	4b6a      	ldr	r3, [pc, #424]	@ (80077ec <HAL_RCC_GetSysClockFreq+0x200>)
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	099b      	lsrs	r3, r3, #6
 8007648:	2200      	movs	r2, #0
 800764a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800764c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800764e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007650:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007654:	633b      	str	r3, [r7, #48]	@ 0x30
 8007656:	2300      	movs	r3, #0
 8007658:	637b      	str	r3, [r7, #52]	@ 0x34
 800765a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800765e:	4622      	mov	r2, r4
 8007660:	462b      	mov	r3, r5
 8007662:	f04f 0000 	mov.w	r0, #0
 8007666:	f04f 0100 	mov.w	r1, #0
 800766a:	0159      	lsls	r1, r3, #5
 800766c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007670:	0150      	lsls	r0, r2, #5
 8007672:	4602      	mov	r2, r0
 8007674:	460b      	mov	r3, r1
 8007676:	4621      	mov	r1, r4
 8007678:	1a51      	subs	r1, r2, r1
 800767a:	6139      	str	r1, [r7, #16]
 800767c:	4629      	mov	r1, r5
 800767e:	eb63 0301 	sbc.w	r3, r3, r1
 8007682:	617b      	str	r3, [r7, #20]
 8007684:	f04f 0200 	mov.w	r2, #0
 8007688:	f04f 0300 	mov.w	r3, #0
 800768c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007690:	4659      	mov	r1, fp
 8007692:	018b      	lsls	r3, r1, #6
 8007694:	4651      	mov	r1, sl
 8007696:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800769a:	4651      	mov	r1, sl
 800769c:	018a      	lsls	r2, r1, #6
 800769e:	4651      	mov	r1, sl
 80076a0:	ebb2 0801 	subs.w	r8, r2, r1
 80076a4:	4659      	mov	r1, fp
 80076a6:	eb63 0901 	sbc.w	r9, r3, r1
 80076aa:	f04f 0200 	mov.w	r2, #0
 80076ae:	f04f 0300 	mov.w	r3, #0
 80076b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80076b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80076ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80076be:	4690      	mov	r8, r2
 80076c0:	4699      	mov	r9, r3
 80076c2:	4623      	mov	r3, r4
 80076c4:	eb18 0303 	adds.w	r3, r8, r3
 80076c8:	60bb      	str	r3, [r7, #8]
 80076ca:	462b      	mov	r3, r5
 80076cc:	eb49 0303 	adc.w	r3, r9, r3
 80076d0:	60fb      	str	r3, [r7, #12]
 80076d2:	f04f 0200 	mov.w	r2, #0
 80076d6:	f04f 0300 	mov.w	r3, #0
 80076da:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80076de:	4629      	mov	r1, r5
 80076e0:	024b      	lsls	r3, r1, #9
 80076e2:	4621      	mov	r1, r4
 80076e4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80076e8:	4621      	mov	r1, r4
 80076ea:	024a      	lsls	r2, r1, #9
 80076ec:	4610      	mov	r0, r2
 80076ee:	4619      	mov	r1, r3
 80076f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076f2:	2200      	movs	r2, #0
 80076f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80076f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80076f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80076fc:	f7f9 fa54 	bl	8000ba8 <__aeabi_uldivmod>
 8007700:	4602      	mov	r2, r0
 8007702:	460b      	mov	r3, r1
 8007704:	4613      	mov	r3, r2
 8007706:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007708:	e058      	b.n	80077bc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800770a:	4b38      	ldr	r3, [pc, #224]	@ (80077ec <HAL_RCC_GetSysClockFreq+0x200>)
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	099b      	lsrs	r3, r3, #6
 8007710:	2200      	movs	r2, #0
 8007712:	4618      	mov	r0, r3
 8007714:	4611      	mov	r1, r2
 8007716:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800771a:	623b      	str	r3, [r7, #32]
 800771c:	2300      	movs	r3, #0
 800771e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007720:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007724:	4642      	mov	r2, r8
 8007726:	464b      	mov	r3, r9
 8007728:	f04f 0000 	mov.w	r0, #0
 800772c:	f04f 0100 	mov.w	r1, #0
 8007730:	0159      	lsls	r1, r3, #5
 8007732:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007736:	0150      	lsls	r0, r2, #5
 8007738:	4602      	mov	r2, r0
 800773a:	460b      	mov	r3, r1
 800773c:	4641      	mov	r1, r8
 800773e:	ebb2 0a01 	subs.w	sl, r2, r1
 8007742:	4649      	mov	r1, r9
 8007744:	eb63 0b01 	sbc.w	fp, r3, r1
 8007748:	f04f 0200 	mov.w	r2, #0
 800774c:	f04f 0300 	mov.w	r3, #0
 8007750:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007754:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007758:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800775c:	ebb2 040a 	subs.w	r4, r2, sl
 8007760:	eb63 050b 	sbc.w	r5, r3, fp
 8007764:	f04f 0200 	mov.w	r2, #0
 8007768:	f04f 0300 	mov.w	r3, #0
 800776c:	00eb      	lsls	r3, r5, #3
 800776e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007772:	00e2      	lsls	r2, r4, #3
 8007774:	4614      	mov	r4, r2
 8007776:	461d      	mov	r5, r3
 8007778:	4643      	mov	r3, r8
 800777a:	18e3      	adds	r3, r4, r3
 800777c:	603b      	str	r3, [r7, #0]
 800777e:	464b      	mov	r3, r9
 8007780:	eb45 0303 	adc.w	r3, r5, r3
 8007784:	607b      	str	r3, [r7, #4]
 8007786:	f04f 0200 	mov.w	r2, #0
 800778a:	f04f 0300 	mov.w	r3, #0
 800778e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007792:	4629      	mov	r1, r5
 8007794:	028b      	lsls	r3, r1, #10
 8007796:	4621      	mov	r1, r4
 8007798:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800779c:	4621      	mov	r1, r4
 800779e:	028a      	lsls	r2, r1, #10
 80077a0:	4610      	mov	r0, r2
 80077a2:	4619      	mov	r1, r3
 80077a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80077a6:	2200      	movs	r2, #0
 80077a8:	61bb      	str	r3, [r7, #24]
 80077aa:	61fa      	str	r2, [r7, #28]
 80077ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80077b0:	f7f9 f9fa 	bl	8000ba8 <__aeabi_uldivmod>
 80077b4:	4602      	mov	r2, r0
 80077b6:	460b      	mov	r3, r1
 80077b8:	4613      	mov	r3, r2
 80077ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80077bc:	4b0b      	ldr	r3, [pc, #44]	@ (80077ec <HAL_RCC_GetSysClockFreq+0x200>)
 80077be:	685b      	ldr	r3, [r3, #4]
 80077c0:	0c1b      	lsrs	r3, r3, #16
 80077c2:	f003 0303 	and.w	r3, r3, #3
 80077c6:	3301      	adds	r3, #1
 80077c8:	005b      	lsls	r3, r3, #1
 80077ca:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80077cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80077ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80077d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80077d4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80077d6:	e002      	b.n	80077de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80077d8:	4b05      	ldr	r3, [pc, #20]	@ (80077f0 <HAL_RCC_GetSysClockFreq+0x204>)
 80077da:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80077dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80077de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3750      	adds	r7, #80	@ 0x50
 80077e4:	46bd      	mov	sp, r7
 80077e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80077ea:	bf00      	nop
 80077ec:	40023800 	.word	0x40023800
 80077f0:	00f42400 	.word	0x00f42400
 80077f4:	007a1200 	.word	0x007a1200

080077f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80077f8:	b480      	push	{r7}
 80077fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80077fc:	4b03      	ldr	r3, [pc, #12]	@ (800780c <HAL_RCC_GetHCLKFreq+0x14>)
 80077fe:	681b      	ldr	r3, [r3, #0]
}
 8007800:	4618      	mov	r0, r3
 8007802:	46bd      	mov	sp, r7
 8007804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007808:	4770      	bx	lr
 800780a:	bf00      	nop
 800780c:	2000009c 	.word	0x2000009c

08007810 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007814:	f7ff fff0 	bl	80077f8 <HAL_RCC_GetHCLKFreq>
 8007818:	4602      	mov	r2, r0
 800781a:	4b05      	ldr	r3, [pc, #20]	@ (8007830 <HAL_RCC_GetPCLK1Freq+0x20>)
 800781c:	689b      	ldr	r3, [r3, #8]
 800781e:	0a9b      	lsrs	r3, r3, #10
 8007820:	f003 0307 	and.w	r3, r3, #7
 8007824:	4903      	ldr	r1, [pc, #12]	@ (8007834 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007826:	5ccb      	ldrb	r3, [r1, r3]
 8007828:	fa22 f303 	lsr.w	r3, r2, r3
}
 800782c:	4618      	mov	r0, r3
 800782e:	bd80      	pop	{r7, pc}
 8007830:	40023800 	.word	0x40023800
 8007834:	08010114 	.word	0x08010114

08007838 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800783c:	f7ff ffdc 	bl	80077f8 <HAL_RCC_GetHCLKFreq>
 8007840:	4602      	mov	r2, r0
 8007842:	4b05      	ldr	r3, [pc, #20]	@ (8007858 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007844:	689b      	ldr	r3, [r3, #8]
 8007846:	0b5b      	lsrs	r3, r3, #13
 8007848:	f003 0307 	and.w	r3, r3, #7
 800784c:	4903      	ldr	r1, [pc, #12]	@ (800785c <HAL_RCC_GetPCLK2Freq+0x24>)
 800784e:	5ccb      	ldrb	r3, [r1, r3]
 8007850:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007854:	4618      	mov	r0, r3
 8007856:	bd80      	pop	{r7, pc}
 8007858:	40023800 	.word	0x40023800
 800785c:	08010114 	.word	0x08010114

08007860 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007860:	b480      	push	{r7}
 8007862:	b083      	sub	sp, #12
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
 8007868:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	220f      	movs	r2, #15
 800786e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007870:	4b12      	ldr	r3, [pc, #72]	@ (80078bc <HAL_RCC_GetClockConfig+0x5c>)
 8007872:	689b      	ldr	r3, [r3, #8]
 8007874:	f003 0203 	and.w	r2, r3, #3
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800787c:	4b0f      	ldr	r3, [pc, #60]	@ (80078bc <HAL_RCC_GetClockConfig+0x5c>)
 800787e:	689b      	ldr	r3, [r3, #8]
 8007880:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007888:	4b0c      	ldr	r3, [pc, #48]	@ (80078bc <HAL_RCC_GetClockConfig+0x5c>)
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007894:	4b09      	ldr	r3, [pc, #36]	@ (80078bc <HAL_RCC_GetClockConfig+0x5c>)
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	08db      	lsrs	r3, r3, #3
 800789a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80078a2:	4b07      	ldr	r3, [pc, #28]	@ (80078c0 <HAL_RCC_GetClockConfig+0x60>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f003 0207 	and.w	r2, r3, #7
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	601a      	str	r2, [r3, #0]
}
 80078ae:	bf00      	nop
 80078b0:	370c      	adds	r7, #12
 80078b2:	46bd      	mov	sp, r7
 80078b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b8:	4770      	bx	lr
 80078ba:	bf00      	nop
 80078bc:	40023800 	.word	0x40023800
 80078c0:	40023c00 	.word	0x40023c00

080078c4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b086      	sub	sp, #24
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80078cc:	2300      	movs	r3, #0
 80078ce:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80078d0:	2300      	movs	r3, #0
 80078d2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f003 0301 	and.w	r3, r3, #1
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d105      	bne.n	80078ec <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d035      	beq.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80078ec:	4b62      	ldr	r3, [pc, #392]	@ (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80078ee:	2200      	movs	r2, #0
 80078f0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80078f2:	f7fb fba3 	bl	800303c <HAL_GetTick>
 80078f6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80078f8:	e008      	b.n	800790c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80078fa:	f7fb fb9f 	bl	800303c <HAL_GetTick>
 80078fe:	4602      	mov	r2, r0
 8007900:	697b      	ldr	r3, [r7, #20]
 8007902:	1ad3      	subs	r3, r2, r3
 8007904:	2b02      	cmp	r3, #2
 8007906:	d901      	bls.n	800790c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007908:	2303      	movs	r3, #3
 800790a:	e0b0      	b.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800790c:	4b5b      	ldr	r3, [pc, #364]	@ (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007914:	2b00      	cmp	r3, #0
 8007916:	d1f0      	bne.n	80078fa <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	019a      	lsls	r2, r3, #6
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	071b      	lsls	r3, r3, #28
 8007924:	4955      	ldr	r1, [pc, #340]	@ (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007926:	4313      	orrs	r3, r2
 8007928:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800792c:	4b52      	ldr	r3, [pc, #328]	@ (8007a78 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800792e:	2201      	movs	r2, #1
 8007930:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007932:	f7fb fb83 	bl	800303c <HAL_GetTick>
 8007936:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007938:	e008      	b.n	800794c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800793a:	f7fb fb7f 	bl	800303c <HAL_GetTick>
 800793e:	4602      	mov	r2, r0
 8007940:	697b      	ldr	r3, [r7, #20]
 8007942:	1ad3      	subs	r3, r2, r3
 8007944:	2b02      	cmp	r3, #2
 8007946:	d901      	bls.n	800794c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007948:	2303      	movs	r3, #3
 800794a:	e090      	b.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800794c:	4b4b      	ldr	r3, [pc, #300]	@ (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007954:	2b00      	cmp	r3, #0
 8007956:	d0f0      	beq.n	800793a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f003 0302 	and.w	r3, r3, #2
 8007960:	2b00      	cmp	r3, #0
 8007962:	f000 8083 	beq.w	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007966:	2300      	movs	r3, #0
 8007968:	60fb      	str	r3, [r7, #12]
 800796a:	4b44      	ldr	r3, [pc, #272]	@ (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800796c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800796e:	4a43      	ldr	r2, [pc, #268]	@ (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007970:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007974:	6413      	str	r3, [r2, #64]	@ 0x40
 8007976:	4b41      	ldr	r3, [pc, #260]	@ (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800797a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800797e:	60fb      	str	r3, [r7, #12]
 8007980:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007982:	4b3f      	ldr	r3, [pc, #252]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4a3e      	ldr	r2, [pc, #248]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007988:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800798c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800798e:	f7fb fb55 	bl	800303c <HAL_GetTick>
 8007992:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007994:	e008      	b.n	80079a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007996:	f7fb fb51 	bl	800303c <HAL_GetTick>
 800799a:	4602      	mov	r2, r0
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	1ad3      	subs	r3, r2, r3
 80079a0:	2b02      	cmp	r3, #2
 80079a2:	d901      	bls.n	80079a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80079a4:	2303      	movs	r3, #3
 80079a6:	e062      	b.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80079a8:	4b35      	ldr	r3, [pc, #212]	@ (8007a80 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d0f0      	beq.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80079b4:	4b31      	ldr	r3, [pc, #196]	@ (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80079b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079bc:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80079be:	693b      	ldr	r3, [r7, #16]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d02f      	beq.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	68db      	ldr	r3, [r3, #12]
 80079c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079cc:	693a      	ldr	r2, [r7, #16]
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d028      	beq.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80079d2:	4b2a      	ldr	r3, [pc, #168]	@ (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80079d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80079da:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80079dc:	4b29      	ldr	r3, [pc, #164]	@ (8007a84 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80079de:	2201      	movs	r2, #1
 80079e0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80079e2:	4b28      	ldr	r3, [pc, #160]	@ (8007a84 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80079e4:	2200      	movs	r2, #0
 80079e6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80079e8:	4a24      	ldr	r2, [pc, #144]	@ (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80079ea:	693b      	ldr	r3, [r7, #16]
 80079ec:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80079ee:	4b23      	ldr	r3, [pc, #140]	@ (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80079f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079f2:	f003 0301 	and.w	r3, r3, #1
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	d114      	bne.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80079fa:	f7fb fb1f 	bl	800303c <HAL_GetTick>
 80079fe:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a00:	e00a      	b.n	8007a18 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a02:	f7fb fb1b 	bl	800303c <HAL_GetTick>
 8007a06:	4602      	mov	r2, r0
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	1ad3      	subs	r3, r2, r3
 8007a0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d901      	bls.n	8007a18 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007a14:	2303      	movs	r3, #3
 8007a16:	e02a      	b.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a18:	4b18      	ldr	r3, [pc, #96]	@ (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007a1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a1c:	f003 0302 	and.w	r3, r3, #2
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d0ee      	beq.n	8007a02 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	68db      	ldr	r3, [r3, #12]
 8007a28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a30:	d10d      	bne.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007a32:	4b12      	ldr	r3, [pc, #72]	@ (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007a34:	689b      	ldr	r3, [r3, #8]
 8007a36:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	68db      	ldr	r3, [r3, #12]
 8007a3e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007a42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a46:	490d      	ldr	r1, [pc, #52]	@ (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	608b      	str	r3, [r1, #8]
 8007a4c:	e005      	b.n	8007a5a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007a50:	689b      	ldr	r3, [r3, #8]
 8007a52:	4a0a      	ldr	r2, [pc, #40]	@ (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007a54:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007a58:	6093      	str	r3, [r2, #8]
 8007a5a:	4b08      	ldr	r3, [pc, #32]	@ (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007a5c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	68db      	ldr	r3, [r3, #12]
 8007a62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a66:	4905      	ldr	r1, [pc, #20]	@ (8007a7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007a68:	4313      	orrs	r3, r2
 8007a6a:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007a6c:	2300      	movs	r3, #0
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3718      	adds	r7, #24
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd80      	pop	{r7, pc}
 8007a76:	bf00      	nop
 8007a78:	42470068 	.word	0x42470068
 8007a7c:	40023800 	.word	0x40023800
 8007a80:	40007000 	.word	0x40007000
 8007a84:	42470e40 	.word	0x42470e40

08007a88 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b084      	sub	sp, #16
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007a90:	2301      	movs	r3, #1
 8007a92:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d101      	bne.n	8007a9e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	e073      	b.n	8007b86 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	7f5b      	ldrb	r3, [r3, #29]
 8007aa2:	b2db      	uxtb	r3, r3
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d105      	bne.n	8007ab4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f7fb f80c 	bl	8002acc <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2202      	movs	r2, #2
 8007ab8:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	68db      	ldr	r3, [r3, #12]
 8007ac0:	f003 0310 	and.w	r3, r3, #16
 8007ac4:	2b10      	cmp	r3, #16
 8007ac6:	d055      	beq.n	8007b74 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	22ca      	movs	r2, #202	@ 0xca
 8007ace:	625a      	str	r2, [r3, #36]	@ 0x24
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	2253      	movs	r2, #83	@ 0x53
 8007ad6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8007ad8:	6878      	ldr	r0, [r7, #4]
 8007ada:	f000 fa49 	bl	8007f70 <RTC_EnterInitMode>
 8007ade:	4603      	mov	r3, r0
 8007ae0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8007ae2:	7bfb      	ldrb	r3, [r7, #15]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d12c      	bne.n	8007b42 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	687a      	ldr	r2, [r7, #4]
 8007af0:	6812      	ldr	r2, [r2, #0]
 8007af2:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8007af6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007afa:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	6899      	ldr	r1, [r3, #8]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	685a      	ldr	r2, [r3, #4]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	691b      	ldr	r3, [r3, #16]
 8007b0a:	431a      	orrs	r2, r3
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	695b      	ldr	r3, [r3, #20]
 8007b10:	431a      	orrs	r2, r3
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	430a      	orrs	r2, r1
 8007b18:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	687a      	ldr	r2, [r7, #4]
 8007b20:	68d2      	ldr	r2, [r2, #12]
 8007b22:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	6919      	ldr	r1, [r3, #16]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	689b      	ldr	r3, [r3, #8]
 8007b2e:	041a      	lsls	r2, r3, #16
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	430a      	orrs	r2, r1
 8007b36:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	f000 fa50 	bl	8007fde <RTC_ExitInitMode>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8007b42:	7bfb      	ldrb	r3, [r7, #15]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d110      	bne.n	8007b6a <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007b56:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	699a      	ldr	r2, [r3, #24]
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	430a      	orrs	r2, r1
 8007b68:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	22ff      	movs	r2, #255	@ 0xff
 8007b70:	625a      	str	r2, [r3, #36]	@ 0x24
 8007b72:	e001      	b.n	8007b78 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8007b74:	2300      	movs	r3, #0
 8007b76:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8007b78:	7bfb      	ldrb	r3, [r7, #15]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d102      	bne.n	8007b84 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2201      	movs	r2, #1
 8007b82:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8007b84:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	3710      	adds	r7, #16
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}

08007b8e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007b8e:	b590      	push	{r4, r7, lr}
 8007b90:	b087      	sub	sp, #28
 8007b92:	af00      	add	r7, sp, #0
 8007b94:	60f8      	str	r0, [r7, #12]
 8007b96:	60b9      	str	r1, [r7, #8]
 8007b98:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	7f1b      	ldrb	r3, [r3, #28]
 8007ba2:	2b01      	cmp	r3, #1
 8007ba4:	d101      	bne.n	8007baa <HAL_RTC_SetTime+0x1c>
 8007ba6:	2302      	movs	r3, #2
 8007ba8:	e087      	b.n	8007cba <HAL_RTC_SetTime+0x12c>
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	2201      	movs	r2, #1
 8007bae:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	2202      	movs	r2, #2
 8007bb4:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d126      	bne.n	8007c0a <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	689b      	ldr	r3, [r3, #8]
 8007bc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d102      	bne.n	8007bd0 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007bd0:	68bb      	ldr	r3, [r7, #8]
 8007bd2:	781b      	ldrb	r3, [r3, #0]
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	f000 fa27 	bl	8008028 <RTC_ByteToBcd2>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	785b      	ldrb	r3, [r3, #1]
 8007be2:	4618      	mov	r0, r3
 8007be4:	f000 fa20 	bl	8008028 <RTC_ByteToBcd2>
 8007be8:	4603      	mov	r3, r0
 8007bea:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007bec:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	789b      	ldrb	r3, [r3, #2]
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	f000 fa18 	bl	8008028 <RTC_ByteToBcd2>
 8007bf8:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007bfa:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	78db      	ldrb	r3, [r3, #3]
 8007c02:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007c04:	4313      	orrs	r3, r2
 8007c06:	617b      	str	r3, [r7, #20]
 8007c08:	e018      	b.n	8007c3c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	689b      	ldr	r3, [r3, #8]
 8007c10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d102      	bne.n	8007c1e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	781b      	ldrb	r3, [r3, #0]
 8007c22:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	785b      	ldrb	r3, [r3, #1]
 8007c28:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007c2a:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8007c2c:	68ba      	ldr	r2, [r7, #8]
 8007c2e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8007c30:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	78db      	ldrb	r3, [r3, #3]
 8007c36:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	22ca      	movs	r2, #202	@ 0xca
 8007c42:	625a      	str	r2, [r3, #36]	@ 0x24
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	2253      	movs	r2, #83	@ 0x53
 8007c4a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007c4c:	68f8      	ldr	r0, [r7, #12]
 8007c4e:	f000 f98f 	bl	8007f70 <RTC_EnterInitMode>
 8007c52:	4603      	mov	r3, r0
 8007c54:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007c56:	7cfb      	ldrb	r3, [r7, #19]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d120      	bne.n	8007c9e <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681a      	ldr	r2, [r3, #0]
 8007c60:	697b      	ldr	r3, [r7, #20]
 8007c62:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8007c66:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007c6a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	689a      	ldr	r2, [r3, #8]
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007c7a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	6899      	ldr	r1, [r3, #8]
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	68da      	ldr	r2, [r3, #12]
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	691b      	ldr	r3, [r3, #16]
 8007c8a:	431a      	orrs	r2, r3
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	430a      	orrs	r2, r1
 8007c92:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007c94:	68f8      	ldr	r0, [r7, #12]
 8007c96:	f000 f9a2 	bl	8007fde <RTC_ExitInitMode>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007c9e:	7cfb      	ldrb	r3, [r7, #19]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d102      	bne.n	8007caa <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	2201      	movs	r2, #1
 8007ca8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	22ff      	movs	r2, #255	@ 0xff
 8007cb0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	771a      	strb	r2, [r3, #28]

  return status;
 8007cb8:	7cfb      	ldrb	r3, [r7, #19]
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	371c      	adds	r7, #28
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd90      	pop	{r4, r7, pc}

08007cc2 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007cc2:	b580      	push	{r7, lr}
 8007cc4:	b086      	sub	sp, #24
 8007cc6:	af00      	add	r7, sp, #0
 8007cc8:	60f8      	str	r0, [r7, #12]
 8007cca:	60b9      	str	r1, [r7, #8]
 8007ccc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	691b      	ldr	r3, [r3, #16]
 8007ce2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8007cf4:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007cf8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8007cfa:	697b      	ldr	r3, [r7, #20]
 8007cfc:	0c1b      	lsrs	r3, r3, #16
 8007cfe:	b2db      	uxtb	r3, r3
 8007d00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007d04:	b2da      	uxtb	r2, r3
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	0a1b      	lsrs	r3, r3, #8
 8007d0e:	b2db      	uxtb	r3, r3
 8007d10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d14:	b2da      	uxtb	r2, r3
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8007d1a:	697b      	ldr	r3, [r7, #20]
 8007d1c:	b2db      	uxtb	r3, r3
 8007d1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d22:	b2da      	uxtb	r2, r3
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8007d28:	697b      	ldr	r3, [r7, #20]
 8007d2a:	0d9b      	lsrs	r3, r3, #22
 8007d2c:	b2db      	uxtb	r3, r3
 8007d2e:	f003 0301 	and.w	r3, r3, #1
 8007d32:	b2da      	uxtb	r2, r3
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d11a      	bne.n	8007d74 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	781b      	ldrb	r3, [r3, #0]
 8007d42:	4618      	mov	r0, r3
 8007d44:	f000 f98e 	bl	8008064 <RTC_Bcd2ToByte>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	461a      	mov	r2, r3
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8007d50:	68bb      	ldr	r3, [r7, #8]
 8007d52:	785b      	ldrb	r3, [r3, #1]
 8007d54:	4618      	mov	r0, r3
 8007d56:	f000 f985 	bl	8008064 <RTC_Bcd2ToByte>
 8007d5a:	4603      	mov	r3, r0
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	789b      	ldrb	r3, [r3, #2]
 8007d66:	4618      	mov	r0, r3
 8007d68:	f000 f97c 	bl	8008064 <RTC_Bcd2ToByte>
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	461a      	mov	r2, r3
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007d74:	2300      	movs	r3, #0
}
 8007d76:	4618      	mov	r0, r3
 8007d78:	3718      	adds	r7, #24
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bd80      	pop	{r7, pc}

08007d7e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007d7e:	b590      	push	{r4, r7, lr}
 8007d80:	b087      	sub	sp, #28
 8007d82:	af00      	add	r7, sp, #0
 8007d84:	60f8      	str	r0, [r7, #12]
 8007d86:	60b9      	str	r1, [r7, #8]
 8007d88:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	7f1b      	ldrb	r3, [r3, #28]
 8007d92:	2b01      	cmp	r3, #1
 8007d94:	d101      	bne.n	8007d9a <HAL_RTC_SetDate+0x1c>
 8007d96:	2302      	movs	r3, #2
 8007d98:	e071      	b.n	8007e7e <HAL_RTC_SetDate+0x100>
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	2201      	movs	r2, #1
 8007d9e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2202      	movs	r2, #2
 8007da4:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d10e      	bne.n	8007dca <HAL_RTC_SetDate+0x4c>
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	785b      	ldrb	r3, [r3, #1]
 8007db0:	f003 0310 	and.w	r3, r3, #16
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d008      	beq.n	8007dca <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	785b      	ldrb	r3, [r3, #1]
 8007dbc:	f023 0310 	bic.w	r3, r3, #16
 8007dc0:	b2db      	uxtb	r3, r3
 8007dc2:	330a      	adds	r3, #10
 8007dc4:	b2da      	uxtb	r2, r3
 8007dc6:	68bb      	ldr	r3, [r7, #8]
 8007dc8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d11c      	bne.n	8007e0a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	78db      	ldrb	r3, [r3, #3]
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f000 f927 	bl	8008028 <RTC_ByteToBcd2>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	785b      	ldrb	r3, [r3, #1]
 8007de2:	4618      	mov	r0, r3
 8007de4:	f000 f920 	bl	8008028 <RTC_ByteToBcd2>
 8007de8:	4603      	mov	r3, r0
 8007dea:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007dec:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	789b      	ldrb	r3, [r3, #2]
 8007df2:	4618      	mov	r0, r3
 8007df4:	f000 f918 	bl	8008028 <RTC_ByteToBcd2>
 8007df8:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007dfa:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	781b      	ldrb	r3, [r3, #0]
 8007e02:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007e04:	4313      	orrs	r3, r2
 8007e06:	617b      	str	r3, [r7, #20]
 8007e08:	e00e      	b.n	8007e28 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	78db      	ldrb	r3, [r3, #3]
 8007e0e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	785b      	ldrb	r3, [r3, #1]
 8007e14:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007e16:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8007e18:	68ba      	ldr	r2, [r7, #8]
 8007e1a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007e1c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007e1e:	68bb      	ldr	r3, [r7, #8]
 8007e20:	781b      	ldrb	r3, [r3, #0]
 8007e22:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007e24:	4313      	orrs	r3, r2
 8007e26:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	22ca      	movs	r2, #202	@ 0xca
 8007e2e:	625a      	str	r2, [r3, #36]	@ 0x24
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	2253      	movs	r2, #83	@ 0x53
 8007e36:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007e38:	68f8      	ldr	r0, [r7, #12]
 8007e3a:	f000 f899 	bl	8007f70 <RTC_EnterInitMode>
 8007e3e:	4603      	mov	r3, r0
 8007e40:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007e42:	7cfb      	ldrb	r3, [r7, #19]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d10c      	bne.n	8007e62 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681a      	ldr	r2, [r3, #0]
 8007e4c:	697b      	ldr	r3, [r7, #20]
 8007e4e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007e52:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007e56:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007e58:	68f8      	ldr	r0, [r7, #12]
 8007e5a:	f000 f8c0 	bl	8007fde <RTC_ExitInitMode>
 8007e5e:	4603      	mov	r3, r0
 8007e60:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007e62:	7cfb      	ldrb	r3, [r7, #19]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d102      	bne.n	8007e6e <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	22ff      	movs	r2, #255	@ 0xff
 8007e74:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	771a      	strb	r2, [r3, #28]

  return status;
 8007e7c:	7cfb      	ldrb	r3, [r7, #19]
}
 8007e7e:	4618      	mov	r0, r3
 8007e80:	371c      	adds	r7, #28
 8007e82:	46bd      	mov	sp, r7
 8007e84:	bd90      	pop	{r4, r7, pc}

08007e86 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007e86:	b580      	push	{r7, lr}
 8007e88:	b086      	sub	sp, #24
 8007e8a:	af00      	add	r7, sp, #0
 8007e8c:	60f8      	str	r0, [r7, #12]
 8007e8e:	60b9      	str	r1, [r7, #8]
 8007e90:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007e92:	2300      	movs	r3, #0
 8007e94:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007ea0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007ea4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	0c1b      	lsrs	r3, r3, #16
 8007eaa:	b2da      	uxtb	r2, r3
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	0a1b      	lsrs	r3, r3, #8
 8007eb4:	b2db      	uxtb	r3, r3
 8007eb6:	f003 031f 	and.w	r3, r3, #31
 8007eba:	b2da      	uxtb	r2, r3
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	b2db      	uxtb	r3, r3
 8007ec4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ec8:	b2da      	uxtb	r2, r3
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8007ece:	697b      	ldr	r3, [r7, #20]
 8007ed0:	0b5b      	lsrs	r3, r3, #13
 8007ed2:	b2db      	uxtb	r3, r3
 8007ed4:	f003 0307 	and.w	r3, r3, #7
 8007ed8:	b2da      	uxtb	r2, r3
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d11a      	bne.n	8007f1a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	78db      	ldrb	r3, [r3, #3]
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f000 f8bb 	bl	8008064 <RTC_Bcd2ToByte>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	461a      	mov	r2, r3
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	785b      	ldrb	r3, [r3, #1]
 8007efa:	4618      	mov	r0, r3
 8007efc:	f000 f8b2 	bl	8008064 <RTC_Bcd2ToByte>
 8007f00:	4603      	mov	r3, r0
 8007f02:	461a      	mov	r2, r3
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	789b      	ldrb	r3, [r3, #2]
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	f000 f8a9 	bl	8008064 <RTC_Bcd2ToByte>
 8007f12:	4603      	mov	r3, r0
 8007f14:	461a      	mov	r2, r3
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007f1a:	2300      	movs	r3, #0
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	3718      	adds	r7, #24
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}

08007f24 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b084      	sub	sp, #16
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4a0d      	ldr	r2, [pc, #52]	@ (8007f6c <HAL_RTC_WaitForSynchro+0x48>)
 8007f36:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007f38:	f7fb f880 	bl	800303c <HAL_GetTick>
 8007f3c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007f3e:	e009      	b.n	8007f54 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007f40:	f7fb f87c 	bl	800303c <HAL_GetTick>
 8007f44:	4602      	mov	r2, r0
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	1ad3      	subs	r3, r2, r3
 8007f4a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007f4e:	d901      	bls.n	8007f54 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8007f50:	2303      	movs	r3, #3
 8007f52:	e007      	b.n	8007f64 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	68db      	ldr	r3, [r3, #12]
 8007f5a:	f003 0320 	and.w	r3, r3, #32
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d0ee      	beq.n	8007f40 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8007f62:	2300      	movs	r3, #0
}
 8007f64:	4618      	mov	r0, r3
 8007f66:	3710      	adds	r7, #16
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}
 8007f6c:	00017f5f 	.word	0x00017f5f

08007f70 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b084      	sub	sp, #16
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	68db      	ldr	r3, [r3, #12]
 8007f86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d122      	bne.n	8007fd4 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	68da      	ldr	r2, [r3, #12]
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007f9c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007f9e:	f7fb f84d 	bl	800303c <HAL_GetTick>
 8007fa2:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007fa4:	e00c      	b.n	8007fc0 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007fa6:	f7fb f849 	bl	800303c <HAL_GetTick>
 8007faa:	4602      	mov	r2, r0
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	1ad3      	subs	r3, r2, r3
 8007fb0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007fb4:	d904      	bls.n	8007fc0 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2204      	movs	r2, #4
 8007fba:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	68db      	ldr	r3, [r3, #12]
 8007fc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d102      	bne.n	8007fd4 <RTC_EnterInitMode+0x64>
 8007fce:	7bfb      	ldrb	r3, [r7, #15]
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	d1e8      	bne.n	8007fa6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	3710      	adds	r7, #16
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bd80      	pop	{r7, pc}

08007fde <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007fde:	b580      	push	{r7, lr}
 8007fe0:	b084      	sub	sp, #16
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	68da      	ldr	r2, [r3, #12]
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007ff8:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	689b      	ldr	r3, [r3, #8]
 8008000:	f003 0320 	and.w	r3, r3, #32
 8008004:	2b00      	cmp	r3, #0
 8008006:	d10a      	bne.n	800801e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008008:	6878      	ldr	r0, [r7, #4]
 800800a:	f7ff ff8b 	bl	8007f24 <HAL_RTC_WaitForSynchro>
 800800e:	4603      	mov	r3, r0
 8008010:	2b00      	cmp	r3, #0
 8008012:	d004      	beq.n	800801e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2204      	movs	r2, #4
 8008018:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800801a:	2301      	movs	r3, #1
 800801c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800801e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008020:	4618      	mov	r0, r3
 8008022:	3710      	adds	r7, #16
 8008024:	46bd      	mov	sp, r7
 8008026:	bd80      	pop	{r7, pc}

08008028 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8008028:	b480      	push	{r7}
 800802a:	b085      	sub	sp, #20
 800802c:	af00      	add	r7, sp, #0
 800802e:	4603      	mov	r3, r0
 8008030:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008032:	2300      	movs	r3, #0
 8008034:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8008036:	e005      	b.n	8008044 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	3301      	adds	r3, #1
 800803c:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800803e:	79fb      	ldrb	r3, [r7, #7]
 8008040:	3b0a      	subs	r3, #10
 8008042:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8008044:	79fb      	ldrb	r3, [r7, #7]
 8008046:	2b09      	cmp	r3, #9
 8008048:	d8f6      	bhi.n	8008038 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	b2db      	uxtb	r3, r3
 800804e:	011b      	lsls	r3, r3, #4
 8008050:	b2da      	uxtb	r2, r3
 8008052:	79fb      	ldrb	r3, [r7, #7]
 8008054:	4313      	orrs	r3, r2
 8008056:	b2db      	uxtb	r3, r3
}
 8008058:	4618      	mov	r0, r3
 800805a:	3714      	adds	r7, #20
 800805c:	46bd      	mov	sp, r7
 800805e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008062:	4770      	bx	lr

08008064 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8008064:	b480      	push	{r7}
 8008066:	b085      	sub	sp, #20
 8008068:	af00      	add	r7, sp, #0
 800806a:	4603      	mov	r3, r0
 800806c:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800806e:	2300      	movs	r3, #0
 8008070:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8008072:	79fb      	ldrb	r3, [r7, #7]
 8008074:	091b      	lsrs	r3, r3, #4
 8008076:	b2db      	uxtb	r3, r3
 8008078:	461a      	mov	r2, r3
 800807a:	4613      	mov	r3, r2
 800807c:	009b      	lsls	r3, r3, #2
 800807e:	4413      	add	r3, r2
 8008080:	005b      	lsls	r3, r3, #1
 8008082:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	b2da      	uxtb	r2, r3
 8008088:	79fb      	ldrb	r3, [r7, #7]
 800808a:	f003 030f 	and.w	r3, r3, #15
 800808e:	b2db      	uxtb	r3, r3
 8008090:	4413      	add	r3, r2
 8008092:	b2db      	uxtb	r3, r3
}
 8008094:	4618      	mov	r0, r3
 8008096:	3714      	adds	r7, #20
 8008098:	46bd      	mov	sp, r7
 800809a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809e:	4770      	bx	lr

080080a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	b082      	sub	sp, #8
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d101      	bne.n	80080b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80080ae:	2301      	movs	r3, #1
 80080b0:	e041      	b.n	8008136 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080b8:	b2db      	uxtb	r3, r3
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d106      	bne.n	80080cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2200      	movs	r2, #0
 80080c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f000 f839 	bl	800813e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2202      	movs	r2, #2
 80080d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681a      	ldr	r2, [r3, #0]
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	3304      	adds	r3, #4
 80080dc:	4619      	mov	r1, r3
 80080de:	4610      	mov	r0, r2
 80080e0:	f000 f9c0 	bl	8008464 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2201      	movs	r2, #1
 80080e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2201      	movs	r2, #1
 80080f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2201      	movs	r2, #1
 80080f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2201      	movs	r2, #1
 8008100:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2201      	movs	r2, #1
 8008108:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2201      	movs	r2, #1
 8008110:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2201      	movs	r2, #1
 8008118:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2201      	movs	r2, #1
 8008120:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2201      	movs	r2, #1
 8008128:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2201      	movs	r2, #1
 8008130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008134:	2300      	movs	r3, #0
}
 8008136:	4618      	mov	r0, r3
 8008138:	3708      	adds	r7, #8
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}

0800813e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800813e:	b480      	push	{r7}
 8008140:	b083      	sub	sp, #12
 8008142:	af00      	add	r7, sp, #0
 8008144:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8008146:	bf00      	nop
 8008148:	370c      	adds	r7, #12
 800814a:	46bd      	mov	sp, r7
 800814c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008150:	4770      	bx	lr
	...

08008154 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008154:	b480      	push	{r7}
 8008156:	b085      	sub	sp, #20
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008162:	b2db      	uxtb	r3, r3
 8008164:	2b01      	cmp	r3, #1
 8008166:	d001      	beq.n	800816c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008168:	2301      	movs	r3, #1
 800816a:	e04e      	b.n	800820a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2202      	movs	r2, #2
 8008170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	68da      	ldr	r2, [r3, #12]
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f042 0201 	orr.w	r2, r2, #1
 8008182:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	4a23      	ldr	r2, [pc, #140]	@ (8008218 <HAL_TIM_Base_Start_IT+0xc4>)
 800818a:	4293      	cmp	r3, r2
 800818c:	d022      	beq.n	80081d4 <HAL_TIM_Base_Start_IT+0x80>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008196:	d01d      	beq.n	80081d4 <HAL_TIM_Base_Start_IT+0x80>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	4a1f      	ldr	r2, [pc, #124]	@ (800821c <HAL_TIM_Base_Start_IT+0xc8>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d018      	beq.n	80081d4 <HAL_TIM_Base_Start_IT+0x80>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	4a1e      	ldr	r2, [pc, #120]	@ (8008220 <HAL_TIM_Base_Start_IT+0xcc>)
 80081a8:	4293      	cmp	r3, r2
 80081aa:	d013      	beq.n	80081d4 <HAL_TIM_Base_Start_IT+0x80>
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a1c      	ldr	r2, [pc, #112]	@ (8008224 <HAL_TIM_Base_Start_IT+0xd0>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d00e      	beq.n	80081d4 <HAL_TIM_Base_Start_IT+0x80>
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	4a1b      	ldr	r2, [pc, #108]	@ (8008228 <HAL_TIM_Base_Start_IT+0xd4>)
 80081bc:	4293      	cmp	r3, r2
 80081be:	d009      	beq.n	80081d4 <HAL_TIM_Base_Start_IT+0x80>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	4a19      	ldr	r2, [pc, #100]	@ (800822c <HAL_TIM_Base_Start_IT+0xd8>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d004      	beq.n	80081d4 <HAL_TIM_Base_Start_IT+0x80>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	4a18      	ldr	r2, [pc, #96]	@ (8008230 <HAL_TIM_Base_Start_IT+0xdc>)
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d111      	bne.n	80081f8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	f003 0307 	and.w	r3, r3, #7
 80081de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	2b06      	cmp	r3, #6
 80081e4:	d010      	beq.n	8008208 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	681a      	ldr	r2, [r3, #0]
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f042 0201 	orr.w	r2, r2, #1
 80081f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081f6:	e007      	b.n	8008208 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	681a      	ldr	r2, [r3, #0]
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f042 0201 	orr.w	r2, r2, #1
 8008206:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	3714      	adds	r7, #20
 800820e:	46bd      	mov	sp, r7
 8008210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008214:	4770      	bx	lr
 8008216:	bf00      	nop
 8008218:	40010000 	.word	0x40010000
 800821c:	40000400 	.word	0x40000400
 8008220:	40000800 	.word	0x40000800
 8008224:	40000c00 	.word	0x40000c00
 8008228:	40010400 	.word	0x40010400
 800822c:	40014000 	.word	0x40014000
 8008230:	40001800 	.word	0x40001800

08008234 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b084      	sub	sp, #16
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	68db      	ldr	r3, [r3, #12]
 8008242:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	691b      	ldr	r3, [r3, #16]
 800824a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	f003 0302 	and.w	r3, r3, #2
 8008252:	2b00      	cmp	r3, #0
 8008254:	d020      	beq.n	8008298 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	f003 0302 	and.w	r3, r3, #2
 800825c:	2b00      	cmp	r3, #0
 800825e:	d01b      	beq.n	8008298 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f06f 0202 	mvn.w	r2, #2
 8008268:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2201      	movs	r2, #1
 800826e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	699b      	ldr	r3, [r3, #24]
 8008276:	f003 0303 	and.w	r3, r3, #3
 800827a:	2b00      	cmp	r3, #0
 800827c:	d003      	beq.n	8008286 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800827e:	6878      	ldr	r0, [r7, #4]
 8008280:	f000 f8d2 	bl	8008428 <HAL_TIM_IC_CaptureCallback>
 8008284:	e005      	b.n	8008292 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f000 f8c4 	bl	8008414 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f000 f8d5 	bl	800843c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2200      	movs	r2, #0
 8008296:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	f003 0304 	and.w	r3, r3, #4
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d020      	beq.n	80082e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	f003 0304 	and.w	r3, r3, #4
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d01b      	beq.n	80082e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f06f 0204 	mvn.w	r2, #4
 80082b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2202      	movs	r2, #2
 80082ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	699b      	ldr	r3, [r3, #24]
 80082c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d003      	beq.n	80082d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f000 f8ac 	bl	8008428 <HAL_TIM_IC_CaptureCallback>
 80082d0:	e005      	b.n	80082de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f000 f89e 	bl	8008414 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082d8:	6878      	ldr	r0, [r7, #4]
 80082da:	f000 f8af 	bl	800843c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2200      	movs	r2, #0
 80082e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	f003 0308 	and.w	r3, r3, #8
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d020      	beq.n	8008330 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	f003 0308 	and.w	r3, r3, #8
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d01b      	beq.n	8008330 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f06f 0208 	mvn.w	r2, #8
 8008300:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2204      	movs	r2, #4
 8008306:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	69db      	ldr	r3, [r3, #28]
 800830e:	f003 0303 	and.w	r3, r3, #3
 8008312:	2b00      	cmp	r3, #0
 8008314:	d003      	beq.n	800831e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f000 f886 	bl	8008428 <HAL_TIM_IC_CaptureCallback>
 800831c:	e005      	b.n	800832a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f000 f878 	bl	8008414 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f000 f889 	bl	800843c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2200      	movs	r2, #0
 800832e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	f003 0310 	and.w	r3, r3, #16
 8008336:	2b00      	cmp	r3, #0
 8008338:	d020      	beq.n	800837c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	f003 0310 	and.w	r3, r3, #16
 8008340:	2b00      	cmp	r3, #0
 8008342:	d01b      	beq.n	800837c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f06f 0210 	mvn.w	r2, #16
 800834c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2208      	movs	r2, #8
 8008352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	69db      	ldr	r3, [r3, #28]
 800835a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800835e:	2b00      	cmp	r3, #0
 8008360:	d003      	beq.n	800836a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f000 f860 	bl	8008428 <HAL_TIM_IC_CaptureCallback>
 8008368:	e005      	b.n	8008376 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 f852 	bl	8008414 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f000 f863 	bl	800843c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2200      	movs	r2, #0
 800837a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	f003 0301 	and.w	r3, r3, #1
 8008382:	2b00      	cmp	r3, #0
 8008384:	d00c      	beq.n	80083a0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	f003 0301 	and.w	r3, r3, #1
 800838c:	2b00      	cmp	r3, #0
 800838e:	d007      	beq.n	80083a0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f06f 0201 	mvn.w	r2, #1
 8008398:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f7fa fb24 	bl	80029e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d00c      	beq.n	80083c4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d007      	beq.n	80083c4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80083bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f000 f906 	bl	80085d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d00c      	beq.n	80083e8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d007      	beq.n	80083e8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80083e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f000 f834 	bl	8008450 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	f003 0320 	and.w	r3, r3, #32
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d00c      	beq.n	800840c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	f003 0320 	and.w	r3, r3, #32
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d007      	beq.n	800840c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f06f 0220 	mvn.w	r2, #32
 8008404:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f000 f8d8 	bl	80085bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800840c:	bf00      	nop
 800840e:	3710      	adds	r7, #16
 8008410:	46bd      	mov	sp, r7
 8008412:	bd80      	pop	{r7, pc}

08008414 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008414:	b480      	push	{r7}
 8008416:	b083      	sub	sp, #12
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800841c:	bf00      	nop
 800841e:	370c      	adds	r7, #12
 8008420:	46bd      	mov	sp, r7
 8008422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008426:	4770      	bx	lr

08008428 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008428:	b480      	push	{r7}
 800842a:	b083      	sub	sp, #12
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008430:	bf00      	nop
 8008432:	370c      	adds	r7, #12
 8008434:	46bd      	mov	sp, r7
 8008436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843a:	4770      	bx	lr

0800843c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800843c:	b480      	push	{r7}
 800843e:	b083      	sub	sp, #12
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008444:	bf00      	nop
 8008446:	370c      	adds	r7, #12
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr

08008450 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008450:	b480      	push	{r7}
 8008452:	b083      	sub	sp, #12
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008458:	bf00      	nop
 800845a:	370c      	adds	r7, #12
 800845c:	46bd      	mov	sp, r7
 800845e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008462:	4770      	bx	lr

08008464 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008464:	b480      	push	{r7}
 8008466:	b085      	sub	sp, #20
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
 800846c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	4a46      	ldr	r2, [pc, #280]	@ (8008590 <TIM_Base_SetConfig+0x12c>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d013      	beq.n	80084a4 <TIM_Base_SetConfig+0x40>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008482:	d00f      	beq.n	80084a4 <TIM_Base_SetConfig+0x40>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	4a43      	ldr	r2, [pc, #268]	@ (8008594 <TIM_Base_SetConfig+0x130>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d00b      	beq.n	80084a4 <TIM_Base_SetConfig+0x40>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	4a42      	ldr	r2, [pc, #264]	@ (8008598 <TIM_Base_SetConfig+0x134>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d007      	beq.n	80084a4 <TIM_Base_SetConfig+0x40>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	4a41      	ldr	r2, [pc, #260]	@ (800859c <TIM_Base_SetConfig+0x138>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d003      	beq.n	80084a4 <TIM_Base_SetConfig+0x40>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	4a40      	ldr	r2, [pc, #256]	@ (80085a0 <TIM_Base_SetConfig+0x13c>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d108      	bne.n	80084b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	68fa      	ldr	r2, [r7, #12]
 80084b2:	4313      	orrs	r3, r2
 80084b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	4a35      	ldr	r2, [pc, #212]	@ (8008590 <TIM_Base_SetConfig+0x12c>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d02b      	beq.n	8008516 <TIM_Base_SetConfig+0xb2>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084c4:	d027      	beq.n	8008516 <TIM_Base_SetConfig+0xb2>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	4a32      	ldr	r2, [pc, #200]	@ (8008594 <TIM_Base_SetConfig+0x130>)
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d023      	beq.n	8008516 <TIM_Base_SetConfig+0xb2>
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	4a31      	ldr	r2, [pc, #196]	@ (8008598 <TIM_Base_SetConfig+0x134>)
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d01f      	beq.n	8008516 <TIM_Base_SetConfig+0xb2>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	4a30      	ldr	r2, [pc, #192]	@ (800859c <TIM_Base_SetConfig+0x138>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d01b      	beq.n	8008516 <TIM_Base_SetConfig+0xb2>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	4a2f      	ldr	r2, [pc, #188]	@ (80085a0 <TIM_Base_SetConfig+0x13c>)
 80084e2:	4293      	cmp	r3, r2
 80084e4:	d017      	beq.n	8008516 <TIM_Base_SetConfig+0xb2>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	4a2e      	ldr	r2, [pc, #184]	@ (80085a4 <TIM_Base_SetConfig+0x140>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d013      	beq.n	8008516 <TIM_Base_SetConfig+0xb2>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	4a2d      	ldr	r2, [pc, #180]	@ (80085a8 <TIM_Base_SetConfig+0x144>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d00f      	beq.n	8008516 <TIM_Base_SetConfig+0xb2>
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	4a2c      	ldr	r2, [pc, #176]	@ (80085ac <TIM_Base_SetConfig+0x148>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d00b      	beq.n	8008516 <TIM_Base_SetConfig+0xb2>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	4a2b      	ldr	r2, [pc, #172]	@ (80085b0 <TIM_Base_SetConfig+0x14c>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d007      	beq.n	8008516 <TIM_Base_SetConfig+0xb2>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	4a2a      	ldr	r2, [pc, #168]	@ (80085b4 <TIM_Base_SetConfig+0x150>)
 800850a:	4293      	cmp	r3, r2
 800850c:	d003      	beq.n	8008516 <TIM_Base_SetConfig+0xb2>
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	4a29      	ldr	r2, [pc, #164]	@ (80085b8 <TIM_Base_SetConfig+0x154>)
 8008512:	4293      	cmp	r3, r2
 8008514:	d108      	bne.n	8008528 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800851c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	68db      	ldr	r3, [r3, #12]
 8008522:	68fa      	ldr	r2, [r7, #12]
 8008524:	4313      	orrs	r3, r2
 8008526:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	695b      	ldr	r3, [r3, #20]
 8008532:	4313      	orrs	r3, r2
 8008534:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	68fa      	ldr	r2, [r7, #12]
 800853a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	689a      	ldr	r2, [r3, #8]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	681a      	ldr	r2, [r3, #0]
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	4a10      	ldr	r2, [pc, #64]	@ (8008590 <TIM_Base_SetConfig+0x12c>)
 8008550:	4293      	cmp	r3, r2
 8008552:	d003      	beq.n	800855c <TIM_Base_SetConfig+0xf8>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	4a12      	ldr	r2, [pc, #72]	@ (80085a0 <TIM_Base_SetConfig+0x13c>)
 8008558:	4293      	cmp	r3, r2
 800855a:	d103      	bne.n	8008564 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	691a      	ldr	r2, [r3, #16]
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2201      	movs	r2, #1
 8008568:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	691b      	ldr	r3, [r3, #16]
 800856e:	f003 0301 	and.w	r3, r3, #1
 8008572:	2b01      	cmp	r3, #1
 8008574:	d105      	bne.n	8008582 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	691b      	ldr	r3, [r3, #16]
 800857a:	f023 0201 	bic.w	r2, r3, #1
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	611a      	str	r2, [r3, #16]
  }
}
 8008582:	bf00      	nop
 8008584:	3714      	adds	r7, #20
 8008586:	46bd      	mov	sp, r7
 8008588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858c:	4770      	bx	lr
 800858e:	bf00      	nop
 8008590:	40010000 	.word	0x40010000
 8008594:	40000400 	.word	0x40000400
 8008598:	40000800 	.word	0x40000800
 800859c:	40000c00 	.word	0x40000c00
 80085a0:	40010400 	.word	0x40010400
 80085a4:	40014000 	.word	0x40014000
 80085a8:	40014400 	.word	0x40014400
 80085ac:	40014800 	.word	0x40014800
 80085b0:	40001800 	.word	0x40001800
 80085b4:	40001c00 	.word	0x40001c00
 80085b8:	40002000 	.word	0x40002000

080085bc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80085bc:	b480      	push	{r7}
 80085be:	b083      	sub	sp, #12
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80085c4:	bf00      	nop
 80085c6:	370c      	adds	r7, #12
 80085c8:	46bd      	mov	sp, r7
 80085ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ce:	4770      	bx	lr

080085d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b083      	sub	sp, #12
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80085d8:	bf00      	nop
 80085da:	370c      	adds	r7, #12
 80085dc:	46bd      	mov	sp, r7
 80085de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e2:	4770      	bx	lr

080085e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b082      	sub	sp, #8
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d101      	bne.n	80085f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80085f2:	2301      	movs	r3, #1
 80085f4:	e042      	b.n	800867c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80085fc:	b2db      	uxtb	r3, r3
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d106      	bne.n	8008610 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2200      	movs	r2, #0
 8008606:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f7fa fc6e 	bl	8002eec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2224      	movs	r2, #36	@ 0x24
 8008614:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	68da      	ldr	r2, [r3, #12]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008626:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008628:	6878      	ldr	r0, [r7, #4]
 800862a:	f000 f973 	bl	8008914 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	691a      	ldr	r2, [r3, #16]
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800863c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	695a      	ldr	r2, [r3, #20]
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800864c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	68da      	ldr	r2, [r3, #12]
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800865c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2200      	movs	r2, #0
 8008662:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2220      	movs	r2, #32
 8008668:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2220      	movs	r2, #32
 8008670:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2200      	movs	r2, #0
 8008678:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800867a:	2300      	movs	r3, #0
}
 800867c:	4618      	mov	r0, r3
 800867e:	3708      	adds	r7, #8
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}

08008684 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b08a      	sub	sp, #40	@ 0x28
 8008688:	af02      	add	r7, sp, #8
 800868a:	60f8      	str	r0, [r7, #12]
 800868c:	60b9      	str	r1, [r7, #8]
 800868e:	603b      	str	r3, [r7, #0]
 8008690:	4613      	mov	r3, r2
 8008692:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008694:	2300      	movs	r3, #0
 8008696:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800869e:	b2db      	uxtb	r3, r3
 80086a0:	2b20      	cmp	r3, #32
 80086a2:	d175      	bne.n	8008790 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d002      	beq.n	80086b0 <HAL_UART_Transmit+0x2c>
 80086aa:	88fb      	ldrh	r3, [r7, #6]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d101      	bne.n	80086b4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80086b0:	2301      	movs	r3, #1
 80086b2:	e06e      	b.n	8008792 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2200      	movs	r2, #0
 80086b8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	2221      	movs	r2, #33	@ 0x21
 80086be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80086c2:	f7fa fcbb 	bl	800303c <HAL_GetTick>
 80086c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	88fa      	ldrh	r2, [r7, #6]
 80086cc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	88fa      	ldrh	r2, [r7, #6]
 80086d2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	689b      	ldr	r3, [r3, #8]
 80086d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086dc:	d108      	bne.n	80086f0 <HAL_UART_Transmit+0x6c>
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	691b      	ldr	r3, [r3, #16]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d104      	bne.n	80086f0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80086e6:	2300      	movs	r3, #0
 80086e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	61bb      	str	r3, [r7, #24]
 80086ee:	e003      	b.n	80086f8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80086f4:	2300      	movs	r3, #0
 80086f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80086f8:	e02e      	b.n	8008758 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	9300      	str	r3, [sp, #0]
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	2200      	movs	r2, #0
 8008702:	2180      	movs	r1, #128	@ 0x80
 8008704:	68f8      	ldr	r0, [r7, #12]
 8008706:	f000 f848 	bl	800879a <UART_WaitOnFlagUntilTimeout>
 800870a:	4603      	mov	r3, r0
 800870c:	2b00      	cmp	r3, #0
 800870e:	d005      	beq.n	800871c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	2220      	movs	r2, #32
 8008714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008718:	2303      	movs	r3, #3
 800871a:	e03a      	b.n	8008792 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800871c:	69fb      	ldr	r3, [r7, #28]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d10b      	bne.n	800873a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008722:	69bb      	ldr	r3, [r7, #24]
 8008724:	881b      	ldrh	r3, [r3, #0]
 8008726:	461a      	mov	r2, r3
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008730:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008732:	69bb      	ldr	r3, [r7, #24]
 8008734:	3302      	adds	r3, #2
 8008736:	61bb      	str	r3, [r7, #24]
 8008738:	e007      	b.n	800874a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800873a:	69fb      	ldr	r3, [r7, #28]
 800873c:	781a      	ldrb	r2, [r3, #0]
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008744:	69fb      	ldr	r3, [r7, #28]
 8008746:	3301      	adds	r3, #1
 8008748:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800874e:	b29b      	uxth	r3, r3
 8008750:	3b01      	subs	r3, #1
 8008752:	b29a      	uxth	r2, r3
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800875c:	b29b      	uxth	r3, r3
 800875e:	2b00      	cmp	r3, #0
 8008760:	d1cb      	bne.n	80086fa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	9300      	str	r3, [sp, #0]
 8008766:	697b      	ldr	r3, [r7, #20]
 8008768:	2200      	movs	r2, #0
 800876a:	2140      	movs	r1, #64	@ 0x40
 800876c:	68f8      	ldr	r0, [r7, #12]
 800876e:	f000 f814 	bl	800879a <UART_WaitOnFlagUntilTimeout>
 8008772:	4603      	mov	r3, r0
 8008774:	2b00      	cmp	r3, #0
 8008776:	d005      	beq.n	8008784 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	2220      	movs	r2, #32
 800877c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008780:	2303      	movs	r3, #3
 8008782:	e006      	b.n	8008792 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	2220      	movs	r2, #32
 8008788:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800878c:	2300      	movs	r3, #0
 800878e:	e000      	b.n	8008792 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008790:	2302      	movs	r3, #2
  }
}
 8008792:	4618      	mov	r0, r3
 8008794:	3720      	adds	r7, #32
 8008796:	46bd      	mov	sp, r7
 8008798:	bd80      	pop	{r7, pc}

0800879a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800879a:	b580      	push	{r7, lr}
 800879c:	b086      	sub	sp, #24
 800879e:	af00      	add	r7, sp, #0
 80087a0:	60f8      	str	r0, [r7, #12]
 80087a2:	60b9      	str	r1, [r7, #8]
 80087a4:	603b      	str	r3, [r7, #0]
 80087a6:	4613      	mov	r3, r2
 80087a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80087aa:	e03b      	b.n	8008824 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80087ac:	6a3b      	ldr	r3, [r7, #32]
 80087ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80087b2:	d037      	beq.n	8008824 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80087b4:	f7fa fc42 	bl	800303c <HAL_GetTick>
 80087b8:	4602      	mov	r2, r0
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	1ad3      	subs	r3, r2, r3
 80087be:	6a3a      	ldr	r2, [r7, #32]
 80087c0:	429a      	cmp	r2, r3
 80087c2:	d302      	bcc.n	80087ca <UART_WaitOnFlagUntilTimeout+0x30>
 80087c4:	6a3b      	ldr	r3, [r7, #32]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d101      	bne.n	80087ce <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80087ca:	2303      	movs	r3, #3
 80087cc:	e03a      	b.n	8008844 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	68db      	ldr	r3, [r3, #12]
 80087d4:	f003 0304 	and.w	r3, r3, #4
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d023      	beq.n	8008824 <UART_WaitOnFlagUntilTimeout+0x8a>
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	2b80      	cmp	r3, #128	@ 0x80
 80087e0:	d020      	beq.n	8008824 <UART_WaitOnFlagUntilTimeout+0x8a>
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	2b40      	cmp	r3, #64	@ 0x40
 80087e6:	d01d      	beq.n	8008824 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f003 0308 	and.w	r3, r3, #8
 80087f2:	2b08      	cmp	r3, #8
 80087f4:	d116      	bne.n	8008824 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80087f6:	2300      	movs	r3, #0
 80087f8:	617b      	str	r3, [r7, #20]
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	617b      	str	r3, [r7, #20]
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	685b      	ldr	r3, [r3, #4]
 8008808:	617b      	str	r3, [r7, #20]
 800880a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800880c:	68f8      	ldr	r0, [r7, #12]
 800880e:	f000 f81d 	bl	800884c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	2208      	movs	r2, #8
 8008816:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	2200      	movs	r2, #0
 800881c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008820:	2301      	movs	r3, #1
 8008822:	e00f      	b.n	8008844 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	681a      	ldr	r2, [r3, #0]
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	4013      	ands	r3, r2
 800882e:	68ba      	ldr	r2, [r7, #8]
 8008830:	429a      	cmp	r2, r3
 8008832:	bf0c      	ite	eq
 8008834:	2301      	moveq	r3, #1
 8008836:	2300      	movne	r3, #0
 8008838:	b2db      	uxtb	r3, r3
 800883a:	461a      	mov	r2, r3
 800883c:	79fb      	ldrb	r3, [r7, #7]
 800883e:	429a      	cmp	r2, r3
 8008840:	d0b4      	beq.n	80087ac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008842:	2300      	movs	r3, #0
}
 8008844:	4618      	mov	r0, r3
 8008846:	3718      	adds	r7, #24
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}

0800884c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800884c:	b480      	push	{r7}
 800884e:	b095      	sub	sp, #84	@ 0x54
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	330c      	adds	r3, #12
 800885a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800885c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800885e:	e853 3f00 	ldrex	r3, [r3]
 8008862:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008866:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800886a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	330c      	adds	r3, #12
 8008872:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008874:	643a      	str	r2, [r7, #64]	@ 0x40
 8008876:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008878:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800887a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800887c:	e841 2300 	strex	r3, r2, [r1]
 8008880:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008884:	2b00      	cmp	r3, #0
 8008886:	d1e5      	bne.n	8008854 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	3314      	adds	r3, #20
 800888e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008890:	6a3b      	ldr	r3, [r7, #32]
 8008892:	e853 3f00 	ldrex	r3, [r3]
 8008896:	61fb      	str	r3, [r7, #28]
   return(result);
 8008898:	69fb      	ldr	r3, [r7, #28]
 800889a:	f023 0301 	bic.w	r3, r3, #1
 800889e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	3314      	adds	r3, #20
 80088a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80088a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80088aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80088ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80088b0:	e841 2300 	strex	r3, r2, [r1]
 80088b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80088b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d1e5      	bne.n	8008888 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d119      	bne.n	80088f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	330c      	adds	r3, #12
 80088ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	e853 3f00 	ldrex	r3, [r3]
 80088d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	f023 0310 	bic.w	r3, r3, #16
 80088da:	647b      	str	r3, [r7, #68]	@ 0x44
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	330c      	adds	r3, #12
 80088e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088e4:	61ba      	str	r2, [r7, #24]
 80088e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e8:	6979      	ldr	r1, [r7, #20]
 80088ea:	69ba      	ldr	r2, [r7, #24]
 80088ec:	e841 2300 	strex	r3, r2, [r1]
 80088f0:	613b      	str	r3, [r7, #16]
   return(result);
 80088f2:	693b      	ldr	r3, [r7, #16]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d1e5      	bne.n	80088c4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2220      	movs	r2, #32
 80088fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2200      	movs	r2, #0
 8008904:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008906:	bf00      	nop
 8008908:	3754      	adds	r7, #84	@ 0x54
 800890a:	46bd      	mov	sp, r7
 800890c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008910:	4770      	bx	lr
	...

08008914 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008914:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008918:	b0c0      	sub	sp, #256	@ 0x100
 800891a:	af00      	add	r7, sp, #0
 800891c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008920:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	691b      	ldr	r3, [r3, #16]
 8008928:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800892c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008930:	68d9      	ldr	r1, [r3, #12]
 8008932:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008936:	681a      	ldr	r2, [r3, #0]
 8008938:	ea40 0301 	orr.w	r3, r0, r1
 800893c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800893e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008942:	689a      	ldr	r2, [r3, #8]
 8008944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008948:	691b      	ldr	r3, [r3, #16]
 800894a:	431a      	orrs	r2, r3
 800894c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008950:	695b      	ldr	r3, [r3, #20]
 8008952:	431a      	orrs	r2, r3
 8008954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008958:	69db      	ldr	r3, [r3, #28]
 800895a:	4313      	orrs	r3, r2
 800895c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	68db      	ldr	r3, [r3, #12]
 8008968:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800896c:	f021 010c 	bic.w	r1, r1, #12
 8008970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008974:	681a      	ldr	r2, [r3, #0]
 8008976:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800897a:	430b      	orrs	r3, r1
 800897c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800897e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	695b      	ldr	r3, [r3, #20]
 8008986:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800898a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800898e:	6999      	ldr	r1, [r3, #24]
 8008990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008994:	681a      	ldr	r2, [r3, #0]
 8008996:	ea40 0301 	orr.w	r3, r0, r1
 800899a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800899c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089a0:	681a      	ldr	r2, [r3, #0]
 80089a2:	4b8f      	ldr	r3, [pc, #572]	@ (8008be0 <UART_SetConfig+0x2cc>)
 80089a4:	429a      	cmp	r2, r3
 80089a6:	d005      	beq.n	80089b4 <UART_SetConfig+0xa0>
 80089a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089ac:	681a      	ldr	r2, [r3, #0]
 80089ae:	4b8d      	ldr	r3, [pc, #564]	@ (8008be4 <UART_SetConfig+0x2d0>)
 80089b0:	429a      	cmp	r2, r3
 80089b2:	d104      	bne.n	80089be <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80089b4:	f7fe ff40 	bl	8007838 <HAL_RCC_GetPCLK2Freq>
 80089b8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80089bc:	e003      	b.n	80089c6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80089be:	f7fe ff27 	bl	8007810 <HAL_RCC_GetPCLK1Freq>
 80089c2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80089c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089ca:	69db      	ldr	r3, [r3, #28]
 80089cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80089d0:	f040 810c 	bne.w	8008bec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80089d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80089d8:	2200      	movs	r2, #0
 80089da:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80089de:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80089e2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80089e6:	4622      	mov	r2, r4
 80089e8:	462b      	mov	r3, r5
 80089ea:	1891      	adds	r1, r2, r2
 80089ec:	65b9      	str	r1, [r7, #88]	@ 0x58
 80089ee:	415b      	adcs	r3, r3
 80089f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80089f2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80089f6:	4621      	mov	r1, r4
 80089f8:	eb12 0801 	adds.w	r8, r2, r1
 80089fc:	4629      	mov	r1, r5
 80089fe:	eb43 0901 	adc.w	r9, r3, r1
 8008a02:	f04f 0200 	mov.w	r2, #0
 8008a06:	f04f 0300 	mov.w	r3, #0
 8008a0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008a0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008a12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008a16:	4690      	mov	r8, r2
 8008a18:	4699      	mov	r9, r3
 8008a1a:	4623      	mov	r3, r4
 8008a1c:	eb18 0303 	adds.w	r3, r8, r3
 8008a20:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008a24:	462b      	mov	r3, r5
 8008a26:	eb49 0303 	adc.w	r3, r9, r3
 8008a2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008a2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a32:	685b      	ldr	r3, [r3, #4]
 8008a34:	2200      	movs	r2, #0
 8008a36:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008a3a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008a3e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008a42:	460b      	mov	r3, r1
 8008a44:	18db      	adds	r3, r3, r3
 8008a46:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a48:	4613      	mov	r3, r2
 8008a4a:	eb42 0303 	adc.w	r3, r2, r3
 8008a4e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008a50:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008a54:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008a58:	f7f8 f8a6 	bl	8000ba8 <__aeabi_uldivmod>
 8008a5c:	4602      	mov	r2, r0
 8008a5e:	460b      	mov	r3, r1
 8008a60:	4b61      	ldr	r3, [pc, #388]	@ (8008be8 <UART_SetConfig+0x2d4>)
 8008a62:	fba3 2302 	umull	r2, r3, r3, r2
 8008a66:	095b      	lsrs	r3, r3, #5
 8008a68:	011c      	lsls	r4, r3, #4
 8008a6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a6e:	2200      	movs	r2, #0
 8008a70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008a74:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008a78:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008a7c:	4642      	mov	r2, r8
 8008a7e:	464b      	mov	r3, r9
 8008a80:	1891      	adds	r1, r2, r2
 8008a82:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008a84:	415b      	adcs	r3, r3
 8008a86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a88:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008a8c:	4641      	mov	r1, r8
 8008a8e:	eb12 0a01 	adds.w	sl, r2, r1
 8008a92:	4649      	mov	r1, r9
 8008a94:	eb43 0b01 	adc.w	fp, r3, r1
 8008a98:	f04f 0200 	mov.w	r2, #0
 8008a9c:	f04f 0300 	mov.w	r3, #0
 8008aa0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008aa4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008aa8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008aac:	4692      	mov	sl, r2
 8008aae:	469b      	mov	fp, r3
 8008ab0:	4643      	mov	r3, r8
 8008ab2:	eb1a 0303 	adds.w	r3, sl, r3
 8008ab6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008aba:	464b      	mov	r3, r9
 8008abc:	eb4b 0303 	adc.w	r3, fp, r3
 8008ac0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ac8:	685b      	ldr	r3, [r3, #4]
 8008aca:	2200      	movs	r2, #0
 8008acc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008ad0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008ad4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008ad8:	460b      	mov	r3, r1
 8008ada:	18db      	adds	r3, r3, r3
 8008adc:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ade:	4613      	mov	r3, r2
 8008ae0:	eb42 0303 	adc.w	r3, r2, r3
 8008ae4:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ae6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008aea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008aee:	f7f8 f85b 	bl	8000ba8 <__aeabi_uldivmod>
 8008af2:	4602      	mov	r2, r0
 8008af4:	460b      	mov	r3, r1
 8008af6:	4611      	mov	r1, r2
 8008af8:	4b3b      	ldr	r3, [pc, #236]	@ (8008be8 <UART_SetConfig+0x2d4>)
 8008afa:	fba3 2301 	umull	r2, r3, r3, r1
 8008afe:	095b      	lsrs	r3, r3, #5
 8008b00:	2264      	movs	r2, #100	@ 0x64
 8008b02:	fb02 f303 	mul.w	r3, r2, r3
 8008b06:	1acb      	subs	r3, r1, r3
 8008b08:	00db      	lsls	r3, r3, #3
 8008b0a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008b0e:	4b36      	ldr	r3, [pc, #216]	@ (8008be8 <UART_SetConfig+0x2d4>)
 8008b10:	fba3 2302 	umull	r2, r3, r3, r2
 8008b14:	095b      	lsrs	r3, r3, #5
 8008b16:	005b      	lsls	r3, r3, #1
 8008b18:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008b1c:	441c      	add	r4, r3
 8008b1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b22:	2200      	movs	r2, #0
 8008b24:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008b28:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008b2c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008b30:	4642      	mov	r2, r8
 8008b32:	464b      	mov	r3, r9
 8008b34:	1891      	adds	r1, r2, r2
 8008b36:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008b38:	415b      	adcs	r3, r3
 8008b3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b3c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008b40:	4641      	mov	r1, r8
 8008b42:	1851      	adds	r1, r2, r1
 8008b44:	6339      	str	r1, [r7, #48]	@ 0x30
 8008b46:	4649      	mov	r1, r9
 8008b48:	414b      	adcs	r3, r1
 8008b4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b4c:	f04f 0200 	mov.w	r2, #0
 8008b50:	f04f 0300 	mov.w	r3, #0
 8008b54:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008b58:	4659      	mov	r1, fp
 8008b5a:	00cb      	lsls	r3, r1, #3
 8008b5c:	4651      	mov	r1, sl
 8008b5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008b62:	4651      	mov	r1, sl
 8008b64:	00ca      	lsls	r2, r1, #3
 8008b66:	4610      	mov	r0, r2
 8008b68:	4619      	mov	r1, r3
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	4642      	mov	r2, r8
 8008b6e:	189b      	adds	r3, r3, r2
 8008b70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008b74:	464b      	mov	r3, r9
 8008b76:	460a      	mov	r2, r1
 8008b78:	eb42 0303 	adc.w	r3, r2, r3
 8008b7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b84:	685b      	ldr	r3, [r3, #4]
 8008b86:	2200      	movs	r2, #0
 8008b88:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008b8c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008b90:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008b94:	460b      	mov	r3, r1
 8008b96:	18db      	adds	r3, r3, r3
 8008b98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008b9a:	4613      	mov	r3, r2
 8008b9c:	eb42 0303 	adc.w	r3, r2, r3
 8008ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ba2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008ba6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008baa:	f7f7 fffd 	bl	8000ba8 <__aeabi_uldivmod>
 8008bae:	4602      	mov	r2, r0
 8008bb0:	460b      	mov	r3, r1
 8008bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8008be8 <UART_SetConfig+0x2d4>)
 8008bb4:	fba3 1302 	umull	r1, r3, r3, r2
 8008bb8:	095b      	lsrs	r3, r3, #5
 8008bba:	2164      	movs	r1, #100	@ 0x64
 8008bbc:	fb01 f303 	mul.w	r3, r1, r3
 8008bc0:	1ad3      	subs	r3, r2, r3
 8008bc2:	00db      	lsls	r3, r3, #3
 8008bc4:	3332      	adds	r3, #50	@ 0x32
 8008bc6:	4a08      	ldr	r2, [pc, #32]	@ (8008be8 <UART_SetConfig+0x2d4>)
 8008bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8008bcc:	095b      	lsrs	r3, r3, #5
 8008bce:	f003 0207 	and.w	r2, r3, #7
 8008bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	4422      	add	r2, r4
 8008bda:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008bdc:	e106      	b.n	8008dec <UART_SetConfig+0x4d8>
 8008bde:	bf00      	nop
 8008be0:	40011000 	.word	0x40011000
 8008be4:	40011400 	.word	0x40011400
 8008be8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008bec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008bf0:	2200      	movs	r2, #0
 8008bf2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008bf6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008bfa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008bfe:	4642      	mov	r2, r8
 8008c00:	464b      	mov	r3, r9
 8008c02:	1891      	adds	r1, r2, r2
 8008c04:	6239      	str	r1, [r7, #32]
 8008c06:	415b      	adcs	r3, r3
 8008c08:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008c0e:	4641      	mov	r1, r8
 8008c10:	1854      	adds	r4, r2, r1
 8008c12:	4649      	mov	r1, r9
 8008c14:	eb43 0501 	adc.w	r5, r3, r1
 8008c18:	f04f 0200 	mov.w	r2, #0
 8008c1c:	f04f 0300 	mov.w	r3, #0
 8008c20:	00eb      	lsls	r3, r5, #3
 8008c22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008c26:	00e2      	lsls	r2, r4, #3
 8008c28:	4614      	mov	r4, r2
 8008c2a:	461d      	mov	r5, r3
 8008c2c:	4643      	mov	r3, r8
 8008c2e:	18e3      	adds	r3, r4, r3
 8008c30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008c34:	464b      	mov	r3, r9
 8008c36:	eb45 0303 	adc.w	r3, r5, r3
 8008c3a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008c3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c42:	685b      	ldr	r3, [r3, #4]
 8008c44:	2200      	movs	r2, #0
 8008c46:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008c4a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008c4e:	f04f 0200 	mov.w	r2, #0
 8008c52:	f04f 0300 	mov.w	r3, #0
 8008c56:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008c5a:	4629      	mov	r1, r5
 8008c5c:	008b      	lsls	r3, r1, #2
 8008c5e:	4621      	mov	r1, r4
 8008c60:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008c64:	4621      	mov	r1, r4
 8008c66:	008a      	lsls	r2, r1, #2
 8008c68:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008c6c:	f7f7 ff9c 	bl	8000ba8 <__aeabi_uldivmod>
 8008c70:	4602      	mov	r2, r0
 8008c72:	460b      	mov	r3, r1
 8008c74:	4b60      	ldr	r3, [pc, #384]	@ (8008df8 <UART_SetConfig+0x4e4>)
 8008c76:	fba3 2302 	umull	r2, r3, r3, r2
 8008c7a:	095b      	lsrs	r3, r3, #5
 8008c7c:	011c      	lsls	r4, r3, #4
 8008c7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c82:	2200      	movs	r2, #0
 8008c84:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008c88:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008c8c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008c90:	4642      	mov	r2, r8
 8008c92:	464b      	mov	r3, r9
 8008c94:	1891      	adds	r1, r2, r2
 8008c96:	61b9      	str	r1, [r7, #24]
 8008c98:	415b      	adcs	r3, r3
 8008c9a:	61fb      	str	r3, [r7, #28]
 8008c9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008ca0:	4641      	mov	r1, r8
 8008ca2:	1851      	adds	r1, r2, r1
 8008ca4:	6139      	str	r1, [r7, #16]
 8008ca6:	4649      	mov	r1, r9
 8008ca8:	414b      	adcs	r3, r1
 8008caa:	617b      	str	r3, [r7, #20]
 8008cac:	f04f 0200 	mov.w	r2, #0
 8008cb0:	f04f 0300 	mov.w	r3, #0
 8008cb4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008cb8:	4659      	mov	r1, fp
 8008cba:	00cb      	lsls	r3, r1, #3
 8008cbc:	4651      	mov	r1, sl
 8008cbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008cc2:	4651      	mov	r1, sl
 8008cc4:	00ca      	lsls	r2, r1, #3
 8008cc6:	4610      	mov	r0, r2
 8008cc8:	4619      	mov	r1, r3
 8008cca:	4603      	mov	r3, r0
 8008ccc:	4642      	mov	r2, r8
 8008cce:	189b      	adds	r3, r3, r2
 8008cd0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008cd4:	464b      	mov	r3, r9
 8008cd6:	460a      	mov	r2, r1
 8008cd8:	eb42 0303 	adc.w	r3, r2, r3
 8008cdc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ce4:	685b      	ldr	r3, [r3, #4]
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008cea:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008cec:	f04f 0200 	mov.w	r2, #0
 8008cf0:	f04f 0300 	mov.w	r3, #0
 8008cf4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008cf8:	4649      	mov	r1, r9
 8008cfa:	008b      	lsls	r3, r1, #2
 8008cfc:	4641      	mov	r1, r8
 8008cfe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008d02:	4641      	mov	r1, r8
 8008d04:	008a      	lsls	r2, r1, #2
 8008d06:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008d0a:	f7f7 ff4d 	bl	8000ba8 <__aeabi_uldivmod>
 8008d0e:	4602      	mov	r2, r0
 8008d10:	460b      	mov	r3, r1
 8008d12:	4611      	mov	r1, r2
 8008d14:	4b38      	ldr	r3, [pc, #224]	@ (8008df8 <UART_SetConfig+0x4e4>)
 8008d16:	fba3 2301 	umull	r2, r3, r3, r1
 8008d1a:	095b      	lsrs	r3, r3, #5
 8008d1c:	2264      	movs	r2, #100	@ 0x64
 8008d1e:	fb02 f303 	mul.w	r3, r2, r3
 8008d22:	1acb      	subs	r3, r1, r3
 8008d24:	011b      	lsls	r3, r3, #4
 8008d26:	3332      	adds	r3, #50	@ 0x32
 8008d28:	4a33      	ldr	r2, [pc, #204]	@ (8008df8 <UART_SetConfig+0x4e4>)
 8008d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8008d2e:	095b      	lsrs	r3, r3, #5
 8008d30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008d34:	441c      	add	r4, r3
 8008d36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	673b      	str	r3, [r7, #112]	@ 0x70
 8008d3e:	677a      	str	r2, [r7, #116]	@ 0x74
 8008d40:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008d44:	4642      	mov	r2, r8
 8008d46:	464b      	mov	r3, r9
 8008d48:	1891      	adds	r1, r2, r2
 8008d4a:	60b9      	str	r1, [r7, #8]
 8008d4c:	415b      	adcs	r3, r3
 8008d4e:	60fb      	str	r3, [r7, #12]
 8008d50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008d54:	4641      	mov	r1, r8
 8008d56:	1851      	adds	r1, r2, r1
 8008d58:	6039      	str	r1, [r7, #0]
 8008d5a:	4649      	mov	r1, r9
 8008d5c:	414b      	adcs	r3, r1
 8008d5e:	607b      	str	r3, [r7, #4]
 8008d60:	f04f 0200 	mov.w	r2, #0
 8008d64:	f04f 0300 	mov.w	r3, #0
 8008d68:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008d6c:	4659      	mov	r1, fp
 8008d6e:	00cb      	lsls	r3, r1, #3
 8008d70:	4651      	mov	r1, sl
 8008d72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008d76:	4651      	mov	r1, sl
 8008d78:	00ca      	lsls	r2, r1, #3
 8008d7a:	4610      	mov	r0, r2
 8008d7c:	4619      	mov	r1, r3
 8008d7e:	4603      	mov	r3, r0
 8008d80:	4642      	mov	r2, r8
 8008d82:	189b      	adds	r3, r3, r2
 8008d84:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008d86:	464b      	mov	r3, r9
 8008d88:	460a      	mov	r2, r1
 8008d8a:	eb42 0303 	adc.w	r3, r2, r3
 8008d8e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	2200      	movs	r2, #0
 8008d98:	663b      	str	r3, [r7, #96]	@ 0x60
 8008d9a:	667a      	str	r2, [r7, #100]	@ 0x64
 8008d9c:	f04f 0200 	mov.w	r2, #0
 8008da0:	f04f 0300 	mov.w	r3, #0
 8008da4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008da8:	4649      	mov	r1, r9
 8008daa:	008b      	lsls	r3, r1, #2
 8008dac:	4641      	mov	r1, r8
 8008dae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008db2:	4641      	mov	r1, r8
 8008db4:	008a      	lsls	r2, r1, #2
 8008db6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008dba:	f7f7 fef5 	bl	8000ba8 <__aeabi_uldivmod>
 8008dbe:	4602      	mov	r2, r0
 8008dc0:	460b      	mov	r3, r1
 8008dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8008df8 <UART_SetConfig+0x4e4>)
 8008dc4:	fba3 1302 	umull	r1, r3, r3, r2
 8008dc8:	095b      	lsrs	r3, r3, #5
 8008dca:	2164      	movs	r1, #100	@ 0x64
 8008dcc:	fb01 f303 	mul.w	r3, r1, r3
 8008dd0:	1ad3      	subs	r3, r2, r3
 8008dd2:	011b      	lsls	r3, r3, #4
 8008dd4:	3332      	adds	r3, #50	@ 0x32
 8008dd6:	4a08      	ldr	r2, [pc, #32]	@ (8008df8 <UART_SetConfig+0x4e4>)
 8008dd8:	fba2 2303 	umull	r2, r3, r2, r3
 8008ddc:	095b      	lsrs	r3, r3, #5
 8008dde:	f003 020f 	and.w	r2, r3, #15
 8008de2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4422      	add	r2, r4
 8008dea:	609a      	str	r2, [r3, #8]
}
 8008dec:	bf00      	nop
 8008dee:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008df2:	46bd      	mov	sp, r7
 8008df4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008df8:	51eb851f 	.word	0x51eb851f

08008dfc <__NVIC_SetPriority>:
{
 8008dfc:	b480      	push	{r7}
 8008dfe:	b083      	sub	sp, #12
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	4603      	mov	r3, r0
 8008e04:	6039      	str	r1, [r7, #0]
 8008e06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008e08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	db0a      	blt.n	8008e26 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	b2da      	uxtb	r2, r3
 8008e14:	490c      	ldr	r1, [pc, #48]	@ (8008e48 <__NVIC_SetPriority+0x4c>)
 8008e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008e1a:	0112      	lsls	r2, r2, #4
 8008e1c:	b2d2      	uxtb	r2, r2
 8008e1e:	440b      	add	r3, r1
 8008e20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008e24:	e00a      	b.n	8008e3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	b2da      	uxtb	r2, r3
 8008e2a:	4908      	ldr	r1, [pc, #32]	@ (8008e4c <__NVIC_SetPriority+0x50>)
 8008e2c:	79fb      	ldrb	r3, [r7, #7]
 8008e2e:	f003 030f 	and.w	r3, r3, #15
 8008e32:	3b04      	subs	r3, #4
 8008e34:	0112      	lsls	r2, r2, #4
 8008e36:	b2d2      	uxtb	r2, r2
 8008e38:	440b      	add	r3, r1
 8008e3a:	761a      	strb	r2, [r3, #24]
}
 8008e3c:	bf00      	nop
 8008e3e:	370c      	adds	r7, #12
 8008e40:	46bd      	mov	sp, r7
 8008e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e46:	4770      	bx	lr
 8008e48:	e000e100 	.word	0xe000e100
 8008e4c:	e000ed00 	.word	0xe000ed00

08008e50 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008e50:	b580      	push	{r7, lr}
 8008e52:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008e54:	4b05      	ldr	r3, [pc, #20]	@ (8008e6c <SysTick_Handler+0x1c>)
 8008e56:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008e58:	f002 f80c 	bl	800ae74 <xTaskGetSchedulerState>
 8008e5c:	4603      	mov	r3, r0
 8008e5e:	2b01      	cmp	r3, #1
 8008e60:	d001      	beq.n	8008e66 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008e62:	f002 ff01 	bl	800bc68 <xPortSysTickHandler>
  }
}
 8008e66:	bf00      	nop
 8008e68:	bd80      	pop	{r7, pc}
 8008e6a:	bf00      	nop
 8008e6c:	e000e010 	.word	0xe000e010

08008e70 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008e70:	b580      	push	{r7, lr}
 8008e72:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008e74:	2100      	movs	r1, #0
 8008e76:	f06f 0004 	mvn.w	r0, #4
 8008e7a:	f7ff ffbf 	bl	8008dfc <__NVIC_SetPriority>
#endif
}
 8008e7e:	bf00      	nop
 8008e80:	bd80      	pop	{r7, pc}
	...

08008e84 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008e84:	b480      	push	{r7}
 8008e86:	b083      	sub	sp, #12
 8008e88:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e8a:	f3ef 8305 	mrs	r3, IPSR
 8008e8e:	603b      	str	r3, [r7, #0]
  return(result);
 8008e90:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d003      	beq.n	8008e9e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008e96:	f06f 0305 	mvn.w	r3, #5
 8008e9a:	607b      	str	r3, [r7, #4]
 8008e9c:	e00c      	b.n	8008eb8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008e9e:	4b0a      	ldr	r3, [pc, #40]	@ (8008ec8 <osKernelInitialize+0x44>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d105      	bne.n	8008eb2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008ea6:	4b08      	ldr	r3, [pc, #32]	@ (8008ec8 <osKernelInitialize+0x44>)
 8008ea8:	2201      	movs	r2, #1
 8008eaa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008eac:	2300      	movs	r3, #0
 8008eae:	607b      	str	r3, [r7, #4]
 8008eb0:	e002      	b.n	8008eb8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008eb2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008eb6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008eb8:	687b      	ldr	r3, [r7, #4]
}
 8008eba:	4618      	mov	r0, r3
 8008ebc:	370c      	adds	r7, #12
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec4:	4770      	bx	lr
 8008ec6:	bf00      	nop
 8008ec8:	2000073c 	.word	0x2000073c

08008ecc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b082      	sub	sp, #8
 8008ed0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ed2:	f3ef 8305 	mrs	r3, IPSR
 8008ed6:	603b      	str	r3, [r7, #0]
  return(result);
 8008ed8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d003      	beq.n	8008ee6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8008ede:	f06f 0305 	mvn.w	r3, #5
 8008ee2:	607b      	str	r3, [r7, #4]
 8008ee4:	e010      	b.n	8008f08 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008ee6:	4b0b      	ldr	r3, [pc, #44]	@ (8008f14 <osKernelStart+0x48>)
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	2b01      	cmp	r3, #1
 8008eec:	d109      	bne.n	8008f02 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008eee:	f7ff ffbf 	bl	8008e70 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008ef2:	4b08      	ldr	r3, [pc, #32]	@ (8008f14 <osKernelStart+0x48>)
 8008ef4:	2202      	movs	r2, #2
 8008ef6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008ef8:	f001 fb58 	bl	800a5ac <vTaskStartScheduler>
      stat = osOK;
 8008efc:	2300      	movs	r3, #0
 8008efe:	607b      	str	r3, [r7, #4]
 8008f00:	e002      	b.n	8008f08 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008f02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008f06:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008f08:	687b      	ldr	r3, [r7, #4]
}
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	3708      	adds	r7, #8
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	bd80      	pop	{r7, pc}
 8008f12:	bf00      	nop
 8008f14:	2000073c 	.word	0x2000073c

08008f18 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b08e      	sub	sp, #56	@ 0x38
 8008f1c:	af04      	add	r7, sp, #16
 8008f1e:	60f8      	str	r0, [r7, #12]
 8008f20:	60b9      	str	r1, [r7, #8]
 8008f22:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008f24:	2300      	movs	r3, #0
 8008f26:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f28:	f3ef 8305 	mrs	r3, IPSR
 8008f2c:	617b      	str	r3, [r7, #20]
  return(result);
 8008f2e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d17e      	bne.n	8009032 <osThreadNew+0x11a>
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d07b      	beq.n	8009032 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008f3a:	2380      	movs	r3, #128	@ 0x80
 8008f3c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008f3e:	2318      	movs	r3, #24
 8008f40:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008f42:	2300      	movs	r3, #0
 8008f44:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008f46:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008f4a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d045      	beq.n	8008fde <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d002      	beq.n	8008f60 <osThreadNew+0x48>
        name = attr->name;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	699b      	ldr	r3, [r3, #24]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d002      	beq.n	8008f6e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	699b      	ldr	r3, [r3, #24]
 8008f6c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008f6e:	69fb      	ldr	r3, [r7, #28]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d008      	beq.n	8008f86 <osThreadNew+0x6e>
 8008f74:	69fb      	ldr	r3, [r7, #28]
 8008f76:	2b38      	cmp	r3, #56	@ 0x38
 8008f78:	d805      	bhi.n	8008f86 <osThreadNew+0x6e>
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	685b      	ldr	r3, [r3, #4]
 8008f7e:	f003 0301 	and.w	r3, r3, #1
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d001      	beq.n	8008f8a <osThreadNew+0x72>
        return (NULL);
 8008f86:	2300      	movs	r3, #0
 8008f88:	e054      	b.n	8009034 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	695b      	ldr	r3, [r3, #20]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d003      	beq.n	8008f9a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	695b      	ldr	r3, [r3, #20]
 8008f96:	089b      	lsrs	r3, r3, #2
 8008f98:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	689b      	ldr	r3, [r3, #8]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d00e      	beq.n	8008fc0 <osThreadNew+0xa8>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	68db      	ldr	r3, [r3, #12]
 8008fa6:	2ba7      	cmp	r3, #167	@ 0xa7
 8008fa8:	d90a      	bls.n	8008fc0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d006      	beq.n	8008fc0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	695b      	ldr	r3, [r3, #20]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d002      	beq.n	8008fc0 <osThreadNew+0xa8>
        mem = 1;
 8008fba:	2301      	movs	r3, #1
 8008fbc:	61bb      	str	r3, [r7, #24]
 8008fbe:	e010      	b.n	8008fe2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	689b      	ldr	r3, [r3, #8]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d10c      	bne.n	8008fe2 <osThreadNew+0xca>
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	68db      	ldr	r3, [r3, #12]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d108      	bne.n	8008fe2 <osThreadNew+0xca>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	691b      	ldr	r3, [r3, #16]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d104      	bne.n	8008fe2 <osThreadNew+0xca>
          mem = 0;
 8008fd8:	2300      	movs	r3, #0
 8008fda:	61bb      	str	r3, [r7, #24]
 8008fdc:	e001      	b.n	8008fe2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008fe2:	69bb      	ldr	r3, [r7, #24]
 8008fe4:	2b01      	cmp	r3, #1
 8008fe6:	d110      	bne.n	800900a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008fec:	687a      	ldr	r2, [r7, #4]
 8008fee:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008ff0:	9202      	str	r2, [sp, #8]
 8008ff2:	9301      	str	r3, [sp, #4]
 8008ff4:	69fb      	ldr	r3, [r7, #28]
 8008ff6:	9300      	str	r3, [sp, #0]
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	6a3a      	ldr	r2, [r7, #32]
 8008ffc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008ffe:	68f8      	ldr	r0, [r7, #12]
 8009000:	f001 f8e0 	bl	800a1c4 <xTaskCreateStatic>
 8009004:	4603      	mov	r3, r0
 8009006:	613b      	str	r3, [r7, #16]
 8009008:	e013      	b.n	8009032 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800900a:	69bb      	ldr	r3, [r7, #24]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d110      	bne.n	8009032 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009010:	6a3b      	ldr	r3, [r7, #32]
 8009012:	b29a      	uxth	r2, r3
 8009014:	f107 0310 	add.w	r3, r7, #16
 8009018:	9301      	str	r3, [sp, #4]
 800901a:	69fb      	ldr	r3, [r7, #28]
 800901c:	9300      	str	r3, [sp, #0]
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009022:	68f8      	ldr	r0, [r7, #12]
 8009024:	f001 f92e 	bl	800a284 <xTaskCreate>
 8009028:	4603      	mov	r3, r0
 800902a:	2b01      	cmp	r3, #1
 800902c:	d001      	beq.n	8009032 <osThreadNew+0x11a>
            hTask = NULL;
 800902e:	2300      	movs	r3, #0
 8009030:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009032:	693b      	ldr	r3, [r7, #16]
}
 8009034:	4618      	mov	r0, r3
 8009036:	3728      	adds	r7, #40	@ 0x28
 8009038:	46bd      	mov	sp, r7
 800903a:	bd80      	pop	{r7, pc}

0800903c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800903c:	b580      	push	{r7, lr}
 800903e:	b084      	sub	sp, #16
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009044:	f3ef 8305 	mrs	r3, IPSR
 8009048:	60bb      	str	r3, [r7, #8]
  return(result);
 800904a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800904c:	2b00      	cmp	r3, #0
 800904e:	d003      	beq.n	8009058 <osDelay+0x1c>
    stat = osErrorISR;
 8009050:	f06f 0305 	mvn.w	r3, #5
 8009054:	60fb      	str	r3, [r7, #12]
 8009056:	e007      	b.n	8009068 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009058:	2300      	movs	r3, #0
 800905a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d002      	beq.n	8009068 <osDelay+0x2c>
      vTaskDelay(ticks);
 8009062:	6878      	ldr	r0, [r7, #4]
 8009064:	f001 fa6c 	bl	800a540 <vTaskDelay>
    }
  }

  return (stat);
 8009068:	68fb      	ldr	r3, [r7, #12]
}
 800906a:	4618      	mov	r0, r3
 800906c:	3710      	adds	r7, #16
 800906e:	46bd      	mov	sp, r7
 8009070:	bd80      	pop	{r7, pc}

08009072 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8009072:	b580      	push	{r7, lr}
 8009074:	b088      	sub	sp, #32
 8009076:	af00      	add	r7, sp, #0
 8009078:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800907a:	2300      	movs	r3, #0
 800907c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800907e:	f3ef 8305 	mrs	r3, IPSR
 8009082:	60bb      	str	r3, [r7, #8]
  return(result);
 8009084:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8009086:	2b00      	cmp	r3, #0
 8009088:	d174      	bne.n	8009174 <osMutexNew+0x102>
    if (attr != NULL) {
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d003      	beq.n	8009098 <osMutexNew+0x26>
      type = attr->attr_bits;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	685b      	ldr	r3, [r3, #4]
 8009094:	61bb      	str	r3, [r7, #24]
 8009096:	e001      	b.n	800909c <osMutexNew+0x2a>
    } else {
      type = 0U;
 8009098:	2300      	movs	r3, #0
 800909a:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800909c:	69bb      	ldr	r3, [r7, #24]
 800909e:	f003 0301 	and.w	r3, r3, #1
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d002      	beq.n	80090ac <osMutexNew+0x3a>
      rmtx = 1U;
 80090a6:	2301      	movs	r3, #1
 80090a8:	617b      	str	r3, [r7, #20]
 80090aa:	e001      	b.n	80090b0 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80090ac:	2300      	movs	r3, #0
 80090ae:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80090b0:	69bb      	ldr	r3, [r7, #24]
 80090b2:	f003 0308 	and.w	r3, r3, #8
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d15c      	bne.n	8009174 <osMutexNew+0x102>
      mem = -1;
 80090ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80090be:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d015      	beq.n	80090f2 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	689b      	ldr	r3, [r3, #8]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d006      	beq.n	80090dc <osMutexNew+0x6a>
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	68db      	ldr	r3, [r3, #12]
 80090d2:	2b4f      	cmp	r3, #79	@ 0x4f
 80090d4:	d902      	bls.n	80090dc <osMutexNew+0x6a>
          mem = 1;
 80090d6:	2301      	movs	r3, #1
 80090d8:	613b      	str	r3, [r7, #16]
 80090da:	e00c      	b.n	80090f6 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	689b      	ldr	r3, [r3, #8]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d108      	bne.n	80090f6 <osMutexNew+0x84>
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	68db      	ldr	r3, [r3, #12]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d104      	bne.n	80090f6 <osMutexNew+0x84>
            mem = 0;
 80090ec:	2300      	movs	r3, #0
 80090ee:	613b      	str	r3, [r7, #16]
 80090f0:	e001      	b.n	80090f6 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80090f2:	2300      	movs	r3, #0
 80090f4:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80090f6:	693b      	ldr	r3, [r7, #16]
 80090f8:	2b01      	cmp	r3, #1
 80090fa:	d112      	bne.n	8009122 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80090fc:	697b      	ldr	r3, [r7, #20]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d007      	beq.n	8009112 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	689b      	ldr	r3, [r3, #8]
 8009106:	4619      	mov	r1, r3
 8009108:	2004      	movs	r0, #4
 800910a:	f000 fa98 	bl	800963e <xQueueCreateMutexStatic>
 800910e:	61f8      	str	r0, [r7, #28]
 8009110:	e016      	b.n	8009140 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	689b      	ldr	r3, [r3, #8]
 8009116:	4619      	mov	r1, r3
 8009118:	2001      	movs	r0, #1
 800911a:	f000 fa90 	bl	800963e <xQueueCreateMutexStatic>
 800911e:	61f8      	str	r0, [r7, #28]
 8009120:	e00e      	b.n	8009140 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8009122:	693b      	ldr	r3, [r7, #16]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d10b      	bne.n	8009140 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8009128:	697b      	ldr	r3, [r7, #20]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d004      	beq.n	8009138 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800912e:	2004      	movs	r0, #4
 8009130:	f000 fa6d 	bl	800960e <xQueueCreateMutex>
 8009134:	61f8      	str	r0, [r7, #28]
 8009136:	e003      	b.n	8009140 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8009138:	2001      	movs	r0, #1
 800913a:	f000 fa68 	bl	800960e <xQueueCreateMutex>
 800913e:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8009140:	69fb      	ldr	r3, [r7, #28]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d00c      	beq.n	8009160 <osMutexNew+0xee>
        if (attr != NULL) {
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d003      	beq.n	8009154 <osMutexNew+0xe2>
          name = attr->name;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	60fb      	str	r3, [r7, #12]
 8009152:	e001      	b.n	8009158 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8009154:	2300      	movs	r3, #0
 8009156:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8009158:	68f9      	ldr	r1, [r7, #12]
 800915a:	69f8      	ldr	r0, [r7, #28]
 800915c:	f000 ffd4 	bl	800a108 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8009160:	69fb      	ldr	r3, [r7, #28]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d006      	beq.n	8009174 <osMutexNew+0x102>
 8009166:	697b      	ldr	r3, [r7, #20]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d003      	beq.n	8009174 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800916c:	69fb      	ldr	r3, [r7, #28]
 800916e:	f043 0301 	orr.w	r3, r3, #1
 8009172:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8009174:	69fb      	ldr	r3, [r7, #28]
}
 8009176:	4618      	mov	r0, r3
 8009178:	3720      	adds	r7, #32
 800917a:	46bd      	mov	sp, r7
 800917c:	bd80      	pop	{r7, pc}
	...

08009180 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009180:	b480      	push	{r7}
 8009182:	b085      	sub	sp, #20
 8009184:	af00      	add	r7, sp, #0
 8009186:	60f8      	str	r0, [r7, #12]
 8009188:	60b9      	str	r1, [r7, #8]
 800918a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	4a07      	ldr	r2, [pc, #28]	@ (80091ac <vApplicationGetIdleTaskMemory+0x2c>)
 8009190:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	4a06      	ldr	r2, [pc, #24]	@ (80091b0 <vApplicationGetIdleTaskMemory+0x30>)
 8009196:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2280      	movs	r2, #128	@ 0x80
 800919c:	601a      	str	r2, [r3, #0]
}
 800919e:	bf00      	nop
 80091a0:	3714      	adds	r7, #20
 80091a2:	46bd      	mov	sp, r7
 80091a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a8:	4770      	bx	lr
 80091aa:	bf00      	nop
 80091ac:	20000740 	.word	0x20000740
 80091b0:	200007e8 	.word	0x200007e8

080091b4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80091b4:	b480      	push	{r7}
 80091b6:	b085      	sub	sp, #20
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	60f8      	str	r0, [r7, #12]
 80091bc:	60b9      	str	r1, [r7, #8]
 80091be:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	4a07      	ldr	r2, [pc, #28]	@ (80091e0 <vApplicationGetTimerTaskMemory+0x2c>)
 80091c4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	4a06      	ldr	r2, [pc, #24]	@ (80091e4 <vApplicationGetTimerTaskMemory+0x30>)
 80091ca:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80091d2:	601a      	str	r2, [r3, #0]
}
 80091d4:	bf00      	nop
 80091d6:	3714      	adds	r7, #20
 80091d8:	46bd      	mov	sp, r7
 80091da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091de:	4770      	bx	lr
 80091e0:	200009e8 	.word	0x200009e8
 80091e4:	20000a90 	.word	0x20000a90

080091e8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80091e8:	b480      	push	{r7}
 80091ea:	b083      	sub	sp, #12
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f103 0208 	add.w	r2, r3, #8
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009200:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f103 0208 	add.w	r2, r3, #8
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	f103 0208 	add.w	r2, r3, #8
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	2200      	movs	r2, #0
 800921a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800921c:	bf00      	nop
 800921e:	370c      	adds	r7, #12
 8009220:	46bd      	mov	sp, r7
 8009222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009226:	4770      	bx	lr

08009228 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009228:	b480      	push	{r7}
 800922a:	b083      	sub	sp, #12
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2200      	movs	r2, #0
 8009234:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009236:	bf00      	nop
 8009238:	370c      	adds	r7, #12
 800923a:	46bd      	mov	sp, r7
 800923c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009240:	4770      	bx	lr

08009242 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009242:	b480      	push	{r7}
 8009244:	b085      	sub	sp, #20
 8009246:	af00      	add	r7, sp, #0
 8009248:	6078      	str	r0, [r7, #4]
 800924a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	685b      	ldr	r3, [r3, #4]
 8009250:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	68fa      	ldr	r2, [r7, #12]
 8009256:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	689a      	ldr	r2, [r3, #8]
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	689b      	ldr	r3, [r3, #8]
 8009264:	683a      	ldr	r2, [r7, #0]
 8009266:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	683a      	ldr	r2, [r7, #0]
 800926c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	687a      	ldr	r2, [r7, #4]
 8009272:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	1c5a      	adds	r2, r3, #1
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	601a      	str	r2, [r3, #0]
}
 800927e:	bf00      	nop
 8009280:	3714      	adds	r7, #20
 8009282:	46bd      	mov	sp, r7
 8009284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009288:	4770      	bx	lr

0800928a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800928a:	b480      	push	{r7}
 800928c:	b085      	sub	sp, #20
 800928e:	af00      	add	r7, sp, #0
 8009290:	6078      	str	r0, [r7, #4]
 8009292:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800929a:	68bb      	ldr	r3, [r7, #8]
 800929c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80092a0:	d103      	bne.n	80092aa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	691b      	ldr	r3, [r3, #16]
 80092a6:	60fb      	str	r3, [r7, #12]
 80092a8:	e00c      	b.n	80092c4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	3308      	adds	r3, #8
 80092ae:	60fb      	str	r3, [r7, #12]
 80092b0:	e002      	b.n	80092b8 <vListInsert+0x2e>
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	685b      	ldr	r3, [r3, #4]
 80092b6:	60fb      	str	r3, [r7, #12]
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	68ba      	ldr	r2, [r7, #8]
 80092c0:	429a      	cmp	r2, r3
 80092c2:	d2f6      	bcs.n	80092b2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	685a      	ldr	r2, [r3, #4]
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	685b      	ldr	r3, [r3, #4]
 80092d0:	683a      	ldr	r2, [r7, #0]
 80092d2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	68fa      	ldr	r2, [r7, #12]
 80092d8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	683a      	ldr	r2, [r7, #0]
 80092de:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	687a      	ldr	r2, [r7, #4]
 80092e4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	1c5a      	adds	r2, r3, #1
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	601a      	str	r2, [r3, #0]
}
 80092f0:	bf00      	nop
 80092f2:	3714      	adds	r7, #20
 80092f4:	46bd      	mov	sp, r7
 80092f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fa:	4770      	bx	lr

080092fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80092fc:	b480      	push	{r7}
 80092fe:	b085      	sub	sp, #20
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	691b      	ldr	r3, [r3, #16]
 8009308:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	685b      	ldr	r3, [r3, #4]
 800930e:	687a      	ldr	r2, [r7, #4]
 8009310:	6892      	ldr	r2, [r2, #8]
 8009312:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	689b      	ldr	r3, [r3, #8]
 8009318:	687a      	ldr	r2, [r7, #4]
 800931a:	6852      	ldr	r2, [r2, #4]
 800931c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	685b      	ldr	r3, [r3, #4]
 8009322:	687a      	ldr	r2, [r7, #4]
 8009324:	429a      	cmp	r2, r3
 8009326:	d103      	bne.n	8009330 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	689a      	ldr	r2, [r3, #8]
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2200      	movs	r2, #0
 8009334:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	1e5a      	subs	r2, r3, #1
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	681b      	ldr	r3, [r3, #0]
}
 8009344:	4618      	mov	r0, r3
 8009346:	3714      	adds	r7, #20
 8009348:	46bd      	mov	sp, r7
 800934a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934e:	4770      	bx	lr

08009350 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b084      	sub	sp, #16
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
 8009358:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d10b      	bne.n	800937c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009368:	f383 8811 	msr	BASEPRI, r3
 800936c:	f3bf 8f6f 	isb	sy
 8009370:	f3bf 8f4f 	dsb	sy
 8009374:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009376:	bf00      	nop
 8009378:	bf00      	nop
 800937a:	e7fd      	b.n	8009378 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800937c:	f002 fbe4 	bl	800bb48 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681a      	ldr	r2, [r3, #0]
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009388:	68f9      	ldr	r1, [r7, #12]
 800938a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800938c:	fb01 f303 	mul.w	r3, r1, r3
 8009390:	441a      	add	r2, r3
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	2200      	movs	r2, #0
 800939a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	681a      	ldr	r2, [r3, #0]
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681a      	ldr	r2, [r3, #0]
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093ac:	3b01      	subs	r3, #1
 80093ae:	68f9      	ldr	r1, [r7, #12]
 80093b0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80093b2:	fb01 f303 	mul.w	r3, r1, r3
 80093b6:	441a      	add	r2, r3
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	22ff      	movs	r2, #255	@ 0xff
 80093c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	22ff      	movs	r2, #255	@ 0xff
 80093c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d114      	bne.n	80093fc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	691b      	ldr	r3, [r3, #16]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d01a      	beq.n	8009410 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	3310      	adds	r3, #16
 80093de:	4618      	mov	r0, r3
 80093e0:	f001 fb82 	bl	800aae8 <xTaskRemoveFromEventList>
 80093e4:	4603      	mov	r3, r0
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d012      	beq.n	8009410 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80093ea:	4b0d      	ldr	r3, [pc, #52]	@ (8009420 <xQueueGenericReset+0xd0>)
 80093ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093f0:	601a      	str	r2, [r3, #0]
 80093f2:	f3bf 8f4f 	dsb	sy
 80093f6:	f3bf 8f6f 	isb	sy
 80093fa:	e009      	b.n	8009410 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	3310      	adds	r3, #16
 8009400:	4618      	mov	r0, r3
 8009402:	f7ff fef1 	bl	80091e8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	3324      	adds	r3, #36	@ 0x24
 800940a:	4618      	mov	r0, r3
 800940c:	f7ff feec 	bl	80091e8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009410:	f002 fbcc 	bl	800bbac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009414:	2301      	movs	r3, #1
}
 8009416:	4618      	mov	r0, r3
 8009418:	3710      	adds	r7, #16
 800941a:	46bd      	mov	sp, r7
 800941c:	bd80      	pop	{r7, pc}
 800941e:	bf00      	nop
 8009420:	e000ed04 	.word	0xe000ed04

08009424 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009424:	b580      	push	{r7, lr}
 8009426:	b08e      	sub	sp, #56	@ 0x38
 8009428:	af02      	add	r7, sp, #8
 800942a:	60f8      	str	r0, [r7, #12]
 800942c:	60b9      	str	r1, [r7, #8]
 800942e:	607a      	str	r2, [r7, #4]
 8009430:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d10b      	bne.n	8009450 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009438:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800943c:	f383 8811 	msr	BASEPRI, r3
 8009440:	f3bf 8f6f 	isb	sy
 8009444:	f3bf 8f4f 	dsb	sy
 8009448:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800944a:	bf00      	nop
 800944c:	bf00      	nop
 800944e:	e7fd      	b.n	800944c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d10b      	bne.n	800946e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800945a:	f383 8811 	msr	BASEPRI, r3
 800945e:	f3bf 8f6f 	isb	sy
 8009462:	f3bf 8f4f 	dsb	sy
 8009466:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009468:	bf00      	nop
 800946a:	bf00      	nop
 800946c:	e7fd      	b.n	800946a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d002      	beq.n	800947a <xQueueGenericCreateStatic+0x56>
 8009474:	68bb      	ldr	r3, [r7, #8]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d001      	beq.n	800947e <xQueueGenericCreateStatic+0x5a>
 800947a:	2301      	movs	r3, #1
 800947c:	e000      	b.n	8009480 <xQueueGenericCreateStatic+0x5c>
 800947e:	2300      	movs	r3, #0
 8009480:	2b00      	cmp	r3, #0
 8009482:	d10b      	bne.n	800949c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009488:	f383 8811 	msr	BASEPRI, r3
 800948c:	f3bf 8f6f 	isb	sy
 8009490:	f3bf 8f4f 	dsb	sy
 8009494:	623b      	str	r3, [r7, #32]
}
 8009496:	bf00      	nop
 8009498:	bf00      	nop
 800949a:	e7fd      	b.n	8009498 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d102      	bne.n	80094a8 <xQueueGenericCreateStatic+0x84>
 80094a2:	68bb      	ldr	r3, [r7, #8]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d101      	bne.n	80094ac <xQueueGenericCreateStatic+0x88>
 80094a8:	2301      	movs	r3, #1
 80094aa:	e000      	b.n	80094ae <xQueueGenericCreateStatic+0x8a>
 80094ac:	2300      	movs	r3, #0
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d10b      	bne.n	80094ca <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80094b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094b6:	f383 8811 	msr	BASEPRI, r3
 80094ba:	f3bf 8f6f 	isb	sy
 80094be:	f3bf 8f4f 	dsb	sy
 80094c2:	61fb      	str	r3, [r7, #28]
}
 80094c4:	bf00      	nop
 80094c6:	bf00      	nop
 80094c8:	e7fd      	b.n	80094c6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80094ca:	2350      	movs	r3, #80	@ 0x50
 80094cc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80094ce:	697b      	ldr	r3, [r7, #20]
 80094d0:	2b50      	cmp	r3, #80	@ 0x50
 80094d2:	d00b      	beq.n	80094ec <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80094d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094d8:	f383 8811 	msr	BASEPRI, r3
 80094dc:	f3bf 8f6f 	isb	sy
 80094e0:	f3bf 8f4f 	dsb	sy
 80094e4:	61bb      	str	r3, [r7, #24]
}
 80094e6:	bf00      	nop
 80094e8:	bf00      	nop
 80094ea:	e7fd      	b.n	80094e8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80094ec:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80094f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d00d      	beq.n	8009514 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80094f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094fa:	2201      	movs	r2, #1
 80094fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009500:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009506:	9300      	str	r3, [sp, #0]
 8009508:	4613      	mov	r3, r2
 800950a:	687a      	ldr	r2, [r7, #4]
 800950c:	68b9      	ldr	r1, [r7, #8]
 800950e:	68f8      	ldr	r0, [r7, #12]
 8009510:	f000 f840 	bl	8009594 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009516:	4618      	mov	r0, r3
 8009518:	3730      	adds	r7, #48	@ 0x30
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}

0800951e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800951e:	b580      	push	{r7, lr}
 8009520:	b08a      	sub	sp, #40	@ 0x28
 8009522:	af02      	add	r7, sp, #8
 8009524:	60f8      	str	r0, [r7, #12]
 8009526:	60b9      	str	r1, [r7, #8]
 8009528:	4613      	mov	r3, r2
 800952a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d10b      	bne.n	800954a <xQueueGenericCreate+0x2c>
	__asm volatile
 8009532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009536:	f383 8811 	msr	BASEPRI, r3
 800953a:	f3bf 8f6f 	isb	sy
 800953e:	f3bf 8f4f 	dsb	sy
 8009542:	613b      	str	r3, [r7, #16]
}
 8009544:	bf00      	nop
 8009546:	bf00      	nop
 8009548:	e7fd      	b.n	8009546 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	68ba      	ldr	r2, [r7, #8]
 800954e:	fb02 f303 	mul.w	r3, r2, r3
 8009552:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009554:	69fb      	ldr	r3, [r7, #28]
 8009556:	3350      	adds	r3, #80	@ 0x50
 8009558:	4618      	mov	r0, r3
 800955a:	f002 fc17 	bl	800bd8c <pvPortMalloc>
 800955e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009560:	69bb      	ldr	r3, [r7, #24]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d011      	beq.n	800958a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009566:	69bb      	ldr	r3, [r7, #24]
 8009568:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800956a:	697b      	ldr	r3, [r7, #20]
 800956c:	3350      	adds	r3, #80	@ 0x50
 800956e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009570:	69bb      	ldr	r3, [r7, #24]
 8009572:	2200      	movs	r2, #0
 8009574:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009578:	79fa      	ldrb	r2, [r7, #7]
 800957a:	69bb      	ldr	r3, [r7, #24]
 800957c:	9300      	str	r3, [sp, #0]
 800957e:	4613      	mov	r3, r2
 8009580:	697a      	ldr	r2, [r7, #20]
 8009582:	68b9      	ldr	r1, [r7, #8]
 8009584:	68f8      	ldr	r0, [r7, #12]
 8009586:	f000 f805 	bl	8009594 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800958a:	69bb      	ldr	r3, [r7, #24]
	}
 800958c:	4618      	mov	r0, r3
 800958e:	3720      	adds	r7, #32
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}

08009594 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b084      	sub	sp, #16
 8009598:	af00      	add	r7, sp, #0
 800959a:	60f8      	str	r0, [r7, #12]
 800959c:	60b9      	str	r1, [r7, #8]
 800959e:	607a      	str	r2, [r7, #4]
 80095a0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d103      	bne.n	80095b0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80095a8:	69bb      	ldr	r3, [r7, #24]
 80095aa:	69ba      	ldr	r2, [r7, #24]
 80095ac:	601a      	str	r2, [r3, #0]
 80095ae:	e002      	b.n	80095b6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80095b0:	69bb      	ldr	r3, [r7, #24]
 80095b2:	687a      	ldr	r2, [r7, #4]
 80095b4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80095b6:	69bb      	ldr	r3, [r7, #24]
 80095b8:	68fa      	ldr	r2, [r7, #12]
 80095ba:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80095bc:	69bb      	ldr	r3, [r7, #24]
 80095be:	68ba      	ldr	r2, [r7, #8]
 80095c0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80095c2:	2101      	movs	r1, #1
 80095c4:	69b8      	ldr	r0, [r7, #24]
 80095c6:	f7ff fec3 	bl	8009350 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80095ca:	69bb      	ldr	r3, [r7, #24]
 80095cc:	78fa      	ldrb	r2, [r7, #3]
 80095ce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80095d2:	bf00      	nop
 80095d4:	3710      	adds	r7, #16
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}

080095da <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80095da:	b580      	push	{r7, lr}
 80095dc:	b082      	sub	sp, #8
 80095de:	af00      	add	r7, sp, #0
 80095e0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d00e      	beq.n	8009606 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2200      	movs	r2, #0
 80095ec:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	2200      	movs	r2, #0
 80095f2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2200      	movs	r2, #0
 80095f8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80095fa:	2300      	movs	r3, #0
 80095fc:	2200      	movs	r2, #0
 80095fe:	2100      	movs	r1, #0
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	f000 f837 	bl	8009674 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8009606:	bf00      	nop
 8009608:	3708      	adds	r7, #8
 800960a:	46bd      	mov	sp, r7
 800960c:	bd80      	pop	{r7, pc}

0800960e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800960e:	b580      	push	{r7, lr}
 8009610:	b086      	sub	sp, #24
 8009612:	af00      	add	r7, sp, #0
 8009614:	4603      	mov	r3, r0
 8009616:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009618:	2301      	movs	r3, #1
 800961a:	617b      	str	r3, [r7, #20]
 800961c:	2300      	movs	r3, #0
 800961e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009620:	79fb      	ldrb	r3, [r7, #7]
 8009622:	461a      	mov	r2, r3
 8009624:	6939      	ldr	r1, [r7, #16]
 8009626:	6978      	ldr	r0, [r7, #20]
 8009628:	f7ff ff79 	bl	800951e <xQueueGenericCreate>
 800962c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800962e:	68f8      	ldr	r0, [r7, #12]
 8009630:	f7ff ffd3 	bl	80095da <prvInitialiseMutex>

		return xNewQueue;
 8009634:	68fb      	ldr	r3, [r7, #12]
	}
 8009636:	4618      	mov	r0, r3
 8009638:	3718      	adds	r7, #24
 800963a:	46bd      	mov	sp, r7
 800963c:	bd80      	pop	{r7, pc}

0800963e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800963e:	b580      	push	{r7, lr}
 8009640:	b088      	sub	sp, #32
 8009642:	af02      	add	r7, sp, #8
 8009644:	4603      	mov	r3, r0
 8009646:	6039      	str	r1, [r7, #0]
 8009648:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800964a:	2301      	movs	r3, #1
 800964c:	617b      	str	r3, [r7, #20]
 800964e:	2300      	movs	r3, #0
 8009650:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8009652:	79fb      	ldrb	r3, [r7, #7]
 8009654:	9300      	str	r3, [sp, #0]
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	2200      	movs	r2, #0
 800965a:	6939      	ldr	r1, [r7, #16]
 800965c:	6978      	ldr	r0, [r7, #20]
 800965e:	f7ff fee1 	bl	8009424 <xQueueGenericCreateStatic>
 8009662:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009664:	68f8      	ldr	r0, [r7, #12]
 8009666:	f7ff ffb8 	bl	80095da <prvInitialiseMutex>

		return xNewQueue;
 800966a:	68fb      	ldr	r3, [r7, #12]
	}
 800966c:	4618      	mov	r0, r3
 800966e:	3718      	adds	r7, #24
 8009670:	46bd      	mov	sp, r7
 8009672:	bd80      	pop	{r7, pc}

08009674 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b08e      	sub	sp, #56	@ 0x38
 8009678:	af00      	add	r7, sp, #0
 800967a:	60f8      	str	r0, [r7, #12]
 800967c:	60b9      	str	r1, [r7, #8]
 800967e:	607a      	str	r2, [r7, #4]
 8009680:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009682:	2300      	movs	r3, #0
 8009684:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800968a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800968c:	2b00      	cmp	r3, #0
 800968e:	d10b      	bne.n	80096a8 <xQueueGenericSend+0x34>
	__asm volatile
 8009690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009694:	f383 8811 	msr	BASEPRI, r3
 8009698:	f3bf 8f6f 	isb	sy
 800969c:	f3bf 8f4f 	dsb	sy
 80096a0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80096a2:	bf00      	nop
 80096a4:	bf00      	nop
 80096a6:	e7fd      	b.n	80096a4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80096a8:	68bb      	ldr	r3, [r7, #8]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d103      	bne.n	80096b6 <xQueueGenericSend+0x42>
 80096ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d101      	bne.n	80096ba <xQueueGenericSend+0x46>
 80096b6:	2301      	movs	r3, #1
 80096b8:	e000      	b.n	80096bc <xQueueGenericSend+0x48>
 80096ba:	2300      	movs	r3, #0
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d10b      	bne.n	80096d8 <xQueueGenericSend+0x64>
	__asm volatile
 80096c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096c4:	f383 8811 	msr	BASEPRI, r3
 80096c8:	f3bf 8f6f 	isb	sy
 80096cc:	f3bf 8f4f 	dsb	sy
 80096d0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80096d2:	bf00      	nop
 80096d4:	bf00      	nop
 80096d6:	e7fd      	b.n	80096d4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	2b02      	cmp	r3, #2
 80096dc:	d103      	bne.n	80096e6 <xQueueGenericSend+0x72>
 80096de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096e2:	2b01      	cmp	r3, #1
 80096e4:	d101      	bne.n	80096ea <xQueueGenericSend+0x76>
 80096e6:	2301      	movs	r3, #1
 80096e8:	e000      	b.n	80096ec <xQueueGenericSend+0x78>
 80096ea:	2300      	movs	r3, #0
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d10b      	bne.n	8009708 <xQueueGenericSend+0x94>
	__asm volatile
 80096f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096f4:	f383 8811 	msr	BASEPRI, r3
 80096f8:	f3bf 8f6f 	isb	sy
 80096fc:	f3bf 8f4f 	dsb	sy
 8009700:	623b      	str	r3, [r7, #32]
}
 8009702:	bf00      	nop
 8009704:	bf00      	nop
 8009706:	e7fd      	b.n	8009704 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009708:	f001 fbb4 	bl	800ae74 <xTaskGetSchedulerState>
 800970c:	4603      	mov	r3, r0
 800970e:	2b00      	cmp	r3, #0
 8009710:	d102      	bne.n	8009718 <xQueueGenericSend+0xa4>
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d101      	bne.n	800971c <xQueueGenericSend+0xa8>
 8009718:	2301      	movs	r3, #1
 800971a:	e000      	b.n	800971e <xQueueGenericSend+0xaa>
 800971c:	2300      	movs	r3, #0
 800971e:	2b00      	cmp	r3, #0
 8009720:	d10b      	bne.n	800973a <xQueueGenericSend+0xc6>
	__asm volatile
 8009722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009726:	f383 8811 	msr	BASEPRI, r3
 800972a:	f3bf 8f6f 	isb	sy
 800972e:	f3bf 8f4f 	dsb	sy
 8009732:	61fb      	str	r3, [r7, #28]
}
 8009734:	bf00      	nop
 8009736:	bf00      	nop
 8009738:	e7fd      	b.n	8009736 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800973a:	f002 fa05 	bl	800bb48 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800973e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009740:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009744:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009746:	429a      	cmp	r2, r3
 8009748:	d302      	bcc.n	8009750 <xQueueGenericSend+0xdc>
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	2b02      	cmp	r3, #2
 800974e:	d129      	bne.n	80097a4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009750:	683a      	ldr	r2, [r7, #0]
 8009752:	68b9      	ldr	r1, [r7, #8]
 8009754:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009756:	f000 fbc7 	bl	8009ee8 <prvCopyDataToQueue>
 800975a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800975c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800975e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009760:	2b00      	cmp	r3, #0
 8009762:	d010      	beq.n	8009786 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009766:	3324      	adds	r3, #36	@ 0x24
 8009768:	4618      	mov	r0, r3
 800976a:	f001 f9bd 	bl	800aae8 <xTaskRemoveFromEventList>
 800976e:	4603      	mov	r3, r0
 8009770:	2b00      	cmp	r3, #0
 8009772:	d013      	beq.n	800979c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009774:	4b3f      	ldr	r3, [pc, #252]	@ (8009874 <xQueueGenericSend+0x200>)
 8009776:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800977a:	601a      	str	r2, [r3, #0]
 800977c:	f3bf 8f4f 	dsb	sy
 8009780:	f3bf 8f6f 	isb	sy
 8009784:	e00a      	b.n	800979c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009786:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009788:	2b00      	cmp	r3, #0
 800978a:	d007      	beq.n	800979c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800978c:	4b39      	ldr	r3, [pc, #228]	@ (8009874 <xQueueGenericSend+0x200>)
 800978e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009792:	601a      	str	r2, [r3, #0]
 8009794:	f3bf 8f4f 	dsb	sy
 8009798:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800979c:	f002 fa06 	bl	800bbac <vPortExitCritical>
				return pdPASS;
 80097a0:	2301      	movs	r3, #1
 80097a2:	e063      	b.n	800986c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d103      	bne.n	80097b2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80097aa:	f002 f9ff 	bl	800bbac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80097ae:	2300      	movs	r3, #0
 80097b0:	e05c      	b.n	800986c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80097b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d106      	bne.n	80097c6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80097b8:	f107 0314 	add.w	r3, r7, #20
 80097bc:	4618      	mov	r0, r3
 80097be:	f001 f9f7 	bl	800abb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80097c2:	2301      	movs	r3, #1
 80097c4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80097c6:	f002 f9f1 	bl	800bbac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80097ca:	f000 ff5f 	bl	800a68c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80097ce:	f002 f9bb 	bl	800bb48 <vPortEnterCritical>
 80097d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80097d8:	b25b      	sxtb	r3, r3
 80097da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80097de:	d103      	bne.n	80097e8 <xQueueGenericSend+0x174>
 80097e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097e2:	2200      	movs	r2, #0
 80097e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80097e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80097ee:	b25b      	sxtb	r3, r3
 80097f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80097f4:	d103      	bne.n	80097fe <xQueueGenericSend+0x18a>
 80097f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097f8:	2200      	movs	r2, #0
 80097fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80097fe:	f002 f9d5 	bl	800bbac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009802:	1d3a      	adds	r2, r7, #4
 8009804:	f107 0314 	add.w	r3, r7, #20
 8009808:	4611      	mov	r1, r2
 800980a:	4618      	mov	r0, r3
 800980c:	f001 f9e6 	bl	800abdc <xTaskCheckForTimeOut>
 8009810:	4603      	mov	r3, r0
 8009812:	2b00      	cmp	r3, #0
 8009814:	d124      	bne.n	8009860 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009816:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009818:	f000 fc5e 	bl	800a0d8 <prvIsQueueFull>
 800981c:	4603      	mov	r3, r0
 800981e:	2b00      	cmp	r3, #0
 8009820:	d018      	beq.n	8009854 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009824:	3310      	adds	r3, #16
 8009826:	687a      	ldr	r2, [r7, #4]
 8009828:	4611      	mov	r1, r2
 800982a:	4618      	mov	r0, r3
 800982c:	f001 f90a 	bl	800aa44 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009830:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009832:	f000 fbe9 	bl	800a008 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009836:	f000 ff37 	bl	800a6a8 <xTaskResumeAll>
 800983a:	4603      	mov	r3, r0
 800983c:	2b00      	cmp	r3, #0
 800983e:	f47f af7c 	bne.w	800973a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009842:	4b0c      	ldr	r3, [pc, #48]	@ (8009874 <xQueueGenericSend+0x200>)
 8009844:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009848:	601a      	str	r2, [r3, #0]
 800984a:	f3bf 8f4f 	dsb	sy
 800984e:	f3bf 8f6f 	isb	sy
 8009852:	e772      	b.n	800973a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009854:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009856:	f000 fbd7 	bl	800a008 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800985a:	f000 ff25 	bl	800a6a8 <xTaskResumeAll>
 800985e:	e76c      	b.n	800973a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009860:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009862:	f000 fbd1 	bl	800a008 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009866:	f000 ff1f 	bl	800a6a8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800986a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800986c:	4618      	mov	r0, r3
 800986e:	3738      	adds	r7, #56	@ 0x38
 8009870:	46bd      	mov	sp, r7
 8009872:	bd80      	pop	{r7, pc}
 8009874:	e000ed04 	.word	0xe000ed04

08009878 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b090      	sub	sp, #64	@ 0x40
 800987c:	af00      	add	r7, sp, #0
 800987e:	60f8      	str	r0, [r7, #12]
 8009880:	60b9      	str	r1, [r7, #8]
 8009882:	607a      	str	r2, [r7, #4]
 8009884:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800988a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800988c:	2b00      	cmp	r3, #0
 800988e:	d10b      	bne.n	80098a8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009894:	f383 8811 	msr	BASEPRI, r3
 8009898:	f3bf 8f6f 	isb	sy
 800989c:	f3bf 8f4f 	dsb	sy
 80098a0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80098a2:	bf00      	nop
 80098a4:	bf00      	nop
 80098a6:	e7fd      	b.n	80098a4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d103      	bne.n	80098b6 <xQueueGenericSendFromISR+0x3e>
 80098ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d101      	bne.n	80098ba <xQueueGenericSendFromISR+0x42>
 80098b6:	2301      	movs	r3, #1
 80098b8:	e000      	b.n	80098bc <xQueueGenericSendFromISR+0x44>
 80098ba:	2300      	movs	r3, #0
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d10b      	bne.n	80098d8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80098c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098c4:	f383 8811 	msr	BASEPRI, r3
 80098c8:	f3bf 8f6f 	isb	sy
 80098cc:	f3bf 8f4f 	dsb	sy
 80098d0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80098d2:	bf00      	nop
 80098d4:	bf00      	nop
 80098d6:	e7fd      	b.n	80098d4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	2b02      	cmp	r3, #2
 80098dc:	d103      	bne.n	80098e6 <xQueueGenericSendFromISR+0x6e>
 80098de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098e2:	2b01      	cmp	r3, #1
 80098e4:	d101      	bne.n	80098ea <xQueueGenericSendFromISR+0x72>
 80098e6:	2301      	movs	r3, #1
 80098e8:	e000      	b.n	80098ec <xQueueGenericSendFromISR+0x74>
 80098ea:	2300      	movs	r3, #0
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d10b      	bne.n	8009908 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80098f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098f4:	f383 8811 	msr	BASEPRI, r3
 80098f8:	f3bf 8f6f 	isb	sy
 80098fc:	f3bf 8f4f 	dsb	sy
 8009900:	623b      	str	r3, [r7, #32]
}
 8009902:	bf00      	nop
 8009904:	bf00      	nop
 8009906:	e7fd      	b.n	8009904 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009908:	f002 f9fe 	bl	800bd08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800990c:	f3ef 8211 	mrs	r2, BASEPRI
 8009910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009914:	f383 8811 	msr	BASEPRI, r3
 8009918:	f3bf 8f6f 	isb	sy
 800991c:	f3bf 8f4f 	dsb	sy
 8009920:	61fa      	str	r2, [r7, #28]
 8009922:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009924:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009926:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800992a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800992c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800992e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009930:	429a      	cmp	r2, r3
 8009932:	d302      	bcc.n	800993a <xQueueGenericSendFromISR+0xc2>
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	2b02      	cmp	r3, #2
 8009938:	d12f      	bne.n	800999a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800993a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800993c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009940:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009946:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009948:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800994a:	683a      	ldr	r2, [r7, #0]
 800994c:	68b9      	ldr	r1, [r7, #8]
 800994e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009950:	f000 faca 	bl	8009ee8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009954:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009958:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800995c:	d112      	bne.n	8009984 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800995e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009962:	2b00      	cmp	r3, #0
 8009964:	d016      	beq.n	8009994 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009968:	3324      	adds	r3, #36	@ 0x24
 800996a:	4618      	mov	r0, r3
 800996c:	f001 f8bc 	bl	800aae8 <xTaskRemoveFromEventList>
 8009970:	4603      	mov	r3, r0
 8009972:	2b00      	cmp	r3, #0
 8009974:	d00e      	beq.n	8009994 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d00b      	beq.n	8009994 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2201      	movs	r2, #1
 8009980:	601a      	str	r2, [r3, #0]
 8009982:	e007      	b.n	8009994 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009984:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009988:	3301      	adds	r3, #1
 800998a:	b2db      	uxtb	r3, r3
 800998c:	b25a      	sxtb	r2, r3
 800998e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009990:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009994:	2301      	movs	r3, #1
 8009996:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009998:	e001      	b.n	800999e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800999a:	2300      	movs	r3, #0
 800999c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800999e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099a0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80099a2:	697b      	ldr	r3, [r7, #20]
 80099a4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80099a8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80099aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80099ac:	4618      	mov	r0, r3
 80099ae:	3740      	adds	r7, #64	@ 0x40
 80099b0:	46bd      	mov	sp, r7
 80099b2:	bd80      	pop	{r7, pc}

080099b4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b08e      	sub	sp, #56	@ 0x38
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
 80099bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80099c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d10b      	bne.n	80099e0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80099c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099cc:	f383 8811 	msr	BASEPRI, r3
 80099d0:	f3bf 8f6f 	isb	sy
 80099d4:	f3bf 8f4f 	dsb	sy
 80099d8:	623b      	str	r3, [r7, #32]
}
 80099da:	bf00      	nop
 80099dc:	bf00      	nop
 80099de:	e7fd      	b.n	80099dc <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80099e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d00b      	beq.n	8009a00 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80099e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099ec:	f383 8811 	msr	BASEPRI, r3
 80099f0:	f3bf 8f6f 	isb	sy
 80099f4:	f3bf 8f4f 	dsb	sy
 80099f8:	61fb      	str	r3, [r7, #28]
}
 80099fa:	bf00      	nop
 80099fc:	bf00      	nop
 80099fe:	e7fd      	b.n	80099fc <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d103      	bne.n	8009a10 <xQueueGiveFromISR+0x5c>
 8009a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a0a:	689b      	ldr	r3, [r3, #8]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d101      	bne.n	8009a14 <xQueueGiveFromISR+0x60>
 8009a10:	2301      	movs	r3, #1
 8009a12:	e000      	b.n	8009a16 <xQueueGiveFromISR+0x62>
 8009a14:	2300      	movs	r3, #0
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d10b      	bne.n	8009a32 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8009a1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a1e:	f383 8811 	msr	BASEPRI, r3
 8009a22:	f3bf 8f6f 	isb	sy
 8009a26:	f3bf 8f4f 	dsb	sy
 8009a2a:	61bb      	str	r3, [r7, #24]
}
 8009a2c:	bf00      	nop
 8009a2e:	bf00      	nop
 8009a30:	e7fd      	b.n	8009a2e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009a32:	f002 f969 	bl	800bd08 <vPortValidateInterruptPriority>
	__asm volatile
 8009a36:	f3ef 8211 	mrs	r2, BASEPRI
 8009a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a3e:	f383 8811 	msr	BASEPRI, r3
 8009a42:	f3bf 8f6f 	isb	sy
 8009a46:	f3bf 8f4f 	dsb	sy
 8009a4a:	617a      	str	r2, [r7, #20]
 8009a4c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009a4e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009a50:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a56:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009a5e:	429a      	cmp	r2, r3
 8009a60:	d22b      	bcs.n	8009aba <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a64:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009a68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a6e:	1c5a      	adds	r2, r3, #1
 8009a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a72:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009a74:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009a78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009a7c:	d112      	bne.n	8009aa4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d016      	beq.n	8009ab4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a88:	3324      	adds	r3, #36	@ 0x24
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	f001 f82c 	bl	800aae8 <xTaskRemoveFromEventList>
 8009a90:	4603      	mov	r3, r0
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d00e      	beq.n	8009ab4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d00b      	beq.n	8009ab4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	2201      	movs	r2, #1
 8009aa0:	601a      	str	r2, [r3, #0]
 8009aa2:	e007      	b.n	8009ab4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009aa4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009aa8:	3301      	adds	r3, #1
 8009aaa:	b2db      	uxtb	r3, r3
 8009aac:	b25a      	sxtb	r2, r3
 8009aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ab0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009ab4:	2301      	movs	r3, #1
 8009ab6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ab8:	e001      	b.n	8009abe <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009aba:	2300      	movs	r3, #0
 8009abc:	637b      	str	r3, [r7, #52]	@ 0x34
 8009abe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ac0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	f383 8811 	msr	BASEPRI, r3
}
 8009ac8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009aca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3738      	adds	r7, #56	@ 0x38
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}

08009ad4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b08c      	sub	sp, #48	@ 0x30
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	60f8      	str	r0, [r7, #12]
 8009adc:	60b9      	str	r1, [r7, #8]
 8009ade:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d10b      	bne.n	8009b06 <xQueueReceive+0x32>
	__asm volatile
 8009aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009af2:	f383 8811 	msr	BASEPRI, r3
 8009af6:	f3bf 8f6f 	isb	sy
 8009afa:	f3bf 8f4f 	dsb	sy
 8009afe:	623b      	str	r3, [r7, #32]
}
 8009b00:	bf00      	nop
 8009b02:	bf00      	nop
 8009b04:	e7fd      	b.n	8009b02 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009b06:	68bb      	ldr	r3, [r7, #8]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d103      	bne.n	8009b14 <xQueueReceive+0x40>
 8009b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d101      	bne.n	8009b18 <xQueueReceive+0x44>
 8009b14:	2301      	movs	r3, #1
 8009b16:	e000      	b.n	8009b1a <xQueueReceive+0x46>
 8009b18:	2300      	movs	r3, #0
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d10b      	bne.n	8009b36 <xQueueReceive+0x62>
	__asm volatile
 8009b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b22:	f383 8811 	msr	BASEPRI, r3
 8009b26:	f3bf 8f6f 	isb	sy
 8009b2a:	f3bf 8f4f 	dsb	sy
 8009b2e:	61fb      	str	r3, [r7, #28]
}
 8009b30:	bf00      	nop
 8009b32:	bf00      	nop
 8009b34:	e7fd      	b.n	8009b32 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009b36:	f001 f99d 	bl	800ae74 <xTaskGetSchedulerState>
 8009b3a:	4603      	mov	r3, r0
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d102      	bne.n	8009b46 <xQueueReceive+0x72>
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d101      	bne.n	8009b4a <xQueueReceive+0x76>
 8009b46:	2301      	movs	r3, #1
 8009b48:	e000      	b.n	8009b4c <xQueueReceive+0x78>
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d10b      	bne.n	8009b68 <xQueueReceive+0x94>
	__asm volatile
 8009b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b54:	f383 8811 	msr	BASEPRI, r3
 8009b58:	f3bf 8f6f 	isb	sy
 8009b5c:	f3bf 8f4f 	dsb	sy
 8009b60:	61bb      	str	r3, [r7, #24]
}
 8009b62:	bf00      	nop
 8009b64:	bf00      	nop
 8009b66:	e7fd      	b.n	8009b64 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009b68:	f001 ffee 	bl	800bb48 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b70:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d01f      	beq.n	8009bb8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009b78:	68b9      	ldr	r1, [r7, #8]
 8009b7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b7c:	f000 fa1e 	bl	8009fbc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b82:	1e5a      	subs	r2, r3, #1
 8009b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b86:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b8a:	691b      	ldr	r3, [r3, #16]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d00f      	beq.n	8009bb0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b92:	3310      	adds	r3, #16
 8009b94:	4618      	mov	r0, r3
 8009b96:	f000 ffa7 	bl	800aae8 <xTaskRemoveFromEventList>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d007      	beq.n	8009bb0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009ba0:	4b3c      	ldr	r3, [pc, #240]	@ (8009c94 <xQueueReceive+0x1c0>)
 8009ba2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ba6:	601a      	str	r2, [r3, #0]
 8009ba8:	f3bf 8f4f 	dsb	sy
 8009bac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009bb0:	f001 fffc 	bl	800bbac <vPortExitCritical>
				return pdPASS;
 8009bb4:	2301      	movs	r3, #1
 8009bb6:	e069      	b.n	8009c8c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d103      	bne.n	8009bc6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009bbe:	f001 fff5 	bl	800bbac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	e062      	b.n	8009c8c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009bc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d106      	bne.n	8009bda <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009bcc:	f107 0310 	add.w	r3, r7, #16
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	f000 ffed 	bl	800abb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009bda:	f001 ffe7 	bl	800bbac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009bde:	f000 fd55 	bl	800a68c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009be2:	f001 ffb1 	bl	800bb48 <vPortEnterCritical>
 8009be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009be8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009bec:	b25b      	sxtb	r3, r3
 8009bee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009bf2:	d103      	bne.n	8009bfc <xQueueReceive+0x128>
 8009bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bfe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009c02:	b25b      	sxtb	r3, r3
 8009c04:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009c08:	d103      	bne.n	8009c12 <xQueueReceive+0x13e>
 8009c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009c12:	f001 ffcb 	bl	800bbac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009c16:	1d3a      	adds	r2, r7, #4
 8009c18:	f107 0310 	add.w	r3, r7, #16
 8009c1c:	4611      	mov	r1, r2
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f000 ffdc 	bl	800abdc <xTaskCheckForTimeOut>
 8009c24:	4603      	mov	r3, r0
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d123      	bne.n	8009c72 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009c2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c2c:	f000 fa3e 	bl	800a0ac <prvIsQueueEmpty>
 8009c30:	4603      	mov	r3, r0
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d017      	beq.n	8009c66 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c38:	3324      	adds	r3, #36	@ 0x24
 8009c3a:	687a      	ldr	r2, [r7, #4]
 8009c3c:	4611      	mov	r1, r2
 8009c3e:	4618      	mov	r0, r3
 8009c40:	f000 ff00 	bl	800aa44 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009c44:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c46:	f000 f9df 	bl	800a008 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009c4a:	f000 fd2d 	bl	800a6a8 <xTaskResumeAll>
 8009c4e:	4603      	mov	r3, r0
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d189      	bne.n	8009b68 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009c54:	4b0f      	ldr	r3, [pc, #60]	@ (8009c94 <xQueueReceive+0x1c0>)
 8009c56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c5a:	601a      	str	r2, [r3, #0]
 8009c5c:	f3bf 8f4f 	dsb	sy
 8009c60:	f3bf 8f6f 	isb	sy
 8009c64:	e780      	b.n	8009b68 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009c66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c68:	f000 f9ce 	bl	800a008 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009c6c:	f000 fd1c 	bl	800a6a8 <xTaskResumeAll>
 8009c70:	e77a      	b.n	8009b68 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009c72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c74:	f000 f9c8 	bl	800a008 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009c78:	f000 fd16 	bl	800a6a8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009c7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c7e:	f000 fa15 	bl	800a0ac <prvIsQueueEmpty>
 8009c82:	4603      	mov	r3, r0
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	f43f af6f 	beq.w	8009b68 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009c8a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	3730      	adds	r7, #48	@ 0x30
 8009c90:	46bd      	mov	sp, r7
 8009c92:	bd80      	pop	{r7, pc}
 8009c94:	e000ed04 	.word	0xe000ed04

08009c98 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b08e      	sub	sp, #56	@ 0x38
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
 8009ca0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009caa:	2300      	movs	r3, #0
 8009cac:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009cae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d10b      	bne.n	8009ccc <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cb8:	f383 8811 	msr	BASEPRI, r3
 8009cbc:	f3bf 8f6f 	isb	sy
 8009cc0:	f3bf 8f4f 	dsb	sy
 8009cc4:	623b      	str	r3, [r7, #32]
}
 8009cc6:	bf00      	nop
 8009cc8:	bf00      	nop
 8009cca:	e7fd      	b.n	8009cc8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009ccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d00b      	beq.n	8009cec <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cd8:	f383 8811 	msr	BASEPRI, r3
 8009cdc:	f3bf 8f6f 	isb	sy
 8009ce0:	f3bf 8f4f 	dsb	sy
 8009ce4:	61fb      	str	r3, [r7, #28]
}
 8009ce6:	bf00      	nop
 8009ce8:	bf00      	nop
 8009cea:	e7fd      	b.n	8009ce8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009cec:	f001 f8c2 	bl	800ae74 <xTaskGetSchedulerState>
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d102      	bne.n	8009cfc <xQueueSemaphoreTake+0x64>
 8009cf6:	683b      	ldr	r3, [r7, #0]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d101      	bne.n	8009d00 <xQueueSemaphoreTake+0x68>
 8009cfc:	2301      	movs	r3, #1
 8009cfe:	e000      	b.n	8009d02 <xQueueSemaphoreTake+0x6a>
 8009d00:	2300      	movs	r3, #0
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d10b      	bne.n	8009d1e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8009d06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d0a:	f383 8811 	msr	BASEPRI, r3
 8009d0e:	f3bf 8f6f 	isb	sy
 8009d12:	f3bf 8f4f 	dsb	sy
 8009d16:	61bb      	str	r3, [r7, #24]
}
 8009d18:	bf00      	nop
 8009d1a:	bf00      	nop
 8009d1c:	e7fd      	b.n	8009d1a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009d1e:	f001 ff13 	bl	800bb48 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d26:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009d28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d024      	beq.n	8009d78 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d30:	1e5a      	subs	r2, r3, #1
 8009d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d34:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009d36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d104      	bne.n	8009d48 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009d3e:	f001 fa13 	bl	800b168 <pvTaskIncrementMutexHeldCount>
 8009d42:	4602      	mov	r2, r0
 8009d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d46:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d4a:	691b      	ldr	r3, [r3, #16]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d00f      	beq.n	8009d70 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d52:	3310      	adds	r3, #16
 8009d54:	4618      	mov	r0, r3
 8009d56:	f000 fec7 	bl	800aae8 <xTaskRemoveFromEventList>
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d007      	beq.n	8009d70 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009d60:	4b54      	ldr	r3, [pc, #336]	@ (8009eb4 <xQueueSemaphoreTake+0x21c>)
 8009d62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d66:	601a      	str	r2, [r3, #0]
 8009d68:	f3bf 8f4f 	dsb	sy
 8009d6c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009d70:	f001 ff1c 	bl	800bbac <vPortExitCritical>
				return pdPASS;
 8009d74:	2301      	movs	r3, #1
 8009d76:	e098      	b.n	8009eaa <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d112      	bne.n	8009da4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d00b      	beq.n	8009d9c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d88:	f383 8811 	msr	BASEPRI, r3
 8009d8c:	f3bf 8f6f 	isb	sy
 8009d90:	f3bf 8f4f 	dsb	sy
 8009d94:	617b      	str	r3, [r7, #20]
}
 8009d96:	bf00      	nop
 8009d98:	bf00      	nop
 8009d9a:	e7fd      	b.n	8009d98 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009d9c:	f001 ff06 	bl	800bbac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009da0:	2300      	movs	r3, #0
 8009da2:	e082      	b.n	8009eaa <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009da4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d106      	bne.n	8009db8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009daa:	f107 030c 	add.w	r3, r7, #12
 8009dae:	4618      	mov	r0, r3
 8009db0:	f000 fefe 	bl	800abb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009db4:	2301      	movs	r3, #1
 8009db6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009db8:	f001 fef8 	bl	800bbac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009dbc:	f000 fc66 	bl	800a68c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009dc0:	f001 fec2 	bl	800bb48 <vPortEnterCritical>
 8009dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dc6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009dca:	b25b      	sxtb	r3, r3
 8009dcc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009dd0:	d103      	bne.n	8009dda <xQueueSemaphoreTake+0x142>
 8009dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009dda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ddc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009de0:	b25b      	sxtb	r3, r3
 8009de2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009de6:	d103      	bne.n	8009df0 <xQueueSemaphoreTake+0x158>
 8009de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dea:	2200      	movs	r2, #0
 8009dec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009df0:	f001 fedc 	bl	800bbac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009df4:	463a      	mov	r2, r7
 8009df6:	f107 030c 	add.w	r3, r7, #12
 8009dfa:	4611      	mov	r1, r2
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	f000 feed 	bl	800abdc <xTaskCheckForTimeOut>
 8009e02:	4603      	mov	r3, r0
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d132      	bne.n	8009e6e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009e08:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009e0a:	f000 f94f 	bl	800a0ac <prvIsQueueEmpty>
 8009e0e:	4603      	mov	r3, r0
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d026      	beq.n	8009e62 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009e14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d109      	bne.n	8009e30 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8009e1c:	f001 fe94 	bl	800bb48 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009e20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e22:	689b      	ldr	r3, [r3, #8]
 8009e24:	4618      	mov	r0, r3
 8009e26:	f001 f843 	bl	800aeb0 <xTaskPriorityInherit>
 8009e2a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8009e2c:	f001 febe 	bl	800bbac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e32:	3324      	adds	r3, #36	@ 0x24
 8009e34:	683a      	ldr	r2, [r7, #0]
 8009e36:	4611      	mov	r1, r2
 8009e38:	4618      	mov	r0, r3
 8009e3a:	f000 fe03 	bl	800aa44 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009e3e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009e40:	f000 f8e2 	bl	800a008 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009e44:	f000 fc30 	bl	800a6a8 <xTaskResumeAll>
 8009e48:	4603      	mov	r3, r0
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	f47f af67 	bne.w	8009d1e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8009e50:	4b18      	ldr	r3, [pc, #96]	@ (8009eb4 <xQueueSemaphoreTake+0x21c>)
 8009e52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e56:	601a      	str	r2, [r3, #0]
 8009e58:	f3bf 8f4f 	dsb	sy
 8009e5c:	f3bf 8f6f 	isb	sy
 8009e60:	e75d      	b.n	8009d1e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009e62:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009e64:	f000 f8d0 	bl	800a008 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009e68:	f000 fc1e 	bl	800a6a8 <xTaskResumeAll>
 8009e6c:	e757      	b.n	8009d1e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009e6e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009e70:	f000 f8ca 	bl	800a008 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009e74:	f000 fc18 	bl	800a6a8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009e78:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009e7a:	f000 f917 	bl	800a0ac <prvIsQueueEmpty>
 8009e7e:	4603      	mov	r3, r0
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	f43f af4c 	beq.w	8009d1e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d00d      	beq.n	8009ea8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8009e8c:	f001 fe5c 	bl	800bb48 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009e90:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009e92:	f000 f811 	bl	8009eb8 <prvGetDisinheritPriorityAfterTimeout>
 8009e96:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009e98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e9a:	689b      	ldr	r3, [r3, #8]
 8009e9c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	f001 f8de 	bl	800b060 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009ea4:	f001 fe82 	bl	800bbac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009ea8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009eaa:	4618      	mov	r0, r3
 8009eac:	3738      	adds	r7, #56	@ 0x38
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	bd80      	pop	{r7, pc}
 8009eb2:	bf00      	nop
 8009eb4:	e000ed04 	.word	0xe000ed04

08009eb8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009eb8:	b480      	push	{r7}
 8009eba:	b085      	sub	sp, #20
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d006      	beq.n	8009ed6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8009ed2:	60fb      	str	r3, [r7, #12]
 8009ed4:	e001      	b.n	8009eda <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009eda:	68fb      	ldr	r3, [r7, #12]
	}
 8009edc:	4618      	mov	r0, r3
 8009ede:	3714      	adds	r7, #20
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee6:	4770      	bx	lr

08009ee8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b086      	sub	sp, #24
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	60f8      	str	r0, [r7, #12]
 8009ef0:	60b9      	str	r1, [r7, #8]
 8009ef2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009efc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d10d      	bne.n	8009f22 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d14d      	bne.n	8009faa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	689b      	ldr	r3, [r3, #8]
 8009f12:	4618      	mov	r0, r3
 8009f14:	f001 f834 	bl	800af80 <xTaskPriorityDisinherit>
 8009f18:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	609a      	str	r2, [r3, #8]
 8009f20:	e043      	b.n	8009faa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d119      	bne.n	8009f5c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	6858      	ldr	r0, [r3, #4]
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f30:	461a      	mov	r2, r3
 8009f32:	68b9      	ldr	r1, [r7, #8]
 8009f34:	f003 f883 	bl	800d03e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	685a      	ldr	r2, [r3, #4]
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f40:	441a      	add	r2, r3
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	685a      	ldr	r2, [r3, #4]
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	689b      	ldr	r3, [r3, #8]
 8009f4e:	429a      	cmp	r2, r3
 8009f50:	d32b      	bcc.n	8009faa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	681a      	ldr	r2, [r3, #0]
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	605a      	str	r2, [r3, #4]
 8009f5a:	e026      	b.n	8009faa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	68d8      	ldr	r0, [r3, #12]
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f64:	461a      	mov	r2, r3
 8009f66:	68b9      	ldr	r1, [r7, #8]
 8009f68:	f003 f869 	bl	800d03e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	68da      	ldr	r2, [r3, #12]
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f74:	425b      	negs	r3, r3
 8009f76:	441a      	add	r2, r3
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	68da      	ldr	r2, [r3, #12]
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	429a      	cmp	r2, r3
 8009f86:	d207      	bcs.n	8009f98 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	689a      	ldr	r2, [r3, #8]
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f90:	425b      	negs	r3, r3
 8009f92:	441a      	add	r2, r3
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2b02      	cmp	r3, #2
 8009f9c:	d105      	bne.n	8009faa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009f9e:	693b      	ldr	r3, [r7, #16]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d002      	beq.n	8009faa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009fa4:	693b      	ldr	r3, [r7, #16]
 8009fa6:	3b01      	subs	r3, #1
 8009fa8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009faa:	693b      	ldr	r3, [r7, #16]
 8009fac:	1c5a      	adds	r2, r3, #1
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009fb2:	697b      	ldr	r3, [r7, #20]
}
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	3718      	adds	r7, #24
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	bd80      	pop	{r7, pc}

08009fbc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b082      	sub	sp, #8
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
 8009fc4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d018      	beq.n	800a000 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	68da      	ldr	r2, [r3, #12]
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fd6:	441a      	add	r2, r3
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	68da      	ldr	r2, [r3, #12]
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	689b      	ldr	r3, [r3, #8]
 8009fe4:	429a      	cmp	r2, r3
 8009fe6:	d303      	bcc.n	8009ff0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681a      	ldr	r2, [r3, #0]
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	68d9      	ldr	r1, [r3, #12]
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ff8:	461a      	mov	r2, r3
 8009ffa:	6838      	ldr	r0, [r7, #0]
 8009ffc:	f003 f81f 	bl	800d03e <memcpy>
	}
}
 800a000:	bf00      	nop
 800a002:	3708      	adds	r7, #8
 800a004:	46bd      	mov	sp, r7
 800a006:	bd80      	pop	{r7, pc}

0800a008 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b084      	sub	sp, #16
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a010:	f001 fd9a 	bl	800bb48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a01a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a01c:	e011      	b.n	800a042 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a022:	2b00      	cmp	r3, #0
 800a024:	d012      	beq.n	800a04c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	3324      	adds	r3, #36	@ 0x24
 800a02a:	4618      	mov	r0, r3
 800a02c:	f000 fd5c 	bl	800aae8 <xTaskRemoveFromEventList>
 800a030:	4603      	mov	r3, r0
 800a032:	2b00      	cmp	r3, #0
 800a034:	d001      	beq.n	800a03a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a036:	f000 fe35 	bl	800aca4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a03a:	7bfb      	ldrb	r3, [r7, #15]
 800a03c:	3b01      	subs	r3, #1
 800a03e:	b2db      	uxtb	r3, r3
 800a040:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a046:	2b00      	cmp	r3, #0
 800a048:	dce9      	bgt.n	800a01e <prvUnlockQueue+0x16>
 800a04a:	e000      	b.n	800a04e <prvUnlockQueue+0x46>
					break;
 800a04c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	22ff      	movs	r2, #255	@ 0xff
 800a052:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a056:	f001 fda9 	bl	800bbac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a05a:	f001 fd75 	bl	800bb48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a064:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a066:	e011      	b.n	800a08c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	691b      	ldr	r3, [r3, #16]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d012      	beq.n	800a096 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	3310      	adds	r3, #16
 800a074:	4618      	mov	r0, r3
 800a076:	f000 fd37 	bl	800aae8 <xTaskRemoveFromEventList>
 800a07a:	4603      	mov	r3, r0
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d001      	beq.n	800a084 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a080:	f000 fe10 	bl	800aca4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a084:	7bbb      	ldrb	r3, [r7, #14]
 800a086:	3b01      	subs	r3, #1
 800a088:	b2db      	uxtb	r3, r3
 800a08a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a08c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a090:	2b00      	cmp	r3, #0
 800a092:	dce9      	bgt.n	800a068 <prvUnlockQueue+0x60>
 800a094:	e000      	b.n	800a098 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a096:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	22ff      	movs	r2, #255	@ 0xff
 800a09c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a0a0:	f001 fd84 	bl	800bbac <vPortExitCritical>
}
 800a0a4:	bf00      	nop
 800a0a6:	3710      	adds	r7, #16
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	bd80      	pop	{r7, pc}

0800a0ac <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b084      	sub	sp, #16
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a0b4:	f001 fd48 	bl	800bb48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d102      	bne.n	800a0c6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	60fb      	str	r3, [r7, #12]
 800a0c4:	e001      	b.n	800a0ca <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a0ca:	f001 fd6f 	bl	800bbac <vPortExitCritical>

	return xReturn;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
}
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	3710      	adds	r7, #16
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	bd80      	pop	{r7, pc}

0800a0d8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b084      	sub	sp, #16
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a0e0:	f001 fd32 	bl	800bb48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0ec:	429a      	cmp	r2, r3
 800a0ee:	d102      	bne.n	800a0f6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a0f0:	2301      	movs	r3, #1
 800a0f2:	60fb      	str	r3, [r7, #12]
 800a0f4:	e001      	b.n	800a0fa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a0fa:	f001 fd57 	bl	800bbac <vPortExitCritical>

	return xReturn;
 800a0fe:	68fb      	ldr	r3, [r7, #12]
}
 800a100:	4618      	mov	r0, r3
 800a102:	3710      	adds	r7, #16
 800a104:	46bd      	mov	sp, r7
 800a106:	bd80      	pop	{r7, pc}

0800a108 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a108:	b480      	push	{r7}
 800a10a:	b085      	sub	sp, #20
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
 800a110:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a112:	2300      	movs	r3, #0
 800a114:	60fb      	str	r3, [r7, #12]
 800a116:	e014      	b.n	800a142 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a118:	4a0f      	ldr	r2, [pc, #60]	@ (800a158 <vQueueAddToRegistry+0x50>)
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d10b      	bne.n	800a13c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a124:	490c      	ldr	r1, [pc, #48]	@ (800a158 <vQueueAddToRegistry+0x50>)
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	683a      	ldr	r2, [r7, #0]
 800a12a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a12e:	4a0a      	ldr	r2, [pc, #40]	@ (800a158 <vQueueAddToRegistry+0x50>)
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	00db      	lsls	r3, r3, #3
 800a134:	4413      	add	r3, r2
 800a136:	687a      	ldr	r2, [r7, #4]
 800a138:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a13a:	e006      	b.n	800a14a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	3301      	adds	r3, #1
 800a140:	60fb      	str	r3, [r7, #12]
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	2b07      	cmp	r3, #7
 800a146:	d9e7      	bls.n	800a118 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a148:	bf00      	nop
 800a14a:	bf00      	nop
 800a14c:	3714      	adds	r7, #20
 800a14e:	46bd      	mov	sp, r7
 800a150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a154:	4770      	bx	lr
 800a156:	bf00      	nop
 800a158:	20000e90 	.word	0x20000e90

0800a15c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b086      	sub	sp, #24
 800a160:	af00      	add	r7, sp, #0
 800a162:	60f8      	str	r0, [r7, #12]
 800a164:	60b9      	str	r1, [r7, #8]
 800a166:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a16c:	f001 fcec 	bl	800bb48 <vPortEnterCritical>
 800a170:	697b      	ldr	r3, [r7, #20]
 800a172:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a176:	b25b      	sxtb	r3, r3
 800a178:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a17c:	d103      	bne.n	800a186 <vQueueWaitForMessageRestricted+0x2a>
 800a17e:	697b      	ldr	r3, [r7, #20]
 800a180:	2200      	movs	r2, #0
 800a182:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a186:	697b      	ldr	r3, [r7, #20]
 800a188:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a18c:	b25b      	sxtb	r3, r3
 800a18e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a192:	d103      	bne.n	800a19c <vQueueWaitForMessageRestricted+0x40>
 800a194:	697b      	ldr	r3, [r7, #20]
 800a196:	2200      	movs	r2, #0
 800a198:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a19c:	f001 fd06 	bl	800bbac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a1a0:	697b      	ldr	r3, [r7, #20]
 800a1a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d106      	bne.n	800a1b6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a1a8:	697b      	ldr	r3, [r7, #20]
 800a1aa:	3324      	adds	r3, #36	@ 0x24
 800a1ac:	687a      	ldr	r2, [r7, #4]
 800a1ae:	68b9      	ldr	r1, [r7, #8]
 800a1b0:	4618      	mov	r0, r3
 800a1b2:	f000 fc6d 	bl	800aa90 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a1b6:	6978      	ldr	r0, [r7, #20]
 800a1b8:	f7ff ff26 	bl	800a008 <prvUnlockQueue>
	}
 800a1bc:	bf00      	nop
 800a1be:	3718      	adds	r7, #24
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bd80      	pop	{r7, pc}

0800a1c4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b08e      	sub	sp, #56	@ 0x38
 800a1c8:	af04      	add	r7, sp, #16
 800a1ca:	60f8      	str	r0, [r7, #12]
 800a1cc:	60b9      	str	r1, [r7, #8]
 800a1ce:	607a      	str	r2, [r7, #4]
 800a1d0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a1d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d10b      	bne.n	800a1f0 <xTaskCreateStatic+0x2c>
	__asm volatile
 800a1d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1dc:	f383 8811 	msr	BASEPRI, r3
 800a1e0:	f3bf 8f6f 	isb	sy
 800a1e4:	f3bf 8f4f 	dsb	sy
 800a1e8:	623b      	str	r3, [r7, #32]
}
 800a1ea:	bf00      	nop
 800a1ec:	bf00      	nop
 800a1ee:	e7fd      	b.n	800a1ec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a1f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d10b      	bne.n	800a20e <xTaskCreateStatic+0x4a>
	__asm volatile
 800a1f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1fa:	f383 8811 	msr	BASEPRI, r3
 800a1fe:	f3bf 8f6f 	isb	sy
 800a202:	f3bf 8f4f 	dsb	sy
 800a206:	61fb      	str	r3, [r7, #28]
}
 800a208:	bf00      	nop
 800a20a:	bf00      	nop
 800a20c:	e7fd      	b.n	800a20a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a20e:	23a8      	movs	r3, #168	@ 0xa8
 800a210:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	2ba8      	cmp	r3, #168	@ 0xa8
 800a216:	d00b      	beq.n	800a230 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a21c:	f383 8811 	msr	BASEPRI, r3
 800a220:	f3bf 8f6f 	isb	sy
 800a224:	f3bf 8f4f 	dsb	sy
 800a228:	61bb      	str	r3, [r7, #24]
}
 800a22a:	bf00      	nop
 800a22c:	bf00      	nop
 800a22e:	e7fd      	b.n	800a22c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a230:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a234:	2b00      	cmp	r3, #0
 800a236:	d01e      	beq.n	800a276 <xTaskCreateStatic+0xb2>
 800a238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d01b      	beq.n	800a276 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a23e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a240:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a244:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a246:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a24a:	2202      	movs	r2, #2
 800a24c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a250:	2300      	movs	r3, #0
 800a252:	9303      	str	r3, [sp, #12]
 800a254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a256:	9302      	str	r3, [sp, #8]
 800a258:	f107 0314 	add.w	r3, r7, #20
 800a25c:	9301      	str	r3, [sp, #4]
 800a25e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a260:	9300      	str	r3, [sp, #0]
 800a262:	683b      	ldr	r3, [r7, #0]
 800a264:	687a      	ldr	r2, [r7, #4]
 800a266:	68b9      	ldr	r1, [r7, #8]
 800a268:	68f8      	ldr	r0, [r7, #12]
 800a26a:	f000 f851 	bl	800a310 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a26e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a270:	f000 f8f6 	bl	800a460 <prvAddNewTaskToReadyList>
 800a274:	e001      	b.n	800a27a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a276:	2300      	movs	r3, #0
 800a278:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a27a:	697b      	ldr	r3, [r7, #20]
	}
 800a27c:	4618      	mov	r0, r3
 800a27e:	3728      	adds	r7, #40	@ 0x28
 800a280:	46bd      	mov	sp, r7
 800a282:	bd80      	pop	{r7, pc}

0800a284 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a284:	b580      	push	{r7, lr}
 800a286:	b08c      	sub	sp, #48	@ 0x30
 800a288:	af04      	add	r7, sp, #16
 800a28a:	60f8      	str	r0, [r7, #12]
 800a28c:	60b9      	str	r1, [r7, #8]
 800a28e:	603b      	str	r3, [r7, #0]
 800a290:	4613      	mov	r3, r2
 800a292:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a294:	88fb      	ldrh	r3, [r7, #6]
 800a296:	009b      	lsls	r3, r3, #2
 800a298:	4618      	mov	r0, r3
 800a29a:	f001 fd77 	bl	800bd8c <pvPortMalloc>
 800a29e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a2a0:	697b      	ldr	r3, [r7, #20]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d00e      	beq.n	800a2c4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a2a6:	20a8      	movs	r0, #168	@ 0xa8
 800a2a8:	f001 fd70 	bl	800bd8c <pvPortMalloc>
 800a2ac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a2ae:	69fb      	ldr	r3, [r7, #28]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d003      	beq.n	800a2bc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a2b4:	69fb      	ldr	r3, [r7, #28]
 800a2b6:	697a      	ldr	r2, [r7, #20]
 800a2b8:	631a      	str	r2, [r3, #48]	@ 0x30
 800a2ba:	e005      	b.n	800a2c8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a2bc:	6978      	ldr	r0, [r7, #20]
 800a2be:	f001 fe33 	bl	800bf28 <vPortFree>
 800a2c2:	e001      	b.n	800a2c8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a2c8:	69fb      	ldr	r3, [r7, #28]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d017      	beq.n	800a2fe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a2ce:	69fb      	ldr	r3, [r7, #28]
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a2d6:	88fa      	ldrh	r2, [r7, #6]
 800a2d8:	2300      	movs	r3, #0
 800a2da:	9303      	str	r3, [sp, #12]
 800a2dc:	69fb      	ldr	r3, [r7, #28]
 800a2de:	9302      	str	r3, [sp, #8]
 800a2e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2e2:	9301      	str	r3, [sp, #4]
 800a2e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2e6:	9300      	str	r3, [sp, #0]
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	68b9      	ldr	r1, [r7, #8]
 800a2ec:	68f8      	ldr	r0, [r7, #12]
 800a2ee:	f000 f80f 	bl	800a310 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a2f2:	69f8      	ldr	r0, [r7, #28]
 800a2f4:	f000 f8b4 	bl	800a460 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	61bb      	str	r3, [r7, #24]
 800a2fc:	e002      	b.n	800a304 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a2fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a302:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a304:	69bb      	ldr	r3, [r7, #24]
	}
 800a306:	4618      	mov	r0, r3
 800a308:	3720      	adds	r7, #32
 800a30a:	46bd      	mov	sp, r7
 800a30c:	bd80      	pop	{r7, pc}
	...

0800a310 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b088      	sub	sp, #32
 800a314:	af00      	add	r7, sp, #0
 800a316:	60f8      	str	r0, [r7, #12]
 800a318:	60b9      	str	r1, [r7, #8]
 800a31a:	607a      	str	r2, [r7, #4]
 800a31c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a31e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a320:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	009b      	lsls	r3, r3, #2
 800a326:	461a      	mov	r2, r3
 800a328:	21a5      	movs	r1, #165	@ 0xa5
 800a32a:	f002 fdb3 	bl	800ce94 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a32e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a330:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a338:	3b01      	subs	r3, #1
 800a33a:	009b      	lsls	r3, r3, #2
 800a33c:	4413      	add	r3, r2
 800a33e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a340:	69bb      	ldr	r3, [r7, #24]
 800a342:	f023 0307 	bic.w	r3, r3, #7
 800a346:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a348:	69bb      	ldr	r3, [r7, #24]
 800a34a:	f003 0307 	and.w	r3, r3, #7
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d00b      	beq.n	800a36a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a356:	f383 8811 	msr	BASEPRI, r3
 800a35a:	f3bf 8f6f 	isb	sy
 800a35e:	f3bf 8f4f 	dsb	sy
 800a362:	617b      	str	r3, [r7, #20]
}
 800a364:	bf00      	nop
 800a366:	bf00      	nop
 800a368:	e7fd      	b.n	800a366 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d01f      	beq.n	800a3b0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a370:	2300      	movs	r3, #0
 800a372:	61fb      	str	r3, [r7, #28]
 800a374:	e012      	b.n	800a39c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a376:	68ba      	ldr	r2, [r7, #8]
 800a378:	69fb      	ldr	r3, [r7, #28]
 800a37a:	4413      	add	r3, r2
 800a37c:	7819      	ldrb	r1, [r3, #0]
 800a37e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a380:	69fb      	ldr	r3, [r7, #28]
 800a382:	4413      	add	r3, r2
 800a384:	3334      	adds	r3, #52	@ 0x34
 800a386:	460a      	mov	r2, r1
 800a388:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a38a:	68ba      	ldr	r2, [r7, #8]
 800a38c:	69fb      	ldr	r3, [r7, #28]
 800a38e:	4413      	add	r3, r2
 800a390:	781b      	ldrb	r3, [r3, #0]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d006      	beq.n	800a3a4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a396:	69fb      	ldr	r3, [r7, #28]
 800a398:	3301      	adds	r3, #1
 800a39a:	61fb      	str	r3, [r7, #28]
 800a39c:	69fb      	ldr	r3, [r7, #28]
 800a39e:	2b0f      	cmp	r3, #15
 800a3a0:	d9e9      	bls.n	800a376 <prvInitialiseNewTask+0x66>
 800a3a2:	e000      	b.n	800a3a6 <prvInitialiseNewTask+0x96>
			{
				break;
 800a3a4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a3a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a3ae:	e003      	b.n	800a3b8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a3b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a3b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3ba:	2b37      	cmp	r3, #55	@ 0x37
 800a3bc:	d901      	bls.n	800a3c2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a3be:	2337      	movs	r3, #55	@ 0x37
 800a3c0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a3c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a3c6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a3c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a3cc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a3ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a3d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3d6:	3304      	adds	r3, #4
 800a3d8:	4618      	mov	r0, r3
 800a3da:	f7fe ff25 	bl	8009228 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a3de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3e0:	3318      	adds	r3, #24
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	f7fe ff20 	bl	8009228 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a3e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a3ec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a3f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3f6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a3f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a3fc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a3fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a400:	2200      	movs	r2, #0
 800a402:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a408:	2200      	movs	r2, #0
 800a40a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a40e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a410:	3354      	adds	r3, #84	@ 0x54
 800a412:	224c      	movs	r2, #76	@ 0x4c
 800a414:	2100      	movs	r1, #0
 800a416:	4618      	mov	r0, r3
 800a418:	f002 fd3c 	bl	800ce94 <memset>
 800a41c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a41e:	4a0d      	ldr	r2, [pc, #52]	@ (800a454 <prvInitialiseNewTask+0x144>)
 800a420:	659a      	str	r2, [r3, #88]	@ 0x58
 800a422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a424:	4a0c      	ldr	r2, [pc, #48]	@ (800a458 <prvInitialiseNewTask+0x148>)
 800a426:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a42a:	4a0c      	ldr	r2, [pc, #48]	@ (800a45c <prvInitialiseNewTask+0x14c>)
 800a42c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a42e:	683a      	ldr	r2, [r7, #0]
 800a430:	68f9      	ldr	r1, [r7, #12]
 800a432:	69b8      	ldr	r0, [r7, #24]
 800a434:	f001 fa5a 	bl	800b8ec <pxPortInitialiseStack>
 800a438:	4602      	mov	r2, r0
 800a43a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a43c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a43e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a440:	2b00      	cmp	r3, #0
 800a442:	d002      	beq.n	800a44a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a446:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a448:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a44a:	bf00      	nop
 800a44c:	3720      	adds	r7, #32
 800a44e:	46bd      	mov	sp, r7
 800a450:	bd80      	pop	{r7, pc}
 800a452:	bf00      	nop
 800a454:	20005124 	.word	0x20005124
 800a458:	2000518c 	.word	0x2000518c
 800a45c:	200051f4 	.word	0x200051f4

0800a460 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a460:	b580      	push	{r7, lr}
 800a462:	b082      	sub	sp, #8
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a468:	f001 fb6e 	bl	800bb48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a46c:	4b2d      	ldr	r3, [pc, #180]	@ (800a524 <prvAddNewTaskToReadyList+0xc4>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	3301      	adds	r3, #1
 800a472:	4a2c      	ldr	r2, [pc, #176]	@ (800a524 <prvAddNewTaskToReadyList+0xc4>)
 800a474:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a476:	4b2c      	ldr	r3, [pc, #176]	@ (800a528 <prvAddNewTaskToReadyList+0xc8>)
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d109      	bne.n	800a492 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a47e:	4a2a      	ldr	r2, [pc, #168]	@ (800a528 <prvAddNewTaskToReadyList+0xc8>)
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a484:	4b27      	ldr	r3, [pc, #156]	@ (800a524 <prvAddNewTaskToReadyList+0xc4>)
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	2b01      	cmp	r3, #1
 800a48a:	d110      	bne.n	800a4ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a48c:	f000 fc2e 	bl	800acec <prvInitialiseTaskLists>
 800a490:	e00d      	b.n	800a4ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a492:	4b26      	ldr	r3, [pc, #152]	@ (800a52c <prvAddNewTaskToReadyList+0xcc>)
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d109      	bne.n	800a4ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a49a:	4b23      	ldr	r3, [pc, #140]	@ (800a528 <prvAddNewTaskToReadyList+0xc8>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4a4:	429a      	cmp	r2, r3
 800a4a6:	d802      	bhi.n	800a4ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a4a8:	4a1f      	ldr	r2, [pc, #124]	@ (800a528 <prvAddNewTaskToReadyList+0xc8>)
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a4ae:	4b20      	ldr	r3, [pc, #128]	@ (800a530 <prvAddNewTaskToReadyList+0xd0>)
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	3301      	adds	r3, #1
 800a4b4:	4a1e      	ldr	r2, [pc, #120]	@ (800a530 <prvAddNewTaskToReadyList+0xd0>)
 800a4b6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a4b8:	4b1d      	ldr	r3, [pc, #116]	@ (800a530 <prvAddNewTaskToReadyList+0xd0>)
 800a4ba:	681a      	ldr	r2, [r3, #0]
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4c4:	4b1b      	ldr	r3, [pc, #108]	@ (800a534 <prvAddNewTaskToReadyList+0xd4>)
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	429a      	cmp	r2, r3
 800a4ca:	d903      	bls.n	800a4d4 <prvAddNewTaskToReadyList+0x74>
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4d0:	4a18      	ldr	r2, [pc, #96]	@ (800a534 <prvAddNewTaskToReadyList+0xd4>)
 800a4d2:	6013      	str	r3, [r2, #0]
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4d8:	4613      	mov	r3, r2
 800a4da:	009b      	lsls	r3, r3, #2
 800a4dc:	4413      	add	r3, r2
 800a4de:	009b      	lsls	r3, r3, #2
 800a4e0:	4a15      	ldr	r2, [pc, #84]	@ (800a538 <prvAddNewTaskToReadyList+0xd8>)
 800a4e2:	441a      	add	r2, r3
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	3304      	adds	r3, #4
 800a4e8:	4619      	mov	r1, r3
 800a4ea:	4610      	mov	r0, r2
 800a4ec:	f7fe fea9 	bl	8009242 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a4f0:	f001 fb5c 	bl	800bbac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a4f4:	4b0d      	ldr	r3, [pc, #52]	@ (800a52c <prvAddNewTaskToReadyList+0xcc>)
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d00e      	beq.n	800a51a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a4fc:	4b0a      	ldr	r3, [pc, #40]	@ (800a528 <prvAddNewTaskToReadyList+0xc8>)
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a506:	429a      	cmp	r2, r3
 800a508:	d207      	bcs.n	800a51a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a50a:	4b0c      	ldr	r3, [pc, #48]	@ (800a53c <prvAddNewTaskToReadyList+0xdc>)
 800a50c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a510:	601a      	str	r2, [r3, #0]
 800a512:	f3bf 8f4f 	dsb	sy
 800a516:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a51a:	bf00      	nop
 800a51c:	3708      	adds	r7, #8
 800a51e:	46bd      	mov	sp, r7
 800a520:	bd80      	pop	{r7, pc}
 800a522:	bf00      	nop
 800a524:	200013a4 	.word	0x200013a4
 800a528:	20000ed0 	.word	0x20000ed0
 800a52c:	200013b0 	.word	0x200013b0
 800a530:	200013c0 	.word	0x200013c0
 800a534:	200013ac 	.word	0x200013ac
 800a538:	20000ed4 	.word	0x20000ed4
 800a53c:	e000ed04 	.word	0xe000ed04

0800a540 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a540:	b580      	push	{r7, lr}
 800a542:	b084      	sub	sp, #16
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a548:	2300      	movs	r3, #0
 800a54a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d018      	beq.n	800a584 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a552:	4b14      	ldr	r3, [pc, #80]	@ (800a5a4 <vTaskDelay+0x64>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d00b      	beq.n	800a572 <vTaskDelay+0x32>
	__asm volatile
 800a55a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a55e:	f383 8811 	msr	BASEPRI, r3
 800a562:	f3bf 8f6f 	isb	sy
 800a566:	f3bf 8f4f 	dsb	sy
 800a56a:	60bb      	str	r3, [r7, #8]
}
 800a56c:	bf00      	nop
 800a56e:	bf00      	nop
 800a570:	e7fd      	b.n	800a56e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a572:	f000 f88b 	bl	800a68c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a576:	2100      	movs	r1, #0
 800a578:	6878      	ldr	r0, [r7, #4]
 800a57a:	f000 fe09 	bl	800b190 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a57e:	f000 f893 	bl	800a6a8 <xTaskResumeAll>
 800a582:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d107      	bne.n	800a59a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a58a:	4b07      	ldr	r3, [pc, #28]	@ (800a5a8 <vTaskDelay+0x68>)
 800a58c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a590:	601a      	str	r2, [r3, #0]
 800a592:	f3bf 8f4f 	dsb	sy
 800a596:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a59a:	bf00      	nop
 800a59c:	3710      	adds	r7, #16
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	bd80      	pop	{r7, pc}
 800a5a2:	bf00      	nop
 800a5a4:	200013cc 	.word	0x200013cc
 800a5a8:	e000ed04 	.word	0xe000ed04

0800a5ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b08a      	sub	sp, #40	@ 0x28
 800a5b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a5ba:	463a      	mov	r2, r7
 800a5bc:	1d39      	adds	r1, r7, #4
 800a5be:	f107 0308 	add.w	r3, r7, #8
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	f7fe fddc 	bl	8009180 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a5c8:	6839      	ldr	r1, [r7, #0]
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	68ba      	ldr	r2, [r7, #8]
 800a5ce:	9202      	str	r2, [sp, #8]
 800a5d0:	9301      	str	r3, [sp, #4]
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	9300      	str	r3, [sp, #0]
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	460a      	mov	r2, r1
 800a5da:	4924      	ldr	r1, [pc, #144]	@ (800a66c <vTaskStartScheduler+0xc0>)
 800a5dc:	4824      	ldr	r0, [pc, #144]	@ (800a670 <vTaskStartScheduler+0xc4>)
 800a5de:	f7ff fdf1 	bl	800a1c4 <xTaskCreateStatic>
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	4a23      	ldr	r2, [pc, #140]	@ (800a674 <vTaskStartScheduler+0xc8>)
 800a5e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a5e8:	4b22      	ldr	r3, [pc, #136]	@ (800a674 <vTaskStartScheduler+0xc8>)
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d002      	beq.n	800a5f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	617b      	str	r3, [r7, #20]
 800a5f4:	e001      	b.n	800a5fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a5fa:	697b      	ldr	r3, [r7, #20]
 800a5fc:	2b01      	cmp	r3, #1
 800a5fe:	d102      	bne.n	800a606 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a600:	f000 fe1a 	bl	800b238 <xTimerCreateTimerTask>
 800a604:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a606:	697b      	ldr	r3, [r7, #20]
 800a608:	2b01      	cmp	r3, #1
 800a60a:	d11b      	bne.n	800a644 <vTaskStartScheduler+0x98>
	__asm volatile
 800a60c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a610:	f383 8811 	msr	BASEPRI, r3
 800a614:	f3bf 8f6f 	isb	sy
 800a618:	f3bf 8f4f 	dsb	sy
 800a61c:	613b      	str	r3, [r7, #16]
}
 800a61e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a620:	4b15      	ldr	r3, [pc, #84]	@ (800a678 <vTaskStartScheduler+0xcc>)
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	3354      	adds	r3, #84	@ 0x54
 800a626:	4a15      	ldr	r2, [pc, #84]	@ (800a67c <vTaskStartScheduler+0xd0>)
 800a628:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a62a:	4b15      	ldr	r3, [pc, #84]	@ (800a680 <vTaskStartScheduler+0xd4>)
 800a62c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a630:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a632:	4b14      	ldr	r3, [pc, #80]	@ (800a684 <vTaskStartScheduler+0xd8>)
 800a634:	2201      	movs	r2, #1
 800a636:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a638:	4b13      	ldr	r3, [pc, #76]	@ (800a688 <vTaskStartScheduler+0xdc>)
 800a63a:	2200      	movs	r2, #0
 800a63c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a63e:	f001 f9df 	bl	800ba00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a642:	e00f      	b.n	800a664 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a644:	697b      	ldr	r3, [r7, #20]
 800a646:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a64a:	d10b      	bne.n	800a664 <vTaskStartScheduler+0xb8>
	__asm volatile
 800a64c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a650:	f383 8811 	msr	BASEPRI, r3
 800a654:	f3bf 8f6f 	isb	sy
 800a658:	f3bf 8f4f 	dsb	sy
 800a65c:	60fb      	str	r3, [r7, #12]
}
 800a65e:	bf00      	nop
 800a660:	bf00      	nop
 800a662:	e7fd      	b.n	800a660 <vTaskStartScheduler+0xb4>
}
 800a664:	bf00      	nop
 800a666:	3718      	adds	r7, #24
 800a668:	46bd      	mov	sp, r7
 800a66a:	bd80      	pop	{r7, pc}
 800a66c:	0800f888 	.word	0x0800f888
 800a670:	0800acbd 	.word	0x0800acbd
 800a674:	200013c8 	.word	0x200013c8
 800a678:	20000ed0 	.word	0x20000ed0
 800a67c:	200000b8 	.word	0x200000b8
 800a680:	200013c4 	.word	0x200013c4
 800a684:	200013b0 	.word	0x200013b0
 800a688:	200013a8 	.word	0x200013a8

0800a68c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a68c:	b480      	push	{r7}
 800a68e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a690:	4b04      	ldr	r3, [pc, #16]	@ (800a6a4 <vTaskSuspendAll+0x18>)
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	3301      	adds	r3, #1
 800a696:	4a03      	ldr	r2, [pc, #12]	@ (800a6a4 <vTaskSuspendAll+0x18>)
 800a698:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a69a:	bf00      	nop
 800a69c:	46bd      	mov	sp, r7
 800a69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a2:	4770      	bx	lr
 800a6a4:	200013cc 	.word	0x200013cc

0800a6a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a6a8:	b580      	push	{r7, lr}
 800a6aa:	b084      	sub	sp, #16
 800a6ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a6b6:	4b42      	ldr	r3, [pc, #264]	@ (800a7c0 <xTaskResumeAll+0x118>)
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d10b      	bne.n	800a6d6 <xTaskResumeAll+0x2e>
	__asm volatile
 800a6be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6c2:	f383 8811 	msr	BASEPRI, r3
 800a6c6:	f3bf 8f6f 	isb	sy
 800a6ca:	f3bf 8f4f 	dsb	sy
 800a6ce:	603b      	str	r3, [r7, #0]
}
 800a6d0:	bf00      	nop
 800a6d2:	bf00      	nop
 800a6d4:	e7fd      	b.n	800a6d2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a6d6:	f001 fa37 	bl	800bb48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a6da:	4b39      	ldr	r3, [pc, #228]	@ (800a7c0 <xTaskResumeAll+0x118>)
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	3b01      	subs	r3, #1
 800a6e0:	4a37      	ldr	r2, [pc, #220]	@ (800a7c0 <xTaskResumeAll+0x118>)
 800a6e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a6e4:	4b36      	ldr	r3, [pc, #216]	@ (800a7c0 <xTaskResumeAll+0x118>)
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d162      	bne.n	800a7b2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a6ec:	4b35      	ldr	r3, [pc, #212]	@ (800a7c4 <xTaskResumeAll+0x11c>)
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d05e      	beq.n	800a7b2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a6f4:	e02f      	b.n	800a756 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a6f6:	4b34      	ldr	r3, [pc, #208]	@ (800a7c8 <xTaskResumeAll+0x120>)
 800a6f8:	68db      	ldr	r3, [r3, #12]
 800a6fa:	68db      	ldr	r3, [r3, #12]
 800a6fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	3318      	adds	r3, #24
 800a702:	4618      	mov	r0, r3
 800a704:	f7fe fdfa 	bl	80092fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	3304      	adds	r3, #4
 800a70c:	4618      	mov	r0, r3
 800a70e:	f7fe fdf5 	bl	80092fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a716:	4b2d      	ldr	r3, [pc, #180]	@ (800a7cc <xTaskResumeAll+0x124>)
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	429a      	cmp	r2, r3
 800a71c:	d903      	bls.n	800a726 <xTaskResumeAll+0x7e>
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a722:	4a2a      	ldr	r2, [pc, #168]	@ (800a7cc <xTaskResumeAll+0x124>)
 800a724:	6013      	str	r3, [r2, #0]
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a72a:	4613      	mov	r3, r2
 800a72c:	009b      	lsls	r3, r3, #2
 800a72e:	4413      	add	r3, r2
 800a730:	009b      	lsls	r3, r3, #2
 800a732:	4a27      	ldr	r2, [pc, #156]	@ (800a7d0 <xTaskResumeAll+0x128>)
 800a734:	441a      	add	r2, r3
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	3304      	adds	r3, #4
 800a73a:	4619      	mov	r1, r3
 800a73c:	4610      	mov	r0, r2
 800a73e:	f7fe fd80 	bl	8009242 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a746:	4b23      	ldr	r3, [pc, #140]	@ (800a7d4 <xTaskResumeAll+0x12c>)
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a74c:	429a      	cmp	r2, r3
 800a74e:	d302      	bcc.n	800a756 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800a750:	4b21      	ldr	r3, [pc, #132]	@ (800a7d8 <xTaskResumeAll+0x130>)
 800a752:	2201      	movs	r2, #1
 800a754:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a756:	4b1c      	ldr	r3, [pc, #112]	@ (800a7c8 <xTaskResumeAll+0x120>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d1cb      	bne.n	800a6f6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d001      	beq.n	800a768 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a764:	f000 fb66 	bl	800ae34 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a768:	4b1c      	ldr	r3, [pc, #112]	@ (800a7dc <xTaskResumeAll+0x134>)
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	2b00      	cmp	r3, #0
 800a772:	d010      	beq.n	800a796 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a774:	f000 f846 	bl	800a804 <xTaskIncrementTick>
 800a778:	4603      	mov	r3, r0
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d002      	beq.n	800a784 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800a77e:	4b16      	ldr	r3, [pc, #88]	@ (800a7d8 <xTaskResumeAll+0x130>)
 800a780:	2201      	movs	r2, #1
 800a782:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	3b01      	subs	r3, #1
 800a788:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d1f1      	bne.n	800a774 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800a790:	4b12      	ldr	r3, [pc, #72]	@ (800a7dc <xTaskResumeAll+0x134>)
 800a792:	2200      	movs	r2, #0
 800a794:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a796:	4b10      	ldr	r3, [pc, #64]	@ (800a7d8 <xTaskResumeAll+0x130>)
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d009      	beq.n	800a7b2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a79e:	2301      	movs	r3, #1
 800a7a0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a7a2:	4b0f      	ldr	r3, [pc, #60]	@ (800a7e0 <xTaskResumeAll+0x138>)
 800a7a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a7a8:	601a      	str	r2, [r3, #0]
 800a7aa:	f3bf 8f4f 	dsb	sy
 800a7ae:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a7b2:	f001 f9fb 	bl	800bbac <vPortExitCritical>

	return xAlreadyYielded;
 800a7b6:	68bb      	ldr	r3, [r7, #8]
}
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	3710      	adds	r7, #16
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	bd80      	pop	{r7, pc}
 800a7c0:	200013cc 	.word	0x200013cc
 800a7c4:	200013a4 	.word	0x200013a4
 800a7c8:	20001364 	.word	0x20001364
 800a7cc:	200013ac 	.word	0x200013ac
 800a7d0:	20000ed4 	.word	0x20000ed4
 800a7d4:	20000ed0 	.word	0x20000ed0
 800a7d8:	200013b8 	.word	0x200013b8
 800a7dc:	200013b4 	.word	0x200013b4
 800a7e0:	e000ed04 	.word	0xe000ed04

0800a7e4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a7e4:	b480      	push	{r7}
 800a7e6:	b083      	sub	sp, #12
 800a7e8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a7ea:	4b05      	ldr	r3, [pc, #20]	@ (800a800 <xTaskGetTickCount+0x1c>)
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a7f0:	687b      	ldr	r3, [r7, #4]
}
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	370c      	adds	r7, #12
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fc:	4770      	bx	lr
 800a7fe:	bf00      	nop
 800a800:	200013a8 	.word	0x200013a8

0800a804 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a804:	b580      	push	{r7, lr}
 800a806:	b086      	sub	sp, #24
 800a808:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a80a:	2300      	movs	r3, #0
 800a80c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a80e:	4b4f      	ldr	r3, [pc, #316]	@ (800a94c <xTaskIncrementTick+0x148>)
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	2b00      	cmp	r3, #0
 800a814:	f040 8090 	bne.w	800a938 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a818:	4b4d      	ldr	r3, [pc, #308]	@ (800a950 <xTaskIncrementTick+0x14c>)
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	3301      	adds	r3, #1
 800a81e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a820:	4a4b      	ldr	r2, [pc, #300]	@ (800a950 <xTaskIncrementTick+0x14c>)
 800a822:	693b      	ldr	r3, [r7, #16]
 800a824:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a826:	693b      	ldr	r3, [r7, #16]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d121      	bne.n	800a870 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a82c:	4b49      	ldr	r3, [pc, #292]	@ (800a954 <xTaskIncrementTick+0x150>)
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d00b      	beq.n	800a84e <xTaskIncrementTick+0x4a>
	__asm volatile
 800a836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a83a:	f383 8811 	msr	BASEPRI, r3
 800a83e:	f3bf 8f6f 	isb	sy
 800a842:	f3bf 8f4f 	dsb	sy
 800a846:	603b      	str	r3, [r7, #0]
}
 800a848:	bf00      	nop
 800a84a:	bf00      	nop
 800a84c:	e7fd      	b.n	800a84a <xTaskIncrementTick+0x46>
 800a84e:	4b41      	ldr	r3, [pc, #260]	@ (800a954 <xTaskIncrementTick+0x150>)
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	60fb      	str	r3, [r7, #12]
 800a854:	4b40      	ldr	r3, [pc, #256]	@ (800a958 <xTaskIncrementTick+0x154>)
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	4a3e      	ldr	r2, [pc, #248]	@ (800a954 <xTaskIncrementTick+0x150>)
 800a85a:	6013      	str	r3, [r2, #0]
 800a85c:	4a3e      	ldr	r2, [pc, #248]	@ (800a958 <xTaskIncrementTick+0x154>)
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	6013      	str	r3, [r2, #0]
 800a862:	4b3e      	ldr	r3, [pc, #248]	@ (800a95c <xTaskIncrementTick+0x158>)
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	3301      	adds	r3, #1
 800a868:	4a3c      	ldr	r2, [pc, #240]	@ (800a95c <xTaskIncrementTick+0x158>)
 800a86a:	6013      	str	r3, [r2, #0]
 800a86c:	f000 fae2 	bl	800ae34 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a870:	4b3b      	ldr	r3, [pc, #236]	@ (800a960 <xTaskIncrementTick+0x15c>)
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	693a      	ldr	r2, [r7, #16]
 800a876:	429a      	cmp	r2, r3
 800a878:	d349      	bcc.n	800a90e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a87a:	4b36      	ldr	r3, [pc, #216]	@ (800a954 <xTaskIncrementTick+0x150>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d104      	bne.n	800a88e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a884:	4b36      	ldr	r3, [pc, #216]	@ (800a960 <xTaskIncrementTick+0x15c>)
 800a886:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a88a:	601a      	str	r2, [r3, #0]
					break;
 800a88c:	e03f      	b.n	800a90e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a88e:	4b31      	ldr	r3, [pc, #196]	@ (800a954 <xTaskIncrementTick+0x150>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	68db      	ldr	r3, [r3, #12]
 800a894:	68db      	ldr	r3, [r3, #12]
 800a896:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a898:	68bb      	ldr	r3, [r7, #8]
 800a89a:	685b      	ldr	r3, [r3, #4]
 800a89c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a89e:	693a      	ldr	r2, [r7, #16]
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	429a      	cmp	r2, r3
 800a8a4:	d203      	bcs.n	800a8ae <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a8a6:	4a2e      	ldr	r2, [pc, #184]	@ (800a960 <xTaskIncrementTick+0x15c>)
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a8ac:	e02f      	b.n	800a90e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a8ae:	68bb      	ldr	r3, [r7, #8]
 800a8b0:	3304      	adds	r3, #4
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	f7fe fd22 	bl	80092fc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a8b8:	68bb      	ldr	r3, [r7, #8]
 800a8ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d004      	beq.n	800a8ca <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	3318      	adds	r3, #24
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	f7fe fd19 	bl	80092fc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a8ca:	68bb      	ldr	r3, [r7, #8]
 800a8cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8ce:	4b25      	ldr	r3, [pc, #148]	@ (800a964 <xTaskIncrementTick+0x160>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	429a      	cmp	r2, r3
 800a8d4:	d903      	bls.n	800a8de <xTaskIncrementTick+0xda>
 800a8d6:	68bb      	ldr	r3, [r7, #8]
 800a8d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8da:	4a22      	ldr	r2, [pc, #136]	@ (800a964 <xTaskIncrementTick+0x160>)
 800a8dc:	6013      	str	r3, [r2, #0]
 800a8de:	68bb      	ldr	r3, [r7, #8]
 800a8e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8e2:	4613      	mov	r3, r2
 800a8e4:	009b      	lsls	r3, r3, #2
 800a8e6:	4413      	add	r3, r2
 800a8e8:	009b      	lsls	r3, r3, #2
 800a8ea:	4a1f      	ldr	r2, [pc, #124]	@ (800a968 <xTaskIncrementTick+0x164>)
 800a8ec:	441a      	add	r2, r3
 800a8ee:	68bb      	ldr	r3, [r7, #8]
 800a8f0:	3304      	adds	r3, #4
 800a8f2:	4619      	mov	r1, r3
 800a8f4:	4610      	mov	r0, r2
 800a8f6:	f7fe fca4 	bl	8009242 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a8fa:	68bb      	ldr	r3, [r7, #8]
 800a8fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a8fe:	4b1b      	ldr	r3, [pc, #108]	@ (800a96c <xTaskIncrementTick+0x168>)
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a904:	429a      	cmp	r2, r3
 800a906:	d3b8      	bcc.n	800a87a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a908:	2301      	movs	r3, #1
 800a90a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a90c:	e7b5      	b.n	800a87a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a90e:	4b17      	ldr	r3, [pc, #92]	@ (800a96c <xTaskIncrementTick+0x168>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a914:	4914      	ldr	r1, [pc, #80]	@ (800a968 <xTaskIncrementTick+0x164>)
 800a916:	4613      	mov	r3, r2
 800a918:	009b      	lsls	r3, r3, #2
 800a91a:	4413      	add	r3, r2
 800a91c:	009b      	lsls	r3, r3, #2
 800a91e:	440b      	add	r3, r1
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	2b01      	cmp	r3, #1
 800a924:	d901      	bls.n	800a92a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800a926:	2301      	movs	r3, #1
 800a928:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a92a:	4b11      	ldr	r3, [pc, #68]	@ (800a970 <xTaskIncrementTick+0x16c>)
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d007      	beq.n	800a942 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800a932:	2301      	movs	r3, #1
 800a934:	617b      	str	r3, [r7, #20]
 800a936:	e004      	b.n	800a942 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a938:	4b0e      	ldr	r3, [pc, #56]	@ (800a974 <xTaskIncrementTick+0x170>)
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	3301      	adds	r3, #1
 800a93e:	4a0d      	ldr	r2, [pc, #52]	@ (800a974 <xTaskIncrementTick+0x170>)
 800a940:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a942:	697b      	ldr	r3, [r7, #20]
}
 800a944:	4618      	mov	r0, r3
 800a946:	3718      	adds	r7, #24
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}
 800a94c:	200013cc 	.word	0x200013cc
 800a950:	200013a8 	.word	0x200013a8
 800a954:	2000135c 	.word	0x2000135c
 800a958:	20001360 	.word	0x20001360
 800a95c:	200013bc 	.word	0x200013bc
 800a960:	200013c4 	.word	0x200013c4
 800a964:	200013ac 	.word	0x200013ac
 800a968:	20000ed4 	.word	0x20000ed4
 800a96c:	20000ed0 	.word	0x20000ed0
 800a970:	200013b8 	.word	0x200013b8
 800a974:	200013b4 	.word	0x200013b4

0800a978 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a978:	b480      	push	{r7}
 800a97a:	b085      	sub	sp, #20
 800a97c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a97e:	4b2b      	ldr	r3, [pc, #172]	@ (800aa2c <vTaskSwitchContext+0xb4>)
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d003      	beq.n	800a98e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a986:	4b2a      	ldr	r3, [pc, #168]	@ (800aa30 <vTaskSwitchContext+0xb8>)
 800a988:	2201      	movs	r2, #1
 800a98a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a98c:	e047      	b.n	800aa1e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800a98e:	4b28      	ldr	r3, [pc, #160]	@ (800aa30 <vTaskSwitchContext+0xb8>)
 800a990:	2200      	movs	r2, #0
 800a992:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a994:	4b27      	ldr	r3, [pc, #156]	@ (800aa34 <vTaskSwitchContext+0xbc>)
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	60fb      	str	r3, [r7, #12]
 800a99a:	e011      	b.n	800a9c0 <vTaskSwitchContext+0x48>
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d10b      	bne.n	800a9ba <vTaskSwitchContext+0x42>
	__asm volatile
 800a9a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9a6:	f383 8811 	msr	BASEPRI, r3
 800a9aa:	f3bf 8f6f 	isb	sy
 800a9ae:	f3bf 8f4f 	dsb	sy
 800a9b2:	607b      	str	r3, [r7, #4]
}
 800a9b4:	bf00      	nop
 800a9b6:	bf00      	nop
 800a9b8:	e7fd      	b.n	800a9b6 <vTaskSwitchContext+0x3e>
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	3b01      	subs	r3, #1
 800a9be:	60fb      	str	r3, [r7, #12]
 800a9c0:	491d      	ldr	r1, [pc, #116]	@ (800aa38 <vTaskSwitchContext+0xc0>)
 800a9c2:	68fa      	ldr	r2, [r7, #12]
 800a9c4:	4613      	mov	r3, r2
 800a9c6:	009b      	lsls	r3, r3, #2
 800a9c8:	4413      	add	r3, r2
 800a9ca:	009b      	lsls	r3, r3, #2
 800a9cc:	440b      	add	r3, r1
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d0e3      	beq.n	800a99c <vTaskSwitchContext+0x24>
 800a9d4:	68fa      	ldr	r2, [r7, #12]
 800a9d6:	4613      	mov	r3, r2
 800a9d8:	009b      	lsls	r3, r3, #2
 800a9da:	4413      	add	r3, r2
 800a9dc:	009b      	lsls	r3, r3, #2
 800a9de:	4a16      	ldr	r2, [pc, #88]	@ (800aa38 <vTaskSwitchContext+0xc0>)
 800a9e0:	4413      	add	r3, r2
 800a9e2:	60bb      	str	r3, [r7, #8]
 800a9e4:	68bb      	ldr	r3, [r7, #8]
 800a9e6:	685b      	ldr	r3, [r3, #4]
 800a9e8:	685a      	ldr	r2, [r3, #4]
 800a9ea:	68bb      	ldr	r3, [r7, #8]
 800a9ec:	605a      	str	r2, [r3, #4]
 800a9ee:	68bb      	ldr	r3, [r7, #8]
 800a9f0:	685a      	ldr	r2, [r3, #4]
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	3308      	adds	r3, #8
 800a9f6:	429a      	cmp	r2, r3
 800a9f8:	d104      	bne.n	800aa04 <vTaskSwitchContext+0x8c>
 800a9fa:	68bb      	ldr	r3, [r7, #8]
 800a9fc:	685b      	ldr	r3, [r3, #4]
 800a9fe:	685a      	ldr	r2, [r3, #4]
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	605a      	str	r2, [r3, #4]
 800aa04:	68bb      	ldr	r3, [r7, #8]
 800aa06:	685b      	ldr	r3, [r3, #4]
 800aa08:	68db      	ldr	r3, [r3, #12]
 800aa0a:	4a0c      	ldr	r2, [pc, #48]	@ (800aa3c <vTaskSwitchContext+0xc4>)
 800aa0c:	6013      	str	r3, [r2, #0]
 800aa0e:	4a09      	ldr	r2, [pc, #36]	@ (800aa34 <vTaskSwitchContext+0xbc>)
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800aa14:	4b09      	ldr	r3, [pc, #36]	@ (800aa3c <vTaskSwitchContext+0xc4>)
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	3354      	adds	r3, #84	@ 0x54
 800aa1a:	4a09      	ldr	r2, [pc, #36]	@ (800aa40 <vTaskSwitchContext+0xc8>)
 800aa1c:	6013      	str	r3, [r2, #0]
}
 800aa1e:	bf00      	nop
 800aa20:	3714      	adds	r7, #20
 800aa22:	46bd      	mov	sp, r7
 800aa24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa28:	4770      	bx	lr
 800aa2a:	bf00      	nop
 800aa2c:	200013cc 	.word	0x200013cc
 800aa30:	200013b8 	.word	0x200013b8
 800aa34:	200013ac 	.word	0x200013ac
 800aa38:	20000ed4 	.word	0x20000ed4
 800aa3c:	20000ed0 	.word	0x20000ed0
 800aa40:	200000b8 	.word	0x200000b8

0800aa44 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b084      	sub	sp, #16
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
 800aa4c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d10b      	bne.n	800aa6c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800aa54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa58:	f383 8811 	msr	BASEPRI, r3
 800aa5c:	f3bf 8f6f 	isb	sy
 800aa60:	f3bf 8f4f 	dsb	sy
 800aa64:	60fb      	str	r3, [r7, #12]
}
 800aa66:	bf00      	nop
 800aa68:	bf00      	nop
 800aa6a:	e7fd      	b.n	800aa68 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aa6c:	4b07      	ldr	r3, [pc, #28]	@ (800aa8c <vTaskPlaceOnEventList+0x48>)
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	3318      	adds	r3, #24
 800aa72:	4619      	mov	r1, r3
 800aa74:	6878      	ldr	r0, [r7, #4]
 800aa76:	f7fe fc08 	bl	800928a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800aa7a:	2101      	movs	r1, #1
 800aa7c:	6838      	ldr	r0, [r7, #0]
 800aa7e:	f000 fb87 	bl	800b190 <prvAddCurrentTaskToDelayedList>
}
 800aa82:	bf00      	nop
 800aa84:	3710      	adds	r7, #16
 800aa86:	46bd      	mov	sp, r7
 800aa88:	bd80      	pop	{r7, pc}
 800aa8a:	bf00      	nop
 800aa8c:	20000ed0 	.word	0x20000ed0

0800aa90 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b086      	sub	sp, #24
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	60f8      	str	r0, [r7, #12]
 800aa98:	60b9      	str	r1, [r7, #8]
 800aa9a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d10b      	bne.n	800aaba <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800aaa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaa6:	f383 8811 	msr	BASEPRI, r3
 800aaaa:	f3bf 8f6f 	isb	sy
 800aaae:	f3bf 8f4f 	dsb	sy
 800aab2:	617b      	str	r3, [r7, #20]
}
 800aab4:	bf00      	nop
 800aab6:	bf00      	nop
 800aab8:	e7fd      	b.n	800aab6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800aaba:	4b0a      	ldr	r3, [pc, #40]	@ (800aae4 <vTaskPlaceOnEventListRestricted+0x54>)
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	3318      	adds	r3, #24
 800aac0:	4619      	mov	r1, r3
 800aac2:	68f8      	ldr	r0, [r7, #12]
 800aac4:	f7fe fbbd 	bl	8009242 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d002      	beq.n	800aad4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800aace:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800aad2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800aad4:	6879      	ldr	r1, [r7, #4]
 800aad6:	68b8      	ldr	r0, [r7, #8]
 800aad8:	f000 fb5a 	bl	800b190 <prvAddCurrentTaskToDelayedList>
	}
 800aadc:	bf00      	nop
 800aade:	3718      	adds	r7, #24
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd80      	pop	{r7, pc}
 800aae4:	20000ed0 	.word	0x20000ed0

0800aae8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800aae8:	b580      	push	{r7, lr}
 800aaea:	b086      	sub	sp, #24
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	68db      	ldr	r3, [r3, #12]
 800aaf4:	68db      	ldr	r3, [r3, #12]
 800aaf6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800aaf8:	693b      	ldr	r3, [r7, #16]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d10b      	bne.n	800ab16 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800aafe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab02:	f383 8811 	msr	BASEPRI, r3
 800ab06:	f3bf 8f6f 	isb	sy
 800ab0a:	f3bf 8f4f 	dsb	sy
 800ab0e:	60fb      	str	r3, [r7, #12]
}
 800ab10:	bf00      	nop
 800ab12:	bf00      	nop
 800ab14:	e7fd      	b.n	800ab12 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ab16:	693b      	ldr	r3, [r7, #16]
 800ab18:	3318      	adds	r3, #24
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	f7fe fbee 	bl	80092fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab20:	4b1d      	ldr	r3, [pc, #116]	@ (800ab98 <xTaskRemoveFromEventList+0xb0>)
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d11d      	bne.n	800ab64 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ab28:	693b      	ldr	r3, [r7, #16]
 800ab2a:	3304      	adds	r3, #4
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	f7fe fbe5 	bl	80092fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ab32:	693b      	ldr	r3, [r7, #16]
 800ab34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab36:	4b19      	ldr	r3, [pc, #100]	@ (800ab9c <xTaskRemoveFromEventList+0xb4>)
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	429a      	cmp	r2, r3
 800ab3c:	d903      	bls.n	800ab46 <xTaskRemoveFromEventList+0x5e>
 800ab3e:	693b      	ldr	r3, [r7, #16]
 800ab40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab42:	4a16      	ldr	r2, [pc, #88]	@ (800ab9c <xTaskRemoveFromEventList+0xb4>)
 800ab44:	6013      	str	r3, [r2, #0]
 800ab46:	693b      	ldr	r3, [r7, #16]
 800ab48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab4a:	4613      	mov	r3, r2
 800ab4c:	009b      	lsls	r3, r3, #2
 800ab4e:	4413      	add	r3, r2
 800ab50:	009b      	lsls	r3, r3, #2
 800ab52:	4a13      	ldr	r2, [pc, #76]	@ (800aba0 <xTaskRemoveFromEventList+0xb8>)
 800ab54:	441a      	add	r2, r3
 800ab56:	693b      	ldr	r3, [r7, #16]
 800ab58:	3304      	adds	r3, #4
 800ab5a:	4619      	mov	r1, r3
 800ab5c:	4610      	mov	r0, r2
 800ab5e:	f7fe fb70 	bl	8009242 <vListInsertEnd>
 800ab62:	e005      	b.n	800ab70 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ab64:	693b      	ldr	r3, [r7, #16]
 800ab66:	3318      	adds	r3, #24
 800ab68:	4619      	mov	r1, r3
 800ab6a:	480e      	ldr	r0, [pc, #56]	@ (800aba4 <xTaskRemoveFromEventList+0xbc>)
 800ab6c:	f7fe fb69 	bl	8009242 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ab70:	693b      	ldr	r3, [r7, #16]
 800ab72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab74:	4b0c      	ldr	r3, [pc, #48]	@ (800aba8 <xTaskRemoveFromEventList+0xc0>)
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab7a:	429a      	cmp	r2, r3
 800ab7c:	d905      	bls.n	800ab8a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ab7e:	2301      	movs	r3, #1
 800ab80:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ab82:	4b0a      	ldr	r3, [pc, #40]	@ (800abac <xTaskRemoveFromEventList+0xc4>)
 800ab84:	2201      	movs	r2, #1
 800ab86:	601a      	str	r2, [r3, #0]
 800ab88:	e001      	b.n	800ab8e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ab8e:	697b      	ldr	r3, [r7, #20]
}
 800ab90:	4618      	mov	r0, r3
 800ab92:	3718      	adds	r7, #24
 800ab94:	46bd      	mov	sp, r7
 800ab96:	bd80      	pop	{r7, pc}
 800ab98:	200013cc 	.word	0x200013cc
 800ab9c:	200013ac 	.word	0x200013ac
 800aba0:	20000ed4 	.word	0x20000ed4
 800aba4:	20001364 	.word	0x20001364
 800aba8:	20000ed0 	.word	0x20000ed0
 800abac:	200013b8 	.word	0x200013b8

0800abb0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800abb0:	b480      	push	{r7}
 800abb2:	b083      	sub	sp, #12
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800abb8:	4b06      	ldr	r3, [pc, #24]	@ (800abd4 <vTaskInternalSetTimeOutState+0x24>)
 800abba:	681a      	ldr	r2, [r3, #0]
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800abc0:	4b05      	ldr	r3, [pc, #20]	@ (800abd8 <vTaskInternalSetTimeOutState+0x28>)
 800abc2:	681a      	ldr	r2, [r3, #0]
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	605a      	str	r2, [r3, #4]
}
 800abc8:	bf00      	nop
 800abca:	370c      	adds	r7, #12
 800abcc:	46bd      	mov	sp, r7
 800abce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd2:	4770      	bx	lr
 800abd4:	200013bc 	.word	0x200013bc
 800abd8:	200013a8 	.word	0x200013a8

0800abdc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b088      	sub	sp, #32
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
 800abe4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d10b      	bne.n	800ac04 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800abec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abf0:	f383 8811 	msr	BASEPRI, r3
 800abf4:	f3bf 8f6f 	isb	sy
 800abf8:	f3bf 8f4f 	dsb	sy
 800abfc:	613b      	str	r3, [r7, #16]
}
 800abfe:	bf00      	nop
 800ac00:	bf00      	nop
 800ac02:	e7fd      	b.n	800ac00 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ac04:	683b      	ldr	r3, [r7, #0]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d10b      	bne.n	800ac22 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800ac0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac0e:	f383 8811 	msr	BASEPRI, r3
 800ac12:	f3bf 8f6f 	isb	sy
 800ac16:	f3bf 8f4f 	dsb	sy
 800ac1a:	60fb      	str	r3, [r7, #12]
}
 800ac1c:	bf00      	nop
 800ac1e:	bf00      	nop
 800ac20:	e7fd      	b.n	800ac1e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800ac22:	f000 ff91 	bl	800bb48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ac26:	4b1d      	ldr	r3, [pc, #116]	@ (800ac9c <xTaskCheckForTimeOut+0xc0>)
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	685b      	ldr	r3, [r3, #4]
 800ac30:	69ba      	ldr	r2, [r7, #24]
 800ac32:	1ad3      	subs	r3, r2, r3
 800ac34:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ac36:	683b      	ldr	r3, [r7, #0]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ac3e:	d102      	bne.n	800ac46 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800ac40:	2300      	movs	r3, #0
 800ac42:	61fb      	str	r3, [r7, #28]
 800ac44:	e023      	b.n	800ac8e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681a      	ldr	r2, [r3, #0]
 800ac4a:	4b15      	ldr	r3, [pc, #84]	@ (800aca0 <xTaskCheckForTimeOut+0xc4>)
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	429a      	cmp	r2, r3
 800ac50:	d007      	beq.n	800ac62 <xTaskCheckForTimeOut+0x86>
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	685b      	ldr	r3, [r3, #4]
 800ac56:	69ba      	ldr	r2, [r7, #24]
 800ac58:	429a      	cmp	r2, r3
 800ac5a:	d302      	bcc.n	800ac62 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ac5c:	2301      	movs	r3, #1
 800ac5e:	61fb      	str	r3, [r7, #28]
 800ac60:	e015      	b.n	800ac8e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	697a      	ldr	r2, [r7, #20]
 800ac68:	429a      	cmp	r2, r3
 800ac6a:	d20b      	bcs.n	800ac84 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	681a      	ldr	r2, [r3, #0]
 800ac70:	697b      	ldr	r3, [r7, #20]
 800ac72:	1ad2      	subs	r2, r2, r3
 800ac74:	683b      	ldr	r3, [r7, #0]
 800ac76:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ac78:	6878      	ldr	r0, [r7, #4]
 800ac7a:	f7ff ff99 	bl	800abb0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ac7e:	2300      	movs	r3, #0
 800ac80:	61fb      	str	r3, [r7, #28]
 800ac82:	e004      	b.n	800ac8e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	2200      	movs	r2, #0
 800ac88:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ac8a:	2301      	movs	r3, #1
 800ac8c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ac8e:	f000 ff8d 	bl	800bbac <vPortExitCritical>

	return xReturn;
 800ac92:	69fb      	ldr	r3, [r7, #28]
}
 800ac94:	4618      	mov	r0, r3
 800ac96:	3720      	adds	r7, #32
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	bd80      	pop	{r7, pc}
 800ac9c:	200013a8 	.word	0x200013a8
 800aca0:	200013bc 	.word	0x200013bc

0800aca4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800aca4:	b480      	push	{r7}
 800aca6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800aca8:	4b03      	ldr	r3, [pc, #12]	@ (800acb8 <vTaskMissedYield+0x14>)
 800acaa:	2201      	movs	r2, #1
 800acac:	601a      	str	r2, [r3, #0]
}
 800acae:	bf00      	nop
 800acb0:	46bd      	mov	sp, r7
 800acb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb6:	4770      	bx	lr
 800acb8:	200013b8 	.word	0x200013b8

0800acbc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b082      	sub	sp, #8
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800acc4:	f000 f852 	bl	800ad6c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800acc8:	4b06      	ldr	r3, [pc, #24]	@ (800ace4 <prvIdleTask+0x28>)
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	2b01      	cmp	r3, #1
 800acce:	d9f9      	bls.n	800acc4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800acd0:	4b05      	ldr	r3, [pc, #20]	@ (800ace8 <prvIdleTask+0x2c>)
 800acd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800acd6:	601a      	str	r2, [r3, #0]
 800acd8:	f3bf 8f4f 	dsb	sy
 800acdc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ace0:	e7f0      	b.n	800acc4 <prvIdleTask+0x8>
 800ace2:	bf00      	nop
 800ace4:	20000ed4 	.word	0x20000ed4
 800ace8:	e000ed04 	.word	0xe000ed04

0800acec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b082      	sub	sp, #8
 800acf0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800acf2:	2300      	movs	r3, #0
 800acf4:	607b      	str	r3, [r7, #4]
 800acf6:	e00c      	b.n	800ad12 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800acf8:	687a      	ldr	r2, [r7, #4]
 800acfa:	4613      	mov	r3, r2
 800acfc:	009b      	lsls	r3, r3, #2
 800acfe:	4413      	add	r3, r2
 800ad00:	009b      	lsls	r3, r3, #2
 800ad02:	4a12      	ldr	r2, [pc, #72]	@ (800ad4c <prvInitialiseTaskLists+0x60>)
 800ad04:	4413      	add	r3, r2
 800ad06:	4618      	mov	r0, r3
 800ad08:	f7fe fa6e 	bl	80091e8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	3301      	adds	r3, #1
 800ad10:	607b      	str	r3, [r7, #4]
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	2b37      	cmp	r3, #55	@ 0x37
 800ad16:	d9ef      	bls.n	800acf8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ad18:	480d      	ldr	r0, [pc, #52]	@ (800ad50 <prvInitialiseTaskLists+0x64>)
 800ad1a:	f7fe fa65 	bl	80091e8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ad1e:	480d      	ldr	r0, [pc, #52]	@ (800ad54 <prvInitialiseTaskLists+0x68>)
 800ad20:	f7fe fa62 	bl	80091e8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ad24:	480c      	ldr	r0, [pc, #48]	@ (800ad58 <prvInitialiseTaskLists+0x6c>)
 800ad26:	f7fe fa5f 	bl	80091e8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ad2a:	480c      	ldr	r0, [pc, #48]	@ (800ad5c <prvInitialiseTaskLists+0x70>)
 800ad2c:	f7fe fa5c 	bl	80091e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ad30:	480b      	ldr	r0, [pc, #44]	@ (800ad60 <prvInitialiseTaskLists+0x74>)
 800ad32:	f7fe fa59 	bl	80091e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ad36:	4b0b      	ldr	r3, [pc, #44]	@ (800ad64 <prvInitialiseTaskLists+0x78>)
 800ad38:	4a05      	ldr	r2, [pc, #20]	@ (800ad50 <prvInitialiseTaskLists+0x64>)
 800ad3a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ad3c:	4b0a      	ldr	r3, [pc, #40]	@ (800ad68 <prvInitialiseTaskLists+0x7c>)
 800ad3e:	4a05      	ldr	r2, [pc, #20]	@ (800ad54 <prvInitialiseTaskLists+0x68>)
 800ad40:	601a      	str	r2, [r3, #0]
}
 800ad42:	bf00      	nop
 800ad44:	3708      	adds	r7, #8
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bd80      	pop	{r7, pc}
 800ad4a:	bf00      	nop
 800ad4c:	20000ed4 	.word	0x20000ed4
 800ad50:	20001334 	.word	0x20001334
 800ad54:	20001348 	.word	0x20001348
 800ad58:	20001364 	.word	0x20001364
 800ad5c:	20001378 	.word	0x20001378
 800ad60:	20001390 	.word	0x20001390
 800ad64:	2000135c 	.word	0x2000135c
 800ad68:	20001360 	.word	0x20001360

0800ad6c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b082      	sub	sp, #8
 800ad70:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ad72:	e019      	b.n	800ada8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ad74:	f000 fee8 	bl	800bb48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad78:	4b10      	ldr	r3, [pc, #64]	@ (800adbc <prvCheckTasksWaitingTermination+0x50>)
 800ad7a:	68db      	ldr	r3, [r3, #12]
 800ad7c:	68db      	ldr	r3, [r3, #12]
 800ad7e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	3304      	adds	r3, #4
 800ad84:	4618      	mov	r0, r3
 800ad86:	f7fe fab9 	bl	80092fc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ad8a:	4b0d      	ldr	r3, [pc, #52]	@ (800adc0 <prvCheckTasksWaitingTermination+0x54>)
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	3b01      	subs	r3, #1
 800ad90:	4a0b      	ldr	r2, [pc, #44]	@ (800adc0 <prvCheckTasksWaitingTermination+0x54>)
 800ad92:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ad94:	4b0b      	ldr	r3, [pc, #44]	@ (800adc4 <prvCheckTasksWaitingTermination+0x58>)
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	3b01      	subs	r3, #1
 800ad9a:	4a0a      	ldr	r2, [pc, #40]	@ (800adc4 <prvCheckTasksWaitingTermination+0x58>)
 800ad9c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ad9e:	f000 ff05 	bl	800bbac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	f000 f810 	bl	800adc8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ada8:	4b06      	ldr	r3, [pc, #24]	@ (800adc4 <prvCheckTasksWaitingTermination+0x58>)
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	2b00      	cmp	r3, #0
 800adae:	d1e1      	bne.n	800ad74 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800adb0:	bf00      	nop
 800adb2:	bf00      	nop
 800adb4:	3708      	adds	r7, #8
 800adb6:	46bd      	mov	sp, r7
 800adb8:	bd80      	pop	{r7, pc}
 800adba:	bf00      	nop
 800adbc:	20001378 	.word	0x20001378
 800adc0:	200013a4 	.word	0x200013a4
 800adc4:	2000138c 	.word	0x2000138c

0800adc8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800adc8:	b580      	push	{r7, lr}
 800adca:	b084      	sub	sp, #16
 800adcc:	af00      	add	r7, sp, #0
 800adce:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	3354      	adds	r3, #84	@ 0x54
 800add4:	4618      	mov	r0, r3
 800add6:	f002 f879 	bl	800cecc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d108      	bne.n	800adf6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ade8:	4618      	mov	r0, r3
 800adea:	f001 f89d 	bl	800bf28 <vPortFree>
				vPortFree( pxTCB );
 800adee:	6878      	ldr	r0, [r7, #4]
 800adf0:	f001 f89a 	bl	800bf28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800adf4:	e019      	b.n	800ae2a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800adfc:	2b01      	cmp	r3, #1
 800adfe:	d103      	bne.n	800ae08 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ae00:	6878      	ldr	r0, [r7, #4]
 800ae02:	f001 f891 	bl	800bf28 <vPortFree>
	}
 800ae06:	e010      	b.n	800ae2a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ae0e:	2b02      	cmp	r3, #2
 800ae10:	d00b      	beq.n	800ae2a <prvDeleteTCB+0x62>
	__asm volatile
 800ae12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae16:	f383 8811 	msr	BASEPRI, r3
 800ae1a:	f3bf 8f6f 	isb	sy
 800ae1e:	f3bf 8f4f 	dsb	sy
 800ae22:	60fb      	str	r3, [r7, #12]
}
 800ae24:	bf00      	nop
 800ae26:	bf00      	nop
 800ae28:	e7fd      	b.n	800ae26 <prvDeleteTCB+0x5e>
	}
 800ae2a:	bf00      	nop
 800ae2c:	3710      	adds	r7, #16
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	bd80      	pop	{r7, pc}
	...

0800ae34 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ae34:	b480      	push	{r7}
 800ae36:	b083      	sub	sp, #12
 800ae38:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ae3a:	4b0c      	ldr	r3, [pc, #48]	@ (800ae6c <prvResetNextTaskUnblockTime+0x38>)
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d104      	bne.n	800ae4e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ae44:	4b0a      	ldr	r3, [pc, #40]	@ (800ae70 <prvResetNextTaskUnblockTime+0x3c>)
 800ae46:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ae4a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ae4c:	e008      	b.n	800ae60 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae4e:	4b07      	ldr	r3, [pc, #28]	@ (800ae6c <prvResetNextTaskUnblockTime+0x38>)
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	68db      	ldr	r3, [r3, #12]
 800ae54:	68db      	ldr	r3, [r3, #12]
 800ae56:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	685b      	ldr	r3, [r3, #4]
 800ae5c:	4a04      	ldr	r2, [pc, #16]	@ (800ae70 <prvResetNextTaskUnblockTime+0x3c>)
 800ae5e:	6013      	str	r3, [r2, #0]
}
 800ae60:	bf00      	nop
 800ae62:	370c      	adds	r7, #12
 800ae64:	46bd      	mov	sp, r7
 800ae66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6a:	4770      	bx	lr
 800ae6c:	2000135c 	.word	0x2000135c
 800ae70:	200013c4 	.word	0x200013c4

0800ae74 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ae74:	b480      	push	{r7}
 800ae76:	b083      	sub	sp, #12
 800ae78:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ae7a:	4b0b      	ldr	r3, [pc, #44]	@ (800aea8 <xTaskGetSchedulerState+0x34>)
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d102      	bne.n	800ae88 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ae82:	2301      	movs	r3, #1
 800ae84:	607b      	str	r3, [r7, #4]
 800ae86:	e008      	b.n	800ae9a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae88:	4b08      	ldr	r3, [pc, #32]	@ (800aeac <xTaskGetSchedulerState+0x38>)
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d102      	bne.n	800ae96 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ae90:	2302      	movs	r3, #2
 800ae92:	607b      	str	r3, [r7, #4]
 800ae94:	e001      	b.n	800ae9a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ae96:	2300      	movs	r3, #0
 800ae98:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ae9a:	687b      	ldr	r3, [r7, #4]
	}
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	370c      	adds	r7, #12
 800aea0:	46bd      	mov	sp, r7
 800aea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea6:	4770      	bx	lr
 800aea8:	200013b0 	.word	0x200013b0
 800aeac:	200013cc 	.word	0x200013cc

0800aeb0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b084      	sub	sp, #16
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800aebc:	2300      	movs	r3, #0
 800aebe:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d051      	beq.n	800af6a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aeca:	4b2a      	ldr	r3, [pc, #168]	@ (800af74 <xTaskPriorityInherit+0xc4>)
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aed0:	429a      	cmp	r2, r3
 800aed2:	d241      	bcs.n	800af58 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800aed4:	68bb      	ldr	r3, [r7, #8]
 800aed6:	699b      	ldr	r3, [r3, #24]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	db06      	blt.n	800aeea <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aedc:	4b25      	ldr	r3, [pc, #148]	@ (800af74 <xTaskPriorityInherit+0xc4>)
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aee2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800aee6:	68bb      	ldr	r3, [r7, #8]
 800aee8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800aeea:	68bb      	ldr	r3, [r7, #8]
 800aeec:	6959      	ldr	r1, [r3, #20]
 800aeee:	68bb      	ldr	r3, [r7, #8]
 800aef0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aef2:	4613      	mov	r3, r2
 800aef4:	009b      	lsls	r3, r3, #2
 800aef6:	4413      	add	r3, r2
 800aef8:	009b      	lsls	r3, r3, #2
 800aefa:	4a1f      	ldr	r2, [pc, #124]	@ (800af78 <xTaskPriorityInherit+0xc8>)
 800aefc:	4413      	add	r3, r2
 800aefe:	4299      	cmp	r1, r3
 800af00:	d122      	bne.n	800af48 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800af02:	68bb      	ldr	r3, [r7, #8]
 800af04:	3304      	adds	r3, #4
 800af06:	4618      	mov	r0, r3
 800af08:	f7fe f9f8 	bl	80092fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800af0c:	4b19      	ldr	r3, [pc, #100]	@ (800af74 <xTaskPriorityInherit+0xc4>)
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af12:	68bb      	ldr	r3, [r7, #8]
 800af14:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800af16:	68bb      	ldr	r3, [r7, #8]
 800af18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af1a:	4b18      	ldr	r3, [pc, #96]	@ (800af7c <xTaskPriorityInherit+0xcc>)
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	429a      	cmp	r2, r3
 800af20:	d903      	bls.n	800af2a <xTaskPriorityInherit+0x7a>
 800af22:	68bb      	ldr	r3, [r7, #8]
 800af24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af26:	4a15      	ldr	r2, [pc, #84]	@ (800af7c <xTaskPriorityInherit+0xcc>)
 800af28:	6013      	str	r3, [r2, #0]
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af2e:	4613      	mov	r3, r2
 800af30:	009b      	lsls	r3, r3, #2
 800af32:	4413      	add	r3, r2
 800af34:	009b      	lsls	r3, r3, #2
 800af36:	4a10      	ldr	r2, [pc, #64]	@ (800af78 <xTaskPriorityInherit+0xc8>)
 800af38:	441a      	add	r2, r3
 800af3a:	68bb      	ldr	r3, [r7, #8]
 800af3c:	3304      	adds	r3, #4
 800af3e:	4619      	mov	r1, r3
 800af40:	4610      	mov	r0, r2
 800af42:	f7fe f97e 	bl	8009242 <vListInsertEnd>
 800af46:	e004      	b.n	800af52 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800af48:	4b0a      	ldr	r3, [pc, #40]	@ (800af74 <xTaskPriorityInherit+0xc4>)
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af4e:	68bb      	ldr	r3, [r7, #8]
 800af50:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800af52:	2301      	movs	r3, #1
 800af54:	60fb      	str	r3, [r7, #12]
 800af56:	e008      	b.n	800af6a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800af58:	68bb      	ldr	r3, [r7, #8]
 800af5a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800af5c:	4b05      	ldr	r3, [pc, #20]	@ (800af74 <xTaskPriorityInherit+0xc4>)
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af62:	429a      	cmp	r2, r3
 800af64:	d201      	bcs.n	800af6a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800af66:	2301      	movs	r3, #1
 800af68:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800af6a:	68fb      	ldr	r3, [r7, #12]
	}
 800af6c:	4618      	mov	r0, r3
 800af6e:	3710      	adds	r7, #16
 800af70:	46bd      	mov	sp, r7
 800af72:	bd80      	pop	{r7, pc}
 800af74:	20000ed0 	.word	0x20000ed0
 800af78:	20000ed4 	.word	0x20000ed4
 800af7c:	200013ac 	.word	0x200013ac

0800af80 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800af80:	b580      	push	{r7, lr}
 800af82:	b086      	sub	sp, #24
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800af8c:	2300      	movs	r3, #0
 800af8e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d058      	beq.n	800b048 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800af96:	4b2f      	ldr	r3, [pc, #188]	@ (800b054 <xTaskPriorityDisinherit+0xd4>)
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	693a      	ldr	r2, [r7, #16]
 800af9c:	429a      	cmp	r2, r3
 800af9e:	d00b      	beq.n	800afb8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800afa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afa4:	f383 8811 	msr	BASEPRI, r3
 800afa8:	f3bf 8f6f 	isb	sy
 800afac:	f3bf 8f4f 	dsb	sy
 800afb0:	60fb      	str	r3, [r7, #12]
}
 800afb2:	bf00      	nop
 800afb4:	bf00      	nop
 800afb6:	e7fd      	b.n	800afb4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800afb8:	693b      	ldr	r3, [r7, #16]
 800afba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d10b      	bne.n	800afd8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800afc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afc4:	f383 8811 	msr	BASEPRI, r3
 800afc8:	f3bf 8f6f 	isb	sy
 800afcc:	f3bf 8f4f 	dsb	sy
 800afd0:	60bb      	str	r3, [r7, #8]
}
 800afd2:	bf00      	nop
 800afd4:	bf00      	nop
 800afd6:	e7fd      	b.n	800afd4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800afd8:	693b      	ldr	r3, [r7, #16]
 800afda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800afdc:	1e5a      	subs	r2, r3, #1
 800afde:	693b      	ldr	r3, [r7, #16]
 800afe0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800afe2:	693b      	ldr	r3, [r7, #16]
 800afe4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afe6:	693b      	ldr	r3, [r7, #16]
 800afe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800afea:	429a      	cmp	r2, r3
 800afec:	d02c      	beq.n	800b048 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800afee:	693b      	ldr	r3, [r7, #16]
 800aff0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d128      	bne.n	800b048 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aff6:	693b      	ldr	r3, [r7, #16]
 800aff8:	3304      	adds	r3, #4
 800affa:	4618      	mov	r0, r3
 800affc:	f7fe f97e 	bl	80092fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b000:	693b      	ldr	r3, [r7, #16]
 800b002:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b004:	693b      	ldr	r3, [r7, #16]
 800b006:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b008:	693b      	ldr	r3, [r7, #16]
 800b00a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b00c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b010:	693b      	ldr	r3, [r7, #16]
 800b012:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b014:	693b      	ldr	r3, [r7, #16]
 800b016:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b018:	4b0f      	ldr	r3, [pc, #60]	@ (800b058 <xTaskPriorityDisinherit+0xd8>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	429a      	cmp	r2, r3
 800b01e:	d903      	bls.n	800b028 <xTaskPriorityDisinherit+0xa8>
 800b020:	693b      	ldr	r3, [r7, #16]
 800b022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b024:	4a0c      	ldr	r2, [pc, #48]	@ (800b058 <xTaskPriorityDisinherit+0xd8>)
 800b026:	6013      	str	r3, [r2, #0]
 800b028:	693b      	ldr	r3, [r7, #16]
 800b02a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b02c:	4613      	mov	r3, r2
 800b02e:	009b      	lsls	r3, r3, #2
 800b030:	4413      	add	r3, r2
 800b032:	009b      	lsls	r3, r3, #2
 800b034:	4a09      	ldr	r2, [pc, #36]	@ (800b05c <xTaskPriorityDisinherit+0xdc>)
 800b036:	441a      	add	r2, r3
 800b038:	693b      	ldr	r3, [r7, #16]
 800b03a:	3304      	adds	r3, #4
 800b03c:	4619      	mov	r1, r3
 800b03e:	4610      	mov	r0, r2
 800b040:	f7fe f8ff 	bl	8009242 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b044:	2301      	movs	r3, #1
 800b046:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b048:	697b      	ldr	r3, [r7, #20]
	}
 800b04a:	4618      	mov	r0, r3
 800b04c:	3718      	adds	r7, #24
 800b04e:	46bd      	mov	sp, r7
 800b050:	bd80      	pop	{r7, pc}
 800b052:	bf00      	nop
 800b054:	20000ed0 	.word	0x20000ed0
 800b058:	200013ac 	.word	0x200013ac
 800b05c:	20000ed4 	.word	0x20000ed4

0800b060 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b060:	b580      	push	{r7, lr}
 800b062:	b088      	sub	sp, #32
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
 800b068:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b06e:	2301      	movs	r3, #1
 800b070:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	2b00      	cmp	r3, #0
 800b076:	d06c      	beq.n	800b152 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b078:	69bb      	ldr	r3, [r7, #24]
 800b07a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d10b      	bne.n	800b098 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800b080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b084:	f383 8811 	msr	BASEPRI, r3
 800b088:	f3bf 8f6f 	isb	sy
 800b08c:	f3bf 8f4f 	dsb	sy
 800b090:	60fb      	str	r3, [r7, #12]
}
 800b092:	bf00      	nop
 800b094:	bf00      	nop
 800b096:	e7fd      	b.n	800b094 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b098:	69bb      	ldr	r3, [r7, #24]
 800b09a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b09c:	683a      	ldr	r2, [r7, #0]
 800b09e:	429a      	cmp	r2, r3
 800b0a0:	d902      	bls.n	800b0a8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b0a2:	683b      	ldr	r3, [r7, #0]
 800b0a4:	61fb      	str	r3, [r7, #28]
 800b0a6:	e002      	b.n	800b0ae <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b0a8:	69bb      	ldr	r3, [r7, #24]
 800b0aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b0ac:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b0ae:	69bb      	ldr	r3, [r7, #24]
 800b0b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0b2:	69fa      	ldr	r2, [r7, #28]
 800b0b4:	429a      	cmp	r2, r3
 800b0b6:	d04c      	beq.n	800b152 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b0b8:	69bb      	ldr	r3, [r7, #24]
 800b0ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0bc:	697a      	ldr	r2, [r7, #20]
 800b0be:	429a      	cmp	r2, r3
 800b0c0:	d147      	bne.n	800b152 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b0c2:	4b26      	ldr	r3, [pc, #152]	@ (800b15c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	69ba      	ldr	r2, [r7, #24]
 800b0c8:	429a      	cmp	r2, r3
 800b0ca:	d10b      	bne.n	800b0e4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800b0cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0d0:	f383 8811 	msr	BASEPRI, r3
 800b0d4:	f3bf 8f6f 	isb	sy
 800b0d8:	f3bf 8f4f 	dsb	sy
 800b0dc:	60bb      	str	r3, [r7, #8]
}
 800b0de:	bf00      	nop
 800b0e0:	bf00      	nop
 800b0e2:	e7fd      	b.n	800b0e0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b0e4:	69bb      	ldr	r3, [r7, #24]
 800b0e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0e8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b0ea:	69bb      	ldr	r3, [r7, #24]
 800b0ec:	69fa      	ldr	r2, [r7, #28]
 800b0ee:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b0f0:	69bb      	ldr	r3, [r7, #24]
 800b0f2:	699b      	ldr	r3, [r3, #24]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	db04      	blt.n	800b102 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b0f8:	69fb      	ldr	r3, [r7, #28]
 800b0fa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b0fe:	69bb      	ldr	r3, [r7, #24]
 800b100:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b102:	69bb      	ldr	r3, [r7, #24]
 800b104:	6959      	ldr	r1, [r3, #20]
 800b106:	693a      	ldr	r2, [r7, #16]
 800b108:	4613      	mov	r3, r2
 800b10a:	009b      	lsls	r3, r3, #2
 800b10c:	4413      	add	r3, r2
 800b10e:	009b      	lsls	r3, r3, #2
 800b110:	4a13      	ldr	r2, [pc, #76]	@ (800b160 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b112:	4413      	add	r3, r2
 800b114:	4299      	cmp	r1, r3
 800b116:	d11c      	bne.n	800b152 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b118:	69bb      	ldr	r3, [r7, #24]
 800b11a:	3304      	adds	r3, #4
 800b11c:	4618      	mov	r0, r3
 800b11e:	f7fe f8ed 	bl	80092fc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b122:	69bb      	ldr	r3, [r7, #24]
 800b124:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b126:	4b0f      	ldr	r3, [pc, #60]	@ (800b164 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	429a      	cmp	r2, r3
 800b12c:	d903      	bls.n	800b136 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800b12e:	69bb      	ldr	r3, [r7, #24]
 800b130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b132:	4a0c      	ldr	r2, [pc, #48]	@ (800b164 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b134:	6013      	str	r3, [r2, #0]
 800b136:	69bb      	ldr	r3, [r7, #24]
 800b138:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b13a:	4613      	mov	r3, r2
 800b13c:	009b      	lsls	r3, r3, #2
 800b13e:	4413      	add	r3, r2
 800b140:	009b      	lsls	r3, r3, #2
 800b142:	4a07      	ldr	r2, [pc, #28]	@ (800b160 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800b144:	441a      	add	r2, r3
 800b146:	69bb      	ldr	r3, [r7, #24]
 800b148:	3304      	adds	r3, #4
 800b14a:	4619      	mov	r1, r3
 800b14c:	4610      	mov	r0, r2
 800b14e:	f7fe f878 	bl	8009242 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b152:	bf00      	nop
 800b154:	3720      	adds	r7, #32
 800b156:	46bd      	mov	sp, r7
 800b158:	bd80      	pop	{r7, pc}
 800b15a:	bf00      	nop
 800b15c:	20000ed0 	.word	0x20000ed0
 800b160:	20000ed4 	.word	0x20000ed4
 800b164:	200013ac 	.word	0x200013ac

0800b168 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b168:	b480      	push	{r7}
 800b16a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b16c:	4b07      	ldr	r3, [pc, #28]	@ (800b18c <pvTaskIncrementMutexHeldCount+0x24>)
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d004      	beq.n	800b17e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b174:	4b05      	ldr	r3, [pc, #20]	@ (800b18c <pvTaskIncrementMutexHeldCount+0x24>)
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b17a:	3201      	adds	r2, #1
 800b17c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800b17e:	4b03      	ldr	r3, [pc, #12]	@ (800b18c <pvTaskIncrementMutexHeldCount+0x24>)
 800b180:	681b      	ldr	r3, [r3, #0]
	}
 800b182:	4618      	mov	r0, r3
 800b184:	46bd      	mov	sp, r7
 800b186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b18a:	4770      	bx	lr
 800b18c:	20000ed0 	.word	0x20000ed0

0800b190 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b190:	b580      	push	{r7, lr}
 800b192:	b084      	sub	sp, #16
 800b194:	af00      	add	r7, sp, #0
 800b196:	6078      	str	r0, [r7, #4]
 800b198:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b19a:	4b21      	ldr	r3, [pc, #132]	@ (800b220 <prvAddCurrentTaskToDelayedList+0x90>)
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b1a0:	4b20      	ldr	r3, [pc, #128]	@ (800b224 <prvAddCurrentTaskToDelayedList+0x94>)
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	3304      	adds	r3, #4
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	f7fe f8a8 	bl	80092fc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b1b2:	d10a      	bne.n	800b1ca <prvAddCurrentTaskToDelayedList+0x3a>
 800b1b4:	683b      	ldr	r3, [r7, #0]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d007      	beq.n	800b1ca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b1ba:	4b1a      	ldr	r3, [pc, #104]	@ (800b224 <prvAddCurrentTaskToDelayedList+0x94>)
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	3304      	adds	r3, #4
 800b1c0:	4619      	mov	r1, r3
 800b1c2:	4819      	ldr	r0, [pc, #100]	@ (800b228 <prvAddCurrentTaskToDelayedList+0x98>)
 800b1c4:	f7fe f83d 	bl	8009242 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b1c8:	e026      	b.n	800b218 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b1ca:	68fa      	ldr	r2, [r7, #12]
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	4413      	add	r3, r2
 800b1d0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b1d2:	4b14      	ldr	r3, [pc, #80]	@ (800b224 <prvAddCurrentTaskToDelayedList+0x94>)
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	68ba      	ldr	r2, [r7, #8]
 800b1d8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b1da:	68ba      	ldr	r2, [r7, #8]
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	429a      	cmp	r2, r3
 800b1e0:	d209      	bcs.n	800b1f6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b1e2:	4b12      	ldr	r3, [pc, #72]	@ (800b22c <prvAddCurrentTaskToDelayedList+0x9c>)
 800b1e4:	681a      	ldr	r2, [r3, #0]
 800b1e6:	4b0f      	ldr	r3, [pc, #60]	@ (800b224 <prvAddCurrentTaskToDelayedList+0x94>)
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	3304      	adds	r3, #4
 800b1ec:	4619      	mov	r1, r3
 800b1ee:	4610      	mov	r0, r2
 800b1f0:	f7fe f84b 	bl	800928a <vListInsert>
}
 800b1f4:	e010      	b.n	800b218 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b1f6:	4b0e      	ldr	r3, [pc, #56]	@ (800b230 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b1f8:	681a      	ldr	r2, [r3, #0]
 800b1fa:	4b0a      	ldr	r3, [pc, #40]	@ (800b224 <prvAddCurrentTaskToDelayedList+0x94>)
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	3304      	adds	r3, #4
 800b200:	4619      	mov	r1, r3
 800b202:	4610      	mov	r0, r2
 800b204:	f7fe f841 	bl	800928a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b208:	4b0a      	ldr	r3, [pc, #40]	@ (800b234 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	68ba      	ldr	r2, [r7, #8]
 800b20e:	429a      	cmp	r2, r3
 800b210:	d202      	bcs.n	800b218 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b212:	4a08      	ldr	r2, [pc, #32]	@ (800b234 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b214:	68bb      	ldr	r3, [r7, #8]
 800b216:	6013      	str	r3, [r2, #0]
}
 800b218:	bf00      	nop
 800b21a:	3710      	adds	r7, #16
 800b21c:	46bd      	mov	sp, r7
 800b21e:	bd80      	pop	{r7, pc}
 800b220:	200013a8 	.word	0x200013a8
 800b224:	20000ed0 	.word	0x20000ed0
 800b228:	20001390 	.word	0x20001390
 800b22c:	20001360 	.word	0x20001360
 800b230:	2000135c 	.word	0x2000135c
 800b234:	200013c4 	.word	0x200013c4

0800b238 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b238:	b580      	push	{r7, lr}
 800b23a:	b08a      	sub	sp, #40	@ 0x28
 800b23c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b23e:	2300      	movs	r3, #0
 800b240:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b242:	f000 fb13 	bl	800b86c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b246:	4b1d      	ldr	r3, [pc, #116]	@ (800b2bc <xTimerCreateTimerTask+0x84>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d021      	beq.n	800b292 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b24e:	2300      	movs	r3, #0
 800b250:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b252:	2300      	movs	r3, #0
 800b254:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b256:	1d3a      	adds	r2, r7, #4
 800b258:	f107 0108 	add.w	r1, r7, #8
 800b25c:	f107 030c 	add.w	r3, r7, #12
 800b260:	4618      	mov	r0, r3
 800b262:	f7fd ffa7 	bl	80091b4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b266:	6879      	ldr	r1, [r7, #4]
 800b268:	68bb      	ldr	r3, [r7, #8]
 800b26a:	68fa      	ldr	r2, [r7, #12]
 800b26c:	9202      	str	r2, [sp, #8]
 800b26e:	9301      	str	r3, [sp, #4]
 800b270:	2302      	movs	r3, #2
 800b272:	9300      	str	r3, [sp, #0]
 800b274:	2300      	movs	r3, #0
 800b276:	460a      	mov	r2, r1
 800b278:	4911      	ldr	r1, [pc, #68]	@ (800b2c0 <xTimerCreateTimerTask+0x88>)
 800b27a:	4812      	ldr	r0, [pc, #72]	@ (800b2c4 <xTimerCreateTimerTask+0x8c>)
 800b27c:	f7fe ffa2 	bl	800a1c4 <xTaskCreateStatic>
 800b280:	4603      	mov	r3, r0
 800b282:	4a11      	ldr	r2, [pc, #68]	@ (800b2c8 <xTimerCreateTimerTask+0x90>)
 800b284:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b286:	4b10      	ldr	r3, [pc, #64]	@ (800b2c8 <xTimerCreateTimerTask+0x90>)
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d001      	beq.n	800b292 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b28e:	2301      	movs	r3, #1
 800b290:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b292:	697b      	ldr	r3, [r7, #20]
 800b294:	2b00      	cmp	r3, #0
 800b296:	d10b      	bne.n	800b2b0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b29c:	f383 8811 	msr	BASEPRI, r3
 800b2a0:	f3bf 8f6f 	isb	sy
 800b2a4:	f3bf 8f4f 	dsb	sy
 800b2a8:	613b      	str	r3, [r7, #16]
}
 800b2aa:	bf00      	nop
 800b2ac:	bf00      	nop
 800b2ae:	e7fd      	b.n	800b2ac <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b2b0:	697b      	ldr	r3, [r7, #20]
}
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	3718      	adds	r7, #24
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	bd80      	pop	{r7, pc}
 800b2ba:	bf00      	nop
 800b2bc:	20001400 	.word	0x20001400
 800b2c0:	0800f890 	.word	0x0800f890
 800b2c4:	0800b405 	.word	0x0800b405
 800b2c8:	20001404 	.word	0x20001404

0800b2cc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b2cc:	b580      	push	{r7, lr}
 800b2ce:	b08a      	sub	sp, #40	@ 0x28
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	60f8      	str	r0, [r7, #12]
 800b2d4:	60b9      	str	r1, [r7, #8]
 800b2d6:	607a      	str	r2, [r7, #4]
 800b2d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b2da:	2300      	movs	r3, #0
 800b2dc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d10b      	bne.n	800b2fc <xTimerGenericCommand+0x30>
	__asm volatile
 800b2e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2e8:	f383 8811 	msr	BASEPRI, r3
 800b2ec:	f3bf 8f6f 	isb	sy
 800b2f0:	f3bf 8f4f 	dsb	sy
 800b2f4:	623b      	str	r3, [r7, #32]
}
 800b2f6:	bf00      	nop
 800b2f8:	bf00      	nop
 800b2fa:	e7fd      	b.n	800b2f8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b2fc:	4b19      	ldr	r3, [pc, #100]	@ (800b364 <xTimerGenericCommand+0x98>)
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	2b00      	cmp	r3, #0
 800b302:	d02a      	beq.n	800b35a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b304:	68bb      	ldr	r3, [r7, #8]
 800b306:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b310:	68bb      	ldr	r3, [r7, #8]
 800b312:	2b05      	cmp	r3, #5
 800b314:	dc18      	bgt.n	800b348 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b316:	f7ff fdad 	bl	800ae74 <xTaskGetSchedulerState>
 800b31a:	4603      	mov	r3, r0
 800b31c:	2b02      	cmp	r3, #2
 800b31e:	d109      	bne.n	800b334 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b320:	4b10      	ldr	r3, [pc, #64]	@ (800b364 <xTimerGenericCommand+0x98>)
 800b322:	6818      	ldr	r0, [r3, #0]
 800b324:	f107 0110 	add.w	r1, r7, #16
 800b328:	2300      	movs	r3, #0
 800b32a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b32c:	f7fe f9a2 	bl	8009674 <xQueueGenericSend>
 800b330:	6278      	str	r0, [r7, #36]	@ 0x24
 800b332:	e012      	b.n	800b35a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b334:	4b0b      	ldr	r3, [pc, #44]	@ (800b364 <xTimerGenericCommand+0x98>)
 800b336:	6818      	ldr	r0, [r3, #0]
 800b338:	f107 0110 	add.w	r1, r7, #16
 800b33c:	2300      	movs	r3, #0
 800b33e:	2200      	movs	r2, #0
 800b340:	f7fe f998 	bl	8009674 <xQueueGenericSend>
 800b344:	6278      	str	r0, [r7, #36]	@ 0x24
 800b346:	e008      	b.n	800b35a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b348:	4b06      	ldr	r3, [pc, #24]	@ (800b364 <xTimerGenericCommand+0x98>)
 800b34a:	6818      	ldr	r0, [r3, #0]
 800b34c:	f107 0110 	add.w	r1, r7, #16
 800b350:	2300      	movs	r3, #0
 800b352:	683a      	ldr	r2, [r7, #0]
 800b354:	f7fe fa90 	bl	8009878 <xQueueGenericSendFromISR>
 800b358:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b35a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b35c:	4618      	mov	r0, r3
 800b35e:	3728      	adds	r7, #40	@ 0x28
 800b360:	46bd      	mov	sp, r7
 800b362:	bd80      	pop	{r7, pc}
 800b364:	20001400 	.word	0x20001400

0800b368 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b368:	b580      	push	{r7, lr}
 800b36a:	b088      	sub	sp, #32
 800b36c:	af02      	add	r7, sp, #8
 800b36e:	6078      	str	r0, [r7, #4]
 800b370:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b372:	4b23      	ldr	r3, [pc, #140]	@ (800b400 <prvProcessExpiredTimer+0x98>)
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	68db      	ldr	r3, [r3, #12]
 800b378:	68db      	ldr	r3, [r3, #12]
 800b37a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b37c:	697b      	ldr	r3, [r7, #20]
 800b37e:	3304      	adds	r3, #4
 800b380:	4618      	mov	r0, r3
 800b382:	f7fd ffbb 	bl	80092fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b386:	697b      	ldr	r3, [r7, #20]
 800b388:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b38c:	f003 0304 	and.w	r3, r3, #4
 800b390:	2b00      	cmp	r3, #0
 800b392:	d023      	beq.n	800b3dc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b394:	697b      	ldr	r3, [r7, #20]
 800b396:	699a      	ldr	r2, [r3, #24]
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	18d1      	adds	r1, r2, r3
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	683a      	ldr	r2, [r7, #0]
 800b3a0:	6978      	ldr	r0, [r7, #20]
 800b3a2:	f000 f8d5 	bl	800b550 <prvInsertTimerInActiveList>
 800b3a6:	4603      	mov	r3, r0
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d020      	beq.n	800b3ee <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	9300      	str	r3, [sp, #0]
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	687a      	ldr	r2, [r7, #4]
 800b3b4:	2100      	movs	r1, #0
 800b3b6:	6978      	ldr	r0, [r7, #20]
 800b3b8:	f7ff ff88 	bl	800b2cc <xTimerGenericCommand>
 800b3bc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b3be:	693b      	ldr	r3, [r7, #16]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d114      	bne.n	800b3ee <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b3c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3c8:	f383 8811 	msr	BASEPRI, r3
 800b3cc:	f3bf 8f6f 	isb	sy
 800b3d0:	f3bf 8f4f 	dsb	sy
 800b3d4:	60fb      	str	r3, [r7, #12]
}
 800b3d6:	bf00      	nop
 800b3d8:	bf00      	nop
 800b3da:	e7fd      	b.n	800b3d8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b3dc:	697b      	ldr	r3, [r7, #20]
 800b3de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b3e2:	f023 0301 	bic.w	r3, r3, #1
 800b3e6:	b2da      	uxtb	r2, r3
 800b3e8:	697b      	ldr	r3, [r7, #20]
 800b3ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b3ee:	697b      	ldr	r3, [r7, #20]
 800b3f0:	6a1b      	ldr	r3, [r3, #32]
 800b3f2:	6978      	ldr	r0, [r7, #20]
 800b3f4:	4798      	blx	r3
}
 800b3f6:	bf00      	nop
 800b3f8:	3718      	adds	r7, #24
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bd80      	pop	{r7, pc}
 800b3fe:	bf00      	nop
 800b400:	200013f8 	.word	0x200013f8

0800b404 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b404:	b580      	push	{r7, lr}
 800b406:	b084      	sub	sp, #16
 800b408:	af00      	add	r7, sp, #0
 800b40a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b40c:	f107 0308 	add.w	r3, r7, #8
 800b410:	4618      	mov	r0, r3
 800b412:	f000 f859 	bl	800b4c8 <prvGetNextExpireTime>
 800b416:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b418:	68bb      	ldr	r3, [r7, #8]
 800b41a:	4619      	mov	r1, r3
 800b41c:	68f8      	ldr	r0, [r7, #12]
 800b41e:	f000 f805 	bl	800b42c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b422:	f000 f8d7 	bl	800b5d4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b426:	bf00      	nop
 800b428:	e7f0      	b.n	800b40c <prvTimerTask+0x8>
	...

0800b42c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b084      	sub	sp, #16
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
 800b434:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b436:	f7ff f929 	bl	800a68c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b43a:	f107 0308 	add.w	r3, r7, #8
 800b43e:	4618      	mov	r0, r3
 800b440:	f000 f866 	bl	800b510 <prvSampleTimeNow>
 800b444:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b446:	68bb      	ldr	r3, [r7, #8]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d130      	bne.n	800b4ae <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b44c:	683b      	ldr	r3, [r7, #0]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d10a      	bne.n	800b468 <prvProcessTimerOrBlockTask+0x3c>
 800b452:	687a      	ldr	r2, [r7, #4]
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	429a      	cmp	r2, r3
 800b458:	d806      	bhi.n	800b468 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b45a:	f7ff f925 	bl	800a6a8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b45e:	68f9      	ldr	r1, [r7, #12]
 800b460:	6878      	ldr	r0, [r7, #4]
 800b462:	f7ff ff81 	bl	800b368 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b466:	e024      	b.n	800b4b2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b468:	683b      	ldr	r3, [r7, #0]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d008      	beq.n	800b480 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b46e:	4b13      	ldr	r3, [pc, #76]	@ (800b4bc <prvProcessTimerOrBlockTask+0x90>)
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d101      	bne.n	800b47c <prvProcessTimerOrBlockTask+0x50>
 800b478:	2301      	movs	r3, #1
 800b47a:	e000      	b.n	800b47e <prvProcessTimerOrBlockTask+0x52>
 800b47c:	2300      	movs	r3, #0
 800b47e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b480:	4b0f      	ldr	r3, [pc, #60]	@ (800b4c0 <prvProcessTimerOrBlockTask+0x94>)
 800b482:	6818      	ldr	r0, [r3, #0]
 800b484:	687a      	ldr	r2, [r7, #4]
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	1ad3      	subs	r3, r2, r3
 800b48a:	683a      	ldr	r2, [r7, #0]
 800b48c:	4619      	mov	r1, r3
 800b48e:	f7fe fe65 	bl	800a15c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b492:	f7ff f909 	bl	800a6a8 <xTaskResumeAll>
 800b496:	4603      	mov	r3, r0
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d10a      	bne.n	800b4b2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b49c:	4b09      	ldr	r3, [pc, #36]	@ (800b4c4 <prvProcessTimerOrBlockTask+0x98>)
 800b49e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4a2:	601a      	str	r2, [r3, #0]
 800b4a4:	f3bf 8f4f 	dsb	sy
 800b4a8:	f3bf 8f6f 	isb	sy
}
 800b4ac:	e001      	b.n	800b4b2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b4ae:	f7ff f8fb 	bl	800a6a8 <xTaskResumeAll>
}
 800b4b2:	bf00      	nop
 800b4b4:	3710      	adds	r7, #16
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	bd80      	pop	{r7, pc}
 800b4ba:	bf00      	nop
 800b4bc:	200013fc 	.word	0x200013fc
 800b4c0:	20001400 	.word	0x20001400
 800b4c4:	e000ed04 	.word	0xe000ed04

0800b4c8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b4c8:	b480      	push	{r7}
 800b4ca:	b085      	sub	sp, #20
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b4d0:	4b0e      	ldr	r3, [pc, #56]	@ (800b50c <prvGetNextExpireTime+0x44>)
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d101      	bne.n	800b4de <prvGetNextExpireTime+0x16>
 800b4da:	2201      	movs	r2, #1
 800b4dc:	e000      	b.n	800b4e0 <prvGetNextExpireTime+0x18>
 800b4de:	2200      	movs	r2, #0
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d105      	bne.n	800b4f8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b4ec:	4b07      	ldr	r3, [pc, #28]	@ (800b50c <prvGetNextExpireTime+0x44>)
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	68db      	ldr	r3, [r3, #12]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	60fb      	str	r3, [r7, #12]
 800b4f6:	e001      	b.n	800b4fc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b4fc:	68fb      	ldr	r3, [r7, #12]
}
 800b4fe:	4618      	mov	r0, r3
 800b500:	3714      	adds	r7, #20
 800b502:	46bd      	mov	sp, r7
 800b504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b508:	4770      	bx	lr
 800b50a:	bf00      	nop
 800b50c:	200013f8 	.word	0x200013f8

0800b510 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b084      	sub	sp, #16
 800b514:	af00      	add	r7, sp, #0
 800b516:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b518:	f7ff f964 	bl	800a7e4 <xTaskGetTickCount>
 800b51c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b51e:	4b0b      	ldr	r3, [pc, #44]	@ (800b54c <prvSampleTimeNow+0x3c>)
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	68fa      	ldr	r2, [r7, #12]
 800b524:	429a      	cmp	r2, r3
 800b526:	d205      	bcs.n	800b534 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b528:	f000 f93a 	bl	800b7a0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	2201      	movs	r2, #1
 800b530:	601a      	str	r2, [r3, #0]
 800b532:	e002      	b.n	800b53a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	2200      	movs	r2, #0
 800b538:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b53a:	4a04      	ldr	r2, [pc, #16]	@ (800b54c <prvSampleTimeNow+0x3c>)
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b540:	68fb      	ldr	r3, [r7, #12]
}
 800b542:	4618      	mov	r0, r3
 800b544:	3710      	adds	r7, #16
 800b546:	46bd      	mov	sp, r7
 800b548:	bd80      	pop	{r7, pc}
 800b54a:	bf00      	nop
 800b54c:	20001408 	.word	0x20001408

0800b550 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b550:	b580      	push	{r7, lr}
 800b552:	b086      	sub	sp, #24
 800b554:	af00      	add	r7, sp, #0
 800b556:	60f8      	str	r0, [r7, #12]
 800b558:	60b9      	str	r1, [r7, #8]
 800b55a:	607a      	str	r2, [r7, #4]
 800b55c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b55e:	2300      	movs	r3, #0
 800b560:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	68ba      	ldr	r2, [r7, #8]
 800b566:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	68fa      	ldr	r2, [r7, #12]
 800b56c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b56e:	68ba      	ldr	r2, [r7, #8]
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	429a      	cmp	r2, r3
 800b574:	d812      	bhi.n	800b59c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b576:	687a      	ldr	r2, [r7, #4]
 800b578:	683b      	ldr	r3, [r7, #0]
 800b57a:	1ad2      	subs	r2, r2, r3
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	699b      	ldr	r3, [r3, #24]
 800b580:	429a      	cmp	r2, r3
 800b582:	d302      	bcc.n	800b58a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b584:	2301      	movs	r3, #1
 800b586:	617b      	str	r3, [r7, #20]
 800b588:	e01b      	b.n	800b5c2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b58a:	4b10      	ldr	r3, [pc, #64]	@ (800b5cc <prvInsertTimerInActiveList+0x7c>)
 800b58c:	681a      	ldr	r2, [r3, #0]
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	3304      	adds	r3, #4
 800b592:	4619      	mov	r1, r3
 800b594:	4610      	mov	r0, r2
 800b596:	f7fd fe78 	bl	800928a <vListInsert>
 800b59a:	e012      	b.n	800b5c2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b59c:	687a      	ldr	r2, [r7, #4]
 800b59e:	683b      	ldr	r3, [r7, #0]
 800b5a0:	429a      	cmp	r2, r3
 800b5a2:	d206      	bcs.n	800b5b2 <prvInsertTimerInActiveList+0x62>
 800b5a4:	68ba      	ldr	r2, [r7, #8]
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	429a      	cmp	r2, r3
 800b5aa:	d302      	bcc.n	800b5b2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b5ac:	2301      	movs	r3, #1
 800b5ae:	617b      	str	r3, [r7, #20]
 800b5b0:	e007      	b.n	800b5c2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b5b2:	4b07      	ldr	r3, [pc, #28]	@ (800b5d0 <prvInsertTimerInActiveList+0x80>)
 800b5b4:	681a      	ldr	r2, [r3, #0]
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	3304      	adds	r3, #4
 800b5ba:	4619      	mov	r1, r3
 800b5bc:	4610      	mov	r0, r2
 800b5be:	f7fd fe64 	bl	800928a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b5c2:	697b      	ldr	r3, [r7, #20]
}
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	3718      	adds	r7, #24
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	bd80      	pop	{r7, pc}
 800b5cc:	200013fc 	.word	0x200013fc
 800b5d0:	200013f8 	.word	0x200013f8

0800b5d4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b08e      	sub	sp, #56	@ 0x38
 800b5d8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b5da:	e0ce      	b.n	800b77a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	da19      	bge.n	800b616 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b5e2:	1d3b      	adds	r3, r7, #4
 800b5e4:	3304      	adds	r3, #4
 800b5e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b5e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d10b      	bne.n	800b606 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800b5ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5f2:	f383 8811 	msr	BASEPRI, r3
 800b5f6:	f3bf 8f6f 	isb	sy
 800b5fa:	f3bf 8f4f 	dsb	sy
 800b5fe:	61fb      	str	r3, [r7, #28]
}
 800b600:	bf00      	nop
 800b602:	bf00      	nop
 800b604:	e7fd      	b.n	800b602 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b606:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b60c:	6850      	ldr	r0, [r2, #4]
 800b60e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b610:	6892      	ldr	r2, [r2, #8]
 800b612:	4611      	mov	r1, r2
 800b614:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	f2c0 80ae 	blt.w	800b77a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b624:	695b      	ldr	r3, [r3, #20]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d004      	beq.n	800b634 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b62a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b62c:	3304      	adds	r3, #4
 800b62e:	4618      	mov	r0, r3
 800b630:	f7fd fe64 	bl	80092fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b634:	463b      	mov	r3, r7
 800b636:	4618      	mov	r0, r3
 800b638:	f7ff ff6a 	bl	800b510 <prvSampleTimeNow>
 800b63c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	2b09      	cmp	r3, #9
 800b642:	f200 8097 	bhi.w	800b774 <prvProcessReceivedCommands+0x1a0>
 800b646:	a201      	add	r2, pc, #4	@ (adr r2, 800b64c <prvProcessReceivedCommands+0x78>)
 800b648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b64c:	0800b675 	.word	0x0800b675
 800b650:	0800b675 	.word	0x0800b675
 800b654:	0800b675 	.word	0x0800b675
 800b658:	0800b6eb 	.word	0x0800b6eb
 800b65c:	0800b6ff 	.word	0x0800b6ff
 800b660:	0800b74b 	.word	0x0800b74b
 800b664:	0800b675 	.word	0x0800b675
 800b668:	0800b675 	.word	0x0800b675
 800b66c:	0800b6eb 	.word	0x0800b6eb
 800b670:	0800b6ff 	.word	0x0800b6ff
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b674:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b676:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b67a:	f043 0301 	orr.w	r3, r3, #1
 800b67e:	b2da      	uxtb	r2, r3
 800b680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b682:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b686:	68ba      	ldr	r2, [r7, #8]
 800b688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b68a:	699b      	ldr	r3, [r3, #24]
 800b68c:	18d1      	adds	r1, r2, r3
 800b68e:	68bb      	ldr	r3, [r7, #8]
 800b690:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b692:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b694:	f7ff ff5c 	bl	800b550 <prvInsertTimerInActiveList>
 800b698:	4603      	mov	r3, r0
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d06c      	beq.n	800b778 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b69e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6a0:	6a1b      	ldr	r3, [r3, #32]
 800b6a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b6a4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b6a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6a8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b6ac:	f003 0304 	and.w	r3, r3, #4
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d061      	beq.n	800b778 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b6b4:	68ba      	ldr	r2, [r7, #8]
 800b6b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6b8:	699b      	ldr	r3, [r3, #24]
 800b6ba:	441a      	add	r2, r3
 800b6bc:	2300      	movs	r3, #0
 800b6be:	9300      	str	r3, [sp, #0]
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	2100      	movs	r1, #0
 800b6c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b6c6:	f7ff fe01 	bl	800b2cc <xTimerGenericCommand>
 800b6ca:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b6cc:	6a3b      	ldr	r3, [r7, #32]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d152      	bne.n	800b778 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800b6d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6d6:	f383 8811 	msr	BASEPRI, r3
 800b6da:	f3bf 8f6f 	isb	sy
 800b6de:	f3bf 8f4f 	dsb	sy
 800b6e2:	61bb      	str	r3, [r7, #24]
}
 800b6e4:	bf00      	nop
 800b6e6:	bf00      	nop
 800b6e8:	e7fd      	b.n	800b6e6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b6ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b6f0:	f023 0301 	bic.w	r3, r3, #1
 800b6f4:	b2da      	uxtb	r2, r3
 800b6f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6f8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b6fc:	e03d      	b.n	800b77a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b6fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b700:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b704:	f043 0301 	orr.w	r3, r3, #1
 800b708:	b2da      	uxtb	r2, r3
 800b70a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b70c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b710:	68ba      	ldr	r2, [r7, #8]
 800b712:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b714:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b718:	699b      	ldr	r3, [r3, #24]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d10b      	bne.n	800b736 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800b71e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b722:	f383 8811 	msr	BASEPRI, r3
 800b726:	f3bf 8f6f 	isb	sy
 800b72a:	f3bf 8f4f 	dsb	sy
 800b72e:	617b      	str	r3, [r7, #20]
}
 800b730:	bf00      	nop
 800b732:	bf00      	nop
 800b734:	e7fd      	b.n	800b732 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b738:	699a      	ldr	r2, [r3, #24]
 800b73a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b73c:	18d1      	adds	r1, r2, r3
 800b73e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b740:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b742:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b744:	f7ff ff04 	bl	800b550 <prvInsertTimerInActiveList>
					break;
 800b748:	e017      	b.n	800b77a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b74a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b74c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b750:	f003 0302 	and.w	r3, r3, #2
 800b754:	2b00      	cmp	r3, #0
 800b756:	d103      	bne.n	800b760 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800b758:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b75a:	f000 fbe5 	bl	800bf28 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b75e:	e00c      	b.n	800b77a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b762:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b766:	f023 0301 	bic.w	r3, r3, #1
 800b76a:	b2da      	uxtb	r2, r3
 800b76c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b76e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b772:	e002      	b.n	800b77a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800b774:	bf00      	nop
 800b776:	e000      	b.n	800b77a <prvProcessReceivedCommands+0x1a6>
					break;
 800b778:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b77a:	4b08      	ldr	r3, [pc, #32]	@ (800b79c <prvProcessReceivedCommands+0x1c8>)
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	1d39      	adds	r1, r7, #4
 800b780:	2200      	movs	r2, #0
 800b782:	4618      	mov	r0, r3
 800b784:	f7fe f9a6 	bl	8009ad4 <xQueueReceive>
 800b788:	4603      	mov	r3, r0
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	f47f af26 	bne.w	800b5dc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b790:	bf00      	nop
 800b792:	bf00      	nop
 800b794:	3730      	adds	r7, #48	@ 0x30
 800b796:	46bd      	mov	sp, r7
 800b798:	bd80      	pop	{r7, pc}
 800b79a:	bf00      	nop
 800b79c:	20001400 	.word	0x20001400

0800b7a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	b088      	sub	sp, #32
 800b7a4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b7a6:	e049      	b.n	800b83c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b7a8:	4b2e      	ldr	r3, [pc, #184]	@ (800b864 <prvSwitchTimerLists+0xc4>)
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	68db      	ldr	r3, [r3, #12]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b7b2:	4b2c      	ldr	r3, [pc, #176]	@ (800b864 <prvSwitchTimerLists+0xc4>)
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	68db      	ldr	r3, [r3, #12]
 800b7b8:	68db      	ldr	r3, [r3, #12]
 800b7ba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	3304      	adds	r3, #4
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	f7fd fd9b 	bl	80092fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	6a1b      	ldr	r3, [r3, #32]
 800b7ca:	68f8      	ldr	r0, [r7, #12]
 800b7cc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b7d4:	f003 0304 	and.w	r3, r3, #4
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d02f      	beq.n	800b83c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	699b      	ldr	r3, [r3, #24]
 800b7e0:	693a      	ldr	r2, [r7, #16]
 800b7e2:	4413      	add	r3, r2
 800b7e4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b7e6:	68ba      	ldr	r2, [r7, #8]
 800b7e8:	693b      	ldr	r3, [r7, #16]
 800b7ea:	429a      	cmp	r2, r3
 800b7ec:	d90e      	bls.n	800b80c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	68ba      	ldr	r2, [r7, #8]
 800b7f2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	68fa      	ldr	r2, [r7, #12]
 800b7f8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b7fa:	4b1a      	ldr	r3, [pc, #104]	@ (800b864 <prvSwitchTimerLists+0xc4>)
 800b7fc:	681a      	ldr	r2, [r3, #0]
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	3304      	adds	r3, #4
 800b802:	4619      	mov	r1, r3
 800b804:	4610      	mov	r0, r2
 800b806:	f7fd fd40 	bl	800928a <vListInsert>
 800b80a:	e017      	b.n	800b83c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b80c:	2300      	movs	r3, #0
 800b80e:	9300      	str	r3, [sp, #0]
 800b810:	2300      	movs	r3, #0
 800b812:	693a      	ldr	r2, [r7, #16]
 800b814:	2100      	movs	r1, #0
 800b816:	68f8      	ldr	r0, [r7, #12]
 800b818:	f7ff fd58 	bl	800b2cc <xTimerGenericCommand>
 800b81c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	2b00      	cmp	r3, #0
 800b822:	d10b      	bne.n	800b83c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800b824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b828:	f383 8811 	msr	BASEPRI, r3
 800b82c:	f3bf 8f6f 	isb	sy
 800b830:	f3bf 8f4f 	dsb	sy
 800b834:	603b      	str	r3, [r7, #0]
}
 800b836:	bf00      	nop
 800b838:	bf00      	nop
 800b83a:	e7fd      	b.n	800b838 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b83c:	4b09      	ldr	r3, [pc, #36]	@ (800b864 <prvSwitchTimerLists+0xc4>)
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	2b00      	cmp	r3, #0
 800b844:	d1b0      	bne.n	800b7a8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b846:	4b07      	ldr	r3, [pc, #28]	@ (800b864 <prvSwitchTimerLists+0xc4>)
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b84c:	4b06      	ldr	r3, [pc, #24]	@ (800b868 <prvSwitchTimerLists+0xc8>)
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	4a04      	ldr	r2, [pc, #16]	@ (800b864 <prvSwitchTimerLists+0xc4>)
 800b852:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b854:	4a04      	ldr	r2, [pc, #16]	@ (800b868 <prvSwitchTimerLists+0xc8>)
 800b856:	697b      	ldr	r3, [r7, #20]
 800b858:	6013      	str	r3, [r2, #0]
}
 800b85a:	bf00      	nop
 800b85c:	3718      	adds	r7, #24
 800b85e:	46bd      	mov	sp, r7
 800b860:	bd80      	pop	{r7, pc}
 800b862:	bf00      	nop
 800b864:	200013f8 	.word	0x200013f8
 800b868:	200013fc 	.word	0x200013fc

0800b86c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	b082      	sub	sp, #8
 800b870:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b872:	f000 f969 	bl	800bb48 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b876:	4b15      	ldr	r3, [pc, #84]	@ (800b8cc <prvCheckForValidListAndQueue+0x60>)
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d120      	bne.n	800b8c0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b87e:	4814      	ldr	r0, [pc, #80]	@ (800b8d0 <prvCheckForValidListAndQueue+0x64>)
 800b880:	f7fd fcb2 	bl	80091e8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b884:	4813      	ldr	r0, [pc, #76]	@ (800b8d4 <prvCheckForValidListAndQueue+0x68>)
 800b886:	f7fd fcaf 	bl	80091e8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b88a:	4b13      	ldr	r3, [pc, #76]	@ (800b8d8 <prvCheckForValidListAndQueue+0x6c>)
 800b88c:	4a10      	ldr	r2, [pc, #64]	@ (800b8d0 <prvCheckForValidListAndQueue+0x64>)
 800b88e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b890:	4b12      	ldr	r3, [pc, #72]	@ (800b8dc <prvCheckForValidListAndQueue+0x70>)
 800b892:	4a10      	ldr	r2, [pc, #64]	@ (800b8d4 <prvCheckForValidListAndQueue+0x68>)
 800b894:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b896:	2300      	movs	r3, #0
 800b898:	9300      	str	r3, [sp, #0]
 800b89a:	4b11      	ldr	r3, [pc, #68]	@ (800b8e0 <prvCheckForValidListAndQueue+0x74>)
 800b89c:	4a11      	ldr	r2, [pc, #68]	@ (800b8e4 <prvCheckForValidListAndQueue+0x78>)
 800b89e:	2110      	movs	r1, #16
 800b8a0:	200a      	movs	r0, #10
 800b8a2:	f7fd fdbf 	bl	8009424 <xQueueGenericCreateStatic>
 800b8a6:	4603      	mov	r3, r0
 800b8a8:	4a08      	ldr	r2, [pc, #32]	@ (800b8cc <prvCheckForValidListAndQueue+0x60>)
 800b8aa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b8ac:	4b07      	ldr	r3, [pc, #28]	@ (800b8cc <prvCheckForValidListAndQueue+0x60>)
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d005      	beq.n	800b8c0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b8b4:	4b05      	ldr	r3, [pc, #20]	@ (800b8cc <prvCheckForValidListAndQueue+0x60>)
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	490b      	ldr	r1, [pc, #44]	@ (800b8e8 <prvCheckForValidListAndQueue+0x7c>)
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	f7fe fc24 	bl	800a108 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b8c0:	f000 f974 	bl	800bbac <vPortExitCritical>
}
 800b8c4:	bf00      	nop
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	bd80      	pop	{r7, pc}
 800b8ca:	bf00      	nop
 800b8cc:	20001400 	.word	0x20001400
 800b8d0:	200013d0 	.word	0x200013d0
 800b8d4:	200013e4 	.word	0x200013e4
 800b8d8:	200013f8 	.word	0x200013f8
 800b8dc:	200013fc 	.word	0x200013fc
 800b8e0:	200014ac 	.word	0x200014ac
 800b8e4:	2000140c 	.word	0x2000140c
 800b8e8:	0800f898 	.word	0x0800f898

0800b8ec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b8ec:	b480      	push	{r7}
 800b8ee:	b085      	sub	sp, #20
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	60f8      	str	r0, [r7, #12]
 800b8f4:	60b9      	str	r1, [r7, #8]
 800b8f6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	3b04      	subs	r3, #4
 800b8fc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b904:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	3b04      	subs	r3, #4
 800b90a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b90c:	68bb      	ldr	r3, [r7, #8]
 800b90e:	f023 0201 	bic.w	r2, r3, #1
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	3b04      	subs	r3, #4
 800b91a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b91c:	4a0c      	ldr	r2, [pc, #48]	@ (800b950 <pxPortInitialiseStack+0x64>)
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	3b14      	subs	r3, #20
 800b926:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b928:	687a      	ldr	r2, [r7, #4]
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	3b04      	subs	r3, #4
 800b932:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	f06f 0202 	mvn.w	r2, #2
 800b93a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	3b20      	subs	r3, #32
 800b940:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b942:	68fb      	ldr	r3, [r7, #12]
}
 800b944:	4618      	mov	r0, r3
 800b946:	3714      	adds	r7, #20
 800b948:	46bd      	mov	sp, r7
 800b94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94e:	4770      	bx	lr
 800b950:	0800b955 	.word	0x0800b955

0800b954 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b954:	b480      	push	{r7}
 800b956:	b085      	sub	sp, #20
 800b958:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b95a:	2300      	movs	r3, #0
 800b95c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b95e:	4b13      	ldr	r3, [pc, #76]	@ (800b9ac <prvTaskExitError+0x58>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b966:	d00b      	beq.n	800b980 <prvTaskExitError+0x2c>
	__asm volatile
 800b968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b96c:	f383 8811 	msr	BASEPRI, r3
 800b970:	f3bf 8f6f 	isb	sy
 800b974:	f3bf 8f4f 	dsb	sy
 800b978:	60fb      	str	r3, [r7, #12]
}
 800b97a:	bf00      	nop
 800b97c:	bf00      	nop
 800b97e:	e7fd      	b.n	800b97c <prvTaskExitError+0x28>
	__asm volatile
 800b980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b984:	f383 8811 	msr	BASEPRI, r3
 800b988:	f3bf 8f6f 	isb	sy
 800b98c:	f3bf 8f4f 	dsb	sy
 800b990:	60bb      	str	r3, [r7, #8]
}
 800b992:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b994:	bf00      	nop
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d0fc      	beq.n	800b996 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b99c:	bf00      	nop
 800b99e:	bf00      	nop
 800b9a0:	3714      	adds	r7, #20
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a8:	4770      	bx	lr
 800b9aa:	bf00      	nop
 800b9ac:	200000a8 	.word	0x200000a8

0800b9b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b9b0:	4b07      	ldr	r3, [pc, #28]	@ (800b9d0 <pxCurrentTCBConst2>)
 800b9b2:	6819      	ldr	r1, [r3, #0]
 800b9b4:	6808      	ldr	r0, [r1, #0]
 800b9b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9ba:	f380 8809 	msr	PSP, r0
 800b9be:	f3bf 8f6f 	isb	sy
 800b9c2:	f04f 0000 	mov.w	r0, #0
 800b9c6:	f380 8811 	msr	BASEPRI, r0
 800b9ca:	4770      	bx	lr
 800b9cc:	f3af 8000 	nop.w

0800b9d0 <pxCurrentTCBConst2>:
 800b9d0:	20000ed0 	.word	0x20000ed0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b9d4:	bf00      	nop
 800b9d6:	bf00      	nop

0800b9d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b9d8:	4808      	ldr	r0, [pc, #32]	@ (800b9fc <prvPortStartFirstTask+0x24>)
 800b9da:	6800      	ldr	r0, [r0, #0]
 800b9dc:	6800      	ldr	r0, [r0, #0]
 800b9de:	f380 8808 	msr	MSP, r0
 800b9e2:	f04f 0000 	mov.w	r0, #0
 800b9e6:	f380 8814 	msr	CONTROL, r0
 800b9ea:	b662      	cpsie	i
 800b9ec:	b661      	cpsie	f
 800b9ee:	f3bf 8f4f 	dsb	sy
 800b9f2:	f3bf 8f6f 	isb	sy
 800b9f6:	df00      	svc	0
 800b9f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b9fa:	bf00      	nop
 800b9fc:	e000ed08 	.word	0xe000ed08

0800ba00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ba00:	b580      	push	{r7, lr}
 800ba02:	b086      	sub	sp, #24
 800ba04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ba06:	4b47      	ldr	r3, [pc, #284]	@ (800bb24 <xPortStartScheduler+0x124>)
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	4a47      	ldr	r2, [pc, #284]	@ (800bb28 <xPortStartScheduler+0x128>)
 800ba0c:	4293      	cmp	r3, r2
 800ba0e:	d10b      	bne.n	800ba28 <xPortStartScheduler+0x28>
	__asm volatile
 800ba10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba14:	f383 8811 	msr	BASEPRI, r3
 800ba18:	f3bf 8f6f 	isb	sy
 800ba1c:	f3bf 8f4f 	dsb	sy
 800ba20:	613b      	str	r3, [r7, #16]
}
 800ba22:	bf00      	nop
 800ba24:	bf00      	nop
 800ba26:	e7fd      	b.n	800ba24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ba28:	4b3e      	ldr	r3, [pc, #248]	@ (800bb24 <xPortStartScheduler+0x124>)
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	4a3f      	ldr	r2, [pc, #252]	@ (800bb2c <xPortStartScheduler+0x12c>)
 800ba2e:	4293      	cmp	r3, r2
 800ba30:	d10b      	bne.n	800ba4a <xPortStartScheduler+0x4a>
	__asm volatile
 800ba32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba36:	f383 8811 	msr	BASEPRI, r3
 800ba3a:	f3bf 8f6f 	isb	sy
 800ba3e:	f3bf 8f4f 	dsb	sy
 800ba42:	60fb      	str	r3, [r7, #12]
}
 800ba44:	bf00      	nop
 800ba46:	bf00      	nop
 800ba48:	e7fd      	b.n	800ba46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ba4a:	4b39      	ldr	r3, [pc, #228]	@ (800bb30 <xPortStartScheduler+0x130>)
 800ba4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ba4e:	697b      	ldr	r3, [r7, #20]
 800ba50:	781b      	ldrb	r3, [r3, #0]
 800ba52:	b2db      	uxtb	r3, r3
 800ba54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ba56:	697b      	ldr	r3, [r7, #20]
 800ba58:	22ff      	movs	r2, #255	@ 0xff
 800ba5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ba5c:	697b      	ldr	r3, [r7, #20]
 800ba5e:	781b      	ldrb	r3, [r3, #0]
 800ba60:	b2db      	uxtb	r3, r3
 800ba62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ba64:	78fb      	ldrb	r3, [r7, #3]
 800ba66:	b2db      	uxtb	r3, r3
 800ba68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ba6c:	b2da      	uxtb	r2, r3
 800ba6e:	4b31      	ldr	r3, [pc, #196]	@ (800bb34 <xPortStartScheduler+0x134>)
 800ba70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ba72:	4b31      	ldr	r3, [pc, #196]	@ (800bb38 <xPortStartScheduler+0x138>)
 800ba74:	2207      	movs	r2, #7
 800ba76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ba78:	e009      	b.n	800ba8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800ba7a:	4b2f      	ldr	r3, [pc, #188]	@ (800bb38 <xPortStartScheduler+0x138>)
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	3b01      	subs	r3, #1
 800ba80:	4a2d      	ldr	r2, [pc, #180]	@ (800bb38 <xPortStartScheduler+0x138>)
 800ba82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ba84:	78fb      	ldrb	r3, [r7, #3]
 800ba86:	b2db      	uxtb	r3, r3
 800ba88:	005b      	lsls	r3, r3, #1
 800ba8a:	b2db      	uxtb	r3, r3
 800ba8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ba8e:	78fb      	ldrb	r3, [r7, #3]
 800ba90:	b2db      	uxtb	r3, r3
 800ba92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba96:	2b80      	cmp	r3, #128	@ 0x80
 800ba98:	d0ef      	beq.n	800ba7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ba9a:	4b27      	ldr	r3, [pc, #156]	@ (800bb38 <xPortStartScheduler+0x138>)
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	f1c3 0307 	rsb	r3, r3, #7
 800baa2:	2b04      	cmp	r3, #4
 800baa4:	d00b      	beq.n	800babe <xPortStartScheduler+0xbe>
	__asm volatile
 800baa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baaa:	f383 8811 	msr	BASEPRI, r3
 800baae:	f3bf 8f6f 	isb	sy
 800bab2:	f3bf 8f4f 	dsb	sy
 800bab6:	60bb      	str	r3, [r7, #8]
}
 800bab8:	bf00      	nop
 800baba:	bf00      	nop
 800babc:	e7fd      	b.n	800baba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800babe:	4b1e      	ldr	r3, [pc, #120]	@ (800bb38 <xPortStartScheduler+0x138>)
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	021b      	lsls	r3, r3, #8
 800bac4:	4a1c      	ldr	r2, [pc, #112]	@ (800bb38 <xPortStartScheduler+0x138>)
 800bac6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bac8:	4b1b      	ldr	r3, [pc, #108]	@ (800bb38 <xPortStartScheduler+0x138>)
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bad0:	4a19      	ldr	r2, [pc, #100]	@ (800bb38 <xPortStartScheduler+0x138>)
 800bad2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	b2da      	uxtb	r2, r3
 800bad8:	697b      	ldr	r3, [r7, #20]
 800bada:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800badc:	4b17      	ldr	r3, [pc, #92]	@ (800bb3c <xPortStartScheduler+0x13c>)
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	4a16      	ldr	r2, [pc, #88]	@ (800bb3c <xPortStartScheduler+0x13c>)
 800bae2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bae6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bae8:	4b14      	ldr	r3, [pc, #80]	@ (800bb3c <xPortStartScheduler+0x13c>)
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	4a13      	ldr	r2, [pc, #76]	@ (800bb3c <xPortStartScheduler+0x13c>)
 800baee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800baf2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800baf4:	f000 f8da 	bl	800bcac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800baf8:	4b11      	ldr	r3, [pc, #68]	@ (800bb40 <xPortStartScheduler+0x140>)
 800bafa:	2200      	movs	r2, #0
 800bafc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bafe:	f000 f8f9 	bl	800bcf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bb02:	4b10      	ldr	r3, [pc, #64]	@ (800bb44 <xPortStartScheduler+0x144>)
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	4a0f      	ldr	r2, [pc, #60]	@ (800bb44 <xPortStartScheduler+0x144>)
 800bb08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800bb0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bb0e:	f7ff ff63 	bl	800b9d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bb12:	f7fe ff31 	bl	800a978 <vTaskSwitchContext>
	prvTaskExitError();
 800bb16:	f7ff ff1d 	bl	800b954 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bb1a:	2300      	movs	r3, #0
}
 800bb1c:	4618      	mov	r0, r3
 800bb1e:	3718      	adds	r7, #24
 800bb20:	46bd      	mov	sp, r7
 800bb22:	bd80      	pop	{r7, pc}
 800bb24:	e000ed00 	.word	0xe000ed00
 800bb28:	410fc271 	.word	0x410fc271
 800bb2c:	410fc270 	.word	0x410fc270
 800bb30:	e000e400 	.word	0xe000e400
 800bb34:	200014fc 	.word	0x200014fc
 800bb38:	20001500 	.word	0x20001500
 800bb3c:	e000ed20 	.word	0xe000ed20
 800bb40:	200000a8 	.word	0x200000a8
 800bb44:	e000ef34 	.word	0xe000ef34

0800bb48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bb48:	b480      	push	{r7}
 800bb4a:	b083      	sub	sp, #12
 800bb4c:	af00      	add	r7, sp, #0
	__asm volatile
 800bb4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb52:	f383 8811 	msr	BASEPRI, r3
 800bb56:	f3bf 8f6f 	isb	sy
 800bb5a:	f3bf 8f4f 	dsb	sy
 800bb5e:	607b      	str	r3, [r7, #4]
}
 800bb60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bb62:	4b10      	ldr	r3, [pc, #64]	@ (800bba4 <vPortEnterCritical+0x5c>)
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	3301      	adds	r3, #1
 800bb68:	4a0e      	ldr	r2, [pc, #56]	@ (800bba4 <vPortEnterCritical+0x5c>)
 800bb6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bb6c:	4b0d      	ldr	r3, [pc, #52]	@ (800bba4 <vPortEnterCritical+0x5c>)
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	2b01      	cmp	r3, #1
 800bb72:	d110      	bne.n	800bb96 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bb74:	4b0c      	ldr	r3, [pc, #48]	@ (800bba8 <vPortEnterCritical+0x60>)
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	b2db      	uxtb	r3, r3
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d00b      	beq.n	800bb96 <vPortEnterCritical+0x4e>
	__asm volatile
 800bb7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb82:	f383 8811 	msr	BASEPRI, r3
 800bb86:	f3bf 8f6f 	isb	sy
 800bb8a:	f3bf 8f4f 	dsb	sy
 800bb8e:	603b      	str	r3, [r7, #0]
}
 800bb90:	bf00      	nop
 800bb92:	bf00      	nop
 800bb94:	e7fd      	b.n	800bb92 <vPortEnterCritical+0x4a>
	}
}
 800bb96:	bf00      	nop
 800bb98:	370c      	adds	r7, #12
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba0:	4770      	bx	lr
 800bba2:	bf00      	nop
 800bba4:	200000a8 	.word	0x200000a8
 800bba8:	e000ed04 	.word	0xe000ed04

0800bbac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bbac:	b480      	push	{r7}
 800bbae:	b083      	sub	sp, #12
 800bbb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bbb2:	4b12      	ldr	r3, [pc, #72]	@ (800bbfc <vPortExitCritical+0x50>)
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d10b      	bne.n	800bbd2 <vPortExitCritical+0x26>
	__asm volatile
 800bbba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbbe:	f383 8811 	msr	BASEPRI, r3
 800bbc2:	f3bf 8f6f 	isb	sy
 800bbc6:	f3bf 8f4f 	dsb	sy
 800bbca:	607b      	str	r3, [r7, #4]
}
 800bbcc:	bf00      	nop
 800bbce:	bf00      	nop
 800bbd0:	e7fd      	b.n	800bbce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bbd2:	4b0a      	ldr	r3, [pc, #40]	@ (800bbfc <vPortExitCritical+0x50>)
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	3b01      	subs	r3, #1
 800bbd8:	4a08      	ldr	r2, [pc, #32]	@ (800bbfc <vPortExitCritical+0x50>)
 800bbda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bbdc:	4b07      	ldr	r3, [pc, #28]	@ (800bbfc <vPortExitCritical+0x50>)
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d105      	bne.n	800bbf0 <vPortExitCritical+0x44>
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bbe8:	683b      	ldr	r3, [r7, #0]
 800bbea:	f383 8811 	msr	BASEPRI, r3
}
 800bbee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bbf0:	bf00      	nop
 800bbf2:	370c      	adds	r7, #12
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfa:	4770      	bx	lr
 800bbfc:	200000a8 	.word	0x200000a8

0800bc00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bc00:	f3ef 8009 	mrs	r0, PSP
 800bc04:	f3bf 8f6f 	isb	sy
 800bc08:	4b15      	ldr	r3, [pc, #84]	@ (800bc60 <pxCurrentTCBConst>)
 800bc0a:	681a      	ldr	r2, [r3, #0]
 800bc0c:	f01e 0f10 	tst.w	lr, #16
 800bc10:	bf08      	it	eq
 800bc12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bc16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc1a:	6010      	str	r0, [r2, #0]
 800bc1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bc20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bc24:	f380 8811 	msr	BASEPRI, r0
 800bc28:	f3bf 8f4f 	dsb	sy
 800bc2c:	f3bf 8f6f 	isb	sy
 800bc30:	f7fe fea2 	bl	800a978 <vTaskSwitchContext>
 800bc34:	f04f 0000 	mov.w	r0, #0
 800bc38:	f380 8811 	msr	BASEPRI, r0
 800bc3c:	bc09      	pop	{r0, r3}
 800bc3e:	6819      	ldr	r1, [r3, #0]
 800bc40:	6808      	ldr	r0, [r1, #0]
 800bc42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc46:	f01e 0f10 	tst.w	lr, #16
 800bc4a:	bf08      	it	eq
 800bc4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bc50:	f380 8809 	msr	PSP, r0
 800bc54:	f3bf 8f6f 	isb	sy
 800bc58:	4770      	bx	lr
 800bc5a:	bf00      	nop
 800bc5c:	f3af 8000 	nop.w

0800bc60 <pxCurrentTCBConst>:
 800bc60:	20000ed0 	.word	0x20000ed0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bc64:	bf00      	nop
 800bc66:	bf00      	nop

0800bc68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b082      	sub	sp, #8
 800bc6c:	af00      	add	r7, sp, #0
	__asm volatile
 800bc6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc72:	f383 8811 	msr	BASEPRI, r3
 800bc76:	f3bf 8f6f 	isb	sy
 800bc7a:	f3bf 8f4f 	dsb	sy
 800bc7e:	607b      	str	r3, [r7, #4]
}
 800bc80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bc82:	f7fe fdbf 	bl	800a804 <xTaskIncrementTick>
 800bc86:	4603      	mov	r3, r0
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d003      	beq.n	800bc94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bc8c:	4b06      	ldr	r3, [pc, #24]	@ (800bca8 <xPortSysTickHandler+0x40>)
 800bc8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc92:	601a      	str	r2, [r3, #0]
 800bc94:	2300      	movs	r3, #0
 800bc96:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	f383 8811 	msr	BASEPRI, r3
}
 800bc9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bca0:	bf00      	nop
 800bca2:	3708      	adds	r7, #8
 800bca4:	46bd      	mov	sp, r7
 800bca6:	bd80      	pop	{r7, pc}
 800bca8:	e000ed04 	.word	0xe000ed04

0800bcac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bcac:	b480      	push	{r7}
 800bcae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bcb0:	4b0b      	ldr	r3, [pc, #44]	@ (800bce0 <vPortSetupTimerInterrupt+0x34>)
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bcb6:	4b0b      	ldr	r3, [pc, #44]	@ (800bce4 <vPortSetupTimerInterrupt+0x38>)
 800bcb8:	2200      	movs	r2, #0
 800bcba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bcbc:	4b0a      	ldr	r3, [pc, #40]	@ (800bce8 <vPortSetupTimerInterrupt+0x3c>)
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	4a0a      	ldr	r2, [pc, #40]	@ (800bcec <vPortSetupTimerInterrupt+0x40>)
 800bcc2:	fba2 2303 	umull	r2, r3, r2, r3
 800bcc6:	099b      	lsrs	r3, r3, #6
 800bcc8:	4a09      	ldr	r2, [pc, #36]	@ (800bcf0 <vPortSetupTimerInterrupt+0x44>)
 800bcca:	3b01      	subs	r3, #1
 800bccc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bcce:	4b04      	ldr	r3, [pc, #16]	@ (800bce0 <vPortSetupTimerInterrupt+0x34>)
 800bcd0:	2207      	movs	r2, #7
 800bcd2:	601a      	str	r2, [r3, #0]
}
 800bcd4:	bf00      	nop
 800bcd6:	46bd      	mov	sp, r7
 800bcd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcdc:	4770      	bx	lr
 800bcde:	bf00      	nop
 800bce0:	e000e010 	.word	0xe000e010
 800bce4:	e000e018 	.word	0xe000e018
 800bce8:	2000009c 	.word	0x2000009c
 800bcec:	10624dd3 	.word	0x10624dd3
 800bcf0:	e000e014 	.word	0xe000e014

0800bcf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bcf4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800bd04 <vPortEnableVFP+0x10>
 800bcf8:	6801      	ldr	r1, [r0, #0]
 800bcfa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800bcfe:	6001      	str	r1, [r0, #0]
 800bd00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bd02:	bf00      	nop
 800bd04:	e000ed88 	.word	0xe000ed88

0800bd08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bd08:	b480      	push	{r7}
 800bd0a:	b085      	sub	sp, #20
 800bd0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bd0e:	f3ef 8305 	mrs	r3, IPSR
 800bd12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	2b0f      	cmp	r3, #15
 800bd18:	d915      	bls.n	800bd46 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bd1a:	4a18      	ldr	r2, [pc, #96]	@ (800bd7c <vPortValidateInterruptPriority+0x74>)
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	4413      	add	r3, r2
 800bd20:	781b      	ldrb	r3, [r3, #0]
 800bd22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bd24:	4b16      	ldr	r3, [pc, #88]	@ (800bd80 <vPortValidateInterruptPriority+0x78>)
 800bd26:	781b      	ldrb	r3, [r3, #0]
 800bd28:	7afa      	ldrb	r2, [r7, #11]
 800bd2a:	429a      	cmp	r2, r3
 800bd2c:	d20b      	bcs.n	800bd46 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800bd2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd32:	f383 8811 	msr	BASEPRI, r3
 800bd36:	f3bf 8f6f 	isb	sy
 800bd3a:	f3bf 8f4f 	dsb	sy
 800bd3e:	607b      	str	r3, [r7, #4]
}
 800bd40:	bf00      	nop
 800bd42:	bf00      	nop
 800bd44:	e7fd      	b.n	800bd42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bd46:	4b0f      	ldr	r3, [pc, #60]	@ (800bd84 <vPortValidateInterruptPriority+0x7c>)
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800bd4e:	4b0e      	ldr	r3, [pc, #56]	@ (800bd88 <vPortValidateInterruptPriority+0x80>)
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	429a      	cmp	r2, r3
 800bd54:	d90b      	bls.n	800bd6e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800bd56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd5a:	f383 8811 	msr	BASEPRI, r3
 800bd5e:	f3bf 8f6f 	isb	sy
 800bd62:	f3bf 8f4f 	dsb	sy
 800bd66:	603b      	str	r3, [r7, #0]
}
 800bd68:	bf00      	nop
 800bd6a:	bf00      	nop
 800bd6c:	e7fd      	b.n	800bd6a <vPortValidateInterruptPriority+0x62>
	}
 800bd6e:	bf00      	nop
 800bd70:	3714      	adds	r7, #20
 800bd72:	46bd      	mov	sp, r7
 800bd74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd78:	4770      	bx	lr
 800bd7a:	bf00      	nop
 800bd7c:	e000e3f0 	.word	0xe000e3f0
 800bd80:	200014fc 	.word	0x200014fc
 800bd84:	e000ed0c 	.word	0xe000ed0c
 800bd88:	20001500 	.word	0x20001500

0800bd8c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b08a      	sub	sp, #40	@ 0x28
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bd94:	2300      	movs	r3, #0
 800bd96:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bd98:	f7fe fc78 	bl	800a68c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bd9c:	4b5c      	ldr	r3, [pc, #368]	@ (800bf10 <pvPortMalloc+0x184>)
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d101      	bne.n	800bda8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bda4:	f000 f924 	bl	800bff0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bda8:	4b5a      	ldr	r3, [pc, #360]	@ (800bf14 <pvPortMalloc+0x188>)
 800bdaa:	681a      	ldr	r2, [r3, #0]
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	4013      	ands	r3, r2
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	f040 8095 	bne.w	800bee0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d01e      	beq.n	800bdfa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800bdbc:	2208      	movs	r2, #8
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	4413      	add	r3, r2
 800bdc2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	f003 0307 	and.w	r3, r3, #7
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d015      	beq.n	800bdfa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	f023 0307 	bic.w	r3, r3, #7
 800bdd4:	3308      	adds	r3, #8
 800bdd6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	f003 0307 	and.w	r3, r3, #7
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d00b      	beq.n	800bdfa <pvPortMalloc+0x6e>
	__asm volatile
 800bde2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bde6:	f383 8811 	msr	BASEPRI, r3
 800bdea:	f3bf 8f6f 	isb	sy
 800bdee:	f3bf 8f4f 	dsb	sy
 800bdf2:	617b      	str	r3, [r7, #20]
}
 800bdf4:	bf00      	nop
 800bdf6:	bf00      	nop
 800bdf8:	e7fd      	b.n	800bdf6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d06f      	beq.n	800bee0 <pvPortMalloc+0x154>
 800be00:	4b45      	ldr	r3, [pc, #276]	@ (800bf18 <pvPortMalloc+0x18c>)
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	687a      	ldr	r2, [r7, #4]
 800be06:	429a      	cmp	r2, r3
 800be08:	d86a      	bhi.n	800bee0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800be0a:	4b44      	ldr	r3, [pc, #272]	@ (800bf1c <pvPortMalloc+0x190>)
 800be0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800be0e:	4b43      	ldr	r3, [pc, #268]	@ (800bf1c <pvPortMalloc+0x190>)
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800be14:	e004      	b.n	800be20 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800be16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800be1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800be20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be22:	685b      	ldr	r3, [r3, #4]
 800be24:	687a      	ldr	r2, [r7, #4]
 800be26:	429a      	cmp	r2, r3
 800be28:	d903      	bls.n	800be32 <pvPortMalloc+0xa6>
 800be2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d1f1      	bne.n	800be16 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800be32:	4b37      	ldr	r3, [pc, #220]	@ (800bf10 <pvPortMalloc+0x184>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be38:	429a      	cmp	r2, r3
 800be3a:	d051      	beq.n	800bee0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800be3c:	6a3b      	ldr	r3, [r7, #32]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	2208      	movs	r2, #8
 800be42:	4413      	add	r3, r2
 800be44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800be46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be48:	681a      	ldr	r2, [r3, #0]
 800be4a:	6a3b      	ldr	r3, [r7, #32]
 800be4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800be4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be50:	685a      	ldr	r2, [r3, #4]
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	1ad2      	subs	r2, r2, r3
 800be56:	2308      	movs	r3, #8
 800be58:	005b      	lsls	r3, r3, #1
 800be5a:	429a      	cmp	r2, r3
 800be5c:	d920      	bls.n	800bea0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800be5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	4413      	add	r3, r2
 800be64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800be66:	69bb      	ldr	r3, [r7, #24]
 800be68:	f003 0307 	and.w	r3, r3, #7
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d00b      	beq.n	800be88 <pvPortMalloc+0xfc>
	__asm volatile
 800be70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be74:	f383 8811 	msr	BASEPRI, r3
 800be78:	f3bf 8f6f 	isb	sy
 800be7c:	f3bf 8f4f 	dsb	sy
 800be80:	613b      	str	r3, [r7, #16]
}
 800be82:	bf00      	nop
 800be84:	bf00      	nop
 800be86:	e7fd      	b.n	800be84 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800be88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be8a:	685a      	ldr	r2, [r3, #4]
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	1ad2      	subs	r2, r2, r3
 800be90:	69bb      	ldr	r3, [r7, #24]
 800be92:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800be94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be96:	687a      	ldr	r2, [r7, #4]
 800be98:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800be9a:	69b8      	ldr	r0, [r7, #24]
 800be9c:	f000 f90a 	bl	800c0b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bea0:	4b1d      	ldr	r3, [pc, #116]	@ (800bf18 <pvPortMalloc+0x18c>)
 800bea2:	681a      	ldr	r2, [r3, #0]
 800bea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bea6:	685b      	ldr	r3, [r3, #4]
 800bea8:	1ad3      	subs	r3, r2, r3
 800beaa:	4a1b      	ldr	r2, [pc, #108]	@ (800bf18 <pvPortMalloc+0x18c>)
 800beac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800beae:	4b1a      	ldr	r3, [pc, #104]	@ (800bf18 <pvPortMalloc+0x18c>)
 800beb0:	681a      	ldr	r2, [r3, #0]
 800beb2:	4b1b      	ldr	r3, [pc, #108]	@ (800bf20 <pvPortMalloc+0x194>)
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	429a      	cmp	r2, r3
 800beb8:	d203      	bcs.n	800bec2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800beba:	4b17      	ldr	r3, [pc, #92]	@ (800bf18 <pvPortMalloc+0x18c>)
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	4a18      	ldr	r2, [pc, #96]	@ (800bf20 <pvPortMalloc+0x194>)
 800bec0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bec4:	685a      	ldr	r2, [r3, #4]
 800bec6:	4b13      	ldr	r3, [pc, #76]	@ (800bf14 <pvPortMalloc+0x188>)
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	431a      	orrs	r2, r3
 800becc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bece:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bed2:	2200      	movs	r2, #0
 800bed4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800bed6:	4b13      	ldr	r3, [pc, #76]	@ (800bf24 <pvPortMalloc+0x198>)
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	3301      	adds	r3, #1
 800bedc:	4a11      	ldr	r2, [pc, #68]	@ (800bf24 <pvPortMalloc+0x198>)
 800bede:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bee0:	f7fe fbe2 	bl	800a6a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800bee4:	69fb      	ldr	r3, [r7, #28]
 800bee6:	f003 0307 	and.w	r3, r3, #7
 800beea:	2b00      	cmp	r3, #0
 800beec:	d00b      	beq.n	800bf06 <pvPortMalloc+0x17a>
	__asm volatile
 800beee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bef2:	f383 8811 	msr	BASEPRI, r3
 800bef6:	f3bf 8f6f 	isb	sy
 800befa:	f3bf 8f4f 	dsb	sy
 800befe:	60fb      	str	r3, [r7, #12]
}
 800bf00:	bf00      	nop
 800bf02:	bf00      	nop
 800bf04:	e7fd      	b.n	800bf02 <pvPortMalloc+0x176>
	return pvReturn;
 800bf06:	69fb      	ldr	r3, [r7, #28]
}
 800bf08:	4618      	mov	r0, r3
 800bf0a:	3728      	adds	r7, #40	@ 0x28
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	bd80      	pop	{r7, pc}
 800bf10:	2000510c 	.word	0x2000510c
 800bf14:	20005120 	.word	0x20005120
 800bf18:	20005110 	.word	0x20005110
 800bf1c:	20005104 	.word	0x20005104
 800bf20:	20005114 	.word	0x20005114
 800bf24:	20005118 	.word	0x20005118

0800bf28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b086      	sub	sp, #24
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d04f      	beq.n	800bfda <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800bf3a:	2308      	movs	r3, #8
 800bf3c:	425b      	negs	r3, r3
 800bf3e:	697a      	ldr	r2, [r7, #20]
 800bf40:	4413      	add	r3, r2
 800bf42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800bf44:	697b      	ldr	r3, [r7, #20]
 800bf46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bf48:	693b      	ldr	r3, [r7, #16]
 800bf4a:	685a      	ldr	r2, [r3, #4]
 800bf4c:	4b25      	ldr	r3, [pc, #148]	@ (800bfe4 <vPortFree+0xbc>)
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	4013      	ands	r3, r2
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d10b      	bne.n	800bf6e <vPortFree+0x46>
	__asm volatile
 800bf56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf5a:	f383 8811 	msr	BASEPRI, r3
 800bf5e:	f3bf 8f6f 	isb	sy
 800bf62:	f3bf 8f4f 	dsb	sy
 800bf66:	60fb      	str	r3, [r7, #12]
}
 800bf68:	bf00      	nop
 800bf6a:	bf00      	nop
 800bf6c:	e7fd      	b.n	800bf6a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bf6e:	693b      	ldr	r3, [r7, #16]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d00b      	beq.n	800bf8e <vPortFree+0x66>
	__asm volatile
 800bf76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf7a:	f383 8811 	msr	BASEPRI, r3
 800bf7e:	f3bf 8f6f 	isb	sy
 800bf82:	f3bf 8f4f 	dsb	sy
 800bf86:	60bb      	str	r3, [r7, #8]
}
 800bf88:	bf00      	nop
 800bf8a:	bf00      	nop
 800bf8c:	e7fd      	b.n	800bf8a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bf8e:	693b      	ldr	r3, [r7, #16]
 800bf90:	685a      	ldr	r2, [r3, #4]
 800bf92:	4b14      	ldr	r3, [pc, #80]	@ (800bfe4 <vPortFree+0xbc>)
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	4013      	ands	r3, r2
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d01e      	beq.n	800bfda <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bf9c:	693b      	ldr	r3, [r7, #16]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d11a      	bne.n	800bfda <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bfa4:	693b      	ldr	r3, [r7, #16]
 800bfa6:	685a      	ldr	r2, [r3, #4]
 800bfa8:	4b0e      	ldr	r3, [pc, #56]	@ (800bfe4 <vPortFree+0xbc>)
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	43db      	mvns	r3, r3
 800bfae:	401a      	ands	r2, r3
 800bfb0:	693b      	ldr	r3, [r7, #16]
 800bfb2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bfb4:	f7fe fb6a 	bl	800a68c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bfb8:	693b      	ldr	r3, [r7, #16]
 800bfba:	685a      	ldr	r2, [r3, #4]
 800bfbc:	4b0a      	ldr	r3, [pc, #40]	@ (800bfe8 <vPortFree+0xc0>)
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	4413      	add	r3, r2
 800bfc2:	4a09      	ldr	r2, [pc, #36]	@ (800bfe8 <vPortFree+0xc0>)
 800bfc4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bfc6:	6938      	ldr	r0, [r7, #16]
 800bfc8:	f000 f874 	bl	800c0b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800bfcc:	4b07      	ldr	r3, [pc, #28]	@ (800bfec <vPortFree+0xc4>)
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	3301      	adds	r3, #1
 800bfd2:	4a06      	ldr	r2, [pc, #24]	@ (800bfec <vPortFree+0xc4>)
 800bfd4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800bfd6:	f7fe fb67 	bl	800a6a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bfda:	bf00      	nop
 800bfdc:	3718      	adds	r7, #24
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	bd80      	pop	{r7, pc}
 800bfe2:	bf00      	nop
 800bfe4:	20005120 	.word	0x20005120
 800bfe8:	20005110 	.word	0x20005110
 800bfec:	2000511c 	.word	0x2000511c

0800bff0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bff0:	b480      	push	{r7}
 800bff2:	b085      	sub	sp, #20
 800bff4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bff6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800bffa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bffc:	4b27      	ldr	r3, [pc, #156]	@ (800c09c <prvHeapInit+0xac>)
 800bffe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	f003 0307 	and.w	r3, r3, #7
 800c006:	2b00      	cmp	r3, #0
 800c008:	d00c      	beq.n	800c024 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	3307      	adds	r3, #7
 800c00e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	f023 0307 	bic.w	r3, r3, #7
 800c016:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c018:	68ba      	ldr	r2, [r7, #8]
 800c01a:	68fb      	ldr	r3, [r7, #12]
 800c01c:	1ad3      	subs	r3, r2, r3
 800c01e:	4a1f      	ldr	r2, [pc, #124]	@ (800c09c <prvHeapInit+0xac>)
 800c020:	4413      	add	r3, r2
 800c022:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c028:	4a1d      	ldr	r2, [pc, #116]	@ (800c0a0 <prvHeapInit+0xb0>)
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c02e:	4b1c      	ldr	r3, [pc, #112]	@ (800c0a0 <prvHeapInit+0xb0>)
 800c030:	2200      	movs	r2, #0
 800c032:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	68ba      	ldr	r2, [r7, #8]
 800c038:	4413      	add	r3, r2
 800c03a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c03c:	2208      	movs	r2, #8
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	1a9b      	subs	r3, r3, r2
 800c042:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	f023 0307 	bic.w	r3, r3, #7
 800c04a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	4a15      	ldr	r2, [pc, #84]	@ (800c0a4 <prvHeapInit+0xb4>)
 800c050:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c052:	4b14      	ldr	r3, [pc, #80]	@ (800c0a4 <prvHeapInit+0xb4>)
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	2200      	movs	r2, #0
 800c058:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c05a:	4b12      	ldr	r3, [pc, #72]	@ (800c0a4 <prvHeapInit+0xb4>)
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	2200      	movs	r2, #0
 800c060:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c066:	683b      	ldr	r3, [r7, #0]
 800c068:	68fa      	ldr	r2, [r7, #12]
 800c06a:	1ad2      	subs	r2, r2, r3
 800c06c:	683b      	ldr	r3, [r7, #0]
 800c06e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c070:	4b0c      	ldr	r3, [pc, #48]	@ (800c0a4 <prvHeapInit+0xb4>)
 800c072:	681a      	ldr	r2, [r3, #0]
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c078:	683b      	ldr	r3, [r7, #0]
 800c07a:	685b      	ldr	r3, [r3, #4]
 800c07c:	4a0a      	ldr	r2, [pc, #40]	@ (800c0a8 <prvHeapInit+0xb8>)
 800c07e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c080:	683b      	ldr	r3, [r7, #0]
 800c082:	685b      	ldr	r3, [r3, #4]
 800c084:	4a09      	ldr	r2, [pc, #36]	@ (800c0ac <prvHeapInit+0xbc>)
 800c086:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c088:	4b09      	ldr	r3, [pc, #36]	@ (800c0b0 <prvHeapInit+0xc0>)
 800c08a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c08e:	601a      	str	r2, [r3, #0]
}
 800c090:	bf00      	nop
 800c092:	3714      	adds	r7, #20
 800c094:	46bd      	mov	sp, r7
 800c096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09a:	4770      	bx	lr
 800c09c:	20001504 	.word	0x20001504
 800c0a0:	20005104 	.word	0x20005104
 800c0a4:	2000510c 	.word	0x2000510c
 800c0a8:	20005114 	.word	0x20005114
 800c0ac:	20005110 	.word	0x20005110
 800c0b0:	20005120 	.word	0x20005120

0800c0b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c0b4:	b480      	push	{r7}
 800c0b6:	b085      	sub	sp, #20
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c0bc:	4b28      	ldr	r3, [pc, #160]	@ (800c160 <prvInsertBlockIntoFreeList+0xac>)
 800c0be:	60fb      	str	r3, [r7, #12]
 800c0c0:	e002      	b.n	800c0c8 <prvInsertBlockIntoFreeList+0x14>
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	60fb      	str	r3, [r7, #12]
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	687a      	ldr	r2, [r7, #4]
 800c0ce:	429a      	cmp	r2, r3
 800c0d0:	d8f7      	bhi.n	800c0c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	685b      	ldr	r3, [r3, #4]
 800c0da:	68ba      	ldr	r2, [r7, #8]
 800c0dc:	4413      	add	r3, r2
 800c0de:	687a      	ldr	r2, [r7, #4]
 800c0e0:	429a      	cmp	r2, r3
 800c0e2:	d108      	bne.n	800c0f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	685a      	ldr	r2, [r3, #4]
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	685b      	ldr	r3, [r3, #4]
 800c0ec:	441a      	add	r2, r3
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	685b      	ldr	r3, [r3, #4]
 800c0fe:	68ba      	ldr	r2, [r7, #8]
 800c100:	441a      	add	r2, r3
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	429a      	cmp	r2, r3
 800c108:	d118      	bne.n	800c13c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	681a      	ldr	r2, [r3, #0]
 800c10e:	4b15      	ldr	r3, [pc, #84]	@ (800c164 <prvInsertBlockIntoFreeList+0xb0>)
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	429a      	cmp	r2, r3
 800c114:	d00d      	beq.n	800c132 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	685a      	ldr	r2, [r3, #4]
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	685b      	ldr	r3, [r3, #4]
 800c120:	441a      	add	r2, r3
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	681a      	ldr	r2, [r3, #0]
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	601a      	str	r2, [r3, #0]
 800c130:	e008      	b.n	800c144 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c132:	4b0c      	ldr	r3, [pc, #48]	@ (800c164 <prvInsertBlockIntoFreeList+0xb0>)
 800c134:	681a      	ldr	r2, [r3, #0]
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	601a      	str	r2, [r3, #0]
 800c13a:	e003      	b.n	800c144 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	681a      	ldr	r2, [r3, #0]
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c144:	68fa      	ldr	r2, [r7, #12]
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	429a      	cmp	r2, r3
 800c14a:	d002      	beq.n	800c152 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	687a      	ldr	r2, [r7, #4]
 800c150:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c152:	bf00      	nop
 800c154:	3714      	adds	r7, #20
 800c156:	46bd      	mov	sp, r7
 800c158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15c:	4770      	bx	lr
 800c15e:	bf00      	nop
 800c160:	20005104 	.word	0x20005104
 800c164:	2000510c 	.word	0x2000510c

0800c168 <__cvt>:
 800c168:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c16c:	ec57 6b10 	vmov	r6, r7, d0
 800c170:	2f00      	cmp	r7, #0
 800c172:	460c      	mov	r4, r1
 800c174:	4619      	mov	r1, r3
 800c176:	463b      	mov	r3, r7
 800c178:	bfbb      	ittet	lt
 800c17a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c17e:	461f      	movlt	r7, r3
 800c180:	2300      	movge	r3, #0
 800c182:	232d      	movlt	r3, #45	@ 0x2d
 800c184:	700b      	strb	r3, [r1, #0]
 800c186:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c188:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c18c:	4691      	mov	r9, r2
 800c18e:	f023 0820 	bic.w	r8, r3, #32
 800c192:	bfbc      	itt	lt
 800c194:	4632      	movlt	r2, r6
 800c196:	4616      	movlt	r6, r2
 800c198:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c19c:	d005      	beq.n	800c1aa <__cvt+0x42>
 800c19e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c1a2:	d100      	bne.n	800c1a6 <__cvt+0x3e>
 800c1a4:	3401      	adds	r4, #1
 800c1a6:	2102      	movs	r1, #2
 800c1a8:	e000      	b.n	800c1ac <__cvt+0x44>
 800c1aa:	2103      	movs	r1, #3
 800c1ac:	ab03      	add	r3, sp, #12
 800c1ae:	9301      	str	r3, [sp, #4]
 800c1b0:	ab02      	add	r3, sp, #8
 800c1b2:	9300      	str	r3, [sp, #0]
 800c1b4:	ec47 6b10 	vmov	d0, r6, r7
 800c1b8:	4653      	mov	r3, sl
 800c1ba:	4622      	mov	r2, r4
 800c1bc:	f000 ffd8 	bl	800d170 <_dtoa_r>
 800c1c0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c1c4:	4605      	mov	r5, r0
 800c1c6:	d119      	bne.n	800c1fc <__cvt+0x94>
 800c1c8:	f019 0f01 	tst.w	r9, #1
 800c1cc:	d00e      	beq.n	800c1ec <__cvt+0x84>
 800c1ce:	eb00 0904 	add.w	r9, r0, r4
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	4630      	mov	r0, r6
 800c1d8:	4639      	mov	r1, r7
 800c1da:	f7f4 fc75 	bl	8000ac8 <__aeabi_dcmpeq>
 800c1de:	b108      	cbz	r0, 800c1e4 <__cvt+0x7c>
 800c1e0:	f8cd 900c 	str.w	r9, [sp, #12]
 800c1e4:	2230      	movs	r2, #48	@ 0x30
 800c1e6:	9b03      	ldr	r3, [sp, #12]
 800c1e8:	454b      	cmp	r3, r9
 800c1ea:	d31e      	bcc.n	800c22a <__cvt+0xc2>
 800c1ec:	9b03      	ldr	r3, [sp, #12]
 800c1ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c1f0:	1b5b      	subs	r3, r3, r5
 800c1f2:	4628      	mov	r0, r5
 800c1f4:	6013      	str	r3, [r2, #0]
 800c1f6:	b004      	add	sp, #16
 800c1f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c200:	eb00 0904 	add.w	r9, r0, r4
 800c204:	d1e5      	bne.n	800c1d2 <__cvt+0x6a>
 800c206:	7803      	ldrb	r3, [r0, #0]
 800c208:	2b30      	cmp	r3, #48	@ 0x30
 800c20a:	d10a      	bne.n	800c222 <__cvt+0xba>
 800c20c:	2200      	movs	r2, #0
 800c20e:	2300      	movs	r3, #0
 800c210:	4630      	mov	r0, r6
 800c212:	4639      	mov	r1, r7
 800c214:	f7f4 fc58 	bl	8000ac8 <__aeabi_dcmpeq>
 800c218:	b918      	cbnz	r0, 800c222 <__cvt+0xba>
 800c21a:	f1c4 0401 	rsb	r4, r4, #1
 800c21e:	f8ca 4000 	str.w	r4, [sl]
 800c222:	f8da 3000 	ldr.w	r3, [sl]
 800c226:	4499      	add	r9, r3
 800c228:	e7d3      	b.n	800c1d2 <__cvt+0x6a>
 800c22a:	1c59      	adds	r1, r3, #1
 800c22c:	9103      	str	r1, [sp, #12]
 800c22e:	701a      	strb	r2, [r3, #0]
 800c230:	e7d9      	b.n	800c1e6 <__cvt+0x7e>

0800c232 <__exponent>:
 800c232:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c234:	2900      	cmp	r1, #0
 800c236:	bfba      	itte	lt
 800c238:	4249      	neglt	r1, r1
 800c23a:	232d      	movlt	r3, #45	@ 0x2d
 800c23c:	232b      	movge	r3, #43	@ 0x2b
 800c23e:	2909      	cmp	r1, #9
 800c240:	7002      	strb	r2, [r0, #0]
 800c242:	7043      	strb	r3, [r0, #1]
 800c244:	dd29      	ble.n	800c29a <__exponent+0x68>
 800c246:	f10d 0307 	add.w	r3, sp, #7
 800c24a:	461d      	mov	r5, r3
 800c24c:	270a      	movs	r7, #10
 800c24e:	461a      	mov	r2, r3
 800c250:	fbb1 f6f7 	udiv	r6, r1, r7
 800c254:	fb07 1416 	mls	r4, r7, r6, r1
 800c258:	3430      	adds	r4, #48	@ 0x30
 800c25a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c25e:	460c      	mov	r4, r1
 800c260:	2c63      	cmp	r4, #99	@ 0x63
 800c262:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800c266:	4631      	mov	r1, r6
 800c268:	dcf1      	bgt.n	800c24e <__exponent+0x1c>
 800c26a:	3130      	adds	r1, #48	@ 0x30
 800c26c:	1e94      	subs	r4, r2, #2
 800c26e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c272:	1c41      	adds	r1, r0, #1
 800c274:	4623      	mov	r3, r4
 800c276:	42ab      	cmp	r3, r5
 800c278:	d30a      	bcc.n	800c290 <__exponent+0x5e>
 800c27a:	f10d 0309 	add.w	r3, sp, #9
 800c27e:	1a9b      	subs	r3, r3, r2
 800c280:	42ac      	cmp	r4, r5
 800c282:	bf88      	it	hi
 800c284:	2300      	movhi	r3, #0
 800c286:	3302      	adds	r3, #2
 800c288:	4403      	add	r3, r0
 800c28a:	1a18      	subs	r0, r3, r0
 800c28c:	b003      	add	sp, #12
 800c28e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c290:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c294:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c298:	e7ed      	b.n	800c276 <__exponent+0x44>
 800c29a:	2330      	movs	r3, #48	@ 0x30
 800c29c:	3130      	adds	r1, #48	@ 0x30
 800c29e:	7083      	strb	r3, [r0, #2]
 800c2a0:	70c1      	strb	r1, [r0, #3]
 800c2a2:	1d03      	adds	r3, r0, #4
 800c2a4:	e7f1      	b.n	800c28a <__exponent+0x58>
	...

0800c2a8 <_printf_float>:
 800c2a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2ac:	b08d      	sub	sp, #52	@ 0x34
 800c2ae:	460c      	mov	r4, r1
 800c2b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c2b4:	4616      	mov	r6, r2
 800c2b6:	461f      	mov	r7, r3
 800c2b8:	4605      	mov	r5, r0
 800c2ba:	f000 fdf3 	bl	800cea4 <_localeconv_r>
 800c2be:	6803      	ldr	r3, [r0, #0]
 800c2c0:	9304      	str	r3, [sp, #16]
 800c2c2:	4618      	mov	r0, r3
 800c2c4:	f7f3 ffd4 	bl	8000270 <strlen>
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2cc:	f8d8 3000 	ldr.w	r3, [r8]
 800c2d0:	9005      	str	r0, [sp, #20]
 800c2d2:	3307      	adds	r3, #7
 800c2d4:	f023 0307 	bic.w	r3, r3, #7
 800c2d8:	f103 0208 	add.w	r2, r3, #8
 800c2dc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c2e0:	f8d4 b000 	ldr.w	fp, [r4]
 800c2e4:	f8c8 2000 	str.w	r2, [r8]
 800c2e8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c2ec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c2f0:	9307      	str	r3, [sp, #28]
 800c2f2:	f8cd 8018 	str.w	r8, [sp, #24]
 800c2f6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c2fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c2fe:	4b9c      	ldr	r3, [pc, #624]	@ (800c570 <_printf_float+0x2c8>)
 800c300:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c304:	f7f4 fc12 	bl	8000b2c <__aeabi_dcmpun>
 800c308:	bb70      	cbnz	r0, 800c368 <_printf_float+0xc0>
 800c30a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c30e:	4b98      	ldr	r3, [pc, #608]	@ (800c570 <_printf_float+0x2c8>)
 800c310:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c314:	f7f4 fbec 	bl	8000af0 <__aeabi_dcmple>
 800c318:	bb30      	cbnz	r0, 800c368 <_printf_float+0xc0>
 800c31a:	2200      	movs	r2, #0
 800c31c:	2300      	movs	r3, #0
 800c31e:	4640      	mov	r0, r8
 800c320:	4649      	mov	r1, r9
 800c322:	f7f4 fbdb 	bl	8000adc <__aeabi_dcmplt>
 800c326:	b110      	cbz	r0, 800c32e <_printf_float+0x86>
 800c328:	232d      	movs	r3, #45	@ 0x2d
 800c32a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c32e:	4a91      	ldr	r2, [pc, #580]	@ (800c574 <_printf_float+0x2cc>)
 800c330:	4b91      	ldr	r3, [pc, #580]	@ (800c578 <_printf_float+0x2d0>)
 800c332:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c336:	bf94      	ite	ls
 800c338:	4690      	movls	r8, r2
 800c33a:	4698      	movhi	r8, r3
 800c33c:	2303      	movs	r3, #3
 800c33e:	6123      	str	r3, [r4, #16]
 800c340:	f02b 0304 	bic.w	r3, fp, #4
 800c344:	6023      	str	r3, [r4, #0]
 800c346:	f04f 0900 	mov.w	r9, #0
 800c34a:	9700      	str	r7, [sp, #0]
 800c34c:	4633      	mov	r3, r6
 800c34e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c350:	4621      	mov	r1, r4
 800c352:	4628      	mov	r0, r5
 800c354:	f000 f9d2 	bl	800c6fc <_printf_common>
 800c358:	3001      	adds	r0, #1
 800c35a:	f040 808d 	bne.w	800c478 <_printf_float+0x1d0>
 800c35e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c362:	b00d      	add	sp, #52	@ 0x34
 800c364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c368:	4642      	mov	r2, r8
 800c36a:	464b      	mov	r3, r9
 800c36c:	4640      	mov	r0, r8
 800c36e:	4649      	mov	r1, r9
 800c370:	f7f4 fbdc 	bl	8000b2c <__aeabi_dcmpun>
 800c374:	b140      	cbz	r0, 800c388 <_printf_float+0xe0>
 800c376:	464b      	mov	r3, r9
 800c378:	2b00      	cmp	r3, #0
 800c37a:	bfbc      	itt	lt
 800c37c:	232d      	movlt	r3, #45	@ 0x2d
 800c37e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c382:	4a7e      	ldr	r2, [pc, #504]	@ (800c57c <_printf_float+0x2d4>)
 800c384:	4b7e      	ldr	r3, [pc, #504]	@ (800c580 <_printf_float+0x2d8>)
 800c386:	e7d4      	b.n	800c332 <_printf_float+0x8a>
 800c388:	6863      	ldr	r3, [r4, #4]
 800c38a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c38e:	9206      	str	r2, [sp, #24]
 800c390:	1c5a      	adds	r2, r3, #1
 800c392:	d13b      	bne.n	800c40c <_printf_float+0x164>
 800c394:	2306      	movs	r3, #6
 800c396:	6063      	str	r3, [r4, #4]
 800c398:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c39c:	2300      	movs	r3, #0
 800c39e:	6022      	str	r2, [r4, #0]
 800c3a0:	9303      	str	r3, [sp, #12]
 800c3a2:	ab0a      	add	r3, sp, #40	@ 0x28
 800c3a4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c3a8:	ab09      	add	r3, sp, #36	@ 0x24
 800c3aa:	9300      	str	r3, [sp, #0]
 800c3ac:	6861      	ldr	r1, [r4, #4]
 800c3ae:	ec49 8b10 	vmov	d0, r8, r9
 800c3b2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c3b6:	4628      	mov	r0, r5
 800c3b8:	f7ff fed6 	bl	800c168 <__cvt>
 800c3bc:	9b06      	ldr	r3, [sp, #24]
 800c3be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c3c0:	2b47      	cmp	r3, #71	@ 0x47
 800c3c2:	4680      	mov	r8, r0
 800c3c4:	d129      	bne.n	800c41a <_printf_float+0x172>
 800c3c6:	1cc8      	adds	r0, r1, #3
 800c3c8:	db02      	blt.n	800c3d0 <_printf_float+0x128>
 800c3ca:	6863      	ldr	r3, [r4, #4]
 800c3cc:	4299      	cmp	r1, r3
 800c3ce:	dd41      	ble.n	800c454 <_printf_float+0x1ac>
 800c3d0:	f1aa 0a02 	sub.w	sl, sl, #2
 800c3d4:	fa5f fa8a 	uxtb.w	sl, sl
 800c3d8:	3901      	subs	r1, #1
 800c3da:	4652      	mov	r2, sl
 800c3dc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c3e0:	9109      	str	r1, [sp, #36]	@ 0x24
 800c3e2:	f7ff ff26 	bl	800c232 <__exponent>
 800c3e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c3e8:	1813      	adds	r3, r2, r0
 800c3ea:	2a01      	cmp	r2, #1
 800c3ec:	4681      	mov	r9, r0
 800c3ee:	6123      	str	r3, [r4, #16]
 800c3f0:	dc02      	bgt.n	800c3f8 <_printf_float+0x150>
 800c3f2:	6822      	ldr	r2, [r4, #0]
 800c3f4:	07d2      	lsls	r2, r2, #31
 800c3f6:	d501      	bpl.n	800c3fc <_printf_float+0x154>
 800c3f8:	3301      	adds	r3, #1
 800c3fa:	6123      	str	r3, [r4, #16]
 800c3fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c400:	2b00      	cmp	r3, #0
 800c402:	d0a2      	beq.n	800c34a <_printf_float+0xa2>
 800c404:	232d      	movs	r3, #45	@ 0x2d
 800c406:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c40a:	e79e      	b.n	800c34a <_printf_float+0xa2>
 800c40c:	9a06      	ldr	r2, [sp, #24]
 800c40e:	2a47      	cmp	r2, #71	@ 0x47
 800c410:	d1c2      	bne.n	800c398 <_printf_float+0xf0>
 800c412:	2b00      	cmp	r3, #0
 800c414:	d1c0      	bne.n	800c398 <_printf_float+0xf0>
 800c416:	2301      	movs	r3, #1
 800c418:	e7bd      	b.n	800c396 <_printf_float+0xee>
 800c41a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c41e:	d9db      	bls.n	800c3d8 <_printf_float+0x130>
 800c420:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c424:	d118      	bne.n	800c458 <_printf_float+0x1b0>
 800c426:	2900      	cmp	r1, #0
 800c428:	6863      	ldr	r3, [r4, #4]
 800c42a:	dd0b      	ble.n	800c444 <_printf_float+0x19c>
 800c42c:	6121      	str	r1, [r4, #16]
 800c42e:	b913      	cbnz	r3, 800c436 <_printf_float+0x18e>
 800c430:	6822      	ldr	r2, [r4, #0]
 800c432:	07d0      	lsls	r0, r2, #31
 800c434:	d502      	bpl.n	800c43c <_printf_float+0x194>
 800c436:	3301      	adds	r3, #1
 800c438:	440b      	add	r3, r1
 800c43a:	6123      	str	r3, [r4, #16]
 800c43c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c43e:	f04f 0900 	mov.w	r9, #0
 800c442:	e7db      	b.n	800c3fc <_printf_float+0x154>
 800c444:	b913      	cbnz	r3, 800c44c <_printf_float+0x1a4>
 800c446:	6822      	ldr	r2, [r4, #0]
 800c448:	07d2      	lsls	r2, r2, #31
 800c44a:	d501      	bpl.n	800c450 <_printf_float+0x1a8>
 800c44c:	3302      	adds	r3, #2
 800c44e:	e7f4      	b.n	800c43a <_printf_float+0x192>
 800c450:	2301      	movs	r3, #1
 800c452:	e7f2      	b.n	800c43a <_printf_float+0x192>
 800c454:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c458:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c45a:	4299      	cmp	r1, r3
 800c45c:	db05      	blt.n	800c46a <_printf_float+0x1c2>
 800c45e:	6823      	ldr	r3, [r4, #0]
 800c460:	6121      	str	r1, [r4, #16]
 800c462:	07d8      	lsls	r0, r3, #31
 800c464:	d5ea      	bpl.n	800c43c <_printf_float+0x194>
 800c466:	1c4b      	adds	r3, r1, #1
 800c468:	e7e7      	b.n	800c43a <_printf_float+0x192>
 800c46a:	2900      	cmp	r1, #0
 800c46c:	bfd4      	ite	le
 800c46e:	f1c1 0202 	rsble	r2, r1, #2
 800c472:	2201      	movgt	r2, #1
 800c474:	4413      	add	r3, r2
 800c476:	e7e0      	b.n	800c43a <_printf_float+0x192>
 800c478:	6823      	ldr	r3, [r4, #0]
 800c47a:	055a      	lsls	r2, r3, #21
 800c47c:	d407      	bmi.n	800c48e <_printf_float+0x1e6>
 800c47e:	6923      	ldr	r3, [r4, #16]
 800c480:	4642      	mov	r2, r8
 800c482:	4631      	mov	r1, r6
 800c484:	4628      	mov	r0, r5
 800c486:	47b8      	blx	r7
 800c488:	3001      	adds	r0, #1
 800c48a:	d12b      	bne.n	800c4e4 <_printf_float+0x23c>
 800c48c:	e767      	b.n	800c35e <_printf_float+0xb6>
 800c48e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c492:	f240 80dd 	bls.w	800c650 <_printf_float+0x3a8>
 800c496:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c49a:	2200      	movs	r2, #0
 800c49c:	2300      	movs	r3, #0
 800c49e:	f7f4 fb13 	bl	8000ac8 <__aeabi_dcmpeq>
 800c4a2:	2800      	cmp	r0, #0
 800c4a4:	d033      	beq.n	800c50e <_printf_float+0x266>
 800c4a6:	4a37      	ldr	r2, [pc, #220]	@ (800c584 <_printf_float+0x2dc>)
 800c4a8:	2301      	movs	r3, #1
 800c4aa:	4631      	mov	r1, r6
 800c4ac:	4628      	mov	r0, r5
 800c4ae:	47b8      	blx	r7
 800c4b0:	3001      	adds	r0, #1
 800c4b2:	f43f af54 	beq.w	800c35e <_printf_float+0xb6>
 800c4b6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c4ba:	4543      	cmp	r3, r8
 800c4bc:	db02      	blt.n	800c4c4 <_printf_float+0x21c>
 800c4be:	6823      	ldr	r3, [r4, #0]
 800c4c0:	07d8      	lsls	r0, r3, #31
 800c4c2:	d50f      	bpl.n	800c4e4 <_printf_float+0x23c>
 800c4c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c4c8:	4631      	mov	r1, r6
 800c4ca:	4628      	mov	r0, r5
 800c4cc:	47b8      	blx	r7
 800c4ce:	3001      	adds	r0, #1
 800c4d0:	f43f af45 	beq.w	800c35e <_printf_float+0xb6>
 800c4d4:	f04f 0900 	mov.w	r9, #0
 800c4d8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800c4dc:	f104 0a1a 	add.w	sl, r4, #26
 800c4e0:	45c8      	cmp	r8, r9
 800c4e2:	dc09      	bgt.n	800c4f8 <_printf_float+0x250>
 800c4e4:	6823      	ldr	r3, [r4, #0]
 800c4e6:	079b      	lsls	r3, r3, #30
 800c4e8:	f100 8103 	bmi.w	800c6f2 <_printf_float+0x44a>
 800c4ec:	68e0      	ldr	r0, [r4, #12]
 800c4ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c4f0:	4298      	cmp	r0, r3
 800c4f2:	bfb8      	it	lt
 800c4f4:	4618      	movlt	r0, r3
 800c4f6:	e734      	b.n	800c362 <_printf_float+0xba>
 800c4f8:	2301      	movs	r3, #1
 800c4fa:	4652      	mov	r2, sl
 800c4fc:	4631      	mov	r1, r6
 800c4fe:	4628      	mov	r0, r5
 800c500:	47b8      	blx	r7
 800c502:	3001      	adds	r0, #1
 800c504:	f43f af2b 	beq.w	800c35e <_printf_float+0xb6>
 800c508:	f109 0901 	add.w	r9, r9, #1
 800c50c:	e7e8      	b.n	800c4e0 <_printf_float+0x238>
 800c50e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c510:	2b00      	cmp	r3, #0
 800c512:	dc39      	bgt.n	800c588 <_printf_float+0x2e0>
 800c514:	4a1b      	ldr	r2, [pc, #108]	@ (800c584 <_printf_float+0x2dc>)
 800c516:	2301      	movs	r3, #1
 800c518:	4631      	mov	r1, r6
 800c51a:	4628      	mov	r0, r5
 800c51c:	47b8      	blx	r7
 800c51e:	3001      	adds	r0, #1
 800c520:	f43f af1d 	beq.w	800c35e <_printf_float+0xb6>
 800c524:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c528:	ea59 0303 	orrs.w	r3, r9, r3
 800c52c:	d102      	bne.n	800c534 <_printf_float+0x28c>
 800c52e:	6823      	ldr	r3, [r4, #0]
 800c530:	07d9      	lsls	r1, r3, #31
 800c532:	d5d7      	bpl.n	800c4e4 <_printf_float+0x23c>
 800c534:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c538:	4631      	mov	r1, r6
 800c53a:	4628      	mov	r0, r5
 800c53c:	47b8      	blx	r7
 800c53e:	3001      	adds	r0, #1
 800c540:	f43f af0d 	beq.w	800c35e <_printf_float+0xb6>
 800c544:	f04f 0a00 	mov.w	sl, #0
 800c548:	f104 0b1a 	add.w	fp, r4, #26
 800c54c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c54e:	425b      	negs	r3, r3
 800c550:	4553      	cmp	r3, sl
 800c552:	dc01      	bgt.n	800c558 <_printf_float+0x2b0>
 800c554:	464b      	mov	r3, r9
 800c556:	e793      	b.n	800c480 <_printf_float+0x1d8>
 800c558:	2301      	movs	r3, #1
 800c55a:	465a      	mov	r2, fp
 800c55c:	4631      	mov	r1, r6
 800c55e:	4628      	mov	r0, r5
 800c560:	47b8      	blx	r7
 800c562:	3001      	adds	r0, #1
 800c564:	f43f aefb 	beq.w	800c35e <_printf_float+0xb6>
 800c568:	f10a 0a01 	add.w	sl, sl, #1
 800c56c:	e7ee      	b.n	800c54c <_printf_float+0x2a4>
 800c56e:	bf00      	nop
 800c570:	7fefffff 	.word	0x7fefffff
 800c574:	08010124 	.word	0x08010124
 800c578:	08010128 	.word	0x08010128
 800c57c:	0801012c 	.word	0x0801012c
 800c580:	08010130 	.word	0x08010130
 800c584:	08010134 	.word	0x08010134
 800c588:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c58a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c58e:	4553      	cmp	r3, sl
 800c590:	bfa8      	it	ge
 800c592:	4653      	movge	r3, sl
 800c594:	2b00      	cmp	r3, #0
 800c596:	4699      	mov	r9, r3
 800c598:	dc36      	bgt.n	800c608 <_printf_float+0x360>
 800c59a:	f04f 0b00 	mov.w	fp, #0
 800c59e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c5a2:	f104 021a 	add.w	r2, r4, #26
 800c5a6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c5a8:	9306      	str	r3, [sp, #24]
 800c5aa:	eba3 0309 	sub.w	r3, r3, r9
 800c5ae:	455b      	cmp	r3, fp
 800c5b0:	dc31      	bgt.n	800c616 <_printf_float+0x36e>
 800c5b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5b4:	459a      	cmp	sl, r3
 800c5b6:	dc3a      	bgt.n	800c62e <_printf_float+0x386>
 800c5b8:	6823      	ldr	r3, [r4, #0]
 800c5ba:	07da      	lsls	r2, r3, #31
 800c5bc:	d437      	bmi.n	800c62e <_printf_float+0x386>
 800c5be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5c0:	ebaa 0903 	sub.w	r9, sl, r3
 800c5c4:	9b06      	ldr	r3, [sp, #24]
 800c5c6:	ebaa 0303 	sub.w	r3, sl, r3
 800c5ca:	4599      	cmp	r9, r3
 800c5cc:	bfa8      	it	ge
 800c5ce:	4699      	movge	r9, r3
 800c5d0:	f1b9 0f00 	cmp.w	r9, #0
 800c5d4:	dc33      	bgt.n	800c63e <_printf_float+0x396>
 800c5d6:	f04f 0800 	mov.w	r8, #0
 800c5da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c5de:	f104 0b1a 	add.w	fp, r4, #26
 800c5e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5e4:	ebaa 0303 	sub.w	r3, sl, r3
 800c5e8:	eba3 0309 	sub.w	r3, r3, r9
 800c5ec:	4543      	cmp	r3, r8
 800c5ee:	f77f af79 	ble.w	800c4e4 <_printf_float+0x23c>
 800c5f2:	2301      	movs	r3, #1
 800c5f4:	465a      	mov	r2, fp
 800c5f6:	4631      	mov	r1, r6
 800c5f8:	4628      	mov	r0, r5
 800c5fa:	47b8      	blx	r7
 800c5fc:	3001      	adds	r0, #1
 800c5fe:	f43f aeae 	beq.w	800c35e <_printf_float+0xb6>
 800c602:	f108 0801 	add.w	r8, r8, #1
 800c606:	e7ec      	b.n	800c5e2 <_printf_float+0x33a>
 800c608:	4642      	mov	r2, r8
 800c60a:	4631      	mov	r1, r6
 800c60c:	4628      	mov	r0, r5
 800c60e:	47b8      	blx	r7
 800c610:	3001      	adds	r0, #1
 800c612:	d1c2      	bne.n	800c59a <_printf_float+0x2f2>
 800c614:	e6a3      	b.n	800c35e <_printf_float+0xb6>
 800c616:	2301      	movs	r3, #1
 800c618:	4631      	mov	r1, r6
 800c61a:	4628      	mov	r0, r5
 800c61c:	9206      	str	r2, [sp, #24]
 800c61e:	47b8      	blx	r7
 800c620:	3001      	adds	r0, #1
 800c622:	f43f ae9c 	beq.w	800c35e <_printf_float+0xb6>
 800c626:	9a06      	ldr	r2, [sp, #24]
 800c628:	f10b 0b01 	add.w	fp, fp, #1
 800c62c:	e7bb      	b.n	800c5a6 <_printf_float+0x2fe>
 800c62e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c632:	4631      	mov	r1, r6
 800c634:	4628      	mov	r0, r5
 800c636:	47b8      	blx	r7
 800c638:	3001      	adds	r0, #1
 800c63a:	d1c0      	bne.n	800c5be <_printf_float+0x316>
 800c63c:	e68f      	b.n	800c35e <_printf_float+0xb6>
 800c63e:	9a06      	ldr	r2, [sp, #24]
 800c640:	464b      	mov	r3, r9
 800c642:	4442      	add	r2, r8
 800c644:	4631      	mov	r1, r6
 800c646:	4628      	mov	r0, r5
 800c648:	47b8      	blx	r7
 800c64a:	3001      	adds	r0, #1
 800c64c:	d1c3      	bne.n	800c5d6 <_printf_float+0x32e>
 800c64e:	e686      	b.n	800c35e <_printf_float+0xb6>
 800c650:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c654:	f1ba 0f01 	cmp.w	sl, #1
 800c658:	dc01      	bgt.n	800c65e <_printf_float+0x3b6>
 800c65a:	07db      	lsls	r3, r3, #31
 800c65c:	d536      	bpl.n	800c6cc <_printf_float+0x424>
 800c65e:	2301      	movs	r3, #1
 800c660:	4642      	mov	r2, r8
 800c662:	4631      	mov	r1, r6
 800c664:	4628      	mov	r0, r5
 800c666:	47b8      	blx	r7
 800c668:	3001      	adds	r0, #1
 800c66a:	f43f ae78 	beq.w	800c35e <_printf_float+0xb6>
 800c66e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c672:	4631      	mov	r1, r6
 800c674:	4628      	mov	r0, r5
 800c676:	47b8      	blx	r7
 800c678:	3001      	adds	r0, #1
 800c67a:	f43f ae70 	beq.w	800c35e <_printf_float+0xb6>
 800c67e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c682:	2200      	movs	r2, #0
 800c684:	2300      	movs	r3, #0
 800c686:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800c68a:	f7f4 fa1d 	bl	8000ac8 <__aeabi_dcmpeq>
 800c68e:	b9c0      	cbnz	r0, 800c6c2 <_printf_float+0x41a>
 800c690:	4653      	mov	r3, sl
 800c692:	f108 0201 	add.w	r2, r8, #1
 800c696:	4631      	mov	r1, r6
 800c698:	4628      	mov	r0, r5
 800c69a:	47b8      	blx	r7
 800c69c:	3001      	adds	r0, #1
 800c69e:	d10c      	bne.n	800c6ba <_printf_float+0x412>
 800c6a0:	e65d      	b.n	800c35e <_printf_float+0xb6>
 800c6a2:	2301      	movs	r3, #1
 800c6a4:	465a      	mov	r2, fp
 800c6a6:	4631      	mov	r1, r6
 800c6a8:	4628      	mov	r0, r5
 800c6aa:	47b8      	blx	r7
 800c6ac:	3001      	adds	r0, #1
 800c6ae:	f43f ae56 	beq.w	800c35e <_printf_float+0xb6>
 800c6b2:	f108 0801 	add.w	r8, r8, #1
 800c6b6:	45d0      	cmp	r8, sl
 800c6b8:	dbf3      	blt.n	800c6a2 <_printf_float+0x3fa>
 800c6ba:	464b      	mov	r3, r9
 800c6bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c6c0:	e6df      	b.n	800c482 <_printf_float+0x1da>
 800c6c2:	f04f 0800 	mov.w	r8, #0
 800c6c6:	f104 0b1a 	add.w	fp, r4, #26
 800c6ca:	e7f4      	b.n	800c6b6 <_printf_float+0x40e>
 800c6cc:	2301      	movs	r3, #1
 800c6ce:	4642      	mov	r2, r8
 800c6d0:	e7e1      	b.n	800c696 <_printf_float+0x3ee>
 800c6d2:	2301      	movs	r3, #1
 800c6d4:	464a      	mov	r2, r9
 800c6d6:	4631      	mov	r1, r6
 800c6d8:	4628      	mov	r0, r5
 800c6da:	47b8      	blx	r7
 800c6dc:	3001      	adds	r0, #1
 800c6de:	f43f ae3e 	beq.w	800c35e <_printf_float+0xb6>
 800c6e2:	f108 0801 	add.w	r8, r8, #1
 800c6e6:	68e3      	ldr	r3, [r4, #12]
 800c6e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c6ea:	1a5b      	subs	r3, r3, r1
 800c6ec:	4543      	cmp	r3, r8
 800c6ee:	dcf0      	bgt.n	800c6d2 <_printf_float+0x42a>
 800c6f0:	e6fc      	b.n	800c4ec <_printf_float+0x244>
 800c6f2:	f04f 0800 	mov.w	r8, #0
 800c6f6:	f104 0919 	add.w	r9, r4, #25
 800c6fa:	e7f4      	b.n	800c6e6 <_printf_float+0x43e>

0800c6fc <_printf_common>:
 800c6fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c700:	4616      	mov	r6, r2
 800c702:	4698      	mov	r8, r3
 800c704:	688a      	ldr	r2, [r1, #8]
 800c706:	690b      	ldr	r3, [r1, #16]
 800c708:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c70c:	4293      	cmp	r3, r2
 800c70e:	bfb8      	it	lt
 800c710:	4613      	movlt	r3, r2
 800c712:	6033      	str	r3, [r6, #0]
 800c714:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c718:	4607      	mov	r7, r0
 800c71a:	460c      	mov	r4, r1
 800c71c:	b10a      	cbz	r2, 800c722 <_printf_common+0x26>
 800c71e:	3301      	adds	r3, #1
 800c720:	6033      	str	r3, [r6, #0]
 800c722:	6823      	ldr	r3, [r4, #0]
 800c724:	0699      	lsls	r1, r3, #26
 800c726:	bf42      	ittt	mi
 800c728:	6833      	ldrmi	r3, [r6, #0]
 800c72a:	3302      	addmi	r3, #2
 800c72c:	6033      	strmi	r3, [r6, #0]
 800c72e:	6825      	ldr	r5, [r4, #0]
 800c730:	f015 0506 	ands.w	r5, r5, #6
 800c734:	d106      	bne.n	800c744 <_printf_common+0x48>
 800c736:	f104 0a19 	add.w	sl, r4, #25
 800c73a:	68e3      	ldr	r3, [r4, #12]
 800c73c:	6832      	ldr	r2, [r6, #0]
 800c73e:	1a9b      	subs	r3, r3, r2
 800c740:	42ab      	cmp	r3, r5
 800c742:	dc26      	bgt.n	800c792 <_printf_common+0x96>
 800c744:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c748:	6822      	ldr	r2, [r4, #0]
 800c74a:	3b00      	subs	r3, #0
 800c74c:	bf18      	it	ne
 800c74e:	2301      	movne	r3, #1
 800c750:	0692      	lsls	r2, r2, #26
 800c752:	d42b      	bmi.n	800c7ac <_printf_common+0xb0>
 800c754:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c758:	4641      	mov	r1, r8
 800c75a:	4638      	mov	r0, r7
 800c75c:	47c8      	blx	r9
 800c75e:	3001      	adds	r0, #1
 800c760:	d01e      	beq.n	800c7a0 <_printf_common+0xa4>
 800c762:	6823      	ldr	r3, [r4, #0]
 800c764:	6922      	ldr	r2, [r4, #16]
 800c766:	f003 0306 	and.w	r3, r3, #6
 800c76a:	2b04      	cmp	r3, #4
 800c76c:	bf02      	ittt	eq
 800c76e:	68e5      	ldreq	r5, [r4, #12]
 800c770:	6833      	ldreq	r3, [r6, #0]
 800c772:	1aed      	subeq	r5, r5, r3
 800c774:	68a3      	ldr	r3, [r4, #8]
 800c776:	bf0c      	ite	eq
 800c778:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c77c:	2500      	movne	r5, #0
 800c77e:	4293      	cmp	r3, r2
 800c780:	bfc4      	itt	gt
 800c782:	1a9b      	subgt	r3, r3, r2
 800c784:	18ed      	addgt	r5, r5, r3
 800c786:	2600      	movs	r6, #0
 800c788:	341a      	adds	r4, #26
 800c78a:	42b5      	cmp	r5, r6
 800c78c:	d11a      	bne.n	800c7c4 <_printf_common+0xc8>
 800c78e:	2000      	movs	r0, #0
 800c790:	e008      	b.n	800c7a4 <_printf_common+0xa8>
 800c792:	2301      	movs	r3, #1
 800c794:	4652      	mov	r2, sl
 800c796:	4641      	mov	r1, r8
 800c798:	4638      	mov	r0, r7
 800c79a:	47c8      	blx	r9
 800c79c:	3001      	adds	r0, #1
 800c79e:	d103      	bne.n	800c7a8 <_printf_common+0xac>
 800c7a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c7a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7a8:	3501      	adds	r5, #1
 800c7aa:	e7c6      	b.n	800c73a <_printf_common+0x3e>
 800c7ac:	18e1      	adds	r1, r4, r3
 800c7ae:	1c5a      	adds	r2, r3, #1
 800c7b0:	2030      	movs	r0, #48	@ 0x30
 800c7b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c7b6:	4422      	add	r2, r4
 800c7b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c7bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c7c0:	3302      	adds	r3, #2
 800c7c2:	e7c7      	b.n	800c754 <_printf_common+0x58>
 800c7c4:	2301      	movs	r3, #1
 800c7c6:	4622      	mov	r2, r4
 800c7c8:	4641      	mov	r1, r8
 800c7ca:	4638      	mov	r0, r7
 800c7cc:	47c8      	blx	r9
 800c7ce:	3001      	adds	r0, #1
 800c7d0:	d0e6      	beq.n	800c7a0 <_printf_common+0xa4>
 800c7d2:	3601      	adds	r6, #1
 800c7d4:	e7d9      	b.n	800c78a <_printf_common+0x8e>
	...

0800c7d8 <_printf_i>:
 800c7d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c7dc:	7e0f      	ldrb	r7, [r1, #24]
 800c7de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c7e0:	2f78      	cmp	r7, #120	@ 0x78
 800c7e2:	4691      	mov	r9, r2
 800c7e4:	4680      	mov	r8, r0
 800c7e6:	460c      	mov	r4, r1
 800c7e8:	469a      	mov	sl, r3
 800c7ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c7ee:	d807      	bhi.n	800c800 <_printf_i+0x28>
 800c7f0:	2f62      	cmp	r7, #98	@ 0x62
 800c7f2:	d80a      	bhi.n	800c80a <_printf_i+0x32>
 800c7f4:	2f00      	cmp	r7, #0
 800c7f6:	f000 80d2 	beq.w	800c99e <_printf_i+0x1c6>
 800c7fa:	2f58      	cmp	r7, #88	@ 0x58
 800c7fc:	f000 80b9 	beq.w	800c972 <_printf_i+0x19a>
 800c800:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c804:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c808:	e03a      	b.n	800c880 <_printf_i+0xa8>
 800c80a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c80e:	2b15      	cmp	r3, #21
 800c810:	d8f6      	bhi.n	800c800 <_printf_i+0x28>
 800c812:	a101      	add	r1, pc, #4	@ (adr r1, 800c818 <_printf_i+0x40>)
 800c814:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c818:	0800c871 	.word	0x0800c871
 800c81c:	0800c885 	.word	0x0800c885
 800c820:	0800c801 	.word	0x0800c801
 800c824:	0800c801 	.word	0x0800c801
 800c828:	0800c801 	.word	0x0800c801
 800c82c:	0800c801 	.word	0x0800c801
 800c830:	0800c885 	.word	0x0800c885
 800c834:	0800c801 	.word	0x0800c801
 800c838:	0800c801 	.word	0x0800c801
 800c83c:	0800c801 	.word	0x0800c801
 800c840:	0800c801 	.word	0x0800c801
 800c844:	0800c985 	.word	0x0800c985
 800c848:	0800c8af 	.word	0x0800c8af
 800c84c:	0800c93f 	.word	0x0800c93f
 800c850:	0800c801 	.word	0x0800c801
 800c854:	0800c801 	.word	0x0800c801
 800c858:	0800c9a7 	.word	0x0800c9a7
 800c85c:	0800c801 	.word	0x0800c801
 800c860:	0800c8af 	.word	0x0800c8af
 800c864:	0800c801 	.word	0x0800c801
 800c868:	0800c801 	.word	0x0800c801
 800c86c:	0800c947 	.word	0x0800c947
 800c870:	6833      	ldr	r3, [r6, #0]
 800c872:	1d1a      	adds	r2, r3, #4
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	6032      	str	r2, [r6, #0]
 800c878:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c87c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c880:	2301      	movs	r3, #1
 800c882:	e09d      	b.n	800c9c0 <_printf_i+0x1e8>
 800c884:	6833      	ldr	r3, [r6, #0]
 800c886:	6820      	ldr	r0, [r4, #0]
 800c888:	1d19      	adds	r1, r3, #4
 800c88a:	6031      	str	r1, [r6, #0]
 800c88c:	0606      	lsls	r6, r0, #24
 800c88e:	d501      	bpl.n	800c894 <_printf_i+0xbc>
 800c890:	681d      	ldr	r5, [r3, #0]
 800c892:	e003      	b.n	800c89c <_printf_i+0xc4>
 800c894:	0645      	lsls	r5, r0, #25
 800c896:	d5fb      	bpl.n	800c890 <_printf_i+0xb8>
 800c898:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c89c:	2d00      	cmp	r5, #0
 800c89e:	da03      	bge.n	800c8a8 <_printf_i+0xd0>
 800c8a0:	232d      	movs	r3, #45	@ 0x2d
 800c8a2:	426d      	negs	r5, r5
 800c8a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c8a8:	4859      	ldr	r0, [pc, #356]	@ (800ca10 <_printf_i+0x238>)
 800c8aa:	230a      	movs	r3, #10
 800c8ac:	e011      	b.n	800c8d2 <_printf_i+0xfa>
 800c8ae:	6821      	ldr	r1, [r4, #0]
 800c8b0:	6833      	ldr	r3, [r6, #0]
 800c8b2:	0608      	lsls	r0, r1, #24
 800c8b4:	f853 5b04 	ldr.w	r5, [r3], #4
 800c8b8:	d402      	bmi.n	800c8c0 <_printf_i+0xe8>
 800c8ba:	0649      	lsls	r1, r1, #25
 800c8bc:	bf48      	it	mi
 800c8be:	b2ad      	uxthmi	r5, r5
 800c8c0:	2f6f      	cmp	r7, #111	@ 0x6f
 800c8c2:	4853      	ldr	r0, [pc, #332]	@ (800ca10 <_printf_i+0x238>)
 800c8c4:	6033      	str	r3, [r6, #0]
 800c8c6:	bf14      	ite	ne
 800c8c8:	230a      	movne	r3, #10
 800c8ca:	2308      	moveq	r3, #8
 800c8cc:	2100      	movs	r1, #0
 800c8ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c8d2:	6866      	ldr	r6, [r4, #4]
 800c8d4:	60a6      	str	r6, [r4, #8]
 800c8d6:	2e00      	cmp	r6, #0
 800c8d8:	bfa2      	ittt	ge
 800c8da:	6821      	ldrge	r1, [r4, #0]
 800c8dc:	f021 0104 	bicge.w	r1, r1, #4
 800c8e0:	6021      	strge	r1, [r4, #0]
 800c8e2:	b90d      	cbnz	r5, 800c8e8 <_printf_i+0x110>
 800c8e4:	2e00      	cmp	r6, #0
 800c8e6:	d04b      	beq.n	800c980 <_printf_i+0x1a8>
 800c8e8:	4616      	mov	r6, r2
 800c8ea:	fbb5 f1f3 	udiv	r1, r5, r3
 800c8ee:	fb03 5711 	mls	r7, r3, r1, r5
 800c8f2:	5dc7      	ldrb	r7, [r0, r7]
 800c8f4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c8f8:	462f      	mov	r7, r5
 800c8fa:	42bb      	cmp	r3, r7
 800c8fc:	460d      	mov	r5, r1
 800c8fe:	d9f4      	bls.n	800c8ea <_printf_i+0x112>
 800c900:	2b08      	cmp	r3, #8
 800c902:	d10b      	bne.n	800c91c <_printf_i+0x144>
 800c904:	6823      	ldr	r3, [r4, #0]
 800c906:	07df      	lsls	r7, r3, #31
 800c908:	d508      	bpl.n	800c91c <_printf_i+0x144>
 800c90a:	6923      	ldr	r3, [r4, #16]
 800c90c:	6861      	ldr	r1, [r4, #4]
 800c90e:	4299      	cmp	r1, r3
 800c910:	bfde      	ittt	le
 800c912:	2330      	movle	r3, #48	@ 0x30
 800c914:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c918:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800c91c:	1b92      	subs	r2, r2, r6
 800c91e:	6122      	str	r2, [r4, #16]
 800c920:	f8cd a000 	str.w	sl, [sp]
 800c924:	464b      	mov	r3, r9
 800c926:	aa03      	add	r2, sp, #12
 800c928:	4621      	mov	r1, r4
 800c92a:	4640      	mov	r0, r8
 800c92c:	f7ff fee6 	bl	800c6fc <_printf_common>
 800c930:	3001      	adds	r0, #1
 800c932:	d14a      	bne.n	800c9ca <_printf_i+0x1f2>
 800c934:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c938:	b004      	add	sp, #16
 800c93a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c93e:	6823      	ldr	r3, [r4, #0]
 800c940:	f043 0320 	orr.w	r3, r3, #32
 800c944:	6023      	str	r3, [r4, #0]
 800c946:	4833      	ldr	r0, [pc, #204]	@ (800ca14 <_printf_i+0x23c>)
 800c948:	2778      	movs	r7, #120	@ 0x78
 800c94a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c94e:	6823      	ldr	r3, [r4, #0]
 800c950:	6831      	ldr	r1, [r6, #0]
 800c952:	061f      	lsls	r7, r3, #24
 800c954:	f851 5b04 	ldr.w	r5, [r1], #4
 800c958:	d402      	bmi.n	800c960 <_printf_i+0x188>
 800c95a:	065f      	lsls	r7, r3, #25
 800c95c:	bf48      	it	mi
 800c95e:	b2ad      	uxthmi	r5, r5
 800c960:	6031      	str	r1, [r6, #0]
 800c962:	07d9      	lsls	r1, r3, #31
 800c964:	bf44      	itt	mi
 800c966:	f043 0320 	orrmi.w	r3, r3, #32
 800c96a:	6023      	strmi	r3, [r4, #0]
 800c96c:	b11d      	cbz	r5, 800c976 <_printf_i+0x19e>
 800c96e:	2310      	movs	r3, #16
 800c970:	e7ac      	b.n	800c8cc <_printf_i+0xf4>
 800c972:	4827      	ldr	r0, [pc, #156]	@ (800ca10 <_printf_i+0x238>)
 800c974:	e7e9      	b.n	800c94a <_printf_i+0x172>
 800c976:	6823      	ldr	r3, [r4, #0]
 800c978:	f023 0320 	bic.w	r3, r3, #32
 800c97c:	6023      	str	r3, [r4, #0]
 800c97e:	e7f6      	b.n	800c96e <_printf_i+0x196>
 800c980:	4616      	mov	r6, r2
 800c982:	e7bd      	b.n	800c900 <_printf_i+0x128>
 800c984:	6833      	ldr	r3, [r6, #0]
 800c986:	6825      	ldr	r5, [r4, #0]
 800c988:	6961      	ldr	r1, [r4, #20]
 800c98a:	1d18      	adds	r0, r3, #4
 800c98c:	6030      	str	r0, [r6, #0]
 800c98e:	062e      	lsls	r6, r5, #24
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	d501      	bpl.n	800c998 <_printf_i+0x1c0>
 800c994:	6019      	str	r1, [r3, #0]
 800c996:	e002      	b.n	800c99e <_printf_i+0x1c6>
 800c998:	0668      	lsls	r0, r5, #25
 800c99a:	d5fb      	bpl.n	800c994 <_printf_i+0x1bc>
 800c99c:	8019      	strh	r1, [r3, #0]
 800c99e:	2300      	movs	r3, #0
 800c9a0:	6123      	str	r3, [r4, #16]
 800c9a2:	4616      	mov	r6, r2
 800c9a4:	e7bc      	b.n	800c920 <_printf_i+0x148>
 800c9a6:	6833      	ldr	r3, [r6, #0]
 800c9a8:	1d1a      	adds	r2, r3, #4
 800c9aa:	6032      	str	r2, [r6, #0]
 800c9ac:	681e      	ldr	r6, [r3, #0]
 800c9ae:	6862      	ldr	r2, [r4, #4]
 800c9b0:	2100      	movs	r1, #0
 800c9b2:	4630      	mov	r0, r6
 800c9b4:	f7f3 fc0c 	bl	80001d0 <memchr>
 800c9b8:	b108      	cbz	r0, 800c9be <_printf_i+0x1e6>
 800c9ba:	1b80      	subs	r0, r0, r6
 800c9bc:	6060      	str	r0, [r4, #4]
 800c9be:	6863      	ldr	r3, [r4, #4]
 800c9c0:	6123      	str	r3, [r4, #16]
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c9c8:	e7aa      	b.n	800c920 <_printf_i+0x148>
 800c9ca:	6923      	ldr	r3, [r4, #16]
 800c9cc:	4632      	mov	r2, r6
 800c9ce:	4649      	mov	r1, r9
 800c9d0:	4640      	mov	r0, r8
 800c9d2:	47d0      	blx	sl
 800c9d4:	3001      	adds	r0, #1
 800c9d6:	d0ad      	beq.n	800c934 <_printf_i+0x15c>
 800c9d8:	6823      	ldr	r3, [r4, #0]
 800c9da:	079b      	lsls	r3, r3, #30
 800c9dc:	d413      	bmi.n	800ca06 <_printf_i+0x22e>
 800c9de:	68e0      	ldr	r0, [r4, #12]
 800c9e0:	9b03      	ldr	r3, [sp, #12]
 800c9e2:	4298      	cmp	r0, r3
 800c9e4:	bfb8      	it	lt
 800c9e6:	4618      	movlt	r0, r3
 800c9e8:	e7a6      	b.n	800c938 <_printf_i+0x160>
 800c9ea:	2301      	movs	r3, #1
 800c9ec:	4632      	mov	r2, r6
 800c9ee:	4649      	mov	r1, r9
 800c9f0:	4640      	mov	r0, r8
 800c9f2:	47d0      	blx	sl
 800c9f4:	3001      	adds	r0, #1
 800c9f6:	d09d      	beq.n	800c934 <_printf_i+0x15c>
 800c9f8:	3501      	adds	r5, #1
 800c9fa:	68e3      	ldr	r3, [r4, #12]
 800c9fc:	9903      	ldr	r1, [sp, #12]
 800c9fe:	1a5b      	subs	r3, r3, r1
 800ca00:	42ab      	cmp	r3, r5
 800ca02:	dcf2      	bgt.n	800c9ea <_printf_i+0x212>
 800ca04:	e7eb      	b.n	800c9de <_printf_i+0x206>
 800ca06:	2500      	movs	r5, #0
 800ca08:	f104 0619 	add.w	r6, r4, #25
 800ca0c:	e7f5      	b.n	800c9fa <_printf_i+0x222>
 800ca0e:	bf00      	nop
 800ca10:	08010136 	.word	0x08010136
 800ca14:	08010147 	.word	0x08010147

0800ca18 <std>:
 800ca18:	2300      	movs	r3, #0
 800ca1a:	b510      	push	{r4, lr}
 800ca1c:	4604      	mov	r4, r0
 800ca1e:	e9c0 3300 	strd	r3, r3, [r0]
 800ca22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ca26:	6083      	str	r3, [r0, #8]
 800ca28:	8181      	strh	r1, [r0, #12]
 800ca2a:	6643      	str	r3, [r0, #100]	@ 0x64
 800ca2c:	81c2      	strh	r2, [r0, #14]
 800ca2e:	6183      	str	r3, [r0, #24]
 800ca30:	4619      	mov	r1, r3
 800ca32:	2208      	movs	r2, #8
 800ca34:	305c      	adds	r0, #92	@ 0x5c
 800ca36:	f000 fa2d 	bl	800ce94 <memset>
 800ca3a:	4b0d      	ldr	r3, [pc, #52]	@ (800ca70 <std+0x58>)
 800ca3c:	6263      	str	r3, [r4, #36]	@ 0x24
 800ca3e:	4b0d      	ldr	r3, [pc, #52]	@ (800ca74 <std+0x5c>)
 800ca40:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ca42:	4b0d      	ldr	r3, [pc, #52]	@ (800ca78 <std+0x60>)
 800ca44:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ca46:	4b0d      	ldr	r3, [pc, #52]	@ (800ca7c <std+0x64>)
 800ca48:	6323      	str	r3, [r4, #48]	@ 0x30
 800ca4a:	4b0d      	ldr	r3, [pc, #52]	@ (800ca80 <std+0x68>)
 800ca4c:	6224      	str	r4, [r4, #32]
 800ca4e:	429c      	cmp	r4, r3
 800ca50:	d006      	beq.n	800ca60 <std+0x48>
 800ca52:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ca56:	4294      	cmp	r4, r2
 800ca58:	d002      	beq.n	800ca60 <std+0x48>
 800ca5a:	33d0      	adds	r3, #208	@ 0xd0
 800ca5c:	429c      	cmp	r4, r3
 800ca5e:	d105      	bne.n	800ca6c <std+0x54>
 800ca60:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ca64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca68:	f000 bae6 	b.w	800d038 <__retarget_lock_init_recursive>
 800ca6c:	bd10      	pop	{r4, pc}
 800ca6e:	bf00      	nop
 800ca70:	0800cce5 	.word	0x0800cce5
 800ca74:	0800cd07 	.word	0x0800cd07
 800ca78:	0800cd3f 	.word	0x0800cd3f
 800ca7c:	0800cd63 	.word	0x0800cd63
 800ca80:	20005124 	.word	0x20005124

0800ca84 <stdio_exit_handler>:
 800ca84:	4a02      	ldr	r2, [pc, #8]	@ (800ca90 <stdio_exit_handler+0xc>)
 800ca86:	4903      	ldr	r1, [pc, #12]	@ (800ca94 <stdio_exit_handler+0x10>)
 800ca88:	4803      	ldr	r0, [pc, #12]	@ (800ca98 <stdio_exit_handler+0x14>)
 800ca8a:	f000 b869 	b.w	800cb60 <_fwalk_sglue>
 800ca8e:	bf00      	nop
 800ca90:	200000ac 	.word	0x200000ac
 800ca94:	0800ec39 	.word	0x0800ec39
 800ca98:	200000bc 	.word	0x200000bc

0800ca9c <cleanup_stdio>:
 800ca9c:	6841      	ldr	r1, [r0, #4]
 800ca9e:	4b0c      	ldr	r3, [pc, #48]	@ (800cad0 <cleanup_stdio+0x34>)
 800caa0:	4299      	cmp	r1, r3
 800caa2:	b510      	push	{r4, lr}
 800caa4:	4604      	mov	r4, r0
 800caa6:	d001      	beq.n	800caac <cleanup_stdio+0x10>
 800caa8:	f002 f8c6 	bl	800ec38 <_fflush_r>
 800caac:	68a1      	ldr	r1, [r4, #8]
 800caae:	4b09      	ldr	r3, [pc, #36]	@ (800cad4 <cleanup_stdio+0x38>)
 800cab0:	4299      	cmp	r1, r3
 800cab2:	d002      	beq.n	800caba <cleanup_stdio+0x1e>
 800cab4:	4620      	mov	r0, r4
 800cab6:	f002 f8bf 	bl	800ec38 <_fflush_r>
 800caba:	68e1      	ldr	r1, [r4, #12]
 800cabc:	4b06      	ldr	r3, [pc, #24]	@ (800cad8 <cleanup_stdio+0x3c>)
 800cabe:	4299      	cmp	r1, r3
 800cac0:	d004      	beq.n	800cacc <cleanup_stdio+0x30>
 800cac2:	4620      	mov	r0, r4
 800cac4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cac8:	f002 b8b6 	b.w	800ec38 <_fflush_r>
 800cacc:	bd10      	pop	{r4, pc}
 800cace:	bf00      	nop
 800cad0:	20005124 	.word	0x20005124
 800cad4:	2000518c 	.word	0x2000518c
 800cad8:	200051f4 	.word	0x200051f4

0800cadc <global_stdio_init.part.0>:
 800cadc:	b510      	push	{r4, lr}
 800cade:	4b0b      	ldr	r3, [pc, #44]	@ (800cb0c <global_stdio_init.part.0+0x30>)
 800cae0:	4c0b      	ldr	r4, [pc, #44]	@ (800cb10 <global_stdio_init.part.0+0x34>)
 800cae2:	4a0c      	ldr	r2, [pc, #48]	@ (800cb14 <global_stdio_init.part.0+0x38>)
 800cae4:	601a      	str	r2, [r3, #0]
 800cae6:	4620      	mov	r0, r4
 800cae8:	2200      	movs	r2, #0
 800caea:	2104      	movs	r1, #4
 800caec:	f7ff ff94 	bl	800ca18 <std>
 800caf0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800caf4:	2201      	movs	r2, #1
 800caf6:	2109      	movs	r1, #9
 800caf8:	f7ff ff8e 	bl	800ca18 <std>
 800cafc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cb00:	2202      	movs	r2, #2
 800cb02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb06:	2112      	movs	r1, #18
 800cb08:	f7ff bf86 	b.w	800ca18 <std>
 800cb0c:	2000525c 	.word	0x2000525c
 800cb10:	20005124 	.word	0x20005124
 800cb14:	0800ca85 	.word	0x0800ca85

0800cb18 <__sfp_lock_acquire>:
 800cb18:	4801      	ldr	r0, [pc, #4]	@ (800cb20 <__sfp_lock_acquire+0x8>)
 800cb1a:	f000 ba8e 	b.w	800d03a <__retarget_lock_acquire_recursive>
 800cb1e:	bf00      	nop
 800cb20:	20005265 	.word	0x20005265

0800cb24 <__sfp_lock_release>:
 800cb24:	4801      	ldr	r0, [pc, #4]	@ (800cb2c <__sfp_lock_release+0x8>)
 800cb26:	f000 ba89 	b.w	800d03c <__retarget_lock_release_recursive>
 800cb2a:	bf00      	nop
 800cb2c:	20005265 	.word	0x20005265

0800cb30 <__sinit>:
 800cb30:	b510      	push	{r4, lr}
 800cb32:	4604      	mov	r4, r0
 800cb34:	f7ff fff0 	bl	800cb18 <__sfp_lock_acquire>
 800cb38:	6a23      	ldr	r3, [r4, #32]
 800cb3a:	b11b      	cbz	r3, 800cb44 <__sinit+0x14>
 800cb3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb40:	f7ff bff0 	b.w	800cb24 <__sfp_lock_release>
 800cb44:	4b04      	ldr	r3, [pc, #16]	@ (800cb58 <__sinit+0x28>)
 800cb46:	6223      	str	r3, [r4, #32]
 800cb48:	4b04      	ldr	r3, [pc, #16]	@ (800cb5c <__sinit+0x2c>)
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d1f5      	bne.n	800cb3c <__sinit+0xc>
 800cb50:	f7ff ffc4 	bl	800cadc <global_stdio_init.part.0>
 800cb54:	e7f2      	b.n	800cb3c <__sinit+0xc>
 800cb56:	bf00      	nop
 800cb58:	0800ca9d 	.word	0x0800ca9d
 800cb5c:	2000525c 	.word	0x2000525c

0800cb60 <_fwalk_sglue>:
 800cb60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb64:	4607      	mov	r7, r0
 800cb66:	4688      	mov	r8, r1
 800cb68:	4614      	mov	r4, r2
 800cb6a:	2600      	movs	r6, #0
 800cb6c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cb70:	f1b9 0901 	subs.w	r9, r9, #1
 800cb74:	d505      	bpl.n	800cb82 <_fwalk_sglue+0x22>
 800cb76:	6824      	ldr	r4, [r4, #0]
 800cb78:	2c00      	cmp	r4, #0
 800cb7a:	d1f7      	bne.n	800cb6c <_fwalk_sglue+0xc>
 800cb7c:	4630      	mov	r0, r6
 800cb7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb82:	89ab      	ldrh	r3, [r5, #12]
 800cb84:	2b01      	cmp	r3, #1
 800cb86:	d907      	bls.n	800cb98 <_fwalk_sglue+0x38>
 800cb88:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cb8c:	3301      	adds	r3, #1
 800cb8e:	d003      	beq.n	800cb98 <_fwalk_sglue+0x38>
 800cb90:	4629      	mov	r1, r5
 800cb92:	4638      	mov	r0, r7
 800cb94:	47c0      	blx	r8
 800cb96:	4306      	orrs	r6, r0
 800cb98:	3568      	adds	r5, #104	@ 0x68
 800cb9a:	e7e9      	b.n	800cb70 <_fwalk_sglue+0x10>

0800cb9c <iprintf>:
 800cb9c:	b40f      	push	{r0, r1, r2, r3}
 800cb9e:	b507      	push	{r0, r1, r2, lr}
 800cba0:	4906      	ldr	r1, [pc, #24]	@ (800cbbc <iprintf+0x20>)
 800cba2:	ab04      	add	r3, sp, #16
 800cba4:	6808      	ldr	r0, [r1, #0]
 800cba6:	f853 2b04 	ldr.w	r2, [r3], #4
 800cbaa:	6881      	ldr	r1, [r0, #8]
 800cbac:	9301      	str	r3, [sp, #4]
 800cbae:	f001 fea7 	bl	800e900 <_vfiprintf_r>
 800cbb2:	b003      	add	sp, #12
 800cbb4:	f85d eb04 	ldr.w	lr, [sp], #4
 800cbb8:	b004      	add	sp, #16
 800cbba:	4770      	bx	lr
 800cbbc:	200000b8 	.word	0x200000b8

0800cbc0 <_puts_r>:
 800cbc0:	6a03      	ldr	r3, [r0, #32]
 800cbc2:	b570      	push	{r4, r5, r6, lr}
 800cbc4:	6884      	ldr	r4, [r0, #8]
 800cbc6:	4605      	mov	r5, r0
 800cbc8:	460e      	mov	r6, r1
 800cbca:	b90b      	cbnz	r3, 800cbd0 <_puts_r+0x10>
 800cbcc:	f7ff ffb0 	bl	800cb30 <__sinit>
 800cbd0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cbd2:	07db      	lsls	r3, r3, #31
 800cbd4:	d405      	bmi.n	800cbe2 <_puts_r+0x22>
 800cbd6:	89a3      	ldrh	r3, [r4, #12]
 800cbd8:	0598      	lsls	r0, r3, #22
 800cbda:	d402      	bmi.n	800cbe2 <_puts_r+0x22>
 800cbdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cbde:	f000 fa2c 	bl	800d03a <__retarget_lock_acquire_recursive>
 800cbe2:	89a3      	ldrh	r3, [r4, #12]
 800cbe4:	0719      	lsls	r1, r3, #28
 800cbe6:	d502      	bpl.n	800cbee <_puts_r+0x2e>
 800cbe8:	6923      	ldr	r3, [r4, #16]
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d135      	bne.n	800cc5a <_puts_r+0x9a>
 800cbee:	4621      	mov	r1, r4
 800cbf0:	4628      	mov	r0, r5
 800cbf2:	f000 f8f9 	bl	800cde8 <__swsetup_r>
 800cbf6:	b380      	cbz	r0, 800cc5a <_puts_r+0x9a>
 800cbf8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800cbfc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cbfe:	07da      	lsls	r2, r3, #31
 800cc00:	d405      	bmi.n	800cc0e <_puts_r+0x4e>
 800cc02:	89a3      	ldrh	r3, [r4, #12]
 800cc04:	059b      	lsls	r3, r3, #22
 800cc06:	d402      	bmi.n	800cc0e <_puts_r+0x4e>
 800cc08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cc0a:	f000 fa17 	bl	800d03c <__retarget_lock_release_recursive>
 800cc0e:	4628      	mov	r0, r5
 800cc10:	bd70      	pop	{r4, r5, r6, pc}
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	da04      	bge.n	800cc20 <_puts_r+0x60>
 800cc16:	69a2      	ldr	r2, [r4, #24]
 800cc18:	429a      	cmp	r2, r3
 800cc1a:	dc17      	bgt.n	800cc4c <_puts_r+0x8c>
 800cc1c:	290a      	cmp	r1, #10
 800cc1e:	d015      	beq.n	800cc4c <_puts_r+0x8c>
 800cc20:	6823      	ldr	r3, [r4, #0]
 800cc22:	1c5a      	adds	r2, r3, #1
 800cc24:	6022      	str	r2, [r4, #0]
 800cc26:	7019      	strb	r1, [r3, #0]
 800cc28:	68a3      	ldr	r3, [r4, #8]
 800cc2a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800cc2e:	3b01      	subs	r3, #1
 800cc30:	60a3      	str	r3, [r4, #8]
 800cc32:	2900      	cmp	r1, #0
 800cc34:	d1ed      	bne.n	800cc12 <_puts_r+0x52>
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	da11      	bge.n	800cc5e <_puts_r+0x9e>
 800cc3a:	4622      	mov	r2, r4
 800cc3c:	210a      	movs	r1, #10
 800cc3e:	4628      	mov	r0, r5
 800cc40:	f000 f893 	bl	800cd6a <__swbuf_r>
 800cc44:	3001      	adds	r0, #1
 800cc46:	d0d7      	beq.n	800cbf8 <_puts_r+0x38>
 800cc48:	250a      	movs	r5, #10
 800cc4a:	e7d7      	b.n	800cbfc <_puts_r+0x3c>
 800cc4c:	4622      	mov	r2, r4
 800cc4e:	4628      	mov	r0, r5
 800cc50:	f000 f88b 	bl	800cd6a <__swbuf_r>
 800cc54:	3001      	adds	r0, #1
 800cc56:	d1e7      	bne.n	800cc28 <_puts_r+0x68>
 800cc58:	e7ce      	b.n	800cbf8 <_puts_r+0x38>
 800cc5a:	3e01      	subs	r6, #1
 800cc5c:	e7e4      	b.n	800cc28 <_puts_r+0x68>
 800cc5e:	6823      	ldr	r3, [r4, #0]
 800cc60:	1c5a      	adds	r2, r3, #1
 800cc62:	6022      	str	r2, [r4, #0]
 800cc64:	220a      	movs	r2, #10
 800cc66:	701a      	strb	r2, [r3, #0]
 800cc68:	e7ee      	b.n	800cc48 <_puts_r+0x88>
	...

0800cc6c <puts>:
 800cc6c:	4b02      	ldr	r3, [pc, #8]	@ (800cc78 <puts+0xc>)
 800cc6e:	4601      	mov	r1, r0
 800cc70:	6818      	ldr	r0, [r3, #0]
 800cc72:	f7ff bfa5 	b.w	800cbc0 <_puts_r>
 800cc76:	bf00      	nop
 800cc78:	200000b8 	.word	0x200000b8

0800cc7c <sniprintf>:
 800cc7c:	b40c      	push	{r2, r3}
 800cc7e:	b530      	push	{r4, r5, lr}
 800cc80:	4b17      	ldr	r3, [pc, #92]	@ (800cce0 <sniprintf+0x64>)
 800cc82:	1e0c      	subs	r4, r1, #0
 800cc84:	681d      	ldr	r5, [r3, #0]
 800cc86:	b09d      	sub	sp, #116	@ 0x74
 800cc88:	da08      	bge.n	800cc9c <sniprintf+0x20>
 800cc8a:	238b      	movs	r3, #139	@ 0x8b
 800cc8c:	602b      	str	r3, [r5, #0]
 800cc8e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cc92:	b01d      	add	sp, #116	@ 0x74
 800cc94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cc98:	b002      	add	sp, #8
 800cc9a:	4770      	bx	lr
 800cc9c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800cca0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800cca4:	bf14      	ite	ne
 800cca6:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800ccaa:	4623      	moveq	r3, r4
 800ccac:	9304      	str	r3, [sp, #16]
 800ccae:	9307      	str	r3, [sp, #28]
 800ccb0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ccb4:	9002      	str	r0, [sp, #8]
 800ccb6:	9006      	str	r0, [sp, #24]
 800ccb8:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ccbc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ccbe:	ab21      	add	r3, sp, #132	@ 0x84
 800ccc0:	a902      	add	r1, sp, #8
 800ccc2:	4628      	mov	r0, r5
 800ccc4:	9301      	str	r3, [sp, #4]
 800ccc6:	f001 fcf5 	bl	800e6b4 <_svfiprintf_r>
 800ccca:	1c43      	adds	r3, r0, #1
 800cccc:	bfbc      	itt	lt
 800ccce:	238b      	movlt	r3, #139	@ 0x8b
 800ccd0:	602b      	strlt	r3, [r5, #0]
 800ccd2:	2c00      	cmp	r4, #0
 800ccd4:	d0dd      	beq.n	800cc92 <sniprintf+0x16>
 800ccd6:	9b02      	ldr	r3, [sp, #8]
 800ccd8:	2200      	movs	r2, #0
 800ccda:	701a      	strb	r2, [r3, #0]
 800ccdc:	e7d9      	b.n	800cc92 <sniprintf+0x16>
 800ccde:	bf00      	nop
 800cce0:	200000b8 	.word	0x200000b8

0800cce4 <__sread>:
 800cce4:	b510      	push	{r4, lr}
 800cce6:	460c      	mov	r4, r1
 800cce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccec:	f000 f956 	bl	800cf9c <_read_r>
 800ccf0:	2800      	cmp	r0, #0
 800ccf2:	bfab      	itete	ge
 800ccf4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ccf6:	89a3      	ldrhlt	r3, [r4, #12]
 800ccf8:	181b      	addge	r3, r3, r0
 800ccfa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ccfe:	bfac      	ite	ge
 800cd00:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cd02:	81a3      	strhlt	r3, [r4, #12]
 800cd04:	bd10      	pop	{r4, pc}

0800cd06 <__swrite>:
 800cd06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd0a:	461f      	mov	r7, r3
 800cd0c:	898b      	ldrh	r3, [r1, #12]
 800cd0e:	05db      	lsls	r3, r3, #23
 800cd10:	4605      	mov	r5, r0
 800cd12:	460c      	mov	r4, r1
 800cd14:	4616      	mov	r6, r2
 800cd16:	d505      	bpl.n	800cd24 <__swrite+0x1e>
 800cd18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd1c:	2302      	movs	r3, #2
 800cd1e:	2200      	movs	r2, #0
 800cd20:	f000 f92a 	bl	800cf78 <_lseek_r>
 800cd24:	89a3      	ldrh	r3, [r4, #12]
 800cd26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cd2a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cd2e:	81a3      	strh	r3, [r4, #12]
 800cd30:	4632      	mov	r2, r6
 800cd32:	463b      	mov	r3, r7
 800cd34:	4628      	mov	r0, r5
 800cd36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cd3a:	f000 b941 	b.w	800cfc0 <_write_r>

0800cd3e <__sseek>:
 800cd3e:	b510      	push	{r4, lr}
 800cd40:	460c      	mov	r4, r1
 800cd42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd46:	f000 f917 	bl	800cf78 <_lseek_r>
 800cd4a:	1c43      	adds	r3, r0, #1
 800cd4c:	89a3      	ldrh	r3, [r4, #12]
 800cd4e:	bf15      	itete	ne
 800cd50:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cd52:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cd56:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cd5a:	81a3      	strheq	r3, [r4, #12]
 800cd5c:	bf18      	it	ne
 800cd5e:	81a3      	strhne	r3, [r4, #12]
 800cd60:	bd10      	pop	{r4, pc}

0800cd62 <__sclose>:
 800cd62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd66:	f000 b8a1 	b.w	800ceac <_close_r>

0800cd6a <__swbuf_r>:
 800cd6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd6c:	460e      	mov	r6, r1
 800cd6e:	4614      	mov	r4, r2
 800cd70:	4605      	mov	r5, r0
 800cd72:	b118      	cbz	r0, 800cd7c <__swbuf_r+0x12>
 800cd74:	6a03      	ldr	r3, [r0, #32]
 800cd76:	b90b      	cbnz	r3, 800cd7c <__swbuf_r+0x12>
 800cd78:	f7ff feda 	bl	800cb30 <__sinit>
 800cd7c:	69a3      	ldr	r3, [r4, #24]
 800cd7e:	60a3      	str	r3, [r4, #8]
 800cd80:	89a3      	ldrh	r3, [r4, #12]
 800cd82:	071a      	lsls	r2, r3, #28
 800cd84:	d501      	bpl.n	800cd8a <__swbuf_r+0x20>
 800cd86:	6923      	ldr	r3, [r4, #16]
 800cd88:	b943      	cbnz	r3, 800cd9c <__swbuf_r+0x32>
 800cd8a:	4621      	mov	r1, r4
 800cd8c:	4628      	mov	r0, r5
 800cd8e:	f000 f82b 	bl	800cde8 <__swsetup_r>
 800cd92:	b118      	cbz	r0, 800cd9c <__swbuf_r+0x32>
 800cd94:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800cd98:	4638      	mov	r0, r7
 800cd9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd9c:	6823      	ldr	r3, [r4, #0]
 800cd9e:	6922      	ldr	r2, [r4, #16]
 800cda0:	1a98      	subs	r0, r3, r2
 800cda2:	6963      	ldr	r3, [r4, #20]
 800cda4:	b2f6      	uxtb	r6, r6
 800cda6:	4283      	cmp	r3, r0
 800cda8:	4637      	mov	r7, r6
 800cdaa:	dc05      	bgt.n	800cdb8 <__swbuf_r+0x4e>
 800cdac:	4621      	mov	r1, r4
 800cdae:	4628      	mov	r0, r5
 800cdb0:	f001 ff42 	bl	800ec38 <_fflush_r>
 800cdb4:	2800      	cmp	r0, #0
 800cdb6:	d1ed      	bne.n	800cd94 <__swbuf_r+0x2a>
 800cdb8:	68a3      	ldr	r3, [r4, #8]
 800cdba:	3b01      	subs	r3, #1
 800cdbc:	60a3      	str	r3, [r4, #8]
 800cdbe:	6823      	ldr	r3, [r4, #0]
 800cdc0:	1c5a      	adds	r2, r3, #1
 800cdc2:	6022      	str	r2, [r4, #0]
 800cdc4:	701e      	strb	r6, [r3, #0]
 800cdc6:	6962      	ldr	r2, [r4, #20]
 800cdc8:	1c43      	adds	r3, r0, #1
 800cdca:	429a      	cmp	r2, r3
 800cdcc:	d004      	beq.n	800cdd8 <__swbuf_r+0x6e>
 800cdce:	89a3      	ldrh	r3, [r4, #12]
 800cdd0:	07db      	lsls	r3, r3, #31
 800cdd2:	d5e1      	bpl.n	800cd98 <__swbuf_r+0x2e>
 800cdd4:	2e0a      	cmp	r6, #10
 800cdd6:	d1df      	bne.n	800cd98 <__swbuf_r+0x2e>
 800cdd8:	4621      	mov	r1, r4
 800cdda:	4628      	mov	r0, r5
 800cddc:	f001 ff2c 	bl	800ec38 <_fflush_r>
 800cde0:	2800      	cmp	r0, #0
 800cde2:	d0d9      	beq.n	800cd98 <__swbuf_r+0x2e>
 800cde4:	e7d6      	b.n	800cd94 <__swbuf_r+0x2a>
	...

0800cde8 <__swsetup_r>:
 800cde8:	b538      	push	{r3, r4, r5, lr}
 800cdea:	4b29      	ldr	r3, [pc, #164]	@ (800ce90 <__swsetup_r+0xa8>)
 800cdec:	4605      	mov	r5, r0
 800cdee:	6818      	ldr	r0, [r3, #0]
 800cdf0:	460c      	mov	r4, r1
 800cdf2:	b118      	cbz	r0, 800cdfc <__swsetup_r+0x14>
 800cdf4:	6a03      	ldr	r3, [r0, #32]
 800cdf6:	b90b      	cbnz	r3, 800cdfc <__swsetup_r+0x14>
 800cdf8:	f7ff fe9a 	bl	800cb30 <__sinit>
 800cdfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce00:	0719      	lsls	r1, r3, #28
 800ce02:	d422      	bmi.n	800ce4a <__swsetup_r+0x62>
 800ce04:	06da      	lsls	r2, r3, #27
 800ce06:	d407      	bmi.n	800ce18 <__swsetup_r+0x30>
 800ce08:	2209      	movs	r2, #9
 800ce0a:	602a      	str	r2, [r5, #0]
 800ce0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce10:	81a3      	strh	r3, [r4, #12]
 800ce12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ce16:	e033      	b.n	800ce80 <__swsetup_r+0x98>
 800ce18:	0758      	lsls	r0, r3, #29
 800ce1a:	d512      	bpl.n	800ce42 <__swsetup_r+0x5a>
 800ce1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ce1e:	b141      	cbz	r1, 800ce32 <__swsetup_r+0x4a>
 800ce20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ce24:	4299      	cmp	r1, r3
 800ce26:	d002      	beq.n	800ce2e <__swsetup_r+0x46>
 800ce28:	4628      	mov	r0, r5
 800ce2a:	f000 ff65 	bl	800dcf8 <_free_r>
 800ce2e:	2300      	movs	r3, #0
 800ce30:	6363      	str	r3, [r4, #52]	@ 0x34
 800ce32:	89a3      	ldrh	r3, [r4, #12]
 800ce34:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ce38:	81a3      	strh	r3, [r4, #12]
 800ce3a:	2300      	movs	r3, #0
 800ce3c:	6063      	str	r3, [r4, #4]
 800ce3e:	6923      	ldr	r3, [r4, #16]
 800ce40:	6023      	str	r3, [r4, #0]
 800ce42:	89a3      	ldrh	r3, [r4, #12]
 800ce44:	f043 0308 	orr.w	r3, r3, #8
 800ce48:	81a3      	strh	r3, [r4, #12]
 800ce4a:	6923      	ldr	r3, [r4, #16]
 800ce4c:	b94b      	cbnz	r3, 800ce62 <__swsetup_r+0x7a>
 800ce4e:	89a3      	ldrh	r3, [r4, #12]
 800ce50:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ce54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ce58:	d003      	beq.n	800ce62 <__swsetup_r+0x7a>
 800ce5a:	4621      	mov	r1, r4
 800ce5c:	4628      	mov	r0, r5
 800ce5e:	f001 ff39 	bl	800ecd4 <__smakebuf_r>
 800ce62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce66:	f013 0201 	ands.w	r2, r3, #1
 800ce6a:	d00a      	beq.n	800ce82 <__swsetup_r+0x9a>
 800ce6c:	2200      	movs	r2, #0
 800ce6e:	60a2      	str	r2, [r4, #8]
 800ce70:	6962      	ldr	r2, [r4, #20]
 800ce72:	4252      	negs	r2, r2
 800ce74:	61a2      	str	r2, [r4, #24]
 800ce76:	6922      	ldr	r2, [r4, #16]
 800ce78:	b942      	cbnz	r2, 800ce8c <__swsetup_r+0xa4>
 800ce7a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ce7e:	d1c5      	bne.n	800ce0c <__swsetup_r+0x24>
 800ce80:	bd38      	pop	{r3, r4, r5, pc}
 800ce82:	0799      	lsls	r1, r3, #30
 800ce84:	bf58      	it	pl
 800ce86:	6962      	ldrpl	r2, [r4, #20]
 800ce88:	60a2      	str	r2, [r4, #8]
 800ce8a:	e7f4      	b.n	800ce76 <__swsetup_r+0x8e>
 800ce8c:	2000      	movs	r0, #0
 800ce8e:	e7f7      	b.n	800ce80 <__swsetup_r+0x98>
 800ce90:	200000b8 	.word	0x200000b8

0800ce94 <memset>:
 800ce94:	4402      	add	r2, r0
 800ce96:	4603      	mov	r3, r0
 800ce98:	4293      	cmp	r3, r2
 800ce9a:	d100      	bne.n	800ce9e <memset+0xa>
 800ce9c:	4770      	bx	lr
 800ce9e:	f803 1b01 	strb.w	r1, [r3], #1
 800cea2:	e7f9      	b.n	800ce98 <memset+0x4>

0800cea4 <_localeconv_r>:
 800cea4:	4800      	ldr	r0, [pc, #0]	@ (800cea8 <_localeconv_r+0x4>)
 800cea6:	4770      	bx	lr
 800cea8:	200001f8 	.word	0x200001f8

0800ceac <_close_r>:
 800ceac:	b538      	push	{r3, r4, r5, lr}
 800ceae:	4d06      	ldr	r5, [pc, #24]	@ (800cec8 <_close_r+0x1c>)
 800ceb0:	2300      	movs	r3, #0
 800ceb2:	4604      	mov	r4, r0
 800ceb4:	4608      	mov	r0, r1
 800ceb6:	602b      	str	r3, [r5, #0]
 800ceb8:	f7f5 ff72 	bl	8002da0 <_close>
 800cebc:	1c43      	adds	r3, r0, #1
 800cebe:	d102      	bne.n	800cec6 <_close_r+0x1a>
 800cec0:	682b      	ldr	r3, [r5, #0]
 800cec2:	b103      	cbz	r3, 800cec6 <_close_r+0x1a>
 800cec4:	6023      	str	r3, [r4, #0]
 800cec6:	bd38      	pop	{r3, r4, r5, pc}
 800cec8:	20005260 	.word	0x20005260

0800cecc <_reclaim_reent>:
 800cecc:	4b29      	ldr	r3, [pc, #164]	@ (800cf74 <_reclaim_reent+0xa8>)
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	4283      	cmp	r3, r0
 800ced2:	b570      	push	{r4, r5, r6, lr}
 800ced4:	4604      	mov	r4, r0
 800ced6:	d04b      	beq.n	800cf70 <_reclaim_reent+0xa4>
 800ced8:	69c3      	ldr	r3, [r0, #28]
 800ceda:	b1ab      	cbz	r3, 800cf08 <_reclaim_reent+0x3c>
 800cedc:	68db      	ldr	r3, [r3, #12]
 800cede:	b16b      	cbz	r3, 800cefc <_reclaim_reent+0x30>
 800cee0:	2500      	movs	r5, #0
 800cee2:	69e3      	ldr	r3, [r4, #28]
 800cee4:	68db      	ldr	r3, [r3, #12]
 800cee6:	5959      	ldr	r1, [r3, r5]
 800cee8:	2900      	cmp	r1, #0
 800ceea:	d13b      	bne.n	800cf64 <_reclaim_reent+0x98>
 800ceec:	3504      	adds	r5, #4
 800ceee:	2d80      	cmp	r5, #128	@ 0x80
 800cef0:	d1f7      	bne.n	800cee2 <_reclaim_reent+0x16>
 800cef2:	69e3      	ldr	r3, [r4, #28]
 800cef4:	4620      	mov	r0, r4
 800cef6:	68d9      	ldr	r1, [r3, #12]
 800cef8:	f000 fefe 	bl	800dcf8 <_free_r>
 800cefc:	69e3      	ldr	r3, [r4, #28]
 800cefe:	6819      	ldr	r1, [r3, #0]
 800cf00:	b111      	cbz	r1, 800cf08 <_reclaim_reent+0x3c>
 800cf02:	4620      	mov	r0, r4
 800cf04:	f000 fef8 	bl	800dcf8 <_free_r>
 800cf08:	6961      	ldr	r1, [r4, #20]
 800cf0a:	b111      	cbz	r1, 800cf12 <_reclaim_reent+0x46>
 800cf0c:	4620      	mov	r0, r4
 800cf0e:	f000 fef3 	bl	800dcf8 <_free_r>
 800cf12:	69e1      	ldr	r1, [r4, #28]
 800cf14:	b111      	cbz	r1, 800cf1c <_reclaim_reent+0x50>
 800cf16:	4620      	mov	r0, r4
 800cf18:	f000 feee 	bl	800dcf8 <_free_r>
 800cf1c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800cf1e:	b111      	cbz	r1, 800cf26 <_reclaim_reent+0x5a>
 800cf20:	4620      	mov	r0, r4
 800cf22:	f000 fee9 	bl	800dcf8 <_free_r>
 800cf26:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cf28:	b111      	cbz	r1, 800cf30 <_reclaim_reent+0x64>
 800cf2a:	4620      	mov	r0, r4
 800cf2c:	f000 fee4 	bl	800dcf8 <_free_r>
 800cf30:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800cf32:	b111      	cbz	r1, 800cf3a <_reclaim_reent+0x6e>
 800cf34:	4620      	mov	r0, r4
 800cf36:	f000 fedf 	bl	800dcf8 <_free_r>
 800cf3a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800cf3c:	b111      	cbz	r1, 800cf44 <_reclaim_reent+0x78>
 800cf3e:	4620      	mov	r0, r4
 800cf40:	f000 feda 	bl	800dcf8 <_free_r>
 800cf44:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800cf46:	b111      	cbz	r1, 800cf4e <_reclaim_reent+0x82>
 800cf48:	4620      	mov	r0, r4
 800cf4a:	f000 fed5 	bl	800dcf8 <_free_r>
 800cf4e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800cf50:	b111      	cbz	r1, 800cf58 <_reclaim_reent+0x8c>
 800cf52:	4620      	mov	r0, r4
 800cf54:	f000 fed0 	bl	800dcf8 <_free_r>
 800cf58:	6a23      	ldr	r3, [r4, #32]
 800cf5a:	b14b      	cbz	r3, 800cf70 <_reclaim_reent+0xa4>
 800cf5c:	4620      	mov	r0, r4
 800cf5e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cf62:	4718      	bx	r3
 800cf64:	680e      	ldr	r6, [r1, #0]
 800cf66:	4620      	mov	r0, r4
 800cf68:	f000 fec6 	bl	800dcf8 <_free_r>
 800cf6c:	4631      	mov	r1, r6
 800cf6e:	e7bb      	b.n	800cee8 <_reclaim_reent+0x1c>
 800cf70:	bd70      	pop	{r4, r5, r6, pc}
 800cf72:	bf00      	nop
 800cf74:	200000b8 	.word	0x200000b8

0800cf78 <_lseek_r>:
 800cf78:	b538      	push	{r3, r4, r5, lr}
 800cf7a:	4d07      	ldr	r5, [pc, #28]	@ (800cf98 <_lseek_r+0x20>)
 800cf7c:	4604      	mov	r4, r0
 800cf7e:	4608      	mov	r0, r1
 800cf80:	4611      	mov	r1, r2
 800cf82:	2200      	movs	r2, #0
 800cf84:	602a      	str	r2, [r5, #0]
 800cf86:	461a      	mov	r2, r3
 800cf88:	f7f5 ff31 	bl	8002dee <_lseek>
 800cf8c:	1c43      	adds	r3, r0, #1
 800cf8e:	d102      	bne.n	800cf96 <_lseek_r+0x1e>
 800cf90:	682b      	ldr	r3, [r5, #0]
 800cf92:	b103      	cbz	r3, 800cf96 <_lseek_r+0x1e>
 800cf94:	6023      	str	r3, [r4, #0]
 800cf96:	bd38      	pop	{r3, r4, r5, pc}
 800cf98:	20005260 	.word	0x20005260

0800cf9c <_read_r>:
 800cf9c:	b538      	push	{r3, r4, r5, lr}
 800cf9e:	4d07      	ldr	r5, [pc, #28]	@ (800cfbc <_read_r+0x20>)
 800cfa0:	4604      	mov	r4, r0
 800cfa2:	4608      	mov	r0, r1
 800cfa4:	4611      	mov	r1, r2
 800cfa6:	2200      	movs	r2, #0
 800cfa8:	602a      	str	r2, [r5, #0]
 800cfaa:	461a      	mov	r2, r3
 800cfac:	f7f5 febf 	bl	8002d2e <_read>
 800cfb0:	1c43      	adds	r3, r0, #1
 800cfb2:	d102      	bne.n	800cfba <_read_r+0x1e>
 800cfb4:	682b      	ldr	r3, [r5, #0]
 800cfb6:	b103      	cbz	r3, 800cfba <_read_r+0x1e>
 800cfb8:	6023      	str	r3, [r4, #0]
 800cfba:	bd38      	pop	{r3, r4, r5, pc}
 800cfbc:	20005260 	.word	0x20005260

0800cfc0 <_write_r>:
 800cfc0:	b538      	push	{r3, r4, r5, lr}
 800cfc2:	4d07      	ldr	r5, [pc, #28]	@ (800cfe0 <_write_r+0x20>)
 800cfc4:	4604      	mov	r4, r0
 800cfc6:	4608      	mov	r0, r1
 800cfc8:	4611      	mov	r1, r2
 800cfca:	2200      	movs	r2, #0
 800cfcc:	602a      	str	r2, [r5, #0]
 800cfce:	461a      	mov	r2, r3
 800cfd0:	f7f5 feca 	bl	8002d68 <_write>
 800cfd4:	1c43      	adds	r3, r0, #1
 800cfd6:	d102      	bne.n	800cfde <_write_r+0x1e>
 800cfd8:	682b      	ldr	r3, [r5, #0]
 800cfda:	b103      	cbz	r3, 800cfde <_write_r+0x1e>
 800cfdc:	6023      	str	r3, [r4, #0]
 800cfde:	bd38      	pop	{r3, r4, r5, pc}
 800cfe0:	20005260 	.word	0x20005260

0800cfe4 <__errno>:
 800cfe4:	4b01      	ldr	r3, [pc, #4]	@ (800cfec <__errno+0x8>)
 800cfe6:	6818      	ldr	r0, [r3, #0]
 800cfe8:	4770      	bx	lr
 800cfea:	bf00      	nop
 800cfec:	200000b8 	.word	0x200000b8

0800cff0 <__libc_init_array>:
 800cff0:	b570      	push	{r4, r5, r6, lr}
 800cff2:	4d0d      	ldr	r5, [pc, #52]	@ (800d028 <__libc_init_array+0x38>)
 800cff4:	4c0d      	ldr	r4, [pc, #52]	@ (800d02c <__libc_init_array+0x3c>)
 800cff6:	1b64      	subs	r4, r4, r5
 800cff8:	10a4      	asrs	r4, r4, #2
 800cffa:	2600      	movs	r6, #0
 800cffc:	42a6      	cmp	r6, r4
 800cffe:	d109      	bne.n	800d014 <__libc_init_array+0x24>
 800d000:	4d0b      	ldr	r5, [pc, #44]	@ (800d030 <__libc_init_array+0x40>)
 800d002:	4c0c      	ldr	r4, [pc, #48]	@ (800d034 <__libc_init_array+0x44>)
 800d004:	f002 fb46 	bl	800f694 <_init>
 800d008:	1b64      	subs	r4, r4, r5
 800d00a:	10a4      	asrs	r4, r4, #2
 800d00c:	2600      	movs	r6, #0
 800d00e:	42a6      	cmp	r6, r4
 800d010:	d105      	bne.n	800d01e <__libc_init_array+0x2e>
 800d012:	bd70      	pop	{r4, r5, r6, pc}
 800d014:	f855 3b04 	ldr.w	r3, [r5], #4
 800d018:	4798      	blx	r3
 800d01a:	3601      	adds	r6, #1
 800d01c:	e7ee      	b.n	800cffc <__libc_init_array+0xc>
 800d01e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d022:	4798      	blx	r3
 800d024:	3601      	adds	r6, #1
 800d026:	e7f2      	b.n	800d00e <__libc_init_array+0x1e>
 800d028:	08010510 	.word	0x08010510
 800d02c:	08010510 	.word	0x08010510
 800d030:	08010510 	.word	0x08010510
 800d034:	08010514 	.word	0x08010514

0800d038 <__retarget_lock_init_recursive>:
 800d038:	4770      	bx	lr

0800d03a <__retarget_lock_acquire_recursive>:
 800d03a:	4770      	bx	lr

0800d03c <__retarget_lock_release_recursive>:
 800d03c:	4770      	bx	lr

0800d03e <memcpy>:
 800d03e:	440a      	add	r2, r1
 800d040:	4291      	cmp	r1, r2
 800d042:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800d046:	d100      	bne.n	800d04a <memcpy+0xc>
 800d048:	4770      	bx	lr
 800d04a:	b510      	push	{r4, lr}
 800d04c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d050:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d054:	4291      	cmp	r1, r2
 800d056:	d1f9      	bne.n	800d04c <memcpy+0xe>
 800d058:	bd10      	pop	{r4, pc}

0800d05a <quorem>:
 800d05a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d05e:	6903      	ldr	r3, [r0, #16]
 800d060:	690c      	ldr	r4, [r1, #16]
 800d062:	42a3      	cmp	r3, r4
 800d064:	4607      	mov	r7, r0
 800d066:	db7e      	blt.n	800d166 <quorem+0x10c>
 800d068:	3c01      	subs	r4, #1
 800d06a:	f101 0814 	add.w	r8, r1, #20
 800d06e:	00a3      	lsls	r3, r4, #2
 800d070:	f100 0514 	add.w	r5, r0, #20
 800d074:	9300      	str	r3, [sp, #0]
 800d076:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d07a:	9301      	str	r3, [sp, #4]
 800d07c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d080:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d084:	3301      	adds	r3, #1
 800d086:	429a      	cmp	r2, r3
 800d088:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d08c:	fbb2 f6f3 	udiv	r6, r2, r3
 800d090:	d32e      	bcc.n	800d0f0 <quorem+0x96>
 800d092:	f04f 0a00 	mov.w	sl, #0
 800d096:	46c4      	mov	ip, r8
 800d098:	46ae      	mov	lr, r5
 800d09a:	46d3      	mov	fp, sl
 800d09c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d0a0:	b298      	uxth	r0, r3
 800d0a2:	fb06 a000 	mla	r0, r6, r0, sl
 800d0a6:	0c02      	lsrs	r2, r0, #16
 800d0a8:	0c1b      	lsrs	r3, r3, #16
 800d0aa:	fb06 2303 	mla	r3, r6, r3, r2
 800d0ae:	f8de 2000 	ldr.w	r2, [lr]
 800d0b2:	b280      	uxth	r0, r0
 800d0b4:	b292      	uxth	r2, r2
 800d0b6:	1a12      	subs	r2, r2, r0
 800d0b8:	445a      	add	r2, fp
 800d0ba:	f8de 0000 	ldr.w	r0, [lr]
 800d0be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d0c2:	b29b      	uxth	r3, r3
 800d0c4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d0c8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d0cc:	b292      	uxth	r2, r2
 800d0ce:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d0d2:	45e1      	cmp	r9, ip
 800d0d4:	f84e 2b04 	str.w	r2, [lr], #4
 800d0d8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d0dc:	d2de      	bcs.n	800d09c <quorem+0x42>
 800d0de:	9b00      	ldr	r3, [sp, #0]
 800d0e0:	58eb      	ldr	r3, [r5, r3]
 800d0e2:	b92b      	cbnz	r3, 800d0f0 <quorem+0x96>
 800d0e4:	9b01      	ldr	r3, [sp, #4]
 800d0e6:	3b04      	subs	r3, #4
 800d0e8:	429d      	cmp	r5, r3
 800d0ea:	461a      	mov	r2, r3
 800d0ec:	d32f      	bcc.n	800d14e <quorem+0xf4>
 800d0ee:	613c      	str	r4, [r7, #16]
 800d0f0:	4638      	mov	r0, r7
 800d0f2:	f001 f97b 	bl	800e3ec <__mcmp>
 800d0f6:	2800      	cmp	r0, #0
 800d0f8:	db25      	blt.n	800d146 <quorem+0xec>
 800d0fa:	4629      	mov	r1, r5
 800d0fc:	2000      	movs	r0, #0
 800d0fe:	f858 2b04 	ldr.w	r2, [r8], #4
 800d102:	f8d1 c000 	ldr.w	ip, [r1]
 800d106:	fa1f fe82 	uxth.w	lr, r2
 800d10a:	fa1f f38c 	uxth.w	r3, ip
 800d10e:	eba3 030e 	sub.w	r3, r3, lr
 800d112:	4403      	add	r3, r0
 800d114:	0c12      	lsrs	r2, r2, #16
 800d116:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d11a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d11e:	b29b      	uxth	r3, r3
 800d120:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d124:	45c1      	cmp	r9, r8
 800d126:	f841 3b04 	str.w	r3, [r1], #4
 800d12a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d12e:	d2e6      	bcs.n	800d0fe <quorem+0xa4>
 800d130:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d134:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d138:	b922      	cbnz	r2, 800d144 <quorem+0xea>
 800d13a:	3b04      	subs	r3, #4
 800d13c:	429d      	cmp	r5, r3
 800d13e:	461a      	mov	r2, r3
 800d140:	d30b      	bcc.n	800d15a <quorem+0x100>
 800d142:	613c      	str	r4, [r7, #16]
 800d144:	3601      	adds	r6, #1
 800d146:	4630      	mov	r0, r6
 800d148:	b003      	add	sp, #12
 800d14a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d14e:	6812      	ldr	r2, [r2, #0]
 800d150:	3b04      	subs	r3, #4
 800d152:	2a00      	cmp	r2, #0
 800d154:	d1cb      	bne.n	800d0ee <quorem+0x94>
 800d156:	3c01      	subs	r4, #1
 800d158:	e7c6      	b.n	800d0e8 <quorem+0x8e>
 800d15a:	6812      	ldr	r2, [r2, #0]
 800d15c:	3b04      	subs	r3, #4
 800d15e:	2a00      	cmp	r2, #0
 800d160:	d1ef      	bne.n	800d142 <quorem+0xe8>
 800d162:	3c01      	subs	r4, #1
 800d164:	e7ea      	b.n	800d13c <quorem+0xe2>
 800d166:	2000      	movs	r0, #0
 800d168:	e7ee      	b.n	800d148 <quorem+0xee>
 800d16a:	0000      	movs	r0, r0
 800d16c:	0000      	movs	r0, r0
	...

0800d170 <_dtoa_r>:
 800d170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d174:	69c7      	ldr	r7, [r0, #28]
 800d176:	b099      	sub	sp, #100	@ 0x64
 800d178:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d17c:	ec55 4b10 	vmov	r4, r5, d0
 800d180:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800d182:	9109      	str	r1, [sp, #36]	@ 0x24
 800d184:	4683      	mov	fp, r0
 800d186:	920e      	str	r2, [sp, #56]	@ 0x38
 800d188:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d18a:	b97f      	cbnz	r7, 800d1ac <_dtoa_r+0x3c>
 800d18c:	2010      	movs	r0, #16
 800d18e:	f000 fdfd 	bl	800dd8c <malloc>
 800d192:	4602      	mov	r2, r0
 800d194:	f8cb 001c 	str.w	r0, [fp, #28]
 800d198:	b920      	cbnz	r0, 800d1a4 <_dtoa_r+0x34>
 800d19a:	4ba7      	ldr	r3, [pc, #668]	@ (800d438 <_dtoa_r+0x2c8>)
 800d19c:	21ef      	movs	r1, #239	@ 0xef
 800d19e:	48a7      	ldr	r0, [pc, #668]	@ (800d43c <_dtoa_r+0x2cc>)
 800d1a0:	f001 fe20 	bl	800ede4 <__assert_func>
 800d1a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d1a8:	6007      	str	r7, [r0, #0]
 800d1aa:	60c7      	str	r7, [r0, #12]
 800d1ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d1b0:	6819      	ldr	r1, [r3, #0]
 800d1b2:	b159      	cbz	r1, 800d1cc <_dtoa_r+0x5c>
 800d1b4:	685a      	ldr	r2, [r3, #4]
 800d1b6:	604a      	str	r2, [r1, #4]
 800d1b8:	2301      	movs	r3, #1
 800d1ba:	4093      	lsls	r3, r2
 800d1bc:	608b      	str	r3, [r1, #8]
 800d1be:	4658      	mov	r0, fp
 800d1c0:	f000 feda 	bl	800df78 <_Bfree>
 800d1c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d1c8:	2200      	movs	r2, #0
 800d1ca:	601a      	str	r2, [r3, #0]
 800d1cc:	1e2b      	subs	r3, r5, #0
 800d1ce:	bfb9      	ittee	lt
 800d1d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d1d4:	9303      	strlt	r3, [sp, #12]
 800d1d6:	2300      	movge	r3, #0
 800d1d8:	6033      	strge	r3, [r6, #0]
 800d1da:	9f03      	ldr	r7, [sp, #12]
 800d1dc:	4b98      	ldr	r3, [pc, #608]	@ (800d440 <_dtoa_r+0x2d0>)
 800d1de:	bfbc      	itt	lt
 800d1e0:	2201      	movlt	r2, #1
 800d1e2:	6032      	strlt	r2, [r6, #0]
 800d1e4:	43bb      	bics	r3, r7
 800d1e6:	d112      	bne.n	800d20e <_dtoa_r+0x9e>
 800d1e8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d1ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d1ee:	6013      	str	r3, [r2, #0]
 800d1f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d1f4:	4323      	orrs	r3, r4
 800d1f6:	f000 854d 	beq.w	800dc94 <_dtoa_r+0xb24>
 800d1fa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d1fc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800d454 <_dtoa_r+0x2e4>
 800d200:	2b00      	cmp	r3, #0
 800d202:	f000 854f 	beq.w	800dca4 <_dtoa_r+0xb34>
 800d206:	f10a 0303 	add.w	r3, sl, #3
 800d20a:	f000 bd49 	b.w	800dca0 <_dtoa_r+0xb30>
 800d20e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d212:	2200      	movs	r2, #0
 800d214:	ec51 0b17 	vmov	r0, r1, d7
 800d218:	2300      	movs	r3, #0
 800d21a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800d21e:	f7f3 fc53 	bl	8000ac8 <__aeabi_dcmpeq>
 800d222:	4680      	mov	r8, r0
 800d224:	b158      	cbz	r0, 800d23e <_dtoa_r+0xce>
 800d226:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800d228:	2301      	movs	r3, #1
 800d22a:	6013      	str	r3, [r2, #0]
 800d22c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d22e:	b113      	cbz	r3, 800d236 <_dtoa_r+0xc6>
 800d230:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d232:	4b84      	ldr	r3, [pc, #528]	@ (800d444 <_dtoa_r+0x2d4>)
 800d234:	6013      	str	r3, [r2, #0]
 800d236:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800d458 <_dtoa_r+0x2e8>
 800d23a:	f000 bd33 	b.w	800dca4 <_dtoa_r+0xb34>
 800d23e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d242:	aa16      	add	r2, sp, #88	@ 0x58
 800d244:	a917      	add	r1, sp, #92	@ 0x5c
 800d246:	4658      	mov	r0, fp
 800d248:	f001 f980 	bl	800e54c <__d2b>
 800d24c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d250:	4681      	mov	r9, r0
 800d252:	2e00      	cmp	r6, #0
 800d254:	d077      	beq.n	800d346 <_dtoa_r+0x1d6>
 800d256:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d258:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800d25c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d260:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d264:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d268:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d26c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d270:	4619      	mov	r1, r3
 800d272:	2200      	movs	r2, #0
 800d274:	4b74      	ldr	r3, [pc, #464]	@ (800d448 <_dtoa_r+0x2d8>)
 800d276:	f7f3 f807 	bl	8000288 <__aeabi_dsub>
 800d27a:	a369      	add	r3, pc, #420	@ (adr r3, 800d420 <_dtoa_r+0x2b0>)
 800d27c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d280:	f7f3 f9ba 	bl	80005f8 <__aeabi_dmul>
 800d284:	a368      	add	r3, pc, #416	@ (adr r3, 800d428 <_dtoa_r+0x2b8>)
 800d286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d28a:	f7f2 ffff 	bl	800028c <__adddf3>
 800d28e:	4604      	mov	r4, r0
 800d290:	4630      	mov	r0, r6
 800d292:	460d      	mov	r5, r1
 800d294:	f7f3 f946 	bl	8000524 <__aeabi_i2d>
 800d298:	a365      	add	r3, pc, #404	@ (adr r3, 800d430 <_dtoa_r+0x2c0>)
 800d29a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d29e:	f7f3 f9ab 	bl	80005f8 <__aeabi_dmul>
 800d2a2:	4602      	mov	r2, r0
 800d2a4:	460b      	mov	r3, r1
 800d2a6:	4620      	mov	r0, r4
 800d2a8:	4629      	mov	r1, r5
 800d2aa:	f7f2 ffef 	bl	800028c <__adddf3>
 800d2ae:	4604      	mov	r4, r0
 800d2b0:	460d      	mov	r5, r1
 800d2b2:	f7f3 fc51 	bl	8000b58 <__aeabi_d2iz>
 800d2b6:	2200      	movs	r2, #0
 800d2b8:	4607      	mov	r7, r0
 800d2ba:	2300      	movs	r3, #0
 800d2bc:	4620      	mov	r0, r4
 800d2be:	4629      	mov	r1, r5
 800d2c0:	f7f3 fc0c 	bl	8000adc <__aeabi_dcmplt>
 800d2c4:	b140      	cbz	r0, 800d2d8 <_dtoa_r+0x168>
 800d2c6:	4638      	mov	r0, r7
 800d2c8:	f7f3 f92c 	bl	8000524 <__aeabi_i2d>
 800d2cc:	4622      	mov	r2, r4
 800d2ce:	462b      	mov	r3, r5
 800d2d0:	f7f3 fbfa 	bl	8000ac8 <__aeabi_dcmpeq>
 800d2d4:	b900      	cbnz	r0, 800d2d8 <_dtoa_r+0x168>
 800d2d6:	3f01      	subs	r7, #1
 800d2d8:	2f16      	cmp	r7, #22
 800d2da:	d851      	bhi.n	800d380 <_dtoa_r+0x210>
 800d2dc:	4b5b      	ldr	r3, [pc, #364]	@ (800d44c <_dtoa_r+0x2dc>)
 800d2de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d2ea:	f7f3 fbf7 	bl	8000adc <__aeabi_dcmplt>
 800d2ee:	2800      	cmp	r0, #0
 800d2f0:	d048      	beq.n	800d384 <_dtoa_r+0x214>
 800d2f2:	3f01      	subs	r7, #1
 800d2f4:	2300      	movs	r3, #0
 800d2f6:	9312      	str	r3, [sp, #72]	@ 0x48
 800d2f8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d2fa:	1b9b      	subs	r3, r3, r6
 800d2fc:	1e5a      	subs	r2, r3, #1
 800d2fe:	bf44      	itt	mi
 800d300:	f1c3 0801 	rsbmi	r8, r3, #1
 800d304:	2300      	movmi	r3, #0
 800d306:	9208      	str	r2, [sp, #32]
 800d308:	bf54      	ite	pl
 800d30a:	f04f 0800 	movpl.w	r8, #0
 800d30e:	9308      	strmi	r3, [sp, #32]
 800d310:	2f00      	cmp	r7, #0
 800d312:	db39      	blt.n	800d388 <_dtoa_r+0x218>
 800d314:	9b08      	ldr	r3, [sp, #32]
 800d316:	970f      	str	r7, [sp, #60]	@ 0x3c
 800d318:	443b      	add	r3, r7
 800d31a:	9308      	str	r3, [sp, #32]
 800d31c:	2300      	movs	r3, #0
 800d31e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d320:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d322:	2b09      	cmp	r3, #9
 800d324:	d864      	bhi.n	800d3f0 <_dtoa_r+0x280>
 800d326:	2b05      	cmp	r3, #5
 800d328:	bfc4      	itt	gt
 800d32a:	3b04      	subgt	r3, #4
 800d32c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800d32e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d330:	f1a3 0302 	sub.w	r3, r3, #2
 800d334:	bfcc      	ite	gt
 800d336:	2400      	movgt	r4, #0
 800d338:	2401      	movle	r4, #1
 800d33a:	2b03      	cmp	r3, #3
 800d33c:	d863      	bhi.n	800d406 <_dtoa_r+0x296>
 800d33e:	e8df f003 	tbb	[pc, r3]
 800d342:	372a      	.short	0x372a
 800d344:	5535      	.short	0x5535
 800d346:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800d34a:	441e      	add	r6, r3
 800d34c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d350:	2b20      	cmp	r3, #32
 800d352:	bfc1      	itttt	gt
 800d354:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d358:	409f      	lslgt	r7, r3
 800d35a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d35e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d362:	bfd6      	itet	le
 800d364:	f1c3 0320 	rsble	r3, r3, #32
 800d368:	ea47 0003 	orrgt.w	r0, r7, r3
 800d36c:	fa04 f003 	lslle.w	r0, r4, r3
 800d370:	f7f3 f8c8 	bl	8000504 <__aeabi_ui2d>
 800d374:	2201      	movs	r2, #1
 800d376:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d37a:	3e01      	subs	r6, #1
 800d37c:	9214      	str	r2, [sp, #80]	@ 0x50
 800d37e:	e777      	b.n	800d270 <_dtoa_r+0x100>
 800d380:	2301      	movs	r3, #1
 800d382:	e7b8      	b.n	800d2f6 <_dtoa_r+0x186>
 800d384:	9012      	str	r0, [sp, #72]	@ 0x48
 800d386:	e7b7      	b.n	800d2f8 <_dtoa_r+0x188>
 800d388:	427b      	negs	r3, r7
 800d38a:	930a      	str	r3, [sp, #40]	@ 0x28
 800d38c:	2300      	movs	r3, #0
 800d38e:	eba8 0807 	sub.w	r8, r8, r7
 800d392:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d394:	e7c4      	b.n	800d320 <_dtoa_r+0x1b0>
 800d396:	2300      	movs	r3, #0
 800d398:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d39a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	dc35      	bgt.n	800d40c <_dtoa_r+0x29c>
 800d3a0:	2301      	movs	r3, #1
 800d3a2:	9300      	str	r3, [sp, #0]
 800d3a4:	9307      	str	r3, [sp, #28]
 800d3a6:	461a      	mov	r2, r3
 800d3a8:	920e      	str	r2, [sp, #56]	@ 0x38
 800d3aa:	e00b      	b.n	800d3c4 <_dtoa_r+0x254>
 800d3ac:	2301      	movs	r3, #1
 800d3ae:	e7f3      	b.n	800d398 <_dtoa_r+0x228>
 800d3b0:	2300      	movs	r3, #0
 800d3b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d3b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d3b6:	18fb      	adds	r3, r7, r3
 800d3b8:	9300      	str	r3, [sp, #0]
 800d3ba:	3301      	adds	r3, #1
 800d3bc:	2b01      	cmp	r3, #1
 800d3be:	9307      	str	r3, [sp, #28]
 800d3c0:	bfb8      	it	lt
 800d3c2:	2301      	movlt	r3, #1
 800d3c4:	f8db 001c 	ldr.w	r0, [fp, #28]
 800d3c8:	2100      	movs	r1, #0
 800d3ca:	2204      	movs	r2, #4
 800d3cc:	f102 0514 	add.w	r5, r2, #20
 800d3d0:	429d      	cmp	r5, r3
 800d3d2:	d91f      	bls.n	800d414 <_dtoa_r+0x2a4>
 800d3d4:	6041      	str	r1, [r0, #4]
 800d3d6:	4658      	mov	r0, fp
 800d3d8:	f000 fd8e 	bl	800def8 <_Balloc>
 800d3dc:	4682      	mov	sl, r0
 800d3de:	2800      	cmp	r0, #0
 800d3e0:	d13c      	bne.n	800d45c <_dtoa_r+0x2ec>
 800d3e2:	4b1b      	ldr	r3, [pc, #108]	@ (800d450 <_dtoa_r+0x2e0>)
 800d3e4:	4602      	mov	r2, r0
 800d3e6:	f240 11af 	movw	r1, #431	@ 0x1af
 800d3ea:	e6d8      	b.n	800d19e <_dtoa_r+0x2e>
 800d3ec:	2301      	movs	r3, #1
 800d3ee:	e7e0      	b.n	800d3b2 <_dtoa_r+0x242>
 800d3f0:	2401      	movs	r4, #1
 800d3f2:	2300      	movs	r3, #0
 800d3f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3f6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d3f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d3fc:	9300      	str	r3, [sp, #0]
 800d3fe:	9307      	str	r3, [sp, #28]
 800d400:	2200      	movs	r2, #0
 800d402:	2312      	movs	r3, #18
 800d404:	e7d0      	b.n	800d3a8 <_dtoa_r+0x238>
 800d406:	2301      	movs	r3, #1
 800d408:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d40a:	e7f5      	b.n	800d3f8 <_dtoa_r+0x288>
 800d40c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d40e:	9300      	str	r3, [sp, #0]
 800d410:	9307      	str	r3, [sp, #28]
 800d412:	e7d7      	b.n	800d3c4 <_dtoa_r+0x254>
 800d414:	3101      	adds	r1, #1
 800d416:	0052      	lsls	r2, r2, #1
 800d418:	e7d8      	b.n	800d3cc <_dtoa_r+0x25c>
 800d41a:	bf00      	nop
 800d41c:	f3af 8000 	nop.w
 800d420:	636f4361 	.word	0x636f4361
 800d424:	3fd287a7 	.word	0x3fd287a7
 800d428:	8b60c8b3 	.word	0x8b60c8b3
 800d42c:	3fc68a28 	.word	0x3fc68a28
 800d430:	509f79fb 	.word	0x509f79fb
 800d434:	3fd34413 	.word	0x3fd34413
 800d438:	08010165 	.word	0x08010165
 800d43c:	0801017c 	.word	0x0801017c
 800d440:	7ff00000 	.word	0x7ff00000
 800d444:	08010135 	.word	0x08010135
 800d448:	3ff80000 	.word	0x3ff80000
 800d44c:	08010278 	.word	0x08010278
 800d450:	080101d4 	.word	0x080101d4
 800d454:	08010161 	.word	0x08010161
 800d458:	08010134 	.word	0x08010134
 800d45c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800d460:	6018      	str	r0, [r3, #0]
 800d462:	9b07      	ldr	r3, [sp, #28]
 800d464:	2b0e      	cmp	r3, #14
 800d466:	f200 80a4 	bhi.w	800d5b2 <_dtoa_r+0x442>
 800d46a:	2c00      	cmp	r4, #0
 800d46c:	f000 80a1 	beq.w	800d5b2 <_dtoa_r+0x442>
 800d470:	2f00      	cmp	r7, #0
 800d472:	dd33      	ble.n	800d4dc <_dtoa_r+0x36c>
 800d474:	4bad      	ldr	r3, [pc, #692]	@ (800d72c <_dtoa_r+0x5bc>)
 800d476:	f007 020f 	and.w	r2, r7, #15
 800d47a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d47e:	ed93 7b00 	vldr	d7, [r3]
 800d482:	05f8      	lsls	r0, r7, #23
 800d484:	ed8d 7b04 	vstr	d7, [sp, #16]
 800d488:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d48c:	d516      	bpl.n	800d4bc <_dtoa_r+0x34c>
 800d48e:	4ba8      	ldr	r3, [pc, #672]	@ (800d730 <_dtoa_r+0x5c0>)
 800d490:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d494:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d498:	f7f3 f9d8 	bl	800084c <__aeabi_ddiv>
 800d49c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d4a0:	f004 040f 	and.w	r4, r4, #15
 800d4a4:	2603      	movs	r6, #3
 800d4a6:	4da2      	ldr	r5, [pc, #648]	@ (800d730 <_dtoa_r+0x5c0>)
 800d4a8:	b954      	cbnz	r4, 800d4c0 <_dtoa_r+0x350>
 800d4aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d4b2:	f7f3 f9cb 	bl	800084c <__aeabi_ddiv>
 800d4b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d4ba:	e028      	b.n	800d50e <_dtoa_r+0x39e>
 800d4bc:	2602      	movs	r6, #2
 800d4be:	e7f2      	b.n	800d4a6 <_dtoa_r+0x336>
 800d4c0:	07e1      	lsls	r1, r4, #31
 800d4c2:	d508      	bpl.n	800d4d6 <_dtoa_r+0x366>
 800d4c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d4c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d4cc:	f7f3 f894 	bl	80005f8 <__aeabi_dmul>
 800d4d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d4d4:	3601      	adds	r6, #1
 800d4d6:	1064      	asrs	r4, r4, #1
 800d4d8:	3508      	adds	r5, #8
 800d4da:	e7e5      	b.n	800d4a8 <_dtoa_r+0x338>
 800d4dc:	f000 80d2 	beq.w	800d684 <_dtoa_r+0x514>
 800d4e0:	427c      	negs	r4, r7
 800d4e2:	4b92      	ldr	r3, [pc, #584]	@ (800d72c <_dtoa_r+0x5bc>)
 800d4e4:	4d92      	ldr	r5, [pc, #584]	@ (800d730 <_dtoa_r+0x5c0>)
 800d4e6:	f004 020f 	and.w	r2, r4, #15
 800d4ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d4ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d4f6:	f7f3 f87f 	bl	80005f8 <__aeabi_dmul>
 800d4fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d4fe:	1124      	asrs	r4, r4, #4
 800d500:	2300      	movs	r3, #0
 800d502:	2602      	movs	r6, #2
 800d504:	2c00      	cmp	r4, #0
 800d506:	f040 80b2 	bne.w	800d66e <_dtoa_r+0x4fe>
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d1d3      	bne.n	800d4b6 <_dtoa_r+0x346>
 800d50e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d510:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d514:	2b00      	cmp	r3, #0
 800d516:	f000 80b7 	beq.w	800d688 <_dtoa_r+0x518>
 800d51a:	4b86      	ldr	r3, [pc, #536]	@ (800d734 <_dtoa_r+0x5c4>)
 800d51c:	2200      	movs	r2, #0
 800d51e:	4620      	mov	r0, r4
 800d520:	4629      	mov	r1, r5
 800d522:	f7f3 fadb 	bl	8000adc <__aeabi_dcmplt>
 800d526:	2800      	cmp	r0, #0
 800d528:	f000 80ae 	beq.w	800d688 <_dtoa_r+0x518>
 800d52c:	9b07      	ldr	r3, [sp, #28]
 800d52e:	2b00      	cmp	r3, #0
 800d530:	f000 80aa 	beq.w	800d688 <_dtoa_r+0x518>
 800d534:	9b00      	ldr	r3, [sp, #0]
 800d536:	2b00      	cmp	r3, #0
 800d538:	dd37      	ble.n	800d5aa <_dtoa_r+0x43a>
 800d53a:	1e7b      	subs	r3, r7, #1
 800d53c:	9304      	str	r3, [sp, #16]
 800d53e:	4620      	mov	r0, r4
 800d540:	4b7d      	ldr	r3, [pc, #500]	@ (800d738 <_dtoa_r+0x5c8>)
 800d542:	2200      	movs	r2, #0
 800d544:	4629      	mov	r1, r5
 800d546:	f7f3 f857 	bl	80005f8 <__aeabi_dmul>
 800d54a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d54e:	9c00      	ldr	r4, [sp, #0]
 800d550:	3601      	adds	r6, #1
 800d552:	4630      	mov	r0, r6
 800d554:	f7f2 ffe6 	bl	8000524 <__aeabi_i2d>
 800d558:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d55c:	f7f3 f84c 	bl	80005f8 <__aeabi_dmul>
 800d560:	4b76      	ldr	r3, [pc, #472]	@ (800d73c <_dtoa_r+0x5cc>)
 800d562:	2200      	movs	r2, #0
 800d564:	f7f2 fe92 	bl	800028c <__adddf3>
 800d568:	4605      	mov	r5, r0
 800d56a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d56e:	2c00      	cmp	r4, #0
 800d570:	f040 808d 	bne.w	800d68e <_dtoa_r+0x51e>
 800d574:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d578:	4b71      	ldr	r3, [pc, #452]	@ (800d740 <_dtoa_r+0x5d0>)
 800d57a:	2200      	movs	r2, #0
 800d57c:	f7f2 fe84 	bl	8000288 <__aeabi_dsub>
 800d580:	4602      	mov	r2, r0
 800d582:	460b      	mov	r3, r1
 800d584:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d588:	462a      	mov	r2, r5
 800d58a:	4633      	mov	r3, r6
 800d58c:	f7f3 fac4 	bl	8000b18 <__aeabi_dcmpgt>
 800d590:	2800      	cmp	r0, #0
 800d592:	f040 828b 	bne.w	800daac <_dtoa_r+0x93c>
 800d596:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d59a:	462a      	mov	r2, r5
 800d59c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d5a0:	f7f3 fa9c 	bl	8000adc <__aeabi_dcmplt>
 800d5a4:	2800      	cmp	r0, #0
 800d5a6:	f040 8128 	bne.w	800d7fa <_dtoa_r+0x68a>
 800d5aa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800d5ae:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800d5b2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	f2c0 815a 	blt.w	800d86e <_dtoa_r+0x6fe>
 800d5ba:	2f0e      	cmp	r7, #14
 800d5bc:	f300 8157 	bgt.w	800d86e <_dtoa_r+0x6fe>
 800d5c0:	4b5a      	ldr	r3, [pc, #360]	@ (800d72c <_dtoa_r+0x5bc>)
 800d5c2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d5c6:	ed93 7b00 	vldr	d7, [r3]
 800d5ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	ed8d 7b00 	vstr	d7, [sp]
 800d5d2:	da03      	bge.n	800d5dc <_dtoa_r+0x46c>
 800d5d4:	9b07      	ldr	r3, [sp, #28]
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	f340 8101 	ble.w	800d7de <_dtoa_r+0x66e>
 800d5dc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800d5e0:	4656      	mov	r6, sl
 800d5e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d5e6:	4620      	mov	r0, r4
 800d5e8:	4629      	mov	r1, r5
 800d5ea:	f7f3 f92f 	bl	800084c <__aeabi_ddiv>
 800d5ee:	f7f3 fab3 	bl	8000b58 <__aeabi_d2iz>
 800d5f2:	4680      	mov	r8, r0
 800d5f4:	f7f2 ff96 	bl	8000524 <__aeabi_i2d>
 800d5f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d5fc:	f7f2 fffc 	bl	80005f8 <__aeabi_dmul>
 800d600:	4602      	mov	r2, r0
 800d602:	460b      	mov	r3, r1
 800d604:	4620      	mov	r0, r4
 800d606:	4629      	mov	r1, r5
 800d608:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d60c:	f7f2 fe3c 	bl	8000288 <__aeabi_dsub>
 800d610:	f806 4b01 	strb.w	r4, [r6], #1
 800d614:	9d07      	ldr	r5, [sp, #28]
 800d616:	eba6 040a 	sub.w	r4, r6, sl
 800d61a:	42a5      	cmp	r5, r4
 800d61c:	4602      	mov	r2, r0
 800d61e:	460b      	mov	r3, r1
 800d620:	f040 8117 	bne.w	800d852 <_dtoa_r+0x6e2>
 800d624:	f7f2 fe32 	bl	800028c <__adddf3>
 800d628:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d62c:	4604      	mov	r4, r0
 800d62e:	460d      	mov	r5, r1
 800d630:	f7f3 fa72 	bl	8000b18 <__aeabi_dcmpgt>
 800d634:	2800      	cmp	r0, #0
 800d636:	f040 80f9 	bne.w	800d82c <_dtoa_r+0x6bc>
 800d63a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d63e:	4620      	mov	r0, r4
 800d640:	4629      	mov	r1, r5
 800d642:	f7f3 fa41 	bl	8000ac8 <__aeabi_dcmpeq>
 800d646:	b118      	cbz	r0, 800d650 <_dtoa_r+0x4e0>
 800d648:	f018 0f01 	tst.w	r8, #1
 800d64c:	f040 80ee 	bne.w	800d82c <_dtoa_r+0x6bc>
 800d650:	4649      	mov	r1, r9
 800d652:	4658      	mov	r0, fp
 800d654:	f000 fc90 	bl	800df78 <_Bfree>
 800d658:	2300      	movs	r3, #0
 800d65a:	7033      	strb	r3, [r6, #0]
 800d65c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d65e:	3701      	adds	r7, #1
 800d660:	601f      	str	r7, [r3, #0]
 800d662:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d664:	2b00      	cmp	r3, #0
 800d666:	f000 831d 	beq.w	800dca4 <_dtoa_r+0xb34>
 800d66a:	601e      	str	r6, [r3, #0]
 800d66c:	e31a      	b.n	800dca4 <_dtoa_r+0xb34>
 800d66e:	07e2      	lsls	r2, r4, #31
 800d670:	d505      	bpl.n	800d67e <_dtoa_r+0x50e>
 800d672:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d676:	f7f2 ffbf 	bl	80005f8 <__aeabi_dmul>
 800d67a:	3601      	adds	r6, #1
 800d67c:	2301      	movs	r3, #1
 800d67e:	1064      	asrs	r4, r4, #1
 800d680:	3508      	adds	r5, #8
 800d682:	e73f      	b.n	800d504 <_dtoa_r+0x394>
 800d684:	2602      	movs	r6, #2
 800d686:	e742      	b.n	800d50e <_dtoa_r+0x39e>
 800d688:	9c07      	ldr	r4, [sp, #28]
 800d68a:	9704      	str	r7, [sp, #16]
 800d68c:	e761      	b.n	800d552 <_dtoa_r+0x3e2>
 800d68e:	4b27      	ldr	r3, [pc, #156]	@ (800d72c <_dtoa_r+0x5bc>)
 800d690:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d692:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d696:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d69a:	4454      	add	r4, sl
 800d69c:	2900      	cmp	r1, #0
 800d69e:	d053      	beq.n	800d748 <_dtoa_r+0x5d8>
 800d6a0:	4928      	ldr	r1, [pc, #160]	@ (800d744 <_dtoa_r+0x5d4>)
 800d6a2:	2000      	movs	r0, #0
 800d6a4:	f7f3 f8d2 	bl	800084c <__aeabi_ddiv>
 800d6a8:	4633      	mov	r3, r6
 800d6aa:	462a      	mov	r2, r5
 800d6ac:	f7f2 fdec 	bl	8000288 <__aeabi_dsub>
 800d6b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d6b4:	4656      	mov	r6, sl
 800d6b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d6ba:	f7f3 fa4d 	bl	8000b58 <__aeabi_d2iz>
 800d6be:	4605      	mov	r5, r0
 800d6c0:	f7f2 ff30 	bl	8000524 <__aeabi_i2d>
 800d6c4:	4602      	mov	r2, r0
 800d6c6:	460b      	mov	r3, r1
 800d6c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d6cc:	f7f2 fddc 	bl	8000288 <__aeabi_dsub>
 800d6d0:	3530      	adds	r5, #48	@ 0x30
 800d6d2:	4602      	mov	r2, r0
 800d6d4:	460b      	mov	r3, r1
 800d6d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d6da:	f806 5b01 	strb.w	r5, [r6], #1
 800d6de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d6e2:	f7f3 f9fb 	bl	8000adc <__aeabi_dcmplt>
 800d6e6:	2800      	cmp	r0, #0
 800d6e8:	d171      	bne.n	800d7ce <_dtoa_r+0x65e>
 800d6ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d6ee:	4911      	ldr	r1, [pc, #68]	@ (800d734 <_dtoa_r+0x5c4>)
 800d6f0:	2000      	movs	r0, #0
 800d6f2:	f7f2 fdc9 	bl	8000288 <__aeabi_dsub>
 800d6f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d6fa:	f7f3 f9ef 	bl	8000adc <__aeabi_dcmplt>
 800d6fe:	2800      	cmp	r0, #0
 800d700:	f040 8095 	bne.w	800d82e <_dtoa_r+0x6be>
 800d704:	42a6      	cmp	r6, r4
 800d706:	f43f af50 	beq.w	800d5aa <_dtoa_r+0x43a>
 800d70a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d70e:	4b0a      	ldr	r3, [pc, #40]	@ (800d738 <_dtoa_r+0x5c8>)
 800d710:	2200      	movs	r2, #0
 800d712:	f7f2 ff71 	bl	80005f8 <__aeabi_dmul>
 800d716:	4b08      	ldr	r3, [pc, #32]	@ (800d738 <_dtoa_r+0x5c8>)
 800d718:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d71c:	2200      	movs	r2, #0
 800d71e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d722:	f7f2 ff69 	bl	80005f8 <__aeabi_dmul>
 800d726:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d72a:	e7c4      	b.n	800d6b6 <_dtoa_r+0x546>
 800d72c:	08010278 	.word	0x08010278
 800d730:	08010250 	.word	0x08010250
 800d734:	3ff00000 	.word	0x3ff00000
 800d738:	40240000 	.word	0x40240000
 800d73c:	401c0000 	.word	0x401c0000
 800d740:	40140000 	.word	0x40140000
 800d744:	3fe00000 	.word	0x3fe00000
 800d748:	4631      	mov	r1, r6
 800d74a:	4628      	mov	r0, r5
 800d74c:	f7f2 ff54 	bl	80005f8 <__aeabi_dmul>
 800d750:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d754:	9415      	str	r4, [sp, #84]	@ 0x54
 800d756:	4656      	mov	r6, sl
 800d758:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d75c:	f7f3 f9fc 	bl	8000b58 <__aeabi_d2iz>
 800d760:	4605      	mov	r5, r0
 800d762:	f7f2 fedf 	bl	8000524 <__aeabi_i2d>
 800d766:	4602      	mov	r2, r0
 800d768:	460b      	mov	r3, r1
 800d76a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d76e:	f7f2 fd8b 	bl	8000288 <__aeabi_dsub>
 800d772:	3530      	adds	r5, #48	@ 0x30
 800d774:	f806 5b01 	strb.w	r5, [r6], #1
 800d778:	4602      	mov	r2, r0
 800d77a:	460b      	mov	r3, r1
 800d77c:	42a6      	cmp	r6, r4
 800d77e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d782:	f04f 0200 	mov.w	r2, #0
 800d786:	d124      	bne.n	800d7d2 <_dtoa_r+0x662>
 800d788:	4bac      	ldr	r3, [pc, #688]	@ (800da3c <_dtoa_r+0x8cc>)
 800d78a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d78e:	f7f2 fd7d 	bl	800028c <__adddf3>
 800d792:	4602      	mov	r2, r0
 800d794:	460b      	mov	r3, r1
 800d796:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d79a:	f7f3 f9bd 	bl	8000b18 <__aeabi_dcmpgt>
 800d79e:	2800      	cmp	r0, #0
 800d7a0:	d145      	bne.n	800d82e <_dtoa_r+0x6be>
 800d7a2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d7a6:	49a5      	ldr	r1, [pc, #660]	@ (800da3c <_dtoa_r+0x8cc>)
 800d7a8:	2000      	movs	r0, #0
 800d7aa:	f7f2 fd6d 	bl	8000288 <__aeabi_dsub>
 800d7ae:	4602      	mov	r2, r0
 800d7b0:	460b      	mov	r3, r1
 800d7b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d7b6:	f7f3 f991 	bl	8000adc <__aeabi_dcmplt>
 800d7ba:	2800      	cmp	r0, #0
 800d7bc:	f43f aef5 	beq.w	800d5aa <_dtoa_r+0x43a>
 800d7c0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800d7c2:	1e73      	subs	r3, r6, #1
 800d7c4:	9315      	str	r3, [sp, #84]	@ 0x54
 800d7c6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d7ca:	2b30      	cmp	r3, #48	@ 0x30
 800d7cc:	d0f8      	beq.n	800d7c0 <_dtoa_r+0x650>
 800d7ce:	9f04      	ldr	r7, [sp, #16]
 800d7d0:	e73e      	b.n	800d650 <_dtoa_r+0x4e0>
 800d7d2:	4b9b      	ldr	r3, [pc, #620]	@ (800da40 <_dtoa_r+0x8d0>)
 800d7d4:	f7f2 ff10 	bl	80005f8 <__aeabi_dmul>
 800d7d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d7dc:	e7bc      	b.n	800d758 <_dtoa_r+0x5e8>
 800d7de:	d10c      	bne.n	800d7fa <_dtoa_r+0x68a>
 800d7e0:	4b98      	ldr	r3, [pc, #608]	@ (800da44 <_dtoa_r+0x8d4>)
 800d7e2:	2200      	movs	r2, #0
 800d7e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d7e8:	f7f2 ff06 	bl	80005f8 <__aeabi_dmul>
 800d7ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d7f0:	f7f3 f988 	bl	8000b04 <__aeabi_dcmpge>
 800d7f4:	2800      	cmp	r0, #0
 800d7f6:	f000 8157 	beq.w	800daa8 <_dtoa_r+0x938>
 800d7fa:	2400      	movs	r4, #0
 800d7fc:	4625      	mov	r5, r4
 800d7fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d800:	43db      	mvns	r3, r3
 800d802:	9304      	str	r3, [sp, #16]
 800d804:	4656      	mov	r6, sl
 800d806:	2700      	movs	r7, #0
 800d808:	4621      	mov	r1, r4
 800d80a:	4658      	mov	r0, fp
 800d80c:	f000 fbb4 	bl	800df78 <_Bfree>
 800d810:	2d00      	cmp	r5, #0
 800d812:	d0dc      	beq.n	800d7ce <_dtoa_r+0x65e>
 800d814:	b12f      	cbz	r7, 800d822 <_dtoa_r+0x6b2>
 800d816:	42af      	cmp	r7, r5
 800d818:	d003      	beq.n	800d822 <_dtoa_r+0x6b2>
 800d81a:	4639      	mov	r1, r7
 800d81c:	4658      	mov	r0, fp
 800d81e:	f000 fbab 	bl	800df78 <_Bfree>
 800d822:	4629      	mov	r1, r5
 800d824:	4658      	mov	r0, fp
 800d826:	f000 fba7 	bl	800df78 <_Bfree>
 800d82a:	e7d0      	b.n	800d7ce <_dtoa_r+0x65e>
 800d82c:	9704      	str	r7, [sp, #16]
 800d82e:	4633      	mov	r3, r6
 800d830:	461e      	mov	r6, r3
 800d832:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d836:	2a39      	cmp	r2, #57	@ 0x39
 800d838:	d107      	bne.n	800d84a <_dtoa_r+0x6da>
 800d83a:	459a      	cmp	sl, r3
 800d83c:	d1f8      	bne.n	800d830 <_dtoa_r+0x6c0>
 800d83e:	9a04      	ldr	r2, [sp, #16]
 800d840:	3201      	adds	r2, #1
 800d842:	9204      	str	r2, [sp, #16]
 800d844:	2230      	movs	r2, #48	@ 0x30
 800d846:	f88a 2000 	strb.w	r2, [sl]
 800d84a:	781a      	ldrb	r2, [r3, #0]
 800d84c:	3201      	adds	r2, #1
 800d84e:	701a      	strb	r2, [r3, #0]
 800d850:	e7bd      	b.n	800d7ce <_dtoa_r+0x65e>
 800d852:	4b7b      	ldr	r3, [pc, #492]	@ (800da40 <_dtoa_r+0x8d0>)
 800d854:	2200      	movs	r2, #0
 800d856:	f7f2 fecf 	bl	80005f8 <__aeabi_dmul>
 800d85a:	2200      	movs	r2, #0
 800d85c:	2300      	movs	r3, #0
 800d85e:	4604      	mov	r4, r0
 800d860:	460d      	mov	r5, r1
 800d862:	f7f3 f931 	bl	8000ac8 <__aeabi_dcmpeq>
 800d866:	2800      	cmp	r0, #0
 800d868:	f43f aebb 	beq.w	800d5e2 <_dtoa_r+0x472>
 800d86c:	e6f0      	b.n	800d650 <_dtoa_r+0x4e0>
 800d86e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d870:	2a00      	cmp	r2, #0
 800d872:	f000 80db 	beq.w	800da2c <_dtoa_r+0x8bc>
 800d876:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d878:	2a01      	cmp	r2, #1
 800d87a:	f300 80bf 	bgt.w	800d9fc <_dtoa_r+0x88c>
 800d87e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d880:	2a00      	cmp	r2, #0
 800d882:	f000 80b7 	beq.w	800d9f4 <_dtoa_r+0x884>
 800d886:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d88a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d88c:	4646      	mov	r6, r8
 800d88e:	9a08      	ldr	r2, [sp, #32]
 800d890:	2101      	movs	r1, #1
 800d892:	441a      	add	r2, r3
 800d894:	4658      	mov	r0, fp
 800d896:	4498      	add	r8, r3
 800d898:	9208      	str	r2, [sp, #32]
 800d89a:	f000 fc21 	bl	800e0e0 <__i2b>
 800d89e:	4605      	mov	r5, r0
 800d8a0:	b15e      	cbz	r6, 800d8ba <_dtoa_r+0x74a>
 800d8a2:	9b08      	ldr	r3, [sp, #32]
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	dd08      	ble.n	800d8ba <_dtoa_r+0x74a>
 800d8a8:	42b3      	cmp	r3, r6
 800d8aa:	9a08      	ldr	r2, [sp, #32]
 800d8ac:	bfa8      	it	ge
 800d8ae:	4633      	movge	r3, r6
 800d8b0:	eba8 0803 	sub.w	r8, r8, r3
 800d8b4:	1af6      	subs	r6, r6, r3
 800d8b6:	1ad3      	subs	r3, r2, r3
 800d8b8:	9308      	str	r3, [sp, #32]
 800d8ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d8bc:	b1f3      	cbz	r3, 800d8fc <_dtoa_r+0x78c>
 800d8be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	f000 80b7 	beq.w	800da34 <_dtoa_r+0x8c4>
 800d8c6:	b18c      	cbz	r4, 800d8ec <_dtoa_r+0x77c>
 800d8c8:	4629      	mov	r1, r5
 800d8ca:	4622      	mov	r2, r4
 800d8cc:	4658      	mov	r0, fp
 800d8ce:	f000 fcc7 	bl	800e260 <__pow5mult>
 800d8d2:	464a      	mov	r2, r9
 800d8d4:	4601      	mov	r1, r0
 800d8d6:	4605      	mov	r5, r0
 800d8d8:	4658      	mov	r0, fp
 800d8da:	f000 fc17 	bl	800e10c <__multiply>
 800d8de:	4649      	mov	r1, r9
 800d8e0:	9004      	str	r0, [sp, #16]
 800d8e2:	4658      	mov	r0, fp
 800d8e4:	f000 fb48 	bl	800df78 <_Bfree>
 800d8e8:	9b04      	ldr	r3, [sp, #16]
 800d8ea:	4699      	mov	r9, r3
 800d8ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d8ee:	1b1a      	subs	r2, r3, r4
 800d8f0:	d004      	beq.n	800d8fc <_dtoa_r+0x78c>
 800d8f2:	4649      	mov	r1, r9
 800d8f4:	4658      	mov	r0, fp
 800d8f6:	f000 fcb3 	bl	800e260 <__pow5mult>
 800d8fa:	4681      	mov	r9, r0
 800d8fc:	2101      	movs	r1, #1
 800d8fe:	4658      	mov	r0, fp
 800d900:	f000 fbee 	bl	800e0e0 <__i2b>
 800d904:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d906:	4604      	mov	r4, r0
 800d908:	2b00      	cmp	r3, #0
 800d90a:	f000 81cf 	beq.w	800dcac <_dtoa_r+0xb3c>
 800d90e:	461a      	mov	r2, r3
 800d910:	4601      	mov	r1, r0
 800d912:	4658      	mov	r0, fp
 800d914:	f000 fca4 	bl	800e260 <__pow5mult>
 800d918:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d91a:	2b01      	cmp	r3, #1
 800d91c:	4604      	mov	r4, r0
 800d91e:	f300 8095 	bgt.w	800da4c <_dtoa_r+0x8dc>
 800d922:	9b02      	ldr	r3, [sp, #8]
 800d924:	2b00      	cmp	r3, #0
 800d926:	f040 8087 	bne.w	800da38 <_dtoa_r+0x8c8>
 800d92a:	9b03      	ldr	r3, [sp, #12]
 800d92c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d930:	2b00      	cmp	r3, #0
 800d932:	f040 8089 	bne.w	800da48 <_dtoa_r+0x8d8>
 800d936:	9b03      	ldr	r3, [sp, #12]
 800d938:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d93c:	0d1b      	lsrs	r3, r3, #20
 800d93e:	051b      	lsls	r3, r3, #20
 800d940:	b12b      	cbz	r3, 800d94e <_dtoa_r+0x7de>
 800d942:	9b08      	ldr	r3, [sp, #32]
 800d944:	3301      	adds	r3, #1
 800d946:	9308      	str	r3, [sp, #32]
 800d948:	f108 0801 	add.w	r8, r8, #1
 800d94c:	2301      	movs	r3, #1
 800d94e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d950:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d952:	2b00      	cmp	r3, #0
 800d954:	f000 81b0 	beq.w	800dcb8 <_dtoa_r+0xb48>
 800d958:	6923      	ldr	r3, [r4, #16]
 800d95a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d95e:	6918      	ldr	r0, [r3, #16]
 800d960:	f000 fb72 	bl	800e048 <__hi0bits>
 800d964:	f1c0 0020 	rsb	r0, r0, #32
 800d968:	9b08      	ldr	r3, [sp, #32]
 800d96a:	4418      	add	r0, r3
 800d96c:	f010 001f 	ands.w	r0, r0, #31
 800d970:	d077      	beq.n	800da62 <_dtoa_r+0x8f2>
 800d972:	f1c0 0320 	rsb	r3, r0, #32
 800d976:	2b04      	cmp	r3, #4
 800d978:	dd6b      	ble.n	800da52 <_dtoa_r+0x8e2>
 800d97a:	9b08      	ldr	r3, [sp, #32]
 800d97c:	f1c0 001c 	rsb	r0, r0, #28
 800d980:	4403      	add	r3, r0
 800d982:	4480      	add	r8, r0
 800d984:	4406      	add	r6, r0
 800d986:	9308      	str	r3, [sp, #32]
 800d988:	f1b8 0f00 	cmp.w	r8, #0
 800d98c:	dd05      	ble.n	800d99a <_dtoa_r+0x82a>
 800d98e:	4649      	mov	r1, r9
 800d990:	4642      	mov	r2, r8
 800d992:	4658      	mov	r0, fp
 800d994:	f000 fcbe 	bl	800e314 <__lshift>
 800d998:	4681      	mov	r9, r0
 800d99a:	9b08      	ldr	r3, [sp, #32]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	dd05      	ble.n	800d9ac <_dtoa_r+0x83c>
 800d9a0:	4621      	mov	r1, r4
 800d9a2:	461a      	mov	r2, r3
 800d9a4:	4658      	mov	r0, fp
 800d9a6:	f000 fcb5 	bl	800e314 <__lshift>
 800d9aa:	4604      	mov	r4, r0
 800d9ac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d059      	beq.n	800da66 <_dtoa_r+0x8f6>
 800d9b2:	4621      	mov	r1, r4
 800d9b4:	4648      	mov	r0, r9
 800d9b6:	f000 fd19 	bl	800e3ec <__mcmp>
 800d9ba:	2800      	cmp	r0, #0
 800d9bc:	da53      	bge.n	800da66 <_dtoa_r+0x8f6>
 800d9be:	1e7b      	subs	r3, r7, #1
 800d9c0:	9304      	str	r3, [sp, #16]
 800d9c2:	4649      	mov	r1, r9
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	220a      	movs	r2, #10
 800d9c8:	4658      	mov	r0, fp
 800d9ca:	f000 faf7 	bl	800dfbc <__multadd>
 800d9ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d9d0:	4681      	mov	r9, r0
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	f000 8172 	beq.w	800dcbc <_dtoa_r+0xb4c>
 800d9d8:	2300      	movs	r3, #0
 800d9da:	4629      	mov	r1, r5
 800d9dc:	220a      	movs	r2, #10
 800d9de:	4658      	mov	r0, fp
 800d9e0:	f000 faec 	bl	800dfbc <__multadd>
 800d9e4:	9b00      	ldr	r3, [sp, #0]
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	4605      	mov	r5, r0
 800d9ea:	dc67      	bgt.n	800dabc <_dtoa_r+0x94c>
 800d9ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d9ee:	2b02      	cmp	r3, #2
 800d9f0:	dc41      	bgt.n	800da76 <_dtoa_r+0x906>
 800d9f2:	e063      	b.n	800dabc <_dtoa_r+0x94c>
 800d9f4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d9f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d9fa:	e746      	b.n	800d88a <_dtoa_r+0x71a>
 800d9fc:	9b07      	ldr	r3, [sp, #28]
 800d9fe:	1e5c      	subs	r4, r3, #1
 800da00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da02:	42a3      	cmp	r3, r4
 800da04:	bfbf      	itttt	lt
 800da06:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800da08:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800da0a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800da0c:	1ae3      	sublt	r3, r4, r3
 800da0e:	bfb4      	ite	lt
 800da10:	18d2      	addlt	r2, r2, r3
 800da12:	1b1c      	subge	r4, r3, r4
 800da14:	9b07      	ldr	r3, [sp, #28]
 800da16:	bfbc      	itt	lt
 800da18:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800da1a:	2400      	movlt	r4, #0
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	bfb5      	itete	lt
 800da20:	eba8 0603 	sublt.w	r6, r8, r3
 800da24:	9b07      	ldrge	r3, [sp, #28]
 800da26:	2300      	movlt	r3, #0
 800da28:	4646      	movge	r6, r8
 800da2a:	e730      	b.n	800d88e <_dtoa_r+0x71e>
 800da2c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800da2e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800da30:	4646      	mov	r6, r8
 800da32:	e735      	b.n	800d8a0 <_dtoa_r+0x730>
 800da34:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800da36:	e75c      	b.n	800d8f2 <_dtoa_r+0x782>
 800da38:	2300      	movs	r3, #0
 800da3a:	e788      	b.n	800d94e <_dtoa_r+0x7de>
 800da3c:	3fe00000 	.word	0x3fe00000
 800da40:	40240000 	.word	0x40240000
 800da44:	40140000 	.word	0x40140000
 800da48:	9b02      	ldr	r3, [sp, #8]
 800da4a:	e780      	b.n	800d94e <_dtoa_r+0x7de>
 800da4c:	2300      	movs	r3, #0
 800da4e:	930a      	str	r3, [sp, #40]	@ 0x28
 800da50:	e782      	b.n	800d958 <_dtoa_r+0x7e8>
 800da52:	d099      	beq.n	800d988 <_dtoa_r+0x818>
 800da54:	9a08      	ldr	r2, [sp, #32]
 800da56:	331c      	adds	r3, #28
 800da58:	441a      	add	r2, r3
 800da5a:	4498      	add	r8, r3
 800da5c:	441e      	add	r6, r3
 800da5e:	9208      	str	r2, [sp, #32]
 800da60:	e792      	b.n	800d988 <_dtoa_r+0x818>
 800da62:	4603      	mov	r3, r0
 800da64:	e7f6      	b.n	800da54 <_dtoa_r+0x8e4>
 800da66:	9b07      	ldr	r3, [sp, #28]
 800da68:	9704      	str	r7, [sp, #16]
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	dc20      	bgt.n	800dab0 <_dtoa_r+0x940>
 800da6e:	9300      	str	r3, [sp, #0]
 800da70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da72:	2b02      	cmp	r3, #2
 800da74:	dd1e      	ble.n	800dab4 <_dtoa_r+0x944>
 800da76:	9b00      	ldr	r3, [sp, #0]
 800da78:	2b00      	cmp	r3, #0
 800da7a:	f47f aec0 	bne.w	800d7fe <_dtoa_r+0x68e>
 800da7e:	4621      	mov	r1, r4
 800da80:	2205      	movs	r2, #5
 800da82:	4658      	mov	r0, fp
 800da84:	f000 fa9a 	bl	800dfbc <__multadd>
 800da88:	4601      	mov	r1, r0
 800da8a:	4604      	mov	r4, r0
 800da8c:	4648      	mov	r0, r9
 800da8e:	f000 fcad 	bl	800e3ec <__mcmp>
 800da92:	2800      	cmp	r0, #0
 800da94:	f77f aeb3 	ble.w	800d7fe <_dtoa_r+0x68e>
 800da98:	4656      	mov	r6, sl
 800da9a:	2331      	movs	r3, #49	@ 0x31
 800da9c:	f806 3b01 	strb.w	r3, [r6], #1
 800daa0:	9b04      	ldr	r3, [sp, #16]
 800daa2:	3301      	adds	r3, #1
 800daa4:	9304      	str	r3, [sp, #16]
 800daa6:	e6ae      	b.n	800d806 <_dtoa_r+0x696>
 800daa8:	9c07      	ldr	r4, [sp, #28]
 800daaa:	9704      	str	r7, [sp, #16]
 800daac:	4625      	mov	r5, r4
 800daae:	e7f3      	b.n	800da98 <_dtoa_r+0x928>
 800dab0:	9b07      	ldr	r3, [sp, #28]
 800dab2:	9300      	str	r3, [sp, #0]
 800dab4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	f000 8104 	beq.w	800dcc4 <_dtoa_r+0xb54>
 800dabc:	2e00      	cmp	r6, #0
 800dabe:	dd05      	ble.n	800dacc <_dtoa_r+0x95c>
 800dac0:	4629      	mov	r1, r5
 800dac2:	4632      	mov	r2, r6
 800dac4:	4658      	mov	r0, fp
 800dac6:	f000 fc25 	bl	800e314 <__lshift>
 800daca:	4605      	mov	r5, r0
 800dacc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d05a      	beq.n	800db88 <_dtoa_r+0xa18>
 800dad2:	6869      	ldr	r1, [r5, #4]
 800dad4:	4658      	mov	r0, fp
 800dad6:	f000 fa0f 	bl	800def8 <_Balloc>
 800dada:	4606      	mov	r6, r0
 800dadc:	b928      	cbnz	r0, 800daea <_dtoa_r+0x97a>
 800dade:	4b84      	ldr	r3, [pc, #528]	@ (800dcf0 <_dtoa_r+0xb80>)
 800dae0:	4602      	mov	r2, r0
 800dae2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800dae6:	f7ff bb5a 	b.w	800d19e <_dtoa_r+0x2e>
 800daea:	692a      	ldr	r2, [r5, #16]
 800daec:	3202      	adds	r2, #2
 800daee:	0092      	lsls	r2, r2, #2
 800daf0:	f105 010c 	add.w	r1, r5, #12
 800daf4:	300c      	adds	r0, #12
 800daf6:	f7ff faa2 	bl	800d03e <memcpy>
 800dafa:	2201      	movs	r2, #1
 800dafc:	4631      	mov	r1, r6
 800dafe:	4658      	mov	r0, fp
 800db00:	f000 fc08 	bl	800e314 <__lshift>
 800db04:	f10a 0301 	add.w	r3, sl, #1
 800db08:	9307      	str	r3, [sp, #28]
 800db0a:	9b00      	ldr	r3, [sp, #0]
 800db0c:	4453      	add	r3, sl
 800db0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800db10:	9b02      	ldr	r3, [sp, #8]
 800db12:	f003 0301 	and.w	r3, r3, #1
 800db16:	462f      	mov	r7, r5
 800db18:	930a      	str	r3, [sp, #40]	@ 0x28
 800db1a:	4605      	mov	r5, r0
 800db1c:	9b07      	ldr	r3, [sp, #28]
 800db1e:	4621      	mov	r1, r4
 800db20:	3b01      	subs	r3, #1
 800db22:	4648      	mov	r0, r9
 800db24:	9300      	str	r3, [sp, #0]
 800db26:	f7ff fa98 	bl	800d05a <quorem>
 800db2a:	4639      	mov	r1, r7
 800db2c:	9002      	str	r0, [sp, #8]
 800db2e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800db32:	4648      	mov	r0, r9
 800db34:	f000 fc5a 	bl	800e3ec <__mcmp>
 800db38:	462a      	mov	r2, r5
 800db3a:	9008      	str	r0, [sp, #32]
 800db3c:	4621      	mov	r1, r4
 800db3e:	4658      	mov	r0, fp
 800db40:	f000 fc70 	bl	800e424 <__mdiff>
 800db44:	68c2      	ldr	r2, [r0, #12]
 800db46:	4606      	mov	r6, r0
 800db48:	bb02      	cbnz	r2, 800db8c <_dtoa_r+0xa1c>
 800db4a:	4601      	mov	r1, r0
 800db4c:	4648      	mov	r0, r9
 800db4e:	f000 fc4d 	bl	800e3ec <__mcmp>
 800db52:	4602      	mov	r2, r0
 800db54:	4631      	mov	r1, r6
 800db56:	4658      	mov	r0, fp
 800db58:	920e      	str	r2, [sp, #56]	@ 0x38
 800db5a:	f000 fa0d 	bl	800df78 <_Bfree>
 800db5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db60:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800db62:	9e07      	ldr	r6, [sp, #28]
 800db64:	ea43 0102 	orr.w	r1, r3, r2
 800db68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db6a:	4319      	orrs	r1, r3
 800db6c:	d110      	bne.n	800db90 <_dtoa_r+0xa20>
 800db6e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800db72:	d029      	beq.n	800dbc8 <_dtoa_r+0xa58>
 800db74:	9b08      	ldr	r3, [sp, #32]
 800db76:	2b00      	cmp	r3, #0
 800db78:	dd02      	ble.n	800db80 <_dtoa_r+0xa10>
 800db7a:	9b02      	ldr	r3, [sp, #8]
 800db7c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800db80:	9b00      	ldr	r3, [sp, #0]
 800db82:	f883 8000 	strb.w	r8, [r3]
 800db86:	e63f      	b.n	800d808 <_dtoa_r+0x698>
 800db88:	4628      	mov	r0, r5
 800db8a:	e7bb      	b.n	800db04 <_dtoa_r+0x994>
 800db8c:	2201      	movs	r2, #1
 800db8e:	e7e1      	b.n	800db54 <_dtoa_r+0x9e4>
 800db90:	9b08      	ldr	r3, [sp, #32]
 800db92:	2b00      	cmp	r3, #0
 800db94:	db04      	blt.n	800dba0 <_dtoa_r+0xa30>
 800db96:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800db98:	430b      	orrs	r3, r1
 800db9a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800db9c:	430b      	orrs	r3, r1
 800db9e:	d120      	bne.n	800dbe2 <_dtoa_r+0xa72>
 800dba0:	2a00      	cmp	r2, #0
 800dba2:	dded      	ble.n	800db80 <_dtoa_r+0xa10>
 800dba4:	4649      	mov	r1, r9
 800dba6:	2201      	movs	r2, #1
 800dba8:	4658      	mov	r0, fp
 800dbaa:	f000 fbb3 	bl	800e314 <__lshift>
 800dbae:	4621      	mov	r1, r4
 800dbb0:	4681      	mov	r9, r0
 800dbb2:	f000 fc1b 	bl	800e3ec <__mcmp>
 800dbb6:	2800      	cmp	r0, #0
 800dbb8:	dc03      	bgt.n	800dbc2 <_dtoa_r+0xa52>
 800dbba:	d1e1      	bne.n	800db80 <_dtoa_r+0xa10>
 800dbbc:	f018 0f01 	tst.w	r8, #1
 800dbc0:	d0de      	beq.n	800db80 <_dtoa_r+0xa10>
 800dbc2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800dbc6:	d1d8      	bne.n	800db7a <_dtoa_r+0xa0a>
 800dbc8:	9a00      	ldr	r2, [sp, #0]
 800dbca:	2339      	movs	r3, #57	@ 0x39
 800dbcc:	7013      	strb	r3, [r2, #0]
 800dbce:	4633      	mov	r3, r6
 800dbd0:	461e      	mov	r6, r3
 800dbd2:	3b01      	subs	r3, #1
 800dbd4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800dbd8:	2a39      	cmp	r2, #57	@ 0x39
 800dbda:	d052      	beq.n	800dc82 <_dtoa_r+0xb12>
 800dbdc:	3201      	adds	r2, #1
 800dbde:	701a      	strb	r2, [r3, #0]
 800dbe0:	e612      	b.n	800d808 <_dtoa_r+0x698>
 800dbe2:	2a00      	cmp	r2, #0
 800dbe4:	dd07      	ble.n	800dbf6 <_dtoa_r+0xa86>
 800dbe6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800dbea:	d0ed      	beq.n	800dbc8 <_dtoa_r+0xa58>
 800dbec:	9a00      	ldr	r2, [sp, #0]
 800dbee:	f108 0301 	add.w	r3, r8, #1
 800dbf2:	7013      	strb	r3, [r2, #0]
 800dbf4:	e608      	b.n	800d808 <_dtoa_r+0x698>
 800dbf6:	9b07      	ldr	r3, [sp, #28]
 800dbf8:	9a07      	ldr	r2, [sp, #28]
 800dbfa:	f803 8c01 	strb.w	r8, [r3, #-1]
 800dbfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc00:	4293      	cmp	r3, r2
 800dc02:	d028      	beq.n	800dc56 <_dtoa_r+0xae6>
 800dc04:	4649      	mov	r1, r9
 800dc06:	2300      	movs	r3, #0
 800dc08:	220a      	movs	r2, #10
 800dc0a:	4658      	mov	r0, fp
 800dc0c:	f000 f9d6 	bl	800dfbc <__multadd>
 800dc10:	42af      	cmp	r7, r5
 800dc12:	4681      	mov	r9, r0
 800dc14:	f04f 0300 	mov.w	r3, #0
 800dc18:	f04f 020a 	mov.w	r2, #10
 800dc1c:	4639      	mov	r1, r7
 800dc1e:	4658      	mov	r0, fp
 800dc20:	d107      	bne.n	800dc32 <_dtoa_r+0xac2>
 800dc22:	f000 f9cb 	bl	800dfbc <__multadd>
 800dc26:	4607      	mov	r7, r0
 800dc28:	4605      	mov	r5, r0
 800dc2a:	9b07      	ldr	r3, [sp, #28]
 800dc2c:	3301      	adds	r3, #1
 800dc2e:	9307      	str	r3, [sp, #28]
 800dc30:	e774      	b.n	800db1c <_dtoa_r+0x9ac>
 800dc32:	f000 f9c3 	bl	800dfbc <__multadd>
 800dc36:	4629      	mov	r1, r5
 800dc38:	4607      	mov	r7, r0
 800dc3a:	2300      	movs	r3, #0
 800dc3c:	220a      	movs	r2, #10
 800dc3e:	4658      	mov	r0, fp
 800dc40:	f000 f9bc 	bl	800dfbc <__multadd>
 800dc44:	4605      	mov	r5, r0
 800dc46:	e7f0      	b.n	800dc2a <_dtoa_r+0xaba>
 800dc48:	9b00      	ldr	r3, [sp, #0]
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	bfcc      	ite	gt
 800dc4e:	461e      	movgt	r6, r3
 800dc50:	2601      	movle	r6, #1
 800dc52:	4456      	add	r6, sl
 800dc54:	2700      	movs	r7, #0
 800dc56:	4649      	mov	r1, r9
 800dc58:	2201      	movs	r2, #1
 800dc5a:	4658      	mov	r0, fp
 800dc5c:	f000 fb5a 	bl	800e314 <__lshift>
 800dc60:	4621      	mov	r1, r4
 800dc62:	4681      	mov	r9, r0
 800dc64:	f000 fbc2 	bl	800e3ec <__mcmp>
 800dc68:	2800      	cmp	r0, #0
 800dc6a:	dcb0      	bgt.n	800dbce <_dtoa_r+0xa5e>
 800dc6c:	d102      	bne.n	800dc74 <_dtoa_r+0xb04>
 800dc6e:	f018 0f01 	tst.w	r8, #1
 800dc72:	d1ac      	bne.n	800dbce <_dtoa_r+0xa5e>
 800dc74:	4633      	mov	r3, r6
 800dc76:	461e      	mov	r6, r3
 800dc78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dc7c:	2a30      	cmp	r2, #48	@ 0x30
 800dc7e:	d0fa      	beq.n	800dc76 <_dtoa_r+0xb06>
 800dc80:	e5c2      	b.n	800d808 <_dtoa_r+0x698>
 800dc82:	459a      	cmp	sl, r3
 800dc84:	d1a4      	bne.n	800dbd0 <_dtoa_r+0xa60>
 800dc86:	9b04      	ldr	r3, [sp, #16]
 800dc88:	3301      	adds	r3, #1
 800dc8a:	9304      	str	r3, [sp, #16]
 800dc8c:	2331      	movs	r3, #49	@ 0x31
 800dc8e:	f88a 3000 	strb.w	r3, [sl]
 800dc92:	e5b9      	b.n	800d808 <_dtoa_r+0x698>
 800dc94:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800dc96:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800dcf4 <_dtoa_r+0xb84>
 800dc9a:	b11b      	cbz	r3, 800dca4 <_dtoa_r+0xb34>
 800dc9c:	f10a 0308 	add.w	r3, sl, #8
 800dca0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800dca2:	6013      	str	r3, [r2, #0]
 800dca4:	4650      	mov	r0, sl
 800dca6:	b019      	add	sp, #100	@ 0x64
 800dca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcae:	2b01      	cmp	r3, #1
 800dcb0:	f77f ae37 	ble.w	800d922 <_dtoa_r+0x7b2>
 800dcb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dcb6:	930a      	str	r3, [sp, #40]	@ 0x28
 800dcb8:	2001      	movs	r0, #1
 800dcba:	e655      	b.n	800d968 <_dtoa_r+0x7f8>
 800dcbc:	9b00      	ldr	r3, [sp, #0]
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	f77f aed6 	ble.w	800da70 <_dtoa_r+0x900>
 800dcc4:	4656      	mov	r6, sl
 800dcc6:	4621      	mov	r1, r4
 800dcc8:	4648      	mov	r0, r9
 800dcca:	f7ff f9c6 	bl	800d05a <quorem>
 800dcce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800dcd2:	f806 8b01 	strb.w	r8, [r6], #1
 800dcd6:	9b00      	ldr	r3, [sp, #0]
 800dcd8:	eba6 020a 	sub.w	r2, r6, sl
 800dcdc:	4293      	cmp	r3, r2
 800dcde:	ddb3      	ble.n	800dc48 <_dtoa_r+0xad8>
 800dce0:	4649      	mov	r1, r9
 800dce2:	2300      	movs	r3, #0
 800dce4:	220a      	movs	r2, #10
 800dce6:	4658      	mov	r0, fp
 800dce8:	f000 f968 	bl	800dfbc <__multadd>
 800dcec:	4681      	mov	r9, r0
 800dcee:	e7ea      	b.n	800dcc6 <_dtoa_r+0xb56>
 800dcf0:	080101d4 	.word	0x080101d4
 800dcf4:	08010158 	.word	0x08010158

0800dcf8 <_free_r>:
 800dcf8:	b538      	push	{r3, r4, r5, lr}
 800dcfa:	4605      	mov	r5, r0
 800dcfc:	2900      	cmp	r1, #0
 800dcfe:	d041      	beq.n	800dd84 <_free_r+0x8c>
 800dd00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dd04:	1f0c      	subs	r4, r1, #4
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	bfb8      	it	lt
 800dd0a:	18e4      	addlt	r4, r4, r3
 800dd0c:	f000 f8e8 	bl	800dee0 <__malloc_lock>
 800dd10:	4a1d      	ldr	r2, [pc, #116]	@ (800dd88 <_free_r+0x90>)
 800dd12:	6813      	ldr	r3, [r2, #0]
 800dd14:	b933      	cbnz	r3, 800dd24 <_free_r+0x2c>
 800dd16:	6063      	str	r3, [r4, #4]
 800dd18:	6014      	str	r4, [r2, #0]
 800dd1a:	4628      	mov	r0, r5
 800dd1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dd20:	f000 b8e4 	b.w	800deec <__malloc_unlock>
 800dd24:	42a3      	cmp	r3, r4
 800dd26:	d908      	bls.n	800dd3a <_free_r+0x42>
 800dd28:	6820      	ldr	r0, [r4, #0]
 800dd2a:	1821      	adds	r1, r4, r0
 800dd2c:	428b      	cmp	r3, r1
 800dd2e:	bf01      	itttt	eq
 800dd30:	6819      	ldreq	r1, [r3, #0]
 800dd32:	685b      	ldreq	r3, [r3, #4]
 800dd34:	1809      	addeq	r1, r1, r0
 800dd36:	6021      	streq	r1, [r4, #0]
 800dd38:	e7ed      	b.n	800dd16 <_free_r+0x1e>
 800dd3a:	461a      	mov	r2, r3
 800dd3c:	685b      	ldr	r3, [r3, #4]
 800dd3e:	b10b      	cbz	r3, 800dd44 <_free_r+0x4c>
 800dd40:	42a3      	cmp	r3, r4
 800dd42:	d9fa      	bls.n	800dd3a <_free_r+0x42>
 800dd44:	6811      	ldr	r1, [r2, #0]
 800dd46:	1850      	adds	r0, r2, r1
 800dd48:	42a0      	cmp	r0, r4
 800dd4a:	d10b      	bne.n	800dd64 <_free_r+0x6c>
 800dd4c:	6820      	ldr	r0, [r4, #0]
 800dd4e:	4401      	add	r1, r0
 800dd50:	1850      	adds	r0, r2, r1
 800dd52:	4283      	cmp	r3, r0
 800dd54:	6011      	str	r1, [r2, #0]
 800dd56:	d1e0      	bne.n	800dd1a <_free_r+0x22>
 800dd58:	6818      	ldr	r0, [r3, #0]
 800dd5a:	685b      	ldr	r3, [r3, #4]
 800dd5c:	6053      	str	r3, [r2, #4]
 800dd5e:	4408      	add	r0, r1
 800dd60:	6010      	str	r0, [r2, #0]
 800dd62:	e7da      	b.n	800dd1a <_free_r+0x22>
 800dd64:	d902      	bls.n	800dd6c <_free_r+0x74>
 800dd66:	230c      	movs	r3, #12
 800dd68:	602b      	str	r3, [r5, #0]
 800dd6a:	e7d6      	b.n	800dd1a <_free_r+0x22>
 800dd6c:	6820      	ldr	r0, [r4, #0]
 800dd6e:	1821      	adds	r1, r4, r0
 800dd70:	428b      	cmp	r3, r1
 800dd72:	bf04      	itt	eq
 800dd74:	6819      	ldreq	r1, [r3, #0]
 800dd76:	685b      	ldreq	r3, [r3, #4]
 800dd78:	6063      	str	r3, [r4, #4]
 800dd7a:	bf04      	itt	eq
 800dd7c:	1809      	addeq	r1, r1, r0
 800dd7e:	6021      	streq	r1, [r4, #0]
 800dd80:	6054      	str	r4, [r2, #4]
 800dd82:	e7ca      	b.n	800dd1a <_free_r+0x22>
 800dd84:	bd38      	pop	{r3, r4, r5, pc}
 800dd86:	bf00      	nop
 800dd88:	2000526c 	.word	0x2000526c

0800dd8c <malloc>:
 800dd8c:	4b02      	ldr	r3, [pc, #8]	@ (800dd98 <malloc+0xc>)
 800dd8e:	4601      	mov	r1, r0
 800dd90:	6818      	ldr	r0, [r3, #0]
 800dd92:	f000 b825 	b.w	800dde0 <_malloc_r>
 800dd96:	bf00      	nop
 800dd98:	200000b8 	.word	0x200000b8

0800dd9c <sbrk_aligned>:
 800dd9c:	b570      	push	{r4, r5, r6, lr}
 800dd9e:	4e0f      	ldr	r6, [pc, #60]	@ (800dddc <sbrk_aligned+0x40>)
 800dda0:	460c      	mov	r4, r1
 800dda2:	6831      	ldr	r1, [r6, #0]
 800dda4:	4605      	mov	r5, r0
 800dda6:	b911      	cbnz	r1, 800ddae <sbrk_aligned+0x12>
 800dda8:	f001 f80c 	bl	800edc4 <_sbrk_r>
 800ddac:	6030      	str	r0, [r6, #0]
 800ddae:	4621      	mov	r1, r4
 800ddb0:	4628      	mov	r0, r5
 800ddb2:	f001 f807 	bl	800edc4 <_sbrk_r>
 800ddb6:	1c43      	adds	r3, r0, #1
 800ddb8:	d103      	bne.n	800ddc2 <sbrk_aligned+0x26>
 800ddba:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ddbe:	4620      	mov	r0, r4
 800ddc0:	bd70      	pop	{r4, r5, r6, pc}
 800ddc2:	1cc4      	adds	r4, r0, #3
 800ddc4:	f024 0403 	bic.w	r4, r4, #3
 800ddc8:	42a0      	cmp	r0, r4
 800ddca:	d0f8      	beq.n	800ddbe <sbrk_aligned+0x22>
 800ddcc:	1a21      	subs	r1, r4, r0
 800ddce:	4628      	mov	r0, r5
 800ddd0:	f000 fff8 	bl	800edc4 <_sbrk_r>
 800ddd4:	3001      	adds	r0, #1
 800ddd6:	d1f2      	bne.n	800ddbe <sbrk_aligned+0x22>
 800ddd8:	e7ef      	b.n	800ddba <sbrk_aligned+0x1e>
 800ddda:	bf00      	nop
 800dddc:	20005268 	.word	0x20005268

0800dde0 <_malloc_r>:
 800dde0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dde4:	1ccd      	adds	r5, r1, #3
 800dde6:	f025 0503 	bic.w	r5, r5, #3
 800ddea:	3508      	adds	r5, #8
 800ddec:	2d0c      	cmp	r5, #12
 800ddee:	bf38      	it	cc
 800ddf0:	250c      	movcc	r5, #12
 800ddf2:	2d00      	cmp	r5, #0
 800ddf4:	4606      	mov	r6, r0
 800ddf6:	db01      	blt.n	800ddfc <_malloc_r+0x1c>
 800ddf8:	42a9      	cmp	r1, r5
 800ddfa:	d904      	bls.n	800de06 <_malloc_r+0x26>
 800ddfc:	230c      	movs	r3, #12
 800ddfe:	6033      	str	r3, [r6, #0]
 800de00:	2000      	movs	r0, #0
 800de02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800dedc <_malloc_r+0xfc>
 800de0a:	f000 f869 	bl	800dee0 <__malloc_lock>
 800de0e:	f8d8 3000 	ldr.w	r3, [r8]
 800de12:	461c      	mov	r4, r3
 800de14:	bb44      	cbnz	r4, 800de68 <_malloc_r+0x88>
 800de16:	4629      	mov	r1, r5
 800de18:	4630      	mov	r0, r6
 800de1a:	f7ff ffbf 	bl	800dd9c <sbrk_aligned>
 800de1e:	1c43      	adds	r3, r0, #1
 800de20:	4604      	mov	r4, r0
 800de22:	d158      	bne.n	800ded6 <_malloc_r+0xf6>
 800de24:	f8d8 4000 	ldr.w	r4, [r8]
 800de28:	4627      	mov	r7, r4
 800de2a:	2f00      	cmp	r7, #0
 800de2c:	d143      	bne.n	800deb6 <_malloc_r+0xd6>
 800de2e:	2c00      	cmp	r4, #0
 800de30:	d04b      	beq.n	800deca <_malloc_r+0xea>
 800de32:	6823      	ldr	r3, [r4, #0]
 800de34:	4639      	mov	r1, r7
 800de36:	4630      	mov	r0, r6
 800de38:	eb04 0903 	add.w	r9, r4, r3
 800de3c:	f000 ffc2 	bl	800edc4 <_sbrk_r>
 800de40:	4581      	cmp	r9, r0
 800de42:	d142      	bne.n	800deca <_malloc_r+0xea>
 800de44:	6821      	ldr	r1, [r4, #0]
 800de46:	1a6d      	subs	r5, r5, r1
 800de48:	4629      	mov	r1, r5
 800de4a:	4630      	mov	r0, r6
 800de4c:	f7ff ffa6 	bl	800dd9c <sbrk_aligned>
 800de50:	3001      	adds	r0, #1
 800de52:	d03a      	beq.n	800deca <_malloc_r+0xea>
 800de54:	6823      	ldr	r3, [r4, #0]
 800de56:	442b      	add	r3, r5
 800de58:	6023      	str	r3, [r4, #0]
 800de5a:	f8d8 3000 	ldr.w	r3, [r8]
 800de5e:	685a      	ldr	r2, [r3, #4]
 800de60:	bb62      	cbnz	r2, 800debc <_malloc_r+0xdc>
 800de62:	f8c8 7000 	str.w	r7, [r8]
 800de66:	e00f      	b.n	800de88 <_malloc_r+0xa8>
 800de68:	6822      	ldr	r2, [r4, #0]
 800de6a:	1b52      	subs	r2, r2, r5
 800de6c:	d420      	bmi.n	800deb0 <_malloc_r+0xd0>
 800de6e:	2a0b      	cmp	r2, #11
 800de70:	d917      	bls.n	800dea2 <_malloc_r+0xc2>
 800de72:	1961      	adds	r1, r4, r5
 800de74:	42a3      	cmp	r3, r4
 800de76:	6025      	str	r5, [r4, #0]
 800de78:	bf18      	it	ne
 800de7a:	6059      	strne	r1, [r3, #4]
 800de7c:	6863      	ldr	r3, [r4, #4]
 800de7e:	bf08      	it	eq
 800de80:	f8c8 1000 	streq.w	r1, [r8]
 800de84:	5162      	str	r2, [r4, r5]
 800de86:	604b      	str	r3, [r1, #4]
 800de88:	4630      	mov	r0, r6
 800de8a:	f000 f82f 	bl	800deec <__malloc_unlock>
 800de8e:	f104 000b 	add.w	r0, r4, #11
 800de92:	1d23      	adds	r3, r4, #4
 800de94:	f020 0007 	bic.w	r0, r0, #7
 800de98:	1ac2      	subs	r2, r0, r3
 800de9a:	bf1c      	itt	ne
 800de9c:	1a1b      	subne	r3, r3, r0
 800de9e:	50a3      	strne	r3, [r4, r2]
 800dea0:	e7af      	b.n	800de02 <_malloc_r+0x22>
 800dea2:	6862      	ldr	r2, [r4, #4]
 800dea4:	42a3      	cmp	r3, r4
 800dea6:	bf0c      	ite	eq
 800dea8:	f8c8 2000 	streq.w	r2, [r8]
 800deac:	605a      	strne	r2, [r3, #4]
 800deae:	e7eb      	b.n	800de88 <_malloc_r+0xa8>
 800deb0:	4623      	mov	r3, r4
 800deb2:	6864      	ldr	r4, [r4, #4]
 800deb4:	e7ae      	b.n	800de14 <_malloc_r+0x34>
 800deb6:	463c      	mov	r4, r7
 800deb8:	687f      	ldr	r7, [r7, #4]
 800deba:	e7b6      	b.n	800de2a <_malloc_r+0x4a>
 800debc:	461a      	mov	r2, r3
 800debe:	685b      	ldr	r3, [r3, #4]
 800dec0:	42a3      	cmp	r3, r4
 800dec2:	d1fb      	bne.n	800debc <_malloc_r+0xdc>
 800dec4:	2300      	movs	r3, #0
 800dec6:	6053      	str	r3, [r2, #4]
 800dec8:	e7de      	b.n	800de88 <_malloc_r+0xa8>
 800deca:	230c      	movs	r3, #12
 800decc:	6033      	str	r3, [r6, #0]
 800dece:	4630      	mov	r0, r6
 800ded0:	f000 f80c 	bl	800deec <__malloc_unlock>
 800ded4:	e794      	b.n	800de00 <_malloc_r+0x20>
 800ded6:	6005      	str	r5, [r0, #0]
 800ded8:	e7d6      	b.n	800de88 <_malloc_r+0xa8>
 800deda:	bf00      	nop
 800dedc:	2000526c 	.word	0x2000526c

0800dee0 <__malloc_lock>:
 800dee0:	4801      	ldr	r0, [pc, #4]	@ (800dee8 <__malloc_lock+0x8>)
 800dee2:	f7ff b8aa 	b.w	800d03a <__retarget_lock_acquire_recursive>
 800dee6:	bf00      	nop
 800dee8:	20005264 	.word	0x20005264

0800deec <__malloc_unlock>:
 800deec:	4801      	ldr	r0, [pc, #4]	@ (800def4 <__malloc_unlock+0x8>)
 800deee:	f7ff b8a5 	b.w	800d03c <__retarget_lock_release_recursive>
 800def2:	bf00      	nop
 800def4:	20005264 	.word	0x20005264

0800def8 <_Balloc>:
 800def8:	b570      	push	{r4, r5, r6, lr}
 800defa:	69c6      	ldr	r6, [r0, #28]
 800defc:	4604      	mov	r4, r0
 800defe:	460d      	mov	r5, r1
 800df00:	b976      	cbnz	r6, 800df20 <_Balloc+0x28>
 800df02:	2010      	movs	r0, #16
 800df04:	f7ff ff42 	bl	800dd8c <malloc>
 800df08:	4602      	mov	r2, r0
 800df0a:	61e0      	str	r0, [r4, #28]
 800df0c:	b920      	cbnz	r0, 800df18 <_Balloc+0x20>
 800df0e:	4b18      	ldr	r3, [pc, #96]	@ (800df70 <_Balloc+0x78>)
 800df10:	4818      	ldr	r0, [pc, #96]	@ (800df74 <_Balloc+0x7c>)
 800df12:	216b      	movs	r1, #107	@ 0x6b
 800df14:	f000 ff66 	bl	800ede4 <__assert_func>
 800df18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800df1c:	6006      	str	r6, [r0, #0]
 800df1e:	60c6      	str	r6, [r0, #12]
 800df20:	69e6      	ldr	r6, [r4, #28]
 800df22:	68f3      	ldr	r3, [r6, #12]
 800df24:	b183      	cbz	r3, 800df48 <_Balloc+0x50>
 800df26:	69e3      	ldr	r3, [r4, #28]
 800df28:	68db      	ldr	r3, [r3, #12]
 800df2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800df2e:	b9b8      	cbnz	r0, 800df60 <_Balloc+0x68>
 800df30:	2101      	movs	r1, #1
 800df32:	fa01 f605 	lsl.w	r6, r1, r5
 800df36:	1d72      	adds	r2, r6, #5
 800df38:	0092      	lsls	r2, r2, #2
 800df3a:	4620      	mov	r0, r4
 800df3c:	f000 ff70 	bl	800ee20 <_calloc_r>
 800df40:	b160      	cbz	r0, 800df5c <_Balloc+0x64>
 800df42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800df46:	e00e      	b.n	800df66 <_Balloc+0x6e>
 800df48:	2221      	movs	r2, #33	@ 0x21
 800df4a:	2104      	movs	r1, #4
 800df4c:	4620      	mov	r0, r4
 800df4e:	f000 ff67 	bl	800ee20 <_calloc_r>
 800df52:	69e3      	ldr	r3, [r4, #28]
 800df54:	60f0      	str	r0, [r6, #12]
 800df56:	68db      	ldr	r3, [r3, #12]
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d1e4      	bne.n	800df26 <_Balloc+0x2e>
 800df5c:	2000      	movs	r0, #0
 800df5e:	bd70      	pop	{r4, r5, r6, pc}
 800df60:	6802      	ldr	r2, [r0, #0]
 800df62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800df66:	2300      	movs	r3, #0
 800df68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800df6c:	e7f7      	b.n	800df5e <_Balloc+0x66>
 800df6e:	bf00      	nop
 800df70:	08010165 	.word	0x08010165
 800df74:	080101e5 	.word	0x080101e5

0800df78 <_Bfree>:
 800df78:	b570      	push	{r4, r5, r6, lr}
 800df7a:	69c6      	ldr	r6, [r0, #28]
 800df7c:	4605      	mov	r5, r0
 800df7e:	460c      	mov	r4, r1
 800df80:	b976      	cbnz	r6, 800dfa0 <_Bfree+0x28>
 800df82:	2010      	movs	r0, #16
 800df84:	f7ff ff02 	bl	800dd8c <malloc>
 800df88:	4602      	mov	r2, r0
 800df8a:	61e8      	str	r0, [r5, #28]
 800df8c:	b920      	cbnz	r0, 800df98 <_Bfree+0x20>
 800df8e:	4b09      	ldr	r3, [pc, #36]	@ (800dfb4 <_Bfree+0x3c>)
 800df90:	4809      	ldr	r0, [pc, #36]	@ (800dfb8 <_Bfree+0x40>)
 800df92:	218f      	movs	r1, #143	@ 0x8f
 800df94:	f000 ff26 	bl	800ede4 <__assert_func>
 800df98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800df9c:	6006      	str	r6, [r0, #0]
 800df9e:	60c6      	str	r6, [r0, #12]
 800dfa0:	b13c      	cbz	r4, 800dfb2 <_Bfree+0x3a>
 800dfa2:	69eb      	ldr	r3, [r5, #28]
 800dfa4:	6862      	ldr	r2, [r4, #4]
 800dfa6:	68db      	ldr	r3, [r3, #12]
 800dfa8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dfac:	6021      	str	r1, [r4, #0]
 800dfae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800dfb2:	bd70      	pop	{r4, r5, r6, pc}
 800dfb4:	08010165 	.word	0x08010165
 800dfb8:	080101e5 	.word	0x080101e5

0800dfbc <__multadd>:
 800dfbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dfc0:	690d      	ldr	r5, [r1, #16]
 800dfc2:	4607      	mov	r7, r0
 800dfc4:	460c      	mov	r4, r1
 800dfc6:	461e      	mov	r6, r3
 800dfc8:	f101 0c14 	add.w	ip, r1, #20
 800dfcc:	2000      	movs	r0, #0
 800dfce:	f8dc 3000 	ldr.w	r3, [ip]
 800dfd2:	b299      	uxth	r1, r3
 800dfd4:	fb02 6101 	mla	r1, r2, r1, r6
 800dfd8:	0c1e      	lsrs	r6, r3, #16
 800dfda:	0c0b      	lsrs	r3, r1, #16
 800dfdc:	fb02 3306 	mla	r3, r2, r6, r3
 800dfe0:	b289      	uxth	r1, r1
 800dfe2:	3001      	adds	r0, #1
 800dfe4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dfe8:	4285      	cmp	r5, r0
 800dfea:	f84c 1b04 	str.w	r1, [ip], #4
 800dfee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dff2:	dcec      	bgt.n	800dfce <__multadd+0x12>
 800dff4:	b30e      	cbz	r6, 800e03a <__multadd+0x7e>
 800dff6:	68a3      	ldr	r3, [r4, #8]
 800dff8:	42ab      	cmp	r3, r5
 800dffa:	dc19      	bgt.n	800e030 <__multadd+0x74>
 800dffc:	6861      	ldr	r1, [r4, #4]
 800dffe:	4638      	mov	r0, r7
 800e000:	3101      	adds	r1, #1
 800e002:	f7ff ff79 	bl	800def8 <_Balloc>
 800e006:	4680      	mov	r8, r0
 800e008:	b928      	cbnz	r0, 800e016 <__multadd+0x5a>
 800e00a:	4602      	mov	r2, r0
 800e00c:	4b0c      	ldr	r3, [pc, #48]	@ (800e040 <__multadd+0x84>)
 800e00e:	480d      	ldr	r0, [pc, #52]	@ (800e044 <__multadd+0x88>)
 800e010:	21ba      	movs	r1, #186	@ 0xba
 800e012:	f000 fee7 	bl	800ede4 <__assert_func>
 800e016:	6922      	ldr	r2, [r4, #16]
 800e018:	3202      	adds	r2, #2
 800e01a:	f104 010c 	add.w	r1, r4, #12
 800e01e:	0092      	lsls	r2, r2, #2
 800e020:	300c      	adds	r0, #12
 800e022:	f7ff f80c 	bl	800d03e <memcpy>
 800e026:	4621      	mov	r1, r4
 800e028:	4638      	mov	r0, r7
 800e02a:	f7ff ffa5 	bl	800df78 <_Bfree>
 800e02e:	4644      	mov	r4, r8
 800e030:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e034:	3501      	adds	r5, #1
 800e036:	615e      	str	r6, [r3, #20]
 800e038:	6125      	str	r5, [r4, #16]
 800e03a:	4620      	mov	r0, r4
 800e03c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e040:	080101d4 	.word	0x080101d4
 800e044:	080101e5 	.word	0x080101e5

0800e048 <__hi0bits>:
 800e048:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e04c:	4603      	mov	r3, r0
 800e04e:	bf36      	itet	cc
 800e050:	0403      	lslcc	r3, r0, #16
 800e052:	2000      	movcs	r0, #0
 800e054:	2010      	movcc	r0, #16
 800e056:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e05a:	bf3c      	itt	cc
 800e05c:	021b      	lslcc	r3, r3, #8
 800e05e:	3008      	addcc	r0, #8
 800e060:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e064:	bf3c      	itt	cc
 800e066:	011b      	lslcc	r3, r3, #4
 800e068:	3004      	addcc	r0, #4
 800e06a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e06e:	bf3c      	itt	cc
 800e070:	009b      	lslcc	r3, r3, #2
 800e072:	3002      	addcc	r0, #2
 800e074:	2b00      	cmp	r3, #0
 800e076:	db05      	blt.n	800e084 <__hi0bits+0x3c>
 800e078:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e07c:	f100 0001 	add.w	r0, r0, #1
 800e080:	bf08      	it	eq
 800e082:	2020      	moveq	r0, #32
 800e084:	4770      	bx	lr

0800e086 <__lo0bits>:
 800e086:	6803      	ldr	r3, [r0, #0]
 800e088:	4602      	mov	r2, r0
 800e08a:	f013 0007 	ands.w	r0, r3, #7
 800e08e:	d00b      	beq.n	800e0a8 <__lo0bits+0x22>
 800e090:	07d9      	lsls	r1, r3, #31
 800e092:	d421      	bmi.n	800e0d8 <__lo0bits+0x52>
 800e094:	0798      	lsls	r0, r3, #30
 800e096:	bf49      	itett	mi
 800e098:	085b      	lsrmi	r3, r3, #1
 800e09a:	089b      	lsrpl	r3, r3, #2
 800e09c:	2001      	movmi	r0, #1
 800e09e:	6013      	strmi	r3, [r2, #0]
 800e0a0:	bf5c      	itt	pl
 800e0a2:	6013      	strpl	r3, [r2, #0]
 800e0a4:	2002      	movpl	r0, #2
 800e0a6:	4770      	bx	lr
 800e0a8:	b299      	uxth	r1, r3
 800e0aa:	b909      	cbnz	r1, 800e0b0 <__lo0bits+0x2a>
 800e0ac:	0c1b      	lsrs	r3, r3, #16
 800e0ae:	2010      	movs	r0, #16
 800e0b0:	b2d9      	uxtb	r1, r3
 800e0b2:	b909      	cbnz	r1, 800e0b8 <__lo0bits+0x32>
 800e0b4:	3008      	adds	r0, #8
 800e0b6:	0a1b      	lsrs	r3, r3, #8
 800e0b8:	0719      	lsls	r1, r3, #28
 800e0ba:	bf04      	itt	eq
 800e0bc:	091b      	lsreq	r3, r3, #4
 800e0be:	3004      	addeq	r0, #4
 800e0c0:	0799      	lsls	r1, r3, #30
 800e0c2:	bf04      	itt	eq
 800e0c4:	089b      	lsreq	r3, r3, #2
 800e0c6:	3002      	addeq	r0, #2
 800e0c8:	07d9      	lsls	r1, r3, #31
 800e0ca:	d403      	bmi.n	800e0d4 <__lo0bits+0x4e>
 800e0cc:	085b      	lsrs	r3, r3, #1
 800e0ce:	f100 0001 	add.w	r0, r0, #1
 800e0d2:	d003      	beq.n	800e0dc <__lo0bits+0x56>
 800e0d4:	6013      	str	r3, [r2, #0]
 800e0d6:	4770      	bx	lr
 800e0d8:	2000      	movs	r0, #0
 800e0da:	4770      	bx	lr
 800e0dc:	2020      	movs	r0, #32
 800e0de:	4770      	bx	lr

0800e0e0 <__i2b>:
 800e0e0:	b510      	push	{r4, lr}
 800e0e2:	460c      	mov	r4, r1
 800e0e4:	2101      	movs	r1, #1
 800e0e6:	f7ff ff07 	bl	800def8 <_Balloc>
 800e0ea:	4602      	mov	r2, r0
 800e0ec:	b928      	cbnz	r0, 800e0fa <__i2b+0x1a>
 800e0ee:	4b05      	ldr	r3, [pc, #20]	@ (800e104 <__i2b+0x24>)
 800e0f0:	4805      	ldr	r0, [pc, #20]	@ (800e108 <__i2b+0x28>)
 800e0f2:	f240 1145 	movw	r1, #325	@ 0x145
 800e0f6:	f000 fe75 	bl	800ede4 <__assert_func>
 800e0fa:	2301      	movs	r3, #1
 800e0fc:	6144      	str	r4, [r0, #20]
 800e0fe:	6103      	str	r3, [r0, #16]
 800e100:	bd10      	pop	{r4, pc}
 800e102:	bf00      	nop
 800e104:	080101d4 	.word	0x080101d4
 800e108:	080101e5 	.word	0x080101e5

0800e10c <__multiply>:
 800e10c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e110:	4614      	mov	r4, r2
 800e112:	690a      	ldr	r2, [r1, #16]
 800e114:	6923      	ldr	r3, [r4, #16]
 800e116:	429a      	cmp	r2, r3
 800e118:	bfa8      	it	ge
 800e11a:	4623      	movge	r3, r4
 800e11c:	460f      	mov	r7, r1
 800e11e:	bfa4      	itt	ge
 800e120:	460c      	movge	r4, r1
 800e122:	461f      	movge	r7, r3
 800e124:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800e128:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800e12c:	68a3      	ldr	r3, [r4, #8]
 800e12e:	6861      	ldr	r1, [r4, #4]
 800e130:	eb0a 0609 	add.w	r6, sl, r9
 800e134:	42b3      	cmp	r3, r6
 800e136:	b085      	sub	sp, #20
 800e138:	bfb8      	it	lt
 800e13a:	3101      	addlt	r1, #1
 800e13c:	f7ff fedc 	bl	800def8 <_Balloc>
 800e140:	b930      	cbnz	r0, 800e150 <__multiply+0x44>
 800e142:	4602      	mov	r2, r0
 800e144:	4b44      	ldr	r3, [pc, #272]	@ (800e258 <__multiply+0x14c>)
 800e146:	4845      	ldr	r0, [pc, #276]	@ (800e25c <__multiply+0x150>)
 800e148:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e14c:	f000 fe4a 	bl	800ede4 <__assert_func>
 800e150:	f100 0514 	add.w	r5, r0, #20
 800e154:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e158:	462b      	mov	r3, r5
 800e15a:	2200      	movs	r2, #0
 800e15c:	4543      	cmp	r3, r8
 800e15e:	d321      	bcc.n	800e1a4 <__multiply+0x98>
 800e160:	f107 0114 	add.w	r1, r7, #20
 800e164:	f104 0214 	add.w	r2, r4, #20
 800e168:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800e16c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800e170:	9302      	str	r3, [sp, #8]
 800e172:	1b13      	subs	r3, r2, r4
 800e174:	3b15      	subs	r3, #21
 800e176:	f023 0303 	bic.w	r3, r3, #3
 800e17a:	3304      	adds	r3, #4
 800e17c:	f104 0715 	add.w	r7, r4, #21
 800e180:	42ba      	cmp	r2, r7
 800e182:	bf38      	it	cc
 800e184:	2304      	movcc	r3, #4
 800e186:	9301      	str	r3, [sp, #4]
 800e188:	9b02      	ldr	r3, [sp, #8]
 800e18a:	9103      	str	r1, [sp, #12]
 800e18c:	428b      	cmp	r3, r1
 800e18e:	d80c      	bhi.n	800e1aa <__multiply+0x9e>
 800e190:	2e00      	cmp	r6, #0
 800e192:	dd03      	ble.n	800e19c <__multiply+0x90>
 800e194:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d05b      	beq.n	800e254 <__multiply+0x148>
 800e19c:	6106      	str	r6, [r0, #16]
 800e19e:	b005      	add	sp, #20
 800e1a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1a4:	f843 2b04 	str.w	r2, [r3], #4
 800e1a8:	e7d8      	b.n	800e15c <__multiply+0x50>
 800e1aa:	f8b1 a000 	ldrh.w	sl, [r1]
 800e1ae:	f1ba 0f00 	cmp.w	sl, #0
 800e1b2:	d024      	beq.n	800e1fe <__multiply+0xf2>
 800e1b4:	f104 0e14 	add.w	lr, r4, #20
 800e1b8:	46a9      	mov	r9, r5
 800e1ba:	f04f 0c00 	mov.w	ip, #0
 800e1be:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e1c2:	f8d9 3000 	ldr.w	r3, [r9]
 800e1c6:	fa1f fb87 	uxth.w	fp, r7
 800e1ca:	b29b      	uxth	r3, r3
 800e1cc:	fb0a 330b 	mla	r3, sl, fp, r3
 800e1d0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800e1d4:	f8d9 7000 	ldr.w	r7, [r9]
 800e1d8:	4463      	add	r3, ip
 800e1da:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e1de:	fb0a c70b 	mla	r7, sl, fp, ip
 800e1e2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800e1e6:	b29b      	uxth	r3, r3
 800e1e8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e1ec:	4572      	cmp	r2, lr
 800e1ee:	f849 3b04 	str.w	r3, [r9], #4
 800e1f2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800e1f6:	d8e2      	bhi.n	800e1be <__multiply+0xb2>
 800e1f8:	9b01      	ldr	r3, [sp, #4]
 800e1fa:	f845 c003 	str.w	ip, [r5, r3]
 800e1fe:	9b03      	ldr	r3, [sp, #12]
 800e200:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e204:	3104      	adds	r1, #4
 800e206:	f1b9 0f00 	cmp.w	r9, #0
 800e20a:	d021      	beq.n	800e250 <__multiply+0x144>
 800e20c:	682b      	ldr	r3, [r5, #0]
 800e20e:	f104 0c14 	add.w	ip, r4, #20
 800e212:	46ae      	mov	lr, r5
 800e214:	f04f 0a00 	mov.w	sl, #0
 800e218:	f8bc b000 	ldrh.w	fp, [ip]
 800e21c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800e220:	fb09 770b 	mla	r7, r9, fp, r7
 800e224:	4457      	add	r7, sl
 800e226:	b29b      	uxth	r3, r3
 800e228:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800e22c:	f84e 3b04 	str.w	r3, [lr], #4
 800e230:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e234:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e238:	f8be 3000 	ldrh.w	r3, [lr]
 800e23c:	fb09 330a 	mla	r3, r9, sl, r3
 800e240:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800e244:	4562      	cmp	r2, ip
 800e246:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e24a:	d8e5      	bhi.n	800e218 <__multiply+0x10c>
 800e24c:	9f01      	ldr	r7, [sp, #4]
 800e24e:	51eb      	str	r3, [r5, r7]
 800e250:	3504      	adds	r5, #4
 800e252:	e799      	b.n	800e188 <__multiply+0x7c>
 800e254:	3e01      	subs	r6, #1
 800e256:	e79b      	b.n	800e190 <__multiply+0x84>
 800e258:	080101d4 	.word	0x080101d4
 800e25c:	080101e5 	.word	0x080101e5

0800e260 <__pow5mult>:
 800e260:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e264:	4615      	mov	r5, r2
 800e266:	f012 0203 	ands.w	r2, r2, #3
 800e26a:	4607      	mov	r7, r0
 800e26c:	460e      	mov	r6, r1
 800e26e:	d007      	beq.n	800e280 <__pow5mult+0x20>
 800e270:	4c25      	ldr	r4, [pc, #148]	@ (800e308 <__pow5mult+0xa8>)
 800e272:	3a01      	subs	r2, #1
 800e274:	2300      	movs	r3, #0
 800e276:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e27a:	f7ff fe9f 	bl	800dfbc <__multadd>
 800e27e:	4606      	mov	r6, r0
 800e280:	10ad      	asrs	r5, r5, #2
 800e282:	d03d      	beq.n	800e300 <__pow5mult+0xa0>
 800e284:	69fc      	ldr	r4, [r7, #28]
 800e286:	b97c      	cbnz	r4, 800e2a8 <__pow5mult+0x48>
 800e288:	2010      	movs	r0, #16
 800e28a:	f7ff fd7f 	bl	800dd8c <malloc>
 800e28e:	4602      	mov	r2, r0
 800e290:	61f8      	str	r0, [r7, #28]
 800e292:	b928      	cbnz	r0, 800e2a0 <__pow5mult+0x40>
 800e294:	4b1d      	ldr	r3, [pc, #116]	@ (800e30c <__pow5mult+0xac>)
 800e296:	481e      	ldr	r0, [pc, #120]	@ (800e310 <__pow5mult+0xb0>)
 800e298:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e29c:	f000 fda2 	bl	800ede4 <__assert_func>
 800e2a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e2a4:	6004      	str	r4, [r0, #0]
 800e2a6:	60c4      	str	r4, [r0, #12]
 800e2a8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e2ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e2b0:	b94c      	cbnz	r4, 800e2c6 <__pow5mult+0x66>
 800e2b2:	f240 2171 	movw	r1, #625	@ 0x271
 800e2b6:	4638      	mov	r0, r7
 800e2b8:	f7ff ff12 	bl	800e0e0 <__i2b>
 800e2bc:	2300      	movs	r3, #0
 800e2be:	f8c8 0008 	str.w	r0, [r8, #8]
 800e2c2:	4604      	mov	r4, r0
 800e2c4:	6003      	str	r3, [r0, #0]
 800e2c6:	f04f 0900 	mov.w	r9, #0
 800e2ca:	07eb      	lsls	r3, r5, #31
 800e2cc:	d50a      	bpl.n	800e2e4 <__pow5mult+0x84>
 800e2ce:	4631      	mov	r1, r6
 800e2d0:	4622      	mov	r2, r4
 800e2d2:	4638      	mov	r0, r7
 800e2d4:	f7ff ff1a 	bl	800e10c <__multiply>
 800e2d8:	4631      	mov	r1, r6
 800e2da:	4680      	mov	r8, r0
 800e2dc:	4638      	mov	r0, r7
 800e2de:	f7ff fe4b 	bl	800df78 <_Bfree>
 800e2e2:	4646      	mov	r6, r8
 800e2e4:	106d      	asrs	r5, r5, #1
 800e2e6:	d00b      	beq.n	800e300 <__pow5mult+0xa0>
 800e2e8:	6820      	ldr	r0, [r4, #0]
 800e2ea:	b938      	cbnz	r0, 800e2fc <__pow5mult+0x9c>
 800e2ec:	4622      	mov	r2, r4
 800e2ee:	4621      	mov	r1, r4
 800e2f0:	4638      	mov	r0, r7
 800e2f2:	f7ff ff0b 	bl	800e10c <__multiply>
 800e2f6:	6020      	str	r0, [r4, #0]
 800e2f8:	f8c0 9000 	str.w	r9, [r0]
 800e2fc:	4604      	mov	r4, r0
 800e2fe:	e7e4      	b.n	800e2ca <__pow5mult+0x6a>
 800e300:	4630      	mov	r0, r6
 800e302:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e306:	bf00      	nop
 800e308:	08010240 	.word	0x08010240
 800e30c:	08010165 	.word	0x08010165
 800e310:	080101e5 	.word	0x080101e5

0800e314 <__lshift>:
 800e314:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e318:	460c      	mov	r4, r1
 800e31a:	6849      	ldr	r1, [r1, #4]
 800e31c:	6923      	ldr	r3, [r4, #16]
 800e31e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e322:	68a3      	ldr	r3, [r4, #8]
 800e324:	4607      	mov	r7, r0
 800e326:	4691      	mov	r9, r2
 800e328:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e32c:	f108 0601 	add.w	r6, r8, #1
 800e330:	42b3      	cmp	r3, r6
 800e332:	db0b      	blt.n	800e34c <__lshift+0x38>
 800e334:	4638      	mov	r0, r7
 800e336:	f7ff fddf 	bl	800def8 <_Balloc>
 800e33a:	4605      	mov	r5, r0
 800e33c:	b948      	cbnz	r0, 800e352 <__lshift+0x3e>
 800e33e:	4602      	mov	r2, r0
 800e340:	4b28      	ldr	r3, [pc, #160]	@ (800e3e4 <__lshift+0xd0>)
 800e342:	4829      	ldr	r0, [pc, #164]	@ (800e3e8 <__lshift+0xd4>)
 800e344:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e348:	f000 fd4c 	bl	800ede4 <__assert_func>
 800e34c:	3101      	adds	r1, #1
 800e34e:	005b      	lsls	r3, r3, #1
 800e350:	e7ee      	b.n	800e330 <__lshift+0x1c>
 800e352:	2300      	movs	r3, #0
 800e354:	f100 0114 	add.w	r1, r0, #20
 800e358:	f100 0210 	add.w	r2, r0, #16
 800e35c:	4618      	mov	r0, r3
 800e35e:	4553      	cmp	r3, sl
 800e360:	db33      	blt.n	800e3ca <__lshift+0xb6>
 800e362:	6920      	ldr	r0, [r4, #16]
 800e364:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e368:	f104 0314 	add.w	r3, r4, #20
 800e36c:	f019 091f 	ands.w	r9, r9, #31
 800e370:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e374:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e378:	d02b      	beq.n	800e3d2 <__lshift+0xbe>
 800e37a:	f1c9 0e20 	rsb	lr, r9, #32
 800e37e:	468a      	mov	sl, r1
 800e380:	2200      	movs	r2, #0
 800e382:	6818      	ldr	r0, [r3, #0]
 800e384:	fa00 f009 	lsl.w	r0, r0, r9
 800e388:	4310      	orrs	r0, r2
 800e38a:	f84a 0b04 	str.w	r0, [sl], #4
 800e38e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e392:	459c      	cmp	ip, r3
 800e394:	fa22 f20e 	lsr.w	r2, r2, lr
 800e398:	d8f3      	bhi.n	800e382 <__lshift+0x6e>
 800e39a:	ebac 0304 	sub.w	r3, ip, r4
 800e39e:	3b15      	subs	r3, #21
 800e3a0:	f023 0303 	bic.w	r3, r3, #3
 800e3a4:	3304      	adds	r3, #4
 800e3a6:	f104 0015 	add.w	r0, r4, #21
 800e3aa:	4584      	cmp	ip, r0
 800e3ac:	bf38      	it	cc
 800e3ae:	2304      	movcc	r3, #4
 800e3b0:	50ca      	str	r2, [r1, r3]
 800e3b2:	b10a      	cbz	r2, 800e3b8 <__lshift+0xa4>
 800e3b4:	f108 0602 	add.w	r6, r8, #2
 800e3b8:	3e01      	subs	r6, #1
 800e3ba:	4638      	mov	r0, r7
 800e3bc:	612e      	str	r6, [r5, #16]
 800e3be:	4621      	mov	r1, r4
 800e3c0:	f7ff fdda 	bl	800df78 <_Bfree>
 800e3c4:	4628      	mov	r0, r5
 800e3c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3ca:	f842 0f04 	str.w	r0, [r2, #4]!
 800e3ce:	3301      	adds	r3, #1
 800e3d0:	e7c5      	b.n	800e35e <__lshift+0x4a>
 800e3d2:	3904      	subs	r1, #4
 800e3d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3d8:	f841 2f04 	str.w	r2, [r1, #4]!
 800e3dc:	459c      	cmp	ip, r3
 800e3de:	d8f9      	bhi.n	800e3d4 <__lshift+0xc0>
 800e3e0:	e7ea      	b.n	800e3b8 <__lshift+0xa4>
 800e3e2:	bf00      	nop
 800e3e4:	080101d4 	.word	0x080101d4
 800e3e8:	080101e5 	.word	0x080101e5

0800e3ec <__mcmp>:
 800e3ec:	690a      	ldr	r2, [r1, #16]
 800e3ee:	4603      	mov	r3, r0
 800e3f0:	6900      	ldr	r0, [r0, #16]
 800e3f2:	1a80      	subs	r0, r0, r2
 800e3f4:	b530      	push	{r4, r5, lr}
 800e3f6:	d10e      	bne.n	800e416 <__mcmp+0x2a>
 800e3f8:	3314      	adds	r3, #20
 800e3fa:	3114      	adds	r1, #20
 800e3fc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e400:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e404:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e408:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e40c:	4295      	cmp	r5, r2
 800e40e:	d003      	beq.n	800e418 <__mcmp+0x2c>
 800e410:	d205      	bcs.n	800e41e <__mcmp+0x32>
 800e412:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e416:	bd30      	pop	{r4, r5, pc}
 800e418:	42a3      	cmp	r3, r4
 800e41a:	d3f3      	bcc.n	800e404 <__mcmp+0x18>
 800e41c:	e7fb      	b.n	800e416 <__mcmp+0x2a>
 800e41e:	2001      	movs	r0, #1
 800e420:	e7f9      	b.n	800e416 <__mcmp+0x2a>
	...

0800e424 <__mdiff>:
 800e424:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e428:	4689      	mov	r9, r1
 800e42a:	4606      	mov	r6, r0
 800e42c:	4611      	mov	r1, r2
 800e42e:	4648      	mov	r0, r9
 800e430:	4614      	mov	r4, r2
 800e432:	f7ff ffdb 	bl	800e3ec <__mcmp>
 800e436:	1e05      	subs	r5, r0, #0
 800e438:	d112      	bne.n	800e460 <__mdiff+0x3c>
 800e43a:	4629      	mov	r1, r5
 800e43c:	4630      	mov	r0, r6
 800e43e:	f7ff fd5b 	bl	800def8 <_Balloc>
 800e442:	4602      	mov	r2, r0
 800e444:	b928      	cbnz	r0, 800e452 <__mdiff+0x2e>
 800e446:	4b3f      	ldr	r3, [pc, #252]	@ (800e544 <__mdiff+0x120>)
 800e448:	f240 2137 	movw	r1, #567	@ 0x237
 800e44c:	483e      	ldr	r0, [pc, #248]	@ (800e548 <__mdiff+0x124>)
 800e44e:	f000 fcc9 	bl	800ede4 <__assert_func>
 800e452:	2301      	movs	r3, #1
 800e454:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e458:	4610      	mov	r0, r2
 800e45a:	b003      	add	sp, #12
 800e45c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e460:	bfbc      	itt	lt
 800e462:	464b      	movlt	r3, r9
 800e464:	46a1      	movlt	r9, r4
 800e466:	4630      	mov	r0, r6
 800e468:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e46c:	bfba      	itte	lt
 800e46e:	461c      	movlt	r4, r3
 800e470:	2501      	movlt	r5, #1
 800e472:	2500      	movge	r5, #0
 800e474:	f7ff fd40 	bl	800def8 <_Balloc>
 800e478:	4602      	mov	r2, r0
 800e47a:	b918      	cbnz	r0, 800e484 <__mdiff+0x60>
 800e47c:	4b31      	ldr	r3, [pc, #196]	@ (800e544 <__mdiff+0x120>)
 800e47e:	f240 2145 	movw	r1, #581	@ 0x245
 800e482:	e7e3      	b.n	800e44c <__mdiff+0x28>
 800e484:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e488:	6926      	ldr	r6, [r4, #16]
 800e48a:	60c5      	str	r5, [r0, #12]
 800e48c:	f109 0310 	add.w	r3, r9, #16
 800e490:	f109 0514 	add.w	r5, r9, #20
 800e494:	f104 0e14 	add.w	lr, r4, #20
 800e498:	f100 0b14 	add.w	fp, r0, #20
 800e49c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e4a0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e4a4:	9301      	str	r3, [sp, #4]
 800e4a6:	46d9      	mov	r9, fp
 800e4a8:	f04f 0c00 	mov.w	ip, #0
 800e4ac:	9b01      	ldr	r3, [sp, #4]
 800e4ae:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e4b2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e4b6:	9301      	str	r3, [sp, #4]
 800e4b8:	fa1f f38a 	uxth.w	r3, sl
 800e4bc:	4619      	mov	r1, r3
 800e4be:	b283      	uxth	r3, r0
 800e4c0:	1acb      	subs	r3, r1, r3
 800e4c2:	0c00      	lsrs	r0, r0, #16
 800e4c4:	4463      	add	r3, ip
 800e4c6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e4ca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e4ce:	b29b      	uxth	r3, r3
 800e4d0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e4d4:	4576      	cmp	r6, lr
 800e4d6:	f849 3b04 	str.w	r3, [r9], #4
 800e4da:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e4de:	d8e5      	bhi.n	800e4ac <__mdiff+0x88>
 800e4e0:	1b33      	subs	r3, r6, r4
 800e4e2:	3b15      	subs	r3, #21
 800e4e4:	f023 0303 	bic.w	r3, r3, #3
 800e4e8:	3415      	adds	r4, #21
 800e4ea:	3304      	adds	r3, #4
 800e4ec:	42a6      	cmp	r6, r4
 800e4ee:	bf38      	it	cc
 800e4f0:	2304      	movcc	r3, #4
 800e4f2:	441d      	add	r5, r3
 800e4f4:	445b      	add	r3, fp
 800e4f6:	461e      	mov	r6, r3
 800e4f8:	462c      	mov	r4, r5
 800e4fa:	4544      	cmp	r4, r8
 800e4fc:	d30e      	bcc.n	800e51c <__mdiff+0xf8>
 800e4fe:	f108 0103 	add.w	r1, r8, #3
 800e502:	1b49      	subs	r1, r1, r5
 800e504:	f021 0103 	bic.w	r1, r1, #3
 800e508:	3d03      	subs	r5, #3
 800e50a:	45a8      	cmp	r8, r5
 800e50c:	bf38      	it	cc
 800e50e:	2100      	movcc	r1, #0
 800e510:	440b      	add	r3, r1
 800e512:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e516:	b191      	cbz	r1, 800e53e <__mdiff+0x11a>
 800e518:	6117      	str	r7, [r2, #16]
 800e51a:	e79d      	b.n	800e458 <__mdiff+0x34>
 800e51c:	f854 1b04 	ldr.w	r1, [r4], #4
 800e520:	46e6      	mov	lr, ip
 800e522:	0c08      	lsrs	r0, r1, #16
 800e524:	fa1c fc81 	uxtah	ip, ip, r1
 800e528:	4471      	add	r1, lr
 800e52a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e52e:	b289      	uxth	r1, r1
 800e530:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e534:	f846 1b04 	str.w	r1, [r6], #4
 800e538:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e53c:	e7dd      	b.n	800e4fa <__mdiff+0xd6>
 800e53e:	3f01      	subs	r7, #1
 800e540:	e7e7      	b.n	800e512 <__mdiff+0xee>
 800e542:	bf00      	nop
 800e544:	080101d4 	.word	0x080101d4
 800e548:	080101e5 	.word	0x080101e5

0800e54c <__d2b>:
 800e54c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e550:	460f      	mov	r7, r1
 800e552:	2101      	movs	r1, #1
 800e554:	ec59 8b10 	vmov	r8, r9, d0
 800e558:	4616      	mov	r6, r2
 800e55a:	f7ff fccd 	bl	800def8 <_Balloc>
 800e55e:	4604      	mov	r4, r0
 800e560:	b930      	cbnz	r0, 800e570 <__d2b+0x24>
 800e562:	4602      	mov	r2, r0
 800e564:	4b23      	ldr	r3, [pc, #140]	@ (800e5f4 <__d2b+0xa8>)
 800e566:	4824      	ldr	r0, [pc, #144]	@ (800e5f8 <__d2b+0xac>)
 800e568:	f240 310f 	movw	r1, #783	@ 0x30f
 800e56c:	f000 fc3a 	bl	800ede4 <__assert_func>
 800e570:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e574:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e578:	b10d      	cbz	r5, 800e57e <__d2b+0x32>
 800e57a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e57e:	9301      	str	r3, [sp, #4]
 800e580:	f1b8 0300 	subs.w	r3, r8, #0
 800e584:	d023      	beq.n	800e5ce <__d2b+0x82>
 800e586:	4668      	mov	r0, sp
 800e588:	9300      	str	r3, [sp, #0]
 800e58a:	f7ff fd7c 	bl	800e086 <__lo0bits>
 800e58e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e592:	b1d0      	cbz	r0, 800e5ca <__d2b+0x7e>
 800e594:	f1c0 0320 	rsb	r3, r0, #32
 800e598:	fa02 f303 	lsl.w	r3, r2, r3
 800e59c:	430b      	orrs	r3, r1
 800e59e:	40c2      	lsrs	r2, r0
 800e5a0:	6163      	str	r3, [r4, #20]
 800e5a2:	9201      	str	r2, [sp, #4]
 800e5a4:	9b01      	ldr	r3, [sp, #4]
 800e5a6:	61a3      	str	r3, [r4, #24]
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	bf0c      	ite	eq
 800e5ac:	2201      	moveq	r2, #1
 800e5ae:	2202      	movne	r2, #2
 800e5b0:	6122      	str	r2, [r4, #16]
 800e5b2:	b1a5      	cbz	r5, 800e5de <__d2b+0x92>
 800e5b4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e5b8:	4405      	add	r5, r0
 800e5ba:	603d      	str	r5, [r7, #0]
 800e5bc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e5c0:	6030      	str	r0, [r6, #0]
 800e5c2:	4620      	mov	r0, r4
 800e5c4:	b003      	add	sp, #12
 800e5c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e5ca:	6161      	str	r1, [r4, #20]
 800e5cc:	e7ea      	b.n	800e5a4 <__d2b+0x58>
 800e5ce:	a801      	add	r0, sp, #4
 800e5d0:	f7ff fd59 	bl	800e086 <__lo0bits>
 800e5d4:	9b01      	ldr	r3, [sp, #4]
 800e5d6:	6163      	str	r3, [r4, #20]
 800e5d8:	3020      	adds	r0, #32
 800e5da:	2201      	movs	r2, #1
 800e5dc:	e7e8      	b.n	800e5b0 <__d2b+0x64>
 800e5de:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e5e2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e5e6:	6038      	str	r0, [r7, #0]
 800e5e8:	6918      	ldr	r0, [r3, #16]
 800e5ea:	f7ff fd2d 	bl	800e048 <__hi0bits>
 800e5ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e5f2:	e7e5      	b.n	800e5c0 <__d2b+0x74>
 800e5f4:	080101d4 	.word	0x080101d4
 800e5f8:	080101e5 	.word	0x080101e5

0800e5fc <__ssputs_r>:
 800e5fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e600:	688e      	ldr	r6, [r1, #8]
 800e602:	461f      	mov	r7, r3
 800e604:	42be      	cmp	r6, r7
 800e606:	680b      	ldr	r3, [r1, #0]
 800e608:	4682      	mov	sl, r0
 800e60a:	460c      	mov	r4, r1
 800e60c:	4690      	mov	r8, r2
 800e60e:	d82d      	bhi.n	800e66c <__ssputs_r+0x70>
 800e610:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e614:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e618:	d026      	beq.n	800e668 <__ssputs_r+0x6c>
 800e61a:	6965      	ldr	r5, [r4, #20]
 800e61c:	6909      	ldr	r1, [r1, #16]
 800e61e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e622:	eba3 0901 	sub.w	r9, r3, r1
 800e626:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e62a:	1c7b      	adds	r3, r7, #1
 800e62c:	444b      	add	r3, r9
 800e62e:	106d      	asrs	r5, r5, #1
 800e630:	429d      	cmp	r5, r3
 800e632:	bf38      	it	cc
 800e634:	461d      	movcc	r5, r3
 800e636:	0553      	lsls	r3, r2, #21
 800e638:	d527      	bpl.n	800e68a <__ssputs_r+0x8e>
 800e63a:	4629      	mov	r1, r5
 800e63c:	f7ff fbd0 	bl	800dde0 <_malloc_r>
 800e640:	4606      	mov	r6, r0
 800e642:	b360      	cbz	r0, 800e69e <__ssputs_r+0xa2>
 800e644:	6921      	ldr	r1, [r4, #16]
 800e646:	464a      	mov	r2, r9
 800e648:	f7fe fcf9 	bl	800d03e <memcpy>
 800e64c:	89a3      	ldrh	r3, [r4, #12]
 800e64e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e652:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e656:	81a3      	strh	r3, [r4, #12]
 800e658:	6126      	str	r6, [r4, #16]
 800e65a:	6165      	str	r5, [r4, #20]
 800e65c:	444e      	add	r6, r9
 800e65e:	eba5 0509 	sub.w	r5, r5, r9
 800e662:	6026      	str	r6, [r4, #0]
 800e664:	60a5      	str	r5, [r4, #8]
 800e666:	463e      	mov	r6, r7
 800e668:	42be      	cmp	r6, r7
 800e66a:	d900      	bls.n	800e66e <__ssputs_r+0x72>
 800e66c:	463e      	mov	r6, r7
 800e66e:	6820      	ldr	r0, [r4, #0]
 800e670:	4632      	mov	r2, r6
 800e672:	4641      	mov	r1, r8
 800e674:	f000 fb6a 	bl	800ed4c <memmove>
 800e678:	68a3      	ldr	r3, [r4, #8]
 800e67a:	1b9b      	subs	r3, r3, r6
 800e67c:	60a3      	str	r3, [r4, #8]
 800e67e:	6823      	ldr	r3, [r4, #0]
 800e680:	4433      	add	r3, r6
 800e682:	6023      	str	r3, [r4, #0]
 800e684:	2000      	movs	r0, #0
 800e686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e68a:	462a      	mov	r2, r5
 800e68c:	f000 fbee 	bl	800ee6c <_realloc_r>
 800e690:	4606      	mov	r6, r0
 800e692:	2800      	cmp	r0, #0
 800e694:	d1e0      	bne.n	800e658 <__ssputs_r+0x5c>
 800e696:	6921      	ldr	r1, [r4, #16]
 800e698:	4650      	mov	r0, sl
 800e69a:	f7ff fb2d 	bl	800dcf8 <_free_r>
 800e69e:	230c      	movs	r3, #12
 800e6a0:	f8ca 3000 	str.w	r3, [sl]
 800e6a4:	89a3      	ldrh	r3, [r4, #12]
 800e6a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e6aa:	81a3      	strh	r3, [r4, #12]
 800e6ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e6b0:	e7e9      	b.n	800e686 <__ssputs_r+0x8a>
	...

0800e6b4 <_svfiprintf_r>:
 800e6b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6b8:	4698      	mov	r8, r3
 800e6ba:	898b      	ldrh	r3, [r1, #12]
 800e6bc:	061b      	lsls	r3, r3, #24
 800e6be:	b09d      	sub	sp, #116	@ 0x74
 800e6c0:	4607      	mov	r7, r0
 800e6c2:	460d      	mov	r5, r1
 800e6c4:	4614      	mov	r4, r2
 800e6c6:	d510      	bpl.n	800e6ea <_svfiprintf_r+0x36>
 800e6c8:	690b      	ldr	r3, [r1, #16]
 800e6ca:	b973      	cbnz	r3, 800e6ea <_svfiprintf_r+0x36>
 800e6cc:	2140      	movs	r1, #64	@ 0x40
 800e6ce:	f7ff fb87 	bl	800dde0 <_malloc_r>
 800e6d2:	6028      	str	r0, [r5, #0]
 800e6d4:	6128      	str	r0, [r5, #16]
 800e6d6:	b930      	cbnz	r0, 800e6e6 <_svfiprintf_r+0x32>
 800e6d8:	230c      	movs	r3, #12
 800e6da:	603b      	str	r3, [r7, #0]
 800e6dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e6e0:	b01d      	add	sp, #116	@ 0x74
 800e6e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6e6:	2340      	movs	r3, #64	@ 0x40
 800e6e8:	616b      	str	r3, [r5, #20]
 800e6ea:	2300      	movs	r3, #0
 800e6ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6ee:	2320      	movs	r3, #32
 800e6f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e6f4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e6f8:	2330      	movs	r3, #48	@ 0x30
 800e6fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e898 <_svfiprintf_r+0x1e4>
 800e6fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e702:	f04f 0901 	mov.w	r9, #1
 800e706:	4623      	mov	r3, r4
 800e708:	469a      	mov	sl, r3
 800e70a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e70e:	b10a      	cbz	r2, 800e714 <_svfiprintf_r+0x60>
 800e710:	2a25      	cmp	r2, #37	@ 0x25
 800e712:	d1f9      	bne.n	800e708 <_svfiprintf_r+0x54>
 800e714:	ebba 0b04 	subs.w	fp, sl, r4
 800e718:	d00b      	beq.n	800e732 <_svfiprintf_r+0x7e>
 800e71a:	465b      	mov	r3, fp
 800e71c:	4622      	mov	r2, r4
 800e71e:	4629      	mov	r1, r5
 800e720:	4638      	mov	r0, r7
 800e722:	f7ff ff6b 	bl	800e5fc <__ssputs_r>
 800e726:	3001      	adds	r0, #1
 800e728:	f000 80a7 	beq.w	800e87a <_svfiprintf_r+0x1c6>
 800e72c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e72e:	445a      	add	r2, fp
 800e730:	9209      	str	r2, [sp, #36]	@ 0x24
 800e732:	f89a 3000 	ldrb.w	r3, [sl]
 800e736:	2b00      	cmp	r3, #0
 800e738:	f000 809f 	beq.w	800e87a <_svfiprintf_r+0x1c6>
 800e73c:	2300      	movs	r3, #0
 800e73e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e742:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e746:	f10a 0a01 	add.w	sl, sl, #1
 800e74a:	9304      	str	r3, [sp, #16]
 800e74c:	9307      	str	r3, [sp, #28]
 800e74e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e752:	931a      	str	r3, [sp, #104]	@ 0x68
 800e754:	4654      	mov	r4, sl
 800e756:	2205      	movs	r2, #5
 800e758:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e75c:	484e      	ldr	r0, [pc, #312]	@ (800e898 <_svfiprintf_r+0x1e4>)
 800e75e:	f7f1 fd37 	bl	80001d0 <memchr>
 800e762:	9a04      	ldr	r2, [sp, #16]
 800e764:	b9d8      	cbnz	r0, 800e79e <_svfiprintf_r+0xea>
 800e766:	06d0      	lsls	r0, r2, #27
 800e768:	bf44      	itt	mi
 800e76a:	2320      	movmi	r3, #32
 800e76c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e770:	0711      	lsls	r1, r2, #28
 800e772:	bf44      	itt	mi
 800e774:	232b      	movmi	r3, #43	@ 0x2b
 800e776:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e77a:	f89a 3000 	ldrb.w	r3, [sl]
 800e77e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e780:	d015      	beq.n	800e7ae <_svfiprintf_r+0xfa>
 800e782:	9a07      	ldr	r2, [sp, #28]
 800e784:	4654      	mov	r4, sl
 800e786:	2000      	movs	r0, #0
 800e788:	f04f 0c0a 	mov.w	ip, #10
 800e78c:	4621      	mov	r1, r4
 800e78e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e792:	3b30      	subs	r3, #48	@ 0x30
 800e794:	2b09      	cmp	r3, #9
 800e796:	d94b      	bls.n	800e830 <_svfiprintf_r+0x17c>
 800e798:	b1b0      	cbz	r0, 800e7c8 <_svfiprintf_r+0x114>
 800e79a:	9207      	str	r2, [sp, #28]
 800e79c:	e014      	b.n	800e7c8 <_svfiprintf_r+0x114>
 800e79e:	eba0 0308 	sub.w	r3, r0, r8
 800e7a2:	fa09 f303 	lsl.w	r3, r9, r3
 800e7a6:	4313      	orrs	r3, r2
 800e7a8:	9304      	str	r3, [sp, #16]
 800e7aa:	46a2      	mov	sl, r4
 800e7ac:	e7d2      	b.n	800e754 <_svfiprintf_r+0xa0>
 800e7ae:	9b03      	ldr	r3, [sp, #12]
 800e7b0:	1d19      	adds	r1, r3, #4
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	9103      	str	r1, [sp, #12]
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	bfbb      	ittet	lt
 800e7ba:	425b      	neglt	r3, r3
 800e7bc:	f042 0202 	orrlt.w	r2, r2, #2
 800e7c0:	9307      	strge	r3, [sp, #28]
 800e7c2:	9307      	strlt	r3, [sp, #28]
 800e7c4:	bfb8      	it	lt
 800e7c6:	9204      	strlt	r2, [sp, #16]
 800e7c8:	7823      	ldrb	r3, [r4, #0]
 800e7ca:	2b2e      	cmp	r3, #46	@ 0x2e
 800e7cc:	d10a      	bne.n	800e7e4 <_svfiprintf_r+0x130>
 800e7ce:	7863      	ldrb	r3, [r4, #1]
 800e7d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800e7d2:	d132      	bne.n	800e83a <_svfiprintf_r+0x186>
 800e7d4:	9b03      	ldr	r3, [sp, #12]
 800e7d6:	1d1a      	adds	r2, r3, #4
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	9203      	str	r2, [sp, #12]
 800e7dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e7e0:	3402      	adds	r4, #2
 800e7e2:	9305      	str	r3, [sp, #20]
 800e7e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e8a8 <_svfiprintf_r+0x1f4>
 800e7e8:	7821      	ldrb	r1, [r4, #0]
 800e7ea:	2203      	movs	r2, #3
 800e7ec:	4650      	mov	r0, sl
 800e7ee:	f7f1 fcef 	bl	80001d0 <memchr>
 800e7f2:	b138      	cbz	r0, 800e804 <_svfiprintf_r+0x150>
 800e7f4:	9b04      	ldr	r3, [sp, #16]
 800e7f6:	eba0 000a 	sub.w	r0, r0, sl
 800e7fa:	2240      	movs	r2, #64	@ 0x40
 800e7fc:	4082      	lsls	r2, r0
 800e7fe:	4313      	orrs	r3, r2
 800e800:	3401      	adds	r4, #1
 800e802:	9304      	str	r3, [sp, #16]
 800e804:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e808:	4824      	ldr	r0, [pc, #144]	@ (800e89c <_svfiprintf_r+0x1e8>)
 800e80a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e80e:	2206      	movs	r2, #6
 800e810:	f7f1 fcde 	bl	80001d0 <memchr>
 800e814:	2800      	cmp	r0, #0
 800e816:	d036      	beq.n	800e886 <_svfiprintf_r+0x1d2>
 800e818:	4b21      	ldr	r3, [pc, #132]	@ (800e8a0 <_svfiprintf_r+0x1ec>)
 800e81a:	bb1b      	cbnz	r3, 800e864 <_svfiprintf_r+0x1b0>
 800e81c:	9b03      	ldr	r3, [sp, #12]
 800e81e:	3307      	adds	r3, #7
 800e820:	f023 0307 	bic.w	r3, r3, #7
 800e824:	3308      	adds	r3, #8
 800e826:	9303      	str	r3, [sp, #12]
 800e828:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e82a:	4433      	add	r3, r6
 800e82c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e82e:	e76a      	b.n	800e706 <_svfiprintf_r+0x52>
 800e830:	fb0c 3202 	mla	r2, ip, r2, r3
 800e834:	460c      	mov	r4, r1
 800e836:	2001      	movs	r0, #1
 800e838:	e7a8      	b.n	800e78c <_svfiprintf_r+0xd8>
 800e83a:	2300      	movs	r3, #0
 800e83c:	3401      	adds	r4, #1
 800e83e:	9305      	str	r3, [sp, #20]
 800e840:	4619      	mov	r1, r3
 800e842:	f04f 0c0a 	mov.w	ip, #10
 800e846:	4620      	mov	r0, r4
 800e848:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e84c:	3a30      	subs	r2, #48	@ 0x30
 800e84e:	2a09      	cmp	r2, #9
 800e850:	d903      	bls.n	800e85a <_svfiprintf_r+0x1a6>
 800e852:	2b00      	cmp	r3, #0
 800e854:	d0c6      	beq.n	800e7e4 <_svfiprintf_r+0x130>
 800e856:	9105      	str	r1, [sp, #20]
 800e858:	e7c4      	b.n	800e7e4 <_svfiprintf_r+0x130>
 800e85a:	fb0c 2101 	mla	r1, ip, r1, r2
 800e85e:	4604      	mov	r4, r0
 800e860:	2301      	movs	r3, #1
 800e862:	e7f0      	b.n	800e846 <_svfiprintf_r+0x192>
 800e864:	ab03      	add	r3, sp, #12
 800e866:	9300      	str	r3, [sp, #0]
 800e868:	462a      	mov	r2, r5
 800e86a:	4b0e      	ldr	r3, [pc, #56]	@ (800e8a4 <_svfiprintf_r+0x1f0>)
 800e86c:	a904      	add	r1, sp, #16
 800e86e:	4638      	mov	r0, r7
 800e870:	f7fd fd1a 	bl	800c2a8 <_printf_float>
 800e874:	1c42      	adds	r2, r0, #1
 800e876:	4606      	mov	r6, r0
 800e878:	d1d6      	bne.n	800e828 <_svfiprintf_r+0x174>
 800e87a:	89ab      	ldrh	r3, [r5, #12]
 800e87c:	065b      	lsls	r3, r3, #25
 800e87e:	f53f af2d 	bmi.w	800e6dc <_svfiprintf_r+0x28>
 800e882:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e884:	e72c      	b.n	800e6e0 <_svfiprintf_r+0x2c>
 800e886:	ab03      	add	r3, sp, #12
 800e888:	9300      	str	r3, [sp, #0]
 800e88a:	462a      	mov	r2, r5
 800e88c:	4b05      	ldr	r3, [pc, #20]	@ (800e8a4 <_svfiprintf_r+0x1f0>)
 800e88e:	a904      	add	r1, sp, #16
 800e890:	4638      	mov	r0, r7
 800e892:	f7fd ffa1 	bl	800c7d8 <_printf_i>
 800e896:	e7ed      	b.n	800e874 <_svfiprintf_r+0x1c0>
 800e898:	08010340 	.word	0x08010340
 800e89c:	0801034a 	.word	0x0801034a
 800e8a0:	0800c2a9 	.word	0x0800c2a9
 800e8a4:	0800e5fd 	.word	0x0800e5fd
 800e8a8:	08010346 	.word	0x08010346

0800e8ac <__sfputc_r>:
 800e8ac:	6893      	ldr	r3, [r2, #8]
 800e8ae:	3b01      	subs	r3, #1
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	b410      	push	{r4}
 800e8b4:	6093      	str	r3, [r2, #8]
 800e8b6:	da08      	bge.n	800e8ca <__sfputc_r+0x1e>
 800e8b8:	6994      	ldr	r4, [r2, #24]
 800e8ba:	42a3      	cmp	r3, r4
 800e8bc:	db01      	blt.n	800e8c2 <__sfputc_r+0x16>
 800e8be:	290a      	cmp	r1, #10
 800e8c0:	d103      	bne.n	800e8ca <__sfputc_r+0x1e>
 800e8c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e8c6:	f7fe ba50 	b.w	800cd6a <__swbuf_r>
 800e8ca:	6813      	ldr	r3, [r2, #0]
 800e8cc:	1c58      	adds	r0, r3, #1
 800e8ce:	6010      	str	r0, [r2, #0]
 800e8d0:	7019      	strb	r1, [r3, #0]
 800e8d2:	4608      	mov	r0, r1
 800e8d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e8d8:	4770      	bx	lr

0800e8da <__sfputs_r>:
 800e8da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8dc:	4606      	mov	r6, r0
 800e8de:	460f      	mov	r7, r1
 800e8e0:	4614      	mov	r4, r2
 800e8e2:	18d5      	adds	r5, r2, r3
 800e8e4:	42ac      	cmp	r4, r5
 800e8e6:	d101      	bne.n	800e8ec <__sfputs_r+0x12>
 800e8e8:	2000      	movs	r0, #0
 800e8ea:	e007      	b.n	800e8fc <__sfputs_r+0x22>
 800e8ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8f0:	463a      	mov	r2, r7
 800e8f2:	4630      	mov	r0, r6
 800e8f4:	f7ff ffda 	bl	800e8ac <__sfputc_r>
 800e8f8:	1c43      	adds	r3, r0, #1
 800e8fa:	d1f3      	bne.n	800e8e4 <__sfputs_r+0xa>
 800e8fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e900 <_vfiprintf_r>:
 800e900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e904:	460d      	mov	r5, r1
 800e906:	b09d      	sub	sp, #116	@ 0x74
 800e908:	4614      	mov	r4, r2
 800e90a:	4698      	mov	r8, r3
 800e90c:	4606      	mov	r6, r0
 800e90e:	b118      	cbz	r0, 800e918 <_vfiprintf_r+0x18>
 800e910:	6a03      	ldr	r3, [r0, #32]
 800e912:	b90b      	cbnz	r3, 800e918 <_vfiprintf_r+0x18>
 800e914:	f7fe f90c 	bl	800cb30 <__sinit>
 800e918:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e91a:	07d9      	lsls	r1, r3, #31
 800e91c:	d405      	bmi.n	800e92a <_vfiprintf_r+0x2a>
 800e91e:	89ab      	ldrh	r3, [r5, #12]
 800e920:	059a      	lsls	r2, r3, #22
 800e922:	d402      	bmi.n	800e92a <_vfiprintf_r+0x2a>
 800e924:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e926:	f7fe fb88 	bl	800d03a <__retarget_lock_acquire_recursive>
 800e92a:	89ab      	ldrh	r3, [r5, #12]
 800e92c:	071b      	lsls	r3, r3, #28
 800e92e:	d501      	bpl.n	800e934 <_vfiprintf_r+0x34>
 800e930:	692b      	ldr	r3, [r5, #16]
 800e932:	b99b      	cbnz	r3, 800e95c <_vfiprintf_r+0x5c>
 800e934:	4629      	mov	r1, r5
 800e936:	4630      	mov	r0, r6
 800e938:	f7fe fa56 	bl	800cde8 <__swsetup_r>
 800e93c:	b170      	cbz	r0, 800e95c <_vfiprintf_r+0x5c>
 800e93e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e940:	07dc      	lsls	r4, r3, #31
 800e942:	d504      	bpl.n	800e94e <_vfiprintf_r+0x4e>
 800e944:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e948:	b01d      	add	sp, #116	@ 0x74
 800e94a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e94e:	89ab      	ldrh	r3, [r5, #12]
 800e950:	0598      	lsls	r0, r3, #22
 800e952:	d4f7      	bmi.n	800e944 <_vfiprintf_r+0x44>
 800e954:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e956:	f7fe fb71 	bl	800d03c <__retarget_lock_release_recursive>
 800e95a:	e7f3      	b.n	800e944 <_vfiprintf_r+0x44>
 800e95c:	2300      	movs	r3, #0
 800e95e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e960:	2320      	movs	r3, #32
 800e962:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e966:	f8cd 800c 	str.w	r8, [sp, #12]
 800e96a:	2330      	movs	r3, #48	@ 0x30
 800e96c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800eb1c <_vfiprintf_r+0x21c>
 800e970:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e974:	f04f 0901 	mov.w	r9, #1
 800e978:	4623      	mov	r3, r4
 800e97a:	469a      	mov	sl, r3
 800e97c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e980:	b10a      	cbz	r2, 800e986 <_vfiprintf_r+0x86>
 800e982:	2a25      	cmp	r2, #37	@ 0x25
 800e984:	d1f9      	bne.n	800e97a <_vfiprintf_r+0x7a>
 800e986:	ebba 0b04 	subs.w	fp, sl, r4
 800e98a:	d00b      	beq.n	800e9a4 <_vfiprintf_r+0xa4>
 800e98c:	465b      	mov	r3, fp
 800e98e:	4622      	mov	r2, r4
 800e990:	4629      	mov	r1, r5
 800e992:	4630      	mov	r0, r6
 800e994:	f7ff ffa1 	bl	800e8da <__sfputs_r>
 800e998:	3001      	adds	r0, #1
 800e99a:	f000 80a7 	beq.w	800eaec <_vfiprintf_r+0x1ec>
 800e99e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e9a0:	445a      	add	r2, fp
 800e9a2:	9209      	str	r2, [sp, #36]	@ 0x24
 800e9a4:	f89a 3000 	ldrb.w	r3, [sl]
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	f000 809f 	beq.w	800eaec <_vfiprintf_r+0x1ec>
 800e9ae:	2300      	movs	r3, #0
 800e9b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e9b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e9b8:	f10a 0a01 	add.w	sl, sl, #1
 800e9bc:	9304      	str	r3, [sp, #16]
 800e9be:	9307      	str	r3, [sp, #28]
 800e9c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e9c4:	931a      	str	r3, [sp, #104]	@ 0x68
 800e9c6:	4654      	mov	r4, sl
 800e9c8:	2205      	movs	r2, #5
 800e9ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9ce:	4853      	ldr	r0, [pc, #332]	@ (800eb1c <_vfiprintf_r+0x21c>)
 800e9d0:	f7f1 fbfe 	bl	80001d0 <memchr>
 800e9d4:	9a04      	ldr	r2, [sp, #16]
 800e9d6:	b9d8      	cbnz	r0, 800ea10 <_vfiprintf_r+0x110>
 800e9d8:	06d1      	lsls	r1, r2, #27
 800e9da:	bf44      	itt	mi
 800e9dc:	2320      	movmi	r3, #32
 800e9de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e9e2:	0713      	lsls	r3, r2, #28
 800e9e4:	bf44      	itt	mi
 800e9e6:	232b      	movmi	r3, #43	@ 0x2b
 800e9e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e9ec:	f89a 3000 	ldrb.w	r3, [sl]
 800e9f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800e9f2:	d015      	beq.n	800ea20 <_vfiprintf_r+0x120>
 800e9f4:	9a07      	ldr	r2, [sp, #28]
 800e9f6:	4654      	mov	r4, sl
 800e9f8:	2000      	movs	r0, #0
 800e9fa:	f04f 0c0a 	mov.w	ip, #10
 800e9fe:	4621      	mov	r1, r4
 800ea00:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ea04:	3b30      	subs	r3, #48	@ 0x30
 800ea06:	2b09      	cmp	r3, #9
 800ea08:	d94b      	bls.n	800eaa2 <_vfiprintf_r+0x1a2>
 800ea0a:	b1b0      	cbz	r0, 800ea3a <_vfiprintf_r+0x13a>
 800ea0c:	9207      	str	r2, [sp, #28]
 800ea0e:	e014      	b.n	800ea3a <_vfiprintf_r+0x13a>
 800ea10:	eba0 0308 	sub.w	r3, r0, r8
 800ea14:	fa09 f303 	lsl.w	r3, r9, r3
 800ea18:	4313      	orrs	r3, r2
 800ea1a:	9304      	str	r3, [sp, #16]
 800ea1c:	46a2      	mov	sl, r4
 800ea1e:	e7d2      	b.n	800e9c6 <_vfiprintf_r+0xc6>
 800ea20:	9b03      	ldr	r3, [sp, #12]
 800ea22:	1d19      	adds	r1, r3, #4
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	9103      	str	r1, [sp, #12]
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	bfbb      	ittet	lt
 800ea2c:	425b      	neglt	r3, r3
 800ea2e:	f042 0202 	orrlt.w	r2, r2, #2
 800ea32:	9307      	strge	r3, [sp, #28]
 800ea34:	9307      	strlt	r3, [sp, #28]
 800ea36:	bfb8      	it	lt
 800ea38:	9204      	strlt	r2, [sp, #16]
 800ea3a:	7823      	ldrb	r3, [r4, #0]
 800ea3c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ea3e:	d10a      	bne.n	800ea56 <_vfiprintf_r+0x156>
 800ea40:	7863      	ldrb	r3, [r4, #1]
 800ea42:	2b2a      	cmp	r3, #42	@ 0x2a
 800ea44:	d132      	bne.n	800eaac <_vfiprintf_r+0x1ac>
 800ea46:	9b03      	ldr	r3, [sp, #12]
 800ea48:	1d1a      	adds	r2, r3, #4
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	9203      	str	r2, [sp, #12]
 800ea4e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ea52:	3402      	adds	r4, #2
 800ea54:	9305      	str	r3, [sp, #20]
 800ea56:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800eb2c <_vfiprintf_r+0x22c>
 800ea5a:	7821      	ldrb	r1, [r4, #0]
 800ea5c:	2203      	movs	r2, #3
 800ea5e:	4650      	mov	r0, sl
 800ea60:	f7f1 fbb6 	bl	80001d0 <memchr>
 800ea64:	b138      	cbz	r0, 800ea76 <_vfiprintf_r+0x176>
 800ea66:	9b04      	ldr	r3, [sp, #16]
 800ea68:	eba0 000a 	sub.w	r0, r0, sl
 800ea6c:	2240      	movs	r2, #64	@ 0x40
 800ea6e:	4082      	lsls	r2, r0
 800ea70:	4313      	orrs	r3, r2
 800ea72:	3401      	adds	r4, #1
 800ea74:	9304      	str	r3, [sp, #16]
 800ea76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea7a:	4829      	ldr	r0, [pc, #164]	@ (800eb20 <_vfiprintf_r+0x220>)
 800ea7c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ea80:	2206      	movs	r2, #6
 800ea82:	f7f1 fba5 	bl	80001d0 <memchr>
 800ea86:	2800      	cmp	r0, #0
 800ea88:	d03f      	beq.n	800eb0a <_vfiprintf_r+0x20a>
 800ea8a:	4b26      	ldr	r3, [pc, #152]	@ (800eb24 <_vfiprintf_r+0x224>)
 800ea8c:	bb1b      	cbnz	r3, 800ead6 <_vfiprintf_r+0x1d6>
 800ea8e:	9b03      	ldr	r3, [sp, #12]
 800ea90:	3307      	adds	r3, #7
 800ea92:	f023 0307 	bic.w	r3, r3, #7
 800ea96:	3308      	adds	r3, #8
 800ea98:	9303      	str	r3, [sp, #12]
 800ea9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea9c:	443b      	add	r3, r7
 800ea9e:	9309      	str	r3, [sp, #36]	@ 0x24
 800eaa0:	e76a      	b.n	800e978 <_vfiprintf_r+0x78>
 800eaa2:	fb0c 3202 	mla	r2, ip, r2, r3
 800eaa6:	460c      	mov	r4, r1
 800eaa8:	2001      	movs	r0, #1
 800eaaa:	e7a8      	b.n	800e9fe <_vfiprintf_r+0xfe>
 800eaac:	2300      	movs	r3, #0
 800eaae:	3401      	adds	r4, #1
 800eab0:	9305      	str	r3, [sp, #20]
 800eab2:	4619      	mov	r1, r3
 800eab4:	f04f 0c0a 	mov.w	ip, #10
 800eab8:	4620      	mov	r0, r4
 800eaba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eabe:	3a30      	subs	r2, #48	@ 0x30
 800eac0:	2a09      	cmp	r2, #9
 800eac2:	d903      	bls.n	800eacc <_vfiprintf_r+0x1cc>
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d0c6      	beq.n	800ea56 <_vfiprintf_r+0x156>
 800eac8:	9105      	str	r1, [sp, #20]
 800eaca:	e7c4      	b.n	800ea56 <_vfiprintf_r+0x156>
 800eacc:	fb0c 2101 	mla	r1, ip, r1, r2
 800ead0:	4604      	mov	r4, r0
 800ead2:	2301      	movs	r3, #1
 800ead4:	e7f0      	b.n	800eab8 <_vfiprintf_r+0x1b8>
 800ead6:	ab03      	add	r3, sp, #12
 800ead8:	9300      	str	r3, [sp, #0]
 800eada:	462a      	mov	r2, r5
 800eadc:	4b12      	ldr	r3, [pc, #72]	@ (800eb28 <_vfiprintf_r+0x228>)
 800eade:	a904      	add	r1, sp, #16
 800eae0:	4630      	mov	r0, r6
 800eae2:	f7fd fbe1 	bl	800c2a8 <_printf_float>
 800eae6:	4607      	mov	r7, r0
 800eae8:	1c78      	adds	r0, r7, #1
 800eaea:	d1d6      	bne.n	800ea9a <_vfiprintf_r+0x19a>
 800eaec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eaee:	07d9      	lsls	r1, r3, #31
 800eaf0:	d405      	bmi.n	800eafe <_vfiprintf_r+0x1fe>
 800eaf2:	89ab      	ldrh	r3, [r5, #12]
 800eaf4:	059a      	lsls	r2, r3, #22
 800eaf6:	d402      	bmi.n	800eafe <_vfiprintf_r+0x1fe>
 800eaf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eafa:	f7fe fa9f 	bl	800d03c <__retarget_lock_release_recursive>
 800eafe:	89ab      	ldrh	r3, [r5, #12]
 800eb00:	065b      	lsls	r3, r3, #25
 800eb02:	f53f af1f 	bmi.w	800e944 <_vfiprintf_r+0x44>
 800eb06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eb08:	e71e      	b.n	800e948 <_vfiprintf_r+0x48>
 800eb0a:	ab03      	add	r3, sp, #12
 800eb0c:	9300      	str	r3, [sp, #0]
 800eb0e:	462a      	mov	r2, r5
 800eb10:	4b05      	ldr	r3, [pc, #20]	@ (800eb28 <_vfiprintf_r+0x228>)
 800eb12:	a904      	add	r1, sp, #16
 800eb14:	4630      	mov	r0, r6
 800eb16:	f7fd fe5f 	bl	800c7d8 <_printf_i>
 800eb1a:	e7e4      	b.n	800eae6 <_vfiprintf_r+0x1e6>
 800eb1c:	08010340 	.word	0x08010340
 800eb20:	0801034a 	.word	0x0801034a
 800eb24:	0800c2a9 	.word	0x0800c2a9
 800eb28:	0800e8db 	.word	0x0800e8db
 800eb2c:	08010346 	.word	0x08010346

0800eb30 <__sflush_r>:
 800eb30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eb34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb38:	0716      	lsls	r6, r2, #28
 800eb3a:	4605      	mov	r5, r0
 800eb3c:	460c      	mov	r4, r1
 800eb3e:	d454      	bmi.n	800ebea <__sflush_r+0xba>
 800eb40:	684b      	ldr	r3, [r1, #4]
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	dc02      	bgt.n	800eb4c <__sflush_r+0x1c>
 800eb46:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	dd48      	ble.n	800ebde <__sflush_r+0xae>
 800eb4c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eb4e:	2e00      	cmp	r6, #0
 800eb50:	d045      	beq.n	800ebde <__sflush_r+0xae>
 800eb52:	2300      	movs	r3, #0
 800eb54:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800eb58:	682f      	ldr	r7, [r5, #0]
 800eb5a:	6a21      	ldr	r1, [r4, #32]
 800eb5c:	602b      	str	r3, [r5, #0]
 800eb5e:	d030      	beq.n	800ebc2 <__sflush_r+0x92>
 800eb60:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800eb62:	89a3      	ldrh	r3, [r4, #12]
 800eb64:	0759      	lsls	r1, r3, #29
 800eb66:	d505      	bpl.n	800eb74 <__sflush_r+0x44>
 800eb68:	6863      	ldr	r3, [r4, #4]
 800eb6a:	1ad2      	subs	r2, r2, r3
 800eb6c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800eb6e:	b10b      	cbz	r3, 800eb74 <__sflush_r+0x44>
 800eb70:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800eb72:	1ad2      	subs	r2, r2, r3
 800eb74:	2300      	movs	r3, #0
 800eb76:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eb78:	6a21      	ldr	r1, [r4, #32]
 800eb7a:	4628      	mov	r0, r5
 800eb7c:	47b0      	blx	r6
 800eb7e:	1c43      	adds	r3, r0, #1
 800eb80:	89a3      	ldrh	r3, [r4, #12]
 800eb82:	d106      	bne.n	800eb92 <__sflush_r+0x62>
 800eb84:	6829      	ldr	r1, [r5, #0]
 800eb86:	291d      	cmp	r1, #29
 800eb88:	d82b      	bhi.n	800ebe2 <__sflush_r+0xb2>
 800eb8a:	4a2a      	ldr	r2, [pc, #168]	@ (800ec34 <__sflush_r+0x104>)
 800eb8c:	410a      	asrs	r2, r1
 800eb8e:	07d6      	lsls	r6, r2, #31
 800eb90:	d427      	bmi.n	800ebe2 <__sflush_r+0xb2>
 800eb92:	2200      	movs	r2, #0
 800eb94:	6062      	str	r2, [r4, #4]
 800eb96:	04d9      	lsls	r1, r3, #19
 800eb98:	6922      	ldr	r2, [r4, #16]
 800eb9a:	6022      	str	r2, [r4, #0]
 800eb9c:	d504      	bpl.n	800eba8 <__sflush_r+0x78>
 800eb9e:	1c42      	adds	r2, r0, #1
 800eba0:	d101      	bne.n	800eba6 <__sflush_r+0x76>
 800eba2:	682b      	ldr	r3, [r5, #0]
 800eba4:	b903      	cbnz	r3, 800eba8 <__sflush_r+0x78>
 800eba6:	6560      	str	r0, [r4, #84]	@ 0x54
 800eba8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ebaa:	602f      	str	r7, [r5, #0]
 800ebac:	b1b9      	cbz	r1, 800ebde <__sflush_r+0xae>
 800ebae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ebb2:	4299      	cmp	r1, r3
 800ebb4:	d002      	beq.n	800ebbc <__sflush_r+0x8c>
 800ebb6:	4628      	mov	r0, r5
 800ebb8:	f7ff f89e 	bl	800dcf8 <_free_r>
 800ebbc:	2300      	movs	r3, #0
 800ebbe:	6363      	str	r3, [r4, #52]	@ 0x34
 800ebc0:	e00d      	b.n	800ebde <__sflush_r+0xae>
 800ebc2:	2301      	movs	r3, #1
 800ebc4:	4628      	mov	r0, r5
 800ebc6:	47b0      	blx	r6
 800ebc8:	4602      	mov	r2, r0
 800ebca:	1c50      	adds	r0, r2, #1
 800ebcc:	d1c9      	bne.n	800eb62 <__sflush_r+0x32>
 800ebce:	682b      	ldr	r3, [r5, #0]
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d0c6      	beq.n	800eb62 <__sflush_r+0x32>
 800ebd4:	2b1d      	cmp	r3, #29
 800ebd6:	d001      	beq.n	800ebdc <__sflush_r+0xac>
 800ebd8:	2b16      	cmp	r3, #22
 800ebda:	d11e      	bne.n	800ec1a <__sflush_r+0xea>
 800ebdc:	602f      	str	r7, [r5, #0]
 800ebde:	2000      	movs	r0, #0
 800ebe0:	e022      	b.n	800ec28 <__sflush_r+0xf8>
 800ebe2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ebe6:	b21b      	sxth	r3, r3
 800ebe8:	e01b      	b.n	800ec22 <__sflush_r+0xf2>
 800ebea:	690f      	ldr	r7, [r1, #16]
 800ebec:	2f00      	cmp	r7, #0
 800ebee:	d0f6      	beq.n	800ebde <__sflush_r+0xae>
 800ebf0:	0793      	lsls	r3, r2, #30
 800ebf2:	680e      	ldr	r6, [r1, #0]
 800ebf4:	bf08      	it	eq
 800ebf6:	694b      	ldreq	r3, [r1, #20]
 800ebf8:	600f      	str	r7, [r1, #0]
 800ebfa:	bf18      	it	ne
 800ebfc:	2300      	movne	r3, #0
 800ebfe:	eba6 0807 	sub.w	r8, r6, r7
 800ec02:	608b      	str	r3, [r1, #8]
 800ec04:	f1b8 0f00 	cmp.w	r8, #0
 800ec08:	dde9      	ble.n	800ebde <__sflush_r+0xae>
 800ec0a:	6a21      	ldr	r1, [r4, #32]
 800ec0c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ec0e:	4643      	mov	r3, r8
 800ec10:	463a      	mov	r2, r7
 800ec12:	4628      	mov	r0, r5
 800ec14:	47b0      	blx	r6
 800ec16:	2800      	cmp	r0, #0
 800ec18:	dc08      	bgt.n	800ec2c <__sflush_r+0xfc>
 800ec1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ec22:	81a3      	strh	r3, [r4, #12]
 800ec24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ec28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec2c:	4407      	add	r7, r0
 800ec2e:	eba8 0800 	sub.w	r8, r8, r0
 800ec32:	e7e7      	b.n	800ec04 <__sflush_r+0xd4>
 800ec34:	dfbffffe 	.word	0xdfbffffe

0800ec38 <_fflush_r>:
 800ec38:	b538      	push	{r3, r4, r5, lr}
 800ec3a:	690b      	ldr	r3, [r1, #16]
 800ec3c:	4605      	mov	r5, r0
 800ec3e:	460c      	mov	r4, r1
 800ec40:	b913      	cbnz	r3, 800ec48 <_fflush_r+0x10>
 800ec42:	2500      	movs	r5, #0
 800ec44:	4628      	mov	r0, r5
 800ec46:	bd38      	pop	{r3, r4, r5, pc}
 800ec48:	b118      	cbz	r0, 800ec52 <_fflush_r+0x1a>
 800ec4a:	6a03      	ldr	r3, [r0, #32]
 800ec4c:	b90b      	cbnz	r3, 800ec52 <_fflush_r+0x1a>
 800ec4e:	f7fd ff6f 	bl	800cb30 <__sinit>
 800ec52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d0f3      	beq.n	800ec42 <_fflush_r+0xa>
 800ec5a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ec5c:	07d0      	lsls	r0, r2, #31
 800ec5e:	d404      	bmi.n	800ec6a <_fflush_r+0x32>
 800ec60:	0599      	lsls	r1, r3, #22
 800ec62:	d402      	bmi.n	800ec6a <_fflush_r+0x32>
 800ec64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ec66:	f7fe f9e8 	bl	800d03a <__retarget_lock_acquire_recursive>
 800ec6a:	4628      	mov	r0, r5
 800ec6c:	4621      	mov	r1, r4
 800ec6e:	f7ff ff5f 	bl	800eb30 <__sflush_r>
 800ec72:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ec74:	07da      	lsls	r2, r3, #31
 800ec76:	4605      	mov	r5, r0
 800ec78:	d4e4      	bmi.n	800ec44 <_fflush_r+0xc>
 800ec7a:	89a3      	ldrh	r3, [r4, #12]
 800ec7c:	059b      	lsls	r3, r3, #22
 800ec7e:	d4e1      	bmi.n	800ec44 <_fflush_r+0xc>
 800ec80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ec82:	f7fe f9db 	bl	800d03c <__retarget_lock_release_recursive>
 800ec86:	e7dd      	b.n	800ec44 <_fflush_r+0xc>

0800ec88 <__swhatbuf_r>:
 800ec88:	b570      	push	{r4, r5, r6, lr}
 800ec8a:	460c      	mov	r4, r1
 800ec8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec90:	2900      	cmp	r1, #0
 800ec92:	b096      	sub	sp, #88	@ 0x58
 800ec94:	4615      	mov	r5, r2
 800ec96:	461e      	mov	r6, r3
 800ec98:	da0d      	bge.n	800ecb6 <__swhatbuf_r+0x2e>
 800ec9a:	89a3      	ldrh	r3, [r4, #12]
 800ec9c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800eca0:	f04f 0100 	mov.w	r1, #0
 800eca4:	bf14      	ite	ne
 800eca6:	2340      	movne	r3, #64	@ 0x40
 800eca8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ecac:	2000      	movs	r0, #0
 800ecae:	6031      	str	r1, [r6, #0]
 800ecb0:	602b      	str	r3, [r5, #0]
 800ecb2:	b016      	add	sp, #88	@ 0x58
 800ecb4:	bd70      	pop	{r4, r5, r6, pc}
 800ecb6:	466a      	mov	r2, sp
 800ecb8:	f000 f862 	bl	800ed80 <_fstat_r>
 800ecbc:	2800      	cmp	r0, #0
 800ecbe:	dbec      	blt.n	800ec9a <__swhatbuf_r+0x12>
 800ecc0:	9901      	ldr	r1, [sp, #4]
 800ecc2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ecc6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ecca:	4259      	negs	r1, r3
 800eccc:	4159      	adcs	r1, r3
 800ecce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ecd2:	e7eb      	b.n	800ecac <__swhatbuf_r+0x24>

0800ecd4 <__smakebuf_r>:
 800ecd4:	898b      	ldrh	r3, [r1, #12]
 800ecd6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ecd8:	079d      	lsls	r5, r3, #30
 800ecda:	4606      	mov	r6, r0
 800ecdc:	460c      	mov	r4, r1
 800ecde:	d507      	bpl.n	800ecf0 <__smakebuf_r+0x1c>
 800ece0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ece4:	6023      	str	r3, [r4, #0]
 800ece6:	6123      	str	r3, [r4, #16]
 800ece8:	2301      	movs	r3, #1
 800ecea:	6163      	str	r3, [r4, #20]
 800ecec:	b003      	add	sp, #12
 800ecee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ecf0:	ab01      	add	r3, sp, #4
 800ecf2:	466a      	mov	r2, sp
 800ecf4:	f7ff ffc8 	bl	800ec88 <__swhatbuf_r>
 800ecf8:	9f00      	ldr	r7, [sp, #0]
 800ecfa:	4605      	mov	r5, r0
 800ecfc:	4639      	mov	r1, r7
 800ecfe:	4630      	mov	r0, r6
 800ed00:	f7ff f86e 	bl	800dde0 <_malloc_r>
 800ed04:	b948      	cbnz	r0, 800ed1a <__smakebuf_r+0x46>
 800ed06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed0a:	059a      	lsls	r2, r3, #22
 800ed0c:	d4ee      	bmi.n	800ecec <__smakebuf_r+0x18>
 800ed0e:	f023 0303 	bic.w	r3, r3, #3
 800ed12:	f043 0302 	orr.w	r3, r3, #2
 800ed16:	81a3      	strh	r3, [r4, #12]
 800ed18:	e7e2      	b.n	800ece0 <__smakebuf_r+0xc>
 800ed1a:	89a3      	ldrh	r3, [r4, #12]
 800ed1c:	6020      	str	r0, [r4, #0]
 800ed1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ed22:	81a3      	strh	r3, [r4, #12]
 800ed24:	9b01      	ldr	r3, [sp, #4]
 800ed26:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ed2a:	b15b      	cbz	r3, 800ed44 <__smakebuf_r+0x70>
 800ed2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ed30:	4630      	mov	r0, r6
 800ed32:	f000 f837 	bl	800eda4 <_isatty_r>
 800ed36:	b128      	cbz	r0, 800ed44 <__smakebuf_r+0x70>
 800ed38:	89a3      	ldrh	r3, [r4, #12]
 800ed3a:	f023 0303 	bic.w	r3, r3, #3
 800ed3e:	f043 0301 	orr.w	r3, r3, #1
 800ed42:	81a3      	strh	r3, [r4, #12]
 800ed44:	89a3      	ldrh	r3, [r4, #12]
 800ed46:	431d      	orrs	r5, r3
 800ed48:	81a5      	strh	r5, [r4, #12]
 800ed4a:	e7cf      	b.n	800ecec <__smakebuf_r+0x18>

0800ed4c <memmove>:
 800ed4c:	4288      	cmp	r0, r1
 800ed4e:	b510      	push	{r4, lr}
 800ed50:	eb01 0402 	add.w	r4, r1, r2
 800ed54:	d902      	bls.n	800ed5c <memmove+0x10>
 800ed56:	4284      	cmp	r4, r0
 800ed58:	4623      	mov	r3, r4
 800ed5a:	d807      	bhi.n	800ed6c <memmove+0x20>
 800ed5c:	1e43      	subs	r3, r0, #1
 800ed5e:	42a1      	cmp	r1, r4
 800ed60:	d008      	beq.n	800ed74 <memmove+0x28>
 800ed62:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ed66:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ed6a:	e7f8      	b.n	800ed5e <memmove+0x12>
 800ed6c:	4402      	add	r2, r0
 800ed6e:	4601      	mov	r1, r0
 800ed70:	428a      	cmp	r2, r1
 800ed72:	d100      	bne.n	800ed76 <memmove+0x2a>
 800ed74:	bd10      	pop	{r4, pc}
 800ed76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ed7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ed7e:	e7f7      	b.n	800ed70 <memmove+0x24>

0800ed80 <_fstat_r>:
 800ed80:	b538      	push	{r3, r4, r5, lr}
 800ed82:	4d07      	ldr	r5, [pc, #28]	@ (800eda0 <_fstat_r+0x20>)
 800ed84:	2300      	movs	r3, #0
 800ed86:	4604      	mov	r4, r0
 800ed88:	4608      	mov	r0, r1
 800ed8a:	4611      	mov	r1, r2
 800ed8c:	602b      	str	r3, [r5, #0]
 800ed8e:	f7f4 f813 	bl	8002db8 <_fstat>
 800ed92:	1c43      	adds	r3, r0, #1
 800ed94:	d102      	bne.n	800ed9c <_fstat_r+0x1c>
 800ed96:	682b      	ldr	r3, [r5, #0]
 800ed98:	b103      	cbz	r3, 800ed9c <_fstat_r+0x1c>
 800ed9a:	6023      	str	r3, [r4, #0]
 800ed9c:	bd38      	pop	{r3, r4, r5, pc}
 800ed9e:	bf00      	nop
 800eda0:	20005260 	.word	0x20005260

0800eda4 <_isatty_r>:
 800eda4:	b538      	push	{r3, r4, r5, lr}
 800eda6:	4d06      	ldr	r5, [pc, #24]	@ (800edc0 <_isatty_r+0x1c>)
 800eda8:	2300      	movs	r3, #0
 800edaa:	4604      	mov	r4, r0
 800edac:	4608      	mov	r0, r1
 800edae:	602b      	str	r3, [r5, #0]
 800edb0:	f7f4 f812 	bl	8002dd8 <_isatty>
 800edb4:	1c43      	adds	r3, r0, #1
 800edb6:	d102      	bne.n	800edbe <_isatty_r+0x1a>
 800edb8:	682b      	ldr	r3, [r5, #0]
 800edba:	b103      	cbz	r3, 800edbe <_isatty_r+0x1a>
 800edbc:	6023      	str	r3, [r4, #0]
 800edbe:	bd38      	pop	{r3, r4, r5, pc}
 800edc0:	20005260 	.word	0x20005260

0800edc4 <_sbrk_r>:
 800edc4:	b538      	push	{r3, r4, r5, lr}
 800edc6:	4d06      	ldr	r5, [pc, #24]	@ (800ede0 <_sbrk_r+0x1c>)
 800edc8:	2300      	movs	r3, #0
 800edca:	4604      	mov	r4, r0
 800edcc:	4608      	mov	r0, r1
 800edce:	602b      	str	r3, [r5, #0]
 800edd0:	f7f4 f81a 	bl	8002e08 <_sbrk>
 800edd4:	1c43      	adds	r3, r0, #1
 800edd6:	d102      	bne.n	800edde <_sbrk_r+0x1a>
 800edd8:	682b      	ldr	r3, [r5, #0]
 800edda:	b103      	cbz	r3, 800edde <_sbrk_r+0x1a>
 800eddc:	6023      	str	r3, [r4, #0]
 800edde:	bd38      	pop	{r3, r4, r5, pc}
 800ede0:	20005260 	.word	0x20005260

0800ede4 <__assert_func>:
 800ede4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ede6:	4614      	mov	r4, r2
 800ede8:	461a      	mov	r2, r3
 800edea:	4b09      	ldr	r3, [pc, #36]	@ (800ee10 <__assert_func+0x2c>)
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	4605      	mov	r5, r0
 800edf0:	68d8      	ldr	r0, [r3, #12]
 800edf2:	b954      	cbnz	r4, 800ee0a <__assert_func+0x26>
 800edf4:	4b07      	ldr	r3, [pc, #28]	@ (800ee14 <__assert_func+0x30>)
 800edf6:	461c      	mov	r4, r3
 800edf8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800edfc:	9100      	str	r1, [sp, #0]
 800edfe:	462b      	mov	r3, r5
 800ee00:	4905      	ldr	r1, [pc, #20]	@ (800ee18 <__assert_func+0x34>)
 800ee02:	f000 f86f 	bl	800eee4 <fiprintf>
 800ee06:	f000 f87f 	bl	800ef08 <abort>
 800ee0a:	4b04      	ldr	r3, [pc, #16]	@ (800ee1c <__assert_func+0x38>)
 800ee0c:	e7f4      	b.n	800edf8 <__assert_func+0x14>
 800ee0e:	bf00      	nop
 800ee10:	200000b8 	.word	0x200000b8
 800ee14:	08010396 	.word	0x08010396
 800ee18:	08010368 	.word	0x08010368
 800ee1c:	0801035b 	.word	0x0801035b

0800ee20 <_calloc_r>:
 800ee20:	b570      	push	{r4, r5, r6, lr}
 800ee22:	fba1 5402 	umull	r5, r4, r1, r2
 800ee26:	b93c      	cbnz	r4, 800ee38 <_calloc_r+0x18>
 800ee28:	4629      	mov	r1, r5
 800ee2a:	f7fe ffd9 	bl	800dde0 <_malloc_r>
 800ee2e:	4606      	mov	r6, r0
 800ee30:	b928      	cbnz	r0, 800ee3e <_calloc_r+0x1e>
 800ee32:	2600      	movs	r6, #0
 800ee34:	4630      	mov	r0, r6
 800ee36:	bd70      	pop	{r4, r5, r6, pc}
 800ee38:	220c      	movs	r2, #12
 800ee3a:	6002      	str	r2, [r0, #0]
 800ee3c:	e7f9      	b.n	800ee32 <_calloc_r+0x12>
 800ee3e:	462a      	mov	r2, r5
 800ee40:	4621      	mov	r1, r4
 800ee42:	f7fe f827 	bl	800ce94 <memset>
 800ee46:	e7f5      	b.n	800ee34 <_calloc_r+0x14>

0800ee48 <__ascii_mbtowc>:
 800ee48:	b082      	sub	sp, #8
 800ee4a:	b901      	cbnz	r1, 800ee4e <__ascii_mbtowc+0x6>
 800ee4c:	a901      	add	r1, sp, #4
 800ee4e:	b142      	cbz	r2, 800ee62 <__ascii_mbtowc+0x1a>
 800ee50:	b14b      	cbz	r3, 800ee66 <__ascii_mbtowc+0x1e>
 800ee52:	7813      	ldrb	r3, [r2, #0]
 800ee54:	600b      	str	r3, [r1, #0]
 800ee56:	7812      	ldrb	r2, [r2, #0]
 800ee58:	1e10      	subs	r0, r2, #0
 800ee5a:	bf18      	it	ne
 800ee5c:	2001      	movne	r0, #1
 800ee5e:	b002      	add	sp, #8
 800ee60:	4770      	bx	lr
 800ee62:	4610      	mov	r0, r2
 800ee64:	e7fb      	b.n	800ee5e <__ascii_mbtowc+0x16>
 800ee66:	f06f 0001 	mvn.w	r0, #1
 800ee6a:	e7f8      	b.n	800ee5e <__ascii_mbtowc+0x16>

0800ee6c <_realloc_r>:
 800ee6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee70:	4680      	mov	r8, r0
 800ee72:	4615      	mov	r5, r2
 800ee74:	460c      	mov	r4, r1
 800ee76:	b921      	cbnz	r1, 800ee82 <_realloc_r+0x16>
 800ee78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ee7c:	4611      	mov	r1, r2
 800ee7e:	f7fe bfaf 	b.w	800dde0 <_malloc_r>
 800ee82:	b92a      	cbnz	r2, 800ee90 <_realloc_r+0x24>
 800ee84:	f7fe ff38 	bl	800dcf8 <_free_r>
 800ee88:	2400      	movs	r4, #0
 800ee8a:	4620      	mov	r0, r4
 800ee8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee90:	f000 f841 	bl	800ef16 <_malloc_usable_size_r>
 800ee94:	4285      	cmp	r5, r0
 800ee96:	4606      	mov	r6, r0
 800ee98:	d802      	bhi.n	800eea0 <_realloc_r+0x34>
 800ee9a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ee9e:	d8f4      	bhi.n	800ee8a <_realloc_r+0x1e>
 800eea0:	4629      	mov	r1, r5
 800eea2:	4640      	mov	r0, r8
 800eea4:	f7fe ff9c 	bl	800dde0 <_malloc_r>
 800eea8:	4607      	mov	r7, r0
 800eeaa:	2800      	cmp	r0, #0
 800eeac:	d0ec      	beq.n	800ee88 <_realloc_r+0x1c>
 800eeae:	42b5      	cmp	r5, r6
 800eeb0:	462a      	mov	r2, r5
 800eeb2:	4621      	mov	r1, r4
 800eeb4:	bf28      	it	cs
 800eeb6:	4632      	movcs	r2, r6
 800eeb8:	f7fe f8c1 	bl	800d03e <memcpy>
 800eebc:	4621      	mov	r1, r4
 800eebe:	4640      	mov	r0, r8
 800eec0:	f7fe ff1a 	bl	800dcf8 <_free_r>
 800eec4:	463c      	mov	r4, r7
 800eec6:	e7e0      	b.n	800ee8a <_realloc_r+0x1e>

0800eec8 <__ascii_wctomb>:
 800eec8:	4603      	mov	r3, r0
 800eeca:	4608      	mov	r0, r1
 800eecc:	b141      	cbz	r1, 800eee0 <__ascii_wctomb+0x18>
 800eece:	2aff      	cmp	r2, #255	@ 0xff
 800eed0:	d904      	bls.n	800eedc <__ascii_wctomb+0x14>
 800eed2:	228a      	movs	r2, #138	@ 0x8a
 800eed4:	601a      	str	r2, [r3, #0]
 800eed6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800eeda:	4770      	bx	lr
 800eedc:	700a      	strb	r2, [r1, #0]
 800eede:	2001      	movs	r0, #1
 800eee0:	4770      	bx	lr
	...

0800eee4 <fiprintf>:
 800eee4:	b40e      	push	{r1, r2, r3}
 800eee6:	b503      	push	{r0, r1, lr}
 800eee8:	4601      	mov	r1, r0
 800eeea:	ab03      	add	r3, sp, #12
 800eeec:	4805      	ldr	r0, [pc, #20]	@ (800ef04 <fiprintf+0x20>)
 800eeee:	f853 2b04 	ldr.w	r2, [r3], #4
 800eef2:	6800      	ldr	r0, [r0, #0]
 800eef4:	9301      	str	r3, [sp, #4]
 800eef6:	f7ff fd03 	bl	800e900 <_vfiprintf_r>
 800eefa:	b002      	add	sp, #8
 800eefc:	f85d eb04 	ldr.w	lr, [sp], #4
 800ef00:	b003      	add	sp, #12
 800ef02:	4770      	bx	lr
 800ef04:	200000b8 	.word	0x200000b8

0800ef08 <abort>:
 800ef08:	b508      	push	{r3, lr}
 800ef0a:	2006      	movs	r0, #6
 800ef0c:	f000 f834 	bl	800ef78 <raise>
 800ef10:	2001      	movs	r0, #1
 800ef12:	f7f3 ff01 	bl	8002d18 <_exit>

0800ef16 <_malloc_usable_size_r>:
 800ef16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ef1a:	1f18      	subs	r0, r3, #4
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	bfbc      	itt	lt
 800ef20:	580b      	ldrlt	r3, [r1, r0]
 800ef22:	18c0      	addlt	r0, r0, r3
 800ef24:	4770      	bx	lr

0800ef26 <_raise_r>:
 800ef26:	291f      	cmp	r1, #31
 800ef28:	b538      	push	{r3, r4, r5, lr}
 800ef2a:	4605      	mov	r5, r0
 800ef2c:	460c      	mov	r4, r1
 800ef2e:	d904      	bls.n	800ef3a <_raise_r+0x14>
 800ef30:	2316      	movs	r3, #22
 800ef32:	6003      	str	r3, [r0, #0]
 800ef34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ef38:	bd38      	pop	{r3, r4, r5, pc}
 800ef3a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ef3c:	b112      	cbz	r2, 800ef44 <_raise_r+0x1e>
 800ef3e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ef42:	b94b      	cbnz	r3, 800ef58 <_raise_r+0x32>
 800ef44:	4628      	mov	r0, r5
 800ef46:	f000 f831 	bl	800efac <_getpid_r>
 800ef4a:	4622      	mov	r2, r4
 800ef4c:	4601      	mov	r1, r0
 800ef4e:	4628      	mov	r0, r5
 800ef50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ef54:	f000 b818 	b.w	800ef88 <_kill_r>
 800ef58:	2b01      	cmp	r3, #1
 800ef5a:	d00a      	beq.n	800ef72 <_raise_r+0x4c>
 800ef5c:	1c59      	adds	r1, r3, #1
 800ef5e:	d103      	bne.n	800ef68 <_raise_r+0x42>
 800ef60:	2316      	movs	r3, #22
 800ef62:	6003      	str	r3, [r0, #0]
 800ef64:	2001      	movs	r0, #1
 800ef66:	e7e7      	b.n	800ef38 <_raise_r+0x12>
 800ef68:	2100      	movs	r1, #0
 800ef6a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ef6e:	4620      	mov	r0, r4
 800ef70:	4798      	blx	r3
 800ef72:	2000      	movs	r0, #0
 800ef74:	e7e0      	b.n	800ef38 <_raise_r+0x12>
	...

0800ef78 <raise>:
 800ef78:	4b02      	ldr	r3, [pc, #8]	@ (800ef84 <raise+0xc>)
 800ef7a:	4601      	mov	r1, r0
 800ef7c:	6818      	ldr	r0, [r3, #0]
 800ef7e:	f7ff bfd2 	b.w	800ef26 <_raise_r>
 800ef82:	bf00      	nop
 800ef84:	200000b8 	.word	0x200000b8

0800ef88 <_kill_r>:
 800ef88:	b538      	push	{r3, r4, r5, lr}
 800ef8a:	4d07      	ldr	r5, [pc, #28]	@ (800efa8 <_kill_r+0x20>)
 800ef8c:	2300      	movs	r3, #0
 800ef8e:	4604      	mov	r4, r0
 800ef90:	4608      	mov	r0, r1
 800ef92:	4611      	mov	r1, r2
 800ef94:	602b      	str	r3, [r5, #0]
 800ef96:	f7f3 feaf 	bl	8002cf8 <_kill>
 800ef9a:	1c43      	adds	r3, r0, #1
 800ef9c:	d102      	bne.n	800efa4 <_kill_r+0x1c>
 800ef9e:	682b      	ldr	r3, [r5, #0]
 800efa0:	b103      	cbz	r3, 800efa4 <_kill_r+0x1c>
 800efa2:	6023      	str	r3, [r4, #0]
 800efa4:	bd38      	pop	{r3, r4, r5, pc}
 800efa6:	bf00      	nop
 800efa8:	20005260 	.word	0x20005260

0800efac <_getpid_r>:
 800efac:	f7f3 be9c 	b.w	8002ce8 <_getpid>

0800efb0 <atan2>:
 800efb0:	f000 baaa 	b.w	800f508 <__ieee754_atan2>

0800efb4 <sqrt>:
 800efb4:	b538      	push	{r3, r4, r5, lr}
 800efb6:	ed2d 8b02 	vpush	{d8}
 800efba:	ec55 4b10 	vmov	r4, r5, d0
 800efbe:	f000 f9c7 	bl	800f350 <__ieee754_sqrt>
 800efc2:	4622      	mov	r2, r4
 800efc4:	462b      	mov	r3, r5
 800efc6:	4620      	mov	r0, r4
 800efc8:	4629      	mov	r1, r5
 800efca:	eeb0 8a40 	vmov.f32	s16, s0
 800efce:	eef0 8a60 	vmov.f32	s17, s1
 800efd2:	f7f1 fdab 	bl	8000b2c <__aeabi_dcmpun>
 800efd6:	b990      	cbnz	r0, 800effe <sqrt+0x4a>
 800efd8:	2200      	movs	r2, #0
 800efda:	2300      	movs	r3, #0
 800efdc:	4620      	mov	r0, r4
 800efde:	4629      	mov	r1, r5
 800efe0:	f7f1 fd7c 	bl	8000adc <__aeabi_dcmplt>
 800efe4:	b158      	cbz	r0, 800effe <sqrt+0x4a>
 800efe6:	f7fd fffd 	bl	800cfe4 <__errno>
 800efea:	2321      	movs	r3, #33	@ 0x21
 800efec:	6003      	str	r3, [r0, #0]
 800efee:	2200      	movs	r2, #0
 800eff0:	2300      	movs	r3, #0
 800eff2:	4610      	mov	r0, r2
 800eff4:	4619      	mov	r1, r3
 800eff6:	f7f1 fc29 	bl	800084c <__aeabi_ddiv>
 800effa:	ec41 0b18 	vmov	d8, r0, r1
 800effe:	eeb0 0a48 	vmov.f32	s0, s16
 800f002:	eef0 0a68 	vmov.f32	s1, s17
 800f006:	ecbd 8b02 	vpop	{d8}
 800f00a:	bd38      	pop	{r3, r4, r5, pc}
 800f00c:	0000      	movs	r0, r0
	...

0800f010 <atan>:
 800f010:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f014:	ec55 4b10 	vmov	r4, r5, d0
 800f018:	4bbf      	ldr	r3, [pc, #764]	@ (800f318 <atan+0x308>)
 800f01a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800f01e:	429e      	cmp	r6, r3
 800f020:	46ab      	mov	fp, r5
 800f022:	d918      	bls.n	800f056 <atan+0x46>
 800f024:	4bbd      	ldr	r3, [pc, #756]	@ (800f31c <atan+0x30c>)
 800f026:	429e      	cmp	r6, r3
 800f028:	d801      	bhi.n	800f02e <atan+0x1e>
 800f02a:	d109      	bne.n	800f040 <atan+0x30>
 800f02c:	b144      	cbz	r4, 800f040 <atan+0x30>
 800f02e:	4622      	mov	r2, r4
 800f030:	462b      	mov	r3, r5
 800f032:	4620      	mov	r0, r4
 800f034:	4629      	mov	r1, r5
 800f036:	f7f1 f929 	bl	800028c <__adddf3>
 800f03a:	4604      	mov	r4, r0
 800f03c:	460d      	mov	r5, r1
 800f03e:	e006      	b.n	800f04e <atan+0x3e>
 800f040:	f1bb 0f00 	cmp.w	fp, #0
 800f044:	f340 812b 	ble.w	800f29e <atan+0x28e>
 800f048:	a597      	add	r5, pc, #604	@ (adr r5, 800f2a8 <atan+0x298>)
 800f04a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f04e:	ec45 4b10 	vmov	d0, r4, r5
 800f052:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f056:	4bb2      	ldr	r3, [pc, #712]	@ (800f320 <atan+0x310>)
 800f058:	429e      	cmp	r6, r3
 800f05a:	d813      	bhi.n	800f084 <atan+0x74>
 800f05c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800f060:	429e      	cmp	r6, r3
 800f062:	d80c      	bhi.n	800f07e <atan+0x6e>
 800f064:	a392      	add	r3, pc, #584	@ (adr r3, 800f2b0 <atan+0x2a0>)
 800f066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f06a:	4620      	mov	r0, r4
 800f06c:	4629      	mov	r1, r5
 800f06e:	f7f1 f90d 	bl	800028c <__adddf3>
 800f072:	4bac      	ldr	r3, [pc, #688]	@ (800f324 <atan+0x314>)
 800f074:	2200      	movs	r2, #0
 800f076:	f7f1 fd4f 	bl	8000b18 <__aeabi_dcmpgt>
 800f07a:	2800      	cmp	r0, #0
 800f07c:	d1e7      	bne.n	800f04e <atan+0x3e>
 800f07e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800f082:	e029      	b.n	800f0d8 <atan+0xc8>
 800f084:	f000 f95c 	bl	800f340 <fabs>
 800f088:	4ba7      	ldr	r3, [pc, #668]	@ (800f328 <atan+0x318>)
 800f08a:	429e      	cmp	r6, r3
 800f08c:	ec55 4b10 	vmov	r4, r5, d0
 800f090:	f200 80bc 	bhi.w	800f20c <atan+0x1fc>
 800f094:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800f098:	429e      	cmp	r6, r3
 800f09a:	f200 809e 	bhi.w	800f1da <atan+0x1ca>
 800f09e:	4622      	mov	r2, r4
 800f0a0:	462b      	mov	r3, r5
 800f0a2:	4620      	mov	r0, r4
 800f0a4:	4629      	mov	r1, r5
 800f0a6:	f7f1 f8f1 	bl	800028c <__adddf3>
 800f0aa:	4b9e      	ldr	r3, [pc, #632]	@ (800f324 <atan+0x314>)
 800f0ac:	2200      	movs	r2, #0
 800f0ae:	f7f1 f8eb 	bl	8000288 <__aeabi_dsub>
 800f0b2:	2200      	movs	r2, #0
 800f0b4:	4606      	mov	r6, r0
 800f0b6:	460f      	mov	r7, r1
 800f0b8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f0bc:	4620      	mov	r0, r4
 800f0be:	4629      	mov	r1, r5
 800f0c0:	f7f1 f8e4 	bl	800028c <__adddf3>
 800f0c4:	4602      	mov	r2, r0
 800f0c6:	460b      	mov	r3, r1
 800f0c8:	4630      	mov	r0, r6
 800f0ca:	4639      	mov	r1, r7
 800f0cc:	f7f1 fbbe 	bl	800084c <__aeabi_ddiv>
 800f0d0:	f04f 0a00 	mov.w	sl, #0
 800f0d4:	4604      	mov	r4, r0
 800f0d6:	460d      	mov	r5, r1
 800f0d8:	4622      	mov	r2, r4
 800f0da:	462b      	mov	r3, r5
 800f0dc:	4620      	mov	r0, r4
 800f0de:	4629      	mov	r1, r5
 800f0e0:	f7f1 fa8a 	bl	80005f8 <__aeabi_dmul>
 800f0e4:	4602      	mov	r2, r0
 800f0e6:	460b      	mov	r3, r1
 800f0e8:	4680      	mov	r8, r0
 800f0ea:	4689      	mov	r9, r1
 800f0ec:	f7f1 fa84 	bl	80005f8 <__aeabi_dmul>
 800f0f0:	a371      	add	r3, pc, #452	@ (adr r3, 800f2b8 <atan+0x2a8>)
 800f0f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0f6:	4606      	mov	r6, r0
 800f0f8:	460f      	mov	r7, r1
 800f0fa:	f7f1 fa7d 	bl	80005f8 <__aeabi_dmul>
 800f0fe:	a370      	add	r3, pc, #448	@ (adr r3, 800f2c0 <atan+0x2b0>)
 800f100:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f104:	f7f1 f8c2 	bl	800028c <__adddf3>
 800f108:	4632      	mov	r2, r6
 800f10a:	463b      	mov	r3, r7
 800f10c:	f7f1 fa74 	bl	80005f8 <__aeabi_dmul>
 800f110:	a36d      	add	r3, pc, #436	@ (adr r3, 800f2c8 <atan+0x2b8>)
 800f112:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f116:	f7f1 f8b9 	bl	800028c <__adddf3>
 800f11a:	4632      	mov	r2, r6
 800f11c:	463b      	mov	r3, r7
 800f11e:	f7f1 fa6b 	bl	80005f8 <__aeabi_dmul>
 800f122:	a36b      	add	r3, pc, #428	@ (adr r3, 800f2d0 <atan+0x2c0>)
 800f124:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f128:	f7f1 f8b0 	bl	800028c <__adddf3>
 800f12c:	4632      	mov	r2, r6
 800f12e:	463b      	mov	r3, r7
 800f130:	f7f1 fa62 	bl	80005f8 <__aeabi_dmul>
 800f134:	a368      	add	r3, pc, #416	@ (adr r3, 800f2d8 <atan+0x2c8>)
 800f136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f13a:	f7f1 f8a7 	bl	800028c <__adddf3>
 800f13e:	4632      	mov	r2, r6
 800f140:	463b      	mov	r3, r7
 800f142:	f7f1 fa59 	bl	80005f8 <__aeabi_dmul>
 800f146:	a366      	add	r3, pc, #408	@ (adr r3, 800f2e0 <atan+0x2d0>)
 800f148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f14c:	f7f1 f89e 	bl	800028c <__adddf3>
 800f150:	4642      	mov	r2, r8
 800f152:	464b      	mov	r3, r9
 800f154:	f7f1 fa50 	bl	80005f8 <__aeabi_dmul>
 800f158:	a363      	add	r3, pc, #396	@ (adr r3, 800f2e8 <atan+0x2d8>)
 800f15a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f15e:	4680      	mov	r8, r0
 800f160:	4689      	mov	r9, r1
 800f162:	4630      	mov	r0, r6
 800f164:	4639      	mov	r1, r7
 800f166:	f7f1 fa47 	bl	80005f8 <__aeabi_dmul>
 800f16a:	a361      	add	r3, pc, #388	@ (adr r3, 800f2f0 <atan+0x2e0>)
 800f16c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f170:	f7f1 f88a 	bl	8000288 <__aeabi_dsub>
 800f174:	4632      	mov	r2, r6
 800f176:	463b      	mov	r3, r7
 800f178:	f7f1 fa3e 	bl	80005f8 <__aeabi_dmul>
 800f17c:	a35e      	add	r3, pc, #376	@ (adr r3, 800f2f8 <atan+0x2e8>)
 800f17e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f182:	f7f1 f881 	bl	8000288 <__aeabi_dsub>
 800f186:	4632      	mov	r2, r6
 800f188:	463b      	mov	r3, r7
 800f18a:	f7f1 fa35 	bl	80005f8 <__aeabi_dmul>
 800f18e:	a35c      	add	r3, pc, #368	@ (adr r3, 800f300 <atan+0x2f0>)
 800f190:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f194:	f7f1 f878 	bl	8000288 <__aeabi_dsub>
 800f198:	4632      	mov	r2, r6
 800f19a:	463b      	mov	r3, r7
 800f19c:	f7f1 fa2c 	bl	80005f8 <__aeabi_dmul>
 800f1a0:	a359      	add	r3, pc, #356	@ (adr r3, 800f308 <atan+0x2f8>)
 800f1a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1a6:	f7f1 f86f 	bl	8000288 <__aeabi_dsub>
 800f1aa:	4632      	mov	r2, r6
 800f1ac:	463b      	mov	r3, r7
 800f1ae:	f7f1 fa23 	bl	80005f8 <__aeabi_dmul>
 800f1b2:	4602      	mov	r2, r0
 800f1b4:	460b      	mov	r3, r1
 800f1b6:	4640      	mov	r0, r8
 800f1b8:	4649      	mov	r1, r9
 800f1ba:	f7f1 f867 	bl	800028c <__adddf3>
 800f1be:	4622      	mov	r2, r4
 800f1c0:	462b      	mov	r3, r5
 800f1c2:	f7f1 fa19 	bl	80005f8 <__aeabi_dmul>
 800f1c6:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 800f1ca:	4602      	mov	r2, r0
 800f1cc:	460b      	mov	r3, r1
 800f1ce:	d148      	bne.n	800f262 <atan+0x252>
 800f1d0:	4620      	mov	r0, r4
 800f1d2:	4629      	mov	r1, r5
 800f1d4:	f7f1 f858 	bl	8000288 <__aeabi_dsub>
 800f1d8:	e72f      	b.n	800f03a <atan+0x2a>
 800f1da:	4b52      	ldr	r3, [pc, #328]	@ (800f324 <atan+0x314>)
 800f1dc:	2200      	movs	r2, #0
 800f1de:	4620      	mov	r0, r4
 800f1e0:	4629      	mov	r1, r5
 800f1e2:	f7f1 f851 	bl	8000288 <__aeabi_dsub>
 800f1e6:	4b4f      	ldr	r3, [pc, #316]	@ (800f324 <atan+0x314>)
 800f1e8:	4606      	mov	r6, r0
 800f1ea:	460f      	mov	r7, r1
 800f1ec:	2200      	movs	r2, #0
 800f1ee:	4620      	mov	r0, r4
 800f1f0:	4629      	mov	r1, r5
 800f1f2:	f7f1 f84b 	bl	800028c <__adddf3>
 800f1f6:	4602      	mov	r2, r0
 800f1f8:	460b      	mov	r3, r1
 800f1fa:	4630      	mov	r0, r6
 800f1fc:	4639      	mov	r1, r7
 800f1fe:	f7f1 fb25 	bl	800084c <__aeabi_ddiv>
 800f202:	f04f 0a01 	mov.w	sl, #1
 800f206:	4604      	mov	r4, r0
 800f208:	460d      	mov	r5, r1
 800f20a:	e765      	b.n	800f0d8 <atan+0xc8>
 800f20c:	4b47      	ldr	r3, [pc, #284]	@ (800f32c <atan+0x31c>)
 800f20e:	429e      	cmp	r6, r3
 800f210:	d21c      	bcs.n	800f24c <atan+0x23c>
 800f212:	4b47      	ldr	r3, [pc, #284]	@ (800f330 <atan+0x320>)
 800f214:	2200      	movs	r2, #0
 800f216:	4620      	mov	r0, r4
 800f218:	4629      	mov	r1, r5
 800f21a:	f7f1 f835 	bl	8000288 <__aeabi_dsub>
 800f21e:	4b44      	ldr	r3, [pc, #272]	@ (800f330 <atan+0x320>)
 800f220:	4606      	mov	r6, r0
 800f222:	460f      	mov	r7, r1
 800f224:	2200      	movs	r2, #0
 800f226:	4620      	mov	r0, r4
 800f228:	4629      	mov	r1, r5
 800f22a:	f7f1 f9e5 	bl	80005f8 <__aeabi_dmul>
 800f22e:	4b3d      	ldr	r3, [pc, #244]	@ (800f324 <atan+0x314>)
 800f230:	2200      	movs	r2, #0
 800f232:	f7f1 f82b 	bl	800028c <__adddf3>
 800f236:	4602      	mov	r2, r0
 800f238:	460b      	mov	r3, r1
 800f23a:	4630      	mov	r0, r6
 800f23c:	4639      	mov	r1, r7
 800f23e:	f7f1 fb05 	bl	800084c <__aeabi_ddiv>
 800f242:	f04f 0a02 	mov.w	sl, #2
 800f246:	4604      	mov	r4, r0
 800f248:	460d      	mov	r5, r1
 800f24a:	e745      	b.n	800f0d8 <atan+0xc8>
 800f24c:	4622      	mov	r2, r4
 800f24e:	462b      	mov	r3, r5
 800f250:	4938      	ldr	r1, [pc, #224]	@ (800f334 <atan+0x324>)
 800f252:	2000      	movs	r0, #0
 800f254:	f7f1 fafa 	bl	800084c <__aeabi_ddiv>
 800f258:	f04f 0a03 	mov.w	sl, #3
 800f25c:	4604      	mov	r4, r0
 800f25e:	460d      	mov	r5, r1
 800f260:	e73a      	b.n	800f0d8 <atan+0xc8>
 800f262:	4b35      	ldr	r3, [pc, #212]	@ (800f338 <atan+0x328>)
 800f264:	4e35      	ldr	r6, [pc, #212]	@ (800f33c <atan+0x32c>)
 800f266:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f26a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f26e:	f7f1 f80b 	bl	8000288 <__aeabi_dsub>
 800f272:	4622      	mov	r2, r4
 800f274:	462b      	mov	r3, r5
 800f276:	f7f1 f807 	bl	8000288 <__aeabi_dsub>
 800f27a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800f27e:	4602      	mov	r2, r0
 800f280:	460b      	mov	r3, r1
 800f282:	e9d6 0100 	ldrd	r0, r1, [r6]
 800f286:	f7f0 ffff 	bl	8000288 <__aeabi_dsub>
 800f28a:	f1bb 0f00 	cmp.w	fp, #0
 800f28e:	4604      	mov	r4, r0
 800f290:	460d      	mov	r5, r1
 800f292:	f6bf aedc 	bge.w	800f04e <atan+0x3e>
 800f296:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f29a:	461d      	mov	r5, r3
 800f29c:	e6d7      	b.n	800f04e <atan+0x3e>
 800f29e:	a51c      	add	r5, pc, #112	@ (adr r5, 800f310 <atan+0x300>)
 800f2a0:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f2a4:	e6d3      	b.n	800f04e <atan+0x3e>
 800f2a6:	bf00      	nop
 800f2a8:	54442d18 	.word	0x54442d18
 800f2ac:	3ff921fb 	.word	0x3ff921fb
 800f2b0:	8800759c 	.word	0x8800759c
 800f2b4:	7e37e43c 	.word	0x7e37e43c
 800f2b8:	e322da11 	.word	0xe322da11
 800f2bc:	3f90ad3a 	.word	0x3f90ad3a
 800f2c0:	24760deb 	.word	0x24760deb
 800f2c4:	3fa97b4b 	.word	0x3fa97b4b
 800f2c8:	a0d03d51 	.word	0xa0d03d51
 800f2cc:	3fb10d66 	.word	0x3fb10d66
 800f2d0:	c54c206e 	.word	0xc54c206e
 800f2d4:	3fb745cd 	.word	0x3fb745cd
 800f2d8:	920083ff 	.word	0x920083ff
 800f2dc:	3fc24924 	.word	0x3fc24924
 800f2e0:	5555550d 	.word	0x5555550d
 800f2e4:	3fd55555 	.word	0x3fd55555
 800f2e8:	2c6a6c2f 	.word	0x2c6a6c2f
 800f2ec:	bfa2b444 	.word	0xbfa2b444
 800f2f0:	52defd9a 	.word	0x52defd9a
 800f2f4:	3fadde2d 	.word	0x3fadde2d
 800f2f8:	af749a6d 	.word	0xaf749a6d
 800f2fc:	3fb3b0f2 	.word	0x3fb3b0f2
 800f300:	fe231671 	.word	0xfe231671
 800f304:	3fbc71c6 	.word	0x3fbc71c6
 800f308:	9998ebc4 	.word	0x9998ebc4
 800f30c:	3fc99999 	.word	0x3fc99999
 800f310:	54442d18 	.word	0x54442d18
 800f314:	bff921fb 	.word	0xbff921fb
 800f318:	440fffff 	.word	0x440fffff
 800f31c:	7ff00000 	.word	0x7ff00000
 800f320:	3fdbffff 	.word	0x3fdbffff
 800f324:	3ff00000 	.word	0x3ff00000
 800f328:	3ff2ffff 	.word	0x3ff2ffff
 800f32c:	40038000 	.word	0x40038000
 800f330:	3ff80000 	.word	0x3ff80000
 800f334:	bff00000 	.word	0xbff00000
 800f338:	08010498 	.word	0x08010498
 800f33c:	080104b8 	.word	0x080104b8

0800f340 <fabs>:
 800f340:	ec51 0b10 	vmov	r0, r1, d0
 800f344:	4602      	mov	r2, r0
 800f346:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f34a:	ec43 2b10 	vmov	d0, r2, r3
 800f34e:	4770      	bx	lr

0800f350 <__ieee754_sqrt>:
 800f350:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f354:	4a68      	ldr	r2, [pc, #416]	@ (800f4f8 <__ieee754_sqrt+0x1a8>)
 800f356:	ec55 4b10 	vmov	r4, r5, d0
 800f35a:	43aa      	bics	r2, r5
 800f35c:	462b      	mov	r3, r5
 800f35e:	4621      	mov	r1, r4
 800f360:	d110      	bne.n	800f384 <__ieee754_sqrt+0x34>
 800f362:	4622      	mov	r2, r4
 800f364:	4620      	mov	r0, r4
 800f366:	4629      	mov	r1, r5
 800f368:	f7f1 f946 	bl	80005f8 <__aeabi_dmul>
 800f36c:	4602      	mov	r2, r0
 800f36e:	460b      	mov	r3, r1
 800f370:	4620      	mov	r0, r4
 800f372:	4629      	mov	r1, r5
 800f374:	f7f0 ff8a 	bl	800028c <__adddf3>
 800f378:	4604      	mov	r4, r0
 800f37a:	460d      	mov	r5, r1
 800f37c:	ec45 4b10 	vmov	d0, r4, r5
 800f380:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f384:	2d00      	cmp	r5, #0
 800f386:	dc0e      	bgt.n	800f3a6 <__ieee754_sqrt+0x56>
 800f388:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800f38c:	4322      	orrs	r2, r4
 800f38e:	d0f5      	beq.n	800f37c <__ieee754_sqrt+0x2c>
 800f390:	b19d      	cbz	r5, 800f3ba <__ieee754_sqrt+0x6a>
 800f392:	4622      	mov	r2, r4
 800f394:	4620      	mov	r0, r4
 800f396:	4629      	mov	r1, r5
 800f398:	f7f0 ff76 	bl	8000288 <__aeabi_dsub>
 800f39c:	4602      	mov	r2, r0
 800f39e:	460b      	mov	r3, r1
 800f3a0:	f7f1 fa54 	bl	800084c <__aeabi_ddiv>
 800f3a4:	e7e8      	b.n	800f378 <__ieee754_sqrt+0x28>
 800f3a6:	152a      	asrs	r2, r5, #20
 800f3a8:	d115      	bne.n	800f3d6 <__ieee754_sqrt+0x86>
 800f3aa:	2000      	movs	r0, #0
 800f3ac:	e009      	b.n	800f3c2 <__ieee754_sqrt+0x72>
 800f3ae:	0acb      	lsrs	r3, r1, #11
 800f3b0:	3a15      	subs	r2, #21
 800f3b2:	0549      	lsls	r1, r1, #21
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d0fa      	beq.n	800f3ae <__ieee754_sqrt+0x5e>
 800f3b8:	e7f7      	b.n	800f3aa <__ieee754_sqrt+0x5a>
 800f3ba:	462a      	mov	r2, r5
 800f3bc:	e7fa      	b.n	800f3b4 <__ieee754_sqrt+0x64>
 800f3be:	005b      	lsls	r3, r3, #1
 800f3c0:	3001      	adds	r0, #1
 800f3c2:	02dc      	lsls	r4, r3, #11
 800f3c4:	d5fb      	bpl.n	800f3be <__ieee754_sqrt+0x6e>
 800f3c6:	1e44      	subs	r4, r0, #1
 800f3c8:	1b12      	subs	r2, r2, r4
 800f3ca:	f1c0 0420 	rsb	r4, r0, #32
 800f3ce:	fa21 f404 	lsr.w	r4, r1, r4
 800f3d2:	4323      	orrs	r3, r4
 800f3d4:	4081      	lsls	r1, r0
 800f3d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f3da:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800f3de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f3e2:	07d2      	lsls	r2, r2, #31
 800f3e4:	bf5c      	itt	pl
 800f3e6:	005b      	lslpl	r3, r3, #1
 800f3e8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800f3ec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f3f0:	bf58      	it	pl
 800f3f2:	0049      	lslpl	r1, r1, #1
 800f3f4:	2600      	movs	r6, #0
 800f3f6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800f3fa:	106d      	asrs	r5, r5, #1
 800f3fc:	0049      	lsls	r1, r1, #1
 800f3fe:	2016      	movs	r0, #22
 800f400:	4632      	mov	r2, r6
 800f402:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800f406:	1917      	adds	r7, r2, r4
 800f408:	429f      	cmp	r7, r3
 800f40a:	bfde      	ittt	le
 800f40c:	193a      	addle	r2, r7, r4
 800f40e:	1bdb      	suble	r3, r3, r7
 800f410:	1936      	addle	r6, r6, r4
 800f412:	0fcf      	lsrs	r7, r1, #31
 800f414:	3801      	subs	r0, #1
 800f416:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800f41a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f41e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800f422:	d1f0      	bne.n	800f406 <__ieee754_sqrt+0xb6>
 800f424:	4604      	mov	r4, r0
 800f426:	2720      	movs	r7, #32
 800f428:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800f42c:	429a      	cmp	r2, r3
 800f42e:	eb00 0e0c 	add.w	lr, r0, ip
 800f432:	db02      	blt.n	800f43a <__ieee754_sqrt+0xea>
 800f434:	d113      	bne.n	800f45e <__ieee754_sqrt+0x10e>
 800f436:	458e      	cmp	lr, r1
 800f438:	d811      	bhi.n	800f45e <__ieee754_sqrt+0x10e>
 800f43a:	f1be 0f00 	cmp.w	lr, #0
 800f43e:	eb0e 000c 	add.w	r0, lr, ip
 800f442:	da42      	bge.n	800f4ca <__ieee754_sqrt+0x17a>
 800f444:	2800      	cmp	r0, #0
 800f446:	db40      	blt.n	800f4ca <__ieee754_sqrt+0x17a>
 800f448:	f102 0801 	add.w	r8, r2, #1
 800f44c:	1a9b      	subs	r3, r3, r2
 800f44e:	458e      	cmp	lr, r1
 800f450:	bf88      	it	hi
 800f452:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 800f456:	eba1 010e 	sub.w	r1, r1, lr
 800f45a:	4464      	add	r4, ip
 800f45c:	4642      	mov	r2, r8
 800f45e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800f462:	3f01      	subs	r7, #1
 800f464:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800f468:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f46c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800f470:	d1dc      	bne.n	800f42c <__ieee754_sqrt+0xdc>
 800f472:	4319      	orrs	r1, r3
 800f474:	d01b      	beq.n	800f4ae <__ieee754_sqrt+0x15e>
 800f476:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800f4fc <__ieee754_sqrt+0x1ac>
 800f47a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800f500 <__ieee754_sqrt+0x1b0>
 800f47e:	e9da 0100 	ldrd	r0, r1, [sl]
 800f482:	e9db 2300 	ldrd	r2, r3, [fp]
 800f486:	f7f0 feff 	bl	8000288 <__aeabi_dsub>
 800f48a:	e9da 8900 	ldrd	r8, r9, [sl]
 800f48e:	4602      	mov	r2, r0
 800f490:	460b      	mov	r3, r1
 800f492:	4640      	mov	r0, r8
 800f494:	4649      	mov	r1, r9
 800f496:	f7f1 fb2b 	bl	8000af0 <__aeabi_dcmple>
 800f49a:	b140      	cbz	r0, 800f4ae <__ieee754_sqrt+0x15e>
 800f49c:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 800f4a0:	e9da 0100 	ldrd	r0, r1, [sl]
 800f4a4:	e9db 2300 	ldrd	r2, r3, [fp]
 800f4a8:	d111      	bne.n	800f4ce <__ieee754_sqrt+0x17e>
 800f4aa:	3601      	adds	r6, #1
 800f4ac:	463c      	mov	r4, r7
 800f4ae:	1072      	asrs	r2, r6, #1
 800f4b0:	0863      	lsrs	r3, r4, #1
 800f4b2:	07f1      	lsls	r1, r6, #31
 800f4b4:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800f4b8:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800f4bc:	bf48      	it	mi
 800f4be:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800f4c2:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800f4c6:	4618      	mov	r0, r3
 800f4c8:	e756      	b.n	800f378 <__ieee754_sqrt+0x28>
 800f4ca:	4690      	mov	r8, r2
 800f4cc:	e7be      	b.n	800f44c <__ieee754_sqrt+0xfc>
 800f4ce:	f7f0 fedd 	bl	800028c <__adddf3>
 800f4d2:	e9da 8900 	ldrd	r8, r9, [sl]
 800f4d6:	4602      	mov	r2, r0
 800f4d8:	460b      	mov	r3, r1
 800f4da:	4640      	mov	r0, r8
 800f4dc:	4649      	mov	r1, r9
 800f4de:	f7f1 fafd 	bl	8000adc <__aeabi_dcmplt>
 800f4e2:	b120      	cbz	r0, 800f4ee <__ieee754_sqrt+0x19e>
 800f4e4:	1ca0      	adds	r0, r4, #2
 800f4e6:	bf08      	it	eq
 800f4e8:	3601      	addeq	r6, #1
 800f4ea:	3402      	adds	r4, #2
 800f4ec:	e7df      	b.n	800f4ae <__ieee754_sqrt+0x15e>
 800f4ee:	1c63      	adds	r3, r4, #1
 800f4f0:	f023 0401 	bic.w	r4, r3, #1
 800f4f4:	e7db      	b.n	800f4ae <__ieee754_sqrt+0x15e>
 800f4f6:	bf00      	nop
 800f4f8:	7ff00000 	.word	0x7ff00000
 800f4fc:	20000280 	.word	0x20000280
 800f500:	20000278 	.word	0x20000278
 800f504:	00000000 	.word	0x00000000

0800f508 <__ieee754_atan2>:
 800f508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f50c:	ec57 6b11 	vmov	r6, r7, d1
 800f510:	4273      	negs	r3, r6
 800f512:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800f690 <__ieee754_atan2+0x188>
 800f516:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800f51a:	4333      	orrs	r3, r6
 800f51c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800f520:	4543      	cmp	r3, r8
 800f522:	ec51 0b10 	vmov	r0, r1, d0
 800f526:	4635      	mov	r5, r6
 800f528:	d809      	bhi.n	800f53e <__ieee754_atan2+0x36>
 800f52a:	4244      	negs	r4, r0
 800f52c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f530:	4304      	orrs	r4, r0
 800f532:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800f536:	4544      	cmp	r4, r8
 800f538:	468e      	mov	lr, r1
 800f53a:	4681      	mov	r9, r0
 800f53c:	d907      	bls.n	800f54e <__ieee754_atan2+0x46>
 800f53e:	4632      	mov	r2, r6
 800f540:	463b      	mov	r3, r7
 800f542:	f7f0 fea3 	bl	800028c <__adddf3>
 800f546:	ec41 0b10 	vmov	d0, r0, r1
 800f54a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f54e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800f552:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800f556:	4334      	orrs	r4, r6
 800f558:	d103      	bne.n	800f562 <__ieee754_atan2+0x5a>
 800f55a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f55e:	f7ff bd57 	b.w	800f010 <atan>
 800f562:	17bc      	asrs	r4, r7, #30
 800f564:	f004 0402 	and.w	r4, r4, #2
 800f568:	ea53 0909 	orrs.w	r9, r3, r9
 800f56c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800f570:	d107      	bne.n	800f582 <__ieee754_atan2+0x7a>
 800f572:	2c02      	cmp	r4, #2
 800f574:	d05f      	beq.n	800f636 <__ieee754_atan2+0x12e>
 800f576:	2c03      	cmp	r4, #3
 800f578:	d1e5      	bne.n	800f546 <__ieee754_atan2+0x3e>
 800f57a:	a141      	add	r1, pc, #260	@ (adr r1, 800f680 <__ieee754_atan2+0x178>)
 800f57c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f580:	e7e1      	b.n	800f546 <__ieee754_atan2+0x3e>
 800f582:	4315      	orrs	r5, r2
 800f584:	d106      	bne.n	800f594 <__ieee754_atan2+0x8c>
 800f586:	f1be 0f00 	cmp.w	lr, #0
 800f58a:	da5f      	bge.n	800f64c <__ieee754_atan2+0x144>
 800f58c:	a13e      	add	r1, pc, #248	@ (adr r1, 800f688 <__ieee754_atan2+0x180>)
 800f58e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f592:	e7d8      	b.n	800f546 <__ieee754_atan2+0x3e>
 800f594:	4542      	cmp	r2, r8
 800f596:	d10f      	bne.n	800f5b8 <__ieee754_atan2+0xb0>
 800f598:	4293      	cmp	r3, r2
 800f59a:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 800f59e:	d107      	bne.n	800f5b0 <__ieee754_atan2+0xa8>
 800f5a0:	2c02      	cmp	r4, #2
 800f5a2:	d84c      	bhi.n	800f63e <__ieee754_atan2+0x136>
 800f5a4:	4b34      	ldr	r3, [pc, #208]	@ (800f678 <__ieee754_atan2+0x170>)
 800f5a6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f5aa:	e9d3 0100 	ldrd	r0, r1, [r3]
 800f5ae:	e7ca      	b.n	800f546 <__ieee754_atan2+0x3e>
 800f5b0:	2c02      	cmp	r4, #2
 800f5b2:	d848      	bhi.n	800f646 <__ieee754_atan2+0x13e>
 800f5b4:	4b31      	ldr	r3, [pc, #196]	@ (800f67c <__ieee754_atan2+0x174>)
 800f5b6:	e7f6      	b.n	800f5a6 <__ieee754_atan2+0x9e>
 800f5b8:	4543      	cmp	r3, r8
 800f5ba:	d0e4      	beq.n	800f586 <__ieee754_atan2+0x7e>
 800f5bc:	1a9b      	subs	r3, r3, r2
 800f5be:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800f5c2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f5c6:	da1e      	bge.n	800f606 <__ieee754_atan2+0xfe>
 800f5c8:	2f00      	cmp	r7, #0
 800f5ca:	da01      	bge.n	800f5d0 <__ieee754_atan2+0xc8>
 800f5cc:	323c      	adds	r2, #60	@ 0x3c
 800f5ce:	db1e      	blt.n	800f60e <__ieee754_atan2+0x106>
 800f5d0:	4632      	mov	r2, r6
 800f5d2:	463b      	mov	r3, r7
 800f5d4:	f7f1 f93a 	bl	800084c <__aeabi_ddiv>
 800f5d8:	ec41 0b10 	vmov	d0, r0, r1
 800f5dc:	f7ff feb0 	bl	800f340 <fabs>
 800f5e0:	f7ff fd16 	bl	800f010 <atan>
 800f5e4:	ec51 0b10 	vmov	r0, r1, d0
 800f5e8:	2c01      	cmp	r4, #1
 800f5ea:	d013      	beq.n	800f614 <__ieee754_atan2+0x10c>
 800f5ec:	2c02      	cmp	r4, #2
 800f5ee:	d015      	beq.n	800f61c <__ieee754_atan2+0x114>
 800f5f0:	2c00      	cmp	r4, #0
 800f5f2:	d0a8      	beq.n	800f546 <__ieee754_atan2+0x3e>
 800f5f4:	a318      	add	r3, pc, #96	@ (adr r3, 800f658 <__ieee754_atan2+0x150>)
 800f5f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5fa:	f7f0 fe45 	bl	8000288 <__aeabi_dsub>
 800f5fe:	a318      	add	r3, pc, #96	@ (adr r3, 800f660 <__ieee754_atan2+0x158>)
 800f600:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f604:	e014      	b.n	800f630 <__ieee754_atan2+0x128>
 800f606:	a118      	add	r1, pc, #96	@ (adr r1, 800f668 <__ieee754_atan2+0x160>)
 800f608:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f60c:	e7ec      	b.n	800f5e8 <__ieee754_atan2+0xe0>
 800f60e:	2000      	movs	r0, #0
 800f610:	2100      	movs	r1, #0
 800f612:	e7e9      	b.n	800f5e8 <__ieee754_atan2+0xe0>
 800f614:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f618:	4619      	mov	r1, r3
 800f61a:	e794      	b.n	800f546 <__ieee754_atan2+0x3e>
 800f61c:	a30e      	add	r3, pc, #56	@ (adr r3, 800f658 <__ieee754_atan2+0x150>)
 800f61e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f622:	f7f0 fe31 	bl	8000288 <__aeabi_dsub>
 800f626:	4602      	mov	r2, r0
 800f628:	460b      	mov	r3, r1
 800f62a:	a10d      	add	r1, pc, #52	@ (adr r1, 800f660 <__ieee754_atan2+0x158>)
 800f62c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f630:	f7f0 fe2a 	bl	8000288 <__aeabi_dsub>
 800f634:	e787      	b.n	800f546 <__ieee754_atan2+0x3e>
 800f636:	a10a      	add	r1, pc, #40	@ (adr r1, 800f660 <__ieee754_atan2+0x158>)
 800f638:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f63c:	e783      	b.n	800f546 <__ieee754_atan2+0x3e>
 800f63e:	a10c      	add	r1, pc, #48	@ (adr r1, 800f670 <__ieee754_atan2+0x168>)
 800f640:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f644:	e77f      	b.n	800f546 <__ieee754_atan2+0x3e>
 800f646:	2000      	movs	r0, #0
 800f648:	2100      	movs	r1, #0
 800f64a:	e77c      	b.n	800f546 <__ieee754_atan2+0x3e>
 800f64c:	a106      	add	r1, pc, #24	@ (adr r1, 800f668 <__ieee754_atan2+0x160>)
 800f64e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f652:	e778      	b.n	800f546 <__ieee754_atan2+0x3e>
 800f654:	f3af 8000 	nop.w
 800f658:	33145c07 	.word	0x33145c07
 800f65c:	3ca1a626 	.word	0x3ca1a626
 800f660:	54442d18 	.word	0x54442d18
 800f664:	400921fb 	.word	0x400921fb
 800f668:	54442d18 	.word	0x54442d18
 800f66c:	3ff921fb 	.word	0x3ff921fb
 800f670:	54442d18 	.word	0x54442d18
 800f674:	3fe921fb 	.word	0x3fe921fb
 800f678:	080104f0 	.word	0x080104f0
 800f67c:	080104d8 	.word	0x080104d8
 800f680:	54442d18 	.word	0x54442d18
 800f684:	c00921fb 	.word	0xc00921fb
 800f688:	54442d18 	.word	0x54442d18
 800f68c:	bff921fb 	.word	0xbff921fb
 800f690:	7ff00000 	.word	0x7ff00000

0800f694 <_init>:
 800f694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f696:	bf00      	nop
 800f698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f69a:	bc08      	pop	{r3}
 800f69c:	469e      	mov	lr, r3
 800f69e:	4770      	bx	lr

0800f6a0 <_fini>:
 800f6a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6a2:	bf00      	nop
 800f6a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f6a6:	bc08      	pop	{r3}
 800f6a8:	469e      	mov	lr, r3
 800f6aa:	4770      	bx	lr
