<dec f='tvm/include/tvm/tir/op_attr_types.h' l='73' type='2'/>
<use f='tvm/include/tvm/tir/op_attr_types.h' l='105' c='_ZN3tvm3tirlsERSoNS0_14CallEffectKindE'/>
<use f='tvm/src/arith/canonical_simplify.cc' l='1189' u='r' c='_ZN3tvm5arith19CanonicalSimplifier4Impl22SimplifyReduceCombinerEPKNS_3tir10ReduceNodeE'/>
<use f='tvm/src/arith/canonical_simplify.cc' l='1190' u='r' c='_ZN3tvm5arith19CanonicalSimplifier4Impl22SimplifyReduceCombinerEPKNS_3tir10ReduceNodeE'/>
<use f='tvm/src/arith/canonical_simplify.cc' l='1191' u='r' c='_ZN3tvm5arith19CanonicalSimplifier4Impl22SimplifyReduceCombinerEPKNS_3tir10ReduceNodeE'/>
<use f='tvm/src/arith/canonical_simplify.cc' l='1192' u='r' c='_ZN3tvm5arith19CanonicalSimplifier4Impl22SimplifyReduceCombinerEPKNS_3tir10ReduceNodeE'/>
<doc f='tvm/include/tvm/tir/op_attr_types.h' l='70'>/*!
   * \brief Function&apos;s that may read from states(e.g. RAM)
   */</doc>
<use f='tvm/src/arith/rewrite_simplify.cc' l='503' u='r' c='_ZN3tvm5arith17RewriteSimplifier4Impl10VisitExpr_EPKNS_3tir7SubNodeE'/>
<use f='tvm/src/arith/rewrite_simplify.cc' l='504' u='r' c='_ZN3tvm5arith17RewriteSimplifier4Impl10VisitExpr_EPKNS_3tir7SubNodeE'/>
<use f='tvm/src/arith/rewrite_simplify.cc' l='505' u='r' c='_ZN3tvm5arith17RewriteSimplifier4Impl10VisitExpr_EPKNS_3tir7SubNodeE'/>
<use f='tvm/src/arith/rewrite_simplify.cc' l='506' u='r' c='_ZN3tvm5arith17RewriteSimplifier4Impl10VisitExpr_EPKNS_3tir7SubNodeE'/>
<use f='tvm/src/arith/rewrite_simplify.cc' l='507' u='r' c='_ZN3tvm5arith17RewriteSimplifier4Impl10VisitExpr_EPKNS_3tir7SubNodeE'/>
<use f='tvm/src/te/autodiff/ad_simplify.cc' l='901' u='r' c='_ZN3tvm2te34RemoveRedundantInequalitiesMutator10VisitExpr_EPKNS_3tir10SelectNodeE'/>
<use f='tvm/src/te/schedule/operation_inline.cc' l='57' u='r' c='_ZN3tvm2te16OperationInliner10VisitExpr_EPKNS_3tir16ProducerLoadNodeE'/>
<use f='tvm/src/tir/analysis/control_flow_graph.cc' l='264' u='r' c='_ZN3tvm3tir23ControlFlowGraphBuilder25AssumeConstraintComponentENS_8PrimExprEb'/>
<use f='tvm/src/tir/analysis/control_flow_graph.cc' l='539' u='r' c='_ZN3tvm3tir23ControlFlowGraphBuilder25InternalConstraintContextC1EPS1_NS_8PrimExprE'/>
<use f='tvm/src/tir/analysis/side_effect.cc' l='41' u='r' c='_ZN3tvm3tir14ExprSideEffect10VisitExpr_EPKNS0_8LoadNodeE'/>
<use f='tvm/src/tir/analysis/side_effect.cc' l='46' u='r' c='_ZN3tvm3tir14ExprSideEffect10VisitExpr_EPKNS0_14BufferLoadNodeE'/>
<use f='tvm/src/tir/op/builtin.cc' l='150' u='r'/>
<use f='tvm/src/tir/op/builtin.cc' l='157' u='r'/>
<use f='tvm/src/tir/op/builtin.cc' l='232' u='r'/>
<use f='tvm/src/tir/op/builtin.cc' l='304' u='r'/>
<use f='tvm/src/tir/schedule/primitive/decompose_padding.cc' l='110' u='r' c='_ZN3tvm3tir19PaddingInfoAnalyzer12MatchPaddingEPKNS0_16BlockRealizeNodeERKNS_7runtime3MapINS0_3VarENS_5RangeEvvEE'/>
<use f='tvm/src/tir/transforms/remove_no_op.cc' l='117' u='r' c='_ZN3tvm3tir11NoOpRemover10VisitStmt_EPKNS0_12EvaluateNodeE'/>
<use f='tvm/src/tir/transforms/remove_no_op.cc' l='154' u='r' c='_ZN3tvm3tir11NoOpRemover12MakeEvaluateENS_8PrimExprE'/>
<use f='tvm/src/tir/transforms/remove_no_op.cc' l='163' u='r' c='_ZN3tvm3tir11NoOpRemover12MakeEvaluateERKNS_7runtime5ArrayINS_8PrimExprEvEE'/>
<use f='tvm/src/tir/transforms/remove_store_undef.cc' l='52' u='r' c='_ZN3tvm3tir17StoreUndefLocator10VisitStmt_EPKNS0_15BufferStoreNodeE'/>
<use f='tvm/src/tir/transforms/remove_store_undef.cc' l='72' u='r' c='_ZN3tvm3tir17StoreUndefLocator10VisitStmt_EPKNS0_11LetStmtNodeE'/>
<use f='tvm/src/tir/transforms/split_host_device.cc' l='76' u='r' c='_ZN3tvm3tir17VarUseDefAnalysis10VisitStmt_EPKNS0_11LetStmtNodeE'/>
<use f='tvm/src/tir/transforms/split_host_device.cc' l='144' u='r' c='_ZN3tvm3tir17VarUseDefAnalysis10VisitExpr_EPKNS0_7LetNodeE'/>
