// Seed: 3785194617
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input wor id_2,
    output supply0 id_3,
    input wand id_4
    , id_30,
    output wire id_5,
    output supply0 id_6,
    output tri1 id_7,
    input tri0 id_8,
    output wand id_9,
    input uwire id_10,
    input wire id_11,
    input uwire id_12,
    output uwire id_13,
    input supply0 id_14,
    input wire id_15,
    output tri0 id_16,
    input wand id_17,
    output uwire id_18,
    input tri0 id_19,
    input wor id_20,
    output tri0 id_21
    , id_31,
    input uwire id_22,
    output tri0 id_23,
    input wand id_24,
    input tri id_25,
    output tri0 id_26,
    output wire id_27,
    input supply0 id_28
);
  logic [1 : 1] id_32 = 1'b0;
  logic id_33;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wand id_3
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_3,
      id_2,
      id_0,
      id_2,
      id_0,
      id_3,
      id_3,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_24 = 0;
  assign id_0 = -1;
endmodule
