---
layout: post
title: <font size="7em"> <font style="color:Tomato;">PERSONAL PROJECTS </font></font>
categories: update
---
<br><font size="6em"><b>
●CAPTCHA PROJECT  <br>
</b></font> <font size="4em"> AUG,2020 - Ongoing </font>
<br><font size="6em"><b>●VLSI (EE 460R Course Project) <br>
</b></font> <font size="4em"> Aug,2019 – Dec,2019 (University of Texas at Austin)
</font><br>
<hr style="height:3px">
<hr style="height:3px">
<br>








<br>
<h1 style="background-color:LightCyan; text-align:center; color:black;"><font size="6em"><b>
VLSI (EE 460R)Course Project </b></font></h1>
<div style="float:right;"><font size="5em"> University of Texas at Austin (Aug,2019 – Dec,2019)
</font></div>
<br><br>

<font size="5em"><b>
<u>"SSP(Synchronous Serial Port) Design” with Verilog</u><br></b></font>
<br>
<img src="/images/fulls/VLSI4.jpg" class="image-img" width="500" height="300"><br>
Sketch ↑ <br>
<img src="/images/fulls/Transmiter_part.jpg" class="image-img" width="1000" height="100"><br>
Transmit Works ↑<br>
<img src="/images/fulls/FIFO.jpg" class="image-img" width="1000" height="300"><br>
FIFO Works ↑<br>
<img src="/images/fulls/Transmiter_Reciever_connection.jpg" class="image-img" width="1000" height="300"><br>
Receiver Works and Connected to Transmitter ↑<br>
<img src="/images/fulls/SSP.jpg" class="image-img" width="1000" height="800"><br>
SSP Works (Data out at the top, Data in at the bottom) ↑<br>
<a href="/images/Hoonjin_Jung_lab3A/RxFIFO.v">Click here for the RxFIFO Verilog code</a><br>
<a href="/images/Hoonjin_Jung_lab3A/RxLogic.v">Click here for the RxLogic Verilog code</a><br>
<a href="/images/Hoonjin_Jung_lab3A/SSP.v">Click here for the SSP Verilog code</a><br>
<a href="/images/Hoonjin_Jung_lab3A/TxFIFO.v">Click here for the TxFIFO Verilog code</a><br>
<a href="/images/Hoonjin_Jung_lab3A/TxLogic.v">Click here for the TxLogic Verilog code</a><br>
<br><br>
<font size="5em"><b>
<u>"SSP with ARM using WISHBONE Design” with Verilog</u><br></b></font><br>
<img src="/images/fulls/ARM.jpg" class="image-img" width="500" height="300">
<img src="/images/fulls/ARM2.jpg" class="image-img" width="500" height="300"><br>
Sketch ↑ <br>
<a href="/images/Hoonjin_Jung_lab3B/WISHB_MASTER.v">Click here for the WISHB_MASTER Verilog code</a><br>
<a href="/images/Hoonjin_Jung_lab3B/WISHB_SLAVE.v">Click here for the WISHB_SLAVE Verilog code</a><br>
<br>
<br>
<font size="5em"><b><u>"16-bit Adder Design” with Virtuoso</u></b><br>
Kogge-Stone Adder</font><br>
<img src="/images/fulls/Kogge.jpg" class="image-img" width="500" height="300"><br>
<a href="/images/jung_hoonjin_2a.tar.gz.zip">Click here to Download the .tar(Virtuoso) file</a><br>
<br>
<br>
<font size="5em"><b>
<u>"1-bit Memory Design” with Virtuoso</u><br></b></font>
<br>
<img src="/images/fulls/VLSI1.jpg" class="image-img" width="500" height="300">
<br>
Schematic ↑ <br>
<hr style="height:3px">

<br>
<br>
<h1 style="background-color:LightCyan; text-align:center; color:black;"><font size="6em"><b>
CAPTCHA PROJECT
</b></font></h1>
<div style="float:right;"><font size="5em"> JUL,2020 - Ongoing </font></div>
<br>
<br>
<br>
<br>
<br>
<hr style="height:3px">
<br>
