<profile>

<section name = "Vitis HLS Report for 'write_attn_softmax_info_Pipeline_ln277_for_each_q_patch'" level="0">
<item name = "Date">Wed Jul 31 17:05:10 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Deit_cpp</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">132, 132, 1.320 us, 1.320 us, 132, 132, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- _ln277_for_each_q_patch">130, 130, 3, 1, 1, 129, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 34, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 270, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln277_fu_90_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln277_fu_84_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_q_patch_1">9, 2, 8, 16</column>
<column name="attn_softmax_info_stream_blk_n">9, 2, 1, 2</column>
<column name="inout4_blk_n_W">9, 2, 1, 2</column>
<column name="q_patch_fu_48">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="attn_softmax_info_stream_read_reg_127">256, 0, 256, 0</column>
<column name="icmp_ln277_reg_118">1, 0, 1, 0</column>
<column name="q_patch_fu_48">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, write_attn_softmax_info_Pipeline__ln277_for_each_q_patch, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, write_attn_softmax_info_Pipeline__ln277_for_each_q_patch, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, write_attn_softmax_info_Pipeline__ln277_for_each_q_patch, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, write_attn_softmax_info_Pipeline__ln277_for_each_q_patch, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, write_attn_softmax_info_Pipeline__ln277_for_each_q_patch, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, write_attn_softmax_info_Pipeline__ln277_for_each_q_patch, return value</column>
<column name="attn_softmax_info_stream_dout">in, 256, ap_fifo, attn_softmax_info_stream, pointer</column>
<column name="attn_softmax_info_stream_num_data_valid">in, 2, ap_fifo, attn_softmax_info_stream, pointer</column>
<column name="attn_softmax_info_stream_fifo_cap">in, 2, ap_fifo, attn_softmax_info_stream, pointer</column>
<column name="attn_softmax_info_stream_empty_n">in, 1, ap_fifo, attn_softmax_info_stream, pointer</column>
<column name="attn_softmax_info_stream_read">out, 1, ap_fifo, attn_softmax_info_stream, pointer</column>
<column name="m_axi_inout4_AWVALID">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWREADY">in, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWADDR">out, 64, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWID">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWLEN">out, 32, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWSIZE">out, 3, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWBURST">out, 2, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWLOCK">out, 2, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWCACHE">out, 4, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWPROT">out, 3, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWQOS">out, 4, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWREGION">out, 4, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_AWUSER">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_WVALID">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_WREADY">in, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_WDATA">out, 256, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_WSTRB">out, 32, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_WLAST">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_WID">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_WUSER">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARVALID">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARREADY">in, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARADDR">out, 64, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARID">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARLEN">out, 32, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARSIZE">out, 3, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARBURST">out, 2, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARLOCK">out, 2, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARCACHE">out, 4, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARPROT">out, 3, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARQOS">out, 4, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARREGION">out, 4, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_ARUSER">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_RVALID">in, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_RREADY">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_RDATA">in, 256, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_RLAST">in, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_RID">in, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_RFIFONUM">in, 9, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_RUSER">in, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_RRESP">in, 2, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_BVALID">in, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_BREADY">out, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_BRESP">in, 2, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_BID">in, 1, m_axi, inout4, pointer</column>
<column name="m_axi_inout4_BUSER">in, 1, m_axi, inout4, pointer</column>
<column name="sext_ln277">in, 59, ap_none, sext_ln277, scalar</column>
</table>
</item>
</section>
</profile>
