{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737473975346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737473975346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 18:39:35 2025 " "Processing started: Tue Jan 21 18:39:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737473975346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473975346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SSOOO_CPU -c SSOOO_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off SSOOO_CPU -c SSOOO_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473975347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737473975863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737473975863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssooo_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file ssooo_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSOOO_Sim " "Found entity 1: SSOOO_Sim" {  } { { "SSOOO_Sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737473984090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssooo_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file ssooo_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSOOO_CPU " "Found entity 1: SSOOO_CPU" {  } { { "SSOOO_CPU.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737473984093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_IP " "Found entity 1: DataMemory_IP" {  } { { "DataMemory_IP.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/DataMemory_IP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737473984095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FU_Branch_Decision SSOOO_CPU.v(231) " "Verilog HDL Implicit Net warning at SSOOO_CPU.v(231): created implicit net for \"FU_Branch_Decision\"" {  } { { "SSOOO_CPU.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 231 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737473984095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SSOOO_CPU " "Elaborating entity \"SSOOO_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737473984141 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc_register.v 1 1 " "Using design file pc_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "pc_register.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/pc_register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737473984167 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1737473984167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register PC_register:pcreg " "Elaborating entity \"PC_register\" for hierarchy \"PC_register:pcreg\"" {  } { { "SSOOO_CPU.v" "pcreg" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737473984167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc instq.v(5) " "Verilog HDL Declaration information at instq.v(5): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737473984188 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instruction queue/instq.v 1 1 " "Using design file instruction queue/instq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstQ " "Found entity 1: InstQ" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737473984188 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1737473984188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstQ InstQ:instq " "Elaborating entity \"InstQ\" for hierarchy \"InstQ:instq\"" {  } { { "SSOOO_CPU.v" "instq" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737473984189 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.data_a 0 instq.v(16) " "Net \"InstMem.data_a\" at instq.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737473984422 "|SSOOO_CPU|InstQ:instq"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.waddr_a 0 instq.v(16) " "Net \"InstMem.waddr_a\" at instq.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737473984422 "|SSOOO_CPU|InstQ:instq"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.we_a 0 instq.v(16) " "Net \"InstMem.we_a\" at instq.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737473984422 "|SSOOO_CPU|InstQ:instq"}
{ "Warning" "WSGN_SEARCH_FILE" "register file/regfile.v 1 1 " "Using design file register file/regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "regfile.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/register file/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737473984452 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1737473984452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:regfile " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:regfile\"" {  } { { "SSOOO_CPU.v" "regfile" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737473984453 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(37) " "Verilog HDL Always Construct warning at regfile.v(37): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/register file/regfile.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737473984462 "|SSOOO_Sim|SSOOO_CPU:cpu|RegFile:regfile"}
{ "Warning" "WSGN_SEARCH_FILE" "branchpredictor.v 1 1 " "Using design file branchpredictor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BranchPredictor " "Found entity 1: BranchPredictor" {  } { { "branchpredictor.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/branchpredictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737473984481 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1737473984481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchPredictor BranchPredictor:BPU " "Elaborating entity \"BranchPredictor\" for hierarchy \"BranchPredictor:BPU\"" {  } { { "SSOOO_CPU.v" "BPU" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737473984481 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reorder buffer/rob.v 1 1 " "Using design file reorder buffer/rob.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROB " "Found entity 1: ROB" {  } { { "rob.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737473984502 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1737473984502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROB ROB:rob " "Elaborating entity \"ROB\" for hierarchy \"ROB:rob\"" {  } { { "SSOOO_CPU.v" "rob" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737473984504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(130) " "Verilog HDL assignment warning at rob.v(130): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737473984514 "|SSOOO_CPU|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(177) " "Verilog HDL assignment warning at rob.v(177): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737473984515 "|SSOOO_CPU|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(184) " "Verilog HDL assignment warning at rob.v(184): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737473984515 "|SSOOO_CPU|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i rob.v(128) " "Verilog HDL Always Construct warning at rob.v(128): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "rob.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737473984515 "|SSOOO_CPU|ROB:rob"}
{ "Warning" "WSGN_SEARCH_FILE" "functional unit/alu_oper.v 1 1 " "Using design file functional unit/alu_oper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_OPER " "Found entity 1: ALU_OPER" {  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737473984534 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1737473984534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_OPER ALU_OPER:alu_op " "Elaborating entity \"ALU_OPER\" for hierarchy \"ALU_OPER:alu_op\"" {  } { { "SSOOO_CPU.v" "alu_op" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737473984535 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_oper.v(28) " "Verilog HDL Case Statement warning at alu_oper.v(28): incomplete case statement has no default case item" {  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1737473984536 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_OP alu_oper.v(28) " "Verilog HDL Always Construct warning at alu_oper.v(28): inferring latch(es) for variable \"ALU_OP\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737473984536 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[0\] alu_oper.v(28) " "Inferred latch for \"ALU_OP\[0\]\" at alu_oper.v(28)" {  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984536 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[1\] alu_oper.v(28) " "Inferred latch for \"ALU_OP\[1\]\" at alu_oper.v(28)" {  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984536 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[2\] alu_oper.v(28) " "Inferred latch for \"ALU_OP\[2\]\" at alu_oper.v(28)" {  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984536 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[3\] alu_oper.v(28) " "Inferred latch for \"ALU_OP\[3\]\" at alu_oper.v(28)" {  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984536 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUFFER_SIZE_bits rob.v 63 rs.v(39) " "Verilog HDL macro warning at rs.v(39): overriding existing definition for macro \"BUFFER_SIZE_bits\", which was defined in \"rob.v\", line 63" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 39 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1737473984553 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rs.v(89) " "Verilog HDL information at rs.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1737473984553 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reservation station/rs.v 1 1 " "Using design file reservation station/rs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RS " "Found entity 1: RS" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737473984554 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1737473984554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS RS:rs " "Elaborating entity \"RS\" for hierarchy \"RS:rs\"" {  } { { "SSOOO_CPU.v" "rs" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737473984555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(91) " "Verilog HDL assignment warning at rs.v(91): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737473984568 "|SSOOO_CPU|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(99) " "Verilog HDL assignment warning at rs.v(99): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737473984568 "|SSOOO_CPU|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(104) " "Verilog HDL assignment warning at rs.v(104): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737473984568 "|SSOOO_CPU|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(123) " "Verilog HDL assignment warning at rs.v(123): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737473984568 "|SSOOO_CPU|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(165) " "Verilog HDL assignment warning at rs.v(165): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737473984568 "|SSOOO_CPU|RS:rs"}
{ "Warning" "WSGN_SEARCH_FILE" "functional unit/alu.v 1 1 " "Using design file functional unit/alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737473984587 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1737473984587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "SSOOO_CPU.v" "alu" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737473984588 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(40) " "Verilog HDL Case Statement warning at alu.v(40): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1737473984589 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Reg_res alu.v(40) " "Verilog HDL Always Construct warning at alu.v(40): inferring latch(es) for variable \"Reg_res\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[0\] alu.v(40) " "Inferred latch for \"Reg_res\[0\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[1\] alu.v(40) " "Inferred latch for \"Reg_res\[1\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[2\] alu.v(40) " "Inferred latch for \"Reg_res\[2\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[3\] alu.v(40) " "Inferred latch for \"Reg_res\[3\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[4\] alu.v(40) " "Inferred latch for \"Reg_res\[4\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[5\] alu.v(40) " "Inferred latch for \"Reg_res\[5\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[6\] alu.v(40) " "Inferred latch for \"Reg_res\[6\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[7\] alu.v(40) " "Inferred latch for \"Reg_res\[7\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[8\] alu.v(40) " "Inferred latch for \"Reg_res\[8\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[9\] alu.v(40) " "Inferred latch for \"Reg_res\[9\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[10\] alu.v(40) " "Inferred latch for \"Reg_res\[10\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[11\] alu.v(40) " "Inferred latch for \"Reg_res\[11\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[12\] alu.v(40) " "Inferred latch for \"Reg_res\[12\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[13\] alu.v(40) " "Inferred latch for \"Reg_res\[13\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[14\] alu.v(40) " "Inferred latch for \"Reg_res\[14\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[15\] alu.v(40) " "Inferred latch for \"Reg_res\[15\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[16\] alu.v(40) " "Inferred latch for \"Reg_res\[16\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[17\] alu.v(40) " "Inferred latch for \"Reg_res\[17\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[18\] alu.v(40) " "Inferred latch for \"Reg_res\[18\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[19\] alu.v(40) " "Inferred latch for \"Reg_res\[19\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[20\] alu.v(40) " "Inferred latch for \"Reg_res\[20\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[21\] alu.v(40) " "Inferred latch for \"Reg_res\[21\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[22\] alu.v(40) " "Inferred latch for \"Reg_res\[22\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[23\] alu.v(40) " "Inferred latch for \"Reg_res\[23\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[24\] alu.v(40) " "Inferred latch for \"Reg_res\[24\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[25\] alu.v(40) " "Inferred latch for \"Reg_res\[25\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[26\] alu.v(40) " "Inferred latch for \"Reg_res\[26\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[27\] alu.v(40) " "Inferred latch for \"Reg_res\[27\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[28\] alu.v(40) " "Inferred latch for \"Reg_res\[28\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[29\] alu.v(40) " "Inferred latch for \"Reg_res\[29\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[30\] alu.v(40) " "Inferred latch for \"Reg_res\[30\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[31\] alu.v(40) " "Inferred latch for \"Reg_res\[31\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984590 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Warning" "WSGN_SEARCH_FILE" "addressunit&ld_st buffer/addressunit.v 1 1 " "Using design file addressunit&ld_st buffer/addressunit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AddressUnit " "Found entity 1: AddressUnit" {  } { { "addressunit.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/addressunit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737473984610 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1737473984610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressUnit AddressUnit:AU " "Elaborating entity \"AddressUnit\" for hierarchy \"AddressUnit:AU\"" {  } { { "SSOOO_CPU.v" "AU" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737473984610 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ldstbuffer.v(115) " "Verilog HDL information at ldstbuffer.v(115): always construct contains both blocking and non-blocking assignments" {  } { { "ldstbuffer.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/ldstbuffer.v" 115 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1737473984631 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addressunit&ld_st buffer/ldstbuffer.v 1 1 " "Using design file addressunit&ld_st buffer/ldstbuffer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LdStBuffer " "Found entity 1: LdStBuffer" {  } { { "ldstbuffer.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/ldstbuffer.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737473984631 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1737473984631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LdStBuffer LdStBuffer:ldstbuffer " "Elaborating entity \"LdStBuffer\" for hierarchy \"LdStBuffer:ldstbuffer\"" {  } { { "SSOOO_CPU.v" "ldstbuffer" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737473984633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ldstbuffer.v(117) " "Verilog HDL assignment warning at ldstbuffer.v(117): truncated value with size 32 to match size of target (5)" {  } { { "ldstbuffer.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/ldstbuffer.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737473984648 "|SSOOO_CPU|LdStBuffer:ldstbuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ldstbuffer.v(125) " "Verilog HDL assignment warning at ldstbuffer.v(125): truncated value with size 32 to match size of target (5)" {  } { { "ldstbuffer.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/ldstbuffer.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737473984648 "|SSOOO_CPU|LdStBuffer:ldstbuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ldstbuffer.v(168) " "Verilog HDL assignment warning at ldstbuffer.v(168): truncated value with size 32 to match size of target (5)" {  } { { "ldstbuffer.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/ldstbuffer.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737473984648 "|SSOOO_CPU|LdStBuffer:ldstbuffer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Reg_Write_Data_test ldstbuffer.v(50) " "Output port \"Reg_Write_Data_test\" at ldstbuffer.v(50) has no driver" {  } { { "ldstbuffer.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/ldstbuffer.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737473984648 "|SSOOO_CPU|LdStBuffer:ldstbuffer"}
{ "Warning" "WSGN_SEARCH_FILE" "memory unit/dm.v 1 1 " "Using design file memory unit/dm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "dm.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/memory unit/dm.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737473984665 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1737473984665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM DM:datamemory " "Elaborating entity \"DM\" for hierarchy \"DM:datamemory\"" {  } { { "SSOOO_CPU.v" "datamemory" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737473984665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory_IP DM:datamemory\|DataMemory_IP:DataMemory " "Elaborating entity \"DataMemory_IP\" for hierarchy \"DM:datamemory\|DataMemory_IP:DataMemory\"" {  } { { "dm.v" "DataMemory" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/memory unit/dm.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737473984671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "DataMemory_IP.v" "altsyncram_component" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/DataMemory_IP.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737473984717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "DataMemory_IP.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/DataMemory_IP.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737473984718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737473984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737473984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DataMemory.MIF " "Parameter \"init_file\" = \"DataMemory.MIF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737473984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737473984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737473984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737473984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737473984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737473984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737473984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737473984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737473984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737473984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737473984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737473984718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737473984718 ""}  } { { "DataMemory_IP.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/DataMemory_IP.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737473984718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e3i1 " "Found entity 1: altsyncram_e3i1" {  } { { "db/altsyncram_e3i1.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/db/altsyncram_e3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737473984778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737473984778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e3i1 DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\|altsyncram_e3i1:auto_generated " "Elaborating entity \"altsyncram_e3i1\" for hierarchy \"DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\|altsyncram_e3i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737473984779 ""}
{ "Warning" "WSGN_SEARCH_FILE" "common data bus/cdb.v 1 1 " "Using design file common data bus/cdb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CDB " "Found entity 1: CDB" {  } { { "cdb.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/common data bus/cdb.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737473984803 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1737473984803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CDB CDB:cdb " "Elaborating entity \"CDB\" for hierarchy \"CDB:cdb\"" {  } { { "SSOOO_CPU.v" "cdb" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737473984803 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InstQ:instq\|InstMem " "RAM logic \"InstQ:instq\|InstMem\" is uninferred due to asynchronous read logic" {  } { { "instq.v" "InstMem" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1737473987385 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROB:rob\|Reg_Rd " "RAM logic \"ROB:rob\|Reg_Rd\" is uninferred due to inappropriate RAM size" {  } { { "rob.v" "Reg_Rd" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v" 71 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1737473987385 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1737473987385 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1737473990998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[31\] " "Latch ALU:alu\|Reg_res\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991076 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[30\] " "Latch ALU:alu\|Reg_res\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991076 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[29\] " "Latch ALU:alu\|Reg_res\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991076 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[28\] " "Latch ALU:alu\|Reg_res\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991076 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[27\] " "Latch ALU:alu\|Reg_res\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991076 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[26\] " "Latch ALU:alu\|Reg_res\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991076 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[25\] " "Latch ALU:alu\|Reg_res\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991076 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991076 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[24\] " "Latch ALU:alu\|Reg_res\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991077 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[23\] " "Latch ALU:alu\|Reg_res\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991077 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[22\] " "Latch ALU:alu\|Reg_res\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991077 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[21\] " "Latch ALU:alu\|Reg_res\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991077 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[20\] " "Latch ALU:alu\|Reg_res\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991077 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[19\] " "Latch ALU:alu\|Reg_res\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991077 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[18\] " "Latch ALU:alu\|Reg_res\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991077 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[17\] " "Latch ALU:alu\|Reg_res\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991077 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[16\] " "Latch ALU:alu\|Reg_res\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991077 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[15\] " "Latch ALU:alu\|Reg_res\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991077 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[14\] " "Latch ALU:alu\|Reg_res\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991077 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[13\] " "Latch ALU:alu\|Reg_res\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991078 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[12\] " "Latch ALU:alu\|Reg_res\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991078 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[11\] " "Latch ALU:alu\|Reg_res\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991078 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[10\] " "Latch ALU:alu\|Reg_res\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991078 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[9\] " "Latch ALU:alu\|Reg_res\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991078 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[8\] " "Latch ALU:alu\|Reg_res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991078 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[7\] " "Latch ALU:alu\|Reg_res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991078 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[6\] " "Latch ALU:alu\|Reg_res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991078 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[5\] " "Latch ALU:alu\|Reg_res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991078 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[4\] " "Latch ALU:alu\|Reg_res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991078 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[3\] " "Latch ALU:alu\|Reg_res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991078 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[2\] " "Latch ALU:alu\|Reg_res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991078 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[1\] " "Latch ALU:alu\|Reg_res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991078 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[0\] " "Latch ALU:alu\|Reg_res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[2\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[2\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991078 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_OPER:alu_op\|ALU_OP\[3\] " "Latch ALU_OPER:alu_op\|ALU_OP\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991079 ""}  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_OPER:alu_op\|ALU_OP\[0\] " "Latch ALU_OPER:alu_op\|ALU_OP\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991079 ""}  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_OPER:alu_op\|ALU_OP\[1\] " "Latch ALU_OPER:alu_op\|ALU_OP\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991079 ""}  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_OPER:alu_op\|ALU_OP\[2\] " "Latch ALU_OPER:alu_op\|ALU_OP\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737473991079 ""}  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737473991079 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rob.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v" 139 -1 0 } } { "pc_register.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/pc_register.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1737473991109 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1737473991109 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737473993888 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.map.smsg " "Generated suppressed messages file D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737474002405 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737474002867 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737474002867 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10067 " "Implemented 10067 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737474003376 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737474003376 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10001 " "Implemented 10001 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737474003376 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1737474003376 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737474003376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737474003413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 18:40:03 2025 " "Processing ended: Tue Jan 21 18:40:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737474003413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737474003413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737474003413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737474003413 ""}
