<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p765" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_765{left:69px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2_765{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_765{left:784px;bottom:68px;letter-spacing:0.1px;}
#t4_765{left:830px;bottom:68px;letter-spacing:0.11px;}
#t5_765{left:70px;bottom:1083px;letter-spacing:0.15px;}
#t6_765{left:360px;bottom:839px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_765{left:70px;bottom:701px;letter-spacing:0.13px;}
#t8_765{left:70px;bottom:678px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#t9_765{left:70px;bottom:661px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ta_765{left:70px;bottom:639px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tb_765{left:70px;bottom:622px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_765{left:70px;bottom:605px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#td_765{left:70px;bottom:582px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#te_765{left:70px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_765{left:70px;bottom:548px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#tg_765{left:70px;bottom:532px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#th_765{left:70px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_765{left:70px;bottom:492px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tj_765{left:70px;bottom:469px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#tk_765{left:70px;bottom:452px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tl_765{left:70px;bottom:429px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tm_765{left:70px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_765{left:70px;bottom:396px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#to_765{left:70px;bottom:373px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_765{left:70px;bottom:356px;letter-spacing:-0.15px;}
#tq_765{left:70px;bottom:333px;letter-spacing:-0.15px;word-spacing:-0.65px;}
#tr_765{left:70px;bottom:316px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#ts_765{left:70px;bottom:276px;letter-spacing:0.13px;}
#tt_765{left:70px;bottom:252px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tu_765{left:70px;bottom:234px;}
#tv_765{left:91px;bottom:215px;letter-spacing:-0.11px;}
#tw_765{left:118px;bottom:197px;letter-spacing:-0.12px;}
#tx_765{left:118px;bottom:179px;letter-spacing:-0.12px;}
#ty_765{left:118px;bottom:160px;letter-spacing:-0.12px;}
#tz_765{left:118px;bottom:142px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_765{left:91px;bottom:124px;letter-spacing:-0.06px;}
#t11_765{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#t12_765{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#t13_765{left:306px;bottom:1065px;letter-spacing:-0.09px;word-spacing:0.04px;}
#t14_765{left:306px;bottom:1050px;letter-spacing:-0.09px;}
#t15_765{left:354px;bottom:1065px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t16_765{left:354px;bottom:1050px;letter-spacing:-0.12px;}
#t17_765{left:354px;bottom:1034px;letter-spacing:-0.12px;}
#t18_765{left:429px;bottom:1065px;letter-spacing:-0.12px;}
#t19_765{left:429px;bottom:1050px;letter-spacing:-0.12px;}
#t1a_765{left:429px;bottom:1034px;letter-spacing:-0.12px;}
#t1b_765{left:512px;bottom:1065px;letter-spacing:-0.12px;}
#t1c_765{left:75px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_765{left:75px;bottom:995px;letter-spacing:-0.15px;}
#t1e_765{left:306px;bottom:1011px;}
#t1f_765{left:354px;bottom:1011px;letter-spacing:-0.14px;}
#t1g_765{left:429px;bottom:1011px;letter-spacing:-0.13px;}
#t1h_765{left:512px;bottom:1011px;letter-spacing:-0.11px;}
#t1i_765{left:512px;bottom:995px;letter-spacing:-0.14px;}
#t1j_765{left:75px;bottom:972px;letter-spacing:-0.12px;}
#t1k_765{left:75px;bottom:955px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1l_765{left:306px;bottom:972px;}
#t1m_765{left:354px;bottom:972px;letter-spacing:-0.13px;}
#t1n_765{left:429px;bottom:972px;letter-spacing:-0.16px;}
#t1o_765{left:512px;bottom:972px;letter-spacing:-0.11px;}
#t1p_765{left:512px;bottom:955px;letter-spacing:-0.14px;}
#t1q_765{left:75px;bottom:932px;letter-spacing:-0.12px;}
#t1r_765{left:75px;bottom:915px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_765{left:75px;bottom:898px;letter-spacing:-0.15px;}
#t1t_765{left:306px;bottom:932px;}
#t1u_765{left:354px;bottom:932px;letter-spacing:-0.14px;}
#t1v_765{left:429px;bottom:932px;letter-spacing:-0.15px;}
#t1w_765{left:512px;bottom:932px;letter-spacing:-0.11px;}
#t1x_765{left:512px;bottom:915px;letter-spacing:-0.14px;}
#t1y_765{left:94px;bottom:817px;letter-spacing:-0.14px;}
#t1z_765{left:166px;bottom:817px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t20_765{left:289px;bottom:817px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t21_765{left:440px;bottom:817px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t22_765{left:593px;bottom:817px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t23_765{left:742px;bottom:817px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t24_765{left:108px;bottom:793px;}
#t25_765{left:190px;bottom:793px;letter-spacing:-0.15px;}
#t26_765{left:272px;bottom:793px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_765{left:432px;bottom:793px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t28_765{left:614px;bottom:793px;letter-spacing:-0.15px;}
#t29_765{left:764px;bottom:793px;letter-spacing:-0.17px;}
#t2a_765{left:108px;bottom:768px;}
#t2b_765{left:190px;bottom:768px;letter-spacing:-0.17px;}
#t2c_765{left:278px;bottom:768px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2d_765{left:437px;bottom:768px;letter-spacing:-0.11px;}
#t2e_765{left:584px;bottom:768px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2f_765{left:764px;bottom:768px;letter-spacing:-0.16px;}
#t2g_765{left:109px;bottom:744px;}
#t2h_765{left:161px;bottom:744px;letter-spacing:-0.11px;}
#t2i_765{left:278px;bottom:744px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2j_765{left:433px;bottom:744px;letter-spacing:-0.12px;}
#t2k_765{left:584px;bottom:744px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t2l_765{left:764px;bottom:744px;letter-spacing:-0.17px;}

.s1_765{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_765{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_765{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_765{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_765{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_765{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_765{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts765" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg765Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg765" style="-webkit-user-select: none;"><object width="935" height="1210" data="765/765.svg" type="image/svg+xml" id="pdf765" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_765" class="t s1_765">MINSS—Return Minimum Scalar Single Precision Floating-Point Value </span>
<span id="t2_765" class="t s2_765">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_765" class="t s1_765">Vol. 2B </span><span id="t4_765" class="t s1_765">4-31 </span>
<span id="t5_765" class="t s3_765">MINSS—Return Minimum Scalar Single Precision Floating-Point Value </span>
<span id="t6_765" class="t s4_765">Instruction Operand Encoding </span>
<span id="t7_765" class="t s4_765">Description </span>
<span id="t8_765" class="t s5_765">Compares the low single precision floating-point values in the first source operand and the second source operand </span>
<span id="t9_765" class="t s5_765">and returns the minimum value to the low doubleword of the destination operand. </span>
<span id="ta_765" class="t s5_765">If the values being compared are both 0.0s (of either sign), the value in the second source operand is returned. If </span>
<span id="tb_765" class="t s5_765">a value in the second operand is an SNaN, that SNaN is returned unchanged to the destination (that is, a QNaN </span>
<span id="tc_765" class="t s5_765">version of the SNaN is not returned). </span>
<span id="td_765" class="t s5_765">If only one value is a NaN (SNaN or QNaN) for this instruction, the second source operand, either a NaN or a valid </span>
<span id="te_765" class="t s5_765">floating-point value, is written to the result. If instead of this behavior, it is required that the NaN in either source </span>
<span id="tf_765" class="t s5_765">operand be returned, the action of MINSD can be emulated using a sequence of instructions, such as, a comparison </span>
<span id="tg_765" class="t s5_765">followed by AND, ANDN, and OR. </span>
<span id="th_765" class="t s5_765">The second source operand can be an XMM register or a 32-bit memory location. The first source and destination </span>
<span id="ti_765" class="t s5_765">operands are XMM registers. </span>
<span id="tj_765" class="t s5_765">128-bit Legacy SSE version: The destination and first source operand are the same. Bits (MAXVL:32) of the corre- </span>
<span id="tk_765" class="t s5_765">sponding destination register remain unchanged. </span>
<span id="tl_765" class="t s5_765">VEX.128 and EVEX encoded version: The first source operand is an xmm register encoded by (E)VEX.vvvv. Bits </span>
<span id="tm_765" class="t s5_765">(127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits </span>
<span id="tn_765" class="t s5_765">(MAXVL-1:128) of the destination register are zeroed. </span>
<span id="to_765" class="t s5_765">EVEX encoded version: The low doubleword element of the destination operand is updated according to the </span>
<span id="tp_765" class="t s5_765">writemask. </span>
<span id="tq_765" class="t s5_765">Software should ensure VMINSS is encoded with VEX.L=0. Encoding VMINSS with VEX.L=1 may encounter unpre- </span>
<span id="tr_765" class="t s5_765">dictable behavior across different processor generations. </span>
<span id="ts_765" class="t s4_765">Operation </span>
<span id="tt_765" class="t s6_765">MIN(SRC1, SRC2) </span>
<span id="tu_765" class="t s6_765">{ </span>
<span id="tv_765" class="t s6_765">IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST := SRC2; </span>
<span id="tw_765" class="t s6_765">ELSE IF (SRC1 = NaN) THEN DEST := SRC2; FI; </span>
<span id="tx_765" class="t s6_765">ELSE IF (SRC2 = NaN) THEN DEST := SRC2; FI; </span>
<span id="ty_765" class="t s6_765">ELSE IF (SRC1 &lt; SRC2) THEN DEST := SRC1; </span>
<span id="tz_765" class="t s6_765">ELSE DEST := SRC2; </span>
<span id="t10_765" class="t s6_765">FI; </span>
<span id="t11_765" class="t s7_765">Opcode/ </span>
<span id="t12_765" class="t s7_765">Instruction </span>
<span id="t13_765" class="t s7_765">Op / </span>
<span id="t14_765" class="t s7_765">En </span>
<span id="t15_765" class="t s7_765">64/32 bit </span>
<span id="t16_765" class="t s7_765">Mode </span>
<span id="t17_765" class="t s7_765">Support </span>
<span id="t18_765" class="t s7_765">CPUID </span>
<span id="t19_765" class="t s7_765">Feature </span>
<span id="t1a_765" class="t s7_765">Flag </span>
<span id="t1b_765" class="t s7_765">Description </span>
<span id="t1c_765" class="t s6_765">F3 0F 5D /r </span>
<span id="t1d_765" class="t s6_765">MINSS xmm1,xmm2/m32 </span>
<span id="t1e_765" class="t s6_765">A </span><span id="t1f_765" class="t s6_765">V/V </span><span id="t1g_765" class="t s6_765">SSE </span><span id="t1h_765" class="t s6_765">Return the minimum scalar single precision floating-point </span>
<span id="t1i_765" class="t s6_765">value between xmm2/m32 and xmm1. </span>
<span id="t1j_765" class="t s6_765">VEX.LIG.F3.0F.WIG 5D /r </span>
<span id="t1k_765" class="t s6_765">VMINSS xmm1,xmm2, xmm3/m32 </span>
<span id="t1l_765" class="t s6_765">B </span><span id="t1m_765" class="t s6_765">V/V </span><span id="t1n_765" class="t s6_765">AVX </span><span id="t1o_765" class="t s6_765">Return the minimum scalar single precision floating-point </span>
<span id="t1p_765" class="t s6_765">value between xmm3/m32 and xmm2. </span>
<span id="t1q_765" class="t s6_765">EVEX.LLIG.F3.0F.W0 5D /r </span>
<span id="t1r_765" class="t s6_765">VMINSS xmm1 {k1}{z}, xmm2, </span>
<span id="t1s_765" class="t s6_765">xmm3/m32{sae} </span>
<span id="t1t_765" class="t s6_765">C </span><span id="t1u_765" class="t s6_765">V/V </span><span id="t1v_765" class="t s6_765">AVX512F </span><span id="t1w_765" class="t s6_765">Return the minimum scalar single precision floating-point </span>
<span id="t1x_765" class="t s6_765">value between xmm3/m32 and xmm2. </span>
<span id="t1y_765" class="t s7_765">Op/En </span><span id="t1z_765" class="t s7_765">Tuple Type </span><span id="t20_765" class="t s7_765">Operand 1 </span><span id="t21_765" class="t s7_765">Operand 2 </span><span id="t22_765" class="t s7_765">Operand 3 </span><span id="t23_765" class="t s7_765">Operand 4 </span>
<span id="t24_765" class="t s6_765">A </span><span id="t25_765" class="t s6_765">N/A </span><span id="t26_765" class="t s6_765">ModRM:reg (r, w) </span><span id="t27_765" class="t s6_765">ModRM:r/m (r) </span><span id="t28_765" class="t s6_765">N/A </span><span id="t29_765" class="t s6_765">N/A </span>
<span id="t2a_765" class="t s6_765">B </span><span id="t2b_765" class="t s6_765">N/A </span><span id="t2c_765" class="t s6_765">ModRM:reg (w) </span><span id="t2d_765" class="t s6_765">VEX.vvvv (r) </span><span id="t2e_765" class="t s6_765">ModRM:r/m (r) </span><span id="t2f_765" class="t s6_765">N/A </span>
<span id="t2g_765" class="t s6_765">C </span><span id="t2h_765" class="t s6_765">Tuple1 Scalar </span><span id="t2i_765" class="t s6_765">ModRM:reg (w) </span><span id="t2j_765" class="t s6_765">EVEX.vvvv (r) </span><span id="t2k_765" class="t s6_765">ModRM:r/m (r) </span><span id="t2l_765" class="t s6_765">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
