;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; HighF_FSKOut
HighF_FSKOut__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
HighF_FSKOut__0__MASK EQU 0x40
HighF_FSKOut__0__PC EQU CYREG_PRT0_PC6
HighF_FSKOut__0__PORT EQU 0
HighF_FSKOut__0__SHIFT EQU 6
HighF_FSKOut__AG EQU CYREG_PRT0_AG
HighF_FSKOut__AMUX EQU CYREG_PRT0_AMUX
HighF_FSKOut__BIE EQU CYREG_PRT0_BIE
HighF_FSKOut__BIT_MASK EQU CYREG_PRT0_BIT_MASK
HighF_FSKOut__BYP EQU CYREG_PRT0_BYP
HighF_FSKOut__CTL EQU CYREG_PRT0_CTL
HighF_FSKOut__DM0 EQU CYREG_PRT0_DM0
HighF_FSKOut__DM1 EQU CYREG_PRT0_DM1
HighF_FSKOut__DM2 EQU CYREG_PRT0_DM2
HighF_FSKOut__DR EQU CYREG_PRT0_DR
HighF_FSKOut__INP_DIS EQU CYREG_PRT0_INP_DIS
HighF_FSKOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
HighF_FSKOut__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
HighF_FSKOut__LCD_EN EQU CYREG_PRT0_LCD_EN
HighF_FSKOut__MASK EQU 0x40
HighF_FSKOut__PORT EQU 0
HighF_FSKOut__PRT EQU CYREG_PRT0_PRT
HighF_FSKOut__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
HighF_FSKOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
HighF_FSKOut__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
HighF_FSKOut__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
HighF_FSKOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
HighF_FSKOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
HighF_FSKOut__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
HighF_FSKOut__PS EQU CYREG_PRT0_PS
HighF_FSKOut__SHIFT EQU 6
HighF_FSKOut__SLW EQU CYREG_PRT0_SLW

; HighF_MuxSelIn
HighF_MuxSelIn__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
HighF_MuxSelIn__0__MASK EQU 0x80
HighF_MuxSelIn__0__PC EQU CYREG_PRT1_PC7
HighF_MuxSelIn__0__PORT EQU 1
HighF_MuxSelIn__0__SHIFT EQU 7
HighF_MuxSelIn__AG EQU CYREG_PRT1_AG
HighF_MuxSelIn__AMUX EQU CYREG_PRT1_AMUX
HighF_MuxSelIn__BIE EQU CYREG_PRT1_BIE
HighF_MuxSelIn__BIT_MASK EQU CYREG_PRT1_BIT_MASK
HighF_MuxSelIn__BYP EQU CYREG_PRT1_BYP
HighF_MuxSelIn__CTL EQU CYREG_PRT1_CTL
HighF_MuxSelIn__DM0 EQU CYREG_PRT1_DM0
HighF_MuxSelIn__DM1 EQU CYREG_PRT1_DM1
HighF_MuxSelIn__DM2 EQU CYREG_PRT1_DM2
HighF_MuxSelIn__DR EQU CYREG_PRT1_DR
HighF_MuxSelIn__INP_DIS EQU CYREG_PRT1_INP_DIS
HighF_MuxSelIn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
HighF_MuxSelIn__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
HighF_MuxSelIn__LCD_EN EQU CYREG_PRT1_LCD_EN
HighF_MuxSelIn__MASK EQU 0x80
HighF_MuxSelIn__PORT EQU 1
HighF_MuxSelIn__PRT EQU CYREG_PRT1_PRT
HighF_MuxSelIn__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
HighF_MuxSelIn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
HighF_MuxSelIn__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
HighF_MuxSelIn__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
HighF_MuxSelIn__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
HighF_MuxSelIn__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
HighF_MuxSelIn__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
HighF_MuxSelIn__PS EQU CYREG_PRT1_PS
HighF_MuxSelIn__SHIFT EQU 7
HighF_MuxSelIn__SLW EQU CYREG_PRT1_SLW

; HighF_MuxSelOut
HighF_MuxSelOut__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
HighF_MuxSelOut__0__MASK EQU 0x40
HighF_MuxSelOut__0__PC EQU CYREG_PRT1_PC6
HighF_MuxSelOut__0__PORT EQU 1
HighF_MuxSelOut__0__SHIFT EQU 6
HighF_MuxSelOut__AG EQU CYREG_PRT1_AG
HighF_MuxSelOut__AMUX EQU CYREG_PRT1_AMUX
HighF_MuxSelOut__BIE EQU CYREG_PRT1_BIE
HighF_MuxSelOut__BIT_MASK EQU CYREG_PRT1_BIT_MASK
HighF_MuxSelOut__BYP EQU CYREG_PRT1_BYP
HighF_MuxSelOut__CTL EQU CYREG_PRT1_CTL
HighF_MuxSelOut__DM0 EQU CYREG_PRT1_DM0
HighF_MuxSelOut__DM1 EQU CYREG_PRT1_DM1
HighF_MuxSelOut__DM2 EQU CYREG_PRT1_DM2
HighF_MuxSelOut__DR EQU CYREG_PRT1_DR
HighF_MuxSelOut__INP_DIS EQU CYREG_PRT1_INP_DIS
HighF_MuxSelOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
HighF_MuxSelOut__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
HighF_MuxSelOut__LCD_EN EQU CYREG_PRT1_LCD_EN
HighF_MuxSelOut__MASK EQU 0x40
HighF_MuxSelOut__PORT EQU 1
HighF_MuxSelOut__PRT EQU CYREG_PRT1_PRT
HighF_MuxSelOut__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
HighF_MuxSelOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
HighF_MuxSelOut__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
HighF_MuxSelOut__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
HighF_MuxSelOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
HighF_MuxSelOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
HighF_MuxSelOut__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
HighF_MuxSelOut__PS EQU CYREG_PRT1_PS
HighF_MuxSelOut__SHIFT EQU 6
HighF_MuxSelOut__SLW EQU CYREG_PRT1_SLW

; HighF_OneCLK
HighF_OneCLK__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
HighF_OneCLK__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
HighF_OneCLK__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
HighF_OneCLK__CFG2_SRC_SEL_MASK EQU 0x07
HighF_OneCLK__INDEX EQU 0x01
HighF_OneCLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
HighF_OneCLK__PM_ACT_MSK EQU 0x02
HighF_OneCLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
HighF_OneCLK__PM_STBY_MSK EQU 0x02

; HighF_OneInt
HighF_OneInt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
HighF_OneInt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
HighF_OneInt__INTC_MASK EQU 0x01
HighF_OneInt__INTC_NUMBER EQU 0
HighF_OneInt__INTC_PRIOR_NUM EQU 7
HighF_OneInt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
HighF_OneInt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
HighF_OneInt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; HighF_OnePWM
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
HighF_OnePWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
HighF_OnePWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
HighF_OnePWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
HighF_OnePWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
HighF_OnePWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
HighF_OnePWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
HighF_OnePWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
HighF_OnePWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
HighF_OnePWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
HighF_OnePWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
HighF_OnePWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
HighF_OnePWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
HighF_OnePWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
HighF_OnePWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
HighF_OnePWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1

; HighF_ZeroCLK
HighF_ZeroCLK__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
HighF_ZeroCLK__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
HighF_ZeroCLK__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
HighF_ZeroCLK__CFG2_SRC_SEL_MASK EQU 0x07
HighF_ZeroCLK__INDEX EQU 0x02
HighF_ZeroCLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
HighF_ZeroCLK__PM_ACT_MSK EQU 0x04
HighF_ZeroCLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
HighF_ZeroCLK__PM_STBY_MSK EQU 0x04

; HighF_ZeroInt
HighF_ZeroInt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
HighF_ZeroInt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
HighF_ZeroInt__INTC_MASK EQU 0x02
HighF_ZeroInt__INTC_NUMBER EQU 1
HighF_ZeroInt__INTC_PRIOR_NUM EQU 7
HighF_ZeroInt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
HighF_ZeroInt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
HighF_ZeroInt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; HighF_ZeroPWM
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
HighF_ZeroPWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
HighF_ZeroPWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
HighF_ZeroPWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
HighF_ZeroPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
HighF_ZeroPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
HighF_ZeroPWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
HighF_ZeroPWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
HighF_ZeroPWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
HighF_ZeroPWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
HighF_ZeroPWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
HighF_ZeroPWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
HighF_ZeroPWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
HighF_ZeroPWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
HighF_ZeroPWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
HighF_ZeroPWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
HighF_ZeroPWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
HighF_ZeroPWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
HighF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

; LEDTest
LEDTest__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
LEDTest__0__MASK EQU 0x20
LEDTest__0__PC EQU CYREG_PRT0_PC5
LEDTest__0__PORT EQU 0
LEDTest__0__SHIFT EQU 5
LEDTest__AG EQU CYREG_PRT0_AG
LEDTest__AMUX EQU CYREG_PRT0_AMUX
LEDTest__BIE EQU CYREG_PRT0_BIE
LEDTest__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LEDTest__BYP EQU CYREG_PRT0_BYP
LEDTest__CTL EQU CYREG_PRT0_CTL
LEDTest__DM0 EQU CYREG_PRT0_DM0
LEDTest__DM1 EQU CYREG_PRT0_DM1
LEDTest__DM2 EQU CYREG_PRT0_DM2
LEDTest__DR EQU CYREG_PRT0_DR
LEDTest__INP_DIS EQU CYREG_PRT0_INP_DIS
LEDTest__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LEDTest__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LEDTest__LCD_EN EQU CYREG_PRT0_LCD_EN
LEDTest__MASK EQU 0x20
LEDTest__PORT EQU 0
LEDTest__PRT EQU CYREG_PRT0_PRT
LEDTest__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LEDTest__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LEDTest__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LEDTest__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LEDTest__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LEDTest__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LEDTest__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LEDTest__PS EQU CYREG_PRT0_PS
LEDTest__SHIFT EQU 5
LEDTest__SLW EQU CYREG_PRT0_SLW

; LowF_FSK_Out
LowF_FSK_Out__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
LowF_FSK_Out__0__MASK EQU 0x02
LowF_FSK_Out__0__PC EQU CYREG_PRT0_PC1
LowF_FSK_Out__0__PORT EQU 0
LowF_FSK_Out__0__SHIFT EQU 1
LowF_FSK_Out__AG EQU CYREG_PRT0_AG
LowF_FSK_Out__AMUX EQU CYREG_PRT0_AMUX
LowF_FSK_Out__BIE EQU CYREG_PRT0_BIE
LowF_FSK_Out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LowF_FSK_Out__BYP EQU CYREG_PRT0_BYP
LowF_FSK_Out__CTL EQU CYREG_PRT0_CTL
LowF_FSK_Out__DM0 EQU CYREG_PRT0_DM0
LowF_FSK_Out__DM1 EQU CYREG_PRT0_DM1
LowF_FSK_Out__DM2 EQU CYREG_PRT0_DM2
LowF_FSK_Out__DR EQU CYREG_PRT0_DR
LowF_FSK_Out__INP_DIS EQU CYREG_PRT0_INP_DIS
LowF_FSK_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LowF_FSK_Out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LowF_FSK_Out__LCD_EN EQU CYREG_PRT0_LCD_EN
LowF_FSK_Out__MASK EQU 0x02
LowF_FSK_Out__PORT EQU 0
LowF_FSK_Out__PRT EQU CYREG_PRT0_PRT
LowF_FSK_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LowF_FSK_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LowF_FSK_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LowF_FSK_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LowF_FSK_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LowF_FSK_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LowF_FSK_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LowF_FSK_Out__PS EQU CYREG_PRT0_PS
LowF_FSK_Out__SHIFT EQU 1
LowF_FSK_Out__SLW EQU CYREG_PRT0_SLW

; LowF_MuxSelIn
LowF_MuxSelIn__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
LowF_MuxSelIn__0__MASK EQU 0x01
LowF_MuxSelIn__0__PC EQU CYREG_PRT0_PC0
LowF_MuxSelIn__0__PORT EQU 0
LowF_MuxSelIn__0__SHIFT EQU 0
LowF_MuxSelIn__AG EQU CYREG_PRT0_AG
LowF_MuxSelIn__AMUX EQU CYREG_PRT0_AMUX
LowF_MuxSelIn__BIE EQU CYREG_PRT0_BIE
LowF_MuxSelIn__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LowF_MuxSelIn__BYP EQU CYREG_PRT0_BYP
LowF_MuxSelIn__CTL EQU CYREG_PRT0_CTL
LowF_MuxSelIn__DM0 EQU CYREG_PRT0_DM0
LowF_MuxSelIn__DM1 EQU CYREG_PRT0_DM1
LowF_MuxSelIn__DM2 EQU CYREG_PRT0_DM2
LowF_MuxSelIn__DR EQU CYREG_PRT0_DR
LowF_MuxSelIn__INP_DIS EQU CYREG_PRT0_INP_DIS
LowF_MuxSelIn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LowF_MuxSelIn__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LowF_MuxSelIn__LCD_EN EQU CYREG_PRT0_LCD_EN
LowF_MuxSelIn__MASK EQU 0x01
LowF_MuxSelIn__PORT EQU 0
LowF_MuxSelIn__PRT EQU CYREG_PRT0_PRT
LowF_MuxSelIn__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LowF_MuxSelIn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LowF_MuxSelIn__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LowF_MuxSelIn__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LowF_MuxSelIn__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LowF_MuxSelIn__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LowF_MuxSelIn__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LowF_MuxSelIn__PS EQU CYREG_PRT0_PS
LowF_MuxSelIn__SHIFT EQU 0
LowF_MuxSelIn__SLW EQU CYREG_PRT0_SLW

; LowF_MuxSelOut
LowF_MuxSelOut__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
LowF_MuxSelOut__0__MASK EQU 0x04
LowF_MuxSelOut__0__PC EQU CYREG_PRT0_PC2
LowF_MuxSelOut__0__PORT EQU 0
LowF_MuxSelOut__0__SHIFT EQU 2
LowF_MuxSelOut__AG EQU CYREG_PRT0_AG
LowF_MuxSelOut__AMUX EQU CYREG_PRT0_AMUX
LowF_MuxSelOut__BIE EQU CYREG_PRT0_BIE
LowF_MuxSelOut__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LowF_MuxSelOut__BYP EQU CYREG_PRT0_BYP
LowF_MuxSelOut__CTL EQU CYREG_PRT0_CTL
LowF_MuxSelOut__DM0 EQU CYREG_PRT0_DM0
LowF_MuxSelOut__DM1 EQU CYREG_PRT0_DM1
LowF_MuxSelOut__DM2 EQU CYREG_PRT0_DM2
LowF_MuxSelOut__DR EQU CYREG_PRT0_DR
LowF_MuxSelOut__INP_DIS EQU CYREG_PRT0_INP_DIS
LowF_MuxSelOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LowF_MuxSelOut__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LowF_MuxSelOut__LCD_EN EQU CYREG_PRT0_LCD_EN
LowF_MuxSelOut__MASK EQU 0x04
LowF_MuxSelOut__PORT EQU 0
LowF_MuxSelOut__PRT EQU CYREG_PRT0_PRT
LowF_MuxSelOut__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LowF_MuxSelOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LowF_MuxSelOut__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LowF_MuxSelOut__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LowF_MuxSelOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LowF_MuxSelOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LowF_MuxSelOut__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LowF_MuxSelOut__PS EQU CYREG_PRT0_PS
LowF_MuxSelOut__SHIFT EQU 2
LowF_MuxSelOut__SLW EQU CYREG_PRT0_SLW

; LowF_OneCLK
LowF_OneCLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
LowF_OneCLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
LowF_OneCLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
LowF_OneCLK__CFG2_SRC_SEL_MASK EQU 0x07
LowF_OneCLK__INDEX EQU 0x00
LowF_OneCLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LowF_OneCLK__PM_ACT_MSK EQU 0x01
LowF_OneCLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LowF_OneCLK__PM_STBY_MSK EQU 0x01

; LowF_OneInt
LowF_OneInt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LowF_OneInt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LowF_OneInt__INTC_MASK EQU 0x04
LowF_OneInt__INTC_NUMBER EQU 2
LowF_OneInt__INTC_PRIOR_NUM EQU 7
LowF_OneInt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
LowF_OneInt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LowF_OneInt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LowF_OnePWM
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LowF_OnePWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
LowF_OnePWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
LowF_OnePWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
LowF_OnePWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
LowF_OnePWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
LowF_OnePWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
LowF_OnePWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
LowF_OnePWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
LowF_OnePWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
LowF_OnePWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
LowF_OnePWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
LowF_OnePWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LowF_OnePWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LowF_OnePWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
LowF_OnePWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
LowF_OnePWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
LowF_OnePWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
LowF_OnePWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LowF_OnePWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL

; LowF_ZeroCLK
LowF_ZeroCLK__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
LowF_ZeroCLK__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
LowF_ZeroCLK__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
LowF_ZeroCLK__CFG2_SRC_SEL_MASK EQU 0x07
LowF_ZeroCLK__INDEX EQU 0x03
LowF_ZeroCLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LowF_ZeroCLK__PM_ACT_MSK EQU 0x08
LowF_ZeroCLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LowF_ZeroCLK__PM_STBY_MSK EQU 0x08

; LowF_ZeroInt
LowF_ZeroInt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LowF_ZeroInt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LowF_ZeroInt__INTC_MASK EQU 0x08
LowF_ZeroInt__INTC_NUMBER EQU 3
LowF_ZeroInt__INTC_PRIOR_NUM EQU 7
LowF_ZeroInt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
LowF_ZeroInt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LowF_ZeroInt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LowF_ZeroPWM
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LowF_ZeroPWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
LowF_ZeroPWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
LowF_ZeroPWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
LowF_ZeroPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
LowF_ZeroPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
LowF_ZeroPWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
LowF_ZeroPWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
LowF_ZeroPWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
LowF_ZeroPWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
LowF_ZeroPWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
LowF_ZeroPWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
LowF_ZeroPWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LowF_ZeroPWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LowF_ZeroPWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
LowF_ZeroPWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
LowF_ZeroPWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
LowF_ZeroPWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
LowF_ZeroPWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
