$date
	Sun Oct 23 00:11:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#858166
b1010 &
b1010 %
1$
b1010 !
1"
#858167
0"
#858170
b101 &
b101 %
#858174
b10000 &
b10000 %
#858178
b1000 &
b1000 %
#858182
b100 &
b100 %
#858186
b10 &
b10 %
#858190
b1 &
1#
b1 %
#858194
b0 &
b0 %
0#
0$
#1878959
b11010 !
1"
#1878962
b11010 &
b11010 %
1$
#1878963
0"
#1878966
b1101 &
b1101 %
#1878970
b101000 &
b101000 %
#1878974
b10100 &
b10100 %
#1878978
b1010 &
b1010 %
#1878982
b101 &
b101 %
#1878986
b10000 &
b10000 %
#1878990
b1000 &
b1000 %
#1878994
b100 &
b100 %
#1878998
b10 &
b10 %
#1879002
b1 &
b1 %
1#
#1879006
b0 &
0#
b0 %
0$
#2858929
b10010 !
1"
#2858930
b10010 &
b10010 %
1$
#2858931
0"
#2858934
b1001 &
b1001 %
#2858938
b11100 &
b11100 %
#2858942
b1110 &
b1110 %
#2858946
b111 &
b111 %
#2858950
b10110 &
b10110 %
#2858954
b1011 &
b1011 %
#2858958
b100010 &
b100010 %
#2858962
b10001 &
b10001 %
#2858966
b110100 &
b110100 %
#2858970
b11010 &
b11010 %
#2858974
b1101 &
b1101 %
#2858978
b101000 &
b101000 %
#2858982
b10100 &
b10100 %
#2858986
b1010 &
b1010 %
#2858990
b101 &
b101 %
#2858994
b10000 &
b10000 %
#2858998
b1000 &
b1000 %
#2859002
b100 &
b100 %
#2859006
b10 &
b10 %
#2859010
b1 &
b1 %
1#
#2859014
b0 &
0#
b0 %
0$
#4500012
