// Seed: 3556518074
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output tri0 id_1;
  id_3 :
  assert property (@(posedge id_3[-1]) id_3)
  else $unsigned(38);
  ;
  wire id_4;
  case (id_4 !=? 1)
    -1: assign id_1 = 1 * id_3 - id_4;
    default:
    wire id_5 = id_3;
  endcase
  logic id_6, id_7, id_8;
  logic id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  for (genvar id_7 = id_5; id_1; id_7 = 1) begin : LABEL_0
    assign id_7 = id_5;
  end
endmodule
