  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator'.
INFO: [HLS 200-1611] Setting target device to 'xcvu440_CIV-flgb2377-1-i'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=winograd.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=winograd_test.cpp' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/winograd_test.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=winograd' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcvu440_CIV-flgb2377-1-i' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'csim.setup=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'vivado.clock=10' from /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/hls_config.cfg(13)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/vitis-comp.json
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Sep 26 18:01:53 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/hls_data.json outdir=/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/ip srcdir=/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/ip/misc
INFO: Copied 11 verilog file(s) to /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/ip/hdl/verilog
INFO: Copied 11 vhdl file(s) to /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/ip/drivers
Generating 4 subcores in /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/ip/subcore_prj:
impl/misc/winograd_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
impl/misc/winograd_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
impl/misc/winograd_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
impl/misc/winograd_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/ip/hdl/verilog
INFO: Generating winograd_fadd_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/winograd_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'winograd_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'winograd_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating winograd_fadd_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/winograd_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Generating winograd_faddfsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/winograd_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'winograd_faddfsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'winograd_faddfsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating winograd_faddfsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/winograd_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Generating winograd_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/winograd_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'winograd_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'winograd_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: Done generating winograd_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/winograd_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: Generating winograd_fsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/winograd_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'winograd_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'winograd_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating winograd_fsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/winograd_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Found 1 unique subcore IP: xilinx.com:ip:floating_point:7.1
INFO: Copied 4 subcore files: /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/ip/hdl/ip/winograd_fadd_32ns_32ns_32_5_full_dsp_1_ip/winograd_fadd_32ns_32ns_32_5_full_dsp_1_ip.xci /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/ip/hdl/ip/winograd_faddfsub_32ns_32ns_32_5_full_dsp_1_ip/winograd_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.xci /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/ip/hdl/ip/winograd_fsub_32ns_32ns_32_5_full_dsp_1_ip/winograd_fsub_32ns_32ns_32_5_full_dsp_1_ip.xci /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/ip/hdl/ip/winograd_fmul_32ns_32ns_32_4_max_dsp_1_ip/winograd_fmul_32ns_32ns_32_4_max_dsp_1_ip.xci
INFO: Import ports from HDL: /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/ip/hdl/vhdl/winograd.vhd (winograd)
INFO: Add axi4lite interface s_axi_CTRL
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
INFO: Add axi4full interface m_axi_gmem
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/ip/component.xml
INFO: Created IP archive /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/ip/xilinx_com_hls_winograd_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Fri Sep 26 18:02:06 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Sep 26 18:02:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module winograd
## set language verilog
## set family virtexu
## set device xcvu440_CIV
## set package -flgb2377
## set speed -1-i
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:winograd:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set has_subcore 1
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project convolution_accelerator
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "winograd"
# dict set report_options funcmodules {winograd_winograd_Pipeline_read_g winograd_winograd_Pipeline_read_d winograd_winograd_Pipeline_compute_Y}
# dict set report_options bindmodules {winograd_flow_control_loop_pipe_sequential_init winograd_faddfsub_32ns_32ns_32_5_full_dsp_1 winograd_fsub_32ns_32ns_32_5_full_dsp_1 winograd_fadd_32ns_32ns_32_5_full_dsp_1 winograd_fmul_32ns_32ns_32_4_max_dsp_1 winograd_gmem_m_axi winograd_CTRL_s_axi}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
# create_bd_design bd_0
Wrote  : </home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_CTRL CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_CTRL/Reg' is being assigned into address space '/s_axi_CTRL' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem' at <0x44A0_0000 [ 64K ]>.
Wrote  : </home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1677.461 ; gain = 9.582 ; free physical = 164 ; free virtual = 6475
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-09-26 18:02:47 IST
# if { $has_subcore } { report_ip_status }
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Sep 26 18:02:47 2025
| Host         : nirmal-hp running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_ip_status
---------------------------------------------------------------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 5 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| Instance Name                                  | Status     | Recommendation      | Change    | IP Name            | IP      | New Version           | New        | Original Part        |
|                                                |            |                     | Log       |                    | Version |                       | License    |                      |
+------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| bd_0_hls_inst_0                                | Up-to-date | No changes required | Change    | Winograd           | 1.0     | 1.0 (Rev. 2114277601) | Included   | xcvu440_CIV-flgb2377 |
|                                                |            |                     | Log not   |                    | (Rev.   |                       |            |                      |
|                                                |            |                     | available |                    | 2114277 |                       |            |                      |
+------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| winograd_fadd_32ns_32ns_32_5_full_dsp_1_ip     | Up-to-date | No changes required |  *(1)     | Floating-point     | 7.1     | 7.1 (Rev. 20)         | Included   | xcvu440_CIV-flgb2377 |
|                                                |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                |            |                     |           |                    | 20)     |                       |            |                      |
+------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| winograd_faddfsub_32ns_32ns_32_5_full_dsp_1_ip | Up-to-date | No changes required |  *(2)     | Floating-point     | 7.1     | 7.1 (Rev. 20)         | Included   | xcvu440_CIV-flgb2377 |
|                                                |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                |            |                     |           |                    | 20)     |                       |            |                      |
+------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| winograd_fmul_32ns_32ns_32_4_max_dsp_1_ip      | Up-to-date | No changes required |  *(3)     | Floating-point     | 7.1     | 7.1 (Rev. 20)         | Included   | xcvu440_CIV-flgb2377 |
|                                                |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                |            |                     |           |                    | 20)     |                       |            |                      |
+------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| winograd_fsub_32ns_32ns_32_5_full_dsp_1_ip     | Up-to-date | No changes required |  *(4)     | Floating-point     | 7.1     | 7.1 (Rev. 20)         | Included   | xcvu440_CIV-flgb2377 |
|                                                |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                                |            |                     |           |                    | 20)     |                       |            |                      |
+------------------------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
*(1) /tools/Xilinx/2025.1/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(2) /tools/Xilinx/2025.1/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(3) /tools/Xilinx/2025.1/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt
*(4) /tools/Xilinx/2025.1/Vivado/data/ip/xilinx/floating_point_v7_1/doc/floating_point_v7_1_changelog.txt


# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Fri Sep 26 18:02:47 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Fri Sep 26 18:02:47 2025] Launched synth_1...
Run output will be captured here: /home/nirmal-thomas/Documents/dev/hls_dev/hardware_acc/convolution_accelerator/convolution_accelerator/hls/impl/verilog/project.runs/synth_1/runme.log
[Fri Sep 26 18:02:47 2025] Waiting for synth_1 to finish...
[Fri Sep 26 18:03:20 2025] synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'bd_0_hls_inst_0_synth_1'
 'bd_0_hls_inst_0_synth_1' run failed with below errors.
ERROR: [Common 17-345] A valid license was not found for feature 'Synthesis' and/or device 'xcvu440_CIV'. Please run the Vivado License Manager for assistance in determining
which features and devices are licensed for your system.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". If you are using a license server, verify that the license server is up and running a version of the xilinx daemon that is compatible with the version of Xilinx software that you are using. Note: Vivado 2021.1 and later versions require upgrading your license server tools to the Flex 11.17.2.0 versions. Please confirm with your license admin that the correct version of the license server tools are installed.

wait_on_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:33 . Memory (MB): peak = 1680.395 ; gain = 2.934 ; free physical = 708 ; free virtual = 6483
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.

    while executing
"wait_on_run synth_1"
    invoked from within
"if { $has_synth || $has_impl } {
  # synth properties setting
  set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context..."
    (file "run_vivado.tcl" line 143)
INFO: [Common 17-206] Exiting Vivado at Fri Sep 26 18:03:20 2025...
ERROR: [HLS 200-478] vivado returned an error 
ERROR: 
INFO: [HLS 200-112] Total CPU user time: 66.1 seconds. Total CPU system time: 3.78 seconds. Total elapsed time: 112.22 seconds; peak allocated memory: 308.543 MB.
