0.7
2020.2
Oct 14 2022
05:20:55
E:/verilog/test/project_3/project_3.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
E:/verilog/test/project_3/project_3.srcs/sim_1/new/half_adder_tb.v,1706705664,verilog,,,,half_adder_tb,,,,,,,,
E:/verilog/test/project_3/project_3.srcs/sources_1/new/half_adder.v,1706705353,verilog,,E:/verilog/test/project_3/project_3.srcs/sim_1/new/half_adder_tb.v,,half_adder,,,,,,,,
