// Seed: 1283622288
module module_0 (
    input id_0,
    output logic id_1,
    input id_2
);
  type_11 id_3 (~id_2);
  supply1 id_4;
  logic   id_5;
  logic id_6 = 1'h0, id_7;
  assign id_4 = id_4;
  type_1 id_8 (
      .id_0(1),
      .id_1(id_3),
      .id_2(id_4),
      .id_3(id_3)
  );
  assign id_4[1'b0] = 1;
  logic id_9 = 1;
endmodule
`timescale 1 ps / 1ps
