<dec f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.h' l='64' type='static bool llvm::AArch64GenRegisterBankInfo::checkValueMapImpl(unsigned int Idx, unsigned int FirstInBank, unsigned int Size, unsigned int Offset)'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64GenRegisterBankInfo.def' l='124' ll='133' type='static bool llvm::AArch64GenRegisterBankInfo::checkValueMapImpl(unsigned int Idx, unsigned int FirstInBank, unsigned int Size, unsigned int Offset)'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterBankInfo.cpp' l='114' u='c' c='_ZN4llvm23AArch64RegisterBankInfoC1ERKNS_18TargetRegisterInfoE'/>
