#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb068d2c2b0 .scope module, "testbench" "testbench" 2 601;
 .timescale 0 0;
v0x7fb068c2aa20_0 .var "clk", 0 0;
RS_0x10b7b9518 .resolv tri, v0x7fb068c087b0_0, v0x7fb068c28d40_0;
v0x7fb068c2aab0_0 .net8 "halted", 0 0, RS_0x10b7b9518;  2 drivers
v0x7fb068c2ab40_0 .var "reset", 0 0;
S_0x7fb068d17000 .scope module, "PE" "processor" 2 605, 2 530 0, S_0x7fb068d2c2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "halt"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clock"
v0x7fb068c29d20_0 .net "clock", 0 0, v0x7fb068c2aa20_0;  1 drivers
v0x7fb068c29db0_0 .net "dataToReg", 15 0, v0x7fb068c08690_0;  1 drivers
v0x7fb068c29e40_0 .net "destData1", 15 0, v0x7fb068c26800_0;  1 drivers
v0x7fb068c29f10_0 .net8 "halt", 0 0, RS_0x10b7b9518;  alias, 2 drivers
v0x7fb068c29fe0_0 .net "instOut0", 15 0, v0x7fb068c29900_0;  1 drivers
v0x7fb068c2a0f0_0 .net "instOut1", 15 0, v0x7fb068c24a40_0;  1 drivers
v0x7fb068c2a1c0_0 .net "instOut2", 15 0, v0x7fb068c28e60_0;  1 drivers
v0x7fb068c2a290_0 .net "op2", 15 0, v0x7fb068c29090_0;  1 drivers
v0x7fb068c2a360_0 .net "op2Data1", 15 0, v0x7fb068c24ad0_0;  1 drivers
v0x7fb068c2a470_0 .net "pc", 15 0, v0x7fb068c29a60_0;  1 drivers
v0x7fb068c2a540_0 .net "pcCHANGE", 15 0, v0x7fb068c0bf40_0;  1 drivers
v0x7fb068c2a610_0 .net "regToWrite", 15 0, v0x7fb068c26c20_0;  1 drivers
v0x7fb068c2a6e0_0 .net "registerWrite", 0 0, v0x7fb068c26cb0_0;  1 drivers
v0x7fb068c2a7b0_0 .net "reset", 0 0, v0x7fb068c2ab40_0;  1 drivers
v0x7fb068c2a8c0_0 .net "result", 15 0, v0x7fb068c29360_0;  1 drivers
v0x7fb068c2a950_0 .net "waitFlag", 0 0, v0x7fb068c20870_0;  1 drivers
S_0x7fb068d2a0a0 .scope module, "stage_one" "stageOne" 2 561, 2 99 0, S_0x7fb068d17000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 16 "instIn"
    .port_info 3 /INPUT 16 "PC"
    .port_info 4 /INPUT 1 "registerWrite"
    .port_info 5 /INPUT 16 "regToWrite"
    .port_info 6 /INPUT 16 "dataToReg"
    .port_info 7 /OUTPUT 16 "instOut"
    .port_info 8 /OUTPUT 1 "waitFlag"
    .port_info 9 /OUTPUT 16 "op2"
    .port_info 10 /OUTPUT 16 "Rd"
v0x7fb068d3c7b0_0 .net "PC", 15 0, v0x7fb068c29a60_0;  alias, 1 drivers
v0x7fb068c26800_0 .var "Rd", 15 0;
v0x7fb068c26890_0 .net "clk", 0 0, v0x7fb068c2aa20_0;  alias, 1 drivers
v0x7fb068c24920_0 .net "dataToReg", 15 0, v0x7fb068c08690_0;  alias, 1 drivers
v0x7fb068c249b0_0 .net "instIn", 15 0, v0x7fb068c29900_0;  alias, 1 drivers
v0x7fb068c24a40_0 .var "instOut", 15 0;
v0x7fb068c24ad0_0 .var "op2", 15 0;
v0x7fb068c10550_0 .net "regToWrite", 15 0, v0x7fb068c26c20_0;  alias, 1 drivers
v0x7fb068c105e0 .array "regfile", 0 15, 15 0;
v0x7fb068c106f0_0 .net "registerWrite", 0 0, v0x7fb068c26cb0_0;  alias, 1 drivers
v0x7fb068c206c0_0 .net "reset", 0 0, v0x7fb068c2ab40_0;  alias, 1 drivers
v0x7fb068c20750_0 .var "stage2Reg", 3 0;
v0x7fb068c207e0_0 .var "stage3Reg", 3 0;
v0x7fb068c20870_0 .var "waitFlag", 0 0;
E_0x7fb068d3c480 .event posedge, v0x7fb068c26890_0;
E_0x7fb068d20f40 .event edge, v0x7fb068c206c0_0;
S_0x7fb068c1d1e0 .scope module, "stage_three" "stageThree" 2 583, 2 370 0, S_0x7fb068d17000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 16 "instIn"
    .port_info 3 /INPUT 16 "result"
    .port_info 4 /INPUT 16 "op2"
    .port_info 5 /OUTPUT 1 "registerWrite"
    .port_info 6 /OUTPUT 16 "regToWrite"
    .port_info 7 /OUTPUT 16 "dataToReg"
    .port_info 8 /OUTPUT 16 "PCchange"
    .port_info 9 /OUTPUT 1 "halt"
v0x7fb068c0bf40_0 .var "PCchange", 15 0;
v0x7fb068c0bfd0_0 .var "Z", 0 0;
v0x7fb068c0c060_0 .net "clk", 0 0, v0x7fb068c2aa20_0;  alias, 1 drivers
v0x7fb068c0c0f0_0 .var "cycles", 15 0;
v0x7fb068c08690_0 .var "dataToReg", 15 0;
v0x7fb068c08720 .array "datamem", 0 65535, 15 0;
v0x7fb068c087b0_0 .var "halt", 0 0;
v0x7fb068c08840_0 .var "haltFlag", 0 0;
v0x7fb068c26b00_0 .net "instIn", 15 0, v0x7fb068c28e60_0;  alias, 1 drivers
v0x7fb068c26b90_0 .net "op2", 15 0, v0x7fb068c29090_0;  alias, 1 drivers
v0x7fb068c26c20_0 .var "regToWrite", 15 0;
v0x7fb068c26cb0_0 .var "registerWrite", 0 0;
v0x7fb068c26d40_0 .net "reset", 0 0, v0x7fb068c2ab40_0;  alias, 1 drivers
v0x7fb068c26dd0_0 .net "result", 15 0, v0x7fb068c29360_0;  alias, 1 drivers
E_0x7fb068c25090 .event posedge, v0x7fb068c206c0_0;
S_0x7fb068c26e60 .scope module, "stage_two" "stageTwo" 2 573, 2 175 0, S_0x7fb068d17000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 16 "instIn"
    .port_info 3 /INPUT 16 "Rd"
    .port_info 4 /INPUT 16 "op2In"
    .port_info 5 /OUTPUT 16 "instOut"
    .port_info 6 /OUTPUT 16 "result"
    .port_info 7 /OUTPUT 16 "op2Out"
    .port_info 8 /OUTPUT 1 "halt"
v0x7fb068c28b00_0 .net "Rd", 15 0, v0x7fb068c26800_0;  alias, 1 drivers
v0x7fb068c28b90_0 .net "clk", 0 0, v0x7fb068c2aa20_0;  alias, 1 drivers
v0x7fb068c28c20_0 .var/i "cycles", 31 0;
v0x7fb068c28cb0_0 .net "ftoi_result", 15 0, v0x7fb068c275f0_0;  1 drivers
v0x7fb068c28d40_0 .var "halt", 0 0;
v0x7fb068c28dd0_0 .net "instIn", 15 0, v0x7fb068c24a40_0;  alias, 1 drivers
v0x7fb068c28e60_0 .var "instOut", 15 0;
v0x7fb068c28ef0_0 .net "itof_result", 15 0, v0x7fb068c287c0_0;  1 drivers
v0x7fb068c28f80_0 .net "op2In", 15 0, v0x7fb068c24ad0_0;  alias, 1 drivers
v0x7fb068c29090_0 .var "op2Out", 15 0;
v0x7fb068c29120_0 .var "operand2", 15 0;
v0x7fb068c291b0_0 .var "posFlag", 0 0;
v0x7fb068c29240_0 .var "pre", 11 0;
v0x7fb068c292d0_0 .net "reset", 0 0, v0x7fb068c2ab40_0;  alias, 1 drivers
v0x7fb068c29360_0 .var "result", 15 0;
v0x7fb068c293f0_0 .var "usePre", 0 0;
S_0x7fb068c270a0 .scope module, "ftoi_mod" "float_to_int" 2 194, 2 278 0, S_0x7fb068c26e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "in"
    .port_info 2 /INPUT 1 "clk"
v0x7fb068c27200_0 .net "clk", 0 0, v0x7fb068c2aa20_0;  alias, 1 drivers
v0x7fb068c27290_0 .var "exp_less_bias", 15 0;
v0x7fb068c27320_0 .var "exponent", 7 0;
v0x7fb068c273b0_0 .net "in", 15 0, v0x7fb068c29120_0;  1 drivers
v0x7fb068c27440_0 .var "left_shift", 22 0;
v0x7fb068c274d0_0 .var "man_pad", 15 0;
v0x7fb068c27560_0 .var "mantissa", 22 0;
v0x7fb068c275f0_0 .var "out", 15 0;
v0x7fb068c27680_0 .var "out_temp", 15 0;
v0x7fb068c27790_0 .net "sign", 0 0, L_0x7fb068c2b320;  1 drivers
L_0x7fb068c2b320 .part v0x7fb068c29120_0, 15, 1;
S_0x7fb068c27820 .scope module, "itof_mod" "int_to_float" 2 193, 2 315 0, S_0x7fb068c26e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "in"
    .port_info 2 /INPUT 1 "clk"
L_0x10b7eb098 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
L_0x7fb068c2aeb0 .functor XOR 16, v0x7fb068c29120_0, L_0x10b7eb098, C4<0000000000000000>, C4<0000000000000000>;
v0x7fb068c27e00_0 .net/2u *"_s10", 15 0, L_0x10b7eb098;  1 drivers
v0x7fb068c27e90_0 .net *"_s12", 15 0, L_0x7fb068c2aeb0;  1 drivers
L_0x10b7eb0e0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fb068c27f20_0 .net/2u *"_s14", 15 0, L_0x10b7eb0e0;  1 drivers
v0x7fb068c27fb0_0 .net *"_s16", 15 0, L_0x7fb068c2afa0;  1 drivers
v0x7fb068c28040_0 .net *"_s18", 15 0, L_0x7fb068c2b0e0;  1 drivers
v0x7fb068c28110_0 .net *"_s2", 31 0, L_0x7fb068c2ac70;  1 drivers
L_0x10b7eb008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb068c281a0_0 .net *"_s5", 30 0, L_0x10b7eb008;  1 drivers
L_0x10b7eb050 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fb068c28230_0 .net/2u *"_s6", 31 0, L_0x10b7eb050;  1 drivers
v0x7fb068c282c0_0 .net *"_s8", 0 0, L_0x7fb068c2ad90;  1 drivers
v0x7fb068c283d0_0 .net "clk", 0 0, v0x7fb068c2aa20_0;  alias, 1 drivers
v0x7fb068c28460_0 .net "d", 4 0, v0x7fb068c27b30_0;  1 drivers
v0x7fb068c284f0_0 .var "exponent", 7 0;
v0x7fb068c28580_0 .var "extra_zeros", 6 0;
v0x7fb068c28610_0 .net "in", 15 0, v0x7fb068c29120_0;  alias, 1 drivers
v0x7fb068c286a0_0 .var "in_plus_zeros", 22 0;
v0x7fb068c28730_0 .var "mantissa", 6 0;
v0x7fb068c287c0_0 .var "out", 15 0;
v0x7fb068c28950_0 .net "sign", 0 0, L_0x7fb068c2abd0;  1 drivers
v0x7fb068c289e0_0 .var "twos_in_plus_zeros", 22 0;
v0x7fb068c28a70_0 .net "zero_count_input", 15 0, L_0x7fb068c2b200;  1 drivers
L_0x7fb068c2abd0 .part v0x7fb068c29120_0, 15, 1;
L_0x7fb068c2ac70 .concat [ 1 31 0 0], L_0x7fb068c2abd0, L_0x10b7eb008;
L_0x7fb068c2ad90 .cmp/eq 32, L_0x7fb068c2ac70, L_0x10b7eb050;
L_0x7fb068c2afa0 .arith/sum 16, L_0x7fb068c2aeb0, L_0x10b7eb0e0;
L_0x7fb068c2b0e0 .functor MUXZ 16, v0x7fb068c29120_0, L_0x7fb068c2afa0, L_0x7fb068c2ad90, C4<>;
L_0x7fb068c2b200 .concat [ 16 0 0 0], L_0x7fb068c2b0e0;
S_0x7fb068c27980 .scope module, "zero_counter" "lead0s" 2 326, 2 515 0, S_0x7fb068c27820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "d"
    .port_info 1 /INPUT 16 "s"
v0x7fb068c27b30_0 .var "d", 4 0;
v0x7fb068c27bc0_0 .net "s", 15 0, L_0x7fb068c2b200;  alias, 1 drivers
v0x7fb068c27c50_0 .var "s2", 1 0;
v0x7fb068c27ce0_0 .var "s4", 3 0;
v0x7fb068c27d70_0 .var "s8", 7 0;
E_0x7fb068c12870 .event edge, v0x7fb068c27bc0_0, v0x7fb068c27d70_0, v0x7fb068c27ce0_0, v0x7fb068c27c50_0;
S_0x7fb068c294d0 .scope module, "stage_zero" "stageZero" 2 554, 2 50 0, S_0x7fb068d17000;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "PCchange"
    .port_info 1 /INPUT 1 "waitFlag"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 16 "instOut"
    .port_info 5 /OUTPUT 16 "pc"
v0x7fb068c296c0_0 .net "PCchange", 15 0, v0x7fb068c0bf40_0;  alias, 1 drivers
v0x7fb068c29750_0 .net "clk", 0 0, v0x7fb068c2aa20_0;  alias, 1 drivers
v0x7fb068c297e0_0 .var "cycles", 15 0;
v0x7fb068c29870_0 .var "firstWait", 0 0;
v0x7fb068c29900_0 .var "instOut", 15 0;
v0x7fb068c299d0 .array "instrmem", 0 65535, 15 0;
v0x7fb068c29a60_0 .var "pc", 15 0;
v0x7fb068c29af0_0 .var "pcStageZero", 15 0;
v0x7fb068c29b80_0 .net "reset", 0 0, v0x7fb068c2ab40_0;  alias, 1 drivers
v0x7fb068c29c90_0 .net "waitFlag", 0 0, v0x7fb068c20870_0;  alias, 1 drivers
    .scope S_0x7fb068c294d0;
T_0 ;
    %pushi/vec4 11776, 0, 16;
    %store/vec4 v0x7fb068c29900_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb068c297e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb068c29af0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb068c29870_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fb068c294d0;
T_1 ;
    %wait E_0x7fb068d20f40;
    %vpi_call 2 66 "$readmemh", "instrmem.txt", v0x7fb068c299d0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111100111 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb068c294d0;
T_2 ;
    %wait E_0x7fb068d3c480;
    %load/vec4 v0x7fb068c296c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fb068c296c0_0;
    %assign/vec4 v0x7fb068c29af0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fb068c29c90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 11776, 0, 16;
    %assign/vec4 v0x7fb068c29900_0, 0;
    %load/vec4 v0x7fb068c29af0_0;
    %subi 2, 0, 16;
    %assign/vec4 v0x7fb068c29af0_0, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0x7fb068c297e0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fb068c297e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 11776, 0, 16;
    %assign/vec4 v0x7fb068c29900_0, 0;
    %load/vec4 v0x7fb068c297e0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x7fb068c297e0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7fb068c29af0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x7fb068c299d0, 4;
    %assign/vec4 v0x7fb068c29900_0, 0;
    %load/vec4 v0x7fb068c29af0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fb068c29af0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %load/vec4 v0x7fb068c29af0_0;
    %assign/vec4 v0x7fb068c29a60_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb068d2a0a0;
T_3 ;
    %pushi/vec4 11776, 0, 16;
    %store/vec4 v0x7fb068c24a40_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb068c20870_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fb068d2a0a0;
T_4 ;
    %wait E_0x7fb068d20f40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb068c105e0, 4, 0;
    %vpi_call 2 118 "$readmemh", "regfile.txt", v0x7fb068c105e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb068d2a0a0;
T_5 ;
    %wait E_0x7fb068d3c480;
    %vpi_call 2 125 "$display", "$time:%x  reg0:%x reg1:%x reg2:%x reg3:%x reg4:%x reg5:%x reg6:%x reg7:%x PC:%x reg13:%x", $time, &A<v0x7fb068c105e0, 0>, &A<v0x7fb068c105e0, 1>, &A<v0x7fb068c105e0, 2>, &A<v0x7fb068c105e0, 3>, &A<v0x7fb068c105e0, 4>, &A<v0x7fb068c105e0, 5>, &A<v0x7fb068c105e0, 6>, &A<v0x7fb068c105e0, 7>, v0x7fb068d3c7b0_0, &A<v0x7fb068c105e0, 13> {0 0 0};
    %load/vec4 v0x7fb068d3c7b0_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb068c105e0, 0, 4;
    %load/vec4 v0x7fb068c249b0_0;
    %parti/s 5, 9, 5;
    %pushi/vec4 31, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb068c249b0_0;
    %parti/s 5, 9, 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fb068c249b0_0;
    %pushi/vec4 11776, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fb068c20750_0;
    %assign/vec4 v0x7fb068c207e0_0, 0;
    %load/vec4 v0x7fb068c249b0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x7fb068c20750_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fb068c20750_0;
    %assign/vec4 v0x7fb068c207e0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x7fb068c20750_0, 0;
T_5.1 ;
    %load/vec4 v0x7fb068c20750_0;
    %load/vec4 v0x7fb068c249b0_0;
    %parti/s 4, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb068c207e0_0;
    %load/vec4 v0x7fb068c249b0_0;
    %parti/s 4, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fb068c20750_0;
    %load/vec4 v0x7fb068c249b0_0;
    %parti/s 4, 4, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb068c207e0_0;
    %load/vec4 v0x7fb068c249b0_0;
    %parti/s 4, 4, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %or;
    %load/vec4 v0x7fb068c249b0_0;
    %parti/s 5, 9, 5;
    %pushi/vec4 31, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb068c249b0_0;
    %parti/s 5, 9, 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fb068c249b0_0;
    %pushi/vec4 11776, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %and;
    %load/vec4 v0x7fb068c20870_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 11776, 0, 16;
    %assign/vec4 v0x7fb068c24a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb068c20870_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fb068c20870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 11776, 0, 16;
    %assign/vec4 v0x7fb068c24a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb068c20870_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb068c20870_0, 0;
    %load/vec4 v0x7fb068c249b0_0;
    %assign/vec4 v0x7fb068c24a40_0, 0;
T_5.5 ;
T_5.3 ;
    %load/vec4 v0x7fb068c249b0_0;
    %parti/s 5, 9, 5;
    %pushi/vec4 31, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb068c249b0_0;
    %parti/s 5, 9, 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fb068c249b0_0;
    %pushi/vec4 11776, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fb068c20870_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x7fb068c249b0_0;
    %parti/s 1, 8, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x7fb068c249b0_0;
    %parti/s 4, 0, 2;
    %pad/u 16;
    %assign/vec4 v0x7fb068c24ad0_0, 0;
    %load/vec4 v0x7fb068c249b0_0;
    %parti/s 4, 4, 4;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fb068c105e0, 4;
    %assign/vec4 v0x7fb068c26800_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x7fb068c249b0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fb068c105e0, 4;
    %assign/vec4 v0x7fb068c24ad0_0, 0;
    %load/vec4 v0x7fb068c249b0_0;
    %parti/s 4, 4, 4;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fb068c105e0, 4;
    %assign/vec4 v0x7fb068c26800_0, 0;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
T_5.6 ;
    %load/vec4 v0x7fb068c106f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.11, 4;
    %load/vec4 v0x7fb068c24920_0;
    %ix/getv 3, v0x7fb068c10550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb068c105e0, 0, 4;
T_5.11 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb068c27980;
T_6 ;
    %wait E_0x7fb068c12870;
    %load/vec4 v0x7fb068c27bc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7fb068c27b30_0, 0, 5;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb068c27b30_0, 4, 1;
    %load/vec4 v0x7fb068c27bc0_0;
    %parti/s 8, 8, 5;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fb068c27bc0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fb068c27bc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %split/vec4 8;
    %store/vec4 v0x7fb068c27d70_0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb068c27b30_0, 4, 1;
    %load/vec4 v0x7fb068c27d70_0;
    %parti/s 4, 4, 4;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fb068c27d70_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fb068c27d70_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %split/vec4 4;
    %store/vec4 v0x7fb068c27ce0_0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb068c27b30_0, 4, 1;
    %load/vec4 v0x7fb068c27ce0_0;
    %parti/s 2, 2, 3;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_6.6, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fb068c27ce0_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fb068c27ce0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %split/vec4 2;
    %store/vec4 v0x7fb068c27c50_0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb068c27b30_0, 4, 1;
    %load/vec4 v0x7fb068c27c50_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb068c27b30_0, 4, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fb068c27820;
T_7 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fb068c28580_0, 0, 7;
    %end;
    .thread T_7;
    .scope S_0x7fb068c27820;
T_8 ;
    %wait E_0x7fb068d3c480;
    %load/vec4 v0x7fb068c28610_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb068c287c0_0, 0, 16;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fb068c28610_0;
    %load/vec4 v0x7fb068c28580_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb068c286a0_0, 0, 23;
    %load/vec4 v0x7fb068c28610_0;
    %pushi/vec4 65535, 0, 16;
    %xor;
    %addi 1, 0, 16;
    %load/vec4 v0x7fb068c28580_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb068c289e0_0, 0, 23;
    %load/vec4 v0x7fb068c28950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x7fb068c286a0_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x7fb068c28460_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 7;
    %store/vec4 v0x7fb068c28730_0, 0, 7;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x7fb068c289e0_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x7fb068c28460_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 7;
    %store/vec4 v0x7fb068c28730_0, 0, 7;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %pushi/vec4 127, 0, 8;
    %pushi/vec4 15, 0, 8;
    %load/vec4 v0x7fb068c28460_0;
    %pad/u 8;
    %sub;
    %add;
    %store/vec4 v0x7fb068c284f0_0, 0, 8;
    %load/vec4 v0x7fb068c28950_0;
    %load/vec4 v0x7fb068c284f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb068c28730_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb068c287c0_0, 0, 16;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fb068c270a0;
T_9 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7fb068c274d0_0, 0, 16;
    %end;
    .thread T_9;
    .scope S_0x7fb068c270a0;
T_10 ;
    %wait E_0x7fb068d3c480;
    %load/vec4 v0x7fb068c273b0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0x7fb068c27320_0, 0, 8;
    %load/vec4 v0x7fb068c274d0_0;
    %load/vec4 v0x7fb068c273b0_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb068c27560_0, 0, 23;
    %load/vec4 v0x7fb068c27320_0;
    %pad/u 16;
    %subi 127, 0, 16;
    %store/vec4 v0x7fb068c27290_0, 0, 16;
    %load/vec4 v0x7fb068c27560_0;
    %ix/getv 4, v0x7fb068c27290_0;
    %shiftl 4;
    %store/vec4 v0x7fb068c27440_0, 0, 23;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fb068c27290_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0x7fb068c27440_0;
    %parti/s 16, 7, 4;
    %pad/u 22;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %pushi/vec4 0, 0, 22;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %pad/u 16;
    %store/vec4 v0x7fb068c27680_0, 0, 16;
    %load/vec4 v0x7fb068c27790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7fb068c27680_0;
    %pushi/vec4 65535, 0, 16;
    %xor;
    %addi 1, 0, 16;
    %store/vec4 v0x7fb068c275f0_0, 0, 16;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fb068c27680_0;
    %store/vec4 v0x7fb068c275f0_0, 0, 16;
T_10.3 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fb068c26e60;
T_11 ;
    %pushi/vec4 11776, 0, 16;
    %store/vec4 v0x7fb068c28e60_0, 0, 16;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fb068c28c20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb068c291b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb068c293f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x7fb068c26e60;
T_12 ;
    %wait E_0x7fb068d20f40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb068c28d40_0, 0, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fb068c26e60;
T_13 ;
    %wait E_0x7fb068d3c480;
    %load/vec4 v0x7fb068c28dd0_0;
    %assign/vec4 v0x7fb068c28e60_0, 0;
    %load/vec4 v0x7fb068c28dd0_0;
    %parti/s 2, 12, 5;
    %pad/u 5;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb068c293f0_0, 0;
    %load/vec4 v0x7fb068c28dd0_0;
    %parti/s 12, 0, 2;
    %assign/vec4 v0x7fb068c29240_0, 0;
    %load/vec4 v0x7fb068c28dd0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb068c291b0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb068c291b0_0, 0;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fb068c293f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb068c28dd0_0;
    %pushi/vec4 11776, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x7fb068c29240_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb068c29120_0, 4, 12;
    %load/vec4 v0x7fb068c28f80_0;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb068c29120_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb068c293f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fb068c29240_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x7fb068c28dd0_0;
    %parti/s 5, 9, 5;
    %pushi/vec4 25, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb068c28dd0_0;
    %parti/s 5, 9, 5;
    %pushi/vec4 26, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fb068c291b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fb068c28dd0_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x7fb068c28f80_0;
    %parti/s 1, 3, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.8 ;
    %load/vec4 v0x7fb068c28f80_0;
    %store/vec4 v0x7fb068c29120_0, 0, 16;
    %jmp T_13.10;
T_13.9 ;
    %pushi/vec4 4095, 0, 12;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb068c29120_0, 4, 12;
    %load/vec4 v0x7fb068c28f80_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb068c29120_0, 4, 4;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x7fb068c28f80_0;
    %store/vec4 v0x7fb068c29120_0, 0, 16;
T_13.7 ;
T_13.5 ;
T_13.1 ;
    %load/vec4 v0x7fb068c28dd0_0;
    %pushi/vec4 11776, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb068c28dd0_0;
    %parti/s 2, 12, 5;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.11, 8;
    %load/vec4 v0x7fb068c28dd0_0;
    %parti/s 5, 9, 5;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_13.23, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_13.24, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_13.25, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_13.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_13.27, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_13.28, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_13.29, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_13.30, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_13.31, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_13.32, 6;
    %pushi/vec4 31, 0, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb068c28e60_0, 4, 5;
    %load/vec4 v0x7fb068c28dd0_0;
    %parti/s 2, 14, 5;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb068c28e60_0, 4, 5;
    %jmp T_13.34;
T_13.13 ;
    %load/vec4 v0x7fb068c28b00_0;
    %load/vec4 v0x7fb068c29120_0;
    %add;
    %assign/vec4 v0x7fb068c29360_0, 0;
    %vpi_call 2 248 "$display", "$time:%x [2] Rd:%x + operand2:%x instIn:%x", $time, v0x7fb068c28b00_0, v0x7fb068c29120_0, v0x7fb068c28dd0_0 {0 0 0};
    %jmp T_13.34;
T_13.14 ;
    %load/vec4 v0x7fb068c28b00_0;
    %load/vec4 v0x7fb068c29120_0;
    %sub;
    %assign/vec4 v0x7fb068c29360_0, 0;
    %vpi_call 2 249 "$display", "$time:%x [2] Rd:%x - operand2:%x instIn:%x", $time, v0x7fb068c28b00_0, v0x7fb068c29120_0, v0x7fb068c28dd0_0 {0 0 0};
    %jmp T_13.34;
T_13.15 ;
    %load/vec4 v0x7fb068c28b00_0;
    %load/vec4 v0x7fb068c29120_0;
    %and;
    %assign/vec4 v0x7fb068c29360_0, 0;
    %jmp T_13.34;
T_13.16 ;
    %load/vec4 v0x7fb068c28b00_0;
    %load/vec4 v0x7fb068c29120_0;
    %inv;
    %and;
    %assign/vec4 v0x7fb068c29360_0, 0;
    %jmp T_13.34;
T_13.17 ;
    %load/vec4 v0x7fb068c28b00_0;
    %load/vec4 v0x7fb068c29120_0;
    %xor;
    %assign/vec4 v0x7fb068c29360_0, 0;
    %jmp T_13.34;
T_13.18 ;
    %load/vec4 v0x7fb068c29120_0;
    %assign/vec4 v0x7fb068c29360_0, 0;
    %jmp T_13.34;
T_13.19 ;
    %load/vec4 v0x7fb068c29120_0;
    %assign/vec4 v0x7fb068c29360_0, 0;
    %jmp T_13.34;
T_13.20 ;
    %load/vec4 v0x7fb068c28b00_0;
    %load/vec4 v0x7fb068c29120_0;
    %mul;
    %assign/vec4 v0x7fb068c29360_0, 0;
    %jmp T_13.34;
T_13.21 ;
    %load/vec4 v0x7fb068c29120_0;
    %muli 65535, 0, 16;
    %assign/vec4 v0x7fb068c29360_0, 0;
    %jmp T_13.34;
T_13.22 ;
    %load/vec4 v0x7fb068c28b00_0;
    %load/vec4 v0x7fb068c29120_0;
    %or;
    %assign/vec4 v0x7fb068c29360_0, 0;
    %jmp T_13.34;
T_13.23 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fb068c29120_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_13.35, 8;
    %load/vec4 v0x7fb068c28b00_0;
    %ix/getv 4, v0x7fb068c29120_0;
    %shiftl 4;
    %jmp/1 T_13.36, 8;
T_13.35 ; End of true expr.
    %load/vec4 v0x7fb068c28b00_0;
    %load/vec4 v0x7fb068c29120_0;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/0 T_13.36, 8;
 ; End of false expr.
    %blend;
T_13.36;
    %assign/vec4 v0x7fb068c29360_0, 0;
    %jmp T_13.34;
T_13.24 ;
    %load/vec4 v0x7fb068c28b00_0;
    %assign/vec4 v0x7fb068c29360_0, 0;
    %load/vec4 v0x7fb068c29120_0;
    %assign/vec4 v0x7fb068c29090_0, 0;
    %jmp T_13.34;
T_13.25 ;
    %load/vec4 v0x7fb068c28b00_0;
    %load/vec4 v0x7fb068c29120_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 16;
    %assign/vec4 v0x7fb068c29360_0, 0;
    %jmp T_13.34;
T_13.26 ;
    %jmp T_13.34;
T_13.27 ;
    %jmp T_13.34;
T_13.28 ;
    %load/vec4 v0x7fb068c28cb0_0;
    %assign/vec4 v0x7fb068c29360_0, 0;
    %jmp T_13.34;
T_13.29 ;
    %load/vec4 v0x7fb068c28ef0_0;
    %assign/vec4 v0x7fb068c29360_0, 0;
    %jmp T_13.34;
T_13.30 ;
    %jmp T_13.34;
T_13.31 ;
    %jmp T_13.34;
T_13.32 ;
    %jmp T_13.34;
T_13.34 ;
    %pop/vec4 1;
T_13.11 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fb068c1d1e0;
T_14 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb068c0bf40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb068c0c0f0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb068c08840_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7fb068c1d1e0;
T_15 ;
    %wait E_0x7fb068c25090;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb068c087b0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fb068c1d1e0;
T_16 ;
    %wait E_0x7fb068d3c480;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb068c26cb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb068c0bf40_0, 0;
    %load/vec4 v0x7fb068c26b00_0;
    %cmpi/e 11776, 0, 16;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb068c26b00_0;
    %parti/s 2, 12, 5;
    %pad/u 5;
    %cmpi/e 0, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb068c26cb0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fb068c08840_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb068c0c0f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x7fb068c0c0f0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x7fb068c0c0f0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7fb068c08840_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb068c0c0f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb068c087b0_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x7fb068c0c0f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %load/vec4 v0x7fb068c0c0f0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x7fb068c0c0f0_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x7fb068c26b00_0;
    %parti/s 2, 14, 5;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.8, 4;
    %load/vec4 v0x7fb068c26dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 16;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb068c0bfd0_0, 0;
    %jmp T_16.12;
T_16.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb068c0bfd0_0, 0;
    %jmp T_16.12;
T_16.12 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb068c26b00_0;
    %parti/s 5, 9, 5;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %load/vec4 v0x7fb068c26dd0_0;
    %assign/vec4 v0x7fb068c08690_0, 0;
    %load/vec4 v0x7fb068c26b00_0;
    %parti/s 4, 4, 4;
    %pad/u 16;
    %assign/vec4 v0x7fb068c26c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb068c26cb0_0, 0;
    %jmp T_16.17;
T_16.13 ;
    %load/vec4 v0x7fb068c26dd0_0;
    %load/vec4 v0x7fb068c26b90_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb068c08720, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb068c26cb0_0, 0;
    %jmp T_16.17;
T_16.14 ;
    %load/vec4 v0x7fb068c26b00_0;
    %parti/s 4, 4, 4;
    %pad/u 16;
    %assign/vec4 v0x7fb068c26c20_0, 0;
    %load/vec4 v0x7fb068c26dd0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x7fb068c08720, 4;
    %assign/vec4 v0x7fb068c08690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb068c26cb0_0, 0;
    %vpi_call 2 425 "$display", "time:%x writing R%x = %x", $time, &PV<v0x7fb068c26b00_0, 4, 4>, v0x7fb068c26dd0_0 {0 0 0};
    %jmp T_16.17;
T_16.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb068c08840_0, 0;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x7fb068c0c0f0_0, 0;
    %jmp T_16.17;
T_16.17 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb068c26b00_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_16.18, 4;
    %load/vec4 v0x7fb068c26dd0_0;
    %assign/vec4 v0x7fb068c0bf40_0, 0;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x7fb068c0c0f0_0, 0;
T_16.18 ;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x7fb068c26b00_0;
    %parti/s 2, 14, 5;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb068c26b00_0;
    %parti/s 2, 14, 5;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_16.20, 4;
    %load/vec4 v0x7fb068c0bfd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb068c26b00_0;
    %parti/s 2, 14, 5;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fb068c0bfd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb068c26b00_0;
    %parti/s 2, 14, 5;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_16.22, 9;
    %load/vec4 v0x7fb068c26b00_0;
    %parti/s 5, 9, 5;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_16.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_16.25, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_16.26, 6;
    %load/vec4 v0x7fb068c26dd0_0;
    %assign/vec4 v0x7fb068c08690_0, 0;
    %load/vec4 v0x7fb068c26b00_0;
    %parti/s 4, 4, 4;
    %pad/u 16;
    %assign/vec4 v0x7fb068c26c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb068c26cb0_0, 0;
    %jmp T_16.28;
T_16.24 ;
    %load/vec4 v0x7fb068c26dd0_0;
    %load/vec4 v0x7fb068c26b90_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb068c08720, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb068c26cb0_0, 0;
    %jmp T_16.28;
T_16.25 ;
    %load/vec4 v0x7fb068c26b00_0;
    %parti/s 4, 4, 4;
    %pad/u 16;
    %assign/vec4 v0x7fb068c26c20_0, 0;
    %load/vec4 v0x7fb068c26dd0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x7fb068c08720, 4;
    %assign/vec4 v0x7fb068c08690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb068c26cb0_0, 0;
    %jmp T_16.28;
T_16.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb068c08840_0, 0;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x7fb068c0c0f0_0, 0;
    %jmp T_16.28;
T_16.28 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb068c26b00_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_16.29, 4;
    %load/vec4 v0x7fb068c26dd0_0;
    %assign/vec4 v0x7fb068c0bf40_0, 0;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x7fb068c0c0f0_0, 0;
T_16.29 ;
T_16.22 ;
    %jmp T_16.21;
T_16.20 ;
    %load/vec4 v0x7fb068c26b00_0;
    %parti/s 2, 14, 5;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.31, 4;
    %load/vec4 v0x7fb068c26b00_0;
    %parti/s 5, 9, 5;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_16.33, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_16.34, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_16.35, 6;
    %load/vec4 v0x7fb068c26dd0_0;
    %assign/vec4 v0x7fb068c08690_0, 0;
    %load/vec4 v0x7fb068c26b00_0;
    %parti/s 4, 4, 4;
    %pad/u 16;
    %assign/vec4 v0x7fb068c26c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb068c26cb0_0, 0;
    %jmp T_16.37;
T_16.33 ;
    %load/vec4 v0x7fb068c26dd0_0;
    %load/vec4 v0x7fb068c26b90_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb068c08720, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb068c26cb0_0, 0;
    %jmp T_16.37;
T_16.34 ;
    %load/vec4 v0x7fb068c26b00_0;
    %parti/s 4, 4, 4;
    %pad/u 16;
    %assign/vec4 v0x7fb068c26c20_0, 0;
    %load/vec4 v0x7fb068c26dd0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x7fb068c08720, 4;
    %assign/vec4 v0x7fb068c08690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb068c26cb0_0, 0;
    %jmp T_16.37;
T_16.35 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb068c08840_0, 0;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x7fb068c0c0f0_0, 0;
    %jmp T_16.37;
T_16.37 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb068c26b00_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_16.38, 4;
    %load/vec4 v0x7fb068c26dd0_0;
    %assign/vec4 v0x7fb068c0bf40_0, 0;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x7fb068c0c0f0_0, 0;
T_16.38 ;
    %jmp T_16.32;
T_16.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb068c087b0_0, 0;
T_16.32 ;
T_16.21 ;
T_16.9 ;
T_16.7 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fb068d17000;
T_17 ;
    %wait E_0x7fb068d3c480;
    %vpi_call 2 595 "$display", "$time:%x [0]%x->[1]%x->[2]%x->[3] waitFlag:%x", $time, v0x7fb068c29fe0_0, v0x7fb068c2a0f0_0, v0x7fb068c2a1c0_0, v0x7fb068c2a950_0 {0 0 0};
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fb068d2c2b0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb068c2ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb068c2aa20_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x7fb068d2c2b0;
T_19 ;
    %vpi_call 2 607 "$dumpfile", "dumpfile.vcd" {0 0 0};
    %vpi_call 2 608 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb068d17000 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb068c2ab40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb068c2ab40_0, 0, 1;
T_19.0 ;
    %load/vec4 v0x7fb068c2aab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_19.1, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb068c2aa20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb068c2aa20_0, 0, 1;
    %jmp T_19.0;
T_19.1 ;
    %vpi_call 2 615 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "processor.v";
