Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a5a7a4647d41486d94800a3609dbb50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lfsr_tb_behav xil_defaultlib.lfsr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.lfsr_structural
Compiling module xil_defaultlib.lfsr_behavioural
Compiling module xil_defaultlib.lfsr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lfsr_tb_behav
