##   0:00:00  Solver: boolector
##   0:00:00  Checking cover reachability in step 0..
##   0:00:00  Checking cover reachability in step 1..
##   0:00:00  Checking cover reachability in step 2..
##   0:00:01  Checking cover reachability in step 3..
##   0:00:01  Reached cover statement at TLSPI_formal.sv:236.55-237.32 ($cover$TLSPI_formal.sv:236$757) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:238.33-239.32 ($cover$TLSPI_formal.sv:238$759) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:240.33-241.32 ($cover$TLSPI_formal.sv:240$761) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:242.33-243.32 ($cover$TLSPI_formal.sv:242$763) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:245.33-246.32 ($cover$TLSPI_formal.sv:245$766) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:247.33-248.32 ($cover$TLSPI_formal.sv:247$768) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:249.33-250.32 ($cover$TLSPI_formal.sv:249$770) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:251.33-252.32 ($cover$TLSPI_formal.sv:251$772) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:253.33-254.32 ($cover$TLSPI_formal.sv:253$774) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:255.33-256.32 ($cover$TLSPI_formal.sv:255$776) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:257.33-258.32 ($cover$TLSPI_formal.sv:257$778) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:259.33-260.32 ($cover$TLSPI_formal.sv:259$780) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:261.33-262.32 ($cover$TLSPI_formal.sv:261$782) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:263.33-264.32 ($cover$TLSPI_formal.sv:263$784) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:265.33-266.32 ($cover$TLSPI_formal.sv:265$786) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:267.33-268.32 ($cover$TLSPI_formal.sv:267$788) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:269.33-270.32 ($cover$TLSPI_formal.sv:269$790) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:271.33-272.32 ($cover$TLSPI_formal.sv:271$792) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:273.33-274.32 ($cover$TLSPI_formal.sv:273$794) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:275.33-276.32 ($cover$TLSPI_formal.sv:275$796) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:277.33-278.32 ($cover$TLSPI_formal.sv:277$798) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:279.33-280.32 ($cover$TLSPI_formal.sv:279$800) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:281.33-282.32 ($cover$TLSPI_formal.sv:281$802) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:283.33-284.32 ($cover$TLSPI_formal.sv:283$804) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:285.33-286.32 ($cover$TLSPI_formal.sv:285$806) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:287.33-288.32 ($cover$TLSPI_formal.sv:287$808) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:289.33-290.32 ($cover$TLSPI_formal.sv:289$810) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:291.33-292.32 ($cover$TLSPI_formal.sv:291$812) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:293.33-294.32 ($cover$TLSPI_formal.sv:293$814) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:295.33-296.32 ($cover$TLSPI_formal.sv:295$816) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:297.33-298.32 ($cover$TLSPI_formal.sv:297$818) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:299.33-300.32 ($cover$TLSPI_formal.sv:299$820) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:301.33-302.32 ($cover$TLSPI_formal.sv:301$822) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:303.33-304.32 ($cover$TLSPI_formal.sv:303$824) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:305.33-306.32 ($cover$TLSPI_formal.sv:305$826) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:307.33-308.32 ($cover$TLSPI_formal.sv:307$828) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:309.33-310.32 ($cover$TLSPI_formal.sv:309$830) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:311.33-312.32 ($cover$TLSPI_formal.sv:311$832) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:313.33-314.32 ($cover$TLSPI_formal.sv:313$834) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:315.33-316.32 ($cover$TLSPI_formal.sv:315$836) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:317.33-318.32 ($cover$TLSPI_formal.sv:317$838) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:319.33-320.32 ($cover$TLSPI_formal.sv:319$840) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:321.33-322.32 ($cover$TLSPI_formal.sv:321$842) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:323.33-324.32 ($cover$TLSPI_formal.sv:323$844) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:325.33-326.32 ($cover$TLSPI_formal.sv:325$846) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:327.33-328.32 ($cover$TLSPI_formal.sv:327$848) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:329.33-330.32 ($cover$TLSPI_formal.sv:329$850) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:331.33-332.32 ($cover$TLSPI_formal.sv:331$852) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:333.33-334.32 ($cover$TLSPI_formal.sv:333$854) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:335.33-336.32 ($cover$TLSPI_formal.sv:335$856) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:337.33-338.32 ($cover$TLSPI_formal.sv:337$858) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:339.33-340.32 ($cover$TLSPI_formal.sv:339$860) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:341.33-342.32 ($cover$TLSPI_formal.sv:341$862) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:343.33-344.32 ($cover$TLSPI_formal.sv:343$864) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:345.33-346.32 ($cover$TLSPI_formal.sv:345$866) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:346.33-347.32 ($cover$TLSPI_formal.sv:346$867) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:348.33-349.32 ($cover$TLSPI_formal.sv:348$869) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:350.33-351.32 ($cover$TLSPI_formal.sv:350$871) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:353.33-354.32 ($cover$TLSPI_formal.sv:353$874) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:354.33-355.32 ($cover$TLSPI_formal.sv:354$875) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:357.33-358.32 ($cover$TLSPI_formal.sv:357$878) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:358.33-359.32 ($cover$TLSPI_formal.sv:358$879) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:360.33-361.32 ($cover$TLSPI_formal.sv:360$881) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:363.33-364.32 ($cover$TLSPI_formal.sv:363$884) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:365.33-366.32 ($cover$TLSPI_formal.sv:365$886) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:367.33-368.32 ($cover$TLSPI_formal.sv:367$888) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:368.33-369.32 ($cover$TLSPI_formal.sv:368$889) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:371.33-372.32 ($cover$TLSPI_formal.sv:371$892) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:372.33-373.32 ($cover$TLSPI_formal.sv:372$893) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:375.33-376.32 ($cover$TLSPI_formal.sv:375$896) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:377.33-378.32 ($cover$TLSPI_formal.sv:377$898) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:378.33-379.32 ($cover$TLSPI_formal.sv:378$899) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:380.33-381.32 ($cover$TLSPI_formal.sv:380$901) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:382.33-383.32 ($cover$TLSPI_formal.sv:382$903) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:385.33-386.32 ($cover$TLSPI_formal.sv:385$906) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:387.34-388.33 ($cover$TLSPI_formal.sv:387$908) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:388.34-389.33 ($cover$TLSPI_formal.sv:388$909) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:391.34-392.33 ($cover$TLSPI_formal.sv:391$912) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:393.34-394.33 ($cover$TLSPI_formal.sv:393$914) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:394.34-395.33 ($cover$TLSPI_formal.sv:394$915) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:397.34-398.33 ($cover$TLSPI_formal.sv:397$918) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:399.34-400.33 ($cover$TLSPI_formal.sv:399$920) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:401.34-402.33 ($cover$TLSPI_formal.sv:401$922) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:402.34-403.33 ($cover$TLSPI_formal.sv:402$923) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:404.34-405.33 ($cover$TLSPI_formal.sv:404$925) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:407.34-408.33 ($cover$TLSPI_formal.sv:407$928) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:409.34-410.33 ($cover$TLSPI_formal.sv:409$930) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:410.34-411.33 ($cover$TLSPI_formal.sv:410$931) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:413.34-414.33 ($cover$TLSPI_formal.sv:413$934) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:415.34-416.33 ($cover$TLSPI_formal.sv:415$936) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:417.34-418.33 ($cover$TLSPI_formal.sv:417$938) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:418.34-419.33 ($cover$TLSPI_formal.sv:418$939) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:421.34-422.33 ($cover$TLSPI_formal.sv:421$942) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:423.34-424.33 ($cover$TLSPI_formal.sv:423$944) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:424.34-425.33 ($cover$TLSPI_formal.sv:424$945) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:427.34-428.33 ($cover$TLSPI_formal.sv:427$948) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:428.34-429.33 ($cover$TLSPI_formal.sv:428$949) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:430.34-431.33 ($cover$TLSPI_formal.sv:430$951) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:433.34-434.33 ($cover$TLSPI_formal.sv:433$954) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:435.34-436.33 ($cover$TLSPI_formal.sv:435$956) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:437.34-438.33 ($cover$TLSPI_formal.sv:437$958) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:438.34-439.33 ($cover$TLSPI_formal.sv:438$959) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:440.34-441.33 ($cover$TLSPI_formal.sv:440$961) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:443.34-444.33 ($cover$TLSPI_formal.sv:443$964) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:444.34-445.33 ($cover$TLSPI_formal.sv:444$965) in step 3.
##   0:00:01  Reached cover statement at TLSPI_formal.sv:446.34-447.33 ($cover$TLSPI_formal.sv:446$967) in step 3.
##   0:00:01  Writing trace to VCD file: engine_0/trace0.vcd
##   0:00:03  Writing trace to Verilog testbench: engine_0/trace0_tb.v
##   0:00:03  Writing trace to constraints file: engine_0/trace0.smtc
##   0:00:03  Checking cover reachability in step 3..
##   0:00:03  Reached cover statement at TLSPI_formal.sv:300.33-301.32 ($cover$TLSPI_formal.sv:300$821) in step 3.
##   0:00:03  Reached cover statement at TLSPI_formal.sv:347.33-348.32 ($cover$TLSPI_formal.sv:347$868) in step 3.
##   0:00:03  Reached cover statement at TLSPI_formal.sv:352.33-353.32 ($cover$TLSPI_formal.sv:352$873) in step 3.
##   0:00:03  Reached cover statement at TLSPI_formal.sv:356.33-357.32 ($cover$TLSPI_formal.sv:356$877) in step 3.
##   0:00:03  Reached cover statement at TLSPI_formal.sv:362.33-363.32 ($cover$TLSPI_formal.sv:362$883) in step 3.
##   0:00:03  Reached cover statement at TLSPI_formal.sv:364.33-365.32 ($cover$TLSPI_formal.sv:364$885) in step 3.
##   0:00:03  Reached cover statement at TLSPI_formal.sv:366.33-367.32 ($cover$TLSPI_formal.sv:366$887) in step 3.
##   0:00:03  Reached cover statement at TLSPI_formal.sv:396.34-397.33 ($cover$TLSPI_formal.sv:396$917) in step 3.
##   0:00:03  Reached cover statement at TLSPI_formal.sv:400.34-401.33 ($cover$TLSPI_formal.sv:400$921) in step 3.
##   0:00:03  Writing trace to VCD file: engine_0/trace1.vcd
##   0:00:05  Writing trace to Verilog testbench: engine_0/trace1_tb.v
##   0:00:05  Writing trace to constraints file: engine_0/trace1.smtc
##   0:00:05  Checking cover reachability in step 3..
##   0:00:05  Reached cover statement at TLSPI_formal.sv:349.33-350.32 ($cover$TLSPI_formal.sv:349$870) in step 3.
##   0:00:05  Writing trace to VCD file: engine_0/trace2.vcd
##   0:00:07  Writing trace to Verilog testbench: engine_0/trace2_tb.v
##   0:00:08  Writing trace to constraints file: engine_0/trace2.smtc
##   0:00:08  Checking cover reachability in step 3..
##   0:00:08  Reached cover statement at TLSPI_formal.sv:344.33-345.32 ($cover$TLSPI_formal.sv:344$865) in step 3.
##   0:00:08  Writing trace to VCD file: engine_0/trace3.vcd
##   0:00:10  Writing trace to Verilog testbench: engine_0/trace3_tb.v
##   0:00:10  Writing trace to constraints file: engine_0/trace3.smtc
##   0:00:10  Checking cover reachability in step 3..
##   0:00:10  Reached cover statement at TLSPI_formal.sv:342.33-343.32 ($cover$TLSPI_formal.sv:342$863) in step 3.
##   0:00:10  Writing trace to VCD file: engine_0/trace4.vcd
##   0:00:12  Writing trace to Verilog testbench: engine_0/trace4_tb.v
##   0:00:12  Writing trace to constraints file: engine_0/trace4.smtc
##   0:00:12  Checking cover reachability in step 3..
##   0:00:12  Reached cover statement at TLSPI_formal.sv:340.33-341.32 ($cover$TLSPI_formal.sv:340$861) in step 3.
##   0:00:12  Writing trace to VCD file: engine_0/trace5.vcd
##   0:00:15  Writing trace to Verilog testbench: engine_0/trace5_tb.v
##   0:00:15  Writing trace to constraints file: engine_0/trace5.smtc
##   0:00:15  Checking cover reachability in step 3..
##   0:00:15  Reached cover statement at TLSPI_formal.sv:338.33-339.32 ($cover$TLSPI_formal.sv:338$859) in step 3.
##   0:00:15  Writing trace to VCD file: engine_0/trace6.vcd
##   0:00:17  Writing trace to Verilog testbench: engine_0/trace6_tb.v
##   0:00:17  Writing trace to constraints file: engine_0/trace6.smtc
##   0:00:17  Checking cover reachability in step 3..
##   0:00:17  Reached cover statement at TLSPI_formal.sv:336.33-337.32 ($cover$TLSPI_formal.sv:336$857) in step 3.
##   0:00:17  Writing trace to VCD file: engine_0/trace7.vcd
##   0:00:19  Writing trace to Verilog testbench: engine_0/trace7_tb.v
##   0:00:19  Writing trace to constraints file: engine_0/trace7.smtc
##   0:00:19  Checking cover reachability in step 3..
##   0:00:19  Reached cover statement at TLSPI_formal.sv:334.33-335.32 ($cover$TLSPI_formal.sv:334$855) in step 3.
##   0:00:19  Writing trace to VCD file: engine_0/trace8.vcd
##   0:00:22  Writing trace to Verilog testbench: engine_0/trace8_tb.v
##   0:00:22  Writing trace to constraints file: engine_0/trace8.smtc
##   0:00:22  Checking cover reachability in step 3..
##   0:00:22  Reached cover statement at TLSPI_formal.sv:332.33-333.32 ($cover$TLSPI_formal.sv:332$853) in step 3.
##   0:00:22  Writing trace to VCD file: engine_0/trace9.vcd
##   0:00:24  Writing trace to Verilog testbench: engine_0/trace9_tb.v
##   0:00:24  Writing trace to constraints file: engine_0/trace9.smtc
##   0:00:24  Checking cover reachability in step 3..
##   0:00:24  Reached cover statement at TLSPI_formal.sv:330.33-331.32 ($cover$TLSPI_formal.sv:330$851) in step 3.
##   0:00:24  Writing trace to VCD file: engine_0/trace10.vcd
##   0:00:27  Writing trace to Verilog testbench: engine_0/trace10_tb.v
##   0:00:27  Writing trace to constraints file: engine_0/trace10.smtc
##   0:00:27  Checking cover reachability in step 3..
##   0:00:27  Reached cover statement at TLSPI_formal.sv:328.33-329.32 ($cover$TLSPI_formal.sv:328$849) in step 3.
##   0:00:27  Writing trace to VCD file: engine_0/trace11.vcd
##   0:00:29  Writing trace to Verilog testbench: engine_0/trace11_tb.v
##   0:00:29  Writing trace to constraints file: engine_0/trace11.smtc
##   0:00:29  Checking cover reachability in step 3..
##   0:00:30  Reached cover statement at TLSPI_formal.sv:326.33-327.32 ($cover$TLSPI_formal.sv:326$847) in step 3.
##   0:00:30  Writing trace to VCD file: engine_0/trace12.vcd
##   0:00:32  Writing trace to Verilog testbench: engine_0/trace12_tb.v
##   0:00:32  Writing trace to constraints file: engine_0/trace12.smtc
##   0:00:32  Checking cover reachability in step 3..
##   0:00:32  Reached cover statement at TLSPI_formal.sv:324.33-325.32 ($cover$TLSPI_formal.sv:324$845) in step 3.
##   0:00:32  Writing trace to VCD file: engine_0/trace13.vcd
##   0:00:35  Writing trace to Verilog testbench: engine_0/trace13_tb.v
##   0:00:35  Writing trace to constraints file: engine_0/trace13.smtc
##   0:00:35  Checking cover reachability in step 3..
##   0:00:35  Reached cover statement at TLSPI_formal.sv:322.33-323.32 ($cover$TLSPI_formal.sv:322$843) in step 3.
##   0:00:35  Writing trace to VCD file: engine_0/trace14.vcd
##   0:00:37  Writing trace to Verilog testbench: engine_0/trace14_tb.v
##   0:00:37  Writing trace to constraints file: engine_0/trace14.smtc
##   0:00:37  Checking cover reachability in step 3..
##   0:00:37  Reached cover statement at TLSPI_formal.sv:320.33-321.32 ($cover$TLSPI_formal.sv:320$841) in step 3.
##   0:00:37  Writing trace to VCD file: engine_0/trace15.vcd
##   0:00:40  Writing trace to Verilog testbench: engine_0/trace15_tb.v
##   0:00:40  Writing trace to constraints file: engine_0/trace15.smtc
##   0:00:40  Checking cover reachability in step 3..
##   0:00:40  Reached cover statement at TLSPI_formal.sv:318.33-319.32 ($cover$TLSPI_formal.sv:318$839) in step 3.
##   0:00:40  Writing trace to VCD file: engine_0/trace16.vcd
##   0:00:42  Writing trace to Verilog testbench: engine_0/trace16_tb.v
##   0:00:42  Writing trace to constraints file: engine_0/trace16.smtc
##   0:00:42  Checking cover reachability in step 3..
##   0:00:43  Reached cover statement at TLSPI_formal.sv:316.33-317.32 ($cover$TLSPI_formal.sv:316$837) in step 3.
##   0:00:43  Writing trace to VCD file: engine_0/trace17.vcd
##   0:00:45  Writing trace to Verilog testbench: engine_0/trace17_tb.v
##   0:00:45  Writing trace to constraints file: engine_0/trace17.smtc
##   0:00:45  Checking cover reachability in step 3..
##   0:00:45  Reached cover statement at TLSPI_formal.sv:314.33-315.32 ($cover$TLSPI_formal.sv:314$835) in step 3.
##   0:00:45  Writing trace to VCD file: engine_0/trace18.vcd
##   0:00:48  Writing trace to Verilog testbench: engine_0/trace18_tb.v
##   0:00:48  Writing trace to constraints file: engine_0/trace18.smtc
##   0:00:48  Checking cover reachability in step 3..
##   0:00:48  Reached cover statement at TLSPI_formal.sv:312.33-313.32 ($cover$TLSPI_formal.sv:312$833) in step 3.
##   0:00:48  Writing trace to VCD file: engine_0/trace19.vcd
##   0:00:50  Writing trace to Verilog testbench: engine_0/trace19_tb.v
##   0:00:50  Writing trace to constraints file: engine_0/trace19.smtc
##   0:00:50  Checking cover reachability in step 3..
##   0:00:50  Reached cover statement at TLSPI_formal.sv:310.33-311.32 ($cover$TLSPI_formal.sv:310$831) in step 3.
##   0:00:50  Writing trace to VCD file: engine_0/trace20.vcd
##   0:00:53  Writing trace to Verilog testbench: engine_0/trace20_tb.v
##   0:00:53  Writing trace to constraints file: engine_0/trace20.smtc
##   0:00:53  Checking cover reachability in step 3..
##   0:00:53  Reached cover statement at TLSPI_formal.sv:308.33-309.32 ($cover$TLSPI_formal.sv:308$829) in step 3.
##   0:00:53  Writing trace to VCD file: engine_0/trace21.vcd
##   0:00:55  Writing trace to Verilog testbench: engine_0/trace21_tb.v
##   0:00:55  Writing trace to constraints file: engine_0/trace21.smtc
##   0:00:55  Checking cover reachability in step 3..
##   0:00:55  Reached cover statement at TLSPI_formal.sv:306.33-307.32 ($cover$TLSPI_formal.sv:306$827) in step 3.
##   0:00:55  Writing trace to VCD file: engine_0/trace22.vcd
##   0:00:58  Writing trace to Verilog testbench: engine_0/trace22_tb.v
##   0:00:58  Writing trace to constraints file: engine_0/trace22.smtc
##   0:00:58  Checking cover reachability in step 3..
##   0:00:58  Reached cover statement at TLSPI_formal.sv:304.33-305.32 ($cover$TLSPI_formal.sv:304$825) in step 3.
##   0:00:58  Writing trace to VCD file: engine_0/trace23.vcd
##   0:01:00  Writing trace to Verilog testbench: engine_0/trace23_tb.v
##   0:01:01  Writing trace to constraints file: engine_0/trace23.smtc
##   0:01:01  Checking cover reachability in step 3..
##   0:01:01  Reached cover statement at TLSPI_formal.sv:302.33-303.32 ($cover$TLSPI_formal.sv:302$823) in step 3.
##   0:01:01  Writing trace to VCD file: engine_0/trace24.vcd
##   0:01:03  Writing trace to Verilog testbench: engine_0/trace24_tb.v
##   0:01:03  Writing trace to constraints file: engine_0/trace24.smtc
##   0:01:03  Checking cover reachability in step 3..
##   0:01:03  Reached cover statement at TLSPI_formal.sv:298.33-299.32 ($cover$TLSPI_formal.sv:298$819) in step 3.
##   0:01:03  Writing trace to VCD file: engine_0/trace25.vcd
##   0:01:06  Writing trace to Verilog testbench: engine_0/trace25_tb.v
##   0:01:06  Writing trace to constraints file: engine_0/trace25.smtc
##   0:01:06  Checking cover reachability in step 3..
##   0:01:06  Reached cover statement at TLSPI_formal.sv:296.33-297.32 ($cover$TLSPI_formal.sv:296$817) in step 3.
##   0:01:06  Writing trace to VCD file: engine_0/trace26.vcd
##   0:01:08  Writing trace to Verilog testbench: engine_0/trace26_tb.v
##   0:01:08  Writing trace to constraints file: engine_0/trace26.smtc
##   0:01:08  Checking cover reachability in step 3..
##   0:01:08  Reached cover statement at TLSPI_formal.sv:294.33-295.32 ($cover$TLSPI_formal.sv:294$815) in step 3.
##   0:01:08  Writing trace to VCD file: engine_0/trace27.vcd
##   0:01:11  Writing trace to Verilog testbench: engine_0/trace27_tb.v
##   0:01:11  Writing trace to constraints file: engine_0/trace27.smtc
##   0:01:11  Checking cover reachability in step 3..
##   0:01:11  Reached cover statement at TLSPI_formal.sv:292.33-293.32 ($cover$TLSPI_formal.sv:292$813) in step 3.
##   0:01:11  Writing trace to VCD file: engine_0/trace28.vcd
##   0:01:14  Writing trace to Verilog testbench: engine_0/trace28_tb.v
##   0:01:14  Writing trace to constraints file: engine_0/trace28.smtc
##   0:01:14  Checking cover reachability in step 3..
##   0:01:14  Reached cover statement at TLSPI_formal.sv:290.33-291.32 ($cover$TLSPI_formal.sv:290$811) in step 3.
##   0:01:14  Writing trace to VCD file: engine_0/trace29.vcd
##   0:01:16  Writing trace to Verilog testbench: engine_0/trace29_tb.v
##   0:01:16  Writing trace to constraints file: engine_0/trace29.smtc
##   0:01:16  Checking cover reachability in step 3..
##   0:01:16  Reached cover statement at TLSPI_formal.sv:288.33-289.32 ($cover$TLSPI_formal.sv:288$809) in step 3.
##   0:01:16  Writing trace to VCD file: engine_0/trace30.vcd
##   0:01:19  Writing trace to Verilog testbench: engine_0/trace30_tb.v
##   0:01:19  Writing trace to constraints file: engine_0/trace30.smtc
##   0:01:19  Checking cover reachability in step 3..
##   0:01:19  Reached cover statement at TLSPI_formal.sv:286.33-287.32 ($cover$TLSPI_formal.sv:286$807) in step 3.
##   0:01:19  Writing trace to VCD file: engine_0/trace31.vcd
##   0:01:22  Writing trace to Verilog testbench: engine_0/trace31_tb.v
##   0:01:22  Writing trace to constraints file: engine_0/trace31.smtc
##   0:01:22  Checking cover reachability in step 3..
##   0:01:22  Reached cover statement at TLSPI_formal.sv:284.33-285.32 ($cover$TLSPI_formal.sv:284$805) in step 3.
##   0:01:22  Writing trace to VCD file: engine_0/trace32.vcd
##   0:01:24  Writing trace to Verilog testbench: engine_0/trace32_tb.v
##   0:01:24  Writing trace to constraints file: engine_0/trace32.smtc
##   0:01:24  Checking cover reachability in step 3..
##   0:01:24  Reached cover statement at TLSPI_formal.sv:280.33-281.32 ($cover$TLSPI_formal.sv:280$801) in step 3.
##   0:01:24  Reached cover statement at TLSPI_formal.sv:282.33-283.32 ($cover$TLSPI_formal.sv:282$803) in step 3.
##   0:01:24  Writing trace to VCD file: engine_0/trace33.vcd
##   0:01:27  Writing trace to Verilog testbench: engine_0/trace33_tb.v
##   0:01:27  Writing trace to constraints file: engine_0/trace33.smtc
##   0:01:27  Checking cover reachability in step 3..
##   0:01:27  Reached cover statement at TLSPI_formal.sv:272.33-273.32 ($cover$TLSPI_formal.sv:272$793) in step 3.
##   0:01:27  Reached cover statement at TLSPI_formal.sv:274.33-275.32 ($cover$TLSPI_formal.sv:274$795) in step 3.
##   0:01:27  Reached cover statement at TLSPI_formal.sv:276.33-277.32 ($cover$TLSPI_formal.sv:276$797) in step 3.
##   0:01:27  Reached cover statement at TLSPI_formal.sv:278.33-279.32 ($cover$TLSPI_formal.sv:278$799) in step 3.
##   0:01:27  Writing trace to VCD file: engine_0/trace34.vcd
##   0:01:29  Writing trace to Verilog testbench: engine_0/trace34_tb.v
##   0:01:29  Writing trace to constraints file: engine_0/trace34.smtc
##   0:01:29  Checking cover reachability in step 3..
##   0:01:30  Reached cover statement at TLSPI_formal.sv:270.33-271.32 ($cover$TLSPI_formal.sv:270$791) in step 3.
##   0:01:30  Writing trace to VCD file: engine_0/trace35.vcd
##   0:01:32  Writing trace to Verilog testbench: engine_0/trace35_tb.v
##   0:01:32  Writing trace to constraints file: engine_0/trace35.smtc
##   0:01:32  Checking cover reachability in step 3..
##   0:01:32  Reached cover statement at TLSPI_formal.sv:266.33-267.32 ($cover$TLSPI_formal.sv:266$787) in step 3.
##   0:01:32  Reached cover statement at TLSPI_formal.sv:268.33-269.32 ($cover$TLSPI_formal.sv:268$789) in step 3.
##   0:01:32  Writing trace to VCD file: engine_0/trace36.vcd
##   0:01:35  Writing trace to Verilog testbench: engine_0/trace36_tb.v
##   0:01:35  Writing trace to constraints file: engine_0/trace36.smtc
##   0:01:35  Checking cover reachability in step 3..
##   0:01:35  Reached cover statement at TLSPI_formal.sv:264.33-265.32 ($cover$TLSPI_formal.sv:264$785) in step 3.
##   0:01:35  Writing trace to VCD file: engine_0/trace37.vcd
##   0:01:37  Writing trace to Verilog testbench: engine_0/trace37_tb.v
##   0:01:37  Writing trace to constraints file: engine_0/trace37.smtc
##   0:01:38  Checking cover reachability in step 3..
##   0:01:38  Reached cover statement at TLSPI_formal.sv:260.33-261.32 ($cover$TLSPI_formal.sv:260$781) in step 3.
##   0:01:38  Reached cover statement at TLSPI_formal.sv:262.33-263.32 ($cover$TLSPI_formal.sv:262$783) in step 3.
##   0:01:38  Writing trace to VCD file: engine_0/trace38.vcd
##   0:01:40  Writing trace to Verilog testbench: engine_0/trace38_tb.v
##   0:01:40  Writing trace to constraints file: engine_0/trace38.smtc
##   0:01:40  Checking cover reachability in step 3..
##   0:01:40  Reached cover statement at TLSPI_formal.sv:258.33-259.32 ($cover$TLSPI_formal.sv:258$779) in step 3.
##   0:01:40  Writing trace to VCD file: engine_0/trace39.vcd
##   0:01:43  Writing trace to Verilog testbench: engine_0/trace39_tb.v
##   0:01:43  Writing trace to constraints file: engine_0/trace39.smtc
##   0:01:43  Checking cover reachability in step 3..
##   0:01:43  Reached cover statement at TLSPI_formal.sv:254.33-255.32 ($cover$TLSPI_formal.sv:254$775) in step 3.
##   0:01:43  Reached cover statement at TLSPI_formal.sv:256.33-257.32 ($cover$TLSPI_formal.sv:256$777) in step 3.
##   0:01:43  Writing trace to VCD file: engine_0/trace40.vcd
##   0:01:45  Writing trace to Verilog testbench: engine_0/trace40_tb.v
##   0:01:45  Writing trace to constraints file: engine_0/trace40.smtc
##   0:01:45  Checking cover reachability in step 3..
##   0:01:45  Reached cover statement at TLSPI_formal.sv:246.33-247.32 ($cover$TLSPI_formal.sv:246$767) in step 3.
##   0:01:45  Reached cover statement at TLSPI_formal.sv:248.33-249.32 ($cover$TLSPI_formal.sv:248$769) in step 3.
##   0:01:45  Reached cover statement at TLSPI_formal.sv:250.33-251.32 ($cover$TLSPI_formal.sv:250$771) in step 3.
##   0:01:45  Reached cover statement at TLSPI_formal.sv:252.33-253.32 ($cover$TLSPI_formal.sv:252$773) in step 3.
##   0:01:45  Writing trace to VCD file: engine_0/trace41.vcd
##   0:01:48  Writing trace to Verilog testbench: engine_0/trace41_tb.v
##   0:01:48  Writing trace to constraints file: engine_0/trace41.smtc
##   0:01:48  Checking cover reachability in step 3..
##   0:01:48  Reached cover statement at TLSPI_formal.sv:244.33-245.32 ($cover$TLSPI_formal.sv:244$765) in step 3.
##   0:01:48  Writing trace to VCD file: engine_0/trace42.vcd
##   0:01:51  Writing trace to Verilog testbench: engine_0/trace42_tb.v
##   0:01:51  Writing trace to constraints file: engine_0/trace42.smtc
##   0:01:51  Checking cover reachability in step 3..
##   0:01:51  Reached cover statement at TLSPI_formal.sv:243.33-244.32 ($cover$TLSPI_formal.sv:243$764) in step 3.
##   0:01:51  Writing trace to VCD file: engine_0/trace43.vcd
##   0:01:53  Writing trace to Verilog testbench: engine_0/trace43_tb.v
##   0:01:53  Writing trace to constraints file: engine_0/trace43.smtc
##   0:01:53  Checking cover reachability in step 3..
##   0:01:53  Reached cover statement at TLSPI_formal.sv:237.33-238.32 ($cover$TLSPI_formal.sv:237$758) in step 3.
##   0:01:53  Writing trace to VCD file: engine_0/trace44.vcd
##   0:01:56  Writing trace to Verilog testbench: engine_0/trace44_tb.v
##   0:01:56  Writing trace to constraints file: engine_0/trace44.smtc
##   0:01:56  Checking cover reachability in step 3..
##   0:01:56  Reached cover statement at TLSPI_formal.sv:239.33-240.32 ($cover$TLSPI_formal.sv:239$760) in step 3.
##   0:01:56  Writing trace to VCD file: engine_0/trace45.vcd
##   0:01:59  Writing trace to Verilog testbench: engine_0/trace45_tb.v
##   0:01:59  Writing trace to constraints file: engine_0/trace45.smtc
##   0:01:59  Checking cover reachability in step 3..
##   0:01:59  Reached cover statement at TLSPI_formal.sv:241.33-242.32 ($cover$TLSPI_formal.sv:241$762) in step 3.
##   0:01:59  Writing trace to VCD file: engine_0/trace46.vcd
##   0:02:01  Writing trace to Verilog testbench: engine_0/trace46_tb.v
##   0:02:01  Writing trace to constraints file: engine_0/trace46.smtc
##   0:02:01  Checking cover reachability in step 3..
##   0:02:02  Checking cover reachability in step 4..
##   0:02:02  Reached cover statement at TLSPI_formal.sv:405.34-406.33 ($cover$TLSPI_formal.sv:405$926) in step 4.
##   0:02:02  Writing trace to VCD file: engine_0/trace47.vcd
##   0:02:05  Writing trace to Verilog testbench: engine_0/trace47_tb.v
##   0:02:05  Writing trace to constraints file: engine_0/trace47.smtc
##   0:02:05  Checking cover reachability in step 4..
##   0:02:05  Reached cover statement at TLSPI_formal.sv:384.33-385.32 ($cover$TLSPI_formal.sv:384$905) in step 4.
##   0:02:05  Reached cover statement at TLSPI_formal.sv:439.34-440.33 ($cover$TLSPI_formal.sv:439$960) in step 4.
##   0:02:05  Writing trace to VCD file: engine_0/trace48.vcd
##   0:02:07  Writing trace to Verilog testbench: engine_0/trace48_tb.v
##   0:02:07  Writing trace to constraints file: engine_0/trace48.smtc
##   0:02:07  Checking cover reachability in step 4..
##   0:02:07  Reached cover statement at TLSPI_formal.sv:383.33-384.32 ($cover$TLSPI_formal.sv:383$904) in step 4.
##   0:02:07  Writing trace to VCD file: engine_0/trace49.vcd
##   0:02:09  Writing trace to Verilog testbench: engine_0/trace49_tb.v
##   0:02:10  Writing trace to constraints file: engine_0/trace49.smtc
##   0:02:10  Checking cover reachability in step 4..
##   0:02:10  Reached cover statement at TLSPI_formal.sv:373.33-374.32 ($cover$TLSPI_formal.sv:373$894) in step 4.
##   0:02:10  Reached cover statement at TLSPI_formal.sv:376.33-377.32 ($cover$TLSPI_formal.sv:376$897) in step 4.
##   0:02:10  Reached cover statement at TLSPI_formal.sv:422.34-423.33 ($cover$TLSPI_formal.sv:422$943) in step 4.
##   0:02:10  Writing trace to VCD file: engine_0/trace50.vcd
##   0:02:12  Writing trace to Verilog testbench: engine_0/trace50_tb.v
##   0:02:12  Writing trace to constraints file: engine_0/trace50.smtc
##   0:02:12  Checking cover reachability in step 4..
##   0:02:12  Reached cover statement at TLSPI_formal.sv:374.33-375.32 ($cover$TLSPI_formal.sv:374$895) in step 4.
##   0:02:12  Reached cover statement at TLSPI_formal.sv:420.34-421.33 ($cover$TLSPI_formal.sv:420$941) in step 4.
##   0:02:12  Writing trace to VCD file: engine_0/trace51.vcd
##   0:02:14  Writing trace to Verilog testbench: engine_0/trace51_tb.v
##   0:02:14  Writing trace to constraints file: engine_0/trace51.smtc
##   0:02:14  Checking cover reachability in step 4..
##   0:02:15  Checking cover reachability in step 5..
##   0:02:15  Reached cover statement at TLSPI_formal.sv:403.34-404.33 ($cover$TLSPI_formal.sv:403$924) in step 5.
##   0:02:15  Writing trace to VCD file: engine_0/trace52.vcd
##   0:02:18  Writing trace to Verilog testbench: engine_0/trace52_tb.v
##   0:02:18  Writing trace to constraints file: engine_0/trace52.smtc
##   0:02:18  Checking cover reachability in step 5..
##   0:02:18  Reached cover statement at TLSPI_formal.sv:379.33-380.32 ($cover$TLSPI_formal.sv:379$900) in step 5.
##   0:02:18  Reached cover statement at TLSPI_formal.sv:381.33-382.32 ($cover$TLSPI_formal.sv:381$902) in step 5.
##   0:02:18  Reached cover statement at TLSPI_formal.sv:386.33-387.33 ($cover$TLSPI_formal.sv:386$907) in step 5.
##   0:02:18  Reached cover statement at TLSPI_formal.sv:416.34-417.33 ($cover$TLSPI_formal.sv:416$937) in step 5.
##   0:02:18  Reached cover statement at TLSPI_formal.sv:419.34-420.33 ($cover$TLSPI_formal.sv:419$940) in step 5.
##   0:02:18  Reached cover statement at TLSPI_formal.sv:425.34-426.33 ($cover$TLSPI_formal.sv:425$946) in step 5.
##   0:02:18  Reached cover statement at TLSPI_formal.sv:431.34-432.33 ($cover$TLSPI_formal.sv:431$952) in step 5.
##   0:02:18  Reached cover statement at TLSPI_formal.sv:441.34-442.33 ($cover$TLSPI_formal.sv:441$962) in step 5.
##   0:02:18  Reached cover statement at TLSPI_formal.sv:442.34-443.33 ($cover$TLSPI_formal.sv:442$963) in step 5.
##   0:02:18  Reached cover statement at TLSPI_formal.sv:447.34-448.33 ($cover$TLSPI_formal.sv:447$968) in step 5.
##   0:02:18  Writing trace to VCD file: engine_0/trace53.vcd
##   0:02:21  Writing trace to Verilog testbench: engine_0/trace53_tb.v
##   0:02:21  Writing trace to constraints file: engine_0/trace53.smtc
##   0:02:21  Checking cover reachability in step 5..
##   0:02:21  Reached cover statement at TLSPI_formal.sv:445.34-446.33 ($cover$TLSPI_formal.sv:445$966) in step 5.
##   0:02:21  Writing trace to VCD file: engine_0/trace54.vcd
##   0:02:24  Writing trace to Verilog testbench: engine_0/trace54_tb.v
##   0:02:24  Writing trace to constraints file: engine_0/trace54.smtc
##   0:02:24  Checking cover reachability in step 5..
##   0:02:24  Reached cover statement at TLSPI_formal.sv:389.34-390.33 ($cover$TLSPI_formal.sv:389$910) in step 5.
##   0:02:24  Writing trace to VCD file: engine_0/trace55.vcd
##   0:02:27  Writing trace to Verilog testbench: engine_0/trace55_tb.v
##   0:02:27  Writing trace to constraints file: engine_0/trace55.smtc
##   0:02:27  Checking cover reachability in step 5..
##   0:02:27  Reached cover statement at TLSPI_formal.sv:411.34-412.33 ($cover$TLSPI_formal.sv:411$932) in step 5.
##   0:02:27  Reached cover statement at TLSPI_formal.sv:412.34-413.33 ($cover$TLSPI_formal.sv:412$933) in step 5.
##   0:02:27  Writing trace to VCD file: engine_0/trace56.vcd
##   0:02:30  Writing trace to Verilog testbench: engine_0/trace56_tb.v
##   0:02:31  Writing trace to constraints file: engine_0/trace56.smtc
##   0:02:31  Checking cover reachability in step 5..
##   0:02:31  Reached cover statement at TLSPI_formal.sv:414.34-415.33 ($cover$TLSPI_formal.sv:414$935) in step 5.
##   0:02:31  Writing trace to VCD file: engine_0/trace57.vcd
##   0:02:34  Writing trace to Verilog testbench: engine_0/trace57_tb.v
##   0:02:34  Writing trace to constraints file: engine_0/trace57.smtc
##   0:02:34  Checking cover reachability in step 5..
##   0:02:34  Checking cover reachability in step 6..
##   0:02:34  Reached cover statement at TLSPI_formal.sv:370.33-371.32 ($cover$TLSPI_formal.sv:370$891) in step 6.
##   0:02:34  Reached cover statement at TLSPI_formal.sv:398.34-399.33 ($cover$TLSPI_formal.sv:398$919) in step 6.
##   0:02:34  Reached cover statement at TLSPI_formal.sv:432.34-433.33 ($cover$TLSPI_formal.sv:432$953) in step 6.
##   0:02:34  Writing trace to VCD file: engine_0/trace58.vcd
##   0:02:38  Writing trace to Verilog testbench: engine_0/trace58_tb.v
##   0:02:38  Writing trace to constraints file: engine_0/trace58.smtc
##   0:02:38  Checking cover reachability in step 6..
##   0:02:38  Checking cover reachability in step 7..
##   0:02:38  Reached cover statement at TLSPI_formal.sv:426.34-427.33 ($cover$TLSPI_formal.sv:426$947) in step 7.
##   0:02:38  Reached cover statement at TLSPI_formal.sv:436.34-437.33 ($cover$TLSPI_formal.sv:436$957) in step 7.
##   0:02:38  Writing trace to VCD file: engine_0/trace59.vcd
##   0:02:42  Writing trace to Verilog testbench: engine_0/trace59_tb.v
##   0:02:43  Writing trace to constraints file: engine_0/trace59.smtc
##   0:02:43  Checking cover reachability in step 7..
##   0:02:43  Reached cover statement at TLSPI_formal.sv:390.34-391.33 ($cover$TLSPI_formal.sv:390$911) in step 7.
##   0:02:43  Reached cover statement at TLSPI_formal.sv:395.34-396.33 ($cover$TLSPI_formal.sv:395$916) in step 7.
##   0:02:43  Writing trace to VCD file: engine_0/trace60.vcd
##   0:02:47  Writing trace to Verilog testbench: engine_0/trace60_tb.v
##   0:02:47  Writing trace to constraints file: engine_0/trace60.smtc
##   0:02:47  Checking cover reachability in step 7..
##   0:02:48  Reached cover statement at TLSPI_formal.sv:369.33-370.32 ($cover$TLSPI_formal.sv:369$890) in step 7.
##   0:02:48  Reached cover statement at TLSPI_formal.sv:392.34-393.33 ($cover$TLSPI_formal.sv:392$913) in step 7.
##   0:02:48  Reached cover statement at TLSPI_formal.sv:406.34-407.33 ($cover$TLSPI_formal.sv:406$927) in step 7.
##   0:02:48  Reached cover statement at TLSPI_formal.sv:434.34-435.33 ($cover$TLSPI_formal.sv:434$955) in step 7.
##   0:02:48  Writing trace to VCD file: engine_0/trace61.vcd
##   0:02:52  Writing trace to Verilog testbench: engine_0/trace61_tb.v
##   0:02:52  Writing trace to constraints file: engine_0/trace61.smtc
##   0:02:52  Checking cover reachability in step 7..
##   0:02:52  Reached cover statement at TLSPI_formal.sv:429.34-430.33 ($cover$TLSPI_formal.sv:429$950) in step 7.
##   0:02:52  Writing trace to VCD file: engine_0/trace62.vcd
##   0:02:57  Writing trace to Verilog testbench: engine_0/trace62_tb.v
##   0:02:57  Writing trace to constraints file: engine_0/trace62.smtc
##   0:02:57  Checking cover reachability in step 7..
##   0:02:57  Checking cover reachability in step 8..
##   0:02:58  Checking cover reachability in step 9..
##   0:02:58  Checking cover reachability in step 10..
##   0:02:58  Checking cover reachability in step 11..
##   0:03:00  Reached cover statement at TLSPI_formal.sv:408.34-409.33 ($cover$TLSPI_formal.sv:408$929) in step 11.
##   0:03:00  Writing trace to VCD file: engine_0/trace63.vcd
##   0:03:07  Writing trace to Verilog testbench: engine_0/trace63_tb.v
##   0:03:07  Writing trace to constraints file: engine_0/trace63.smtc
##   0:03:07  Checking cover reachability in step 11..
##   0:03:08  Checking cover reachability in step 12..
##   0:03:08  Checking cover reachability in step 13..
##   0:03:08  Checking cover reachability in step 14..
##   0:03:09  Checking cover reachability in step 15..
##   0:03:09  Checking cover reachability in step 16..
##   0:03:09  Checking cover reachability in step 17..
##   0:03:10  Checking cover reachability in step 18..
##   0:03:10  Checking cover reachability in step 19..
##   0:03:10  Checking cover reachability in step 20..
##   0:03:11  Checking cover reachability in step 21..
##   0:03:11  Checking cover reachability in step 22..
##   0:03:11  Checking cover reachability in step 23..
##   0:03:12  Checking cover reachability in step 24..
##   0:03:13  Checking cover reachability in step 25..
##   0:03:13  Checking cover reachability in step 26..
##   0:03:14  Checking cover reachability in step 27..
##   0:03:15  Checking cover reachability in step 28..
##   0:03:16  Checking cover reachability in step 29..
##   0:03:17  Checking cover reachability in step 30..
##   0:03:18  Checking cover reachability in step 31..
##   0:03:19  Checking cover reachability in step 32..
##   0:03:20  Checking cover reachability in step 33..
##   0:03:21  Checking cover reachability in step 34..
##   0:03:22  Checking cover reachability in step 35..
##   0:03:23  Checking cover reachability in step 36..
##   0:03:24  Checking cover reachability in step 37..
##   0:03:25  Checking cover reachability in step 38..
##   0:03:26  Checking cover reachability in step 39..
##   0:03:28  Checking cover reachability in step 40..
##   0:03:29  Checking cover reachability in step 41..
##   0:03:30  Checking cover reachability in step 42..
##   0:03:31  Checking cover reachability in step 43..
##   0:03:32  Checking cover reachability in step 44..
##   0:03:33  Checking cover reachability in step 45..
##   0:03:34  Checking cover reachability in step 46..
##   0:03:35  Checking cover reachability in step 47..
##   0:03:36  Checking cover reachability in step 48..
##   0:03:38  Checking cover reachability in step 49..
##   0:03:39  Checking cover reachability in step 50..
##   0:03:40  Checking cover reachability in step 51..
##   0:03:42  Checking cover reachability in step 52..
##   0:03:43  Checking cover reachability in step 53..
##   0:03:44  Checking cover reachability in step 54..
##   0:03:45  Checking cover reachability in step 55..
##   0:03:47  Checking cover reachability in step 56..
##   0:03:48  Checking cover reachability in step 57..
##   0:03:49  Checking cover reachability in step 58..
##   0:03:50  Checking cover reachability in step 59..
##   0:03:52  Checking cover reachability in step 60..
##   0:03:53  Checking cover reachability in step 61..
##   0:03:54  Checking cover reachability in step 62..
##   0:03:56  Checking cover reachability in step 63..
##   0:03:57  Checking cover reachability in step 64..
##   0:03:59  Checking cover reachability in step 65..
##   0:04:01  Checking cover reachability in step 66..
##   0:04:03  Checking cover reachability in step 67..
##   0:04:05  Checking cover reachability in step 68..
##   0:04:07  Checking cover reachability in step 69..
##   0:04:09  Checking cover reachability in step 70..
##   0:04:11  Checking cover reachability in step 71..
##   0:04:13  Checking cover reachability in step 72..
##   0:04:15  Checking cover reachability in step 73..
##   0:04:17  Checking cover reachability in step 74..
##   0:04:19  Checking cover reachability in step 75..
##   0:04:22  Checking cover reachability in step 76..
##   0:04:24  Checking cover reachability in step 77..
##   0:04:26  Checking cover reachability in step 78..
##   0:04:28  Checking cover reachability in step 79..
##   0:04:30  Checking cover reachability in step 80..
##   0:04:32  Checking cover reachability in step 81..
##   0:04:34  Checking cover reachability in step 82..
##   0:04:37  Checking cover reachability in step 83..
##   0:04:39  Checking cover reachability in step 84..
##   0:04:41  Checking cover reachability in step 85..
##   0:04:44  Checking cover reachability in step 86..
##   0:04:47  Checking cover reachability in step 87..
##   0:04:49  Checking cover reachability in step 88..
##   0:04:52  Checking cover reachability in step 89..
##   0:04:54  Checking cover reachability in step 90..
##   0:04:57  Checking cover reachability in step 91..
##   0:05:00  Checking cover reachability in step 92..
##   0:05:02  Checking cover reachability in step 93..
##   0:05:05  Checking cover reachability in step 94..
##   0:05:07  Checking cover reachability in step 95..
##   0:05:10  Checking cover reachability in step 96..
##   0:05:13  Checking cover reachability in step 97..
##   0:05:15  Checking cover reachability in step 98..
##   0:05:18  Checking cover reachability in step 99..
##   0:05:21  Unreached cover statement at TLSPI_formal.sv:351.33-352.32 ($cover$TLSPI_formal.sv:351$872).
##   0:05:21  Unreached cover statement at TLSPI_formal.sv:355.33-356.32 ($cover$TLSPI_formal.sv:355$876).
##   0:05:21  Unreached cover statement at TLSPI_formal.sv:359.33-360.32 ($cover$TLSPI_formal.sv:359$880).
##   0:05:21  Unreached cover statement at TLSPI_formal.sv:361.33-362.32 ($cover$TLSPI_formal.sv:361$882).
##   0:05:22  Status: failed
