
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035081                       # Number of seconds simulated
sim_ticks                                 35081273418                       # Number of ticks simulated
final_tick                               561385323426                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 270280                       # Simulator instruction rate (inst/s)
host_op_rate                                   349974                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2958936                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912888                       # Number of bytes of host memory used
host_seconds                                 11856.04                       # Real time elapsed on the host
sim_insts                                  3204451591                       # Number of instructions simulated
sim_ops                                    4149305524                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       511488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1863808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1004928                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3385984                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1309184                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1309184                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3996                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14561                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7851                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26453                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10228                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10228                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14580086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53128288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28645710                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                96518275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58379                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54730                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51081                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             164190                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37318600                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37318600                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37318600                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14580086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53128288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28645710                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              133836875                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84127755                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31517765                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25713343                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2102451                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13456485                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12440357                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3261199                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92684                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32666266                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171235366                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31517765                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15701556                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37130127                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10967955                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5202554                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15902401                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807052                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83847095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.525536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46716968     55.72%     55.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3028274      3.61%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4572626      5.45%     64.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3166357      3.78%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2219442      2.65%     71.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2173136      2.59%     73.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1311448      1.56%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2796590      3.34%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17862254     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83847095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.374642                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.035421                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33598971                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5430961                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35451414                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517854                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8847887                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310047                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205066681                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1227                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8847887                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35463741                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         489603                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2237462                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34066357                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2742039                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198994715                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1151722                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       929023                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279061844                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926321769                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926321769                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107071412                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35925                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17152                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8140109                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18247189                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9344160                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112618                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2962555                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185524653                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34239                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148238443                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294423                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61795003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189116085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83847095                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.767962                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.915634                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30169540     35.98%     35.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16653012     19.86%     55.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12181679     14.53%     70.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8020294      9.57%     79.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8047949      9.60%     89.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3899331      4.65%     94.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3441020      4.10%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       647540      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       786730      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83847095                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808309     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160071     14.10%     85.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       167071     14.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124001424     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872390      1.26%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14566833      9.83%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7780709      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148238443                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.762063                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1135451                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007660                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381753847                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247354274                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144144470                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149373894                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       467186                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7071379                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6360                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          381                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2237137                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8847887                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         252949                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48560                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185558898                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       637601                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18247189                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9344160                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17151                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41216                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          381                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1282636                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2425455                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145519326                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13616800                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2719109                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21209792                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20690261                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7592992                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.729742                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144206732                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144144470                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93402951                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265352654                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.713400                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351996                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62294928                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2119388                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74999208                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.643539                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173117                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28869477     38.49%     38.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21391203     28.52%     67.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8080375     10.77%     77.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4528661      6.04%     83.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3840157      5.12%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1715034      2.29%     91.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1642112      2.19%     93.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1119766      1.49%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3812423      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74999208                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3812423                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256745865                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379971761                       # The number of ROB writes
system.switch_cpus0.timesIdled                  16921                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 280660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841278                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841278                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.188668                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.188668                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653560129                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200491105                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188514529                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84127755                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29906154                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26152610                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1893422                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     14962551                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14385692                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2148431                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        59681                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     35266369                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             166421884                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29906154                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16534123                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34257022                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9294821                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4238620                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17385769                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       751867                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     81152637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.360364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46895615     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1696101      2.09%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3104916      3.83%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2914078      3.59%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4797395      5.91%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         4995619      6.16%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1184001      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          889414      1.10%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14675498     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     81152637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355485                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.978204                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        36380649                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4102313                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33152527                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       131961                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7385182                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3247640                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5458                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186164587                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1369                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7385182                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37906854                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1545052                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       454930                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31744735                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2115880                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     181272939                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        722775                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       855336                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    240657500                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    825072315                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    825072315                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    156693018                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        83964462                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21385                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10441                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5661187                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     27922199                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6059539                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       101214                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1897969                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         171576215                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        20865                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144862861                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       192852                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     51391567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    141111025                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     81152637                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785067                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841280                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28176373     34.72%     34.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15158630     18.68%     53.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13112877     16.16%     69.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8078399      9.95%     79.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8466090     10.43%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4973689      6.13%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2199193      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       583771      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       403615      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     81152637                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         568442     66.14%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        184122     21.42%     87.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       106877     12.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113595564     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1140178      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10424      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     24962135     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5154560      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144862861                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.721939                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             859441                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005933                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    371930652                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    222989098                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140147251                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145722302                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       353690                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7961412                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          883                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          451                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1481290                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7385182                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         924975                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        61729                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    171597081                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       198968                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     27922199                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6059539                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10441                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         31978                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          222                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          451                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1011223                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1112340                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2123563                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142163325                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     23994354                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2699536                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29021939                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21489414                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5027585                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.689850                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140304306                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140147251                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86100407                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        210053583                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.665886                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409897                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105292245                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119592983                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     52004775                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        20848                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1898433                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     73767455                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621216                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319778                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     33989599     46.08%     46.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15611823     21.16%     67.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8743119     11.85%     79.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2958111      4.01%     83.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2832849      3.84%     86.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1175662      1.59%     88.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3160306      4.28%     92.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       918841      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4377145      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     73767455                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105292245                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119592983                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              24539036                       # Number of memory references committed
system.switch_cpus1.commit.loads             19960787                       # Number of loads committed
system.switch_cpus1.commit.membars              10424                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18729265                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104393588                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1615365                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4377145                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           240988068                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          350586860                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31526                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2975118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105292245                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119592983                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105292245                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.798993                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.798993                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.251576                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.251576                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       657696116                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      183659083                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      191962188                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         20848                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84127755                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30368818                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24701551                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2029821                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12926649                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11968836                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3119833                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89485                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33592004                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             165884122                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30368818                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15088669                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34840198                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10416920                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5498983                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         16413472                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       803169                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82283601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.483483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.297555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47443403     57.66%     57.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1869921      2.27%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2430666      2.95%     62.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3697639      4.49%     67.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3584573      4.36%     71.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2729301      3.32%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1621168      1.97%     77.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2441463      2.97%     79.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16465467     20.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82283601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360985                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.971812                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34709697                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5385792                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33572998                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       262940                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8352173                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5152001                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          272                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     198415542                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1299                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8352173                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36536049                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1003833                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1705155                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31966621                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2719763                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     192658389                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          911                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1175092                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       855207                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           20                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    268423166                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    897248065                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    897248065                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166903627                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       101519534                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40885                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23068                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7691783                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17848758                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9471404                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       183926                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3018393                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         179069918                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38811                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144273644                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       269006                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58240248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    176974851                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6223                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82283601                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.753371                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897517                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28723947     34.91%     34.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18034516     21.92%     56.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11633318     14.14%     70.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7950241      9.66%     80.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7447279      9.05%     89.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3967256      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2922112      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       875755      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       729177      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82283601                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         709325     69.13%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             4      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        145999     14.23%     83.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       170754     16.64%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120048137     83.21%     83.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2037894      1.41%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16294      0.01%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14237005      9.87%     94.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7934314      5.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144273644                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.714935                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1026082                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007112                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    372125977                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    237349781                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140208864                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145299726                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       488814                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6834331                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2174                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          841                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2411281                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          246                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8352173                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         587500                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        95644                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    179108729                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1161690                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17848758                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9471404                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22517                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72524                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          841                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1243313                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1143429                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2386742                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141491139                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13400530                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2782505                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21151564                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19815697                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7751034                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.681860                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140245775                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140208864                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90074297                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        252945156                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.666618                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356102                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97748697                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120137150                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58971797                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2063439                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     73931427                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.624981                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151768                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28622212     38.71%     38.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21183181     28.65%     67.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7810668     10.56%     77.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4471063      6.05%     83.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3727367      5.04%     89.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1827684      2.47%     91.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1830114      2.48%     93.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       782232      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3676906      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     73931427                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97748697                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120137150                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18074550                       # Number of memory references committed
system.switch_cpus2.commit.loads             11014427                       # Number of loads committed
system.switch_cpus2.commit.membars              16294                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17230187                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108287649                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2451308                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3676906                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           249363468                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          366574506                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1844154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97748697                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120137150                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97748697                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.860653                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.860653                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.161908                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.161908                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       636719569                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193644353                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      183301735                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32588                       # number of misc regfile writes
system.l20.replacements                          4012                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          315524                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14252                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.138928                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          480.916138                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.789667                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1858.906720                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             2.903149                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7881.484326                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.046964                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001542                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.181534                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000284                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.769676                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        29064                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29064                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9463                       # number of Writeback hits
system.l20.Writeback_hits::total                 9463                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        29064                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29064                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        29064                       # number of overall hits
system.l20.overall_hits::total                  29064                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3996                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4012                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3996                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4012                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3996                       # number of overall misses
system.l20.overall_misses::total                 4012                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2746253                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    515364420                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      518110673                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2746253                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    515364420                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       518110673                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2746253                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    515364420                       # number of overall miss cycles
system.l20.overall_miss_latency::total      518110673                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        33060                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              33076                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9463                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9463                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        33060                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               33076                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        33060                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              33076                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.120871                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.121296                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.120871                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.121296                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.120871                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.121296                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 171640.812500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 128970.075075                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 129140.247507                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 171640.812500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 128970.075075                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 129140.247507                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 171640.812500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 128970.075075                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 129140.247507                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2593                       # number of writebacks
system.l20.writebacks::total                     2593                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3996                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4012                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3996                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4012                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3996                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4012                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2596956                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    477719732                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    480316688                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2596956                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    477719732                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    480316688                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2596956                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    477719732                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    480316688                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.120871                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.121296                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.120871                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.121296                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.120871                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.121296                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162309.750000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 119549.482482                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 119720.011964                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 162309.750000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 119549.482482                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 119720.011964                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 162309.750000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 119549.482482                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 119720.011964                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         14576                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          189889                       # Total number of references to valid blocks.
system.l21.sampled_refs                         24816                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.651878                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          239.280309                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.250140                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5616.478035                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4376.991516                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023367                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000708                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.548484                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.427441                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37564                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37564                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10086                       # number of Writeback hits
system.l21.Writeback_hits::total                10086                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37564                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37564                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37564                       # number of overall hits
system.l21.overall_hits::total                  37564                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        14561                       # number of ReadReq misses
system.l21.ReadReq_misses::total                14576                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        14561                       # number of demand (read+write) misses
system.l21.demand_misses::total                 14576                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        14561                       # number of overall misses
system.l21.overall_misses::total                14576                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3131208                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1746852808                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1749984016                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3131208                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1746852808                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1749984016                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3131208                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1746852808                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1749984016                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        52125                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              52140                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10086                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10086                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        52125                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               52140                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        52125                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              52140                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.279348                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.279555                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.279348                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.279555                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.279348                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.279555                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 208747.200000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 119967.914841                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 120059.276619                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 208747.200000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 119967.914841                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 120059.276619                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 208747.200000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 119967.914841                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 120059.276619                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2289                       # number of writebacks
system.l21.writebacks::total                     2289                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        14561                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           14576                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        14561                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            14576                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        14561                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           14576                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2990845                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1609607335                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1612598180                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2990845                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1609607335                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1612598180                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2990845                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1609607335                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1612598180                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.279348                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.279555                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.279348                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.279555                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.279348                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.279555                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 199389.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 110542.362132                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 110633.793908                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 199389.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 110542.362132                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 110633.793908                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 199389.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 110542.362132                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 110633.793908                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7865                       # number of replacements
system.l22.tagsinuse                     12287.984044                       # Cycle average of tags in use
system.l22.total_refs                          590234                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20153                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.287649                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          951.047815                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.786141                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3670.476590                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7655.673497                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.077396                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000878                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.298704                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.623020                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        43347                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  43347                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           25281                       # number of Writeback hits
system.l22.Writeback_hits::total                25281                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        43347                       # number of demand (read+write) hits
system.l22.demand_hits::total                   43347                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        43347                       # number of overall hits
system.l22.overall_hits::total                  43347                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7847                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7861                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            4                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7851                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7865                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7851                       # number of overall misses
system.l22.overall_misses::total                 7865                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1465678                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    968213493                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      969679171                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       310399                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       310399                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1465678                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    968523892                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       969989570                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1465678                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    968523892                       # number of overall miss cycles
system.l22.overall_miss_latency::total      969989570                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        51194                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              51208                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        25281                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            25281                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            4                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        51198                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               51212                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        51198                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              51212                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.153280                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.153511                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.153346                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.153577                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.153346                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.153577                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 104691.285714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 123386.452530                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 123353.157486                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 77599.750000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 77599.750000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 104691.285714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 123363.124697                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 123329.888112                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 104691.285714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 123363.124697                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 123329.888112                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5346                       # number of writebacks
system.l22.writebacks::total                     5346                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7847                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7861                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7851                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7865                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7851                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7865                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1333305                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    894248187                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    895581492                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       272245                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       272245                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1333305                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    894520432                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    895853737                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1333305                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    894520432                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    895853737                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.153280                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.153511                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.153346                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.153577                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.153346                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.153577                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 95236.071429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 113960.518287                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 113927.171098                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 68061.250000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 68061.250000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 95236.071429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 113937.133104                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 113903.844501                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 95236.071429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 113937.133104                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 113903.844501                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996111                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015910031                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198939.461039                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996111                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15902379                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15902379                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15902379                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15902379                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15902379                       # number of overall hits
system.cpu0.icache.overall_hits::total       15902379                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           22                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           22                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           22                       # number of overall misses
system.cpu0.icache.overall_misses::total           22                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3448735                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3448735                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3448735                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3448735                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3448735                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3448735                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15902401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15902401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15902401                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15902401                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15902401                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15902401                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 156760.681818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 156760.681818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 156760.681818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 156760.681818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 156760.681818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 156760.681818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2762790                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2762790                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2762790                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2762790                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2762790                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2762790                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 172674.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 172674.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33060                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163643063                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33316                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4911.846050                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.415527                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.584473                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903967                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096033                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10362452                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10362452                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17122                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17122                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17435301                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17435301                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17435301                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17435301                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        66556                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        66556                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        66556                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66556                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        66556                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66556                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2266478719                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2266478719                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2266478719                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2266478719                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2266478719                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2266478719                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10429008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10429008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17501857                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17501857                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17501857                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17501857                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006382                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006382                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003803                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003803                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003803                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003803                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34053.709944                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34053.709944                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34053.709944                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34053.709944                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34053.709944                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34053.709944                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9463                       # number of writebacks
system.cpu0.dcache.writebacks::total             9463                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        33496                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        33496                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        33496                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        33496                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        33496                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        33496                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33060                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33060                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33060                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33060                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    743494371                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    743494371                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    743494371                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    743494371                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    743494371                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    743494371                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22489.242922                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22489.242922                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22489.242922                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22489.242922                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22489.242922                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22489.242922                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.961203                       # Cycle average of tags in use
system.cpu1.icache.total_refs               921974333                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1701059.654982                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.961203                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023976                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868528                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17385751                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17385751                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17385751                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17385751                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17385751                       # number of overall hits
system.cpu1.icache.overall_hits::total       17385751                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4168299                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4168299                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4168299                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4168299                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4168299                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4168299                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17385769                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17385769                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17385769                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17385769                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17385769                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17385769                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 231572.166667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 231572.166667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 231572.166667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 231572.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 231572.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 231572.166667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3146208                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3146208                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3146208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3146208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3146208                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3146208                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 209747.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 209747.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 209747.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 209747.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 209747.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 209747.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52125                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               230034491                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52381                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4391.563563                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   215.067570                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    40.932430                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.840108                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.159892                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     21790321                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21790321                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4557383                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4557383                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10441                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10441                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10424                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10424                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     26347704                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26347704                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     26347704                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26347704                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       165193                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       165193                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       165193                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        165193                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       165193                       # number of overall misses
system.cpu1.dcache.overall_misses::total       165193                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12266104585                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12266104585                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12266104585                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12266104585                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12266104585                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12266104585                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     21955514                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21955514                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4557383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4557383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10424                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10424                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     26512897                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     26512897                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     26512897                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     26512897                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007524                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007524                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006231                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006231                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006231                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006231                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 74253.174075                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74253.174075                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 74253.174075                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74253.174075                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 74253.174075                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74253.174075                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10086                       # number of writebacks
system.cpu1.dcache.writebacks::total            10086                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       113068                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       113068                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       113068                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       113068                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       113068                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       113068                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52125                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52125                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52125                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52125                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52125                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52125                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2019591374                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2019591374                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2019591374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2019591374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2019591374                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2019591374                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38745.158254                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 38745.158254                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38745.158254                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38745.158254                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38745.158254                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38745.158254                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.997400                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013275249                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2038783.197183                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997400                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796470                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16413454                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16413454                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16413454                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16413454                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16413454                       # number of overall hits
system.cpu2.icache.overall_hits::total       16413454                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1898856                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1898856                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1898856                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1898856                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1898856                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1898856                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16413472                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16413472                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16413472                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16413472                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16413472                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16413472                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       105492                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       105492                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       105492                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       105492                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       105492                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       105492                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1480375                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1480375                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1480375                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1480375                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1480375                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1480375                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 105741.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 105741.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 105741.071429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 105741.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 105741.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 105741.071429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 51198                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172738661                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 51454                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3357.147374                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.263863                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.736137                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911187                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088813                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10195729                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10195729                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7021594                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7021594                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17236                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17236                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16294                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16294                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17217323                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17217323                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17217323                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17217323                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       128982                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       128982                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4935                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4935                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       133917                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        133917                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       133917                       # number of overall misses
system.cpu2.dcache.overall_misses::total       133917                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   5925611299                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5925611299                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    490980069                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    490980069                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6416591368                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6416591368                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6416591368                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6416591368                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10324711                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10324711                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7026529                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7026529                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16294                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16294                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17351240                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17351240                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17351240                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17351240                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012493                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012493                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000702                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000702                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007718                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007718                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007718                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007718                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 45941.381735                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45941.381735                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 99489.375684                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 99489.375684                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 47914.688710                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 47914.688710                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 47914.688710                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 47914.688710                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1057416                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             18                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 58745.333333                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        25281                       # number of writebacks
system.cpu2.dcache.writebacks::total            25281                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        77788                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        77788                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         4931                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         4931                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82719                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82719                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82719                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82719                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        51194                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        51194                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            4                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        51198                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        51198                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        51198                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        51198                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1331816477                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1331816477                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       314399                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       314399                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1332130876                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1332130876                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1332130876                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1332130876                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004958                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004958                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002951                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002951                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002951                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002951                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 26015.089210                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26015.089210                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 78599.750000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 78599.750000                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26019.197547                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26019.197547                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26019.197547                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26019.197547                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
