0.6
2019.2
Nov  6 2019
21:57:16
D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.sim/sim_1/synth/func/xsim/testbench_func_synth.v,1652763578,verilog,,D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sim_1/new/testbench.v,,fifo;glbl;ram;status_signal,,,,,,,,
D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sim_1/new/testbench.v,1652411422,verilog,,,,testbench,,,,,,,,
