  # Full_Adder_using_Verilog
  Full Adder is the adder which adds three inputs and produces two outputs. The first two inputs are A and B and the third input is an input carry as C-IN. The output carry is designated as C-OUT and the normal output is designated as S which is SUM
  
  ## Truth Table
  ![image](https://user-images.githubusercontent.com/71958454/115243779-e791c100-a140-11eb-8a8e-ba2224823848.png)
## RTL SCHEMATIC
![image](https://user-images.githubusercontent.com/71958454/115243837-f8dacd80-a140-11eb-847e-a30798d25f42.png)
## WAVEFORM (OUTPUT)
![image](https://user-images.githubusercontent.com/71958454/115244028-2758a880-a141-11eb-8e3a-982c352e244d.png)

