--
--	Conversion of Wavedac_test.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sat Aug 02 22:37:57 2014
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
TERMINAL \WaveDAC8_1:Net_211\ : bit;
TERMINAL \WaveDAC8_1:Net_189\ : bit;
TERMINAL \WaveDAC8_1:Net_256\ : bit;
TERMINAL \WaveDAC8_1:Net_190\ : bit;
TERMINAL \WaveDAC8_1:Net_254\ : bit;
SIGNAL \WaveDAC8_1:Net_183\ : bit;
SIGNAL zero : bit;
SIGNAL Net_118 : bit;
SIGNAL \WaveDAC8_1:Net_107\ : bit;
SIGNAL Net_119 : bit;
SIGNAL \WaveDAC8_1:demux:tmp__demux_0_reg\ : bit;
SIGNAL \WaveDAC8_1:Net_134\ : bit;
SIGNAL \WaveDAC8_1:Net_336\ : bit;
SIGNAL \WaveDAC8_1:demux:tmp__demux_1_reg\ : bit;
SIGNAL Net_32 : bit;
SIGNAL \WaveDAC8_1:VDAC8:Net_83\ : bit;
SIGNAL \WaveDAC8_1:VDAC8:Net_81\ : bit;
SIGNAL \WaveDAC8_1:VDAC8:Net_82\ : bit;
TERMINAL \WaveDAC8_1:VDAC8:Net_77\ : bit;
TERMINAL \WaveDAC8_1:BuffAmp:Net_29\ : bit;
TERMINAL \WaveDAC8_1:Net_247\ : bit;
TERMINAL Net_822 : bit;
SIGNAL \WaveDAC8_1:Net_280\ : bit;
SIGNAL \WaveDAC8_1:Net_279\ : bit;
SIGNAL \WaveDAC8_1:Net_80\ : bit;
SIGNAL \WaveDAC8_1:cydff_1\ : bit;
SIGNAL Net_31 : bit;
SIGNAL tmpOE__WaveDAC_out_net_0 : bit;
SIGNAL tmpFB_0__WaveDAC_out_net_0 : bit;
SIGNAL tmpIO_0__WaveDAC_out_net_0 : bit;
TERMINAL tmpSIOVREF__WaveDAC_out_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__WaveDAC_out_net_0 : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:Net_276\ : bit;
SIGNAL Net_39 : bit;
SIGNAL \TFTSHIELD_1:Net_57\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:clk_fin\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:dpcounter_one\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:pol_supprt\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:miso_to_dp\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:Net_244\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:mosi_after_ld\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:so_send\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:so_send_reg\ : bit;
SIGNAL Net_40 : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:mosi_reg\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:mosi_fin\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\ : bit;
SIGNAL Net_42 : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:pre_mosi\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:count_4\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:count_3\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:dpcounter_zero\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_2\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_3\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_4\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_4\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_5\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_6\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_5\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_3\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_2\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_1\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_0\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:control_7\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:control_6\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:control_5\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:control_4\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:control_3\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:control_2\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:control_1\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:control_0\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:Net_253\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:Net_273\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\ : bit;
SIGNAL Net_41 : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:count_6\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:count_5\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:cnt_tc\ : bit;
SIGNAL \TFTSHIELD_1:Net_59\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_38 : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:Net_274\ : bit;
SIGNAL \TFTSHIELD_1:CR_1:clk\ : bit;
SIGNAL \TFTSHIELD_1:CR_1:rst\ : bit;
SIGNAL Net_43 : bit;
SIGNAL \TFTSHIELD_1:CR_1:control_out_0\ : bit;
SIGNAL Net_44 : bit;
SIGNAL \TFTSHIELD_1:CR_1:control_out_1\ : bit;
SIGNAL Net_45 : bit;
SIGNAL \TFTSHIELD_1:CR_1:control_out_2\ : bit;
SIGNAL \TFTSHIELD_1:Net_96\ : bit;
SIGNAL \TFTSHIELD_1:CR_1:control_out_3\ : bit;
SIGNAL \TFTSHIELD_1:Net_97\ : bit;
SIGNAL \TFTSHIELD_1:CR_1:control_out_4\ : bit;
SIGNAL \TFTSHIELD_1:Net_98\ : bit;
SIGNAL \TFTSHIELD_1:CR_1:control_out_5\ : bit;
SIGNAL \TFTSHIELD_1:Net_99\ : bit;
SIGNAL \TFTSHIELD_1:CR_1:control_out_6\ : bit;
SIGNAL \TFTSHIELD_1:Net_100\ : bit;
SIGNAL \TFTSHIELD_1:CR_1:control_out_7\ : bit;
SIGNAL \TFTSHIELD_1:CR_1:control_7\ : bit;
SIGNAL \TFTSHIELD_1:CR_1:control_6\ : bit;
SIGNAL \TFTSHIELD_1:CR_1:control_5\ : bit;
SIGNAL \TFTSHIELD_1:CR_1:control_4\ : bit;
SIGNAL \TFTSHIELD_1:CR_1:control_3\ : bit;
SIGNAL \TFTSHIELD_1:CR_1:control_2\ : bit;
SIGNAL \TFTSHIELD_1:CR_1:control_1\ : bit;
SIGNAL \TFTSHIELD_1:CR_1:control_0\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:cnt_reset\ : bit;
SIGNAL Net_637 : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:inv_ss\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_load\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:load\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:byte_complete\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:prc_clk_src\ : bit;
SIGNAL Net_47 : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dp_clk_src\ : bit;
SIGNAL \SPIS_1:Net_81\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:clock_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:prc_clk\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dp_clock\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\ : bit;
SIGNAL \SPIS_1:miso_wire\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:miso_from_dp\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_0\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_2\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_not_full\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_6\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_4\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_3\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_5\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_6\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_5\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_4\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:tx_status_3\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_2\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:rx_status_0\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_fin\ : bit;
SIGNAL \SPIS_1:Net_75\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_7\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_6\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_5\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_4\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_3\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_2\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:control_0\ : bit;
SIGNAL \SPIS_1:Net_146\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_6\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_5\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_4\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_3\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_2\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:count_0\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpcounter_zero\ : bit;
SIGNAL Net_50 : bit;
SIGNAL Net_52 : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cs_addr_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL Net_46 : bit;
SIGNAL \SPIS_1:Net_89\ : bit;
SIGNAL Net_53 : bit;
SIGNAL Net_48 : bit;
SIGNAL Net_611 : bit;
SIGNAL tmpOE__miso_lcd_net_0 : bit;
SIGNAL tmpIO_0__miso_lcd_net_0 : bit;
TERMINAL tmpSIOVREF__miso_lcd_net_0 : bit;
SIGNAL tmpINTERRUPT_0__miso_lcd_net_0 : bit;
SIGNAL tmpOE__mosi_net_0 : bit;
SIGNAL tmpIO_0__mosi_net_0 : bit;
TERMINAL tmpSIOVREF__mosi_net_0 : bit;
SIGNAL tmpINTERRUPT_0__mosi_net_0 : bit;
SIGNAL tmpOE__sclk_net_0 : bit;
SIGNAL tmpIO_0__sclk_net_0 : bit;
TERMINAL tmpSIOVREF__sclk_net_0 : bit;
SIGNAL tmpINTERRUPT_0__sclk_net_0 : bit;
SIGNAL tmpOE__miso_net_0 : bit;
SIGNAL tmpFB_0__miso_net_0 : bit;
SIGNAL tmpIO_0__miso_net_0 : bit;
TERMINAL tmpSIOVREF__miso_net_0 : bit;
SIGNAL tmpINTERRUPT_0__miso_net_0 : bit;
SIGNAL tmpOE__mosi_lcd_net_0 : bit;
SIGNAL tmpFB_0__mosi_lcd_net_0 : bit;
SIGNAL tmpIO_0__mosi_lcd_net_0 : bit;
TERMINAL tmpSIOVREF__mosi_lcd_net_0 : bit;
SIGNAL tmpINTERRUPT_0__mosi_lcd_net_0 : bit;
SIGNAL tmpOE__sclk_lcd_net_0 : bit;
SIGNAL tmpFB_0__sclk_lcd_net_0 : bit;
SIGNAL tmpIO_0__sclk_lcd_net_0 : bit;
TERMINAL tmpSIOVREF__sclk_lcd_net_0 : bit;
SIGNAL tmpINTERRUPT_0__sclk_lcd_net_0 : bit;
SIGNAL tmpOE__ss_lcd_net_0 : bit;
SIGNAL tmpFB_0__ss_lcd_net_0 : bit;
SIGNAL tmpIO_0__ss_lcd_net_0 : bit;
TERMINAL tmpSIOVREF__ss_lcd_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ss_lcd_net_0 : bit;
SIGNAL tmpOE__cs_lcd_net_0 : bit;
SIGNAL tmpFB_0__cs_lcd_net_0 : bit;
SIGNAL tmpIO_0__cs_lcd_net_0 : bit;
TERMINAL tmpSIOVREF__cs_lcd_net_0 : bit;
SIGNAL tmpINTERRUPT_0__cs_lcd_net_0 : bit;
SIGNAL tmpOE__dc_lcd_net_0 : bit;
SIGNAL tmpFB_0__dc_lcd_net_0 : bit;
SIGNAL tmpIO_0__dc_lcd_net_0 : bit;
TERMINAL tmpSIOVREF__dc_lcd_net_0 : bit;
SIGNAL tmpINTERRUPT_0__dc_lcd_net_0 : bit;
SIGNAL tmpOE__rt_cs_net_0 : bit;
SIGNAL tmpFB_0__rt_cs_net_0 : bit;
SIGNAL tmpIO_0__rt_cs_net_0 : bit;
TERMINAL tmpSIOVREF__rt_cs_net_0 : bit;
SIGNAL tmpINTERRUPT_0__rt_cs_net_0 : bit;
SIGNAL \WaveDAC8_1:cydff_1\\D\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:state_2\\D\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:state_1\\D\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:state_0\\D\ : bit;
SIGNAL Net_42D : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\\D\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\\D\ : bit;
SIGNAL \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\\D\ : bit;
SIGNAL Net_41D : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\\D\ : bit;
SIGNAL \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\\D\ : bit;
BEGIN

zero <=  ('0') ;

\WaveDAC8_1:Net_183\ <= ((not \WaveDAC8_1:Net_134\ and Net_32));

\WaveDAC8_1:Net_107\ <= ((\WaveDAC8_1:Net_134\ and Net_32));

Net_31 <=  ('1') ;

\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\ <= ((not \TFTSHIELD_1:SPIM_1:BSPIM:count_4\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_3\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_0\));

\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\\D\ <= ((not \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_2\)
	OR (\TFTSHIELD_1:SPIM_1:BSPIM:count_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\)
	OR (\TFTSHIELD_1:SPIM_1:BSPIM:count_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\)
	OR (\TFTSHIELD_1:SPIM_1:BSPIM:count_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\)
	OR (\TFTSHIELD_1:SPIM_1:BSPIM:count_3\ and \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\)
	OR (\TFTSHIELD_1:SPIM_1:BSPIM:count_4\ and \TFTSHIELD_1:SPIM_1:BSPIM:load_cond\));

\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\ <= ((not \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_0\));

\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_4\ <= ((not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\));

\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\ <= ((not \TFTSHIELD_1:SPIM_1:BSPIM:count_4\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_3\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_4\));

\TFTSHIELD_1:SPIM_1:BSPIM:state_2\\D\ <= ((not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_4\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_3\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ and not \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_1\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_4\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_3\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ and not \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_0\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_0\));

\TFTSHIELD_1:SPIM_1:BSPIM:state_1\\D\ <= ((not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_0\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_0\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_1\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\)
	OR (\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_2\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_0\)
	OR (\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_0\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_3\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_4\));

\TFTSHIELD_1:SPIM_1:BSPIM:state_0\\D\ <= ((not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and not \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\)
	OR (\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_0\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_2\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_0\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\));

Net_42D <= ((not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and Net_42)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_0\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\)
	OR (\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and Net_42));

\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\\D\ <= ((not \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_0\)
	OR (\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\));

\TFTSHIELD_1:SPIM_1:BSPIM:mosi_reg\\D\ <= ((not \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\)
	OR (\TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and Net_40 and \TFTSHIELD_1:SPIM_1:BSPIM:state_0\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\ and \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_0\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_2\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_3\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_4\));

Net_41D <= ((\TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and Net_41)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_0\));

\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\\D\ <= ((not \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and not \TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:state_2\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and not \TFTSHIELD_1:SPIM_1:BSPIM:count_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_3\ and \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_2\ and \TFTSHIELD_1:SPIM_1:BSPIM:count_4\ and \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\)
	OR (\TFTSHIELD_1:SPIM_1:BSPIM:state_0\ and \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\)
	OR (not \TFTSHIELD_1:SPIM_1:BSPIM:state_1\ and \TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\));

\SPIS_1:BSPIS:es3:SPISlave:tx_load\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:count_3\ and not \SPIS_1:BSPIS:es3:SPISlave:count_2\ and not \SPIS_1:BSPIS:es3:SPISlave:count_1\ and \SPIS_1:BSPIS:es3:SPISlave:count_0\));

\SPIS_1:BSPIS:es3:SPISlave:byte_complete\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ and \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\));

\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\ and \SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\));

\SPIS_1:BSPIS:es3:SPISlave:dp_clk_src\ <= (not Net_47);

\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:count_3\ and not \SPIS_1:BSPIS:es3:SPISlave:count_2\ and not \SPIS_1:BSPIS:es3:SPISlave:count_1\ and \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\ and \SPIS_1:BSPIS:es3:SPISlave:count_0\));

\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\ and \SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\ and \SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\));

\SPIS_1:BSPIS:es3:SPISlave:rx_status_4\ <= (not \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\);

\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\ <= ((not \SPIS_1:BSPIS:es3:SPISlave:count_3\ and not \SPIS_1:BSPIS:es3:SPISlave:count_2\ and not \SPIS_1:BSPIS:es3:SPISlave:count_1\ and \SPIS_1:BSPIS:es3:SPISlave:count_0\ and Net_46)
	OR (not \SPIS_1:BSPIS:es3:SPISlave:count_0\ and \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\)
	OR (\SPIS_1:BSPIS:es3:SPISlave:count_1\ and \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\)
	OR (\SPIS_1:BSPIS:es3:SPISlave:count_2\ and \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\)
	OR (\SPIS_1:BSPIS:es3:SPISlave:count_3\ and \SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\));

\WaveDAC8_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC8_1:Net_211\);
\WaveDAC8_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\WaveDAC8_1:Net_189\,
		signal2=>\WaveDAC8_1:Net_256\);
\WaveDAC8_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\WaveDAC8_1:Net_190\,
		signal2=>\WaveDAC8_1:Net_211\);
\WaveDAC8_1:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC8_1:Net_254\);
\WaveDAC8_1:Wave1_DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\WaveDAC8_1:Net_183\,
		trq=>zero,
		nrq=>Net_118);
\WaveDAC8_1:Wave2_DMA\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>\WaveDAC8_1:Net_107\,
		trq=>zero,
		nrq=>Net_119);
\WaveDAC8_1:VDAC8:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>Net_32,
		strobe_udb=>Net_32,
		vout=>\WaveDAC8_1:Net_189\,
		iout=>\WaveDAC8_1:VDAC8:Net_77\);
\WaveDAC8_1:VDAC8:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\WaveDAC8_1:VDAC8:Net_77\);
\WaveDAC8_1:BuffAmp:ABuf\:cy_psoc3_abuf_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\WaveDAC8_1:Net_256\,
		vminus=>\WaveDAC8_1:BuffAmp:Net_29\,
		vout=>\WaveDAC8_1:Net_247\);
\WaveDAC8_1:BuffAmp:abuf_negInput_mux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\WaveDAC8_1:BuffAmp:Net_29\,
		signal2=>\WaveDAC8_1:Net_247\);
\WaveDAC8_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>Net_822,
		signal2=>\WaveDAC8_1:Net_247\);
WaveDAC_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5bb463ed-2b56-47f5-ac84-6002daad4804",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>100,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_32,
		dig_domain_out=>open);
WaveDAC_out:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0c6412a0-b2ea-4b9d-8feb-24c851a1767d",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(Net_31),
		y=>(zero),
		fb=>(tmpFB_0__WaveDAC_out_net_0),
		analog=>Net_822,
		io=>(tmpIO_0__WaveDAC_out_net_0),
		siovref=>(tmpSIOVREF__WaveDAC_out_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_31,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_31,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__WaveDAC_out_net_0);
\TFTSHIELD_1:SPIM_1:RxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\TFTSHIELD_1:Net_57\);
\TFTSHIELD_1:SPIM_1:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_39,
		enable=>Net_31,
		clock_out=>\TFTSHIELD_1:SPIM_1:BSPIM:clk_fin\);
\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\TFTSHIELD_1:SPIM_1:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\,
		count=>(\TFTSHIELD_1:SPIM_1:BSPIM:count_6\, \TFTSHIELD_1:SPIM_1:BSPIM:count_5\, \TFTSHIELD_1:SPIM_1:BSPIM:count_4\, \TFTSHIELD_1:SPIM_1:BSPIM:count_3\,
			\TFTSHIELD_1:SPIM_1:BSPIM:count_2\, \TFTSHIELD_1:SPIM_1:BSPIM:count_1\, \TFTSHIELD_1:SPIM_1:BSPIM:count_0\),
		tc=>\TFTSHIELD_1:SPIM_1:BSPIM:cnt_tc\);
\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\TFTSHIELD_1:SPIM_1:BSPIM:clk_fin\,
		status=>(zero, zero, \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_4\, \TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\,
			\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_2\, \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\, \TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\),
		interrupt=>\TFTSHIELD_1:Net_59\);
\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\TFTSHIELD_1:SPIM_1:BSPIM:clk_fin\,
		status=>(\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\, \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_5\, \TFTSHIELD_1:SPIM_1:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>\TFTSHIELD_1:Net_57\);
\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\TFTSHIELD_1:SPIM_1:BSPIM:clk_fin\,
		cs_addr=>(\TFTSHIELD_1:SPIM_1:BSPIM:state_2\, \TFTSHIELD_1:SPIM_1:BSPIM:state_1\, \TFTSHIELD_1:SPIM_1:BSPIM:state_0\),
		route_si=>Net_38,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_2\,
		f0_blk_stat=>\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_1\,
		f1_bus_stat=>\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_5\,
		f1_blk_stat=>\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\TFTSHIELD_1:SPIM_1:TxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>\TFTSHIELD_1:Net_59\);
\TFTSHIELD_1:CR_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\TFTSHIELD_1:CR_1:control_7\, \TFTSHIELD_1:CR_1:control_6\, \TFTSHIELD_1:CR_1:control_5\, \TFTSHIELD_1:CR_1:control_4\,
			\TFTSHIELD_1:CR_1:control_3\, Net_45, Net_44, Net_43));
\SPIS_1:BSPIS:es3:SPISlave:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIS_1:Net_81\,
		enable=>Net_31,
		clock_out=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\);
\SPIS_1:BSPIS:es3:SPISlave:PrcClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>Net_47,
		enable=>Net_31,
		clock_out=>\SPIS_1:BSPIS:es3:SPISlave:prc_clk\);
\SPIS_1:BSPIS:es3:SPISlave:DpClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>\SPIS_1:BSPIS:es3:SPISlave:dp_clk_src\,
		enable=>Net_31,
		clock_out=>\SPIS_1:BSPIS:es3:SPISlave:dp_clock\);
\SPIS_1:BSPIS:es3:SPISlave:sync_1\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		sc_in=>\SPIS_1:BSPIS:es3:SPISlave:tx_load\,
		sc_out=>\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\);
\SPIS_1:BSPIS:es3:SPISlave:sync_2\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		sc_in=>\SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\,
		sc_out=>\SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\);
\SPIS_1:BSPIS:es3:SPISlave:sync_3\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		sc_in=>\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\,
		sc_out=>\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\);
\SPIS_1:BSPIS:es3:SPISlave:sync_4\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		sc_in=>\SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\,
		sc_out=>\SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\);
\SPIS_1:BSPIS:es3:SPISlave:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIS_1:BSPIS:es3:SPISlave:dp_clock\,
		reset=>zero,
		load=>zero,
		enable=>Net_31,
		count=>(\SPIS_1:BSPIS:es3:SPISlave:count_6\, \SPIS_1:BSPIS:es3:SPISlave:count_5\, \SPIS_1:BSPIS:es3:SPISlave:count_4\, \SPIS_1:BSPIS:es3:SPISlave:count_3\,
			\SPIS_1:BSPIS:es3:SPISlave:count_2\, \SPIS_1:BSPIS:es3:SPISlave:count_1\, \SPIS_1:BSPIS:es3:SPISlave:count_0\),
		tc=>open);
\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		status=>(\SPIS_1:BSPIS:es3:SPISlave:byte_complete\, zero, zero, zero,
			\SPIS_1:BSPIS:es3:SPISlave:miso_tx_empty_reg_fin\, \SPIS_1:BSPIS:es3:SPISlave:tx_status_1\, \SPIS_1:BSPIS:es3:SPISlave:tx_status_0\),
		interrupt=>Net_50);
\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		status=>(\SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full_reg\, \SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\, \SPIS_1:BSPIS:es3:SPISlave:rx_status_4\, \SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\,
			zero, zero, zero),
		interrupt=>Net_52);
\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIS_1:BSPIS:es3:SPISlave:dp_clock\,
		cs_addr=>(Net_31, zero, \SPIS_1:BSPIS:es3:SPISlave:tx_load\),
		route_si=>\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIS_1:BSPIS:es3:SPISlave:tx_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>Net_48,
		f0_bus_stat=>\SPIS_1:BSPIS:es3:SPISlave:tx_status_1\,
		f0_blk_stat=>\SPIS_1:BSPIS:es3:SPISlave:dpMISO_fifo_empty\,
		f1_bus_stat=>\SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_not_empty\,
		f1_blk_stat=>\SPIS_1:BSPIS:es3:SPISlave:dpMOSI_fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIS_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"4ca38206-0388-4b3d-a8f9-65f29989eec0/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIS_1:Net_81\,
		dig_domain_out=>open);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ceefc4f6-8710-4974-9331-37fab35493a8",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_39,
		dig_domain_out=>open);
miso_lcd:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"44906eef-7414-4079-8114-eb0c25d01ec7",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(Net_31),
		y=>(zero),
		fb=>Net_38,
		analog=>(open),
		io=>(tmpIO_0__miso_lcd_net_0),
		siovref=>(tmpSIOVREF__miso_lcd_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_31,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_31,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__miso_lcd_net_0);
mosi:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f8cacc13-d415-4527-a3ad-640a763e2f7a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(Net_31),
		y=>(zero),
		fb=>Net_46,
		analog=>(open),
		io=>(tmpIO_0__mosi_net_0),
		siovref=>(tmpSIOVREF__mosi_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_31,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_31,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__mosi_net_0);
sclk:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ae777f06-175a-424f-ba0a-9555bf4e2039",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(Net_31),
		y=>(zero),
		fb=>Net_47,
		analog=>(open),
		io=>(tmpIO_0__sclk_net_0),
		siovref=>(tmpSIOVREF__sclk_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_31,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_31,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__sclk_net_0);
miso:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3dba336a-f6a5-43fb-aed3-de1e0b7bf362",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(Net_31),
		y=>Net_48,
		fb=>(tmpFB_0__miso_net_0),
		analog=>(open),
		io=>(tmpIO_0__miso_net_0),
		siovref=>(tmpSIOVREF__miso_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_31,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_31,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__miso_net_0);
mosi_lcd:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"04c8507f-4f61-4617-befe-ab90badae024",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(Net_31),
		y=>Net_40,
		fb=>(tmpFB_0__mosi_lcd_net_0),
		analog=>(open),
		io=>(tmpIO_0__mosi_lcd_net_0),
		siovref=>(tmpSIOVREF__mosi_lcd_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_31,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_31,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__mosi_lcd_net_0);
sclk_lcd:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ba196dc3-a224-401d-8286-a73f02c6961c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(Net_31),
		y=>Net_41,
		fb=>(tmpFB_0__sclk_lcd_net_0),
		analog=>(open),
		io=>(tmpIO_0__sclk_lcd_net_0),
		siovref=>(tmpSIOVREF__sclk_lcd_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_31,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_31,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__sclk_lcd_net_0);
ss_lcd:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0ab9c831-396f-40d3-814e-68516b31b805",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(Net_31),
		y=>Net_42,
		fb=>(tmpFB_0__ss_lcd_net_0),
		analog=>(open),
		io=>(tmpIO_0__ss_lcd_net_0),
		siovref=>(tmpSIOVREF__ss_lcd_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_31,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_31,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ss_lcd_net_0);
cs_lcd:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c90e96ab-88a4-43fe-a1b0-c154d68eef03",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(Net_31),
		y=>Net_43,
		fb=>(tmpFB_0__cs_lcd_net_0),
		analog=>(open),
		io=>(tmpIO_0__cs_lcd_net_0),
		siovref=>(tmpSIOVREF__cs_lcd_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_31,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_31,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__cs_lcd_net_0);
dc_lcd:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f32ca56c-eae3-4654-a318-be4bb895c88f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(Net_31),
		y=>Net_44,
		fb=>(tmpFB_0__dc_lcd_net_0),
		analog=>(open),
		io=>(tmpIO_0__dc_lcd_net_0),
		siovref=>(tmpSIOVREF__dc_lcd_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_31,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_31,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__dc_lcd_net_0);
rt_cs:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f36d01fc-01ef-41f5-a539-78552e423db6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(Net_31),
		y=>Net_45,
		fb=>(tmpFB_0__rt_cs_net_0),
		analog=>(open),
		io=>(tmpIO_0__rt_cs_net_0),
		siovref=>(tmpSIOVREF__rt_cs_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_31,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_31,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__rt_cs_net_0);
\WaveDAC8_1:cydff_1\:cy_dff
	PORT MAP(d=>Net_31,
		clk=>Net_32,
		q=>\WaveDAC8_1:Net_134\);
\TFTSHIELD_1:SPIM_1:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TFTSHIELD_1:SPIM_1:BSPIM:clk_fin\,
		q=>\TFTSHIELD_1:SPIM_1:BSPIM:so_send_reg\);
\TFTSHIELD_1:SPIM_1:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\TFTSHIELD_1:SPIM_1:BSPIM:mosi_reg\\D\,
		clk=>\TFTSHIELD_1:SPIM_1:BSPIM:clk_fin\,
		q=>Net_40);
\TFTSHIELD_1:SPIM_1:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\TFTSHIELD_1:SPIM_1:BSPIM:state_2\\D\,
		clk=>\TFTSHIELD_1:SPIM_1:BSPIM:clk_fin\,
		q=>\TFTSHIELD_1:SPIM_1:BSPIM:state_2\);
\TFTSHIELD_1:SPIM_1:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\TFTSHIELD_1:SPIM_1:BSPIM:state_1\\D\,
		clk=>\TFTSHIELD_1:SPIM_1:BSPIM:clk_fin\,
		q=>\TFTSHIELD_1:SPIM_1:BSPIM:state_1\);
\TFTSHIELD_1:SPIM_1:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\TFTSHIELD_1:SPIM_1:BSPIM:state_0\\D\,
		clk=>\TFTSHIELD_1:SPIM_1:BSPIM:clk_fin\,
		q=>\TFTSHIELD_1:SPIM_1:BSPIM:state_0\);
Net_42:cy_dff
	PORT MAP(d=>Net_42D,
		clk=>\TFTSHIELD_1:SPIM_1:BSPIM:clk_fin\,
		q=>Net_42);
\TFTSHIELD_1:SPIM_1:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\TFTSHIELD_1:SPIM_1:BSPIM:clk_fin\,
		q=>\TFTSHIELD_1:SPIM_1:BSPIM:mosi_pre_reg\);
\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\\D\,
		clk=>\TFTSHIELD_1:SPIM_1:BSPIM:clk_fin\,
		q=>\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\);
\TFTSHIELD_1:SPIM_1:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\,
		clk=>\TFTSHIELD_1:SPIM_1:BSPIM:clk_fin\,
		q=>\TFTSHIELD_1:SPIM_1:BSPIM:dpcounter_one_reg\);
\TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp\,
		clk=>\TFTSHIELD_1:SPIM_1:BSPIM:clk_fin\,
		q=>\TFTSHIELD_1:SPIM_1:BSPIM:mosi_from_dp_reg\);
\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\\D\,
		clk=>\TFTSHIELD_1:SPIM_1:BSPIM:clk_fin\,
		q=>\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\);
\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\\D\,
		clk=>\TFTSHIELD_1:SPIM_1:BSPIM:clk_fin\,
		q=>\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\);
Net_41:cy_dff
	PORT MAP(d=>Net_41D,
		clk=>\TFTSHIELD_1:SPIM_1:BSPIM:clk_fin\,
		q=>Net_41);
\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_fin\,
		clk=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		q=>\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\);
\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\:cy_dff
	PORT MAP(d=>\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_reg\,
		clk=>\SPIS_1:BSPIS:es3:SPISlave:clock_fin\,
		q=>\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\);
\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\:cy_dff
	PORT MAP(d=>Net_46,
		clk=>\SPIS_1:BSPIS:es3:SPISlave:prc_clk\,
		q=>\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\);

END R_T_L;
