// Seed: 2253626398
module module_0 (
    id_1
);
  output wire id_1;
  logic [7:0] id_2 = id_2;
  assign id_1[1] = $display;
  assign module_1.type_26 = 0;
  id_3 :
  assert property (@(posedge id_2 or id_2) id_2[1])
  else;
  wire id_4;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input logic id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    input wand id_7,
    input wire id_8,
    output uwire id_9,
    input tri0 id_10
);
  assign id_9 = 1;
  tri0 id_12 = 1;
  wire id_13;
  reg id_14;
  logic id_15;
  logic [7:0] id_16;
  assign id_15 = id_2;
  initial id_15 <= id_14;
  always begin : LABEL_0
    return id_15;
  end
  wire id_17;
  wire id_18;
  module_0 modCall_1 (id_16);
  wire id_19;
  id_20(
      .id_0(1)
  );
  assign id_16[1&1] = 1;
endmodule
