

================================================================
== Vivado HLS Report for 'myFuncAccel'
================================================================
* Date:           Mon Oct 28 18:21:28 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        project
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  17901|  264301|  17901|  264301|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+--------+------------+-----------+-----------+--------+----------+
        |                 |     Latency    |  Iteration |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |  min  |   max  |   Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------+-------+--------+------------+-----------+-----------+--------+----------+
        |- Loop 1         |  17900|  264300| 179 ~ 2643 |          -|          -|     100|    no    |
        | + Loop 1.1      |    176|    2624|  44 ~ 164  |          -|          -| 4 ~ 16 |    no    |
        |  ++ Loop 1.1.1  |     40|     160|          10|          -|          -| 4 ~ 16 |    no    |
        | + Loop 1.2      |      4|      16|           1|          -|          -| 4 ~ 16 |    no    |
        +-----------------+-------+--------+------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 16 
4 --> 5 
5 --> 6 15 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 5 
15 --> 3 
16 --> 16 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !7"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim) nounwind, !map !13"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %threshold) nounwind, !map !17"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x float]* %data0) nounwind, !map !21"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data1) nounwind, !map !27"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data2) nounwind, !map !33"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @myFuncAccel_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%threshold_read = call float @_ssdm_op_Read.ap_stable.float(float %threshold) nounwind" [myIP.c:4]   --->   Operation 24 'read' 'threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%dim_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %dim) nounwind" [myIP.c:4]   --->   Operation 25 'read' 'dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %size) nounwind" [myIP.c:4]   --->   Operation 26 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.c:8]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %dim, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.c:9]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %threshold, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.c:10]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([16 x float]* %data0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.c:11]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data1, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.c:14]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data2, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.c:15]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bitcast_ln43_1 = bitcast float %threshold_read to i32" [myIP.c:43]   --->   Operation 33 'bitcast' 'bitcast_ln43_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %bitcast_ln43_1 to i23" [myIP.c:43]   --->   Operation 34 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.44ns)   --->   "%icmp_ln43_3 = icmp eq i23 %trunc_ln43, 0" [myIP.c:43]   --->   Operation 35 'icmp' 'icmp_ln43_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %1" [myIP.c:20]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ 0, %0 ], [ %i, %hls_label_0_end ]"   --->   Operation 37 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i32 [ 0, %0 ], [ %add_ln20, %hls_label_0_end ]" [myIP.c:20]   --->   Operation 38 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.55ns)   --->   "%add_ln20 = add i32 %phi_mul1, %dim_read" [myIP.c:20]   --->   Operation 39 'add' 'add_ln20' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (2.47ns)   --->   "%icmp_ln20 = icmp eq i32 %i_0, %size_read" [myIP.c:20]   --->   Operation 40 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.55ns)   --->   "%i = add i32 %i_0, 1" [myIP.c:20]   --->   Operation 41 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %5, label %hls_label_0_begin" [myIP.c:20]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind" [myIP.c:20]   --->   Operation 43 'specregionbegin' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 100, i32 100, i32 100, [1 x i8]* @p_str1) nounwind" [myIP.c:21]   --->   Operation 44 'speclooptripcount' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i32 %phi_mul1 to i64" [myIP.c:37]   --->   Operation 45 'zext' 'zext_ln37' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr inbounds float* %data1, i64 %zext_ln37" [myIP.c:35]   --->   Operation 46 'getelementptr' 'data1_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr inbounds float* %data2, i64 %zext_ln37" [myIP.c:37]   --->   Operation 47 'getelementptr' 'data2_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %2" [myIP.c:26]   --->   Operation 48 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "ret void" [myIP.c:53]   --->   Operation 49 'ret' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%k_0 = phi i32 [ 0, %hls_label_0_begin ], [ %k, %hls_label_1_end1 ]"   --->   Operation 50 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%r_0 = phi i32 [ 1, %hls_label_0_begin ], [ %r, %hls_label_1_end1 ]"   --->   Operation 51 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %hls_label_0_begin ], [ %add_ln26, %hls_label_1_end1 ]" [myIP.c:26]   --->   Operation 52 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.55ns)   --->   "%add_ln26 = add i32 %phi_mul, %dim_read" [myIP.c:26]   --->   Operation 53 'add' 'add_ln26' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln26 = icmp eq i32 %k_0, %dim_read" [myIP.c:26]   --->   Operation 54 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (2.55ns)   --->   "%k = add i32 %k_0, 1" [myIP.c:26]   --->   Operation 55 'add' 'k' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %4, label %hls_label_1_begin" [myIP.c:26]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (8.75ns)   --->   "%data1_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 %dim_read) nounwind" [myIP.c:35]   --->   Operation 57 'readreq' 'data1_addr_1_rd_req' <Predicate = (!icmp_ln26)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_3 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln46 = icmp eq i32 %r_0, 0" [myIP.c:46]   --->   Operation 58 'icmp' 'icmp_ln46' <Predicate = (icmp_ln26)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %hls_label_0_end, label %.preheader.preheader" [myIP.c:46]   --->   Operation 59 'br' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader" [myIP.c:47]   --->   Operation 60 'br' <Predicate = (icmp_ln26 & !icmp_ln46)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind" [myIP.c:26]   --->   Operation 61 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 16, i32 10, [1 x i8]* @p_str1) nounwind" [myIP.c:27]   --->   Operation 62 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (8.75ns)   --->   "%data1_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 %dim_read) nounwind" [myIP.c:35]   --->   Operation 63 'readreq' 'data1_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 64 [1/1] (1.76ns)   --->   "br label %3" [myIP.c:33]   --->   Operation 64 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%l_0 = phi i32 [ 0, %hls_label_1_begin ], [ %l, %hls_label_2 ]"   --->   Operation 65 'phi' 'l_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%temp_0 = phi float [ 0.000000e+00, %hls_label_1_begin ], [ %temp, %hls_label_2 ]"   --->   Operation 66 'phi' 'temp_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp eq i32 %l_0, %dim_read" [myIP.c:33]   --->   Operation 67 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (2.55ns)   --->   "%l = add i32 %l_0, 1" [myIP.c:33]   --->   Operation 68 'add' 'l' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %hls_label_1_end, label %hls_label_2" [myIP.c:33]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (2.55ns)   --->   "%add_ln35 = add i32 %l_0, %phi_mul" [myIP.c:35]   --->   Operation 70 'add' 'add_ln35' <Predicate = (!icmp_ln33)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i32 %add_ln35 to i64" [myIP.c:35]   --->   Operation 71 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%data0_addr = getelementptr [16 x float]* %data0, i64 0, i64 %zext_ln35" [myIP.c:35]   --->   Operation 72 'getelementptr' 'data0_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (2.32ns)   --->   "%data0_load = load float* %data0_addr, align 4" [myIP.c:35]   --->   Operation 73 'load' 'data0_load' <Predicate = (!icmp_ln33)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 74 [1/1] (8.75ns)   --->   "%data1_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [myIP.c:35]   --->   Operation 74 'read' 'data1_addr_read' <Predicate = (!icmp_ln33)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 75 [1/1] (2.47ns)   --->   "%icmp_ln37 = icmp eq i32 %k_0, 0" [myIP.c:37]   --->   Operation 75 'icmp' 'icmp_ln37' <Predicate = (icmp_ln33)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %burstWrReqBB, label %hls_label_1_end1" [myIP.c:37]   --->   Operation 76 'br' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (8.75ns)   --->   "%data2_addr_2_wr_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 %dim_read) nounwind" [myIP.c:37]   --->   Operation 77 'writereq' 'data2_addr_2_wr_req' <Predicate = (icmp_ln33 & icmp_ln37)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br label %hls_label_1_end1"   --->   Operation 78 'br' <Predicate = (icmp_ln33 & icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float %temp_0) nounwind" [myIP.c:37]   --->   Operation 79 'write' <Predicate = (icmp_ln33)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln43_1, i32 23, i32 30)" [myIP.c:43]   --->   Operation 80 'partselect' 'tmp_6' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.55ns)   --->   "%icmp_ln43_2 = icmp ne i8 %tmp_6, -1" [myIP.c:43]   --->   Operation 81 'icmp' 'icmp_ln43_2' <Predicate = (icmp_ln33)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %temp_0, %threshold_read" [myIP.c:43]   --->   Operation 82 'fcmp' 'tmp_7' <Predicate = (icmp_ln33)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.02>
ST_6 : Operation 83 [1/2] (2.32ns)   --->   "%data0_load = load float* %data0_addr, align 4" [myIP.c:35]   --->   Operation 83 'load' 'data0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 84 [4/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_load, %data1_addr_read" [myIP.c:35]   --->   Operation 84 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 85 [3/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_load, %data1_addr_read" [myIP.c:35]   --->   Operation 85 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 86 [2/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_load, %data1_addr_read" [myIP.c:35]   --->   Operation 86 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 87 [1/4] (5.70ns)   --->   "%tmp_2 = fmul float %data0_load, %data1_addr_read" [myIP.c:35]   --->   Operation 87 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 88 [5/5] (7.25ns)   --->   "%temp = fadd float %temp_0, %tmp_2" [myIP.c:35]   --->   Operation 88 'fadd' 'temp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 89 [4/5] (7.25ns)   --->   "%temp = fadd float %temp_0, %tmp_2" [myIP.c:35]   --->   Operation 89 'fadd' 'temp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 90 [3/5] (7.25ns)   --->   "%temp = fadd float %temp_0, %tmp_2" [myIP.c:35]   --->   Operation 90 'fadd' 'temp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 91 [2/5] (7.25ns)   --->   "%temp = fadd float %temp_0, %tmp_2" [myIP.c:35]   --->   Operation 91 'fadd' 'temp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind" [myIP.c:33]   --->   Operation 92 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 16, i32 10, [1 x i8]* @p_str1) nounwind" [myIP.c:34]   --->   Operation 93 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/5] (7.25ns)   --->   "%temp = fadd float %temp_0, %tmp_2" [myIP.c:35]   --->   Operation 94 'fadd' 'temp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_5) nounwind" [myIP.c:36]   --->   Operation 95 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "br label %3" [myIP.c:33]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 5> <Delay = 6.42>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln43 = bitcast float %temp_0 to i32" [myIP.c:43]   --->   Operation 97 'bitcast' 'bitcast_ln43' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln43, i32 23, i32 30)" [myIP.c:43]   --->   Operation 98 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i32 %bitcast_ln43 to i23" [myIP.c:43]   --->   Operation 99 'trunc' 'trunc_ln43_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (1.55ns)   --->   "%icmp_ln43 = icmp ne i8 %tmp_1, -1" [myIP.c:43]   --->   Operation 100 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 101 [1/1] (2.44ns)   --->   "%icmp_ln43_1 = icmp eq i23 %trunc_ln43_1, 0" [myIP.c:43]   --->   Operation 101 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%or_ln43 = or i1 %icmp_ln43_1, %icmp_ln43" [myIP.c:43]   --->   Operation 102 'or' 'or_ln43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%or_ln43_1 = or i1 %icmp_ln43_3, %icmp_ln43_2" [myIP.c:43]   --->   Operation 103 'or' 'or_ln43_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%and_ln43 = and i1 %or_ln43, %or_ln43_1" [myIP.c:43]   --->   Operation 104 'and' 'and_ln43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %temp_0, %threshold_read" [myIP.c:43]   --->   Operation 105 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%and_ln43_1 = and i1 %and_ln43, %tmp_7" [myIP.c:43]   --->   Operation 106 'and' 'and_ln43_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%select_ln43 = select i1 %and_ln43_1, i32 -1, i32 0" [myIP.c:43]   --->   Operation 107 'select' 'select_ln43' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 108 [1/1] (0.99ns) (out node of the LUT)   --->   "%r = and i32 %select_ln43, %r_0" [myIP.c:43]   --->   Operation 108 'and' 'r' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_3) nounwind" [myIP.c:44]   --->   Operation 109 'specregionend' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "br label %2" [myIP.c:26]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 3> <Delay = 8.75>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%l_1 = phi i32 [ %l_2, %hls_label_3_end ], [ 0, %.preheader.preheader ]"   --->   Operation 111 'phi' 'l_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (2.47ns)   --->   "%icmp_ln47 = icmp eq i32 %l_1, %dim_read" [myIP.c:47]   --->   Operation 112 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln46)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 113 [1/1] (2.55ns)   --->   "%l_2 = add i32 %l_1, 1" [myIP.c:47]   --->   Operation 113 'add' 'l_2' <Predicate = (!icmp_ln46)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %hls_label_0_end.loopexit, label %hls_label_3_begin" [myIP.c:47]   --->   Operation 114 'br' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind" [myIP.c:47]   --->   Operation 115 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln46 & !icmp_ln47)> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 16, i32 10, [1 x i8]* @p_str1) nounwind" [myIP.c:48]   --->   Operation 116 'speclooptripcount' <Predicate = (!icmp_ln46 & !icmp_ln47)> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (2.47ns)   --->   "%icmp_ln49 = icmp eq i32 %l_1, 0" [myIP.c:49]   --->   Operation 117 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln46 & !icmp_ln47)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %burstWrReqBB4, label %hls_label_3_end" [myIP.c:49]   --->   Operation 118 'br' <Predicate = (!icmp_ln46 & !icmp_ln47)> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (8.75ns)   --->   "%data2_addr_2_wr_req6 = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 %dim_read) nounwind" [myIP.c:47]   --->   Operation 119 'writereq' 'data2_addr_2_wr_req6' <Predicate = (!icmp_ln46 & !icmp_ln47 & icmp_ln49)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "br label %hls_label_3_end"   --->   Operation 120 'br' <Predicate = (!icmp_ln46 & !icmp_ln47 & icmp_ln49)> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float 0.000000e+00) nounwind" [myIP.c:49]   --->   Operation 121 'write' <Predicate = (!icmp_ln46 & !icmp_ln47)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_4) nounwind" [myIP.c:50]   --->   Operation 122 'specregionend' 'empty_5' <Predicate = (!icmp_ln46 & !icmp_ln47)> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader" [myIP.c:47]   --->   Operation 123 'br' <Predicate = (!icmp_ln46 & !icmp_ln47)> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "br label %hls_label_0_end"   --->   Operation 124 'br' <Predicate = (!icmp_ln46 & icmp_ln47)> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp) nounwind" [myIP.c:52]   --->   Operation 125 'specregionend' 'empty_6' <Predicate = (icmp_ln47) | (icmp_ln46)> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "br label %1" [myIP.c:20]   --->   Operation 126 'br' <Predicate = (icmp_ln47) | (icmp_ln46)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.45ns
The critical path consists of the following:
	wire read on port 'threshold' (myIP.c:4) [14]  (0 ns)
	'icmp' operation ('icmp_ln43_3', myIP.c:43) [25]  (2.45 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', myIP.c:20) [28]  (0 ns)
	'add' operation ('i', myIP.c:20) [32]  (2.55 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'data1' (myIP.c:35) [52]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'data1' (myIP.c:35) [52]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	'phi' operation ('temp') with incoming values : ('temp', myIP.c:35) [56]  (0 ns)
	bus write on port 'data2' (myIP.c:37) [79]  (8.75 ns)

 <State 6>: 8.02ns
The critical path consists of the following:
	'load' operation ('data0_load', myIP.c:35) on array 'data0' [66]  (2.32 ns)
	'fmul' operation ('tmp_2', myIP.c:35) [68]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', myIP.c:35) [68]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', myIP.c:35) [68]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', myIP.c:35) [68]  (5.7 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('temp', myIP.c:35) [69]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('temp', myIP.c:35) [69]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('temp', myIP.c:35) [69]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('temp', myIP.c:35) [69]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('temp', myIP.c:35) [69]  (7.26 ns)

 <State 15>: 6.42ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', myIP.c:43) [90]  (5.43 ns)
	'and' operation ('and_ln43_1', myIP.c:43) [91]  (0 ns)
	'select' operation ('select_ln43', myIP.c:43) [92]  (0 ns)
	'and' operation ('r', myIP.c:43) [93]  (0.993 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'data2' (myIP.c:47) [112]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
