
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119983                       # Number of seconds simulated
sim_ticks                                119983025085                       # Number of ticks simulated
final_tick                               1177841846398                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  52445                       # Simulator instruction rate (inst/s)
host_op_rate                                    66188                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1423391                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916044                       # Number of bytes of host memory used
host_seconds                                 84293.78                       # Real time elapsed on the host
sim_insts                                  4420769312                       # Number of instructions simulated
sim_ops                                    5579225499                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2739328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2954112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1298048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       979072                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7977344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2325632                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2325632                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21401                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        23079                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10141                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         7649                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 62323                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           18169                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                18169                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     22830963                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13869                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     24621083                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14935                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10818597                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        17069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      8160088                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                66487272                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10668                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13869                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14935                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        17069                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56541                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19383009                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19383009                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19383009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     22830963                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13869                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     24621083                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14935                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10818597                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        17069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      8160088                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               85870280                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144037246                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23176398                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19085638                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932479                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9397829                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8671055                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437483                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87563                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104498766                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128050456                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23176398                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11108538                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27192081                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6261990                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5329102                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12105652                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572863                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141317476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.103754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.545599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114125395     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782839      1.97%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365649      1.67%     84.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381625      1.69%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2264838      1.60%     87.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125654      0.80%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779655      0.55%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979463      1.40%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13512358      9.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141317476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160906                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.889009                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103321078                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6751920                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26843774                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109633                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4291062                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731450                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6466                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154449786                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4291062                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103836198                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4134102                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1451402                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26428139                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1176565                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152999165                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1747                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400575                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       624286                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        26311                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214062511                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713141784                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713141784                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45803286                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33758                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17736                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3803331                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15185634                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7901281                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310983                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1694814                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149134624                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33758                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139210887                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108963                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25195088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57087784                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1714                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141317476                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.985093                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.583041                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83929311     59.39%     59.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23730159     16.79%     76.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11960680      8.46%     84.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7809882      5.53%     90.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6900308      4.88%     95.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2705217      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3067029      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1118889      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96001      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141317476                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976303     74.79%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156788     12.01%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172295     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114975973     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012811      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14361956     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844125      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139210887                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.966492                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305386                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009377                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421153599                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174364144                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135096064                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140516273                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202344                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2973505                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1055                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          683                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       159611                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          591                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4291062                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3439723                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       251161                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149168382                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1165421                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15185634                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7901281                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17736                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        200608                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13139                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          683                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150170                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084743                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234913                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136836203                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112249                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374684                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21954703                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19295089                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842454                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.950006                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135102188                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135096064                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81531453                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221182525                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.937925                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368616                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26754313                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957469                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137026414                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.893418                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.710252                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87928816     64.17%     64.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22503301     16.42%     80.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810425      7.89%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816003      3.51%     92.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3766375      2.75%     94.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1535880      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562378      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095300      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007936      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137026414                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007936                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283194707                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302643746                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56972                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2719770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.440372                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.440372                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.694265                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.694265                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618354728                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186418462                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145824058                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144037246                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23821381                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19304163                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2066911                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9605710                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9144656                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2546890                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91820                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103899312                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             131116840                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23821381                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11691546                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28647018                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6707173                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3139092                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12126707                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1668514                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140279806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.141151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.555317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111632788     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2697259      1.92%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2057202      1.47%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5042539      3.59%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1131699      0.81%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1629665      1.16%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1234749      0.88%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          773694      0.55%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14080211     10.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140279806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.165383                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.910298                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102681619                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4727762                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28205853                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       113037                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4551526                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4111352                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42864                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     158163226                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82500                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4551526                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103551587                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1319576                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1934232                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27439268                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1483609                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     156536807                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        21272                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        271575                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       611650                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       162413                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    219940722                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    729078063                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    729078063                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173560539                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46380165                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38189                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21378                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5059636                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15099728                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7369049                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       124666                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1637428                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153751298                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142816351                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       193368                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28065108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60776875                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4548                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140279806                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.018082                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.565154                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80474568     57.37%     57.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25123274     17.91%     75.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11743656      8.37%     83.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8612553      6.14%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7658255      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3038483      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3011629      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       466207      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       151181      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140279806                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         574828     68.81%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        115919     13.88%     82.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144671     17.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119872087     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2146448      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16811      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13483138      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7297867      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142816351                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.991524                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             835418                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005850                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    426941293                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181855006                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139222775                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143651769                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       350448                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3677313                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1053                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       225427                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4551526                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         802374                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92143                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153789470                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49909                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15099728                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7369049                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21360                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80432                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1126025                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1176946                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2302971                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140240222                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12956279                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2576128                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20252464                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19920351                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7296185                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.973639                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139404605                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139222775                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83498848                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231321211                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.966575                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360965                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101677818                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124869969                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28920703                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33624                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2069663                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135728280                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.920000                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693195                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84514667     62.27%     62.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23959890     17.65%     79.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10560109      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5535253      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4406192      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1587897      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1344294      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1005739      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2814239      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135728280                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101677818                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124869969                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18566035                       # Number of memory references committed
system.switch_cpus1.commit.loads             11422413                       # Number of loads committed
system.switch_cpus1.commit.membars              16812                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17941409                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112512324                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2542118                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2814239                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           286704713                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          312133096                       # The number of ROB writes
system.switch_cpus1.timesIdled                  72373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3757440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101677818                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124869969                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101677818                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.416604                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.416604                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.705913                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.705913                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       632373893                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193930386                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147966287                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33624                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144037246                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24030162                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19489059                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2051589                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9924362                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9252777                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2585657                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95412                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    104992083                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131387611                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24030162                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11838434                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28918943                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6678620                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3039282                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12265113                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1613203                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141551153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.136074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.540360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112632210     79.57%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2037540      1.44%     81.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3727317      2.63%     83.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3381253      2.39%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2150602      1.52%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1763601      1.25%     88.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1023107      0.72%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1066529      0.75%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13768994      9.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141551153                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166833                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.912178                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       103927724                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4429037                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28546051                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48364                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4599971                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4155217                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          878                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     159015415                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         6465                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4599971                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       104764586                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1080170                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2162568                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27738701                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1205151                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     157236746                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        226979                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       521603                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    222431386                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    732175304                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    732175304                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176089679                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46341670                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34676                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17338                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4335546                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14900827                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7394690                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        83621                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1650015                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         154250343                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34676                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143355117                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       162220                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27022790                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59287924                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    141551153                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.012744                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.559487                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81503523     57.58%     57.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24716364     17.46%     75.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12992473      9.18%     84.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7507994      5.30%     89.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8313647      5.87%     95.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3084483      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2741545      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       525440      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       165684      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141551153                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         574636     68.88%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118149     14.16%     83.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       141495     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120723731     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2028523      1.42%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17338      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13228791      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7356734      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143355117                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.995264                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             834280                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005820                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    429257881                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181308023                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140203216                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144189397                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       276009                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3421566                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          214                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       122674                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4599971                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         702502                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       106351                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    154285019                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63181                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14900827                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7394690                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17338                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         91922                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          214                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1148642                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1145609                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2294251                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140982097                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12704041                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2373014                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20060406                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20063013                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7356365                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.978789                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140331454                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140203216                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81814787                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229767118                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.973382                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356077                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102554158                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126274070                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28011395                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34676                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2076723                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136951182                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.922037                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692932                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85007762     62.07%     62.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24062422     17.57%     79.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11955219      8.73%     88.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4066015      2.97%     91.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5005194      3.65%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1753898      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1235163      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1022151      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2843358      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136951182                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102554158                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126274070                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18751277                       # Number of memory references committed
system.switch_cpus2.commit.loads             11479261                       # Number of loads committed
system.switch_cpus2.commit.membars              17338                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18226301                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113763207                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2604372                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2843358                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           288393289                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          313171092                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42996                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2486093                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102554158                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126274070                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102554158                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.404499                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.404499                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.711997                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.711997                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       634795615                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196263661                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148149053                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34676                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               144037246                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24179093                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19807921                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2048539                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9901495                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9556985                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2473461                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        94245                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    107309269                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             129784978                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24179093                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12030446                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28112619                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6123157                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4008624                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12553255                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1600354                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    143487470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.106455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.531396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115374851     80.41%     80.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2270166      1.58%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3853653      2.69%     84.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2242341      1.56%     86.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1754515      1.22%     87.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1540971      1.07%     88.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          946700      0.66%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2379412      1.66%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13124861      9.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    143487470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.167867                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.901052                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       106628336                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5210111                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27519613                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        72725                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4056679                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3964465                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     156394096                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4056679                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107167481                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         611892                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3676503                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27035758                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       939152                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     155334487                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents         95462                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       541956                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    219347220                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    722653328                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    722653328                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175721257                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        43625941                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34962                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17506                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2728364                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14402653                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7379632                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        71415                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1670504                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         150245755                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34962                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        141099090                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        88859                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     22278390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     49315600                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    143487470                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.983355                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.545869                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85908014     59.87%     59.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22107712     15.41%     75.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11896974      8.29%     83.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8841274      6.16%     89.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8614561      6.00%     95.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3187197      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2425279      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       323967      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       182492      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    143487470                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         125675     28.05%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        167274     37.33%     65.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       155119     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    119094811     84.41%     84.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1909705      1.35%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17456      0.01%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12723045      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7354073      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     141099090                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.979601                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             448068                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    426222574                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    172559348                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    138088638                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     141547158                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       288182                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2984469                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       118745                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4056679                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         409408                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        54817                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    150280717                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       780131                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14402653                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7379632                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17506                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         44401                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1179305                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1087492                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2266797                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    138899098                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12404611                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2199989                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19758484                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19659411                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7353873                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.964328                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             138088698                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            138088638                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         81637067                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        226123168                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.958701                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361029                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102169056                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125937836                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24343143                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34912                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2065767                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    139430790                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.903228                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.712618                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88499145     63.47%     63.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24543846     17.60%     81.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9598890      6.88%     87.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5053169      3.62%     91.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4298444      3.08%     94.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2071126      1.49%     96.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       967268      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1507527      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2891375      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    139430790                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102169056                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125937836                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18679068                       # Number of memory references committed
system.switch_cpus3.commit.loads             11418181                       # Number of loads committed
system.switch_cpus3.commit.membars              17456                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18272217                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113376496                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2604753                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2891375                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           286820394                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          304620331                       # The number of ROB writes
system.switch_cpus3.timesIdled                  24030                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 549776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102169056                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125937836                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102169056                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.409793                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.409793                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.709324                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.709324                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       624638796                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      192812123                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      146058064                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34912                       # number of misc regfile writes
system.l2.replacements                          62329                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                          1420290                       # Total number of references to valid blocks.
system.l2.sampled_refs                          78713                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.043906                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            66.584589                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      1.953437                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4326.419338                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.640934                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3563.755851                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      2.326099                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2077.135002                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      3.456002                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1550.086423                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1632.829766                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1402.914250                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            988.936665                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            764.961644                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004064                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000119                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.264064                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000161                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.217514                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000142                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.126778                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000211                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.094610                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.099660                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.085627                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.060360                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.046690                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        76523                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        51232                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        29782                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        25999                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  183536                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            48239                       # number of Writeback hits
system.l2.Writeback_hits::total                 48239                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        76523                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        51232                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29782                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        25999                       # number of demand (read+write) hits
system.l2.demand_hits::total                   183536                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        76523                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        51232                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29782                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        25999                       # number of overall hits
system.l2.overall_hits::total                  183536                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21401                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        23079                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        10141                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         7649                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 62323                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21401                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        23079                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10141                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7649                       # number of demand (read+write) misses
system.l2.demand_misses::total                  62323                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21401                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        23079                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10141                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7649                       # number of overall misses
system.l2.overall_misses::total                 62323                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1680767                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   4406439138                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2210015                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   4606804464                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2605378                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2077702418                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2686183                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1610510518                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     12710638881                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1680767                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   4406439138                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2210015                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   4606804464                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2605378                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2077702418                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2686183                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1610510518                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12710638881                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1680767                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   4406439138                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2210015                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   4606804464                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2605378                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2077702418                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2686183                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1610510518                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12710638881                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97924                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        74311                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39923                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33648                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              245859                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        48239                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             48239                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97924                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        74311                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39923                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33648                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               245859                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97924                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        74311                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39923                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33648                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              245859                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.218547                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.310573                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.254014                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.227324                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.253491                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.218547                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.310573                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.254014                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.227324                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.253491                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.218547                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.310573                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.254014                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.227324                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.253491                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 168076.700000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 205898.749498                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 170001.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 199610.228519                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 186098.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 204881.413865                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 167886.437500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 210551.773827                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 203947.802272                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 168076.700000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 205898.749498                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 170001.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 199610.228519                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 186098.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 204881.413865                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 167886.437500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 210551.773827                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 203947.802272                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 168076.700000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 205898.749498                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 170001.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 199610.228519                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 186098.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 204881.413865                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 167886.437500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 210551.773827                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 203947.802272                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                18169                       # number of writebacks
system.l2.writebacks::total                     18169                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21401                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        23079                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        10141                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         7649                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            62323                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        23079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7649                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             62323                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        23079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7649                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            62323                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1099200                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   3160601066                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1454277                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   3262144037                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1789626                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1487085740                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1754762                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1165036602                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   9080965310                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1099200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   3160601066                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1454277                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   3262144037                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1789626                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1487085740                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1754762                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1165036602                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9080965310                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1099200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   3160601066                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1454277                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   3262144037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1789626                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1487085740                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1754762                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1165036602                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9080965310                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.218547                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.310573                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.254014                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.227324                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.253491                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.218547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.310573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.254014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.227324                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.253491                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.218547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.310573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.254014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.227324                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.253491                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       109920                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147684.737442                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 111867.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141346.853720                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127830.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146640.936791                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 109672.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 152312.276376                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 145708.090272                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst       109920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 147684.737442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 111867.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 141346.853720                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 127830.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 146640.936791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 109672.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 152312.276376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 145708.090272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst       109920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 147684.737442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 111867.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 141346.853720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 127830.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 146640.936791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 109672.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 152312.276376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 145708.090272                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.921803                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012113303                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840206.005455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.921803                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015900                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881285                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12105642                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12105642                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12105642                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12105642                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12105642                       # number of overall hits
system.cpu0.icache.overall_hits::total       12105642                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1868767                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1868767                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1868767                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1868767                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1868767                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1868767                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12105652                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12105652                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12105652                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12105652                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12105652                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12105652                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 186876.700000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 186876.700000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 186876.700000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 186876.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 186876.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 186876.700000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1763967                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1763967                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1763967                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1763967                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1763967                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1763967                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 176396.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 176396.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 176396.700000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 176396.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 176396.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 176396.700000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97924                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191225466                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98180                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1947.702852                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.512301                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.487699                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916064                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083936                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10960888                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10960888                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17314                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17314                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18670308                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18670308                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18670308                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18670308                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       404434                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       404434                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       404539                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        404539                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       404539                       # number of overall misses
system.cpu0.dcache.overall_misses::total       404539                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  42587557493                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  42587557493                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9255984                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9255984                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  42596813477                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42596813477                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  42596813477                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42596813477                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11365322                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11365322                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19074847                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19074847                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19074847                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19074847                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035585                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035585                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021208                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021208                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021208                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021208                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 105301.625217                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 105301.625217                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 88152.228571                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88152.228571                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 105297.174010                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 105297.174010                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 105297.174010                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 105297.174010                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17654                       # number of writebacks
system.cpu0.dcache.writebacks::total            17654                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306510                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306510                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306615                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306615                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306615                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306615                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97924                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97924                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97924                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97924                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97924                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97924                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9672236111                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9672236111                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9672236111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9672236111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9672236111                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9672236111                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008616                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008616                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005134                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005134                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005134                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005134                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 98772.886228                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98772.886228                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 98772.886228                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98772.886228                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 98772.886228                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98772.886228                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996222                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017207445                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050821.461694                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996222                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12126690                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12126690                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12126690                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12126690                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12126690                       # number of overall hits
system.cpu1.icache.overall_hits::total       12126690                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2999520                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2999520                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2999520                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2999520                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2999520                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2999520                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12126707                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12126707                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12126707                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12126707                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12126707                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12126707                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 176442.352941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 176442.352941                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 176442.352941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 176442.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 176442.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 176442.352941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2319378                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2319378                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2319378                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2319378                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2319378                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2319378                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 178413.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 178413.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 178413.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 178413.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 178413.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 178413.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 74311                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180636330                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74567                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2422.470128                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.747109                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.252891                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901356                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098644                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9754881                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9754881                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7109999                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7109999                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21078                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21078                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16812                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16812                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16864880                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16864880                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16864880                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16864880                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       178930                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       178930                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       178930                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        178930                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       178930                       # number of overall misses
system.cpu1.dcache.overall_misses::total       178930                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21281715782                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21281715782                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21281715782                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21281715782                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21281715782                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21281715782                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9933811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9933811                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7109999                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7109999                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16812                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16812                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17043810                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17043810                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17043810                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17043810                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018012                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018012                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010498                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010498                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010498                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010498                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 118938.779310                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 118938.779310                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 118938.779310                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118938.779310                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 118938.779310                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118938.779310                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13441                       # number of writebacks
system.cpu1.dcache.writebacks::total            13441                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       104619                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       104619                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       104619                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       104619                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       104619                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       104619                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        74311                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        74311                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        74311                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        74311                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        74311                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        74311                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8164305649                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8164305649                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8164305649                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8164305649                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8164305649                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8164305649                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109866.717565                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109866.717565                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 109866.717565                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109866.717565                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 109866.717565                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109866.717565                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996685                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015224970                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192710.518359                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996685                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12265096                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12265096                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12265096                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12265096                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12265096                       # number of overall hits
system.cpu2.icache.overall_hits::total       12265096                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3351927                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3351927                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3351927                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3351927                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3351927                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3351927                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12265113                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12265113                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12265113                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12265113                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12265113                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12265113                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 197172.176471                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 197172.176471                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 197172.176471                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 197172.176471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 197172.176471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 197172.176471                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2721578                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2721578                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2721578                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2721578                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2721578                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2721578                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 194398.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 194398.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 194398.428571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 194398.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 194398.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 194398.428571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39923                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               168927593                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40179                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4204.375246                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.875502                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.124498                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905764                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094236                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9555243                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9555243                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7237910                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7237910                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17338                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17338                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17338                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17338                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16793153                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16793153                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16793153                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16793153                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       120998                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       120998                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       120998                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        120998                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       120998                       # number of overall misses
system.cpu2.dcache.overall_misses::total       120998                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14924681433                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14924681433                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  14924681433                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14924681433                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  14924681433                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14924681433                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9676241                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9676241                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7237910                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7237910                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17338                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17338                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17338                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16914151                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16914151                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16914151                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16914151                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012505                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012505                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007154                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007154                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007154                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007154                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 123346.513438                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 123346.513438                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 123346.513438                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 123346.513438                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 123346.513438                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 123346.513438                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8895                       # number of writebacks
system.cpu2.dcache.writebacks::total             8895                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81075                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81075                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81075                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81075                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81075                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81075                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39923                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39923                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39923                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39923                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39923                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39923                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4112864096                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4112864096                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4112864096                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4112864096                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4112864096                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4112864096                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004126                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 103019.915738                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103019.915738                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 103019.915738                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103019.915738                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 103019.915738                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103019.915738                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.016435                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018903803                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2205419.487013                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.016435                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.024065                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.738808                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12553238                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12553238                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12553238                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12553238                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12553238                       # number of overall hits
system.cpu3.icache.overall_hits::total       12553238                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3086813                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3086813                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3086813                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3086813                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3086813                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3086813                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12553255                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12553255                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12553255                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12553255                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12553255                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12553255                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 181577.235294                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 181577.235294                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 181577.235294                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 181577.235294                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 181577.235294                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 181577.235294                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2836349                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2836349                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2836349                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2836349                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2836349                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2836349                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 177271.812500                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 177271.812500                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 177271.812500                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 177271.812500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 177271.812500                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 177271.812500                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33648                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               163652322                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33904                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4826.932574                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.025938                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.974062                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902445                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097555                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9250709                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9250709                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7225975                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7225975                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17480                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17480                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17456                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17456                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16476684                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16476684                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16476684                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16476684                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        85950                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        85950                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        85950                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         85950                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        85950                       # number of overall misses
system.cpu3.dcache.overall_misses::total        85950                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8999695904                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8999695904                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8999695904                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8999695904                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8999695904                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8999695904                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9336659                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9336659                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7225975                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7225975                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17456                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17456                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16562634                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16562634                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16562634                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16562634                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009206                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009206                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005189                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005189                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005189                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005189                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 104708.503828                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 104708.503828                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 104708.503828                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 104708.503828                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 104708.503828                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 104708.503828                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8249                       # number of writebacks
system.cpu3.dcache.writebacks::total             8249                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        52302                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        52302                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        52302                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        52302                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        52302                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        52302                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33648                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33648                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33648                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33648                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33648                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33648                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3380542823                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3380542823                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3380542823                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3380542823                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3380542823                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3380542823                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002032                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002032                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 100467.868016                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 100467.868016                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 100467.868016                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 100467.868016                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 100467.868016                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 100467.868016                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
