# lowRisc_ASIC_ITIGP

RTL_Original: RTL exracted from Pulpino GitHub repo through fuseSoC

RTL_Modified: RTL modified to be used in Synthesis