// Seed: 1199452601
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    output id_3,
    output id_4,
    input id_5,
    output id_6,
    input id_7,
    input id_8,
    input id_9,
    input logic id_10,
    input id_11
);
  assign id_4 = 1 ? 1 : id_8;
  logic id_12;
  assign id_3 = id_0 | 1 | id_9 | id_5 | 1'b0 | (id_2) | id_0 | (1);
endmodule
