v 20201216 2
C 9600 14400 1 0 0 romquad.sym
{
T 10400 16300 5 10 1 1 0 4 1
refdes=A
T 10400 15200 5 10 1 1 0 4 1
source=romquad.sch
}
N 9600 18400 9400 18400 4
{
T 9400 18400 5 10 1 1 0 7 1
netname=A0
}
N 9600 18200 9400 18200 4
{
T 9400 18200 5 10 1 1 0 7 1
netname=A1
}
N 9600 18000 9400 18000 4
{
T 9400 18000 5 10 1 1 0 7 1
netname=A2
}
N 9600 17800 9400 17800 4
{
T 9400 17800 5 10 1 1 0 7 1
netname=A3
}
N 9600 17600 9400 17600 4
{
T 9400 17600 5 10 1 1 0 7 1
netname=A4
}
N 9600 17400 9400 17400 4
{
T 9400 17400 5 10 1 1 0 7 1
netname=A5
}
N 9600 17200 9400 17200 4
{
T 9400 17200 5 10 1 1 0 7 1
netname=A6
}
N 9600 17000 9400 17000 4
{
T 9400 17000 5 10 1 1 0 7 1
netname=A7
}
N 9600 16800 9400 16800 4
{
T 9400 16800 5 10 1 1 0 7 1
netname=B0
}
N 9600 16600 9400 16600 4
{
T 9400 16600 5 10 1 1 0 7 1
netname=B1
}
N 9600 16400 9400 16400 4
{
T 9400 16400 5 10 1 1 0 7 1
netname=B2
}
N 9600 16200 9400 16200 4
{
T 9400 16200 5 10 1 1 0 7 1
netname=B3
}
N 9600 16000 9400 16000 4
{
T 9400 16000 5 10 1 1 0 7 1
netname=B4
}
N 9600 15800 9400 15800 4
{
T 9400 15800 5 10 1 1 0 7 1
netname=B5
}
N 9600 15600 9400 15600 4
{
T 9400 15600 5 10 1 1 0 7 1
netname=B6
}
N 9600 15400 9400 15400 4
{
T 9400 15400 5 10 1 1 0 7 1
netname=B7
}
N 11200 18400 11400 18400 4
{
T 11400 18400 5 10 1 1 0 1 1
netname=C0
}
N 11200 18200 11400 18200 4
{
T 11400 18200 5 10 1 1 0 1 1
netname=C1
}
N 11200 18000 11400 18000 4
{
T 11400 18000 5 10 1 1 0 1 1
netname=C2
}
N 11200 17800 11400 17800 4
{
T 11400 17800 5 10 1 1 0 1 1
netname=C3
}
N 11200 17600 11400 17600 4
{
T 11400 17600 5 10 1 1 0 1 1
netname=C4
}
N 11200 17400 11400 17400 4
{
T 11400 17400 5 10 1 1 0 1 1
netname=C5
}
N 11200 17200 11400 17200 4
{
T 11400 17200 5 10 1 1 0 1 1
netname=C6
}
N 11200 17000 11400 17000 4
{
T 11400 17000 5 10 1 1 0 1 1
netname=C7
}
N 11200 16800 11400 16800 4
{
T 11400 16800 5 10 1 1 0 1 1
netname=D0
}
N 11200 16600 11400 16600 4
{
T 11400 16600 5 10 1 1 0 1 1
netname=D1
}
N 11200 16400 11400 16400 4
{
T 11400 16400 5 10 1 1 0 1 1
netname=D2
}
N 11200 16200 11400 16200 4
{
T 11400 16200 5 10 1 1 0 1 1
netname=D3
}
N 11200 16000 11400 16000 4
{
T 11400 16000 5 10 1 1 0 1 1
netname=D4
}
N 11200 15800 11400 15800 4
{
T 11400 15800 5 10 1 1 0 1 1
netname=D5
}
N 11200 15600 11400 15600 4
{
T 11400 15600 5 10 1 1 0 1 1
netname=D6
}
N 11200 15400 11400 15400 4
{
T 11400 15400 5 10 1 1 0 1 1
netname=D7
}
C 9600 9500 1 0 0 romquad.sym
{
T 10400 11400 5 10 1 1 0 4 1
refdes=B
T 10400 10300 5 10 1 1 0 4 1
source=romquad.sch
}
N 9600 13500 9400 13500 4
{
T 9400 13500 5 10 1 1 0 7 1
netname=A0
}
N 9600 13300 9400 13300 4
{
T 9400 13300 5 10 1 1 0 7 1
netname=A1
}
N 9600 13100 9400 13100 4
{
T 9400 13100 5 10 1 1 0 7 1
netname=A2
}
N 9600 12900 9400 12900 4
{
T 9400 12900 5 10 1 1 0 7 1
netname=A3
}
N 9600 12700 9400 12700 4
{
T 9400 12700 5 10 1 1 0 7 1
netname=A4
}
N 9600 12500 9400 12500 4
{
T 9400 12500 5 10 1 1 0 7 1
netname=A5
}
N 9600 12300 9400 12300 4
{
T 9400 12300 5 10 1 1 0 7 1
netname=A6
}
N 9600 12100 9400 12100 4
{
T 9400 12100 5 10 1 1 0 7 1
netname=A7
}
N 9600 11900 9400 11900 4
{
T 9400 11900 5 10 1 1 0 7 1
netname=B0
}
N 9600 11700 9400 11700 4
{
T 9400 11700 5 10 1 1 0 7 1
netname=B1
}
N 9600 11500 9400 11500 4
{
T 9400 11500 5 10 1 1 0 7 1
netname=B2
}
N 9600 11300 9400 11300 4
{
T 9400 11300 5 10 1 1 0 7 1
netname=B3
}
N 9600 11100 9400 11100 4
{
T 9400 11100 5 10 1 1 0 7 1
netname=B4
}
N 9600 10900 9400 10900 4
{
T 9400 10900 5 10 1 1 0 7 1
netname=B5
}
N 9600 10700 9400 10700 4
{
T 9400 10700 5 10 1 1 0 7 1
netname=B6
}
N 9600 10500 9400 10500 4
{
T 9400 10500 5 10 1 1 0 7 1
netname=B7
}
N 11200 13500 11400 13500 4
{
T 11400 13500 5 10 1 1 0 1 1
netname=C0
}
N 11200 13300 11400 13300 4
{
T 11400 13300 5 10 1 1 0 1 1
netname=C1
}
N 11200 13100 11400 13100 4
{
T 11400 13100 5 10 1 1 0 1 1
netname=C2
}
N 11200 12900 11400 12900 4
{
T 11400 12900 5 10 1 1 0 1 1
netname=C3
}
N 11200 12700 11400 12700 4
{
T 11400 12700 5 10 1 1 0 1 1
netname=C4
}
N 11200 12500 11400 12500 4
{
T 11400 12500 5 10 1 1 0 1 1
netname=C5
}
N 11200 12300 11400 12300 4
{
T 11400 12300 5 10 1 1 0 1 1
netname=C6
}
N 11200 12100 11400 12100 4
{
T 11400 12100 5 10 1 1 0 1 1
netname=C7
}
N 11200 11900 11400 11900 4
{
T 11400 11900 5 10 1 1 0 1 1
netname=D0
}
N 11200 11700 11400 11700 4
{
T 11400 11700 5 10 1 1 0 1 1
netname=D1
}
N 11200 11500 11400 11500 4
{
T 11400 11500 5 10 1 1 0 1 1
netname=D2
}
N 11200 11300 11400 11300 4
{
T 11400 11300 5 10 1 1 0 1 1
netname=D3
}
N 11200 11100 11400 11100 4
{
T 11400 11100 5 10 1 1 0 1 1
netname=D4
}
N 11200 10900 11400 10900 4
{
T 11400 10900 5 10 1 1 0 1 1
netname=D5
}
N 11200 10700 11400 10700 4
{
T 11400 10700 5 10 1 1 0 1 1
netname=D6
}
N 11200 10500 11400 10500 4
{
T 11400 10500 5 10 1 1 0 1 1
netname=D7
}
C 12600 14400 1 0 0 romquad.sym
{
T 13400 16300 5 10 1 1 0 4 1
refdes=C
T 13400 15200 5 10 1 1 0 4 1
source=romquad.sch
}
N 12600 18400 12400 18400 4
{
T 12400 18400 5 10 1 1 0 7 1
netname=A0
}
N 12600 18200 12400 18200 4
{
T 12400 18200 5 10 1 1 0 7 1
netname=A1
}
N 12600 18000 12400 18000 4
{
T 12400 18000 5 10 1 1 0 7 1
netname=A2
}
N 12600 17800 12400 17800 4
{
T 12400 17800 5 10 1 1 0 7 1
netname=A3
}
N 12600 17600 12400 17600 4
{
T 12400 17600 5 10 1 1 0 7 1
netname=A4
}
N 12600 17400 12400 17400 4
{
T 12400 17400 5 10 1 1 0 7 1
netname=A5
}
N 12600 17200 12400 17200 4
{
T 12400 17200 5 10 1 1 0 7 1
netname=A6
}
N 12600 17000 12400 17000 4
{
T 12400 17000 5 10 1 1 0 7 1
netname=A7
}
N 12600 16800 12400 16800 4
{
T 12400 16800 5 10 1 1 0 7 1
netname=B0
}
N 12600 16600 12400 16600 4
{
T 12400 16600 5 10 1 1 0 7 1
netname=B1
}
N 12600 16400 12400 16400 4
{
T 12400 16400 5 10 1 1 0 7 1
netname=B2
}
N 12600 16200 12400 16200 4
{
T 12400 16200 5 10 1 1 0 7 1
netname=B3
}
N 12600 16000 12400 16000 4
{
T 12400 16000 5 10 1 1 0 7 1
netname=B4
}
N 12600 15800 12400 15800 4
{
T 12400 15800 5 10 1 1 0 7 1
netname=B5
}
N 12600 15600 12400 15600 4
{
T 12400 15600 5 10 1 1 0 7 1
netname=B6
}
N 12600 15400 12400 15400 4
{
T 12400 15400 5 10 1 1 0 7 1
netname=B7
}
N 14200 18400 14400 18400 4
{
T 14400 18400 5 10 1 1 0 1 1
netname=C0
}
N 14200 18200 14400 18200 4
{
T 14400 18200 5 10 1 1 0 1 1
netname=C1
}
N 14200 18000 14400 18000 4
{
T 14400 18000 5 10 1 1 0 1 1
netname=C2
}
N 14200 17800 14400 17800 4
{
T 14400 17800 5 10 1 1 0 1 1
netname=C3
}
N 14200 17600 14400 17600 4
{
T 14400 17600 5 10 1 1 0 1 1
netname=C4
}
N 14200 17400 14400 17400 4
{
T 14400 17400 5 10 1 1 0 1 1
netname=C5
}
N 14200 17200 14400 17200 4
{
T 14400 17200 5 10 1 1 0 1 1
netname=C6
}
N 14200 17000 14400 17000 4
{
T 14400 17000 5 10 1 1 0 1 1
netname=C7
}
N 14200 16800 14400 16800 4
{
T 14400 16800 5 10 1 1 0 1 1
netname=D0
}
N 14200 16600 14400 16600 4
{
T 14400 16600 5 10 1 1 0 1 1
netname=D1
}
N 14200 16400 14400 16400 4
{
T 14400 16400 5 10 1 1 0 1 1
netname=D2
}
N 14200 16200 14400 16200 4
{
T 14400 16200 5 10 1 1 0 1 1
netname=D3
}
N 14200 16000 14400 16000 4
{
T 14400 16000 5 10 1 1 0 1 1
netname=D4
}
N 14200 15800 14400 15800 4
{
T 14400 15800 5 10 1 1 0 1 1
netname=D5
}
N 14200 15600 14400 15600 4
{
T 14400 15600 5 10 1 1 0 1 1
netname=D6
}
N 14200 15400 14400 15400 4
{
T 14400 15400 5 10 1 1 0 1 1
netname=D7
}
C 12600 9500 1 0 0 romquad.sym
{
T 13400 11400 5 10 1 1 0 4 1
refdes=D
T 13400 10300 5 10 1 1 0 4 1
source=romquad.sch
}
N 12600 13500 12400 13500 4
{
T 12400 13500 5 10 1 1 0 7 1
netname=A0
}
N 12600 13300 12400 13300 4
{
T 12400 13300 5 10 1 1 0 7 1
netname=A1
}
N 12600 13100 12400 13100 4
{
T 12400 13100 5 10 1 1 0 7 1
netname=A2
}
N 12600 12900 12400 12900 4
{
T 12400 12900 5 10 1 1 0 7 1
netname=A3
}
N 12600 12700 12400 12700 4
{
T 12400 12700 5 10 1 1 0 7 1
netname=A4
}
N 12600 12500 12400 12500 4
{
T 12400 12500 5 10 1 1 0 7 1
netname=A5
}
N 12600 12300 12400 12300 4
{
T 12400 12300 5 10 1 1 0 7 1
netname=A6
}
N 12600 12100 12400 12100 4
{
T 12400 12100 5 10 1 1 0 7 1
netname=A7
}
N 12600 11900 12400 11900 4
{
T 12400 11900 5 10 1 1 0 7 1
netname=B0
}
N 12600 11700 12400 11700 4
{
T 12400 11700 5 10 1 1 0 7 1
netname=B1
}
N 12600 11500 12400 11500 4
{
T 12400 11500 5 10 1 1 0 7 1
netname=B2
}
N 12600 11300 12400 11300 4
{
T 12400 11300 5 10 1 1 0 7 1
netname=B3
}
N 12600 11100 12400 11100 4
{
T 12400 11100 5 10 1 1 0 7 1
netname=B4
}
N 12600 10900 12400 10900 4
{
T 12400 10900 5 10 1 1 0 7 1
netname=B5
}
N 12600 10700 12400 10700 4
{
T 12400 10700 5 10 1 1 0 7 1
netname=B6
}
N 12600 10500 12400 10500 4
{
T 12400 10500 5 10 1 1 0 7 1
netname=B7
}
N 14200 13500 14400 13500 4
{
T 14400 13500 5 10 1 1 0 1 1
netname=C0
}
N 14200 13300 14400 13300 4
{
T 14400 13300 5 10 1 1 0 1 1
netname=C1
}
N 14200 13100 14400 13100 4
{
T 14400 13100 5 10 1 1 0 1 1
netname=C2
}
N 14200 12900 14400 12900 4
{
T 14400 12900 5 10 1 1 0 1 1
netname=C3
}
N 14200 12700 14400 12700 4
{
T 14400 12700 5 10 1 1 0 1 1
netname=C4
}
N 14200 12500 14400 12500 4
{
T 14400 12500 5 10 1 1 0 1 1
netname=C5
}
N 14200 12300 14400 12300 4
{
T 14400 12300 5 10 1 1 0 1 1
netname=C6
}
N 14200 12100 14400 12100 4
{
T 14400 12100 5 10 1 1 0 1 1
netname=C7
}
N 14200 11900 14400 11900 4
{
T 14400 11900 5 10 1 1 0 1 1
netname=D0
}
N 14200 11700 14400 11700 4
{
T 14400 11700 5 10 1 1 0 1 1
netname=D1
}
N 14200 11500 14400 11500 4
{
T 14400 11500 5 10 1 1 0 1 1
netname=D2
}
N 14200 11300 14400 11300 4
{
T 14400 11300 5 10 1 1 0 1 1
netname=D3
}
N 14200 11100 14400 11100 4
{
T 14400 11100 5 10 1 1 0 1 1
netname=D4
}
N 14200 10900 14400 10900 4
{
T 14400 10900 5 10 1 1 0 1 1
netname=D5
}
N 14200 10700 14400 10700 4
{
T 14400 10700 5 10 1 1 0 1 1
netname=D6
}
N 14200 10500 14400 10500 4
{
T 14400 10500 5 10 1 1 0 1 1
netname=D7
}
C 15600 14400 1 0 0 romquad.sym
{
T 16400 16300 5 10 1 1 0 4 1
refdes=E
T 16400 15200 5 10 1 1 0 4 1
source=romquad.sch
}
N 15600 18400 15400 18400 4
{
T 15400 18400 5 10 1 1 0 7 1
netname=A0
}
N 15600 18200 15400 18200 4
{
T 15400 18200 5 10 1 1 0 7 1
netname=A1
}
N 15600 18000 15400 18000 4
{
T 15400 18000 5 10 1 1 0 7 1
netname=A2
}
N 15600 17800 15400 17800 4
{
T 15400 17800 5 10 1 1 0 7 1
netname=A3
}
N 15600 17600 15400 17600 4
{
T 15400 17600 5 10 1 1 0 7 1
netname=A4
}
N 15600 17400 15400 17400 4
{
T 15400 17400 5 10 1 1 0 7 1
netname=A5
}
N 15600 17200 15400 17200 4
{
T 15400 17200 5 10 1 1 0 7 1
netname=A6
}
N 15600 17000 15400 17000 4
{
T 15400 17000 5 10 1 1 0 7 1
netname=A7
}
N 15600 16800 15400 16800 4
{
T 15400 16800 5 10 1 1 0 7 1
netname=B0
}
N 15600 16600 15400 16600 4
{
T 15400 16600 5 10 1 1 0 7 1
netname=B1
}
N 15600 16400 15400 16400 4
{
T 15400 16400 5 10 1 1 0 7 1
netname=B2
}
N 15600 16200 15400 16200 4
{
T 15400 16200 5 10 1 1 0 7 1
netname=B3
}
N 15600 16000 15400 16000 4
{
T 15400 16000 5 10 1 1 0 7 1
netname=B4
}
N 15600 15800 15400 15800 4
{
T 15400 15800 5 10 1 1 0 7 1
netname=B5
}
N 15600 15600 15400 15600 4
{
T 15400 15600 5 10 1 1 0 7 1
netname=B6
}
N 15600 15400 15400 15400 4
{
T 15400 15400 5 10 1 1 0 7 1
netname=B7
}
N 17200 18400 17400 18400 4
{
T 17400 18400 5 10 1 1 0 1 1
netname=C0
}
N 17200 18200 17400 18200 4
{
T 17400 18200 5 10 1 1 0 1 1
netname=C1
}
N 17200 18000 17400 18000 4
{
T 17400 18000 5 10 1 1 0 1 1
netname=C2
}
N 17200 17800 17400 17800 4
{
T 17400 17800 5 10 1 1 0 1 1
netname=C3
}
N 17200 17600 17400 17600 4
{
T 17400 17600 5 10 1 1 0 1 1
netname=C4
}
N 17200 17400 17400 17400 4
{
T 17400 17400 5 10 1 1 0 1 1
netname=C5
}
N 17200 17200 17400 17200 4
{
T 17400 17200 5 10 1 1 0 1 1
netname=C6
}
N 17200 17000 17400 17000 4
{
T 17400 17000 5 10 1 1 0 1 1
netname=C7
}
N 17200 16800 17400 16800 4
{
T 17400 16800 5 10 1 1 0 1 1
netname=D0
}
N 17200 16600 17400 16600 4
{
T 17400 16600 5 10 1 1 0 1 1
netname=D1
}
N 17200 16400 17400 16400 4
{
T 17400 16400 5 10 1 1 0 1 1
netname=D2
}
N 17200 16200 17400 16200 4
{
T 17400 16200 5 10 1 1 0 1 1
netname=D3
}
N 17200 16000 17400 16000 4
{
T 17400 16000 5 10 1 1 0 1 1
netname=D4
}
N 17200 15800 17400 15800 4
{
T 17400 15800 5 10 1 1 0 1 1
netname=D5
}
N 17200 15600 17400 15600 4
{
T 17400 15600 5 10 1 1 0 1 1
netname=D6
}
N 17200 15400 17400 15400 4
{
T 17400 15400 5 10 1 1 0 1 1
netname=D7
}
C 15600 9500 1 0 0 romquad.sym
{
T 16400 11400 5 10 1 1 0 4 1
refdes=F
T 16400 10300 5 10 1 1 0 4 1
source=romquad.sch
}
N 15600 13500 15400 13500 4
{
T 15400 13500 5 10 1 1 0 7 1
netname=A0
}
N 15600 13300 15400 13300 4
{
T 15400 13300 5 10 1 1 0 7 1
netname=A1
}
N 15600 13100 15400 13100 4
{
T 15400 13100 5 10 1 1 0 7 1
netname=A2
}
N 15600 12900 15400 12900 4
{
T 15400 12900 5 10 1 1 0 7 1
netname=A3
}
N 15600 12700 15400 12700 4
{
T 15400 12700 5 10 1 1 0 7 1
netname=A4
}
N 15600 12500 15400 12500 4
{
T 15400 12500 5 10 1 1 0 7 1
netname=A5
}
N 15600 12300 15400 12300 4
{
T 15400 12300 5 10 1 1 0 7 1
netname=A6
}
N 15600 12100 15400 12100 4
{
T 15400 12100 5 10 1 1 0 7 1
netname=A7
}
N 15600 11900 15400 11900 4
{
T 15400 11900 5 10 1 1 0 7 1
netname=B0
}
N 15600 11700 15400 11700 4
{
T 15400 11700 5 10 1 1 0 7 1
netname=B1
}
N 15600 11500 15400 11500 4
{
T 15400 11500 5 10 1 1 0 7 1
netname=B2
}
N 15600 11300 15400 11300 4
{
T 15400 11300 5 10 1 1 0 7 1
netname=B3
}
N 15600 11100 15400 11100 4
{
T 15400 11100 5 10 1 1 0 7 1
netname=B4
}
N 15600 10900 15400 10900 4
{
T 15400 10900 5 10 1 1 0 7 1
netname=B5
}
N 15600 10700 15400 10700 4
{
T 15400 10700 5 10 1 1 0 7 1
netname=B6
}
N 15600 10500 15400 10500 4
{
T 15400 10500 5 10 1 1 0 7 1
netname=B7
}
N 17200 13500 17400 13500 4
{
T 17400 13500 5 10 1 1 0 1 1
netname=C0
}
N 17200 13300 17400 13300 4
{
T 17400 13300 5 10 1 1 0 1 1
netname=C1
}
N 17200 13100 17400 13100 4
{
T 17400 13100 5 10 1 1 0 1 1
netname=C2
}
N 17200 12900 17400 12900 4
{
T 17400 12900 5 10 1 1 0 1 1
netname=C3
}
N 17200 12700 17400 12700 4
{
T 17400 12700 5 10 1 1 0 1 1
netname=C4
}
N 17200 12500 17400 12500 4
{
T 17400 12500 5 10 1 1 0 1 1
netname=C5
}
N 17200 12300 17400 12300 4
{
T 17400 12300 5 10 1 1 0 1 1
netname=C6
}
N 17200 12100 17400 12100 4
{
T 17400 12100 5 10 1 1 0 1 1
netname=C7
}
N 17200 11900 17400 11900 4
{
T 17400 11900 5 10 1 1 0 1 1
netname=D0
}
N 17200 11700 17400 11700 4
{
T 17400 11700 5 10 1 1 0 1 1
netname=D1
}
N 17200 11500 17400 11500 4
{
T 17400 11500 5 10 1 1 0 1 1
netname=D2
}
N 17200 11300 17400 11300 4
{
T 17400 11300 5 10 1 1 0 1 1
netname=D3
}
N 17200 11100 17400 11100 4
{
T 17400 11100 5 10 1 1 0 1 1
netname=D4
}
N 17200 10900 17400 10900 4
{
T 17400 10900 5 10 1 1 0 1 1
netname=D5
}
N 17200 10700 17400 10700 4
{
T 17400 10700 5 10 1 1 0 1 1
netname=D6
}
N 17200 10500 17400 10500 4
{
T 17400 10500 5 10 1 1 0 1 1
netname=D7
}
C 18600 14400 1 0 0 romquad.sym
{
T 19400 16300 5 10 1 1 0 4 1
refdes=G
T 19400 15200 5 10 1 1 0 4 1
source=romquad.sch
}
N 18600 18400 18400 18400 4
{
T 18400 18400 5 10 1 1 0 7 1
netname=A0
}
N 18600 18200 18400 18200 4
{
T 18400 18200 5 10 1 1 0 7 1
netname=A1
}
N 18600 18000 18400 18000 4
{
T 18400 18000 5 10 1 1 0 7 1
netname=A2
}
N 18600 17800 18400 17800 4
{
T 18400 17800 5 10 1 1 0 7 1
netname=A3
}
N 18600 17600 18400 17600 4
{
T 18400 17600 5 10 1 1 0 7 1
netname=A4
}
N 18600 17400 18400 17400 4
{
T 18400 17400 5 10 1 1 0 7 1
netname=A5
}
N 18600 17200 18400 17200 4
{
T 18400 17200 5 10 1 1 0 7 1
netname=A6
}
N 18600 17000 18400 17000 4
{
T 18400 17000 5 10 1 1 0 7 1
netname=A7
}
N 18600 16800 18400 16800 4
{
T 18400 16800 5 10 1 1 0 7 1
netname=B0
}
N 18600 16600 18400 16600 4
{
T 18400 16600 5 10 1 1 0 7 1
netname=B1
}
N 18600 16400 18400 16400 4
{
T 18400 16400 5 10 1 1 0 7 1
netname=B2
}
N 18600 16200 18400 16200 4
{
T 18400 16200 5 10 1 1 0 7 1
netname=B3
}
N 18600 16000 18400 16000 4
{
T 18400 16000 5 10 1 1 0 7 1
netname=B4
}
N 18600 15800 18400 15800 4
{
T 18400 15800 5 10 1 1 0 7 1
netname=B5
}
N 18600 15600 18400 15600 4
{
T 18400 15600 5 10 1 1 0 7 1
netname=B6
}
N 18600 15400 18400 15400 4
{
T 18400 15400 5 10 1 1 0 7 1
netname=B7
}
N 20200 18400 20400 18400 4
{
T 20400 18400 5 10 1 1 0 1 1
netname=C0
}
N 20200 18200 20400 18200 4
{
T 20400 18200 5 10 1 1 0 1 1
netname=C1
}
N 20200 18000 20400 18000 4
{
T 20400 18000 5 10 1 1 0 1 1
netname=C2
}
N 20200 17800 20400 17800 4
{
T 20400 17800 5 10 1 1 0 1 1
netname=C3
}
N 20200 17600 20400 17600 4
{
T 20400 17600 5 10 1 1 0 1 1
netname=C4
}
N 20200 17400 20400 17400 4
{
T 20400 17400 5 10 1 1 0 1 1
netname=C5
}
N 20200 17200 20400 17200 4
{
T 20400 17200 5 10 1 1 0 1 1
netname=C6
}
N 20200 17000 20400 17000 4
{
T 20400 17000 5 10 1 1 0 1 1
netname=C7
}
N 20200 16800 20400 16800 4
{
T 20400 16800 5 10 1 1 0 1 1
netname=D0
}
N 20200 16600 20400 16600 4
{
T 20400 16600 5 10 1 1 0 1 1
netname=D1
}
N 20200 16400 20400 16400 4
{
T 20400 16400 5 10 1 1 0 1 1
netname=D2
}
N 20200 16200 20400 16200 4
{
T 20400 16200 5 10 1 1 0 1 1
netname=D3
}
N 20200 16000 20400 16000 4
{
T 20400 16000 5 10 1 1 0 1 1
netname=D4
}
N 20200 15800 20400 15800 4
{
T 20400 15800 5 10 1 1 0 1 1
netname=D5
}
N 20200 15600 20400 15600 4
{
T 20400 15600 5 10 1 1 0 1 1
netname=D6
}
N 20200 15400 20400 15400 4
{
T 20400 15400 5 10 1 1 0 1 1
netname=D7
}
C 18600 9500 1 0 0 romquad.sym
{
T 19400 11400 5 10 1 1 0 4 1
refdes=H
T 19400 10300 5 10 1 1 0 4 1
source=romquad.sch
}
N 18600 13500 18400 13500 4
{
T 18400 13500 5 10 1 1 0 7 1
netname=A0
}
N 18600 13300 18400 13300 4
{
T 18400 13300 5 10 1 1 0 7 1
netname=A1
}
N 18600 13100 18400 13100 4
{
T 18400 13100 5 10 1 1 0 7 1
netname=A2
}
N 18600 12900 18400 12900 4
{
T 18400 12900 5 10 1 1 0 7 1
netname=A3
}
N 18600 12700 18400 12700 4
{
T 18400 12700 5 10 1 1 0 7 1
netname=A4
}
N 18600 12500 18400 12500 4
{
T 18400 12500 5 10 1 1 0 7 1
netname=A5
}
N 18600 12300 18400 12300 4
{
T 18400 12300 5 10 1 1 0 7 1
netname=A6
}
N 18600 12100 18400 12100 4
{
T 18400 12100 5 10 1 1 0 7 1
netname=A7
}
N 18600 11900 18400 11900 4
{
T 18400 11900 5 10 1 1 0 7 1
netname=B0
}
N 18600 11700 18400 11700 4
{
T 18400 11700 5 10 1 1 0 7 1
netname=B1
}
N 18600 11500 18400 11500 4
{
T 18400 11500 5 10 1 1 0 7 1
netname=B2
}
N 18600 11300 18400 11300 4
{
T 18400 11300 5 10 1 1 0 7 1
netname=B3
}
N 18600 11100 18400 11100 4
{
T 18400 11100 5 10 1 1 0 7 1
netname=B4
}
N 18600 10900 18400 10900 4
{
T 18400 10900 5 10 1 1 0 7 1
netname=B5
}
N 18600 10700 18400 10700 4
{
T 18400 10700 5 10 1 1 0 7 1
netname=B6
}
N 18600 10500 18400 10500 4
{
T 18400 10500 5 10 1 1 0 7 1
netname=B7
}
N 20200 13500 20400 13500 4
{
T 20400 13500 5 10 1 1 0 1 1
netname=C0
}
N 20200 13300 20400 13300 4
{
T 20400 13300 5 10 1 1 0 1 1
netname=C1
}
N 20200 13100 20400 13100 4
{
T 20400 13100 5 10 1 1 0 1 1
netname=C2
}
N 20200 12900 20400 12900 4
{
T 20400 12900 5 10 1 1 0 1 1
netname=C3
}
N 20200 12700 20400 12700 4
{
T 20400 12700 5 10 1 1 0 1 1
netname=C4
}
N 20200 12500 20400 12500 4
{
T 20400 12500 5 10 1 1 0 1 1
netname=C5
}
N 20200 12300 20400 12300 4
{
T 20400 12300 5 10 1 1 0 1 1
netname=C6
}
N 20200 12100 20400 12100 4
{
T 20400 12100 5 10 1 1 0 1 1
netname=C7
}
N 20200 11900 20400 11900 4
{
T 20400 11900 5 10 1 1 0 1 1
netname=D0
}
N 20200 11700 20400 11700 4
{
T 20400 11700 5 10 1 1 0 1 1
netname=D1
}
N 20200 11500 20400 11500 4
{
T 20400 11500 5 10 1 1 0 1 1
netname=D2
}
N 20200 11300 20400 11300 4
{
T 20400 11300 5 10 1 1 0 1 1
netname=D3
}
N 20200 11100 20400 11100 4
{
T 20400 11100 5 10 1 1 0 1 1
netname=D4
}
N 20200 10900 20400 10900 4
{
T 20400 10900 5 10 1 1 0 1 1
netname=D5
}
N 20200 10700 20400 10700 4
{
T 20400 10700 5 10 1 1 0 1 1
netname=D6
}
N 20200 10500 20400 10500 4
{
T 20400 10500 5 10 1 1 0 1 1
netname=D7
}
C 10300 14100 1 0 0 gnd-1.sym
C 10300 9200 1 0 0 gnd-1.sym
C 13300 14100 1 0 0 gnd-1.sym
C 13300 9200 1 0 0 gnd-1.sym
C 16300 14100 1 0 0 gnd-1.sym
C 16300 9200 1 0 0 gnd-1.sym
C 19300 14100 1 0 0 gnd-1.sym
C 19300 9200 1 0 0 gnd-1.sym
N 8300 18400 8500 18400 4
{
T 8500 18400 5 10 1 1 0 1 1
netname=A0
}
N 8300 18200 8500 18200 4
{
T 8500 18200 5 10 1 1 0 1 1
netname=A1
}
N 8300 18000 8500 18000 4
{
T 8500 18000 5 10 1 1 0 1 1
netname=A2
}
N 8300 17800 8500 17800 4
{
T 8500 17800 5 10 1 1 0 1 1
netname=A3
}
N 8300 17600 8500 17600 4
{
T 8500 17600 5 10 1 1 0 1 1
netname=A4
}
N 8300 17400 8500 17400 4
{
T 8500 17400 5 10 1 1 0 1 1
netname=A5
}
N 8300 17200 8500 17200 4
{
T 8500 17200 5 10 1 1 0 1 1
netname=A6
}
N 8300 17000 8500 17000 4
{
T 8500 17000 5 10 1 1 0 1 1
netname=A7
}
N 8300 16800 8500 16800 4
{
T 8500 16800 5 10 1 1 0 1 1
netname=B0
}
N 8300 16600 8500 16600 4
{
T 8500 16600 5 10 1 1 0 1 1
netname=B1
}
N 8300 16400 8500 16400 4
{
T 8500 16400 5 10 1 1 0 1 1
netname=B2
}
N 8300 16200 8500 16200 4
{
T 8500 16200 5 10 1 1 0 1 1
netname=B3
}
N 8300 16000 8500 16000 4
{
T 8500 16000 5 10 1 1 0 1 1
netname=B4
}
N 8300 15800 8500 15800 4
{
T 8500 15800 5 10 1 1 0 1 1
netname=B5
}
N 8300 15600 8500 15600 4
{
T 8500 15600 5 10 1 1 0 1 1
netname=B6
}
N 8300 15400 8500 15400 4
{
T 8500 15400 5 10 1 1 0 1 1
netname=B7
}
N 8300 13500 8500 13500 4
{
T 8500 13500 5 10 1 1 0 1 1
netname=C0
}
N 8300 13300 8500 13300 4
{
T 8500 13300 5 10 1 1 0 1 1
netname=C1
}
N 8300 13100 8500 13100 4
{
T 8500 13100 5 10 1 1 0 1 1
netname=C2
}
N 8300 12900 8500 12900 4
{
T 8500 12900 5 10 1 1 0 1 1
netname=C3
}
N 8300 12700 8500 12700 4
{
T 8500 12700 5 10 1 1 0 1 1
netname=C4
}
N 8300 12500 8500 12500 4
{
T 8500 12500 5 10 1 1 0 1 1
netname=C5
}
N 8300 12300 8500 12300 4
{
T 8500 12300 5 10 1 1 0 1 1
netname=C6
}
N 8300 12100 8500 12100 4
{
T 8500 12100 5 10 1 1 0 1 1
netname=C7
}
N 8300 11900 8500 11900 4
{
T 8500 11900 5 10 1 1 0 1 1
netname=D0
}
N 8300 11700 8500 11700 4
{
T 8500 11700 5 10 1 1 0 1 1
netname=D1
}
N 8300 11500 8500 11500 4
{
T 8500 11500 5 10 1 1 0 1 1
netname=D2
}
N 8300 11300 8500 11300 4
{
T 8500 11300 5 10 1 1 0 1 1
netname=D3
}
N 8300 11100 8500 11100 4
{
T 8500 11100 5 10 1 1 0 1 1
netname=D4
}
N 8300 10900 8500 10900 4
{
T 8500 10900 5 10 1 1 0 1 1
netname=D5
}
N 8300 10700 8500 10700 4
{
T 8500 10700 5 10 1 1 0 1 1
netname=D6
}
N 8300 10500 8500 10500 4
{
T 8500 10500 5 10 1 1 0 1 1
netname=D7
}
C 8300 18300 1 0 1 out-1.sym
{
T 8300 18600 5 10 0 0 0 6 1
device=OUTPUT
T 7700 18400 5 10 1 1 0 7 1
refdes=A0
T 8300 18800 5 10 0 0 0 6 1
footprint=anchor
}
C 8300 18100 1 0 1 out-1.sym
{
T 8300 18400 5 10 0 0 0 6 1
device=OUTPUT
T 8300 18600 5 10 0 0 0 6 1
footprint=anchor
T 7700 18200 5 10 1 1 0 7 1
refdes=A1
}
C 8300 17900 1 0 1 out-1.sym
{
T 8300 18200 5 10 0 0 0 6 1
device=OUTPUT
T 8300 18400 5 10 0 0 0 6 1
footprint=anchor
T 7700 18000 5 10 1 1 0 7 1
refdes=A2
}
C 8300 17700 1 0 1 out-1.sym
{
T 8300 18000 5 10 0 0 0 6 1
device=OUTPUT
T 8300 18200 5 10 0 0 0 6 1
footprint=anchor
T 7700 17800 5 10 1 1 0 7 1
refdes=A3
}
C 8300 17500 1 0 1 out-1.sym
{
T 8300 17800 5 10 0 0 0 6 1
device=OUTPUT
T 8300 18000 5 10 0 0 0 6 1
footprint=anchor
T 7700 17600 5 10 1 1 0 7 1
refdes=A4
}
C 8300 17300 1 0 1 out-1.sym
{
T 8300 17600 5 10 0 0 0 6 1
device=OUTPUT
T 8300 17800 5 10 0 0 0 6 1
footprint=anchor
T 7700 17400 5 10 1 1 0 7 1
refdes=A5
}
C 8300 17100 1 0 1 out-1.sym
{
T 8300 17400 5 10 0 0 0 6 1
device=OUTPUT
T 8300 17600 5 10 0 0 0 6 1
footprint=anchor
T 7700 17200 5 10 1 1 0 7 1
refdes=A6
}
C 8300 16900 1 0 1 out-1.sym
{
T 8300 17200 5 10 0 0 0 6 1
device=OUTPUT
T 8300 17400 5 10 0 0 0 6 1
footprint=anchor
T 7700 17000 5 10 1 1 0 7 1
refdes=A7
}
C 8300 16700 1 0 1 out-1.sym
{
T 8300 17000 5 10 0 0 0 6 1
device=OUTPUT
T 8300 17200 5 10 0 0 0 6 1
footprint=anchor
T 7700 16800 5 10 1 1 0 7 1
refdes=B0
}
C 8300 16500 1 0 1 out-1.sym
{
T 8300 16800 5 10 0 0 0 6 1
device=OUTPUT
T 8300 17000 5 10 0 0 0 6 1
footprint=anchor
T 7700 16600 5 10 1 1 0 7 1
refdes=B1
}
C 8300 16300 1 0 1 out-1.sym
{
T 8300 16600 5 10 0 0 0 6 1
device=OUTPUT
T 8300 16800 5 10 0 0 0 6 1
footprint=anchor
T 7700 16400 5 10 1 1 0 7 1
refdes=B2
}
C 8300 16100 1 0 1 out-1.sym
{
T 8300 16400 5 10 0 0 0 6 1
device=OUTPUT
T 8300 16600 5 10 0 0 0 6 1
footprint=anchor
T 7700 16200 5 10 1 1 0 7 1
refdes=B3
}
C 8300 15900 1 0 1 out-1.sym
{
T 8300 16200 5 10 0 0 0 6 1
device=OUTPUT
T 8300 16400 5 10 0 0 0 6 1
footprint=anchor
T 7700 16000 5 10 1 1 0 7 1
refdes=B4
}
C 8300 15700 1 0 1 out-1.sym
{
T 8300 16000 5 10 0 0 0 6 1
device=OUTPUT
T 8300 16200 5 10 0 0 0 6 1
footprint=anchor
T 7700 15800 5 10 1 1 0 7 1
refdes=B5
}
C 8300 15500 1 0 1 out-1.sym
{
T 8300 15800 5 10 0 0 0 6 1
device=OUTPUT
T 8300 16000 5 10 0 0 0 6 1
footprint=anchor
T 7700 15600 5 10 1 1 0 7 1
refdes=B6
}
C 8300 15300 1 0 1 out-1.sym
{
T 8300 15600 5 10 0 0 0 6 1
device=OUTPUT
T 8300 15800 5 10 0 0 0 6 1
footprint=anchor
T 7700 15400 5 10 1 1 0 7 1
refdes=B7
}
C 8300 13400 1 0 1 out-1.sym
{
T 8300 13700 5 10 0 0 0 6 1
device=OUTPUT
T 8300 13900 5 10 0 0 0 6 1
footprint=anchor
T 7700 13500 5 10 1 1 0 7 1
refdes=C0
}
C 8300 13200 1 0 1 out-1.sym
{
T 8300 13500 5 10 0 0 0 6 1
device=OUTPUT
T 8300 13700 5 10 0 0 0 6 1
footprint=anchor
T 7700 13300 5 10 1 1 0 7 1
refdes=C1
}
C 8300 13000 1 0 1 out-1.sym
{
T 8300 13300 5 10 0 0 0 6 1
device=OUTPUT
T 8300 13500 5 10 0 0 0 6 1
footprint=anchor
T 7700 13100 5 10 1 1 0 7 1
refdes=C2
}
C 8300 12800 1 0 1 out-1.sym
{
T 8300 13100 5 10 0 0 0 6 1
device=OUTPUT
T 8300 13300 5 10 0 0 0 6 1
footprint=anchor
T 7700 12900 5 10 1 1 0 7 1
refdes=C3
}
C 8300 12600 1 0 1 out-1.sym
{
T 8300 12900 5 10 0 0 0 6 1
device=OUTPUT
T 8300 13100 5 10 0 0 0 6 1
footprint=anchor
T 7700 12700 5 10 1 1 0 7 1
refdes=C4
}
C 8300 12400 1 0 1 out-1.sym
{
T 8300 12700 5 10 0 0 0 6 1
device=OUTPUT
T 8300 12900 5 10 0 0 0 6 1
footprint=anchor
T 7700 12500 5 10 1 1 0 7 1
refdes=C5
}
C 8300 12200 1 0 1 out-1.sym
{
T 8300 12500 5 10 0 0 0 6 1
device=OUTPUT
T 8300 12700 5 10 0 0 0 6 1
footprint=anchor
T 7700 12300 5 10 1 1 0 7 1
refdes=C6
}
C 8300 12000 1 0 1 out-1.sym
{
T 8300 12300 5 10 0 0 0 6 1
device=OUTPUT
T 8300 12500 5 10 0 0 0 6 1
footprint=anchor
T 7700 12100 5 10 1 1 0 7 1
refdes=C7
}
C 8300 11800 1 0 1 out-1.sym
{
T 8300 12100 5 10 0 0 0 6 1
device=OUTPUT
T 8300 12300 5 10 0 0 0 6 1
footprint=anchor
T 7700 11900 5 10 1 1 0 7 1
refdes=D0
}
C 8300 11600 1 0 1 out-1.sym
{
T 8300 11900 5 10 0 0 0 6 1
device=OUTPUT
T 8300 12100 5 10 0 0 0 6 1
footprint=anchor
T 7700 11700 5 10 1 1 0 7 1
refdes=D1
}
C 8300 11400 1 0 1 out-1.sym
{
T 8300 11700 5 10 0 0 0 6 1
device=OUTPUT
T 8300 11900 5 10 0 0 0 6 1
footprint=anchor
T 7700 11500 5 10 1 1 0 7 1
refdes=D2
}
C 8300 11200 1 0 1 out-1.sym
{
T 8300 11500 5 10 0 0 0 6 1
device=OUTPUT
T 8300 11700 5 10 0 0 0 6 1
footprint=anchor
T 7700 11300 5 10 1 1 0 7 1
refdes=D3
}
C 8300 11000 1 0 1 out-1.sym
{
T 8300 11300 5 10 0 0 0 6 1
device=OUTPUT
T 8300 11500 5 10 0 0 0 6 1
footprint=anchor
T 7700 11100 5 10 1 1 0 7 1
refdes=D4
}
C 8300 10800 1 0 1 out-1.sym
{
T 8300 11100 5 10 0 0 0 6 1
device=OUTPUT
T 8300 11300 5 10 0 0 0 6 1
footprint=anchor
T 7700 10900 5 10 1 1 0 7 1
refdes=D5
}
C 8300 10600 1 0 1 out-1.sym
{
T 8300 10900 5 10 0 0 0 6 1
device=OUTPUT
T 8300 11100 5 10 0 0 0 6 1
footprint=anchor
T 7700 10700 5 10 1 1 0 7 1
refdes=D6
}
C 8300 10400 1 0 1 out-1.sym
{
T 8300 10700 5 10 0 0 0 6 1
device=OUTPUT
T 8300 10900 5 10 0 0 0 6 1
footprint=anchor
T 7700 10500 5 10 1 1 0 7 1
refdes=D7
}
C 9800 9400 1 0 0 in-1.sym
{
T 9800 9700 5 10 0 0 0 0 1
device=INPUT
T 9800 9500 5 10 1 1 0 7 1
refdes=GND
T 9800 9900 5 10 0 0 0 0 1
footprint=anchor
}
N 9600 15000 9100 15000 4
{
T 9400 15000 5 10 1 1 0 3 1
netname=P0#
}
N 9600 10100 9100 10100 4
{
T 9400 10100 5 10 1 1 0 3 1
netname=P0
}
N 12600 10100 12400 10100 4
{
T 12400 10100 5 10 1 1 0 7 1
netname=P0
}
N 12600 15000 12400 15000 4
{
T 12400 15000 5 10 1 1 0 7 1
netname=P0#
}
N 15600 10100 15400 10100 4
{
T 15400 10100 5 10 1 1 0 7 1
netname=P0
}
N 15600 15000 15400 15000 4
{
T 15400 15000 5 10 1 1 0 7 1
netname=P0#
}
N 18600 10100 18400 10100 4
{
T 18400 10100 5 10 1 1 0 7 1
netname=P0
}
N 18600 15000 18400 15000 4
{
T 18400 15000 5 10 1 1 0 7 1
netname=P0#
}
N 9600 14800 9400 14800 4
{
T 9400 14800 5 10 1 1 0 7 1
netname=SEL0#
}
N 9600 9900 9400 9900 4
{
T 9400 9900 5 10 1 1 0 7 1
netname=SEL0#
}
N 12600 14800 12400 14800 4
{
T 12400 14800 5 10 1 1 0 7 1
netname=SEL1#
}
N 12600 9900 12400 9900 4
{
T 12400 9900 5 10 1 1 0 7 1
netname=SEL1#
}
N 15600 9900 15400 9900 4
{
T 15400 9900 5 10 1 1 0 7 1
netname=SEL2#
}
N 15600 14800 15400 14800 4
{
T 15400 14800 5 10 1 1 0 7 1
netname=SEL2#
}
N 18600 9900 18400 9900 4
{
T 18400 9900 5 10 1 1 0 7 1
netname=SEL3#
}
N 18600 14800 18400 14800 4
{
T 18400 14800 5 10 1 1 0 7 1
netname=SEL3#
}
C 5800 13600 1 90 0 in-1.sym
{
T 5500 13600 5 10 0 0 90 0 1
device=INPUT
T 5700 13600 5 10 1 1 0 5 1
refdes=SEL#
T 5300 13600 5 10 0 0 90 0 1
footprint=anchor
}
C 4900 14100 1 0 0 2n7002.sym
{
T 5125 14400 5 10 1 1 0 1 1
refdes=M3
T 5000 14900 5 10 0 1 0 0 1
value=2N7002P
T 5400 14700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 6400 14700 5 10 0 1 0 0 1
device=NMOS
}
C 6500 14100 1 0 1 2n7002.sym
{
T 6275 14400 5 10 1 1 0 7 1
refdes=M6
T 6400 14900 5 10 0 1 0 6 1
value=2N7002P
T 6000 14700 5 10 0 1 0 6 1
footprint=sot23-nmos
T 5000 14700 5 10 0 1 0 6 1
device=NMOS
}
C 4100 14700 1 0 0 2n7002.sym
{
T 4325 15000 5 10 1 1 0 1 1
refdes=M1
T 4200 15500 5 10 0 1 0 0 1
value=2N7002P
T 4600 15300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 5600 15300 5 10 0 1 0 0 1
device=NMOS
}
C 4900 14700 1 0 0 2n7002.sym
{
T 5125 15000 5 10 1 1 0 1 1
refdes=M2
T 5000 15500 5 10 0 1 0 0 1
value=2N7002P
T 5400 15300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 6400 15300 5 10 0 1 0 0 1
device=NMOS
}
C 5700 14700 1 0 0 2n7002.sym
{
T 5925 15000 5 10 1 1 0 1 1
refdes=M4
T 5800 15500 5 10 0 1 0 0 1
value=2N7002P
T 6200 15300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 7200 15300 5 10 0 1 0 0 1
device=NMOS
}
C 6500 14700 1 0 0 2n7002.sym
{
T 6725 15000 5 10 1 1 0 1 1
refdes=M5
T 6600 15500 5 10 0 1 0 0 1
value=2N7002P
T 7000 15300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 8000 15300 5 10 0 1 0 0 1
device=NMOS
}
N 4500 15200 4500 15600 4
{
T 4200 15600 5 10 1 1 0 3 1
netname=SEL0#
}
N 5300 15200 5300 15600 4
{
T 5300 15600 5 10 1 1 0 3 1
netname=SEL1#
}
N 6100 15200 6100 15600 4
{
T 6100 15600 5 10 1 1 0 3 1
netname=SEL2#
}
N 6900 15200 6900 15600 4
{
T 6900 15600 5 10 1 1 0 3 1
netname=SEL3#
}
N 4100 15000 4100 15300 4
N 4100 15300 5700 15300 4
N 5700 15300 5700 15000 4
N 4900 15000 4900 15400 4
N 4900 15400 6500 15400 4
N 6500 15400 6500 15000 4
C 4700 16000 1 270 0 in-1.sym
{
T 5000 16000 5 10 0 0 270 0 1
device=INPUT
T 4800 16000 5 10 1 1 0 3 1
refdes=P1#
T 5200 16000 5 10 0 0 270 0 1
footprint=anchor
}
C 6400 16000 1 270 0 in-1.sym
{
T 6700 16000 5 10 0 0 270 0 1
device=INPUT
T 6500 16000 5 10 1 1 0 3 1
refdes=P1
T 6900 16000 5 10 0 0 270 0 1
footprint=anchor
}
N 4800 15300 4800 15400 4
N 4500 14800 4500 14700 4
N 4500 14700 5300 14700 4
N 5300 14600 5300 14800 4
N 6900 14800 6900 14700 4
N 6900 14700 6100 14700 4
N 6100 14600 6100 14800 4
C 5000 13800 1 90 0 in-1.sym
{
T 4700 13800 5 10 0 0 90 0 1
device=INPUT
T 4900 13800 5 10 1 1 0 5 1
refdes=P2#
T 4500 13800 5 10 0 0 90 0 1
footprint=anchor
}
C 6400 13800 1 270 1 in-1.sym
{
T 6700 13800 5 10 0 0 270 6 1
device=INPUT
T 6500 13800 5 10 1 1 0 5 1
refdes=P2
T 6900 13800 5 10 0 0 270 6 1
footprint=anchor
}
N 5300 14200 6100 14200 4
C 8500 14900 1 0 0 in-1.sym
{
T 8500 15200 5 10 0 0 0 0 1
device=INPUT
T 8500 15000 5 10 1 1 0 7 1
refdes=P0#
T 8500 15400 5 10 0 0 0 0 1
footprint=anchor
}
C 8500 10000 1 0 0 in-1.sym
{
T 8500 10300 5 10 0 0 0 0 1
device=INPUT
T 8500 10100 5 10 1 1 0 7 1
refdes=P0
T 8500 10500 5 10 0 0 0 0 1
footprint=anchor
}
C 5600 12400 1 0 0 resistor-load.sym
{
T 5900 12800 5 10 0 0 0 0 1
device=RESISTOR
T 6250 12550 5 10 1 1 0 0 1
refdes=R0
T 6000 12500 5 10 0 1 0 0 1
footprint=0603-boxed
T 6000 12500 5 10 0 1 0 0 1
value=3.3k
}
C 5600 12000 1 0 0 resistor-load.sym
{
T 5900 12400 5 10 0 0 0 0 1
device=RESISTOR
T 6250 12150 5 10 1 1 0 0 1
refdes=R1
T 6000 12100 5 10 0 1 0 0 1
footprint=0603-boxed
T 6000 12100 5 10 0 1 0 0 1
value=3.3k
}
C 5600 11600 1 0 0 resistor-load.sym
{
T 5900 12000 5 10 0 0 0 0 1
device=RESISTOR
T 6250 11750 5 10 1 1 0 0 1
refdes=R2
T 6000 11700 5 10 0 1 0 0 1
footprint=0603-boxed
T 6000 11700 5 10 0 1 0 0 1
value=3.3k
}
C 5600 11200 1 0 0 resistor-load.sym
{
T 5900 11600 5 10 0 0 0 0 1
device=RESISTOR
T 6250 11350 5 10 1 1 0 0 1
refdes=R3
T 6000 11300 5 10 0 1 0 0 1
footprint=0603-boxed
T 6000 11300 5 10 0 1 0 0 1
value=3.3k
}
N 6500 11300 6500 12800 4
N 5600 12500 5400 12500 4
{
T 5400 12500 5 10 1 1 0 7 1
netname=SEL0#
}
N 5600 12100 5400 12100 4
{
T 5400 12100 5 10 1 1 0 7 1
netname=SEL1#
}
N 5600 11700 5400 11700 4
{
T 5400 11700 5 10 1 1 0 7 1
netname=SEL2#
}
N 5600 11300 5400 11300 4
{
T 5400 11300 5 10 1 1 0 7 1
netname=SEL3#
}
C 5200 12700 1 0 0 in-1.sym
{
T 5200 13000 5 10 0 0 0 0 1
device=INPUT
T 5200 12800 5 10 1 1 0 7 1
refdes=Vdd
T 5200 13200 5 10 0 0 0 0 1
footprint=anchor
}
N 5800 12800 6500 12800 4
