

================================================================
== Vitis HLS Report for 'Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2'
================================================================
* Date:           Thu May  9 19:07:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.127 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |        2|     2050|  6.666 ns|  6.833 us|    2|  2050|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_1326_2  |        0|     2048|         2|          1|          1|  0 ~ 2048|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      30|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      32|    -|
|Register         |        -|     -|       15|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|       15|      62|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1326_fu_125_p2       |         +|   0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1326_fu_131_p2      |      icmp|   0|  0|  12|          12|          12|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  30|          27|          17|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   2|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   2|          2|    1|          2|
    |ap_sig_allocacmp_x_7     |  12|          2|   12|         24|
    |bytePlanes_plane1_blk_n  |   2|          2|    1|          2|
    |mm_video_blk_n_W         |   2|          2|    1|          2|
    |x_fu_68                  |  12|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  32|         12|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |x_fu_68                  |  12|   0|   12|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  15|   0|   15|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2|  return value|
|bytePlanes_plane1_dout            |   in|  256|     ap_fifo|                            bytePlanes_plane1|       pointer|
|bytePlanes_plane1_num_data_valid  |   in|   10|     ap_fifo|                            bytePlanes_plane1|       pointer|
|bytePlanes_plane1_fifo_cap        |   in|   10|     ap_fifo|                            bytePlanes_plane1|       pointer|
|bytePlanes_plane1_empty_n         |   in|    1|     ap_fifo|                            bytePlanes_plane1|       pointer|
|bytePlanes_plane1_read            |  out|    1|     ap_fifo|                            bytePlanes_plane1|       pointer|
|m_axi_mm_video_AWVALID            |  out|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_AWREADY            |   in|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_AWADDR             |  out|   32|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_AWID               |  out|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_AWLEN              |  out|   32|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_AWSIZE             |  out|    3|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_AWBURST            |  out|    2|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_AWLOCK             |  out|    2|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_AWCACHE            |  out|    4|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_AWPROT             |  out|    3|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_AWQOS              |  out|    4|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_AWREGION           |  out|    4|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_AWUSER             |  out|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_WVALID             |  out|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_WREADY             |   in|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_WDATA              |  out|  256|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_WSTRB              |  out|   32|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_WLAST              |  out|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_WID                |  out|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_WUSER              |  out|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_ARVALID            |  out|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_ARREADY            |   in|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_ARADDR             |  out|   32|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_ARID               |  out|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_ARLEN              |  out|   32|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_ARSIZE             |  out|    3|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_ARBURST            |  out|    2|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_ARLOCK             |  out|    2|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_ARCACHE            |  out|    4|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_ARPROT             |  out|    3|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_ARQOS              |  out|    4|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_ARREGION           |  out|    4|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_ARUSER             |  out|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_RVALID             |   in|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_RREADY             |  out|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_RDATA              |   in|  256|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_RLAST              |   in|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_RID                |   in|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_RFIFONUM           |   in|    9|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_RUSER              |   in|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_RRESP              |   in|    2|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_BVALID             |   in|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_BREADY             |  out|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_BRESP              |   in|    2|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_BID                |   in|    1|       m_axi|                                     mm_video|       pointer|
|m_axi_mm_video_BUSER              |   in|    1|       m_axi|                                     mm_video|       pointer|
|div                               |   in|   12|     ap_none|                                          div|        scalar|
|sext_ln1326                       |   in|   27|     ap_none|                                  sext_ln1326|        scalar|
+----------------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1326]   --->   Operation 5 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sext_ln1326_read = muxlogic"   --->   Operation 6 'muxlogic' 'muxLogicCE_to_sext_ln1326_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln1326_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %sext_ln1326"   --->   Operation 7 'read' 'sext_ln1326_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%muxLogicCE_to_div_read = muxlogic"   --->   Operation 8 'muxlogic' 'muxLogicCE_to_div_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%div_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %div"   --->   Operation 9 'read' 'div_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln1326_cast = sext i27 %sext_ln1326_read"   --->   Operation 10 'sext' 'sext_ln1326_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %bytePlanes_plane1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mm_video, void @empty_22, i32 0, i32 0, void @empty_23, i32 100, i32 2073600, void @empty_24, void @empty_25, void @empty_23, i32 16, i32 8, i32 16, i32 16, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bytePlanes_plane1, void @empty_5, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln1326 = muxlogic i12 0"   --->   Operation 14 'muxlogic' 'muxLogicData_to_store_ln1326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln1326 = muxlogic i12 %x"   --->   Operation 15 'muxlogic' 'muxLogicAddr_to_store_ln1326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.41ns)   --->   "%store_ln1326 = store i12 0, i12 %x" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1326]   --->   Operation 16 'store' 'store_ln1326' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc71"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_x_7 = muxlogic i12 %x"   --->   Operation 18 'muxlogic' 'MuxLogicAddr_to_x_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_7 = load i12 %x" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1326]   --->   Operation 19 'load' 'x_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.81ns)   --->   "%add_ln1326 = add i12 %x_7, i12 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1326]   --->   Operation 20 'add' 'add_ln1326' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.81ns)   --->   "%icmp_ln1326 = icmp_eq  i12 %x_7, i12 %div_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1326]   --->   Operation 21 'icmp' 'icmp_ln1326' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 2047"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln1326 = br i1 %icmp_ln1326, void %for.inc71.split, void %for.end73.loopexit.exitStub" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1326]   --->   Operation 23 'br' 'br_ln1326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln1326 = muxlogic i12 %add_ln1326"   --->   Operation 24 'muxlogic' 'muxLogicData_to_store_ln1326' <Predicate = (!icmp_ln1326)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln1326 = muxlogic i12 %x"   --->   Operation 25 'muxlogic' 'muxLogicAddr_to_store_ln1326' <Predicate = (!icmp_ln1326)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.41ns)   --->   "%store_ln1326 = store i12 %add_ln1326, i12 %x" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1326]   --->   Operation 26 'store' 'store_ln1326' <Predicate = (!icmp_ln1326)> <Delay = 0.41>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln1326)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%mm_video_addr = getelementptr i256 %mm_video, i32 %sext_ln1326_cast" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1326]   --->   Operation 27 'getelementptr' 'mm_video_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln1328 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_23" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1328]   --->   Operation 28 'specpipeline' 'specpipeline_ln1328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln1326 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1326]   --->   Operation 29 'specloopname' 'specloopname_ln1326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicCE_to_bytePlanes_plane1_read = muxlogic"   --->   Operation 30 'muxlogic' 'muxLogicCE_to_bytePlanes_plane1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.12ns)   --->   "%bytePlanes_plane1_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %bytePlanes_plane1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1330]   --->   Operation 31 'read' 'bytePlanes_plane1_read' <Predicate = true> <Delay = 1.12> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.12> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 480> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln1332 = muxlogic i256 %bytePlanes_plane1_read"   --->   Operation 32 'muxlogic' 'muxLogicData_to_write_ln1332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.00ns)   --->   "%write_ln1332 = write void @_ssdm_op_Write.m_axi.p1i256, i32 %mm_video_addr, i256 %bytePlanes_plane1_read, i32 4294967295" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1332]   --->   Operation 33 'write' 'write_ln1332' <Predicate = true> <Delay = 1.00> <CoreInst = "m_axi">   --->   Core 125 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln1326 = br void %for.inc71" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:1326]   --->   Operation 34 'br' 'br_ln1326' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ div]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mm_video]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln1326]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bytePlanes_plane1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                                    (alloca           ) [ 010]
muxLogicCE_to_sext_ln1326_read       (muxlogic         ) [ 000]
sext_ln1326_read                     (read             ) [ 000]
muxLogicCE_to_div_read               (muxlogic         ) [ 000]
div_read                             (read             ) [ 000]
sext_ln1326_cast                     (sext             ) [ 011]
specmemcore_ln0                      (specmemcore      ) [ 000]
specinterface_ln0                    (specinterface    ) [ 000]
specinterface_ln0                    (specinterface    ) [ 000]
muxLogicData_to_store_ln1326         (muxlogic         ) [ 000]
muxLogicAddr_to_store_ln1326         (muxlogic         ) [ 000]
store_ln1326                         (store            ) [ 000]
br_ln0                               (br               ) [ 000]
MuxLogicAddr_to_x_7                  (muxlogic         ) [ 000]
x_7                                  (load             ) [ 000]
add_ln1326                           (add              ) [ 000]
icmp_ln1326                          (icmp             ) [ 010]
speclooptripcount_ln0                (speclooptripcount) [ 000]
br_ln1326                            (br               ) [ 000]
muxLogicData_to_store_ln1326         (muxlogic         ) [ 000]
muxLogicAddr_to_store_ln1326         (muxlogic         ) [ 000]
store_ln1326                         (store            ) [ 000]
mm_video_addr                        (getelementptr    ) [ 000]
specpipeline_ln1328                  (specpipeline     ) [ 000]
specloopname_ln1326                  (specloopname     ) [ 000]
muxLogicCE_to_bytePlanes_plane1_read (muxlogic         ) [ 000]
bytePlanes_plane1_read               (read             ) [ 000]
muxLogicData_to_write_ln1332         (muxlogic         ) [ 000]
write_ln1332                         (write            ) [ 000]
br_ln1326                            (br               ) [ 000]
ret_ln0                              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="div">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mm_video">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm_video"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln1326">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1326"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bytePlanes_plane1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytePlanes_plane1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="x_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sext_ln1326_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="27" slack="0"/>
<pin id="74" dir="0" index="1" bw="27" slack="0"/>
<pin id="75" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1326_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="div_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="12" slack="0"/>
<pin id="80" dir="0" index="1" bw="12" slack="0"/>
<pin id="81" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="div_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="bytePlanes_plane1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="256" slack="0"/>
<pin id="86" dir="0" index="1" bw="256" slack="0"/>
<pin id="87" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bytePlanes_plane1_read/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln1332_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="256" slack="0"/>
<pin id="93" dir="0" index="2" bw="256" slack="0"/>
<pin id="94" dir="0" index="3" bw="1" slack="0"/>
<pin id="95" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1332/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="muxLogicCE_to_sext_ln1326_read_fu_99">
<pin_list>
<pin id="100" dir="1" index="0" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_sext_ln1326_read/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="muxLogicCE_to_div_read_fu_101">
<pin_list>
<pin id="102" dir="1" index="0" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_div_read/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="sext_ln1326_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="27" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1326_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="muxLogicData_to_store_ln1326_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln1326/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="muxLogicAddr_to_store_ln1326_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln1326/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln1326_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="12" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1326/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="MuxLogicAddr_to_x_7_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="12" slack="0"/>
<pin id="121" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_x_7/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="x_7_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="12" slack="0"/>
<pin id="124" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_7/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln1326_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="12" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1326/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln1326_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="12" slack="0"/>
<pin id="133" dir="0" index="1" bw="12" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1326/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="muxLogicData_to_store_ln1326_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="12" slack="0"/>
<pin id="139" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln1326/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="muxLogicAddr_to_store_ln1326_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="12" slack="0"/>
<pin id="143" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln1326/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln1326_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="12" slack="0"/>
<pin id="146" dir="0" index="1" bw="12" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1326/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="mm_video_addr_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="1"/>
<pin id="152" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mm_video_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="muxLogicCE_to_bytePlanes_plane1_read_fu_155">
<pin_list>
<pin id="156" dir="1" index="0" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_bytePlanes_plane1_read/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="muxLogicData_to_write_ln1332_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="256" slack="0"/>
<pin id="159" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln1332/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="x_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="12" slack="0"/>
<pin id="163" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="171" class="1005" name="sext_ln1326_cast_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1326_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="64" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="66" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="84" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="106"><net_src comp="72" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="46" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="46" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="129"><net_src comp="122" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="122" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="78" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="125" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="125" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="149" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="160"><net_src comp="84" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="68" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="167"><net_src comp="161" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="168"><net_src comp="161" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="169"><net_src comp="161" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="170"><net_src comp="161" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="174"><net_src comp="103" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="149" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mm_video | {2 }
	Port: bytePlanes_plane1 | {}
 - Input state : 
	Port: Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 : div | {1 }
	Port: Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 : mm_video | {}
	Port: Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 : sext_ln1326 | {1 }
	Port: Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1326_2 : bytePlanes_plane1 | {2 }
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln1326 : 1
		store_ln1326 : 1
		MuxLogicAddr_to_x_7 : 1
		x_7 : 1
		add_ln1326 : 2
		icmp_ln1326 : 2
		br_ln1326 : 3
		muxLogicData_to_store_ln1326 : 3
		muxLogicAddr_to_store_ln1326 : 1
		store_ln1326 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|    add   |              add_ln1326_fu_125              |    0    |    12   |
|----------|---------------------------------------------|---------|---------|
|   icmp   |              icmp_ln1326_fu_131             |    0    |    12   |
|----------|---------------------------------------------|---------|---------|
|          |         sext_ln1326_read_read_fu_72         |    0    |    0    |
|   read   |             div_read_read_fu_78             |    0    |    0    |
|          |      bytePlanes_plane1_read_read_fu_84      |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   write  |           write_ln1332_write_fu_90          |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|          |     muxLogicCE_to_sext_ln1326_read_fu_99    |    0    |    0    |
|          |        muxLogicCE_to_div_read_fu_101        |    0    |    0    |
|          |     muxLogicData_to_store_ln1326_fu_107     |    0    |    0    |
|          |     muxLogicAddr_to_store_ln1326_fu_111     |    0    |    0    |
| muxlogic |          MuxLogicAddr_to_x_7_fu_119         |    0    |    0    |
|          |     muxLogicData_to_store_ln1326_fu_137     |    0    |    0    |
|          |     muxLogicAddr_to_store_ln1326_fu_141     |    0    |    0    |
|          | muxLogicCE_to_bytePlanes_plane1_read_fu_155 |    0    |    0    |
|          |     muxLogicData_to_write_ln1332_fu_157     |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   sext   |           sext_ln1326_cast_fu_103           |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |    24   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|sext_ln1326_cast_reg_171|   32   |
|        x_reg_161       |   12   |
+------------------------+--------+
|          Total         |   44   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   44   |    -   |
+-----------+--------+--------+
|   Total   |   44   |   24   |
+-----------+--------+--------+
