# Compile of Shameem_03_06_22_NBitFullAdderSub.vhd was successful.
# Compile of Shameem_03_06_22_NBitFullAdderSubTestBench16bit.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of Shameem_03_06_22_NBitFullAdderSub.vhd was successful.
# Compile of Shameem_03_06_22_NBitFullAdderSubTestBench16bit.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.shameem_03_06_22_nbitfulladdersubtestbench16bit
# vsim -gui work.shameem_03_06_22_nbitfulladdersubtestbench16bit 
# Start time: 16:39:34 on Mar 06,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.shameem_03_06_22_nbitfulladdersubtestbench16bit(arch_test)
# Loading work.shameem_03_06_22_nbitfulladdersub(behavioural)
# ** Fatal: (vsim-3348) Port length (4) does not match actual length (16) for port "/shameem_03_06_22_nbitfulladdersubtestbench16bit/U1/Shameem_03_06_22_A".
#    Time: 0 ps  Iteration: 0  Instance: /shameem_03_06_22_nbitfulladdersubtestbench16bit/U1 File: C:/Users/azwad/OneDrive/Documents/Projects/CS_343/Labs/Lab 3/Task 6/Shameem_03_06_22_NBitFullAdderSub/Shameem_03_06_22_NBitFullAdderSub.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 16:39:34 on Mar 06,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 9
# Compile of Shameem_03_06_22_NBitFullAdderSub.vhd was successful.
# Compile of Shameem_03_06_22_NBitFullAdderSubTestBench16bit.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.shameem_03_06_22_nbitfulladdersubtestbench16bit
# vsim -gui work.shameem_03_06_22_nbitfulladdersubtestbench16bit 
# Start time: 16:40:01 on Mar 06,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.shameem_03_06_22_nbitfulladdersubtestbench16bit(arch_test)
# Loading work.shameem_03_06_22_nbitfulladdersub(behavioural)
add wave -position insertpoint sim:/shameem_03_06_22_nbitfulladdersubtestbench16bit/*
run -all
quit
# End time: 16:42:41 on Mar 06,2022, Elapsed time: 0:02:40
# Errors: 0, Warnings: 2
