{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680178242030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680178242034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 05:10:41 2023 " "Processing started: Thu Mar 30 05:10:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680178242034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178242034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_RTL -c DE1_SOC_D8M_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_RTL -c DE1_SOC_D8M_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178242034 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680178242712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680178242712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_fifo " "Found entity 1: rgb_fifo" {  } { { "rgb_fifo.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/rgb_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DELAY " "Found entity 1: CLOCK_DELAY" {  } { { "V/CLOCK_DELAY.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/CLOCK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/vga_rd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/vga_rd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_RD_COUNTER " "Found entity 1: VGA_RD_COUNTER" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/VGA_RD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "V/I2C_RESET_DELAY.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "V/pll_test.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/pll_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "V/RESET_DELAY.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/RESET_DELAY.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "V/CLOCKMEM.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "V/sdram_pll.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/sdram_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fpsmonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file v/fpsmonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "V/FpsMonitor.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/d8m_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/d8m_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "V/D8M_LUT.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw2rgb_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_J " "Found entity 1: RAW2RGB_J" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/RAW2RGB_J.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw_rgb_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/RAW_RGB_BIN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/ram_read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/ram_read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_READ_COUNTER " "Found entity 1: RAM_READ_COUNTER" {  } { { "V_D8M/RAM_READ_COUNTER.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/RAM_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250439 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(301) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1680178250442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250445 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(358) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1680178250449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/line_buffer_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "V_D8M/int_line.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250469 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VCM_I2C.v(287) " "Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_I2C.v" 287 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1680178250472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_I2C " "Found entity 1: VCM_I2C" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_ctrl_p.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_CTRL_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/modify_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_SYNC " "Found entity 1: MODIFY_SYNC" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/MODIFY_SYNC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/lcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_COUNTER " "Found entity 1: LCD_COUNTER" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/LCD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/i2c_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_DELAY " "Found entity 1: I2C_DELAY" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/I2C_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/focus_adj.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v" { { "Info" "ISGN_ENTITY_NAME" "1 FOCUS_ADJ " "Found entity 1: FOCUS_ADJ" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/FOCUS_ADJ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/f_vcm.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250511 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/CLOCKMEM.v " "Can't analyze file -- file V_Auto/CLOCKMEM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1680178250515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VS vs AUTO_SYNC_MODIFY.v(4) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(4): object \"VS\" differs only in case from object \"vs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/AUTO_SYNC_MODIFY.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680178250518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HS hs AUTO_SYNC_MODIFY.v(5) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(5): object \"HS\" differs only in case from object \"hs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/AUTO_SYNC_MODIFY.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680178250518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_sync_modify.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_SYNC_MODIFY " "Found entity 1: AUTO_SYNC_MODIFY" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/AUTO_SYNC_MODIFY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_focus_on.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_FOCUS_ON " "Found entity 1: AUTO_FOCUS_ON" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/AUTO_FOCUS_ON.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250542 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1680178250547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file v_sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "V_Sdram_Control/command.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL " "Found entity 1: VIDEO_PLL" {  } { { "V/VIDEO_PLL.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/VIDEO_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178250569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V_CNT FOCUS_ADJ.v(58) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for \"V_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/FOCUS_ADJ.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250570 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_CNT FOCUS_ADJ.v(59) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for \"H_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/FOCUS_ADJ.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250570 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LINE FOCUS_ADJ.v(60) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for \"LINE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/FOCUS_ADJ.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1_soc_d8m_rtl.v 1 1 " "Using design file de1_soc_d8m_rtl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_D8M_RTL " "Found entity 1: DE1_SOC_D8M_RTL" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178250634 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680178250634 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_RTS de1_soc_d8m_rtl.v(217) " "Verilog HDL Implicit Net warning at de1_soc_d8m_rtl.v(217): created implicit net for \"UART_RTS\"" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 217 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_TXD de1_soc_d8m_rtl.v(218) " "Verilog HDL Implicit Net warning at de1_soc_d8m_rtl.v(218): created implicit net for \"UART_TXD\"" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga2_req de1_soc_d8m_rtl.v(520) " "Verilog HDL Implicit Net warning at de1_soc_d8m_rtl.v(520): created implicit net for \"vga2_req\"" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 520 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr2_clear de1_soc_d8m_rtl.v(536) " "Verilog HDL Implicit Net warning at de1_soc_d8m_rtl.v(536): created implicit net for \"wr2_clear\"" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 536 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DRAM_DQM de1_soc_d8m_rtl.v(548) " "Verilog HDL Implicit Net warning at de1_soc_d8m_rtl.v(548): created implicit net for \"DRAM_DQM\"" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 548 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "READY de1_soc_d8m_rtl.v(614) " "Verilog HDL Implicit Net warning at de1_soc_d8m_rtl.v(614): created implicit net for \"READY\"" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 614 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_D8M_RTL " "Elaborating entity \"DE1_SOC_D8M_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680178250643 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_RTS de1_soc_d8m_rtl.v(217) " "Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(217): object \"UART_RTS\" assigned a value but never read" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680178250644 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_TXD de1_soc_d8m_rtl.v(218) " "Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(218): object \"UART_TXD\" assigned a value but never read" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680178250644 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "st_data de1_soc_d8m_rtl.v(138) " "Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(138): object \"st_data\" assigned a value but never read" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680178250644 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "st_sop de1_soc_d8m_rtl.v(140) " "Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(140): object \"st_sop\" assigned a value but never read" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680178250644 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "st_eop de1_soc_d8m_rtl.v(141) " "Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(141): object \"st_eop\" assigned a value but never read" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680178250644 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PIX_CLK_d de1_soc_d8m_rtl.v(209) " "Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(209): object \"PIX_CLK_d\" assigned a value but never read" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680178250644 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "img_done de1_soc_d8m_rtl.v(280) " "Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(280): object \"img_done\" assigned a value but never read" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680178250644 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "curr_state de1_soc_d8m_rtl.v(281) " "Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(281): object \"curr_state\" assigned a value but never read" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680178250644 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "curr_addr de1_soc_d8m_rtl.v(282) " "Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(282): object \"curr_addr\" assigned a value but never read" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680178250644 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_X_Cont de1_soc_d8m_rtl.v(287) " "Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(287): object \"prev_X_Cont\" assigned a value but never read" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680178250644 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max_Y_Cont de1_soc_d8m_rtl.v(289) " "Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(289): object \"max_Y_Cont\" assigned a value but never read" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680178250645 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max_X_Cont de1_soc_d8m_rtl.v(290) " "Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(290): object \"max_X_Cont\" assigned a value but never read" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680178250645 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_done de1_soc_d8m_rtl.v(304) " "Verilog HDL or VHDL warning at de1_soc_d8m_rtl.v(304): object \"wr_done\" assigned a value but never read" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680178250645 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DRAM_ADDR2 de1_soc_d8m_rtl.v(472) " "Verilog HDL warning at de1_soc_d8m_rtl.v(472): object DRAM_ADDR2 used but never assigned" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 472 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1680178250645 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DRAM_BA2 de1_soc_d8m_rtl.v(473) " "Verilog HDL warning at de1_soc_d8m_rtl.v(473): object DRAM_BA2 used but never assigned" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 473 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1680178250645 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DRAM_CAS_N2 de1_soc_d8m_rtl.v(474) " "Verilog HDL warning at de1_soc_d8m_rtl.v(474): object DRAM_CAS_N2 used but never assigned" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 474 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1680178250645 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DRAM_CKE2 de1_soc_d8m_rtl.v(475) " "Verilog HDL warning at de1_soc_d8m_rtl.v(475): object DRAM_CKE2 used but never assigned" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 475 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1680178250645 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DRAM_CLK2 de1_soc_d8m_rtl.v(476) " "Verilog HDL warning at de1_soc_d8m_rtl.v(476): object DRAM_CLK2 used but never assigned" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 476 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1680178250645 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DRAM_CS_N2 de1_soc_d8m_rtl.v(477) " "Verilog HDL warning at de1_soc_d8m_rtl.v(477): object DRAM_CS_N2 used but never assigned" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 477 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1680178250645 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DRAM_LDQM2 de1_soc_d8m_rtl.v(478) " "Verilog HDL warning at de1_soc_d8m_rtl.v(478): object DRAM_LDQM2 used but never assigned" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 478 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1680178250645 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DRAM_RAS_N2 de1_soc_d8m_rtl.v(479) " "Verilog HDL warning at de1_soc_d8m_rtl.v(479): object DRAM_RAS_N2 used but never assigned" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 479 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1680178250645 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DRAM_UDQM2 de1_soc_d8m_rtl.v(480) " "Verilog HDL warning at de1_soc_d8m_rtl.v(480): object DRAM_UDQM2 used but never assigned" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 480 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1680178250645 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DRAM_WE_N2 de1_soc_d8m_rtl.v(481) " "Verilog HDL warning at de1_soc_d8m_rtl.v(481): object DRAM_WE_N2 used but never assigned" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 481 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1680178250645 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "img_rd_done de1_soc_d8m_rtl.v(643) " "Verilog HDL warning at de1_soc_d8m_rtl.v(643): object img_rd_done used but never assigned" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 643 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1680178250645 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 de1_soc_d8m_rtl.v(486) " "Verilog HDL assignment warning at de1_soc_d8m_rtl.v(486): truncated value with size 32 to match size of target (1)" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250648 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 de1_soc_d8m_rtl.v(487) " "Verilog HDL assignment warning at de1_soc_d8m_rtl.v(487): truncated value with size 32 to match size of target (1)" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250648 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 de1_soc_d8m_rtl.v(488) " "Verilog HDL assignment warning at de1_soc_d8m_rtl.v(488): truncated value with size 32 to match size of target (1)" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250648 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 de1_soc_d8m_rtl.v(489) " "Verilog HDL assignment warning at de1_soc_d8m_rtl.v(489): truncated value with size 32 to match size of target (1)" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250648 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 de1_soc_d8m_rtl.v(490) " "Verilog HDL assignment warning at de1_soc_d8m_rtl.v(490): truncated value with size 32 to match size of target (1)" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250648 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 de1_soc_d8m_rtl.v(491) " "Verilog HDL assignment warning at de1_soc_d8m_rtl.v(491): truncated value with size 32 to match size of target (1)" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250648 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 de1_soc_d8m_rtl.v(492) " "Verilog HDL assignment warning at de1_soc_d8m_rtl.v(492): truncated value with size 32 to match size of target (1)" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250648 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 de1_soc_d8m_rtl.v(493) " "Verilog HDL assignment warning at de1_soc_d8m_rtl.v(493): truncated value with size 32 to match size of target (1)" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250648 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DRAM_ADDR2 0 de1_soc_d8m_rtl.v(472) " "Net \"DRAM_ADDR2\" at de1_soc_d8m_rtl.v(472) has no driver or initial value, using a default initial value '0'" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 472 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680178250652 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DRAM_BA2 0 de1_soc_d8m_rtl.v(473) " "Net \"DRAM_BA2\" at de1_soc_d8m_rtl.v(473) has no driver or initial value, using a default initial value '0'" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 473 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680178250652 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vga2_req 0 de1_soc_d8m_rtl.v(520) " "Net \"vga2_req\" at de1_soc_d8m_rtl.v(520) has no driver or initial value, using a default initial value '0'" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 520 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680178250652 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DRAM_CAS_N2 0 de1_soc_d8m_rtl.v(474) " "Net \"DRAM_CAS_N2\" at de1_soc_d8m_rtl.v(474) has no driver or initial value, using a default initial value '0'" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 474 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680178250652 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DRAM_CKE2 0 de1_soc_d8m_rtl.v(475) " "Net \"DRAM_CKE2\" at de1_soc_d8m_rtl.v(475) has no driver or initial value, using a default initial value '0'" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 475 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DRAM_CLK2 0 de1_soc_d8m_rtl.v(476) " "Net \"DRAM_CLK2\" at de1_soc_d8m_rtl.v(476) has no driver or initial value, using a default initial value '0'" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 476 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DRAM_CS_N2 0 de1_soc_d8m_rtl.v(477) " "Net \"DRAM_CS_N2\" at de1_soc_d8m_rtl.v(477) has no driver or initial value, using a default initial value '0'" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 477 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DRAM_LDQM2 0 de1_soc_d8m_rtl.v(478) " "Net \"DRAM_LDQM2\" at de1_soc_d8m_rtl.v(478) has no driver or initial value, using a default initial value '0'" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 478 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DRAM_RAS_N2 0 de1_soc_d8m_rtl.v(479) " "Net \"DRAM_RAS_N2\" at de1_soc_d8m_rtl.v(479) has no driver or initial value, using a default initial value '0'" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 479 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DRAM_UDQM2 0 de1_soc_d8m_rtl.v(480) " "Net \"DRAM_UDQM2\" at de1_soc_d8m_rtl.v(480) has no driver or initial value, using a default initial value '0'" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 480 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DRAM_WE_N2 0 de1_soc_d8m_rtl.v(481) " "Net \"DRAM_WE_N2\" at de1_soc_d8m_rtl.v(481) has no driver or initial value, using a default initial value '0'" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 481 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "img_rd_done 0 de1_soc_d8m_rtl.v(643) " "Net \"img_rd_done\" at de1_soc_d8m_rtl.v(643) has no driver or initial value, using a default initial value '0'" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 643 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de1_soc_d8m_rtl.v(46) " "Output port \"HEX0\" at de1_soc_d8m_rtl.v(46) has no driver" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de1_soc_d8m_rtl.v(47) " "Output port \"HEX1\" at de1_soc_d8m_rtl.v(47) has no driver" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR de1_soc_d8m_rtl.v(61) " "Output port \"LEDR\" at de1_soc_d8m_rtl.v(61) has no driver" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST de1_soc_d8m_rtl.v(9) " "Output port \"ADC_CONVST\" at de1_soc_d8m_rtl.v(9) has no driver" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN de1_soc_d8m_rtl.v(10) " "Output port \"ADC_DIN\" at de1_soc_d8m_rtl.v(10) has no driver" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de1_soc_d8m_rtl.v(12) " "Output port \"ADC_SCLK\" at de1_soc_d8m_rtl.v(12) has no driver" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT de1_soc_d8m_rtl.v(18) " "Output port \"AUD_DACDAT\" at de1_soc_d8m_rtl.v(18) has no driver" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK de1_soc_d8m_rtl.v(20) " "Output port \"AUD_XCK\" at de1_soc_d8m_rtl.v(20) has no driver" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK de1_soc_d8m_rtl.v(42) " "Output port \"FPGA_I2C_SCLK\" at de1_soc_d8m_rtl.v(42) has no driver" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de1_soc_d8m_rtl.v(55) " "Output port \"IRDA_TXD\" at de1_soc_d8m_rtl.v(55) has no driver" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de1_soc_d8m_rtl.v(76) " "Output port \"TD_RESET_N\" at de1_soc_d8m_rtl.v(76) has no driver" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK de1_soc_d8m_rtl.v(96) " "Output port \"MIPI_MCLK\" at de1_soc_d8m_rtl.v(96) has no driver" {  } { { "de1_soc_d8m_rtl.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680178250653 "|DE1_SOC_D8M_RTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DELAY CLOCK_DELAY:del1 " "Elaborating entity \"CLOCK_DELAY\" for hierarchy \"CLOCK_DELAY:del1\"" {  } { { "de1_soc_d8m_rtl.v" "del1" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_DELAY RESET_DELAY:u2 " "Elaborating entity \"RESET_DELAY\" for hierarchy \"RESET_DELAY:u2\"" {  } { { "de1_soc_d8m_rtl.v" "u2" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CAMERA_Config MIPI_BRIDGE_CAMERA_Config:cfin " "Elaborating entity \"MIPI_BRIDGE_CAMERA_Config\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\"" {  } { { "de1_soc_d8m_rtl.v" "cfin" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250684 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VCM_I2C_SCL MIPI_BRIDGE_CAMERA_Config.v(20) " "Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1680178250684 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VCM_I2C_SCL 0 MIPI_BRIDGE_CAMERA_Config.v(20) " "Net \"VCM_I2C_SCL\" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1680178250686 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "STEP MIPI_BRIDGE_CAMERA_Config.v(12) " "Output port \"STEP\" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680178250686 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_CAMERA_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv " "Elaborating entity \"MIPI_CAMERA_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "camiv" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_CAMERA_CONFIG.v(128) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250694 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(174) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250695 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(201) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250695 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MIPI_CAMERA_CONFIG.v(226) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250700 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ID2 MIPI_CAMERA_CONFIG.v(12) " "Output port \"ID2\" at MIPI_CAMERA_CONFIG.v(12) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680178250720 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WORD_DATA\[15..8\] MIPI_CAMERA_CONFIG.v(20) " "Output port \"WORD_DATA\[15..8\]\" at MIPI_CAMERA_CONFIG.v(20) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680178250720 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_CAMERA_CONFIG.v(31) " "Output port \"TR\" at MIPI_CAMERA_CONFIG.v(31) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680178250720 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKMEM MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1 " "Elaborating entity \"CLOCKMEM\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "c1" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wrd" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(72) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_WDATA.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250810 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(143) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_WDATA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250811 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(153) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_WDATA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250812 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_PTR MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt " "Elaborating entity \"I2C_WRITE_PTR\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wpt" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(61) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_PTR.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250832 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(125) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_PTR.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250833 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(135) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_PTR.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250833 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(160) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_WRITE_PTR.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250833 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_DATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd " "Elaborating entity \"I2C_READ_DATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "rd" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_DATA.v(53) " "Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_READ_DATA.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250854 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(67) " "Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_READ_DATA.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250854 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(90) " "Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_READ_DATA.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250854 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(93) " "Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_READ_DATA.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250854 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(104) " "Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_READ_DATA.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250854 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(168) " "Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_READ_DATA.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250855 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(178) " "Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_READ_DATA.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250855 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ_DATA.v(141) " "Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/I2C_READ_DATA.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1680178250855 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_RESET_DELAY MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY " "Elaborating entity \"I2C_RESET_DELAY\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "DY" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_CAMERA_CONFIG.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv " "Elaborating entity \"MIPI_BRIDGE_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "mpiv" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250884 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(131) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250886 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(178) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250887 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(203) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250887 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(241) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250893 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(242) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250893 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(243) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250893 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(244) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250893 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(245) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178250893 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_BRIDGE_CONFIG.v(36) " "Output port \"TR\" at MIPI_BRIDGE_CONFIG.v(36) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/MIPI_BRIDGE_CONFIG.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680178250899 "|DE1_SOC_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test pll_test:pll_ref " "Elaborating entity \"pll_test\" for hierarchy \"pll_test:pll_ref\"" {  } { { "de1_soc_d8m_rtl.v" "pll_ref" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178250940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_test:pll_ref\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_test:pll_ref\|altpll:altpll_component\"" {  } { { "V/pll_test.v" "altpll_component" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/pll_test.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_test:pll_ref\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_test:pll_ref\|altpll:altpll_component\"" {  } { { "V/pll_test.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/pll_test.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_test:pll_ref\|altpll:altpll_component " "Instantiated megafunction \"pll_test:pll_ref\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_test " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_test\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251013 ""}  } { { "V/pll_test.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/pll_test.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680178251013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_test_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_altpll " "Found entity 1: pll_test_altpll" {  } { { "db/pll_test_altpll.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/pll_test_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178251060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178251060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_altpll pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated " "Elaborating entity \"pll_test_altpll\" for hierarchy \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL VIDEO_PLL:pll_ref1 " "Elaborating entity \"VIDEO_PLL\" for hierarchy \"VIDEO_PLL:pll_ref1\"" {  } { { "de1_soc_d8m_rtl.v" "pll_ref1" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\"" {  } { { "V/VIDEO_PLL.v" "altpll_component" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\"" {  } { { "V/VIDEO_PLL.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Instantiated megafunction \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VIDEO_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VIDEO_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251107 ""}  } { { "V/VIDEO_PLL.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680178251107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/video_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL_altpll " "Found entity 1: VIDEO_PLL_altpll" {  } { { "db/video_pll_altpll.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/video_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178251154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178251154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL_altpll VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated " "Elaborating entity \"VIDEO_PLL_altpll\" for hierarchy \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "de1_soc_d8m_rtl.v" "u6" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "altpll_component" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/sdram_pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/sdram_pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251193 ""}  } { { "V/sdram_pll.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/sdram_pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680178251193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_altpll " "Found entity 1: sdram_pll_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/sdram_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178251238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178251238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_altpll sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated " "Elaborating entity \"sdram_pll_altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_fifo rgb_fifo:rgb_fifo_inst " "Elaborating entity \"rgb_fifo\" for hierarchy \"rgb_fifo:rgb_fifo_inst\"" {  } { { "de1_soc_d8m_rtl.v" "rgb_fifo_inst" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "rgb_fifo.v" "dcfifo_component" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/rgb_fifo.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "rgb_fifo.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/rgb_fifo.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32768 " "Parameter \"lpm_numwords\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 15 " "Parameter \"lpm_widthu\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178251530 ""}  } { { "rgb_fifo.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/rgb_fifo.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680178251530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_seq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_seq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_seq1 " "Found entity 1: dcfifo_seq1" {  } { { "db/dcfifo_seq1.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_seq1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178251580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178251580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_seq1 rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated " "Elaborating entity \"dcfifo_seq1\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_tv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_tv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_tv6 " "Found entity 1: a_graycounter_tv6" {  } { { "db/a_graycounter_tv6.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/a_graycounter_tv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178251629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178251629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_tv6 rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|a_graycounter_tv6:rdptr_g1p " "Elaborating entity \"a_graycounter_tv6\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|a_graycounter_tv6:rdptr_g1p\"" {  } { { "db/dcfifo_seq1.tdf" "rdptr_g1p" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_seq1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pdc " "Found entity 1: a_graycounter_pdc" {  } { { "db/a_graycounter_pdc.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/a_graycounter_pdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178251682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178251682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pdc rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|a_graycounter_pdc:wrptr_g1p " "Elaborating entity \"a_graycounter_pdc\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|a_graycounter_pdc:wrptr_g1p\"" {  } { { "db/dcfifo_seq1.tdf" "wrptr_g1p" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_seq1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1b1 " "Found entity 1: altsyncram_r1b1" {  } { { "db/altsyncram_r1b1.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_r1b1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178251757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178251757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1b1 rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|altsyncram_r1b1:fifo_ram " "Elaborating entity \"altsyncram_r1b1\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|altsyncram_r1b1:fifo_ram\"" {  } { { "db/dcfifo_seq1.tdf" "fifo_ram" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_seq1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_v07.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_v07.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_v07 " "Found entity 1: decode_v07" {  } { { "db/decode_v07.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/decode_v07.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178251839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178251839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_v07 rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|altsyncram_r1b1:fifo_ram\|decode_v07:decode12 " "Elaborating entity \"decode_v07\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|altsyncram_r1b1:fifo_ram\|decode_v07:decode12\"" {  } { { "db/altsyncram_r1b1.tdf" "decode12" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_r1b1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_oc6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_oc6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_oc6 " "Found entity 1: decode_oc6" {  } { { "db/decode_oc6.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/decode_oc6.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178251888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178251888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_oc6 rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|altsyncram_r1b1:fifo_ram\|decode_oc6:rden_decode_b " "Elaborating entity \"decode_oc6\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|altsyncram_r1b1:fifo_ram\|decode_oc6:rden_decode_b\"" {  } { { "db/altsyncram_r1b1.tdf" "rden_decode_b" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_r1b1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vs7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vs7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vs7 " "Found entity 1: mux_vs7" {  } { { "db/mux_vs7.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/mux_vs7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178251941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178251941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vs7 rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|altsyncram_r1b1:fifo_ram\|mux_vs7:mux13 " "Elaborating entity \"mux_vs7\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|altsyncram_r1b1:fifo_ram\|mux_vs7:mux13\"" {  } { { "db/altsyncram_r1b1.tdf" "mux13" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_r1b1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_epl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_epl " "Found entity 1: alt_synch_pipe_epl" {  } { { "db/alt_synch_pipe_epl.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_epl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178251969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178251969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_epl rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|alt_synch_pipe_epl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_epl\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\"" {  } { { "db/dcfifo_seq1.tdf" "rs_dgwp" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_seq1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_ve9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178251993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178251993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\|dffpipe_ve9:dffpipe14 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|alt_synch_pipe_epl:rs_dgwp\|dffpipe_ve9:dffpipe14\"" {  } { { "db/alt_synch_pipe_epl.tdf" "dffpipe14" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_epl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178251997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178252019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_seq1.tdf" "wraclr" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_seq1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jpl " "Found entity 1: alt_synch_pipe_jpl" {  } { { "db/alt_synch_pipe_jpl.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_jpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178252043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jpl rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|alt_synch_pipe_jpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jpl\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|alt_synch_pipe_jpl:ws_dgrp\"" {  } { { "db/dcfifo_seq1.tdf" "ws_dgrp" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_seq1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4f9 " "Found entity 1: dffpipe_4f9" {  } { { "db/dffpipe_4f9.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_4f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178252066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4f9 rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|alt_synch_pipe_jpl:ws_dgrp\|dffpipe_4f9:dffpipe17 " "Elaborating entity \"dffpipe_4f9\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|alt_synch_pipe_jpl:ws_dgrp\|dffpipe_4f9:dffpipe17\"" {  } { { "db/alt_synch_pipe_jpl.tdf" "dffpipe17" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_jpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0v5 " "Found entity 1: cmpr_0v5" {  } { { "db/cmpr_0v5.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cmpr_0v5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178252114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0v5 rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|cmpr_0v5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_0v5\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|cmpr_0v5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_seq1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_seq1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178252189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_seq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_seq1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_seq1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u7 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u7\"" {  } { { "de1_soc_d8m_rtl.v" "u7" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252225 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "SA Sdram_Control.v(132) " "Verilog HDL warning at Sdram_Control.v(132): the port and data declarations for array port \"SA\" do not specify the same range for each dimension" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 132 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1680178252225 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "SA Sdram_Control.v(186) " "HDL warning at Sdram_Control.v(186): see declaration for object \"SA\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 186 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252226 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(392) " "Verilog HDL assignment warning at Sdram_Control.v(392): truncated value with size 32 to match size of target (10)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178252228 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control.v(432) " "Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680178252230 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control.v(432) " "Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680178252230 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control.v(432) " "Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680178252230 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control.v(432) " "Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680178252230 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH Sdram_Control.v(432) " "Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680178252230 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_LENGTH Sdram_Control.v(432) " "Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable \"rWR2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680178252230 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH Sdram_Control.v(432) " "Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680178252231 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_LENGTH Sdram_Control.v(432) " "Verilog HDL Always Construct warning at Sdram_Control.v(432): inferring latch(es) for variable \"rRD2_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680178252231 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[0\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[0\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252236 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[1\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[1\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[2\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[2\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[3\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[3\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[4\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[4\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[5\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[5\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[6\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[6\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[7\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[7\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[8\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[8\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[9\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[9\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_LENGTH\[10\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_LENGTH\[10\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[8\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[8\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[9\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[9\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252237 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[10\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_LENGTH\[10\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[0\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[0\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[1\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[1\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[2\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[2\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[3\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[3\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[4\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[4\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[5\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[5\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[6\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[6\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[7\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[7\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[8\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[8\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[9\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[9\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_LENGTH\[10\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_LENGTH\[10\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[8\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[8\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252238 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[9\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[9\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[10\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_LENGTH\[10\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252239 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control.v(432) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252240 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control.v(432) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252241 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control.v(432) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252242 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252243 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252243 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252243 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252243 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252243 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252243 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252243 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252243 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252243 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252243 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252243 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252243 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control.v(432) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control.v(432)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 432 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252243 "|DE1_SOC_D8M_RTL|Sdram_Control:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u7\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u7\|control_interface:u_control_interface\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_control_interface" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178252270 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178252270 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178252271 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u7\|command:u_command " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u7\|command:u_command\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_command" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252287 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680178252290 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680178252290 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680178252290 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u7\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_sdr_data_path" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178252303 "|DE1_SOC_D8M_RTL|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_write1_fifo" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_component" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178252526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178252526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178252526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178252526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178252526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178252526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178252526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178252526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178252526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178252526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178252526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178252526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178252526 ""}  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_WR_FIFO.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680178252526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_kkp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_kkp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_kkp1 " "Found entity 1: dcfifo_kkp1" {  } { { "db/dcfifo_kkp1.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178252577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_kkp1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated " "Elaborating entity \"dcfifo_kkp1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_pab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_pab " "Found entity 1: a_gray2bin_pab" {  } { { "db/a_gray2bin_pab.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/a_gray2bin_pab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178252602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_pab Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_pab\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_kkp1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ov6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ov6 " "Found entity 1: a_graycounter_ov6" {  } { { "db/a_graycounter_ov6.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/a_graycounter_ov6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178252655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ov6 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_ov6:rdptr_g1p " "Elaborating entity \"a_graycounter_ov6\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_ov6:rdptr_g1p\"" {  } { { "db/dcfifo_kkp1.tdf" "rdptr_g1p" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kdc " "Found entity 1: a_graycounter_kdc" {  } { { "db/a_graycounter_kdc.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/a_graycounter_kdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178252704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kdc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_kdc:wrptr_g1p " "Elaborating entity \"a_graycounter_kdc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|a_graycounter_kdc:wrptr_g1p\"" {  } { { "db/dcfifo_kkp1.tdf" "wrptr_g1p" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f1b1 " "Found entity 1: altsyncram_f1b1" {  } { { "db/altsyncram_f1b1.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_f1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178252755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f1b1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|altsyncram_f1b1:fifo_ram " "Elaborating entity \"altsyncram_f1b1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|altsyncram_f1b1:fifo_ram\"" {  } { { "db/dcfifo_kkp1.tdf" "fifo_ram" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178252785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_kkp1.tdf" "rs_brp" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fpl " "Found entity 1: alt_synch_pipe_fpl" {  } { { "db/alt_synch_pipe_fpl.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_fpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178252815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fpl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fpl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\"" {  } { { "db/dcfifo_kkp1.tdf" "rs_dgwp" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_0f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178252841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe13 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe13\"" {  } { { "db/alt_synch_pipe_fpl.tdf" "dffpipe13" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_fpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_gpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178252869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\"" {  } { { "db/dcfifo_kkp1.tdf" "ws_dgrp" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_1f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178252894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe22 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe22\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe22" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_gpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cmpr_uu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178252947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_kkp1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178252950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cmpr_tu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178252996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178252996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_kkp1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_kkp1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_kkp1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178253000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_read1_fifo" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178253399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "dcfifo_component" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178253612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178253621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178253621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178253621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178253621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178253621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178253621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178253621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178253621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178253621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178253621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178253621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178253621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178253621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178253621 ""}  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_RD_FIFO.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680178253621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_7lp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_7lp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_7lp1 " "Found entity 1: dcfifo_7lp1" {  } { { "db/dcfifo_7lp1.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_7lp1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178253679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178253679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_7lp1 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated " "Elaborating entity \"dcfifo_7lp1\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178253681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_hpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178253730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178253730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\"" {  } { { "db/dcfifo_7lp1.tdf" "rs_dgwp" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_7lp1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178253734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_2f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178253760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178253760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_2f9:dffpipe5 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_2f9:dffpipe5\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe5" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_hpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178253765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ipl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ipl " "Found entity 1: alt_synch_pipe_ipl" {  } { { "db/alt_synch_pipe_ipl.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_ipl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178253799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178253799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ipl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ipl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\"" {  } { { "db/dcfifo_7lp1.tdf" "ws_dgrp" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dcfifo_7lp1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178253803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3f9 " "Found entity 1: dffpipe_3f9" {  } { { "db/dffpipe_3f9.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/dffpipe_3f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178253826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178253826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3f9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_3f9:dffpipe14 " "Elaborating entity \"dffpipe_3f9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_7lp1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_3f9:dffpipe14\"" {  } { { "db/alt_synch_pipe_ipl.tdf" "dffpipe14" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/alt_synch_pipe_ipl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178253832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB_J RAW2RGB_J:u4 " "Elaborating entity \"RAW2RGB_J\" for hierarchy \"RAW2RGB_J:u4\"" {  } { { "de1_soc_d8m_rtl.v" "u4" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178254248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAW2RGB_J.v(63) " "Verilog HDL assignment warning at RAW2RGB_J.v(63): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/RAW2RGB_J.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254249 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_RD_COUNTER RAW2RGB_J:u4\|VGA_RD_COUNTER:tr " "Elaborating entity \"VGA_RD_COUNTER\" for hierarchy \"RAW2RGB_J:u4\|VGA_RD_COUNTER:tr\"" {  } { { "V_D8M/RAW2RGB_J.v" "tr" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/RAW2RGB_J.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178254255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_RD_COUNTER.v(22) " "Verilog HDL assignment warning at VGA_RD_COUNTER.v(22): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/VGA_RD_COUNTER.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254256 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|VGA_RD_COUNTER:tr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_RD_COUNTER.v(23) " "Verilog HDL assignment warning at VGA_RD_COUNTER.v(23): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/VGA_RD_COUNTER.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254256 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|VGA_RD_COUNTER:tr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer_J RAW2RGB_J:u4\|Line_Buffer_J:u0 " "Elaborating entity \"Line_Buffer_J\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\"" {  } { { "V_D8M/RAW2RGB_J.v" "u0" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/RAW2RGB_J.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178254262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Line_Buffer_J.v(42) " "Verilog HDL assignment warning at Line_Buffer_J.v(42): truncated value with size 32 to match size of target (2)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/Line_Buffer_J.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254263 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(47) " "Verilog HDL assignment warning at Line_Buffer_J.v(47): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/Line_Buffer_J.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254263 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(48) " "Verilog HDL assignment warning at Line_Buffer_J.v(48): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/Line_Buffer_J.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254263 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(49) " "Verilog HDL assignment warning at Line_Buffer_J.v(49): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/Line_Buffer_J.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254263 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(52) " "Verilog HDL assignment warning at Line_Buffer_J.v(52): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/Line_Buffer_J.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254263 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(59) " "Verilog HDL assignment warning at Line_Buffer_J.v(59): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/Line_Buffer_J.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254263 "|DE1_SOC_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_line RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1 " "Elaborating entity \"int_line\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\"" {  } { { "V_D8M/Line_Buffer_J.v" "d1" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/Line_Buffer_J.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178254271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "altsyncram_component" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/int_line.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178254360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/int_line.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178254371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178254371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178254371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178254371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178254371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178254371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178254371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178254371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178254371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178254371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178254371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178254371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178254371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178254371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178254371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178254371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178254371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178254371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680178254371 ""}  } { { "V_D8M/int_line.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/int_line.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680178254371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6lq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6lq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6lq1 " "Found entity 1: altsyncram_6lq1" {  } { { "db/altsyncram_6lq1.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_6lq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178254426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178254426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6lq1 RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated " "Elaborating entity \"altsyncram_6lq1\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_6lq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178254429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW_RGB_BIN RAW2RGB_J:u4\|RAW_RGB_BIN:bin " "Elaborating entity \"RAW_RGB_BIN\" for hierarchy \"RAW2RGB_J:u4\|RAW_RGB_BIN:bin\"" {  } { { "V_D8M/RAW2RGB_J.v" "bin" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_D8M/RAW2RGB_J.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178254512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_FOCUS_ON AUTO_FOCUS_ON:vd " "Elaborating entity \"AUTO_FOCUS_ON\" for hierarchy \"AUTO_FOCUS_ON:vd\"" {  } { { "de1_soc_d8m_rtl.v" "vd" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178254523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AUTO_FOCUS_ON.v(19) " "Verilog HDL assignment warning at AUTO_FOCUS_ON.v(19): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/AUTO_FOCUS_ON.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254523 "|DE1_SOC_D8M_RTL|AUTO_FOCUS_ON:vd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOCUS_ADJ FOCUS_ADJ:adl " "Elaborating entity \"FOCUS_ADJ\" for hierarchy \"FOCUS_ADJ:adl\"" {  } { { "de1_soc_d8m_rtl.v" "adl" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178254531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_SYNC_MODIFY FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE " "Elaborating entity \"AUTO_SYNC_MODIFY\" for hierarchy \"FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "RE" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/FOCUS_ADJ.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178254540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_SYNC FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs " "Elaborating entity \"MODIFY_SYNC\" for hierarchy \"FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\"" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "vs" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/AUTO_SYNC_MODIFY.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178254546 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MODIFY_SYNC.v(19) " "Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/MODIFY_SYNC.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254546 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_COUNTER FOCUS_ADJ:adl\|LCD_COUNTER:cv1 " "Elaborating entity \"LCD_COUNTER\" for hierarchy \"FOCUS_ADJ:adl\|LCD_COUNTER:cv1\"" {  } { { "V_Auto/FOCUS_ADJ.v" "cv1" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/FOCUS_ADJ.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178254556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(31) " "Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/LCD_COUNTER.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254556 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(36) " "Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/LCD_COUNTER.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254556 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(39) " "Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/LCD_COUNTER.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254557 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(47) " "Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/LCD_COUNTER.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254557 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_CTRL_P FOCUS_ADJ:adl\|VCM_CTRL_P:pp " "Elaborating entity \"VCM_CTRL_P\" for hierarchy \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\"" {  } { { "V_Auto/FOCUS_ADJ.v" "pp" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/FOCUS_ADJ.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178254568 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 VCM_CTRL_P.v(24) " "Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_CTRL_P.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254569 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_CTRL_P.v(53) " "Verilog HDL assignment warning at VCM_CTRL_P.v(53): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_CTRL_P.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254569 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_VCM FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f " "Elaborating entity \"F_VCM\" for hierarchy \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\"" {  } { { "V_Auto/VCM_CTRL_P.v" "f" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_CTRL_P.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178254583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(39) " "Verilog HDL assignment warning at F_VCM.v(39): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254584 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(48) " "Verilog HDL assignment warning at F_VCM.v(48): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254584 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(56) " "Verilog HDL assignment warning at F_VCM.v(56): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/F_VCM.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254584 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_DELAY FOCUS_ADJ:adl\|I2C_DELAY:i2c " "Elaborating entity \"I2C_DELAY\" for hierarchy \"FOCUS_ADJ:adl\|I2C_DELAY:i2c\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/FOCUS_ADJ.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178254592 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "READY1 I2C_DELAY.v(6) " "Output port \"READY1\" at I2C_DELAY.v(6) has no driver" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/I2C_DELAY.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680178254593 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_I2C FOCUS_ADJ:adl\|VCM_I2C:i2c2 " "Elaborating entity \"VCM_I2C\" for hierarchy \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c2" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/FOCUS_ADJ.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178254600 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(116) " "Verilog HDL assignment warning at VCM_I2C.v(116): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_I2C.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254602 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(169) " "Verilog HDL assignment warning at VCM_I2C.v(169): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_I2C.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254603 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VCM_I2C.v(207) " "Verilog HDL assignment warning at VCM_I2C.v(207): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_I2C.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254608 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR VCM_I2C.v(32) " "Output port \"TR\" at VCM_I2C.v(32) has no driver" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Auto/VCM_I2C.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680178254614 "|DE1_SOC_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "de1_soc_d8m_rtl.v" "u1" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178254679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(43) " "Verilog HDL assignment warning at VGA_Controller.v(43): truncated value with size 32 to match size of target (13)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Controller.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254680 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(61) " "Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (13)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254680 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(70) " "Verilog HDL assignment warning at VGA_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254680 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(71) " "Verilog HDL assignment warning at VGA_Controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254680 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(78) " "Verilog HDL assignment warning at VGA_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254680 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(84) " "Verilog HDL assignment warning at VGA_Controller.v(84): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Controller.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254680 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(85) " "Verilog HDL assignment warning at VGA_Controller.v(85): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Controller.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254681 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(86) " "Verilog HDL assignment warning at VGA_Controller.v(86): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/VGA_Controller/VGA_Controller.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680178254681 "|DE1_SOC_D8M_RTL|VGA_Controller:u1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2f84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2f84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2f84 " "Found entity 1: altsyncram_2f84" {  } { { "db/altsyncram_2f84.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/altsyncram_2f84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178259392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178259392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178259720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178259720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178259868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178259868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sai " "Found entity 1: cntr_sai" {  } { { "db/cntr_sai.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cntr_sai.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178260085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178260085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cmpr_g9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178260171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178260171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178260286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178260286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178260451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178260451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178260508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178260508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178260629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178260629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178260686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178260686 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680178261336 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1680178261470 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.03.30.05:11:04 Progress: Loading sld015eeb33/alt_sld_fab_wrapper_hw.tcl " "2023.03.30.05:11:04 Progress: Loading sld015eeb33/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178264556 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178266317 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178266422 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178267596 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178267709 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178267812 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178267928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178267933 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178267933 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1680178268609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld015eeb33/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld015eeb33/alt_sld_fab.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178268847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178268847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178268935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178268935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178268954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178268954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178269038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178269038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178269127 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178269127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178269127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/db/ip/sld015eeb33/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680178269201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178269201 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DRAM_ADDR\[12\] DRAM_ADDR\[12\] " "Net \"DRAM_ADDR\[12\]\", which fans out to \"DRAM_ADDR\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270269 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|SA\[12\] " "Net is fed by \"Sdram_Control:u7\|SA\[12\]\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "SA\[12\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 331 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270269 ""}  } { { "de1_soc_d8m_rtl.v" "DRAM_ADDR\[12\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 29 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1680178270269 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DRAM_ADDR\[11\] DRAM_ADDR\[11\] " "Net \"DRAM_ADDR\[11\]\", which fans out to \"DRAM_ADDR\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|SA\[11\] " "Net is fed by \"Sdram_Control:u7\|SA\[11\]\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "SA\[11\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 331 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""}  } { { "de1_soc_d8m_rtl.v" "DRAM_ADDR\[11\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 29 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1680178270270 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DRAM_ADDR\[10\] DRAM_ADDR\[10\] " "Net \"DRAM_ADDR\[10\]\", which fans out to \"DRAM_ADDR\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|SA\[10\] " "Net is fed by \"Sdram_Control:u7\|SA\[10\]\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "SA\[10\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 331 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""}  } { { "de1_soc_d8m_rtl.v" "DRAM_ADDR\[10\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 29 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1680178270270 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DRAM_ADDR\[9\] DRAM_ADDR\[9\] " "Net \"DRAM_ADDR\[9\]\", which fans out to \"DRAM_ADDR\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|SA\[9\] " "Net is fed by \"Sdram_Control:u7\|SA\[9\]\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "SA\[9\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 331 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""}  } { { "de1_soc_d8m_rtl.v" "DRAM_ADDR\[9\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 29 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1680178270270 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DRAM_ADDR\[8\] DRAM_ADDR\[8\] " "Net \"DRAM_ADDR\[8\]\", which fans out to \"DRAM_ADDR\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|SA\[8\] " "Net is fed by \"Sdram_Control:u7\|SA\[8\]\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "SA\[8\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 331 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""}  } { { "de1_soc_d8m_rtl.v" "DRAM_ADDR\[8\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 29 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1680178270270 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DRAM_ADDR\[7\] DRAM_ADDR\[7\] " "Net \"DRAM_ADDR\[7\]\", which fans out to \"DRAM_ADDR\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|SA\[7\] " "Net is fed by \"Sdram_Control:u7\|SA\[7\]\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "SA\[7\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 331 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""}  } { { "de1_soc_d8m_rtl.v" "DRAM_ADDR\[7\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 29 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1680178270270 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DRAM_ADDR\[6\] DRAM_ADDR\[6\] " "Net \"DRAM_ADDR\[6\]\", which fans out to \"DRAM_ADDR\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|SA\[6\] " "Net is fed by \"Sdram_Control:u7\|SA\[6\]\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "SA\[6\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 331 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""}  } { { "de1_soc_d8m_rtl.v" "DRAM_ADDR\[6\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 29 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1680178270270 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DRAM_ADDR\[5\] DRAM_ADDR\[5\] " "Net \"DRAM_ADDR\[5\]\", which fans out to \"DRAM_ADDR\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|SA\[5\] " "Net is fed by \"Sdram_Control:u7\|SA\[5\]\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "SA\[5\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 331 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""}  } { { "de1_soc_d8m_rtl.v" "DRAM_ADDR\[5\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 29 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1680178270270 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DRAM_ADDR\[4\] DRAM_ADDR\[4\] " "Net \"DRAM_ADDR\[4\]\", which fans out to \"DRAM_ADDR\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|SA\[4\] " "Net is fed by \"Sdram_Control:u7\|SA\[4\]\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "SA\[4\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 331 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""}  } { { "de1_soc_d8m_rtl.v" "DRAM_ADDR\[4\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 29 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1680178270270 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DRAM_ADDR\[3\] DRAM_ADDR\[3\] " "Net \"DRAM_ADDR\[3\]\", which fans out to \"DRAM_ADDR\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|SA\[3\] " "Net is fed by \"Sdram_Control:u7\|SA\[3\]\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "SA\[3\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 331 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""}  } { { "de1_soc_d8m_rtl.v" "DRAM_ADDR\[3\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 29 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1680178270270 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DRAM_BA\[1\] DRAM_BA\[1\] " "Net \"DRAM_BA\[1\]\", which fans out to \"DRAM_BA\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "GND " "Net is fed by \"GND\"" {  } {  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|BA\[1\] " "Net is fed by \"Sdram_Control:u7\|BA\[1\]\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "BA\[1\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 331 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""}  } { { "de1_soc_d8m_rtl.v" "DRAM_BA\[1\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 30 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1680178270270 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DRAM_WE_N DRAM_WE_N " "Net \"DRAM_WE_N\", which fans out to \"DRAM_WE_N\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|WE_N " "Net is fed by \"Sdram_Control:u7\|WE_N\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "WE_N" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 138 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|RAS_N " "Net is fed by \"Sdram_Control:u7\|RAS_N\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "RAS_N" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 136 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|CS_N\[0\] " "Net is fed by \"Sdram_Control:u7\|CS_N\[0\]\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "CS_N\[0\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 331 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "sdram_pll:u6\|c1 " "Net is fed by \"sdram_pll:u6\|c1\"" {  } { { "V/sdram_pll.v" "c1" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V/sdram_pll.v" 50 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|CKE " "Net is fed by \"Sdram_Control:u7\|CKE\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "CKE" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 135 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|CAS_N " "Net is fed by \"Sdram_Control:u7\|CAS_N\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "CAS_N" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 137 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|BA\[0\] " "Net is fed by \"Sdram_Control:u7\|BA\[0\]\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "BA\[0\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 331 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|SA\[0\] " "Net is fed by \"Sdram_Control:u7\|SA\[0\]\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "SA\[0\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 331 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|SA\[1\] " "Net is fed by \"Sdram_Control:u7\|SA\[1\]\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "SA\[1\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 331 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Sdram_Control:u7\|SA\[2\] " "Net is fed by \"Sdram_Control:u7\|SA\[2\]\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "SA\[2\]" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/V_Sdram_Control/Sdram_Control.v" 331 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "fifo_r_rdreq_ack " "Net is fed by \"fifo_r_rdreq_ack\"" {  } { { "de1_soc_d8m_rtl.v" "fifo_r_rdreq_ack" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 410 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1680178270270 ""}  } { { "de1_soc_d8m_rtl.v" "DRAM_WE_N" { Text "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/de1_soc_d8m_rtl.v" 39 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1680178270270 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680178270277 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/output_files/DE1_SOC_D8M_RTL.map.smsg " "Generated suppressed messages file C:/Users/Jane/Desktop/CPEN_Year_3/CPEN_391/cam_solo_test/output_files/DE1_SOC_D8M_RTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178270650 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 45 s 158 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 45 errors, 158 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4957 " "Peak virtual memory: 4957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680178271711 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 30 05:11:11 2023 " "Processing ended: Thu Mar 30 05:11:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680178271711 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680178271711 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680178271711 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178271711 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 47 s 158 s " "Quartus Prime Full Compilation was unsuccessful. 47 errors, 158 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680178272336 ""}
