From cd73c82bb88ab55c3c693db5e0889693cc119184 Mon Sep 17 00:00:00 2001
From: Geetha sowjanya <gakula@cavium.com>
Date: Thu, 25 Aug 2016 10:08:04 +0530
Subject: [PATCH 37/56] iommu: arm-smmu-v2: Enable 16 bit ASID

This patch comes from Cavium online SDK OCTEONTX-SDK-6.1.0-PR.

ARM-SMMU-v2 support upto 16 bit ASID. This patch enables 16 bit ASID.

Signed-off-by: Geetha sowjanya <gakula@cavium.com>
Signed-off-by: Zumeng Chen <zumeng.chen@windriver.com>
---
 drivers/iommu/arm-smmu.c | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/drivers/iommu/arm-smmu.c b/drivers/iommu/arm-smmu.c
index c801b4b..08a0a2c 100644
--- a/drivers/iommu/arm-smmu.c
+++ b/drivers/iommu/arm-smmu.c
@@ -255,6 +255,9 @@
 #define TTBCR2_SEP_SHIFT		15
 #define TTBCR2_SEP_UPSTREAM		(0x7 << TTBCR2_SEP_SHIFT)
 
+#define TTBCR2_AS_SHIFT			4
+#define TTBCR2_AS_ENABLE		(1 << TTBCR2_AS_SHIFT)
+
 #define TTBRn_ASID_SHIFT		48
 
 #define FSR_MULTI			(1 << 31)
@@ -814,6 +817,7 @@ static void arm_smmu_init_context_bank(struct arm_smmu_domain *smmu_domain,
 		if (smmu->version > ARM_SMMU_V1) {
 			reg = pgtbl_cfg->arm_lpae_s1_cfg.tcr >> 32;
 			reg |= TTBCR2_SEP_UPSTREAM;
+			reg |= TTBCR2_AS_ENABLE;
 			writel_relaxed(reg, cb_base + ARM_SMMU_CB_TTBCR2);
 		}
 	} else {
-- 
2.0.2

