{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632877159687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632877159688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 28 18:59:19 2021 " "Processing started: Tue Sep 28 18:59:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632877159688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877159688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DecompressorModule -c DecompressorModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off DecompressorModule -c DecompressorModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877159688 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632877159905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632877159905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tfg/isa_indep_decode_sys/test_processor/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /tfg/isa_indep_decode_sys/test_processor/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../test_processor/imem.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file topreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topReg " "Found entity 1: topReg" {  } { { "topReg.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tokentable.sv 1 1 " "Found 1 design units, including 1 entities, in source file tokentable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tokenTable " "Found entity 1: tokenTable" {  } { { "tokenTable.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/tokenTable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tfg/isa_indep_decode_sys/test_processor/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /tfg/isa_indep_decode_sys/test_processor/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FLOPR " "Found entity 1: FLOPR" {  } { { "../test_processor/flopr.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tfg/isa_indep_decode_sys/test_processor/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /tfg/isa_indep_decode_sys/test_processor/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "../test_processor/mux2.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tfg/isa_indep_decode_sys/test_processor/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /tfg/isa_indep_decode_sys/test_processor/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "../test_processor/adder.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.sv 1 1 " "Found 1 design units, including 1 entities, in source file and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANDModule " "Found entity 1: ANDModule" {  } { { "and.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/and.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "controlUnit.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMPARATOR " "Found entity 1: COMPARATOR" {  } { { "comparator.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/comparator.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gratherless.sv 1 1 " "Found 1 design units, including 1 entities, in source file gratherless.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GratherLess " "Found entity 1: GratherLess" {  } { { "gratherLess.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/gratherLess.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCADD pcAdd decompressor.sv(2) " "Verilog HDL Declaration information at decompressor.sv(2): object \"PCADD\" differs only in case from object \"pcAdd\" in the same scope" {  } { { "decompressor.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressor.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632877164493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file decompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecompressorReg " "Found entity 1: DecompressorReg" {  } { { "decompressor.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.sv 2 2 " "Found 2 design units, including 2 entities, in source file buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER " "Found entity 1: BUFFER" {  } { { "buffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/buffer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164494 ""} { "Info" "ISGN_ENTITY_NAME" "2 FIFObuffer " "Found entity 2: FIFObuffer" {  } { { "buffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/buffer.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164494 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Dlatch " "Entity \"Dlatch\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "latches.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/latches.sv" 10 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1632877164494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latches.sv 2 2 " "Found 2 design units, including 2 entities, in source file latches.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRlatch " "Found entity 1: SRlatch" {  } { { "latches.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/latches.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164494 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCADD pcAdd decompressorBuff.sv(2) " "Verilog HDL Declaration information at decompressorBuff.sv(2): object \"PCADD\" differs only in case from object \"pcAdd\" in the same scope" {  } { { "decompressorBuff.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632877164495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decompressorbuff.sv 1 1 " "Found 1 design units, including 1 entities, in source file decompressorbuff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecompressorBuff " "Found entity 1: DecompressorBuff" {  } { { "decompressorBuff.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164495 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCADD pcAdd decompressorLatch.sv(2) " "Verilog HDL Declaration information at decompressorLatch.sv(2): object \"PCADD\" differs only in case from object \"pcAdd\" in the same scope" {  } { { "decompressorLatch.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorLatch.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632877164496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decompressorlatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file decompressorlatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecompressorLatch " "Found entity 1: DecompressorLatch" {  } { { "decompressorLatch.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorLatch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topLatch " "Found entity 1: topLatch" {  } { { "topLatch.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topLatch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file topbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topBuffer " "Found entity 1: topBuffer" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topBuffer " "Elaborating entity \"topBuffer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632877164512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecompressorBuff DecompressorBuff:decompressorModule " "Elaborating entity \"DecompressorBuff\" for hierarchy \"DecompressorBuff:decompressorModule\"" {  } { { "topBuffer.sv" "decompressorModule" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit DecompressorBuff:decompressorModule\|ControlUnit:ControlU " "Elaborating entity \"ControlUnit\" for hierarchy \"DecompressorBuff:decompressorModule\|ControlUnit:ControlU\"" {  } { { "decompressorBuff.sv" "ControlU" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLOPR DecompressorBuff:decompressorModule\|ControlUnit:ControlU\|FLOPR:instructionReg " "Elaborating entity \"FLOPR\" for hierarchy \"DecompressorBuff:decompressorModule\|ControlUnit:ControlU\|FLOPR:instructionReg\"" {  } { { "controlUnit.sv" "instructionReg" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/controlUnit.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 flopr.sv(7) " "Verilog HDL assignment warning at flopr.sv(7): truncated value with size 32 to match size of target (1)" {  } { { "../test_processor/flopr.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/flopr.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632877164555 "|topReg|DecompressorReg:decompressorModule|ControlUnit:ControlU|FLOPR:instructionReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 DecompressorBuff:decompressorModule\|MUX2:branchTaken " "Elaborating entity \"MUX2\" for hierarchy \"DecompressorBuff:decompressorModule\|MUX2:branchTaken\"" {  } { { "decompressorBuff.sv" "branchTaken" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLOPR DecompressorBuff:decompressorModule\|FLOPR:pcReg " "Elaborating entity \"FLOPR\" for hierarchy \"DecompressorBuff:decompressorModule\|FLOPR:pcReg\"" {  } { { "decompressorBuff.sv" "pcReg" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD DecompressorBuff:decompressorModule\|ADD:pcAdd " "Elaborating entity \"ADD\" for hierarchy \"DecompressorBuff:decompressorModule\|ADD:pcAdd\"" {  } { { "decompressorBuff.sv" "pcAdd" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDModule DecompressorBuff:decompressorModule\|ANDModule:pcAnd " "Elaborating entity \"ANDModule\" for hierarchy \"DecompressorBuff:decompressorModule\|ANDModule:pcAnd\"" {  } { { "decompressorBuff.sv" "pcAnd" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARATOR DecompressorBuff:decompressorModule\|COMPARATOR:comparator " "Elaborating entity \"COMPARATOR\" for hierarchy \"DecompressorBuff:decompressorModule\|COMPARATOR:comparator\"" {  } { { "decompressorBuff.sv" "comparator" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLOPR DecompressorBuff:decompressorModule\|FLOPR:internalPCReg " "Elaborating entity \"FLOPR\" for hierarchy \"DecompressorBuff:decompressorModule\|FLOPR:internalPCReg\"" {  } { { "decompressorBuff.sv" "internalPCReg" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GratherLess DecompressorBuff:decompressorModule\|GratherLess:branchCheck " "Elaborating entity \"GratherLess\" for hierarchy \"DecompressorBuff:decompressorModule\|GratherLess:branchCheck\"" {  } { { "decompressorBuff.sv" "branchCheck" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER DecompressorBuff:decompressorModule\|BUFFER:inputBuff_ " "Elaborating entity \"BUFFER\" for hierarchy \"DecompressorBuff:decompressorModule\|BUFFER:inputBuff_\"" {  } { { "decompressorBuff.sv" "inputBuff_" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tokenTable DecompressorBuff:decompressorModule\|tokenTable:conversionTable " "Elaborating entity \"tokenTable\" for hierarchy \"DecompressorBuff:decompressorModule\|tokenTable:conversionTable\"" {  } { { "decompressorBuff.sv" "conversionTable" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164589 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "23 0 101 tokenTable.sv(11) " "Verilog HDL warning at tokenTable.sv(11): number of words (23) in memory file does not match the number of elements in the address range \[0:101\]" {  } { { "tokenTable.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/tokenTable.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1632877164590 "|topBuffer|DecompressorBuff:decompressorModule|tokenTable:conversionTable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "topBuffer.sv" "imem" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164596 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "23 0 101 imem.sv(10) " "Verilog HDL warning at imem.sv(10): number of words (23) in memory file does not match the number of elements in the address range \[0:101\]" {  } { { "../test_processor/imem.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/imem.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1632877164597 "|topBuffer|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 imem.sv(7) " "Net \"ROM.data_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../test_processor/imem.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1632877164598 "|topBuffer|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 imem.sv(7) " "Net \"ROM.waddr_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../test_processor/imem.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1632877164598 "|topBuffer|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 imem.sv(7) " "Net \"ROM.we_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../test_processor/imem.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1632877164598 "|topBuffer|imem:imem"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "imem:imem\|ROM " "RAM logic \"imem:imem\|ROM\" is uninferred due to inappropriate RAM size" {  } { { "../test_processor/imem.sv" "ROM" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/imem.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1632877164781 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DecompressorBuff:decompressorModule\|tokenTable:conversionTable\|ROM " "RAM logic \"DecompressorBuff:decompressorModule\|tokenTable:conversionTable\|ROM\" is uninferred due to inappropriate RAM size" {  } { { "tokenTable.sv" "ROM" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/tokenTable.sv" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1632877164781 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1632877164781 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 102 F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_imem_a1f044f2.hdl.mif " "Memory depth (128) in the design file differs from memory depth (102) in the Memory Initialization File \"F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_imem_a1f044f2.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1632877164782 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_imem_a1f044f2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_imem_a1f044f2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1632877164783 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 102 F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_tokenTable_6cdb4a49.hdl.mif " "Memory depth (128) in the design file differs from memory depth (102) in the Memory Initialization File \"F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_tokenTable_6cdb4a49.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1632877164833 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_tokenTable_6cdb4a49.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_tokenTable_6cdb4a49.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1632877164834 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DecompressInstr\[7\] GND " "Pin \"DecompressInstr\[7\]\" is stuck at GND" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632877165450 "|topBuffer|DecompressInstr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DecompressInstr\[8\] GND " "Pin \"DecompressInstr\[8\]\" is stuck at GND" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632877165450 "|topBuffer|DecompressInstr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DecompressInstr\[9\] GND " "Pin \"DecompressInstr\[9\]\" is stuck at GND" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632877165450 "|topBuffer|DecompressInstr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DecompressInstr\[10\] GND " "Pin \"DecompressInstr\[10\]\" is stuck at GND" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632877165450 "|topBuffer|DecompressInstr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DecompressInstr\[11\] GND " "Pin \"DecompressInstr\[11\]\" is stuck at GND" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632877165450 "|topBuffer|DecompressInstr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DecompressInstr\[21\] GND " "Pin \"DecompressInstr\[21\]\" is stuck at GND" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632877165450 "|topBuffer|DecompressInstr[21]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1632877165450 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632877165500 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1241 " "1241 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632877166039 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/TFG/ISA_indep_decode_sys/decompressor_sys/output_files/DecompressorModule.map.smsg " "Generated suppressed messages file F:/TFG/ISA_indep_decode_sys/decompressor_sys/output_files/DecompressorModule.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877166076 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632877166137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877166137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "296 " "Implemented 296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632877166194 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632877166194 ""} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Implemented 230 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632877166194 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632877166194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632877166208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 28 18:59:26 2021 " "Processing ended: Tue Sep 28 18:59:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632877166208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632877166208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632877166208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877166208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1632877167401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632877167401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 28 18:59:27 2021 " "Processing started: Tue Sep 28 18:59:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632877167401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1632877167401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DecompressorModule -c DecompressorModule " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DecompressorModule -c DecompressorModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1632877167401 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1632877167448 ""}
{ "Info" "0" "" "Project  = DecompressorModule" {  } {  } 0 0 "Project  = DecompressorModule" 0 0 "Fitter" 0 0 1632877167448 ""}
{ "Info" "0" "" "Revision = DecompressorModule" {  } {  } 0 0 "Revision = DecompressorModule" 0 0 "Fitter" 0 0 1632877167448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1632877167523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1632877167523 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DecompressorModule 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"DecompressorModule\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1632877167527 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632877167554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632877167554 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1632877167840 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1632877167855 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1632877167900 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1632877168025 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1632877172530 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 66 global CLKCTRL_G10 " "clk~inputCLKENA0 with 66 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1632877172737 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1632877172737 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632877172737 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1632877172740 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632877172740 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1632877172741 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1632877172741 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1632877172741 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1632877172741 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DecompressorModule.sdc " "Synopsys Design Constraints File file not found: 'DecompressorModule.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1632877173197 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1632877173197 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1632877173199 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1632877173199 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1632877173200 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1632877173214 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1632877173214 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1632877173214 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632877173246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1632877176172 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1632877176331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632877181962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1632877188289 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1632877191608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632877191608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1632877192693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "F:/TFG/ISA_indep_decode_sys/decompressor_sys/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1632877195777 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1632877195777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1632877197581 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1632877197581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632877197584 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1632877198690 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632877198716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632877198999 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1632877198999 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1632877199648 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632877201806 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/TFG/ISA_indep_decode_sys/decompressor_sys/output_files/DecompressorModule.fit.smsg " "Generated suppressed messages file F:/TFG/ISA_indep_decode_sys/decompressor_sys/output_files/DecompressorModule.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1632877202003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7489 " "Peak virtual memory: 7489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632877202448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 28 19:00:02 2021 " "Processing ended: Tue Sep 28 19:00:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632877202448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632877202448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:15 " "Total CPU time (on all processors): 00:02:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632877202448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1632877202448 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1632877203483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632877203483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 28 19:00:03 2021 " "Processing started: Tue Sep 28 19:00:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632877203483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1632877203483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DecompressorModule -c DecompressorModule " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DecompressorModule -c DecompressorModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1632877203483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1632877203923 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1632877208339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632877208622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 28 19:00:08 2021 " "Processing ended: Tue Sep 28 19:00:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632877208622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632877208622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632877208622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1632877208622 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1632877209235 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1632877209618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632877209618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 28 19:00:09 2021 " "Processing started: Tue Sep 28 19:00:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632877209618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1632877209618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DecompressorModule -c DecompressorModule " "Command: quartus_sta DecompressorModule -c DecompressorModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1632877209618 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1632877209666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1632877210043 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1632877210043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632877210070 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632877210070 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DecompressorModule.sdc " "Synopsys Design Constraints File file not found: 'DecompressorModule.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1632877210446 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1632877210446 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1632877210447 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632877210447 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1632877210448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632877210448 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1632877210448 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1632877210454 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1632877210468 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1632877210468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.799 " "Worst-case setup slack is -9.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877210470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877210470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.799            -431.068 clk  " "   -9.799            -431.068 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877210470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632877210470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.549 " "Worst-case hold slack is 0.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877210472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877210472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549               0.000 clk  " "    0.549               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877210472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632877210472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632877210474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632877210477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877210479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877210479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -73.654 clk  " "   -0.724             -73.654 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877210479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632877210479 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1632877210485 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1632877210508 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1632877211719 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632877211799 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1632877211802 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1632877211802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.007 " "Worst-case setup slack is -10.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877211808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877211808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.007            -432.646 clk  " "  -10.007            -432.646 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877211808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632877211808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.568 " "Worst-case hold slack is 0.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877211810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877211810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 clk  " "    0.568               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877211810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632877211810 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632877211815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632877211816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877211819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877211819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -75.054 clk  " "   -0.724             -75.054 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877211819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632877211819 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1632877211825 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1632877212003 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1632877212798 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632877212842 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1632877212843 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1632877212843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.478 " "Worst-case setup slack is -3.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877212844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877212844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.478            -139.162 clk  " "   -3.478            -139.162 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877212844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632877212844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.250 " "Worst-case hold slack is 0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877212847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877212847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 clk  " "    0.250               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877212847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632877212847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632877212850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632877212852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.087 " "Worst-case minimum pulse width slack is -0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877212854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877212854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -5.543 clk  " "   -0.087              -5.543 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877212854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632877212854 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1632877212860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1632877212974 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1632877212976 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1632877212976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.169 " "Worst-case setup slack is -3.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877212976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877212976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.169            -122.340 clk  " "   -3.169            -122.340 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877212976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632877212976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.240 " "Worst-case hold slack is 0.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877212982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877212982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 clk  " "    0.240               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877212982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632877212982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632877212983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632877212986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.086 " "Worst-case minimum pulse width slack is -0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877212986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877212986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -5.530 clk  " "   -0.086              -5.530 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1632877212986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632877212986 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1632877214065 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1632877214071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5299 " "Peak virtual memory: 5299 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632877214129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 28 19:00:14 2021 " "Processing ended: Tue Sep 28 19:00:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632877214129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632877214129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632877214129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1632877214129 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1632877214784 ""}
