{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576448885147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576448885148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 19:28:05 2019 " "Processing started: Sun Dec 15 19:28:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576448885148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448885148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MBCORE -c MBCORE " "Command: quartus_map --read_settings_files=on --write_settings_files=off MBCORE -c MBCORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448885148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576448885350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576448885350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/Reset_Delay.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "lcd/Reset_Delay.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/LCD_display_string.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/LCD_display_string.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_display_string " "Found entity 1: LCD_display_string" {  } { { "lcd/LCD_display_string.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/LCD_Display.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/LCD_Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/LCD.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/LCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "lcd/LCD.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SE_26_32.v 1 1 " "Found 1 design units, including 1 entities, in source file SE_26_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE_26_32 " "Found entity 1: SE_26_32" {  } { { "SE_26_32.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/SE_26_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SE_16_32.v 1 1 " "Found 1 design units, including 1 entities, in source file SE_16_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE_16_32 " "Found entity 1: SE_16_32" {  } { { "SE_16_32.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/SE_16_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894328 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dunidade dUnidade output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dunidade\" differs only in case from object \"dUnidade\" in the same scope" {  } { { "output_module.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576448894329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ddezena dDezena output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"ddezena\" differs only in case from object \"dDezena\" in the same scope" {  } { { "output_module.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576448894329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dcentena dCentena output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dcentena\" differs only in case from object \"dCentena\" in the same scope" {  } { { "output_module.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576448894329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dmil dMil output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dmil\" differs only in case from object \"dMil\" in the same scope" {  } { { "output_module.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576448894329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dmilhao dMilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dmilhao\" differs only in case from object \"dMilhao\" in the same scope" {  } { { "output_module.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576448894329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dbilhao dBilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dbilhao\" differs only in case from object \"dBilhao\" in the same scope" {  } { { "output_module.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576448894329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dtrilhao dTrilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dtrilhao\" differs only in case from object \"dTrilhao\" in the same scope" {  } { { "output_module.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576448894329 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dquatrilhao dQuatrilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dquatrilhao\" differs only in case from object \"dQuatrilhao\" in the same scope" {  } { { "output_module.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1576448894329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_module.v 1 1 " "Found 1 design units, including 1 entities, in source file output_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_module " "Found entity 1: output_module" {  } { { "output_module.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_REGDEST.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_REGDEST.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_REGDEST " "Found entity 1: MUX_REGDEST" {  } { { "MUX_REGDEST.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MUX_REGDEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_PRE_JUMP.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_PRE_JUMP.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_PRE_JUMP " "Found entity 1: MUX_PRE_JUMP" {  } { { "MUX_PRE_JUMP.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MUX_PRE_JUMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_MEM.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_MEM " "Found entity 1: MUX_MEM" {  } { { "MUX_MEM.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MUX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_JUMP.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_JUMP.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_JUMP " "Found entity 1: MUX_JUMP" {  } { { "MUX_JUMP.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MUX_JUMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_JR.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_JR.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_JR " "Found entity 1: MUX_JR" {  } { { "MUX_JR.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MUX_JR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_INPUT.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_INPUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_INPUT " "Found entity 1: MUX_INPUT" {  } { { "MUX_INPUT.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MUX_INPUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_ALU " "Found entity 1: MUX_ALU" {  } { { "MUX_ALU.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MUX_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMem.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/InstructionMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "debouncer.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/debouncer.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894334 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataMem.v(11) " "Verilog HDL information at DataMem.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "DataMem.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/DataMem.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576448894334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMem.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/DataMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "bin_to_bcd.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/bin_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BancoREG.v 1 1 " "Found 1 design units, including 1 entities, in source file BancoREG.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoREG " "Found entity 1: BancoREG" {  } { { "BancoREG.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/BancoREG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "adder.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file Temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temporizador " "Found entity 1: Temporizador" {  } { { "Temporizador.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/Temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaEstados.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinaEstados.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquinaEstados " "Found entity 1: maquinaEstados" {  } { { "maquinaEstados.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/maquinaEstados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BIOS.v 1 1 " "Found 1 design units, including 1 entities, in source file BIOS.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIOS " "Found entity 1: BIOS" {  } { { "BIOS.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/BIOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_BIOS.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_BIOS.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_BIOS " "Found entity 1: MUX_BIOS" {  } { { "MUX_BIOS.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MUX_BIOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HD.v 1 1 " "Found 1 design units, including 1 entities, in source file HD.v" { { "Info" "ISGN_ENTITY_NAME" "1 HD " "Found entity 1: HD" {  } { { "HD.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/HD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INTERRUPTION_MODULE.v 1 1 " "Found 1 design units, including 1 entities, in source file INTERRUPTION_MODULE.v" { { "Info" "ISGN_ENTITY_NAME" "1 INTERRUPTION_MODULE " "Found entity 1: INTERRUPTION_MODULE" {  } { { "INTERRUPTION_MODULE.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/INTERRUPTION_MODULE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_HD.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX_HD.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_HD " "Found entity 1: MUX_HD" {  } { { "MUX_HD.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MUX_HD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM_SHIFTER.v 1 1 " "Found 1 design units, including 1 entities, in source file MEM_SHIFTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_SHIFTER " "Found entity 1: MEM_SHIFTER" {  } { { "MEM_SHIFTER.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/MEM_SHIFTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448894342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894342 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "core.v(202) " "Verilog HDL Instantiation warning at core.v(202): instance has no name" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 202 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1576448894351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "core " "Elaborating entity \"core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576448894398 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "saidaPC core.v(35) " "Output port \"saidaPC\" at core.v(35) has no driver" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1576448894405 "|core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:db " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:db\"" {  } { { "core.v" "db" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 debouncer.v(56) " "Verilog HDL assignment warning at debouncer.v(56): truncated value with size 32 to match size of target (11)" {  } { { "debouncer.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/debouncer.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576448894421 "|core|DeBounce:db"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temporizador Temporizador:temp " "Elaborating entity \"Temporizador\" for hierarchy \"Temporizador:temp\"" {  } { { "core.v" "temp" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquinaEstados maquinaEstados:estados " "Elaborating entity \"maquinaEstados\" for hierarchy \"maquinaEstados:estados\"" {  } { { "core.v" "estados" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERRUPTION_MODULE INTERRUPTION_MODULE:int_module " "Elaborating entity \"INTERRUPTION_MODULE\" for hierarchy \"INTERRUPTION_MODULE:int_module\"" {  } { { "core.v" "int_module" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:PC " "Elaborating entity \"pc\" for hierarchy \"pc:PC\"" {  } { { "core.v" "PC" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HD HD:hd " "Elaborating entity \"HD\" for hierarchy \"HD:hd\"" {  } { { "core.v" "hd" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIOS BIOS:bios " "Elaborating entity \"BIOS\" for hierarchy \"BIOS:bios\"" {  } { { "core.v" "bios" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894426 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios.data_a 0 BIOS.v(7) " "Net \"bios.data_a\" at BIOS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "BIOS.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/BIOS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576448894427 "|core|BIOS:bios"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios.waddr_a 0 BIOS.v(7) " "Net \"bios.waddr_a\" at BIOS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "BIOS.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/BIOS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576448894427 "|core|BIOS:bios"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios.we_a 0 BIOS.v(7) " "Net \"bios.we_a\" at BIOS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "BIOS.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/BIOS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576448894427 "|core|BIOS:bios"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMem InstructionMem:instmem " "Elaborating entity \"InstructionMem\" for hierarchy \"InstructionMem:instmem\"" {  } { { "core.v" "instmem" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_BIOS MUX_BIOS:mux_bios " "Elaborating entity \"MUX_BIOS\" for hierarchy \"MUX_BIOS:mux_bios\"" {  } { { "core.v" "mux_bios" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control\"" {  } { { "core.v" "control" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894429 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead controlUnit.v(30) " "Verilog HDL Always Construct warning at controlUnit.v(30): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/controlUnit.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576448894430 "|core|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead controlUnit.v(30) " "Inferred latch for \"memRead\" at controlUnit.v(30)" {  } { { "controlUnit.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/controlUnit.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448894430 "|core|controlUnit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_INPUT MUX_INPUT:input_mux " "Elaborating entity \"MUX_INPUT\" for hierarchy \"MUX_INPUT:input_mux\"" {  } { { "core.v" "input_mux" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE_16_32 SE_16_32:extender_16_32 " "Elaborating entity \"SE_16_32\" for hierarchy \"SE_16_32:extender_16_32\"" {  } { { "core.v" "extender_16_32" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_REGDEST MUX_REGDEST:mux_regdest " "Elaborating entity \"MUX_REGDEST\" for hierarchy \"MUX_REGDEST:mux_regdest\"" {  } { { "core.v" "mux_regdest" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_HD MUX_HD:mux_hd " "Elaborating entity \"MUX_HD\" for hierarchy \"MUX_HD:mux_hd\"" {  } { { "core.v" "mux_hd" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoREG BancoREG:breg " "Elaborating entity \"BancoREG\" for hierarchy \"BancoREG:breg\"" {  } { { "core.v" "breg" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE_26_32 SE_26_32:estensor_26_32 " "Elaborating entity \"SE_26_32\" for hierarchy \"SE_26_32:estensor_26_32\"" {  } { { "core.v" "estensor_26_32" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_ALU MUX_ALU:mux_alu " "Elaborating entity \"MUX_ALU\" for hierarchy \"MUX_ALU:mux_alu\"" {  } { { "core.v" "mux_alu" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ula " "Elaborating entity \"alu\" for hierarchy \"alu:ula\"" {  } { { "core.v" "ula" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_SHIFTER MEM_SHIFTER:mem_shifter " "Elaborating entity \"MEM_SHIFTER\" for hierarchy \"MEM_SHIFTER:mem_shifter\"" {  } { { "core.v" "mem_shifter" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem DataMem:dmem " "Elaborating entity \"DataMem\" for hierarchy \"DataMem:dmem\"" {  } { { "core.v" "dmem" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_module output_module:comb_3 " "Elaborating entity \"output_module\" for hierarchy \"output_module:comb_3\"" {  } { { "core.v" "comb_3" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_bcd output_module:comb_3\|bin_to_bcd:BTB " "Elaborating entity \"bin_to_bcd\" for hierarchy \"output_module:comb_3\|bin_to_bcd:BTB\"" {  } { { "output_module.v" "BTB" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display output_module:comb_3\|display:dUnidade " "Elaborating entity \"display\" for hierarchy \"output_module:comb_3\|display:dUnidade\"" {  } { { "output_module.v" "dUnidade" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_module.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_MEM MUX_MEM:mem_mux " "Elaborating entity \"MUX_MEM\" for hierarchy \"MUX_MEM:mem_mux\"" {  } { { "core.v" "mem_mux" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:adder " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:adder\"" {  } { { "core.v" "adder" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_PRE_JUMP MUX_PRE_JUMP:pre_jump_mux " "Elaborating entity \"MUX_PRE_JUMP\" for hierarchy \"MUX_PRE_JUMP:pre_jump_mux\"" {  } { { "core.v" "pre_jump_mux" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_JUMP MUX_JUMP:jump_mux " "Elaborating entity \"MUX_JUMP\" for hierarchy \"MUX_JUMP:jump_mux\"" {  } { { "core.v" "jump_mux" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_JR MUX_JR:jr_mux " "Elaborating entity \"MUX_JR\" for hierarchy \"MUX_JR:jr_mux\"" {  } { { "core.v" "jr_mux" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:DISP " "Elaborating entity \"LCD\" for hierarchy \"LCD:DISP\"" {  } { { "core.v" "DISP" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay LCD:DISP\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"LCD:DISP\|Reset_Delay:r0\"" {  } { { "lcd/LCD.v" "r0" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD:DISP\|LCD_Display:u1 " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD:DISP\|LCD_Display:u1\"" {  } { { "lcd/LCD.v" "u1" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1 " "Elaborating entity \"LCD_display_string\" for hierarchy \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\"" {  } { { "lcd/LCD_Display.v" "u1" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448894463 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "InstructionMem:instmem\|ROM_OS_rtl_0 " "Inferred RAM node \"InstructionMem:instmem\|ROM_OS_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576448895586 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DataMem:dmem\|MEMORIA_rtl_0 " "Inferred dual-clock RAM node \"DataMem:dmem\|MEMORIA_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1576448895587 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "30 " "Found 30 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram0 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram0" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram1 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram1" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 44 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram2 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram2" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 81 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram3 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram3" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 166 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram4 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram4\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram4" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 205 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram5 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram5\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram5" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 239 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram6 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram6\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram6" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 308 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram7 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram7\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram7" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 347 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram8 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram8\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram8" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 382 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram9 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram9\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram9" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 416 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram10 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram10\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram10" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 452 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram11 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram11\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram11" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 487 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram12 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram12\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram12" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 519 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram13 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram13\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram13" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 554 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram14 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram14\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram14" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 585 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram15 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram15\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram15" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 615 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram16 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram16\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram16" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 648 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram17 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram17\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram17" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 684 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram18 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram18\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram18" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 719 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram19 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram19\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram19" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 755 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram20 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram20\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram20" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 819 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram21 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram21\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram21" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 890 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram22 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram22\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram22" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 926 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram23 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram23\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram23" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 964 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram24 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram24\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram24" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 1003 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram25 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram25\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram25" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 1034 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram26 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram26\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram26" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 1068 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram27 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram27\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram27" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 1103 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram28 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram28\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram28" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 1138 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram29 " "RAM logic \"LCD:DISP\|LCD_Display:u1\|LCD_display_string:u1\|Ram29\" is uninferred due to inappropriate RAM size" {  } { { "lcd/LCD_display_string.v" "Ram29" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_display_string.v" 1175 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1576448895588 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1576448895588 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BIOS:bios\|bios_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BIOS:bios\|bios_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MBCORE.ram0_BIOS_23f85c.hdl.mif " "Parameter INIT_FILE set to db/MBCORE.ram0_BIOS_23f85c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "InstructionMem:instmem\|ROM_OS_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"InstructionMem:instmem\|ROM_OS_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 513 " "Parameter NUMWORDS_A set to 513" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 513 " "Parameter NUMWORDS_B set to 513" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMem:dmem\|MEMORIA_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMem:dmem\|MEMORIA_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HD:hd\|hd_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HD:hd\|hd_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MBCORE.ram0_HD_91e.hdl.mif " "Parameter INIT_FILE set to db/MBCORE.ram0_HD_91e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576448898012 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576448898012 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576448898012 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:ula\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:ula\|Div0\"" {  } { { "alu.v" "Div0" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576448898014 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:ula\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:ula\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576448898014 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:ula\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:ula\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576448898014 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576448898014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BIOS:bios\|altsyncram:bios_rtl_0 " "Elaborated megafunction instantiation \"BIOS:bios\|altsyncram:bios_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448898071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BIOS:bios\|altsyncram:bios_rtl_0 " "Instantiated megafunction \"BIOS:bios\|altsyncram:bios_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MBCORE.ram0_BIOS_23f85c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MBCORE.ram0_BIOS_23f85c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898071 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576448898071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ub61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ub61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ub61 " "Found entity 1: altsyncram_ub61" {  } { { "db/altsyncram_ub61.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/altsyncram_ub61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448898111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448898111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0 " "Elaborated megafunction instantiation \"InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448898116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0 " "Instantiated megafunction \"InstructionMem:instmem\|altsyncram:ROM_OS_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 513 " "Parameter \"NUMWORDS_A\" = \"513\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 513 " "Parameter \"NUMWORDS_B\" = \"513\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898117 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576448898117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2h1 " "Found entity 1: altsyncram_e2h1" {  } { { "db/altsyncram_e2h1.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/altsyncram_e2h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448898158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448898158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMem:dmem\|altsyncram:MEMORIA_rtl_0 " "Elaborated megafunction instantiation \"DataMem:dmem\|altsyncram:MEMORIA_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448898166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMem:dmem\|altsyncram:MEMORIA_rtl_0 " "Instantiated megafunction \"DataMem:dmem\|altsyncram:MEMORIA_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898166 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576448898166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g8d1 " "Found entity 1: altsyncram_g8d1" {  } { { "db/altsyncram_g8d1.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/altsyncram_g8d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448898205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448898205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HD:hd\|altsyncram:hd_rtl_0 " "Elaborated megafunction instantiation \"HD:hd\|altsyncram:hd_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448898211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HD:hd\|altsyncram:hd_rtl_0 " "Instantiated megafunction \"HD:hd\|altsyncram:hd_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MBCORE.ram0_HD_91e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MBCORE.ram0_HD_91e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898211 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576448898211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7361.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7361.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7361 " "Found entity 1: altsyncram_7361" {  } { { "db/altsyncram_7361.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/altsyncram_7361.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448898251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448898251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ula\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:ula\|lpm_divide:Div0\"" {  } { { "alu.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448898264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ula\|lpm_divide:Div0 " "Instantiated megafunction \"alu:ula\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898264 ""}  } { { "alu.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576448898264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448898298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448898298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448898301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448898301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/alt_u_div_eaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448898317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448898317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448898357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448898357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448898391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448898391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ula\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"alu:ula\|lpm_divide:Mod0\"" {  } { { "alu.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448898396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ula\|lpm_divide:Mod0 " "Instantiated megafunction \"alu:ula\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898396 ""}  } { { "alu.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576448898396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448898429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448898429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448898433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448898433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448898494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448898494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ula\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:ula\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448898524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ula\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:ula\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576448898525 ""}  } { { "alu.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/alu.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576448898525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576448898559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448898559 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1576448899602 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:DISP\|LCD_Display:u1\|DATA_BUS\[0\] lcd_data\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:DISP\|LCD_Display:u1\|DATA_BUS\[0\]\" to the node \"lcd_data\[0\]\" into a wire" {  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 45 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1576448899669 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:DISP\|LCD_Display:u1\|DATA_BUS\[1\] lcd_data\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:DISP\|LCD_Display:u1\|DATA_BUS\[1\]\" to the node \"lcd_data\[1\]\" into a wire" {  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 45 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1576448899669 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:DISP\|LCD_Display:u1\|DATA_BUS\[2\] lcd_data\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:DISP\|LCD_Display:u1\|DATA_BUS\[2\]\" to the node \"lcd_data\[2\]\" into a wire" {  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 45 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1576448899669 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:DISP\|LCD_Display:u1\|DATA_BUS\[3\] lcd_data\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:DISP\|LCD_Display:u1\|DATA_BUS\[3\]\" to the node \"lcd_data\[3\]\" into a wire" {  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 45 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1576448899669 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:DISP\|LCD_Display:u1\|DATA_BUS\[4\] lcd_data\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:DISP\|LCD_Display:u1\|DATA_BUS\[4\]\" to the node \"lcd_data\[4\]\" into a wire" {  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 45 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1576448899669 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:DISP\|LCD_Display:u1\|DATA_BUS\[5\] lcd_data\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:DISP\|LCD_Display:u1\|DATA_BUS\[5\]\" to the node \"lcd_data\[5\]\" into a wire" {  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 45 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1576448899669 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:DISP\|LCD_Display:u1\|DATA_BUS\[6\] lcd_data\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:DISP\|LCD_Display:u1\|DATA_BUS\[6\]\" to the node \"lcd_data\[6\]\" into a wire" {  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 45 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1576448899669 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD:DISP\|LCD_Display:u1\|DATA_BUS\[7\] lcd_data\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD:DISP\|LCD_Display:u1\|DATA_BUS\[7\]\" to the node \"lcd_data\[7\]\" into a wire" {  } { { "lcd/LCD_Display.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/lcd/LCD_Display.v" 45 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1576448899669 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1576448899669 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[0\] GND " "Pin \"saidaPC\[0\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448903936 "|core|saidaPC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[1\] GND " "Pin \"saidaPC\[1\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448903936 "|core|saidaPC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[2\] GND " "Pin \"saidaPC\[2\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448903936 "|core|saidaPC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[3\] GND " "Pin \"saidaPC\[3\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448903936 "|core|saidaPC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[4\] GND " "Pin \"saidaPC\[4\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448903936 "|core|saidaPC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[5\] GND " "Pin \"saidaPC\[5\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448903936 "|core|saidaPC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[6\] GND " "Pin \"saidaPC\[6\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448903936 "|core|saidaPC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[7\] GND " "Pin \"saidaPC\[7\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448903936 "|core|saidaPC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[8\] GND " "Pin \"saidaPC\[8\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448903936 "|core|saidaPC[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaPC\[9\] GND " "Pin \"saidaPC\[9\]\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448903936 "|core|saidaPC[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448903936 "|core|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448903936 "|core|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "core.v" "" { Text "/home/maira/Documents/labSO1 (2)/MBCORE_restored/core.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576448903936 "|core|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576448903936 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576448904234 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576448916885 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/maira/Documents/labSO1 (2)/MBCORE_restored/output_files/MBCORE.map.smsg " "Generated suppressed messages file /home/maira/Documents/labSO1 (2)/MBCORE_restored/output_files/MBCORE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448917039 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576448917464 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576448917464 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7641 " "Implemented 7641 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576448917880 ""} { "Info" "ICUT_CUT_TM_OPINS" "158 " "Implemented 158 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576448917880 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7334 " "Implemented 7334 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576448917880 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1576448917880 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1576448917880 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576448917880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1069 " "Peak virtual memory: 1069 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576448917902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 19:28:37 2019 " "Processing ended: Sun Dec 15 19:28:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576448917902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576448917902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576448917902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576448917902 ""}
