
UTSMA_L476RG_STEERBYWIRE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094c8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003dc  08009658  08009658  00019658  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a34  08009a34  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  08009a34  08009a34  00019a34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a3c  08009a3c  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a3c  08009a3c  00019a3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009a40  08009a40  00019a40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  08009a44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000047c  200001d8  08009c1c  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000654  08009c1c  00020654  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015c93  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002994  00000000  00000000  00035ede  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001468  00000000  00000000  00038878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ff1  00000000  00000000  00039ce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000032e1  00000000  00000000  0003acd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001641c  00000000  00000000  0003dfb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010a87f  00000000  00000000  000543ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006894  00000000  00000000  0015ec50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001654e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009640 	.word	0x08009640

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08009640 	.word	0x08009640

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eaa:	f001 f839 	bl	8001f20 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eae:	f000 f8a9 	bl	8001004 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eb2:	f000 fc09 	bl	80016c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000eb6:	f000 fbd7 	bl	8001668 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8000eba:	f000 fa1f 	bl	80012fc <MX_CAN1_Init>
  MX_ADC1_Init();
 8000ebe:	f000 f8f3 	bl	80010a8 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000ec2:	f000 fa51 	bl	8001368 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000ec6:	f000 faa3 	bl	8001410 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000eca:	f000 faf7 	bl	80014bc <MX_TIM4_Init>
  MX_TIM8_Init();
 8000ece:	f000 fb4b 	bl	8001568 <MX_TIM8_Init>
  MX_TIM16_Init();
 8000ed2:	f000 fba3 	bl	800161c <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */


  sFilterConfig.FilterActivation = CAN_FILTER_ENABLE;
 8000ed6:	4b42      	ldr	r3, [pc, #264]	; (8000fe0 <main+0x13c>)
 8000ed8:	2201      	movs	r2, #1
 8000eda:	621a      	str	r2, [r3, #32]
  sFilterConfig.FilterBank = 10;  // anything between 0 to SlaveStartFilterBank
 8000edc:	4b40      	ldr	r3, [pc, #256]	; (8000fe0 <main+0x13c>)
 8000ede:	220a      	movs	r2, #10
 8000ee0:	615a      	str	r2, [r3, #20]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000ee2:	4b3f      	ldr	r3, [pc, #252]	; (8000fe0 <main+0x13c>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterIdHigh = 0;
 8000ee8:	4b3d      	ldr	r3, [pc, #244]	; (8000fe0 <main+0x13c>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 8000eee:	4b3c      	ldr	r3, [pc, #240]	; (8000fe0 <main+0x13c>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterMaskIdHigh = 0;
 8000ef4:	4b3a      	ldr	r3, [pc, #232]	; (8000fe0 <main+0x13c>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 8000efa:	4b39      	ldr	r3, [pc, #228]	; (8000fe0 <main+0x13c>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000f00:	4b37      	ldr	r3, [pc, #220]	; (8000fe0 <main+0x13c>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	619a      	str	r2, [r3, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000f06:	4b36      	ldr	r3, [pc, #216]	; (8000fe0 <main+0x13c>)
 8000f08:	2201      	movs	r2, #1
 8000f0a:	61da      	str	r2, [r3, #28]
  sFilterConfig.SlaveStartFilterBank = 0;  // 13 to 27 are assigned to slave CAN (CAN 2) OR 0 to 12 are assgned to CAN1
 8000f0c:	4b34      	ldr	r3, [pc, #208]	; (8000fe0 <main+0x13c>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	625a      	str	r2, [r3, #36]	; 0x24
//  sFilterConfig.FilterFIFOAssignment=CAN_RX_FIFO0;
//  sFilterConfig.FilterActivation=ENABLE;
//  sFilterConfig.SlaveStartFilterBank=14;


  if(HAL_CAN_ConfigFilter(&hcan1,&sFilterConfig)!=HAL_OK)
 8000f12:	4933      	ldr	r1, [pc, #204]	; (8000fe0 <main+0x13c>)
 8000f14:	4833      	ldr	r0, [pc, #204]	; (8000fe4 <main+0x140>)
 8000f16:	f002 fbc0 	bl	800369a <HAL_CAN_ConfigFilter>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d001      	beq.n	8000f24 <main+0x80>
  {
	  /* Filter configuration Error */ Error_Handler();
 8000f20:	f000 fc84 	bl	800182c <Error_Handler>

  }

  if(HAL_CAN_Start(&hcan1)!=HAL_OK)
 8000f24:	482f      	ldr	r0, [pc, #188]	; (8000fe4 <main+0x140>)
 8000f26:	f002 fc82 	bl	800382e <HAL_CAN_Start>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <main+0x90>
  {
	  /* Start Error */ Error_Handler();
 8000f30:	f000 fc7c 	bl	800182c <Error_Handler>
  }

  if(HAL_CAN_ActivateNotification(&hcan1,CAN_IT_RX_FIFO0_MSG_PENDING |CAN_IT_TX_MAILBOX_EMPTY)!=HAL_OK)
 8000f34:	2103      	movs	r1, #3
 8000f36:	482b      	ldr	r0, [pc, #172]	; (8000fe4 <main+0x140>)
 8000f38:	f002 feaf 	bl	8003c9a <HAL_CAN_ActivateNotification>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <main+0xa2>
  {
	  /* Notification Error */ Error_Handler();
 8000f42:	f000 fc73 	bl	800182c <Error_Handler>
  }


  TxHeader.StdId=CAN_SENDER_ID;
 8000f46:	4b28      	ldr	r3, [pc, #160]	; (8000fe8 <main+0x144>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4a28      	ldr	r2, [pc, #160]	; (8000fec <main+0x148>)
 8000f4c:	6013      	str	r3, [r2, #0]
  TxHeader.ExtId=0;
 8000f4e:	4b27      	ldr	r3, [pc, #156]	; (8000fec <main+0x148>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	605a      	str	r2, [r3, #4]
  TxHeader.RTR=CAN_RTR_DATA;
 8000f54:	4b25      	ldr	r3, [pc, #148]	; (8000fec <main+0x148>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	60da      	str	r2, [r3, #12]
  TxHeader.IDE=CAN_ID_STD;
 8000f5a:	4b24      	ldr	r3, [pc, #144]	; (8000fec <main+0x148>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	609a      	str	r2, [r3, #8]
  TxHeader.DLC=8;
 8000f60:	4b22      	ldr	r3, [pc, #136]	; (8000fec <main+0x148>)
 8000f62:	2208      	movs	r2, #8
 8000f64:	611a      	str	r2, [r3, #16]
  TxHeader.TransmitGlobalTime=DISABLE;
 8000f66:	4b21      	ldr	r3, [pc, #132]	; (8000fec <main+0x148>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	751a      	strb	r2, [r3, #20]

  TxData[0]=0; TxData[1]=0; TxData[2]=0; TxData[3]=0; TxData[4]=0; TxData[5]=1; TxData[6]=1; TxData[7]=1;
 8000f6c:	4b20      	ldr	r3, [pc, #128]	; (8000ff0 <main+0x14c>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	701a      	strb	r2, [r3, #0]
 8000f72:	4b1f      	ldr	r3, [pc, #124]	; (8000ff0 <main+0x14c>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	705a      	strb	r2, [r3, #1]
 8000f78:	4b1d      	ldr	r3, [pc, #116]	; (8000ff0 <main+0x14c>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	709a      	strb	r2, [r3, #2]
 8000f7e:	4b1c      	ldr	r3, [pc, #112]	; (8000ff0 <main+0x14c>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	70da      	strb	r2, [r3, #3]
 8000f84:	4b1a      	ldr	r3, [pc, #104]	; (8000ff0 <main+0x14c>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	711a      	strb	r2, [r3, #4]
 8000f8a:	4b19      	ldr	r3, [pc, #100]	; (8000ff0 <main+0x14c>)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	715a      	strb	r2, [r3, #5]
 8000f90:	4b17      	ldr	r3, [pc, #92]	; (8000ff0 <main+0x14c>)
 8000f92:	2201      	movs	r2, #1
 8000f94:	719a      	strb	r2, [r3, #6]
 8000f96:	4b16      	ldr	r3, [pc, #88]	; (8000ff0 <main+0x14c>)
 8000f98:	2201      	movs	r2, #1
 8000f9a:	71da      	strb	r2, [r3, #7]
  HAL_CAN_AddTxMessage(&hcan1,&TxHeader,TxData,&TxMailbox);
 8000f9c:	4b15      	ldr	r3, [pc, #84]	; (8000ff4 <main+0x150>)
 8000f9e:	4a14      	ldr	r2, [pc, #80]	; (8000ff0 <main+0x14c>)
 8000fa0:	4912      	ldr	r1, [pc, #72]	; (8000fec <main+0x148>)
 8000fa2:	4810      	ldr	r0, [pc, #64]	; (8000fe4 <main+0x140>)
 8000fa4:	f002 fc87 	bl	80038b6 <HAL_CAN_AddTxMessage>



  HAL_ADC_Start(&hadc1);
 8000fa8:	4813      	ldr	r0, [pc, #76]	; (8000ff8 <main+0x154>)
 8000faa:	f001 fb8d 	bl	80026c8 <HAL_ADC_Start>
//	  printf("CAN Tx: %d %d %d %d %d %d %d %d \r\n", TxHeader.StdId, TxData[0], TxData[1], TxData[2], TxData[3], TxData[4], TxData[5], TxData[6], TxData[7]);
//	  printf("CAN Rx: %d %d %d %d %d %d %d %d \r\n", RxHeader.StdId, RxData[0], RxData[1], RxData[2], RxData[3], RxData[4], RxData[5], RxData[6], RxData[7]);
	  //printf("Rx %d \r\n", value_2);

	  // Transmit potentiometer angle to motor
	  HAL_StatusTypeDef status = HAL_ADC_PollForConversion(&hadc1, 100);
 8000fae:	2164      	movs	r1, #100	; 0x64
 8000fb0:	4811      	ldr	r0, [pc, #68]	; (8000ff8 <main+0x154>)
 8000fb2:	f001 fc43 	bl	800283c <HAL_ADC_PollForConversion>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	71fb      	strb	r3, [r7, #7]
	  adcValue = HAL_ADC_GetValue(&hadc1);
 8000fba:	480f      	ldr	r0, [pc, #60]	; (8000ff8 <main+0x154>)
 8000fbc:	f001 fd16 	bl	80029ec <HAL_ADC_GetValue>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	4b0d      	ldr	r3, [pc, #52]	; (8000ffc <main+0x158>)
 8000fc6:	601a      	str	r2, [r3, #0]
	  printf("ADC Value: %d. Status: %d \r\n", adcValue, status);
 8000fc8:	4b0c      	ldr	r3, [pc, #48]	; (8000ffc <main+0x158>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	79fa      	ldrb	r2, [r7, #7]
 8000fce:	4619      	mov	r1, r3
 8000fd0:	480b      	ldr	r0, [pc, #44]	; (8001000 <main+0x15c>)
 8000fd2:	f006 fb8f 	bl	80076f4 <iprintf>

	  //HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
	  //HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, !buttonValue);
	  //HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, !RxData[2]);

	  HAL_Delay(250);
 8000fd6:	20fa      	movs	r0, #250	; 0xfa
 8000fd8:	f001 f81e 	bl	8002018 <HAL_Delay>
  {
 8000fdc:	e7e7      	b.n	8000fae <main+0x10a>
 8000fde:	bf00      	nop
 8000fe0:	20000490 	.word	0x20000490
 8000fe4:	20000258 	.word	0x20000258
 8000fe8:	20000000 	.word	0x20000000
 8000fec:	200004b8 	.word	0x200004b8
 8000ff0:	200004ec 	.word	0x200004ec
 8000ff4:	200004fc 	.word	0x200004fc
 8000ff8:	200001f4 	.word	0x200001f4
 8000ffc:	2000048c 	.word	0x2000048c
 8001000:	08009658 	.word	0x08009658

08001004 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b096      	sub	sp, #88	; 0x58
 8001008:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800100a:	f107 0314 	add.w	r3, r7, #20
 800100e:	2244      	movs	r2, #68	; 0x44
 8001010:	2100      	movs	r1, #0
 8001012:	4618      	mov	r0, r3
 8001014:	f006 fb80 	bl	8007718 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001018:	463b      	mov	r3, r7
 800101a:	2200      	movs	r2, #0
 800101c:	601a      	str	r2, [r3, #0]
 800101e:	605a      	str	r2, [r3, #4]
 8001020:	609a      	str	r2, [r3, #8]
 8001022:	60da      	str	r2, [r3, #12]
 8001024:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001026:	f44f 7000 	mov.w	r0, #512	; 0x200
 800102a:	f003 fb63 	bl	80046f4 <HAL_PWREx_ControlVoltageScaling>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001034:	f000 fbfa 	bl	800182c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001038:	2302      	movs	r3, #2
 800103a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800103c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001040:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001042:	2310      	movs	r3, #16
 8001044:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001046:	2302      	movs	r3, #2
 8001048:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800104a:	2302      	movs	r3, #2
 800104c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800104e:	2301      	movs	r3, #1
 8001050:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001052:	230a      	movs	r3, #10
 8001054:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001056:	2307      	movs	r3, #7
 8001058:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800105a:	2302      	movs	r3, #2
 800105c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800105e:	2302      	movs	r3, #2
 8001060:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001062:	f107 0314 	add.w	r3, r7, #20
 8001066:	4618      	mov	r0, r3
 8001068:	f003 fb9a 	bl	80047a0 <HAL_RCC_OscConfig>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001072:	f000 fbdb 	bl	800182c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001076:	230f      	movs	r3, #15
 8001078:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800107a:	2303      	movs	r3, #3
 800107c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800107e:	2300      	movs	r3, #0
 8001080:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001082:	2300      	movs	r3, #0
 8001084:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001086:	2300      	movs	r3, #0
 8001088:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800108a:	463b      	mov	r3, r7
 800108c:	2104      	movs	r1, #4
 800108e:	4618      	mov	r0, r3
 8001090:	f003 ff62 	bl	8004f58 <HAL_RCC_ClockConfig>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800109a:	f000 fbc7 	bl	800182c <Error_Handler>
  }
}
 800109e:	bf00      	nop
 80010a0:	3758      	adds	r7, #88	; 0x58
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
	...

080010a8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08a      	sub	sp, #40	; 0x28
 80010ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80010ae:	f107 031c 	add.w	r3, r7, #28
 80010b2:	2200      	movs	r2, #0
 80010b4:	601a      	str	r2, [r3, #0]
 80010b6:	605a      	str	r2, [r3, #4]
 80010b8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80010ba:	1d3b      	adds	r3, r7, #4
 80010bc:	2200      	movs	r2, #0
 80010be:	601a      	str	r2, [r3, #0]
 80010c0:	605a      	str	r2, [r3, #4]
 80010c2:	609a      	str	r2, [r3, #8]
 80010c4:	60da      	str	r2, [r3, #12]
 80010c6:	611a      	str	r2, [r3, #16]
 80010c8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80010ca:	4b89      	ldr	r3, [pc, #548]	; (80012f0 <MX_ADC1_Init+0x248>)
 80010cc:	4a89      	ldr	r2, [pc, #548]	; (80012f4 <MX_ADC1_Init+0x24c>)
 80010ce:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80010d0:	4b87      	ldr	r3, [pc, #540]	; (80012f0 <MX_ADC1_Init+0x248>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010d6:	4b86      	ldr	r3, [pc, #536]	; (80012f0 <MX_ADC1_Init+0x248>)
 80010d8:	2200      	movs	r2, #0
 80010da:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010dc:	4b84      	ldr	r3, [pc, #528]	; (80012f0 <MX_ADC1_Init+0x248>)
 80010de:	2200      	movs	r2, #0
 80010e0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80010e2:	4b83      	ldr	r3, [pc, #524]	; (80012f0 <MX_ADC1_Init+0x248>)
 80010e4:	2201      	movs	r2, #1
 80010e6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010e8:	4b81      	ldr	r3, [pc, #516]	; (80012f0 <MX_ADC1_Init+0x248>)
 80010ea:	2204      	movs	r2, #4
 80010ec:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010ee:	4b80      	ldr	r3, [pc, #512]	; (80012f0 <MX_ADC1_Init+0x248>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010f4:	4b7e      	ldr	r3, [pc, #504]	; (80012f0 <MX_ADC1_Init+0x248>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 15;
 80010fa:	4b7d      	ldr	r3, [pc, #500]	; (80012f0 <MX_ADC1_Init+0x248>)
 80010fc:	220f      	movs	r2, #15
 80010fe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001100:	4b7b      	ldr	r3, [pc, #492]	; (80012f0 <MX_ADC1_Init+0x248>)
 8001102:	2200      	movs	r2, #0
 8001104:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001108:	4b79      	ldr	r3, [pc, #484]	; (80012f0 <MX_ADC1_Init+0x248>)
 800110a:	2200      	movs	r2, #0
 800110c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800110e:	4b78      	ldr	r3, [pc, #480]	; (80012f0 <MX_ADC1_Init+0x248>)
 8001110:	2200      	movs	r2, #0
 8001112:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001114:	4b76      	ldr	r3, [pc, #472]	; (80012f0 <MX_ADC1_Init+0x248>)
 8001116:	2200      	movs	r2, #0
 8001118:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800111c:	4b74      	ldr	r3, [pc, #464]	; (80012f0 <MX_ADC1_Init+0x248>)
 800111e:	2200      	movs	r2, #0
 8001120:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001122:	4b73      	ldr	r3, [pc, #460]	; (80012f0 <MX_ADC1_Init+0x248>)
 8001124:	2200      	movs	r2, #0
 8001126:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800112a:	4871      	ldr	r0, [pc, #452]	; (80012f0 <MX_ADC1_Init+0x248>)
 800112c:	f001 f97c 	bl	8002428 <HAL_ADC_Init>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001136:	f000 fb79 	bl	800182c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800113a:	2300      	movs	r3, #0
 800113c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800113e:	f107 031c 	add.w	r3, r7, #28
 8001142:	4619      	mov	r1, r3
 8001144:	486a      	ldr	r0, [pc, #424]	; (80012f0 <MX_ADC1_Init+0x248>)
 8001146:	f002 f8fd 	bl	8003344 <HAL_ADCEx_MultiModeConfigChannel>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001150:	f000 fb6c 	bl	800182c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001154:	4b68      	ldr	r3, [pc, #416]	; (80012f8 <MX_ADC1_Init+0x250>)
 8001156:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001158:	2306      	movs	r3, #6
 800115a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800115c:	2300      	movs	r3, #0
 800115e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001160:	237f      	movs	r3, #127	; 0x7f
 8001162:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001164:	2304      	movs	r3, #4
 8001166:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001168:	2300      	movs	r3, #0
 800116a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800116c:	1d3b      	adds	r3, r7, #4
 800116e:	4619      	mov	r1, r3
 8001170:	485f      	ldr	r0, [pc, #380]	; (80012f0 <MX_ADC1_Init+0x248>)
 8001172:	f001 fc49 	bl	8002a08 <HAL_ADC_ConfigChannel>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 800117c:	f000 fb56 	bl	800182c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001180:	230c      	movs	r3, #12
 8001182:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001184:	1d3b      	adds	r3, r7, #4
 8001186:	4619      	mov	r1, r3
 8001188:	4859      	ldr	r0, [pc, #356]	; (80012f0 <MX_ADC1_Init+0x248>)
 800118a:	f001 fc3d 	bl	8002a08 <HAL_ADC_ConfigChannel>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8001194:	f000 fb4a 	bl	800182c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001198:	2312      	movs	r3, #18
 800119a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800119c:	1d3b      	adds	r3, r7, #4
 800119e:	4619      	mov	r1, r3
 80011a0:	4853      	ldr	r0, [pc, #332]	; (80012f0 <MX_ADC1_Init+0x248>)
 80011a2:	f001 fc31 	bl	8002a08 <HAL_ADC_ConfigChannel>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 80011ac:	f000 fb3e 	bl	800182c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80011b0:	2318      	movs	r3, #24
 80011b2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011b4:	1d3b      	adds	r3, r7, #4
 80011b6:	4619      	mov	r1, r3
 80011b8:	484d      	ldr	r0, [pc, #308]	; (80012f0 <MX_ADC1_Init+0x248>)
 80011ba:	f001 fc25 	bl	8002a08 <HAL_ADC_ConfigChannel>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_ADC1_Init+0x120>
  {
    Error_Handler();
 80011c4:	f000 fb32 	bl	800182c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80011c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011cc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011ce:	1d3b      	adds	r3, r7, #4
 80011d0:	4619      	mov	r1, r3
 80011d2:	4847      	ldr	r0, [pc, #284]	; (80012f0 <MX_ADC1_Init+0x248>)
 80011d4:	f001 fc18 	bl	8002a08 <HAL_ADC_ConfigChannel>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_ADC1_Init+0x13a>
  {
    Error_Handler();
 80011de:	f000 fb25 	bl	800182c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80011e2:	f44f 7383 	mov.w	r3, #262	; 0x106
 80011e6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011e8:	1d3b      	adds	r3, r7, #4
 80011ea:	4619      	mov	r1, r3
 80011ec:	4840      	ldr	r0, [pc, #256]	; (80012f0 <MX_ADC1_Init+0x248>)
 80011ee:	f001 fc0b 	bl	8002a08 <HAL_ADC_ConfigChannel>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 80011f8:	f000 fb18 	bl	800182c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80011fc:	f44f 7386 	mov.w	r3, #268	; 0x10c
 8001200:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001202:	1d3b      	adds	r3, r7, #4
 8001204:	4619      	mov	r1, r3
 8001206:	483a      	ldr	r0, [pc, #232]	; (80012f0 <MX_ADC1_Init+0x248>)
 8001208:	f001 fbfe 	bl	8002a08 <HAL_ADC_ConfigChannel>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_ADC1_Init+0x16e>
  {
    Error_Handler();
 8001212:	f000 fb0b 	bl	800182c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8001216:	f44f 7389 	mov.w	r3, #274	; 0x112
 800121a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800121c:	1d3b      	adds	r3, r7, #4
 800121e:	4619      	mov	r1, r3
 8001220:	4833      	ldr	r0, [pc, #204]	; (80012f0 <MX_ADC1_Init+0x248>)
 8001222:	f001 fbf1 	bl	8002a08 <HAL_ADC_ConfigChannel>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_ADC1_Init+0x188>
  {
    Error_Handler();
 800122c:	f000 fafe 	bl	800182c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8001230:	f44f 738c 	mov.w	r3, #280	; 0x118
 8001234:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001236:	1d3b      	adds	r3, r7, #4
 8001238:	4619      	mov	r1, r3
 800123a:	482d      	ldr	r0, [pc, #180]	; (80012f0 <MX_ADC1_Init+0x248>)
 800123c:	f001 fbe4 	bl	8002a08 <HAL_ADC_ConfigChannel>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_ADC1_Init+0x1a2>
  {
    Error_Handler();
 8001246:	f000 faf1 	bl	800182c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_10;
 800124a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800124e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001250:	1d3b      	adds	r3, r7, #4
 8001252:	4619      	mov	r1, r3
 8001254:	4826      	ldr	r0, [pc, #152]	; (80012f0 <MX_ADC1_Init+0x248>)
 8001256:	f001 fbd7 	bl	8002a08 <HAL_ADC_ConfigChannel>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_ADC1_Init+0x1bc>
  {
    Error_Handler();
 8001260:	f000 fae4 	bl	800182c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_11;
 8001264:	f240 2306 	movw	r3, #518	; 0x206
 8001268:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800126a:	1d3b      	adds	r3, r7, #4
 800126c:	4619      	mov	r1, r3
 800126e:	4820      	ldr	r0, [pc, #128]	; (80012f0 <MX_ADC1_Init+0x248>)
 8001270:	f001 fbca 	bl	8002a08 <HAL_ADC_ConfigChannel>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_ADC1_Init+0x1d6>
  {
    Error_Handler();
 800127a:	f000 fad7 	bl	800182c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_12;
 800127e:	f44f 7303 	mov.w	r3, #524	; 0x20c
 8001282:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001284:	1d3b      	adds	r3, r7, #4
 8001286:	4619      	mov	r1, r3
 8001288:	4819      	ldr	r0, [pc, #100]	; (80012f0 <MX_ADC1_Init+0x248>)
 800128a:	f001 fbbd 	bl	8002a08 <HAL_ADC_ConfigChannel>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_ADC1_Init+0x1f0>
  {
    Error_Handler();
 8001294:	f000 faca 	bl	800182c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_13;
 8001298:	f240 2312 	movw	r3, #530	; 0x212
 800129c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800129e:	1d3b      	adds	r3, r7, #4
 80012a0:	4619      	mov	r1, r3
 80012a2:	4813      	ldr	r0, [pc, #76]	; (80012f0 <MX_ADC1_Init+0x248>)
 80012a4:	f001 fbb0 	bl	8002a08 <HAL_ADC_ConfigChannel>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_ADC1_Init+0x20a>
  {
    Error_Handler();
 80012ae:	f000 fabd 	bl	800182c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_14;
 80012b2:	f44f 7306 	mov.w	r3, #536	; 0x218
 80012b6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012b8:	1d3b      	adds	r3, r7, #4
 80012ba:	4619      	mov	r1, r3
 80012bc:	480c      	ldr	r0, [pc, #48]	; (80012f0 <MX_ADC1_Init+0x248>)
 80012be:	f001 fba3 	bl	8002a08 <HAL_ADC_ConfigChannel>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_ADC1_Init+0x224>
  {
    Error_Handler();
 80012c8:	f000 fab0 	bl	800182c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_15;
 80012cc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80012d0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012d2:	1d3b      	adds	r3, r7, #4
 80012d4:	4619      	mov	r1, r3
 80012d6:	4806      	ldr	r0, [pc, #24]	; (80012f0 <MX_ADC1_Init+0x248>)
 80012d8:	f001 fb96 	bl	8002a08 <HAL_ADC_ConfigChannel>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <MX_ADC1_Init+0x23e>
  {
    Error_Handler();
 80012e2:	f000 faa3 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012e6:	bf00      	nop
 80012e8:	3728      	adds	r7, #40	; 0x28
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	200001f4 	.word	0x200001f4
 80012f4:	50040000 	.word	0x50040000
 80012f8:	04300002 	.word	0x04300002

080012fc <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001300:	4b17      	ldr	r3, [pc, #92]	; (8001360 <MX_CAN1_Init+0x64>)
 8001302:	4a18      	ldr	r2, [pc, #96]	; (8001364 <MX_CAN1_Init+0x68>)
 8001304:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8001306:	4b16      	ldr	r3, [pc, #88]	; (8001360 <MX_CAN1_Init+0x64>)
 8001308:	2205      	movs	r2, #5
 800130a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800130c:	4b14      	ldr	r3, [pc, #80]	; (8001360 <MX_CAN1_Init+0x64>)
 800130e:	2200      	movs	r2, #0
 8001310:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001312:	4b13      	ldr	r3, [pc, #76]	; (8001360 <MX_CAN1_Init+0x64>)
 8001314:	2200      	movs	r2, #0
 8001316:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8001318:	4b11      	ldr	r3, [pc, #68]	; (8001360 <MX_CAN1_Init+0x64>)
 800131a:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 800131e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001320:	4b0f      	ldr	r3, [pc, #60]	; (8001360 <MX_CAN1_Init+0x64>)
 8001322:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001326:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001328:	4b0d      	ldr	r3, [pc, #52]	; (8001360 <MX_CAN1_Init+0x64>)
 800132a:	2200      	movs	r2, #0
 800132c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800132e:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <MX_CAN1_Init+0x64>)
 8001330:	2200      	movs	r2, #0
 8001332:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001334:	4b0a      	ldr	r3, [pc, #40]	; (8001360 <MX_CAN1_Init+0x64>)
 8001336:	2200      	movs	r2, #0
 8001338:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800133a:	4b09      	ldr	r3, [pc, #36]	; (8001360 <MX_CAN1_Init+0x64>)
 800133c:	2200      	movs	r2, #0
 800133e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001340:	4b07      	ldr	r3, [pc, #28]	; (8001360 <MX_CAN1_Init+0x64>)
 8001342:	2200      	movs	r2, #0
 8001344:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001346:	4b06      	ldr	r3, [pc, #24]	; (8001360 <MX_CAN1_Init+0x64>)
 8001348:	2200      	movs	r2, #0
 800134a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800134c:	4804      	ldr	r0, [pc, #16]	; (8001360 <MX_CAN1_Init+0x64>)
 800134e:	f002 f8a9 	bl	80034a4 <HAL_CAN_Init>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001358:	f000 fa68 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800135c:	bf00      	nop
 800135e:	bd80      	pop	{r7, pc}
 8001360:	20000258 	.word	0x20000258
 8001364:	40006400 	.word	0x40006400

08001368 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b08c      	sub	sp, #48	; 0x30
 800136c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800136e:	f107 030c 	add.w	r3, r7, #12
 8001372:	2224      	movs	r2, #36	; 0x24
 8001374:	2100      	movs	r1, #0
 8001376:	4618      	mov	r0, r3
 8001378:	f006 f9ce 	bl	8007718 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800137c:	463b      	mov	r3, r7
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
 8001382:	605a      	str	r2, [r3, #4]
 8001384:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001386:	4b21      	ldr	r3, [pc, #132]	; (800140c <MX_TIM2_Init+0xa4>)
 8001388:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800138c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800138e:	4b1f      	ldr	r3, [pc, #124]	; (800140c <MX_TIM2_Init+0xa4>)
 8001390:	2200      	movs	r2, #0
 8001392:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001394:	4b1d      	ldr	r3, [pc, #116]	; (800140c <MX_TIM2_Init+0xa4>)
 8001396:	2200      	movs	r2, #0
 8001398:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800139a:	4b1c      	ldr	r3, [pc, #112]	; (800140c <MX_TIM2_Init+0xa4>)
 800139c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80013a0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013a2:	4b1a      	ldr	r3, [pc, #104]	; (800140c <MX_TIM2_Init+0xa4>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013a8:	4b18      	ldr	r3, [pc, #96]	; (800140c <MX_TIM2_Init+0xa4>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80013ae:	2301      	movs	r3, #1
 80013b0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80013b2:	2300      	movs	r3, #0
 80013b4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80013b6:	2301      	movs	r3, #1
 80013b8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80013be:	2300      	movs	r3, #0
 80013c0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80013c2:	2300      	movs	r3, #0
 80013c4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80013c6:	2301      	movs	r3, #1
 80013c8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80013ca:	2300      	movs	r3, #0
 80013cc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80013ce:	2300      	movs	r3, #0
 80013d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80013d2:	f107 030c 	add.w	r3, r7, #12
 80013d6:	4619      	mov	r1, r3
 80013d8:	480c      	ldr	r0, [pc, #48]	; (800140c <MX_TIM2_Init+0xa4>)
 80013da:	f004 fcf4 	bl	8005dc6 <HAL_TIM_Encoder_Init>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80013e4:	f000 fa22 	bl	800182c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013e8:	2300      	movs	r3, #0
 80013ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ec:	2300      	movs	r3, #0
 80013ee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013f0:	463b      	mov	r3, r7
 80013f2:	4619      	mov	r1, r3
 80013f4:	4805      	ldr	r0, [pc, #20]	; (800140c <MX_TIM2_Init+0xa4>)
 80013f6:	f004 fe27 	bl	8006048 <HAL_TIMEx_MasterConfigSynchronization>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001400:	f000 fa14 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001404:	bf00      	nop
 8001406:	3730      	adds	r7, #48	; 0x30
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	20000280 	.word	0x20000280

08001410 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b08c      	sub	sp, #48	; 0x30
 8001414:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001416:	f107 030c 	add.w	r3, r7, #12
 800141a:	2224      	movs	r2, #36	; 0x24
 800141c:	2100      	movs	r1, #0
 800141e:	4618      	mov	r0, r3
 8001420:	f006 f97a 	bl	8007718 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001424:	463b      	mov	r3, r7
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
 800142a:	605a      	str	r2, [r3, #4]
 800142c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800142e:	4b21      	ldr	r3, [pc, #132]	; (80014b4 <MX_TIM3_Init+0xa4>)
 8001430:	4a21      	ldr	r2, [pc, #132]	; (80014b8 <MX_TIM3_Init+0xa8>)
 8001432:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001434:	4b1f      	ldr	r3, [pc, #124]	; (80014b4 <MX_TIM3_Init+0xa4>)
 8001436:	2200      	movs	r2, #0
 8001438:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800143a:	4b1e      	ldr	r3, [pc, #120]	; (80014b4 <MX_TIM3_Init+0xa4>)
 800143c:	2200      	movs	r2, #0
 800143e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001440:	4b1c      	ldr	r3, [pc, #112]	; (80014b4 <MX_TIM3_Init+0xa4>)
 8001442:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001446:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001448:	4b1a      	ldr	r3, [pc, #104]	; (80014b4 <MX_TIM3_Init+0xa4>)
 800144a:	2200      	movs	r2, #0
 800144c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800144e:	4b19      	ldr	r3, [pc, #100]	; (80014b4 <MX_TIM3_Init+0xa4>)
 8001450:	2200      	movs	r2, #0
 8001452:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001454:	2301      	movs	r3, #1
 8001456:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001458:	2300      	movs	r3, #0
 800145a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800145c:	2301      	movs	r3, #1
 800145e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001460:	2300      	movs	r3, #0
 8001462:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001464:	2300      	movs	r3, #0
 8001466:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001468:	2300      	movs	r3, #0
 800146a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800146c:	2301      	movs	r3, #1
 800146e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001470:	2300      	movs	r3, #0
 8001472:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001474:	2300      	movs	r3, #0
 8001476:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001478:	f107 030c 	add.w	r3, r7, #12
 800147c:	4619      	mov	r1, r3
 800147e:	480d      	ldr	r0, [pc, #52]	; (80014b4 <MX_TIM3_Init+0xa4>)
 8001480:	f004 fca1 	bl	8005dc6 <HAL_TIM_Encoder_Init>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800148a:	f000 f9cf 	bl	800182c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800148e:	2300      	movs	r3, #0
 8001490:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001492:	2300      	movs	r3, #0
 8001494:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001496:	463b      	mov	r3, r7
 8001498:	4619      	mov	r1, r3
 800149a:	4806      	ldr	r0, [pc, #24]	; (80014b4 <MX_TIM3_Init+0xa4>)
 800149c:	f004 fdd4 	bl	8006048 <HAL_TIMEx_MasterConfigSynchronization>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80014a6:	f000 f9c1 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014aa:	bf00      	nop
 80014ac:	3730      	adds	r7, #48	; 0x30
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	200002cc 	.word	0x200002cc
 80014b8:	40000400 	.word	0x40000400

080014bc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b08c      	sub	sp, #48	; 0x30
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80014c2:	f107 030c 	add.w	r3, r7, #12
 80014c6:	2224      	movs	r2, #36	; 0x24
 80014c8:	2100      	movs	r1, #0
 80014ca:	4618      	mov	r0, r3
 80014cc:	f006 f924 	bl	8007718 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d0:	463b      	mov	r3, r7
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	605a      	str	r2, [r3, #4]
 80014d8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80014da:	4b21      	ldr	r3, [pc, #132]	; (8001560 <MX_TIM4_Init+0xa4>)
 80014dc:	4a21      	ldr	r2, [pc, #132]	; (8001564 <MX_TIM4_Init+0xa8>)
 80014de:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80014e0:	4b1f      	ldr	r3, [pc, #124]	; (8001560 <MX_TIM4_Init+0xa4>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014e6:	4b1e      	ldr	r3, [pc, #120]	; (8001560 <MX_TIM4_Init+0xa4>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80014ec:	4b1c      	ldr	r3, [pc, #112]	; (8001560 <MX_TIM4_Init+0xa4>)
 80014ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014f2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014f4:	4b1a      	ldr	r3, [pc, #104]	; (8001560 <MX_TIM4_Init+0xa4>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014fa:	4b19      	ldr	r3, [pc, #100]	; (8001560 <MX_TIM4_Init+0xa4>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001500:	2301      	movs	r3, #1
 8001502:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001504:	2300      	movs	r3, #0
 8001506:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001508:	2301      	movs	r3, #1
 800150a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800150c:	2300      	movs	r3, #0
 800150e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001510:	2300      	movs	r3, #0
 8001512:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001514:	2300      	movs	r3, #0
 8001516:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001518:	2301      	movs	r3, #1
 800151a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800151c:	2300      	movs	r3, #0
 800151e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001520:	2300      	movs	r3, #0
 8001522:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001524:	f107 030c 	add.w	r3, r7, #12
 8001528:	4619      	mov	r1, r3
 800152a:	480d      	ldr	r0, [pc, #52]	; (8001560 <MX_TIM4_Init+0xa4>)
 800152c:	f004 fc4b 	bl	8005dc6 <HAL_TIM_Encoder_Init>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001536:	f000 f979 	bl	800182c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800153a:	2300      	movs	r3, #0
 800153c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800153e:	2300      	movs	r3, #0
 8001540:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001542:	463b      	mov	r3, r7
 8001544:	4619      	mov	r1, r3
 8001546:	4806      	ldr	r0, [pc, #24]	; (8001560 <MX_TIM4_Init+0xa4>)
 8001548:	f004 fd7e 	bl	8006048 <HAL_TIMEx_MasterConfigSynchronization>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001552:	f000 f96b 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001556:	bf00      	nop
 8001558:	3730      	adds	r7, #48	; 0x30
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	20000318 	.word	0x20000318
 8001564:	40000800 	.word	0x40000800

08001568 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b08c      	sub	sp, #48	; 0x30
 800156c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800156e:	f107 030c 	add.w	r3, r7, #12
 8001572:	2224      	movs	r2, #36	; 0x24
 8001574:	2100      	movs	r1, #0
 8001576:	4618      	mov	r0, r3
 8001578:	f006 f8ce 	bl	8007718 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800157c:	463b      	mov	r3, r7
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]
 8001582:	605a      	str	r2, [r3, #4]
 8001584:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001586:	4b23      	ldr	r3, [pc, #140]	; (8001614 <MX_TIM8_Init+0xac>)
 8001588:	4a23      	ldr	r2, [pc, #140]	; (8001618 <MX_TIM8_Init+0xb0>)
 800158a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800158c:	4b21      	ldr	r3, [pc, #132]	; (8001614 <MX_TIM8_Init+0xac>)
 800158e:	2200      	movs	r2, #0
 8001590:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001592:	4b20      	ldr	r3, [pc, #128]	; (8001614 <MX_TIM8_Init+0xac>)
 8001594:	2200      	movs	r2, #0
 8001596:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001598:	4b1e      	ldr	r3, [pc, #120]	; (8001614 <MX_TIM8_Init+0xac>)
 800159a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800159e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015a0:	4b1c      	ldr	r3, [pc, #112]	; (8001614 <MX_TIM8_Init+0xac>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80015a6:	4b1b      	ldr	r3, [pc, #108]	; (8001614 <MX_TIM8_Init+0xac>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ac:	4b19      	ldr	r3, [pc, #100]	; (8001614 <MX_TIM8_Init+0xac>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80015b2:	2301      	movs	r3, #1
 80015b4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015b6:	2300      	movs	r3, #0
 80015b8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80015ba:	2301      	movs	r3, #1
 80015bc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80015be:	2300      	movs	r3, #0
 80015c0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80015c2:	2300      	movs	r3, #0
 80015c4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80015c6:	2300      	movs	r3, #0
 80015c8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80015ca:	2301      	movs	r3, #1
 80015cc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80015ce:	2300      	movs	r3, #0
 80015d0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80015d2:	2300      	movs	r3, #0
 80015d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80015d6:	f107 030c 	add.w	r3, r7, #12
 80015da:	4619      	mov	r1, r3
 80015dc:	480d      	ldr	r0, [pc, #52]	; (8001614 <MX_TIM8_Init+0xac>)
 80015de:	f004 fbf2 	bl	8005dc6 <HAL_TIM_Encoder_Init>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 80015e8:	f000 f920 	bl	800182c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ec:	2300      	movs	r3, #0
 80015ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80015f0:	2300      	movs	r3, #0
 80015f2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015f4:	2300      	movs	r3, #0
 80015f6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80015f8:	463b      	mov	r3, r7
 80015fa:	4619      	mov	r1, r3
 80015fc:	4805      	ldr	r0, [pc, #20]	; (8001614 <MX_TIM8_Init+0xac>)
 80015fe:	f004 fd23 	bl	8006048 <HAL_TIMEx_MasterConfigSynchronization>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001608:	f000 f910 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800160c:	bf00      	nop
 800160e:	3730      	adds	r7, #48	; 0x30
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	20000364 	.word	0x20000364
 8001618:	40013400 	.word	0x40013400

0800161c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001620:	4b0f      	ldr	r3, [pc, #60]	; (8001660 <MX_TIM16_Init+0x44>)
 8001622:	4a10      	ldr	r2, [pc, #64]	; (8001664 <MX_TIM16_Init+0x48>)
 8001624:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8001626:	4b0e      	ldr	r3, [pc, #56]	; (8001660 <MX_TIM16_Init+0x44>)
 8001628:	2200      	movs	r2, #0
 800162a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800162c:	4b0c      	ldr	r3, [pc, #48]	; (8001660 <MX_TIM16_Init+0x44>)
 800162e:	2200      	movs	r2, #0
 8001630:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8001632:	4b0b      	ldr	r3, [pc, #44]	; (8001660 <MX_TIM16_Init+0x44>)
 8001634:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001638:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800163a:	4b09      	ldr	r3, [pc, #36]	; (8001660 <MX_TIM16_Init+0x44>)
 800163c:	2200      	movs	r2, #0
 800163e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001640:	4b07      	ldr	r3, [pc, #28]	; (8001660 <MX_TIM16_Init+0x44>)
 8001642:	2200      	movs	r2, #0
 8001644:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001646:	4b06      	ldr	r3, [pc, #24]	; (8001660 <MX_TIM16_Init+0x44>)
 8001648:	2200      	movs	r2, #0
 800164a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800164c:	4804      	ldr	r0, [pc, #16]	; (8001660 <MX_TIM16_Init+0x44>)
 800164e:	f004 fb63 	bl	8005d18 <HAL_TIM_Base_Init>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8001658:	f000 f8e8 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800165c:	bf00      	nop
 800165e:	bd80      	pop	{r7, pc}
 8001660:	200003b0 	.word	0x200003b0
 8001664:	40014400 	.word	0x40014400

08001668 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800166c:	4b14      	ldr	r3, [pc, #80]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 800166e:	4a15      	ldr	r2, [pc, #84]	; (80016c4 <MX_USART2_UART_Init+0x5c>)
 8001670:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001672:	4b13      	ldr	r3, [pc, #76]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 8001674:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001678:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800167a:	4b11      	ldr	r3, [pc, #68]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 800167c:	2200      	movs	r2, #0
 800167e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001680:	4b0f      	ldr	r3, [pc, #60]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 8001682:	2200      	movs	r2, #0
 8001684:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001686:	4b0e      	ldr	r3, [pc, #56]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 8001688:	2200      	movs	r2, #0
 800168a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800168c:	4b0c      	ldr	r3, [pc, #48]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 800168e:	220c      	movs	r2, #12
 8001690:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001692:	4b0b      	ldr	r3, [pc, #44]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 8001694:	2200      	movs	r2, #0
 8001696:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001698:	4b09      	ldr	r3, [pc, #36]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 800169a:	2200      	movs	r2, #0
 800169c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800169e:	4b08      	ldr	r3, [pc, #32]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016a4:	4b06      	ldr	r3, [pc, #24]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016aa:	4805      	ldr	r0, [pc, #20]	; (80016c0 <MX_USART2_UART_Init+0x58>)
 80016ac:	f004 fd54 	bl	8006158 <HAL_UART_Init>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80016b6:	f000 f8b9 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	200003fc 	.word	0x200003fc
 80016c4:	40004400 	.word	0x40004400

080016c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08a      	sub	sp, #40	; 0x28
 80016cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ce:	f107 0314 	add.w	r3, r7, #20
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	605a      	str	r2, [r3, #4]
 80016d8:	609a      	str	r2, [r3, #8]
 80016da:	60da      	str	r2, [r3, #12]
 80016dc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016de:	4b2b      	ldr	r3, [pc, #172]	; (800178c <MX_GPIO_Init+0xc4>)
 80016e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016e2:	4a2a      	ldr	r2, [pc, #168]	; (800178c <MX_GPIO_Init+0xc4>)
 80016e4:	f043 0304 	orr.w	r3, r3, #4
 80016e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016ea:	4b28      	ldr	r3, [pc, #160]	; (800178c <MX_GPIO_Init+0xc4>)
 80016ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ee:	f003 0304 	and.w	r3, r3, #4
 80016f2:	613b      	str	r3, [r7, #16]
 80016f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016f6:	4b25      	ldr	r3, [pc, #148]	; (800178c <MX_GPIO_Init+0xc4>)
 80016f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016fa:	4a24      	ldr	r2, [pc, #144]	; (800178c <MX_GPIO_Init+0xc4>)
 80016fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001700:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001702:	4b22      	ldr	r3, [pc, #136]	; (800178c <MX_GPIO_Init+0xc4>)
 8001704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001706:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800170a:	60fb      	str	r3, [r7, #12]
 800170c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800170e:	4b1f      	ldr	r3, [pc, #124]	; (800178c <MX_GPIO_Init+0xc4>)
 8001710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001712:	4a1e      	ldr	r2, [pc, #120]	; (800178c <MX_GPIO_Init+0xc4>)
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	64d3      	str	r3, [r2, #76]	; 0x4c
 800171a:	4b1c      	ldr	r3, [pc, #112]	; (800178c <MX_GPIO_Init+0xc4>)
 800171c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800171e:	f003 0301 	and.w	r3, r3, #1
 8001722:	60bb      	str	r3, [r7, #8]
 8001724:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001726:	4b19      	ldr	r3, [pc, #100]	; (800178c <MX_GPIO_Init+0xc4>)
 8001728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800172a:	4a18      	ldr	r2, [pc, #96]	; (800178c <MX_GPIO_Init+0xc4>)
 800172c:	f043 0302 	orr.w	r3, r3, #2
 8001730:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001732:	4b16      	ldr	r3, [pc, #88]	; (800178c <MX_GPIO_Init+0xc4>)
 8001734:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001736:	f003 0302 	and.w	r3, r3, #2
 800173a:	607b      	str	r3, [r7, #4]
 800173c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800173e:	2200      	movs	r2, #0
 8001740:	2120      	movs	r1, #32
 8001742:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001746:	f002 ffaf 	bl	80046a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RES_BUTTON_Pin */
  GPIO_InitStruct.Pin = RES_BUTTON_Pin;
 800174a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800174e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001750:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001754:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001756:	2302      	movs	r3, #2
 8001758:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RES_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800175a:	f107 0314 	add.w	r3, r7, #20
 800175e:	4619      	mov	r1, r3
 8001760:	480b      	ldr	r0, [pc, #44]	; (8001790 <MX_GPIO_Init+0xc8>)
 8001762:	f002 fdf7 	bl	8004354 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001766:	2320      	movs	r3, #32
 8001768:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800176a:	2301      	movs	r3, #1
 800176c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176e:	2300      	movs	r3, #0
 8001770:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001772:	2300      	movs	r3, #0
 8001774:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001776:	f107 0314 	add.w	r3, r7, #20
 800177a:	4619      	mov	r1, r3
 800177c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001780:	f002 fde8 	bl	8004354 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001784:	bf00      	nop
 8001786:	3728      	adds	r7, #40	; 0x28
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	40021000 	.word	0x40021000
 8001790:	48000800 	.word	0x48000800

08001794 <HAL_CAN_TxMailbox0CompleteCallback>:

/* USER CODE BEGIN 4 */
void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
	value_2++;
 800179c:	4b05      	ldr	r3, [pc, #20]	; (80017b4 <HAL_CAN_TxMailbox0CompleteCallback+0x20>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	3301      	adds	r3, #1
 80017a2:	4a04      	ldr	r2, [pc, #16]	; (80017b4 <HAL_CAN_TxMailbox0CompleteCallback+0x20>)
 80017a4:	6013      	str	r3, [r2, #0]
	//printf("Tx %d \r\n", value);

}
 80017a6:	bf00      	nop
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	20000488 	.word	0x20000488

080017b8 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(&hcan1,CAN_RX_FIFO0,&RxHeader,RxData);
 80017c0:	4b0d      	ldr	r3, [pc, #52]	; (80017f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80017c2:	4a0e      	ldr	r2, [pc, #56]	; (80017fc <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 80017c4:	2100      	movs	r1, #0
 80017c6:	480e      	ldr	r0, [pc, #56]	; (8001800 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80017c8:	f002 f945 	bl	8003a56 <HAL_CAN_GetRxMessage>
	//printf("CAN Rx: %d %d %d %d %d %d %d %d %d \r\n", RxHeader.StdId, RxData[0], RxData[1], RxData[2], RxData[3], RxData[4], RxData[5], RxData[6], RxData[7]);
	//cubemars_get_can_msg(RxData, CAN_LISTEN_ID, &position, &speed, &torque, &temperature, &error);
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, !RxData[1]);
 80017cc:	4b0a      	ldr	r3, [pc, #40]	; (80017f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80017ce:	785b      	ldrb	r3, [r3, #1]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	bf0c      	ite	eq
 80017d4:	2301      	moveq	r3, #1
 80017d6:	2300      	movne	r3, #0
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	461a      	mov	r2, r3
 80017dc:	2120      	movs	r1, #32
 80017de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017e2:	f002 ff61 	bl	80046a8 <HAL_GPIO_WritePin>
	value++;
 80017e6:	4b07      	ldr	r3, [pc, #28]	; (8001804 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	3301      	adds	r3, #1
 80017ec:	4a05      	ldr	r2, [pc, #20]	; (8001804 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 80017ee:	6013      	str	r3, [r2, #0]
	//printf("Rx %d \r\n", value);
}
 80017f0:	bf00      	nop
 80017f2:	3708      	adds	r7, #8
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	200004f4 	.word	0x200004f4
 80017fc:	200004d0 	.word	0x200004d0
 8001800:	20000258 	.word	0x20000258
 8001804:	20000484 	.word	0x20000484

08001808 <__io_putchar>:


PUTCHAR_PROTOTYPE
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8001810:	1d39      	adds	r1, r7, #4
 8001812:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001816:	2201      	movs	r2, #1
 8001818:	4803      	ldr	r0, [pc, #12]	; (8001828 <__io_putchar+0x20>)
 800181a:	f004 fceb 	bl	80061f4 <HAL_UART_Transmit>

  return ch;
 800181e:	687b      	ldr	r3, [r7, #4]
}
 8001820:	4618      	mov	r0, r3
 8001822:	3708      	adds	r7, #8
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	200003fc 	.word	0x200003fc

0800182c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001830:	b672      	cpsid	i
}
 8001832:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001834:	e7fe      	b.n	8001834 <Error_Handler+0x8>
	...

08001838 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800183e:	4b0f      	ldr	r3, [pc, #60]	; (800187c <HAL_MspInit+0x44>)
 8001840:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001842:	4a0e      	ldr	r2, [pc, #56]	; (800187c <HAL_MspInit+0x44>)
 8001844:	f043 0301 	orr.w	r3, r3, #1
 8001848:	6613      	str	r3, [r2, #96]	; 0x60
 800184a:	4b0c      	ldr	r3, [pc, #48]	; (800187c <HAL_MspInit+0x44>)
 800184c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800184e:	f003 0301 	and.w	r3, r3, #1
 8001852:	607b      	str	r3, [r7, #4]
 8001854:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001856:	4b09      	ldr	r3, [pc, #36]	; (800187c <HAL_MspInit+0x44>)
 8001858:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800185a:	4a08      	ldr	r2, [pc, #32]	; (800187c <HAL_MspInit+0x44>)
 800185c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001860:	6593      	str	r3, [r2, #88]	; 0x58
 8001862:	4b06      	ldr	r3, [pc, #24]	; (800187c <HAL_MspInit+0x44>)
 8001864:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800186a:	603b      	str	r3, [r7, #0]
 800186c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800186e:	bf00      	nop
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	40021000 	.word	0x40021000

08001880 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b0ac      	sub	sp, #176	; 0xb0
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001888:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
 8001896:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001898:	f107 0314 	add.w	r3, r7, #20
 800189c:	2288      	movs	r2, #136	; 0x88
 800189e:	2100      	movs	r1, #0
 80018a0:	4618      	mov	r0, r3
 80018a2:	f005 ff39 	bl	8007718 <memset>
  if(hadc->Instance==ADC1)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a27      	ldr	r2, [pc, #156]	; (8001948 <HAL_ADC_MspInit+0xc8>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d146      	bne.n	800193e <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80018b0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80018b4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80018b6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80018ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80018be:	2302      	movs	r3, #2
 80018c0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80018c2:	2301      	movs	r3, #1
 80018c4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80018c6:	2308      	movs	r3, #8
 80018c8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80018ca:	2307      	movs	r3, #7
 80018cc:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80018ce:	2302      	movs	r3, #2
 80018d0:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80018d2:	2302      	movs	r3, #2
 80018d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80018d6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80018da:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018dc:	f107 0314 	add.w	r3, r7, #20
 80018e0:	4618      	mov	r0, r3
 80018e2:	f003 fd5d 	bl	80053a0 <HAL_RCCEx_PeriphCLKConfig>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80018ec:	f7ff ff9e 	bl	800182c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80018f0:	4b16      	ldr	r3, [pc, #88]	; (800194c <HAL_ADC_MspInit+0xcc>)
 80018f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018f4:	4a15      	ldr	r2, [pc, #84]	; (800194c <HAL_ADC_MspInit+0xcc>)
 80018f6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80018fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018fc:	4b13      	ldr	r3, [pc, #76]	; (800194c <HAL_ADC_MspInit+0xcc>)
 80018fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001900:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001904:	613b      	str	r3, [r7, #16]
 8001906:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001908:	4b10      	ldr	r3, [pc, #64]	; (800194c <HAL_ADC_MspInit+0xcc>)
 800190a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800190c:	4a0f      	ldr	r2, [pc, #60]	; (800194c <HAL_ADC_MspInit+0xcc>)
 800190e:	f043 0304 	orr.w	r3, r3, #4
 8001912:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001914:	4b0d      	ldr	r3, [pc, #52]	; (800194c <HAL_ADC_MspInit+0xcc>)
 8001916:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001918:	f003 0304 	and.w	r3, r3, #4
 800191c:	60fb      	str	r3, [r7, #12]
 800191e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = Potentiometer_Pin;
 8001920:	2301      	movs	r3, #1
 8001922:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001926:	230b      	movs	r3, #11
 8001928:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(Potentiometer_GPIO_Port, &GPIO_InitStruct);
 8001932:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001936:	4619      	mov	r1, r3
 8001938:	4805      	ldr	r0, [pc, #20]	; (8001950 <HAL_ADC_MspInit+0xd0>)
 800193a:	f002 fd0b 	bl	8004354 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800193e:	bf00      	nop
 8001940:	37b0      	adds	r7, #176	; 0xb0
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	50040000 	.word	0x50040000
 800194c:	40021000 	.word	0x40021000
 8001950:	48000800 	.word	0x48000800

08001954 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b08a      	sub	sp, #40	; 0x28
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800195c:	f107 0314 	add.w	r3, r7, #20
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	605a      	str	r2, [r3, #4]
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	60da      	str	r2, [r3, #12]
 800196a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a1f      	ldr	r2, [pc, #124]	; (80019f0 <HAL_CAN_MspInit+0x9c>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d138      	bne.n	80019e8 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001976:	4b1f      	ldr	r3, [pc, #124]	; (80019f4 <HAL_CAN_MspInit+0xa0>)
 8001978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800197a:	4a1e      	ldr	r2, [pc, #120]	; (80019f4 <HAL_CAN_MspInit+0xa0>)
 800197c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001980:	6593      	str	r3, [r2, #88]	; 0x58
 8001982:	4b1c      	ldr	r3, [pc, #112]	; (80019f4 <HAL_CAN_MspInit+0xa0>)
 8001984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001986:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800198a:	613b      	str	r3, [r7, #16]
 800198c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800198e:	4b19      	ldr	r3, [pc, #100]	; (80019f4 <HAL_CAN_MspInit+0xa0>)
 8001990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001992:	4a18      	ldr	r2, [pc, #96]	; (80019f4 <HAL_CAN_MspInit+0xa0>)
 8001994:	f043 0302 	orr.w	r3, r3, #2
 8001998:	64d3      	str	r3, [r2, #76]	; 0x4c
 800199a:	4b16      	ldr	r3, [pc, #88]	; (80019f4 <HAL_CAN_MspInit+0xa0>)
 800199c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800199e:	f003 0302 	and.w	r3, r3, #2
 80019a2:	60fb      	str	r3, [r7, #12]
 80019a4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80019a6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80019aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ac:	2302      	movs	r3, #2
 80019ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b0:	2300      	movs	r3, #0
 80019b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b4:	2303      	movs	r3, #3
 80019b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80019b8:	2309      	movs	r3, #9
 80019ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019bc:	f107 0314 	add.w	r3, r7, #20
 80019c0:	4619      	mov	r1, r3
 80019c2:	480d      	ldr	r0, [pc, #52]	; (80019f8 <HAL_CAN_MspInit+0xa4>)
 80019c4:	f002 fcc6 	bl	8004354 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80019c8:	2200      	movs	r2, #0
 80019ca:	2100      	movs	r1, #0
 80019cc:	2014      	movs	r0, #20
 80019ce:	f002 fc8a 	bl	80042e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80019d2:	2014      	movs	r0, #20
 80019d4:	f002 fca3 	bl	800431e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 80019d8:	2200      	movs	r2, #0
 80019da:	2100      	movs	r1, #0
 80019dc:	2015      	movs	r0, #21
 80019de:	f002 fc82 	bl	80042e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80019e2:	2015      	movs	r0, #21
 80019e4:	f002 fc9b 	bl	800431e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80019e8:	bf00      	nop
 80019ea:	3728      	adds	r7, #40	; 0x28
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	40006400 	.word	0x40006400
 80019f4:	40021000 	.word	0x40021000
 80019f8:	48000400 	.word	0x48000400

080019fc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b090      	sub	sp, #64	; 0x40
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a04:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]
 8001a12:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a1c:	d129      	bne.n	8001a72 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a1e:	4b5c      	ldr	r3, [pc, #368]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001a20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a22:	4a5b      	ldr	r2, [pc, #364]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001a24:	f043 0301 	orr.w	r3, r3, #1
 8001a28:	6593      	str	r3, [r2, #88]	; 0x58
 8001a2a:	4b59      	ldr	r3, [pc, #356]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a2e:	f003 0301 	and.w	r3, r3, #1
 8001a32:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a34:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a36:	4b56      	ldr	r3, [pc, #344]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001a38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a3a:	4a55      	ldr	r2, [pc, #340]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001a3c:	f043 0301 	orr.w	r3, r3, #1
 8001a40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a42:	4b53      	ldr	r3, [pc, #332]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a46:	f003 0301 	and.w	r3, r3, #1
 8001a4a:	627b      	str	r3, [r7, #36]	; 0x24
 8001a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a52:	2302      	movs	r3, #2
 8001a54:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a62:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a66:	4619      	mov	r1, r3
 8001a68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a6c:	f002 fc72 	bl	8004354 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001a70:	e089      	b.n	8001b86 <HAL_TIM_Encoder_MspInit+0x18a>
  else if(htim_encoder->Instance==TIM3)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a47      	ldr	r2, [pc, #284]	; (8001b94 <HAL_TIM_Encoder_MspInit+0x198>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d129      	bne.n	8001ad0 <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a7c:	4b44      	ldr	r3, [pc, #272]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001a7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a80:	4a43      	ldr	r2, [pc, #268]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001a82:	f043 0302 	orr.w	r3, r3, #2
 8001a86:	6593      	str	r3, [r2, #88]	; 0x58
 8001a88:	4b41      	ldr	r3, [pc, #260]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a8c:	f003 0302 	and.w	r3, r3, #2
 8001a90:	623b      	str	r3, [r7, #32]
 8001a92:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a94:	4b3e      	ldr	r3, [pc, #248]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001a96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a98:	4a3d      	ldr	r2, [pc, #244]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001a9a:	f043 0301 	orr.w	r3, r3, #1
 8001a9e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aa0:	4b3b      	ldr	r3, [pc, #236]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001aa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aa4:	f003 0301 	and.w	r3, r3, #1
 8001aa8:	61fb      	str	r3, [r7, #28]
 8001aaa:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001aac:	23c0      	movs	r3, #192	; 0xc0
 8001aae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001abc:	2302      	movs	r3, #2
 8001abe:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ac0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001aca:	f002 fc43 	bl	8004354 <HAL_GPIO_Init>
}
 8001ace:	e05a      	b.n	8001b86 <HAL_TIM_Encoder_MspInit+0x18a>
  else if(htim_encoder->Instance==TIM4)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a30      	ldr	r2, [pc, #192]	; (8001b98 <HAL_TIM_Encoder_MspInit+0x19c>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d128      	bne.n	8001b2c <HAL_TIM_Encoder_MspInit+0x130>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001ada:	4b2d      	ldr	r3, [pc, #180]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ade:	4a2c      	ldr	r2, [pc, #176]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001ae0:	f043 0304 	orr.w	r3, r3, #4
 8001ae4:	6593      	str	r3, [r2, #88]	; 0x58
 8001ae6:	4b2a      	ldr	r3, [pc, #168]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aea:	f003 0304 	and.w	r3, r3, #4
 8001aee:	61bb      	str	r3, [r7, #24]
 8001af0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001af2:	4b27      	ldr	r3, [pc, #156]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001af6:	4a26      	ldr	r2, [pc, #152]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001af8:	f043 0302 	orr.w	r3, r3, #2
 8001afc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001afe:	4b24      	ldr	r3, [pc, #144]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b02:	f003 0302 	and.w	r3, r3, #2
 8001b06:	617b      	str	r3, [r7, #20]
 8001b08:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b0a:	23c0      	movs	r3, #192	; 0xc0
 8001b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b0e:	2302      	movs	r3, #2
 8001b10:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b12:	2300      	movs	r3, #0
 8001b14:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b16:	2300      	movs	r3, #0
 8001b18:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b1e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b22:	4619      	mov	r1, r3
 8001b24:	481d      	ldr	r0, [pc, #116]	; (8001b9c <HAL_TIM_Encoder_MspInit+0x1a0>)
 8001b26:	f002 fc15 	bl	8004354 <HAL_GPIO_Init>
}
 8001b2a:	e02c      	b.n	8001b86 <HAL_TIM_Encoder_MspInit+0x18a>
  else if(htim_encoder->Instance==TIM8)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a1b      	ldr	r2, [pc, #108]	; (8001ba0 <HAL_TIM_Encoder_MspInit+0x1a4>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d127      	bne.n	8001b86 <HAL_TIM_Encoder_MspInit+0x18a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001b36:	4b16      	ldr	r3, [pc, #88]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001b38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b3a:	4a15      	ldr	r2, [pc, #84]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001b3c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001b40:	6613      	str	r3, [r2, #96]	; 0x60
 8001b42:	4b13      	ldr	r3, [pc, #76]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001b44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b46:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b4a:	613b      	str	r3, [r7, #16]
 8001b4c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b4e:	4b10      	ldr	r3, [pc, #64]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b52:	4a0f      	ldr	r2, [pc, #60]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001b54:	f043 0304 	orr.w	r3, r3, #4
 8001b58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b5a:	4b0d      	ldr	r3, [pc, #52]	; (8001b90 <HAL_TIM_Encoder_MspInit+0x194>)
 8001b5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b5e:	f003 0304 	and.w	r3, r3, #4
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b66:	23c0      	movs	r3, #192	; 0xc0
 8001b68:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b72:	2300      	movs	r3, #0
 8001b74:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001b76:	2303      	movs	r3, #3
 8001b78:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b7a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b7e:	4619      	mov	r1, r3
 8001b80:	4808      	ldr	r0, [pc, #32]	; (8001ba4 <HAL_TIM_Encoder_MspInit+0x1a8>)
 8001b82:	f002 fbe7 	bl	8004354 <HAL_GPIO_Init>
}
 8001b86:	bf00      	nop
 8001b88:	3740      	adds	r7, #64	; 0x40
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	40021000 	.word	0x40021000
 8001b94:	40000400 	.word	0x40000400
 8001b98:	40000800 	.word	0x40000800
 8001b9c:	48000400 	.word	0x48000400
 8001ba0:	40013400 	.word	0x40013400
 8001ba4:	48000800 	.word	0x48000800

08001ba8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b085      	sub	sp, #20
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a0a      	ldr	r2, [pc, #40]	; (8001be0 <HAL_TIM_Base_MspInit+0x38>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d10b      	bne.n	8001bd2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001bba:	4b0a      	ldr	r3, [pc, #40]	; (8001be4 <HAL_TIM_Base_MspInit+0x3c>)
 8001bbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bbe:	4a09      	ldr	r2, [pc, #36]	; (8001be4 <HAL_TIM_Base_MspInit+0x3c>)
 8001bc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bc4:	6613      	str	r3, [r2, #96]	; 0x60
 8001bc6:	4b07      	ldr	r3, [pc, #28]	; (8001be4 <HAL_TIM_Base_MspInit+0x3c>)
 8001bc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8001bd2:	bf00      	nop
 8001bd4:	3714      	adds	r7, #20
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	40014400 	.word	0x40014400
 8001be4:	40021000 	.word	0x40021000

08001be8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b0ac      	sub	sp, #176	; 0xb0
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
 8001bfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c00:	f107 0314 	add.w	r3, r7, #20
 8001c04:	2288      	movs	r2, #136	; 0x88
 8001c06:	2100      	movs	r1, #0
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f005 fd85 	bl	8007718 <memset>
  if(huart->Instance==USART2)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a21      	ldr	r2, [pc, #132]	; (8001c98 <HAL_UART_MspInit+0xb0>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d13b      	bne.n	8001c90 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001c18:	2302      	movs	r3, #2
 8001c1a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c20:	f107 0314 	add.w	r3, r7, #20
 8001c24:	4618      	mov	r0, r3
 8001c26:	f003 fbbb 	bl	80053a0 <HAL_RCCEx_PeriphCLKConfig>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c30:	f7ff fdfc 	bl	800182c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c34:	4b19      	ldr	r3, [pc, #100]	; (8001c9c <HAL_UART_MspInit+0xb4>)
 8001c36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c38:	4a18      	ldr	r2, [pc, #96]	; (8001c9c <HAL_UART_MspInit+0xb4>)
 8001c3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c3e:	6593      	str	r3, [r2, #88]	; 0x58
 8001c40:	4b16      	ldr	r3, [pc, #88]	; (8001c9c <HAL_UART_MspInit+0xb4>)
 8001c42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c48:	613b      	str	r3, [r7, #16]
 8001c4a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c4c:	4b13      	ldr	r3, [pc, #76]	; (8001c9c <HAL_UART_MspInit+0xb4>)
 8001c4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c50:	4a12      	ldr	r2, [pc, #72]	; (8001c9c <HAL_UART_MspInit+0xb4>)
 8001c52:	f043 0301 	orr.w	r3, r3, #1
 8001c56:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c58:	4b10      	ldr	r3, [pc, #64]	; (8001c9c <HAL_UART_MspInit+0xb4>)
 8001c5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c5c:	f003 0301 	and.w	r3, r3, #1
 8001c60:	60fb      	str	r3, [r7, #12]
 8001c62:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c64:	230c      	movs	r3, #12
 8001c66:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6a:	2302      	movs	r3, #2
 8001c6c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c76:	2303      	movs	r3, #3
 8001c78:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c7c:	2307      	movs	r3, #7
 8001c7e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c82:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001c86:	4619      	mov	r1, r3
 8001c88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c8c:	f002 fb62 	bl	8004354 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001c90:	bf00      	nop
 8001c92:	37b0      	adds	r7, #176	; 0xb0
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	40004400 	.word	0x40004400
 8001c9c:	40021000 	.word	0x40021000

08001ca0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ca4:	e7fe      	b.n	8001ca4 <NMI_Handler+0x4>

08001ca6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001caa:	e7fe      	b.n	8001caa <HardFault_Handler+0x4>

08001cac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cb0:	e7fe      	b.n	8001cb0 <MemManage_Handler+0x4>

08001cb2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cb6:	e7fe      	b.n	8001cb6 <BusFault_Handler+0x4>

08001cb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cbc:	e7fe      	b.n	8001cbc <UsageFault_Handler+0x4>

08001cbe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cc2:	bf00      	nop
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cd0:	bf00      	nop
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr

08001cda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cde:	bf00      	nop
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cec:	f000 f974 	bl	8001fd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cf0:	bf00      	nop
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001cf8:	4802      	ldr	r0, [pc, #8]	; (8001d04 <CAN1_RX0_IRQHandler+0x10>)
 8001cfa:	f001 fff4 	bl	8003ce6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20000258 	.word	0x20000258

08001d08 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001d0c:	4802      	ldr	r0, [pc, #8]	; (8001d18 <CAN1_RX1_IRQHandler+0x10>)
 8001d0e:	f001 ffea 	bl	8003ce6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000258 	.word	0x20000258

08001d1c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  return 1;
 8001d20:	2301      	movs	r3, #1
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <_kill>:

int _kill(int pid, int sig)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d36:	f005 fcfb 	bl	8007730 <__errno>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2216      	movs	r2, #22
 8001d3e:	601a      	str	r2, [r3, #0]
  return -1;
 8001d40:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <_exit>:

void _exit (int status)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d54:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f7ff ffe7 	bl	8001d2c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d5e:	e7fe      	b.n	8001d5e <_exit+0x12>

08001d60 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]
 8001d70:	e00a      	b.n	8001d88 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d72:	f3af 8000 	nop.w
 8001d76:	4601      	mov	r1, r0
 8001d78:	68bb      	ldr	r3, [r7, #8]
 8001d7a:	1c5a      	adds	r2, r3, #1
 8001d7c:	60ba      	str	r2, [r7, #8]
 8001d7e:	b2ca      	uxtb	r2, r1
 8001d80:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	3301      	adds	r3, #1
 8001d86:	617b      	str	r3, [r7, #20]
 8001d88:	697a      	ldr	r2, [r7, #20]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	dbf0      	blt.n	8001d72 <_read+0x12>
  }

  return len;
 8001d90:	687b      	ldr	r3, [r7, #4]
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3718      	adds	r7, #24
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}

08001d9a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d9a:	b580      	push	{r7, lr}
 8001d9c:	b086      	sub	sp, #24
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	60f8      	str	r0, [r7, #12]
 8001da2:	60b9      	str	r1, [r7, #8]
 8001da4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da6:	2300      	movs	r3, #0
 8001da8:	617b      	str	r3, [r7, #20]
 8001daa:	e009      	b.n	8001dc0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	1c5a      	adds	r2, r3, #1
 8001db0:	60ba      	str	r2, [r7, #8]
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	4618      	mov	r0, r3
 8001db6:	f7ff fd27 	bl	8001808 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	617b      	str	r3, [r7, #20]
 8001dc0:	697a      	ldr	r2, [r7, #20]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	dbf1      	blt.n	8001dac <_write+0x12>
  }
  return len;
 8001dc8:	687b      	ldr	r3, [r7, #4]
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3718      	adds	r7, #24
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <_close>:

int _close(int file)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	b083      	sub	sp, #12
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr

08001dea <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dea:	b480      	push	{r7}
 8001dec:	b083      	sub	sp, #12
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	6078      	str	r0, [r7, #4]
 8001df2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001dfa:	605a      	str	r2, [r3, #4]
  return 0;
 8001dfc:	2300      	movs	r3, #0
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr

08001e0a <_isatty>:

int _isatty(int file)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	b083      	sub	sp, #12
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e12:	2301      	movs	r3, #1
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3714      	adds	r7, #20
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
	...

08001e3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e44:	4a14      	ldr	r2, [pc, #80]	; (8001e98 <_sbrk+0x5c>)
 8001e46:	4b15      	ldr	r3, [pc, #84]	; (8001e9c <_sbrk+0x60>)
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e50:	4b13      	ldr	r3, [pc, #76]	; (8001ea0 <_sbrk+0x64>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d102      	bne.n	8001e5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e58:	4b11      	ldr	r3, [pc, #68]	; (8001ea0 <_sbrk+0x64>)
 8001e5a:	4a12      	ldr	r2, [pc, #72]	; (8001ea4 <_sbrk+0x68>)
 8001e5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e5e:	4b10      	ldr	r3, [pc, #64]	; (8001ea0 <_sbrk+0x64>)
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4413      	add	r3, r2
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	429a      	cmp	r2, r3
 8001e6a:	d207      	bcs.n	8001e7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e6c:	f005 fc60 	bl	8007730 <__errno>
 8001e70:	4603      	mov	r3, r0
 8001e72:	220c      	movs	r2, #12
 8001e74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e7a:	e009      	b.n	8001e90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e7c:	4b08      	ldr	r3, [pc, #32]	; (8001ea0 <_sbrk+0x64>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e82:	4b07      	ldr	r3, [pc, #28]	; (8001ea0 <_sbrk+0x64>)
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4413      	add	r3, r2
 8001e8a:	4a05      	ldr	r2, [pc, #20]	; (8001ea0 <_sbrk+0x64>)
 8001e8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	3718      	adds	r7, #24
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	20018000 	.word	0x20018000
 8001e9c:	00000400 	.word	0x00000400
 8001ea0:	20000500 	.word	0x20000500
 8001ea4:	20000658 	.word	0x20000658

08001ea8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001eac:	4b06      	ldr	r3, [pc, #24]	; (8001ec8 <SystemInit+0x20>)
 8001eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001eb2:	4a05      	ldr	r2, [pc, #20]	; (8001ec8 <SystemInit+0x20>)
 8001eb4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001eb8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001ebc:	bf00      	nop
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	e000ed00 	.word	0xe000ed00

08001ecc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ecc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f04 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ed0:	f7ff ffea 	bl	8001ea8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ed4:	480c      	ldr	r0, [pc, #48]	; (8001f08 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ed6:	490d      	ldr	r1, [pc, #52]	; (8001f0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ed8:	4a0d      	ldr	r2, [pc, #52]	; (8001f10 <LoopForever+0xe>)
  movs r3, #0
 8001eda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001edc:	e002      	b.n	8001ee4 <LoopCopyDataInit>

08001ede <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ede:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ee0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ee2:	3304      	adds	r3, #4

08001ee4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ee4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ee6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ee8:	d3f9      	bcc.n	8001ede <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eea:	4a0a      	ldr	r2, [pc, #40]	; (8001f14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001eec:	4c0a      	ldr	r4, [pc, #40]	; (8001f18 <LoopForever+0x16>)
  movs r3, #0
 8001eee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ef0:	e001      	b.n	8001ef6 <LoopFillZerobss>

08001ef2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ef2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ef4:	3204      	adds	r2, #4

08001ef6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ef6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ef8:	d3fb      	bcc.n	8001ef2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001efa:	f005 fc1f 	bl	800773c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001efe:	f7fe ffd1 	bl	8000ea4 <main>

08001f02 <LoopForever>:

LoopForever:
    b LoopForever
 8001f02:	e7fe      	b.n	8001f02 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001f04:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001f08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f0c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001f10:	08009a44 	.word	0x08009a44
  ldr r2, =_sbss
 8001f14:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001f18:	20000654 	.word	0x20000654

08001f1c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f1c:	e7fe      	b.n	8001f1c <ADC1_2_IRQHandler>
	...

08001f20 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f26:	2300      	movs	r3, #0
 8001f28:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f2a:	4b0c      	ldr	r3, [pc, #48]	; (8001f5c <HAL_Init+0x3c>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a0b      	ldr	r2, [pc, #44]	; (8001f5c <HAL_Init+0x3c>)
 8001f30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f34:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f36:	2003      	movs	r0, #3
 8001f38:	f002 f9ca 	bl	80042d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f3c:	2000      	movs	r0, #0
 8001f3e:	f000 f80f 	bl	8001f60 <HAL_InitTick>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d002      	beq.n	8001f4e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	71fb      	strb	r3, [r7, #7]
 8001f4c:	e001      	b.n	8001f52 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f4e:	f7ff fc73 	bl	8001838 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f52:	79fb      	ldrb	r3, [r7, #7]
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3708      	adds	r7, #8
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	40022000 	.word	0x40022000

08001f60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001f6c:	4b17      	ldr	r3, [pc, #92]	; (8001fcc <HAL_InitTick+0x6c>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d023      	beq.n	8001fbc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f74:	4b16      	ldr	r3, [pc, #88]	; (8001fd0 <HAL_InitTick+0x70>)
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	4b14      	ldr	r3, [pc, #80]	; (8001fcc <HAL_InitTick+0x6c>)
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f82:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f002 f9d5 	bl	800433a <HAL_SYSTICK_Config>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d10f      	bne.n	8001fb6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2b0f      	cmp	r3, #15
 8001f9a:	d809      	bhi.n	8001fb0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	6879      	ldr	r1, [r7, #4]
 8001fa0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001fa4:	f002 f99f 	bl	80042e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001fa8:	4a0a      	ldr	r2, [pc, #40]	; (8001fd4 <HAL_InitTick+0x74>)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6013      	str	r3, [r2, #0]
 8001fae:	e007      	b.n	8001fc0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	73fb      	strb	r3, [r7, #15]
 8001fb4:	e004      	b.n	8001fc0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	73fb      	strb	r3, [r7, #15]
 8001fba:	e001      	b.n	8001fc0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3710      	adds	r7, #16
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	2000000c 	.word	0x2000000c
 8001fd0:	20000004 	.word	0x20000004
 8001fd4:	20000008 	.word	0x20000008

08001fd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001fdc:	4b06      	ldr	r3, [pc, #24]	; (8001ff8 <HAL_IncTick+0x20>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	4b06      	ldr	r3, [pc, #24]	; (8001ffc <HAL_IncTick+0x24>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4413      	add	r3, r2
 8001fe8:	4a04      	ldr	r2, [pc, #16]	; (8001ffc <HAL_IncTick+0x24>)
 8001fea:	6013      	str	r3, [r2, #0]
}
 8001fec:	bf00      	nop
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop
 8001ff8:	2000000c 	.word	0x2000000c
 8001ffc:	20000504 	.word	0x20000504

08002000 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  return uwTick;
 8002004:	4b03      	ldr	r3, [pc, #12]	; (8002014 <HAL_GetTick+0x14>)
 8002006:	681b      	ldr	r3, [r3, #0]
}
 8002008:	4618      	mov	r0, r3
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	20000504 	.word	0x20000504

08002018 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002020:	f7ff ffee 	bl	8002000 <HAL_GetTick>
 8002024:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002030:	d005      	beq.n	800203e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002032:	4b0a      	ldr	r3, [pc, #40]	; (800205c <HAL_Delay+0x44>)
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	461a      	mov	r2, r3
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	4413      	add	r3, r2
 800203c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800203e:	bf00      	nop
 8002040:	f7ff ffde 	bl	8002000 <HAL_GetTick>
 8002044:	4602      	mov	r2, r0
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	68fa      	ldr	r2, [r7, #12]
 800204c:	429a      	cmp	r2, r3
 800204e:	d8f7      	bhi.n	8002040 <HAL_Delay+0x28>
  {
  }
}
 8002050:	bf00      	nop
 8002052:	bf00      	nop
 8002054:	3710      	adds	r7, #16
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	2000000c 	.word	0x2000000c

08002060 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002060:	b480      	push	{r7}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	431a      	orrs	r2, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	609a      	str	r2, [r3, #8]
}
 800207a:	bf00      	nop
 800207c:	370c      	adds	r7, #12
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr

08002086 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002086:	b480      	push	{r7}
 8002088:	b083      	sub	sp, #12
 800208a:	af00      	add	r7, sp, #0
 800208c:	6078      	str	r0, [r7, #4]
 800208e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	431a      	orrs	r2, r3
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	609a      	str	r2, [r3, #8]
}
 80020a0:	bf00      	nop
 80020a2:	370c      	adds	r7, #12
 80020a4:	46bd      	mov	sp, r7
 80020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020aa:	4770      	bx	lr

080020ac <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80020bc:	4618      	mov	r0, r3
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b087      	sub	sp, #28
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	60f8      	str	r0, [r7, #12]
 80020d0:	60b9      	str	r1, [r7, #8]
 80020d2:	607a      	str	r2, [r7, #4]
 80020d4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	3360      	adds	r3, #96	; 0x60
 80020da:	461a      	mov	r2, r3
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	4b08      	ldr	r3, [pc, #32]	; (800210c <LL_ADC_SetOffset+0x44>)
 80020ea:	4013      	ands	r3, r2
 80020ec:	687a      	ldr	r2, [r7, #4]
 80020ee:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80020f2:	683a      	ldr	r2, [r7, #0]
 80020f4:	430a      	orrs	r2, r1
 80020f6:	4313      	orrs	r3, r2
 80020f8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002100:	bf00      	nop
 8002102:	371c      	adds	r7, #28
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr
 800210c:	03fff000 	.word	0x03fff000

08002110 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002110:	b480      	push	{r7}
 8002112:	b085      	sub	sp, #20
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	3360      	adds	r3, #96	; 0x60
 800211e:	461a      	mov	r2, r3
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	4413      	add	r3, r2
 8002126:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002130:	4618      	mov	r0, r3
 8002132:	3714      	adds	r7, #20
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr

0800213c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800213c:	b480      	push	{r7}
 800213e:	b087      	sub	sp, #28
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	3360      	adds	r3, #96	; 0x60
 800214c:	461a      	mov	r2, r3
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	4413      	add	r3, r2
 8002154:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	431a      	orrs	r2, r3
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002166:	bf00      	nop
 8002168:	371c      	adds	r7, #28
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr

08002172 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002172:	b480      	push	{r7}
 8002174:	b083      	sub	sp, #12
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	68db      	ldr	r3, [r3, #12]
 800217e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002182:	2b00      	cmp	r3, #0
 8002184:	d101      	bne.n	800218a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002186:	2301      	movs	r3, #1
 8002188:	e000      	b.n	800218c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800218a:	2300      	movs	r3, #0
}
 800218c:	4618      	mov	r0, r3
 800218e:	370c      	adds	r7, #12
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002198:	b480      	push	{r7}
 800219a:	b087      	sub	sp, #28
 800219c:	af00      	add	r7, sp, #0
 800219e:	60f8      	str	r0, [r7, #12]
 80021a0:	60b9      	str	r1, [r7, #8]
 80021a2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	3330      	adds	r3, #48	; 0x30
 80021a8:	461a      	mov	r2, r3
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	0a1b      	lsrs	r3, r3, #8
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	f003 030c 	and.w	r3, r3, #12
 80021b4:	4413      	add	r3, r2
 80021b6:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	f003 031f 	and.w	r3, r3, #31
 80021c2:	211f      	movs	r1, #31
 80021c4:	fa01 f303 	lsl.w	r3, r1, r3
 80021c8:	43db      	mvns	r3, r3
 80021ca:	401a      	ands	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	0e9b      	lsrs	r3, r3, #26
 80021d0:	f003 011f 	and.w	r1, r3, #31
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	f003 031f 	and.w	r3, r3, #31
 80021da:	fa01 f303 	lsl.w	r3, r1, r3
 80021de:	431a      	orrs	r2, r3
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80021e4:	bf00      	nop
 80021e6:	371c      	adds	r7, #28
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b087      	sub	sp, #28
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	60f8      	str	r0, [r7, #12]
 80021f8:	60b9      	str	r1, [r7, #8]
 80021fa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	3314      	adds	r3, #20
 8002200:	461a      	mov	r2, r3
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	0e5b      	lsrs	r3, r3, #25
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	f003 0304 	and.w	r3, r3, #4
 800220c:	4413      	add	r3, r2
 800220e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	0d1b      	lsrs	r3, r3, #20
 8002218:	f003 031f 	and.w	r3, r3, #31
 800221c:	2107      	movs	r1, #7
 800221e:	fa01 f303 	lsl.w	r3, r1, r3
 8002222:	43db      	mvns	r3, r3
 8002224:	401a      	ands	r2, r3
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	0d1b      	lsrs	r3, r3, #20
 800222a:	f003 031f 	and.w	r3, r3, #31
 800222e:	6879      	ldr	r1, [r7, #4]
 8002230:	fa01 f303 	lsl.w	r3, r1, r3
 8002234:	431a      	orrs	r2, r3
 8002236:	697b      	ldr	r3, [r7, #20]
 8002238:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800223a:	bf00      	nop
 800223c:	371c      	adds	r7, #28
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
	...

08002248 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	60b9      	str	r1, [r7, #8]
 8002252:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002260:	43db      	mvns	r3, r3
 8002262:	401a      	ands	r2, r3
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f003 0318 	and.w	r3, r3, #24
 800226a:	4908      	ldr	r1, [pc, #32]	; (800228c <LL_ADC_SetChannelSingleDiff+0x44>)
 800226c:	40d9      	lsrs	r1, r3
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	400b      	ands	r3, r1
 8002272:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002276:	431a      	orrs	r2, r3
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800227e:	bf00      	nop
 8002280:	3714      	adds	r7, #20
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	0007ffff 	.word	0x0007ffff

08002290 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f003 031f 	and.w	r3, r3, #31
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80022bc:	4618      	mov	r0, r3
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80022d8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	6093      	str	r3, [r2, #8]
}
 80022e0:	bf00      	nop
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80022fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002300:	d101      	bne.n	8002306 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002302:	2301      	movs	r3, #1
 8002304:	e000      	b.n	8002308 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002306:	2300      	movs	r3, #0
}
 8002308:	4618      	mov	r0, r3
 800230a:	370c      	adds	r7, #12
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr

08002314 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002324:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002328:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002330:	bf00      	nop
 8002332:	370c      	adds	r7, #12
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr

0800233c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	689b      	ldr	r3, [r3, #8]
 8002348:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800234c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002350:	d101      	bne.n	8002356 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002352:	2301      	movs	r3, #1
 8002354:	e000      	b.n	8002358 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002356:	2300      	movs	r3, #0
}
 8002358:	4618      	mov	r0, r3
 800235a:	370c      	adds	r7, #12
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr

08002364 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002374:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002378:	f043 0201 	orr.w	r2, r3, #1
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002380:	bf00      	nop
 8002382:	370c      	adds	r7, #12
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr

0800238c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	f003 0301 	and.w	r3, r3, #1
 800239c:	2b01      	cmp	r3, #1
 800239e:	d101      	bne.n	80023a4 <LL_ADC_IsEnabled+0x18>
 80023a0:	2301      	movs	r3, #1
 80023a2:	e000      	b.n	80023a6 <LL_ADC_IsEnabled+0x1a>
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	370c      	adds	r7, #12
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr

080023b2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80023b2:	b480      	push	{r7}
 80023b4:	b083      	sub	sp, #12
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80023c2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80023c6:	f043 0204 	orr.w	r2, r3, #4
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80023ce:	bf00      	nop
 80023d0:	370c      	adds	r7, #12
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr

080023da <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80023da:	b480      	push	{r7}
 80023dc:	b083      	sub	sp, #12
 80023de:	af00      	add	r7, sp, #0
 80023e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	f003 0304 	and.w	r3, r3, #4
 80023ea:	2b04      	cmp	r3, #4
 80023ec:	d101      	bne.n	80023f2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80023ee:	2301      	movs	r3, #1
 80023f0:	e000      	b.n	80023f4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80023f2:	2300      	movs	r3, #0
}
 80023f4:	4618      	mov	r0, r3
 80023f6:	370c      	adds	r7, #12
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f003 0308 	and.w	r3, r3, #8
 8002410:	2b08      	cmp	r3, #8
 8002412:	d101      	bne.n	8002418 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002414:	2301      	movs	r3, #1
 8002416:	e000      	b.n	800241a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002418:	2300      	movs	r3, #0
}
 800241a:	4618      	mov	r0, r3
 800241c:	370c      	adds	r7, #12
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
	...

08002428 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002428:	b590      	push	{r4, r7, lr}
 800242a:	b089      	sub	sp, #36	; 0x24
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002430:	2300      	movs	r3, #0
 8002432:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002434:	2300      	movs	r3, #0
 8002436:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d101      	bne.n	8002442 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e130      	b.n	80026a4 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	691b      	ldr	r3, [r3, #16]
 8002446:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800244c:	2b00      	cmp	r3, #0
 800244e:	d109      	bne.n	8002464 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	f7ff fa15 	bl	8001880 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4618      	mov	r0, r3
 800246a:	f7ff ff3f 	bl	80022ec <LL_ADC_IsDeepPowerDownEnabled>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d004      	beq.n	800247e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4618      	mov	r0, r3
 800247a:	f7ff ff25 	bl	80022c8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4618      	mov	r0, r3
 8002484:	f7ff ff5a 	bl	800233c <LL_ADC_IsInternalRegulatorEnabled>
 8002488:	4603      	mov	r3, r0
 800248a:	2b00      	cmp	r3, #0
 800248c:	d115      	bne.n	80024ba <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4618      	mov	r0, r3
 8002494:	f7ff ff3e 	bl	8002314 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002498:	4b84      	ldr	r3, [pc, #528]	; (80026ac <HAL_ADC_Init+0x284>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	099b      	lsrs	r3, r3, #6
 800249e:	4a84      	ldr	r2, [pc, #528]	; (80026b0 <HAL_ADC_Init+0x288>)
 80024a0:	fba2 2303 	umull	r2, r3, r2, r3
 80024a4:	099b      	lsrs	r3, r3, #6
 80024a6:	3301      	adds	r3, #1
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80024ac:	e002      	b.n	80024b4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	3b01      	subs	r3, #1
 80024b2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d1f9      	bne.n	80024ae <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4618      	mov	r0, r3
 80024c0:	f7ff ff3c 	bl	800233c <LL_ADC_IsInternalRegulatorEnabled>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d10d      	bne.n	80024e6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024ce:	f043 0210 	orr.w	r2, r3, #16
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024da:	f043 0201 	orr.w	r2, r3, #1
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7ff ff75 	bl	80023da <LL_ADC_REG_IsConversionOngoing>
 80024f0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024f6:	f003 0310 	and.w	r3, r3, #16
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	f040 80c9 	bne.w	8002692 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	2b00      	cmp	r3, #0
 8002504:	f040 80c5 	bne.w	8002692 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800250c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002510:	f043 0202 	orr.w	r2, r3, #2
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4618      	mov	r0, r3
 800251e:	f7ff ff35 	bl	800238c <LL_ADC_IsEnabled>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d115      	bne.n	8002554 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002528:	4862      	ldr	r0, [pc, #392]	; (80026b4 <HAL_ADC_Init+0x28c>)
 800252a:	f7ff ff2f 	bl	800238c <LL_ADC_IsEnabled>
 800252e:	4604      	mov	r4, r0
 8002530:	4861      	ldr	r0, [pc, #388]	; (80026b8 <HAL_ADC_Init+0x290>)
 8002532:	f7ff ff2b 	bl	800238c <LL_ADC_IsEnabled>
 8002536:	4603      	mov	r3, r0
 8002538:	431c      	orrs	r4, r3
 800253a:	4860      	ldr	r0, [pc, #384]	; (80026bc <HAL_ADC_Init+0x294>)
 800253c:	f7ff ff26 	bl	800238c <LL_ADC_IsEnabled>
 8002540:	4603      	mov	r3, r0
 8002542:	4323      	orrs	r3, r4
 8002544:	2b00      	cmp	r3, #0
 8002546:	d105      	bne.n	8002554 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	4619      	mov	r1, r3
 800254e:	485c      	ldr	r0, [pc, #368]	; (80026c0 <HAL_ADC_Init+0x298>)
 8002550:	f7ff fd86 	bl	8002060 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	7e5b      	ldrb	r3, [r3, #25]
 8002558:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800255e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002564:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800256a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002572:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002574:	4313      	orrs	r3, r2
 8002576:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800257e:	2b01      	cmp	r3, #1
 8002580:	d106      	bne.n	8002590 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002586:	3b01      	subs	r3, #1
 8002588:	045b      	lsls	r3, r3, #17
 800258a:	69ba      	ldr	r2, [r7, #24]
 800258c:	4313      	orrs	r3, r2
 800258e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002594:	2b00      	cmp	r3, #0
 8002596:	d009      	beq.n	80025ac <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800259c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025a4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80025a6:	69ba      	ldr	r2, [r7, #24]
 80025a8:	4313      	orrs	r3, r2
 80025aa:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	68da      	ldr	r2, [r3, #12]
 80025b2:	4b44      	ldr	r3, [pc, #272]	; (80026c4 <HAL_ADC_Init+0x29c>)
 80025b4:	4013      	ands	r3, r2
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	6812      	ldr	r2, [r2, #0]
 80025ba:	69b9      	ldr	r1, [r7, #24]
 80025bc:	430b      	orrs	r3, r1
 80025be:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4618      	mov	r0, r3
 80025c6:	f7ff ff1b 	bl	8002400 <LL_ADC_INJ_IsConversionOngoing>
 80025ca:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d13d      	bne.n	800264e <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d13a      	bne.n	800264e <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80025dc:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80025e4:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80025e6:	4313      	orrs	r3, r2
 80025e8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80025f4:	f023 0302 	bic.w	r3, r3, #2
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	6812      	ldr	r2, [r2, #0]
 80025fc:	69b9      	ldr	r1, [r7, #24]
 80025fe:	430b      	orrs	r3, r1
 8002600:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002608:	2b01      	cmp	r3, #1
 800260a:	d118      	bne.n	800263e <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002616:	f023 0304 	bic.w	r3, r3, #4
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002622:	4311      	orrs	r1, r2
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002628:	4311      	orrs	r1, r2
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800262e:	430a      	orrs	r2, r1
 8002630:	431a      	orrs	r2, r3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f042 0201 	orr.w	r2, r2, #1
 800263a:	611a      	str	r2, [r3, #16]
 800263c:	e007      	b.n	800264e <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	691a      	ldr	r2, [r3, #16]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f022 0201 	bic.w	r2, r2, #1
 800264c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d10c      	bne.n	8002670 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265c:	f023 010f 	bic.w	r1, r3, #15
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	69db      	ldr	r3, [r3, #28]
 8002664:	1e5a      	subs	r2, r3, #1
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	430a      	orrs	r2, r1
 800266c:	631a      	str	r2, [r3, #48]	; 0x30
 800266e:	e007      	b.n	8002680 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f022 020f 	bic.w	r2, r2, #15
 800267e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002684:	f023 0303 	bic.w	r3, r3, #3
 8002688:	f043 0201 	orr.w	r2, r3, #1
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	655a      	str	r2, [r3, #84]	; 0x54
 8002690:	e007      	b.n	80026a2 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002696:	f043 0210 	orr.w	r2, r3, #16
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80026a2:	7ffb      	ldrb	r3, [r7, #31]
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3724      	adds	r7, #36	; 0x24
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd90      	pop	{r4, r7, pc}
 80026ac:	20000004 	.word	0x20000004
 80026b0:	053e2d63 	.word	0x053e2d63
 80026b4:	50040000 	.word	0x50040000
 80026b8:	50040100 	.word	0x50040100
 80026bc:	50040200 	.word	0x50040200
 80026c0:	50040300 	.word	0x50040300
 80026c4:	fff0c007 	.word	0xfff0c007

080026c8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b086      	sub	sp, #24
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80026d0:	4857      	ldr	r0, [pc, #348]	; (8002830 <HAL_ADC_Start+0x168>)
 80026d2:	f7ff fddd 	bl	8002290 <LL_ADC_GetMultimode>
 80026d6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff fe7c 	bl	80023da <LL_ADC_REG_IsConversionOngoing>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	f040 809c 	bne.w	8002822 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d101      	bne.n	80026f8 <HAL_ADC_Start+0x30>
 80026f4:	2302      	movs	r3, #2
 80026f6:	e097      	b.n	8002828 <HAL_ADC_Start+0x160>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2201      	movs	r2, #1
 80026fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f000 fd73 	bl	80031ec <ADC_Enable>
 8002706:	4603      	mov	r3, r0
 8002708:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800270a:	7dfb      	ldrb	r3, [r7, #23]
 800270c:	2b00      	cmp	r3, #0
 800270e:	f040 8083 	bne.w	8002818 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002716:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800271a:	f023 0301 	bic.w	r3, r3, #1
 800271e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a42      	ldr	r2, [pc, #264]	; (8002834 <HAL_ADC_Start+0x16c>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d002      	beq.n	8002736 <HAL_ADC_Start+0x6e>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	e000      	b.n	8002738 <HAL_ADC_Start+0x70>
 8002736:	4b40      	ldr	r3, [pc, #256]	; (8002838 <HAL_ADC_Start+0x170>)
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	6812      	ldr	r2, [r2, #0]
 800273c:	4293      	cmp	r3, r2
 800273e:	d002      	beq.n	8002746 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d105      	bne.n	8002752 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800274a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002756:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800275a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800275e:	d106      	bne.n	800276e <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002764:	f023 0206 	bic.w	r2, r3, #6
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	659a      	str	r2, [r3, #88]	; 0x58
 800276c:	e002      	b.n	8002774 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2200      	movs	r2, #0
 8002772:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	221c      	movs	r2, #28
 800277a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a2a      	ldr	r2, [pc, #168]	; (8002834 <HAL_ADC_Start+0x16c>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d002      	beq.n	8002794 <HAL_ADC_Start+0xcc>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	e000      	b.n	8002796 <HAL_ADC_Start+0xce>
 8002794:	4b28      	ldr	r3, [pc, #160]	; (8002838 <HAL_ADC_Start+0x170>)
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	6812      	ldr	r2, [r2, #0]
 800279a:	4293      	cmp	r3, r2
 800279c:	d008      	beq.n	80027b0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d005      	beq.n	80027b0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	2b05      	cmp	r3, #5
 80027a8:	d002      	beq.n	80027b0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	2b09      	cmp	r3, #9
 80027ae:	d114      	bne.n	80027da <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	68db      	ldr	r3, [r3, #12]
 80027b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d007      	beq.n	80027ce <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027c6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4618      	mov	r0, r3
 80027d4:	f7ff fded 	bl	80023b2 <LL_ADC_REG_StartConversion>
 80027d8:	e025      	b.n	8002826 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027de:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a12      	ldr	r2, [pc, #72]	; (8002834 <HAL_ADC_Start+0x16c>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d002      	beq.n	80027f6 <HAL_ADC_Start+0x12e>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	e000      	b.n	80027f8 <HAL_ADC_Start+0x130>
 80027f6:	4b10      	ldr	r3, [pc, #64]	; (8002838 <HAL_ADC_Start+0x170>)
 80027f8:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	68db      	ldr	r3, [r3, #12]
 80027fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d00f      	beq.n	8002826 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800280a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800280e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	655a      	str	r2, [r3, #84]	; 0x54
 8002816:	e006      	b.n	8002826 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002820:	e001      	b.n	8002826 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002822:	2302      	movs	r3, #2
 8002824:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002826:	7dfb      	ldrb	r3, [r7, #23]
}
 8002828:	4618      	mov	r0, r3
 800282a:	3718      	adds	r7, #24
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	50040300 	.word	0x50040300
 8002834:	50040100 	.word	0x50040100
 8002838:	50040000 	.word	0x50040000

0800283c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b088      	sub	sp, #32
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002846:	4866      	ldr	r0, [pc, #408]	; (80029e0 <HAL_ADC_PollForConversion+0x1a4>)
 8002848:	f7ff fd22 	bl	8002290 <LL_ADC_GetMultimode>
 800284c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	695b      	ldr	r3, [r3, #20]
 8002852:	2b08      	cmp	r3, #8
 8002854:	d102      	bne.n	800285c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002856:	2308      	movs	r3, #8
 8002858:	61fb      	str	r3, [r7, #28]
 800285a:	e02a      	b.n	80028b2 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d005      	beq.n	800286e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	2b05      	cmp	r3, #5
 8002866:	d002      	beq.n	800286e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	2b09      	cmp	r3, #9
 800286c:	d111      	bne.n	8002892 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	f003 0301 	and.w	r3, r3, #1
 8002878:	2b00      	cmp	r3, #0
 800287a:	d007      	beq.n	800288c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002880:	f043 0220 	orr.w	r2, r3, #32
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e0a4      	b.n	80029d6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800288c:	2304      	movs	r3, #4
 800288e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002890:	e00f      	b.n	80028b2 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002892:	4853      	ldr	r0, [pc, #332]	; (80029e0 <HAL_ADC_PollForConversion+0x1a4>)
 8002894:	f7ff fd0a 	bl	80022ac <LL_ADC_GetMultiDMATransfer>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d007      	beq.n	80028ae <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028a2:	f043 0220 	orr.w	r2, r3, #32
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e093      	b.n	80029d6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80028ae:	2304      	movs	r3, #4
 80028b0:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80028b2:	f7ff fba5 	bl	8002000 <HAL_GetTick>
 80028b6:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80028b8:	e021      	b.n	80028fe <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80028c0:	d01d      	beq.n	80028fe <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80028c2:	f7ff fb9d 	bl	8002000 <HAL_GetTick>
 80028c6:	4602      	mov	r2, r0
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	683a      	ldr	r2, [r7, #0]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d302      	bcc.n	80028d8 <HAL_ADC_PollForConversion+0x9c>
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d112      	bne.n	80028fe <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	4013      	ands	r3, r2
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d10b      	bne.n	80028fe <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028ea:	f043 0204 	orr.w	r2, r3, #4
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 80028fa:	2303      	movs	r3, #3
 80028fc:	e06b      	b.n	80029d6 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	4013      	ands	r3, r2
 8002908:	2b00      	cmp	r3, #0
 800290a:	d0d6      	beq.n	80028ba <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002910:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4618      	mov	r0, r3
 800291e:	f7ff fc28 	bl	8002172 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002922:	4603      	mov	r3, r0
 8002924:	2b00      	cmp	r3, #0
 8002926:	d01c      	beq.n	8002962 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	7e5b      	ldrb	r3, [r3, #25]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d118      	bne.n	8002962 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0308 	and.w	r3, r3, #8
 800293a:	2b08      	cmp	r3, #8
 800293c:	d111      	bne.n	8002962 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002942:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800294e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d105      	bne.n	8002962 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800295a:	f043 0201 	orr.w	r2, r3, #1
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a1f      	ldr	r2, [pc, #124]	; (80029e4 <HAL_ADC_PollForConversion+0x1a8>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d002      	beq.n	8002972 <HAL_ADC_PollForConversion+0x136>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	e000      	b.n	8002974 <HAL_ADC_PollForConversion+0x138>
 8002972:	4b1d      	ldr	r3, [pc, #116]	; (80029e8 <HAL_ADC_PollForConversion+0x1ac>)
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	6812      	ldr	r2, [r2, #0]
 8002978:	4293      	cmp	r3, r2
 800297a:	d008      	beq.n	800298e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d005      	beq.n	800298e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	2b05      	cmp	r3, #5
 8002986:	d002      	beq.n	800298e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	2b09      	cmp	r3, #9
 800298c:	d104      	bne.n	8002998 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	61bb      	str	r3, [r7, #24]
 8002996:	e00c      	b.n	80029b2 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a11      	ldr	r2, [pc, #68]	; (80029e4 <HAL_ADC_PollForConversion+0x1a8>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d002      	beq.n	80029a8 <HAL_ADC_PollForConversion+0x16c>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	e000      	b.n	80029aa <HAL_ADC_PollForConversion+0x16e>
 80029a8:	4b0f      	ldr	r3, [pc, #60]	; (80029e8 <HAL_ADC_PollForConversion+0x1ac>)
 80029aa:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	2b08      	cmp	r3, #8
 80029b6:	d104      	bne.n	80029c2 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2208      	movs	r2, #8
 80029be:	601a      	str	r2, [r3, #0]
 80029c0:	e008      	b.n	80029d4 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d103      	bne.n	80029d4 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	220c      	movs	r2, #12
 80029d2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3720      	adds	r7, #32
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	50040300 	.word	0x50040300
 80029e4:	50040100 	.word	0x50040100
 80029e8:	50040000 	.word	0x50040000

080029ec <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
	...

08002a08 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b0b6      	sub	sp, #216	; 0xd8
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a12:	2300      	movs	r3, #0
 8002a14:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d101      	bne.n	8002a2a <HAL_ADC_ConfigChannel+0x22>
 8002a26:	2302      	movs	r3, #2
 8002a28:	e3c9      	b.n	80031be <HAL_ADC_ConfigChannel+0x7b6>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7ff fccf 	bl	80023da <LL_ADC_REG_IsConversionOngoing>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	f040 83aa 	bne.w	8003198 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	2b05      	cmp	r3, #5
 8002a52:	d824      	bhi.n	8002a9e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	3b02      	subs	r3, #2
 8002a5a:	2b03      	cmp	r3, #3
 8002a5c:	d81b      	bhi.n	8002a96 <HAL_ADC_ConfigChannel+0x8e>
 8002a5e:	a201      	add	r2, pc, #4	; (adr r2, 8002a64 <HAL_ADC_ConfigChannel+0x5c>)
 8002a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a64:	08002a75 	.word	0x08002a75
 8002a68:	08002a7d 	.word	0x08002a7d
 8002a6c:	08002a85 	.word	0x08002a85
 8002a70:	08002a8d 	.word	0x08002a8d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002a74:	230c      	movs	r3, #12
 8002a76:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002a7a:	e010      	b.n	8002a9e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002a7c:	2312      	movs	r3, #18
 8002a7e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002a82:	e00c      	b.n	8002a9e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002a84:	2318      	movs	r3, #24
 8002a86:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002a8a:	e008      	b.n	8002a9e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002a8c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a90:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002a94:	e003      	b.n	8002a9e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002a96:	2306      	movs	r3, #6
 8002a98:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002a9c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6818      	ldr	r0, [r3, #0]
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8002aac:	f7ff fb74 	bl	8002198 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7ff fc90 	bl	80023da <LL_ADC_REG_IsConversionOngoing>
 8002aba:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7ff fc9c 	bl	8002400 <LL_ADC_INJ_IsConversionOngoing>
 8002ac8:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002acc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	f040 81a4 	bne.w	8002e1e <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ad6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	f040 819f 	bne.w	8002e1e <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6818      	ldr	r0, [r3, #0]
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	6819      	ldr	r1, [r3, #0]
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	461a      	mov	r2, r3
 8002aee:	f7ff fb7f 	bl	80021f0 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	695a      	ldr	r2, [r3, #20]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	08db      	lsrs	r3, r3, #3
 8002afe:	f003 0303 	and.w	r3, r3, #3
 8002b02:	005b      	lsls	r3, r3, #1
 8002b04:	fa02 f303 	lsl.w	r3, r2, r3
 8002b08:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	691b      	ldr	r3, [r3, #16]
 8002b10:	2b04      	cmp	r3, #4
 8002b12:	d00a      	beq.n	8002b2a <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6818      	ldr	r0, [r3, #0]
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	6919      	ldr	r1, [r3, #16]
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b24:	f7ff fad0 	bl	80020c8 <LL_ADC_SetOffset>
 8002b28:	e179      	b.n	8002e1e <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	2100      	movs	r1, #0
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7ff faed 	bl	8002110 <LL_ADC_GetOffsetChannel>
 8002b36:	4603      	mov	r3, r0
 8002b38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d10a      	bne.n	8002b56 <HAL_ADC_ConfigChannel+0x14e>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2100      	movs	r1, #0
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7ff fae2 	bl	8002110 <LL_ADC_GetOffsetChannel>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	0e9b      	lsrs	r3, r3, #26
 8002b50:	f003 021f 	and.w	r2, r3, #31
 8002b54:	e01e      	b.n	8002b94 <HAL_ADC_ConfigChannel+0x18c>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	2100      	movs	r1, #0
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7ff fad7 	bl	8002110 <LL_ADC_GetOffsetChannel>
 8002b62:	4603      	mov	r3, r0
 8002b64:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b68:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002b6c:	fa93 f3a3 	rbit	r3, r3
 8002b70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002b74:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002b78:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002b7c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d101      	bne.n	8002b88 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002b84:	2320      	movs	r3, #32
 8002b86:	e004      	b.n	8002b92 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002b88:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002b8c:	fab3 f383 	clz	r3, r3
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d105      	bne.n	8002bac <HAL_ADC_ConfigChannel+0x1a4>
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	0e9b      	lsrs	r3, r3, #26
 8002ba6:	f003 031f 	and.w	r3, r3, #31
 8002baa:	e018      	b.n	8002bde <HAL_ADC_ConfigChannel+0x1d6>
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002bb8:	fa93 f3a3 	rbit	r3, r3
 8002bbc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8002bc0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002bc4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8002bc8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d101      	bne.n	8002bd4 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002bd0:	2320      	movs	r3, #32
 8002bd2:	e004      	b.n	8002bde <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002bd4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002bd8:	fab3 f383 	clz	r3, r3
 8002bdc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d106      	bne.n	8002bf0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2200      	movs	r2, #0
 8002be8:	2100      	movs	r1, #0
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff faa6 	bl	800213c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	2101      	movs	r1, #1
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7ff fa8a 	bl	8002110 <LL_ADC_GetOffsetChannel>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d10a      	bne.n	8002c1c <HAL_ADC_ConfigChannel+0x214>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2101      	movs	r1, #1
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7ff fa7f 	bl	8002110 <LL_ADC_GetOffsetChannel>
 8002c12:	4603      	mov	r3, r0
 8002c14:	0e9b      	lsrs	r3, r3, #26
 8002c16:	f003 021f 	and.w	r2, r3, #31
 8002c1a:	e01e      	b.n	8002c5a <HAL_ADC_ConfigChannel+0x252>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2101      	movs	r1, #1
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7ff fa74 	bl	8002110 <LL_ADC_GetOffsetChannel>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002c32:	fa93 f3a3 	rbit	r3, r3
 8002c36:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8002c3a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002c3e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8002c42:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d101      	bne.n	8002c4e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002c4a:	2320      	movs	r3, #32
 8002c4c:	e004      	b.n	8002c58 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002c4e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002c52:	fab3 f383 	clz	r3, r3
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d105      	bne.n	8002c72 <HAL_ADC_ConfigChannel+0x26a>
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	0e9b      	lsrs	r3, r3, #26
 8002c6c:	f003 031f 	and.w	r3, r3, #31
 8002c70:	e018      	b.n	8002ca4 <HAL_ADC_ConfigChannel+0x29c>
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c7a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002c7e:	fa93 f3a3 	rbit	r3, r3
 8002c82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8002c86:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002c8a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8002c8e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d101      	bne.n	8002c9a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002c96:	2320      	movs	r3, #32
 8002c98:	e004      	b.n	8002ca4 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002c9a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002c9e:	fab3 f383 	clz	r3, r3
 8002ca2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d106      	bne.n	8002cb6 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	2200      	movs	r2, #0
 8002cae:	2101      	movs	r1, #1
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7ff fa43 	bl	800213c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	2102      	movs	r1, #2
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7ff fa27 	bl	8002110 <LL_ADC_GetOffsetChannel>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d10a      	bne.n	8002ce2 <HAL_ADC_ConfigChannel+0x2da>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2102      	movs	r1, #2
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f7ff fa1c 	bl	8002110 <LL_ADC_GetOffsetChannel>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	0e9b      	lsrs	r3, r3, #26
 8002cdc:	f003 021f 	and.w	r2, r3, #31
 8002ce0:	e01e      	b.n	8002d20 <HAL_ADC_ConfigChannel+0x318>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2102      	movs	r1, #2
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f7ff fa11 	bl	8002110 <LL_ADC_GetOffsetChannel>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002cf8:	fa93 f3a3 	rbit	r3, r3
 8002cfc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8002d00:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002d04:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8002d08:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d101      	bne.n	8002d14 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002d10:	2320      	movs	r3, #32
 8002d12:	e004      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002d14:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d18:	fab3 f383 	clz	r3, r3
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d105      	bne.n	8002d38 <HAL_ADC_ConfigChannel+0x330>
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	0e9b      	lsrs	r3, r3, #26
 8002d32:	f003 031f 	and.w	r3, r3, #31
 8002d36:	e014      	b.n	8002d62 <HAL_ADC_ConfigChannel+0x35a>
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002d40:	fa93 f3a3 	rbit	r3, r3
 8002d44:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8002d46:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d48:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8002d4c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d101      	bne.n	8002d58 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002d54:	2320      	movs	r3, #32
 8002d56:	e004      	b.n	8002d62 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002d58:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002d5c:	fab3 f383 	clz	r3, r3
 8002d60:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d106      	bne.n	8002d74 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	2102      	movs	r1, #2
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7ff f9e4 	bl	800213c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2103      	movs	r1, #3
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7ff f9c8 	bl	8002110 <LL_ADC_GetOffsetChannel>
 8002d80:	4603      	mov	r3, r0
 8002d82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d10a      	bne.n	8002da0 <HAL_ADC_ConfigChannel+0x398>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	2103      	movs	r1, #3
 8002d90:	4618      	mov	r0, r3
 8002d92:	f7ff f9bd 	bl	8002110 <LL_ADC_GetOffsetChannel>
 8002d96:	4603      	mov	r3, r0
 8002d98:	0e9b      	lsrs	r3, r3, #26
 8002d9a:	f003 021f 	and.w	r2, r3, #31
 8002d9e:	e017      	b.n	8002dd0 <HAL_ADC_ConfigChannel+0x3c8>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	2103      	movs	r1, #3
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7ff f9b2 	bl	8002110 <LL_ADC_GetOffsetChannel>
 8002dac:	4603      	mov	r3, r0
 8002dae:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002db2:	fa93 f3a3 	rbit	r3, r3
 8002db6:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002db8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002dba:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8002dbc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d101      	bne.n	8002dc6 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002dc2:	2320      	movs	r3, #32
 8002dc4:	e003      	b.n	8002dce <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002dc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002dc8:	fab3 f383 	clz	r3, r3
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d105      	bne.n	8002de8 <HAL_ADC_ConfigChannel+0x3e0>
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	0e9b      	lsrs	r3, r3, #26
 8002de2:	f003 031f 	and.w	r3, r3, #31
 8002de6:	e011      	b.n	8002e0c <HAL_ADC_ConfigChannel+0x404>
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002df0:	fa93 f3a3 	rbit	r3, r3
 8002df4:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8002df6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002df8:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8002dfa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d101      	bne.n	8002e04 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002e00:	2320      	movs	r3, #32
 8002e02:	e003      	b.n	8002e0c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002e04:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002e06:	fab3 f383 	clz	r3, r3
 8002e0a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d106      	bne.n	8002e1e <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2200      	movs	r2, #0
 8002e16:	2103      	movs	r1, #3
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff f98f 	bl	800213c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7ff fab2 	bl	800238c <LL_ADC_IsEnabled>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	f040 8140 	bne.w	80030b0 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6818      	ldr	r0, [r3, #0]
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	6819      	ldr	r1, [r3, #0]
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	f7ff fa03 	bl	8002248 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	4a8f      	ldr	r2, [pc, #572]	; (8003084 <HAL_ADC_ConfigChannel+0x67c>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	f040 8131 	bne.w	80030b0 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d10b      	bne.n	8002e76 <HAL_ADC_ConfigChannel+0x46e>
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	0e9b      	lsrs	r3, r3, #26
 8002e64:	3301      	adds	r3, #1
 8002e66:	f003 031f 	and.w	r3, r3, #31
 8002e6a:	2b09      	cmp	r3, #9
 8002e6c:	bf94      	ite	ls
 8002e6e:	2301      	movls	r3, #1
 8002e70:	2300      	movhi	r3, #0
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	e019      	b.n	8002eaa <HAL_ADC_ConfigChannel+0x4a2>
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e7c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e7e:	fa93 f3a3 	rbit	r3, r3
 8002e82:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8002e84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e86:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8002e88:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d101      	bne.n	8002e92 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002e8e:	2320      	movs	r3, #32
 8002e90:	e003      	b.n	8002e9a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002e92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e94:	fab3 f383 	clz	r3, r3
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	3301      	adds	r3, #1
 8002e9c:	f003 031f 	and.w	r3, r3, #31
 8002ea0:	2b09      	cmp	r3, #9
 8002ea2:	bf94      	ite	ls
 8002ea4:	2301      	movls	r3, #1
 8002ea6:	2300      	movhi	r3, #0
 8002ea8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d079      	beq.n	8002fa2 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d107      	bne.n	8002eca <HAL_ADC_ConfigChannel+0x4c2>
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	0e9b      	lsrs	r3, r3, #26
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	069b      	lsls	r3, r3, #26
 8002ec4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002ec8:	e015      	b.n	8002ef6 <HAL_ADC_ConfigChannel+0x4ee>
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ed2:	fa93 f3a3 	rbit	r3, r3
 8002ed6:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8002ed8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002eda:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8002edc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d101      	bne.n	8002ee6 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002ee2:	2320      	movs	r3, #32
 8002ee4:	e003      	b.n	8002eee <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002ee6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ee8:	fab3 f383 	clz	r3, r3
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	3301      	adds	r3, #1
 8002ef0:	069b      	lsls	r3, r3, #26
 8002ef2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d109      	bne.n	8002f16 <HAL_ADC_ConfigChannel+0x50e>
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	0e9b      	lsrs	r3, r3, #26
 8002f08:	3301      	adds	r3, #1
 8002f0a:	f003 031f 	and.w	r3, r3, #31
 8002f0e:	2101      	movs	r1, #1
 8002f10:	fa01 f303 	lsl.w	r3, r1, r3
 8002f14:	e017      	b.n	8002f46 <HAL_ADC_ConfigChannel+0x53e>
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f1e:	fa93 f3a3 	rbit	r3, r3
 8002f22:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8002f24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f26:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8002f28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d101      	bne.n	8002f32 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002f2e:	2320      	movs	r3, #32
 8002f30:	e003      	b.n	8002f3a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002f32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f34:	fab3 f383 	clz	r3, r3
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	f003 031f 	and.w	r3, r3, #31
 8002f40:	2101      	movs	r1, #1
 8002f42:	fa01 f303 	lsl.w	r3, r1, r3
 8002f46:	ea42 0103 	orr.w	r1, r2, r3
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d10a      	bne.n	8002f6c <HAL_ADC_ConfigChannel+0x564>
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	0e9b      	lsrs	r3, r3, #26
 8002f5c:	3301      	adds	r3, #1
 8002f5e:	f003 021f 	and.w	r2, r3, #31
 8002f62:	4613      	mov	r3, r2
 8002f64:	005b      	lsls	r3, r3, #1
 8002f66:	4413      	add	r3, r2
 8002f68:	051b      	lsls	r3, r3, #20
 8002f6a:	e018      	b.n	8002f9e <HAL_ADC_ConfigChannel+0x596>
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f74:	fa93 f3a3 	rbit	r3, r3
 8002f78:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8002f7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f7c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8002f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d101      	bne.n	8002f88 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002f84:	2320      	movs	r3, #32
 8002f86:	e003      	b.n	8002f90 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f8a:	fab3 f383 	clz	r3, r3
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	3301      	adds	r3, #1
 8002f92:	f003 021f 	and.w	r2, r3, #31
 8002f96:	4613      	mov	r3, r2
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	4413      	add	r3, r2
 8002f9c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f9e:	430b      	orrs	r3, r1
 8002fa0:	e081      	b.n	80030a6 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d107      	bne.n	8002fbe <HAL_ADC_ConfigChannel+0x5b6>
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	0e9b      	lsrs	r3, r3, #26
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	069b      	lsls	r3, r3, #26
 8002fb8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002fbc:	e015      	b.n	8002fea <HAL_ADC_ConfigChannel+0x5e2>
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fc6:	fa93 f3a3 	rbit	r3, r3
 8002fca:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fce:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8002fd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d101      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002fd6:	2320      	movs	r3, #32
 8002fd8:	e003      	b.n	8002fe2 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fdc:	fab3 f383 	clz	r3, r3
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	3301      	adds	r3, #1
 8002fe4:	069b      	lsls	r3, r3, #26
 8002fe6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d109      	bne.n	800300a <HAL_ADC_ConfigChannel+0x602>
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	0e9b      	lsrs	r3, r3, #26
 8002ffc:	3301      	adds	r3, #1
 8002ffe:	f003 031f 	and.w	r3, r3, #31
 8003002:	2101      	movs	r1, #1
 8003004:	fa01 f303 	lsl.w	r3, r1, r3
 8003008:	e017      	b.n	800303a <HAL_ADC_ConfigChannel+0x632>
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	fa93 f3a3 	rbit	r3, r3
 8003016:	61bb      	str	r3, [r7, #24]
  return result;
 8003018:	69bb      	ldr	r3, [r7, #24]
 800301a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800301c:	6a3b      	ldr	r3, [r7, #32]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d101      	bne.n	8003026 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8003022:	2320      	movs	r3, #32
 8003024:	e003      	b.n	800302e <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8003026:	6a3b      	ldr	r3, [r7, #32]
 8003028:	fab3 f383 	clz	r3, r3
 800302c:	b2db      	uxtb	r3, r3
 800302e:	3301      	adds	r3, #1
 8003030:	f003 031f 	and.w	r3, r3, #31
 8003034:	2101      	movs	r1, #1
 8003036:	fa01 f303 	lsl.w	r3, r1, r3
 800303a:	ea42 0103 	orr.w	r1, r2, r3
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003046:	2b00      	cmp	r3, #0
 8003048:	d10d      	bne.n	8003066 <HAL_ADC_ConfigChannel+0x65e>
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	0e9b      	lsrs	r3, r3, #26
 8003050:	3301      	adds	r3, #1
 8003052:	f003 021f 	and.w	r2, r3, #31
 8003056:	4613      	mov	r3, r2
 8003058:	005b      	lsls	r3, r3, #1
 800305a:	4413      	add	r3, r2
 800305c:	3b1e      	subs	r3, #30
 800305e:	051b      	lsls	r3, r3, #20
 8003060:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003064:	e01e      	b.n	80030a4 <HAL_ADC_ConfigChannel+0x69c>
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	fa93 f3a3 	rbit	r3, r3
 8003072:	60fb      	str	r3, [r7, #12]
  return result;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d104      	bne.n	8003088 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800307e:	2320      	movs	r3, #32
 8003080:	e006      	b.n	8003090 <HAL_ADC_ConfigChannel+0x688>
 8003082:	bf00      	nop
 8003084:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	fab3 f383 	clz	r3, r3
 800308e:	b2db      	uxtb	r3, r3
 8003090:	3301      	adds	r3, #1
 8003092:	f003 021f 	and.w	r2, r3, #31
 8003096:	4613      	mov	r3, r2
 8003098:	005b      	lsls	r3, r3, #1
 800309a:	4413      	add	r3, r2
 800309c:	3b1e      	subs	r3, #30
 800309e:	051b      	lsls	r3, r3, #20
 80030a0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030a4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80030a6:	683a      	ldr	r2, [r7, #0]
 80030a8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030aa:	4619      	mov	r1, r3
 80030ac:	f7ff f8a0 	bl	80021f0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	4b44      	ldr	r3, [pc, #272]	; (80031c8 <HAL_ADC_ConfigChannel+0x7c0>)
 80030b6:	4013      	ands	r3, r2
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d07a      	beq.n	80031b2 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80030bc:	4843      	ldr	r0, [pc, #268]	; (80031cc <HAL_ADC_ConfigChannel+0x7c4>)
 80030be:	f7fe fff5 	bl	80020ac <LL_ADC_GetCommonPathInternalCh>
 80030c2:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a41      	ldr	r2, [pc, #260]	; (80031d0 <HAL_ADC_ConfigChannel+0x7c8>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d12c      	bne.n	800312a <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80030d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80030d4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d126      	bne.n	800312a <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a3c      	ldr	r2, [pc, #240]	; (80031d4 <HAL_ADC_ConfigChannel+0x7cc>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d004      	beq.n	80030f0 <HAL_ADC_ConfigChannel+0x6e8>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a3b      	ldr	r2, [pc, #236]	; (80031d8 <HAL_ADC_ConfigChannel+0x7d0>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d15d      	bne.n	80031ac <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80030f4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80030f8:	4619      	mov	r1, r3
 80030fa:	4834      	ldr	r0, [pc, #208]	; (80031cc <HAL_ADC_ConfigChannel+0x7c4>)
 80030fc:	f7fe ffc3 	bl	8002086 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003100:	4b36      	ldr	r3, [pc, #216]	; (80031dc <HAL_ADC_ConfigChannel+0x7d4>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	099b      	lsrs	r3, r3, #6
 8003106:	4a36      	ldr	r2, [pc, #216]	; (80031e0 <HAL_ADC_ConfigChannel+0x7d8>)
 8003108:	fba2 2303 	umull	r2, r3, r2, r3
 800310c:	099b      	lsrs	r3, r3, #6
 800310e:	1c5a      	adds	r2, r3, #1
 8003110:	4613      	mov	r3, r2
 8003112:	005b      	lsls	r3, r3, #1
 8003114:	4413      	add	r3, r2
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800311a:	e002      	b.n	8003122 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	3b01      	subs	r3, #1
 8003120:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d1f9      	bne.n	800311c <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003128:	e040      	b.n	80031ac <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a2d      	ldr	r2, [pc, #180]	; (80031e4 <HAL_ADC_ConfigChannel+0x7dc>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d118      	bne.n	8003166 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003134:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003138:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800313c:	2b00      	cmp	r3, #0
 800313e:	d112      	bne.n	8003166 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a23      	ldr	r2, [pc, #140]	; (80031d4 <HAL_ADC_ConfigChannel+0x7cc>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d004      	beq.n	8003154 <HAL_ADC_ConfigChannel+0x74c>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a22      	ldr	r2, [pc, #136]	; (80031d8 <HAL_ADC_ConfigChannel+0x7d0>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d12d      	bne.n	80031b0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003154:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003158:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800315c:	4619      	mov	r1, r3
 800315e:	481b      	ldr	r0, [pc, #108]	; (80031cc <HAL_ADC_ConfigChannel+0x7c4>)
 8003160:	f7fe ff91 	bl	8002086 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003164:	e024      	b.n	80031b0 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a1f      	ldr	r2, [pc, #124]	; (80031e8 <HAL_ADC_ConfigChannel+0x7e0>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d120      	bne.n	80031b2 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003170:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003174:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d11a      	bne.n	80031b2 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a14      	ldr	r2, [pc, #80]	; (80031d4 <HAL_ADC_ConfigChannel+0x7cc>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d115      	bne.n	80031b2 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003186:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800318a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800318e:	4619      	mov	r1, r3
 8003190:	480e      	ldr	r0, [pc, #56]	; (80031cc <HAL_ADC_ConfigChannel+0x7c4>)
 8003192:	f7fe ff78 	bl	8002086 <LL_ADC_SetCommonPathInternalCh>
 8003196:	e00c      	b.n	80031b2 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800319c:	f043 0220 	orr.w	r2, r3, #32
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80031aa:	e002      	b.n	80031b2 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80031ac:	bf00      	nop
 80031ae:	e000      	b.n	80031b2 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80031b0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80031ba:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80031be:	4618      	mov	r0, r3
 80031c0:	37d8      	adds	r7, #216	; 0xd8
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	80080000 	.word	0x80080000
 80031cc:	50040300 	.word	0x50040300
 80031d0:	c7520000 	.word	0xc7520000
 80031d4:	50040000 	.word	0x50040000
 80031d8:	50040200 	.word	0x50040200
 80031dc:	20000004 	.word	0x20000004
 80031e0:	053e2d63 	.word	0x053e2d63
 80031e4:	cb840000 	.word	0xcb840000
 80031e8:	80000001 	.word	0x80000001

080031ec <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80031f4:	2300      	movs	r3, #0
 80031f6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7ff f8c5 	bl	800238c <LL_ADC_IsEnabled>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d169      	bne.n	80032dc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	689a      	ldr	r2, [r3, #8]
 800320e:	4b36      	ldr	r3, [pc, #216]	; (80032e8 <ADC_Enable+0xfc>)
 8003210:	4013      	ands	r3, r2
 8003212:	2b00      	cmp	r3, #0
 8003214:	d00d      	beq.n	8003232 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800321a:	f043 0210 	orr.w	r2, r3, #16
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003226:	f043 0201 	orr.w	r2, r3, #1
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e055      	b.n	80032de <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff f894 	bl	8002364 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800323c:	482b      	ldr	r0, [pc, #172]	; (80032ec <ADC_Enable+0x100>)
 800323e:	f7fe ff35 	bl	80020ac <LL_ADC_GetCommonPathInternalCh>
 8003242:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003244:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003248:	2b00      	cmp	r3, #0
 800324a:	d013      	beq.n	8003274 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800324c:	4b28      	ldr	r3, [pc, #160]	; (80032f0 <ADC_Enable+0x104>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	099b      	lsrs	r3, r3, #6
 8003252:	4a28      	ldr	r2, [pc, #160]	; (80032f4 <ADC_Enable+0x108>)
 8003254:	fba2 2303 	umull	r2, r3, r2, r3
 8003258:	099b      	lsrs	r3, r3, #6
 800325a:	1c5a      	adds	r2, r3, #1
 800325c:	4613      	mov	r3, r2
 800325e:	005b      	lsls	r3, r3, #1
 8003260:	4413      	add	r3, r2
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003266:	e002      	b.n	800326e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	3b01      	subs	r3, #1
 800326c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d1f9      	bne.n	8003268 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003274:	f7fe fec4 	bl	8002000 <HAL_GetTick>
 8003278:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800327a:	e028      	b.n	80032ce <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4618      	mov	r0, r3
 8003282:	f7ff f883 	bl	800238c <LL_ADC_IsEnabled>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d104      	bne.n	8003296 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4618      	mov	r0, r3
 8003292:	f7ff f867 	bl	8002364 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003296:	f7fe feb3 	bl	8002000 <HAL_GetTick>
 800329a:	4602      	mov	r2, r0
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	1ad3      	subs	r3, r2, r3
 80032a0:	2b02      	cmp	r3, #2
 80032a2:	d914      	bls.n	80032ce <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 0301 	and.w	r3, r3, #1
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d00d      	beq.n	80032ce <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032b6:	f043 0210 	orr.w	r2, r3, #16
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032c2:	f043 0201 	orr.w	r2, r3, #1
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e007      	b.n	80032de <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0301 	and.w	r3, r3, #1
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d1cf      	bne.n	800327c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3710      	adds	r7, #16
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	8000003f 	.word	0x8000003f
 80032ec:	50040300 	.word	0x50040300
 80032f0:	20000004 	.word	0x20000004
 80032f4:	053e2d63 	.word	0x053e2d63

080032f8 <LL_ADC_IsEnabled>:
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	f003 0301 	and.w	r3, r3, #1
 8003308:	2b01      	cmp	r3, #1
 800330a:	d101      	bne.n	8003310 <LL_ADC_IsEnabled+0x18>
 800330c:	2301      	movs	r3, #1
 800330e:	e000      	b.n	8003312 <LL_ADC_IsEnabled+0x1a>
 8003310:	2300      	movs	r3, #0
}
 8003312:	4618      	mov	r0, r3
 8003314:	370c      	adds	r7, #12
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr

0800331e <LL_ADC_REG_IsConversionOngoing>:
{
 800331e:	b480      	push	{r7}
 8003320:	b083      	sub	sp, #12
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f003 0304 	and.w	r3, r3, #4
 800332e:	2b04      	cmp	r3, #4
 8003330:	d101      	bne.n	8003336 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003332:	2301      	movs	r3, #1
 8003334:	e000      	b.n	8003338 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003336:	2300      	movs	r3, #0
}
 8003338:	4618      	mov	r0, r3
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003344:	b590      	push	{r4, r7, lr}
 8003346:	b09f      	sub	sp, #124	; 0x7c
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800334e:	2300      	movs	r3, #0
 8003350:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800335a:	2b01      	cmp	r3, #1
 800335c:	d101      	bne.n	8003362 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800335e:	2302      	movs	r3, #2
 8003360:	e093      	b.n	800348a <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2201      	movs	r2, #1
 8003366:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800336a:	2300      	movs	r3, #0
 800336c:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800336e:	2300      	movs	r3, #0
 8003370:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a47      	ldr	r2, [pc, #284]	; (8003494 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d102      	bne.n	8003382 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800337c:	4b46      	ldr	r3, [pc, #280]	; (8003498 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800337e:	60bb      	str	r3, [r7, #8]
 8003380:	e001      	b.n	8003386 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003382:	2300      	movs	r3, #0
 8003384:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d10b      	bne.n	80033a4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003390:	f043 0220 	orr.w	r2, r3, #32
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e072      	b.n	800348a <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f7ff ffb9 	bl	800331e <LL_ADC_REG_IsConversionOngoing>
 80033ac:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4618      	mov	r0, r3
 80033b4:	f7ff ffb3 	bl	800331e <LL_ADC_REG_IsConversionOngoing>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d154      	bne.n	8003468 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80033be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d151      	bne.n	8003468 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80033c4:	4b35      	ldr	r3, [pc, #212]	; (800349c <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80033c6:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d02c      	beq.n	800342a <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80033d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	6859      	ldr	r1, [r3, #4]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80033e2:	035b      	lsls	r3, r3, #13
 80033e4:	430b      	orrs	r3, r1
 80033e6:	431a      	orrs	r2, r3
 80033e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80033ea:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033ec:	4829      	ldr	r0, [pc, #164]	; (8003494 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80033ee:	f7ff ff83 	bl	80032f8 <LL_ADC_IsEnabled>
 80033f2:	4604      	mov	r4, r0
 80033f4:	4828      	ldr	r0, [pc, #160]	; (8003498 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80033f6:	f7ff ff7f 	bl	80032f8 <LL_ADC_IsEnabled>
 80033fa:	4603      	mov	r3, r0
 80033fc:	431c      	orrs	r4, r3
 80033fe:	4828      	ldr	r0, [pc, #160]	; (80034a0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003400:	f7ff ff7a 	bl	80032f8 <LL_ADC_IsEnabled>
 8003404:	4603      	mov	r3, r0
 8003406:	4323      	orrs	r3, r4
 8003408:	2b00      	cmp	r3, #0
 800340a:	d137      	bne.n	800347c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800340c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003414:	f023 030f 	bic.w	r3, r3, #15
 8003418:	683a      	ldr	r2, [r7, #0]
 800341a:	6811      	ldr	r1, [r2, #0]
 800341c:	683a      	ldr	r2, [r7, #0]
 800341e:	6892      	ldr	r2, [r2, #8]
 8003420:	430a      	orrs	r2, r1
 8003422:	431a      	orrs	r2, r3
 8003424:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003426:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003428:	e028      	b.n	800347c <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800342a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003432:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003434:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003436:	4817      	ldr	r0, [pc, #92]	; (8003494 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003438:	f7ff ff5e 	bl	80032f8 <LL_ADC_IsEnabled>
 800343c:	4604      	mov	r4, r0
 800343e:	4816      	ldr	r0, [pc, #88]	; (8003498 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003440:	f7ff ff5a 	bl	80032f8 <LL_ADC_IsEnabled>
 8003444:	4603      	mov	r3, r0
 8003446:	431c      	orrs	r4, r3
 8003448:	4815      	ldr	r0, [pc, #84]	; (80034a0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800344a:	f7ff ff55 	bl	80032f8 <LL_ADC_IsEnabled>
 800344e:	4603      	mov	r3, r0
 8003450:	4323      	orrs	r3, r4
 8003452:	2b00      	cmp	r3, #0
 8003454:	d112      	bne.n	800347c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003456:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800345e:	f023 030f 	bic.w	r3, r3, #15
 8003462:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003464:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003466:	e009      	b.n	800347c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800346c:	f043 0220 	orr.w	r2, r3, #32
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800347a:	e000      	b.n	800347e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800347c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2200      	movs	r2, #0
 8003482:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003486:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800348a:	4618      	mov	r0, r3
 800348c:	377c      	adds	r7, #124	; 0x7c
 800348e:	46bd      	mov	sp, r7
 8003490:	bd90      	pop	{r4, r7, pc}
 8003492:	bf00      	nop
 8003494:	50040000 	.word	0x50040000
 8003498:	50040100 	.word	0x50040100
 800349c:	50040300 	.word	0x50040300
 80034a0:	50040200 	.word	0x50040200

080034a4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b084      	sub	sp, #16
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d101      	bne.n	80034b6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e0ed      	b.n	8003692 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d102      	bne.n	80034c8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f7fe fa46 	bl	8001954 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f042 0201 	orr.w	r2, r2, #1
 80034d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80034d8:	f7fe fd92 	bl	8002000 <HAL_GetTick>
 80034dc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80034de:	e012      	b.n	8003506 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80034e0:	f7fe fd8e 	bl	8002000 <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	2b0a      	cmp	r3, #10
 80034ec:	d90b      	bls.n	8003506 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2205      	movs	r2, #5
 80034fe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e0c5      	b.n	8003692 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	2b00      	cmp	r3, #0
 8003512:	d0e5      	beq.n	80034e0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f022 0202 	bic.w	r2, r2, #2
 8003522:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003524:	f7fe fd6c 	bl	8002000 <HAL_GetTick>
 8003528:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800352a:	e012      	b.n	8003552 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800352c:	f7fe fd68 	bl	8002000 <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b0a      	cmp	r3, #10
 8003538:	d90b      	bls.n	8003552 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2205      	movs	r2, #5
 800354a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e09f      	b.n	8003692 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f003 0302 	and.w	r3, r3, #2
 800355c:	2b00      	cmp	r3, #0
 800355e:	d1e5      	bne.n	800352c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	7e1b      	ldrb	r3, [r3, #24]
 8003564:	2b01      	cmp	r3, #1
 8003566:	d108      	bne.n	800357a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003576:	601a      	str	r2, [r3, #0]
 8003578:	e007      	b.n	800358a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003588:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	7e5b      	ldrb	r3, [r3, #25]
 800358e:	2b01      	cmp	r3, #1
 8003590:	d108      	bne.n	80035a4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80035a0:	601a      	str	r2, [r3, #0]
 80035a2:	e007      	b.n	80035b4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035b2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	7e9b      	ldrb	r3, [r3, #26]
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d108      	bne.n	80035ce <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f042 0220 	orr.w	r2, r2, #32
 80035ca:	601a      	str	r2, [r3, #0]
 80035cc:	e007      	b.n	80035de <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f022 0220 	bic.w	r2, r2, #32
 80035dc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	7edb      	ldrb	r3, [r3, #27]
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d108      	bne.n	80035f8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f022 0210 	bic.w	r2, r2, #16
 80035f4:	601a      	str	r2, [r3, #0]
 80035f6:	e007      	b.n	8003608 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f042 0210 	orr.w	r2, r2, #16
 8003606:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	7f1b      	ldrb	r3, [r3, #28]
 800360c:	2b01      	cmp	r3, #1
 800360e:	d108      	bne.n	8003622 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f042 0208 	orr.w	r2, r2, #8
 800361e:	601a      	str	r2, [r3, #0]
 8003620:	e007      	b.n	8003632 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f022 0208 	bic.w	r2, r2, #8
 8003630:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	7f5b      	ldrb	r3, [r3, #29]
 8003636:	2b01      	cmp	r3, #1
 8003638:	d108      	bne.n	800364c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f042 0204 	orr.w	r2, r2, #4
 8003648:	601a      	str	r2, [r3, #0]
 800364a:	e007      	b.n	800365c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f022 0204 	bic.w	r2, r2, #4
 800365a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	689a      	ldr	r2, [r3, #8]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	431a      	orrs	r2, r3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	691b      	ldr	r3, [r3, #16]
 800366a:	431a      	orrs	r2, r3
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	695b      	ldr	r3, [r3, #20]
 8003670:	ea42 0103 	orr.w	r1, r2, r3
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	1e5a      	subs	r2, r3, #1
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	430a      	orrs	r2, r1
 8003680:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3710      	adds	r7, #16
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}

0800369a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800369a:	b480      	push	{r7}
 800369c:	b087      	sub	sp, #28
 800369e:	af00      	add	r7, sp, #0
 80036a0:	6078      	str	r0, [r7, #4]
 80036a2:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036b0:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80036b2:	7cfb      	ldrb	r3, [r7, #19]
 80036b4:	2b01      	cmp	r3, #1
 80036b6:	d003      	beq.n	80036c0 <HAL_CAN_ConfigFilter+0x26>
 80036b8:	7cfb      	ldrb	r3, [r7, #19]
 80036ba:	2b02      	cmp	r3, #2
 80036bc:	f040 80aa 	bne.w	8003814 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80036c6:	f043 0201 	orr.w	r2, r3, #1
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	695b      	ldr	r3, [r3, #20]
 80036d4:	f003 031f 	and.w	r3, r3, #31
 80036d8:	2201      	movs	r2, #1
 80036da:	fa02 f303 	lsl.w	r3, r2, r3
 80036de:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	43db      	mvns	r3, r3
 80036ea:	401a      	ands	r2, r3
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	69db      	ldr	r3, [r3, #28]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d123      	bne.n	8003742 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	43db      	mvns	r3, r3
 8003704:	401a      	ands	r2, r3
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003718:	683a      	ldr	r2, [r7, #0]
 800371a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800371c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	3248      	adds	r2, #72	; 0x48
 8003722:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003736:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003738:	6979      	ldr	r1, [r7, #20]
 800373a:	3348      	adds	r3, #72	; 0x48
 800373c:	00db      	lsls	r3, r3, #3
 800373e:	440b      	add	r3, r1
 8003740:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	69db      	ldr	r3, [r3, #28]
 8003746:	2b01      	cmp	r3, #1
 8003748:	d122      	bne.n	8003790 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	431a      	orrs	r2, r3
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003766:	683a      	ldr	r2, [r7, #0]
 8003768:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800376a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	3248      	adds	r2, #72	; 0x48
 8003770:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003784:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003786:	6979      	ldr	r1, [r7, #20]
 8003788:	3348      	adds	r3, #72	; 0x48
 800378a:	00db      	lsls	r3, r3, #3
 800378c:	440b      	add	r3, r1
 800378e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	699b      	ldr	r3, [r3, #24]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d109      	bne.n	80037ac <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	43db      	mvns	r3, r3
 80037a2:	401a      	ands	r2, r3
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80037aa:	e007      	b.n	80037bc <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	431a      	orrs	r2, r3
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	691b      	ldr	r3, [r3, #16]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d109      	bne.n	80037d8 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	43db      	mvns	r3, r3
 80037ce:	401a      	ands	r2, r3
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80037d6:	e007      	b.n	80037e8 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	431a      	orrs	r2, r3
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	6a1b      	ldr	r3, [r3, #32]
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d107      	bne.n	8003800 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	431a      	orrs	r2, r3
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003806:	f023 0201 	bic.w	r2, r3, #1
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003810:	2300      	movs	r3, #0
 8003812:	e006      	b.n	8003822 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003818:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
  }
}
 8003822:	4618      	mov	r0, r3
 8003824:	371c      	adds	r7, #28
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr

0800382e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800382e:	b580      	push	{r7, lr}
 8003830:	b084      	sub	sp, #16
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	f893 3020 	ldrb.w	r3, [r3, #32]
 800383c:	b2db      	uxtb	r3, r3
 800383e:	2b01      	cmp	r3, #1
 8003840:	d12e      	bne.n	80038a0 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2202      	movs	r2, #2
 8003846:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f022 0201 	bic.w	r2, r2, #1
 8003858:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800385a:	f7fe fbd1 	bl	8002000 <HAL_GetTick>
 800385e:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003860:	e012      	b.n	8003888 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003862:	f7fe fbcd 	bl	8002000 <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	2b0a      	cmp	r3, #10
 800386e:	d90b      	bls.n	8003888 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003874:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2205      	movs	r2, #5
 8003880:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e012      	b.n	80038ae <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f003 0301 	and.w	r3, r3, #1
 8003892:	2b00      	cmp	r3, #0
 8003894:	d1e5      	bne.n	8003862 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2200      	movs	r2, #0
 800389a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800389c:	2300      	movs	r3, #0
 800389e:	e006      	b.n	80038ae <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a4:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
  }
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3710      	adds	r7, #16
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}

080038b6 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80038b6:	b480      	push	{r7}
 80038b8:	b089      	sub	sp, #36	; 0x24
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	60f8      	str	r0, [r7, #12]
 80038be:	60b9      	str	r1, [r7, #8]
 80038c0:	607a      	str	r2, [r7, #4]
 80038c2:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038ca:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80038d4:	7ffb      	ldrb	r3, [r7, #31]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d003      	beq.n	80038e2 <HAL_CAN_AddTxMessage+0x2c>
 80038da:	7ffb      	ldrb	r3, [r7, #31]
 80038dc:	2b02      	cmp	r3, #2
 80038de:	f040 80ad 	bne.w	8003a3c <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80038e2:	69bb      	ldr	r3, [r7, #24]
 80038e4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d10a      	bne.n	8003902 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80038ec:	69bb      	ldr	r3, [r7, #24]
 80038ee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d105      	bne.n	8003902 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	f000 8095 	beq.w	8003a2c <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	0e1b      	lsrs	r3, r3, #24
 8003906:	f003 0303 	and.w	r3, r3, #3
 800390a:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800390c:	2201      	movs	r2, #1
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	409a      	lsls	r2, r3
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d10d      	bne.n	800393a <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003928:	68f9      	ldr	r1, [r7, #12]
 800392a:	6809      	ldr	r1, [r1, #0]
 800392c:	431a      	orrs	r2, r3
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	3318      	adds	r3, #24
 8003932:	011b      	lsls	r3, r3, #4
 8003934:	440b      	add	r3, r1
 8003936:	601a      	str	r2, [r3, #0]
 8003938:	e00f      	b.n	800395a <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003944:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800394a:	68f9      	ldr	r1, [r7, #12]
 800394c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800394e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	3318      	adds	r3, #24
 8003954:	011b      	lsls	r3, r3, #4
 8003956:	440b      	add	r3, r1
 8003958:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6819      	ldr	r1, [r3, #0]
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	691a      	ldr	r2, [r3, #16]
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	3318      	adds	r3, #24
 8003966:	011b      	lsls	r3, r3, #4
 8003968:	440b      	add	r3, r1
 800396a:	3304      	adds	r3, #4
 800396c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	7d1b      	ldrb	r3, [r3, #20]
 8003972:	2b01      	cmp	r3, #1
 8003974:	d111      	bne.n	800399a <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	3318      	adds	r3, #24
 800397e:	011b      	lsls	r3, r3, #4
 8003980:	4413      	add	r3, r2
 8003982:	3304      	adds	r3, #4
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	68fa      	ldr	r2, [r7, #12]
 8003988:	6811      	ldr	r1, [r2, #0]
 800398a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	3318      	adds	r3, #24
 8003992:	011b      	lsls	r3, r3, #4
 8003994:	440b      	add	r3, r1
 8003996:	3304      	adds	r3, #4
 8003998:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	3307      	adds	r3, #7
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	061a      	lsls	r2, r3, #24
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	3306      	adds	r3, #6
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	041b      	lsls	r3, r3, #16
 80039aa:	431a      	orrs	r2, r3
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	3305      	adds	r3, #5
 80039b0:	781b      	ldrb	r3, [r3, #0]
 80039b2:	021b      	lsls	r3, r3, #8
 80039b4:	4313      	orrs	r3, r2
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	3204      	adds	r2, #4
 80039ba:	7812      	ldrb	r2, [r2, #0]
 80039bc:	4610      	mov	r0, r2
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	6811      	ldr	r1, [r2, #0]
 80039c2:	ea43 0200 	orr.w	r2, r3, r0
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	011b      	lsls	r3, r3, #4
 80039ca:	440b      	add	r3, r1
 80039cc:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80039d0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	3303      	adds	r3, #3
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	061a      	lsls	r2, r3, #24
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	3302      	adds	r3, #2
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	041b      	lsls	r3, r3, #16
 80039e2:	431a      	orrs	r2, r3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	3301      	adds	r3, #1
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	021b      	lsls	r3, r3, #8
 80039ec:	4313      	orrs	r3, r2
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	7812      	ldrb	r2, [r2, #0]
 80039f2:	4610      	mov	r0, r2
 80039f4:	68fa      	ldr	r2, [r7, #12]
 80039f6:	6811      	ldr	r1, [r2, #0]
 80039f8:	ea43 0200 	orr.w	r2, r3, r0
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	011b      	lsls	r3, r3, #4
 8003a00:	440b      	add	r3, r1
 8003a02:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003a06:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	3318      	adds	r3, #24
 8003a10:	011b      	lsls	r3, r3, #4
 8003a12:	4413      	add	r3, r2
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	6811      	ldr	r1, [r2, #0]
 8003a1a:	f043 0201 	orr.w	r2, r3, #1
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	3318      	adds	r3, #24
 8003a22:	011b      	lsls	r3, r3, #4
 8003a24:	440b      	add	r3, r1
 8003a26:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	e00e      	b.n	8003a4a <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a30:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e006      	b.n	8003a4a <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a40:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
  }
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3724      	adds	r7, #36	; 0x24
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr

08003a56 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003a56:	b480      	push	{r7}
 8003a58:	b087      	sub	sp, #28
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	60f8      	str	r0, [r7, #12]
 8003a5e:	60b9      	str	r1, [r7, #8]
 8003a60:	607a      	str	r2, [r7, #4]
 8003a62:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a6a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003a6c:	7dfb      	ldrb	r3, [r7, #23]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d003      	beq.n	8003a7a <HAL_CAN_GetRxMessage+0x24>
 8003a72:	7dfb      	ldrb	r3, [r7, #23]
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	f040 8103 	bne.w	8003c80 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d10e      	bne.n	8003a9e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	f003 0303 	and.w	r3, r3, #3
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d116      	bne.n	8003abc <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a92:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e0f7      	b.n	8003c8e <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	691b      	ldr	r3, [r3, #16]
 8003aa4:	f003 0303 	and.w	r3, r3, #3
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d107      	bne.n	8003abc <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e0e8      	b.n	8003c8e <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	331b      	adds	r3, #27
 8003ac4:	011b      	lsls	r3, r3, #4
 8003ac6:	4413      	add	r3, r2
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0204 	and.w	r2, r3, #4
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d10c      	bne.n	8003af4 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	331b      	adds	r3, #27
 8003ae2:	011b      	lsls	r3, r3, #4
 8003ae4:	4413      	add	r3, r2
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	0d5b      	lsrs	r3, r3, #21
 8003aea:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	601a      	str	r2, [r3, #0]
 8003af2:	e00b      	b.n	8003b0c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	331b      	adds	r3, #27
 8003afc:	011b      	lsls	r3, r3, #4
 8003afe:	4413      	add	r3, r2
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	08db      	lsrs	r3, r3, #3
 8003b04:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	331b      	adds	r3, #27
 8003b14:	011b      	lsls	r3, r3, #4
 8003b16:	4413      	add	r3, r2
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0202 	and.w	r2, r3, #2
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	331b      	adds	r3, #27
 8003b2a:	011b      	lsls	r3, r3, #4
 8003b2c:	4413      	add	r3, r2
 8003b2e:	3304      	adds	r3, #4
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0308 	and.w	r3, r3, #8
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d003      	beq.n	8003b42 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2208      	movs	r2, #8
 8003b3e:	611a      	str	r2, [r3, #16]
 8003b40:	e00b      	b.n	8003b5a <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	331b      	adds	r3, #27
 8003b4a:	011b      	lsls	r3, r3, #4
 8003b4c:	4413      	add	r3, r2
 8003b4e:	3304      	adds	r3, #4
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 020f 	and.w	r2, r3, #15
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	331b      	adds	r3, #27
 8003b62:	011b      	lsls	r3, r3, #4
 8003b64:	4413      	add	r3, r2
 8003b66:	3304      	adds	r3, #4
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	0a1b      	lsrs	r3, r3, #8
 8003b6c:	b2da      	uxtb	r2, r3
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	331b      	adds	r3, #27
 8003b7a:	011b      	lsls	r3, r3, #4
 8003b7c:	4413      	add	r3, r2
 8003b7e:	3304      	adds	r3, #4
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	0c1b      	lsrs	r3, r3, #16
 8003b84:	b29a      	uxth	r2, r3
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	011b      	lsls	r3, r3, #4
 8003b92:	4413      	add	r3, r2
 8003b94:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	b2da      	uxtb	r2, r3
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	011b      	lsls	r3, r3, #4
 8003ba8:	4413      	add	r3, r2
 8003baa:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	0a1a      	lsrs	r2, r3, #8
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	3301      	adds	r3, #1
 8003bb6:	b2d2      	uxtb	r2, r2
 8003bb8:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	011b      	lsls	r3, r3, #4
 8003bc2:	4413      	add	r3, r2
 8003bc4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	0c1a      	lsrs	r2, r3, #16
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	3302      	adds	r3, #2
 8003bd0:	b2d2      	uxtb	r2, r2
 8003bd2:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	011b      	lsls	r3, r3, #4
 8003bdc:	4413      	add	r3, r2
 8003bde:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	0e1a      	lsrs	r2, r3, #24
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	3303      	adds	r3, #3
 8003bea:	b2d2      	uxtb	r2, r2
 8003bec:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	011b      	lsls	r3, r3, #4
 8003bf6:	4413      	add	r3, r2
 8003bf8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	3304      	adds	r3, #4
 8003c02:	b2d2      	uxtb	r2, r2
 8003c04:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	011b      	lsls	r3, r3, #4
 8003c0e:	4413      	add	r3, r2
 8003c10:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	0a1a      	lsrs	r2, r3, #8
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	3305      	adds	r3, #5
 8003c1c:	b2d2      	uxtb	r2, r2
 8003c1e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	011b      	lsls	r3, r3, #4
 8003c28:	4413      	add	r3, r2
 8003c2a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	0c1a      	lsrs	r2, r3, #16
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	3306      	adds	r3, #6
 8003c36:	b2d2      	uxtb	r2, r2
 8003c38:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	011b      	lsls	r3, r3, #4
 8003c42:	4413      	add	r3, r2
 8003c44:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	0e1a      	lsrs	r2, r3, #24
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	3307      	adds	r3, #7
 8003c50:	b2d2      	uxtb	r2, r2
 8003c52:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d108      	bne.n	8003c6c <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	68da      	ldr	r2, [r3, #12]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f042 0220 	orr.w	r2, r2, #32
 8003c68:	60da      	str	r2, [r3, #12]
 8003c6a:	e007      	b.n	8003c7c <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	691a      	ldr	r2, [r3, #16]
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f042 0220 	orr.w	r2, r2, #32
 8003c7a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	e006      	b.n	8003c8e <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c84:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
  }
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	371c      	adds	r7, #28
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr

08003c9a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003c9a:	b480      	push	{r7}
 8003c9c:	b085      	sub	sp, #20
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
 8003ca2:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003caa:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003cac:	7bfb      	ldrb	r3, [r7, #15]
 8003cae:	2b01      	cmp	r3, #1
 8003cb0:	d002      	beq.n	8003cb8 <HAL_CAN_ActivateNotification+0x1e>
 8003cb2:	7bfb      	ldrb	r3, [r7, #15]
 8003cb4:	2b02      	cmp	r3, #2
 8003cb6:	d109      	bne.n	8003ccc <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	6959      	ldr	r1, [r3, #20]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	683a      	ldr	r2, [r7, #0]
 8003cc4:	430a      	orrs	r2, r1
 8003cc6:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	e006      	b.n	8003cda <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
  }
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3714      	adds	r7, #20
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr

08003ce6 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	b08a      	sub	sp, #40	; 0x28
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	695b      	ldr	r3, [r3, #20]
 8003cf8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	68db      	ldr	r3, [r3, #12]
 8003d10:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	699b      	ldr	r3, [r3, #24]
 8003d20:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003d22:	6a3b      	ldr	r3, [r7, #32]
 8003d24:	f003 0301 	and.w	r3, r3, #1
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d07c      	beq.n	8003e26 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003d2c:	69bb      	ldr	r3, [r7, #24]
 8003d2e:	f003 0301 	and.w	r3, r3, #1
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d023      	beq.n	8003d7e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003d3e:	69bb      	ldr	r3, [r7, #24]
 8003d40:	f003 0302 	and.w	r3, r3, #2
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d003      	beq.n	8003d50 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	f7fd fd23 	bl	8001794 <HAL_CAN_TxMailbox0CompleteCallback>
 8003d4e:	e016      	b.n	8003d7e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003d50:	69bb      	ldr	r3, [r7, #24]
 8003d52:	f003 0304 	and.w	r3, r3, #4
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d004      	beq.n	8003d64 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d5c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003d60:	627b      	str	r3, [r7, #36]	; 0x24
 8003d62:	e00c      	b.n	8003d7e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	f003 0308 	and.w	r3, r3, #8
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d004      	beq.n	8003d78 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d70:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003d74:	627b      	str	r3, [r7, #36]	; 0x24
 8003d76:	e002      	b.n	8003d7e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	f000 f97f 	bl	800407c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d024      	beq.n	8003dd2 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d90:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003d92:	69bb      	ldr	r3, [r7, #24]
 8003d94:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d003      	beq.n	8003da4 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	f000 f959 	bl	8004054 <HAL_CAN_TxMailbox1CompleteCallback>
 8003da2:	e016      	b.n	8003dd2 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003da4:	69bb      	ldr	r3, [r7, #24]
 8003da6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d004      	beq.n	8003db8 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003db4:	627b      	str	r3, [r7, #36]	; 0x24
 8003db6:	e00c      	b.n	8003dd2 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d004      	beq.n	8003dcc <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003dc8:	627b      	str	r3, [r7, #36]	; 0x24
 8003dca:	e002      	b.n	8003dd2 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	f000 f95f 	bl	8004090 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d024      	beq.n	8003e26 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003de4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d003      	beq.n	8003df8 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	f000 f939 	bl	8004068 <HAL_CAN_TxMailbox2CompleteCallback>
 8003df6:	e016      	b.n	8003e26 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003df8:	69bb      	ldr	r3, [r7, #24]
 8003dfa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d004      	beq.n	8003e0c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e04:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e08:	627b      	str	r3, [r7, #36]	; 0x24
 8003e0a:	e00c      	b.n	8003e26 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d004      	beq.n	8003e20 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e1c:	627b      	str	r3, [r7, #36]	; 0x24
 8003e1e:	e002      	b.n	8003e26 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003e20:	6878      	ldr	r0, [r7, #4]
 8003e22:	f000 f93f 	bl	80040a4 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003e26:	6a3b      	ldr	r3, [r7, #32]
 8003e28:	f003 0308 	and.w	r3, r3, #8
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d00c      	beq.n	8003e4a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	f003 0310 	and.w	r3, r3, #16
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d007      	beq.n	8003e4a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e40:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	2210      	movs	r2, #16
 8003e48:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003e4a:	6a3b      	ldr	r3, [r7, #32]
 8003e4c:	f003 0304 	and.w	r3, r3, #4
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d00b      	beq.n	8003e6c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	f003 0308 	and.w	r3, r3, #8
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d006      	beq.n	8003e6c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	2208      	movs	r2, #8
 8003e64:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f000 f926 	bl	80040b8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003e6c:	6a3b      	ldr	r3, [r7, #32]
 8003e6e:	f003 0302 	and.w	r3, r3, #2
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d009      	beq.n	8003e8a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	f003 0303 	and.w	r3, r3, #3
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d002      	beq.n	8003e8a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f7fd fc97 	bl	80017b8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003e8a:	6a3b      	ldr	r3, [r7, #32]
 8003e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d00c      	beq.n	8003eae <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	f003 0310 	and.w	r3, r3, #16
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d007      	beq.n	8003eae <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ea4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2210      	movs	r2, #16
 8003eac:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003eae:	6a3b      	ldr	r3, [r7, #32]
 8003eb0:	f003 0320 	and.w	r3, r3, #32
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d00b      	beq.n	8003ed0 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	f003 0308 	and.w	r3, r3, #8
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d006      	beq.n	8003ed0 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	2208      	movs	r2, #8
 8003ec8:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f000 f908 	bl	80040e0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003ed0:	6a3b      	ldr	r3, [r7, #32]
 8003ed2:	f003 0310 	and.w	r3, r3, #16
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d009      	beq.n	8003eee <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	691b      	ldr	r3, [r3, #16]
 8003ee0:	f003 0303 	and.w	r3, r3, #3
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d002      	beq.n	8003eee <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003ee8:	6878      	ldr	r0, [r7, #4]
 8003eea:	f000 f8ef 	bl	80040cc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003eee:	6a3b      	ldr	r3, [r7, #32]
 8003ef0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d00b      	beq.n	8003f10 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	f003 0310 	and.w	r3, r3, #16
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d006      	beq.n	8003f10 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2210      	movs	r2, #16
 8003f08:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 f8f2 	bl	80040f4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003f10:	6a3b      	ldr	r3, [r7, #32]
 8003f12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d00b      	beq.n	8003f32 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	f003 0308 	and.w	r3, r3, #8
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d006      	beq.n	8003f32 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2208      	movs	r2, #8
 8003f2a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f000 f8eb 	bl	8004108 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003f32:	6a3b      	ldr	r3, [r7, #32]
 8003f34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d07b      	beq.n	8004034 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	f003 0304 	and.w	r3, r3, #4
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d072      	beq.n	800402c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003f46:	6a3b      	ldr	r3, [r7, #32]
 8003f48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d008      	beq.n	8003f62 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d003      	beq.n	8003f62 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f5c:	f043 0301 	orr.w	r3, r3, #1
 8003f60:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003f62:	6a3b      	ldr	r3, [r7, #32]
 8003f64:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d008      	beq.n	8003f7e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d003      	beq.n	8003f7e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f78:	f043 0302 	orr.w	r3, r3, #2
 8003f7c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003f7e:	6a3b      	ldr	r3, [r7, #32]
 8003f80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d008      	beq.n	8003f9a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d003      	beq.n	8003f9a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f94:	f043 0304 	orr.w	r3, r3, #4
 8003f98:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003f9a:	6a3b      	ldr	r3, [r7, #32]
 8003f9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d043      	beq.n	800402c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d03e      	beq.n	800402c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003fb4:	2b60      	cmp	r3, #96	; 0x60
 8003fb6:	d02b      	beq.n	8004010 <HAL_CAN_IRQHandler+0x32a>
 8003fb8:	2b60      	cmp	r3, #96	; 0x60
 8003fba:	d82e      	bhi.n	800401a <HAL_CAN_IRQHandler+0x334>
 8003fbc:	2b50      	cmp	r3, #80	; 0x50
 8003fbe:	d022      	beq.n	8004006 <HAL_CAN_IRQHandler+0x320>
 8003fc0:	2b50      	cmp	r3, #80	; 0x50
 8003fc2:	d82a      	bhi.n	800401a <HAL_CAN_IRQHandler+0x334>
 8003fc4:	2b40      	cmp	r3, #64	; 0x40
 8003fc6:	d019      	beq.n	8003ffc <HAL_CAN_IRQHandler+0x316>
 8003fc8:	2b40      	cmp	r3, #64	; 0x40
 8003fca:	d826      	bhi.n	800401a <HAL_CAN_IRQHandler+0x334>
 8003fcc:	2b30      	cmp	r3, #48	; 0x30
 8003fce:	d010      	beq.n	8003ff2 <HAL_CAN_IRQHandler+0x30c>
 8003fd0:	2b30      	cmp	r3, #48	; 0x30
 8003fd2:	d822      	bhi.n	800401a <HAL_CAN_IRQHandler+0x334>
 8003fd4:	2b10      	cmp	r3, #16
 8003fd6:	d002      	beq.n	8003fde <HAL_CAN_IRQHandler+0x2f8>
 8003fd8:	2b20      	cmp	r3, #32
 8003fda:	d005      	beq.n	8003fe8 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003fdc:	e01d      	b.n	800401a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe0:	f043 0308 	orr.w	r3, r3, #8
 8003fe4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003fe6:	e019      	b.n	800401c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fea:	f043 0310 	orr.w	r3, r3, #16
 8003fee:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003ff0:	e014      	b.n	800401c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff4:	f043 0320 	orr.w	r3, r3, #32
 8003ff8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003ffa:	e00f      	b.n	800401c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ffe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004002:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004004:	e00a      	b.n	800401c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004008:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800400c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800400e:	e005      	b.n	800401c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004012:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004016:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004018:	e000      	b.n	800401c <HAL_CAN_IRQHandler+0x336>
            break;
 800401a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	699a      	ldr	r2, [r3, #24]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800402a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2204      	movs	r2, #4
 8004032:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004036:	2b00      	cmp	r3, #0
 8004038:	d008      	beq.n	800404c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800403e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004040:	431a      	orrs	r2, r3
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f000 f868 	bl	800411c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800404c:	bf00      	nop
 800404e:	3728      	adds	r7, #40	; 0x28
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}

08004054 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800405c:	bf00      	nop
 800405e:	370c      	adds	r7, #12
 8004060:	46bd      	mov	sp, r7
 8004062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004066:	4770      	bx	lr

08004068 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004070:	bf00      	nop
 8004072:	370c      	adds	r7, #12
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr

0800407c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004084:	bf00      	nop
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004090:	b480      	push	{r7}
 8004092:	b083      	sub	sp, #12
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004098:	bf00      	nop
 800409a:	370c      	adds	r7, #12
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b083      	sub	sp, #12
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80040ac:	bf00      	nop
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr

080040b8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b083      	sub	sp, #12
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80040c0:	bf00      	nop
 80040c2:	370c      	adds	r7, #12
 80040c4:	46bd      	mov	sp, r7
 80040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ca:	4770      	bx	lr

080040cc <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr

080040e0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80040e8:	bf00      	nop
 80040ea:	370c      	adds	r7, #12
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr

080040f4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b083      	sub	sp, #12
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80040fc:	bf00      	nop
 80040fe:	370c      	adds	r7, #12
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr

08004108 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004110:	bf00      	nop
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004124:	bf00      	nop
 8004126:	370c      	adds	r7, #12
 8004128:	46bd      	mov	sp, r7
 800412a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412e:	4770      	bx	lr

08004130 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004130:	b480      	push	{r7}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f003 0307 	and.w	r3, r3, #7
 800413e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004140:	4b0c      	ldr	r3, [pc, #48]	; (8004174 <__NVIC_SetPriorityGrouping+0x44>)
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004146:	68ba      	ldr	r2, [r7, #8]
 8004148:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800414c:	4013      	ands	r3, r2
 800414e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004158:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800415c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004160:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004162:	4a04      	ldr	r2, [pc, #16]	; (8004174 <__NVIC_SetPriorityGrouping+0x44>)
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	60d3      	str	r3, [r2, #12]
}
 8004168:	bf00      	nop
 800416a:	3714      	adds	r7, #20
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr
 8004174:	e000ed00 	.word	0xe000ed00

08004178 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004178:	b480      	push	{r7}
 800417a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800417c:	4b04      	ldr	r3, [pc, #16]	; (8004190 <__NVIC_GetPriorityGrouping+0x18>)
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	0a1b      	lsrs	r3, r3, #8
 8004182:	f003 0307 	and.w	r3, r3, #7
}
 8004186:	4618      	mov	r0, r3
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr
 8004190:	e000ed00 	.word	0xe000ed00

08004194 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	4603      	mov	r3, r0
 800419c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800419e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	db0b      	blt.n	80041be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041a6:	79fb      	ldrb	r3, [r7, #7]
 80041a8:	f003 021f 	and.w	r2, r3, #31
 80041ac:	4907      	ldr	r1, [pc, #28]	; (80041cc <__NVIC_EnableIRQ+0x38>)
 80041ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041b2:	095b      	lsrs	r3, r3, #5
 80041b4:	2001      	movs	r0, #1
 80041b6:	fa00 f202 	lsl.w	r2, r0, r2
 80041ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80041be:	bf00      	nop
 80041c0:	370c      	adds	r7, #12
 80041c2:	46bd      	mov	sp, r7
 80041c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c8:	4770      	bx	lr
 80041ca:	bf00      	nop
 80041cc:	e000e100 	.word	0xe000e100

080041d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b083      	sub	sp, #12
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	4603      	mov	r3, r0
 80041d8:	6039      	str	r1, [r7, #0]
 80041da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	db0a      	blt.n	80041fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	b2da      	uxtb	r2, r3
 80041e8:	490c      	ldr	r1, [pc, #48]	; (800421c <__NVIC_SetPriority+0x4c>)
 80041ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ee:	0112      	lsls	r2, r2, #4
 80041f0:	b2d2      	uxtb	r2, r2
 80041f2:	440b      	add	r3, r1
 80041f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80041f8:	e00a      	b.n	8004210 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	b2da      	uxtb	r2, r3
 80041fe:	4908      	ldr	r1, [pc, #32]	; (8004220 <__NVIC_SetPriority+0x50>)
 8004200:	79fb      	ldrb	r3, [r7, #7]
 8004202:	f003 030f 	and.w	r3, r3, #15
 8004206:	3b04      	subs	r3, #4
 8004208:	0112      	lsls	r2, r2, #4
 800420a:	b2d2      	uxtb	r2, r2
 800420c:	440b      	add	r3, r1
 800420e:	761a      	strb	r2, [r3, #24]
}
 8004210:	bf00      	nop
 8004212:	370c      	adds	r7, #12
 8004214:	46bd      	mov	sp, r7
 8004216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421a:	4770      	bx	lr
 800421c:	e000e100 	.word	0xe000e100
 8004220:	e000ed00 	.word	0xe000ed00

08004224 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004224:	b480      	push	{r7}
 8004226:	b089      	sub	sp, #36	; 0x24
 8004228:	af00      	add	r7, sp, #0
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f003 0307 	and.w	r3, r3, #7
 8004236:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	f1c3 0307 	rsb	r3, r3, #7
 800423e:	2b04      	cmp	r3, #4
 8004240:	bf28      	it	cs
 8004242:	2304      	movcs	r3, #4
 8004244:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004246:	69fb      	ldr	r3, [r7, #28]
 8004248:	3304      	adds	r3, #4
 800424a:	2b06      	cmp	r3, #6
 800424c:	d902      	bls.n	8004254 <NVIC_EncodePriority+0x30>
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	3b03      	subs	r3, #3
 8004252:	e000      	b.n	8004256 <NVIC_EncodePriority+0x32>
 8004254:	2300      	movs	r3, #0
 8004256:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004258:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800425c:	69bb      	ldr	r3, [r7, #24]
 800425e:	fa02 f303 	lsl.w	r3, r2, r3
 8004262:	43da      	mvns	r2, r3
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	401a      	ands	r2, r3
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800426c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	fa01 f303 	lsl.w	r3, r1, r3
 8004276:	43d9      	mvns	r1, r3
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800427c:	4313      	orrs	r3, r2
         );
}
 800427e:	4618      	mov	r0, r3
 8004280:	3724      	adds	r7, #36	; 0x24
 8004282:	46bd      	mov	sp, r7
 8004284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004288:	4770      	bx	lr
	...

0800428c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	3b01      	subs	r3, #1
 8004298:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800429c:	d301      	bcc.n	80042a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800429e:	2301      	movs	r3, #1
 80042a0:	e00f      	b.n	80042c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80042a2:	4a0a      	ldr	r2, [pc, #40]	; (80042cc <SysTick_Config+0x40>)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	3b01      	subs	r3, #1
 80042a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80042aa:	210f      	movs	r1, #15
 80042ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80042b0:	f7ff ff8e 	bl	80041d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042b4:	4b05      	ldr	r3, [pc, #20]	; (80042cc <SysTick_Config+0x40>)
 80042b6:	2200      	movs	r2, #0
 80042b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042ba:	4b04      	ldr	r3, [pc, #16]	; (80042cc <SysTick_Config+0x40>)
 80042bc:	2207      	movs	r2, #7
 80042be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042c0:	2300      	movs	r3, #0
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3708      	adds	r7, #8
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	bf00      	nop
 80042cc:	e000e010 	.word	0xe000e010

080042d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f7ff ff29 	bl	8004130 <__NVIC_SetPriorityGrouping>
}
 80042de:	bf00      	nop
 80042e0:	3708      	adds	r7, #8
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}

080042e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042e6:	b580      	push	{r7, lr}
 80042e8:	b086      	sub	sp, #24
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	4603      	mov	r3, r0
 80042ee:	60b9      	str	r1, [r7, #8]
 80042f0:	607a      	str	r2, [r7, #4]
 80042f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80042f4:	2300      	movs	r3, #0
 80042f6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80042f8:	f7ff ff3e 	bl	8004178 <__NVIC_GetPriorityGrouping>
 80042fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	68b9      	ldr	r1, [r7, #8]
 8004302:	6978      	ldr	r0, [r7, #20]
 8004304:	f7ff ff8e 	bl	8004224 <NVIC_EncodePriority>
 8004308:	4602      	mov	r2, r0
 800430a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800430e:	4611      	mov	r1, r2
 8004310:	4618      	mov	r0, r3
 8004312:	f7ff ff5d 	bl	80041d0 <__NVIC_SetPriority>
}
 8004316:	bf00      	nop
 8004318:	3718      	adds	r7, #24
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800431e:	b580      	push	{r7, lr}
 8004320:	b082      	sub	sp, #8
 8004322:	af00      	add	r7, sp, #0
 8004324:	4603      	mov	r3, r0
 8004326:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004328:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800432c:	4618      	mov	r0, r3
 800432e:	f7ff ff31 	bl	8004194 <__NVIC_EnableIRQ>
}
 8004332:	bf00      	nop
 8004334:	3708      	adds	r7, #8
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}

0800433a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800433a:	b580      	push	{r7, lr}
 800433c:	b082      	sub	sp, #8
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f7ff ffa2 	bl	800428c <SysTick_Config>
 8004348:	4603      	mov	r3, r0
}
 800434a:	4618      	mov	r0, r3
 800434c:	3708      	adds	r7, #8
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}
	...

08004354 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004354:	b480      	push	{r7}
 8004356:	b087      	sub	sp, #28
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
 800435c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800435e:	2300      	movs	r3, #0
 8004360:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004362:	e17f      	b.n	8004664 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	2101      	movs	r1, #1
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	fa01 f303 	lsl.w	r3, r1, r3
 8004370:	4013      	ands	r3, r2
 8004372:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2b00      	cmp	r3, #0
 8004378:	f000 8171 	beq.w	800465e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f003 0303 	and.w	r3, r3, #3
 8004384:	2b01      	cmp	r3, #1
 8004386:	d005      	beq.n	8004394 <HAL_GPIO_Init+0x40>
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	f003 0303 	and.w	r3, r3, #3
 8004390:	2b02      	cmp	r3, #2
 8004392:	d130      	bne.n	80043f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	005b      	lsls	r3, r3, #1
 800439e:	2203      	movs	r2, #3
 80043a0:	fa02 f303 	lsl.w	r3, r2, r3
 80043a4:	43db      	mvns	r3, r3
 80043a6:	693a      	ldr	r2, [r7, #16]
 80043a8:	4013      	ands	r3, r2
 80043aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	68da      	ldr	r2, [r3, #12]
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	005b      	lsls	r3, r3, #1
 80043b4:	fa02 f303 	lsl.w	r3, r2, r3
 80043b8:	693a      	ldr	r2, [r7, #16]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	693a      	ldr	r2, [r7, #16]
 80043c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80043ca:	2201      	movs	r2, #1
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	fa02 f303 	lsl.w	r3, r2, r3
 80043d2:	43db      	mvns	r3, r3
 80043d4:	693a      	ldr	r2, [r7, #16]
 80043d6:	4013      	ands	r3, r2
 80043d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	091b      	lsrs	r3, r3, #4
 80043e0:	f003 0201 	and.w	r2, r3, #1
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ea:	693a      	ldr	r2, [r7, #16]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	693a      	ldr	r2, [r7, #16]
 80043f4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	f003 0303 	and.w	r3, r3, #3
 80043fe:	2b03      	cmp	r3, #3
 8004400:	d118      	bne.n	8004434 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004406:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004408:	2201      	movs	r2, #1
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	fa02 f303 	lsl.w	r3, r2, r3
 8004410:	43db      	mvns	r3, r3
 8004412:	693a      	ldr	r2, [r7, #16]
 8004414:	4013      	ands	r3, r2
 8004416:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	08db      	lsrs	r3, r3, #3
 800441e:	f003 0201 	and.w	r2, r3, #1
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	fa02 f303 	lsl.w	r3, r2, r3
 8004428:	693a      	ldr	r2, [r7, #16]
 800442a:	4313      	orrs	r3, r2
 800442c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	693a      	ldr	r2, [r7, #16]
 8004432:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	f003 0303 	and.w	r3, r3, #3
 800443c:	2b03      	cmp	r3, #3
 800443e:	d017      	beq.n	8004470 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	005b      	lsls	r3, r3, #1
 800444a:	2203      	movs	r2, #3
 800444c:	fa02 f303 	lsl.w	r3, r2, r3
 8004450:	43db      	mvns	r3, r3
 8004452:	693a      	ldr	r2, [r7, #16]
 8004454:	4013      	ands	r3, r2
 8004456:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	689a      	ldr	r2, [r3, #8]
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	005b      	lsls	r3, r3, #1
 8004460:	fa02 f303 	lsl.w	r3, r2, r3
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	4313      	orrs	r3, r2
 8004468:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	693a      	ldr	r2, [r7, #16]
 800446e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f003 0303 	and.w	r3, r3, #3
 8004478:	2b02      	cmp	r3, #2
 800447a:	d123      	bne.n	80044c4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	08da      	lsrs	r2, r3, #3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	3208      	adds	r2, #8
 8004484:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004488:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	f003 0307 	and.w	r3, r3, #7
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	220f      	movs	r2, #15
 8004494:	fa02 f303 	lsl.w	r3, r2, r3
 8004498:	43db      	mvns	r3, r3
 800449a:	693a      	ldr	r2, [r7, #16]
 800449c:	4013      	ands	r3, r2
 800449e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	691a      	ldr	r2, [r3, #16]
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	f003 0307 	and.w	r3, r3, #7
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	fa02 f303 	lsl.w	r3, r2, r3
 80044b0:	693a      	ldr	r2, [r7, #16]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	08da      	lsrs	r2, r3, #3
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	3208      	adds	r2, #8
 80044be:	6939      	ldr	r1, [r7, #16]
 80044c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	005b      	lsls	r3, r3, #1
 80044ce:	2203      	movs	r2, #3
 80044d0:	fa02 f303 	lsl.w	r3, r2, r3
 80044d4:	43db      	mvns	r3, r3
 80044d6:	693a      	ldr	r2, [r7, #16]
 80044d8:	4013      	ands	r3, r2
 80044da:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	685b      	ldr	r3, [r3, #4]
 80044e0:	f003 0203 	and.w	r2, r3, #3
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	005b      	lsls	r3, r3, #1
 80044e8:	fa02 f303 	lsl.w	r3, r2, r3
 80044ec:	693a      	ldr	r2, [r7, #16]
 80044ee:	4313      	orrs	r3, r2
 80044f0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	693a      	ldr	r2, [r7, #16]
 80044f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004500:	2b00      	cmp	r3, #0
 8004502:	f000 80ac 	beq.w	800465e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004506:	4b5f      	ldr	r3, [pc, #380]	; (8004684 <HAL_GPIO_Init+0x330>)
 8004508:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800450a:	4a5e      	ldr	r2, [pc, #376]	; (8004684 <HAL_GPIO_Init+0x330>)
 800450c:	f043 0301 	orr.w	r3, r3, #1
 8004510:	6613      	str	r3, [r2, #96]	; 0x60
 8004512:	4b5c      	ldr	r3, [pc, #368]	; (8004684 <HAL_GPIO_Init+0x330>)
 8004514:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004516:	f003 0301 	and.w	r3, r3, #1
 800451a:	60bb      	str	r3, [r7, #8]
 800451c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800451e:	4a5a      	ldr	r2, [pc, #360]	; (8004688 <HAL_GPIO_Init+0x334>)
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	089b      	lsrs	r3, r3, #2
 8004524:	3302      	adds	r3, #2
 8004526:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800452a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800452c:	697b      	ldr	r3, [r7, #20]
 800452e:	f003 0303 	and.w	r3, r3, #3
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	220f      	movs	r2, #15
 8004536:	fa02 f303 	lsl.w	r3, r2, r3
 800453a:	43db      	mvns	r3, r3
 800453c:	693a      	ldr	r2, [r7, #16]
 800453e:	4013      	ands	r3, r2
 8004540:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004548:	d025      	beq.n	8004596 <HAL_GPIO_Init+0x242>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	4a4f      	ldr	r2, [pc, #316]	; (800468c <HAL_GPIO_Init+0x338>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d01f      	beq.n	8004592 <HAL_GPIO_Init+0x23e>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	4a4e      	ldr	r2, [pc, #312]	; (8004690 <HAL_GPIO_Init+0x33c>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d019      	beq.n	800458e <HAL_GPIO_Init+0x23a>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4a4d      	ldr	r2, [pc, #308]	; (8004694 <HAL_GPIO_Init+0x340>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d013      	beq.n	800458a <HAL_GPIO_Init+0x236>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	4a4c      	ldr	r2, [pc, #304]	; (8004698 <HAL_GPIO_Init+0x344>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d00d      	beq.n	8004586 <HAL_GPIO_Init+0x232>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a4b      	ldr	r2, [pc, #300]	; (800469c <HAL_GPIO_Init+0x348>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d007      	beq.n	8004582 <HAL_GPIO_Init+0x22e>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4a4a      	ldr	r2, [pc, #296]	; (80046a0 <HAL_GPIO_Init+0x34c>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d101      	bne.n	800457e <HAL_GPIO_Init+0x22a>
 800457a:	2306      	movs	r3, #6
 800457c:	e00c      	b.n	8004598 <HAL_GPIO_Init+0x244>
 800457e:	2307      	movs	r3, #7
 8004580:	e00a      	b.n	8004598 <HAL_GPIO_Init+0x244>
 8004582:	2305      	movs	r3, #5
 8004584:	e008      	b.n	8004598 <HAL_GPIO_Init+0x244>
 8004586:	2304      	movs	r3, #4
 8004588:	e006      	b.n	8004598 <HAL_GPIO_Init+0x244>
 800458a:	2303      	movs	r3, #3
 800458c:	e004      	b.n	8004598 <HAL_GPIO_Init+0x244>
 800458e:	2302      	movs	r3, #2
 8004590:	e002      	b.n	8004598 <HAL_GPIO_Init+0x244>
 8004592:	2301      	movs	r3, #1
 8004594:	e000      	b.n	8004598 <HAL_GPIO_Init+0x244>
 8004596:	2300      	movs	r3, #0
 8004598:	697a      	ldr	r2, [r7, #20]
 800459a:	f002 0203 	and.w	r2, r2, #3
 800459e:	0092      	lsls	r2, r2, #2
 80045a0:	4093      	lsls	r3, r2
 80045a2:	693a      	ldr	r2, [r7, #16]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80045a8:	4937      	ldr	r1, [pc, #220]	; (8004688 <HAL_GPIO_Init+0x334>)
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	089b      	lsrs	r3, r3, #2
 80045ae:	3302      	adds	r3, #2
 80045b0:	693a      	ldr	r2, [r7, #16]
 80045b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80045b6:	4b3b      	ldr	r3, [pc, #236]	; (80046a4 <HAL_GPIO_Init+0x350>)
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	43db      	mvns	r3, r3
 80045c0:	693a      	ldr	r2, [r7, #16]
 80045c2:	4013      	ands	r3, r2
 80045c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d003      	beq.n	80045da <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80045d2:	693a      	ldr	r2, [r7, #16]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80045da:	4a32      	ldr	r2, [pc, #200]	; (80046a4 <HAL_GPIO_Init+0x350>)
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80045e0:	4b30      	ldr	r3, [pc, #192]	; (80046a4 <HAL_GPIO_Init+0x350>)
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	43db      	mvns	r3, r3
 80045ea:	693a      	ldr	r2, [r7, #16]
 80045ec:	4013      	ands	r3, r2
 80045ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d003      	beq.n	8004604 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80045fc:	693a      	ldr	r2, [r7, #16]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	4313      	orrs	r3, r2
 8004602:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004604:	4a27      	ldr	r2, [pc, #156]	; (80046a4 <HAL_GPIO_Init+0x350>)
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800460a:	4b26      	ldr	r3, [pc, #152]	; (80046a4 <HAL_GPIO_Init+0x350>)
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	43db      	mvns	r3, r3
 8004614:	693a      	ldr	r2, [r7, #16]
 8004616:	4013      	ands	r3, r2
 8004618:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d003      	beq.n	800462e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004626:	693a      	ldr	r2, [r7, #16]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	4313      	orrs	r3, r2
 800462c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800462e:	4a1d      	ldr	r2, [pc, #116]	; (80046a4 <HAL_GPIO_Init+0x350>)
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004634:	4b1b      	ldr	r3, [pc, #108]	; (80046a4 <HAL_GPIO_Init+0x350>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	43db      	mvns	r3, r3
 800463e:	693a      	ldr	r2, [r7, #16]
 8004640:	4013      	ands	r3, r2
 8004642:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800464c:	2b00      	cmp	r3, #0
 800464e:	d003      	beq.n	8004658 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004650:	693a      	ldr	r2, [r7, #16]
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	4313      	orrs	r3, r2
 8004656:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004658:	4a12      	ldr	r2, [pc, #72]	; (80046a4 <HAL_GPIO_Init+0x350>)
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	3301      	adds	r3, #1
 8004662:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	fa22 f303 	lsr.w	r3, r2, r3
 800466e:	2b00      	cmp	r3, #0
 8004670:	f47f ae78 	bne.w	8004364 <HAL_GPIO_Init+0x10>
  }
}
 8004674:	bf00      	nop
 8004676:	bf00      	nop
 8004678:	371c      	adds	r7, #28
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr
 8004682:	bf00      	nop
 8004684:	40021000 	.word	0x40021000
 8004688:	40010000 	.word	0x40010000
 800468c:	48000400 	.word	0x48000400
 8004690:	48000800 	.word	0x48000800
 8004694:	48000c00 	.word	0x48000c00
 8004698:	48001000 	.word	0x48001000
 800469c:	48001400 	.word	0x48001400
 80046a0:	48001800 	.word	0x48001800
 80046a4:	40010400 	.word	0x40010400

080046a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	460b      	mov	r3, r1
 80046b2:	807b      	strh	r3, [r7, #2]
 80046b4:	4613      	mov	r3, r2
 80046b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80046b8:	787b      	ldrb	r3, [r7, #1]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d003      	beq.n	80046c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80046be:	887a      	ldrh	r2, [r7, #2]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80046c4:	e002      	b.n	80046cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80046c6:	887a      	ldrh	r2, [r7, #2]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	629a      	str	r2, [r3, #40]	; 0x28
}
 80046cc:	bf00      	nop
 80046ce:	370c      	adds	r7, #12
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr

080046d8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80046d8:	b480      	push	{r7}
 80046da:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80046dc:	4b04      	ldr	r3, [pc, #16]	; (80046f0 <HAL_PWREx_GetVoltageRange+0x18>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop
 80046f0:	40007000 	.word	0x40007000

080046f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b085      	sub	sp, #20
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004702:	d130      	bne.n	8004766 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004704:	4b23      	ldr	r3, [pc, #140]	; (8004794 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800470c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004710:	d038      	beq.n	8004784 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004712:	4b20      	ldr	r3, [pc, #128]	; (8004794 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800471a:	4a1e      	ldr	r2, [pc, #120]	; (8004794 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800471c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004720:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004722:	4b1d      	ldr	r3, [pc, #116]	; (8004798 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	2232      	movs	r2, #50	; 0x32
 8004728:	fb02 f303 	mul.w	r3, r2, r3
 800472c:	4a1b      	ldr	r2, [pc, #108]	; (800479c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800472e:	fba2 2303 	umull	r2, r3, r2, r3
 8004732:	0c9b      	lsrs	r3, r3, #18
 8004734:	3301      	adds	r3, #1
 8004736:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004738:	e002      	b.n	8004740 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	3b01      	subs	r3, #1
 800473e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004740:	4b14      	ldr	r3, [pc, #80]	; (8004794 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004742:	695b      	ldr	r3, [r3, #20]
 8004744:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004748:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800474c:	d102      	bne.n	8004754 <HAL_PWREx_ControlVoltageScaling+0x60>
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d1f2      	bne.n	800473a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004754:	4b0f      	ldr	r3, [pc, #60]	; (8004794 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004756:	695b      	ldr	r3, [r3, #20]
 8004758:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800475c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004760:	d110      	bne.n	8004784 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004762:	2303      	movs	r3, #3
 8004764:	e00f      	b.n	8004786 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004766:	4b0b      	ldr	r3, [pc, #44]	; (8004794 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800476e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004772:	d007      	beq.n	8004784 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004774:	4b07      	ldr	r3, [pc, #28]	; (8004794 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800477c:	4a05      	ldr	r2, [pc, #20]	; (8004794 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800477e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004782:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004784:	2300      	movs	r3, #0
}
 8004786:	4618      	mov	r0, r3
 8004788:	3714      	adds	r7, #20
 800478a:	46bd      	mov	sp, r7
 800478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004790:	4770      	bx	lr
 8004792:	bf00      	nop
 8004794:	40007000 	.word	0x40007000
 8004798:	20000004 	.word	0x20000004
 800479c:	431bde83 	.word	0x431bde83

080047a0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b088      	sub	sp, #32
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d101      	bne.n	80047b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e3ca      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047b2:	4b97      	ldr	r3, [pc, #604]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	f003 030c 	and.w	r3, r3, #12
 80047ba:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047bc:	4b94      	ldr	r3, [pc, #592]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	f003 0303 	and.w	r3, r3, #3
 80047c4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 0310 	and.w	r3, r3, #16
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	f000 80e4 	beq.w	800499c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80047d4:	69bb      	ldr	r3, [r7, #24]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d007      	beq.n	80047ea <HAL_RCC_OscConfig+0x4a>
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	2b0c      	cmp	r3, #12
 80047de:	f040 808b 	bne.w	80048f8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	f040 8087 	bne.w	80048f8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80047ea:	4b89      	ldr	r3, [pc, #548]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 0302 	and.w	r3, r3, #2
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d005      	beq.n	8004802 <HAL_RCC_OscConfig+0x62>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	699b      	ldr	r3, [r3, #24]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d101      	bne.n	8004802 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e3a2      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a1a      	ldr	r2, [r3, #32]
 8004806:	4b82      	ldr	r3, [pc, #520]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 0308 	and.w	r3, r3, #8
 800480e:	2b00      	cmp	r3, #0
 8004810:	d004      	beq.n	800481c <HAL_RCC_OscConfig+0x7c>
 8004812:	4b7f      	ldr	r3, [pc, #508]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800481a:	e005      	b.n	8004828 <HAL_RCC_OscConfig+0x88>
 800481c:	4b7c      	ldr	r3, [pc, #496]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 800481e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004822:	091b      	lsrs	r3, r3, #4
 8004824:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004828:	4293      	cmp	r3, r2
 800482a:	d223      	bcs.n	8004874 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a1b      	ldr	r3, [r3, #32]
 8004830:	4618      	mov	r0, r3
 8004832:	f000 fd55 	bl	80052e0 <RCC_SetFlashLatencyFromMSIRange>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d001      	beq.n	8004840 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e383      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004840:	4b73      	ldr	r3, [pc, #460]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a72      	ldr	r2, [pc, #456]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004846:	f043 0308 	orr.w	r3, r3, #8
 800484a:	6013      	str	r3, [r2, #0]
 800484c:	4b70      	ldr	r3, [pc, #448]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a1b      	ldr	r3, [r3, #32]
 8004858:	496d      	ldr	r1, [pc, #436]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 800485a:	4313      	orrs	r3, r2
 800485c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800485e:	4b6c      	ldr	r3, [pc, #432]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	69db      	ldr	r3, [r3, #28]
 800486a:	021b      	lsls	r3, r3, #8
 800486c:	4968      	ldr	r1, [pc, #416]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 800486e:	4313      	orrs	r3, r2
 8004870:	604b      	str	r3, [r1, #4]
 8004872:	e025      	b.n	80048c0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004874:	4b66      	ldr	r3, [pc, #408]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a65      	ldr	r2, [pc, #404]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 800487a:	f043 0308 	orr.w	r3, r3, #8
 800487e:	6013      	str	r3, [r2, #0]
 8004880:	4b63      	ldr	r3, [pc, #396]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6a1b      	ldr	r3, [r3, #32]
 800488c:	4960      	ldr	r1, [pc, #384]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 800488e:	4313      	orrs	r3, r2
 8004890:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004892:	4b5f      	ldr	r3, [pc, #380]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	69db      	ldr	r3, [r3, #28]
 800489e:	021b      	lsls	r3, r3, #8
 80048a0:	495b      	ldr	r1, [pc, #364]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 80048a2:	4313      	orrs	r3, r2
 80048a4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80048a6:	69bb      	ldr	r3, [r7, #24]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d109      	bne.n	80048c0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a1b      	ldr	r3, [r3, #32]
 80048b0:	4618      	mov	r0, r3
 80048b2:	f000 fd15 	bl	80052e0 <RCC_SetFlashLatencyFromMSIRange>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d001      	beq.n	80048c0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	e343      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80048c0:	f000 fc4a 	bl	8005158 <HAL_RCC_GetSysClockFreq>
 80048c4:	4602      	mov	r2, r0
 80048c6:	4b52      	ldr	r3, [pc, #328]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	091b      	lsrs	r3, r3, #4
 80048cc:	f003 030f 	and.w	r3, r3, #15
 80048d0:	4950      	ldr	r1, [pc, #320]	; (8004a14 <HAL_RCC_OscConfig+0x274>)
 80048d2:	5ccb      	ldrb	r3, [r1, r3]
 80048d4:	f003 031f 	and.w	r3, r3, #31
 80048d8:	fa22 f303 	lsr.w	r3, r2, r3
 80048dc:	4a4e      	ldr	r2, [pc, #312]	; (8004a18 <HAL_RCC_OscConfig+0x278>)
 80048de:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80048e0:	4b4e      	ldr	r3, [pc, #312]	; (8004a1c <HAL_RCC_OscConfig+0x27c>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4618      	mov	r0, r3
 80048e6:	f7fd fb3b 	bl	8001f60 <HAL_InitTick>
 80048ea:	4603      	mov	r3, r0
 80048ec:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80048ee:	7bfb      	ldrb	r3, [r7, #15]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d052      	beq.n	800499a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80048f4:	7bfb      	ldrb	r3, [r7, #15]
 80048f6:	e327      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	699b      	ldr	r3, [r3, #24]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d032      	beq.n	8004966 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004900:	4b43      	ldr	r3, [pc, #268]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a42      	ldr	r2, [pc, #264]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004906:	f043 0301 	orr.w	r3, r3, #1
 800490a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800490c:	f7fd fb78 	bl	8002000 <HAL_GetTick>
 8004910:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004912:	e008      	b.n	8004926 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004914:	f7fd fb74 	bl	8002000 <HAL_GetTick>
 8004918:	4602      	mov	r2, r0
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	1ad3      	subs	r3, r2, r3
 800491e:	2b02      	cmp	r3, #2
 8004920:	d901      	bls.n	8004926 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004922:	2303      	movs	r3, #3
 8004924:	e310      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004926:	4b3a      	ldr	r3, [pc, #232]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	2b00      	cmp	r3, #0
 8004930:	d0f0      	beq.n	8004914 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004932:	4b37      	ldr	r3, [pc, #220]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a36      	ldr	r2, [pc, #216]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004938:	f043 0308 	orr.w	r3, r3, #8
 800493c:	6013      	str	r3, [r2, #0]
 800493e:	4b34      	ldr	r3, [pc, #208]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6a1b      	ldr	r3, [r3, #32]
 800494a:	4931      	ldr	r1, [pc, #196]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 800494c:	4313      	orrs	r3, r2
 800494e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004950:	4b2f      	ldr	r3, [pc, #188]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	69db      	ldr	r3, [r3, #28]
 800495c:	021b      	lsls	r3, r3, #8
 800495e:	492c      	ldr	r1, [pc, #176]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004960:	4313      	orrs	r3, r2
 8004962:	604b      	str	r3, [r1, #4]
 8004964:	e01a      	b.n	800499c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004966:	4b2a      	ldr	r3, [pc, #168]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a29      	ldr	r2, [pc, #164]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 800496c:	f023 0301 	bic.w	r3, r3, #1
 8004970:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004972:	f7fd fb45 	bl	8002000 <HAL_GetTick>
 8004976:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004978:	e008      	b.n	800498c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800497a:	f7fd fb41 	bl	8002000 <HAL_GetTick>
 800497e:	4602      	mov	r2, r0
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	1ad3      	subs	r3, r2, r3
 8004984:	2b02      	cmp	r3, #2
 8004986:	d901      	bls.n	800498c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004988:	2303      	movs	r3, #3
 800498a:	e2dd      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800498c:	4b20      	ldr	r3, [pc, #128]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 0302 	and.w	r3, r3, #2
 8004994:	2b00      	cmp	r3, #0
 8004996:	d1f0      	bne.n	800497a <HAL_RCC_OscConfig+0x1da>
 8004998:	e000      	b.n	800499c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800499a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0301 	and.w	r3, r3, #1
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d074      	beq.n	8004a92 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	2b08      	cmp	r3, #8
 80049ac:	d005      	beq.n	80049ba <HAL_RCC_OscConfig+0x21a>
 80049ae:	69bb      	ldr	r3, [r7, #24]
 80049b0:	2b0c      	cmp	r3, #12
 80049b2:	d10e      	bne.n	80049d2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	2b03      	cmp	r3, #3
 80049b8:	d10b      	bne.n	80049d2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049ba:	4b15      	ldr	r3, [pc, #84]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d064      	beq.n	8004a90 <HAL_RCC_OscConfig+0x2f0>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d160      	bne.n	8004a90 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e2ba      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049da:	d106      	bne.n	80049ea <HAL_RCC_OscConfig+0x24a>
 80049dc:	4b0c      	ldr	r3, [pc, #48]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a0b      	ldr	r2, [pc, #44]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 80049e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049e6:	6013      	str	r3, [r2, #0]
 80049e8:	e026      	b.n	8004a38 <HAL_RCC_OscConfig+0x298>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80049f2:	d115      	bne.n	8004a20 <HAL_RCC_OscConfig+0x280>
 80049f4:	4b06      	ldr	r3, [pc, #24]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a05      	ldr	r2, [pc, #20]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 80049fa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80049fe:	6013      	str	r3, [r2, #0]
 8004a00:	4b03      	ldr	r3, [pc, #12]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a02      	ldr	r2, [pc, #8]	; (8004a10 <HAL_RCC_OscConfig+0x270>)
 8004a06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a0a:	6013      	str	r3, [r2, #0]
 8004a0c:	e014      	b.n	8004a38 <HAL_RCC_OscConfig+0x298>
 8004a0e:	bf00      	nop
 8004a10:	40021000 	.word	0x40021000
 8004a14:	08009678 	.word	0x08009678
 8004a18:	20000004 	.word	0x20000004
 8004a1c:	20000008 	.word	0x20000008
 8004a20:	4ba0      	ldr	r3, [pc, #640]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a9f      	ldr	r2, [pc, #636]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004a26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a2a:	6013      	str	r3, [r2, #0]
 8004a2c:	4b9d      	ldr	r3, [pc, #628]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a9c      	ldr	r2, [pc, #624]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004a32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d013      	beq.n	8004a68 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a40:	f7fd fade 	bl	8002000 <HAL_GetTick>
 8004a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a46:	e008      	b.n	8004a5a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a48:	f7fd fada 	bl	8002000 <HAL_GetTick>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	2b64      	cmp	r3, #100	; 0x64
 8004a54:	d901      	bls.n	8004a5a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e276      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a5a:	4b92      	ldr	r3, [pc, #584]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d0f0      	beq.n	8004a48 <HAL_RCC_OscConfig+0x2a8>
 8004a66:	e014      	b.n	8004a92 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a68:	f7fd faca 	bl	8002000 <HAL_GetTick>
 8004a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a6e:	e008      	b.n	8004a82 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a70:	f7fd fac6 	bl	8002000 <HAL_GetTick>
 8004a74:	4602      	mov	r2, r0
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	2b64      	cmp	r3, #100	; 0x64
 8004a7c:	d901      	bls.n	8004a82 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e262      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a82:	4b88      	ldr	r3, [pc, #544]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d1f0      	bne.n	8004a70 <HAL_RCC_OscConfig+0x2d0>
 8004a8e:	e000      	b.n	8004a92 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 0302 	and.w	r3, r3, #2
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d060      	beq.n	8004b60 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004a9e:	69bb      	ldr	r3, [r7, #24]
 8004aa0:	2b04      	cmp	r3, #4
 8004aa2:	d005      	beq.n	8004ab0 <HAL_RCC_OscConfig+0x310>
 8004aa4:	69bb      	ldr	r3, [r7, #24]
 8004aa6:	2b0c      	cmp	r3, #12
 8004aa8:	d119      	bne.n	8004ade <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	2b02      	cmp	r3, #2
 8004aae:	d116      	bne.n	8004ade <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ab0:	4b7c      	ldr	r3, [pc, #496]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d005      	beq.n	8004ac8 <HAL_RCC_OscConfig+0x328>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d101      	bne.n	8004ac8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e23f      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ac8:	4b76      	ldr	r3, [pc, #472]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	691b      	ldr	r3, [r3, #16]
 8004ad4:	061b      	lsls	r3, r3, #24
 8004ad6:	4973      	ldr	r1, [pc, #460]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004adc:	e040      	b.n	8004b60 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d023      	beq.n	8004b2e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ae6:	4b6f      	ldr	r3, [pc, #444]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a6e      	ldr	r2, [pc, #440]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004aec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004af0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af2:	f7fd fa85 	bl	8002000 <HAL_GetTick>
 8004af6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004af8:	e008      	b.n	8004b0c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004afa:	f7fd fa81 	bl	8002000 <HAL_GetTick>
 8004afe:	4602      	mov	r2, r0
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	1ad3      	subs	r3, r2, r3
 8004b04:	2b02      	cmp	r3, #2
 8004b06:	d901      	bls.n	8004b0c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004b08:	2303      	movs	r3, #3
 8004b0a:	e21d      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b0c:	4b65      	ldr	r3, [pc, #404]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d0f0      	beq.n	8004afa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b18:	4b62      	ldr	r3, [pc, #392]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	691b      	ldr	r3, [r3, #16]
 8004b24:	061b      	lsls	r3, r3, #24
 8004b26:	495f      	ldr	r1, [pc, #380]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	604b      	str	r3, [r1, #4]
 8004b2c:	e018      	b.n	8004b60 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b2e:	4b5d      	ldr	r3, [pc, #372]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a5c      	ldr	r2, [pc, #368]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004b34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b3a:	f7fd fa61 	bl	8002000 <HAL_GetTick>
 8004b3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b40:	e008      	b.n	8004b54 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b42:	f7fd fa5d 	bl	8002000 <HAL_GetTick>
 8004b46:	4602      	mov	r2, r0
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	2b02      	cmp	r3, #2
 8004b4e:	d901      	bls.n	8004b54 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004b50:	2303      	movs	r3, #3
 8004b52:	e1f9      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b54:	4b53      	ldr	r3, [pc, #332]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d1f0      	bne.n	8004b42 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 0308 	and.w	r3, r3, #8
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d03c      	beq.n	8004be6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	695b      	ldr	r3, [r3, #20]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d01c      	beq.n	8004bae <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b74:	4b4b      	ldr	r3, [pc, #300]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004b76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004b7a:	4a4a      	ldr	r2, [pc, #296]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004b7c:	f043 0301 	orr.w	r3, r3, #1
 8004b80:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b84:	f7fd fa3c 	bl	8002000 <HAL_GetTick>
 8004b88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b8a:	e008      	b.n	8004b9e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b8c:	f7fd fa38 	bl	8002000 <HAL_GetTick>
 8004b90:	4602      	mov	r2, r0
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	1ad3      	subs	r3, r2, r3
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d901      	bls.n	8004b9e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	e1d4      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b9e:	4b41      	ldr	r3, [pc, #260]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004ba0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ba4:	f003 0302 	and.w	r3, r3, #2
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d0ef      	beq.n	8004b8c <HAL_RCC_OscConfig+0x3ec>
 8004bac:	e01b      	b.n	8004be6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bae:	4b3d      	ldr	r3, [pc, #244]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004bb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004bb4:	4a3b      	ldr	r2, [pc, #236]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004bb6:	f023 0301 	bic.w	r3, r3, #1
 8004bba:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bbe:	f7fd fa1f 	bl	8002000 <HAL_GetTick>
 8004bc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004bc4:	e008      	b.n	8004bd8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bc6:	f7fd fa1b 	bl	8002000 <HAL_GetTick>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	1ad3      	subs	r3, r2, r3
 8004bd0:	2b02      	cmp	r3, #2
 8004bd2:	d901      	bls.n	8004bd8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004bd4:	2303      	movs	r3, #3
 8004bd6:	e1b7      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004bd8:	4b32      	ldr	r3, [pc, #200]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004bda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004bde:	f003 0302 	and.w	r3, r3, #2
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d1ef      	bne.n	8004bc6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 0304 	and.w	r3, r3, #4
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	f000 80a6 	beq.w	8004d40 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004bf8:	4b2a      	ldr	r3, [pc, #168]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004bfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d10d      	bne.n	8004c20 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c04:	4b27      	ldr	r3, [pc, #156]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004c06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c08:	4a26      	ldr	r2, [pc, #152]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004c0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c0e:	6593      	str	r3, [r2, #88]	; 0x58
 8004c10:	4b24      	ldr	r3, [pc, #144]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004c12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c18:	60bb      	str	r3, [r7, #8]
 8004c1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c20:	4b21      	ldr	r3, [pc, #132]	; (8004ca8 <HAL_RCC_OscConfig+0x508>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d118      	bne.n	8004c5e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c2c:	4b1e      	ldr	r3, [pc, #120]	; (8004ca8 <HAL_RCC_OscConfig+0x508>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a1d      	ldr	r2, [pc, #116]	; (8004ca8 <HAL_RCC_OscConfig+0x508>)
 8004c32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c36:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c38:	f7fd f9e2 	bl	8002000 <HAL_GetTick>
 8004c3c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c3e:	e008      	b.n	8004c52 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c40:	f7fd f9de 	bl	8002000 <HAL_GetTick>
 8004c44:	4602      	mov	r2, r0
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	2b02      	cmp	r3, #2
 8004c4c:	d901      	bls.n	8004c52 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	e17a      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c52:	4b15      	ldr	r3, [pc, #84]	; (8004ca8 <HAL_RCC_OscConfig+0x508>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d0f0      	beq.n	8004c40 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d108      	bne.n	8004c78 <HAL_RCC_OscConfig+0x4d8>
 8004c66:	4b0f      	ldr	r3, [pc, #60]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c6c:	4a0d      	ldr	r2, [pc, #52]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004c6e:	f043 0301 	orr.w	r3, r3, #1
 8004c72:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004c76:	e029      	b.n	8004ccc <HAL_RCC_OscConfig+0x52c>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	2b05      	cmp	r3, #5
 8004c7e:	d115      	bne.n	8004cac <HAL_RCC_OscConfig+0x50c>
 8004c80:	4b08      	ldr	r3, [pc, #32]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c86:	4a07      	ldr	r2, [pc, #28]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004c88:	f043 0304 	orr.w	r3, r3, #4
 8004c8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004c90:	4b04      	ldr	r3, [pc, #16]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c96:	4a03      	ldr	r2, [pc, #12]	; (8004ca4 <HAL_RCC_OscConfig+0x504>)
 8004c98:	f043 0301 	orr.w	r3, r3, #1
 8004c9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004ca0:	e014      	b.n	8004ccc <HAL_RCC_OscConfig+0x52c>
 8004ca2:	bf00      	nop
 8004ca4:	40021000 	.word	0x40021000
 8004ca8:	40007000 	.word	0x40007000
 8004cac:	4b9c      	ldr	r3, [pc, #624]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cb2:	4a9b      	ldr	r2, [pc, #620]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004cb4:	f023 0301 	bic.w	r3, r3, #1
 8004cb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004cbc:	4b98      	ldr	r3, [pc, #608]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cc2:	4a97      	ldr	r2, [pc, #604]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004cc4:	f023 0304 	bic.w	r3, r3, #4
 8004cc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d016      	beq.n	8004d02 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cd4:	f7fd f994 	bl	8002000 <HAL_GetTick>
 8004cd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cda:	e00a      	b.n	8004cf2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cdc:	f7fd f990 	bl	8002000 <HAL_GetTick>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d901      	bls.n	8004cf2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004cee:	2303      	movs	r3, #3
 8004cf0:	e12a      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cf2:	4b8b      	ldr	r3, [pc, #556]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004cf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cf8:	f003 0302 	and.w	r3, r3, #2
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d0ed      	beq.n	8004cdc <HAL_RCC_OscConfig+0x53c>
 8004d00:	e015      	b.n	8004d2e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d02:	f7fd f97d 	bl	8002000 <HAL_GetTick>
 8004d06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d08:	e00a      	b.n	8004d20 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d0a:	f7fd f979 	bl	8002000 <HAL_GetTick>
 8004d0e:	4602      	mov	r2, r0
 8004d10:	693b      	ldr	r3, [r7, #16]
 8004d12:	1ad3      	subs	r3, r2, r3
 8004d14:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d901      	bls.n	8004d20 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004d1c:	2303      	movs	r3, #3
 8004d1e:	e113      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d20:	4b7f      	ldr	r3, [pc, #508]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d26:	f003 0302 	and.w	r3, r3, #2
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d1ed      	bne.n	8004d0a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d2e:	7ffb      	ldrb	r3, [r7, #31]
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d105      	bne.n	8004d40 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d34:	4b7a      	ldr	r3, [pc, #488]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004d36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d38:	4a79      	ldr	r2, [pc, #484]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004d3a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d3e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	f000 80fe 	beq.w	8004f46 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	f040 80d0 	bne.w	8004ef4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004d54:	4b72      	ldr	r3, [pc, #456]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004d56:	68db      	ldr	r3, [r3, #12]
 8004d58:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	f003 0203 	and.w	r2, r3, #3
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d130      	bne.n	8004dca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d72:	3b01      	subs	r3, #1
 8004d74:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d76:	429a      	cmp	r2, r3
 8004d78:	d127      	bne.n	8004dca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d84:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d11f      	bne.n	8004dca <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d90:	687a      	ldr	r2, [r7, #4]
 8004d92:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004d94:	2a07      	cmp	r2, #7
 8004d96:	bf14      	ite	ne
 8004d98:	2201      	movne	r2, #1
 8004d9a:	2200      	moveq	r2, #0
 8004d9c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d113      	bne.n	8004dca <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dac:	085b      	lsrs	r3, r3, #1
 8004dae:	3b01      	subs	r3, #1
 8004db0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d109      	bne.n	8004dca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004db6:	697b      	ldr	r3, [r7, #20]
 8004db8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc0:	085b      	lsrs	r3, r3, #1
 8004dc2:	3b01      	subs	r3, #1
 8004dc4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d06e      	beq.n	8004ea8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004dca:	69bb      	ldr	r3, [r7, #24]
 8004dcc:	2b0c      	cmp	r3, #12
 8004dce:	d069      	beq.n	8004ea4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004dd0:	4b53      	ldr	r3, [pc, #332]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d105      	bne.n	8004de8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004ddc:	4b50      	ldr	r3, [pc, #320]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d001      	beq.n	8004dec <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	e0ad      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004dec:	4b4c      	ldr	r3, [pc, #304]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a4b      	ldr	r2, [pc, #300]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004df2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004df6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004df8:	f7fd f902 	bl	8002000 <HAL_GetTick>
 8004dfc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dfe:	e008      	b.n	8004e12 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e00:	f7fd f8fe 	bl	8002000 <HAL_GetTick>
 8004e04:	4602      	mov	r2, r0
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	2b02      	cmp	r3, #2
 8004e0c:	d901      	bls.n	8004e12 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e09a      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e12:	4b43      	ldr	r3, [pc, #268]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d1f0      	bne.n	8004e00 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e1e:	4b40      	ldr	r3, [pc, #256]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004e20:	68da      	ldr	r2, [r3, #12]
 8004e22:	4b40      	ldr	r3, [pc, #256]	; (8004f24 <HAL_RCC_OscConfig+0x784>)
 8004e24:	4013      	ands	r3, r2
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004e2e:	3a01      	subs	r2, #1
 8004e30:	0112      	lsls	r2, r2, #4
 8004e32:	4311      	orrs	r1, r2
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004e38:	0212      	lsls	r2, r2, #8
 8004e3a:	4311      	orrs	r1, r2
 8004e3c:	687a      	ldr	r2, [r7, #4]
 8004e3e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004e40:	0852      	lsrs	r2, r2, #1
 8004e42:	3a01      	subs	r2, #1
 8004e44:	0552      	lsls	r2, r2, #21
 8004e46:	4311      	orrs	r1, r2
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004e4c:	0852      	lsrs	r2, r2, #1
 8004e4e:	3a01      	subs	r2, #1
 8004e50:	0652      	lsls	r2, r2, #25
 8004e52:	4311      	orrs	r1, r2
 8004e54:	687a      	ldr	r2, [r7, #4]
 8004e56:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004e58:	0912      	lsrs	r2, r2, #4
 8004e5a:	0452      	lsls	r2, r2, #17
 8004e5c:	430a      	orrs	r2, r1
 8004e5e:	4930      	ldr	r1, [pc, #192]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004e60:	4313      	orrs	r3, r2
 8004e62:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004e64:	4b2e      	ldr	r3, [pc, #184]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a2d      	ldr	r2, [pc, #180]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004e6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e6e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e70:	4b2b      	ldr	r3, [pc, #172]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	4a2a      	ldr	r2, [pc, #168]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004e76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e7a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004e7c:	f7fd f8c0 	bl	8002000 <HAL_GetTick>
 8004e80:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e82:	e008      	b.n	8004e96 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e84:	f7fd f8bc 	bl	8002000 <HAL_GetTick>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	1ad3      	subs	r3, r2, r3
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d901      	bls.n	8004e96 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	e058      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e96:	4b22      	ldr	r3, [pc, #136]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d0f0      	beq.n	8004e84 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ea2:	e050      	b.n	8004f46 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e04f      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ea8:	4b1d      	ldr	r3, [pc, #116]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d148      	bne.n	8004f46 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004eb4:	4b1a      	ldr	r3, [pc, #104]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a19      	ldr	r2, [pc, #100]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004eba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ebe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ec0:	4b17      	ldr	r3, [pc, #92]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004ec2:	68db      	ldr	r3, [r3, #12]
 8004ec4:	4a16      	ldr	r2, [pc, #88]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004ec6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004eca:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004ecc:	f7fd f898 	bl	8002000 <HAL_GetTick>
 8004ed0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ed2:	e008      	b.n	8004ee6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ed4:	f7fd f894 	bl	8002000 <HAL_GetTick>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	2b02      	cmp	r3, #2
 8004ee0:	d901      	bls.n	8004ee6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004ee2:	2303      	movs	r3, #3
 8004ee4:	e030      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ee6:	4b0e      	ldr	r3, [pc, #56]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d0f0      	beq.n	8004ed4 <HAL_RCC_OscConfig+0x734>
 8004ef2:	e028      	b.n	8004f46 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ef4:	69bb      	ldr	r3, [r7, #24]
 8004ef6:	2b0c      	cmp	r3, #12
 8004ef8:	d023      	beq.n	8004f42 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004efa:	4b09      	ldr	r3, [pc, #36]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a08      	ldr	r2, [pc, #32]	; (8004f20 <HAL_RCC_OscConfig+0x780>)
 8004f00:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f06:	f7fd f87b 	bl	8002000 <HAL_GetTick>
 8004f0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f0c:	e00c      	b.n	8004f28 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f0e:	f7fd f877 	bl	8002000 <HAL_GetTick>
 8004f12:	4602      	mov	r2, r0
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	1ad3      	subs	r3, r2, r3
 8004f18:	2b02      	cmp	r3, #2
 8004f1a:	d905      	bls.n	8004f28 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004f1c:	2303      	movs	r3, #3
 8004f1e:	e013      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
 8004f20:	40021000 	.word	0x40021000
 8004f24:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f28:	4b09      	ldr	r3, [pc, #36]	; (8004f50 <HAL_RCC_OscConfig+0x7b0>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d1ec      	bne.n	8004f0e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004f34:	4b06      	ldr	r3, [pc, #24]	; (8004f50 <HAL_RCC_OscConfig+0x7b0>)
 8004f36:	68da      	ldr	r2, [r3, #12]
 8004f38:	4905      	ldr	r1, [pc, #20]	; (8004f50 <HAL_RCC_OscConfig+0x7b0>)
 8004f3a:	4b06      	ldr	r3, [pc, #24]	; (8004f54 <HAL_RCC_OscConfig+0x7b4>)
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	60cb      	str	r3, [r1, #12]
 8004f40:	e001      	b.n	8004f46 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e000      	b.n	8004f48 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004f46:	2300      	movs	r3, #0
}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3720      	adds	r7, #32
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	40021000 	.word	0x40021000
 8004f54:	feeefffc 	.word	0xfeeefffc

08004f58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d101      	bne.n	8004f6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e0e7      	b.n	800513c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f6c:	4b75      	ldr	r3, [pc, #468]	; (8005144 <HAL_RCC_ClockConfig+0x1ec>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 0307 	and.w	r3, r3, #7
 8004f74:	683a      	ldr	r2, [r7, #0]
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d910      	bls.n	8004f9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f7a:	4b72      	ldr	r3, [pc, #456]	; (8005144 <HAL_RCC_ClockConfig+0x1ec>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f023 0207 	bic.w	r2, r3, #7
 8004f82:	4970      	ldr	r1, [pc, #448]	; (8005144 <HAL_RCC_ClockConfig+0x1ec>)
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f8a:	4b6e      	ldr	r3, [pc, #440]	; (8005144 <HAL_RCC_ClockConfig+0x1ec>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 0307 	and.w	r3, r3, #7
 8004f92:	683a      	ldr	r2, [r7, #0]
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d001      	beq.n	8004f9c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e0cf      	b.n	800513c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0302 	and.w	r3, r3, #2
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d010      	beq.n	8004fca <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	689a      	ldr	r2, [r3, #8]
 8004fac:	4b66      	ldr	r3, [pc, #408]	; (8005148 <HAL_RCC_ClockConfig+0x1f0>)
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d908      	bls.n	8004fca <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fb8:	4b63      	ldr	r3, [pc, #396]	; (8005148 <HAL_RCC_ClockConfig+0x1f0>)
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	4960      	ldr	r1, [pc, #384]	; (8005148 <HAL_RCC_ClockConfig+0x1f0>)
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 0301 	and.w	r3, r3, #1
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d04c      	beq.n	8005070 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	2b03      	cmp	r3, #3
 8004fdc:	d107      	bne.n	8004fee <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fde:	4b5a      	ldr	r3, [pc, #360]	; (8005148 <HAL_RCC_ClockConfig+0x1f0>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d121      	bne.n	800502e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e0a6      	b.n	800513c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	2b02      	cmp	r3, #2
 8004ff4:	d107      	bne.n	8005006 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ff6:	4b54      	ldr	r3, [pc, #336]	; (8005148 <HAL_RCC_ClockConfig+0x1f0>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d115      	bne.n	800502e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e09a      	b.n	800513c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d107      	bne.n	800501e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800500e:	4b4e      	ldr	r3, [pc, #312]	; (8005148 <HAL_RCC_ClockConfig+0x1f0>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f003 0302 	and.w	r3, r3, #2
 8005016:	2b00      	cmp	r3, #0
 8005018:	d109      	bne.n	800502e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e08e      	b.n	800513c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800501e:	4b4a      	ldr	r3, [pc, #296]	; (8005148 <HAL_RCC_ClockConfig+0x1f0>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005026:	2b00      	cmp	r3, #0
 8005028:	d101      	bne.n	800502e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e086      	b.n	800513c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800502e:	4b46      	ldr	r3, [pc, #280]	; (8005148 <HAL_RCC_ClockConfig+0x1f0>)
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f023 0203 	bic.w	r2, r3, #3
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	4943      	ldr	r1, [pc, #268]	; (8005148 <HAL_RCC_ClockConfig+0x1f0>)
 800503c:	4313      	orrs	r3, r2
 800503e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005040:	f7fc ffde 	bl	8002000 <HAL_GetTick>
 8005044:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005046:	e00a      	b.n	800505e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005048:	f7fc ffda 	bl	8002000 <HAL_GetTick>
 800504c:	4602      	mov	r2, r0
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	1ad3      	subs	r3, r2, r3
 8005052:	f241 3288 	movw	r2, #5000	; 0x1388
 8005056:	4293      	cmp	r3, r2
 8005058:	d901      	bls.n	800505e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800505a:	2303      	movs	r3, #3
 800505c:	e06e      	b.n	800513c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800505e:	4b3a      	ldr	r3, [pc, #232]	; (8005148 <HAL_RCC_ClockConfig+0x1f0>)
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	f003 020c 	and.w	r2, r3, #12
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	685b      	ldr	r3, [r3, #4]
 800506a:	009b      	lsls	r3, r3, #2
 800506c:	429a      	cmp	r2, r3
 800506e:	d1eb      	bne.n	8005048 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f003 0302 	and.w	r3, r3, #2
 8005078:	2b00      	cmp	r3, #0
 800507a:	d010      	beq.n	800509e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	689a      	ldr	r2, [r3, #8]
 8005080:	4b31      	ldr	r3, [pc, #196]	; (8005148 <HAL_RCC_ClockConfig+0x1f0>)
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005088:	429a      	cmp	r2, r3
 800508a:	d208      	bcs.n	800509e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800508c:	4b2e      	ldr	r3, [pc, #184]	; (8005148 <HAL_RCC_ClockConfig+0x1f0>)
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	492b      	ldr	r1, [pc, #172]	; (8005148 <HAL_RCC_ClockConfig+0x1f0>)
 800509a:	4313      	orrs	r3, r2
 800509c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800509e:	4b29      	ldr	r3, [pc, #164]	; (8005144 <HAL_RCC_ClockConfig+0x1ec>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f003 0307 	and.w	r3, r3, #7
 80050a6:	683a      	ldr	r2, [r7, #0]
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d210      	bcs.n	80050ce <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050ac:	4b25      	ldr	r3, [pc, #148]	; (8005144 <HAL_RCC_ClockConfig+0x1ec>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f023 0207 	bic.w	r2, r3, #7
 80050b4:	4923      	ldr	r1, [pc, #140]	; (8005144 <HAL_RCC_ClockConfig+0x1ec>)
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	4313      	orrs	r3, r2
 80050ba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050bc:	4b21      	ldr	r3, [pc, #132]	; (8005144 <HAL_RCC_ClockConfig+0x1ec>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 0307 	and.w	r3, r3, #7
 80050c4:	683a      	ldr	r2, [r7, #0]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d001      	beq.n	80050ce <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e036      	b.n	800513c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 0304 	and.w	r3, r3, #4
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d008      	beq.n	80050ec <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050da:	4b1b      	ldr	r3, [pc, #108]	; (8005148 <HAL_RCC_ClockConfig+0x1f0>)
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	4918      	ldr	r1, [pc, #96]	; (8005148 <HAL_RCC_ClockConfig+0x1f0>)
 80050e8:	4313      	orrs	r3, r2
 80050ea:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 0308 	and.w	r3, r3, #8
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d009      	beq.n	800510c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80050f8:	4b13      	ldr	r3, [pc, #76]	; (8005148 <HAL_RCC_ClockConfig+0x1f0>)
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	691b      	ldr	r3, [r3, #16]
 8005104:	00db      	lsls	r3, r3, #3
 8005106:	4910      	ldr	r1, [pc, #64]	; (8005148 <HAL_RCC_ClockConfig+0x1f0>)
 8005108:	4313      	orrs	r3, r2
 800510a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800510c:	f000 f824 	bl	8005158 <HAL_RCC_GetSysClockFreq>
 8005110:	4602      	mov	r2, r0
 8005112:	4b0d      	ldr	r3, [pc, #52]	; (8005148 <HAL_RCC_ClockConfig+0x1f0>)
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	091b      	lsrs	r3, r3, #4
 8005118:	f003 030f 	and.w	r3, r3, #15
 800511c:	490b      	ldr	r1, [pc, #44]	; (800514c <HAL_RCC_ClockConfig+0x1f4>)
 800511e:	5ccb      	ldrb	r3, [r1, r3]
 8005120:	f003 031f 	and.w	r3, r3, #31
 8005124:	fa22 f303 	lsr.w	r3, r2, r3
 8005128:	4a09      	ldr	r2, [pc, #36]	; (8005150 <HAL_RCC_ClockConfig+0x1f8>)
 800512a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800512c:	4b09      	ldr	r3, [pc, #36]	; (8005154 <HAL_RCC_ClockConfig+0x1fc>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4618      	mov	r0, r3
 8005132:	f7fc ff15 	bl	8001f60 <HAL_InitTick>
 8005136:	4603      	mov	r3, r0
 8005138:	72fb      	strb	r3, [r7, #11]

  return status;
 800513a:	7afb      	ldrb	r3, [r7, #11]
}
 800513c:	4618      	mov	r0, r3
 800513e:	3710      	adds	r7, #16
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}
 8005144:	40022000 	.word	0x40022000
 8005148:	40021000 	.word	0x40021000
 800514c:	08009678 	.word	0x08009678
 8005150:	20000004 	.word	0x20000004
 8005154:	20000008 	.word	0x20000008

08005158 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005158:	b480      	push	{r7}
 800515a:	b089      	sub	sp, #36	; 0x24
 800515c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800515e:	2300      	movs	r3, #0
 8005160:	61fb      	str	r3, [r7, #28]
 8005162:	2300      	movs	r3, #0
 8005164:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005166:	4b3e      	ldr	r3, [pc, #248]	; (8005260 <HAL_RCC_GetSysClockFreq+0x108>)
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	f003 030c 	and.w	r3, r3, #12
 800516e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005170:	4b3b      	ldr	r3, [pc, #236]	; (8005260 <HAL_RCC_GetSysClockFreq+0x108>)
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	f003 0303 	and.w	r3, r3, #3
 8005178:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d005      	beq.n	800518c <HAL_RCC_GetSysClockFreq+0x34>
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	2b0c      	cmp	r3, #12
 8005184:	d121      	bne.n	80051ca <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2b01      	cmp	r3, #1
 800518a:	d11e      	bne.n	80051ca <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800518c:	4b34      	ldr	r3, [pc, #208]	; (8005260 <HAL_RCC_GetSysClockFreq+0x108>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 0308 	and.w	r3, r3, #8
 8005194:	2b00      	cmp	r3, #0
 8005196:	d107      	bne.n	80051a8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005198:	4b31      	ldr	r3, [pc, #196]	; (8005260 <HAL_RCC_GetSysClockFreq+0x108>)
 800519a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800519e:	0a1b      	lsrs	r3, r3, #8
 80051a0:	f003 030f 	and.w	r3, r3, #15
 80051a4:	61fb      	str	r3, [r7, #28]
 80051a6:	e005      	b.n	80051b4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80051a8:	4b2d      	ldr	r3, [pc, #180]	; (8005260 <HAL_RCC_GetSysClockFreq+0x108>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	091b      	lsrs	r3, r3, #4
 80051ae:	f003 030f 	and.w	r3, r3, #15
 80051b2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80051b4:	4a2b      	ldr	r2, [pc, #172]	; (8005264 <HAL_RCC_GetSysClockFreq+0x10c>)
 80051b6:	69fb      	ldr	r3, [r7, #28]
 80051b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051bc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d10d      	bne.n	80051e0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80051c8:	e00a      	b.n	80051e0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80051ca:	693b      	ldr	r3, [r7, #16]
 80051cc:	2b04      	cmp	r3, #4
 80051ce:	d102      	bne.n	80051d6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80051d0:	4b25      	ldr	r3, [pc, #148]	; (8005268 <HAL_RCC_GetSysClockFreq+0x110>)
 80051d2:	61bb      	str	r3, [r7, #24]
 80051d4:	e004      	b.n	80051e0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	2b08      	cmp	r3, #8
 80051da:	d101      	bne.n	80051e0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80051dc:	4b23      	ldr	r3, [pc, #140]	; (800526c <HAL_RCC_GetSysClockFreq+0x114>)
 80051de:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	2b0c      	cmp	r3, #12
 80051e4:	d134      	bne.n	8005250 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80051e6:	4b1e      	ldr	r3, [pc, #120]	; (8005260 <HAL_RCC_GetSysClockFreq+0x108>)
 80051e8:	68db      	ldr	r3, [r3, #12]
 80051ea:	f003 0303 	and.w	r3, r3, #3
 80051ee:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	2b02      	cmp	r3, #2
 80051f4:	d003      	beq.n	80051fe <HAL_RCC_GetSysClockFreq+0xa6>
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	2b03      	cmp	r3, #3
 80051fa:	d003      	beq.n	8005204 <HAL_RCC_GetSysClockFreq+0xac>
 80051fc:	e005      	b.n	800520a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80051fe:	4b1a      	ldr	r3, [pc, #104]	; (8005268 <HAL_RCC_GetSysClockFreq+0x110>)
 8005200:	617b      	str	r3, [r7, #20]
      break;
 8005202:	e005      	b.n	8005210 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005204:	4b19      	ldr	r3, [pc, #100]	; (800526c <HAL_RCC_GetSysClockFreq+0x114>)
 8005206:	617b      	str	r3, [r7, #20]
      break;
 8005208:	e002      	b.n	8005210 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800520a:	69fb      	ldr	r3, [r7, #28]
 800520c:	617b      	str	r3, [r7, #20]
      break;
 800520e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005210:	4b13      	ldr	r3, [pc, #76]	; (8005260 <HAL_RCC_GetSysClockFreq+0x108>)
 8005212:	68db      	ldr	r3, [r3, #12]
 8005214:	091b      	lsrs	r3, r3, #4
 8005216:	f003 0307 	and.w	r3, r3, #7
 800521a:	3301      	adds	r3, #1
 800521c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800521e:	4b10      	ldr	r3, [pc, #64]	; (8005260 <HAL_RCC_GetSysClockFreq+0x108>)
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	0a1b      	lsrs	r3, r3, #8
 8005224:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005228:	697a      	ldr	r2, [r7, #20]
 800522a:	fb03 f202 	mul.w	r2, r3, r2
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	fbb2 f3f3 	udiv	r3, r2, r3
 8005234:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005236:	4b0a      	ldr	r3, [pc, #40]	; (8005260 <HAL_RCC_GetSysClockFreq+0x108>)
 8005238:	68db      	ldr	r3, [r3, #12]
 800523a:	0e5b      	lsrs	r3, r3, #25
 800523c:	f003 0303 	and.w	r3, r3, #3
 8005240:	3301      	adds	r3, #1
 8005242:	005b      	lsls	r3, r3, #1
 8005244:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005246:	697a      	ldr	r2, [r7, #20]
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	fbb2 f3f3 	udiv	r3, r2, r3
 800524e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005250:	69bb      	ldr	r3, [r7, #24]
}
 8005252:	4618      	mov	r0, r3
 8005254:	3724      	adds	r7, #36	; 0x24
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr
 800525e:	bf00      	nop
 8005260:	40021000 	.word	0x40021000
 8005264:	08009690 	.word	0x08009690
 8005268:	00f42400 	.word	0x00f42400
 800526c:	007a1200 	.word	0x007a1200

08005270 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005270:	b480      	push	{r7}
 8005272:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005274:	4b03      	ldr	r3, [pc, #12]	; (8005284 <HAL_RCC_GetHCLKFreq+0x14>)
 8005276:	681b      	ldr	r3, [r3, #0]
}
 8005278:	4618      	mov	r0, r3
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr
 8005282:	bf00      	nop
 8005284:	20000004 	.word	0x20000004

08005288 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800528c:	f7ff fff0 	bl	8005270 <HAL_RCC_GetHCLKFreq>
 8005290:	4602      	mov	r2, r0
 8005292:	4b06      	ldr	r3, [pc, #24]	; (80052ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	0a1b      	lsrs	r3, r3, #8
 8005298:	f003 0307 	and.w	r3, r3, #7
 800529c:	4904      	ldr	r1, [pc, #16]	; (80052b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800529e:	5ccb      	ldrb	r3, [r1, r3]
 80052a0:	f003 031f 	and.w	r3, r3, #31
 80052a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	bd80      	pop	{r7, pc}
 80052ac:	40021000 	.word	0x40021000
 80052b0:	08009688 	.word	0x08009688

080052b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80052b8:	f7ff ffda 	bl	8005270 <HAL_RCC_GetHCLKFreq>
 80052bc:	4602      	mov	r2, r0
 80052be:	4b06      	ldr	r3, [pc, #24]	; (80052d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	0adb      	lsrs	r3, r3, #11
 80052c4:	f003 0307 	and.w	r3, r3, #7
 80052c8:	4904      	ldr	r1, [pc, #16]	; (80052dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80052ca:	5ccb      	ldrb	r3, [r1, r3]
 80052cc:	f003 031f 	and.w	r3, r3, #31
 80052d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	bd80      	pop	{r7, pc}
 80052d8:	40021000 	.word	0x40021000
 80052dc:	08009688 	.word	0x08009688

080052e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b086      	sub	sp, #24
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80052e8:	2300      	movs	r3, #0
 80052ea:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80052ec:	4b2a      	ldr	r3, [pc, #168]	; (8005398 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d003      	beq.n	8005300 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80052f8:	f7ff f9ee 	bl	80046d8 <HAL_PWREx_GetVoltageRange>
 80052fc:	6178      	str	r0, [r7, #20]
 80052fe:	e014      	b.n	800532a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005300:	4b25      	ldr	r3, [pc, #148]	; (8005398 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005302:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005304:	4a24      	ldr	r2, [pc, #144]	; (8005398 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005306:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800530a:	6593      	str	r3, [r2, #88]	; 0x58
 800530c:	4b22      	ldr	r3, [pc, #136]	; (8005398 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800530e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005310:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005314:	60fb      	str	r3, [r7, #12]
 8005316:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005318:	f7ff f9de 	bl	80046d8 <HAL_PWREx_GetVoltageRange>
 800531c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800531e:	4b1e      	ldr	r3, [pc, #120]	; (8005398 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005322:	4a1d      	ldr	r2, [pc, #116]	; (8005398 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005324:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005328:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005330:	d10b      	bne.n	800534a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2b80      	cmp	r3, #128	; 0x80
 8005336:	d919      	bls.n	800536c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2ba0      	cmp	r3, #160	; 0xa0
 800533c:	d902      	bls.n	8005344 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800533e:	2302      	movs	r3, #2
 8005340:	613b      	str	r3, [r7, #16]
 8005342:	e013      	b.n	800536c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005344:	2301      	movs	r3, #1
 8005346:	613b      	str	r3, [r7, #16]
 8005348:	e010      	b.n	800536c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2b80      	cmp	r3, #128	; 0x80
 800534e:	d902      	bls.n	8005356 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005350:	2303      	movs	r3, #3
 8005352:	613b      	str	r3, [r7, #16]
 8005354:	e00a      	b.n	800536c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2b80      	cmp	r3, #128	; 0x80
 800535a:	d102      	bne.n	8005362 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800535c:	2302      	movs	r3, #2
 800535e:	613b      	str	r3, [r7, #16]
 8005360:	e004      	b.n	800536c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2b70      	cmp	r3, #112	; 0x70
 8005366:	d101      	bne.n	800536c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005368:	2301      	movs	r3, #1
 800536a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800536c:	4b0b      	ldr	r3, [pc, #44]	; (800539c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f023 0207 	bic.w	r2, r3, #7
 8005374:	4909      	ldr	r1, [pc, #36]	; (800539c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	4313      	orrs	r3, r2
 800537a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800537c:	4b07      	ldr	r3, [pc, #28]	; (800539c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0307 	and.w	r3, r3, #7
 8005384:	693a      	ldr	r2, [r7, #16]
 8005386:	429a      	cmp	r2, r3
 8005388:	d001      	beq.n	800538e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e000      	b.n	8005390 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800538e:	2300      	movs	r3, #0
}
 8005390:	4618      	mov	r0, r3
 8005392:	3718      	adds	r7, #24
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}
 8005398:	40021000 	.word	0x40021000
 800539c:	40022000 	.word	0x40022000

080053a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b086      	sub	sp, #24
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80053a8:	2300      	movs	r3, #0
 80053aa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80053ac:	2300      	movs	r3, #0
 80053ae:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d041      	beq.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80053c0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80053c4:	d02a      	beq.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80053c6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80053ca:	d824      	bhi.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80053cc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80053d0:	d008      	beq.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80053d2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80053d6:	d81e      	bhi.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d00a      	beq.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80053dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053e0:	d010      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80053e2:	e018      	b.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80053e4:	4b86      	ldr	r3, [pc, #536]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053e6:	68db      	ldr	r3, [r3, #12]
 80053e8:	4a85      	ldr	r2, [pc, #532]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80053ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053ee:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80053f0:	e015      	b.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	3304      	adds	r3, #4
 80053f6:	2100      	movs	r1, #0
 80053f8:	4618      	mov	r0, r3
 80053fa:	f000 fabb 	bl	8005974 <RCCEx_PLLSAI1_Config>
 80053fe:	4603      	mov	r3, r0
 8005400:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005402:	e00c      	b.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	3320      	adds	r3, #32
 8005408:	2100      	movs	r1, #0
 800540a:	4618      	mov	r0, r3
 800540c:	f000 fba6 	bl	8005b5c <RCCEx_PLLSAI2_Config>
 8005410:	4603      	mov	r3, r0
 8005412:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005414:	e003      	b.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005416:	2301      	movs	r3, #1
 8005418:	74fb      	strb	r3, [r7, #19]
      break;
 800541a:	e000      	b.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800541c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800541e:	7cfb      	ldrb	r3, [r7, #19]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d10b      	bne.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005424:	4b76      	ldr	r3, [pc, #472]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005426:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800542a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005432:	4973      	ldr	r1, [pc, #460]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005434:	4313      	orrs	r3, r2
 8005436:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800543a:	e001      	b.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800543c:	7cfb      	ldrb	r3, [r7, #19]
 800543e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005448:	2b00      	cmp	r3, #0
 800544a:	d041      	beq.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005450:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005454:	d02a      	beq.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005456:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800545a:	d824      	bhi.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800545c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005460:	d008      	beq.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005462:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005466:	d81e      	bhi.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005468:	2b00      	cmp	r3, #0
 800546a:	d00a      	beq.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800546c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005470:	d010      	beq.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005472:	e018      	b.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005474:	4b62      	ldr	r3, [pc, #392]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005476:	68db      	ldr	r3, [r3, #12]
 8005478:	4a61      	ldr	r2, [pc, #388]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800547a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800547e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005480:	e015      	b.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	3304      	adds	r3, #4
 8005486:	2100      	movs	r1, #0
 8005488:	4618      	mov	r0, r3
 800548a:	f000 fa73 	bl	8005974 <RCCEx_PLLSAI1_Config>
 800548e:	4603      	mov	r3, r0
 8005490:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005492:	e00c      	b.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	3320      	adds	r3, #32
 8005498:	2100      	movs	r1, #0
 800549a:	4618      	mov	r0, r3
 800549c:	f000 fb5e 	bl	8005b5c <RCCEx_PLLSAI2_Config>
 80054a0:	4603      	mov	r3, r0
 80054a2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80054a4:	e003      	b.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	74fb      	strb	r3, [r7, #19]
      break;
 80054aa:	e000      	b.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80054ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80054ae:	7cfb      	ldrb	r3, [r7, #19]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d10b      	bne.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80054b4:	4b52      	ldr	r3, [pc, #328]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054ba:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80054c2:	494f      	ldr	r1, [pc, #316]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054c4:	4313      	orrs	r3, r2
 80054c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80054ca:	e001      	b.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054cc:	7cfb      	ldrb	r3, [r7, #19]
 80054ce:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054d8:	2b00      	cmp	r3, #0
 80054da:	f000 80a0 	beq.w	800561e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054de:	2300      	movs	r3, #0
 80054e0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80054e2:	4b47      	ldr	r3, [pc, #284]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d101      	bne.n	80054f2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80054ee:	2301      	movs	r3, #1
 80054f0:	e000      	b.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80054f2:	2300      	movs	r3, #0
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d00d      	beq.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054f8:	4b41      	ldr	r3, [pc, #260]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054fc:	4a40      	ldr	r2, [pc, #256]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80054fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005502:	6593      	str	r3, [r2, #88]	; 0x58
 8005504:	4b3e      	ldr	r3, [pc, #248]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005506:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005508:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800550c:	60bb      	str	r3, [r7, #8]
 800550e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005510:	2301      	movs	r3, #1
 8005512:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005514:	4b3b      	ldr	r3, [pc, #236]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a3a      	ldr	r2, [pc, #232]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800551a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800551e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005520:	f7fc fd6e 	bl	8002000 <HAL_GetTick>
 8005524:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005526:	e009      	b.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005528:	f7fc fd6a 	bl	8002000 <HAL_GetTick>
 800552c:	4602      	mov	r2, r0
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	1ad3      	subs	r3, r2, r3
 8005532:	2b02      	cmp	r3, #2
 8005534:	d902      	bls.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005536:	2303      	movs	r3, #3
 8005538:	74fb      	strb	r3, [r7, #19]
        break;
 800553a:	e005      	b.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800553c:	4b31      	ldr	r3, [pc, #196]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005544:	2b00      	cmp	r3, #0
 8005546:	d0ef      	beq.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005548:	7cfb      	ldrb	r3, [r7, #19]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d15c      	bne.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800554e:	4b2c      	ldr	r3, [pc, #176]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005550:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005554:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005558:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d01f      	beq.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	429a      	cmp	r2, r3
 800556a:	d019      	beq.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800556c:	4b24      	ldr	r3, [pc, #144]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800556e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005572:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005576:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005578:	4b21      	ldr	r3, [pc, #132]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800557a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800557e:	4a20      	ldr	r2, [pc, #128]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005580:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005584:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005588:	4b1d      	ldr	r3, [pc, #116]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800558a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800558e:	4a1c      	ldr	r2, [pc, #112]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005590:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005594:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005598:	4a19      	ldr	r2, [pc, #100]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	f003 0301 	and.w	r3, r3, #1
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d016      	beq.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055aa:	f7fc fd29 	bl	8002000 <HAL_GetTick>
 80055ae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055b0:	e00b      	b.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055b2:	f7fc fd25 	bl	8002000 <HAL_GetTick>
 80055b6:	4602      	mov	r2, r0
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	1ad3      	subs	r3, r2, r3
 80055bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d902      	bls.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80055c4:	2303      	movs	r3, #3
 80055c6:	74fb      	strb	r3, [r7, #19]
            break;
 80055c8:	e006      	b.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80055ca:	4b0d      	ldr	r3, [pc, #52]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055d0:	f003 0302 	and.w	r3, r3, #2
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d0ec      	beq.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80055d8:	7cfb      	ldrb	r3, [r7, #19]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d10c      	bne.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80055de:	4b08      	ldr	r3, [pc, #32]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055ee:	4904      	ldr	r1, [pc, #16]	; (8005600 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055f0:	4313      	orrs	r3, r2
 80055f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80055f6:	e009      	b.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80055f8:	7cfb      	ldrb	r3, [r7, #19]
 80055fa:	74bb      	strb	r3, [r7, #18]
 80055fc:	e006      	b.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80055fe:	bf00      	nop
 8005600:	40021000 	.word	0x40021000
 8005604:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005608:	7cfb      	ldrb	r3, [r7, #19]
 800560a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800560c:	7c7b      	ldrb	r3, [r7, #17]
 800560e:	2b01      	cmp	r3, #1
 8005610:	d105      	bne.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005612:	4b9e      	ldr	r3, [pc, #632]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005614:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005616:	4a9d      	ldr	r2, [pc, #628]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005618:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800561c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f003 0301 	and.w	r3, r3, #1
 8005626:	2b00      	cmp	r3, #0
 8005628:	d00a      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800562a:	4b98      	ldr	r3, [pc, #608]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800562c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005630:	f023 0203 	bic.w	r2, r3, #3
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005638:	4994      	ldr	r1, [pc, #592]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800563a:	4313      	orrs	r3, r2
 800563c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0302 	and.w	r3, r3, #2
 8005648:	2b00      	cmp	r3, #0
 800564a:	d00a      	beq.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800564c:	4b8f      	ldr	r3, [pc, #572]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800564e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005652:	f023 020c 	bic.w	r2, r3, #12
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800565a:	498c      	ldr	r1, [pc, #560]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800565c:	4313      	orrs	r3, r2
 800565e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f003 0304 	and.w	r3, r3, #4
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00a      	beq.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800566e:	4b87      	ldr	r3, [pc, #540]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005670:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005674:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567c:	4983      	ldr	r1, [pc, #524]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800567e:	4313      	orrs	r3, r2
 8005680:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 0308 	and.w	r3, r3, #8
 800568c:	2b00      	cmp	r3, #0
 800568e:	d00a      	beq.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005690:	4b7e      	ldr	r3, [pc, #504]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005696:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800569e:	497b      	ldr	r1, [pc, #492]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056a0:	4313      	orrs	r3, r2
 80056a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f003 0310 	and.w	r3, r3, #16
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d00a      	beq.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80056b2:	4b76      	ldr	r3, [pc, #472]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056c0:	4972      	ldr	r1, [pc, #456]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056c2:	4313      	orrs	r3, r2
 80056c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f003 0320 	and.w	r3, r3, #32
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d00a      	beq.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80056d4:	4b6d      	ldr	r3, [pc, #436]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056da:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056e2:	496a      	ldr	r1, [pc, #424]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056e4:	4313      	orrs	r3, r2
 80056e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d00a      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80056f6:	4b65      	ldr	r3, [pc, #404]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80056f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056fc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005704:	4961      	ldr	r1, [pc, #388]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005706:	4313      	orrs	r3, r2
 8005708:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005714:	2b00      	cmp	r3, #0
 8005716:	d00a      	beq.n	800572e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005718:	4b5c      	ldr	r3, [pc, #368]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800571a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800571e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005726:	4959      	ldr	r1, [pc, #356]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005728:	4313      	orrs	r3, r2
 800572a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005736:	2b00      	cmp	r3, #0
 8005738:	d00a      	beq.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800573a:	4b54      	ldr	r3, [pc, #336]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800573c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005740:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005748:	4950      	ldr	r1, [pc, #320]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800574a:	4313      	orrs	r3, r2
 800574c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005758:	2b00      	cmp	r3, #0
 800575a:	d00a      	beq.n	8005772 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800575c:	4b4b      	ldr	r3, [pc, #300]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800575e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005762:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800576a:	4948      	ldr	r1, [pc, #288]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800576c:	4313      	orrs	r3, r2
 800576e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800577a:	2b00      	cmp	r3, #0
 800577c:	d00a      	beq.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800577e:	4b43      	ldr	r3, [pc, #268]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005780:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005784:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800578c:	493f      	ldr	r1, [pc, #252]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800578e:	4313      	orrs	r3, r2
 8005790:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800579c:	2b00      	cmp	r3, #0
 800579e:	d028      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80057a0:	4b3a      	ldr	r3, [pc, #232]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057a6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057ae:	4937      	ldr	r1, [pc, #220]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057b0:	4313      	orrs	r3, r2
 80057b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80057be:	d106      	bne.n	80057ce <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80057c0:	4b32      	ldr	r3, [pc, #200]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	4a31      	ldr	r2, [pc, #196]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80057ca:	60d3      	str	r3, [r2, #12]
 80057cc:	e011      	b.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057d2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80057d6:	d10c      	bne.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	3304      	adds	r3, #4
 80057dc:	2101      	movs	r1, #1
 80057de:	4618      	mov	r0, r3
 80057e0:	f000 f8c8 	bl	8005974 <RCCEx_PLLSAI1_Config>
 80057e4:	4603      	mov	r3, r0
 80057e6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80057e8:	7cfb      	ldrb	r3, [r7, #19]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d001      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80057ee:	7cfb      	ldrb	r3, [r7, #19]
 80057f0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d028      	beq.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80057fe:	4b23      	ldr	r3, [pc, #140]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005800:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005804:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800580c:	491f      	ldr	r1, [pc, #124]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800580e:	4313      	orrs	r3, r2
 8005810:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005818:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800581c:	d106      	bne.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800581e:	4b1b      	ldr	r3, [pc, #108]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005820:	68db      	ldr	r3, [r3, #12]
 8005822:	4a1a      	ldr	r2, [pc, #104]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005824:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005828:	60d3      	str	r3, [r2, #12]
 800582a:	e011      	b.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005830:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005834:	d10c      	bne.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	3304      	adds	r3, #4
 800583a:	2101      	movs	r1, #1
 800583c:	4618      	mov	r0, r3
 800583e:	f000 f899 	bl	8005974 <RCCEx_PLLSAI1_Config>
 8005842:	4603      	mov	r3, r0
 8005844:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005846:	7cfb      	ldrb	r3, [r7, #19]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d001      	beq.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800584c:	7cfb      	ldrb	r3, [r7, #19]
 800584e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005858:	2b00      	cmp	r3, #0
 800585a:	d02b      	beq.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800585c:	4b0b      	ldr	r3, [pc, #44]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800585e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005862:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800586a:	4908      	ldr	r1, [pc, #32]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800586c:	4313      	orrs	r3, r2
 800586e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005876:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800587a:	d109      	bne.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800587c:	4b03      	ldr	r3, [pc, #12]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	4a02      	ldr	r2, [pc, #8]	; (800588c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005882:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005886:	60d3      	str	r3, [r2, #12]
 8005888:	e014      	b.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800588a:	bf00      	nop
 800588c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005894:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005898:	d10c      	bne.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	3304      	adds	r3, #4
 800589e:	2101      	movs	r1, #1
 80058a0:	4618      	mov	r0, r3
 80058a2:	f000 f867 	bl	8005974 <RCCEx_PLLSAI1_Config>
 80058a6:	4603      	mov	r3, r0
 80058a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80058aa:	7cfb      	ldrb	r3, [r7, #19]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d001      	beq.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80058b0:	7cfb      	ldrb	r3, [r7, #19]
 80058b2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d02f      	beq.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80058c0:	4b2b      	ldr	r3, [pc, #172]	; (8005970 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80058c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058c6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80058ce:	4928      	ldr	r1, [pc, #160]	; (8005970 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80058d0:	4313      	orrs	r3, r2
 80058d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80058da:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80058de:	d10d      	bne.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	3304      	adds	r3, #4
 80058e4:	2102      	movs	r1, #2
 80058e6:	4618      	mov	r0, r3
 80058e8:	f000 f844 	bl	8005974 <RCCEx_PLLSAI1_Config>
 80058ec:	4603      	mov	r3, r0
 80058ee:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80058f0:	7cfb      	ldrb	r3, [r7, #19]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d014      	beq.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80058f6:	7cfb      	ldrb	r3, [r7, #19]
 80058f8:	74bb      	strb	r3, [r7, #18]
 80058fa:	e011      	b.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005900:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005904:	d10c      	bne.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	3320      	adds	r3, #32
 800590a:	2102      	movs	r1, #2
 800590c:	4618      	mov	r0, r3
 800590e:	f000 f925 	bl	8005b5c <RCCEx_PLLSAI2_Config>
 8005912:	4603      	mov	r3, r0
 8005914:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005916:	7cfb      	ldrb	r3, [r7, #19]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d001      	beq.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800591c:	7cfb      	ldrb	r3, [r7, #19]
 800591e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005928:	2b00      	cmp	r3, #0
 800592a:	d00a      	beq.n	8005942 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800592c:	4b10      	ldr	r3, [pc, #64]	; (8005970 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800592e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005932:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800593a:	490d      	ldr	r1, [pc, #52]	; (8005970 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800593c:	4313      	orrs	r3, r2
 800593e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d00b      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800594e:	4b08      	ldr	r3, [pc, #32]	; (8005970 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005950:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005954:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800595e:	4904      	ldr	r1, [pc, #16]	; (8005970 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005960:	4313      	orrs	r3, r2
 8005962:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005966:	7cbb      	ldrb	r3, [r7, #18]
}
 8005968:	4618      	mov	r0, r3
 800596a:	3718      	adds	r7, #24
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}
 8005970:	40021000 	.word	0x40021000

08005974 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b084      	sub	sp, #16
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800597e:	2300      	movs	r3, #0
 8005980:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005982:	4b75      	ldr	r3, [pc, #468]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005984:	68db      	ldr	r3, [r3, #12]
 8005986:	f003 0303 	and.w	r3, r3, #3
 800598a:	2b00      	cmp	r3, #0
 800598c:	d018      	beq.n	80059c0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800598e:	4b72      	ldr	r3, [pc, #456]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005990:	68db      	ldr	r3, [r3, #12]
 8005992:	f003 0203 	and.w	r2, r3, #3
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	429a      	cmp	r2, r3
 800599c:	d10d      	bne.n	80059ba <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
       ||
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d009      	beq.n	80059ba <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80059a6:	4b6c      	ldr	r3, [pc, #432]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	091b      	lsrs	r3, r3, #4
 80059ac:	f003 0307 	and.w	r3, r3, #7
 80059b0:	1c5a      	adds	r2, r3, #1
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	685b      	ldr	r3, [r3, #4]
       ||
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d047      	beq.n	8005a4a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	73fb      	strb	r3, [r7, #15]
 80059be:	e044      	b.n	8005a4a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	2b03      	cmp	r3, #3
 80059c6:	d018      	beq.n	80059fa <RCCEx_PLLSAI1_Config+0x86>
 80059c8:	2b03      	cmp	r3, #3
 80059ca:	d825      	bhi.n	8005a18 <RCCEx_PLLSAI1_Config+0xa4>
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d002      	beq.n	80059d6 <RCCEx_PLLSAI1_Config+0x62>
 80059d0:	2b02      	cmp	r3, #2
 80059d2:	d009      	beq.n	80059e8 <RCCEx_PLLSAI1_Config+0x74>
 80059d4:	e020      	b.n	8005a18 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80059d6:	4b60      	ldr	r3, [pc, #384]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0302 	and.w	r3, r3, #2
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d11d      	bne.n	8005a1e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059e6:	e01a      	b.n	8005a1e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80059e8:	4b5b      	ldr	r3, [pc, #364]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d116      	bne.n	8005a22 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80059f8:	e013      	b.n	8005a22 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80059fa:	4b57      	ldr	r3, [pc, #348]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d10f      	bne.n	8005a26 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005a06:	4b54      	ldr	r3, [pc, #336]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d109      	bne.n	8005a26 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005a16:	e006      	b.n	8005a26 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	73fb      	strb	r3, [r7, #15]
      break;
 8005a1c:	e004      	b.n	8005a28 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005a1e:	bf00      	nop
 8005a20:	e002      	b.n	8005a28 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005a22:	bf00      	nop
 8005a24:	e000      	b.n	8005a28 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005a26:	bf00      	nop
    }

    if(status == HAL_OK)
 8005a28:	7bfb      	ldrb	r3, [r7, #15]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d10d      	bne.n	8005a4a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005a2e:	4b4a      	ldr	r3, [pc, #296]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a30:	68db      	ldr	r3, [r3, #12]
 8005a32:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6819      	ldr	r1, [r3, #0]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	3b01      	subs	r3, #1
 8005a40:	011b      	lsls	r3, r3, #4
 8005a42:	430b      	orrs	r3, r1
 8005a44:	4944      	ldr	r1, [pc, #272]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a46:	4313      	orrs	r3, r2
 8005a48:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005a4a:	7bfb      	ldrb	r3, [r7, #15]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d17d      	bne.n	8005b4c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005a50:	4b41      	ldr	r3, [pc, #260]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a40      	ldr	r2, [pc, #256]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a56:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005a5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a5c:	f7fc fad0 	bl	8002000 <HAL_GetTick>
 8005a60:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005a62:	e009      	b.n	8005a78 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a64:	f7fc facc 	bl	8002000 <HAL_GetTick>
 8005a68:	4602      	mov	r2, r0
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	1ad3      	subs	r3, r2, r3
 8005a6e:	2b02      	cmp	r3, #2
 8005a70:	d902      	bls.n	8005a78 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005a72:	2303      	movs	r3, #3
 8005a74:	73fb      	strb	r3, [r7, #15]
        break;
 8005a76:	e005      	b.n	8005a84 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005a78:	4b37      	ldr	r3, [pc, #220]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d1ef      	bne.n	8005a64 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005a84:	7bfb      	ldrb	r3, [r7, #15]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d160      	bne.n	8005b4c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d111      	bne.n	8005ab4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a90:	4b31      	ldr	r3, [pc, #196]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a92:	691b      	ldr	r3, [r3, #16]
 8005a94:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005a98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a9c:	687a      	ldr	r2, [r7, #4]
 8005a9e:	6892      	ldr	r2, [r2, #8]
 8005aa0:	0211      	lsls	r1, r2, #8
 8005aa2:	687a      	ldr	r2, [r7, #4]
 8005aa4:	68d2      	ldr	r2, [r2, #12]
 8005aa6:	0912      	lsrs	r2, r2, #4
 8005aa8:	0452      	lsls	r2, r2, #17
 8005aaa:	430a      	orrs	r2, r1
 8005aac:	492a      	ldr	r1, [pc, #168]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	610b      	str	r3, [r1, #16]
 8005ab2:	e027      	b.n	8005b04 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d112      	bne.n	8005ae0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005aba:	4b27      	ldr	r3, [pc, #156]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005abc:	691b      	ldr	r3, [r3, #16]
 8005abe:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005ac2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	6892      	ldr	r2, [r2, #8]
 8005aca:	0211      	lsls	r1, r2, #8
 8005acc:	687a      	ldr	r2, [r7, #4]
 8005ace:	6912      	ldr	r2, [r2, #16]
 8005ad0:	0852      	lsrs	r2, r2, #1
 8005ad2:	3a01      	subs	r2, #1
 8005ad4:	0552      	lsls	r2, r2, #21
 8005ad6:	430a      	orrs	r2, r1
 8005ad8:	491f      	ldr	r1, [pc, #124]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ada:	4313      	orrs	r3, r2
 8005adc:	610b      	str	r3, [r1, #16]
 8005ade:	e011      	b.n	8005b04 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005ae0:	4b1d      	ldr	r3, [pc, #116]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ae2:	691b      	ldr	r3, [r3, #16]
 8005ae4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005ae8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005aec:	687a      	ldr	r2, [r7, #4]
 8005aee:	6892      	ldr	r2, [r2, #8]
 8005af0:	0211      	lsls	r1, r2, #8
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	6952      	ldr	r2, [r2, #20]
 8005af6:	0852      	lsrs	r2, r2, #1
 8005af8:	3a01      	subs	r2, #1
 8005afa:	0652      	lsls	r2, r2, #25
 8005afc:	430a      	orrs	r2, r1
 8005afe:	4916      	ldr	r1, [pc, #88]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b00:	4313      	orrs	r3, r2
 8005b02:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005b04:	4b14      	ldr	r3, [pc, #80]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a13      	ldr	r2, [pc, #76]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b0a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005b0e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b10:	f7fc fa76 	bl	8002000 <HAL_GetTick>
 8005b14:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005b16:	e009      	b.n	8005b2c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005b18:	f7fc fa72 	bl	8002000 <HAL_GetTick>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	1ad3      	subs	r3, r2, r3
 8005b22:	2b02      	cmp	r3, #2
 8005b24:	d902      	bls.n	8005b2c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005b26:	2303      	movs	r3, #3
 8005b28:	73fb      	strb	r3, [r7, #15]
          break;
 8005b2a:	e005      	b.n	8005b38 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005b2c:	4b0a      	ldr	r3, [pc, #40]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d0ef      	beq.n	8005b18 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005b38:	7bfb      	ldrb	r3, [r7, #15]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d106      	bne.n	8005b4c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005b3e:	4b06      	ldr	r3, [pc, #24]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b40:	691a      	ldr	r2, [r3, #16]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	699b      	ldr	r3, [r3, #24]
 8005b46:	4904      	ldr	r1, [pc, #16]	; (8005b58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005b4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b4e:	4618      	mov	r0, r3
 8005b50:	3710      	adds	r7, #16
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}
 8005b56:	bf00      	nop
 8005b58:	40021000 	.word	0x40021000

08005b5c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b084      	sub	sp, #16
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005b66:	2300      	movs	r3, #0
 8005b68:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005b6a:	4b6a      	ldr	r3, [pc, #424]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b6c:	68db      	ldr	r3, [r3, #12]
 8005b6e:	f003 0303 	and.w	r3, r3, #3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d018      	beq.n	8005ba8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005b76:	4b67      	ldr	r3, [pc, #412]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b78:	68db      	ldr	r3, [r3, #12]
 8005b7a:	f003 0203 	and.w	r2, r3, #3
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d10d      	bne.n	8005ba2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
       ||
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d009      	beq.n	8005ba2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005b8e:	4b61      	ldr	r3, [pc, #388]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005b90:	68db      	ldr	r3, [r3, #12]
 8005b92:	091b      	lsrs	r3, r3, #4
 8005b94:	f003 0307 	and.w	r3, r3, #7
 8005b98:	1c5a      	adds	r2, r3, #1
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	685b      	ldr	r3, [r3, #4]
       ||
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d047      	beq.n	8005c32 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	73fb      	strb	r3, [r7, #15]
 8005ba6:	e044      	b.n	8005c32 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	2b03      	cmp	r3, #3
 8005bae:	d018      	beq.n	8005be2 <RCCEx_PLLSAI2_Config+0x86>
 8005bb0:	2b03      	cmp	r3, #3
 8005bb2:	d825      	bhi.n	8005c00 <RCCEx_PLLSAI2_Config+0xa4>
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d002      	beq.n	8005bbe <RCCEx_PLLSAI2_Config+0x62>
 8005bb8:	2b02      	cmp	r3, #2
 8005bba:	d009      	beq.n	8005bd0 <RCCEx_PLLSAI2_Config+0x74>
 8005bbc:	e020      	b.n	8005c00 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005bbe:	4b55      	ldr	r3, [pc, #340]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f003 0302 	and.w	r3, r3, #2
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d11d      	bne.n	8005c06 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005bce:	e01a      	b.n	8005c06 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005bd0:	4b50      	ldr	r3, [pc, #320]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d116      	bne.n	8005c0a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005be0:	e013      	b.n	8005c0a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005be2:	4b4c      	ldr	r3, [pc, #304]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d10f      	bne.n	8005c0e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005bee:	4b49      	ldr	r3, [pc, #292]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d109      	bne.n	8005c0e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005bfe:	e006      	b.n	8005c0e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	73fb      	strb	r3, [r7, #15]
      break;
 8005c04:	e004      	b.n	8005c10 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005c06:	bf00      	nop
 8005c08:	e002      	b.n	8005c10 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005c0a:	bf00      	nop
 8005c0c:	e000      	b.n	8005c10 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005c0e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005c10:	7bfb      	ldrb	r3, [r7, #15]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d10d      	bne.n	8005c32 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005c16:	4b3f      	ldr	r3, [pc, #252]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c18:	68db      	ldr	r3, [r3, #12]
 8005c1a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6819      	ldr	r1, [r3, #0]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	3b01      	subs	r3, #1
 8005c28:	011b      	lsls	r3, r3, #4
 8005c2a:	430b      	orrs	r3, r1
 8005c2c:	4939      	ldr	r1, [pc, #228]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005c32:	7bfb      	ldrb	r3, [r7, #15]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d167      	bne.n	8005d08 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005c38:	4b36      	ldr	r3, [pc, #216]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a35      	ldr	r2, [pc, #212]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c44:	f7fc f9dc 	bl	8002000 <HAL_GetTick>
 8005c48:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005c4a:	e009      	b.n	8005c60 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005c4c:	f7fc f9d8 	bl	8002000 <HAL_GetTick>
 8005c50:	4602      	mov	r2, r0
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	1ad3      	subs	r3, r2, r3
 8005c56:	2b02      	cmp	r3, #2
 8005c58:	d902      	bls.n	8005c60 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005c5a:	2303      	movs	r3, #3
 8005c5c:	73fb      	strb	r3, [r7, #15]
        break;
 8005c5e:	e005      	b.n	8005c6c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005c60:	4b2c      	ldr	r3, [pc, #176]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d1ef      	bne.n	8005c4c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005c6c:	7bfb      	ldrb	r3, [r7, #15]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d14a      	bne.n	8005d08 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d111      	bne.n	8005c9c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005c78:	4b26      	ldr	r3, [pc, #152]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c7a:	695b      	ldr	r3, [r3, #20]
 8005c7c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005c80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	6892      	ldr	r2, [r2, #8]
 8005c88:	0211      	lsls	r1, r2, #8
 8005c8a:	687a      	ldr	r2, [r7, #4]
 8005c8c:	68d2      	ldr	r2, [r2, #12]
 8005c8e:	0912      	lsrs	r2, r2, #4
 8005c90:	0452      	lsls	r2, r2, #17
 8005c92:	430a      	orrs	r2, r1
 8005c94:	491f      	ldr	r1, [pc, #124]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c96:	4313      	orrs	r3, r2
 8005c98:	614b      	str	r3, [r1, #20]
 8005c9a:	e011      	b.n	8005cc0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005c9c:	4b1d      	ldr	r3, [pc, #116]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005c9e:	695b      	ldr	r3, [r3, #20]
 8005ca0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005ca4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	6892      	ldr	r2, [r2, #8]
 8005cac:	0211      	lsls	r1, r2, #8
 8005cae:	687a      	ldr	r2, [r7, #4]
 8005cb0:	6912      	ldr	r2, [r2, #16]
 8005cb2:	0852      	lsrs	r2, r2, #1
 8005cb4:	3a01      	subs	r2, #1
 8005cb6:	0652      	lsls	r2, r2, #25
 8005cb8:	430a      	orrs	r2, r1
 8005cba:	4916      	ldr	r1, [pc, #88]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005cc0:	4b14      	ldr	r3, [pc, #80]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4a13      	ldr	r2, [pc, #76]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ccc:	f7fc f998 	bl	8002000 <HAL_GetTick>
 8005cd0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005cd2:	e009      	b.n	8005ce8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005cd4:	f7fc f994 	bl	8002000 <HAL_GetTick>
 8005cd8:	4602      	mov	r2, r0
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	1ad3      	subs	r3, r2, r3
 8005cde:	2b02      	cmp	r3, #2
 8005ce0:	d902      	bls.n	8005ce8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005ce2:	2303      	movs	r3, #3
 8005ce4:	73fb      	strb	r3, [r7, #15]
          break;
 8005ce6:	e005      	b.n	8005cf4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005ce8:	4b0a      	ldr	r3, [pc, #40]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d0ef      	beq.n	8005cd4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005cf4:	7bfb      	ldrb	r3, [r7, #15]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d106      	bne.n	8005d08 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005cfa:	4b06      	ldr	r3, [pc, #24]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cfc:	695a      	ldr	r2, [r3, #20]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	695b      	ldr	r3, [r3, #20]
 8005d02:	4904      	ldr	r1, [pc, #16]	; (8005d14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d04:	4313      	orrs	r3, r2
 8005d06:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3710      	adds	r7, #16
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	40021000 	.word	0x40021000

08005d18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b082      	sub	sp, #8
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d101      	bne.n	8005d2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d26:	2301      	movs	r3, #1
 8005d28:	e049      	b.n	8005dbe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d30:	b2db      	uxtb	r3, r3
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d106      	bne.n	8005d44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f7fb ff32 	bl	8001ba8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2202      	movs	r2, #2
 8005d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	3304      	adds	r3, #4
 8005d54:	4619      	mov	r1, r3
 8005d56:	4610      	mov	r0, r2
 8005d58:	f000 f8dc 	bl	8005f14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2201      	movs	r2, #1
 8005d60:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2201      	movs	r2, #1
 8005d78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2201      	movs	r2, #1
 8005d88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2201      	movs	r2, #1
 8005d90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2201      	movs	r2, #1
 8005d98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2201      	movs	r2, #1
 8005da0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2201      	movs	r2, #1
 8005da8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2201      	movs	r2, #1
 8005db0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2201      	movs	r2, #1
 8005db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3708      	adds	r7, #8
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}

08005dc6 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005dc6:	b580      	push	{r7, lr}
 8005dc8:	b086      	sub	sp, #24
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	6078      	str	r0, [r7, #4]
 8005dce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d101      	bne.n	8005dda <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	e097      	b.n	8005f0a <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d106      	bne.n	8005df4 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f7fb fe04 	bl	80019fc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2202      	movs	r2, #2
 8005df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	687a      	ldr	r2, [r7, #4]
 8005e04:	6812      	ldr	r2, [r2, #0]
 8005e06:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8005e0a:	f023 0307 	bic.w	r3, r3, #7
 8005e0e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	3304      	adds	r3, #4
 8005e18:	4619      	mov	r1, r3
 8005e1a:	4610      	mov	r0, r2
 8005e1c:	f000 f87a 	bl	8005f14 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	699b      	ldr	r3, [r3, #24]
 8005e2e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	6a1b      	ldr	r3, [r3, #32]
 8005e36:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	697a      	ldr	r2, [r7, #20]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005e42:	693b      	ldr	r3, [r7, #16]
 8005e44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e48:	f023 0303 	bic.w	r3, r3, #3
 8005e4c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	689a      	ldr	r2, [r3, #8]
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	699b      	ldr	r3, [r3, #24]
 8005e56:	021b      	lsls	r3, r3, #8
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	693a      	ldr	r2, [r7, #16]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005e66:	f023 030c 	bic.w	r3, r3, #12
 8005e6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005e6c:	693b      	ldr	r3, [r7, #16]
 8005e6e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e72:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	68da      	ldr	r2, [r3, #12]
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	69db      	ldr	r3, [r3, #28]
 8005e80:	021b      	lsls	r3, r3, #8
 8005e82:	4313      	orrs	r3, r2
 8005e84:	693a      	ldr	r2, [r7, #16]
 8005e86:	4313      	orrs	r3, r2
 8005e88:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	691b      	ldr	r3, [r3, #16]
 8005e8e:	011a      	lsls	r2, r3, #4
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	6a1b      	ldr	r3, [r3, #32]
 8005e94:	031b      	lsls	r3, r3, #12
 8005e96:	4313      	orrs	r3, r2
 8005e98:	693a      	ldr	r2, [r7, #16]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005ea4:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005eac:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	685a      	ldr	r2, [r3, #4]
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	695b      	ldr	r3, [r3, #20]
 8005eb6:	011b      	lsls	r3, r3, #4
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	68fa      	ldr	r2, [r7, #12]
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	697a      	ldr	r2, [r7, #20]
 8005ec6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	693a      	ldr	r2, [r7, #16]
 8005ece:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	68fa      	ldr	r2, [r7, #12]
 8005ed6:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2201      	movs	r2, #1
 8005edc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2201      	movs	r2, #1
 8005efc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f08:	2300      	movs	r3, #0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3718      	adds	r7, #24
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}
	...

08005f14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	4a40      	ldr	r2, [pc, #256]	; (8006028 <TIM_Base_SetConfig+0x114>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d013      	beq.n	8005f54 <TIM_Base_SetConfig+0x40>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f32:	d00f      	beq.n	8005f54 <TIM_Base_SetConfig+0x40>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	4a3d      	ldr	r2, [pc, #244]	; (800602c <TIM_Base_SetConfig+0x118>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d00b      	beq.n	8005f54 <TIM_Base_SetConfig+0x40>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	4a3c      	ldr	r2, [pc, #240]	; (8006030 <TIM_Base_SetConfig+0x11c>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d007      	beq.n	8005f54 <TIM_Base_SetConfig+0x40>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	4a3b      	ldr	r2, [pc, #236]	; (8006034 <TIM_Base_SetConfig+0x120>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d003      	beq.n	8005f54 <TIM_Base_SetConfig+0x40>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	4a3a      	ldr	r2, [pc, #232]	; (8006038 <TIM_Base_SetConfig+0x124>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d108      	bne.n	8005f66 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	68fa      	ldr	r2, [r7, #12]
 8005f62:	4313      	orrs	r3, r2
 8005f64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	4a2f      	ldr	r2, [pc, #188]	; (8006028 <TIM_Base_SetConfig+0x114>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d01f      	beq.n	8005fae <TIM_Base_SetConfig+0x9a>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f74:	d01b      	beq.n	8005fae <TIM_Base_SetConfig+0x9a>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	4a2c      	ldr	r2, [pc, #176]	; (800602c <TIM_Base_SetConfig+0x118>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d017      	beq.n	8005fae <TIM_Base_SetConfig+0x9a>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	4a2b      	ldr	r2, [pc, #172]	; (8006030 <TIM_Base_SetConfig+0x11c>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d013      	beq.n	8005fae <TIM_Base_SetConfig+0x9a>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	4a2a      	ldr	r2, [pc, #168]	; (8006034 <TIM_Base_SetConfig+0x120>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d00f      	beq.n	8005fae <TIM_Base_SetConfig+0x9a>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	4a29      	ldr	r2, [pc, #164]	; (8006038 <TIM_Base_SetConfig+0x124>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d00b      	beq.n	8005fae <TIM_Base_SetConfig+0x9a>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	4a28      	ldr	r2, [pc, #160]	; (800603c <TIM_Base_SetConfig+0x128>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d007      	beq.n	8005fae <TIM_Base_SetConfig+0x9a>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	4a27      	ldr	r2, [pc, #156]	; (8006040 <TIM_Base_SetConfig+0x12c>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d003      	beq.n	8005fae <TIM_Base_SetConfig+0x9a>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a26      	ldr	r2, [pc, #152]	; (8006044 <TIM_Base_SetConfig+0x130>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d108      	bne.n	8005fc0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	68fa      	ldr	r2, [r7, #12]
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	695b      	ldr	r3, [r3, #20]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	68fa      	ldr	r2, [r7, #12]
 8005fd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	689a      	ldr	r2, [r3, #8]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	4a10      	ldr	r2, [pc, #64]	; (8006028 <TIM_Base_SetConfig+0x114>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d00f      	beq.n	800600c <TIM_Base_SetConfig+0xf8>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a12      	ldr	r2, [pc, #72]	; (8006038 <TIM_Base_SetConfig+0x124>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d00b      	beq.n	800600c <TIM_Base_SetConfig+0xf8>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	4a11      	ldr	r2, [pc, #68]	; (800603c <TIM_Base_SetConfig+0x128>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d007      	beq.n	800600c <TIM_Base_SetConfig+0xf8>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	4a10      	ldr	r2, [pc, #64]	; (8006040 <TIM_Base_SetConfig+0x12c>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d003      	beq.n	800600c <TIM_Base_SetConfig+0xf8>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	4a0f      	ldr	r2, [pc, #60]	; (8006044 <TIM_Base_SetConfig+0x130>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d103      	bne.n	8006014 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	691a      	ldr	r2, [r3, #16]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	615a      	str	r2, [r3, #20]
}
 800601a:	bf00      	nop
 800601c:	3714      	adds	r7, #20
 800601e:	46bd      	mov	sp, r7
 8006020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006024:	4770      	bx	lr
 8006026:	bf00      	nop
 8006028:	40012c00 	.word	0x40012c00
 800602c:	40000400 	.word	0x40000400
 8006030:	40000800 	.word	0x40000800
 8006034:	40000c00 	.word	0x40000c00
 8006038:	40013400 	.word	0x40013400
 800603c:	40014000 	.word	0x40014000
 8006040:	40014400 	.word	0x40014400
 8006044:	40014800 	.word	0x40014800

08006048 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006048:	b480      	push	{r7}
 800604a:	b085      	sub	sp, #20
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006058:	2b01      	cmp	r3, #1
 800605a:	d101      	bne.n	8006060 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800605c:	2302      	movs	r3, #2
 800605e:	e068      	b.n	8006132 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2202      	movs	r2, #2
 800606c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	689b      	ldr	r3, [r3, #8]
 800607e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a2e      	ldr	r2, [pc, #184]	; (8006140 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d004      	beq.n	8006094 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a2d      	ldr	r2, [pc, #180]	; (8006144 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d108      	bne.n	80060a6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800609a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	68fa      	ldr	r2, [r7, #12]
 80060a2:	4313      	orrs	r3, r2
 80060a4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060ac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	68fa      	ldr	r2, [r7, #12]
 80060b4:	4313      	orrs	r3, r2
 80060b6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	68fa      	ldr	r2, [r7, #12]
 80060be:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a1e      	ldr	r2, [pc, #120]	; (8006140 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d01d      	beq.n	8006106 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060d2:	d018      	beq.n	8006106 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a1b      	ldr	r2, [pc, #108]	; (8006148 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d013      	beq.n	8006106 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a1a      	ldr	r2, [pc, #104]	; (800614c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d00e      	beq.n	8006106 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a18      	ldr	r2, [pc, #96]	; (8006150 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d009      	beq.n	8006106 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a13      	ldr	r2, [pc, #76]	; (8006144 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d004      	beq.n	8006106 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a14      	ldr	r2, [pc, #80]	; (8006154 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d10c      	bne.n	8006120 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800610c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	68ba      	ldr	r2, [r7, #8]
 8006114:	4313      	orrs	r3, r2
 8006116:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	68ba      	ldr	r2, [r7, #8]
 800611e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2201      	movs	r2, #1
 8006124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2200      	movs	r2, #0
 800612c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006130:	2300      	movs	r3, #0
}
 8006132:	4618      	mov	r0, r3
 8006134:	3714      	adds	r7, #20
 8006136:	46bd      	mov	sp, r7
 8006138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613c:	4770      	bx	lr
 800613e:	bf00      	nop
 8006140:	40012c00 	.word	0x40012c00
 8006144:	40013400 	.word	0x40013400
 8006148:	40000400 	.word	0x40000400
 800614c:	40000800 	.word	0x40000800
 8006150:	40000c00 	.word	0x40000c00
 8006154:	40014000 	.word	0x40014000

08006158 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006158:	b580      	push	{r7, lr}
 800615a:	b082      	sub	sp, #8
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d101      	bne.n	800616a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006166:	2301      	movs	r3, #1
 8006168:	e040      	b.n	80061ec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800616e:	2b00      	cmp	r3, #0
 8006170:	d106      	bne.n	8006180 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2200      	movs	r2, #0
 8006176:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f7fb fd34 	bl	8001be8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2224      	movs	r2, #36	; 0x24
 8006184:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	681a      	ldr	r2, [r3, #0]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f022 0201 	bic.w	r2, r2, #1
 8006194:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800619a:	2b00      	cmp	r3, #0
 800619c:	d002      	beq.n	80061a4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 fb6a 	bl	8006878 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f000 f8af 	bl	8006308 <UART_SetConfig>
 80061aa:	4603      	mov	r3, r0
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	d101      	bne.n	80061b4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	e01b      	b.n	80061ec <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	685a      	ldr	r2, [r3, #4]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80061c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	689a      	ldr	r2, [r3, #8]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80061d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f042 0201 	orr.w	r2, r2, #1
 80061e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f000 fbe9 	bl	80069bc <UART_CheckIdleState>
 80061ea:	4603      	mov	r3, r0
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3708      	adds	r7, #8
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b08a      	sub	sp, #40	; 0x28
 80061f8:	af02      	add	r7, sp, #8
 80061fa:	60f8      	str	r0, [r7, #12]
 80061fc:	60b9      	str	r1, [r7, #8]
 80061fe:	603b      	str	r3, [r7, #0]
 8006200:	4613      	mov	r3, r2
 8006202:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006208:	2b20      	cmp	r3, #32
 800620a:	d178      	bne.n	80062fe <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d002      	beq.n	8006218 <HAL_UART_Transmit+0x24>
 8006212:	88fb      	ldrh	r3, [r7, #6]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d101      	bne.n	800621c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	e071      	b.n	8006300 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2200      	movs	r2, #0
 8006220:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2221      	movs	r2, #33	; 0x21
 8006228:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800622a:	f7fb fee9 	bl	8002000 <HAL_GetTick>
 800622e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	88fa      	ldrh	r2, [r7, #6]
 8006234:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	88fa      	ldrh	r2, [r7, #6]
 800623c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	689b      	ldr	r3, [r3, #8]
 8006244:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006248:	d108      	bne.n	800625c <HAL_UART_Transmit+0x68>
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	691b      	ldr	r3, [r3, #16]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d104      	bne.n	800625c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006252:	2300      	movs	r3, #0
 8006254:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	61bb      	str	r3, [r7, #24]
 800625a:	e003      	b.n	8006264 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006260:	2300      	movs	r3, #0
 8006262:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006264:	e030      	b.n	80062c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	9300      	str	r3, [sp, #0]
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	2200      	movs	r2, #0
 800626e:	2180      	movs	r1, #128	; 0x80
 8006270:	68f8      	ldr	r0, [r7, #12]
 8006272:	f000 fc4b 	bl	8006b0c <UART_WaitOnFlagUntilTimeout>
 8006276:	4603      	mov	r3, r0
 8006278:	2b00      	cmp	r3, #0
 800627a:	d004      	beq.n	8006286 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2220      	movs	r2, #32
 8006280:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8006282:	2303      	movs	r3, #3
 8006284:	e03c      	b.n	8006300 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8006286:	69fb      	ldr	r3, [r7, #28]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d10b      	bne.n	80062a4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800628c:	69bb      	ldr	r3, [r7, #24]
 800628e:	881a      	ldrh	r2, [r3, #0]
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006298:	b292      	uxth	r2, r2
 800629a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800629c:	69bb      	ldr	r3, [r7, #24]
 800629e:	3302      	adds	r3, #2
 80062a0:	61bb      	str	r3, [r7, #24]
 80062a2:	e008      	b.n	80062b6 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80062a4:	69fb      	ldr	r3, [r7, #28]
 80062a6:	781a      	ldrb	r2, [r3, #0]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	b292      	uxth	r2, r2
 80062ae:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80062b0:	69fb      	ldr	r3, [r7, #28]
 80062b2:	3301      	adds	r3, #1
 80062b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80062bc:	b29b      	uxth	r3, r3
 80062be:	3b01      	subs	r3, #1
 80062c0:	b29a      	uxth	r2, r3
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80062ce:	b29b      	uxth	r3, r3
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d1c8      	bne.n	8006266 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	9300      	str	r3, [sp, #0]
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	2200      	movs	r2, #0
 80062dc:	2140      	movs	r1, #64	; 0x40
 80062de:	68f8      	ldr	r0, [r7, #12]
 80062e0:	f000 fc14 	bl	8006b0c <UART_WaitOnFlagUntilTimeout>
 80062e4:	4603      	mov	r3, r0
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d004      	beq.n	80062f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2220      	movs	r2, #32
 80062ee:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80062f0:	2303      	movs	r3, #3
 80062f2:	e005      	b.n	8006300 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2220      	movs	r2, #32
 80062f8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80062fa:	2300      	movs	r3, #0
 80062fc:	e000      	b.n	8006300 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80062fe:	2302      	movs	r3, #2
  }
}
 8006300:	4618      	mov	r0, r3
 8006302:	3720      	adds	r7, #32
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}

08006308 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006308:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800630c:	b08a      	sub	sp, #40	; 0x28
 800630e:	af00      	add	r7, sp, #0
 8006310:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006312:	2300      	movs	r3, #0
 8006314:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	689a      	ldr	r2, [r3, #8]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	691b      	ldr	r3, [r3, #16]
 8006320:	431a      	orrs	r2, r3
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	695b      	ldr	r3, [r3, #20]
 8006326:	431a      	orrs	r2, r3
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	69db      	ldr	r3, [r3, #28]
 800632c:	4313      	orrs	r3, r2
 800632e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	4ba4      	ldr	r3, [pc, #656]	; (80065c8 <UART_SetConfig+0x2c0>)
 8006338:	4013      	ands	r3, r2
 800633a:	68fa      	ldr	r2, [r7, #12]
 800633c:	6812      	ldr	r2, [r2, #0]
 800633e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006340:	430b      	orrs	r3, r1
 8006342:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	68da      	ldr	r2, [r3, #12]
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	430a      	orrs	r2, r1
 8006358:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	699b      	ldr	r3, [r3, #24]
 800635e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4a99      	ldr	r2, [pc, #612]	; (80065cc <UART_SetConfig+0x2c4>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d004      	beq.n	8006374 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	6a1b      	ldr	r3, [r3, #32]
 800636e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006370:	4313      	orrs	r3, r2
 8006372:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	689b      	ldr	r3, [r3, #8]
 800637a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006384:	430a      	orrs	r2, r1
 8006386:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a90      	ldr	r2, [pc, #576]	; (80065d0 <UART_SetConfig+0x2c8>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d126      	bne.n	80063e0 <UART_SetConfig+0xd8>
 8006392:	4b90      	ldr	r3, [pc, #576]	; (80065d4 <UART_SetConfig+0x2cc>)
 8006394:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006398:	f003 0303 	and.w	r3, r3, #3
 800639c:	2b03      	cmp	r3, #3
 800639e:	d81b      	bhi.n	80063d8 <UART_SetConfig+0xd0>
 80063a0:	a201      	add	r2, pc, #4	; (adr r2, 80063a8 <UART_SetConfig+0xa0>)
 80063a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063a6:	bf00      	nop
 80063a8:	080063b9 	.word	0x080063b9
 80063ac:	080063c9 	.word	0x080063c9
 80063b0:	080063c1 	.word	0x080063c1
 80063b4:	080063d1 	.word	0x080063d1
 80063b8:	2301      	movs	r3, #1
 80063ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063be:	e116      	b.n	80065ee <UART_SetConfig+0x2e6>
 80063c0:	2302      	movs	r3, #2
 80063c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063c6:	e112      	b.n	80065ee <UART_SetConfig+0x2e6>
 80063c8:	2304      	movs	r3, #4
 80063ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063ce:	e10e      	b.n	80065ee <UART_SetConfig+0x2e6>
 80063d0:	2308      	movs	r3, #8
 80063d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063d6:	e10a      	b.n	80065ee <UART_SetConfig+0x2e6>
 80063d8:	2310      	movs	r3, #16
 80063da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063de:	e106      	b.n	80065ee <UART_SetConfig+0x2e6>
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a7c      	ldr	r2, [pc, #496]	; (80065d8 <UART_SetConfig+0x2d0>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d138      	bne.n	800645c <UART_SetConfig+0x154>
 80063ea:	4b7a      	ldr	r3, [pc, #488]	; (80065d4 <UART_SetConfig+0x2cc>)
 80063ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063f0:	f003 030c 	and.w	r3, r3, #12
 80063f4:	2b0c      	cmp	r3, #12
 80063f6:	d82d      	bhi.n	8006454 <UART_SetConfig+0x14c>
 80063f8:	a201      	add	r2, pc, #4	; (adr r2, 8006400 <UART_SetConfig+0xf8>)
 80063fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063fe:	bf00      	nop
 8006400:	08006435 	.word	0x08006435
 8006404:	08006455 	.word	0x08006455
 8006408:	08006455 	.word	0x08006455
 800640c:	08006455 	.word	0x08006455
 8006410:	08006445 	.word	0x08006445
 8006414:	08006455 	.word	0x08006455
 8006418:	08006455 	.word	0x08006455
 800641c:	08006455 	.word	0x08006455
 8006420:	0800643d 	.word	0x0800643d
 8006424:	08006455 	.word	0x08006455
 8006428:	08006455 	.word	0x08006455
 800642c:	08006455 	.word	0x08006455
 8006430:	0800644d 	.word	0x0800644d
 8006434:	2300      	movs	r3, #0
 8006436:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800643a:	e0d8      	b.n	80065ee <UART_SetConfig+0x2e6>
 800643c:	2302      	movs	r3, #2
 800643e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006442:	e0d4      	b.n	80065ee <UART_SetConfig+0x2e6>
 8006444:	2304      	movs	r3, #4
 8006446:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800644a:	e0d0      	b.n	80065ee <UART_SetConfig+0x2e6>
 800644c:	2308      	movs	r3, #8
 800644e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006452:	e0cc      	b.n	80065ee <UART_SetConfig+0x2e6>
 8006454:	2310      	movs	r3, #16
 8006456:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800645a:	e0c8      	b.n	80065ee <UART_SetConfig+0x2e6>
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a5e      	ldr	r2, [pc, #376]	; (80065dc <UART_SetConfig+0x2d4>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d125      	bne.n	80064b2 <UART_SetConfig+0x1aa>
 8006466:	4b5b      	ldr	r3, [pc, #364]	; (80065d4 <UART_SetConfig+0x2cc>)
 8006468:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800646c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006470:	2b30      	cmp	r3, #48	; 0x30
 8006472:	d016      	beq.n	80064a2 <UART_SetConfig+0x19a>
 8006474:	2b30      	cmp	r3, #48	; 0x30
 8006476:	d818      	bhi.n	80064aa <UART_SetConfig+0x1a2>
 8006478:	2b20      	cmp	r3, #32
 800647a:	d00a      	beq.n	8006492 <UART_SetConfig+0x18a>
 800647c:	2b20      	cmp	r3, #32
 800647e:	d814      	bhi.n	80064aa <UART_SetConfig+0x1a2>
 8006480:	2b00      	cmp	r3, #0
 8006482:	d002      	beq.n	800648a <UART_SetConfig+0x182>
 8006484:	2b10      	cmp	r3, #16
 8006486:	d008      	beq.n	800649a <UART_SetConfig+0x192>
 8006488:	e00f      	b.n	80064aa <UART_SetConfig+0x1a2>
 800648a:	2300      	movs	r3, #0
 800648c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006490:	e0ad      	b.n	80065ee <UART_SetConfig+0x2e6>
 8006492:	2302      	movs	r3, #2
 8006494:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006498:	e0a9      	b.n	80065ee <UART_SetConfig+0x2e6>
 800649a:	2304      	movs	r3, #4
 800649c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064a0:	e0a5      	b.n	80065ee <UART_SetConfig+0x2e6>
 80064a2:	2308      	movs	r3, #8
 80064a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064a8:	e0a1      	b.n	80065ee <UART_SetConfig+0x2e6>
 80064aa:	2310      	movs	r3, #16
 80064ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064b0:	e09d      	b.n	80065ee <UART_SetConfig+0x2e6>
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a4a      	ldr	r2, [pc, #296]	; (80065e0 <UART_SetConfig+0x2d8>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d125      	bne.n	8006508 <UART_SetConfig+0x200>
 80064bc:	4b45      	ldr	r3, [pc, #276]	; (80065d4 <UART_SetConfig+0x2cc>)
 80064be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064c2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80064c6:	2bc0      	cmp	r3, #192	; 0xc0
 80064c8:	d016      	beq.n	80064f8 <UART_SetConfig+0x1f0>
 80064ca:	2bc0      	cmp	r3, #192	; 0xc0
 80064cc:	d818      	bhi.n	8006500 <UART_SetConfig+0x1f8>
 80064ce:	2b80      	cmp	r3, #128	; 0x80
 80064d0:	d00a      	beq.n	80064e8 <UART_SetConfig+0x1e0>
 80064d2:	2b80      	cmp	r3, #128	; 0x80
 80064d4:	d814      	bhi.n	8006500 <UART_SetConfig+0x1f8>
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d002      	beq.n	80064e0 <UART_SetConfig+0x1d8>
 80064da:	2b40      	cmp	r3, #64	; 0x40
 80064dc:	d008      	beq.n	80064f0 <UART_SetConfig+0x1e8>
 80064de:	e00f      	b.n	8006500 <UART_SetConfig+0x1f8>
 80064e0:	2300      	movs	r3, #0
 80064e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064e6:	e082      	b.n	80065ee <UART_SetConfig+0x2e6>
 80064e8:	2302      	movs	r3, #2
 80064ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064ee:	e07e      	b.n	80065ee <UART_SetConfig+0x2e6>
 80064f0:	2304      	movs	r3, #4
 80064f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064f6:	e07a      	b.n	80065ee <UART_SetConfig+0x2e6>
 80064f8:	2308      	movs	r3, #8
 80064fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064fe:	e076      	b.n	80065ee <UART_SetConfig+0x2e6>
 8006500:	2310      	movs	r3, #16
 8006502:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006506:	e072      	b.n	80065ee <UART_SetConfig+0x2e6>
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a35      	ldr	r2, [pc, #212]	; (80065e4 <UART_SetConfig+0x2dc>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d12a      	bne.n	8006568 <UART_SetConfig+0x260>
 8006512:	4b30      	ldr	r3, [pc, #192]	; (80065d4 <UART_SetConfig+0x2cc>)
 8006514:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006518:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800651c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006520:	d01a      	beq.n	8006558 <UART_SetConfig+0x250>
 8006522:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006526:	d81b      	bhi.n	8006560 <UART_SetConfig+0x258>
 8006528:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800652c:	d00c      	beq.n	8006548 <UART_SetConfig+0x240>
 800652e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006532:	d815      	bhi.n	8006560 <UART_SetConfig+0x258>
 8006534:	2b00      	cmp	r3, #0
 8006536:	d003      	beq.n	8006540 <UART_SetConfig+0x238>
 8006538:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800653c:	d008      	beq.n	8006550 <UART_SetConfig+0x248>
 800653e:	e00f      	b.n	8006560 <UART_SetConfig+0x258>
 8006540:	2300      	movs	r3, #0
 8006542:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006546:	e052      	b.n	80065ee <UART_SetConfig+0x2e6>
 8006548:	2302      	movs	r3, #2
 800654a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800654e:	e04e      	b.n	80065ee <UART_SetConfig+0x2e6>
 8006550:	2304      	movs	r3, #4
 8006552:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006556:	e04a      	b.n	80065ee <UART_SetConfig+0x2e6>
 8006558:	2308      	movs	r3, #8
 800655a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800655e:	e046      	b.n	80065ee <UART_SetConfig+0x2e6>
 8006560:	2310      	movs	r3, #16
 8006562:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006566:	e042      	b.n	80065ee <UART_SetConfig+0x2e6>
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a17      	ldr	r2, [pc, #92]	; (80065cc <UART_SetConfig+0x2c4>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d13a      	bne.n	80065e8 <UART_SetConfig+0x2e0>
 8006572:	4b18      	ldr	r3, [pc, #96]	; (80065d4 <UART_SetConfig+0x2cc>)
 8006574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006578:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800657c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006580:	d01a      	beq.n	80065b8 <UART_SetConfig+0x2b0>
 8006582:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006586:	d81b      	bhi.n	80065c0 <UART_SetConfig+0x2b8>
 8006588:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800658c:	d00c      	beq.n	80065a8 <UART_SetConfig+0x2a0>
 800658e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006592:	d815      	bhi.n	80065c0 <UART_SetConfig+0x2b8>
 8006594:	2b00      	cmp	r3, #0
 8006596:	d003      	beq.n	80065a0 <UART_SetConfig+0x298>
 8006598:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800659c:	d008      	beq.n	80065b0 <UART_SetConfig+0x2a8>
 800659e:	e00f      	b.n	80065c0 <UART_SetConfig+0x2b8>
 80065a0:	2300      	movs	r3, #0
 80065a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065a6:	e022      	b.n	80065ee <UART_SetConfig+0x2e6>
 80065a8:	2302      	movs	r3, #2
 80065aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065ae:	e01e      	b.n	80065ee <UART_SetConfig+0x2e6>
 80065b0:	2304      	movs	r3, #4
 80065b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065b6:	e01a      	b.n	80065ee <UART_SetConfig+0x2e6>
 80065b8:	2308      	movs	r3, #8
 80065ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065be:	e016      	b.n	80065ee <UART_SetConfig+0x2e6>
 80065c0:	2310      	movs	r3, #16
 80065c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80065c6:	e012      	b.n	80065ee <UART_SetConfig+0x2e6>
 80065c8:	efff69f3 	.word	0xefff69f3
 80065cc:	40008000 	.word	0x40008000
 80065d0:	40013800 	.word	0x40013800
 80065d4:	40021000 	.word	0x40021000
 80065d8:	40004400 	.word	0x40004400
 80065dc:	40004800 	.word	0x40004800
 80065e0:	40004c00 	.word	0x40004c00
 80065e4:	40005000 	.word	0x40005000
 80065e8:	2310      	movs	r3, #16
 80065ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4a9f      	ldr	r2, [pc, #636]	; (8006870 <UART_SetConfig+0x568>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d17a      	bne.n	80066ee <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80065f8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80065fc:	2b08      	cmp	r3, #8
 80065fe:	d824      	bhi.n	800664a <UART_SetConfig+0x342>
 8006600:	a201      	add	r2, pc, #4	; (adr r2, 8006608 <UART_SetConfig+0x300>)
 8006602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006606:	bf00      	nop
 8006608:	0800662d 	.word	0x0800662d
 800660c:	0800664b 	.word	0x0800664b
 8006610:	08006635 	.word	0x08006635
 8006614:	0800664b 	.word	0x0800664b
 8006618:	0800663b 	.word	0x0800663b
 800661c:	0800664b 	.word	0x0800664b
 8006620:	0800664b 	.word	0x0800664b
 8006624:	0800664b 	.word	0x0800664b
 8006628:	08006643 	.word	0x08006643
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800662c:	f7fe fe2c 	bl	8005288 <HAL_RCC_GetPCLK1Freq>
 8006630:	61f8      	str	r0, [r7, #28]
        break;
 8006632:	e010      	b.n	8006656 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006634:	4b8f      	ldr	r3, [pc, #572]	; (8006874 <UART_SetConfig+0x56c>)
 8006636:	61fb      	str	r3, [r7, #28]
        break;
 8006638:	e00d      	b.n	8006656 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800663a:	f7fe fd8d 	bl	8005158 <HAL_RCC_GetSysClockFreq>
 800663e:	61f8      	str	r0, [r7, #28]
        break;
 8006640:	e009      	b.n	8006656 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006642:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006646:	61fb      	str	r3, [r7, #28]
        break;
 8006648:	e005      	b.n	8006656 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800664a:	2300      	movs	r3, #0
 800664c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800664e:	2301      	movs	r3, #1
 8006650:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006654:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006656:	69fb      	ldr	r3, [r7, #28]
 8006658:	2b00      	cmp	r3, #0
 800665a:	f000 80fb 	beq.w	8006854 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	685a      	ldr	r2, [r3, #4]
 8006662:	4613      	mov	r3, r2
 8006664:	005b      	lsls	r3, r3, #1
 8006666:	4413      	add	r3, r2
 8006668:	69fa      	ldr	r2, [r7, #28]
 800666a:	429a      	cmp	r2, r3
 800666c:	d305      	bcc.n	800667a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006674:	69fa      	ldr	r2, [r7, #28]
 8006676:	429a      	cmp	r2, r3
 8006678:	d903      	bls.n	8006682 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800667a:	2301      	movs	r3, #1
 800667c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006680:	e0e8      	b.n	8006854 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006682:	69fb      	ldr	r3, [r7, #28]
 8006684:	2200      	movs	r2, #0
 8006686:	461c      	mov	r4, r3
 8006688:	4615      	mov	r5, r2
 800668a:	f04f 0200 	mov.w	r2, #0
 800668e:	f04f 0300 	mov.w	r3, #0
 8006692:	022b      	lsls	r3, r5, #8
 8006694:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006698:	0222      	lsls	r2, r4, #8
 800669a:	68f9      	ldr	r1, [r7, #12]
 800669c:	6849      	ldr	r1, [r1, #4]
 800669e:	0849      	lsrs	r1, r1, #1
 80066a0:	2000      	movs	r0, #0
 80066a2:	4688      	mov	r8, r1
 80066a4:	4681      	mov	r9, r0
 80066a6:	eb12 0a08 	adds.w	sl, r2, r8
 80066aa:	eb43 0b09 	adc.w	fp, r3, r9
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	2200      	movs	r2, #0
 80066b4:	603b      	str	r3, [r7, #0]
 80066b6:	607a      	str	r2, [r7, #4]
 80066b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066bc:	4650      	mov	r0, sl
 80066be:	4659      	mov	r1, fp
 80066c0:	f7fa fa72 	bl	8000ba8 <__aeabi_uldivmod>
 80066c4:	4602      	mov	r2, r0
 80066c6:	460b      	mov	r3, r1
 80066c8:	4613      	mov	r3, r2
 80066ca:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80066cc:	69bb      	ldr	r3, [r7, #24]
 80066ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80066d2:	d308      	bcc.n	80066e6 <UART_SetConfig+0x3de>
 80066d4:	69bb      	ldr	r3, [r7, #24]
 80066d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80066da:	d204      	bcs.n	80066e6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	69ba      	ldr	r2, [r7, #24]
 80066e2:	60da      	str	r2, [r3, #12]
 80066e4:	e0b6      	b.n	8006854 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80066e6:	2301      	movs	r3, #1
 80066e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80066ec:	e0b2      	b.n	8006854 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	69db      	ldr	r3, [r3, #28]
 80066f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066f6:	d15e      	bne.n	80067b6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80066f8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80066fc:	2b08      	cmp	r3, #8
 80066fe:	d828      	bhi.n	8006752 <UART_SetConfig+0x44a>
 8006700:	a201      	add	r2, pc, #4	; (adr r2, 8006708 <UART_SetConfig+0x400>)
 8006702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006706:	bf00      	nop
 8006708:	0800672d 	.word	0x0800672d
 800670c:	08006735 	.word	0x08006735
 8006710:	0800673d 	.word	0x0800673d
 8006714:	08006753 	.word	0x08006753
 8006718:	08006743 	.word	0x08006743
 800671c:	08006753 	.word	0x08006753
 8006720:	08006753 	.word	0x08006753
 8006724:	08006753 	.word	0x08006753
 8006728:	0800674b 	.word	0x0800674b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800672c:	f7fe fdac 	bl	8005288 <HAL_RCC_GetPCLK1Freq>
 8006730:	61f8      	str	r0, [r7, #28]
        break;
 8006732:	e014      	b.n	800675e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006734:	f7fe fdbe 	bl	80052b4 <HAL_RCC_GetPCLK2Freq>
 8006738:	61f8      	str	r0, [r7, #28]
        break;
 800673a:	e010      	b.n	800675e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800673c:	4b4d      	ldr	r3, [pc, #308]	; (8006874 <UART_SetConfig+0x56c>)
 800673e:	61fb      	str	r3, [r7, #28]
        break;
 8006740:	e00d      	b.n	800675e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006742:	f7fe fd09 	bl	8005158 <HAL_RCC_GetSysClockFreq>
 8006746:	61f8      	str	r0, [r7, #28]
        break;
 8006748:	e009      	b.n	800675e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800674a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800674e:	61fb      	str	r3, [r7, #28]
        break;
 8006750:	e005      	b.n	800675e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006752:	2300      	movs	r3, #0
 8006754:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006756:	2301      	movs	r3, #1
 8006758:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800675c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800675e:	69fb      	ldr	r3, [r7, #28]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d077      	beq.n	8006854 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006764:	69fb      	ldr	r3, [r7, #28]
 8006766:	005a      	lsls	r2, r3, #1
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	085b      	lsrs	r3, r3, #1
 800676e:	441a      	add	r2, r3
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	fbb2 f3f3 	udiv	r3, r2, r3
 8006778:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	2b0f      	cmp	r3, #15
 800677e:	d916      	bls.n	80067ae <UART_SetConfig+0x4a6>
 8006780:	69bb      	ldr	r3, [r7, #24]
 8006782:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006786:	d212      	bcs.n	80067ae <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006788:	69bb      	ldr	r3, [r7, #24]
 800678a:	b29b      	uxth	r3, r3
 800678c:	f023 030f 	bic.w	r3, r3, #15
 8006790:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006792:	69bb      	ldr	r3, [r7, #24]
 8006794:	085b      	lsrs	r3, r3, #1
 8006796:	b29b      	uxth	r3, r3
 8006798:	f003 0307 	and.w	r3, r3, #7
 800679c:	b29a      	uxth	r2, r3
 800679e:	8afb      	ldrh	r3, [r7, #22]
 80067a0:	4313      	orrs	r3, r2
 80067a2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	8afa      	ldrh	r2, [r7, #22]
 80067aa:	60da      	str	r2, [r3, #12]
 80067ac:	e052      	b.n	8006854 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80067b4:	e04e      	b.n	8006854 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80067b6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80067ba:	2b08      	cmp	r3, #8
 80067bc:	d827      	bhi.n	800680e <UART_SetConfig+0x506>
 80067be:	a201      	add	r2, pc, #4	; (adr r2, 80067c4 <UART_SetConfig+0x4bc>)
 80067c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067c4:	080067e9 	.word	0x080067e9
 80067c8:	080067f1 	.word	0x080067f1
 80067cc:	080067f9 	.word	0x080067f9
 80067d0:	0800680f 	.word	0x0800680f
 80067d4:	080067ff 	.word	0x080067ff
 80067d8:	0800680f 	.word	0x0800680f
 80067dc:	0800680f 	.word	0x0800680f
 80067e0:	0800680f 	.word	0x0800680f
 80067e4:	08006807 	.word	0x08006807
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067e8:	f7fe fd4e 	bl	8005288 <HAL_RCC_GetPCLK1Freq>
 80067ec:	61f8      	str	r0, [r7, #28]
        break;
 80067ee:	e014      	b.n	800681a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80067f0:	f7fe fd60 	bl	80052b4 <HAL_RCC_GetPCLK2Freq>
 80067f4:	61f8      	str	r0, [r7, #28]
        break;
 80067f6:	e010      	b.n	800681a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067f8:	4b1e      	ldr	r3, [pc, #120]	; (8006874 <UART_SetConfig+0x56c>)
 80067fa:	61fb      	str	r3, [r7, #28]
        break;
 80067fc:	e00d      	b.n	800681a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067fe:	f7fe fcab 	bl	8005158 <HAL_RCC_GetSysClockFreq>
 8006802:	61f8      	str	r0, [r7, #28]
        break;
 8006804:	e009      	b.n	800681a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006806:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800680a:	61fb      	str	r3, [r7, #28]
        break;
 800680c:	e005      	b.n	800681a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800680e:	2300      	movs	r3, #0
 8006810:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006818:	bf00      	nop
    }

    if (pclk != 0U)
 800681a:	69fb      	ldr	r3, [r7, #28]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d019      	beq.n	8006854 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	685b      	ldr	r3, [r3, #4]
 8006824:	085a      	lsrs	r2, r3, #1
 8006826:	69fb      	ldr	r3, [r7, #28]
 8006828:	441a      	add	r2, r3
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	685b      	ldr	r3, [r3, #4]
 800682e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006832:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006834:	69bb      	ldr	r3, [r7, #24]
 8006836:	2b0f      	cmp	r3, #15
 8006838:	d909      	bls.n	800684e <UART_SetConfig+0x546>
 800683a:	69bb      	ldr	r3, [r7, #24]
 800683c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006840:	d205      	bcs.n	800684e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006842:	69bb      	ldr	r3, [r7, #24]
 8006844:	b29a      	uxth	r2, r3
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	60da      	str	r2, [r3, #12]
 800684c:	e002      	b.n	8006854 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800684e:	2301      	movs	r3, #1
 8006850:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2200      	movs	r2, #0
 8006858:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2200      	movs	r2, #0
 800685e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006860:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006864:	4618      	mov	r0, r3
 8006866:	3728      	adds	r7, #40	; 0x28
 8006868:	46bd      	mov	sp, r7
 800686a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800686e:	bf00      	nop
 8006870:	40008000 	.word	0x40008000
 8006874:	00f42400 	.word	0x00f42400

08006878 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006878:	b480      	push	{r7}
 800687a:	b083      	sub	sp, #12
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006884:	f003 0308 	and.w	r3, r3, #8
 8006888:	2b00      	cmp	r3, #0
 800688a:	d00a      	beq.n	80068a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	430a      	orrs	r2, r1
 80068a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068a6:	f003 0301 	and.w	r3, r3, #1
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d00a      	beq.n	80068c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	430a      	orrs	r2, r1
 80068c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c8:	f003 0302 	and.w	r3, r3, #2
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d00a      	beq.n	80068e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	430a      	orrs	r2, r1
 80068e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ea:	f003 0304 	and.w	r3, r3, #4
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d00a      	beq.n	8006908 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	430a      	orrs	r2, r1
 8006906:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800690c:	f003 0310 	and.w	r3, r3, #16
 8006910:	2b00      	cmp	r3, #0
 8006912:	d00a      	beq.n	800692a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	430a      	orrs	r2, r1
 8006928:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800692e:	f003 0320 	and.w	r3, r3, #32
 8006932:	2b00      	cmp	r3, #0
 8006934:	d00a      	beq.n	800694c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	689b      	ldr	r3, [r3, #8]
 800693c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	430a      	orrs	r2, r1
 800694a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006950:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006954:	2b00      	cmp	r3, #0
 8006956:	d01a      	beq.n	800698e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	430a      	orrs	r2, r1
 800696c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006972:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006976:	d10a      	bne.n	800698e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	430a      	orrs	r2, r1
 800698c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006992:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006996:	2b00      	cmp	r3, #0
 8006998:	d00a      	beq.n	80069b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	430a      	orrs	r2, r1
 80069ae:	605a      	str	r2, [r3, #4]
  }
}
 80069b0:	bf00      	nop
 80069b2:	370c      	adds	r7, #12
 80069b4:	46bd      	mov	sp, r7
 80069b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ba:	4770      	bx	lr

080069bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b098      	sub	sp, #96	; 0x60
 80069c0:	af02      	add	r7, sp, #8
 80069c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2200      	movs	r2, #0
 80069c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80069cc:	f7fb fb18 	bl	8002000 <HAL_GetTick>
 80069d0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f003 0308 	and.w	r3, r3, #8
 80069dc:	2b08      	cmp	r3, #8
 80069de:	d12e      	bne.n	8006a3e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80069e4:	9300      	str	r3, [sp, #0]
 80069e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80069e8:	2200      	movs	r2, #0
 80069ea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f000 f88c 	bl	8006b0c <UART_WaitOnFlagUntilTimeout>
 80069f4:	4603      	mov	r3, r0
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d021      	beq.n	8006a3e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a02:	e853 3f00 	ldrex	r3, [r3]
 8006a06:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006a08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a0e:	653b      	str	r3, [r7, #80]	; 0x50
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	461a      	mov	r2, r3
 8006a16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006a18:	647b      	str	r3, [r7, #68]	; 0x44
 8006a1a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a1c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006a1e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006a20:	e841 2300 	strex	r3, r2, [r1]
 8006a24:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006a26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d1e6      	bne.n	80069fa <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2220      	movs	r2, #32
 8006a30:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2200      	movs	r2, #0
 8006a36:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	e062      	b.n	8006b04 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f003 0304 	and.w	r3, r3, #4
 8006a48:	2b04      	cmp	r3, #4
 8006a4a:	d149      	bne.n	8006ae0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a4c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006a50:	9300      	str	r3, [sp, #0]
 8006a52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a54:	2200      	movs	r2, #0
 8006a56:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f000 f856 	bl	8006b0c <UART_WaitOnFlagUntilTimeout>
 8006a60:	4603      	mov	r3, r0
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d03c      	beq.n	8006ae0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a6e:	e853 3f00 	ldrex	r3, [r3]
 8006a72:	623b      	str	r3, [r7, #32]
   return(result);
 8006a74:	6a3b      	ldr	r3, [r7, #32]
 8006a76:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006a7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	461a      	mov	r2, r3
 8006a82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a84:	633b      	str	r3, [r7, #48]	; 0x30
 8006a86:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a88:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006a8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a8c:	e841 2300 	strex	r3, r2, [r1]
 8006a90:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d1e6      	bne.n	8006a66 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	3308      	adds	r3, #8
 8006a9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	e853 3f00 	ldrex	r3, [r3]
 8006aa6:	60fb      	str	r3, [r7, #12]
   return(result);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	f023 0301 	bic.w	r3, r3, #1
 8006aae:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	3308      	adds	r3, #8
 8006ab6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ab8:	61fa      	str	r2, [r7, #28]
 8006aba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006abc:	69b9      	ldr	r1, [r7, #24]
 8006abe:	69fa      	ldr	r2, [r7, #28]
 8006ac0:	e841 2300 	strex	r3, r2, [r1]
 8006ac4:	617b      	str	r3, [r7, #20]
   return(result);
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d1e5      	bne.n	8006a98 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2220      	movs	r2, #32
 8006ad0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006adc:	2303      	movs	r3, #3
 8006ade:	e011      	b.n	8006b04 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2220      	movs	r2, #32
 8006ae4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2220      	movs	r2, #32
 8006aea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2200      	movs	r2, #0
 8006af2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2200      	movs	r2, #0
 8006af8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2200      	movs	r2, #0
 8006afe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006b02:	2300      	movs	r3, #0
}
 8006b04:	4618      	mov	r0, r3
 8006b06:	3758      	adds	r7, #88	; 0x58
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	bd80      	pop	{r7, pc}

08006b0c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b084      	sub	sp, #16
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	60f8      	str	r0, [r7, #12]
 8006b14:	60b9      	str	r1, [r7, #8]
 8006b16:	603b      	str	r3, [r7, #0]
 8006b18:	4613      	mov	r3, r2
 8006b1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b1c:	e049      	b.n	8006bb2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b1e:	69bb      	ldr	r3, [r7, #24]
 8006b20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b24:	d045      	beq.n	8006bb2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b26:	f7fb fa6b 	bl	8002000 <HAL_GetTick>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	1ad3      	subs	r3, r2, r3
 8006b30:	69ba      	ldr	r2, [r7, #24]
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d302      	bcc.n	8006b3c <UART_WaitOnFlagUntilTimeout+0x30>
 8006b36:	69bb      	ldr	r3, [r7, #24]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d101      	bne.n	8006b40 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006b3c:	2303      	movs	r3, #3
 8006b3e:	e048      	b.n	8006bd2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f003 0304 	and.w	r3, r3, #4
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d031      	beq.n	8006bb2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	69db      	ldr	r3, [r3, #28]
 8006b54:	f003 0308 	and.w	r3, r3, #8
 8006b58:	2b08      	cmp	r3, #8
 8006b5a:	d110      	bne.n	8006b7e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	2208      	movs	r2, #8
 8006b62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b64:	68f8      	ldr	r0, [r7, #12]
 8006b66:	f000 f838 	bl	8006bda <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	2208      	movs	r2, #8
 8006b6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	2200      	movs	r2, #0
 8006b76:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e029      	b.n	8006bd2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	69db      	ldr	r3, [r3, #28]
 8006b84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b8c:	d111      	bne.n	8006bb2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006b96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b98:	68f8      	ldr	r0, [r7, #12]
 8006b9a:	f000 f81e 	bl	8006bda <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	2220      	movs	r2, #32
 8006ba2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006bae:	2303      	movs	r3, #3
 8006bb0:	e00f      	b.n	8006bd2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	69da      	ldr	r2, [r3, #28]
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	4013      	ands	r3, r2
 8006bbc:	68ba      	ldr	r2, [r7, #8]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	bf0c      	ite	eq
 8006bc2:	2301      	moveq	r3, #1
 8006bc4:	2300      	movne	r3, #0
 8006bc6:	b2db      	uxtb	r3, r3
 8006bc8:	461a      	mov	r2, r3
 8006bca:	79fb      	ldrb	r3, [r7, #7]
 8006bcc:	429a      	cmp	r2, r3
 8006bce:	d0a6      	beq.n	8006b1e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006bd0:	2300      	movs	r3, #0
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3710      	adds	r7, #16
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}

08006bda <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006bda:	b480      	push	{r7}
 8006bdc:	b095      	sub	sp, #84	; 0x54
 8006bde:	af00      	add	r7, sp, #0
 8006be0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bea:	e853 3f00 	ldrex	r3, [r3]
 8006bee:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bf2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006bf6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	461a      	mov	r2, r3
 8006bfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c00:	643b      	str	r3, [r7, #64]	; 0x40
 8006c02:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c04:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006c06:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006c08:	e841 2300 	strex	r3, r2, [r1]
 8006c0c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006c0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d1e6      	bne.n	8006be2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	3308      	adds	r3, #8
 8006c1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c1c:	6a3b      	ldr	r3, [r7, #32]
 8006c1e:	e853 3f00 	ldrex	r3, [r3]
 8006c22:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c24:	69fb      	ldr	r3, [r7, #28]
 8006c26:	f023 0301 	bic.w	r3, r3, #1
 8006c2a:	64bb      	str	r3, [r7, #72]	; 0x48
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	3308      	adds	r3, #8
 8006c32:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c34:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006c36:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c38:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006c3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006c3c:	e841 2300 	strex	r3, r2, [r1]
 8006c40:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d1e5      	bne.n	8006c14 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d118      	bne.n	8006c82 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	e853 3f00 	ldrex	r3, [r3]
 8006c5c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	f023 0310 	bic.w	r3, r3, #16
 8006c64:	647b      	str	r3, [r7, #68]	; 0x44
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	461a      	mov	r2, r3
 8006c6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c6e:	61bb      	str	r3, [r7, #24]
 8006c70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c72:	6979      	ldr	r1, [r7, #20]
 8006c74:	69ba      	ldr	r2, [r7, #24]
 8006c76:	e841 2300 	strex	r3, r2, [r1]
 8006c7a:	613b      	str	r3, [r7, #16]
   return(result);
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d1e6      	bne.n	8006c50 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2220      	movs	r2, #32
 8006c86:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2200      	movs	r2, #0
 8006c94:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006c96:	bf00      	nop
 8006c98:	3754      	adds	r7, #84	; 0x54
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr

08006ca2 <__cvt>:
 8006ca2:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ca6:	ec55 4b10 	vmov	r4, r5, d0
 8006caa:	2d00      	cmp	r5, #0
 8006cac:	460e      	mov	r6, r1
 8006cae:	4619      	mov	r1, r3
 8006cb0:	462b      	mov	r3, r5
 8006cb2:	bfbb      	ittet	lt
 8006cb4:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006cb8:	461d      	movlt	r5, r3
 8006cba:	2300      	movge	r3, #0
 8006cbc:	232d      	movlt	r3, #45	; 0x2d
 8006cbe:	700b      	strb	r3, [r1, #0]
 8006cc0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006cc2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006cc6:	4691      	mov	r9, r2
 8006cc8:	f023 0820 	bic.w	r8, r3, #32
 8006ccc:	bfbc      	itt	lt
 8006cce:	4622      	movlt	r2, r4
 8006cd0:	4614      	movlt	r4, r2
 8006cd2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006cd6:	d005      	beq.n	8006ce4 <__cvt+0x42>
 8006cd8:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006cdc:	d100      	bne.n	8006ce0 <__cvt+0x3e>
 8006cde:	3601      	adds	r6, #1
 8006ce0:	2102      	movs	r1, #2
 8006ce2:	e000      	b.n	8006ce6 <__cvt+0x44>
 8006ce4:	2103      	movs	r1, #3
 8006ce6:	ab03      	add	r3, sp, #12
 8006ce8:	9301      	str	r3, [sp, #4]
 8006cea:	ab02      	add	r3, sp, #8
 8006cec:	9300      	str	r3, [sp, #0]
 8006cee:	ec45 4b10 	vmov	d0, r4, r5
 8006cf2:	4653      	mov	r3, sl
 8006cf4:	4632      	mov	r2, r6
 8006cf6:	f000 fdd3 	bl	80078a0 <_dtoa_r>
 8006cfa:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006cfe:	4607      	mov	r7, r0
 8006d00:	d102      	bne.n	8006d08 <__cvt+0x66>
 8006d02:	f019 0f01 	tst.w	r9, #1
 8006d06:	d022      	beq.n	8006d4e <__cvt+0xac>
 8006d08:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006d0c:	eb07 0906 	add.w	r9, r7, r6
 8006d10:	d110      	bne.n	8006d34 <__cvt+0x92>
 8006d12:	783b      	ldrb	r3, [r7, #0]
 8006d14:	2b30      	cmp	r3, #48	; 0x30
 8006d16:	d10a      	bne.n	8006d2e <__cvt+0x8c>
 8006d18:	2200      	movs	r2, #0
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	4620      	mov	r0, r4
 8006d1e:	4629      	mov	r1, r5
 8006d20:	f7f9 fed2 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d24:	b918      	cbnz	r0, 8006d2e <__cvt+0x8c>
 8006d26:	f1c6 0601 	rsb	r6, r6, #1
 8006d2a:	f8ca 6000 	str.w	r6, [sl]
 8006d2e:	f8da 3000 	ldr.w	r3, [sl]
 8006d32:	4499      	add	r9, r3
 8006d34:	2200      	movs	r2, #0
 8006d36:	2300      	movs	r3, #0
 8006d38:	4620      	mov	r0, r4
 8006d3a:	4629      	mov	r1, r5
 8006d3c:	f7f9 fec4 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d40:	b108      	cbz	r0, 8006d46 <__cvt+0xa4>
 8006d42:	f8cd 900c 	str.w	r9, [sp, #12]
 8006d46:	2230      	movs	r2, #48	; 0x30
 8006d48:	9b03      	ldr	r3, [sp, #12]
 8006d4a:	454b      	cmp	r3, r9
 8006d4c:	d307      	bcc.n	8006d5e <__cvt+0xbc>
 8006d4e:	9b03      	ldr	r3, [sp, #12]
 8006d50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006d52:	1bdb      	subs	r3, r3, r7
 8006d54:	4638      	mov	r0, r7
 8006d56:	6013      	str	r3, [r2, #0]
 8006d58:	b004      	add	sp, #16
 8006d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d5e:	1c59      	adds	r1, r3, #1
 8006d60:	9103      	str	r1, [sp, #12]
 8006d62:	701a      	strb	r2, [r3, #0]
 8006d64:	e7f0      	b.n	8006d48 <__cvt+0xa6>

08006d66 <__exponent>:
 8006d66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d68:	4603      	mov	r3, r0
 8006d6a:	2900      	cmp	r1, #0
 8006d6c:	bfb8      	it	lt
 8006d6e:	4249      	neglt	r1, r1
 8006d70:	f803 2b02 	strb.w	r2, [r3], #2
 8006d74:	bfb4      	ite	lt
 8006d76:	222d      	movlt	r2, #45	; 0x2d
 8006d78:	222b      	movge	r2, #43	; 0x2b
 8006d7a:	2909      	cmp	r1, #9
 8006d7c:	7042      	strb	r2, [r0, #1]
 8006d7e:	dd2a      	ble.n	8006dd6 <__exponent+0x70>
 8006d80:	f10d 0207 	add.w	r2, sp, #7
 8006d84:	4617      	mov	r7, r2
 8006d86:	260a      	movs	r6, #10
 8006d88:	4694      	mov	ip, r2
 8006d8a:	fb91 f5f6 	sdiv	r5, r1, r6
 8006d8e:	fb06 1415 	mls	r4, r6, r5, r1
 8006d92:	3430      	adds	r4, #48	; 0x30
 8006d94:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006d98:	460c      	mov	r4, r1
 8006d9a:	2c63      	cmp	r4, #99	; 0x63
 8006d9c:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8006da0:	4629      	mov	r1, r5
 8006da2:	dcf1      	bgt.n	8006d88 <__exponent+0x22>
 8006da4:	3130      	adds	r1, #48	; 0x30
 8006da6:	f1ac 0402 	sub.w	r4, ip, #2
 8006daa:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006dae:	1c41      	adds	r1, r0, #1
 8006db0:	4622      	mov	r2, r4
 8006db2:	42ba      	cmp	r2, r7
 8006db4:	d30a      	bcc.n	8006dcc <__exponent+0x66>
 8006db6:	f10d 0209 	add.w	r2, sp, #9
 8006dba:	eba2 020c 	sub.w	r2, r2, ip
 8006dbe:	42bc      	cmp	r4, r7
 8006dc0:	bf88      	it	hi
 8006dc2:	2200      	movhi	r2, #0
 8006dc4:	4413      	add	r3, r2
 8006dc6:	1a18      	subs	r0, r3, r0
 8006dc8:	b003      	add	sp, #12
 8006dca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dcc:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006dd0:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006dd4:	e7ed      	b.n	8006db2 <__exponent+0x4c>
 8006dd6:	2330      	movs	r3, #48	; 0x30
 8006dd8:	3130      	adds	r1, #48	; 0x30
 8006dda:	7083      	strb	r3, [r0, #2]
 8006ddc:	70c1      	strb	r1, [r0, #3]
 8006dde:	1d03      	adds	r3, r0, #4
 8006de0:	e7f1      	b.n	8006dc6 <__exponent+0x60>
	...

08006de4 <_printf_float>:
 8006de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006de8:	ed2d 8b02 	vpush	{d8}
 8006dec:	b08d      	sub	sp, #52	; 0x34
 8006dee:	460c      	mov	r4, r1
 8006df0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006df4:	4616      	mov	r6, r2
 8006df6:	461f      	mov	r7, r3
 8006df8:	4605      	mov	r5, r0
 8006dfa:	f000 fc95 	bl	8007728 <_localeconv_r>
 8006dfe:	f8d0 a000 	ldr.w	sl, [r0]
 8006e02:	4650      	mov	r0, sl
 8006e04:	f7f9 fa34 	bl	8000270 <strlen>
 8006e08:	2300      	movs	r3, #0
 8006e0a:	930a      	str	r3, [sp, #40]	; 0x28
 8006e0c:	6823      	ldr	r3, [r4, #0]
 8006e0e:	9305      	str	r3, [sp, #20]
 8006e10:	f8d8 3000 	ldr.w	r3, [r8]
 8006e14:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006e18:	3307      	adds	r3, #7
 8006e1a:	f023 0307 	bic.w	r3, r3, #7
 8006e1e:	f103 0208 	add.w	r2, r3, #8
 8006e22:	f8c8 2000 	str.w	r2, [r8]
 8006e26:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006e2a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006e2e:	9307      	str	r3, [sp, #28]
 8006e30:	f8cd 8018 	str.w	r8, [sp, #24]
 8006e34:	ee08 0a10 	vmov	s16, r0
 8006e38:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006e3c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e40:	4b9e      	ldr	r3, [pc, #632]	; (80070bc <_printf_float+0x2d8>)
 8006e42:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006e46:	f7f9 fe71 	bl	8000b2c <__aeabi_dcmpun>
 8006e4a:	bb88      	cbnz	r0, 8006eb0 <_printf_float+0xcc>
 8006e4c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e50:	4b9a      	ldr	r3, [pc, #616]	; (80070bc <_printf_float+0x2d8>)
 8006e52:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006e56:	f7f9 fe4b 	bl	8000af0 <__aeabi_dcmple>
 8006e5a:	bb48      	cbnz	r0, 8006eb0 <_printf_float+0xcc>
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	2300      	movs	r3, #0
 8006e60:	4640      	mov	r0, r8
 8006e62:	4649      	mov	r1, r9
 8006e64:	f7f9 fe3a 	bl	8000adc <__aeabi_dcmplt>
 8006e68:	b110      	cbz	r0, 8006e70 <_printf_float+0x8c>
 8006e6a:	232d      	movs	r3, #45	; 0x2d
 8006e6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e70:	4a93      	ldr	r2, [pc, #588]	; (80070c0 <_printf_float+0x2dc>)
 8006e72:	4b94      	ldr	r3, [pc, #592]	; (80070c4 <_printf_float+0x2e0>)
 8006e74:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006e78:	bf94      	ite	ls
 8006e7a:	4690      	movls	r8, r2
 8006e7c:	4698      	movhi	r8, r3
 8006e7e:	2303      	movs	r3, #3
 8006e80:	6123      	str	r3, [r4, #16]
 8006e82:	9b05      	ldr	r3, [sp, #20]
 8006e84:	f023 0304 	bic.w	r3, r3, #4
 8006e88:	6023      	str	r3, [r4, #0]
 8006e8a:	f04f 0900 	mov.w	r9, #0
 8006e8e:	9700      	str	r7, [sp, #0]
 8006e90:	4633      	mov	r3, r6
 8006e92:	aa0b      	add	r2, sp, #44	; 0x2c
 8006e94:	4621      	mov	r1, r4
 8006e96:	4628      	mov	r0, r5
 8006e98:	f000 f9da 	bl	8007250 <_printf_common>
 8006e9c:	3001      	adds	r0, #1
 8006e9e:	f040 8090 	bne.w	8006fc2 <_printf_float+0x1de>
 8006ea2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ea6:	b00d      	add	sp, #52	; 0x34
 8006ea8:	ecbd 8b02 	vpop	{d8}
 8006eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eb0:	4642      	mov	r2, r8
 8006eb2:	464b      	mov	r3, r9
 8006eb4:	4640      	mov	r0, r8
 8006eb6:	4649      	mov	r1, r9
 8006eb8:	f7f9 fe38 	bl	8000b2c <__aeabi_dcmpun>
 8006ebc:	b140      	cbz	r0, 8006ed0 <_printf_float+0xec>
 8006ebe:	464b      	mov	r3, r9
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	bfbc      	itt	lt
 8006ec4:	232d      	movlt	r3, #45	; 0x2d
 8006ec6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006eca:	4a7f      	ldr	r2, [pc, #508]	; (80070c8 <_printf_float+0x2e4>)
 8006ecc:	4b7f      	ldr	r3, [pc, #508]	; (80070cc <_printf_float+0x2e8>)
 8006ece:	e7d1      	b.n	8006e74 <_printf_float+0x90>
 8006ed0:	6863      	ldr	r3, [r4, #4]
 8006ed2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006ed6:	9206      	str	r2, [sp, #24]
 8006ed8:	1c5a      	adds	r2, r3, #1
 8006eda:	d13f      	bne.n	8006f5c <_printf_float+0x178>
 8006edc:	2306      	movs	r3, #6
 8006ede:	6063      	str	r3, [r4, #4]
 8006ee0:	9b05      	ldr	r3, [sp, #20]
 8006ee2:	6861      	ldr	r1, [r4, #4]
 8006ee4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006ee8:	2300      	movs	r3, #0
 8006eea:	9303      	str	r3, [sp, #12]
 8006eec:	ab0a      	add	r3, sp, #40	; 0x28
 8006eee:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006ef2:	ab09      	add	r3, sp, #36	; 0x24
 8006ef4:	ec49 8b10 	vmov	d0, r8, r9
 8006ef8:	9300      	str	r3, [sp, #0]
 8006efa:	6022      	str	r2, [r4, #0]
 8006efc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006f00:	4628      	mov	r0, r5
 8006f02:	f7ff fece 	bl	8006ca2 <__cvt>
 8006f06:	9b06      	ldr	r3, [sp, #24]
 8006f08:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f0a:	2b47      	cmp	r3, #71	; 0x47
 8006f0c:	4680      	mov	r8, r0
 8006f0e:	d108      	bne.n	8006f22 <_printf_float+0x13e>
 8006f10:	1cc8      	adds	r0, r1, #3
 8006f12:	db02      	blt.n	8006f1a <_printf_float+0x136>
 8006f14:	6863      	ldr	r3, [r4, #4]
 8006f16:	4299      	cmp	r1, r3
 8006f18:	dd41      	ble.n	8006f9e <_printf_float+0x1ba>
 8006f1a:	f1ab 0302 	sub.w	r3, fp, #2
 8006f1e:	fa5f fb83 	uxtb.w	fp, r3
 8006f22:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006f26:	d820      	bhi.n	8006f6a <_printf_float+0x186>
 8006f28:	3901      	subs	r1, #1
 8006f2a:	465a      	mov	r2, fp
 8006f2c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006f30:	9109      	str	r1, [sp, #36]	; 0x24
 8006f32:	f7ff ff18 	bl	8006d66 <__exponent>
 8006f36:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f38:	1813      	adds	r3, r2, r0
 8006f3a:	2a01      	cmp	r2, #1
 8006f3c:	4681      	mov	r9, r0
 8006f3e:	6123      	str	r3, [r4, #16]
 8006f40:	dc02      	bgt.n	8006f48 <_printf_float+0x164>
 8006f42:	6822      	ldr	r2, [r4, #0]
 8006f44:	07d2      	lsls	r2, r2, #31
 8006f46:	d501      	bpl.n	8006f4c <_printf_float+0x168>
 8006f48:	3301      	adds	r3, #1
 8006f4a:	6123      	str	r3, [r4, #16]
 8006f4c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d09c      	beq.n	8006e8e <_printf_float+0xaa>
 8006f54:	232d      	movs	r3, #45	; 0x2d
 8006f56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f5a:	e798      	b.n	8006e8e <_printf_float+0xaa>
 8006f5c:	9a06      	ldr	r2, [sp, #24]
 8006f5e:	2a47      	cmp	r2, #71	; 0x47
 8006f60:	d1be      	bne.n	8006ee0 <_printf_float+0xfc>
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d1bc      	bne.n	8006ee0 <_printf_float+0xfc>
 8006f66:	2301      	movs	r3, #1
 8006f68:	e7b9      	b.n	8006ede <_printf_float+0xfa>
 8006f6a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006f6e:	d118      	bne.n	8006fa2 <_printf_float+0x1be>
 8006f70:	2900      	cmp	r1, #0
 8006f72:	6863      	ldr	r3, [r4, #4]
 8006f74:	dd0b      	ble.n	8006f8e <_printf_float+0x1aa>
 8006f76:	6121      	str	r1, [r4, #16]
 8006f78:	b913      	cbnz	r3, 8006f80 <_printf_float+0x19c>
 8006f7a:	6822      	ldr	r2, [r4, #0]
 8006f7c:	07d0      	lsls	r0, r2, #31
 8006f7e:	d502      	bpl.n	8006f86 <_printf_float+0x1a2>
 8006f80:	3301      	adds	r3, #1
 8006f82:	440b      	add	r3, r1
 8006f84:	6123      	str	r3, [r4, #16]
 8006f86:	65a1      	str	r1, [r4, #88]	; 0x58
 8006f88:	f04f 0900 	mov.w	r9, #0
 8006f8c:	e7de      	b.n	8006f4c <_printf_float+0x168>
 8006f8e:	b913      	cbnz	r3, 8006f96 <_printf_float+0x1b2>
 8006f90:	6822      	ldr	r2, [r4, #0]
 8006f92:	07d2      	lsls	r2, r2, #31
 8006f94:	d501      	bpl.n	8006f9a <_printf_float+0x1b6>
 8006f96:	3302      	adds	r3, #2
 8006f98:	e7f4      	b.n	8006f84 <_printf_float+0x1a0>
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	e7f2      	b.n	8006f84 <_printf_float+0x1a0>
 8006f9e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006fa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fa4:	4299      	cmp	r1, r3
 8006fa6:	db05      	blt.n	8006fb4 <_printf_float+0x1d0>
 8006fa8:	6823      	ldr	r3, [r4, #0]
 8006faa:	6121      	str	r1, [r4, #16]
 8006fac:	07d8      	lsls	r0, r3, #31
 8006fae:	d5ea      	bpl.n	8006f86 <_printf_float+0x1a2>
 8006fb0:	1c4b      	adds	r3, r1, #1
 8006fb2:	e7e7      	b.n	8006f84 <_printf_float+0x1a0>
 8006fb4:	2900      	cmp	r1, #0
 8006fb6:	bfd4      	ite	le
 8006fb8:	f1c1 0202 	rsble	r2, r1, #2
 8006fbc:	2201      	movgt	r2, #1
 8006fbe:	4413      	add	r3, r2
 8006fc0:	e7e0      	b.n	8006f84 <_printf_float+0x1a0>
 8006fc2:	6823      	ldr	r3, [r4, #0]
 8006fc4:	055a      	lsls	r2, r3, #21
 8006fc6:	d407      	bmi.n	8006fd8 <_printf_float+0x1f4>
 8006fc8:	6923      	ldr	r3, [r4, #16]
 8006fca:	4642      	mov	r2, r8
 8006fcc:	4631      	mov	r1, r6
 8006fce:	4628      	mov	r0, r5
 8006fd0:	47b8      	blx	r7
 8006fd2:	3001      	adds	r0, #1
 8006fd4:	d12c      	bne.n	8007030 <_printf_float+0x24c>
 8006fd6:	e764      	b.n	8006ea2 <_printf_float+0xbe>
 8006fd8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006fdc:	f240 80e0 	bls.w	80071a0 <_printf_float+0x3bc>
 8006fe0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	f7f9 fd6e 	bl	8000ac8 <__aeabi_dcmpeq>
 8006fec:	2800      	cmp	r0, #0
 8006fee:	d034      	beq.n	800705a <_printf_float+0x276>
 8006ff0:	4a37      	ldr	r2, [pc, #220]	; (80070d0 <_printf_float+0x2ec>)
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	4631      	mov	r1, r6
 8006ff6:	4628      	mov	r0, r5
 8006ff8:	47b8      	blx	r7
 8006ffa:	3001      	adds	r0, #1
 8006ffc:	f43f af51 	beq.w	8006ea2 <_printf_float+0xbe>
 8007000:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007004:	429a      	cmp	r2, r3
 8007006:	db02      	blt.n	800700e <_printf_float+0x22a>
 8007008:	6823      	ldr	r3, [r4, #0]
 800700a:	07d8      	lsls	r0, r3, #31
 800700c:	d510      	bpl.n	8007030 <_printf_float+0x24c>
 800700e:	ee18 3a10 	vmov	r3, s16
 8007012:	4652      	mov	r2, sl
 8007014:	4631      	mov	r1, r6
 8007016:	4628      	mov	r0, r5
 8007018:	47b8      	blx	r7
 800701a:	3001      	adds	r0, #1
 800701c:	f43f af41 	beq.w	8006ea2 <_printf_float+0xbe>
 8007020:	f04f 0800 	mov.w	r8, #0
 8007024:	f104 091a 	add.w	r9, r4, #26
 8007028:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800702a:	3b01      	subs	r3, #1
 800702c:	4543      	cmp	r3, r8
 800702e:	dc09      	bgt.n	8007044 <_printf_float+0x260>
 8007030:	6823      	ldr	r3, [r4, #0]
 8007032:	079b      	lsls	r3, r3, #30
 8007034:	f100 8107 	bmi.w	8007246 <_printf_float+0x462>
 8007038:	68e0      	ldr	r0, [r4, #12]
 800703a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800703c:	4298      	cmp	r0, r3
 800703e:	bfb8      	it	lt
 8007040:	4618      	movlt	r0, r3
 8007042:	e730      	b.n	8006ea6 <_printf_float+0xc2>
 8007044:	2301      	movs	r3, #1
 8007046:	464a      	mov	r2, r9
 8007048:	4631      	mov	r1, r6
 800704a:	4628      	mov	r0, r5
 800704c:	47b8      	blx	r7
 800704e:	3001      	adds	r0, #1
 8007050:	f43f af27 	beq.w	8006ea2 <_printf_float+0xbe>
 8007054:	f108 0801 	add.w	r8, r8, #1
 8007058:	e7e6      	b.n	8007028 <_printf_float+0x244>
 800705a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800705c:	2b00      	cmp	r3, #0
 800705e:	dc39      	bgt.n	80070d4 <_printf_float+0x2f0>
 8007060:	4a1b      	ldr	r2, [pc, #108]	; (80070d0 <_printf_float+0x2ec>)
 8007062:	2301      	movs	r3, #1
 8007064:	4631      	mov	r1, r6
 8007066:	4628      	mov	r0, r5
 8007068:	47b8      	blx	r7
 800706a:	3001      	adds	r0, #1
 800706c:	f43f af19 	beq.w	8006ea2 <_printf_float+0xbe>
 8007070:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007074:	4313      	orrs	r3, r2
 8007076:	d102      	bne.n	800707e <_printf_float+0x29a>
 8007078:	6823      	ldr	r3, [r4, #0]
 800707a:	07d9      	lsls	r1, r3, #31
 800707c:	d5d8      	bpl.n	8007030 <_printf_float+0x24c>
 800707e:	ee18 3a10 	vmov	r3, s16
 8007082:	4652      	mov	r2, sl
 8007084:	4631      	mov	r1, r6
 8007086:	4628      	mov	r0, r5
 8007088:	47b8      	blx	r7
 800708a:	3001      	adds	r0, #1
 800708c:	f43f af09 	beq.w	8006ea2 <_printf_float+0xbe>
 8007090:	f04f 0900 	mov.w	r9, #0
 8007094:	f104 0a1a 	add.w	sl, r4, #26
 8007098:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800709a:	425b      	negs	r3, r3
 800709c:	454b      	cmp	r3, r9
 800709e:	dc01      	bgt.n	80070a4 <_printf_float+0x2c0>
 80070a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070a2:	e792      	b.n	8006fca <_printf_float+0x1e6>
 80070a4:	2301      	movs	r3, #1
 80070a6:	4652      	mov	r2, sl
 80070a8:	4631      	mov	r1, r6
 80070aa:	4628      	mov	r0, r5
 80070ac:	47b8      	blx	r7
 80070ae:	3001      	adds	r0, #1
 80070b0:	f43f aef7 	beq.w	8006ea2 <_printf_float+0xbe>
 80070b4:	f109 0901 	add.w	r9, r9, #1
 80070b8:	e7ee      	b.n	8007098 <_printf_float+0x2b4>
 80070ba:	bf00      	nop
 80070bc:	7fefffff 	.word	0x7fefffff
 80070c0:	080096c0 	.word	0x080096c0
 80070c4:	080096c4 	.word	0x080096c4
 80070c8:	080096c8 	.word	0x080096c8
 80070cc:	080096cc 	.word	0x080096cc
 80070d0:	080096d0 	.word	0x080096d0
 80070d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80070d8:	429a      	cmp	r2, r3
 80070da:	bfa8      	it	ge
 80070dc:	461a      	movge	r2, r3
 80070de:	2a00      	cmp	r2, #0
 80070e0:	4691      	mov	r9, r2
 80070e2:	dc37      	bgt.n	8007154 <_printf_float+0x370>
 80070e4:	f04f 0b00 	mov.w	fp, #0
 80070e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80070ec:	f104 021a 	add.w	r2, r4, #26
 80070f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80070f2:	9305      	str	r3, [sp, #20]
 80070f4:	eba3 0309 	sub.w	r3, r3, r9
 80070f8:	455b      	cmp	r3, fp
 80070fa:	dc33      	bgt.n	8007164 <_printf_float+0x380>
 80070fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007100:	429a      	cmp	r2, r3
 8007102:	db3b      	blt.n	800717c <_printf_float+0x398>
 8007104:	6823      	ldr	r3, [r4, #0]
 8007106:	07da      	lsls	r2, r3, #31
 8007108:	d438      	bmi.n	800717c <_printf_float+0x398>
 800710a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800710e:	eba2 0903 	sub.w	r9, r2, r3
 8007112:	9b05      	ldr	r3, [sp, #20]
 8007114:	1ad2      	subs	r2, r2, r3
 8007116:	4591      	cmp	r9, r2
 8007118:	bfa8      	it	ge
 800711a:	4691      	movge	r9, r2
 800711c:	f1b9 0f00 	cmp.w	r9, #0
 8007120:	dc35      	bgt.n	800718e <_printf_float+0x3aa>
 8007122:	f04f 0800 	mov.w	r8, #0
 8007126:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800712a:	f104 0a1a 	add.w	sl, r4, #26
 800712e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007132:	1a9b      	subs	r3, r3, r2
 8007134:	eba3 0309 	sub.w	r3, r3, r9
 8007138:	4543      	cmp	r3, r8
 800713a:	f77f af79 	ble.w	8007030 <_printf_float+0x24c>
 800713e:	2301      	movs	r3, #1
 8007140:	4652      	mov	r2, sl
 8007142:	4631      	mov	r1, r6
 8007144:	4628      	mov	r0, r5
 8007146:	47b8      	blx	r7
 8007148:	3001      	adds	r0, #1
 800714a:	f43f aeaa 	beq.w	8006ea2 <_printf_float+0xbe>
 800714e:	f108 0801 	add.w	r8, r8, #1
 8007152:	e7ec      	b.n	800712e <_printf_float+0x34a>
 8007154:	4613      	mov	r3, r2
 8007156:	4631      	mov	r1, r6
 8007158:	4642      	mov	r2, r8
 800715a:	4628      	mov	r0, r5
 800715c:	47b8      	blx	r7
 800715e:	3001      	adds	r0, #1
 8007160:	d1c0      	bne.n	80070e4 <_printf_float+0x300>
 8007162:	e69e      	b.n	8006ea2 <_printf_float+0xbe>
 8007164:	2301      	movs	r3, #1
 8007166:	4631      	mov	r1, r6
 8007168:	4628      	mov	r0, r5
 800716a:	9205      	str	r2, [sp, #20]
 800716c:	47b8      	blx	r7
 800716e:	3001      	adds	r0, #1
 8007170:	f43f ae97 	beq.w	8006ea2 <_printf_float+0xbe>
 8007174:	9a05      	ldr	r2, [sp, #20]
 8007176:	f10b 0b01 	add.w	fp, fp, #1
 800717a:	e7b9      	b.n	80070f0 <_printf_float+0x30c>
 800717c:	ee18 3a10 	vmov	r3, s16
 8007180:	4652      	mov	r2, sl
 8007182:	4631      	mov	r1, r6
 8007184:	4628      	mov	r0, r5
 8007186:	47b8      	blx	r7
 8007188:	3001      	adds	r0, #1
 800718a:	d1be      	bne.n	800710a <_printf_float+0x326>
 800718c:	e689      	b.n	8006ea2 <_printf_float+0xbe>
 800718e:	9a05      	ldr	r2, [sp, #20]
 8007190:	464b      	mov	r3, r9
 8007192:	4442      	add	r2, r8
 8007194:	4631      	mov	r1, r6
 8007196:	4628      	mov	r0, r5
 8007198:	47b8      	blx	r7
 800719a:	3001      	adds	r0, #1
 800719c:	d1c1      	bne.n	8007122 <_printf_float+0x33e>
 800719e:	e680      	b.n	8006ea2 <_printf_float+0xbe>
 80071a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80071a2:	2a01      	cmp	r2, #1
 80071a4:	dc01      	bgt.n	80071aa <_printf_float+0x3c6>
 80071a6:	07db      	lsls	r3, r3, #31
 80071a8:	d53a      	bpl.n	8007220 <_printf_float+0x43c>
 80071aa:	2301      	movs	r3, #1
 80071ac:	4642      	mov	r2, r8
 80071ae:	4631      	mov	r1, r6
 80071b0:	4628      	mov	r0, r5
 80071b2:	47b8      	blx	r7
 80071b4:	3001      	adds	r0, #1
 80071b6:	f43f ae74 	beq.w	8006ea2 <_printf_float+0xbe>
 80071ba:	ee18 3a10 	vmov	r3, s16
 80071be:	4652      	mov	r2, sl
 80071c0:	4631      	mov	r1, r6
 80071c2:	4628      	mov	r0, r5
 80071c4:	47b8      	blx	r7
 80071c6:	3001      	adds	r0, #1
 80071c8:	f43f ae6b 	beq.w	8006ea2 <_printf_float+0xbe>
 80071cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80071d0:	2200      	movs	r2, #0
 80071d2:	2300      	movs	r3, #0
 80071d4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80071d8:	f7f9 fc76 	bl	8000ac8 <__aeabi_dcmpeq>
 80071dc:	b9d8      	cbnz	r0, 8007216 <_printf_float+0x432>
 80071de:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80071e2:	f108 0201 	add.w	r2, r8, #1
 80071e6:	4631      	mov	r1, r6
 80071e8:	4628      	mov	r0, r5
 80071ea:	47b8      	blx	r7
 80071ec:	3001      	adds	r0, #1
 80071ee:	d10e      	bne.n	800720e <_printf_float+0x42a>
 80071f0:	e657      	b.n	8006ea2 <_printf_float+0xbe>
 80071f2:	2301      	movs	r3, #1
 80071f4:	4652      	mov	r2, sl
 80071f6:	4631      	mov	r1, r6
 80071f8:	4628      	mov	r0, r5
 80071fa:	47b8      	blx	r7
 80071fc:	3001      	adds	r0, #1
 80071fe:	f43f ae50 	beq.w	8006ea2 <_printf_float+0xbe>
 8007202:	f108 0801 	add.w	r8, r8, #1
 8007206:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007208:	3b01      	subs	r3, #1
 800720a:	4543      	cmp	r3, r8
 800720c:	dcf1      	bgt.n	80071f2 <_printf_float+0x40e>
 800720e:	464b      	mov	r3, r9
 8007210:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007214:	e6da      	b.n	8006fcc <_printf_float+0x1e8>
 8007216:	f04f 0800 	mov.w	r8, #0
 800721a:	f104 0a1a 	add.w	sl, r4, #26
 800721e:	e7f2      	b.n	8007206 <_printf_float+0x422>
 8007220:	2301      	movs	r3, #1
 8007222:	4642      	mov	r2, r8
 8007224:	e7df      	b.n	80071e6 <_printf_float+0x402>
 8007226:	2301      	movs	r3, #1
 8007228:	464a      	mov	r2, r9
 800722a:	4631      	mov	r1, r6
 800722c:	4628      	mov	r0, r5
 800722e:	47b8      	blx	r7
 8007230:	3001      	adds	r0, #1
 8007232:	f43f ae36 	beq.w	8006ea2 <_printf_float+0xbe>
 8007236:	f108 0801 	add.w	r8, r8, #1
 800723a:	68e3      	ldr	r3, [r4, #12]
 800723c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800723e:	1a5b      	subs	r3, r3, r1
 8007240:	4543      	cmp	r3, r8
 8007242:	dcf0      	bgt.n	8007226 <_printf_float+0x442>
 8007244:	e6f8      	b.n	8007038 <_printf_float+0x254>
 8007246:	f04f 0800 	mov.w	r8, #0
 800724a:	f104 0919 	add.w	r9, r4, #25
 800724e:	e7f4      	b.n	800723a <_printf_float+0x456>

08007250 <_printf_common>:
 8007250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007254:	4616      	mov	r6, r2
 8007256:	4699      	mov	r9, r3
 8007258:	688a      	ldr	r2, [r1, #8]
 800725a:	690b      	ldr	r3, [r1, #16]
 800725c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007260:	4293      	cmp	r3, r2
 8007262:	bfb8      	it	lt
 8007264:	4613      	movlt	r3, r2
 8007266:	6033      	str	r3, [r6, #0]
 8007268:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800726c:	4607      	mov	r7, r0
 800726e:	460c      	mov	r4, r1
 8007270:	b10a      	cbz	r2, 8007276 <_printf_common+0x26>
 8007272:	3301      	adds	r3, #1
 8007274:	6033      	str	r3, [r6, #0]
 8007276:	6823      	ldr	r3, [r4, #0]
 8007278:	0699      	lsls	r1, r3, #26
 800727a:	bf42      	ittt	mi
 800727c:	6833      	ldrmi	r3, [r6, #0]
 800727e:	3302      	addmi	r3, #2
 8007280:	6033      	strmi	r3, [r6, #0]
 8007282:	6825      	ldr	r5, [r4, #0]
 8007284:	f015 0506 	ands.w	r5, r5, #6
 8007288:	d106      	bne.n	8007298 <_printf_common+0x48>
 800728a:	f104 0a19 	add.w	sl, r4, #25
 800728e:	68e3      	ldr	r3, [r4, #12]
 8007290:	6832      	ldr	r2, [r6, #0]
 8007292:	1a9b      	subs	r3, r3, r2
 8007294:	42ab      	cmp	r3, r5
 8007296:	dc26      	bgt.n	80072e6 <_printf_common+0x96>
 8007298:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800729c:	1e13      	subs	r3, r2, #0
 800729e:	6822      	ldr	r2, [r4, #0]
 80072a0:	bf18      	it	ne
 80072a2:	2301      	movne	r3, #1
 80072a4:	0692      	lsls	r2, r2, #26
 80072a6:	d42b      	bmi.n	8007300 <_printf_common+0xb0>
 80072a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80072ac:	4649      	mov	r1, r9
 80072ae:	4638      	mov	r0, r7
 80072b0:	47c0      	blx	r8
 80072b2:	3001      	adds	r0, #1
 80072b4:	d01e      	beq.n	80072f4 <_printf_common+0xa4>
 80072b6:	6823      	ldr	r3, [r4, #0]
 80072b8:	6922      	ldr	r2, [r4, #16]
 80072ba:	f003 0306 	and.w	r3, r3, #6
 80072be:	2b04      	cmp	r3, #4
 80072c0:	bf02      	ittt	eq
 80072c2:	68e5      	ldreq	r5, [r4, #12]
 80072c4:	6833      	ldreq	r3, [r6, #0]
 80072c6:	1aed      	subeq	r5, r5, r3
 80072c8:	68a3      	ldr	r3, [r4, #8]
 80072ca:	bf0c      	ite	eq
 80072cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80072d0:	2500      	movne	r5, #0
 80072d2:	4293      	cmp	r3, r2
 80072d4:	bfc4      	itt	gt
 80072d6:	1a9b      	subgt	r3, r3, r2
 80072d8:	18ed      	addgt	r5, r5, r3
 80072da:	2600      	movs	r6, #0
 80072dc:	341a      	adds	r4, #26
 80072de:	42b5      	cmp	r5, r6
 80072e0:	d11a      	bne.n	8007318 <_printf_common+0xc8>
 80072e2:	2000      	movs	r0, #0
 80072e4:	e008      	b.n	80072f8 <_printf_common+0xa8>
 80072e6:	2301      	movs	r3, #1
 80072e8:	4652      	mov	r2, sl
 80072ea:	4649      	mov	r1, r9
 80072ec:	4638      	mov	r0, r7
 80072ee:	47c0      	blx	r8
 80072f0:	3001      	adds	r0, #1
 80072f2:	d103      	bne.n	80072fc <_printf_common+0xac>
 80072f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80072f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072fc:	3501      	adds	r5, #1
 80072fe:	e7c6      	b.n	800728e <_printf_common+0x3e>
 8007300:	18e1      	adds	r1, r4, r3
 8007302:	1c5a      	adds	r2, r3, #1
 8007304:	2030      	movs	r0, #48	; 0x30
 8007306:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800730a:	4422      	add	r2, r4
 800730c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007310:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007314:	3302      	adds	r3, #2
 8007316:	e7c7      	b.n	80072a8 <_printf_common+0x58>
 8007318:	2301      	movs	r3, #1
 800731a:	4622      	mov	r2, r4
 800731c:	4649      	mov	r1, r9
 800731e:	4638      	mov	r0, r7
 8007320:	47c0      	blx	r8
 8007322:	3001      	adds	r0, #1
 8007324:	d0e6      	beq.n	80072f4 <_printf_common+0xa4>
 8007326:	3601      	adds	r6, #1
 8007328:	e7d9      	b.n	80072de <_printf_common+0x8e>
	...

0800732c <_printf_i>:
 800732c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007330:	7e0f      	ldrb	r7, [r1, #24]
 8007332:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007334:	2f78      	cmp	r7, #120	; 0x78
 8007336:	4691      	mov	r9, r2
 8007338:	4680      	mov	r8, r0
 800733a:	460c      	mov	r4, r1
 800733c:	469a      	mov	sl, r3
 800733e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007342:	d807      	bhi.n	8007354 <_printf_i+0x28>
 8007344:	2f62      	cmp	r7, #98	; 0x62
 8007346:	d80a      	bhi.n	800735e <_printf_i+0x32>
 8007348:	2f00      	cmp	r7, #0
 800734a:	f000 80d4 	beq.w	80074f6 <_printf_i+0x1ca>
 800734e:	2f58      	cmp	r7, #88	; 0x58
 8007350:	f000 80c0 	beq.w	80074d4 <_printf_i+0x1a8>
 8007354:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007358:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800735c:	e03a      	b.n	80073d4 <_printf_i+0xa8>
 800735e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007362:	2b15      	cmp	r3, #21
 8007364:	d8f6      	bhi.n	8007354 <_printf_i+0x28>
 8007366:	a101      	add	r1, pc, #4	; (adr r1, 800736c <_printf_i+0x40>)
 8007368:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800736c:	080073c5 	.word	0x080073c5
 8007370:	080073d9 	.word	0x080073d9
 8007374:	08007355 	.word	0x08007355
 8007378:	08007355 	.word	0x08007355
 800737c:	08007355 	.word	0x08007355
 8007380:	08007355 	.word	0x08007355
 8007384:	080073d9 	.word	0x080073d9
 8007388:	08007355 	.word	0x08007355
 800738c:	08007355 	.word	0x08007355
 8007390:	08007355 	.word	0x08007355
 8007394:	08007355 	.word	0x08007355
 8007398:	080074dd 	.word	0x080074dd
 800739c:	08007405 	.word	0x08007405
 80073a0:	08007497 	.word	0x08007497
 80073a4:	08007355 	.word	0x08007355
 80073a8:	08007355 	.word	0x08007355
 80073ac:	080074ff 	.word	0x080074ff
 80073b0:	08007355 	.word	0x08007355
 80073b4:	08007405 	.word	0x08007405
 80073b8:	08007355 	.word	0x08007355
 80073bc:	08007355 	.word	0x08007355
 80073c0:	0800749f 	.word	0x0800749f
 80073c4:	682b      	ldr	r3, [r5, #0]
 80073c6:	1d1a      	adds	r2, r3, #4
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	602a      	str	r2, [r5, #0]
 80073cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80073d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80073d4:	2301      	movs	r3, #1
 80073d6:	e09f      	b.n	8007518 <_printf_i+0x1ec>
 80073d8:	6820      	ldr	r0, [r4, #0]
 80073da:	682b      	ldr	r3, [r5, #0]
 80073dc:	0607      	lsls	r7, r0, #24
 80073de:	f103 0104 	add.w	r1, r3, #4
 80073e2:	6029      	str	r1, [r5, #0]
 80073e4:	d501      	bpl.n	80073ea <_printf_i+0xbe>
 80073e6:	681e      	ldr	r6, [r3, #0]
 80073e8:	e003      	b.n	80073f2 <_printf_i+0xc6>
 80073ea:	0646      	lsls	r6, r0, #25
 80073ec:	d5fb      	bpl.n	80073e6 <_printf_i+0xba>
 80073ee:	f9b3 6000 	ldrsh.w	r6, [r3]
 80073f2:	2e00      	cmp	r6, #0
 80073f4:	da03      	bge.n	80073fe <_printf_i+0xd2>
 80073f6:	232d      	movs	r3, #45	; 0x2d
 80073f8:	4276      	negs	r6, r6
 80073fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073fe:	485a      	ldr	r0, [pc, #360]	; (8007568 <_printf_i+0x23c>)
 8007400:	230a      	movs	r3, #10
 8007402:	e012      	b.n	800742a <_printf_i+0xfe>
 8007404:	682b      	ldr	r3, [r5, #0]
 8007406:	6820      	ldr	r0, [r4, #0]
 8007408:	1d19      	adds	r1, r3, #4
 800740a:	6029      	str	r1, [r5, #0]
 800740c:	0605      	lsls	r5, r0, #24
 800740e:	d501      	bpl.n	8007414 <_printf_i+0xe8>
 8007410:	681e      	ldr	r6, [r3, #0]
 8007412:	e002      	b.n	800741a <_printf_i+0xee>
 8007414:	0641      	lsls	r1, r0, #25
 8007416:	d5fb      	bpl.n	8007410 <_printf_i+0xe4>
 8007418:	881e      	ldrh	r6, [r3, #0]
 800741a:	4853      	ldr	r0, [pc, #332]	; (8007568 <_printf_i+0x23c>)
 800741c:	2f6f      	cmp	r7, #111	; 0x6f
 800741e:	bf0c      	ite	eq
 8007420:	2308      	moveq	r3, #8
 8007422:	230a      	movne	r3, #10
 8007424:	2100      	movs	r1, #0
 8007426:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800742a:	6865      	ldr	r5, [r4, #4]
 800742c:	60a5      	str	r5, [r4, #8]
 800742e:	2d00      	cmp	r5, #0
 8007430:	bfa2      	ittt	ge
 8007432:	6821      	ldrge	r1, [r4, #0]
 8007434:	f021 0104 	bicge.w	r1, r1, #4
 8007438:	6021      	strge	r1, [r4, #0]
 800743a:	b90e      	cbnz	r6, 8007440 <_printf_i+0x114>
 800743c:	2d00      	cmp	r5, #0
 800743e:	d04b      	beq.n	80074d8 <_printf_i+0x1ac>
 8007440:	4615      	mov	r5, r2
 8007442:	fbb6 f1f3 	udiv	r1, r6, r3
 8007446:	fb03 6711 	mls	r7, r3, r1, r6
 800744a:	5dc7      	ldrb	r7, [r0, r7]
 800744c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007450:	4637      	mov	r7, r6
 8007452:	42bb      	cmp	r3, r7
 8007454:	460e      	mov	r6, r1
 8007456:	d9f4      	bls.n	8007442 <_printf_i+0x116>
 8007458:	2b08      	cmp	r3, #8
 800745a:	d10b      	bne.n	8007474 <_printf_i+0x148>
 800745c:	6823      	ldr	r3, [r4, #0]
 800745e:	07de      	lsls	r6, r3, #31
 8007460:	d508      	bpl.n	8007474 <_printf_i+0x148>
 8007462:	6923      	ldr	r3, [r4, #16]
 8007464:	6861      	ldr	r1, [r4, #4]
 8007466:	4299      	cmp	r1, r3
 8007468:	bfde      	ittt	le
 800746a:	2330      	movle	r3, #48	; 0x30
 800746c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007470:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007474:	1b52      	subs	r2, r2, r5
 8007476:	6122      	str	r2, [r4, #16]
 8007478:	f8cd a000 	str.w	sl, [sp]
 800747c:	464b      	mov	r3, r9
 800747e:	aa03      	add	r2, sp, #12
 8007480:	4621      	mov	r1, r4
 8007482:	4640      	mov	r0, r8
 8007484:	f7ff fee4 	bl	8007250 <_printf_common>
 8007488:	3001      	adds	r0, #1
 800748a:	d14a      	bne.n	8007522 <_printf_i+0x1f6>
 800748c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007490:	b004      	add	sp, #16
 8007492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007496:	6823      	ldr	r3, [r4, #0]
 8007498:	f043 0320 	orr.w	r3, r3, #32
 800749c:	6023      	str	r3, [r4, #0]
 800749e:	4833      	ldr	r0, [pc, #204]	; (800756c <_printf_i+0x240>)
 80074a0:	2778      	movs	r7, #120	; 0x78
 80074a2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80074a6:	6823      	ldr	r3, [r4, #0]
 80074a8:	6829      	ldr	r1, [r5, #0]
 80074aa:	061f      	lsls	r7, r3, #24
 80074ac:	f851 6b04 	ldr.w	r6, [r1], #4
 80074b0:	d402      	bmi.n	80074b8 <_printf_i+0x18c>
 80074b2:	065f      	lsls	r7, r3, #25
 80074b4:	bf48      	it	mi
 80074b6:	b2b6      	uxthmi	r6, r6
 80074b8:	07df      	lsls	r7, r3, #31
 80074ba:	bf48      	it	mi
 80074bc:	f043 0320 	orrmi.w	r3, r3, #32
 80074c0:	6029      	str	r1, [r5, #0]
 80074c2:	bf48      	it	mi
 80074c4:	6023      	strmi	r3, [r4, #0]
 80074c6:	b91e      	cbnz	r6, 80074d0 <_printf_i+0x1a4>
 80074c8:	6823      	ldr	r3, [r4, #0]
 80074ca:	f023 0320 	bic.w	r3, r3, #32
 80074ce:	6023      	str	r3, [r4, #0]
 80074d0:	2310      	movs	r3, #16
 80074d2:	e7a7      	b.n	8007424 <_printf_i+0xf8>
 80074d4:	4824      	ldr	r0, [pc, #144]	; (8007568 <_printf_i+0x23c>)
 80074d6:	e7e4      	b.n	80074a2 <_printf_i+0x176>
 80074d8:	4615      	mov	r5, r2
 80074da:	e7bd      	b.n	8007458 <_printf_i+0x12c>
 80074dc:	682b      	ldr	r3, [r5, #0]
 80074de:	6826      	ldr	r6, [r4, #0]
 80074e0:	6961      	ldr	r1, [r4, #20]
 80074e2:	1d18      	adds	r0, r3, #4
 80074e4:	6028      	str	r0, [r5, #0]
 80074e6:	0635      	lsls	r5, r6, #24
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	d501      	bpl.n	80074f0 <_printf_i+0x1c4>
 80074ec:	6019      	str	r1, [r3, #0]
 80074ee:	e002      	b.n	80074f6 <_printf_i+0x1ca>
 80074f0:	0670      	lsls	r0, r6, #25
 80074f2:	d5fb      	bpl.n	80074ec <_printf_i+0x1c0>
 80074f4:	8019      	strh	r1, [r3, #0]
 80074f6:	2300      	movs	r3, #0
 80074f8:	6123      	str	r3, [r4, #16]
 80074fa:	4615      	mov	r5, r2
 80074fc:	e7bc      	b.n	8007478 <_printf_i+0x14c>
 80074fe:	682b      	ldr	r3, [r5, #0]
 8007500:	1d1a      	adds	r2, r3, #4
 8007502:	602a      	str	r2, [r5, #0]
 8007504:	681d      	ldr	r5, [r3, #0]
 8007506:	6862      	ldr	r2, [r4, #4]
 8007508:	2100      	movs	r1, #0
 800750a:	4628      	mov	r0, r5
 800750c:	f7f8 fe60 	bl	80001d0 <memchr>
 8007510:	b108      	cbz	r0, 8007516 <_printf_i+0x1ea>
 8007512:	1b40      	subs	r0, r0, r5
 8007514:	6060      	str	r0, [r4, #4]
 8007516:	6863      	ldr	r3, [r4, #4]
 8007518:	6123      	str	r3, [r4, #16]
 800751a:	2300      	movs	r3, #0
 800751c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007520:	e7aa      	b.n	8007478 <_printf_i+0x14c>
 8007522:	6923      	ldr	r3, [r4, #16]
 8007524:	462a      	mov	r2, r5
 8007526:	4649      	mov	r1, r9
 8007528:	4640      	mov	r0, r8
 800752a:	47d0      	blx	sl
 800752c:	3001      	adds	r0, #1
 800752e:	d0ad      	beq.n	800748c <_printf_i+0x160>
 8007530:	6823      	ldr	r3, [r4, #0]
 8007532:	079b      	lsls	r3, r3, #30
 8007534:	d413      	bmi.n	800755e <_printf_i+0x232>
 8007536:	68e0      	ldr	r0, [r4, #12]
 8007538:	9b03      	ldr	r3, [sp, #12]
 800753a:	4298      	cmp	r0, r3
 800753c:	bfb8      	it	lt
 800753e:	4618      	movlt	r0, r3
 8007540:	e7a6      	b.n	8007490 <_printf_i+0x164>
 8007542:	2301      	movs	r3, #1
 8007544:	4632      	mov	r2, r6
 8007546:	4649      	mov	r1, r9
 8007548:	4640      	mov	r0, r8
 800754a:	47d0      	blx	sl
 800754c:	3001      	adds	r0, #1
 800754e:	d09d      	beq.n	800748c <_printf_i+0x160>
 8007550:	3501      	adds	r5, #1
 8007552:	68e3      	ldr	r3, [r4, #12]
 8007554:	9903      	ldr	r1, [sp, #12]
 8007556:	1a5b      	subs	r3, r3, r1
 8007558:	42ab      	cmp	r3, r5
 800755a:	dcf2      	bgt.n	8007542 <_printf_i+0x216>
 800755c:	e7eb      	b.n	8007536 <_printf_i+0x20a>
 800755e:	2500      	movs	r5, #0
 8007560:	f104 0619 	add.w	r6, r4, #25
 8007564:	e7f5      	b.n	8007552 <_printf_i+0x226>
 8007566:	bf00      	nop
 8007568:	080096d2 	.word	0x080096d2
 800756c:	080096e3 	.word	0x080096e3

08007570 <std>:
 8007570:	2300      	movs	r3, #0
 8007572:	b510      	push	{r4, lr}
 8007574:	4604      	mov	r4, r0
 8007576:	e9c0 3300 	strd	r3, r3, [r0]
 800757a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800757e:	6083      	str	r3, [r0, #8]
 8007580:	8181      	strh	r1, [r0, #12]
 8007582:	6643      	str	r3, [r0, #100]	; 0x64
 8007584:	81c2      	strh	r2, [r0, #14]
 8007586:	6183      	str	r3, [r0, #24]
 8007588:	4619      	mov	r1, r3
 800758a:	2208      	movs	r2, #8
 800758c:	305c      	adds	r0, #92	; 0x5c
 800758e:	f000 f8c3 	bl	8007718 <memset>
 8007592:	4b0d      	ldr	r3, [pc, #52]	; (80075c8 <std+0x58>)
 8007594:	6263      	str	r3, [r4, #36]	; 0x24
 8007596:	4b0d      	ldr	r3, [pc, #52]	; (80075cc <std+0x5c>)
 8007598:	62a3      	str	r3, [r4, #40]	; 0x28
 800759a:	4b0d      	ldr	r3, [pc, #52]	; (80075d0 <std+0x60>)
 800759c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800759e:	4b0d      	ldr	r3, [pc, #52]	; (80075d4 <std+0x64>)
 80075a0:	6323      	str	r3, [r4, #48]	; 0x30
 80075a2:	4b0d      	ldr	r3, [pc, #52]	; (80075d8 <std+0x68>)
 80075a4:	6224      	str	r4, [r4, #32]
 80075a6:	429c      	cmp	r4, r3
 80075a8:	d006      	beq.n	80075b8 <std+0x48>
 80075aa:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80075ae:	4294      	cmp	r4, r2
 80075b0:	d002      	beq.n	80075b8 <std+0x48>
 80075b2:	33d0      	adds	r3, #208	; 0xd0
 80075b4:	429c      	cmp	r4, r3
 80075b6:	d105      	bne.n	80075c4 <std+0x54>
 80075b8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80075bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075c0:	f000 b8e0 	b.w	8007784 <__retarget_lock_init_recursive>
 80075c4:	bd10      	pop	{r4, pc}
 80075c6:	bf00      	nop
 80075c8:	080090c9 	.word	0x080090c9
 80075cc:	080090eb 	.word	0x080090eb
 80075d0:	08009123 	.word	0x08009123
 80075d4:	08009147 	.word	0x08009147
 80075d8:	20000508 	.word	0x20000508

080075dc <stdio_exit_handler>:
 80075dc:	4a02      	ldr	r2, [pc, #8]	; (80075e8 <stdio_exit_handler+0xc>)
 80075de:	4903      	ldr	r1, [pc, #12]	; (80075ec <stdio_exit_handler+0x10>)
 80075e0:	4803      	ldr	r0, [pc, #12]	; (80075f0 <stdio_exit_handler+0x14>)
 80075e2:	f000 b869 	b.w	80076b8 <_fwalk_sglue>
 80075e6:	bf00      	nop
 80075e8:	20000010 	.word	0x20000010
 80075ec:	08008969 	.word	0x08008969
 80075f0:	2000001c 	.word	0x2000001c

080075f4 <cleanup_stdio>:
 80075f4:	6841      	ldr	r1, [r0, #4]
 80075f6:	4b0c      	ldr	r3, [pc, #48]	; (8007628 <cleanup_stdio+0x34>)
 80075f8:	4299      	cmp	r1, r3
 80075fa:	b510      	push	{r4, lr}
 80075fc:	4604      	mov	r4, r0
 80075fe:	d001      	beq.n	8007604 <cleanup_stdio+0x10>
 8007600:	f001 f9b2 	bl	8008968 <_fflush_r>
 8007604:	68a1      	ldr	r1, [r4, #8]
 8007606:	4b09      	ldr	r3, [pc, #36]	; (800762c <cleanup_stdio+0x38>)
 8007608:	4299      	cmp	r1, r3
 800760a:	d002      	beq.n	8007612 <cleanup_stdio+0x1e>
 800760c:	4620      	mov	r0, r4
 800760e:	f001 f9ab 	bl	8008968 <_fflush_r>
 8007612:	68e1      	ldr	r1, [r4, #12]
 8007614:	4b06      	ldr	r3, [pc, #24]	; (8007630 <cleanup_stdio+0x3c>)
 8007616:	4299      	cmp	r1, r3
 8007618:	d004      	beq.n	8007624 <cleanup_stdio+0x30>
 800761a:	4620      	mov	r0, r4
 800761c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007620:	f001 b9a2 	b.w	8008968 <_fflush_r>
 8007624:	bd10      	pop	{r4, pc}
 8007626:	bf00      	nop
 8007628:	20000508 	.word	0x20000508
 800762c:	20000570 	.word	0x20000570
 8007630:	200005d8 	.word	0x200005d8

08007634 <global_stdio_init.part.0>:
 8007634:	b510      	push	{r4, lr}
 8007636:	4b0b      	ldr	r3, [pc, #44]	; (8007664 <global_stdio_init.part.0+0x30>)
 8007638:	4c0b      	ldr	r4, [pc, #44]	; (8007668 <global_stdio_init.part.0+0x34>)
 800763a:	4a0c      	ldr	r2, [pc, #48]	; (800766c <global_stdio_init.part.0+0x38>)
 800763c:	601a      	str	r2, [r3, #0]
 800763e:	4620      	mov	r0, r4
 8007640:	2200      	movs	r2, #0
 8007642:	2104      	movs	r1, #4
 8007644:	f7ff ff94 	bl	8007570 <std>
 8007648:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800764c:	2201      	movs	r2, #1
 800764e:	2109      	movs	r1, #9
 8007650:	f7ff ff8e 	bl	8007570 <std>
 8007654:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007658:	2202      	movs	r2, #2
 800765a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800765e:	2112      	movs	r1, #18
 8007660:	f7ff bf86 	b.w	8007570 <std>
 8007664:	20000640 	.word	0x20000640
 8007668:	20000508 	.word	0x20000508
 800766c:	080075dd 	.word	0x080075dd

08007670 <__sfp_lock_acquire>:
 8007670:	4801      	ldr	r0, [pc, #4]	; (8007678 <__sfp_lock_acquire+0x8>)
 8007672:	f000 b888 	b.w	8007786 <__retarget_lock_acquire_recursive>
 8007676:	bf00      	nop
 8007678:	20000645 	.word	0x20000645

0800767c <__sfp_lock_release>:
 800767c:	4801      	ldr	r0, [pc, #4]	; (8007684 <__sfp_lock_release+0x8>)
 800767e:	f000 b883 	b.w	8007788 <__retarget_lock_release_recursive>
 8007682:	bf00      	nop
 8007684:	20000645 	.word	0x20000645

08007688 <__sinit>:
 8007688:	b510      	push	{r4, lr}
 800768a:	4604      	mov	r4, r0
 800768c:	f7ff fff0 	bl	8007670 <__sfp_lock_acquire>
 8007690:	6a23      	ldr	r3, [r4, #32]
 8007692:	b11b      	cbz	r3, 800769c <__sinit+0x14>
 8007694:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007698:	f7ff bff0 	b.w	800767c <__sfp_lock_release>
 800769c:	4b04      	ldr	r3, [pc, #16]	; (80076b0 <__sinit+0x28>)
 800769e:	6223      	str	r3, [r4, #32]
 80076a0:	4b04      	ldr	r3, [pc, #16]	; (80076b4 <__sinit+0x2c>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d1f5      	bne.n	8007694 <__sinit+0xc>
 80076a8:	f7ff ffc4 	bl	8007634 <global_stdio_init.part.0>
 80076ac:	e7f2      	b.n	8007694 <__sinit+0xc>
 80076ae:	bf00      	nop
 80076b0:	080075f5 	.word	0x080075f5
 80076b4:	20000640 	.word	0x20000640

080076b8 <_fwalk_sglue>:
 80076b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076bc:	4607      	mov	r7, r0
 80076be:	4688      	mov	r8, r1
 80076c0:	4614      	mov	r4, r2
 80076c2:	2600      	movs	r6, #0
 80076c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80076c8:	f1b9 0901 	subs.w	r9, r9, #1
 80076cc:	d505      	bpl.n	80076da <_fwalk_sglue+0x22>
 80076ce:	6824      	ldr	r4, [r4, #0]
 80076d0:	2c00      	cmp	r4, #0
 80076d2:	d1f7      	bne.n	80076c4 <_fwalk_sglue+0xc>
 80076d4:	4630      	mov	r0, r6
 80076d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076da:	89ab      	ldrh	r3, [r5, #12]
 80076dc:	2b01      	cmp	r3, #1
 80076de:	d907      	bls.n	80076f0 <_fwalk_sglue+0x38>
 80076e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80076e4:	3301      	adds	r3, #1
 80076e6:	d003      	beq.n	80076f0 <_fwalk_sglue+0x38>
 80076e8:	4629      	mov	r1, r5
 80076ea:	4638      	mov	r0, r7
 80076ec:	47c0      	blx	r8
 80076ee:	4306      	orrs	r6, r0
 80076f0:	3568      	adds	r5, #104	; 0x68
 80076f2:	e7e9      	b.n	80076c8 <_fwalk_sglue+0x10>

080076f4 <iprintf>:
 80076f4:	b40f      	push	{r0, r1, r2, r3}
 80076f6:	b507      	push	{r0, r1, r2, lr}
 80076f8:	4906      	ldr	r1, [pc, #24]	; (8007714 <iprintf+0x20>)
 80076fa:	ab04      	add	r3, sp, #16
 80076fc:	6808      	ldr	r0, [r1, #0]
 80076fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007702:	6881      	ldr	r1, [r0, #8]
 8007704:	9301      	str	r3, [sp, #4]
 8007706:	f000 fee7 	bl	80084d8 <_vfiprintf_r>
 800770a:	b003      	add	sp, #12
 800770c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007710:	b004      	add	sp, #16
 8007712:	4770      	bx	lr
 8007714:	20000068 	.word	0x20000068

08007718 <memset>:
 8007718:	4402      	add	r2, r0
 800771a:	4603      	mov	r3, r0
 800771c:	4293      	cmp	r3, r2
 800771e:	d100      	bne.n	8007722 <memset+0xa>
 8007720:	4770      	bx	lr
 8007722:	f803 1b01 	strb.w	r1, [r3], #1
 8007726:	e7f9      	b.n	800771c <memset+0x4>

08007728 <_localeconv_r>:
 8007728:	4800      	ldr	r0, [pc, #0]	; (800772c <_localeconv_r+0x4>)
 800772a:	4770      	bx	lr
 800772c:	2000015c 	.word	0x2000015c

08007730 <__errno>:
 8007730:	4b01      	ldr	r3, [pc, #4]	; (8007738 <__errno+0x8>)
 8007732:	6818      	ldr	r0, [r3, #0]
 8007734:	4770      	bx	lr
 8007736:	bf00      	nop
 8007738:	20000068 	.word	0x20000068

0800773c <__libc_init_array>:
 800773c:	b570      	push	{r4, r5, r6, lr}
 800773e:	4d0d      	ldr	r5, [pc, #52]	; (8007774 <__libc_init_array+0x38>)
 8007740:	4c0d      	ldr	r4, [pc, #52]	; (8007778 <__libc_init_array+0x3c>)
 8007742:	1b64      	subs	r4, r4, r5
 8007744:	10a4      	asrs	r4, r4, #2
 8007746:	2600      	movs	r6, #0
 8007748:	42a6      	cmp	r6, r4
 800774a:	d109      	bne.n	8007760 <__libc_init_array+0x24>
 800774c:	4d0b      	ldr	r5, [pc, #44]	; (800777c <__libc_init_array+0x40>)
 800774e:	4c0c      	ldr	r4, [pc, #48]	; (8007780 <__libc_init_array+0x44>)
 8007750:	f001 ff76 	bl	8009640 <_init>
 8007754:	1b64      	subs	r4, r4, r5
 8007756:	10a4      	asrs	r4, r4, #2
 8007758:	2600      	movs	r6, #0
 800775a:	42a6      	cmp	r6, r4
 800775c:	d105      	bne.n	800776a <__libc_init_array+0x2e>
 800775e:	bd70      	pop	{r4, r5, r6, pc}
 8007760:	f855 3b04 	ldr.w	r3, [r5], #4
 8007764:	4798      	blx	r3
 8007766:	3601      	adds	r6, #1
 8007768:	e7ee      	b.n	8007748 <__libc_init_array+0xc>
 800776a:	f855 3b04 	ldr.w	r3, [r5], #4
 800776e:	4798      	blx	r3
 8007770:	3601      	adds	r6, #1
 8007772:	e7f2      	b.n	800775a <__libc_init_array+0x1e>
 8007774:	08009a3c 	.word	0x08009a3c
 8007778:	08009a3c 	.word	0x08009a3c
 800777c:	08009a3c 	.word	0x08009a3c
 8007780:	08009a40 	.word	0x08009a40

08007784 <__retarget_lock_init_recursive>:
 8007784:	4770      	bx	lr

08007786 <__retarget_lock_acquire_recursive>:
 8007786:	4770      	bx	lr

08007788 <__retarget_lock_release_recursive>:
 8007788:	4770      	bx	lr

0800778a <quorem>:
 800778a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800778e:	6903      	ldr	r3, [r0, #16]
 8007790:	690c      	ldr	r4, [r1, #16]
 8007792:	42a3      	cmp	r3, r4
 8007794:	4607      	mov	r7, r0
 8007796:	db7e      	blt.n	8007896 <quorem+0x10c>
 8007798:	3c01      	subs	r4, #1
 800779a:	f101 0814 	add.w	r8, r1, #20
 800779e:	f100 0514 	add.w	r5, r0, #20
 80077a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80077a6:	9301      	str	r3, [sp, #4]
 80077a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80077ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80077b0:	3301      	adds	r3, #1
 80077b2:	429a      	cmp	r2, r3
 80077b4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80077b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80077bc:	fbb2 f6f3 	udiv	r6, r2, r3
 80077c0:	d331      	bcc.n	8007826 <quorem+0x9c>
 80077c2:	f04f 0e00 	mov.w	lr, #0
 80077c6:	4640      	mov	r0, r8
 80077c8:	46ac      	mov	ip, r5
 80077ca:	46f2      	mov	sl, lr
 80077cc:	f850 2b04 	ldr.w	r2, [r0], #4
 80077d0:	b293      	uxth	r3, r2
 80077d2:	fb06 e303 	mla	r3, r6, r3, lr
 80077d6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80077da:	0c1a      	lsrs	r2, r3, #16
 80077dc:	b29b      	uxth	r3, r3
 80077de:	ebaa 0303 	sub.w	r3, sl, r3
 80077e2:	f8dc a000 	ldr.w	sl, [ip]
 80077e6:	fa13 f38a 	uxtah	r3, r3, sl
 80077ea:	fb06 220e 	mla	r2, r6, lr, r2
 80077ee:	9300      	str	r3, [sp, #0]
 80077f0:	9b00      	ldr	r3, [sp, #0]
 80077f2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80077f6:	b292      	uxth	r2, r2
 80077f8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80077fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007800:	f8bd 3000 	ldrh.w	r3, [sp]
 8007804:	4581      	cmp	r9, r0
 8007806:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800780a:	f84c 3b04 	str.w	r3, [ip], #4
 800780e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007812:	d2db      	bcs.n	80077cc <quorem+0x42>
 8007814:	f855 300b 	ldr.w	r3, [r5, fp]
 8007818:	b92b      	cbnz	r3, 8007826 <quorem+0x9c>
 800781a:	9b01      	ldr	r3, [sp, #4]
 800781c:	3b04      	subs	r3, #4
 800781e:	429d      	cmp	r5, r3
 8007820:	461a      	mov	r2, r3
 8007822:	d32c      	bcc.n	800787e <quorem+0xf4>
 8007824:	613c      	str	r4, [r7, #16]
 8007826:	4638      	mov	r0, r7
 8007828:	f001 fb4e 	bl	8008ec8 <__mcmp>
 800782c:	2800      	cmp	r0, #0
 800782e:	db22      	blt.n	8007876 <quorem+0xec>
 8007830:	3601      	adds	r6, #1
 8007832:	4629      	mov	r1, r5
 8007834:	2000      	movs	r0, #0
 8007836:	f858 2b04 	ldr.w	r2, [r8], #4
 800783a:	f8d1 c000 	ldr.w	ip, [r1]
 800783e:	b293      	uxth	r3, r2
 8007840:	1ac3      	subs	r3, r0, r3
 8007842:	0c12      	lsrs	r2, r2, #16
 8007844:	fa13 f38c 	uxtah	r3, r3, ip
 8007848:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800784c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007850:	b29b      	uxth	r3, r3
 8007852:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007856:	45c1      	cmp	r9, r8
 8007858:	f841 3b04 	str.w	r3, [r1], #4
 800785c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007860:	d2e9      	bcs.n	8007836 <quorem+0xac>
 8007862:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007866:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800786a:	b922      	cbnz	r2, 8007876 <quorem+0xec>
 800786c:	3b04      	subs	r3, #4
 800786e:	429d      	cmp	r5, r3
 8007870:	461a      	mov	r2, r3
 8007872:	d30a      	bcc.n	800788a <quorem+0x100>
 8007874:	613c      	str	r4, [r7, #16]
 8007876:	4630      	mov	r0, r6
 8007878:	b003      	add	sp, #12
 800787a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800787e:	6812      	ldr	r2, [r2, #0]
 8007880:	3b04      	subs	r3, #4
 8007882:	2a00      	cmp	r2, #0
 8007884:	d1ce      	bne.n	8007824 <quorem+0x9a>
 8007886:	3c01      	subs	r4, #1
 8007888:	e7c9      	b.n	800781e <quorem+0x94>
 800788a:	6812      	ldr	r2, [r2, #0]
 800788c:	3b04      	subs	r3, #4
 800788e:	2a00      	cmp	r2, #0
 8007890:	d1f0      	bne.n	8007874 <quorem+0xea>
 8007892:	3c01      	subs	r4, #1
 8007894:	e7eb      	b.n	800786e <quorem+0xe4>
 8007896:	2000      	movs	r0, #0
 8007898:	e7ee      	b.n	8007878 <quorem+0xee>
 800789a:	0000      	movs	r0, r0
 800789c:	0000      	movs	r0, r0
	...

080078a0 <_dtoa_r>:
 80078a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078a4:	ed2d 8b04 	vpush	{d8-d9}
 80078a8:	69c5      	ldr	r5, [r0, #28]
 80078aa:	b093      	sub	sp, #76	; 0x4c
 80078ac:	ed8d 0b02 	vstr	d0, [sp, #8]
 80078b0:	ec57 6b10 	vmov	r6, r7, d0
 80078b4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80078b8:	9107      	str	r1, [sp, #28]
 80078ba:	4604      	mov	r4, r0
 80078bc:	920a      	str	r2, [sp, #40]	; 0x28
 80078be:	930d      	str	r3, [sp, #52]	; 0x34
 80078c0:	b975      	cbnz	r5, 80078e0 <_dtoa_r+0x40>
 80078c2:	2010      	movs	r0, #16
 80078c4:	f000 ff22 	bl	800870c <malloc>
 80078c8:	4602      	mov	r2, r0
 80078ca:	61e0      	str	r0, [r4, #28]
 80078cc:	b920      	cbnz	r0, 80078d8 <_dtoa_r+0x38>
 80078ce:	4bae      	ldr	r3, [pc, #696]	; (8007b88 <_dtoa_r+0x2e8>)
 80078d0:	21ef      	movs	r1, #239	; 0xef
 80078d2:	48ae      	ldr	r0, [pc, #696]	; (8007b8c <_dtoa_r+0x2ec>)
 80078d4:	f001 fdb8 	bl	8009448 <__assert_func>
 80078d8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80078dc:	6005      	str	r5, [r0, #0]
 80078de:	60c5      	str	r5, [r0, #12]
 80078e0:	69e3      	ldr	r3, [r4, #28]
 80078e2:	6819      	ldr	r1, [r3, #0]
 80078e4:	b151      	cbz	r1, 80078fc <_dtoa_r+0x5c>
 80078e6:	685a      	ldr	r2, [r3, #4]
 80078e8:	604a      	str	r2, [r1, #4]
 80078ea:	2301      	movs	r3, #1
 80078ec:	4093      	lsls	r3, r2
 80078ee:	608b      	str	r3, [r1, #8]
 80078f0:	4620      	mov	r0, r4
 80078f2:	f001 f8ad 	bl	8008a50 <_Bfree>
 80078f6:	69e3      	ldr	r3, [r4, #28]
 80078f8:	2200      	movs	r2, #0
 80078fa:	601a      	str	r2, [r3, #0]
 80078fc:	1e3b      	subs	r3, r7, #0
 80078fe:	bfbb      	ittet	lt
 8007900:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007904:	9303      	strlt	r3, [sp, #12]
 8007906:	2300      	movge	r3, #0
 8007908:	2201      	movlt	r2, #1
 800790a:	bfac      	ite	ge
 800790c:	f8c8 3000 	strge.w	r3, [r8]
 8007910:	f8c8 2000 	strlt.w	r2, [r8]
 8007914:	4b9e      	ldr	r3, [pc, #632]	; (8007b90 <_dtoa_r+0x2f0>)
 8007916:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800791a:	ea33 0308 	bics.w	r3, r3, r8
 800791e:	d11b      	bne.n	8007958 <_dtoa_r+0xb8>
 8007920:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007922:	f242 730f 	movw	r3, #9999	; 0x270f
 8007926:	6013      	str	r3, [r2, #0]
 8007928:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800792c:	4333      	orrs	r3, r6
 800792e:	f000 8593 	beq.w	8008458 <_dtoa_r+0xbb8>
 8007932:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007934:	b963      	cbnz	r3, 8007950 <_dtoa_r+0xb0>
 8007936:	4b97      	ldr	r3, [pc, #604]	; (8007b94 <_dtoa_r+0x2f4>)
 8007938:	e027      	b.n	800798a <_dtoa_r+0xea>
 800793a:	4b97      	ldr	r3, [pc, #604]	; (8007b98 <_dtoa_r+0x2f8>)
 800793c:	9300      	str	r3, [sp, #0]
 800793e:	3308      	adds	r3, #8
 8007940:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007942:	6013      	str	r3, [r2, #0]
 8007944:	9800      	ldr	r0, [sp, #0]
 8007946:	b013      	add	sp, #76	; 0x4c
 8007948:	ecbd 8b04 	vpop	{d8-d9}
 800794c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007950:	4b90      	ldr	r3, [pc, #576]	; (8007b94 <_dtoa_r+0x2f4>)
 8007952:	9300      	str	r3, [sp, #0]
 8007954:	3303      	adds	r3, #3
 8007956:	e7f3      	b.n	8007940 <_dtoa_r+0xa0>
 8007958:	ed9d 7b02 	vldr	d7, [sp, #8]
 800795c:	2200      	movs	r2, #0
 800795e:	ec51 0b17 	vmov	r0, r1, d7
 8007962:	eeb0 8a47 	vmov.f32	s16, s14
 8007966:	eef0 8a67 	vmov.f32	s17, s15
 800796a:	2300      	movs	r3, #0
 800796c:	f7f9 f8ac 	bl	8000ac8 <__aeabi_dcmpeq>
 8007970:	4681      	mov	r9, r0
 8007972:	b160      	cbz	r0, 800798e <_dtoa_r+0xee>
 8007974:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007976:	2301      	movs	r3, #1
 8007978:	6013      	str	r3, [r2, #0]
 800797a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800797c:	2b00      	cmp	r3, #0
 800797e:	f000 8568 	beq.w	8008452 <_dtoa_r+0xbb2>
 8007982:	4b86      	ldr	r3, [pc, #536]	; (8007b9c <_dtoa_r+0x2fc>)
 8007984:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007986:	6013      	str	r3, [r2, #0]
 8007988:	3b01      	subs	r3, #1
 800798a:	9300      	str	r3, [sp, #0]
 800798c:	e7da      	b.n	8007944 <_dtoa_r+0xa4>
 800798e:	aa10      	add	r2, sp, #64	; 0x40
 8007990:	a911      	add	r1, sp, #68	; 0x44
 8007992:	4620      	mov	r0, r4
 8007994:	eeb0 0a48 	vmov.f32	s0, s16
 8007998:	eef0 0a68 	vmov.f32	s1, s17
 800799c:	f001 fb3a 	bl	8009014 <__d2b>
 80079a0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80079a4:	4682      	mov	sl, r0
 80079a6:	2d00      	cmp	r5, #0
 80079a8:	d07f      	beq.n	8007aaa <_dtoa_r+0x20a>
 80079aa:	ee18 3a90 	vmov	r3, s17
 80079ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80079b2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80079b6:	ec51 0b18 	vmov	r0, r1, d8
 80079ba:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80079be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80079c2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80079c6:	4619      	mov	r1, r3
 80079c8:	2200      	movs	r2, #0
 80079ca:	4b75      	ldr	r3, [pc, #468]	; (8007ba0 <_dtoa_r+0x300>)
 80079cc:	f7f8 fc5c 	bl	8000288 <__aeabi_dsub>
 80079d0:	a367      	add	r3, pc, #412	; (adr r3, 8007b70 <_dtoa_r+0x2d0>)
 80079d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079d6:	f7f8 fe0f 	bl	80005f8 <__aeabi_dmul>
 80079da:	a367      	add	r3, pc, #412	; (adr r3, 8007b78 <_dtoa_r+0x2d8>)
 80079dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e0:	f7f8 fc54 	bl	800028c <__adddf3>
 80079e4:	4606      	mov	r6, r0
 80079e6:	4628      	mov	r0, r5
 80079e8:	460f      	mov	r7, r1
 80079ea:	f7f8 fd9b 	bl	8000524 <__aeabi_i2d>
 80079ee:	a364      	add	r3, pc, #400	; (adr r3, 8007b80 <_dtoa_r+0x2e0>)
 80079f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079f4:	f7f8 fe00 	bl	80005f8 <__aeabi_dmul>
 80079f8:	4602      	mov	r2, r0
 80079fa:	460b      	mov	r3, r1
 80079fc:	4630      	mov	r0, r6
 80079fe:	4639      	mov	r1, r7
 8007a00:	f7f8 fc44 	bl	800028c <__adddf3>
 8007a04:	4606      	mov	r6, r0
 8007a06:	460f      	mov	r7, r1
 8007a08:	f7f9 f8a6 	bl	8000b58 <__aeabi_d2iz>
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	4683      	mov	fp, r0
 8007a10:	2300      	movs	r3, #0
 8007a12:	4630      	mov	r0, r6
 8007a14:	4639      	mov	r1, r7
 8007a16:	f7f9 f861 	bl	8000adc <__aeabi_dcmplt>
 8007a1a:	b148      	cbz	r0, 8007a30 <_dtoa_r+0x190>
 8007a1c:	4658      	mov	r0, fp
 8007a1e:	f7f8 fd81 	bl	8000524 <__aeabi_i2d>
 8007a22:	4632      	mov	r2, r6
 8007a24:	463b      	mov	r3, r7
 8007a26:	f7f9 f84f 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a2a:	b908      	cbnz	r0, 8007a30 <_dtoa_r+0x190>
 8007a2c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007a30:	f1bb 0f16 	cmp.w	fp, #22
 8007a34:	d857      	bhi.n	8007ae6 <_dtoa_r+0x246>
 8007a36:	4b5b      	ldr	r3, [pc, #364]	; (8007ba4 <_dtoa_r+0x304>)
 8007a38:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a40:	ec51 0b18 	vmov	r0, r1, d8
 8007a44:	f7f9 f84a 	bl	8000adc <__aeabi_dcmplt>
 8007a48:	2800      	cmp	r0, #0
 8007a4a:	d04e      	beq.n	8007aea <_dtoa_r+0x24a>
 8007a4c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007a50:	2300      	movs	r3, #0
 8007a52:	930c      	str	r3, [sp, #48]	; 0x30
 8007a54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007a56:	1b5b      	subs	r3, r3, r5
 8007a58:	1e5a      	subs	r2, r3, #1
 8007a5a:	bf45      	ittet	mi
 8007a5c:	f1c3 0301 	rsbmi	r3, r3, #1
 8007a60:	9305      	strmi	r3, [sp, #20]
 8007a62:	2300      	movpl	r3, #0
 8007a64:	2300      	movmi	r3, #0
 8007a66:	9206      	str	r2, [sp, #24]
 8007a68:	bf54      	ite	pl
 8007a6a:	9305      	strpl	r3, [sp, #20]
 8007a6c:	9306      	strmi	r3, [sp, #24]
 8007a6e:	f1bb 0f00 	cmp.w	fp, #0
 8007a72:	db3c      	blt.n	8007aee <_dtoa_r+0x24e>
 8007a74:	9b06      	ldr	r3, [sp, #24]
 8007a76:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8007a7a:	445b      	add	r3, fp
 8007a7c:	9306      	str	r3, [sp, #24]
 8007a7e:	2300      	movs	r3, #0
 8007a80:	9308      	str	r3, [sp, #32]
 8007a82:	9b07      	ldr	r3, [sp, #28]
 8007a84:	2b09      	cmp	r3, #9
 8007a86:	d868      	bhi.n	8007b5a <_dtoa_r+0x2ba>
 8007a88:	2b05      	cmp	r3, #5
 8007a8a:	bfc4      	itt	gt
 8007a8c:	3b04      	subgt	r3, #4
 8007a8e:	9307      	strgt	r3, [sp, #28]
 8007a90:	9b07      	ldr	r3, [sp, #28]
 8007a92:	f1a3 0302 	sub.w	r3, r3, #2
 8007a96:	bfcc      	ite	gt
 8007a98:	2500      	movgt	r5, #0
 8007a9a:	2501      	movle	r5, #1
 8007a9c:	2b03      	cmp	r3, #3
 8007a9e:	f200 8085 	bhi.w	8007bac <_dtoa_r+0x30c>
 8007aa2:	e8df f003 	tbb	[pc, r3]
 8007aa6:	3b2e      	.short	0x3b2e
 8007aa8:	5839      	.short	0x5839
 8007aaa:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007aae:	441d      	add	r5, r3
 8007ab0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007ab4:	2b20      	cmp	r3, #32
 8007ab6:	bfc1      	itttt	gt
 8007ab8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007abc:	fa08 f803 	lslgt.w	r8, r8, r3
 8007ac0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007ac4:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007ac8:	bfd6      	itet	le
 8007aca:	f1c3 0320 	rsble	r3, r3, #32
 8007ace:	ea48 0003 	orrgt.w	r0, r8, r3
 8007ad2:	fa06 f003 	lslle.w	r0, r6, r3
 8007ad6:	f7f8 fd15 	bl	8000504 <__aeabi_ui2d>
 8007ada:	2201      	movs	r2, #1
 8007adc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007ae0:	3d01      	subs	r5, #1
 8007ae2:	920e      	str	r2, [sp, #56]	; 0x38
 8007ae4:	e76f      	b.n	80079c6 <_dtoa_r+0x126>
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	e7b3      	b.n	8007a52 <_dtoa_r+0x1b2>
 8007aea:	900c      	str	r0, [sp, #48]	; 0x30
 8007aec:	e7b2      	b.n	8007a54 <_dtoa_r+0x1b4>
 8007aee:	9b05      	ldr	r3, [sp, #20]
 8007af0:	eba3 030b 	sub.w	r3, r3, fp
 8007af4:	9305      	str	r3, [sp, #20]
 8007af6:	f1cb 0300 	rsb	r3, fp, #0
 8007afa:	9308      	str	r3, [sp, #32]
 8007afc:	2300      	movs	r3, #0
 8007afe:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b00:	e7bf      	b.n	8007a82 <_dtoa_r+0x1e2>
 8007b02:	2300      	movs	r3, #0
 8007b04:	9309      	str	r3, [sp, #36]	; 0x24
 8007b06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	dc52      	bgt.n	8007bb2 <_dtoa_r+0x312>
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	9301      	str	r3, [sp, #4]
 8007b10:	9304      	str	r3, [sp, #16]
 8007b12:	461a      	mov	r2, r3
 8007b14:	920a      	str	r2, [sp, #40]	; 0x28
 8007b16:	e00b      	b.n	8007b30 <_dtoa_r+0x290>
 8007b18:	2301      	movs	r3, #1
 8007b1a:	e7f3      	b.n	8007b04 <_dtoa_r+0x264>
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	9309      	str	r3, [sp, #36]	; 0x24
 8007b20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b22:	445b      	add	r3, fp
 8007b24:	9301      	str	r3, [sp, #4]
 8007b26:	3301      	adds	r3, #1
 8007b28:	2b01      	cmp	r3, #1
 8007b2a:	9304      	str	r3, [sp, #16]
 8007b2c:	bfb8      	it	lt
 8007b2e:	2301      	movlt	r3, #1
 8007b30:	69e0      	ldr	r0, [r4, #28]
 8007b32:	2100      	movs	r1, #0
 8007b34:	2204      	movs	r2, #4
 8007b36:	f102 0614 	add.w	r6, r2, #20
 8007b3a:	429e      	cmp	r6, r3
 8007b3c:	d93d      	bls.n	8007bba <_dtoa_r+0x31a>
 8007b3e:	6041      	str	r1, [r0, #4]
 8007b40:	4620      	mov	r0, r4
 8007b42:	f000 ff45 	bl	80089d0 <_Balloc>
 8007b46:	9000      	str	r0, [sp, #0]
 8007b48:	2800      	cmp	r0, #0
 8007b4a:	d139      	bne.n	8007bc0 <_dtoa_r+0x320>
 8007b4c:	4b16      	ldr	r3, [pc, #88]	; (8007ba8 <_dtoa_r+0x308>)
 8007b4e:	4602      	mov	r2, r0
 8007b50:	f240 11af 	movw	r1, #431	; 0x1af
 8007b54:	e6bd      	b.n	80078d2 <_dtoa_r+0x32>
 8007b56:	2301      	movs	r3, #1
 8007b58:	e7e1      	b.n	8007b1e <_dtoa_r+0x27e>
 8007b5a:	2501      	movs	r5, #1
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	9307      	str	r3, [sp, #28]
 8007b60:	9509      	str	r5, [sp, #36]	; 0x24
 8007b62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007b66:	9301      	str	r3, [sp, #4]
 8007b68:	9304      	str	r3, [sp, #16]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	2312      	movs	r3, #18
 8007b6e:	e7d1      	b.n	8007b14 <_dtoa_r+0x274>
 8007b70:	636f4361 	.word	0x636f4361
 8007b74:	3fd287a7 	.word	0x3fd287a7
 8007b78:	8b60c8b3 	.word	0x8b60c8b3
 8007b7c:	3fc68a28 	.word	0x3fc68a28
 8007b80:	509f79fb 	.word	0x509f79fb
 8007b84:	3fd34413 	.word	0x3fd34413
 8007b88:	08009701 	.word	0x08009701
 8007b8c:	08009718 	.word	0x08009718
 8007b90:	7ff00000 	.word	0x7ff00000
 8007b94:	080096fd 	.word	0x080096fd
 8007b98:	080096f4 	.word	0x080096f4
 8007b9c:	080096d1 	.word	0x080096d1
 8007ba0:	3ff80000 	.word	0x3ff80000
 8007ba4:	08009818 	.word	0x08009818
 8007ba8:	08009770 	.word	0x08009770
 8007bac:	2301      	movs	r3, #1
 8007bae:	9309      	str	r3, [sp, #36]	; 0x24
 8007bb0:	e7d7      	b.n	8007b62 <_dtoa_r+0x2c2>
 8007bb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bb4:	9301      	str	r3, [sp, #4]
 8007bb6:	9304      	str	r3, [sp, #16]
 8007bb8:	e7ba      	b.n	8007b30 <_dtoa_r+0x290>
 8007bba:	3101      	adds	r1, #1
 8007bbc:	0052      	lsls	r2, r2, #1
 8007bbe:	e7ba      	b.n	8007b36 <_dtoa_r+0x296>
 8007bc0:	69e3      	ldr	r3, [r4, #28]
 8007bc2:	9a00      	ldr	r2, [sp, #0]
 8007bc4:	601a      	str	r2, [r3, #0]
 8007bc6:	9b04      	ldr	r3, [sp, #16]
 8007bc8:	2b0e      	cmp	r3, #14
 8007bca:	f200 80a8 	bhi.w	8007d1e <_dtoa_r+0x47e>
 8007bce:	2d00      	cmp	r5, #0
 8007bd0:	f000 80a5 	beq.w	8007d1e <_dtoa_r+0x47e>
 8007bd4:	f1bb 0f00 	cmp.w	fp, #0
 8007bd8:	dd38      	ble.n	8007c4c <_dtoa_r+0x3ac>
 8007bda:	4bc0      	ldr	r3, [pc, #768]	; (8007edc <_dtoa_r+0x63c>)
 8007bdc:	f00b 020f 	and.w	r2, fp, #15
 8007be0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007be4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007be8:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007bec:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007bf0:	d019      	beq.n	8007c26 <_dtoa_r+0x386>
 8007bf2:	4bbb      	ldr	r3, [pc, #748]	; (8007ee0 <_dtoa_r+0x640>)
 8007bf4:	ec51 0b18 	vmov	r0, r1, d8
 8007bf8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007bfc:	f7f8 fe26 	bl	800084c <__aeabi_ddiv>
 8007c00:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c04:	f008 080f 	and.w	r8, r8, #15
 8007c08:	2503      	movs	r5, #3
 8007c0a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007ee0 <_dtoa_r+0x640>
 8007c0e:	f1b8 0f00 	cmp.w	r8, #0
 8007c12:	d10a      	bne.n	8007c2a <_dtoa_r+0x38a>
 8007c14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c18:	4632      	mov	r2, r6
 8007c1a:	463b      	mov	r3, r7
 8007c1c:	f7f8 fe16 	bl	800084c <__aeabi_ddiv>
 8007c20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c24:	e02b      	b.n	8007c7e <_dtoa_r+0x3de>
 8007c26:	2502      	movs	r5, #2
 8007c28:	e7ef      	b.n	8007c0a <_dtoa_r+0x36a>
 8007c2a:	f018 0f01 	tst.w	r8, #1
 8007c2e:	d008      	beq.n	8007c42 <_dtoa_r+0x3a2>
 8007c30:	4630      	mov	r0, r6
 8007c32:	4639      	mov	r1, r7
 8007c34:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007c38:	f7f8 fcde 	bl	80005f8 <__aeabi_dmul>
 8007c3c:	3501      	adds	r5, #1
 8007c3e:	4606      	mov	r6, r0
 8007c40:	460f      	mov	r7, r1
 8007c42:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007c46:	f109 0908 	add.w	r9, r9, #8
 8007c4a:	e7e0      	b.n	8007c0e <_dtoa_r+0x36e>
 8007c4c:	f000 809f 	beq.w	8007d8e <_dtoa_r+0x4ee>
 8007c50:	f1cb 0600 	rsb	r6, fp, #0
 8007c54:	4ba1      	ldr	r3, [pc, #644]	; (8007edc <_dtoa_r+0x63c>)
 8007c56:	4fa2      	ldr	r7, [pc, #648]	; (8007ee0 <_dtoa_r+0x640>)
 8007c58:	f006 020f 	and.w	r2, r6, #15
 8007c5c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c64:	ec51 0b18 	vmov	r0, r1, d8
 8007c68:	f7f8 fcc6 	bl	80005f8 <__aeabi_dmul>
 8007c6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c70:	1136      	asrs	r6, r6, #4
 8007c72:	2300      	movs	r3, #0
 8007c74:	2502      	movs	r5, #2
 8007c76:	2e00      	cmp	r6, #0
 8007c78:	d17e      	bne.n	8007d78 <_dtoa_r+0x4d8>
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d1d0      	bne.n	8007c20 <_dtoa_r+0x380>
 8007c7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c80:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	f000 8084 	beq.w	8007d92 <_dtoa_r+0x4f2>
 8007c8a:	4b96      	ldr	r3, [pc, #600]	; (8007ee4 <_dtoa_r+0x644>)
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	4640      	mov	r0, r8
 8007c90:	4649      	mov	r1, r9
 8007c92:	f7f8 ff23 	bl	8000adc <__aeabi_dcmplt>
 8007c96:	2800      	cmp	r0, #0
 8007c98:	d07b      	beq.n	8007d92 <_dtoa_r+0x4f2>
 8007c9a:	9b04      	ldr	r3, [sp, #16]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d078      	beq.n	8007d92 <_dtoa_r+0x4f2>
 8007ca0:	9b01      	ldr	r3, [sp, #4]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	dd39      	ble.n	8007d1a <_dtoa_r+0x47a>
 8007ca6:	4b90      	ldr	r3, [pc, #576]	; (8007ee8 <_dtoa_r+0x648>)
 8007ca8:	2200      	movs	r2, #0
 8007caa:	4640      	mov	r0, r8
 8007cac:	4649      	mov	r1, r9
 8007cae:	f7f8 fca3 	bl	80005f8 <__aeabi_dmul>
 8007cb2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007cb6:	9e01      	ldr	r6, [sp, #4]
 8007cb8:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8007cbc:	3501      	adds	r5, #1
 8007cbe:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007cc2:	4628      	mov	r0, r5
 8007cc4:	f7f8 fc2e 	bl	8000524 <__aeabi_i2d>
 8007cc8:	4642      	mov	r2, r8
 8007cca:	464b      	mov	r3, r9
 8007ccc:	f7f8 fc94 	bl	80005f8 <__aeabi_dmul>
 8007cd0:	4b86      	ldr	r3, [pc, #536]	; (8007eec <_dtoa_r+0x64c>)
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	f7f8 fada 	bl	800028c <__adddf3>
 8007cd8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007cdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ce0:	9303      	str	r3, [sp, #12]
 8007ce2:	2e00      	cmp	r6, #0
 8007ce4:	d158      	bne.n	8007d98 <_dtoa_r+0x4f8>
 8007ce6:	4b82      	ldr	r3, [pc, #520]	; (8007ef0 <_dtoa_r+0x650>)
 8007ce8:	2200      	movs	r2, #0
 8007cea:	4640      	mov	r0, r8
 8007cec:	4649      	mov	r1, r9
 8007cee:	f7f8 facb 	bl	8000288 <__aeabi_dsub>
 8007cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007cf6:	4680      	mov	r8, r0
 8007cf8:	4689      	mov	r9, r1
 8007cfa:	f7f8 ff0d 	bl	8000b18 <__aeabi_dcmpgt>
 8007cfe:	2800      	cmp	r0, #0
 8007d00:	f040 8296 	bne.w	8008230 <_dtoa_r+0x990>
 8007d04:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007d08:	4640      	mov	r0, r8
 8007d0a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007d0e:	4649      	mov	r1, r9
 8007d10:	f7f8 fee4 	bl	8000adc <__aeabi_dcmplt>
 8007d14:	2800      	cmp	r0, #0
 8007d16:	f040 8289 	bne.w	800822c <_dtoa_r+0x98c>
 8007d1a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007d1e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	f2c0 814e 	blt.w	8007fc2 <_dtoa_r+0x722>
 8007d26:	f1bb 0f0e 	cmp.w	fp, #14
 8007d2a:	f300 814a 	bgt.w	8007fc2 <_dtoa_r+0x722>
 8007d2e:	4b6b      	ldr	r3, [pc, #428]	; (8007edc <_dtoa_r+0x63c>)
 8007d30:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007d34:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007d38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	f280 80dc 	bge.w	8007ef8 <_dtoa_r+0x658>
 8007d40:	9b04      	ldr	r3, [sp, #16]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	f300 80d8 	bgt.w	8007ef8 <_dtoa_r+0x658>
 8007d48:	f040 826f 	bne.w	800822a <_dtoa_r+0x98a>
 8007d4c:	4b68      	ldr	r3, [pc, #416]	; (8007ef0 <_dtoa_r+0x650>)
 8007d4e:	2200      	movs	r2, #0
 8007d50:	4640      	mov	r0, r8
 8007d52:	4649      	mov	r1, r9
 8007d54:	f7f8 fc50 	bl	80005f8 <__aeabi_dmul>
 8007d58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d5c:	f7f8 fed2 	bl	8000b04 <__aeabi_dcmpge>
 8007d60:	9e04      	ldr	r6, [sp, #16]
 8007d62:	4637      	mov	r7, r6
 8007d64:	2800      	cmp	r0, #0
 8007d66:	f040 8245 	bne.w	80081f4 <_dtoa_r+0x954>
 8007d6a:	9d00      	ldr	r5, [sp, #0]
 8007d6c:	2331      	movs	r3, #49	; 0x31
 8007d6e:	f805 3b01 	strb.w	r3, [r5], #1
 8007d72:	f10b 0b01 	add.w	fp, fp, #1
 8007d76:	e241      	b.n	80081fc <_dtoa_r+0x95c>
 8007d78:	07f2      	lsls	r2, r6, #31
 8007d7a:	d505      	bpl.n	8007d88 <_dtoa_r+0x4e8>
 8007d7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d80:	f7f8 fc3a 	bl	80005f8 <__aeabi_dmul>
 8007d84:	3501      	adds	r5, #1
 8007d86:	2301      	movs	r3, #1
 8007d88:	1076      	asrs	r6, r6, #1
 8007d8a:	3708      	adds	r7, #8
 8007d8c:	e773      	b.n	8007c76 <_dtoa_r+0x3d6>
 8007d8e:	2502      	movs	r5, #2
 8007d90:	e775      	b.n	8007c7e <_dtoa_r+0x3de>
 8007d92:	9e04      	ldr	r6, [sp, #16]
 8007d94:	465f      	mov	r7, fp
 8007d96:	e792      	b.n	8007cbe <_dtoa_r+0x41e>
 8007d98:	9900      	ldr	r1, [sp, #0]
 8007d9a:	4b50      	ldr	r3, [pc, #320]	; (8007edc <_dtoa_r+0x63c>)
 8007d9c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007da0:	4431      	add	r1, r6
 8007da2:	9102      	str	r1, [sp, #8]
 8007da4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007da6:	eeb0 9a47 	vmov.f32	s18, s14
 8007daa:	eef0 9a67 	vmov.f32	s19, s15
 8007dae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007db2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007db6:	2900      	cmp	r1, #0
 8007db8:	d044      	beq.n	8007e44 <_dtoa_r+0x5a4>
 8007dba:	494e      	ldr	r1, [pc, #312]	; (8007ef4 <_dtoa_r+0x654>)
 8007dbc:	2000      	movs	r0, #0
 8007dbe:	f7f8 fd45 	bl	800084c <__aeabi_ddiv>
 8007dc2:	ec53 2b19 	vmov	r2, r3, d9
 8007dc6:	f7f8 fa5f 	bl	8000288 <__aeabi_dsub>
 8007dca:	9d00      	ldr	r5, [sp, #0]
 8007dcc:	ec41 0b19 	vmov	d9, r0, r1
 8007dd0:	4649      	mov	r1, r9
 8007dd2:	4640      	mov	r0, r8
 8007dd4:	f7f8 fec0 	bl	8000b58 <__aeabi_d2iz>
 8007dd8:	4606      	mov	r6, r0
 8007dda:	f7f8 fba3 	bl	8000524 <__aeabi_i2d>
 8007dde:	4602      	mov	r2, r0
 8007de0:	460b      	mov	r3, r1
 8007de2:	4640      	mov	r0, r8
 8007de4:	4649      	mov	r1, r9
 8007de6:	f7f8 fa4f 	bl	8000288 <__aeabi_dsub>
 8007dea:	3630      	adds	r6, #48	; 0x30
 8007dec:	f805 6b01 	strb.w	r6, [r5], #1
 8007df0:	ec53 2b19 	vmov	r2, r3, d9
 8007df4:	4680      	mov	r8, r0
 8007df6:	4689      	mov	r9, r1
 8007df8:	f7f8 fe70 	bl	8000adc <__aeabi_dcmplt>
 8007dfc:	2800      	cmp	r0, #0
 8007dfe:	d164      	bne.n	8007eca <_dtoa_r+0x62a>
 8007e00:	4642      	mov	r2, r8
 8007e02:	464b      	mov	r3, r9
 8007e04:	4937      	ldr	r1, [pc, #220]	; (8007ee4 <_dtoa_r+0x644>)
 8007e06:	2000      	movs	r0, #0
 8007e08:	f7f8 fa3e 	bl	8000288 <__aeabi_dsub>
 8007e0c:	ec53 2b19 	vmov	r2, r3, d9
 8007e10:	f7f8 fe64 	bl	8000adc <__aeabi_dcmplt>
 8007e14:	2800      	cmp	r0, #0
 8007e16:	f040 80b6 	bne.w	8007f86 <_dtoa_r+0x6e6>
 8007e1a:	9b02      	ldr	r3, [sp, #8]
 8007e1c:	429d      	cmp	r5, r3
 8007e1e:	f43f af7c 	beq.w	8007d1a <_dtoa_r+0x47a>
 8007e22:	4b31      	ldr	r3, [pc, #196]	; (8007ee8 <_dtoa_r+0x648>)
 8007e24:	ec51 0b19 	vmov	r0, r1, d9
 8007e28:	2200      	movs	r2, #0
 8007e2a:	f7f8 fbe5 	bl	80005f8 <__aeabi_dmul>
 8007e2e:	4b2e      	ldr	r3, [pc, #184]	; (8007ee8 <_dtoa_r+0x648>)
 8007e30:	ec41 0b19 	vmov	d9, r0, r1
 8007e34:	2200      	movs	r2, #0
 8007e36:	4640      	mov	r0, r8
 8007e38:	4649      	mov	r1, r9
 8007e3a:	f7f8 fbdd 	bl	80005f8 <__aeabi_dmul>
 8007e3e:	4680      	mov	r8, r0
 8007e40:	4689      	mov	r9, r1
 8007e42:	e7c5      	b.n	8007dd0 <_dtoa_r+0x530>
 8007e44:	ec51 0b17 	vmov	r0, r1, d7
 8007e48:	f7f8 fbd6 	bl	80005f8 <__aeabi_dmul>
 8007e4c:	9b02      	ldr	r3, [sp, #8]
 8007e4e:	9d00      	ldr	r5, [sp, #0]
 8007e50:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e52:	ec41 0b19 	vmov	d9, r0, r1
 8007e56:	4649      	mov	r1, r9
 8007e58:	4640      	mov	r0, r8
 8007e5a:	f7f8 fe7d 	bl	8000b58 <__aeabi_d2iz>
 8007e5e:	4606      	mov	r6, r0
 8007e60:	f7f8 fb60 	bl	8000524 <__aeabi_i2d>
 8007e64:	3630      	adds	r6, #48	; 0x30
 8007e66:	4602      	mov	r2, r0
 8007e68:	460b      	mov	r3, r1
 8007e6a:	4640      	mov	r0, r8
 8007e6c:	4649      	mov	r1, r9
 8007e6e:	f7f8 fa0b 	bl	8000288 <__aeabi_dsub>
 8007e72:	f805 6b01 	strb.w	r6, [r5], #1
 8007e76:	9b02      	ldr	r3, [sp, #8]
 8007e78:	429d      	cmp	r5, r3
 8007e7a:	4680      	mov	r8, r0
 8007e7c:	4689      	mov	r9, r1
 8007e7e:	f04f 0200 	mov.w	r2, #0
 8007e82:	d124      	bne.n	8007ece <_dtoa_r+0x62e>
 8007e84:	4b1b      	ldr	r3, [pc, #108]	; (8007ef4 <_dtoa_r+0x654>)
 8007e86:	ec51 0b19 	vmov	r0, r1, d9
 8007e8a:	f7f8 f9ff 	bl	800028c <__adddf3>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	460b      	mov	r3, r1
 8007e92:	4640      	mov	r0, r8
 8007e94:	4649      	mov	r1, r9
 8007e96:	f7f8 fe3f 	bl	8000b18 <__aeabi_dcmpgt>
 8007e9a:	2800      	cmp	r0, #0
 8007e9c:	d173      	bne.n	8007f86 <_dtoa_r+0x6e6>
 8007e9e:	ec53 2b19 	vmov	r2, r3, d9
 8007ea2:	4914      	ldr	r1, [pc, #80]	; (8007ef4 <_dtoa_r+0x654>)
 8007ea4:	2000      	movs	r0, #0
 8007ea6:	f7f8 f9ef 	bl	8000288 <__aeabi_dsub>
 8007eaa:	4602      	mov	r2, r0
 8007eac:	460b      	mov	r3, r1
 8007eae:	4640      	mov	r0, r8
 8007eb0:	4649      	mov	r1, r9
 8007eb2:	f7f8 fe13 	bl	8000adc <__aeabi_dcmplt>
 8007eb6:	2800      	cmp	r0, #0
 8007eb8:	f43f af2f 	beq.w	8007d1a <_dtoa_r+0x47a>
 8007ebc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007ebe:	1e6b      	subs	r3, r5, #1
 8007ec0:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ec2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007ec6:	2b30      	cmp	r3, #48	; 0x30
 8007ec8:	d0f8      	beq.n	8007ebc <_dtoa_r+0x61c>
 8007eca:	46bb      	mov	fp, r7
 8007ecc:	e04a      	b.n	8007f64 <_dtoa_r+0x6c4>
 8007ece:	4b06      	ldr	r3, [pc, #24]	; (8007ee8 <_dtoa_r+0x648>)
 8007ed0:	f7f8 fb92 	bl	80005f8 <__aeabi_dmul>
 8007ed4:	4680      	mov	r8, r0
 8007ed6:	4689      	mov	r9, r1
 8007ed8:	e7bd      	b.n	8007e56 <_dtoa_r+0x5b6>
 8007eda:	bf00      	nop
 8007edc:	08009818 	.word	0x08009818
 8007ee0:	080097f0 	.word	0x080097f0
 8007ee4:	3ff00000 	.word	0x3ff00000
 8007ee8:	40240000 	.word	0x40240000
 8007eec:	401c0000 	.word	0x401c0000
 8007ef0:	40140000 	.word	0x40140000
 8007ef4:	3fe00000 	.word	0x3fe00000
 8007ef8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007efc:	9d00      	ldr	r5, [sp, #0]
 8007efe:	4642      	mov	r2, r8
 8007f00:	464b      	mov	r3, r9
 8007f02:	4630      	mov	r0, r6
 8007f04:	4639      	mov	r1, r7
 8007f06:	f7f8 fca1 	bl	800084c <__aeabi_ddiv>
 8007f0a:	f7f8 fe25 	bl	8000b58 <__aeabi_d2iz>
 8007f0e:	9001      	str	r0, [sp, #4]
 8007f10:	f7f8 fb08 	bl	8000524 <__aeabi_i2d>
 8007f14:	4642      	mov	r2, r8
 8007f16:	464b      	mov	r3, r9
 8007f18:	f7f8 fb6e 	bl	80005f8 <__aeabi_dmul>
 8007f1c:	4602      	mov	r2, r0
 8007f1e:	460b      	mov	r3, r1
 8007f20:	4630      	mov	r0, r6
 8007f22:	4639      	mov	r1, r7
 8007f24:	f7f8 f9b0 	bl	8000288 <__aeabi_dsub>
 8007f28:	9e01      	ldr	r6, [sp, #4]
 8007f2a:	9f04      	ldr	r7, [sp, #16]
 8007f2c:	3630      	adds	r6, #48	; 0x30
 8007f2e:	f805 6b01 	strb.w	r6, [r5], #1
 8007f32:	9e00      	ldr	r6, [sp, #0]
 8007f34:	1bae      	subs	r6, r5, r6
 8007f36:	42b7      	cmp	r7, r6
 8007f38:	4602      	mov	r2, r0
 8007f3a:	460b      	mov	r3, r1
 8007f3c:	d134      	bne.n	8007fa8 <_dtoa_r+0x708>
 8007f3e:	f7f8 f9a5 	bl	800028c <__adddf3>
 8007f42:	4642      	mov	r2, r8
 8007f44:	464b      	mov	r3, r9
 8007f46:	4606      	mov	r6, r0
 8007f48:	460f      	mov	r7, r1
 8007f4a:	f7f8 fde5 	bl	8000b18 <__aeabi_dcmpgt>
 8007f4e:	b9c8      	cbnz	r0, 8007f84 <_dtoa_r+0x6e4>
 8007f50:	4642      	mov	r2, r8
 8007f52:	464b      	mov	r3, r9
 8007f54:	4630      	mov	r0, r6
 8007f56:	4639      	mov	r1, r7
 8007f58:	f7f8 fdb6 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f5c:	b110      	cbz	r0, 8007f64 <_dtoa_r+0x6c4>
 8007f5e:	9b01      	ldr	r3, [sp, #4]
 8007f60:	07db      	lsls	r3, r3, #31
 8007f62:	d40f      	bmi.n	8007f84 <_dtoa_r+0x6e4>
 8007f64:	4651      	mov	r1, sl
 8007f66:	4620      	mov	r0, r4
 8007f68:	f000 fd72 	bl	8008a50 <_Bfree>
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007f70:	702b      	strb	r3, [r5, #0]
 8007f72:	f10b 0301 	add.w	r3, fp, #1
 8007f76:	6013      	str	r3, [r2, #0]
 8007f78:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	f43f ace2 	beq.w	8007944 <_dtoa_r+0xa4>
 8007f80:	601d      	str	r5, [r3, #0]
 8007f82:	e4df      	b.n	8007944 <_dtoa_r+0xa4>
 8007f84:	465f      	mov	r7, fp
 8007f86:	462b      	mov	r3, r5
 8007f88:	461d      	mov	r5, r3
 8007f8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f8e:	2a39      	cmp	r2, #57	; 0x39
 8007f90:	d106      	bne.n	8007fa0 <_dtoa_r+0x700>
 8007f92:	9a00      	ldr	r2, [sp, #0]
 8007f94:	429a      	cmp	r2, r3
 8007f96:	d1f7      	bne.n	8007f88 <_dtoa_r+0x6e8>
 8007f98:	9900      	ldr	r1, [sp, #0]
 8007f9a:	2230      	movs	r2, #48	; 0x30
 8007f9c:	3701      	adds	r7, #1
 8007f9e:	700a      	strb	r2, [r1, #0]
 8007fa0:	781a      	ldrb	r2, [r3, #0]
 8007fa2:	3201      	adds	r2, #1
 8007fa4:	701a      	strb	r2, [r3, #0]
 8007fa6:	e790      	b.n	8007eca <_dtoa_r+0x62a>
 8007fa8:	4ba3      	ldr	r3, [pc, #652]	; (8008238 <_dtoa_r+0x998>)
 8007faa:	2200      	movs	r2, #0
 8007fac:	f7f8 fb24 	bl	80005f8 <__aeabi_dmul>
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	4606      	mov	r6, r0
 8007fb6:	460f      	mov	r7, r1
 8007fb8:	f7f8 fd86 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fbc:	2800      	cmp	r0, #0
 8007fbe:	d09e      	beq.n	8007efe <_dtoa_r+0x65e>
 8007fc0:	e7d0      	b.n	8007f64 <_dtoa_r+0x6c4>
 8007fc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fc4:	2a00      	cmp	r2, #0
 8007fc6:	f000 80ca 	beq.w	800815e <_dtoa_r+0x8be>
 8007fca:	9a07      	ldr	r2, [sp, #28]
 8007fcc:	2a01      	cmp	r2, #1
 8007fce:	f300 80ad 	bgt.w	800812c <_dtoa_r+0x88c>
 8007fd2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007fd4:	2a00      	cmp	r2, #0
 8007fd6:	f000 80a5 	beq.w	8008124 <_dtoa_r+0x884>
 8007fda:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007fde:	9e08      	ldr	r6, [sp, #32]
 8007fe0:	9d05      	ldr	r5, [sp, #20]
 8007fe2:	9a05      	ldr	r2, [sp, #20]
 8007fe4:	441a      	add	r2, r3
 8007fe6:	9205      	str	r2, [sp, #20]
 8007fe8:	9a06      	ldr	r2, [sp, #24]
 8007fea:	2101      	movs	r1, #1
 8007fec:	441a      	add	r2, r3
 8007fee:	4620      	mov	r0, r4
 8007ff0:	9206      	str	r2, [sp, #24]
 8007ff2:	f000 fde3 	bl	8008bbc <__i2b>
 8007ff6:	4607      	mov	r7, r0
 8007ff8:	b165      	cbz	r5, 8008014 <_dtoa_r+0x774>
 8007ffa:	9b06      	ldr	r3, [sp, #24]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	dd09      	ble.n	8008014 <_dtoa_r+0x774>
 8008000:	42ab      	cmp	r3, r5
 8008002:	9a05      	ldr	r2, [sp, #20]
 8008004:	bfa8      	it	ge
 8008006:	462b      	movge	r3, r5
 8008008:	1ad2      	subs	r2, r2, r3
 800800a:	9205      	str	r2, [sp, #20]
 800800c:	9a06      	ldr	r2, [sp, #24]
 800800e:	1aed      	subs	r5, r5, r3
 8008010:	1ad3      	subs	r3, r2, r3
 8008012:	9306      	str	r3, [sp, #24]
 8008014:	9b08      	ldr	r3, [sp, #32]
 8008016:	b1f3      	cbz	r3, 8008056 <_dtoa_r+0x7b6>
 8008018:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800801a:	2b00      	cmp	r3, #0
 800801c:	f000 80a3 	beq.w	8008166 <_dtoa_r+0x8c6>
 8008020:	2e00      	cmp	r6, #0
 8008022:	dd10      	ble.n	8008046 <_dtoa_r+0x7a6>
 8008024:	4639      	mov	r1, r7
 8008026:	4632      	mov	r2, r6
 8008028:	4620      	mov	r0, r4
 800802a:	f000 fe87 	bl	8008d3c <__pow5mult>
 800802e:	4652      	mov	r2, sl
 8008030:	4601      	mov	r1, r0
 8008032:	4607      	mov	r7, r0
 8008034:	4620      	mov	r0, r4
 8008036:	f000 fdd7 	bl	8008be8 <__multiply>
 800803a:	4651      	mov	r1, sl
 800803c:	4680      	mov	r8, r0
 800803e:	4620      	mov	r0, r4
 8008040:	f000 fd06 	bl	8008a50 <_Bfree>
 8008044:	46c2      	mov	sl, r8
 8008046:	9b08      	ldr	r3, [sp, #32]
 8008048:	1b9a      	subs	r2, r3, r6
 800804a:	d004      	beq.n	8008056 <_dtoa_r+0x7b6>
 800804c:	4651      	mov	r1, sl
 800804e:	4620      	mov	r0, r4
 8008050:	f000 fe74 	bl	8008d3c <__pow5mult>
 8008054:	4682      	mov	sl, r0
 8008056:	2101      	movs	r1, #1
 8008058:	4620      	mov	r0, r4
 800805a:	f000 fdaf 	bl	8008bbc <__i2b>
 800805e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008060:	2b00      	cmp	r3, #0
 8008062:	4606      	mov	r6, r0
 8008064:	f340 8081 	ble.w	800816a <_dtoa_r+0x8ca>
 8008068:	461a      	mov	r2, r3
 800806a:	4601      	mov	r1, r0
 800806c:	4620      	mov	r0, r4
 800806e:	f000 fe65 	bl	8008d3c <__pow5mult>
 8008072:	9b07      	ldr	r3, [sp, #28]
 8008074:	2b01      	cmp	r3, #1
 8008076:	4606      	mov	r6, r0
 8008078:	dd7a      	ble.n	8008170 <_dtoa_r+0x8d0>
 800807a:	f04f 0800 	mov.w	r8, #0
 800807e:	6933      	ldr	r3, [r6, #16]
 8008080:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008084:	6918      	ldr	r0, [r3, #16]
 8008086:	f000 fd4b 	bl	8008b20 <__hi0bits>
 800808a:	f1c0 0020 	rsb	r0, r0, #32
 800808e:	9b06      	ldr	r3, [sp, #24]
 8008090:	4418      	add	r0, r3
 8008092:	f010 001f 	ands.w	r0, r0, #31
 8008096:	f000 8094 	beq.w	80081c2 <_dtoa_r+0x922>
 800809a:	f1c0 0320 	rsb	r3, r0, #32
 800809e:	2b04      	cmp	r3, #4
 80080a0:	f340 8085 	ble.w	80081ae <_dtoa_r+0x90e>
 80080a4:	9b05      	ldr	r3, [sp, #20]
 80080a6:	f1c0 001c 	rsb	r0, r0, #28
 80080aa:	4403      	add	r3, r0
 80080ac:	9305      	str	r3, [sp, #20]
 80080ae:	9b06      	ldr	r3, [sp, #24]
 80080b0:	4403      	add	r3, r0
 80080b2:	4405      	add	r5, r0
 80080b4:	9306      	str	r3, [sp, #24]
 80080b6:	9b05      	ldr	r3, [sp, #20]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	dd05      	ble.n	80080c8 <_dtoa_r+0x828>
 80080bc:	4651      	mov	r1, sl
 80080be:	461a      	mov	r2, r3
 80080c0:	4620      	mov	r0, r4
 80080c2:	f000 fe95 	bl	8008df0 <__lshift>
 80080c6:	4682      	mov	sl, r0
 80080c8:	9b06      	ldr	r3, [sp, #24]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	dd05      	ble.n	80080da <_dtoa_r+0x83a>
 80080ce:	4631      	mov	r1, r6
 80080d0:	461a      	mov	r2, r3
 80080d2:	4620      	mov	r0, r4
 80080d4:	f000 fe8c 	bl	8008df0 <__lshift>
 80080d8:	4606      	mov	r6, r0
 80080da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d072      	beq.n	80081c6 <_dtoa_r+0x926>
 80080e0:	4631      	mov	r1, r6
 80080e2:	4650      	mov	r0, sl
 80080e4:	f000 fef0 	bl	8008ec8 <__mcmp>
 80080e8:	2800      	cmp	r0, #0
 80080ea:	da6c      	bge.n	80081c6 <_dtoa_r+0x926>
 80080ec:	2300      	movs	r3, #0
 80080ee:	4651      	mov	r1, sl
 80080f0:	220a      	movs	r2, #10
 80080f2:	4620      	mov	r0, r4
 80080f4:	f000 fcce 	bl	8008a94 <__multadd>
 80080f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080fa:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80080fe:	4682      	mov	sl, r0
 8008100:	2b00      	cmp	r3, #0
 8008102:	f000 81b0 	beq.w	8008466 <_dtoa_r+0xbc6>
 8008106:	2300      	movs	r3, #0
 8008108:	4639      	mov	r1, r7
 800810a:	220a      	movs	r2, #10
 800810c:	4620      	mov	r0, r4
 800810e:	f000 fcc1 	bl	8008a94 <__multadd>
 8008112:	9b01      	ldr	r3, [sp, #4]
 8008114:	2b00      	cmp	r3, #0
 8008116:	4607      	mov	r7, r0
 8008118:	f300 8096 	bgt.w	8008248 <_dtoa_r+0x9a8>
 800811c:	9b07      	ldr	r3, [sp, #28]
 800811e:	2b02      	cmp	r3, #2
 8008120:	dc59      	bgt.n	80081d6 <_dtoa_r+0x936>
 8008122:	e091      	b.n	8008248 <_dtoa_r+0x9a8>
 8008124:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008126:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800812a:	e758      	b.n	8007fde <_dtoa_r+0x73e>
 800812c:	9b04      	ldr	r3, [sp, #16]
 800812e:	1e5e      	subs	r6, r3, #1
 8008130:	9b08      	ldr	r3, [sp, #32]
 8008132:	42b3      	cmp	r3, r6
 8008134:	bfbf      	itttt	lt
 8008136:	9b08      	ldrlt	r3, [sp, #32]
 8008138:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800813a:	9608      	strlt	r6, [sp, #32]
 800813c:	1af3      	sublt	r3, r6, r3
 800813e:	bfb4      	ite	lt
 8008140:	18d2      	addlt	r2, r2, r3
 8008142:	1b9e      	subge	r6, r3, r6
 8008144:	9b04      	ldr	r3, [sp, #16]
 8008146:	bfbc      	itt	lt
 8008148:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800814a:	2600      	movlt	r6, #0
 800814c:	2b00      	cmp	r3, #0
 800814e:	bfb7      	itett	lt
 8008150:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8008154:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8008158:	1a9d      	sublt	r5, r3, r2
 800815a:	2300      	movlt	r3, #0
 800815c:	e741      	b.n	8007fe2 <_dtoa_r+0x742>
 800815e:	9e08      	ldr	r6, [sp, #32]
 8008160:	9d05      	ldr	r5, [sp, #20]
 8008162:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008164:	e748      	b.n	8007ff8 <_dtoa_r+0x758>
 8008166:	9a08      	ldr	r2, [sp, #32]
 8008168:	e770      	b.n	800804c <_dtoa_r+0x7ac>
 800816a:	9b07      	ldr	r3, [sp, #28]
 800816c:	2b01      	cmp	r3, #1
 800816e:	dc19      	bgt.n	80081a4 <_dtoa_r+0x904>
 8008170:	9b02      	ldr	r3, [sp, #8]
 8008172:	b9bb      	cbnz	r3, 80081a4 <_dtoa_r+0x904>
 8008174:	9b03      	ldr	r3, [sp, #12]
 8008176:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800817a:	b99b      	cbnz	r3, 80081a4 <_dtoa_r+0x904>
 800817c:	9b03      	ldr	r3, [sp, #12]
 800817e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008182:	0d1b      	lsrs	r3, r3, #20
 8008184:	051b      	lsls	r3, r3, #20
 8008186:	b183      	cbz	r3, 80081aa <_dtoa_r+0x90a>
 8008188:	9b05      	ldr	r3, [sp, #20]
 800818a:	3301      	adds	r3, #1
 800818c:	9305      	str	r3, [sp, #20]
 800818e:	9b06      	ldr	r3, [sp, #24]
 8008190:	3301      	adds	r3, #1
 8008192:	9306      	str	r3, [sp, #24]
 8008194:	f04f 0801 	mov.w	r8, #1
 8008198:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800819a:	2b00      	cmp	r3, #0
 800819c:	f47f af6f 	bne.w	800807e <_dtoa_r+0x7de>
 80081a0:	2001      	movs	r0, #1
 80081a2:	e774      	b.n	800808e <_dtoa_r+0x7ee>
 80081a4:	f04f 0800 	mov.w	r8, #0
 80081a8:	e7f6      	b.n	8008198 <_dtoa_r+0x8f8>
 80081aa:	4698      	mov	r8, r3
 80081ac:	e7f4      	b.n	8008198 <_dtoa_r+0x8f8>
 80081ae:	d082      	beq.n	80080b6 <_dtoa_r+0x816>
 80081b0:	9a05      	ldr	r2, [sp, #20]
 80081b2:	331c      	adds	r3, #28
 80081b4:	441a      	add	r2, r3
 80081b6:	9205      	str	r2, [sp, #20]
 80081b8:	9a06      	ldr	r2, [sp, #24]
 80081ba:	441a      	add	r2, r3
 80081bc:	441d      	add	r5, r3
 80081be:	9206      	str	r2, [sp, #24]
 80081c0:	e779      	b.n	80080b6 <_dtoa_r+0x816>
 80081c2:	4603      	mov	r3, r0
 80081c4:	e7f4      	b.n	80081b0 <_dtoa_r+0x910>
 80081c6:	9b04      	ldr	r3, [sp, #16]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	dc37      	bgt.n	800823c <_dtoa_r+0x99c>
 80081cc:	9b07      	ldr	r3, [sp, #28]
 80081ce:	2b02      	cmp	r3, #2
 80081d0:	dd34      	ble.n	800823c <_dtoa_r+0x99c>
 80081d2:	9b04      	ldr	r3, [sp, #16]
 80081d4:	9301      	str	r3, [sp, #4]
 80081d6:	9b01      	ldr	r3, [sp, #4]
 80081d8:	b963      	cbnz	r3, 80081f4 <_dtoa_r+0x954>
 80081da:	4631      	mov	r1, r6
 80081dc:	2205      	movs	r2, #5
 80081de:	4620      	mov	r0, r4
 80081e0:	f000 fc58 	bl	8008a94 <__multadd>
 80081e4:	4601      	mov	r1, r0
 80081e6:	4606      	mov	r6, r0
 80081e8:	4650      	mov	r0, sl
 80081ea:	f000 fe6d 	bl	8008ec8 <__mcmp>
 80081ee:	2800      	cmp	r0, #0
 80081f0:	f73f adbb 	bgt.w	8007d6a <_dtoa_r+0x4ca>
 80081f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081f6:	9d00      	ldr	r5, [sp, #0]
 80081f8:	ea6f 0b03 	mvn.w	fp, r3
 80081fc:	f04f 0800 	mov.w	r8, #0
 8008200:	4631      	mov	r1, r6
 8008202:	4620      	mov	r0, r4
 8008204:	f000 fc24 	bl	8008a50 <_Bfree>
 8008208:	2f00      	cmp	r7, #0
 800820a:	f43f aeab 	beq.w	8007f64 <_dtoa_r+0x6c4>
 800820e:	f1b8 0f00 	cmp.w	r8, #0
 8008212:	d005      	beq.n	8008220 <_dtoa_r+0x980>
 8008214:	45b8      	cmp	r8, r7
 8008216:	d003      	beq.n	8008220 <_dtoa_r+0x980>
 8008218:	4641      	mov	r1, r8
 800821a:	4620      	mov	r0, r4
 800821c:	f000 fc18 	bl	8008a50 <_Bfree>
 8008220:	4639      	mov	r1, r7
 8008222:	4620      	mov	r0, r4
 8008224:	f000 fc14 	bl	8008a50 <_Bfree>
 8008228:	e69c      	b.n	8007f64 <_dtoa_r+0x6c4>
 800822a:	2600      	movs	r6, #0
 800822c:	4637      	mov	r7, r6
 800822e:	e7e1      	b.n	80081f4 <_dtoa_r+0x954>
 8008230:	46bb      	mov	fp, r7
 8008232:	4637      	mov	r7, r6
 8008234:	e599      	b.n	8007d6a <_dtoa_r+0x4ca>
 8008236:	bf00      	nop
 8008238:	40240000 	.word	0x40240000
 800823c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800823e:	2b00      	cmp	r3, #0
 8008240:	f000 80c8 	beq.w	80083d4 <_dtoa_r+0xb34>
 8008244:	9b04      	ldr	r3, [sp, #16]
 8008246:	9301      	str	r3, [sp, #4]
 8008248:	2d00      	cmp	r5, #0
 800824a:	dd05      	ble.n	8008258 <_dtoa_r+0x9b8>
 800824c:	4639      	mov	r1, r7
 800824e:	462a      	mov	r2, r5
 8008250:	4620      	mov	r0, r4
 8008252:	f000 fdcd 	bl	8008df0 <__lshift>
 8008256:	4607      	mov	r7, r0
 8008258:	f1b8 0f00 	cmp.w	r8, #0
 800825c:	d05b      	beq.n	8008316 <_dtoa_r+0xa76>
 800825e:	6879      	ldr	r1, [r7, #4]
 8008260:	4620      	mov	r0, r4
 8008262:	f000 fbb5 	bl	80089d0 <_Balloc>
 8008266:	4605      	mov	r5, r0
 8008268:	b928      	cbnz	r0, 8008276 <_dtoa_r+0x9d6>
 800826a:	4b83      	ldr	r3, [pc, #524]	; (8008478 <_dtoa_r+0xbd8>)
 800826c:	4602      	mov	r2, r0
 800826e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008272:	f7ff bb2e 	b.w	80078d2 <_dtoa_r+0x32>
 8008276:	693a      	ldr	r2, [r7, #16]
 8008278:	3202      	adds	r2, #2
 800827a:	0092      	lsls	r2, r2, #2
 800827c:	f107 010c 	add.w	r1, r7, #12
 8008280:	300c      	adds	r0, #12
 8008282:	f001 f8d3 	bl	800942c <memcpy>
 8008286:	2201      	movs	r2, #1
 8008288:	4629      	mov	r1, r5
 800828a:	4620      	mov	r0, r4
 800828c:	f000 fdb0 	bl	8008df0 <__lshift>
 8008290:	9b00      	ldr	r3, [sp, #0]
 8008292:	3301      	adds	r3, #1
 8008294:	9304      	str	r3, [sp, #16]
 8008296:	e9dd 2300 	ldrd	r2, r3, [sp]
 800829a:	4413      	add	r3, r2
 800829c:	9308      	str	r3, [sp, #32]
 800829e:	9b02      	ldr	r3, [sp, #8]
 80082a0:	f003 0301 	and.w	r3, r3, #1
 80082a4:	46b8      	mov	r8, r7
 80082a6:	9306      	str	r3, [sp, #24]
 80082a8:	4607      	mov	r7, r0
 80082aa:	9b04      	ldr	r3, [sp, #16]
 80082ac:	4631      	mov	r1, r6
 80082ae:	3b01      	subs	r3, #1
 80082b0:	4650      	mov	r0, sl
 80082b2:	9301      	str	r3, [sp, #4]
 80082b4:	f7ff fa69 	bl	800778a <quorem>
 80082b8:	4641      	mov	r1, r8
 80082ba:	9002      	str	r0, [sp, #8]
 80082bc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80082c0:	4650      	mov	r0, sl
 80082c2:	f000 fe01 	bl	8008ec8 <__mcmp>
 80082c6:	463a      	mov	r2, r7
 80082c8:	9005      	str	r0, [sp, #20]
 80082ca:	4631      	mov	r1, r6
 80082cc:	4620      	mov	r0, r4
 80082ce:	f000 fe17 	bl	8008f00 <__mdiff>
 80082d2:	68c2      	ldr	r2, [r0, #12]
 80082d4:	4605      	mov	r5, r0
 80082d6:	bb02      	cbnz	r2, 800831a <_dtoa_r+0xa7a>
 80082d8:	4601      	mov	r1, r0
 80082da:	4650      	mov	r0, sl
 80082dc:	f000 fdf4 	bl	8008ec8 <__mcmp>
 80082e0:	4602      	mov	r2, r0
 80082e2:	4629      	mov	r1, r5
 80082e4:	4620      	mov	r0, r4
 80082e6:	9209      	str	r2, [sp, #36]	; 0x24
 80082e8:	f000 fbb2 	bl	8008a50 <_Bfree>
 80082ec:	9b07      	ldr	r3, [sp, #28]
 80082ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082f0:	9d04      	ldr	r5, [sp, #16]
 80082f2:	ea43 0102 	orr.w	r1, r3, r2
 80082f6:	9b06      	ldr	r3, [sp, #24]
 80082f8:	4319      	orrs	r1, r3
 80082fa:	d110      	bne.n	800831e <_dtoa_r+0xa7e>
 80082fc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008300:	d029      	beq.n	8008356 <_dtoa_r+0xab6>
 8008302:	9b05      	ldr	r3, [sp, #20]
 8008304:	2b00      	cmp	r3, #0
 8008306:	dd02      	ble.n	800830e <_dtoa_r+0xa6e>
 8008308:	9b02      	ldr	r3, [sp, #8]
 800830a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800830e:	9b01      	ldr	r3, [sp, #4]
 8008310:	f883 9000 	strb.w	r9, [r3]
 8008314:	e774      	b.n	8008200 <_dtoa_r+0x960>
 8008316:	4638      	mov	r0, r7
 8008318:	e7ba      	b.n	8008290 <_dtoa_r+0x9f0>
 800831a:	2201      	movs	r2, #1
 800831c:	e7e1      	b.n	80082e2 <_dtoa_r+0xa42>
 800831e:	9b05      	ldr	r3, [sp, #20]
 8008320:	2b00      	cmp	r3, #0
 8008322:	db04      	blt.n	800832e <_dtoa_r+0xa8e>
 8008324:	9907      	ldr	r1, [sp, #28]
 8008326:	430b      	orrs	r3, r1
 8008328:	9906      	ldr	r1, [sp, #24]
 800832a:	430b      	orrs	r3, r1
 800832c:	d120      	bne.n	8008370 <_dtoa_r+0xad0>
 800832e:	2a00      	cmp	r2, #0
 8008330:	dded      	ble.n	800830e <_dtoa_r+0xa6e>
 8008332:	4651      	mov	r1, sl
 8008334:	2201      	movs	r2, #1
 8008336:	4620      	mov	r0, r4
 8008338:	f000 fd5a 	bl	8008df0 <__lshift>
 800833c:	4631      	mov	r1, r6
 800833e:	4682      	mov	sl, r0
 8008340:	f000 fdc2 	bl	8008ec8 <__mcmp>
 8008344:	2800      	cmp	r0, #0
 8008346:	dc03      	bgt.n	8008350 <_dtoa_r+0xab0>
 8008348:	d1e1      	bne.n	800830e <_dtoa_r+0xa6e>
 800834a:	f019 0f01 	tst.w	r9, #1
 800834e:	d0de      	beq.n	800830e <_dtoa_r+0xa6e>
 8008350:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008354:	d1d8      	bne.n	8008308 <_dtoa_r+0xa68>
 8008356:	9a01      	ldr	r2, [sp, #4]
 8008358:	2339      	movs	r3, #57	; 0x39
 800835a:	7013      	strb	r3, [r2, #0]
 800835c:	462b      	mov	r3, r5
 800835e:	461d      	mov	r5, r3
 8008360:	3b01      	subs	r3, #1
 8008362:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008366:	2a39      	cmp	r2, #57	; 0x39
 8008368:	d06c      	beq.n	8008444 <_dtoa_r+0xba4>
 800836a:	3201      	adds	r2, #1
 800836c:	701a      	strb	r2, [r3, #0]
 800836e:	e747      	b.n	8008200 <_dtoa_r+0x960>
 8008370:	2a00      	cmp	r2, #0
 8008372:	dd07      	ble.n	8008384 <_dtoa_r+0xae4>
 8008374:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008378:	d0ed      	beq.n	8008356 <_dtoa_r+0xab6>
 800837a:	9a01      	ldr	r2, [sp, #4]
 800837c:	f109 0301 	add.w	r3, r9, #1
 8008380:	7013      	strb	r3, [r2, #0]
 8008382:	e73d      	b.n	8008200 <_dtoa_r+0x960>
 8008384:	9b04      	ldr	r3, [sp, #16]
 8008386:	9a08      	ldr	r2, [sp, #32]
 8008388:	f803 9c01 	strb.w	r9, [r3, #-1]
 800838c:	4293      	cmp	r3, r2
 800838e:	d043      	beq.n	8008418 <_dtoa_r+0xb78>
 8008390:	4651      	mov	r1, sl
 8008392:	2300      	movs	r3, #0
 8008394:	220a      	movs	r2, #10
 8008396:	4620      	mov	r0, r4
 8008398:	f000 fb7c 	bl	8008a94 <__multadd>
 800839c:	45b8      	cmp	r8, r7
 800839e:	4682      	mov	sl, r0
 80083a0:	f04f 0300 	mov.w	r3, #0
 80083a4:	f04f 020a 	mov.w	r2, #10
 80083a8:	4641      	mov	r1, r8
 80083aa:	4620      	mov	r0, r4
 80083ac:	d107      	bne.n	80083be <_dtoa_r+0xb1e>
 80083ae:	f000 fb71 	bl	8008a94 <__multadd>
 80083b2:	4680      	mov	r8, r0
 80083b4:	4607      	mov	r7, r0
 80083b6:	9b04      	ldr	r3, [sp, #16]
 80083b8:	3301      	adds	r3, #1
 80083ba:	9304      	str	r3, [sp, #16]
 80083bc:	e775      	b.n	80082aa <_dtoa_r+0xa0a>
 80083be:	f000 fb69 	bl	8008a94 <__multadd>
 80083c2:	4639      	mov	r1, r7
 80083c4:	4680      	mov	r8, r0
 80083c6:	2300      	movs	r3, #0
 80083c8:	220a      	movs	r2, #10
 80083ca:	4620      	mov	r0, r4
 80083cc:	f000 fb62 	bl	8008a94 <__multadd>
 80083d0:	4607      	mov	r7, r0
 80083d2:	e7f0      	b.n	80083b6 <_dtoa_r+0xb16>
 80083d4:	9b04      	ldr	r3, [sp, #16]
 80083d6:	9301      	str	r3, [sp, #4]
 80083d8:	9d00      	ldr	r5, [sp, #0]
 80083da:	4631      	mov	r1, r6
 80083dc:	4650      	mov	r0, sl
 80083de:	f7ff f9d4 	bl	800778a <quorem>
 80083e2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80083e6:	9b00      	ldr	r3, [sp, #0]
 80083e8:	f805 9b01 	strb.w	r9, [r5], #1
 80083ec:	1aea      	subs	r2, r5, r3
 80083ee:	9b01      	ldr	r3, [sp, #4]
 80083f0:	4293      	cmp	r3, r2
 80083f2:	dd07      	ble.n	8008404 <_dtoa_r+0xb64>
 80083f4:	4651      	mov	r1, sl
 80083f6:	2300      	movs	r3, #0
 80083f8:	220a      	movs	r2, #10
 80083fa:	4620      	mov	r0, r4
 80083fc:	f000 fb4a 	bl	8008a94 <__multadd>
 8008400:	4682      	mov	sl, r0
 8008402:	e7ea      	b.n	80083da <_dtoa_r+0xb3a>
 8008404:	9b01      	ldr	r3, [sp, #4]
 8008406:	2b00      	cmp	r3, #0
 8008408:	bfc8      	it	gt
 800840a:	461d      	movgt	r5, r3
 800840c:	9b00      	ldr	r3, [sp, #0]
 800840e:	bfd8      	it	le
 8008410:	2501      	movle	r5, #1
 8008412:	441d      	add	r5, r3
 8008414:	f04f 0800 	mov.w	r8, #0
 8008418:	4651      	mov	r1, sl
 800841a:	2201      	movs	r2, #1
 800841c:	4620      	mov	r0, r4
 800841e:	f000 fce7 	bl	8008df0 <__lshift>
 8008422:	4631      	mov	r1, r6
 8008424:	4682      	mov	sl, r0
 8008426:	f000 fd4f 	bl	8008ec8 <__mcmp>
 800842a:	2800      	cmp	r0, #0
 800842c:	dc96      	bgt.n	800835c <_dtoa_r+0xabc>
 800842e:	d102      	bne.n	8008436 <_dtoa_r+0xb96>
 8008430:	f019 0f01 	tst.w	r9, #1
 8008434:	d192      	bne.n	800835c <_dtoa_r+0xabc>
 8008436:	462b      	mov	r3, r5
 8008438:	461d      	mov	r5, r3
 800843a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800843e:	2a30      	cmp	r2, #48	; 0x30
 8008440:	d0fa      	beq.n	8008438 <_dtoa_r+0xb98>
 8008442:	e6dd      	b.n	8008200 <_dtoa_r+0x960>
 8008444:	9a00      	ldr	r2, [sp, #0]
 8008446:	429a      	cmp	r2, r3
 8008448:	d189      	bne.n	800835e <_dtoa_r+0xabe>
 800844a:	f10b 0b01 	add.w	fp, fp, #1
 800844e:	2331      	movs	r3, #49	; 0x31
 8008450:	e796      	b.n	8008380 <_dtoa_r+0xae0>
 8008452:	4b0a      	ldr	r3, [pc, #40]	; (800847c <_dtoa_r+0xbdc>)
 8008454:	f7ff ba99 	b.w	800798a <_dtoa_r+0xea>
 8008458:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800845a:	2b00      	cmp	r3, #0
 800845c:	f47f aa6d 	bne.w	800793a <_dtoa_r+0x9a>
 8008460:	4b07      	ldr	r3, [pc, #28]	; (8008480 <_dtoa_r+0xbe0>)
 8008462:	f7ff ba92 	b.w	800798a <_dtoa_r+0xea>
 8008466:	9b01      	ldr	r3, [sp, #4]
 8008468:	2b00      	cmp	r3, #0
 800846a:	dcb5      	bgt.n	80083d8 <_dtoa_r+0xb38>
 800846c:	9b07      	ldr	r3, [sp, #28]
 800846e:	2b02      	cmp	r3, #2
 8008470:	f73f aeb1 	bgt.w	80081d6 <_dtoa_r+0x936>
 8008474:	e7b0      	b.n	80083d8 <_dtoa_r+0xb38>
 8008476:	bf00      	nop
 8008478:	08009770 	.word	0x08009770
 800847c:	080096d0 	.word	0x080096d0
 8008480:	080096f4 	.word	0x080096f4

08008484 <__sfputc_r>:
 8008484:	6893      	ldr	r3, [r2, #8]
 8008486:	3b01      	subs	r3, #1
 8008488:	2b00      	cmp	r3, #0
 800848a:	b410      	push	{r4}
 800848c:	6093      	str	r3, [r2, #8]
 800848e:	da08      	bge.n	80084a2 <__sfputc_r+0x1e>
 8008490:	6994      	ldr	r4, [r2, #24]
 8008492:	42a3      	cmp	r3, r4
 8008494:	db01      	blt.n	800849a <__sfputc_r+0x16>
 8008496:	290a      	cmp	r1, #10
 8008498:	d103      	bne.n	80084a2 <__sfputc_r+0x1e>
 800849a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800849e:	f000 be56 	b.w	800914e <__swbuf_r>
 80084a2:	6813      	ldr	r3, [r2, #0]
 80084a4:	1c58      	adds	r0, r3, #1
 80084a6:	6010      	str	r0, [r2, #0]
 80084a8:	7019      	strb	r1, [r3, #0]
 80084aa:	4608      	mov	r0, r1
 80084ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084b0:	4770      	bx	lr

080084b2 <__sfputs_r>:
 80084b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084b4:	4606      	mov	r6, r0
 80084b6:	460f      	mov	r7, r1
 80084b8:	4614      	mov	r4, r2
 80084ba:	18d5      	adds	r5, r2, r3
 80084bc:	42ac      	cmp	r4, r5
 80084be:	d101      	bne.n	80084c4 <__sfputs_r+0x12>
 80084c0:	2000      	movs	r0, #0
 80084c2:	e007      	b.n	80084d4 <__sfputs_r+0x22>
 80084c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084c8:	463a      	mov	r2, r7
 80084ca:	4630      	mov	r0, r6
 80084cc:	f7ff ffda 	bl	8008484 <__sfputc_r>
 80084d0:	1c43      	adds	r3, r0, #1
 80084d2:	d1f3      	bne.n	80084bc <__sfputs_r+0xa>
 80084d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080084d8 <_vfiprintf_r>:
 80084d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084dc:	460d      	mov	r5, r1
 80084de:	b09d      	sub	sp, #116	; 0x74
 80084e0:	4614      	mov	r4, r2
 80084e2:	4698      	mov	r8, r3
 80084e4:	4606      	mov	r6, r0
 80084e6:	b118      	cbz	r0, 80084f0 <_vfiprintf_r+0x18>
 80084e8:	6a03      	ldr	r3, [r0, #32]
 80084ea:	b90b      	cbnz	r3, 80084f0 <_vfiprintf_r+0x18>
 80084ec:	f7ff f8cc 	bl	8007688 <__sinit>
 80084f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084f2:	07d9      	lsls	r1, r3, #31
 80084f4:	d405      	bmi.n	8008502 <_vfiprintf_r+0x2a>
 80084f6:	89ab      	ldrh	r3, [r5, #12]
 80084f8:	059a      	lsls	r2, r3, #22
 80084fa:	d402      	bmi.n	8008502 <_vfiprintf_r+0x2a>
 80084fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084fe:	f7ff f942 	bl	8007786 <__retarget_lock_acquire_recursive>
 8008502:	89ab      	ldrh	r3, [r5, #12]
 8008504:	071b      	lsls	r3, r3, #28
 8008506:	d501      	bpl.n	800850c <_vfiprintf_r+0x34>
 8008508:	692b      	ldr	r3, [r5, #16]
 800850a:	b99b      	cbnz	r3, 8008534 <_vfiprintf_r+0x5c>
 800850c:	4629      	mov	r1, r5
 800850e:	4630      	mov	r0, r6
 8008510:	f000 fe5a 	bl	80091c8 <__swsetup_r>
 8008514:	b170      	cbz	r0, 8008534 <_vfiprintf_r+0x5c>
 8008516:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008518:	07dc      	lsls	r4, r3, #31
 800851a:	d504      	bpl.n	8008526 <_vfiprintf_r+0x4e>
 800851c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008520:	b01d      	add	sp, #116	; 0x74
 8008522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008526:	89ab      	ldrh	r3, [r5, #12]
 8008528:	0598      	lsls	r0, r3, #22
 800852a:	d4f7      	bmi.n	800851c <_vfiprintf_r+0x44>
 800852c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800852e:	f7ff f92b 	bl	8007788 <__retarget_lock_release_recursive>
 8008532:	e7f3      	b.n	800851c <_vfiprintf_r+0x44>
 8008534:	2300      	movs	r3, #0
 8008536:	9309      	str	r3, [sp, #36]	; 0x24
 8008538:	2320      	movs	r3, #32
 800853a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800853e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008542:	2330      	movs	r3, #48	; 0x30
 8008544:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80086f8 <_vfiprintf_r+0x220>
 8008548:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800854c:	f04f 0901 	mov.w	r9, #1
 8008550:	4623      	mov	r3, r4
 8008552:	469a      	mov	sl, r3
 8008554:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008558:	b10a      	cbz	r2, 800855e <_vfiprintf_r+0x86>
 800855a:	2a25      	cmp	r2, #37	; 0x25
 800855c:	d1f9      	bne.n	8008552 <_vfiprintf_r+0x7a>
 800855e:	ebba 0b04 	subs.w	fp, sl, r4
 8008562:	d00b      	beq.n	800857c <_vfiprintf_r+0xa4>
 8008564:	465b      	mov	r3, fp
 8008566:	4622      	mov	r2, r4
 8008568:	4629      	mov	r1, r5
 800856a:	4630      	mov	r0, r6
 800856c:	f7ff ffa1 	bl	80084b2 <__sfputs_r>
 8008570:	3001      	adds	r0, #1
 8008572:	f000 80a9 	beq.w	80086c8 <_vfiprintf_r+0x1f0>
 8008576:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008578:	445a      	add	r2, fp
 800857a:	9209      	str	r2, [sp, #36]	; 0x24
 800857c:	f89a 3000 	ldrb.w	r3, [sl]
 8008580:	2b00      	cmp	r3, #0
 8008582:	f000 80a1 	beq.w	80086c8 <_vfiprintf_r+0x1f0>
 8008586:	2300      	movs	r3, #0
 8008588:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800858c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008590:	f10a 0a01 	add.w	sl, sl, #1
 8008594:	9304      	str	r3, [sp, #16]
 8008596:	9307      	str	r3, [sp, #28]
 8008598:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800859c:	931a      	str	r3, [sp, #104]	; 0x68
 800859e:	4654      	mov	r4, sl
 80085a0:	2205      	movs	r2, #5
 80085a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085a6:	4854      	ldr	r0, [pc, #336]	; (80086f8 <_vfiprintf_r+0x220>)
 80085a8:	f7f7 fe12 	bl	80001d0 <memchr>
 80085ac:	9a04      	ldr	r2, [sp, #16]
 80085ae:	b9d8      	cbnz	r0, 80085e8 <_vfiprintf_r+0x110>
 80085b0:	06d1      	lsls	r1, r2, #27
 80085b2:	bf44      	itt	mi
 80085b4:	2320      	movmi	r3, #32
 80085b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085ba:	0713      	lsls	r3, r2, #28
 80085bc:	bf44      	itt	mi
 80085be:	232b      	movmi	r3, #43	; 0x2b
 80085c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085c4:	f89a 3000 	ldrb.w	r3, [sl]
 80085c8:	2b2a      	cmp	r3, #42	; 0x2a
 80085ca:	d015      	beq.n	80085f8 <_vfiprintf_r+0x120>
 80085cc:	9a07      	ldr	r2, [sp, #28]
 80085ce:	4654      	mov	r4, sl
 80085d0:	2000      	movs	r0, #0
 80085d2:	f04f 0c0a 	mov.w	ip, #10
 80085d6:	4621      	mov	r1, r4
 80085d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085dc:	3b30      	subs	r3, #48	; 0x30
 80085de:	2b09      	cmp	r3, #9
 80085e0:	d94d      	bls.n	800867e <_vfiprintf_r+0x1a6>
 80085e2:	b1b0      	cbz	r0, 8008612 <_vfiprintf_r+0x13a>
 80085e4:	9207      	str	r2, [sp, #28]
 80085e6:	e014      	b.n	8008612 <_vfiprintf_r+0x13a>
 80085e8:	eba0 0308 	sub.w	r3, r0, r8
 80085ec:	fa09 f303 	lsl.w	r3, r9, r3
 80085f0:	4313      	orrs	r3, r2
 80085f2:	9304      	str	r3, [sp, #16]
 80085f4:	46a2      	mov	sl, r4
 80085f6:	e7d2      	b.n	800859e <_vfiprintf_r+0xc6>
 80085f8:	9b03      	ldr	r3, [sp, #12]
 80085fa:	1d19      	adds	r1, r3, #4
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	9103      	str	r1, [sp, #12]
 8008600:	2b00      	cmp	r3, #0
 8008602:	bfbb      	ittet	lt
 8008604:	425b      	neglt	r3, r3
 8008606:	f042 0202 	orrlt.w	r2, r2, #2
 800860a:	9307      	strge	r3, [sp, #28]
 800860c:	9307      	strlt	r3, [sp, #28]
 800860e:	bfb8      	it	lt
 8008610:	9204      	strlt	r2, [sp, #16]
 8008612:	7823      	ldrb	r3, [r4, #0]
 8008614:	2b2e      	cmp	r3, #46	; 0x2e
 8008616:	d10c      	bne.n	8008632 <_vfiprintf_r+0x15a>
 8008618:	7863      	ldrb	r3, [r4, #1]
 800861a:	2b2a      	cmp	r3, #42	; 0x2a
 800861c:	d134      	bne.n	8008688 <_vfiprintf_r+0x1b0>
 800861e:	9b03      	ldr	r3, [sp, #12]
 8008620:	1d1a      	adds	r2, r3, #4
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	9203      	str	r2, [sp, #12]
 8008626:	2b00      	cmp	r3, #0
 8008628:	bfb8      	it	lt
 800862a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800862e:	3402      	adds	r4, #2
 8008630:	9305      	str	r3, [sp, #20]
 8008632:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008708 <_vfiprintf_r+0x230>
 8008636:	7821      	ldrb	r1, [r4, #0]
 8008638:	2203      	movs	r2, #3
 800863a:	4650      	mov	r0, sl
 800863c:	f7f7 fdc8 	bl	80001d0 <memchr>
 8008640:	b138      	cbz	r0, 8008652 <_vfiprintf_r+0x17a>
 8008642:	9b04      	ldr	r3, [sp, #16]
 8008644:	eba0 000a 	sub.w	r0, r0, sl
 8008648:	2240      	movs	r2, #64	; 0x40
 800864a:	4082      	lsls	r2, r0
 800864c:	4313      	orrs	r3, r2
 800864e:	3401      	adds	r4, #1
 8008650:	9304      	str	r3, [sp, #16]
 8008652:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008656:	4829      	ldr	r0, [pc, #164]	; (80086fc <_vfiprintf_r+0x224>)
 8008658:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800865c:	2206      	movs	r2, #6
 800865e:	f7f7 fdb7 	bl	80001d0 <memchr>
 8008662:	2800      	cmp	r0, #0
 8008664:	d03f      	beq.n	80086e6 <_vfiprintf_r+0x20e>
 8008666:	4b26      	ldr	r3, [pc, #152]	; (8008700 <_vfiprintf_r+0x228>)
 8008668:	bb1b      	cbnz	r3, 80086b2 <_vfiprintf_r+0x1da>
 800866a:	9b03      	ldr	r3, [sp, #12]
 800866c:	3307      	adds	r3, #7
 800866e:	f023 0307 	bic.w	r3, r3, #7
 8008672:	3308      	adds	r3, #8
 8008674:	9303      	str	r3, [sp, #12]
 8008676:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008678:	443b      	add	r3, r7
 800867a:	9309      	str	r3, [sp, #36]	; 0x24
 800867c:	e768      	b.n	8008550 <_vfiprintf_r+0x78>
 800867e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008682:	460c      	mov	r4, r1
 8008684:	2001      	movs	r0, #1
 8008686:	e7a6      	b.n	80085d6 <_vfiprintf_r+0xfe>
 8008688:	2300      	movs	r3, #0
 800868a:	3401      	adds	r4, #1
 800868c:	9305      	str	r3, [sp, #20]
 800868e:	4619      	mov	r1, r3
 8008690:	f04f 0c0a 	mov.w	ip, #10
 8008694:	4620      	mov	r0, r4
 8008696:	f810 2b01 	ldrb.w	r2, [r0], #1
 800869a:	3a30      	subs	r2, #48	; 0x30
 800869c:	2a09      	cmp	r2, #9
 800869e:	d903      	bls.n	80086a8 <_vfiprintf_r+0x1d0>
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d0c6      	beq.n	8008632 <_vfiprintf_r+0x15a>
 80086a4:	9105      	str	r1, [sp, #20]
 80086a6:	e7c4      	b.n	8008632 <_vfiprintf_r+0x15a>
 80086a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80086ac:	4604      	mov	r4, r0
 80086ae:	2301      	movs	r3, #1
 80086b0:	e7f0      	b.n	8008694 <_vfiprintf_r+0x1bc>
 80086b2:	ab03      	add	r3, sp, #12
 80086b4:	9300      	str	r3, [sp, #0]
 80086b6:	462a      	mov	r2, r5
 80086b8:	4b12      	ldr	r3, [pc, #72]	; (8008704 <_vfiprintf_r+0x22c>)
 80086ba:	a904      	add	r1, sp, #16
 80086bc:	4630      	mov	r0, r6
 80086be:	f7fe fb91 	bl	8006de4 <_printf_float>
 80086c2:	4607      	mov	r7, r0
 80086c4:	1c78      	adds	r0, r7, #1
 80086c6:	d1d6      	bne.n	8008676 <_vfiprintf_r+0x19e>
 80086c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80086ca:	07d9      	lsls	r1, r3, #31
 80086cc:	d405      	bmi.n	80086da <_vfiprintf_r+0x202>
 80086ce:	89ab      	ldrh	r3, [r5, #12]
 80086d0:	059a      	lsls	r2, r3, #22
 80086d2:	d402      	bmi.n	80086da <_vfiprintf_r+0x202>
 80086d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80086d6:	f7ff f857 	bl	8007788 <__retarget_lock_release_recursive>
 80086da:	89ab      	ldrh	r3, [r5, #12]
 80086dc:	065b      	lsls	r3, r3, #25
 80086de:	f53f af1d 	bmi.w	800851c <_vfiprintf_r+0x44>
 80086e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80086e4:	e71c      	b.n	8008520 <_vfiprintf_r+0x48>
 80086e6:	ab03      	add	r3, sp, #12
 80086e8:	9300      	str	r3, [sp, #0]
 80086ea:	462a      	mov	r2, r5
 80086ec:	4b05      	ldr	r3, [pc, #20]	; (8008704 <_vfiprintf_r+0x22c>)
 80086ee:	a904      	add	r1, sp, #16
 80086f0:	4630      	mov	r0, r6
 80086f2:	f7fe fe1b 	bl	800732c <_printf_i>
 80086f6:	e7e4      	b.n	80086c2 <_vfiprintf_r+0x1ea>
 80086f8:	08009781 	.word	0x08009781
 80086fc:	0800978b 	.word	0x0800978b
 8008700:	08006de5 	.word	0x08006de5
 8008704:	080084b3 	.word	0x080084b3
 8008708:	08009787 	.word	0x08009787

0800870c <malloc>:
 800870c:	4b02      	ldr	r3, [pc, #8]	; (8008718 <malloc+0xc>)
 800870e:	4601      	mov	r1, r0
 8008710:	6818      	ldr	r0, [r3, #0]
 8008712:	f000 b823 	b.w	800875c <_malloc_r>
 8008716:	bf00      	nop
 8008718:	20000068 	.word	0x20000068

0800871c <sbrk_aligned>:
 800871c:	b570      	push	{r4, r5, r6, lr}
 800871e:	4e0e      	ldr	r6, [pc, #56]	; (8008758 <sbrk_aligned+0x3c>)
 8008720:	460c      	mov	r4, r1
 8008722:	6831      	ldr	r1, [r6, #0]
 8008724:	4605      	mov	r5, r0
 8008726:	b911      	cbnz	r1, 800872e <sbrk_aligned+0x12>
 8008728:	f000 fe5e 	bl	80093e8 <_sbrk_r>
 800872c:	6030      	str	r0, [r6, #0]
 800872e:	4621      	mov	r1, r4
 8008730:	4628      	mov	r0, r5
 8008732:	f000 fe59 	bl	80093e8 <_sbrk_r>
 8008736:	1c43      	adds	r3, r0, #1
 8008738:	d00a      	beq.n	8008750 <sbrk_aligned+0x34>
 800873a:	1cc4      	adds	r4, r0, #3
 800873c:	f024 0403 	bic.w	r4, r4, #3
 8008740:	42a0      	cmp	r0, r4
 8008742:	d007      	beq.n	8008754 <sbrk_aligned+0x38>
 8008744:	1a21      	subs	r1, r4, r0
 8008746:	4628      	mov	r0, r5
 8008748:	f000 fe4e 	bl	80093e8 <_sbrk_r>
 800874c:	3001      	adds	r0, #1
 800874e:	d101      	bne.n	8008754 <sbrk_aligned+0x38>
 8008750:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008754:	4620      	mov	r0, r4
 8008756:	bd70      	pop	{r4, r5, r6, pc}
 8008758:	2000064c 	.word	0x2000064c

0800875c <_malloc_r>:
 800875c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008760:	1ccd      	adds	r5, r1, #3
 8008762:	f025 0503 	bic.w	r5, r5, #3
 8008766:	3508      	adds	r5, #8
 8008768:	2d0c      	cmp	r5, #12
 800876a:	bf38      	it	cc
 800876c:	250c      	movcc	r5, #12
 800876e:	2d00      	cmp	r5, #0
 8008770:	4607      	mov	r7, r0
 8008772:	db01      	blt.n	8008778 <_malloc_r+0x1c>
 8008774:	42a9      	cmp	r1, r5
 8008776:	d905      	bls.n	8008784 <_malloc_r+0x28>
 8008778:	230c      	movs	r3, #12
 800877a:	603b      	str	r3, [r7, #0]
 800877c:	2600      	movs	r6, #0
 800877e:	4630      	mov	r0, r6
 8008780:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008784:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008858 <_malloc_r+0xfc>
 8008788:	f000 f916 	bl	80089b8 <__malloc_lock>
 800878c:	f8d8 3000 	ldr.w	r3, [r8]
 8008790:	461c      	mov	r4, r3
 8008792:	bb5c      	cbnz	r4, 80087ec <_malloc_r+0x90>
 8008794:	4629      	mov	r1, r5
 8008796:	4638      	mov	r0, r7
 8008798:	f7ff ffc0 	bl	800871c <sbrk_aligned>
 800879c:	1c43      	adds	r3, r0, #1
 800879e:	4604      	mov	r4, r0
 80087a0:	d155      	bne.n	800884e <_malloc_r+0xf2>
 80087a2:	f8d8 4000 	ldr.w	r4, [r8]
 80087a6:	4626      	mov	r6, r4
 80087a8:	2e00      	cmp	r6, #0
 80087aa:	d145      	bne.n	8008838 <_malloc_r+0xdc>
 80087ac:	2c00      	cmp	r4, #0
 80087ae:	d048      	beq.n	8008842 <_malloc_r+0xe6>
 80087b0:	6823      	ldr	r3, [r4, #0]
 80087b2:	4631      	mov	r1, r6
 80087b4:	4638      	mov	r0, r7
 80087b6:	eb04 0903 	add.w	r9, r4, r3
 80087ba:	f000 fe15 	bl	80093e8 <_sbrk_r>
 80087be:	4581      	cmp	r9, r0
 80087c0:	d13f      	bne.n	8008842 <_malloc_r+0xe6>
 80087c2:	6821      	ldr	r1, [r4, #0]
 80087c4:	1a6d      	subs	r5, r5, r1
 80087c6:	4629      	mov	r1, r5
 80087c8:	4638      	mov	r0, r7
 80087ca:	f7ff ffa7 	bl	800871c <sbrk_aligned>
 80087ce:	3001      	adds	r0, #1
 80087d0:	d037      	beq.n	8008842 <_malloc_r+0xe6>
 80087d2:	6823      	ldr	r3, [r4, #0]
 80087d4:	442b      	add	r3, r5
 80087d6:	6023      	str	r3, [r4, #0]
 80087d8:	f8d8 3000 	ldr.w	r3, [r8]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d038      	beq.n	8008852 <_malloc_r+0xf6>
 80087e0:	685a      	ldr	r2, [r3, #4]
 80087e2:	42a2      	cmp	r2, r4
 80087e4:	d12b      	bne.n	800883e <_malloc_r+0xe2>
 80087e6:	2200      	movs	r2, #0
 80087e8:	605a      	str	r2, [r3, #4]
 80087ea:	e00f      	b.n	800880c <_malloc_r+0xb0>
 80087ec:	6822      	ldr	r2, [r4, #0]
 80087ee:	1b52      	subs	r2, r2, r5
 80087f0:	d41f      	bmi.n	8008832 <_malloc_r+0xd6>
 80087f2:	2a0b      	cmp	r2, #11
 80087f4:	d917      	bls.n	8008826 <_malloc_r+0xca>
 80087f6:	1961      	adds	r1, r4, r5
 80087f8:	42a3      	cmp	r3, r4
 80087fa:	6025      	str	r5, [r4, #0]
 80087fc:	bf18      	it	ne
 80087fe:	6059      	strne	r1, [r3, #4]
 8008800:	6863      	ldr	r3, [r4, #4]
 8008802:	bf08      	it	eq
 8008804:	f8c8 1000 	streq.w	r1, [r8]
 8008808:	5162      	str	r2, [r4, r5]
 800880a:	604b      	str	r3, [r1, #4]
 800880c:	4638      	mov	r0, r7
 800880e:	f104 060b 	add.w	r6, r4, #11
 8008812:	f000 f8d7 	bl	80089c4 <__malloc_unlock>
 8008816:	f026 0607 	bic.w	r6, r6, #7
 800881a:	1d23      	adds	r3, r4, #4
 800881c:	1af2      	subs	r2, r6, r3
 800881e:	d0ae      	beq.n	800877e <_malloc_r+0x22>
 8008820:	1b9b      	subs	r3, r3, r6
 8008822:	50a3      	str	r3, [r4, r2]
 8008824:	e7ab      	b.n	800877e <_malloc_r+0x22>
 8008826:	42a3      	cmp	r3, r4
 8008828:	6862      	ldr	r2, [r4, #4]
 800882a:	d1dd      	bne.n	80087e8 <_malloc_r+0x8c>
 800882c:	f8c8 2000 	str.w	r2, [r8]
 8008830:	e7ec      	b.n	800880c <_malloc_r+0xb0>
 8008832:	4623      	mov	r3, r4
 8008834:	6864      	ldr	r4, [r4, #4]
 8008836:	e7ac      	b.n	8008792 <_malloc_r+0x36>
 8008838:	4634      	mov	r4, r6
 800883a:	6876      	ldr	r6, [r6, #4]
 800883c:	e7b4      	b.n	80087a8 <_malloc_r+0x4c>
 800883e:	4613      	mov	r3, r2
 8008840:	e7cc      	b.n	80087dc <_malloc_r+0x80>
 8008842:	230c      	movs	r3, #12
 8008844:	603b      	str	r3, [r7, #0]
 8008846:	4638      	mov	r0, r7
 8008848:	f000 f8bc 	bl	80089c4 <__malloc_unlock>
 800884c:	e797      	b.n	800877e <_malloc_r+0x22>
 800884e:	6025      	str	r5, [r4, #0]
 8008850:	e7dc      	b.n	800880c <_malloc_r+0xb0>
 8008852:	605b      	str	r3, [r3, #4]
 8008854:	deff      	udf	#255	; 0xff
 8008856:	bf00      	nop
 8008858:	20000648 	.word	0x20000648

0800885c <__sflush_r>:
 800885c:	898a      	ldrh	r2, [r1, #12]
 800885e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008862:	4605      	mov	r5, r0
 8008864:	0710      	lsls	r0, r2, #28
 8008866:	460c      	mov	r4, r1
 8008868:	d458      	bmi.n	800891c <__sflush_r+0xc0>
 800886a:	684b      	ldr	r3, [r1, #4]
 800886c:	2b00      	cmp	r3, #0
 800886e:	dc05      	bgt.n	800887c <__sflush_r+0x20>
 8008870:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008872:	2b00      	cmp	r3, #0
 8008874:	dc02      	bgt.n	800887c <__sflush_r+0x20>
 8008876:	2000      	movs	r0, #0
 8008878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800887c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800887e:	2e00      	cmp	r6, #0
 8008880:	d0f9      	beq.n	8008876 <__sflush_r+0x1a>
 8008882:	2300      	movs	r3, #0
 8008884:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008888:	682f      	ldr	r7, [r5, #0]
 800888a:	6a21      	ldr	r1, [r4, #32]
 800888c:	602b      	str	r3, [r5, #0]
 800888e:	d032      	beq.n	80088f6 <__sflush_r+0x9a>
 8008890:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008892:	89a3      	ldrh	r3, [r4, #12]
 8008894:	075a      	lsls	r2, r3, #29
 8008896:	d505      	bpl.n	80088a4 <__sflush_r+0x48>
 8008898:	6863      	ldr	r3, [r4, #4]
 800889a:	1ac0      	subs	r0, r0, r3
 800889c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800889e:	b10b      	cbz	r3, 80088a4 <__sflush_r+0x48>
 80088a0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80088a2:	1ac0      	subs	r0, r0, r3
 80088a4:	2300      	movs	r3, #0
 80088a6:	4602      	mov	r2, r0
 80088a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80088aa:	6a21      	ldr	r1, [r4, #32]
 80088ac:	4628      	mov	r0, r5
 80088ae:	47b0      	blx	r6
 80088b0:	1c43      	adds	r3, r0, #1
 80088b2:	89a3      	ldrh	r3, [r4, #12]
 80088b4:	d106      	bne.n	80088c4 <__sflush_r+0x68>
 80088b6:	6829      	ldr	r1, [r5, #0]
 80088b8:	291d      	cmp	r1, #29
 80088ba:	d82b      	bhi.n	8008914 <__sflush_r+0xb8>
 80088bc:	4a29      	ldr	r2, [pc, #164]	; (8008964 <__sflush_r+0x108>)
 80088be:	410a      	asrs	r2, r1
 80088c0:	07d6      	lsls	r6, r2, #31
 80088c2:	d427      	bmi.n	8008914 <__sflush_r+0xb8>
 80088c4:	2200      	movs	r2, #0
 80088c6:	6062      	str	r2, [r4, #4]
 80088c8:	04d9      	lsls	r1, r3, #19
 80088ca:	6922      	ldr	r2, [r4, #16]
 80088cc:	6022      	str	r2, [r4, #0]
 80088ce:	d504      	bpl.n	80088da <__sflush_r+0x7e>
 80088d0:	1c42      	adds	r2, r0, #1
 80088d2:	d101      	bne.n	80088d8 <__sflush_r+0x7c>
 80088d4:	682b      	ldr	r3, [r5, #0]
 80088d6:	b903      	cbnz	r3, 80088da <__sflush_r+0x7e>
 80088d8:	6560      	str	r0, [r4, #84]	; 0x54
 80088da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80088dc:	602f      	str	r7, [r5, #0]
 80088de:	2900      	cmp	r1, #0
 80088e0:	d0c9      	beq.n	8008876 <__sflush_r+0x1a>
 80088e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80088e6:	4299      	cmp	r1, r3
 80088e8:	d002      	beq.n	80088f0 <__sflush_r+0x94>
 80088ea:	4628      	mov	r0, r5
 80088ec:	f000 fde0 	bl	80094b0 <_free_r>
 80088f0:	2000      	movs	r0, #0
 80088f2:	6360      	str	r0, [r4, #52]	; 0x34
 80088f4:	e7c0      	b.n	8008878 <__sflush_r+0x1c>
 80088f6:	2301      	movs	r3, #1
 80088f8:	4628      	mov	r0, r5
 80088fa:	47b0      	blx	r6
 80088fc:	1c41      	adds	r1, r0, #1
 80088fe:	d1c8      	bne.n	8008892 <__sflush_r+0x36>
 8008900:	682b      	ldr	r3, [r5, #0]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d0c5      	beq.n	8008892 <__sflush_r+0x36>
 8008906:	2b1d      	cmp	r3, #29
 8008908:	d001      	beq.n	800890e <__sflush_r+0xb2>
 800890a:	2b16      	cmp	r3, #22
 800890c:	d101      	bne.n	8008912 <__sflush_r+0xb6>
 800890e:	602f      	str	r7, [r5, #0]
 8008910:	e7b1      	b.n	8008876 <__sflush_r+0x1a>
 8008912:	89a3      	ldrh	r3, [r4, #12]
 8008914:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008918:	81a3      	strh	r3, [r4, #12]
 800891a:	e7ad      	b.n	8008878 <__sflush_r+0x1c>
 800891c:	690f      	ldr	r7, [r1, #16]
 800891e:	2f00      	cmp	r7, #0
 8008920:	d0a9      	beq.n	8008876 <__sflush_r+0x1a>
 8008922:	0793      	lsls	r3, r2, #30
 8008924:	680e      	ldr	r6, [r1, #0]
 8008926:	bf08      	it	eq
 8008928:	694b      	ldreq	r3, [r1, #20]
 800892a:	600f      	str	r7, [r1, #0]
 800892c:	bf18      	it	ne
 800892e:	2300      	movne	r3, #0
 8008930:	eba6 0807 	sub.w	r8, r6, r7
 8008934:	608b      	str	r3, [r1, #8]
 8008936:	f1b8 0f00 	cmp.w	r8, #0
 800893a:	dd9c      	ble.n	8008876 <__sflush_r+0x1a>
 800893c:	6a21      	ldr	r1, [r4, #32]
 800893e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008940:	4643      	mov	r3, r8
 8008942:	463a      	mov	r2, r7
 8008944:	4628      	mov	r0, r5
 8008946:	47b0      	blx	r6
 8008948:	2800      	cmp	r0, #0
 800894a:	dc06      	bgt.n	800895a <__sflush_r+0xfe>
 800894c:	89a3      	ldrh	r3, [r4, #12]
 800894e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008952:	81a3      	strh	r3, [r4, #12]
 8008954:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008958:	e78e      	b.n	8008878 <__sflush_r+0x1c>
 800895a:	4407      	add	r7, r0
 800895c:	eba8 0800 	sub.w	r8, r8, r0
 8008960:	e7e9      	b.n	8008936 <__sflush_r+0xda>
 8008962:	bf00      	nop
 8008964:	dfbffffe 	.word	0xdfbffffe

08008968 <_fflush_r>:
 8008968:	b538      	push	{r3, r4, r5, lr}
 800896a:	690b      	ldr	r3, [r1, #16]
 800896c:	4605      	mov	r5, r0
 800896e:	460c      	mov	r4, r1
 8008970:	b913      	cbnz	r3, 8008978 <_fflush_r+0x10>
 8008972:	2500      	movs	r5, #0
 8008974:	4628      	mov	r0, r5
 8008976:	bd38      	pop	{r3, r4, r5, pc}
 8008978:	b118      	cbz	r0, 8008982 <_fflush_r+0x1a>
 800897a:	6a03      	ldr	r3, [r0, #32]
 800897c:	b90b      	cbnz	r3, 8008982 <_fflush_r+0x1a>
 800897e:	f7fe fe83 	bl	8007688 <__sinit>
 8008982:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d0f3      	beq.n	8008972 <_fflush_r+0xa>
 800898a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800898c:	07d0      	lsls	r0, r2, #31
 800898e:	d404      	bmi.n	800899a <_fflush_r+0x32>
 8008990:	0599      	lsls	r1, r3, #22
 8008992:	d402      	bmi.n	800899a <_fflush_r+0x32>
 8008994:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008996:	f7fe fef6 	bl	8007786 <__retarget_lock_acquire_recursive>
 800899a:	4628      	mov	r0, r5
 800899c:	4621      	mov	r1, r4
 800899e:	f7ff ff5d 	bl	800885c <__sflush_r>
 80089a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80089a4:	07da      	lsls	r2, r3, #31
 80089a6:	4605      	mov	r5, r0
 80089a8:	d4e4      	bmi.n	8008974 <_fflush_r+0xc>
 80089aa:	89a3      	ldrh	r3, [r4, #12]
 80089ac:	059b      	lsls	r3, r3, #22
 80089ae:	d4e1      	bmi.n	8008974 <_fflush_r+0xc>
 80089b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80089b2:	f7fe fee9 	bl	8007788 <__retarget_lock_release_recursive>
 80089b6:	e7dd      	b.n	8008974 <_fflush_r+0xc>

080089b8 <__malloc_lock>:
 80089b8:	4801      	ldr	r0, [pc, #4]	; (80089c0 <__malloc_lock+0x8>)
 80089ba:	f7fe bee4 	b.w	8007786 <__retarget_lock_acquire_recursive>
 80089be:	bf00      	nop
 80089c0:	20000644 	.word	0x20000644

080089c4 <__malloc_unlock>:
 80089c4:	4801      	ldr	r0, [pc, #4]	; (80089cc <__malloc_unlock+0x8>)
 80089c6:	f7fe bedf 	b.w	8007788 <__retarget_lock_release_recursive>
 80089ca:	bf00      	nop
 80089cc:	20000644 	.word	0x20000644

080089d0 <_Balloc>:
 80089d0:	b570      	push	{r4, r5, r6, lr}
 80089d2:	69c6      	ldr	r6, [r0, #28]
 80089d4:	4604      	mov	r4, r0
 80089d6:	460d      	mov	r5, r1
 80089d8:	b976      	cbnz	r6, 80089f8 <_Balloc+0x28>
 80089da:	2010      	movs	r0, #16
 80089dc:	f7ff fe96 	bl	800870c <malloc>
 80089e0:	4602      	mov	r2, r0
 80089e2:	61e0      	str	r0, [r4, #28]
 80089e4:	b920      	cbnz	r0, 80089f0 <_Balloc+0x20>
 80089e6:	4b18      	ldr	r3, [pc, #96]	; (8008a48 <_Balloc+0x78>)
 80089e8:	4818      	ldr	r0, [pc, #96]	; (8008a4c <_Balloc+0x7c>)
 80089ea:	216b      	movs	r1, #107	; 0x6b
 80089ec:	f000 fd2c 	bl	8009448 <__assert_func>
 80089f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80089f4:	6006      	str	r6, [r0, #0]
 80089f6:	60c6      	str	r6, [r0, #12]
 80089f8:	69e6      	ldr	r6, [r4, #28]
 80089fa:	68f3      	ldr	r3, [r6, #12]
 80089fc:	b183      	cbz	r3, 8008a20 <_Balloc+0x50>
 80089fe:	69e3      	ldr	r3, [r4, #28]
 8008a00:	68db      	ldr	r3, [r3, #12]
 8008a02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008a06:	b9b8      	cbnz	r0, 8008a38 <_Balloc+0x68>
 8008a08:	2101      	movs	r1, #1
 8008a0a:	fa01 f605 	lsl.w	r6, r1, r5
 8008a0e:	1d72      	adds	r2, r6, #5
 8008a10:	0092      	lsls	r2, r2, #2
 8008a12:	4620      	mov	r0, r4
 8008a14:	f000 fd36 	bl	8009484 <_calloc_r>
 8008a18:	b160      	cbz	r0, 8008a34 <_Balloc+0x64>
 8008a1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008a1e:	e00e      	b.n	8008a3e <_Balloc+0x6e>
 8008a20:	2221      	movs	r2, #33	; 0x21
 8008a22:	2104      	movs	r1, #4
 8008a24:	4620      	mov	r0, r4
 8008a26:	f000 fd2d 	bl	8009484 <_calloc_r>
 8008a2a:	69e3      	ldr	r3, [r4, #28]
 8008a2c:	60f0      	str	r0, [r6, #12]
 8008a2e:	68db      	ldr	r3, [r3, #12]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d1e4      	bne.n	80089fe <_Balloc+0x2e>
 8008a34:	2000      	movs	r0, #0
 8008a36:	bd70      	pop	{r4, r5, r6, pc}
 8008a38:	6802      	ldr	r2, [r0, #0]
 8008a3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008a3e:	2300      	movs	r3, #0
 8008a40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008a44:	e7f7      	b.n	8008a36 <_Balloc+0x66>
 8008a46:	bf00      	nop
 8008a48:	08009701 	.word	0x08009701
 8008a4c:	08009792 	.word	0x08009792

08008a50 <_Bfree>:
 8008a50:	b570      	push	{r4, r5, r6, lr}
 8008a52:	69c6      	ldr	r6, [r0, #28]
 8008a54:	4605      	mov	r5, r0
 8008a56:	460c      	mov	r4, r1
 8008a58:	b976      	cbnz	r6, 8008a78 <_Bfree+0x28>
 8008a5a:	2010      	movs	r0, #16
 8008a5c:	f7ff fe56 	bl	800870c <malloc>
 8008a60:	4602      	mov	r2, r0
 8008a62:	61e8      	str	r0, [r5, #28]
 8008a64:	b920      	cbnz	r0, 8008a70 <_Bfree+0x20>
 8008a66:	4b09      	ldr	r3, [pc, #36]	; (8008a8c <_Bfree+0x3c>)
 8008a68:	4809      	ldr	r0, [pc, #36]	; (8008a90 <_Bfree+0x40>)
 8008a6a:	218f      	movs	r1, #143	; 0x8f
 8008a6c:	f000 fcec 	bl	8009448 <__assert_func>
 8008a70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a74:	6006      	str	r6, [r0, #0]
 8008a76:	60c6      	str	r6, [r0, #12]
 8008a78:	b13c      	cbz	r4, 8008a8a <_Bfree+0x3a>
 8008a7a:	69eb      	ldr	r3, [r5, #28]
 8008a7c:	6862      	ldr	r2, [r4, #4]
 8008a7e:	68db      	ldr	r3, [r3, #12]
 8008a80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008a84:	6021      	str	r1, [r4, #0]
 8008a86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008a8a:	bd70      	pop	{r4, r5, r6, pc}
 8008a8c:	08009701 	.word	0x08009701
 8008a90:	08009792 	.word	0x08009792

08008a94 <__multadd>:
 8008a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a98:	690d      	ldr	r5, [r1, #16]
 8008a9a:	4607      	mov	r7, r0
 8008a9c:	460c      	mov	r4, r1
 8008a9e:	461e      	mov	r6, r3
 8008aa0:	f101 0c14 	add.w	ip, r1, #20
 8008aa4:	2000      	movs	r0, #0
 8008aa6:	f8dc 3000 	ldr.w	r3, [ip]
 8008aaa:	b299      	uxth	r1, r3
 8008aac:	fb02 6101 	mla	r1, r2, r1, r6
 8008ab0:	0c1e      	lsrs	r6, r3, #16
 8008ab2:	0c0b      	lsrs	r3, r1, #16
 8008ab4:	fb02 3306 	mla	r3, r2, r6, r3
 8008ab8:	b289      	uxth	r1, r1
 8008aba:	3001      	adds	r0, #1
 8008abc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008ac0:	4285      	cmp	r5, r0
 8008ac2:	f84c 1b04 	str.w	r1, [ip], #4
 8008ac6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008aca:	dcec      	bgt.n	8008aa6 <__multadd+0x12>
 8008acc:	b30e      	cbz	r6, 8008b12 <__multadd+0x7e>
 8008ace:	68a3      	ldr	r3, [r4, #8]
 8008ad0:	42ab      	cmp	r3, r5
 8008ad2:	dc19      	bgt.n	8008b08 <__multadd+0x74>
 8008ad4:	6861      	ldr	r1, [r4, #4]
 8008ad6:	4638      	mov	r0, r7
 8008ad8:	3101      	adds	r1, #1
 8008ada:	f7ff ff79 	bl	80089d0 <_Balloc>
 8008ade:	4680      	mov	r8, r0
 8008ae0:	b928      	cbnz	r0, 8008aee <__multadd+0x5a>
 8008ae2:	4602      	mov	r2, r0
 8008ae4:	4b0c      	ldr	r3, [pc, #48]	; (8008b18 <__multadd+0x84>)
 8008ae6:	480d      	ldr	r0, [pc, #52]	; (8008b1c <__multadd+0x88>)
 8008ae8:	21ba      	movs	r1, #186	; 0xba
 8008aea:	f000 fcad 	bl	8009448 <__assert_func>
 8008aee:	6922      	ldr	r2, [r4, #16]
 8008af0:	3202      	adds	r2, #2
 8008af2:	f104 010c 	add.w	r1, r4, #12
 8008af6:	0092      	lsls	r2, r2, #2
 8008af8:	300c      	adds	r0, #12
 8008afa:	f000 fc97 	bl	800942c <memcpy>
 8008afe:	4621      	mov	r1, r4
 8008b00:	4638      	mov	r0, r7
 8008b02:	f7ff ffa5 	bl	8008a50 <_Bfree>
 8008b06:	4644      	mov	r4, r8
 8008b08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008b0c:	3501      	adds	r5, #1
 8008b0e:	615e      	str	r6, [r3, #20]
 8008b10:	6125      	str	r5, [r4, #16]
 8008b12:	4620      	mov	r0, r4
 8008b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b18:	08009770 	.word	0x08009770
 8008b1c:	08009792 	.word	0x08009792

08008b20 <__hi0bits>:
 8008b20:	0c03      	lsrs	r3, r0, #16
 8008b22:	041b      	lsls	r3, r3, #16
 8008b24:	b9d3      	cbnz	r3, 8008b5c <__hi0bits+0x3c>
 8008b26:	0400      	lsls	r0, r0, #16
 8008b28:	2310      	movs	r3, #16
 8008b2a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008b2e:	bf04      	itt	eq
 8008b30:	0200      	lsleq	r0, r0, #8
 8008b32:	3308      	addeq	r3, #8
 8008b34:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008b38:	bf04      	itt	eq
 8008b3a:	0100      	lsleq	r0, r0, #4
 8008b3c:	3304      	addeq	r3, #4
 8008b3e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008b42:	bf04      	itt	eq
 8008b44:	0080      	lsleq	r0, r0, #2
 8008b46:	3302      	addeq	r3, #2
 8008b48:	2800      	cmp	r0, #0
 8008b4a:	db05      	blt.n	8008b58 <__hi0bits+0x38>
 8008b4c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008b50:	f103 0301 	add.w	r3, r3, #1
 8008b54:	bf08      	it	eq
 8008b56:	2320      	moveq	r3, #32
 8008b58:	4618      	mov	r0, r3
 8008b5a:	4770      	bx	lr
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	e7e4      	b.n	8008b2a <__hi0bits+0xa>

08008b60 <__lo0bits>:
 8008b60:	6803      	ldr	r3, [r0, #0]
 8008b62:	f013 0207 	ands.w	r2, r3, #7
 8008b66:	d00c      	beq.n	8008b82 <__lo0bits+0x22>
 8008b68:	07d9      	lsls	r1, r3, #31
 8008b6a:	d422      	bmi.n	8008bb2 <__lo0bits+0x52>
 8008b6c:	079a      	lsls	r2, r3, #30
 8008b6e:	bf49      	itett	mi
 8008b70:	085b      	lsrmi	r3, r3, #1
 8008b72:	089b      	lsrpl	r3, r3, #2
 8008b74:	6003      	strmi	r3, [r0, #0]
 8008b76:	2201      	movmi	r2, #1
 8008b78:	bf5c      	itt	pl
 8008b7a:	6003      	strpl	r3, [r0, #0]
 8008b7c:	2202      	movpl	r2, #2
 8008b7e:	4610      	mov	r0, r2
 8008b80:	4770      	bx	lr
 8008b82:	b299      	uxth	r1, r3
 8008b84:	b909      	cbnz	r1, 8008b8a <__lo0bits+0x2a>
 8008b86:	0c1b      	lsrs	r3, r3, #16
 8008b88:	2210      	movs	r2, #16
 8008b8a:	b2d9      	uxtb	r1, r3
 8008b8c:	b909      	cbnz	r1, 8008b92 <__lo0bits+0x32>
 8008b8e:	3208      	adds	r2, #8
 8008b90:	0a1b      	lsrs	r3, r3, #8
 8008b92:	0719      	lsls	r1, r3, #28
 8008b94:	bf04      	itt	eq
 8008b96:	091b      	lsreq	r3, r3, #4
 8008b98:	3204      	addeq	r2, #4
 8008b9a:	0799      	lsls	r1, r3, #30
 8008b9c:	bf04      	itt	eq
 8008b9e:	089b      	lsreq	r3, r3, #2
 8008ba0:	3202      	addeq	r2, #2
 8008ba2:	07d9      	lsls	r1, r3, #31
 8008ba4:	d403      	bmi.n	8008bae <__lo0bits+0x4e>
 8008ba6:	085b      	lsrs	r3, r3, #1
 8008ba8:	f102 0201 	add.w	r2, r2, #1
 8008bac:	d003      	beq.n	8008bb6 <__lo0bits+0x56>
 8008bae:	6003      	str	r3, [r0, #0]
 8008bb0:	e7e5      	b.n	8008b7e <__lo0bits+0x1e>
 8008bb2:	2200      	movs	r2, #0
 8008bb4:	e7e3      	b.n	8008b7e <__lo0bits+0x1e>
 8008bb6:	2220      	movs	r2, #32
 8008bb8:	e7e1      	b.n	8008b7e <__lo0bits+0x1e>
	...

08008bbc <__i2b>:
 8008bbc:	b510      	push	{r4, lr}
 8008bbe:	460c      	mov	r4, r1
 8008bc0:	2101      	movs	r1, #1
 8008bc2:	f7ff ff05 	bl	80089d0 <_Balloc>
 8008bc6:	4602      	mov	r2, r0
 8008bc8:	b928      	cbnz	r0, 8008bd6 <__i2b+0x1a>
 8008bca:	4b05      	ldr	r3, [pc, #20]	; (8008be0 <__i2b+0x24>)
 8008bcc:	4805      	ldr	r0, [pc, #20]	; (8008be4 <__i2b+0x28>)
 8008bce:	f240 1145 	movw	r1, #325	; 0x145
 8008bd2:	f000 fc39 	bl	8009448 <__assert_func>
 8008bd6:	2301      	movs	r3, #1
 8008bd8:	6144      	str	r4, [r0, #20]
 8008bda:	6103      	str	r3, [r0, #16]
 8008bdc:	bd10      	pop	{r4, pc}
 8008bde:	bf00      	nop
 8008be0:	08009770 	.word	0x08009770
 8008be4:	08009792 	.word	0x08009792

08008be8 <__multiply>:
 8008be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bec:	4691      	mov	r9, r2
 8008bee:	690a      	ldr	r2, [r1, #16]
 8008bf0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008bf4:	429a      	cmp	r2, r3
 8008bf6:	bfb8      	it	lt
 8008bf8:	460b      	movlt	r3, r1
 8008bfa:	460c      	mov	r4, r1
 8008bfc:	bfbc      	itt	lt
 8008bfe:	464c      	movlt	r4, r9
 8008c00:	4699      	movlt	r9, r3
 8008c02:	6927      	ldr	r7, [r4, #16]
 8008c04:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008c08:	68a3      	ldr	r3, [r4, #8]
 8008c0a:	6861      	ldr	r1, [r4, #4]
 8008c0c:	eb07 060a 	add.w	r6, r7, sl
 8008c10:	42b3      	cmp	r3, r6
 8008c12:	b085      	sub	sp, #20
 8008c14:	bfb8      	it	lt
 8008c16:	3101      	addlt	r1, #1
 8008c18:	f7ff feda 	bl	80089d0 <_Balloc>
 8008c1c:	b930      	cbnz	r0, 8008c2c <__multiply+0x44>
 8008c1e:	4602      	mov	r2, r0
 8008c20:	4b44      	ldr	r3, [pc, #272]	; (8008d34 <__multiply+0x14c>)
 8008c22:	4845      	ldr	r0, [pc, #276]	; (8008d38 <__multiply+0x150>)
 8008c24:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008c28:	f000 fc0e 	bl	8009448 <__assert_func>
 8008c2c:	f100 0514 	add.w	r5, r0, #20
 8008c30:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008c34:	462b      	mov	r3, r5
 8008c36:	2200      	movs	r2, #0
 8008c38:	4543      	cmp	r3, r8
 8008c3a:	d321      	bcc.n	8008c80 <__multiply+0x98>
 8008c3c:	f104 0314 	add.w	r3, r4, #20
 8008c40:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008c44:	f109 0314 	add.w	r3, r9, #20
 8008c48:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008c4c:	9202      	str	r2, [sp, #8]
 8008c4e:	1b3a      	subs	r2, r7, r4
 8008c50:	3a15      	subs	r2, #21
 8008c52:	f022 0203 	bic.w	r2, r2, #3
 8008c56:	3204      	adds	r2, #4
 8008c58:	f104 0115 	add.w	r1, r4, #21
 8008c5c:	428f      	cmp	r7, r1
 8008c5e:	bf38      	it	cc
 8008c60:	2204      	movcc	r2, #4
 8008c62:	9201      	str	r2, [sp, #4]
 8008c64:	9a02      	ldr	r2, [sp, #8]
 8008c66:	9303      	str	r3, [sp, #12]
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	d80c      	bhi.n	8008c86 <__multiply+0x9e>
 8008c6c:	2e00      	cmp	r6, #0
 8008c6e:	dd03      	ble.n	8008c78 <__multiply+0x90>
 8008c70:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d05b      	beq.n	8008d30 <__multiply+0x148>
 8008c78:	6106      	str	r6, [r0, #16]
 8008c7a:	b005      	add	sp, #20
 8008c7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c80:	f843 2b04 	str.w	r2, [r3], #4
 8008c84:	e7d8      	b.n	8008c38 <__multiply+0x50>
 8008c86:	f8b3 a000 	ldrh.w	sl, [r3]
 8008c8a:	f1ba 0f00 	cmp.w	sl, #0
 8008c8e:	d024      	beq.n	8008cda <__multiply+0xf2>
 8008c90:	f104 0e14 	add.w	lr, r4, #20
 8008c94:	46a9      	mov	r9, r5
 8008c96:	f04f 0c00 	mov.w	ip, #0
 8008c9a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008c9e:	f8d9 1000 	ldr.w	r1, [r9]
 8008ca2:	fa1f fb82 	uxth.w	fp, r2
 8008ca6:	b289      	uxth	r1, r1
 8008ca8:	fb0a 110b 	mla	r1, sl, fp, r1
 8008cac:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008cb0:	f8d9 2000 	ldr.w	r2, [r9]
 8008cb4:	4461      	add	r1, ip
 8008cb6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008cba:	fb0a c20b 	mla	r2, sl, fp, ip
 8008cbe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008cc2:	b289      	uxth	r1, r1
 8008cc4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008cc8:	4577      	cmp	r7, lr
 8008cca:	f849 1b04 	str.w	r1, [r9], #4
 8008cce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008cd2:	d8e2      	bhi.n	8008c9a <__multiply+0xb2>
 8008cd4:	9a01      	ldr	r2, [sp, #4]
 8008cd6:	f845 c002 	str.w	ip, [r5, r2]
 8008cda:	9a03      	ldr	r2, [sp, #12]
 8008cdc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008ce0:	3304      	adds	r3, #4
 8008ce2:	f1b9 0f00 	cmp.w	r9, #0
 8008ce6:	d021      	beq.n	8008d2c <__multiply+0x144>
 8008ce8:	6829      	ldr	r1, [r5, #0]
 8008cea:	f104 0c14 	add.w	ip, r4, #20
 8008cee:	46ae      	mov	lr, r5
 8008cf0:	f04f 0a00 	mov.w	sl, #0
 8008cf4:	f8bc b000 	ldrh.w	fp, [ip]
 8008cf8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008cfc:	fb09 220b 	mla	r2, r9, fp, r2
 8008d00:	4452      	add	r2, sl
 8008d02:	b289      	uxth	r1, r1
 8008d04:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008d08:	f84e 1b04 	str.w	r1, [lr], #4
 8008d0c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008d10:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008d14:	f8be 1000 	ldrh.w	r1, [lr]
 8008d18:	fb09 110a 	mla	r1, r9, sl, r1
 8008d1c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008d20:	4567      	cmp	r7, ip
 8008d22:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008d26:	d8e5      	bhi.n	8008cf4 <__multiply+0x10c>
 8008d28:	9a01      	ldr	r2, [sp, #4]
 8008d2a:	50a9      	str	r1, [r5, r2]
 8008d2c:	3504      	adds	r5, #4
 8008d2e:	e799      	b.n	8008c64 <__multiply+0x7c>
 8008d30:	3e01      	subs	r6, #1
 8008d32:	e79b      	b.n	8008c6c <__multiply+0x84>
 8008d34:	08009770 	.word	0x08009770
 8008d38:	08009792 	.word	0x08009792

08008d3c <__pow5mult>:
 8008d3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d40:	4615      	mov	r5, r2
 8008d42:	f012 0203 	ands.w	r2, r2, #3
 8008d46:	4606      	mov	r6, r0
 8008d48:	460f      	mov	r7, r1
 8008d4a:	d007      	beq.n	8008d5c <__pow5mult+0x20>
 8008d4c:	4c25      	ldr	r4, [pc, #148]	; (8008de4 <__pow5mult+0xa8>)
 8008d4e:	3a01      	subs	r2, #1
 8008d50:	2300      	movs	r3, #0
 8008d52:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008d56:	f7ff fe9d 	bl	8008a94 <__multadd>
 8008d5a:	4607      	mov	r7, r0
 8008d5c:	10ad      	asrs	r5, r5, #2
 8008d5e:	d03d      	beq.n	8008ddc <__pow5mult+0xa0>
 8008d60:	69f4      	ldr	r4, [r6, #28]
 8008d62:	b97c      	cbnz	r4, 8008d84 <__pow5mult+0x48>
 8008d64:	2010      	movs	r0, #16
 8008d66:	f7ff fcd1 	bl	800870c <malloc>
 8008d6a:	4602      	mov	r2, r0
 8008d6c:	61f0      	str	r0, [r6, #28]
 8008d6e:	b928      	cbnz	r0, 8008d7c <__pow5mult+0x40>
 8008d70:	4b1d      	ldr	r3, [pc, #116]	; (8008de8 <__pow5mult+0xac>)
 8008d72:	481e      	ldr	r0, [pc, #120]	; (8008dec <__pow5mult+0xb0>)
 8008d74:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008d78:	f000 fb66 	bl	8009448 <__assert_func>
 8008d7c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008d80:	6004      	str	r4, [r0, #0]
 8008d82:	60c4      	str	r4, [r0, #12]
 8008d84:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008d88:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008d8c:	b94c      	cbnz	r4, 8008da2 <__pow5mult+0x66>
 8008d8e:	f240 2171 	movw	r1, #625	; 0x271
 8008d92:	4630      	mov	r0, r6
 8008d94:	f7ff ff12 	bl	8008bbc <__i2b>
 8008d98:	2300      	movs	r3, #0
 8008d9a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008d9e:	4604      	mov	r4, r0
 8008da0:	6003      	str	r3, [r0, #0]
 8008da2:	f04f 0900 	mov.w	r9, #0
 8008da6:	07eb      	lsls	r3, r5, #31
 8008da8:	d50a      	bpl.n	8008dc0 <__pow5mult+0x84>
 8008daa:	4639      	mov	r1, r7
 8008dac:	4622      	mov	r2, r4
 8008dae:	4630      	mov	r0, r6
 8008db0:	f7ff ff1a 	bl	8008be8 <__multiply>
 8008db4:	4639      	mov	r1, r7
 8008db6:	4680      	mov	r8, r0
 8008db8:	4630      	mov	r0, r6
 8008dba:	f7ff fe49 	bl	8008a50 <_Bfree>
 8008dbe:	4647      	mov	r7, r8
 8008dc0:	106d      	asrs	r5, r5, #1
 8008dc2:	d00b      	beq.n	8008ddc <__pow5mult+0xa0>
 8008dc4:	6820      	ldr	r0, [r4, #0]
 8008dc6:	b938      	cbnz	r0, 8008dd8 <__pow5mult+0x9c>
 8008dc8:	4622      	mov	r2, r4
 8008dca:	4621      	mov	r1, r4
 8008dcc:	4630      	mov	r0, r6
 8008dce:	f7ff ff0b 	bl	8008be8 <__multiply>
 8008dd2:	6020      	str	r0, [r4, #0]
 8008dd4:	f8c0 9000 	str.w	r9, [r0]
 8008dd8:	4604      	mov	r4, r0
 8008dda:	e7e4      	b.n	8008da6 <__pow5mult+0x6a>
 8008ddc:	4638      	mov	r0, r7
 8008dde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008de2:	bf00      	nop
 8008de4:	080098e0 	.word	0x080098e0
 8008de8:	08009701 	.word	0x08009701
 8008dec:	08009792 	.word	0x08009792

08008df0 <__lshift>:
 8008df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008df4:	460c      	mov	r4, r1
 8008df6:	6849      	ldr	r1, [r1, #4]
 8008df8:	6923      	ldr	r3, [r4, #16]
 8008dfa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008dfe:	68a3      	ldr	r3, [r4, #8]
 8008e00:	4607      	mov	r7, r0
 8008e02:	4691      	mov	r9, r2
 8008e04:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008e08:	f108 0601 	add.w	r6, r8, #1
 8008e0c:	42b3      	cmp	r3, r6
 8008e0e:	db0b      	blt.n	8008e28 <__lshift+0x38>
 8008e10:	4638      	mov	r0, r7
 8008e12:	f7ff fddd 	bl	80089d0 <_Balloc>
 8008e16:	4605      	mov	r5, r0
 8008e18:	b948      	cbnz	r0, 8008e2e <__lshift+0x3e>
 8008e1a:	4602      	mov	r2, r0
 8008e1c:	4b28      	ldr	r3, [pc, #160]	; (8008ec0 <__lshift+0xd0>)
 8008e1e:	4829      	ldr	r0, [pc, #164]	; (8008ec4 <__lshift+0xd4>)
 8008e20:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008e24:	f000 fb10 	bl	8009448 <__assert_func>
 8008e28:	3101      	adds	r1, #1
 8008e2a:	005b      	lsls	r3, r3, #1
 8008e2c:	e7ee      	b.n	8008e0c <__lshift+0x1c>
 8008e2e:	2300      	movs	r3, #0
 8008e30:	f100 0114 	add.w	r1, r0, #20
 8008e34:	f100 0210 	add.w	r2, r0, #16
 8008e38:	4618      	mov	r0, r3
 8008e3a:	4553      	cmp	r3, sl
 8008e3c:	db33      	blt.n	8008ea6 <__lshift+0xb6>
 8008e3e:	6920      	ldr	r0, [r4, #16]
 8008e40:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008e44:	f104 0314 	add.w	r3, r4, #20
 8008e48:	f019 091f 	ands.w	r9, r9, #31
 8008e4c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008e50:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008e54:	d02b      	beq.n	8008eae <__lshift+0xbe>
 8008e56:	f1c9 0e20 	rsb	lr, r9, #32
 8008e5a:	468a      	mov	sl, r1
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	6818      	ldr	r0, [r3, #0]
 8008e60:	fa00 f009 	lsl.w	r0, r0, r9
 8008e64:	4310      	orrs	r0, r2
 8008e66:	f84a 0b04 	str.w	r0, [sl], #4
 8008e6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e6e:	459c      	cmp	ip, r3
 8008e70:	fa22 f20e 	lsr.w	r2, r2, lr
 8008e74:	d8f3      	bhi.n	8008e5e <__lshift+0x6e>
 8008e76:	ebac 0304 	sub.w	r3, ip, r4
 8008e7a:	3b15      	subs	r3, #21
 8008e7c:	f023 0303 	bic.w	r3, r3, #3
 8008e80:	3304      	adds	r3, #4
 8008e82:	f104 0015 	add.w	r0, r4, #21
 8008e86:	4584      	cmp	ip, r0
 8008e88:	bf38      	it	cc
 8008e8a:	2304      	movcc	r3, #4
 8008e8c:	50ca      	str	r2, [r1, r3]
 8008e8e:	b10a      	cbz	r2, 8008e94 <__lshift+0xa4>
 8008e90:	f108 0602 	add.w	r6, r8, #2
 8008e94:	3e01      	subs	r6, #1
 8008e96:	4638      	mov	r0, r7
 8008e98:	612e      	str	r6, [r5, #16]
 8008e9a:	4621      	mov	r1, r4
 8008e9c:	f7ff fdd8 	bl	8008a50 <_Bfree>
 8008ea0:	4628      	mov	r0, r5
 8008ea2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ea6:	f842 0f04 	str.w	r0, [r2, #4]!
 8008eaa:	3301      	adds	r3, #1
 8008eac:	e7c5      	b.n	8008e3a <__lshift+0x4a>
 8008eae:	3904      	subs	r1, #4
 8008eb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008eb4:	f841 2f04 	str.w	r2, [r1, #4]!
 8008eb8:	459c      	cmp	ip, r3
 8008eba:	d8f9      	bhi.n	8008eb0 <__lshift+0xc0>
 8008ebc:	e7ea      	b.n	8008e94 <__lshift+0xa4>
 8008ebe:	bf00      	nop
 8008ec0:	08009770 	.word	0x08009770
 8008ec4:	08009792 	.word	0x08009792

08008ec8 <__mcmp>:
 8008ec8:	b530      	push	{r4, r5, lr}
 8008eca:	6902      	ldr	r2, [r0, #16]
 8008ecc:	690c      	ldr	r4, [r1, #16]
 8008ece:	1b12      	subs	r2, r2, r4
 8008ed0:	d10e      	bne.n	8008ef0 <__mcmp+0x28>
 8008ed2:	f100 0314 	add.w	r3, r0, #20
 8008ed6:	3114      	adds	r1, #20
 8008ed8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008edc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008ee0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008ee4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008ee8:	42a5      	cmp	r5, r4
 8008eea:	d003      	beq.n	8008ef4 <__mcmp+0x2c>
 8008eec:	d305      	bcc.n	8008efa <__mcmp+0x32>
 8008eee:	2201      	movs	r2, #1
 8008ef0:	4610      	mov	r0, r2
 8008ef2:	bd30      	pop	{r4, r5, pc}
 8008ef4:	4283      	cmp	r3, r0
 8008ef6:	d3f3      	bcc.n	8008ee0 <__mcmp+0x18>
 8008ef8:	e7fa      	b.n	8008ef0 <__mcmp+0x28>
 8008efa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008efe:	e7f7      	b.n	8008ef0 <__mcmp+0x28>

08008f00 <__mdiff>:
 8008f00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f04:	460c      	mov	r4, r1
 8008f06:	4606      	mov	r6, r0
 8008f08:	4611      	mov	r1, r2
 8008f0a:	4620      	mov	r0, r4
 8008f0c:	4690      	mov	r8, r2
 8008f0e:	f7ff ffdb 	bl	8008ec8 <__mcmp>
 8008f12:	1e05      	subs	r5, r0, #0
 8008f14:	d110      	bne.n	8008f38 <__mdiff+0x38>
 8008f16:	4629      	mov	r1, r5
 8008f18:	4630      	mov	r0, r6
 8008f1a:	f7ff fd59 	bl	80089d0 <_Balloc>
 8008f1e:	b930      	cbnz	r0, 8008f2e <__mdiff+0x2e>
 8008f20:	4b3a      	ldr	r3, [pc, #232]	; (800900c <__mdiff+0x10c>)
 8008f22:	4602      	mov	r2, r0
 8008f24:	f240 2137 	movw	r1, #567	; 0x237
 8008f28:	4839      	ldr	r0, [pc, #228]	; (8009010 <__mdiff+0x110>)
 8008f2a:	f000 fa8d 	bl	8009448 <__assert_func>
 8008f2e:	2301      	movs	r3, #1
 8008f30:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008f34:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f38:	bfa4      	itt	ge
 8008f3a:	4643      	movge	r3, r8
 8008f3c:	46a0      	movge	r8, r4
 8008f3e:	4630      	mov	r0, r6
 8008f40:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008f44:	bfa6      	itte	ge
 8008f46:	461c      	movge	r4, r3
 8008f48:	2500      	movge	r5, #0
 8008f4a:	2501      	movlt	r5, #1
 8008f4c:	f7ff fd40 	bl	80089d0 <_Balloc>
 8008f50:	b920      	cbnz	r0, 8008f5c <__mdiff+0x5c>
 8008f52:	4b2e      	ldr	r3, [pc, #184]	; (800900c <__mdiff+0x10c>)
 8008f54:	4602      	mov	r2, r0
 8008f56:	f240 2145 	movw	r1, #581	; 0x245
 8008f5a:	e7e5      	b.n	8008f28 <__mdiff+0x28>
 8008f5c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008f60:	6926      	ldr	r6, [r4, #16]
 8008f62:	60c5      	str	r5, [r0, #12]
 8008f64:	f104 0914 	add.w	r9, r4, #20
 8008f68:	f108 0514 	add.w	r5, r8, #20
 8008f6c:	f100 0e14 	add.w	lr, r0, #20
 8008f70:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008f74:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008f78:	f108 0210 	add.w	r2, r8, #16
 8008f7c:	46f2      	mov	sl, lr
 8008f7e:	2100      	movs	r1, #0
 8008f80:	f859 3b04 	ldr.w	r3, [r9], #4
 8008f84:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008f88:	fa11 f88b 	uxtah	r8, r1, fp
 8008f8c:	b299      	uxth	r1, r3
 8008f8e:	0c1b      	lsrs	r3, r3, #16
 8008f90:	eba8 0801 	sub.w	r8, r8, r1
 8008f94:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008f98:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008f9c:	fa1f f888 	uxth.w	r8, r8
 8008fa0:	1419      	asrs	r1, r3, #16
 8008fa2:	454e      	cmp	r6, r9
 8008fa4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008fa8:	f84a 3b04 	str.w	r3, [sl], #4
 8008fac:	d8e8      	bhi.n	8008f80 <__mdiff+0x80>
 8008fae:	1b33      	subs	r3, r6, r4
 8008fb0:	3b15      	subs	r3, #21
 8008fb2:	f023 0303 	bic.w	r3, r3, #3
 8008fb6:	3304      	adds	r3, #4
 8008fb8:	3415      	adds	r4, #21
 8008fba:	42a6      	cmp	r6, r4
 8008fbc:	bf38      	it	cc
 8008fbe:	2304      	movcc	r3, #4
 8008fc0:	441d      	add	r5, r3
 8008fc2:	4473      	add	r3, lr
 8008fc4:	469e      	mov	lr, r3
 8008fc6:	462e      	mov	r6, r5
 8008fc8:	4566      	cmp	r6, ip
 8008fca:	d30e      	bcc.n	8008fea <__mdiff+0xea>
 8008fcc:	f10c 0203 	add.w	r2, ip, #3
 8008fd0:	1b52      	subs	r2, r2, r5
 8008fd2:	f022 0203 	bic.w	r2, r2, #3
 8008fd6:	3d03      	subs	r5, #3
 8008fd8:	45ac      	cmp	ip, r5
 8008fda:	bf38      	it	cc
 8008fdc:	2200      	movcc	r2, #0
 8008fde:	4413      	add	r3, r2
 8008fe0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008fe4:	b17a      	cbz	r2, 8009006 <__mdiff+0x106>
 8008fe6:	6107      	str	r7, [r0, #16]
 8008fe8:	e7a4      	b.n	8008f34 <__mdiff+0x34>
 8008fea:	f856 8b04 	ldr.w	r8, [r6], #4
 8008fee:	fa11 f288 	uxtah	r2, r1, r8
 8008ff2:	1414      	asrs	r4, r2, #16
 8008ff4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008ff8:	b292      	uxth	r2, r2
 8008ffa:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008ffe:	f84e 2b04 	str.w	r2, [lr], #4
 8009002:	1421      	asrs	r1, r4, #16
 8009004:	e7e0      	b.n	8008fc8 <__mdiff+0xc8>
 8009006:	3f01      	subs	r7, #1
 8009008:	e7ea      	b.n	8008fe0 <__mdiff+0xe0>
 800900a:	bf00      	nop
 800900c:	08009770 	.word	0x08009770
 8009010:	08009792 	.word	0x08009792

08009014 <__d2b>:
 8009014:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009018:	460f      	mov	r7, r1
 800901a:	2101      	movs	r1, #1
 800901c:	ec59 8b10 	vmov	r8, r9, d0
 8009020:	4616      	mov	r6, r2
 8009022:	f7ff fcd5 	bl	80089d0 <_Balloc>
 8009026:	4604      	mov	r4, r0
 8009028:	b930      	cbnz	r0, 8009038 <__d2b+0x24>
 800902a:	4602      	mov	r2, r0
 800902c:	4b24      	ldr	r3, [pc, #144]	; (80090c0 <__d2b+0xac>)
 800902e:	4825      	ldr	r0, [pc, #148]	; (80090c4 <__d2b+0xb0>)
 8009030:	f240 310f 	movw	r1, #783	; 0x30f
 8009034:	f000 fa08 	bl	8009448 <__assert_func>
 8009038:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800903c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009040:	bb2d      	cbnz	r5, 800908e <__d2b+0x7a>
 8009042:	9301      	str	r3, [sp, #4]
 8009044:	f1b8 0300 	subs.w	r3, r8, #0
 8009048:	d026      	beq.n	8009098 <__d2b+0x84>
 800904a:	4668      	mov	r0, sp
 800904c:	9300      	str	r3, [sp, #0]
 800904e:	f7ff fd87 	bl	8008b60 <__lo0bits>
 8009052:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009056:	b1e8      	cbz	r0, 8009094 <__d2b+0x80>
 8009058:	f1c0 0320 	rsb	r3, r0, #32
 800905c:	fa02 f303 	lsl.w	r3, r2, r3
 8009060:	430b      	orrs	r3, r1
 8009062:	40c2      	lsrs	r2, r0
 8009064:	6163      	str	r3, [r4, #20]
 8009066:	9201      	str	r2, [sp, #4]
 8009068:	9b01      	ldr	r3, [sp, #4]
 800906a:	61a3      	str	r3, [r4, #24]
 800906c:	2b00      	cmp	r3, #0
 800906e:	bf14      	ite	ne
 8009070:	2202      	movne	r2, #2
 8009072:	2201      	moveq	r2, #1
 8009074:	6122      	str	r2, [r4, #16]
 8009076:	b1bd      	cbz	r5, 80090a8 <__d2b+0x94>
 8009078:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800907c:	4405      	add	r5, r0
 800907e:	603d      	str	r5, [r7, #0]
 8009080:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009084:	6030      	str	r0, [r6, #0]
 8009086:	4620      	mov	r0, r4
 8009088:	b003      	add	sp, #12
 800908a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800908e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009092:	e7d6      	b.n	8009042 <__d2b+0x2e>
 8009094:	6161      	str	r1, [r4, #20]
 8009096:	e7e7      	b.n	8009068 <__d2b+0x54>
 8009098:	a801      	add	r0, sp, #4
 800909a:	f7ff fd61 	bl	8008b60 <__lo0bits>
 800909e:	9b01      	ldr	r3, [sp, #4]
 80090a0:	6163      	str	r3, [r4, #20]
 80090a2:	3020      	adds	r0, #32
 80090a4:	2201      	movs	r2, #1
 80090a6:	e7e5      	b.n	8009074 <__d2b+0x60>
 80090a8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80090ac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80090b0:	6038      	str	r0, [r7, #0]
 80090b2:	6918      	ldr	r0, [r3, #16]
 80090b4:	f7ff fd34 	bl	8008b20 <__hi0bits>
 80090b8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80090bc:	e7e2      	b.n	8009084 <__d2b+0x70>
 80090be:	bf00      	nop
 80090c0:	08009770 	.word	0x08009770
 80090c4:	08009792 	.word	0x08009792

080090c8 <__sread>:
 80090c8:	b510      	push	{r4, lr}
 80090ca:	460c      	mov	r4, r1
 80090cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090d0:	f000 f978 	bl	80093c4 <_read_r>
 80090d4:	2800      	cmp	r0, #0
 80090d6:	bfab      	itete	ge
 80090d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80090da:	89a3      	ldrhlt	r3, [r4, #12]
 80090dc:	181b      	addge	r3, r3, r0
 80090de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80090e2:	bfac      	ite	ge
 80090e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80090e6:	81a3      	strhlt	r3, [r4, #12]
 80090e8:	bd10      	pop	{r4, pc}

080090ea <__swrite>:
 80090ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090ee:	461f      	mov	r7, r3
 80090f0:	898b      	ldrh	r3, [r1, #12]
 80090f2:	05db      	lsls	r3, r3, #23
 80090f4:	4605      	mov	r5, r0
 80090f6:	460c      	mov	r4, r1
 80090f8:	4616      	mov	r6, r2
 80090fa:	d505      	bpl.n	8009108 <__swrite+0x1e>
 80090fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009100:	2302      	movs	r3, #2
 8009102:	2200      	movs	r2, #0
 8009104:	f000 f94c 	bl	80093a0 <_lseek_r>
 8009108:	89a3      	ldrh	r3, [r4, #12]
 800910a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800910e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009112:	81a3      	strh	r3, [r4, #12]
 8009114:	4632      	mov	r2, r6
 8009116:	463b      	mov	r3, r7
 8009118:	4628      	mov	r0, r5
 800911a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800911e:	f000 b973 	b.w	8009408 <_write_r>

08009122 <__sseek>:
 8009122:	b510      	push	{r4, lr}
 8009124:	460c      	mov	r4, r1
 8009126:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800912a:	f000 f939 	bl	80093a0 <_lseek_r>
 800912e:	1c43      	adds	r3, r0, #1
 8009130:	89a3      	ldrh	r3, [r4, #12]
 8009132:	bf15      	itete	ne
 8009134:	6560      	strne	r0, [r4, #84]	; 0x54
 8009136:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800913a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800913e:	81a3      	strheq	r3, [r4, #12]
 8009140:	bf18      	it	ne
 8009142:	81a3      	strhne	r3, [r4, #12]
 8009144:	bd10      	pop	{r4, pc}

08009146 <__sclose>:
 8009146:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800914a:	f000 b8f7 	b.w	800933c <_close_r>

0800914e <__swbuf_r>:
 800914e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009150:	460e      	mov	r6, r1
 8009152:	4614      	mov	r4, r2
 8009154:	4605      	mov	r5, r0
 8009156:	b118      	cbz	r0, 8009160 <__swbuf_r+0x12>
 8009158:	6a03      	ldr	r3, [r0, #32]
 800915a:	b90b      	cbnz	r3, 8009160 <__swbuf_r+0x12>
 800915c:	f7fe fa94 	bl	8007688 <__sinit>
 8009160:	69a3      	ldr	r3, [r4, #24]
 8009162:	60a3      	str	r3, [r4, #8]
 8009164:	89a3      	ldrh	r3, [r4, #12]
 8009166:	071a      	lsls	r2, r3, #28
 8009168:	d525      	bpl.n	80091b6 <__swbuf_r+0x68>
 800916a:	6923      	ldr	r3, [r4, #16]
 800916c:	b31b      	cbz	r3, 80091b6 <__swbuf_r+0x68>
 800916e:	6823      	ldr	r3, [r4, #0]
 8009170:	6922      	ldr	r2, [r4, #16]
 8009172:	1a98      	subs	r0, r3, r2
 8009174:	6963      	ldr	r3, [r4, #20]
 8009176:	b2f6      	uxtb	r6, r6
 8009178:	4283      	cmp	r3, r0
 800917a:	4637      	mov	r7, r6
 800917c:	dc04      	bgt.n	8009188 <__swbuf_r+0x3a>
 800917e:	4621      	mov	r1, r4
 8009180:	4628      	mov	r0, r5
 8009182:	f7ff fbf1 	bl	8008968 <_fflush_r>
 8009186:	b9e0      	cbnz	r0, 80091c2 <__swbuf_r+0x74>
 8009188:	68a3      	ldr	r3, [r4, #8]
 800918a:	3b01      	subs	r3, #1
 800918c:	60a3      	str	r3, [r4, #8]
 800918e:	6823      	ldr	r3, [r4, #0]
 8009190:	1c5a      	adds	r2, r3, #1
 8009192:	6022      	str	r2, [r4, #0]
 8009194:	701e      	strb	r6, [r3, #0]
 8009196:	6962      	ldr	r2, [r4, #20]
 8009198:	1c43      	adds	r3, r0, #1
 800919a:	429a      	cmp	r2, r3
 800919c:	d004      	beq.n	80091a8 <__swbuf_r+0x5a>
 800919e:	89a3      	ldrh	r3, [r4, #12]
 80091a0:	07db      	lsls	r3, r3, #31
 80091a2:	d506      	bpl.n	80091b2 <__swbuf_r+0x64>
 80091a4:	2e0a      	cmp	r6, #10
 80091a6:	d104      	bne.n	80091b2 <__swbuf_r+0x64>
 80091a8:	4621      	mov	r1, r4
 80091aa:	4628      	mov	r0, r5
 80091ac:	f7ff fbdc 	bl	8008968 <_fflush_r>
 80091b0:	b938      	cbnz	r0, 80091c2 <__swbuf_r+0x74>
 80091b2:	4638      	mov	r0, r7
 80091b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091b6:	4621      	mov	r1, r4
 80091b8:	4628      	mov	r0, r5
 80091ba:	f000 f805 	bl	80091c8 <__swsetup_r>
 80091be:	2800      	cmp	r0, #0
 80091c0:	d0d5      	beq.n	800916e <__swbuf_r+0x20>
 80091c2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80091c6:	e7f4      	b.n	80091b2 <__swbuf_r+0x64>

080091c8 <__swsetup_r>:
 80091c8:	b538      	push	{r3, r4, r5, lr}
 80091ca:	4b2a      	ldr	r3, [pc, #168]	; (8009274 <__swsetup_r+0xac>)
 80091cc:	4605      	mov	r5, r0
 80091ce:	6818      	ldr	r0, [r3, #0]
 80091d0:	460c      	mov	r4, r1
 80091d2:	b118      	cbz	r0, 80091dc <__swsetup_r+0x14>
 80091d4:	6a03      	ldr	r3, [r0, #32]
 80091d6:	b90b      	cbnz	r3, 80091dc <__swsetup_r+0x14>
 80091d8:	f7fe fa56 	bl	8007688 <__sinit>
 80091dc:	89a3      	ldrh	r3, [r4, #12]
 80091de:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80091e2:	0718      	lsls	r0, r3, #28
 80091e4:	d422      	bmi.n	800922c <__swsetup_r+0x64>
 80091e6:	06d9      	lsls	r1, r3, #27
 80091e8:	d407      	bmi.n	80091fa <__swsetup_r+0x32>
 80091ea:	2309      	movs	r3, #9
 80091ec:	602b      	str	r3, [r5, #0]
 80091ee:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80091f2:	81a3      	strh	r3, [r4, #12]
 80091f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80091f8:	e034      	b.n	8009264 <__swsetup_r+0x9c>
 80091fa:	0758      	lsls	r0, r3, #29
 80091fc:	d512      	bpl.n	8009224 <__swsetup_r+0x5c>
 80091fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009200:	b141      	cbz	r1, 8009214 <__swsetup_r+0x4c>
 8009202:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009206:	4299      	cmp	r1, r3
 8009208:	d002      	beq.n	8009210 <__swsetup_r+0x48>
 800920a:	4628      	mov	r0, r5
 800920c:	f000 f950 	bl	80094b0 <_free_r>
 8009210:	2300      	movs	r3, #0
 8009212:	6363      	str	r3, [r4, #52]	; 0x34
 8009214:	89a3      	ldrh	r3, [r4, #12]
 8009216:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800921a:	81a3      	strh	r3, [r4, #12]
 800921c:	2300      	movs	r3, #0
 800921e:	6063      	str	r3, [r4, #4]
 8009220:	6923      	ldr	r3, [r4, #16]
 8009222:	6023      	str	r3, [r4, #0]
 8009224:	89a3      	ldrh	r3, [r4, #12]
 8009226:	f043 0308 	orr.w	r3, r3, #8
 800922a:	81a3      	strh	r3, [r4, #12]
 800922c:	6923      	ldr	r3, [r4, #16]
 800922e:	b94b      	cbnz	r3, 8009244 <__swsetup_r+0x7c>
 8009230:	89a3      	ldrh	r3, [r4, #12]
 8009232:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009236:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800923a:	d003      	beq.n	8009244 <__swsetup_r+0x7c>
 800923c:	4621      	mov	r1, r4
 800923e:	4628      	mov	r0, r5
 8009240:	f000 f840 	bl	80092c4 <__smakebuf_r>
 8009244:	89a0      	ldrh	r0, [r4, #12]
 8009246:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800924a:	f010 0301 	ands.w	r3, r0, #1
 800924e:	d00a      	beq.n	8009266 <__swsetup_r+0x9e>
 8009250:	2300      	movs	r3, #0
 8009252:	60a3      	str	r3, [r4, #8]
 8009254:	6963      	ldr	r3, [r4, #20]
 8009256:	425b      	negs	r3, r3
 8009258:	61a3      	str	r3, [r4, #24]
 800925a:	6923      	ldr	r3, [r4, #16]
 800925c:	b943      	cbnz	r3, 8009270 <__swsetup_r+0xa8>
 800925e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009262:	d1c4      	bne.n	80091ee <__swsetup_r+0x26>
 8009264:	bd38      	pop	{r3, r4, r5, pc}
 8009266:	0781      	lsls	r1, r0, #30
 8009268:	bf58      	it	pl
 800926a:	6963      	ldrpl	r3, [r4, #20]
 800926c:	60a3      	str	r3, [r4, #8]
 800926e:	e7f4      	b.n	800925a <__swsetup_r+0x92>
 8009270:	2000      	movs	r0, #0
 8009272:	e7f7      	b.n	8009264 <__swsetup_r+0x9c>
 8009274:	20000068 	.word	0x20000068

08009278 <__swhatbuf_r>:
 8009278:	b570      	push	{r4, r5, r6, lr}
 800927a:	460c      	mov	r4, r1
 800927c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009280:	2900      	cmp	r1, #0
 8009282:	b096      	sub	sp, #88	; 0x58
 8009284:	4615      	mov	r5, r2
 8009286:	461e      	mov	r6, r3
 8009288:	da0d      	bge.n	80092a6 <__swhatbuf_r+0x2e>
 800928a:	89a3      	ldrh	r3, [r4, #12]
 800928c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009290:	f04f 0100 	mov.w	r1, #0
 8009294:	bf0c      	ite	eq
 8009296:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800929a:	2340      	movne	r3, #64	; 0x40
 800929c:	2000      	movs	r0, #0
 800929e:	6031      	str	r1, [r6, #0]
 80092a0:	602b      	str	r3, [r5, #0]
 80092a2:	b016      	add	sp, #88	; 0x58
 80092a4:	bd70      	pop	{r4, r5, r6, pc}
 80092a6:	466a      	mov	r2, sp
 80092a8:	f000 f858 	bl	800935c <_fstat_r>
 80092ac:	2800      	cmp	r0, #0
 80092ae:	dbec      	blt.n	800928a <__swhatbuf_r+0x12>
 80092b0:	9901      	ldr	r1, [sp, #4]
 80092b2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80092b6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80092ba:	4259      	negs	r1, r3
 80092bc:	4159      	adcs	r1, r3
 80092be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80092c2:	e7eb      	b.n	800929c <__swhatbuf_r+0x24>

080092c4 <__smakebuf_r>:
 80092c4:	898b      	ldrh	r3, [r1, #12]
 80092c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80092c8:	079d      	lsls	r5, r3, #30
 80092ca:	4606      	mov	r6, r0
 80092cc:	460c      	mov	r4, r1
 80092ce:	d507      	bpl.n	80092e0 <__smakebuf_r+0x1c>
 80092d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80092d4:	6023      	str	r3, [r4, #0]
 80092d6:	6123      	str	r3, [r4, #16]
 80092d8:	2301      	movs	r3, #1
 80092da:	6163      	str	r3, [r4, #20]
 80092dc:	b002      	add	sp, #8
 80092de:	bd70      	pop	{r4, r5, r6, pc}
 80092e0:	ab01      	add	r3, sp, #4
 80092e2:	466a      	mov	r2, sp
 80092e4:	f7ff ffc8 	bl	8009278 <__swhatbuf_r>
 80092e8:	9900      	ldr	r1, [sp, #0]
 80092ea:	4605      	mov	r5, r0
 80092ec:	4630      	mov	r0, r6
 80092ee:	f7ff fa35 	bl	800875c <_malloc_r>
 80092f2:	b948      	cbnz	r0, 8009308 <__smakebuf_r+0x44>
 80092f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092f8:	059a      	lsls	r2, r3, #22
 80092fa:	d4ef      	bmi.n	80092dc <__smakebuf_r+0x18>
 80092fc:	f023 0303 	bic.w	r3, r3, #3
 8009300:	f043 0302 	orr.w	r3, r3, #2
 8009304:	81a3      	strh	r3, [r4, #12]
 8009306:	e7e3      	b.n	80092d0 <__smakebuf_r+0xc>
 8009308:	89a3      	ldrh	r3, [r4, #12]
 800930a:	6020      	str	r0, [r4, #0]
 800930c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009310:	81a3      	strh	r3, [r4, #12]
 8009312:	9b00      	ldr	r3, [sp, #0]
 8009314:	6163      	str	r3, [r4, #20]
 8009316:	9b01      	ldr	r3, [sp, #4]
 8009318:	6120      	str	r0, [r4, #16]
 800931a:	b15b      	cbz	r3, 8009334 <__smakebuf_r+0x70>
 800931c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009320:	4630      	mov	r0, r6
 8009322:	f000 f82d 	bl	8009380 <_isatty_r>
 8009326:	b128      	cbz	r0, 8009334 <__smakebuf_r+0x70>
 8009328:	89a3      	ldrh	r3, [r4, #12]
 800932a:	f023 0303 	bic.w	r3, r3, #3
 800932e:	f043 0301 	orr.w	r3, r3, #1
 8009332:	81a3      	strh	r3, [r4, #12]
 8009334:	89a3      	ldrh	r3, [r4, #12]
 8009336:	431d      	orrs	r5, r3
 8009338:	81a5      	strh	r5, [r4, #12]
 800933a:	e7cf      	b.n	80092dc <__smakebuf_r+0x18>

0800933c <_close_r>:
 800933c:	b538      	push	{r3, r4, r5, lr}
 800933e:	4d06      	ldr	r5, [pc, #24]	; (8009358 <_close_r+0x1c>)
 8009340:	2300      	movs	r3, #0
 8009342:	4604      	mov	r4, r0
 8009344:	4608      	mov	r0, r1
 8009346:	602b      	str	r3, [r5, #0]
 8009348:	f7f8 fd43 	bl	8001dd2 <_close>
 800934c:	1c43      	adds	r3, r0, #1
 800934e:	d102      	bne.n	8009356 <_close_r+0x1a>
 8009350:	682b      	ldr	r3, [r5, #0]
 8009352:	b103      	cbz	r3, 8009356 <_close_r+0x1a>
 8009354:	6023      	str	r3, [r4, #0]
 8009356:	bd38      	pop	{r3, r4, r5, pc}
 8009358:	20000650 	.word	0x20000650

0800935c <_fstat_r>:
 800935c:	b538      	push	{r3, r4, r5, lr}
 800935e:	4d07      	ldr	r5, [pc, #28]	; (800937c <_fstat_r+0x20>)
 8009360:	2300      	movs	r3, #0
 8009362:	4604      	mov	r4, r0
 8009364:	4608      	mov	r0, r1
 8009366:	4611      	mov	r1, r2
 8009368:	602b      	str	r3, [r5, #0]
 800936a:	f7f8 fd3e 	bl	8001dea <_fstat>
 800936e:	1c43      	adds	r3, r0, #1
 8009370:	d102      	bne.n	8009378 <_fstat_r+0x1c>
 8009372:	682b      	ldr	r3, [r5, #0]
 8009374:	b103      	cbz	r3, 8009378 <_fstat_r+0x1c>
 8009376:	6023      	str	r3, [r4, #0]
 8009378:	bd38      	pop	{r3, r4, r5, pc}
 800937a:	bf00      	nop
 800937c:	20000650 	.word	0x20000650

08009380 <_isatty_r>:
 8009380:	b538      	push	{r3, r4, r5, lr}
 8009382:	4d06      	ldr	r5, [pc, #24]	; (800939c <_isatty_r+0x1c>)
 8009384:	2300      	movs	r3, #0
 8009386:	4604      	mov	r4, r0
 8009388:	4608      	mov	r0, r1
 800938a:	602b      	str	r3, [r5, #0]
 800938c:	f7f8 fd3d 	bl	8001e0a <_isatty>
 8009390:	1c43      	adds	r3, r0, #1
 8009392:	d102      	bne.n	800939a <_isatty_r+0x1a>
 8009394:	682b      	ldr	r3, [r5, #0]
 8009396:	b103      	cbz	r3, 800939a <_isatty_r+0x1a>
 8009398:	6023      	str	r3, [r4, #0]
 800939a:	bd38      	pop	{r3, r4, r5, pc}
 800939c:	20000650 	.word	0x20000650

080093a0 <_lseek_r>:
 80093a0:	b538      	push	{r3, r4, r5, lr}
 80093a2:	4d07      	ldr	r5, [pc, #28]	; (80093c0 <_lseek_r+0x20>)
 80093a4:	4604      	mov	r4, r0
 80093a6:	4608      	mov	r0, r1
 80093a8:	4611      	mov	r1, r2
 80093aa:	2200      	movs	r2, #0
 80093ac:	602a      	str	r2, [r5, #0]
 80093ae:	461a      	mov	r2, r3
 80093b0:	f7f8 fd36 	bl	8001e20 <_lseek>
 80093b4:	1c43      	adds	r3, r0, #1
 80093b6:	d102      	bne.n	80093be <_lseek_r+0x1e>
 80093b8:	682b      	ldr	r3, [r5, #0]
 80093ba:	b103      	cbz	r3, 80093be <_lseek_r+0x1e>
 80093bc:	6023      	str	r3, [r4, #0]
 80093be:	bd38      	pop	{r3, r4, r5, pc}
 80093c0:	20000650 	.word	0x20000650

080093c4 <_read_r>:
 80093c4:	b538      	push	{r3, r4, r5, lr}
 80093c6:	4d07      	ldr	r5, [pc, #28]	; (80093e4 <_read_r+0x20>)
 80093c8:	4604      	mov	r4, r0
 80093ca:	4608      	mov	r0, r1
 80093cc:	4611      	mov	r1, r2
 80093ce:	2200      	movs	r2, #0
 80093d0:	602a      	str	r2, [r5, #0]
 80093d2:	461a      	mov	r2, r3
 80093d4:	f7f8 fcc4 	bl	8001d60 <_read>
 80093d8:	1c43      	adds	r3, r0, #1
 80093da:	d102      	bne.n	80093e2 <_read_r+0x1e>
 80093dc:	682b      	ldr	r3, [r5, #0]
 80093de:	b103      	cbz	r3, 80093e2 <_read_r+0x1e>
 80093e0:	6023      	str	r3, [r4, #0]
 80093e2:	bd38      	pop	{r3, r4, r5, pc}
 80093e4:	20000650 	.word	0x20000650

080093e8 <_sbrk_r>:
 80093e8:	b538      	push	{r3, r4, r5, lr}
 80093ea:	4d06      	ldr	r5, [pc, #24]	; (8009404 <_sbrk_r+0x1c>)
 80093ec:	2300      	movs	r3, #0
 80093ee:	4604      	mov	r4, r0
 80093f0:	4608      	mov	r0, r1
 80093f2:	602b      	str	r3, [r5, #0]
 80093f4:	f7f8 fd22 	bl	8001e3c <_sbrk>
 80093f8:	1c43      	adds	r3, r0, #1
 80093fa:	d102      	bne.n	8009402 <_sbrk_r+0x1a>
 80093fc:	682b      	ldr	r3, [r5, #0]
 80093fe:	b103      	cbz	r3, 8009402 <_sbrk_r+0x1a>
 8009400:	6023      	str	r3, [r4, #0]
 8009402:	bd38      	pop	{r3, r4, r5, pc}
 8009404:	20000650 	.word	0x20000650

08009408 <_write_r>:
 8009408:	b538      	push	{r3, r4, r5, lr}
 800940a:	4d07      	ldr	r5, [pc, #28]	; (8009428 <_write_r+0x20>)
 800940c:	4604      	mov	r4, r0
 800940e:	4608      	mov	r0, r1
 8009410:	4611      	mov	r1, r2
 8009412:	2200      	movs	r2, #0
 8009414:	602a      	str	r2, [r5, #0]
 8009416:	461a      	mov	r2, r3
 8009418:	f7f8 fcbf 	bl	8001d9a <_write>
 800941c:	1c43      	adds	r3, r0, #1
 800941e:	d102      	bne.n	8009426 <_write_r+0x1e>
 8009420:	682b      	ldr	r3, [r5, #0]
 8009422:	b103      	cbz	r3, 8009426 <_write_r+0x1e>
 8009424:	6023      	str	r3, [r4, #0]
 8009426:	bd38      	pop	{r3, r4, r5, pc}
 8009428:	20000650 	.word	0x20000650

0800942c <memcpy>:
 800942c:	440a      	add	r2, r1
 800942e:	4291      	cmp	r1, r2
 8009430:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8009434:	d100      	bne.n	8009438 <memcpy+0xc>
 8009436:	4770      	bx	lr
 8009438:	b510      	push	{r4, lr}
 800943a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800943e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009442:	4291      	cmp	r1, r2
 8009444:	d1f9      	bne.n	800943a <memcpy+0xe>
 8009446:	bd10      	pop	{r4, pc}

08009448 <__assert_func>:
 8009448:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800944a:	4614      	mov	r4, r2
 800944c:	461a      	mov	r2, r3
 800944e:	4b09      	ldr	r3, [pc, #36]	; (8009474 <__assert_func+0x2c>)
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	4605      	mov	r5, r0
 8009454:	68d8      	ldr	r0, [r3, #12]
 8009456:	b14c      	cbz	r4, 800946c <__assert_func+0x24>
 8009458:	4b07      	ldr	r3, [pc, #28]	; (8009478 <__assert_func+0x30>)
 800945a:	9100      	str	r1, [sp, #0]
 800945c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009460:	4906      	ldr	r1, [pc, #24]	; (800947c <__assert_func+0x34>)
 8009462:	462b      	mov	r3, r5
 8009464:	f000 f882 	bl	800956c <fiprintf>
 8009468:	f000 f89f 	bl	80095aa <abort>
 800946c:	4b04      	ldr	r3, [pc, #16]	; (8009480 <__assert_func+0x38>)
 800946e:	461c      	mov	r4, r3
 8009470:	e7f3      	b.n	800945a <__assert_func+0x12>
 8009472:	bf00      	nop
 8009474:	20000068 	.word	0x20000068
 8009478:	080099f7 	.word	0x080099f7
 800947c:	08009a04 	.word	0x08009a04
 8009480:	08009a32 	.word	0x08009a32

08009484 <_calloc_r>:
 8009484:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009486:	fba1 2402 	umull	r2, r4, r1, r2
 800948a:	b94c      	cbnz	r4, 80094a0 <_calloc_r+0x1c>
 800948c:	4611      	mov	r1, r2
 800948e:	9201      	str	r2, [sp, #4]
 8009490:	f7ff f964 	bl	800875c <_malloc_r>
 8009494:	9a01      	ldr	r2, [sp, #4]
 8009496:	4605      	mov	r5, r0
 8009498:	b930      	cbnz	r0, 80094a8 <_calloc_r+0x24>
 800949a:	4628      	mov	r0, r5
 800949c:	b003      	add	sp, #12
 800949e:	bd30      	pop	{r4, r5, pc}
 80094a0:	220c      	movs	r2, #12
 80094a2:	6002      	str	r2, [r0, #0]
 80094a4:	2500      	movs	r5, #0
 80094a6:	e7f8      	b.n	800949a <_calloc_r+0x16>
 80094a8:	4621      	mov	r1, r4
 80094aa:	f7fe f935 	bl	8007718 <memset>
 80094ae:	e7f4      	b.n	800949a <_calloc_r+0x16>

080094b0 <_free_r>:
 80094b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80094b2:	2900      	cmp	r1, #0
 80094b4:	d044      	beq.n	8009540 <_free_r+0x90>
 80094b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094ba:	9001      	str	r0, [sp, #4]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	f1a1 0404 	sub.w	r4, r1, #4
 80094c2:	bfb8      	it	lt
 80094c4:	18e4      	addlt	r4, r4, r3
 80094c6:	f7ff fa77 	bl	80089b8 <__malloc_lock>
 80094ca:	4a1e      	ldr	r2, [pc, #120]	; (8009544 <_free_r+0x94>)
 80094cc:	9801      	ldr	r0, [sp, #4]
 80094ce:	6813      	ldr	r3, [r2, #0]
 80094d0:	b933      	cbnz	r3, 80094e0 <_free_r+0x30>
 80094d2:	6063      	str	r3, [r4, #4]
 80094d4:	6014      	str	r4, [r2, #0]
 80094d6:	b003      	add	sp, #12
 80094d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80094dc:	f7ff ba72 	b.w	80089c4 <__malloc_unlock>
 80094e0:	42a3      	cmp	r3, r4
 80094e2:	d908      	bls.n	80094f6 <_free_r+0x46>
 80094e4:	6825      	ldr	r5, [r4, #0]
 80094e6:	1961      	adds	r1, r4, r5
 80094e8:	428b      	cmp	r3, r1
 80094ea:	bf01      	itttt	eq
 80094ec:	6819      	ldreq	r1, [r3, #0]
 80094ee:	685b      	ldreq	r3, [r3, #4]
 80094f0:	1949      	addeq	r1, r1, r5
 80094f2:	6021      	streq	r1, [r4, #0]
 80094f4:	e7ed      	b.n	80094d2 <_free_r+0x22>
 80094f6:	461a      	mov	r2, r3
 80094f8:	685b      	ldr	r3, [r3, #4]
 80094fa:	b10b      	cbz	r3, 8009500 <_free_r+0x50>
 80094fc:	42a3      	cmp	r3, r4
 80094fe:	d9fa      	bls.n	80094f6 <_free_r+0x46>
 8009500:	6811      	ldr	r1, [r2, #0]
 8009502:	1855      	adds	r5, r2, r1
 8009504:	42a5      	cmp	r5, r4
 8009506:	d10b      	bne.n	8009520 <_free_r+0x70>
 8009508:	6824      	ldr	r4, [r4, #0]
 800950a:	4421      	add	r1, r4
 800950c:	1854      	adds	r4, r2, r1
 800950e:	42a3      	cmp	r3, r4
 8009510:	6011      	str	r1, [r2, #0]
 8009512:	d1e0      	bne.n	80094d6 <_free_r+0x26>
 8009514:	681c      	ldr	r4, [r3, #0]
 8009516:	685b      	ldr	r3, [r3, #4]
 8009518:	6053      	str	r3, [r2, #4]
 800951a:	440c      	add	r4, r1
 800951c:	6014      	str	r4, [r2, #0]
 800951e:	e7da      	b.n	80094d6 <_free_r+0x26>
 8009520:	d902      	bls.n	8009528 <_free_r+0x78>
 8009522:	230c      	movs	r3, #12
 8009524:	6003      	str	r3, [r0, #0]
 8009526:	e7d6      	b.n	80094d6 <_free_r+0x26>
 8009528:	6825      	ldr	r5, [r4, #0]
 800952a:	1961      	adds	r1, r4, r5
 800952c:	428b      	cmp	r3, r1
 800952e:	bf04      	itt	eq
 8009530:	6819      	ldreq	r1, [r3, #0]
 8009532:	685b      	ldreq	r3, [r3, #4]
 8009534:	6063      	str	r3, [r4, #4]
 8009536:	bf04      	itt	eq
 8009538:	1949      	addeq	r1, r1, r5
 800953a:	6021      	streq	r1, [r4, #0]
 800953c:	6054      	str	r4, [r2, #4]
 800953e:	e7ca      	b.n	80094d6 <_free_r+0x26>
 8009540:	b003      	add	sp, #12
 8009542:	bd30      	pop	{r4, r5, pc}
 8009544:	20000648 	.word	0x20000648

08009548 <__ascii_mbtowc>:
 8009548:	b082      	sub	sp, #8
 800954a:	b901      	cbnz	r1, 800954e <__ascii_mbtowc+0x6>
 800954c:	a901      	add	r1, sp, #4
 800954e:	b142      	cbz	r2, 8009562 <__ascii_mbtowc+0x1a>
 8009550:	b14b      	cbz	r3, 8009566 <__ascii_mbtowc+0x1e>
 8009552:	7813      	ldrb	r3, [r2, #0]
 8009554:	600b      	str	r3, [r1, #0]
 8009556:	7812      	ldrb	r2, [r2, #0]
 8009558:	1e10      	subs	r0, r2, #0
 800955a:	bf18      	it	ne
 800955c:	2001      	movne	r0, #1
 800955e:	b002      	add	sp, #8
 8009560:	4770      	bx	lr
 8009562:	4610      	mov	r0, r2
 8009564:	e7fb      	b.n	800955e <__ascii_mbtowc+0x16>
 8009566:	f06f 0001 	mvn.w	r0, #1
 800956a:	e7f8      	b.n	800955e <__ascii_mbtowc+0x16>

0800956c <fiprintf>:
 800956c:	b40e      	push	{r1, r2, r3}
 800956e:	b503      	push	{r0, r1, lr}
 8009570:	4601      	mov	r1, r0
 8009572:	ab03      	add	r3, sp, #12
 8009574:	4805      	ldr	r0, [pc, #20]	; (800958c <fiprintf+0x20>)
 8009576:	f853 2b04 	ldr.w	r2, [r3], #4
 800957a:	6800      	ldr	r0, [r0, #0]
 800957c:	9301      	str	r3, [sp, #4]
 800957e:	f7fe ffab 	bl	80084d8 <_vfiprintf_r>
 8009582:	b002      	add	sp, #8
 8009584:	f85d eb04 	ldr.w	lr, [sp], #4
 8009588:	b003      	add	sp, #12
 800958a:	4770      	bx	lr
 800958c:	20000068 	.word	0x20000068

08009590 <__ascii_wctomb>:
 8009590:	b149      	cbz	r1, 80095a6 <__ascii_wctomb+0x16>
 8009592:	2aff      	cmp	r2, #255	; 0xff
 8009594:	bf85      	ittet	hi
 8009596:	238a      	movhi	r3, #138	; 0x8a
 8009598:	6003      	strhi	r3, [r0, #0]
 800959a:	700a      	strbls	r2, [r1, #0]
 800959c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80095a0:	bf98      	it	ls
 80095a2:	2001      	movls	r0, #1
 80095a4:	4770      	bx	lr
 80095a6:	4608      	mov	r0, r1
 80095a8:	4770      	bx	lr

080095aa <abort>:
 80095aa:	b508      	push	{r3, lr}
 80095ac:	2006      	movs	r0, #6
 80095ae:	f000 f82b 	bl	8009608 <raise>
 80095b2:	2001      	movs	r0, #1
 80095b4:	f7f8 fbca 	bl	8001d4c <_exit>

080095b8 <_raise_r>:
 80095b8:	291f      	cmp	r1, #31
 80095ba:	b538      	push	{r3, r4, r5, lr}
 80095bc:	4604      	mov	r4, r0
 80095be:	460d      	mov	r5, r1
 80095c0:	d904      	bls.n	80095cc <_raise_r+0x14>
 80095c2:	2316      	movs	r3, #22
 80095c4:	6003      	str	r3, [r0, #0]
 80095c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80095ca:	bd38      	pop	{r3, r4, r5, pc}
 80095cc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80095ce:	b112      	cbz	r2, 80095d6 <_raise_r+0x1e>
 80095d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80095d4:	b94b      	cbnz	r3, 80095ea <_raise_r+0x32>
 80095d6:	4620      	mov	r0, r4
 80095d8:	f000 f830 	bl	800963c <_getpid_r>
 80095dc:	462a      	mov	r2, r5
 80095de:	4601      	mov	r1, r0
 80095e0:	4620      	mov	r0, r4
 80095e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095e6:	f000 b817 	b.w	8009618 <_kill_r>
 80095ea:	2b01      	cmp	r3, #1
 80095ec:	d00a      	beq.n	8009604 <_raise_r+0x4c>
 80095ee:	1c59      	adds	r1, r3, #1
 80095f0:	d103      	bne.n	80095fa <_raise_r+0x42>
 80095f2:	2316      	movs	r3, #22
 80095f4:	6003      	str	r3, [r0, #0]
 80095f6:	2001      	movs	r0, #1
 80095f8:	e7e7      	b.n	80095ca <_raise_r+0x12>
 80095fa:	2400      	movs	r4, #0
 80095fc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009600:	4628      	mov	r0, r5
 8009602:	4798      	blx	r3
 8009604:	2000      	movs	r0, #0
 8009606:	e7e0      	b.n	80095ca <_raise_r+0x12>

08009608 <raise>:
 8009608:	4b02      	ldr	r3, [pc, #8]	; (8009614 <raise+0xc>)
 800960a:	4601      	mov	r1, r0
 800960c:	6818      	ldr	r0, [r3, #0]
 800960e:	f7ff bfd3 	b.w	80095b8 <_raise_r>
 8009612:	bf00      	nop
 8009614:	20000068 	.word	0x20000068

08009618 <_kill_r>:
 8009618:	b538      	push	{r3, r4, r5, lr}
 800961a:	4d07      	ldr	r5, [pc, #28]	; (8009638 <_kill_r+0x20>)
 800961c:	2300      	movs	r3, #0
 800961e:	4604      	mov	r4, r0
 8009620:	4608      	mov	r0, r1
 8009622:	4611      	mov	r1, r2
 8009624:	602b      	str	r3, [r5, #0]
 8009626:	f7f8 fb81 	bl	8001d2c <_kill>
 800962a:	1c43      	adds	r3, r0, #1
 800962c:	d102      	bne.n	8009634 <_kill_r+0x1c>
 800962e:	682b      	ldr	r3, [r5, #0]
 8009630:	b103      	cbz	r3, 8009634 <_kill_r+0x1c>
 8009632:	6023      	str	r3, [r4, #0]
 8009634:	bd38      	pop	{r3, r4, r5, pc}
 8009636:	bf00      	nop
 8009638:	20000650 	.word	0x20000650

0800963c <_getpid_r>:
 800963c:	f7f8 bb6e 	b.w	8001d1c <_getpid>

08009640 <_init>:
 8009640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009642:	bf00      	nop
 8009644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009646:	bc08      	pop	{r3}
 8009648:	469e      	mov	lr, r3
 800964a:	4770      	bx	lr

0800964c <_fini>:
 800964c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800964e:	bf00      	nop
 8009650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009652:	bc08      	pop	{r3}
 8009654:	469e      	mov	lr, r3
 8009656:	4770      	bx	lr
