Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May  8 13:15:58 2023
| Host         : DESKTOP-1FD54TJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file scoreboard_counter_timing_summary_routed.rpt -pb scoreboard_counter_timing_summary_routed.pb -rpx scoreboard_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : scoreboard_counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display_score/state_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.147        0.000                      0                   37        0.185        0.000                      0                   37        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.147        0.000                      0                   37        0.185        0.000                      0                   37        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 display_score/state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_score/state_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 1.849ns (47.390%)  route 2.053ns (52.610%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.624     5.145    display_score/CLK
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  display_score/state_reg[12]/Q
                         net (fo=2, routed)           0.682     6.345    display_score/state_reg_n_0_[12]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  display_score/state[0]_i_9/O
                         net (fo=18, routed)          1.370     7.840    display_score/state[0]_i_9_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I3_O)        0.124     7.964 r  display_score/state[0]_i_6/O
                         net (fo=1, routed)           0.000     7.964    display_score/state[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.477 r  display_score/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.477    display_score/state_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.594 r  display_score/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.594    display_score/state_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.711 r  display_score/state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.711    display_score/state_reg[8]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.828 r  display_score/state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.828    display_score/state_reg[12]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.047 r  display_score/state_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.047    display_score/state_reg[16]_i_1_n_7
    SLICE_X64Y22         FDCE                                         r  display_score/state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.505    14.846    display_score/CLK
    SLICE_X64Y22         FDCE                                         r  display_score/state_reg[16]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)        0.109    15.194    display_score/state_reg[16]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 display_score/state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_score/state_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 1.836ns (47.214%)  route 2.053ns (52.786%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.624     5.145    display_score/CLK
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  display_score/state_reg[12]/Q
                         net (fo=2, routed)           0.682     6.345    display_score/state_reg_n_0_[12]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  display_score/state[0]_i_9/O
                         net (fo=18, routed)          1.370     7.840    display_score/state[0]_i_9_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I3_O)        0.124     7.964 r  display_score/state[0]_i_6/O
                         net (fo=1, routed)           0.000     7.964    display_score/state[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.477 r  display_score/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.477    display_score/state_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.594 r  display_score/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.594    display_score/state_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.711 r  display_score/state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.711    display_score/state_reg[8]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.034 r  display_score/state_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.034    display_score/state_reg[12]_i_1_n_6
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507    14.848    display_score/CLK
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[13]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y21         FDCE (Setup_fdce_C_D)        0.109    15.219    display_score/state_reg[13]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 display_score/state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_score/state_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 1.828ns (47.105%)  route 2.053ns (52.895%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.624     5.145    display_score/CLK
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  display_score/state_reg[12]/Q
                         net (fo=2, routed)           0.682     6.345    display_score/state_reg_n_0_[12]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  display_score/state[0]_i_9/O
                         net (fo=18, routed)          1.370     7.840    display_score/state[0]_i_9_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I3_O)        0.124     7.964 r  display_score/state[0]_i_6/O
                         net (fo=1, routed)           0.000     7.964    display_score/state[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.477 r  display_score/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.477    display_score/state_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.594 r  display_score/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.594    display_score/state_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.711 r  display_score/state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.711    display_score/state_reg[8]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.026 r  display_score/state_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.026    display_score/state_reg[12]_i_1_n_4
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507    14.848    display_score/CLK
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[15]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y21         FDCE (Setup_fdce_C_D)        0.109    15.219    display_score/state_reg[15]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 display_score/state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_score/state_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 1.752ns (46.048%)  route 2.053ns (53.952%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.624     5.145    display_score/CLK
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  display_score/state_reg[12]/Q
                         net (fo=2, routed)           0.682     6.345    display_score/state_reg_n_0_[12]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  display_score/state[0]_i_9/O
                         net (fo=18, routed)          1.370     7.840    display_score/state[0]_i_9_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I3_O)        0.124     7.964 r  display_score/state[0]_i_6/O
                         net (fo=1, routed)           0.000     7.964    display_score/state[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.477 r  display_score/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.477    display_score/state_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.594 r  display_score/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.594    display_score/state_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.711 r  display_score/state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.711    display_score/state_reg[8]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.950 r  display_score/state_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.950    display_score/state_reg[12]_i_1_n_5
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507    14.848    display_score/CLK
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[14]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y21         FDCE (Setup_fdce_C_D)        0.109    15.219    display_score/state_reg[14]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 display_score/state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_score/state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 1.719ns (45.576%)  route 2.053ns (54.424%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.624     5.145    display_score/CLK
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  display_score/state_reg[12]/Q
                         net (fo=2, routed)           0.682     6.345    display_score/state_reg_n_0_[12]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  display_score/state[0]_i_9/O
                         net (fo=18, routed)          1.370     7.840    display_score/state[0]_i_9_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I3_O)        0.124     7.964 r  display_score/state[0]_i_6/O
                         net (fo=1, routed)           0.000     7.964    display_score/state[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.477 r  display_score/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.477    display_score/state_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.594 r  display_score/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.594    display_score/state_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.917 r  display_score/state_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.917    display_score/state_reg[8]_i_1_n_6
    SLICE_X64Y20         FDCE                                         r  display_score/state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    display_score/CLK
    SLICE_X64Y20         FDCE                                         r  display_score/state_reg[9]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDCE (Setup_fdce_C_D)        0.109    15.197    display_score/state_reg[9]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 display_score/state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_score/state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 1.711ns (45.461%)  route 2.053ns (54.539%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.624     5.145    display_score/CLK
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  display_score/state_reg[12]/Q
                         net (fo=2, routed)           0.682     6.345    display_score/state_reg_n_0_[12]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  display_score/state[0]_i_9/O
                         net (fo=18, routed)          1.370     7.840    display_score/state[0]_i_9_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I3_O)        0.124     7.964 r  display_score/state[0]_i_6/O
                         net (fo=1, routed)           0.000     7.964    display_score/state[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.477 r  display_score/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.477    display_score/state_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.594 r  display_score/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.594    display_score/state_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.909 r  display_score/state_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.909    display_score/state_reg[8]_i_1_n_4
    SLICE_X64Y20         FDCE                                         r  display_score/state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    display_score/CLK
    SLICE_X64Y20         FDCE                                         r  display_score/state_reg[11]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDCE (Setup_fdce_C_D)        0.109    15.197    display_score/state_reg[11]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.289ns  (required time - arrival time)
  Source:                 display_score/state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_score/state_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.732ns (45.763%)  route 2.053ns (54.237%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.624     5.145    display_score/CLK
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  display_score/state_reg[12]/Q
                         net (fo=2, routed)           0.682     6.345    display_score/state_reg_n_0_[12]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  display_score/state[0]_i_9/O
                         net (fo=18, routed)          1.370     7.840    display_score/state[0]_i_9_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I3_O)        0.124     7.964 r  display_score/state[0]_i_6/O
                         net (fo=1, routed)           0.000     7.964    display_score/state[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.477 r  display_score/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.477    display_score/state_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.594 r  display_score/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.594    display_score/state_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.711 r  display_score/state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.711    display_score/state_reg[8]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.930 r  display_score/state_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.930    display_score/state_reg[12]_i_1_n_7
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507    14.848    display_score/CLK
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[12]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y21         FDCE (Setup_fdce_C_D)        0.109    15.219    display_score/state_reg[12]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  6.289    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 display_score/state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_score/state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 1.635ns (44.337%)  route 2.053ns (55.663%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.624     5.145    display_score/CLK
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  display_score/state_reg[12]/Q
                         net (fo=2, routed)           0.682     6.345    display_score/state_reg_n_0_[12]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  display_score/state[0]_i_9/O
                         net (fo=18, routed)          1.370     7.840    display_score/state[0]_i_9_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I3_O)        0.124     7.964 r  display_score/state[0]_i_6/O
                         net (fo=1, routed)           0.000     7.964    display_score/state[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.477 r  display_score/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.477    display_score/state_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.594 r  display_score/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.594    display_score/state_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.833 r  display_score/state_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.833    display_score/state_reg[8]_i_1_n_5
    SLICE_X64Y20         FDCE                                         r  display_score/state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    display_score/CLK
    SLICE_X64Y20         FDCE                                         r  display_score/state_reg[10]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDCE (Setup_fdce_C_D)        0.109    15.197    display_score/state_reg[10]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 display_score/state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_score/state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.615ns (44.033%)  route 2.053ns (55.967%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.624     5.145    display_score/CLK
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  display_score/state_reg[12]/Q
                         net (fo=2, routed)           0.682     6.345    display_score/state_reg_n_0_[12]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  display_score/state[0]_i_9/O
                         net (fo=18, routed)          1.370     7.840    display_score/state[0]_i_9_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I3_O)        0.124     7.964 r  display_score/state[0]_i_6/O
                         net (fo=1, routed)           0.000     7.964    display_score/state[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.477 r  display_score/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.477    display_score/state_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.594 r  display_score/state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.594    display_score/state_reg[4]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.813 r  display_score/state_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.813    display_score/state_reg[8]_i_1_n_7
    SLICE_X64Y20         FDCE                                         r  display_score/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    display_score/CLK
    SLICE_X64Y20         FDCE                                         r  display_score/state_reg[8]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDCE (Setup_fdce_C_D)        0.109    15.197    display_score/state_reg[8]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 display_score/state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_score/state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 1.602ns (43.834%)  route 2.053ns (56.166%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.624     5.145    display_score/CLK
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     5.663 r  display_score/state_reg[12]/Q
                         net (fo=2, routed)           0.682     6.345    display_score/state_reg_n_0_[12]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.469 f  display_score/state[0]_i_9/O
                         net (fo=18, routed)          1.370     7.840    display_score/state[0]_i_9_n_0
    SLICE_X64Y18         LUT5 (Prop_lut5_I3_O)        0.124     7.964 r  display_score/state[0]_i_6/O
                         net (fo=1, routed)           0.000     7.964    display_score/state[0]_i_6_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.477 r  display_score/state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.477    display_score/state_reg[0]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.800 r  display_score/state_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.800    display_score/state_reg[4]_i_1_n_6
    SLICE_X64Y19         FDCE                                         r  display_score/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    display_score/CLK
    SLICE_X64Y19         FDCE                                         r  display_score/state_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y19         FDCE (Setup_fdce_C_D)        0.109    15.197    display_score/state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  6.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 deb1/pressed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/btnDeb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.584     1.467    deb1/CLK
    SLICE_X60Y21         FDRE                                         r  deb1/pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.148     1.615 r  deb1/pressed_reg/Q
                         net (fo=1, routed)           0.059     1.674    deb1/pressed
    SLICE_X60Y21         LUT3 (Prop_lut3_I2_O)        0.098     1.772 r  deb1/btnDeb_i_1/O
                         net (fo=1, routed)           0.000     1.772    deb1/btnDeb_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  deb1/btnDeb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.852     1.979    deb1/CLK
    SLICE_X60Y21         FDRE                                         r  deb1/btnDeb_reg/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.120     1.587    deb1/btnDeb_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 deb1/btnDeb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (59.996%)  route 0.139ns (40.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.584     1.467    deb1/CLK
    SLICE_X60Y21         FDRE                                         r  deb1/btnDeb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  deb1/btnDeb_reg/Q
                         net (fo=3, routed)           0.139     1.770    deb2/incDeb
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.815 r  deb2/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    next_state[1]
    SLICE_X62Y21         FDCE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.092     1.595    FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 count.ten_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count.ten_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  count.ten_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  count.ten_reg[0]/Q
                         net (fo=5, routed)           0.170     1.779    Din__0[4]
    SLICE_X63Y22         LUT5 (Prop_lut5_I3_O)        0.043     1.822 r  count.ten[3]_i_2/O
                         net (fo=1, routed)           0.000     1.822    ten[3]
    SLICE_X63Y22         FDCE                                         r  count.ten_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  count.ten_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.107     1.575    count.ten_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 deb2/btnDeb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.497%)  route 0.175ns (45.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.584     1.467    deb2/CLK
    SLICE_X60Y21         FDRE                                         r  deb2/btnDeb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  deb2/btnDeb_reg/Q
                         net (fo=3, routed)           0.175     1.806    deb1/decDeb
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.851 r  deb1/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    next_state[0]
    SLICE_X62Y21         FDCE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.091     1.594    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count.ten_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count.ten_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  count.ten_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  count.ten_reg[0]/Q
                         net (fo=5, routed)           0.170     1.779    Din__0[4]
    SLICE_X63Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.824 r  count.ten[2]_i_1/O
                         net (fo=1, routed)           0.000     1.824    ten[2]
    SLICE_X63Y22         FDCE                                         r  count.ten_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  count.ten_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.092     1.560    count.ten_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count.ten_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.189ns (48.594%)  route 0.200ns (51.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=9, routed)           0.200     1.809    current_state[0]
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.048     1.857 r  count.ten[1]_i_1/O
                         net (fo=1, routed)           0.000     1.857    ten[1]
    SLICE_X63Y22         FDCE                                         r  count.ten_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  count.ten_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.107     1.588    count.ten_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 display_score/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_score/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.471    display_score/CLK
    SLICE_X64Y18         FDCE                                         r  display_score/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  display_score/state_reg[3]/Q
                         net (fo=2, routed)           0.148     1.783    display_score/state_reg_n_0_[3]
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  display_score/state[0]_i_3/O
                         net (fo=1, routed)           0.000     1.828    display_score/state[0]_i_3_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.892 r  display_score/state_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    display_score/state_reg[0]_i_1_n_4
    SLICE_X64Y18         FDCE                                         r  display_score/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     1.984    display_score/CLK
    SLICE_X64Y18         FDCE                                         r  display_score/state_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.134     1.605    display_score/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 display_score/state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_score/state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.587     1.470    display_score/CLK
    SLICE_X64Y19         FDCE                                         r  display_score/state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  display_score/state_reg[7]/Q
                         net (fo=2, routed)           0.149     1.783    display_score/state_reg_n_0_[7]
    SLICE_X64Y19         LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  display_score/state[4]_i_2/O
                         net (fo=1, routed)           0.000     1.828    display_score/state[4]_i_2_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.892 r  display_score/state_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    display_score/state_reg[4]_i_1_n_4
    SLICE_X64Y19         FDCE                                         r  display_score/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.856     1.983    display_score/CLK
    SLICE_X64Y19         FDCE                                         r  display_score/state_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.134     1.604    display_score/state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 display_score/state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_score/state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.586     1.469    display_score/CLK
    SLICE_X64Y20         FDCE                                         r  display_score/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  display_score/state_reg[11]/Q
                         net (fo=2, routed)           0.149     1.782    display_score/state_reg_n_0_[11]
    SLICE_X64Y20         LUT5 (Prop_lut5_I0_O)        0.045     1.827 r  display_score/state[8]_i_2/O
                         net (fo=1, routed)           0.000     1.827    display_score/state[8]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.891 r  display_score/state_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    display_score/state_reg[8]_i_1_n_4
    SLICE_X64Y20         FDCE                                         r  display_score/state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.855     1.982    display_score/CLK
    SLICE_X64Y20         FDCE                                         r  display_score/state_reg[11]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.134     1.603    display_score/state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 display_score/state_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_score/state_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.468    display_score/CLK
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  display_score/state_reg[15]/Q
                         net (fo=2, routed)           0.149     1.781    display_score/state_reg_n_0_[15]
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.826 r  display_score/state[12]_i_2/O
                         net (fo=1, routed)           0.000     1.826    display_score/state[12]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.890 r  display_score/state_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    display_score/state_reg[12]_i_1_n_4
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.854     1.981    display_score/CLK
    SLICE_X64Y21         FDCE                                         r  display_score/state_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDCE (Hold_fdce_C_D)         0.134     1.602    display_score/state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   count.ten_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   count.ten_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   count.ten_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   count.ten_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   count.unit_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   count.unit_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   count.unit_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   count.ten_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   count.ten_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   count.ten_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   count.ten_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   count.ten_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   count.ten_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   count.ten_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   count.ten_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   count.ten_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   count.ten_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   count.ten_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   count.ten_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_score/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.611ns  (logic 4.704ns (54.633%)  route 3.907ns (45.367%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[1]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display_score/addr_reg[1]/Q
                         net (fo=9, routed)           0.895     1.351    display_score/addr[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.149     1.500 r  display_score/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.898     2.398    display_score/sel0[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.360     2.758 r  display_score/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.114     4.872    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739     8.611 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.611    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_score/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.337ns  (logic 4.687ns (56.216%)  route 3.650ns (43.784%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[1]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_score/addr_reg[1]/Q
                         net (fo=9, routed)           0.895     1.351    display_score/addr[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.149     1.500 f  display_score/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.896     2.396    display_score/sel0[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.360     2.756 r  display_score/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.859     4.615    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722     8.337 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.337    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_score/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.101ns  (logic 4.441ns (54.828%)  route 3.659ns (45.172%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[1]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display_score/addr_reg[1]/Q
                         net (fo=9, routed)           0.895     1.351    display_score/addr[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.149     1.500 r  display_score/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.898     2.398    display_score/sel0[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.332     2.730 r  display_score/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.866     4.596    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.101 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.101    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_score/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.043ns  (logic 4.680ns (58.183%)  route 3.363ns (41.817%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[1]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display_score/addr_reg[1]/Q
                         net (fo=9, routed)           0.895     1.351    display_score/addr[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.149     1.500 r  display_score/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.658     2.158    display_score/sel0[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.361     2.519 r  display_score/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.811     4.329    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714     8.043 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.043    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_score/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.935ns  (logic 4.472ns (56.357%)  route 3.463ns (43.643%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[1]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display_score/addr_reg[1]/Q
                         net (fo=9, routed)           0.895     1.351    display_score/addr[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.149     1.500 r  display_score/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.896     2.396    display_score/sel0[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.332     2.728 r  display_score/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672     4.400    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.935 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.935    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_score/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.689ns  (logic 4.466ns (58.083%)  route 3.223ns (41.917%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[1]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display_score/addr_reg[1]/Q
                         net (fo=9, routed)           0.895     1.351    display_score/addr[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.149     1.500 r  display_score/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.658     2.158    display_score/sel0[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.332     2.490 r  display_score/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.160    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.689 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.689    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_score/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.522ns  (logic 4.473ns (59.459%)  route 3.050ns (40.541%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[1]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_score/addr_reg[1]/Q
                         net (fo=9, routed)           0.895     1.351    display_score/addr[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.149     1.500 f  display_score/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.494     1.994    display_score/sel0[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.332     2.326 r  display_score/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.661     3.987    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.522 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.522    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_score/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.087ns  (logic 4.319ns (60.944%)  route 2.768ns (39.056%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[1]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display_score/addr_reg[1]/Q
                         net (fo=9, routed)           0.678     1.134    display_score/addr[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.152     1.286 r  display_score/sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.090     3.376    sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     7.087 r  sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.087    sel[0]
    U2                                                                r  sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_score/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.888ns  (logic 4.103ns (59.570%)  route 2.785ns (40.430%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[1]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_score/addr_reg[1]/Q
                         net (fo=9, routed)           0.895     1.351    display_score/addr[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.124     1.475 r  display_score/sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.890     3.365    sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.888 r  sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.888    sel[2]
    V4                                                                r  sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_score/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.739ns  (logic 4.307ns (63.910%)  route 2.432ns (36.090%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_score/addr_reg[0]/Q
                         net (fo=10, routed)          0.679     1.135    display_score/addr[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.150     1.285 r  display_score/sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.754     3.038    sel_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701     6.739 r  sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.739    sel[1]
    U4                                                                r  sel[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_score/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_score/addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.189ns (33.173%)  route 0.381ns (66.827%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[1]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_score/addr_reg[1]/Q
                         net (fo=9, routed)           0.177     0.318    display_score/addr[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.048     0.366 r  display_score/addr[1]_i_1/O
                         net (fo=1, routed)           0.204     0.570    display_score/plusOp[1]
    SLICE_X65Y22         FDRE                                         r  display_score/addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_score/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_score/addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.184ns (30.105%)  route 0.427ns (69.895%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_score/addr_reg[0]/Q
                         net (fo=10, routed)          0.258     0.399    display_score/addr[0]
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.043     0.442 r  display_score/addr[0]_i_1/O
                         net (fo=1, routed)           0.170     0.611    display_score/plusOp[0]
    SLICE_X65Y22         FDRE                                         r  display_score/addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_score/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.410ns (69.625%)  route 0.615ns (30.375%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_score/addr_reg[0]/Q
                         net (fo=10, routed)          0.171     0.312    display_score/addr[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.357 r  display_score/sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.445     0.801    sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.025 r  sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.025    sel[2]
    V4                                                                r  sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_score/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.397ns (68.991%)  route 0.628ns (31.009%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_score/addr_reg[0]/Q
                         net (fo=10, routed)          0.258     0.399    display_score/addr[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.444 r  display_score/sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.371     0.814    sel_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     2.025 r  sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.025    sel[3]
    W4                                                                r  sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_score/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.449ns (70.009%)  route 0.621ns (29.991%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[1]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_score/addr_reg[1]/Q
                         net (fo=9, routed)           0.222     0.363    display_score/addr[1]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.046     0.409 r  display_score/sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.399     0.808    sel_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     2.070 r  sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.070    sel[1]
    U4                                                                r  sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_score/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.127ns  (logic 1.467ns (68.997%)  route 0.659ns (31.003%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_score/addr_reg[0]/Q
                         net (fo=10, routed)          0.193     0.334    display_score/addr[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.045     0.379 r  display_score/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.134     0.514    display_score/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.559 r  display_score/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.332     0.890    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.127 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.127    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_score/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.467ns (67.342%)  route 0.711ns (32.658%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[1]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_score/addr_reg[1]/Q
                         net (fo=9, routed)           0.222     0.363    display_score/addr[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.045     0.408 r  display_score/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.162     0.570    display_score/sel0[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.045     0.615 r  display_score/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.327     0.942    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.178 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.178    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_score/addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.455ns (66.740%)  route 0.725ns (33.260%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_score/addr_reg[0]/Q
                         net (fo=10, routed)          0.193     0.334    display_score/addr[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.043     0.377 r  display_score/sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.532     0.909    sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     2.180 r  sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.180    sel[0]
    U2                                                                r  sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_score/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.461ns (66.557%)  route 0.734ns (33.443%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[1]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_score/addr_reg[1]/Q
                         net (fo=9, routed)           0.177     0.318    display_score/addr[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.045     0.363 r  display_score/seg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.233     0.596    display_score/sel0[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.045     0.641 r  display_score/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.324     0.965    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.195 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.195    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_score/addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.437ns (64.505%)  route 0.790ns (35.495%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  display_score/addr_reg[1]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_score/addr_reg[1]/Q
                         net (fo=9, routed)           0.222     0.363    display_score/addr[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.045     0.408 r  display_score/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.163     0.571    display_score/sel0[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.045     0.616 r  display_score/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.021    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.227 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.227    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count.unit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.688ns  (logic 4.839ns (55.702%)  route 3.849ns (44.298%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  count.unit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  count.unit_reg[3]/Q
                         net (fo=5, routed)           0.837     6.399    display_score/seg_OBUF[4]_inst_i_1_0[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.321     6.720 r  display_score/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.898     7.617    display_score/sel0[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.360     7.977 r  display_score/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.114    10.091    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    13.830 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.830    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count.ten_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.441ns  (logic 4.585ns (54.315%)  route 3.856ns (45.685%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  count.ten_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  count.ten_reg[1]/Q
                         net (fo=4, routed)           1.136     6.698    display_score/Q[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.997 r  display_score/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.909     7.906    display_score/sel0[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.153     8.059 r  display_score/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.811     9.870    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    13.583 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.583    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count.unit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.414ns  (logic 4.822ns (57.306%)  route 3.592ns (42.695%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  count.unit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  count.unit_reg[3]/Q
                         net (fo=5, routed)           0.837     6.399    display_score/seg_OBUF[4]_inst_i_1_0[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.321     6.720 f  display_score/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.896     7.615    display_score/sel0[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.360     7.975 r  display_score/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.859     9.835    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722    13.557 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.557    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count.unit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.178ns  (logic 4.576ns (55.961%)  route 3.601ns (44.039%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  count.unit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  count.unit_reg[3]/Q
                         net (fo=5, routed)           0.837     6.399    display_score/seg_OBUF[4]_inst_i_1_0[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.321     6.720 r  display_score/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.898     7.617    display_score/sel0[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.332     7.949 r  display_score/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.866     9.816    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.320 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.320    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count.ten_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.087ns  (logic 4.371ns (54.051%)  route 3.716ns (45.949%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  count.ten_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  count.ten_reg[1]/Q
                         net (fo=4, routed)           1.136     6.698    display_score/Q[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.299     6.997 r  display_score/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.909     7.906    display_score/sel0[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.030 r  display_score/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.670     9.700    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.229 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.229    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count.unit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.012ns  (logic 4.607ns (57.500%)  route 3.405ns (42.500%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  count.unit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  count.unit_reg[3]/Q
                         net (fo=5, routed)           0.837     6.399    display_score/seg_OBUF[4]_inst_i_1_0[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.321     6.720 r  display_score/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.896     7.615    display_score/sel0[3]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.332     7.947 r  display_score/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672     9.620    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.155 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.155    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count.unit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.690ns  (logic 4.240ns (55.134%)  route 3.450ns (44.866%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  count.unit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.456     5.598 r  count.unit_reg[0]/Q
                         net (fo=6, routed)           0.955     6.553    display_score/seg_OBUF[4]_inst_i_1_0[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     6.677 r  display_score/seg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.835     7.512    display_score/sel0[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     7.636 r  display_score/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.661     9.296    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.832 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.832    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count.unit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.467ns (67.473%)  route 0.707ns (32.527%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  count.unit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  count.unit_reg[2]/Q
                         net (fo=5, routed)           0.218     1.827    display_score/seg_OBUF[4]_inst_i_1_0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.872 r  display_score/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.162     2.034    display_score/sel0[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.045     2.079 r  display_score/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.406    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.642 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.642    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count.unit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.508ns (68.676%)  route 0.688ns (31.324%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  count.unit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  count.unit_reg[1]/Q
                         net (fo=5, routed)           0.222     1.818    display_score/seg_OBUF[4]_inst_i_1_0[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.099     1.917 r  display_score/seg_OBUF[0]_inst_i_5/O
                         net (fo=7, routed)           0.134     2.052    display_score/sel0[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.045     2.097 r  display_score/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.332     2.428    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.665 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.665    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count.unit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.437ns (64.628%)  route 0.786ns (35.372%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  count.unit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  count.unit_reg[2]/Q
                         net (fo=5, routed)           0.218     1.827    display_score/seg_OBUF[4]_inst_i_1_0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.872 r  display_score/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.163     2.035    display_score/sel0[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.045     2.080 r  display_score/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.485    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.691 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.691    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count.unit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.461ns (63.524%)  route 0.839ns (36.476%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  count.unit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  count.unit_reg[2]/Q
                         net (fo=5, routed)           0.218     1.827    display_score/seg_OBUF[4]_inst_i_1_0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.872 r  display_score/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.297     2.169    display_score/sel0[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.045     2.214 r  display_score/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.538    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.768 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.768    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count.unit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.311ns  (logic 1.517ns (65.632%)  route 0.794ns (34.368%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  count.unit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  count.unit_reg[2]/Q
                         net (fo=5, routed)           0.218     1.827    display_score/seg_OBUF[4]_inst_i_1_0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.872 r  display_score/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.162     2.034    display_score/sel0[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.048     2.082 r  display_score/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.496    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.283     3.779 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.779    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count.unit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.506ns (62.323%)  route 0.910ns (37.677%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  count.unit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  count.unit_reg[2]/Q
                         net (fo=5, routed)           0.218     1.827    display_score/seg_OBUF[4]_inst_i_1_0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.872 r  display_score/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.297     2.169    display_score/sel0[2]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.043     2.212 r  display_score/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.607    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.277     3.884 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.884    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count.unit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.534ns (63.327%)  route 0.889ns (36.673%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  count.unit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  count.unit_reg[2]/Q
                         net (fo=5, routed)           0.218     1.827    display_score/seg_OBUF[4]_inst_i_1_0[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.872 r  display_score/seg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.163     2.035    display_score/sel0[2]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.049     2.084 r  display_score/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.508     2.592    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.299     3.891 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.891    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count.unit_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.204ns  (logic 1.441ns (27.696%)  route 3.763ns (72.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=27, routed)          3.763     5.204    rst_IBUF
    SLICE_X62Y22         FDCE                                         f  count.unit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.505     4.846    clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  count.unit_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count.unit_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.204ns  (logic 1.441ns (27.696%)  route 3.763ns (72.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=27, routed)          3.763     5.204    rst_IBUF
    SLICE_X62Y22         FDCE                                         f  count.unit_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.505     4.846    clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  count.unit_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count.unit_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.204ns  (logic 1.441ns (27.696%)  route 3.763ns (72.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=27, routed)          3.763     5.204    rst_IBUF
    SLICE_X62Y22         FDCE                                         f  count.unit_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.505     4.846    clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  count.unit_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count.unit_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.204ns  (logic 1.441ns (27.696%)  route 3.763ns (72.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=27, routed)          3.763     5.204    rst_IBUF
    SLICE_X62Y22         FDCE                                         f  count.unit_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.505     4.846    clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  count.unit_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count.ten_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.200ns  (logic 1.441ns (27.720%)  route 3.758ns (72.280%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=27, routed)          3.758     5.200    rst_IBUF
    SLICE_X63Y22         FDCE                                         f  count.ten_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.505     4.846    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  count.ten_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count.ten_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.200ns  (logic 1.441ns (27.720%)  route 3.758ns (72.280%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=27, routed)          3.758     5.200    rst_IBUF
    SLICE_X63Y22         FDCE                                         f  count.ten_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.505     4.846    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  count.ten_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count.ten_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.200ns  (logic 1.441ns (27.720%)  route 3.758ns (72.280%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=27, routed)          3.758     5.200    rst_IBUF
    SLICE_X63Y22         FDCE                                         f  count.ten_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.505     4.846    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  count.ten_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            count.ten_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.200ns  (logic 1.441ns (27.720%)  route 3.758ns (72.280%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=27, routed)          3.758     5.200    rst_IBUF
    SLICE_X63Y22         FDCE                                         f  count.ten_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.505     4.846    clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  count.ten_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_score/state_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.060ns  (logic 1.441ns (28.483%)  route 3.619ns (71.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=27, routed)          3.619     5.060    display_score/AR[0]
    SLICE_X64Y22         FDCE                                         f  display_score/state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.505     4.846    display_score/CLK
    SLICE_X64Y22         FDCE                                         r  display_score/state_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_sequential_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.038ns  (logic 1.441ns (28.607%)  route 3.597ns (71.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_IBUF_inst/O
                         net (fo=27, routed)          3.597     5.038    rst_IBUF
    SLICE_X62Y21         FDCE                                         f  FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507     4.848    clk_IBUF_BUFG
    SLICE_X62Y21         FDCE                                         r  FSM_sequential_current_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inc
                            (input port)
  Destination:            deb1/pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.219ns (14.004%)  route 1.347ns (85.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  inc (IN)
                         net (fo=0)                   0.000     0.000    inc
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inc_IBUF_inst/O
                         net (fo=2, routed)           1.347     1.566    deb1/inc_IBUF
    SLICE_X60Y21         FDRE                                         r  deb1/pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.852     1.979    deb1/CLK
    SLICE_X60Y21         FDRE                                         r  deb1/pressed_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_score/state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.210ns (12.970%)  route 1.406ns (87.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.406     1.615    display_score/AR[0]
    SLICE_X64Y18         FDCE                                         f  display_score/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     1.984    display_score/CLK
    SLICE_X64Y18         FDCE                                         r  display_score/state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_score/state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.210ns (12.970%)  route 1.406ns (87.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.406     1.615    display_score/AR[0]
    SLICE_X64Y18         FDCE                                         f  display_score/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     1.984    display_score/CLK
    SLICE_X64Y18         FDCE                                         r  display_score/state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_score/state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.210ns (12.970%)  route 1.406ns (87.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.406     1.615    display_score/AR[0]
    SLICE_X64Y18         FDCE                                         f  display_score/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     1.984    display_score/CLK
    SLICE_X64Y18         FDCE                                         r  display_score/state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_score/state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.615ns  (logic 0.210ns (12.970%)  route 1.406ns (87.030%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.406     1.615    display_score/AR[0]
    SLICE_X64Y18         FDCE                                         f  display_score/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     1.984    display_score/CLK
    SLICE_X64Y18         FDCE                                         r  display_score/state_reg[3]/C

Slack:                    inf
  Source:                 dec
                            (input port)
  Destination:            deb2/pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.219ns (13.428%)  route 1.414ns (86.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  dec (IN)
                         net (fo=0)                   0.000     0.000    dec
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  dec_IBUF_inst/O
                         net (fo=2, routed)           1.414     1.633    deb2/dec_IBUF
    SLICE_X60Y21         FDRE                                         r  deb2/pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.852     1.979    deb2/CLK
    SLICE_X60Y21         FDRE                                         r  deb2/pressed_reg/C

Slack:                    inf
  Source:                 inc
                            (input port)
  Destination:            deb1/btnDeb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.264ns (16.167%)  route 1.371ns (83.833%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  inc (IN)
                         net (fo=0)                   0.000     0.000    inc
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  inc_IBUF_inst/O
                         net (fo=2, routed)           1.371     1.590    deb1/inc_IBUF
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.635 r  deb1/btnDeb_i_1/O
                         net (fo=1, routed)           0.000     1.635    deb1/btnDeb_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  deb1/btnDeb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.852     1.979    deb1/CLK
    SLICE_X60Y21         FDRE                                         r  deb1/btnDeb_reg/C

Slack:                    inf
  Source:                 dec
                            (input port)
  Destination:            deb2/btnDeb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 0.264ns (15.808%)  route 1.407ns (84.192%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  dec (IN)
                         net (fo=0)                   0.000     0.000    dec
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  dec_IBUF_inst/O
                         net (fo=2, routed)           1.407     1.627    deb2/dec_IBUF
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.672 r  deb2/btnDeb_i_1__0/O
                         net (fo=1, routed)           0.000     1.672    deb2/btnDeb_i_1__0_n_0
    SLICE_X60Y21         FDRE                                         r  deb2/btnDeb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.852     1.979    deb2/CLK
    SLICE_X60Y21         FDRE                                         r  deb2/btnDeb_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_score/state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.210ns (12.481%)  route 1.469ns (87.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.469     1.679    display_score/AR[0]
    SLICE_X64Y19         FDCE                                         f  display_score/state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.856     1.983    display_score/CLK
    SLICE_X64Y19         FDCE                                         r  display_score/state_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_score/state_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.679ns  (logic 0.210ns (12.481%)  route 1.469ns (87.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.469     1.679    display_score/AR[0]
    SLICE_X64Y19         FDCE                                         f  display_score/state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.856     1.983    display_score/CLK
    SLICE_X64Y19         FDCE                                         r  display_score/state_reg[5]/C





