Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec  7 19:13:29 2024
| Host         : LAPTOP-609RBA9O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              84 |           25 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             120 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                          Enable Signal                          |                              Set/Reset Signal                             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                 |                                                                           |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/GAME_logic_0/inst/pipeStateInst/E[0]                 | design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed[17]_i_1_n_0           |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/VGA_timings_0/inst/H_cnt/E[0]                        | iRst_IBUF                                                                 |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/E[0]         | iRst_IBUF                                                                 |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/E[0]         | design_1_i/GAME_logic_0/inst/pipeStateInst/SS[0]                          |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/GAME_logic_0/inst/pipePosInst/rPipeSpeed[19]_i_1_n_0 | iRst_IBUF                                                                 |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/wBirdMove    | design_1_i/GAME_logic_0/inst/birdPosInst/cnt_speed/rCntCurr[0]_i_1_n_0    |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                 | design_1_i/Debounce_Switch_2/inst/p_0_in                                  |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                 | design_1_i/Debounce_Switch_1/inst/p_0_in                                  |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                 | design_1_i/Debounce_Switch_0/inst/p_0_in                                  |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/GAME_logic_0/inst/pipeStateInst/wPipePosMove         | design_1_i/GAME_logic_0/inst/pipePosInst/cnt_speed/rCntCurr[0]_i_1__0_n_0 |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                 | iRst_IBUF                                                                 |               10 |             30 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/GAME_logic_0/inst/pipeStateInst/E[0]                 | iRst_IBUF                                                                 |               10 |             36 |         3.60 |
+-------------------------------------+-----------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+--------------+


