#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug 16 11:25:52 2022
# Process ID: 16047
# Current directory: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg
# Command line: vivado
# Log file: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/vivado.log
# Journal file: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/stu/diska/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 6412.102 ; gain = 76.734 ; free physical = 4057 ; free virtual = 8972
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-1731] Type mismatch between connected pins: /corerstn(data) and /axi_interconnect_0/M00_ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /corerstn(data) and /axi_interconnect_1/S00_ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /corerstn(data) and /axi_interconnect_2/ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /corerstn(data) and /axi_interconnect_2/S00_ARESETN(rst)
INFO: [BD 41-1662] The design 'nutshell.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/NutShell_0/io_meip'(2) to net 'intrs_1'(5) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/nutshell/synth/nutshell.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/NutShell_0/io_meip'(2) to net 'intrs_1'(5) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/nutshell/sim/nutshell.v
VHDL Output written to : /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/nutshell/hdl/nutshell_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block NutShell_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/nutshell/ip/nutshell_auto_cc_0/nutshell_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/nutshell/ip/nutshell_auto_cc_1/nutshell_auto_cc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/nutshell/ip/nutshell_auto_cc_2/nutshell_auto_cc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_2/s00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/nutshell/ip/nutshell_axi_protocol_convert_0_0/nutshell_axi_protocol_convert_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_convert_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/nutshell/ip/nutshell_axi_protocol_convert_1_0/nutshell_axi_protocol_convert_1_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_convert_1 .
Exporting to file /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/nutshell/ip/nutshell_system_ila_0_0/bd_0/hw_handoff/nutshell_system_ila_0_0.hwh
Generated Block Design Tcl file /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/nutshell/ip/nutshell_system_ila_0_0/bd_0/hw_handoff/nutshell_system_ila_0_0_bd.tcl
Generated Hardware Definition File /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/nutshell/ip/nutshell_system_ila_0_0/bd_0/synth/nutshell_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
Exporting to file /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/nutshell/hw_handoff/nutshell.hwh
Generated Block Design Tcl file /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/nutshell/hw_handoff/nutshell_bd.tcl
Generated Hardware Definition File /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/nutshell/synth/nutshell.hwdef
INFO: [BD 41-1662] The design 'zynq_soc.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_arm_peripheral/axi_interconnect_0/xbar/s_axi_awid'(6) to net 's03_couplers_to_xbar_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_arm_peripheral/axi_interconnect_0/xbar/s_axi_arid'(6) to net 's03_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_arm_peripheral/axi_interconnect_0/s03_mmu/m_axi_bid'(4) to net 's03_mmu_M_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_arm_peripheral/axi_interconnect_0/s03_mmu/m_axi_rid'(4) to net 's03_mmu_M_AXI_RID'(6) - Only lower order bits will be connected.
VHDL Output written to : /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/synth/zynq_soc.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_arm_peripheral/axi_interconnect_0/xbar/s_axi_awid'(6) to net 's03_couplers_to_xbar_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_arm_peripheral/axi_interconnect_0/xbar/s_axi_arid'(6) to net 's03_couplers_to_xbar_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_arm_peripheral/axi_interconnect_0/s03_mmu/m_axi_bid'(4) to net 's03_mmu_M_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hier_arm_peripheral/axi_interconnect_0/s03_mmu/m_axi_rid'(4) to net 's03_mmu_M_AXI_RID'(6) - Only lower order bits will be connected.
VHDL Output written to : /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/sim/zynq_soc.v
VHDL Output written to : /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/hdl/zynq_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_clkrst/clk50rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_clkrst/clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_clkrst/uncorerst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_rvcore_peripheral/AXI4VGA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_rvcore_peripheral/axi_dma_rvcore .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_us_0/zynq_soc_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_us_1/zynq_soc_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_us_2/zynq_soc_auto_us_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_pc_0/zynq_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_ds_0/zynq_soc_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_ds_1/zynq_soc_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_0/zynq_soc_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_1/zynq_soc_auto_cc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_rvcore_peripheral/axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_rvcore_peripheral/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_arm_peripheral/axi_dma_arm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_arm_peripheral/axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_us_3/zynq_soc_auto_us_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_us_4/zynq_soc_auto_us_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_arm_peripheral/axi_interconnect_0/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_us_5/zynq_soc_auto_us_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_arm_peripheral/axi_interconnect_0/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_arm_peripheral/axi_interconnect_0/s01_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_arm_peripheral/axi_interconnect_0/s02_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_arm_peripheral/axi_interconnect_0/s03_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_arm_peripheral/axi_interconnect_1/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_pc_1/zynq_soc_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_arm_peripheral/axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_arm_peripheral/corerst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_1 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] zynq_soc_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_LPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
Exporting to file /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/hw_handoff/zynq_soc.hwh
Generated Block Design Tcl file /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/hw_handoff/zynq_soc_bd.tcl
Generated Hardware Definition File /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/zynq_soc/synth/zynq_soc.hwdef
[Tue Aug 16 11:29:06 2022] Launched zynq_soc_auto_us_1_synth_1, zynq_soc_auto_us_0_synth_1, zynq_soc_xbar_0_synth_1, zynq_soc_axi_dma_rvcore_0_synth_1, zynq_soc_AXI4VGA_0_0_synth_1, zynq_soc_uncorerst_0_synth_1, zynq_soc_clk_wiz_0_0_synth_1, zynq_soc_clk50rst_0_synth_1, nutshell_util_vector_logic_0_0_synth_1, nutshell_system_ila_0_0_synth_1, nutshell_axi_protocol_convert_1_0_synth_1, nutshell_NutShell_0_0_synth_1, nutshell_axi_protocol_convert_0_0_synth_1, nutshell_auto_cc_2_synth_1, nutshell_auto_cc_1_synth_1, nutshell_auto_cc_0_synth_1, zynq_soc_auto_us_2_synth_1, zynq_soc_xbar_1_synth_1, zynq_soc_auto_pc_0_synth_1, zynq_soc_auto_ds_0_synth_1, zynq_soc_auto_ds_1_synth_1, zynq_soc_auto_cc_0_synth_1, zynq_soc_auto_cc_1_synth_1, zynq_soc_axi_uartlite_0_0_synth_1, zynq_soc_axi_dma_arm_0_synth_1, zynq_soc_xbar_2_synth_1, zynq_soc_auto_us_3_synth_1, zynq_soc_auto_us_4_synth_1, zynq_soc_auto_us_5_synth_1, zynq_soc_s00_mmu_0_synth_1, zynq_soc_s01_mmu_0_synth_1, zynq_soc_s02_mmu_0_synth_1, zynq_soc_s03_mmu_0_synth_1, zynq_soc_xbar_3_synth_1, zynq_soc_auto_pc_1_synth_1, zynq_soc_axi_uartlite_0_1_synth_1, zynq_soc_corerst_0_synth_1, zynq_soc_zynq_ultra_ps_e_0_0_synth_1, synth_1...
Run output will be captured here:
zynq_soc_auto_us_1_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_us_1_synth_1/runme.log
zynq_soc_auto_us_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_us_0_synth_1/runme.log
zynq_soc_xbar_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_xbar_0_synth_1/runme.log
zynq_soc_axi_dma_rvcore_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_axi_dma_rvcore_0_synth_1/runme.log
zynq_soc_AXI4VGA_0_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_AXI4VGA_0_0_synth_1/runme.log
zynq_soc_uncorerst_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_uncorerst_0_synth_1/runme.log
zynq_soc_clk_wiz_0_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_clk_wiz_0_0_synth_1/runme.log
zynq_soc_clk50rst_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_clk50rst_0_synth_1/runme.log
nutshell_util_vector_logic_0_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/nutshell_util_vector_logic_0_0_synth_1/runme.log
nutshell_system_ila_0_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/nutshell_system_ila_0_0_synth_1/runme.log
nutshell_axi_protocol_convert_1_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/nutshell_axi_protocol_convert_1_0_synth_1/runme.log
nutshell_NutShell_0_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/nutshell_NutShell_0_0_synth_1/runme.log
nutshell_axi_protocol_convert_0_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/nutshell_axi_protocol_convert_0_0_synth_1/runme.log
nutshell_auto_cc_2_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/nutshell_auto_cc_2_synth_1/runme.log
nutshell_auto_cc_1_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/nutshell_auto_cc_1_synth_1/runme.log
nutshell_auto_cc_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/nutshell_auto_cc_0_synth_1/runme.log
zynq_soc_auto_us_2_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_us_2_synth_1/runme.log
zynq_soc_xbar_1_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_xbar_1_synth_1/runme.log
zynq_soc_auto_pc_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_pc_0_synth_1/runme.log
zynq_soc_auto_ds_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_ds_0_synth_1/runme.log
zynq_soc_auto_ds_1_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_ds_1_synth_1/runme.log
zynq_soc_auto_cc_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_cc_0_synth_1/runme.log
zynq_soc_auto_cc_1_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_cc_1_synth_1/runme.log
zynq_soc_axi_uartlite_0_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_axi_uartlite_0_0_synth_1/runme.log
zynq_soc_axi_dma_arm_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_axi_dma_arm_0_synth_1/runme.log
zynq_soc_xbar_2_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_xbar_2_synth_1/runme.log
zynq_soc_auto_us_3_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_us_3_synth_1/runme.log
zynq_soc_auto_us_4_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_us_4_synth_1/runme.log
zynq_soc_auto_us_5_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_us_5_synth_1/runme.log
zynq_soc_s00_mmu_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_s00_mmu_0_synth_1/runme.log
zynq_soc_s01_mmu_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_s01_mmu_0_synth_1/runme.log
zynq_soc_s02_mmu_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_s02_mmu_0_synth_1/runme.log
zynq_soc_s03_mmu_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_s03_mmu_0_synth_1/runme.log
zynq_soc_xbar_3_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_xbar_3_synth_1/runme.log
zynq_soc_auto_pc_1_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_auto_pc_1_synth_1/runme.log
zynq_soc_axi_uartlite_0_1_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_axi_uartlite_0_1_synth_1/runme.log
zynq_soc_corerst_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_corerst_0_synth_1/runme.log
zynq_soc_zynq_ultra_ps_e_0_0_synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/zynq_soc_zynq_ultra_ps_e_0_0_synth_1/runme.log
synth_1: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/synth_1/runme.log
[Tue Aug 16 11:29:14 2022] Launched impl_1...
Run output will be captured here: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:02:15 ; elapsed = 00:01:53 . Memory (MB): peak = 7041.469 ; gain = 254.715 ; free physical = 3421 ; free virtual = 8522
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 7085.520 ; gain = 0.000 ; free physical = 126 ; free virtual = 922
reset_run zynq_soc_auto_pc_1_synth_1
reset_run zynq_soc_axi_uartlite_0_1_synth_1
reset_run zynq_soc_corerst_0_synth_1
reset_run zynq_soc_zynq_ultra_ps_e_0_0_synth_1
reset_run zynq_soc_axi_dma_arm_0_synth_1
reset_run zynq_soc_auto_us_4_synth_1
reset_run zynq_soc_auto_us_5_synth_1
reset_run zynq_soc_s02_mmu_0_synth_1
reset_run zynq_soc_s03_mmu_0_synth_1
reset_run zynq_soc_xbar_3_synth_1
add_files -norecurse {/home/stu/NutShell/build/DifftestRunaheadEvent.v /home/stu/NutShell/build/DifftestRunaheadRedirectEvent.v}
WARNING: [filemgmt 56-12] File '/home/stu/NutShell/build/DifftestRunaheadEvent.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/stu/NutShell/build/DifftestRunaheadRedirectEvent.v' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse {/home/stu/NutShell/build/DifftestRunaheadEvent.v /home/stu/NutShell/build/DifftestRunaheadRedirectEvent.v}
WARNING: [filemgmt 56-12] File '/home/stu/NutShell/build/DifftestRunaheadEvent.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/stu/NutShell/build/DifftestRunaheadRedirectEvent.v' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse /home/stu/NutShell/build/build/TopMain.v.conf
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 16 12:12:20 2022...
