// Seed: 2634983364
`timescale 1ps / 1 ps
module module_0 (
    output reg id_0,
    output logic id_1,
    input reg id_2,
    output id_3
);
  initial begin
    id_0 <= 1;
    if (id_2) id_3 <= id_2;
    else begin
      if (^id_2) id_3 = id_2;
    end
  end
endmodule
