#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jan 12 09:43:42 2024
# Process ID: 3628
# Current directory: C:/Users/Paula/Downloads/mezclador
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21548 C:\Users\Paula\Downloads\mezclador\mezclador.xpr
# Log file: C:/Users/Paula/Downloads/mezclador/vivado.log
# Journal file: C:/Users/Paula/Downloads/mezclador\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Paula/Downloads/mezclador/mezclador.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 797.781 ; gain = 144.258
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - seno
Adding cell -- xilinx.com:ip:xlslice:1.0 - coseno
Adding cell -- xilinx.com:ip:xbip_dsp48_macro:3.0 - sumador
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_1
CRITICAL WARNING: [BD 41-1287] Associated interface by name M_AXIS_PHASE_0 not found for clock port /clk
Successfully read diagram <design_1> from BD file <C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 871.547 ; gain = 67.887
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 12 11:07:04 2024...
