5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd static1.vcd -o static1.cdd -v static1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" static1.v 1 17 1
2 1 6 200023 1 0 41004 0 0 1 16 0
2 2 6 19001c 1 0 61004 0 0 1 16 0
2 3 6 120015 1 0 1004 0 0 1 16 0
2 4 6 b000e 1 0 21004 0 0 1 16 0
2 5 6 b0015 1 6 1044 3 4 1 26 102
2 6 6 b001c 1 6 1044 2 5 1 26 102
2 7 6 b0023 1 6 1044 1 6 1 26 102
2 8 6 70007 0 1 1410 0 0 1 9 a
2 9 6 70023 1 35 6 7 8
1 a 3 30009 1 0 0 0 1 25 2
1 b 4 30009 1 0 0 0 1 25 2
4 9 f 9 9
3 1 main.$u0 "main.$u0" static1.v 0 15 1
