module mips_registers
(
	output [31:0] read_data_1, read_data_2,
	input [31:0] write_data,
	input [4:0] read_reg_1, read_reg_2, write_reg,
	input signal_reg_write, clk
);
	reg [31:0] registers [0:31];

	// simulasyon basinda registerleri bir defa oku dosyadan
	initial begin
		$readmemb("registers.mem", registers);
	end

	assign read_data_1 = registers[read_reg_1];
	assign read_data_2 = registers[read_reg_2];

	// pozitif sinyal atlamalarÄ±nda calisir
	// reg_write gelirse registere yazar
	// TEST Bench yazilmistir
	// 1 iken yazma evresi
	always @ (posedge clk)
	begin
		if (signal_reg_write) begin
			registers[write_reg] <= write_data;
			//$writememb("test.mem",registers);
			$display("Time:%2d reg:%5b'e %32b yazildi",$time,write_reg,write_data);
		end
	end



endmodule
