
h5-loader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000488  20000004  20000004  00001004  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .ARM          00000008  2000048c  2000048c  0000148c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .init_array   00000004  20000494  20000494  00001494  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  20000498  20000498  00001498  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000068  2000049c  2000049c  0000149c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          0000027c  20000504  20000504  00001504  2**2
                  ALLOC
  6 .text         0000a5e0  20000780  20000780  00001780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .Dev_info     000000c8  2000ad60  2000ad60  0000cd60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .rodata       0000054c  2000ae28  2000ae28  0000be28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 ._user_heap_stack 00000600  2000b374  2000b374  0000c374  2**0
                  ALLOC
 10 .ARM.attributes 00000036  00000000  00000000  0000ce28  2**0
                  CONTENTS, READONLY
 11 .debug_info   00012f9f  00000000  00000000  0000ce5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00002463  00000000  00000000  0001fdfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000e18  00000000  00000000  00022260  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00033459  00000000  00000000  00023078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00013cc8  00000000  00000000  000564d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0013e628  00000000  00000000  0006a199  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001a87c1  2**0
                  CONTENTS, READONLY
 18 .debug_rnglists 00000adf  00000000  00000000  001a8804  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_frame  00004294  00000000  00000000  001a92e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000086  00000000  00000000  001ad578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

20000780 <__do_global_dtors_aux>:
20000780:	b510      	push	{r4, lr}
20000782:	4c05      	ldr	r4, [pc, #20]	@ (20000798 <__do_global_dtors_aux+0x18>)
20000784:	7823      	ldrb	r3, [r4, #0]
20000786:	b933      	cbnz	r3, 20000796 <__do_global_dtors_aux+0x16>
20000788:	4b04      	ldr	r3, [pc, #16]	@ (2000079c <__do_global_dtors_aux+0x1c>)
2000078a:	b113      	cbz	r3, 20000792 <__do_global_dtors_aux+0x12>
2000078c:	4804      	ldr	r0, [pc, #16]	@ (200007a0 <__do_global_dtors_aux+0x20>)
2000078e:	f3af 8000 	nop.w
20000792:	2301      	movs	r3, #1
20000794:	7023      	strb	r3, [r4, #0]
20000796:	bd10      	pop	{r4, pc}
20000798:	20000504 	.word	0x20000504
2000079c:	00000000 	.word	0x00000000
200007a0:	2000ad48 	.word	0x2000ad48

200007a4 <frame_dummy>:
200007a4:	b508      	push	{r3, lr}
200007a6:	4b03      	ldr	r3, [pc, #12]	@ (200007b4 <frame_dummy+0x10>)
200007a8:	b11b      	cbz	r3, 200007b2 <frame_dummy+0xe>
200007aa:	4903      	ldr	r1, [pc, #12]	@ (200007b8 <frame_dummy+0x14>)
200007ac:	4803      	ldr	r0, [pc, #12]	@ (200007bc <frame_dummy+0x18>)
200007ae:	f3af 8000 	nop.w
200007b2:	bd08      	pop	{r3, pc}
200007b4:	00000000 	.word	0x00000000
200007b8:	20000508 	.word	0x20000508
200007bc:	2000ad48 	.word	0x2000ad48

200007c0 <__aeabi_uldivmod>:
200007c0:	b953      	cbnz	r3, 200007d8 <__aeabi_uldivmod+0x18>
200007c2:	b94a      	cbnz	r2, 200007d8 <__aeabi_uldivmod+0x18>
200007c4:	2900      	cmp	r1, #0
200007c6:	bf08      	it	eq
200007c8:	2800      	cmpeq	r0, #0
200007ca:	bf1c      	itt	ne
200007cc:	f04f 31ff 	movne.w	r1, #4294967295
200007d0:	f04f 30ff 	movne.w	r0, #4294967295
200007d4:	f000 b9b0 	b.w	20000b38 <__aeabi_idiv0>
200007d8:	f1ad 0c08 	sub.w	ip, sp, #8
200007dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
200007e0:	f000 f806 	bl	200007f0 <__udivmoddi4>
200007e4:	f8dd e004 	ldr.w	lr, [sp, #4]
200007e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
200007ec:	b004      	add	sp, #16
200007ee:	4770      	bx	lr

200007f0 <__udivmoddi4>:
200007f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200007f4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
200007f6:	4688      	mov	r8, r1
200007f8:	4604      	mov	r4, r0
200007fa:	468e      	mov	lr, r1
200007fc:	2b00      	cmp	r3, #0
200007fe:	d14a      	bne.n	20000896 <__udivmoddi4+0xa6>
20000800:	428a      	cmp	r2, r1
20000802:	4617      	mov	r7, r2
20000804:	d95f      	bls.n	200008c6 <__udivmoddi4+0xd6>
20000806:	fab2 f682 	clz	r6, r2
2000080a:	b14e      	cbz	r6, 20000820 <__udivmoddi4+0x30>
2000080c:	f1c6 0320 	rsb	r3, r6, #32
20000810:	fa01 fe06 	lsl.w	lr, r1, r6
20000814:	40b7      	lsls	r7, r6
20000816:	40b4      	lsls	r4, r6
20000818:	fa20 f303 	lsr.w	r3, r0, r3
2000081c:	ea43 0e0e 	orr.w	lr, r3, lr
20000820:	ea4f 4817 	mov.w	r8, r7, lsr #16
20000824:	fa1f fc87 	uxth.w	ip, r7
20000828:	0c23      	lsrs	r3, r4, #16
2000082a:	fbbe f1f8 	udiv	r1, lr, r8
2000082e:	fb08 ee11 	mls	lr, r8, r1, lr
20000832:	fb01 f20c 	mul.w	r2, r1, ip
20000836:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
2000083a:	429a      	cmp	r2, r3
2000083c:	d907      	bls.n	2000084e <__udivmoddi4+0x5e>
2000083e:	18fb      	adds	r3, r7, r3
20000840:	f101 30ff 	add.w	r0, r1, #4294967295
20000844:	d202      	bcs.n	2000084c <__udivmoddi4+0x5c>
20000846:	429a      	cmp	r2, r3
20000848:	f200 8154 	bhi.w	20000af4 <__udivmoddi4+0x304>
2000084c:	4601      	mov	r1, r0
2000084e:	1a9b      	subs	r3, r3, r2
20000850:	b2a2      	uxth	r2, r4
20000852:	fbb3 f0f8 	udiv	r0, r3, r8
20000856:	fb08 3310 	mls	r3, r8, r0, r3
2000085a:	fb00 fc0c 	mul.w	ip, r0, ip
2000085e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
20000862:	4594      	cmp	ip, r2
20000864:	d90b      	bls.n	2000087e <__udivmoddi4+0x8e>
20000866:	18ba      	adds	r2, r7, r2
20000868:	f100 33ff 	add.w	r3, r0, #4294967295
2000086c:	bf2c      	ite	cs
2000086e:	2401      	movcs	r4, #1
20000870:	2400      	movcc	r4, #0
20000872:	4594      	cmp	ip, r2
20000874:	d902      	bls.n	2000087c <__udivmoddi4+0x8c>
20000876:	2c00      	cmp	r4, #0
20000878:	f000 813f 	beq.w	20000afa <__udivmoddi4+0x30a>
2000087c:	4618      	mov	r0, r3
2000087e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
20000882:	eba2 020c 	sub.w	r2, r2, ip
20000886:	2100      	movs	r1, #0
20000888:	b11d      	cbz	r5, 20000892 <__udivmoddi4+0xa2>
2000088a:	40f2      	lsrs	r2, r6
2000088c:	2300      	movs	r3, #0
2000088e:	e9c5 2300 	strd	r2, r3, [r5]
20000892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20000896:	428b      	cmp	r3, r1
20000898:	d905      	bls.n	200008a6 <__udivmoddi4+0xb6>
2000089a:	b10d      	cbz	r5, 200008a0 <__udivmoddi4+0xb0>
2000089c:	e9c5 0100 	strd	r0, r1, [r5]
200008a0:	2100      	movs	r1, #0
200008a2:	4608      	mov	r0, r1
200008a4:	e7f5      	b.n	20000892 <__udivmoddi4+0xa2>
200008a6:	fab3 f183 	clz	r1, r3
200008aa:	2900      	cmp	r1, #0
200008ac:	d14e      	bne.n	2000094c <__udivmoddi4+0x15c>
200008ae:	4543      	cmp	r3, r8
200008b0:	f0c0 8112 	bcc.w	20000ad8 <__udivmoddi4+0x2e8>
200008b4:	4282      	cmp	r2, r0
200008b6:	f240 810f 	bls.w	20000ad8 <__udivmoddi4+0x2e8>
200008ba:	4608      	mov	r0, r1
200008bc:	2d00      	cmp	r5, #0
200008be:	d0e8      	beq.n	20000892 <__udivmoddi4+0xa2>
200008c0:	e9c5 4e00 	strd	r4, lr, [r5]
200008c4:	e7e5      	b.n	20000892 <__udivmoddi4+0xa2>
200008c6:	2a00      	cmp	r2, #0
200008c8:	f000 80ac 	beq.w	20000a24 <__udivmoddi4+0x234>
200008cc:	fab2 f682 	clz	r6, r2
200008d0:	2e00      	cmp	r6, #0
200008d2:	f040 80bb 	bne.w	20000a4c <__udivmoddi4+0x25c>
200008d6:	1a8b      	subs	r3, r1, r2
200008d8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
200008dc:	b2bc      	uxth	r4, r7
200008de:	2101      	movs	r1, #1
200008e0:	0c02      	lsrs	r2, r0, #16
200008e2:	b280      	uxth	r0, r0
200008e4:	fbb3 fcfe 	udiv	ip, r3, lr
200008e8:	fb0e 331c 	mls	r3, lr, ip, r3
200008ec:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
200008f0:	fb04 f20c 	mul.w	r2, r4, ip
200008f4:	429a      	cmp	r2, r3
200008f6:	d90e      	bls.n	20000916 <__udivmoddi4+0x126>
200008f8:	18fb      	adds	r3, r7, r3
200008fa:	f10c 38ff 	add.w	r8, ip, #4294967295
200008fe:	bf2c      	ite	cs
20000900:	f04f 0901 	movcs.w	r9, #1
20000904:	f04f 0900 	movcc.w	r9, #0
20000908:	429a      	cmp	r2, r3
2000090a:	d903      	bls.n	20000914 <__udivmoddi4+0x124>
2000090c:	f1b9 0f00 	cmp.w	r9, #0
20000910:	f000 80ec 	beq.w	20000aec <__udivmoddi4+0x2fc>
20000914:	46c4      	mov	ip, r8
20000916:	1a9b      	subs	r3, r3, r2
20000918:	fbb3 f8fe 	udiv	r8, r3, lr
2000091c:	fb0e 3318 	mls	r3, lr, r8, r3
20000920:	fb04 f408 	mul.w	r4, r4, r8
20000924:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
20000928:	4294      	cmp	r4, r2
2000092a:	d90b      	bls.n	20000944 <__udivmoddi4+0x154>
2000092c:	18ba      	adds	r2, r7, r2
2000092e:	f108 33ff 	add.w	r3, r8, #4294967295
20000932:	bf2c      	ite	cs
20000934:	2001      	movcs	r0, #1
20000936:	2000      	movcc	r0, #0
20000938:	4294      	cmp	r4, r2
2000093a:	d902      	bls.n	20000942 <__udivmoddi4+0x152>
2000093c:	2800      	cmp	r0, #0
2000093e:	f000 80d1 	beq.w	20000ae4 <__udivmoddi4+0x2f4>
20000942:	4698      	mov	r8, r3
20000944:	1b12      	subs	r2, r2, r4
20000946:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
2000094a:	e79d      	b.n	20000888 <__udivmoddi4+0x98>
2000094c:	f1c1 0620 	rsb	r6, r1, #32
20000950:	408b      	lsls	r3, r1
20000952:	fa08 f401 	lsl.w	r4, r8, r1
20000956:	fa00 f901 	lsl.w	r9, r0, r1
2000095a:	fa22 f706 	lsr.w	r7, r2, r6
2000095e:	fa28 f806 	lsr.w	r8, r8, r6
20000962:	408a      	lsls	r2, r1
20000964:	431f      	orrs	r7, r3
20000966:	fa20 f306 	lsr.w	r3, r0, r6
2000096a:	0c38      	lsrs	r0, r7, #16
2000096c:	4323      	orrs	r3, r4
2000096e:	fa1f fc87 	uxth.w	ip, r7
20000972:	0c1c      	lsrs	r4, r3, #16
20000974:	fbb8 fef0 	udiv	lr, r8, r0
20000978:	fb00 881e 	mls	r8, r0, lr, r8
2000097c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
20000980:	fb0e f80c 	mul.w	r8, lr, ip
20000984:	45a0      	cmp	r8, r4
20000986:	d90e      	bls.n	200009a6 <__udivmoddi4+0x1b6>
20000988:	193c      	adds	r4, r7, r4
2000098a:	f10e 3aff 	add.w	sl, lr, #4294967295
2000098e:	bf2c      	ite	cs
20000990:	f04f 0b01 	movcs.w	fp, #1
20000994:	f04f 0b00 	movcc.w	fp, #0
20000998:	45a0      	cmp	r8, r4
2000099a:	d903      	bls.n	200009a4 <__udivmoddi4+0x1b4>
2000099c:	f1bb 0f00 	cmp.w	fp, #0
200009a0:	f000 80b8 	beq.w	20000b14 <__udivmoddi4+0x324>
200009a4:	46d6      	mov	lr, sl
200009a6:	eba4 0408 	sub.w	r4, r4, r8
200009aa:	fa1f f883 	uxth.w	r8, r3
200009ae:	fbb4 f3f0 	udiv	r3, r4, r0
200009b2:	fb00 4413 	mls	r4, r0, r3, r4
200009b6:	fb03 fc0c 	mul.w	ip, r3, ip
200009ba:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
200009be:	45a4      	cmp	ip, r4
200009c0:	d90e      	bls.n	200009e0 <__udivmoddi4+0x1f0>
200009c2:	193c      	adds	r4, r7, r4
200009c4:	f103 30ff 	add.w	r0, r3, #4294967295
200009c8:	bf2c      	ite	cs
200009ca:	f04f 0801 	movcs.w	r8, #1
200009ce:	f04f 0800 	movcc.w	r8, #0
200009d2:	45a4      	cmp	ip, r4
200009d4:	d903      	bls.n	200009de <__udivmoddi4+0x1ee>
200009d6:	f1b8 0f00 	cmp.w	r8, #0
200009da:	f000 809f 	beq.w	20000b1c <__udivmoddi4+0x32c>
200009de:	4603      	mov	r3, r0
200009e0:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
200009e4:	eba4 040c 	sub.w	r4, r4, ip
200009e8:	fba0 ec02 	umull	lr, ip, r0, r2
200009ec:	4564      	cmp	r4, ip
200009ee:	4673      	mov	r3, lr
200009f0:	46e0      	mov	r8, ip
200009f2:	d302      	bcc.n	200009fa <__udivmoddi4+0x20a>
200009f4:	d107      	bne.n	20000a06 <__udivmoddi4+0x216>
200009f6:	45f1      	cmp	r9, lr
200009f8:	d205      	bcs.n	20000a06 <__udivmoddi4+0x216>
200009fa:	ebbe 0302 	subs.w	r3, lr, r2
200009fe:	eb6c 0c07 	sbc.w	ip, ip, r7
20000a02:	3801      	subs	r0, #1
20000a04:	46e0      	mov	r8, ip
20000a06:	b15d      	cbz	r5, 20000a20 <__udivmoddi4+0x230>
20000a08:	ebb9 0203 	subs.w	r2, r9, r3
20000a0c:	eb64 0408 	sbc.w	r4, r4, r8
20000a10:	fa04 f606 	lsl.w	r6, r4, r6
20000a14:	fa22 f301 	lsr.w	r3, r2, r1
20000a18:	40cc      	lsrs	r4, r1
20000a1a:	431e      	orrs	r6, r3
20000a1c:	e9c5 6400 	strd	r6, r4, [r5]
20000a20:	2100      	movs	r1, #0
20000a22:	e736      	b.n	20000892 <__udivmoddi4+0xa2>
20000a24:	fbb1 fcf2 	udiv	ip, r1, r2
20000a28:	0c01      	lsrs	r1, r0, #16
20000a2a:	4614      	mov	r4, r2
20000a2c:	b280      	uxth	r0, r0
20000a2e:	4696      	mov	lr, r2
20000a30:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
20000a34:	2620      	movs	r6, #32
20000a36:	4690      	mov	r8, r2
20000a38:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
20000a3c:	4610      	mov	r0, r2
20000a3e:	fbb1 f1f2 	udiv	r1, r1, r2
20000a42:	eba3 0308 	sub.w	r3, r3, r8
20000a46:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
20000a4a:	e74b      	b.n	200008e4 <__udivmoddi4+0xf4>
20000a4c:	40b7      	lsls	r7, r6
20000a4e:	f1c6 0320 	rsb	r3, r6, #32
20000a52:	fa01 f206 	lsl.w	r2, r1, r6
20000a56:	fa21 f803 	lsr.w	r8, r1, r3
20000a5a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
20000a5e:	fa20 f303 	lsr.w	r3, r0, r3
20000a62:	b2bc      	uxth	r4, r7
20000a64:	40b0      	lsls	r0, r6
20000a66:	4313      	orrs	r3, r2
20000a68:	0c02      	lsrs	r2, r0, #16
20000a6a:	0c19      	lsrs	r1, r3, #16
20000a6c:	b280      	uxth	r0, r0
20000a6e:	fbb8 f9fe 	udiv	r9, r8, lr
20000a72:	fb0e 8819 	mls	r8, lr, r9, r8
20000a76:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
20000a7a:	fb09 f804 	mul.w	r8, r9, r4
20000a7e:	4588      	cmp	r8, r1
20000a80:	d951      	bls.n	20000b26 <__udivmoddi4+0x336>
20000a82:	1879      	adds	r1, r7, r1
20000a84:	f109 3cff 	add.w	ip, r9, #4294967295
20000a88:	bf2c      	ite	cs
20000a8a:	f04f 0a01 	movcs.w	sl, #1
20000a8e:	f04f 0a00 	movcc.w	sl, #0
20000a92:	4588      	cmp	r8, r1
20000a94:	d902      	bls.n	20000a9c <__udivmoddi4+0x2ac>
20000a96:	f1ba 0f00 	cmp.w	sl, #0
20000a9a:	d031      	beq.n	20000b00 <__udivmoddi4+0x310>
20000a9c:	eba1 0108 	sub.w	r1, r1, r8
20000aa0:	fbb1 f9fe 	udiv	r9, r1, lr
20000aa4:	fb09 f804 	mul.w	r8, r9, r4
20000aa8:	fb0e 1119 	mls	r1, lr, r9, r1
20000aac:	b29b      	uxth	r3, r3
20000aae:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20000ab2:	4543      	cmp	r3, r8
20000ab4:	d235      	bcs.n	20000b22 <__udivmoddi4+0x332>
20000ab6:	18fb      	adds	r3, r7, r3
20000ab8:	f109 31ff 	add.w	r1, r9, #4294967295
20000abc:	bf2c      	ite	cs
20000abe:	f04f 0a01 	movcs.w	sl, #1
20000ac2:	f04f 0a00 	movcc.w	sl, #0
20000ac6:	4543      	cmp	r3, r8
20000ac8:	d2bb      	bcs.n	20000a42 <__udivmoddi4+0x252>
20000aca:	f1ba 0f00 	cmp.w	sl, #0
20000ace:	d1b8      	bne.n	20000a42 <__udivmoddi4+0x252>
20000ad0:	f1a9 0102 	sub.w	r1, r9, #2
20000ad4:	443b      	add	r3, r7
20000ad6:	e7b4      	b.n	20000a42 <__udivmoddi4+0x252>
20000ad8:	1a84      	subs	r4, r0, r2
20000ada:	eb68 0203 	sbc.w	r2, r8, r3
20000ade:	2001      	movs	r0, #1
20000ae0:	4696      	mov	lr, r2
20000ae2:	e6eb      	b.n	200008bc <__udivmoddi4+0xcc>
20000ae4:	443a      	add	r2, r7
20000ae6:	f1a8 0802 	sub.w	r8, r8, #2
20000aea:	e72b      	b.n	20000944 <__udivmoddi4+0x154>
20000aec:	f1ac 0c02 	sub.w	ip, ip, #2
20000af0:	443b      	add	r3, r7
20000af2:	e710      	b.n	20000916 <__udivmoddi4+0x126>
20000af4:	3902      	subs	r1, #2
20000af6:	443b      	add	r3, r7
20000af8:	e6a9      	b.n	2000084e <__udivmoddi4+0x5e>
20000afa:	443a      	add	r2, r7
20000afc:	3802      	subs	r0, #2
20000afe:	e6be      	b.n	2000087e <__udivmoddi4+0x8e>
20000b00:	eba7 0808 	sub.w	r8, r7, r8
20000b04:	f1a9 0c02 	sub.w	ip, r9, #2
20000b08:	4441      	add	r1, r8
20000b0a:	fbb1 f9fe 	udiv	r9, r1, lr
20000b0e:	fb09 f804 	mul.w	r8, r9, r4
20000b12:	e7c9      	b.n	20000aa8 <__udivmoddi4+0x2b8>
20000b14:	f1ae 0e02 	sub.w	lr, lr, #2
20000b18:	443c      	add	r4, r7
20000b1a:	e744      	b.n	200009a6 <__udivmoddi4+0x1b6>
20000b1c:	3b02      	subs	r3, #2
20000b1e:	443c      	add	r4, r7
20000b20:	e75e      	b.n	200009e0 <__udivmoddi4+0x1f0>
20000b22:	4649      	mov	r1, r9
20000b24:	e78d      	b.n	20000a42 <__udivmoddi4+0x252>
20000b26:	eba1 0108 	sub.w	r1, r1, r8
20000b2a:	46cc      	mov	ip, r9
20000b2c:	fbb1 f9fe 	udiv	r9, r1, lr
20000b30:	fb09 f804 	mul.w	r8, r9, r4
20000b34:	e7b8      	b.n	20000aa8 <__udivmoddi4+0x2b8>
20000b36:	bf00      	nop

20000b38 <__aeabi_idiv0>:
20000b38:	4770      	bx	lr
20000b3a:	bf00      	nop

20000b3c <HAL_InitTick>:
  *       management functional without interrupt
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
20000b3c:	b480      	push	{r7}
20000b3e:	b085      	sub	sp, #20
20000b40:	af00      	add	r7, sp, #0
20000b42:	6078      	str	r0, [r7, #4]
    /* Declare and initialize retr */
    HAL_StatusTypeDef retr = HAL_ERROR;
20000b44:	2301      	movs	r3, #1
20000b46:	73fb      	strb	r3, [r7, #15]

    /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero) */
    if ((uint32_t)uwTickFreq != 0U)
20000b48:	4b11      	ldr	r3, [pc, #68]	@ (20000b90 <HAL_InitTick+0x54>)
20000b4a:	781b      	ldrb	r3, [r3, #0]
20000b4c:	2b00      	cmp	r3, #0
20000b4e:	d017      	beq.n	20000b80 <HAL_InitTick+0x44>
    {
        uint32_t ticks = SystemCoreClock / (1000U / (uint32_t)uwTickFreq);
20000b50:	4b10      	ldr	r3, [pc, #64]	@ (20000b94 <HAL_InitTick+0x58>)
20000b52:	681a      	ldr	r2, [r3, #0]
20000b54:	4b0e      	ldr	r3, [pc, #56]	@ (20000b90 <HAL_InitTick+0x54>)
20000b56:	781b      	ldrb	r3, [r3, #0]
20000b58:	4619      	mov	r1, r3
20000b5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
20000b5e:	fbb3 f3f1 	udiv	r3, r3, r1
20000b62:	fbb2 f3f3 	udiv	r3, r2, r3
20000b66:	60bb      	str	r3, [r7, #8]
        SysTick->LOAD = (uint32_t)(ticks - 1UL);     /* Set reload register */
20000b68:	4a0b      	ldr	r2, [pc, #44]	@ (20000b98 <HAL_InitTick+0x5c>)
20000b6a:	68bb      	ldr	r3, [r7, #8]
20000b6c:	3b01      	subs	r3, #1
20000b6e:	6053      	str	r3, [r2, #4]
        SysTick->VAL = 0UL;                          /* Load the SysTick Counter Value */
20000b70:	4b09      	ldr	r3, [pc, #36]	@ (20000b98 <HAL_InitTick+0x5c>)
20000b72:	2200      	movs	r2, #0
20000b74:	609a      	str	r2, [r3, #8]
        SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | /* Set processor clock */
20000b76:	4b08      	ldr	r3, [pc, #32]	@ (20000b98 <HAL_InitTick+0x5c>)
20000b78:	2205      	movs	r2, #5
20000b7a:	601a      	str	r2, [r3, #0]
                        SysTick_CTRL_ENABLE_Msk;     /* Enable SysTick Timer */
        retr = HAL_OK;
20000b7c:	2300      	movs	r3, #0
20000b7e:	73fb      	strb	r3, [r7, #15]
    }

    /* Return status of the HAL operation */
    return retr;
20000b80:	7bfb      	ldrb	r3, [r7, #15]
}
20000b82:	4618      	mov	r0, r3
20000b84:	3714      	adds	r7, #20
20000b86:	46bd      	mov	sp, r7
20000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
20000b8c:	4770      	bx	lr
20000b8e:	bf00      	nop
20000b90:	200004a4 	.word	0x200004a4
20000b94:	2000049c 	.word	0x2000049c
20000b98:	e000e010 	.word	0xe000e010

20000b9c <HAL_GetTick>:
  * @note The function is an override of the HAL function to increment the
  *       tick on a count flag event.
  * @retval tick value
  */
uint32_t HAL_GetTick(void)
{
20000b9c:	b480      	push	{r7}
20000b9e:	af00      	add	r7, sp, #0
    /* Check if the SysTick counter flag is set */
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == SysTick_CTRL_COUNTFLAG_Msk)
20000ba0:	4b09      	ldr	r3, [pc, #36]	@ (20000bc8 <HAL_GetTick+0x2c>)
20000ba2:	681b      	ldr	r3, [r3, #0]
20000ba4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20000ba8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20000bac:	d104      	bne.n	20000bb8 <HAL_GetTick+0x1c>
    {
        /* Increment the tick counter */
        uwTick++;
20000bae:	4b07      	ldr	r3, [pc, #28]	@ (20000bcc <HAL_GetTick+0x30>)
20000bb0:	681b      	ldr	r3, [r3, #0]
20000bb2:	3301      	adds	r3, #1
20000bb4:	4a05      	ldr	r2, [pc, #20]	@ (20000bcc <HAL_GetTick+0x30>)
20000bb6:	6013      	str	r3, [r2, #0]
    }

    /* Return the current tick value */
    return uwTick;
20000bb8:	4b04      	ldr	r3, [pc, #16]	@ (20000bcc <HAL_GetTick+0x30>)
20000bba:	681b      	ldr	r3, [r3, #0]
}
20000bbc:	4618      	mov	r0, r3
20000bbe:	46bd      	mov	sp, r7
20000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
20000bc4:	4770      	bx	lr
20000bc6:	bf00      	nop
20000bc8:	e000e010 	.word	0xe000e010
20000bcc:	20000630 	.word	0x20000630

20000bd0 <main>:
/**
  * @brief  main function used for debug purpose
  * @retval the function always returns 0
  */
int main(void)
{
20000bd0:	b580      	push	{r7, lr}
20000bd2:	af00      	add	r7, sp, #0
    exec = DEBUG_STATE_INIT;
20000bd4:	4b21      	ldr	r3, [pc, #132]	@ (20000c5c <main+0x8c>)
20000bd6:	2201      	movs	r2, #1
20000bd8:	701a      	strb	r2, [r3, #0]
    do
    {
        switch (exec)
20000bda:	4b20      	ldr	r3, [pc, #128]	@ (20000c5c <main+0x8c>)
20000bdc:	781b      	ldrb	r3, [r3, #0]
20000bde:	b2db      	uxtb	r3, r3
20000be0:	2b04      	cmp	r3, #4
20000be2:	d833      	bhi.n	20000c4c <main+0x7c>
20000be4:	a201      	add	r2, pc, #4	@ (adr r2, 20000bec <main+0x1c>)
20000be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20000bea:	bf00      	nop
20000bec:	20000c4d 	.word	0x20000c4d
20000bf0:	20000c01 	.word	0x20000c01
20000bf4:	20000c0d 	.word	0x20000c0d
20000bf8:	20000c35 	.word	0x20000c35
20000bfc:	20000c27 	.word	0x20000c27
            /* nothing to do just loop to wait an exec update */
            break;
        }
        case DEBUG_STATE_INIT:
        {
            Init();
20000c00:	f000 f836 	bl	20000c70 <Init>
            exec = DEBUG_STATE_WAIT;
20000c04:	4b15      	ldr	r3, [pc, #84]	@ (20000c5c <main+0x8c>)
20000c06:	2200      	movs	r2, #0
20000c08:	701a      	strb	r2, [r3, #0]
            break;
20000c0a:	e01f      	b.n	20000c4c <main+0x7c>
        }
        case DEBUG_STATE_WRITE:
        {
            Write(Address, Size, (uint8_t *)Buff_address);
20000c0c:	4b14      	ldr	r3, [pc, #80]	@ (20000c60 <main+0x90>)
20000c0e:	681b      	ldr	r3, [r3, #0]
20000c10:	4a14      	ldr	r2, [pc, #80]	@ (20000c64 <main+0x94>)
20000c12:	6811      	ldr	r1, [r2, #0]
20000c14:	4a14      	ldr	r2, [pc, #80]	@ (20000c68 <main+0x98>)
20000c16:	6812      	ldr	r2, [r2, #0]
20000c18:	4618      	mov	r0, r3
20000c1a:	f000 f8ed 	bl	20000df8 <Write>
            exec = DEBUG_STATE_INIT;
20000c1e:	4b0f      	ldr	r3, [pc, #60]	@ (20000c5c <main+0x8c>)
20000c20:	2201      	movs	r2, #1
20000c22:	701a      	strb	r2, [r3, #0]
            break;
20000c24:	e012      	b.n	20000c4c <main+0x7c>
        }
        case DEBUG_STATE_MASSERASE:
        {
            MassErase(0);
20000c26:	2000      	movs	r0, #0
20000c28:	f000 f89c 	bl	20000d64 <MassErase>
            exec = DEBUG_STATE_INIT;
20000c2c:	4b0b      	ldr	r3, [pc, #44]	@ (20000c5c <main+0x8c>)
20000c2e:	2201      	movs	r2, #1
20000c30:	701a      	strb	r2, [r3, #0]
            break;
20000c32:	e00b      	b.n	20000c4c <main+0x7c>
        }
        case DEBUG_STATE_SECTORERASE:
        {
            SectorErase(Address, Size);
20000c34:	4b0a      	ldr	r3, [pc, #40]	@ (20000c60 <main+0x90>)
20000c36:	681b      	ldr	r3, [r3, #0]
20000c38:	4a0a      	ldr	r2, [pc, #40]	@ (20000c64 <main+0x94>)
20000c3a:	6812      	ldr	r2, [r2, #0]
20000c3c:	4611      	mov	r1, r2
20000c3e:	4618      	mov	r0, r3
20000c40:	f000 f938 	bl	20000eb4 <SectorErase>
            exec = DEBUG_STATE_INIT;
20000c44:	4b05      	ldr	r3, [pc, #20]	@ (20000c5c <main+0x8c>)
20000c46:	2201      	movs	r2, #1
20000c48:	701a      	strb	r2, [r3, #0]
            break;
20000c4a:	bf00      	nop
        }
        }
    } while (condition);
20000c4c:	4b07      	ldr	r3, [pc, #28]	@ (20000c6c <main+0x9c>)
20000c4e:	781b      	ldrb	r3, [r3, #0]
20000c50:	b2db      	uxtb	r3, r3
20000c52:	2b00      	cmp	r3, #0
20000c54:	d1c1      	bne.n	20000bda <main+0xa>

    return 0;
20000c56:	2300      	movs	r3, #0
}
20000c58:	4618      	mov	r0, r3
20000c5a:	bd80      	pop	{r7, pc}
20000c5c:	200005b4 	.word	0x200005b4
20000c60:	200005bc 	.word	0x200005bc
20000c64:	200005c0 	.word	0x200005c0
20000c68:	200005b8 	.word	0x200005b8
20000c6c:	2000b30c 	.word	0x2000b30c

20000c70 <Init>:
  * @retval Loader status.
  * @retval 1       Operation succeeded.
  * @retval 0       Operation failed.
  */
KEEP_IN_COMPILATION uint32_t Init(void)
{
20000c70:	b580      	push	{r7, lr}
20000c72:	b082      	sub	sp, #8
20000c74:	af00      	add	r7, sp, #0
    /* Declare and initialize the ret variable */
    uint32_t ret = LOADER_STATUS_SUCCESS;
20000c76:	2301      	movs	r3, #1
20000c78:	607b      	str	r3, [r7, #4]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
20000c7a:	b672      	cpsid	i
}
20000c7c:	bf00      	nop
    /* Initialize .bss section to zero */
    /*char *start_addr = __section_begin(".bss");
    uint32_t size = __section_size(".bss");
    memset((void *)start_addr, 0, size);*/

    if ((FLASH->OPTSR_CUR & FLASH_OPTSR_PRODUCT_STATE) == OB_PROD_STATE_OPEN)
20000c7e:	4b2e      	ldr	r3, [pc, #184]	@ (20000d38 <Init+0xc8>)
20000c80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20000c82:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
20000c86:	f5b3 4f6d 	cmp.w	r3, #60672	@ 0xed00
20000c8a:	d106      	bne.n	20000c9a <Init+0x2a>
    {
        /* Initialize system */
        SystemInit();
20000c8c:	f002 fe50 	bl	20003930 <SystemInit>
        HAL_Init();
20000c90:	f002 fef4 	bl	20003a7c <HAL_Init>

        /* Configure the system clock */
        SystemClock_Config();
20000c94:	f000 fae2 	bl	2000125c <SystemClock_Config>
20000c98:	e003      	b.n	20000ca2 <Init+0x32>
    }
    else
    {
        /* Deinitialize RCC to allow PLL reconfiguration when configuring system clock */
        HAL_RCC_DeInit();
20000c9a:	f003 fba1 	bl	200043e0 <HAL_RCC_DeInit>

        /* Configure the system clock */
        SystemClock_Config();
20000c9e:	f000 fadd 	bl	2000125c <SystemClock_Config>
    }

    DEBUG_INIT(COM_Init);
20000ca2:	f000 fb5d 	bl	20001360 <COM_Init>
    DEBUG_PRINTF("\r\n\n===================  Start Init ============================\r\n");
20000ca6:	4825      	ldr	r0, [pc, #148]	@ (20000d3c <Init+0xcc>)
20000ca8:	f009 f91e 	bl	20009ee8 <puts>

    /* Define InterfaceMode and transferRate */
    Flash.InterfaceMode = BSP_OSPI_NOR_OPI_MODE;
20000cac:	4b24      	ldr	r3, [pc, #144]	@ (20000d40 <Init+0xd0>)
20000cae:	2201      	movs	r2, #1
20000cb0:	701a      	strb	r2, [r3, #0]
    Flash.TransferRate = BSP_OSPI_NOR_STR_TRANSFER;
20000cb2:	4b23      	ldr	r3, [pc, #140]	@ (20000d40 <Init+0xd0>)
20000cb4:	2200      	movs	r2, #0
20000cb6:	705a      	strb	r2, [r3, #1]

    DEBUG_PRINTF("\r\n InterfaceMode= BSP_OSPI_NOR_OPI_MODE ");
20000cb8:	4822      	ldr	r0, [pc, #136]	@ (20000d44 <Init+0xd4>)
20000cba:	f009 f8ad 	bl	20009e18 <iprintf>
    DEBUG_PRINTF("\r\n TransferRate= BSP_OSPI_NOR_STR_TRANSFER ");
20000cbe:	4822      	ldr	r0, [pc, #136]	@ (20000d48 <Init+0xd8>)
20000cc0:	f009 f8aa 	bl	20009e18 <iprintf>

    /* Deinitialize the OSPI interface */
    if (BSP_OSPI_NOR_DeInit(0) != BSP_ERROR_NONE)
20000cc4:	2000      	movs	r0, #0
20000cc6:	f001 fc27 	bl	20002518 <BSP_OSPI_NOR_DeInit>
20000cca:	4603      	mov	r3, r0
20000ccc:	2b00      	cmp	r3, #0
20000cce:	d002      	beq.n	20000cd6 <Init+0x66>
    {
        ret = LOADER_STATUS_FAIL;
20000cd0:	2300      	movs	r3, #0
20000cd2:	607b      	str	r3, [r7, #4]
20000cd4:	e01d      	b.n	20000d12 <Init+0xa2>
    }
    else
    {
        DEBUG_PRINTF("\r\n OSPI interface is Deinitialized");
20000cd6:	481d      	ldr	r0, [pc, #116]	@ (20000d4c <Init+0xdc>)
20000cd8:	f009 f89e 	bl	20009e18 <iprintf>
        /* Initialize OSPI */
        if (BSP_OSPI_NOR_Init(0, &Flash) != BSP_ERROR_NONE)
20000cdc:	4918      	ldr	r1, [pc, #96]	@ (20000d40 <Init+0xd0>)
20000cde:	2000      	movs	r0, #0
20000ce0:	f001 fb80 	bl	200023e4 <BSP_OSPI_NOR_Init>
20000ce4:	4603      	mov	r3, r0
20000ce6:	2b00      	cmp	r3, #0
20000ce8:	d002      	beq.n	20000cf0 <Init+0x80>
        {
            ret = LOADER_STATUS_FAIL;
20000cea:	2300      	movs	r3, #0
20000cec:	607b      	str	r3, [r7, #4]
20000cee:	e010      	b.n	20000d12 <Init+0xa2>
        }
        else
        {
            DEBUG_PRINTF("\r\n OSPI interface is initialized");
20000cf0:	4817      	ldr	r0, [pc, #92]	@ (20000d50 <Init+0xe0>)
20000cf2:	f009 f891 	bl	20009e18 <iprintf>
            /* Enable the OSPI in memory-mapped mode */
            if (BSP_OSPI_NOR_EnableMemoryMappedMode(0) != BSP_ERROR_NONE)
20000cf6:	2000      	movs	r0, #0
20000cf8:	f001 ff08 	bl	20002b0c <BSP_OSPI_NOR_EnableMemoryMappedMode>
20000cfc:	4603      	mov	r3, r0
20000cfe:	2b00      	cmp	r3, #0
20000d00:	d002      	beq.n	20000d08 <Init+0x98>
            {
                ret = LOADER_STATUS_FAIL;
20000d02:	2300      	movs	r3, #0
20000d04:	607b      	str	r3, [r7, #4]
20000d06:	e004      	b.n	20000d12 <Init+0xa2>
            }
            else
            {
                DEBUG_PRINTF("\r\n Memory-mapped mode is enabled");
20000d08:	4812      	ldr	r0, [pc, #72]	@ (20000d54 <Init+0xe4>)
20000d0a:	f009 f885 	bl	20009e18 <iprintf>
                /* Set the return status to success */
                ret = LOADER_STATUS_SUCCESS;
20000d0e:	2301      	movs	r3, #1
20000d10:	607b      	str	r3, [r7, #4]
            }
        }
    }
    /* Set the MemoryMappedMode variable to indicate that memory-mapped mode is enabled */
    MemoryMappedMode = MEM_MAPENABLE;
20000d12:	4b11      	ldr	r3, [pc, #68]	@ (20000d58 <Init+0xe8>)
20000d14:	2201      	movs	r2, #1
20000d16:	701a      	strb	r2, [r3, #0]

    if (ret != LOADER_STATUS_FAIL)
20000d18:	687b      	ldr	r3, [r7, #4]
20000d1a:	2b00      	cmp	r3, #0
20000d1c:	d003      	beq.n	20000d26 <Init+0xb6>
        DEBUG_PRINTF("\r\n\n=================== Init Pass ============================\r\n");
20000d1e:	480f      	ldr	r0, [pc, #60]	@ (20000d5c <Init+0xec>)
20000d20:	f009 f8e2 	bl	20009ee8 <puts>
20000d24:	e002      	b.n	20000d2c <Init+0xbc>
    else
        DEBUG_PRINTF("\r\n\n=================== Init Failed ============================\r\n");
20000d26:	480e      	ldr	r0, [pc, #56]	@ (20000d60 <Init+0xf0>)
20000d28:	f009 f8de 	bl	20009ee8 <puts>

    /* Return the Loader status */
    return ret;
20000d2c:	687b      	ldr	r3, [r7, #4]
}
20000d2e:	4618      	mov	r0, r3
20000d30:	3708      	adds	r7, #8
20000d32:	46bd      	mov	sp, r7
20000d34:	bd80      	pop	{r7, pc}
20000d36:	bf00      	nop
20000d38:	40022000 	.word	0x40022000
20000d3c:	2000ae28 	.word	0x2000ae28
20000d40:	200005c4 	.word	0x200005c4
20000d44:	2000ae6c 	.word	0x2000ae6c
20000d48:	2000ae98 	.word	0x2000ae98
20000d4c:	2000aec4 	.word	0x2000aec4
20000d50:	2000aee8 	.word	0x2000aee8
20000d54:	2000af0c 	.word	0x2000af0c
20000d58:	200005c6 	.word	0x200005c6
20000d5c:	2000af30 	.word	0x2000af30
20000d60:	2000af70 	.word	0x2000af70

20000d64 <MassErase>:
  * @retval  Loader status.
  * @retval  1       Operation succeeded.
  * @retval  0       Operation failed.
  */
KEEP_IN_COMPILATION uint32_t MassErase(uint32_t Parallelism)
{
20000d64:	b580      	push	{r7, lr}
20000d66:	b084      	sub	sp, #16
20000d68:	af00      	add	r7, sp, #0
20000d6a:	6078      	str	r0, [r7, #4]
    /* Declare and initialize the ret variable */
    uint32_t ret = LOADER_STATUS_SUCCESS;
20000d6c:	2301      	movs	r3, #1
20000d6e:	60fb      	str	r3, [r7, #12]

    DEBUG_PRINTF("\r\n\n=================== Start MassErase ============================\r\n");
20000d70:	481b      	ldr	r0, [pc, #108]	@ (20000de0 <MassErase+0x7c>)
20000d72:	f009 f8b9 	bl	20009ee8 <puts>
  __ASM volatile ("cpsid i" : : : "memory");
20000d76:	b672      	cpsid	i
}
20000d78:	bf00      	nop

    /* Disable Interrupts */
    __disable_irq();

    /* Exit form memory-mapped mode if enabled */
    if (MemoryMappedMode == MEM_MAPENABLE)
20000d7a:	4b1a      	ldr	r3, [pc, #104]	@ (20000de4 <MassErase+0x80>)
20000d7c:	781b      	ldrb	r3, [r3, #0]
20000d7e:	2b01      	cmp	r3, #1
20000d80:	d110      	bne.n	20000da4 <MassErase+0x40>
    {
        DEBUG_PRINTF("\r\n Disable memory-mapped mode ");
20000d82:	4819      	ldr	r0, [pc, #100]	@ (20000de8 <MassErase+0x84>)
20000d84:	f009 f848 	bl	20009e18 <iprintf>

        if (BSP_OSPI_NOR_DisableMemoryMappedMode(0) != BSP_ERROR_NONE)
20000d88:	2000      	movs	r0, #0
20000d8a:	f001 ff21 	bl	20002bd0 <BSP_OSPI_NOR_DisableMemoryMappedMode>
20000d8e:	4603      	mov	r3, r0
20000d90:	2b00      	cmp	r3, #0
20000d92:	d001      	beq.n	20000d98 <MassErase+0x34>
        {
            /* Set the return status to failure */
            ret = LOADER_STATUS_FAIL;
20000d94:	2300      	movs	r3, #0
20000d96:	60fb      	str	r3, [r7, #12]
        }

        DEBUG_PRINTF("\r\n Memory-mapped mode Disabled");
20000d98:	4814      	ldr	r0, [pc, #80]	@ (20000dec <MassErase+0x88>)
20000d9a:	f009 f83d 	bl	20009e18 <iprintf>

        /* Set the MemoryMappedMode variable to indicate that memory-mapped mode is disabled */
        MemoryMappedMode = MEM_MAPDISABLE;
20000d9e:	4b11      	ldr	r3, [pc, #68]	@ (20000de4 <MassErase+0x80>)
20000da0:	2200      	movs	r2, #0
20000da2:	701a      	strb	r2, [r3, #0]
    }

    /* Erase the entire OSPI memory */
    if (BSP_OSPI_NOR_Erase_Chip(0) != BSP_ERROR_NONE)
20000da4:	2000      	movs	r0, #0
20000da6:	f001 fdc5 	bl	20002934 <BSP_OSPI_NOR_Erase_Chip>
20000daa:	4603      	mov	r3, r0
20000dac:	2b00      	cmp	r3, #0
20000dae:	d001      	beq.n	20000db4 <MassErase+0x50>
    {
        ret = LOADER_STATUS_FAIL;
20000db0:	2300      	movs	r3, #0
20000db2:	60fb      	str	r3, [r7, #12]
    }

    /* Read current status of the OSPI memory */
    while (BSP_OSPI_NOR_GetStatus(0) != BSP_ERROR_NONE);
20000db4:	bf00      	nop
20000db6:	2000      	movs	r0, #0
20000db8:	f001 fe32 	bl	20002a20 <BSP_OSPI_NOR_GetStatus>
20000dbc:	4603      	mov	r3, r0
20000dbe:	2b00      	cmp	r3, #0
20000dc0:	d1f9      	bne.n	20000db6 <MassErase+0x52>

    if (ret != LOADER_STATUS_FAIL)
20000dc2:	68fb      	ldr	r3, [r7, #12]
20000dc4:	2b00      	cmp	r3, #0
20000dc6:	d003      	beq.n	20000dd0 <MassErase+0x6c>
        DEBUG_PRINTF("\r\n\n=================== MassErase Pass ============================\r\n");
20000dc8:	4809      	ldr	r0, [pc, #36]	@ (20000df0 <MassErase+0x8c>)
20000dca:	f009 f88d 	bl	20009ee8 <puts>
20000dce:	e002      	b.n	20000dd6 <MassErase+0x72>
    else
        DEBUG_PRINTF("\r\n\n=================== MassErase Failed ============================\r\n");
20000dd0:	4808      	ldr	r0, [pc, #32]	@ (20000df4 <MassErase+0x90>)
20000dd2:	f009 f889 	bl	20009ee8 <puts>

    /* Return the Loader status */
    return ret;
20000dd6:	68fb      	ldr	r3, [r7, #12]
}
20000dd8:	4618      	mov	r0, r3
20000dda:	3710      	adds	r7, #16
20000ddc:	46bd      	mov	sp, r7
20000dde:	bd80      	pop	{r7, pc}
20000de0:	2000afb4 	.word	0x2000afb4
20000de4:	200005c6 	.word	0x200005c6
20000de8:	2000affc 	.word	0x2000affc
20000dec:	2000b01c 	.word	0x2000b01c
20000df0:	2000b03c 	.word	0x2000b03c
20000df4:	2000b080 	.word	0x2000b080

20000df8 <Write>:
  * @retval  Loader status.
  * @retval  1       Operation succeeded.
  * @retval  0       Operation failed.
  */
KEEP_IN_COMPILATION uint32_t Write(uint32_t Address, uint32_t Size, uint8_t *buffer)
{
20000df8:	b580      	push	{r7, lr}
20000dfa:	b086      	sub	sp, #24
20000dfc:	af00      	add	r7, sp, #0
20000dfe:	60f8      	str	r0, [r7, #12]
20000e00:	60b9      	str	r1, [r7, #8]
20000e02:	607a      	str	r2, [r7, #4]
    /* Declare and initialize the ret variable */
    uint32_t ret = LOADER_STATUS_SUCCESS;
20000e04:	2301      	movs	r3, #1
20000e06:	617b      	str	r3, [r7, #20]

    DEBUG_PRINTF("\r\n\n=================== Start Write ============================\r\n");
20000e08:	4821      	ldr	r0, [pc, #132]	@ (20000e90 <Write+0x98>)
20000e0a:	f009 f86d 	bl	20009ee8 <puts>
    DEBUG_PRINTF("\r\n Address = %x ", Address);
20000e0e:	68f9      	ldr	r1, [r7, #12]
20000e10:	4820      	ldr	r0, [pc, #128]	@ (20000e94 <Write+0x9c>)
20000e12:	f009 f801 	bl	20009e18 <iprintf>
    DEBUG_PRINTF("\r\n Size = %x ", Size);
20000e16:	68b9      	ldr	r1, [r7, #8]
20000e18:	481f      	ldr	r0, [pc, #124]	@ (20000e98 <Write+0xa0>)
20000e1a:	f008 fffd 	bl	20009e18 <iprintf>
    DEBUG_PRINTF("\r\n buffer = %x ", buffer);
20000e1e:	6879      	ldr	r1, [r7, #4]
20000e20:	481e      	ldr	r0, [pc, #120]	@ (20000e9c <Write+0xa4>)
20000e22:	f008 fff9 	bl	20009e18 <iprintf>
  __ASM volatile ("cpsid i" : : : "memory");
20000e26:	b672      	cpsid	i
}
20000e28:	bf00      	nop

    /* Disable Interrupts */
    __disable_irq();

    Address = Address & 0x0FFFFFFF;
20000e2a:	68fb      	ldr	r3, [r7, #12]
20000e2c:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
20000e30:	60fb      	str	r3, [r7, #12]

    /* Exit form memory-mapped mode if enabled */
    if (MemoryMappedMode == MEM_MAPENABLE)
20000e32:	4b1b      	ldr	r3, [pc, #108]	@ (20000ea0 <Write+0xa8>)
20000e34:	781b      	ldrb	r3, [r3, #0]
20000e36:	2b01      	cmp	r3, #1
20000e38:	d110      	bne.n	20000e5c <Write+0x64>
    {
        DEBUG_PRINTF("\r\n Disable memory-mapped mode ");
20000e3a:	481a      	ldr	r0, [pc, #104]	@ (20000ea4 <Write+0xac>)
20000e3c:	f008 ffec 	bl	20009e18 <iprintf>

        if (BSP_OSPI_NOR_DisableMemoryMappedMode(0) != BSP_ERROR_NONE)
20000e40:	2000      	movs	r0, #0
20000e42:	f001 fec5 	bl	20002bd0 <BSP_OSPI_NOR_DisableMemoryMappedMode>
20000e46:	4603      	mov	r3, r0
20000e48:	2b00      	cmp	r3, #0
20000e4a:	d001      	beq.n	20000e50 <Write+0x58>
        {
            /* Set the return status to failure */
            ret = LOADER_STATUS_FAIL;
20000e4c:	2300      	movs	r3, #0
20000e4e:	617b      	str	r3, [r7, #20]
        }

        DEBUG_PRINTF("\r\n Memory-mapped mode Disabled ");
20000e50:	4815      	ldr	r0, [pc, #84]	@ (20000ea8 <Write+0xb0>)
20000e52:	f008 ffe1 	bl	20009e18 <iprintf>

        /* Set the MemoryMappedMode variable to indicate that memory-mapped mode is disabled */
        MemoryMappedMode = MEM_MAPDISABLE;
20000e56:	4b12      	ldr	r3, [pc, #72]	@ (20000ea0 <Write+0xa8>)
20000e58:	2200      	movs	r2, #0
20000e5a:	701a      	strb	r2, [r3, #0]
    }

    /* Write an amount of data to the OSPI memory */
    if (BSP_OSPI_NOR_Write(0, buffer, Address, Size) != BSP_ERROR_NONE)
20000e5c:	68bb      	ldr	r3, [r7, #8]
20000e5e:	68fa      	ldr	r2, [r7, #12]
20000e60:	6879      	ldr	r1, [r7, #4]
20000e62:	2000      	movs	r0, #0
20000e64:	f001 fc02 	bl	2000266c <BSP_OSPI_NOR_Write>
20000e68:	4603      	mov	r3, r0
20000e6a:	2b00      	cmp	r3, #0
20000e6c:	d001      	beq.n	20000e72 <Write+0x7a>
    {
        ret = LOADER_STATUS_FAIL;
20000e6e:	2300      	movs	r3, #0
20000e70:	617b      	str	r3, [r7, #20]
    }

    if (ret != LOADER_STATUS_FAIL)
20000e72:	697b      	ldr	r3, [r7, #20]
20000e74:	2b00      	cmp	r3, #0
20000e76:	d003      	beq.n	20000e80 <Write+0x88>
        DEBUG_PRINTF("\r\n\n=================== Write Pass ============================\r\n");
20000e78:	480c      	ldr	r0, [pc, #48]	@ (20000eac <Write+0xb4>)
20000e7a:	f009 f835 	bl	20009ee8 <puts>
20000e7e:	e002      	b.n	20000e86 <Write+0x8e>
    else
        DEBUG_PRINTF("\r\n\n=================== Write Failed ============================\r\n");
20000e80:	480b      	ldr	r0, [pc, #44]	@ (20000eb0 <Write+0xb8>)
20000e82:	f009 f831 	bl	20009ee8 <puts>

    /* Return the Loader status */
    return ret;
20000e86:	697b      	ldr	r3, [r7, #20]
}
20000e88:	4618      	mov	r0, r3
20000e8a:	3718      	adds	r7, #24
20000e8c:	46bd      	mov	sp, r7
20000e8e:	bd80      	pop	{r7, pc}
20000e90:	2000b0c8 	.word	0x2000b0c8
20000e94:	2000b10c 	.word	0x2000b10c
20000e98:	2000b120 	.word	0x2000b120
20000e9c:	2000b130 	.word	0x2000b130
20000ea0:	200005c6 	.word	0x200005c6
20000ea4:	2000affc 	.word	0x2000affc
20000ea8:	2000b140 	.word	0x2000b140
20000eac:	2000b160 	.word	0x2000b160
20000eb0:	2000b1a0 	.word	0x2000b1a0

20000eb4 <SectorErase>:
  * @retval  Loader status.
  * @retval  1       Operation succeeded.
  * @retval  0       Operation failed.
  */
KEEP_IN_COMPILATION uint32_t SectorErase(uint32_t EraseStartAddress, uint32_t EraseEndAddress)
{
20000eb4:	b580      	push	{r7, lr}
20000eb6:	b086      	sub	sp, #24
20000eb8:	af00      	add	r7, sp, #0
20000eba:	6078      	str	r0, [r7, #4]
20000ebc:	6039      	str	r1, [r7, #0]
    /* Declare and initialize variable */
    uint32_t ret = LOADER_STATUS_SUCCESS;
20000ebe:	2301      	movs	r3, #1
20000ec0:	617b      	str	r3, [r7, #20]
    uint32_t current_end_addr;
    uint32_t current_start_addr;

    /* define the Sector Size */
    uint32_t sector_size = 0x10000;
20000ec2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
20000ec6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
20000ec8:	b672      	cpsid	i
}
20000eca:	bf00      	nop

    /* Disable Interrupts */
    __disable_irq();

    DEBUG_PRINTF("\r\n\n=================== Start SectorErase ============================\r\n");
20000ecc:	4831      	ldr	r0, [pc, #196]	@ (20000f94 <SectorErase+0xe0>)
20000ece:	f009 f80b 	bl	20009ee8 <puts>
    DEBUG_PRINTF("\r\n EraseStartAddress = %x ", EraseStartAddress);
20000ed2:	6879      	ldr	r1, [r7, #4]
20000ed4:	4830      	ldr	r0, [pc, #192]	@ (20000f98 <SectorErase+0xe4>)
20000ed6:	f008 ff9f 	bl	20009e18 <iprintf>
    DEBUG_PRINTF("\r\n EraseEndAddress = %x ", EraseEndAddress);
20000eda:	6839      	ldr	r1, [r7, #0]
20000edc:	482f      	ldr	r0, [pc, #188]	@ (20000f9c <SectorErase+0xe8>)
20000ede:	f008 ff9b 	bl	20009e18 <iprintf>
    DEBUG_PRINTF("\r\n sector_size = %x ", sector_size);
20000ee2:	68f9      	ldr	r1, [r7, #12]
20000ee4:	482e      	ldr	r0, [pc, #184]	@ (20000fa0 <SectorErase+0xec>)
20000ee6:	f008 ff97 	bl	20009e18 <iprintf>

    /* Exit form memory-mapped mode if enabled */
    if (MemoryMappedMode == MEM_MAPENABLE)
20000eea:	4b2e      	ldr	r3, [pc, #184]	@ (20000fa4 <SectorErase+0xf0>)
20000eec:	781b      	ldrb	r3, [r3, #0]
20000eee:	2b01      	cmp	r3, #1
20000ef0:	d110      	bne.n	20000f14 <SectorErase+0x60>
    {
        DEBUG_PRINTF("\r\n Disable memory-mapped mode ");
20000ef2:	482d      	ldr	r0, [pc, #180]	@ (20000fa8 <SectorErase+0xf4>)
20000ef4:	f008 ff90 	bl	20009e18 <iprintf>

        if (BSP_OSPI_NOR_DisableMemoryMappedMode(0) != BSP_ERROR_NONE)
20000ef8:	2000      	movs	r0, #0
20000efa:	f001 fe69 	bl	20002bd0 <BSP_OSPI_NOR_DisableMemoryMappedMode>
20000efe:	4603      	mov	r3, r0
20000f00:	2b00      	cmp	r3, #0
20000f02:	d001      	beq.n	20000f08 <SectorErase+0x54>
        {
            /* Set the return status to failure */
            ret = LOADER_STATUS_FAIL;
20000f04:	2300      	movs	r3, #0
20000f06:	617b      	str	r3, [r7, #20]
        }

        DEBUG_PRINTF("\r\n Memory-mapped mode Disabled ");
20000f08:	4828      	ldr	r0, [pc, #160]	@ (20000fac <SectorErase+0xf8>)
20000f0a:	f008 ff85 	bl	20009e18 <iprintf>

        /* Set the MemoryMappedMode variable to indicate that memory-mapped mode is disabled */
        MemoryMappedMode = MEM_MAPDISABLE;
20000f0e:	4b25      	ldr	r3, [pc, #148]	@ (20000fa4 <SectorErase+0xf0>)
20000f10:	2200      	movs	r2, #0
20000f12:	701a      	strb	r2, [r3, #0]
    }

    /* Mask the addresses to 28 bits */
    current_end_addr = EraseEndAddress & 0x0FFFFFFF;
20000f14:	683b      	ldr	r3, [r7, #0]
20000f16:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
20000f1a:	60bb      	str	r3, [r7, #8]
    current_start_addr = EraseStartAddress & 0x0FFFFFFF;
20000f1c:	687b      	ldr	r3, [r7, #4]
20000f1e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
20000f22:	613b      	str	r3, [r7, #16]

    /* Align the start address to the nearest 64K boundary */
    current_start_addr = current_start_addr - (current_start_addr % sector_size);
20000f24:	693b      	ldr	r3, [r7, #16]
20000f26:	68fa      	ldr	r2, [r7, #12]
20000f28:	fbb3 f2f2 	udiv	r2, r3, r2
20000f2c:	68f9      	ldr	r1, [r7, #12]
20000f2e:	fb01 f202 	mul.w	r2, r1, r2
20000f32:	1a9b      	subs	r3, r3, r2
20000f34:	693a      	ldr	r2, [r7, #16]
20000f36:	1ad3      	subs	r3, r2, r3
20000f38:	613b      	str	r3, [r7, #16]

    while ((current_end_addr >= current_start_addr) && (ret != LOADER_STATUS_FAIL))
20000f3a:	e014      	b.n	20000f66 <SectorErase+0xb2>
    {
        /* Erase the specified block of the OSPI memory */
        if (BSP_OSPI_NOR_Erase_Block(0, current_start_addr, MX25LM51245G_ERASE_64K) != BSP_ERROR_NONE)
20000f3c:	2201      	movs	r2, #1
20000f3e:	6939      	ldr	r1, [r7, #16]
20000f40:	2000      	movs	r0, #0
20000f42:	f001 fc79 	bl	20002838 <BSP_OSPI_NOR_Erase_Block>
20000f46:	4603      	mov	r3, r0
20000f48:	2b00      	cmp	r3, #0
20000f4a:	d001      	beq.n	20000f50 <SectorErase+0x9c>
        {
            ret = LOADER_STATUS_FAIL;
20000f4c:	2300      	movs	r3, #0
20000f4e:	617b      	str	r3, [r7, #20]
        }
        /* Read current status of the OSPI memory */
        while (BSP_OSPI_NOR_GetStatus(0) != BSP_ERROR_NONE);
20000f50:	bf00      	nop
20000f52:	2000      	movs	r0, #0
20000f54:	f001 fd64 	bl	20002a20 <BSP_OSPI_NOR_GetStatus>
20000f58:	4603      	mov	r3, r0
20000f5a:	2b00      	cmp	r3, #0
20000f5c:	d1f9      	bne.n	20000f52 <SectorErase+0x9e>

        current_start_addr += sector_size;
20000f5e:	693a      	ldr	r2, [r7, #16]
20000f60:	68fb      	ldr	r3, [r7, #12]
20000f62:	4413      	add	r3, r2
20000f64:	613b      	str	r3, [r7, #16]
    while ((current_end_addr >= current_start_addr) && (ret != LOADER_STATUS_FAIL))
20000f66:	68ba      	ldr	r2, [r7, #8]
20000f68:	693b      	ldr	r3, [r7, #16]
20000f6a:	429a      	cmp	r2, r3
20000f6c:	d302      	bcc.n	20000f74 <SectorErase+0xc0>
20000f6e:	697b      	ldr	r3, [r7, #20]
20000f70:	2b00      	cmp	r3, #0
20000f72:	d1e3      	bne.n	20000f3c <SectorErase+0x88>
    }

    if (ret != LOADER_STATUS_FAIL)
20000f74:	697b      	ldr	r3, [r7, #20]
20000f76:	2b00      	cmp	r3, #0
20000f78:	d003      	beq.n	20000f82 <SectorErase+0xce>
        DEBUG_PRINTF("\r\n\n=================== SectorErase Pass ============================\r\n");
20000f7a:	480d      	ldr	r0, [pc, #52]	@ (20000fb0 <SectorErase+0xfc>)
20000f7c:	f008 ffb4 	bl	20009ee8 <puts>
20000f80:	e002      	b.n	20000f88 <SectorErase+0xd4>
    else
        DEBUG_PRINTF("\r\n\n=================== SectorErase Failed ============================\r\n");
20000f82:	480c      	ldr	r0, [pc, #48]	@ (20000fb4 <SectorErase+0x100>)
20000f84:	f008 ffb0 	bl	20009ee8 <puts>

    /* Return the Loader status */
    return ret;
20000f88:	697b      	ldr	r3, [r7, #20]
}
20000f8a:	4618      	mov	r0, r3
20000f8c:	3718      	adds	r7, #24
20000f8e:	46bd      	mov	sp, r7
20000f90:	bd80      	pop	{r7, pc}
20000f92:	bf00      	nop
20000f94:	2000b1e4 	.word	0x2000b1e4
20000f98:	2000b22c 	.word	0x2000b22c
20000f9c:	2000b248 	.word	0x2000b248
20000fa0:	2000b264 	.word	0x2000b264
20000fa4:	200005c6 	.word	0x200005c6
20000fa8:	2000affc 	.word	0x2000affc
20000fac:	2000b140 	.word	0x2000b140
20000fb0:	2000b27c 	.word	0x2000b27c
20000fb4:	2000b2c4 	.word	0x2000b2c4

20000fb8 <CheckSum>:
  * @param  InitVal      Initial CRC value.
  * @retval Checksum value.
  * @note   Optional for all types of devices.
  */
KEEP_IN_COMPILATION uint32_t CheckSum(uint32_t StartAddress, uint32_t Size, uint32_t InitVal)
{
20000fb8:	b480      	push	{r7}
20000fba:	b089      	sub	sp, #36	@ 0x24
20000fbc:	af00      	add	r7, sp, #0
20000fbe:	60f8      	str	r0, [r7, #12]
20000fc0:	60b9      	str	r1, [r7, #8]
20000fc2:	607a      	str	r2, [r7, #4]
    /* Calculate misalignment of the start address */
    uint8_t misalignment_address = StartAddress % 4;
20000fc4:	68fb      	ldr	r3, [r7, #12]
20000fc6:	b2db      	uxtb	r3, r3
20000fc8:	f003 0303 	and.w	r3, r3, #3
20000fcc:	77fb      	strb	r3, [r7, #31]
    /* Store the original size for later use */
    uint8_t misalignment_size = Size;
20000fce:	68bb      	ldr	r3, [r7, #8]
20000fd0:	77bb      	strb	r3, [r7, #30]
    uint32_t cnt;
    uint32_t Val;

    /* Align the start address to the nearest 4-byte boundary */
    StartAddress -= StartAddress % 4;
20000fd2:	68fb      	ldr	r3, [r7, #12]
20000fd4:	f023 0303 	bic.w	r3, r3, #3
20000fd8:	60fb      	str	r3, [r7, #12]
    /* Adjust the size to be a multiple of 4 bytes */
    Size += (Size % 4 == 0) ? 0 : 4 - (Size % 4);
20000fda:	68bb      	ldr	r3, [r7, #8]
20000fdc:	f003 0303 	and.w	r3, r3, #3
20000fe0:	2b00      	cmp	r3, #0
20000fe2:	d005      	beq.n	20000ff0 <CheckSum+0x38>
20000fe4:	68bb      	ldr	r3, [r7, #8]
20000fe6:	f003 0303 	and.w	r3, r3, #3
20000fea:	f1c3 0304 	rsb	r3, r3, #4
20000fee:	e000      	b.n	20000ff2 <CheckSum+0x3a>
20000ff0:	2300      	movs	r3, #0
20000ff2:	68ba      	ldr	r2, [r7, #8]
20000ff4:	4413      	add	r3, r2
20000ff6:	60bb      	str	r3, [r7, #8]

    /* Iterate over the memory region in 4-byte chunks */
    for (cnt = 0; cnt < Size; cnt += 4)
20000ff8:	2300      	movs	r3, #0
20000ffa:	61bb      	str	r3, [r7, #24]
20000ffc:	e0b3      	b.n	20001166 <CheckSum+0x1ae>
    {
        /* Read a 4-byte value from the current address */
        Val = *(uint32_t *)StartAddress;
20000ffe:	68fb      	ldr	r3, [r7, #12]
20001000:	681b      	ldr	r3, [r3, #0]
20001002:	617b      	str	r3, [r7, #20]

        /* Handle initial misalignment of the start address */
        if (misalignment_address)
20001004:	7ffb      	ldrb	r3, [r7, #31]
20001006:	2b00      	cmp	r3, #0
20001008:	d040      	beq.n	2000108c <CheckSum+0xd4>
        {
            switch (misalignment_address)
2000100a:	7ffb      	ldrb	r3, [r7, #31]
2000100c:	2b03      	cmp	r3, #3
2000100e:	d032      	beq.n	20001076 <CheckSum+0xbe>
20001010:	2b03      	cmp	r3, #3
20001012:	f300 80a2 	bgt.w	2000115a <CheckSum+0x1a2>
20001016:	2b01      	cmp	r3, #1
20001018:	d002      	beq.n	20001020 <CheckSum+0x68>
2000101a:	2b02      	cmp	r3, #2
2000101c:	d019      	beq.n	20001052 <CheckSum+0x9a>
2000101e:	e09c      	b.n	2000115a <CheckSum+0x1a2>
            {
            case 1:
                InitVal += (uint8_t)(Val >> 8 & 0xff);
20001020:	697b      	ldr	r3, [r7, #20]
20001022:	0a1b      	lsrs	r3, r3, #8
20001024:	b2db      	uxtb	r3, r3
20001026:	461a      	mov	r2, r3
20001028:	687b      	ldr	r3, [r7, #4]
2000102a:	4413      	add	r3, r2
2000102c:	607b      	str	r3, [r7, #4]
                InitVal += (uint8_t)(Val >> 16 & 0xff);
2000102e:	697b      	ldr	r3, [r7, #20]
20001030:	0c1b      	lsrs	r3, r3, #16
20001032:	b2db      	uxtb	r3, r3
20001034:	461a      	mov	r2, r3
20001036:	687b      	ldr	r3, [r7, #4]
20001038:	4413      	add	r3, r2
2000103a:	607b      	str	r3, [r7, #4]
                InitVal += (uint8_t)(Val >> 24 & 0xff);
2000103c:	697b      	ldr	r3, [r7, #20]
2000103e:	0e1b      	lsrs	r3, r3, #24
20001040:	b2db      	uxtb	r3, r3
20001042:	461a      	mov	r2, r3
20001044:	687b      	ldr	r3, [r7, #4]
20001046:	4413      	add	r3, r2
20001048:	607b      	str	r3, [r7, #4]
                misalignment_address -= 1;
2000104a:	7ffb      	ldrb	r3, [r7, #31]
2000104c:	3b01      	subs	r3, #1
2000104e:	77fb      	strb	r3, [r7, #31]
                break;
20001050:	e083      	b.n	2000115a <CheckSum+0x1a2>
            case 2:
                InitVal += (uint8_t)(Val >> 16 & 0xff);
20001052:	697b      	ldr	r3, [r7, #20]
20001054:	0c1b      	lsrs	r3, r3, #16
20001056:	b2db      	uxtb	r3, r3
20001058:	461a      	mov	r2, r3
2000105a:	687b      	ldr	r3, [r7, #4]
2000105c:	4413      	add	r3, r2
2000105e:	607b      	str	r3, [r7, #4]
                InitVal += (uint8_t)(Val >> 24 & 0xff);
20001060:	697b      	ldr	r3, [r7, #20]
20001062:	0e1b      	lsrs	r3, r3, #24
20001064:	b2db      	uxtb	r3, r3
20001066:	461a      	mov	r2, r3
20001068:	687b      	ldr	r3, [r7, #4]
2000106a:	4413      	add	r3, r2
2000106c:	607b      	str	r3, [r7, #4]
                misalignment_address -= 2;
2000106e:	7ffb      	ldrb	r3, [r7, #31]
20001070:	3b02      	subs	r3, #2
20001072:	77fb      	strb	r3, [r7, #31]
                break;
20001074:	e071      	b.n	2000115a <CheckSum+0x1a2>
            case 3:
                InitVal += (uint8_t)(Val >> 24 & 0xff);
20001076:	697b      	ldr	r3, [r7, #20]
20001078:	0e1b      	lsrs	r3, r3, #24
2000107a:	b2db      	uxtb	r3, r3
2000107c:	461a      	mov	r2, r3
2000107e:	687b      	ldr	r3, [r7, #4]
20001080:	4413      	add	r3, r2
20001082:	607b      	str	r3, [r7, #4]
                misalignment_address -= 3;
20001084:	7ffb      	ldrb	r3, [r7, #31]
20001086:	3b03      	subs	r3, #3
20001088:	77fb      	strb	r3, [r7, #31]
                break;
2000108a:	e066      	b.n	2000115a <CheckSum+0x1a2>
            }
        }
        /* Handle final misalignment of the size */
        else if ((Size - misalignment_size) % 4 && (Size - cnt) <= 4)
2000108c:	7fbb      	ldrb	r3, [r7, #30]
2000108e:	68ba      	ldr	r2, [r7, #8]
20001090:	1ad3      	subs	r3, r2, r3
20001092:	f003 0303 	and.w	r3, r3, #3
20001096:	2b00      	cmp	r3, #0
20001098:	d044      	beq.n	20001124 <CheckSum+0x16c>
2000109a:	68ba      	ldr	r2, [r7, #8]
2000109c:	69bb      	ldr	r3, [r7, #24]
2000109e:	1ad3      	subs	r3, r2, r3
200010a0:	2b04      	cmp	r3, #4
200010a2:	d83f      	bhi.n	20001124 <CheckSum+0x16c>
        {
            switch (Size - misalignment_size)
200010a4:	7fbb      	ldrb	r3, [r7, #30]
200010a6:	68ba      	ldr	r2, [r7, #8]
200010a8:	1ad3      	subs	r3, r2, r3
200010aa:	2b03      	cmp	r3, #3
200010ac:	d02f      	beq.n	2000110e <CheckSum+0x156>
200010ae:	2b03      	cmp	r3, #3
200010b0:	d853      	bhi.n	2000115a <CheckSum+0x1a2>
200010b2:	2b01      	cmp	r3, #1
200010b4:	d002      	beq.n	200010bc <CheckSum+0x104>
200010b6:	2b02      	cmp	r3, #2
200010b8:	d018      	beq.n	200010ec <CheckSum+0x134>
200010ba:	e04e      	b.n	2000115a <CheckSum+0x1a2>
            {
            case 1:
                InitVal += (uint8_t)Val;
200010bc:	697b      	ldr	r3, [r7, #20]
200010be:	b2db      	uxtb	r3, r3
200010c0:	461a      	mov	r2, r3
200010c2:	687b      	ldr	r3, [r7, #4]
200010c4:	4413      	add	r3, r2
200010c6:	607b      	str	r3, [r7, #4]
                InitVal += (uint8_t)(Val >> 8 & 0xff);
200010c8:	697b      	ldr	r3, [r7, #20]
200010ca:	0a1b      	lsrs	r3, r3, #8
200010cc:	b2db      	uxtb	r3, r3
200010ce:	461a      	mov	r2, r3
200010d0:	687b      	ldr	r3, [r7, #4]
200010d2:	4413      	add	r3, r2
200010d4:	607b      	str	r3, [r7, #4]
                InitVal += (uint8_t)(Val >> 16 & 0xff);
200010d6:	697b      	ldr	r3, [r7, #20]
200010d8:	0c1b      	lsrs	r3, r3, #16
200010da:	b2db      	uxtb	r3, r3
200010dc:	461a      	mov	r2, r3
200010de:	687b      	ldr	r3, [r7, #4]
200010e0:	4413      	add	r3, r2
200010e2:	607b      	str	r3, [r7, #4]
                misalignment_size -= 1;
200010e4:	7fbb      	ldrb	r3, [r7, #30]
200010e6:	3b01      	subs	r3, #1
200010e8:	77bb      	strb	r3, [r7, #30]
                break;
200010ea:	e01a      	b.n	20001122 <CheckSum+0x16a>
            case 2:
                InitVal += (uint8_t)Val;
200010ec:	697b      	ldr	r3, [r7, #20]
200010ee:	b2db      	uxtb	r3, r3
200010f0:	461a      	mov	r2, r3
200010f2:	687b      	ldr	r3, [r7, #4]
200010f4:	4413      	add	r3, r2
200010f6:	607b      	str	r3, [r7, #4]
                InitVal += (uint8_t)(Val >> 8 & 0xff);
200010f8:	697b      	ldr	r3, [r7, #20]
200010fa:	0a1b      	lsrs	r3, r3, #8
200010fc:	b2db      	uxtb	r3, r3
200010fe:	461a      	mov	r2, r3
20001100:	687b      	ldr	r3, [r7, #4]
20001102:	4413      	add	r3, r2
20001104:	607b      	str	r3, [r7, #4]
                misalignment_size -= 2;
20001106:	7fbb      	ldrb	r3, [r7, #30]
20001108:	3b02      	subs	r3, #2
2000110a:	77bb      	strb	r3, [r7, #30]
                break;
2000110c:	e009      	b.n	20001122 <CheckSum+0x16a>
            case 3:
                InitVal += (uint8_t)Val;
2000110e:	697b      	ldr	r3, [r7, #20]
20001110:	b2db      	uxtb	r3, r3
20001112:	461a      	mov	r2, r3
20001114:	687b      	ldr	r3, [r7, #4]
20001116:	4413      	add	r3, r2
20001118:	607b      	str	r3, [r7, #4]
                misalignment_size -= 3;
2000111a:	7fbb      	ldrb	r3, [r7, #30]
2000111c:	3b03      	subs	r3, #3
2000111e:	77bb      	strb	r3, [r7, #30]
                break;
20001120:	bf00      	nop
            switch (Size - misalignment_size)
20001122:	e01a      	b.n	2000115a <CheckSum+0x1a2>
            }
        }
        /* Process aligned 4-byte chunks */
        else
        {
            InitVal += (uint8_t)Val;
20001124:	697b      	ldr	r3, [r7, #20]
20001126:	b2db      	uxtb	r3, r3
20001128:	461a      	mov	r2, r3
2000112a:	687b      	ldr	r3, [r7, #4]
2000112c:	4413      	add	r3, r2
2000112e:	607b      	str	r3, [r7, #4]
            InitVal += (uint8_t)(Val >> 8 & 0xff);
20001130:	697b      	ldr	r3, [r7, #20]
20001132:	0a1b      	lsrs	r3, r3, #8
20001134:	b2db      	uxtb	r3, r3
20001136:	461a      	mov	r2, r3
20001138:	687b      	ldr	r3, [r7, #4]
2000113a:	4413      	add	r3, r2
2000113c:	607b      	str	r3, [r7, #4]
            InitVal += (uint8_t)(Val >> 16 & 0xff);
2000113e:	697b      	ldr	r3, [r7, #20]
20001140:	0c1b      	lsrs	r3, r3, #16
20001142:	b2db      	uxtb	r3, r3
20001144:	461a      	mov	r2, r3
20001146:	687b      	ldr	r3, [r7, #4]
20001148:	4413      	add	r3, r2
2000114a:	607b      	str	r3, [r7, #4]
            InitVal += (uint8_t)(Val >> 24 & 0xff);
2000114c:	697b      	ldr	r3, [r7, #20]
2000114e:	0e1b      	lsrs	r3, r3, #24
20001150:	b2db      	uxtb	r3, r3
20001152:	461a      	mov	r2, r3
20001154:	687b      	ldr	r3, [r7, #4]
20001156:	4413      	add	r3, r2
20001158:	607b      	str	r3, [r7, #4]
        }
        /* Move to the next 4-byte chunk */
        StartAddress += 4;
2000115a:	68fb      	ldr	r3, [r7, #12]
2000115c:	3304      	adds	r3, #4
2000115e:	60fb      	str	r3, [r7, #12]
    for (cnt = 0; cnt < Size; cnt += 4)
20001160:	69bb      	ldr	r3, [r7, #24]
20001162:	3304      	adds	r3, #4
20001164:	61bb      	str	r3, [r7, #24]
20001166:	69ba      	ldr	r2, [r7, #24]
20001168:	68bb      	ldr	r3, [r7, #8]
2000116a:	429a      	cmp	r2, r3
2000116c:	f4ff af47 	bcc.w	20000ffe <CheckSum+0x46>
    }

    /* Return the calculated checksum value */
    return InitVal;
20001170:	687b      	ldr	r3, [r7, #4]
}
20001172:	4618      	mov	r0, r3
20001174:	3724      	adds	r7, #36	@ 0x24
20001176:	46bd      	mov	sp, r7
20001178:	f85d 7b04 	ldr.w	r7, [sp], #4
2000117c:	4770      	bx	lr
	...

20001180 <Verify>:
  * @retval Operation failed (address of failure) in R0.
  * @retval Checksum value in R1.
  * @note   Optional for all types of devices.
  */
KEEP_IN_COMPILATION uint64_t Verify(uint32_t MemoryAddr, uint32_t RAMBufferAddr, uint32_t Size, uint32_t misalignment)
{
20001180:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
20001184:	b088      	sub	sp, #32
20001186:	af00      	add	r7, sp, #0
20001188:	60f8      	str	r0, [r7, #12]
2000118a:	60b9      	str	r1, [r7, #8]
2000118c:	607a      	str	r2, [r7, #4]
2000118e:	603b      	str	r3, [r7, #0]
    uint32_t VerifiedData = 0;
20001190:	2300      	movs	r3, #0
20001192:	61fb      	str	r3, [r7, #28]
    uint32_t InitVal = 0;
20001194:	2300      	movs	r3, #0
20001196:	61bb      	str	r3, [r7, #24]
    uint64_t checksum;
    Size *= 4;
20001198:	687b      	ldr	r3, [r7, #4]
2000119a:	009b      	lsls	r3, r3, #2
2000119c:	607b      	str	r3, [r7, #4]

    /* Enter memory-mapped mode if disabled */
    if (MemoryMappedMode == MEM_MAPDISABLE)
2000119e:	4b2e      	ldr	r3, [pc, #184]	@ (20001258 <Verify+0xd8>)
200011a0:	781b      	ldrb	r3, [r3, #0]
200011a2:	2b00      	cmp	r3, #0
200011a4:	d10d      	bne.n	200011c2 <Verify+0x42>
    {
        /* Configure the OSPI in memory-mapped mode */
        if (BSP_OSPI_NOR_EnableMemoryMappedMode(0) != BSP_ERROR_NONE)
200011a6:	2000      	movs	r0, #0
200011a8:	f001 fcb0 	bl	20002b0c <BSP_OSPI_NOR_EnableMemoryMappedMode>
200011ac:	4603      	mov	r3, r0
200011ae:	2b00      	cmp	r3, #0
200011b0:	d004      	beq.n	200011bc <Verify+0x3c>
        {
            /* Set the return status to failure */
            return LOADER_STATUS_FAIL;
200011b2:	f04f 0400 	mov.w	r4, #0
200011b6:	f04f 0500 	mov.w	r5, #0
200011ba:	e044      	b.n	20001246 <Verify+0xc6>
        }

        /* Set the MemoryMappedMode variable to indicate that memory-mapped mode is enabled */
        MemoryMappedMode = MEM_MAPENABLE;
200011bc:	4b26      	ldr	r3, [pc, #152]	@ (20001258 <Verify+0xd8>)
200011be:	2201      	movs	r2, #1
200011c0:	701a      	strb	r2, [r3, #0]
    }

    /* Calculate checksum of the memory region */
    checksum = CheckSum((uint32_t)MemoryAddr + (misalignment & 0xf), Size - ((misalignment >> 16) & 0xF), InitVal);
200011c2:	683b      	ldr	r3, [r7, #0]
200011c4:	f003 020f 	and.w	r2, r3, #15
200011c8:	68fb      	ldr	r3, [r7, #12]
200011ca:	18d0      	adds	r0, r2, r3
200011cc:	683b      	ldr	r3, [r7, #0]
200011ce:	0c1b      	lsrs	r3, r3, #16
200011d0:	f003 030f 	and.w	r3, r3, #15
200011d4:	687a      	ldr	r2, [r7, #4]
200011d6:	1ad3      	subs	r3, r2, r3
200011d8:	69ba      	ldr	r2, [r7, #24]
200011da:	4619      	mov	r1, r3
200011dc:	f7ff feec 	bl	20000fb8 <CheckSum>
200011e0:	4603      	mov	r3, r0
200011e2:	2200      	movs	r2, #0
200011e4:	469a      	mov	sl, r3
200011e6:	4693      	mov	fp, r2
200011e8:	e9c7 ab04 	strd	sl, fp, [r7, #16]

    /* Verify the memory region against the RAM buffer */
    while (Size > VerifiedData)
200011ec:	e01f      	b.n	2000122e <Verify+0xae>
    {
        if (*(uint8_t *)MemoryAddr++ != *((uint8_t *)RAMBufferAddr + VerifiedData))
200011ee:	68fb      	ldr	r3, [r7, #12]
200011f0:	1c5a      	adds	r2, r3, #1
200011f2:	60fa      	str	r2, [r7, #12]
200011f4:	781a      	ldrb	r2, [r3, #0]
200011f6:	69f9      	ldr	r1, [r7, #28]
200011f8:	68bb      	ldr	r3, [r7, #8]
200011fa:	440b      	add	r3, r1
200011fc:	781b      	ldrb	r3, [r3, #0]
200011fe:	429a      	cmp	r2, r3
20001200:	d012      	beq.n	20001228 <Verify+0xa8>
        {
            /* Return the address of failure and checksum */
            return ((checksum << 32) + (MemoryAddr + VerifiedData));
20001202:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
20001206:	f04f 0200 	mov.w	r2, #0
2000120a:	f04f 0300 	mov.w	r3, #0
2000120e:	0003      	movs	r3, r0
20001210:	2200      	movs	r2, #0
20001212:	68f8      	ldr	r0, [r7, #12]
20001214:	69f9      	ldr	r1, [r7, #28]
20001216:	4401      	add	r1, r0
20001218:	2000      	movs	r0, #0
2000121a:	4688      	mov	r8, r1
2000121c:	4681      	mov	r9, r0
2000121e:	eb12 0408 	adds.w	r4, r2, r8
20001222:	eb43 0509 	adc.w	r5, r3, r9
20001226:	e00e      	b.n	20001246 <Verify+0xc6>
        }

        VerifiedData++;
20001228:	69fb      	ldr	r3, [r7, #28]
2000122a:	3301      	adds	r3, #1
2000122c:	61fb      	str	r3, [r7, #28]
    while (Size > VerifiedData)
2000122e:	687a      	ldr	r2, [r7, #4]
20001230:	69fb      	ldr	r3, [r7, #28]
20001232:	429a      	cmp	r2, r3
20001234:	d8db      	bhi.n	200011ee <Verify+0x6e>
    }

    /* Return the checksum value */
    return (checksum << 32);
20001236:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
2000123a:	f04f 0400 	mov.w	r4, #0
2000123e:	f04f 0500 	mov.w	r5, #0
20001242:	0015      	movs	r5, r2
20001244:	2400      	movs	r4, #0
}
20001246:	4622      	mov	r2, r4
20001248:	462b      	mov	r3, r5
2000124a:	4610      	mov	r0, r2
2000124c:	4619      	mov	r1, r3
2000124e:	3720      	adds	r7, #32
20001250:	46bd      	mov	sp, r7
20001252:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
20001256:	bf00      	nop
20001258:	200005c6 	.word	0x200005c6

2000125c <SystemClock_Config>:
  * @param  None
  * @retval None
  */

static void SystemClock_Config(void)
{
2000125c:	b580      	push	{r7, lr}
2000125e:	b09c      	sub	sp, #112	@ 0x70
20001260:	af00      	add	r7, sp, #0
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
20001262:	f107 0358 	add.w	r3, r7, #88	@ 0x58
20001266:	2200      	movs	r2, #0
20001268:	601a      	str	r2, [r3, #0]
2000126a:	605a      	str	r2, [r3, #4]
2000126c:	609a      	str	r2, [r3, #8]
2000126e:	60da      	str	r2, [r3, #12]
20001270:	611a      	str	r2, [r3, #16]
20001272:	615a      	str	r2, [r3, #20]
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
20001274:	f107 0308 	add.w	r3, r7, #8
20001278:	2250      	movs	r2, #80	@ 0x50
2000127a:	2100      	movs	r1, #0
2000127c:	4618      	mov	r0, r3
2000127e:	f008 ffc7 	bl	2000a210 <memset>

    /* The voltage scaling allows optimizing the power consumption when the device is
    clocked below the maximum system frequency, to update the voltage scaling value
    regarding system frequency refer to product datasheet.
    */
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
20001282:	4b2c      	ldr	r3, [pc, #176]	@ (20001334 <SystemClock_Config+0xd8>)
20001284:	691b      	ldr	r3, [r3, #16]
20001286:	4a2b      	ldr	r2, [pc, #172]	@ (20001334 <SystemClock_Config+0xd8>)
20001288:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
2000128c:	6113      	str	r3, [r2, #16]
2000128e:	4b29      	ldr	r3, [pc, #164]	@ (20001334 <SystemClock_Config+0xd8>)
20001290:	691b      	ldr	r3, [r3, #16]
20001292:	f003 0330 	and.w	r3, r3, #48	@ 0x30
20001296:	607b      	str	r3, [r7, #4]
20001298:	687b      	ldr	r3, [r7, #4]

    while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY))
2000129a:	bf00      	nop
2000129c:	4b25      	ldr	r3, [pc, #148]	@ (20001334 <SystemClock_Config+0xd8>)
2000129e:	695b      	ldr	r3, [r3, #20]
200012a0:	f003 0308 	and.w	r3, r3, #8
200012a4:	2b08      	cmp	r3, #8
200012a6:	d1f9      	bne.n	2000129c <SystemClock_Config+0x40>
    {
    }

    /* Use HSE in bypass mode and activate PLL with HSE as source */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
200012a8:	2301      	movs	r3, #1
200012aa:	60bb      	str	r3, [r7, #8]
    RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS_DIGITAL;
200012ac:	f44f 13a8 	mov.w	r3, #1376256	@ 0x150000
200012b0:	60fb      	str	r3, [r7, #12]
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
200012b2:	2302      	movs	r3, #2
200012b4:	633b      	str	r3, [r7, #48]	@ 0x30
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
200012b6:	2303      	movs	r3, #3
200012b8:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLM = 5;
200012ba:	2305      	movs	r3, #5
200012bc:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLN = 100UL;
200012be:	2364      	movs	r3, #100	@ 0x64
200012c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLR = 2;
200012c2:	2302      	movs	r3, #2
200012c4:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLP = 2;
200012c6:	2302      	movs	r3, #2
200012c8:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLQ = 2;
200012ca:	2302      	movs	r3, #2
200012cc:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLFRACN = 0;
200012ce:	2300      	movs	r3, #0
200012d0:	657b      	str	r3, [r7, #84]	@ 0x54
    RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
200012d2:	2308      	movs	r3, #8
200012d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
200012d6:	2300      	movs	r3, #0
200012d8:	653b      	str	r3, [r7, #80]	@ 0x50

    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
200012da:	f107 0308 	add.w	r3, r7, #8
200012de:	4618      	mov	r0, r3
200012e0:	f003 f99a 	bl	20004618 <HAL_RCC_OscConfig>
200012e4:	4603      	mov	r3, r0
200012e6:	2b00      	cmp	r3, #0
200012e8:	d001      	beq.n	200012ee <SystemClock_Config+0x92>
    {
        /* Initialization Error */
        Reset_Handler();
200012ea:	f002 fb9d 	bl	20003a28 <Reset_Handler>
    }

    /* Select PLL as system clock source and configure the HCLK, PCLK1, PCLK2 and PCLK3
       clocks dividers */
    RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK
200012ee:	231f      	movs	r3, #31
200012f0:	65bb      	str	r3, [r7, #88]	@ 0x58
                                   | RCC_CLOCKTYPE_HCLK
                                   | RCC_CLOCKTYPE_PCLK1
                                   | RCC_CLOCKTYPE_PCLK2
                                   | RCC_CLOCKTYPE_PCLK3);
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
200012f2:	2303      	movs	r3, #3
200012f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
200012f6:	2300      	movs	r3, #0
200012f8:	663b      	str	r3, [r7, #96]	@ 0x60
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
200012fa:	2300      	movs	r3, #0
200012fc:	667b      	str	r3, [r7, #100]	@ 0x64
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
200012fe:	2300      	movs	r3, #0
20001300:	66bb      	str	r3, [r7, #104]	@ 0x68
    RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
20001302:	2300      	movs	r3, #0
20001304:	66fb      	str	r3, [r7, #108]	@ 0x6c

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
20001306:	f107 0358 	add.w	r3, r7, #88	@ 0x58
2000130a:	2105      	movs	r1, #5
2000130c:	4618      	mov	r0, r3
2000130e:	f003 fdbb 	bl	20004e88 <HAL_RCC_ClockConfig>
20001312:	4603      	mov	r3, r0
20001314:	2b00      	cmp	r3, #0
20001316:	d001      	beq.n	2000131c <SystemClock_Config+0xc0>
    {
        /* Initialization Error */
        Reset_Handler();
20001318:	f002 fb86 	bl	20003a28 <Reset_Handler>
    }
    /** Configure the programming delay */
    __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
2000131c:	4b06      	ldr	r3, [pc, #24]	@ (20001338 <SystemClock_Config+0xdc>)
2000131e:	681b      	ldr	r3, [r3, #0]
20001320:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
20001324:	4a04      	ldr	r2, [pc, #16]	@ (20001338 <SystemClock_Config+0xdc>)
20001326:	f043 0320 	orr.w	r3, r3, #32
2000132a:	6013      	str	r3, [r2, #0]
}
2000132c:	bf00      	nop
2000132e:	3770      	adds	r7, #112	@ 0x70
20001330:	46bd      	mov	sp, r7
20001332:	bd80      	pop	{r7, pc}
20001334:	44020800 	.word	0x44020800
20001338:	40022000 	.word	0x40022000

2000133c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
2000133c:	b580      	push	{r7, lr}
2000133e:	b082      	sub	sp, #8
20001340:	af00      	add	r7, sp, #0
20001342:	6078      	str	r0, [r7, #4]
    /* Place your implementation of fputc here */
    /* e.g. write a character to the USART and Loop until the end of transmission */
    HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1, 0xFFFF);
20001344:	1d39      	adds	r1, r7, #4
20001346:	f64f 73ff 	movw	r3, #65535	@ 0xffff
2000134a:	2201      	movs	r2, #1
2000134c:	4803      	ldr	r0, [pc, #12]	@ (2000135c <__io_putchar+0x20>)
2000134e:	f007 f8c5 	bl	200084dc <HAL_UART_Transmit>

    return ch;
20001352:	687b      	ldr	r3, [r7, #4]
}
20001354:	4618      	mov	r0, r3
20001356:	3708      	adds	r7, #8
20001358:	46bd      	mov	sp, r7
2000135a:	bd80      	pop	{r7, pc}
2000135c:	20000520 	.word	0x20000520

20001360 <COM_Init>:
  * @brief  Initialize COM module.
  * @param  None.
  * @retval HAL Status.
  */
HAL_StatusTypeDef COM_Init(void)
{
20001360:	b580      	push	{r7, lr}
20001362:	af00      	add	r7, sp, #0
#if defined(__GNUC__)
    setvbuf(stdout, NULL, _IONBF, 0);
20001364:	4b17      	ldr	r3, [pc, #92]	@ (200013c4 <COM_Init+0x64>)
20001366:	681b      	ldr	r3, [r3, #0]
20001368:	6898      	ldr	r0, [r3, #8]
2000136a:	2300      	movs	r3, #0
2000136c:	2202      	movs	r2, #2
2000136e:	2100      	movs	r1, #0
20001370:	f008 fdc2 	bl	20009ef8 <setvbuf>
    - One Stop Bit
    - No parity
    - Hardware flow control disabled (RTS and CTS signals)
    - Receive and transmit enabled
    */
    UartHandle.Instance = USART1;
20001374:	4b14      	ldr	r3, [pc, #80]	@ (200013c8 <COM_Init+0x68>)
20001376:	4a15      	ldr	r2, [pc, #84]	@ (200013cc <COM_Init+0x6c>)
20001378:	601a      	str	r2, [r3, #0]
    UartHandle.Init.BaudRate = 115200U;
2000137a:	4b13      	ldr	r3, [pc, #76]	@ (200013c8 <COM_Init+0x68>)
2000137c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
20001380:	605a      	str	r2, [r3, #4]
    UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
20001382:	4b11      	ldr	r3, [pc, #68]	@ (200013c8 <COM_Init+0x68>)
20001384:	2200      	movs	r2, #0
20001386:	609a      	str	r2, [r3, #8]
    UartHandle.Init.StopBits = UART_STOPBITS_1;
20001388:	4b0f      	ldr	r3, [pc, #60]	@ (200013c8 <COM_Init+0x68>)
2000138a:	2200      	movs	r2, #0
2000138c:	60da      	str	r2, [r3, #12]
    UartHandle.Init.Parity = UART_PARITY_NONE;
2000138e:	4b0e      	ldr	r3, [pc, #56]	@ (200013c8 <COM_Init+0x68>)
20001390:	2200      	movs	r2, #0
20001392:	611a      	str	r2, [r3, #16]
    UartHandle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
20001394:	4b0c      	ldr	r3, [pc, #48]	@ (200013c8 <COM_Init+0x68>)
20001396:	2200      	movs	r2, #0
20001398:	619a      	str	r2, [r3, #24]
    UartHandle.Init.Mode = UART_MODE_RX | UART_MODE_TX;
2000139a:	4b0b      	ldr	r3, [pc, #44]	@ (200013c8 <COM_Init+0x68>)
2000139c:	220c      	movs	r2, #12
2000139e:	615a      	str	r2, [r3, #20]
    UartHandle.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
200013a0:	4b09      	ldr	r3, [pc, #36]	@ (200013c8 <COM_Init+0x68>)
200013a2:	2210      	movs	r2, #16
200013a4:	629a      	str	r2, [r3, #40]	@ 0x28
    UartHandle.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
200013a6:	4b08      	ldr	r3, [pc, #32]	@ (200013c8 <COM_Init+0x68>)
200013a8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
200013ac:	63da      	str	r2, [r3, #60]	@ 0x3c
    UartHandle.FifoMode = UART_FIFOMODE_ENABLE;
200013ae:	4b06      	ldr	r3, [pc, #24]	@ (200013c8 <COM_Init+0x68>)
200013b0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
200013b4:	665a      	str	r2, [r3, #100]	@ 0x64
    return HAL_UART_Init(&UartHandle);
200013b6:	4804      	ldr	r0, [pc, #16]	@ (200013c8 <COM_Init+0x68>)
200013b8:	f007 f840 	bl	2000843c <HAL_UART_Init>
200013bc:	4603      	mov	r3, r0
}
200013be:	4618      	mov	r0, r3
200013c0:	bd80      	pop	{r7, pc}
200013c2:	bf00      	nop
200013c4:	200004b4 	.word	0x200004b4
200013c8:	20000520 	.word	0x20000520
200013cc:	40013800 	.word	0x40013800

200013d0 <HAL_UART_MspInit>:
  * @brief  UART MSP Init.
  * @param  huart: UART handler pointer.
  * @retval None.
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
200013d0:	b580      	push	{r7, lr}
200013d2:	b08a      	sub	sp, #40	@ 0x28
200013d4:	af00      	add	r7, sp, #0
200013d6:	6078      	str	r0, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStruct;
    if (huart->Instance == USART1)
200013d8:	687b      	ldr	r3, [r7, #4]
200013da:	681b      	ldr	r3, [r3, #0]
200013dc:	4a23      	ldr	r2, [pc, #140]	@ (2000146c <HAL_UART_MspInit+0x9c>)
200013de:	4293      	cmp	r3, r2
200013e0:	d13f      	bne.n	20001462 <HAL_UART_MspInit+0x92>
    {
        /* Peripheral Clock Enable */
        __HAL_RCC_USART1_CLK_ENABLE();
200013e2:	4b23      	ldr	r3, [pc, #140]	@ (20001470 <HAL_UART_MspInit+0xa0>)
200013e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
200013e8:	4a21      	ldr	r2, [pc, #132]	@ (20001470 <HAL_UART_MspInit+0xa0>)
200013ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
200013ee:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
200013f2:	4b1f      	ldr	r3, [pc, #124]	@ (20001470 <HAL_UART_MspInit+0xa0>)
200013f4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
200013f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
200013fc:	613b      	str	r3, [r7, #16]
200013fe:	693b      	ldr	r3, [r7, #16]

        /* GPIO Ports Clock Enable */
        __HAL_RCC_GPIOA_CLK_ENABLE();
20001400:	4b1b      	ldr	r3, [pc, #108]	@ (20001470 <HAL_UART_MspInit+0xa0>)
20001402:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001406:	4a1a      	ldr	r2, [pc, #104]	@ (20001470 <HAL_UART_MspInit+0xa0>)
20001408:	f043 0301 	orr.w	r3, r3, #1
2000140c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20001410:	4b17      	ldr	r3, [pc, #92]	@ (20001470 <HAL_UART_MspInit+0xa0>)
20001412:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20001416:	f003 0301 	and.w	r3, r3, #1
2000141a:	60fb      	str	r3, [r7, #12]
2000141c:	68fb      	ldr	r3, [r7, #12]


        /*Configure GPIO pins : COM_UART_TX_Pin  */
        GPIO_InitStruct.Pin = GPIO_PIN_9;
2000141e:	f44f 7300 	mov.w	r3, #512	@ 0x200
20001422:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
20001424:	2302      	movs	r3, #2
20001426:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
20001428:	2300      	movs	r3, #0
2000142a:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
2000142c:	2303      	movs	r3, #3
2000142e:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
20001430:	2307      	movs	r3, #7
20001432:	627b      	str	r3, [r7, #36]	@ 0x24
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
20001434:	f107 0314 	add.w	r3, r7, #20
20001438:	4619      	mov	r1, r3
2000143a:	480e      	ldr	r0, [pc, #56]	@ (20001474 <HAL_UART_MspInit+0xa4>)
2000143c:	f002 fdb0 	bl	20003fa0 <HAL_GPIO_Init>

        /*Configure GPIO pins : COM_UART_RX_Pin  */
        GPIO_InitStruct.Pin = GPIO_PIN_10;
20001440:	f44f 6380 	mov.w	r3, #1024	@ 0x400
20001444:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
20001446:	2302      	movs	r3, #2
20001448:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
2000144a:	2300      	movs	r3, #0
2000144c:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
2000144e:	2303      	movs	r3, #3
20001450:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
20001452:	2307      	movs	r3, #7
20001454:	627b      	str	r3, [r7, #36]	@ 0x24
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
20001456:	f107 0314 	add.w	r3, r7, #20
2000145a:	4619      	mov	r1, r3
2000145c:	4805      	ldr	r0, [pc, #20]	@ (20001474 <HAL_UART_MspInit+0xa4>)
2000145e:	f002 fd9f 	bl	20003fa0 <HAL_GPIO_Init>
    }
}
20001462:	bf00      	nop
20001464:	3728      	adds	r7, #40	@ 0x28
20001466:	46bd      	mov	sp, r7
20001468:	bd80      	pop	{r7, pc}
2000146a:	bf00      	nop
2000146c:	40013800 	.word	0x40013800
20001470:	44020c00 	.word	0x44020c00
20001474:	42020000 	.word	0x42020000

20001478 <MX25LM51245G_GetFlashInfo>:
  * @brief  Get Flash information
  * @param  pInfo pointer to information structure
  * @retval error status
  */
int32_t MX25LM51245G_GetFlashInfo(MX25LM51245G_Info_t *pInfo)
{
20001478:	b480      	push	{r7}
2000147a:	b083      	sub	sp, #12
2000147c:	af00      	add	r7, sp, #0
2000147e:	6078      	str	r0, [r7, #4]
  /* Configure the structure with the memory configuration */
  pInfo->FlashSize              = MX25LM51245G_FLASH_SIZE;
20001480:	687b      	ldr	r3, [r7, #4]
20001482:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
20001486:	601a      	str	r2, [r3, #0]
  pInfo->EraseSectorSize        = MX25LM51245G_SECTOR_64K;
20001488:	687b      	ldr	r3, [r7, #4]
2000148a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
2000148e:	605a      	str	r2, [r3, #4]
  pInfo->EraseSectorsNumber     = (MX25LM51245G_FLASH_SIZE / MX25LM51245G_SECTOR_64K);
20001490:	687b      	ldr	r3, [r7, #4]
20001492:	f44f 6280 	mov.w	r2, #1024	@ 0x400
20001496:	609a      	str	r2, [r3, #8]
  pInfo->EraseSubSectorSize     = MX25LM51245G_SUBSECTOR_4K;
20001498:	687b      	ldr	r3, [r7, #4]
2000149a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
2000149e:	60da      	str	r2, [r3, #12]
  pInfo->EraseSubSectorNumber   = (MX25LM51245G_FLASH_SIZE / MX25LM51245G_SUBSECTOR_4K);
200014a0:	687b      	ldr	r3, [r7, #4]
200014a2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
200014a6:	611a      	str	r2, [r3, #16]
  pInfo->EraseSubSector1Size    = MX25LM51245G_SUBSECTOR_4K;
200014a8:	687b      	ldr	r3, [r7, #4]
200014aa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
200014ae:	615a      	str	r2, [r3, #20]
  pInfo->EraseSubSector1Number  = (MX25LM51245G_FLASH_SIZE / MX25LM51245G_SUBSECTOR_4K);
200014b0:	687b      	ldr	r3, [r7, #4]
200014b2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
200014b6:	619a      	str	r2, [r3, #24]
  pInfo->ProgPageSize           = MX25LM51245G_PAGE_SIZE;
200014b8:	687b      	ldr	r3, [r7, #4]
200014ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
200014be:	61da      	str	r2, [r3, #28]
  pInfo->ProgPagesNumber        = (MX25LM51245G_FLASH_SIZE / MX25LM51245G_PAGE_SIZE);
200014c0:	687b      	ldr	r3, [r7, #4]
200014c2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
200014c6:	621a      	str	r2, [r3, #32]

  return MX25LM51245G_OK;
200014c8:	2300      	movs	r3, #0
};
200014ca:	4618      	mov	r0, r3
200014cc:	370c      	adds	r7, #12
200014ce:	46bd      	mov	sp, r7
200014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
200014d4:	4770      	bx	lr

200014d6 <MX25LM51245G_AutoPollingMemReady>:
  * @param  Rate Transfer rate
  * @retval error status
  */
int32_t MX25LM51245G_AutoPollingMemReady(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode,
                                         MX25LM51245G_Transfer_t Rate)
{
200014d6:	b580      	push	{r7, lr}
200014d8:	b09c      	sub	sp, #112	@ 0x70
200014da:	af00      	add	r7, sp, #0
200014dc:	6078      	str	r0, [r7, #4]
200014de:	460b      	mov	r3, r1
200014e0:	70fb      	strb	r3, [r7, #3]
200014e2:	4613      	mov	r3, r2
200014e4:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef  s_command = {0};
200014e6:	f107 0320 	add.w	r3, r7, #32
200014ea:	2250      	movs	r2, #80	@ 0x50
200014ec:	2100      	movs	r1, #0
200014ee:	4618      	mov	r0, r3
200014f0:	f008 fe8e 	bl	2000a210 <memset>
  XSPI_AutoPollingTypeDef s_config = {0};
200014f4:	f107 030c 	add.w	r3, r7, #12
200014f8:	2200      	movs	r2, #0
200014fa:	601a      	str	r2, [r3, #0]
200014fc:	605a      	str	r2, [r3, #4]
200014fe:	609a      	str	r2, [r3, #8]
20001500:	60da      	str	r2, [r3, #12]
20001502:	611a      	str	r2, [r3, #16]

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
20001504:	78fb      	ldrb	r3, [r7, #3]
20001506:	2b00      	cmp	r3, #0
20001508:	d105      	bne.n	20001516 <MX25LM51245G_AutoPollingMemReady+0x40>
2000150a:	78bb      	ldrb	r3, [r7, #2]
2000150c:	2b01      	cmp	r3, #1
2000150e:	d102      	bne.n	20001516 <MX25LM51245G_AutoPollingMemReady+0x40>
  {
    return MX25LM51245G_ERROR;
20001510:	f04f 33ff 	mov.w	r3, #4294967295
20001514:	e08d      	b.n	20001632 <MX25LM51245G_AutoPollingMemReady+0x15c>
  }

  /* Configure automatic polling mode to wait for memory ready */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
20001516:	2300      	movs	r3, #0
20001518:	623b      	str	r3, [r7, #32]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
2000151a:	2300      	movs	r3, #0
2000151c:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
2000151e:	78fb      	ldrb	r3, [r7, #3]
20001520:	2b00      	cmp	r3, #0
20001522:	d101      	bne.n	20001528 <MX25LM51245G_AutoPollingMemReady+0x52>
20001524:	2301      	movs	r3, #1
20001526:	e000      	b.n	2000152a <MX25LM51245G_AutoPollingMemReady+0x54>
20001528:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
2000152a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
2000152c:	78bb      	ldrb	r3, [r7, #2]
2000152e:	2b01      	cmp	r3, #1
20001530:	d101      	bne.n	20001536 <MX25LM51245G_AutoPollingMemReady+0x60>
20001532:	2308      	movs	r3, #8
20001534:	e000      	b.n	20001538 <MX25LM51245G_AutoPollingMemReady+0x62>
20001536:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
20001538:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
2000153a:	78fb      	ldrb	r3, [r7, #3]
2000153c:	2b00      	cmp	r3, #0
2000153e:	d101      	bne.n	20001544 <MX25LM51245G_AutoPollingMemReady+0x6e>
20001540:	2300      	movs	r3, #0
20001542:	e000      	b.n	20001546 <MX25LM51245G_AutoPollingMemReady+0x70>
20001544:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
20001546:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_READ_STATUS_REG_CMD
                                 : MX25LM51245G_OCTA_READ_STATUS_REG_CMD;
20001548:	78fb      	ldrb	r3, [r7, #3]
2000154a:	2b00      	cmp	r3, #0
2000154c:	d101      	bne.n	20001552 <MX25LM51245G_AutoPollingMemReady+0x7c>
2000154e:	2305      	movs	r3, #5
20001550:	e001      	b.n	20001556 <MX25LM51245G_AutoPollingMemReady+0x80>
20001552:	f240 53fa 	movw	r3, #1530	@ 0x5fa
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
20001556:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AddressMode        = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_NONE : HAL_XSPI_ADDRESS_8_LINES;
20001558:	78fb      	ldrb	r3, [r7, #3]
2000155a:	2b00      	cmp	r3, #0
2000155c:	d101      	bne.n	20001562 <MX25LM51245G_AutoPollingMemReady+0x8c>
2000155e:	2300      	movs	r3, #0
20001560:	e001      	b.n	20001566 <MX25LM51245G_AutoPollingMemReady+0x90>
20001562:	f44f 6380 	mov.w	r3, #1024	@ 0x400
20001566:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
20001568:	78bb      	ldrb	r3, [r7, #2]
2000156a:	2b01      	cmp	r3, #1
2000156c:	d102      	bne.n	20001574 <MX25LM51245G_AutoPollingMemReady+0x9e>
2000156e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
20001572:	e000      	b.n	20001576 <MX25LM51245G_AutoPollingMemReady+0xa0>
20001574:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
20001576:	647b      	str	r3, [r7, #68]	@ 0x44
  s_command.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
20001578:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
2000157c:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.Address            = 0U;
2000157e:	2300      	movs	r3, #0
20001580:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
20001582:	2300      	movs	r3, #0
20001584:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DataMode           = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
20001586:	78fb      	ldrb	r3, [r7, #3]
20001588:	2b00      	cmp	r3, #0
2000158a:	d102      	bne.n	20001592 <MX25LM51245G_AutoPollingMemReady+0xbc>
2000158c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
20001590:	e001      	b.n	20001596 <MX25LM51245G_AutoPollingMemReady+0xc0>
20001592:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
20001596:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
20001598:	78bb      	ldrb	r3, [r7, #2]
2000159a:	2b01      	cmp	r3, #1
2000159c:	d102      	bne.n	200015a4 <MX25LM51245G_AutoPollingMemReady+0xce>
2000159e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
200015a2:	e000      	b.n	200015a6 <MX25LM51245G_AutoPollingMemReady+0xd0>
200015a4:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
200015a6:	663b      	str	r3, [r7, #96]	@ 0x60
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? 0U
                                 : ((Rate == MX25LM51245G_DTR_TRANSFER)
200015a8:	78fb      	ldrb	r3, [r7, #3]
200015aa:	2b00      	cmp	r3, #0
200015ac:	d006      	beq.n	200015bc <MX25LM51245G_AutoPollingMemReady+0xe6>
200015ae:	78bb      	ldrb	r3, [r7, #2]
200015b0:	2b01      	cmp	r3, #1
200015b2:	d101      	bne.n	200015b8 <MX25LM51245G_AutoPollingMemReady+0xe2>
200015b4:	2305      	movs	r3, #5
200015b6:	e002      	b.n	200015be <MX25LM51245G_AutoPollingMemReady+0xe8>
200015b8:	2304      	movs	r3, #4
200015ba:	e000      	b.n	200015be <MX25LM51245G_AutoPollingMemReady+0xe8>
200015bc:	2300      	movs	r3, #0
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
200015be:	667b      	str	r3, [r7, #100]	@ 0x64
                                    ? DUMMY_CYCLES_REG_OCTAL_DTR
                                    : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength             = (Rate == MX25LM51245G_DTR_TRANSFER) ? 2U : 1U;
200015c0:	78bb      	ldrb	r3, [r7, #2]
200015c2:	2b01      	cmp	r3, #1
200015c4:	d101      	bne.n	200015ca <MX25LM51245G_AutoPollingMemReady+0xf4>
200015c6:	2302      	movs	r3, #2
200015c8:	e000      	b.n	200015cc <MX25LM51245G_AutoPollingMemReady+0xf6>
200015ca:	2301      	movs	r3, #1
200015cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  s_command.DQSMode            = (Rate == MX25LM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
200015ce:	78bb      	ldrb	r3, [r7, #2]
200015d0:	2b01      	cmp	r3, #1
200015d2:	d102      	bne.n	200015da <MX25LM51245G_AutoPollingMemReady+0x104>
200015d4:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
200015d8:	e000      	b.n	200015dc <MX25LM51245G_AutoPollingMemReady+0x106>
200015da:	2300      	movs	r3, #0
200015dc:	66bb      	str	r3, [r7, #104]	@ 0x68
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
200015de:	2300      	movs	r3, #0
200015e0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  s_config.MatchValue         = 0U;
200015e2:	2300      	movs	r3, #0
200015e4:	60fb      	str	r3, [r7, #12]
  s_config.MatchMask          = MX25LM51245G_SR_WIP;
200015e6:	2301      	movs	r3, #1
200015e8:	613b      	str	r3, [r7, #16]
  s_config.MatchMode          = HAL_XSPI_MATCH_MODE_AND;
200015ea:	2300      	movs	r3, #0
200015ec:	617b      	str	r3, [r7, #20]
  s_config.IntervalTime      = MX25LM51245G_AUTOPOLLING_INTERVAL_TIME;
200015ee:	2310      	movs	r3, #16
200015f0:	61fb      	str	r3, [r7, #28]
  s_config.AutomaticStop = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
200015f2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
200015f6:	61bb      	str	r3, [r7, #24]

  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
200015f8:	f107 0320 	add.w	r3, r7, #32
200015fc:	f241 3288 	movw	r2, #5000	@ 0x1388
20001600:	4619      	mov	r1, r3
20001602:	6878      	ldr	r0, [r7, #4]
20001604:	f007 fd49 	bl	2000909a <HAL_XSPI_Command>
20001608:	4603      	mov	r3, r0
2000160a:	2b00      	cmp	r3, #0
2000160c:	d002      	beq.n	20001614 <MX25LM51245G_AutoPollingMemReady+0x13e>
  {
    return MX25LM51245G_ERROR;
2000160e:	f04f 33ff 	mov.w	r3, #4294967295
20001612:	e00e      	b.n	20001632 <MX25LM51245G_AutoPollingMemReady+0x15c>
  }

  if (HAL_XSPI_AutoPolling(Ctx, &s_config, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001614:	f107 030c 	add.w	r3, r7, #12
20001618:	f241 3288 	movw	r2, #5000	@ 0x1388
2000161c:	4619      	mov	r1, r3
2000161e:	6878      	ldr	r0, [r7, #4]
20001620:	f007 fee1 	bl	200093e6 <HAL_XSPI_AutoPolling>
20001624:	4603      	mov	r3, r0
20001626:	2b00      	cmp	r3, #0
20001628:	d002      	beq.n	20001630 <MX25LM51245G_AutoPollingMemReady+0x15a>
  {
    return MX25LM51245G_ERROR;
2000162a:	f04f 33ff 	mov.w	r3, #4294967295
2000162e:	e000      	b.n	20001632 <MX25LM51245G_AutoPollingMemReady+0x15c>
  }

  return MX25LM51245G_OK;
20001630:	2300      	movs	r3, #0
}
20001632:	4618      	mov	r0, r3
20001634:	3770      	adds	r7, #112	@ 0x70
20001636:	46bd      	mov	sp, r7
20001638:	bd80      	pop	{r7, pc}

2000163a <MX25LM51245G_PageProgram>:
  * @retval OSPI memory status
  */
int32_t MX25LM51245G_PageProgram(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode,
                                 MX25LM51245G_AddressSize_t AddressSize, uint8_t *pData, uint32_t WriteAddr,
                                 uint32_t Size)
{
2000163a:	b580      	push	{r7, lr}
2000163c:	b098      	sub	sp, #96	@ 0x60
2000163e:	af00      	add	r7, sp, #0
20001640:	60f8      	str	r0, [r7, #12]
20001642:	607b      	str	r3, [r7, #4]
20001644:	460b      	mov	r3, r1
20001646:	72fb      	strb	r3, [r7, #11]
20001648:	4613      	mov	r3, r2
2000164a:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = {0};
2000164c:	f107 0310 	add.w	r3, r7, #16
20001650:	2250      	movs	r2, #80	@ 0x50
20001652:	2100      	movs	r1, #0
20001654:	4618      	mov	r0, r3
20001656:	f008 fddb 	bl	2000a210 <memset>

  /* OPI mode and 3-bytes address size not supported by memory */
  if ((Mode == MX25LM51245G_OPI_MODE) && (AddressSize == MX25LM51245G_3BYTES_SIZE))
2000165a:	7afb      	ldrb	r3, [r7, #11]
2000165c:	2b01      	cmp	r3, #1
2000165e:	d105      	bne.n	2000166c <MX25LM51245G_PageProgram+0x32>
20001660:	7abb      	ldrb	r3, [r7, #10]
20001662:	2b00      	cmp	r3, #0
20001664:	d102      	bne.n	2000166c <MX25LM51245G_PageProgram+0x32>
  {
    return MX25LM51245G_ERROR;
20001666:	f04f 33ff 	mov.w	r3, #4294967295
2000166a:	e066      	b.n	2000173a <MX25LM51245G_PageProgram+0x100>
  }

  /* Initialize the program command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
2000166c:	2300      	movs	r3, #0
2000166e:	613b      	str	r3, [r7, #16]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
20001670:	2300      	movs	r3, #0
20001672:	617b      	str	r3, [r7, #20]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
20001674:	7afb      	ldrb	r3, [r7, #11]
20001676:	2b00      	cmp	r3, #0
20001678:	d101      	bne.n	2000167e <MX25LM51245G_PageProgram+0x44>
2000167a:	2301      	movs	r3, #1
2000167c:	e000      	b.n	20001680 <MX25LM51245G_PageProgram+0x46>
2000167e:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
20001680:	61fb      	str	r3, [r7, #28]
  s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
20001682:	2300      	movs	r3, #0
20001684:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
20001686:	7afb      	ldrb	r3, [r7, #11]
20001688:	2b00      	cmp	r3, #0
2000168a:	d101      	bne.n	20001690 <MX25LM51245G_PageProgram+0x56>
2000168c:	2300      	movs	r3, #0
2000168e:	e000      	b.n	20001692 <MX25LM51245G_PageProgram+0x58>
20001690:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
20001692:	623b      	str	r3, [r7, #32]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? ((AddressSize == MX25LM51245G_3BYTES_SIZE)
                                    ? MX25LM51245G_PAGE_PROG_CMD
                                    : MX25LM51245G_4_BYTE_PAGE_PROG_CMD)
                                 : MX25LM51245G_OCTA_PAGE_PROG_CMD;
20001694:	7afb      	ldrb	r3, [r7, #11]
20001696:	2b00      	cmp	r3, #0
20001698:	d106      	bne.n	200016a8 <MX25LM51245G_PageProgram+0x6e>
2000169a:	7abb      	ldrb	r3, [r7, #10]
2000169c:	2b00      	cmp	r3, #0
2000169e:	d101      	bne.n	200016a4 <MX25LM51245G_PageProgram+0x6a>
200016a0:	2302      	movs	r3, #2
200016a2:	e003      	b.n	200016ac <MX25LM51245G_PageProgram+0x72>
200016a4:	2312      	movs	r3, #18
200016a6:	e001      	b.n	200016ac <MX25LM51245G_PageProgram+0x72>
200016a8:	f241 23ed 	movw	r3, #4845	@ 0x12ed
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
200016ac:	61bb      	str	r3, [r7, #24]
  s_command.AddressMode        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_ADDRESS_1_LINE
                                 : HAL_XSPI_ADDRESS_8_LINES;
200016ae:	7afb      	ldrb	r3, [r7, #11]
200016b0:	2b00      	cmp	r3, #0
200016b2:	d102      	bne.n	200016ba <MX25LM51245G_PageProgram+0x80>
200016b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
200016b8:	e001      	b.n	200016be <MX25LM51245G_PageProgram+0x84>
200016ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  s_command.AddressMode        = (Mode == MX25LM51245G_SPI_MODE)
200016be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
200016c0:	2300      	movs	r3, #0
200016c2:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.AddressWidth        = (AddressSize == MX25LM51245G_3BYTES_SIZE)
                                 ? HAL_XSPI_ADDRESS_24_BITS
                                 : HAL_XSPI_ADDRESS_32_BITS;
200016c4:	7abb      	ldrb	r3, [r7, #10]
200016c6:	2b00      	cmp	r3, #0
200016c8:	d102      	bne.n	200016d0 <MX25LM51245G_PageProgram+0x96>
200016ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
200016ce:	e001      	b.n	200016d4 <MX25LM51245G_PageProgram+0x9a>
200016d0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
  s_command.AddressWidth        = (AddressSize == MX25LM51245G_3BYTES_SIZE)
200016d4:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Address            = WriteAddr;
200016d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
200016d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
200016da:	2300      	movs	r3, #0
200016dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DataMode           = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
200016de:	7afb      	ldrb	r3, [r7, #11]
200016e0:	2b00      	cmp	r3, #0
200016e2:	d102      	bne.n	200016ea <MX25LM51245G_PageProgram+0xb0>
200016e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
200016e8:	e001      	b.n	200016ee <MX25LM51245G_PageProgram+0xb4>
200016ea:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
200016ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
200016f0:	2300      	movs	r3, #0
200016f2:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DummyCycles        = 0U;
200016f4:	2300      	movs	r3, #0
200016f6:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength             = Size;
200016f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
200016fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
200016fc:	2300      	movs	r3, #0
200016fe:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
20001700:	2300      	movs	r3, #0
20001702:	65fb      	str	r3, [r7, #92]	@ 0x5c

  /* Configure the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001704:	f107 0310 	add.w	r3, r7, #16
20001708:	f241 3288 	movw	r2, #5000	@ 0x1388
2000170c:	4619      	mov	r1, r3
2000170e:	68f8      	ldr	r0, [r7, #12]
20001710:	f007 fcc3 	bl	2000909a <HAL_XSPI_Command>
20001714:	4603      	mov	r3, r0
20001716:	2b00      	cmp	r3, #0
20001718:	d002      	beq.n	20001720 <MX25LM51245G_PageProgram+0xe6>
  {
    return MX25LM51245G_ERROR;
2000171a:	f04f 33ff 	mov.w	r3, #4294967295
2000171e:	e00c      	b.n	2000173a <MX25LM51245G_PageProgram+0x100>
  }

  /* Transmission of the data */
  if (HAL_XSPI_Transmit(Ctx, pData, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001720:	f241 3288 	movw	r2, #5000	@ 0x1388
20001724:	6879      	ldr	r1, [r7, #4]
20001726:	68f8      	ldr	r0, [r7, #12]
20001728:	f007 fd47 	bl	200091ba <HAL_XSPI_Transmit>
2000172c:	4603      	mov	r3, r0
2000172e:	2b00      	cmp	r3, #0
20001730:	d002      	beq.n	20001738 <MX25LM51245G_PageProgram+0xfe>
  {
    return MX25LM51245G_ERROR;
20001732:	f04f 33ff 	mov.w	r3, #4294967295
20001736:	e000      	b.n	2000173a <MX25LM51245G_PageProgram+0x100>
  }

  return MX25LM51245G_OK;
20001738:	2300      	movs	r3, #0
}
2000173a:	4618      	mov	r0, r3
2000173c:	3760      	adds	r7, #96	@ 0x60
2000173e:	46bd      	mov	sp, r7
20001740:	bd80      	pop	{r7, pc}

20001742 <MX25LM51245G_PageProgramDTR>:
  * @param  Size Size of data to write. Range 1 ~ MX25LM51245G_PAGE_SIZE
  * @note   Only OPI mode support DTR transfer rate
  * @retval OSPI memory status
  */
int32_t MX25LM51245G_PageProgramDTR(XSPI_HandleTypeDef *Ctx, uint8_t *pData, uint32_t WriteAddr, uint32_t Size)
{
20001742:	b580      	push	{r7, lr}
20001744:	b098      	sub	sp, #96	@ 0x60
20001746:	af00      	add	r7, sp, #0
20001748:	60f8      	str	r0, [r7, #12]
2000174a:	60b9      	str	r1, [r7, #8]
2000174c:	607a      	str	r2, [r7, #4]
2000174e:	603b      	str	r3, [r7, #0]
  XSPI_RegularCmdTypeDef s_command = {0};
20001750:	f107 0310 	add.w	r3, r7, #16
20001754:	2250      	movs	r2, #80	@ 0x50
20001756:	2100      	movs	r1, #0
20001758:	4618      	mov	r0, r3
2000175a:	f008 fd59 	bl	2000a210 <memset>

  /* Initialize the program command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
2000175e:	2300      	movs	r3, #0
20001760:	613b      	str	r3, [r7, #16]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
20001762:	2300      	movs	r3, #0
20001764:	617b      	str	r3, [r7, #20]
  s_command.InstructionMode    = HAL_XSPI_INSTRUCTION_8_LINES;
20001766:	2304      	movs	r3, #4
20001768:	61fb      	str	r3, [r7, #28]
  s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
2000176a:	2308      	movs	r3, #8
2000176c:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_16_BITS;
2000176e:	2310      	movs	r3, #16
20001770:	623b      	str	r3, [r7, #32]
  s_command.Instruction        = MX25LM51245G_OCTA_PAGE_PROG_CMD;
20001772:	f241 23ed 	movw	r3, #4845	@ 0x12ed
20001776:	61bb      	str	r3, [r7, #24]
  s_command.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
20001778:	f44f 6380 	mov.w	r3, #1024	@ 0x400
2000177c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_ENABLE;
2000177e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
20001782:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
20001784:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
20001788:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Address            = WriteAddr;
2000178a:	687b      	ldr	r3, [r7, #4]
2000178c:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
2000178e:	2300      	movs	r3, #0
20001790:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DataMode           = HAL_XSPI_DATA_8_LINES;
20001792:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
20001796:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_ENABLE;
20001798:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
2000179c:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DummyCycles        = 0U;
2000179e:	2300      	movs	r3, #0
200017a0:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength             = Size;
200017a2:	683b      	ldr	r3, [r7, #0]
200017a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
200017a6:	2300      	movs	r3, #0
200017a8:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
200017aa:	2300      	movs	r3, #0
200017ac:	65fb      	str	r3, [r7, #92]	@ 0x5c

  /* Configure the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
200017ae:	f107 0310 	add.w	r3, r7, #16
200017b2:	f241 3288 	movw	r2, #5000	@ 0x1388
200017b6:	4619      	mov	r1, r3
200017b8:	68f8      	ldr	r0, [r7, #12]
200017ba:	f007 fc6e 	bl	2000909a <HAL_XSPI_Command>
200017be:	4603      	mov	r3, r0
200017c0:	2b00      	cmp	r3, #0
200017c2:	d002      	beq.n	200017ca <MX25LM51245G_PageProgramDTR+0x88>
  {
    return MX25LM51245G_ERROR;
200017c4:	f04f 33ff 	mov.w	r3, #4294967295
200017c8:	e00c      	b.n	200017e4 <MX25LM51245G_PageProgramDTR+0xa2>
  }

  /* Transmission of the data */
  if (HAL_XSPI_Transmit(Ctx, pData, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
200017ca:	f241 3288 	movw	r2, #5000	@ 0x1388
200017ce:	68b9      	ldr	r1, [r7, #8]
200017d0:	68f8      	ldr	r0, [r7, #12]
200017d2:	f007 fcf2 	bl	200091ba <HAL_XSPI_Transmit>
200017d6:	4603      	mov	r3, r0
200017d8:	2b00      	cmp	r3, #0
200017da:	d002      	beq.n	200017e2 <MX25LM51245G_PageProgramDTR+0xa0>
  {
    return MX25LM51245G_ERROR;
200017dc:	f04f 33ff 	mov.w	r3, #4294967295
200017e0:	e000      	b.n	200017e4 <MX25LM51245G_PageProgramDTR+0xa2>
  }

  return MX25LM51245G_OK;
200017e2:	2300      	movs	r3, #0
}
200017e4:	4618      	mov	r0, r3
200017e6:	3760      	adds	r7, #96	@ 0x60
200017e8:	46bd      	mov	sp, r7
200017ea:	bd80      	pop	{r7, pc}

200017ec <MX25LM51245G_BlockErase>:
  * @retval OSPI memory status
  */
int32_t MX25LM51245G_BlockErase(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode, MX25LM51245G_Transfer_t Rate,
                                MX25LM51245G_AddressSize_t AddressSize, uint32_t BlockAddress,
                                MX25LM51245G_Erase_t BlockSize)
{
200017ec:	b580      	push	{r7, lr}
200017ee:	b096      	sub	sp, #88	@ 0x58
200017f0:	af00      	add	r7, sp, #0
200017f2:	6078      	str	r0, [r7, #4]
200017f4:	4608      	mov	r0, r1
200017f6:	4611      	mov	r1, r2
200017f8:	461a      	mov	r2, r3
200017fa:	4603      	mov	r3, r0
200017fc:	70fb      	strb	r3, [r7, #3]
200017fe:	460b      	mov	r3, r1
20001800:	70bb      	strb	r3, [r7, #2]
20001802:	4613      	mov	r3, r2
20001804:	707b      	strb	r3, [r7, #1]
  XSPI_RegularCmdTypeDef s_command = {0};
20001806:	f107 0308 	add.w	r3, r7, #8
2000180a:	2250      	movs	r2, #80	@ 0x50
2000180c:	2100      	movs	r1, #0
2000180e:	4618      	mov	r0, r3
20001810:	f008 fcfe 	bl	2000a210 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
20001814:	78fb      	ldrb	r3, [r7, #3]
20001816:	2b00      	cmp	r3, #0
20001818:	d105      	bne.n	20001826 <MX25LM51245G_BlockErase+0x3a>
2000181a:	78bb      	ldrb	r3, [r7, #2]
2000181c:	2b01      	cmp	r3, #1
2000181e:	d102      	bne.n	20001826 <MX25LM51245G_BlockErase+0x3a>
  {
    return MX25LM51245G_ERROR;
20001820:	f04f 33ff 	mov.w	r3, #4294967295
20001824:	e079      	b.n	2000191a <MX25LM51245G_BlockErase+0x12e>
  }

  /* OPI mode and 3-bytes address size not supported by memory */
  if ((Mode == MX25LM51245G_OPI_MODE) && (AddressSize == MX25LM51245G_3BYTES_SIZE))
20001826:	78fb      	ldrb	r3, [r7, #3]
20001828:	2b01      	cmp	r3, #1
2000182a:	d105      	bne.n	20001838 <MX25LM51245G_BlockErase+0x4c>
2000182c:	787b      	ldrb	r3, [r7, #1]
2000182e:	2b00      	cmp	r3, #0
20001830:	d102      	bne.n	20001838 <MX25LM51245G_BlockErase+0x4c>
  {
    return MX25LM51245G_ERROR;
20001832:	f04f 33ff 	mov.w	r3, #4294967295
20001836:	e070      	b.n	2000191a <MX25LM51245G_BlockErase+0x12e>
  }

  /* Initialize the erase command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
20001838:	2300      	movs	r3, #0
2000183a:	60bb      	str	r3, [r7, #8]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
2000183c:	2300      	movs	r3, #0
2000183e:	60fb      	str	r3, [r7, #12]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
20001840:	78fb      	ldrb	r3, [r7, #3]
20001842:	2b00      	cmp	r3, #0
20001844:	d101      	bne.n	2000184a <MX25LM51245G_BlockErase+0x5e>
20001846:	2301      	movs	r3, #1
20001848:	e000      	b.n	2000184c <MX25LM51245G_BlockErase+0x60>
2000184a:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
2000184c:	617b      	str	r3, [r7, #20]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
2000184e:	78bb      	ldrb	r3, [r7, #2]
20001850:	2b01      	cmp	r3, #1
20001852:	d101      	bne.n	20001858 <MX25LM51245G_BlockErase+0x6c>
20001854:	2308      	movs	r3, #8
20001856:	e000      	b.n	2000185a <MX25LM51245G_BlockErase+0x6e>
20001858:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
2000185a:	61fb      	str	r3, [r7, #28]
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
2000185c:	78fb      	ldrb	r3, [r7, #3]
2000185e:	2b00      	cmp	r3, #0
20001860:	d101      	bne.n	20001866 <MX25LM51245G_BlockErase+0x7a>
20001862:	2300      	movs	r3, #0
20001864:	e000      	b.n	20001868 <MX25LM51245G_BlockErase+0x7c>
20001866:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
20001868:	61bb      	str	r3, [r7, #24]
  s_command.AddressMode        = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
2000186a:	78fb      	ldrb	r3, [r7, #3]
2000186c:	2b00      	cmp	r3, #0
2000186e:	d102      	bne.n	20001876 <MX25LM51245G_BlockErase+0x8a>
20001870:	f44f 7380 	mov.w	r3, #256	@ 0x100
20001874:	e001      	b.n	2000187a <MX25LM51245G_BlockErase+0x8e>
20001876:	f44f 6380 	mov.w	r3, #1024	@ 0x400
2000187a:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
2000187c:	78bb      	ldrb	r3, [r7, #2]
2000187e:	2b01      	cmp	r3, #1
20001880:	d102      	bne.n	20001888 <MX25LM51245G_BlockErase+0x9c>
20001882:	f44f 6300 	mov.w	r3, #2048	@ 0x800
20001886:	e000      	b.n	2000188a <MX25LM51245G_BlockErase+0x9e>
20001888:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
2000188a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AddressWidth        = (AddressSize == MX25LM51245G_3BYTES_SIZE)
                                 ? HAL_XSPI_ADDRESS_24_BITS
                                 : HAL_XSPI_ADDRESS_32_BITS;
2000188c:	787b      	ldrb	r3, [r7, #1]
2000188e:	2b00      	cmp	r3, #0
20001890:	d102      	bne.n	20001898 <MX25LM51245G_BlockErase+0xac>
20001892:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
20001896:	e001      	b.n	2000189c <MX25LM51245G_BlockErase+0xb0>
20001898:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
  s_command.AddressWidth        = (AddressSize == MX25LM51245G_3BYTES_SIZE)
2000189c:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.Address            = BlockAddress;
2000189e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
200018a0:	623b      	str	r3, [r7, #32]
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
200018a2:	2300      	movs	r3, #0
200018a4:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
200018a6:	2300      	movs	r3, #0
200018a8:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.DummyCycles        = 0U;
200018aa:	2300      	movs	r3, #0
200018ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
200018ae:	2300      	movs	r3, #0
200018b0:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
200018b2:	2300      	movs	r3, #0
200018b4:	657b      	str	r3, [r7, #84]	@ 0x54

  switch (Mode)
200018b6:	78fb      	ldrb	r3, [r7, #3]
200018b8:	2b01      	cmp	r3, #1
200018ba:	d10b      	bne.n	200018d4 <MX25LM51245G_BlockErase+0xe8>
  {
    case MX25LM51245G_OPI_MODE :
      if (BlockSize == MX25LM51245G_ERASE_64K)
200018bc:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
200018c0:	2b01      	cmp	r3, #1
200018c2:	d103      	bne.n	200018cc <MX25LM51245G_BlockErase+0xe0>
      {
        s_command.Instruction = MX25LM51245G_OCTA_SECTOR_ERASE_64K_CMD;
200018c4:	f64d 4323 	movw	r3, #56355	@ 0xdc23
200018c8:	613b      	str	r3, [r7, #16]
      }
      else
      {
        s_command.Instruction = MX25LM51245G_OCTA_SUBSECTOR_ERASE_4K_CMD;
      }
      break;
200018ca:	e017      	b.n	200018fc <MX25LM51245G_BlockErase+0x110>
        s_command.Instruction = MX25LM51245G_OCTA_SUBSECTOR_ERASE_4K_CMD;
200018cc:	f242 13de 	movw	r3, #8670	@ 0x21de
200018d0:	613b      	str	r3, [r7, #16]
      break;
200018d2:	e013      	b.n	200018fc <MX25LM51245G_BlockErase+0x110>

    case MX25LM51245G_SPI_MODE :
    default:
      if (BlockSize == MX25LM51245G_ERASE_64K)
200018d4:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
200018d8:	2b01      	cmp	r3, #1
200018da:	d107      	bne.n	200018ec <MX25LM51245G_BlockErase+0x100>
      {
        s_command.Instruction = (AddressSize == MX25LM51245G_3BYTES_SIZE)
                                ? MX25LM51245G_SECTOR_ERASE_64K_CMD
                                : MX25LM51245G_4_BYTE_SECTOR_ERASE_64K_CMD;
200018dc:	787b      	ldrb	r3, [r7, #1]
200018de:	2b00      	cmp	r3, #0
200018e0:	d101      	bne.n	200018e6 <MX25LM51245G_BlockErase+0xfa>
200018e2:	23d8      	movs	r3, #216	@ 0xd8
200018e4:	e000      	b.n	200018e8 <MX25LM51245G_BlockErase+0xfc>
200018e6:	23dc      	movs	r3, #220	@ 0xdc
        s_command.Instruction = (AddressSize == MX25LM51245G_3BYTES_SIZE)
200018e8:	613b      	str	r3, [r7, #16]
      {
        s_command.Instruction = (AddressSize == MX25LM51245G_3BYTES_SIZE)
                                ? MX25LM51245G_SUBSECTOR_ERASE_4K_CMD
                                : MX25LM51245G_4_BYTE_SUBSECTOR_ERASE_4K_CMD;
      }
      break;
200018ea:	e006      	b.n	200018fa <MX25LM51245G_BlockErase+0x10e>
                                : MX25LM51245G_4_BYTE_SUBSECTOR_ERASE_4K_CMD;
200018ec:	787b      	ldrb	r3, [r7, #1]
200018ee:	2b00      	cmp	r3, #0
200018f0:	d101      	bne.n	200018f6 <MX25LM51245G_BlockErase+0x10a>
200018f2:	2320      	movs	r3, #32
200018f4:	e000      	b.n	200018f8 <MX25LM51245G_BlockErase+0x10c>
200018f6:	2321      	movs	r3, #33	@ 0x21
        s_command.Instruction = (AddressSize == MX25LM51245G_3BYTES_SIZE)
200018f8:	613b      	str	r3, [r7, #16]
      break;
200018fa:	bf00      	nop
  }

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
200018fc:	f107 0308 	add.w	r3, r7, #8
20001900:	f241 3288 	movw	r2, #5000	@ 0x1388
20001904:	4619      	mov	r1, r3
20001906:	6878      	ldr	r0, [r7, #4]
20001908:	f007 fbc7 	bl	2000909a <HAL_XSPI_Command>
2000190c:	4603      	mov	r3, r0
2000190e:	2b00      	cmp	r3, #0
20001910:	d002      	beq.n	20001918 <MX25LM51245G_BlockErase+0x12c>
  {
    return MX25LM51245G_ERROR;
20001912:	f04f 33ff 	mov.w	r3, #4294967295
20001916:	e000      	b.n	2000191a <MX25LM51245G_BlockErase+0x12e>
  }

  return MX25LM51245G_OK;
20001918:	2300      	movs	r3, #0
}
2000191a:	4618      	mov	r0, r3
2000191c:	3758      	adds	r7, #88	@ 0x58
2000191e:	46bd      	mov	sp, r7
20001920:	bd80      	pop	{r7, pc}

20001922 <MX25LM51245G_ChipErase>:
  * @param  Ctx Component object pointer
  * @param  Mode Interface mode
  * @retval error status
  */
int32_t MX25LM51245G_ChipErase(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode, MX25LM51245G_Transfer_t Rate)
{
20001922:	b580      	push	{r7, lr}
20001924:	b096      	sub	sp, #88	@ 0x58
20001926:	af00      	add	r7, sp, #0
20001928:	6078      	str	r0, [r7, #4]
2000192a:	460b      	mov	r3, r1
2000192c:	70fb      	strb	r3, [r7, #3]
2000192e:	4613      	mov	r3, r2
20001930:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef s_command = {0};
20001932:	f107 0308 	add.w	r3, r7, #8
20001936:	2250      	movs	r2, #80	@ 0x50
20001938:	2100      	movs	r1, #0
2000193a:	4618      	mov	r0, r3
2000193c:	f008 fc68 	bl	2000a210 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
20001940:	78fb      	ldrb	r3, [r7, #3]
20001942:	2b00      	cmp	r3, #0
20001944:	d105      	bne.n	20001952 <MX25LM51245G_ChipErase+0x30>
20001946:	78bb      	ldrb	r3, [r7, #2]
20001948:	2b01      	cmp	r3, #1
2000194a:	d102      	bne.n	20001952 <MX25LM51245G_ChipErase+0x30>
  {
    return MX25LM51245G_ERROR;
2000194c:	f04f 33ff 	mov.w	r3, #4294967295
20001950:	e03b      	b.n	200019ca <MX25LM51245G_ChipErase+0xa8>
  }

  /* Initialize the erase command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
20001952:	2300      	movs	r3, #0
20001954:	60bb      	str	r3, [r7, #8]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
20001956:	2300      	movs	r3, #0
20001958:	60fb      	str	r3, [r7, #12]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
2000195a:	78fb      	ldrb	r3, [r7, #3]
2000195c:	2b00      	cmp	r3, #0
2000195e:	d101      	bne.n	20001964 <MX25LM51245G_ChipErase+0x42>
20001960:	2301      	movs	r3, #1
20001962:	e000      	b.n	20001966 <MX25LM51245G_ChipErase+0x44>
20001964:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
20001966:	617b      	str	r3, [r7, #20]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
20001968:	78bb      	ldrb	r3, [r7, #2]
2000196a:	2b01      	cmp	r3, #1
2000196c:	d101      	bne.n	20001972 <MX25LM51245G_ChipErase+0x50>
2000196e:	2308      	movs	r3, #8
20001970:	e000      	b.n	20001974 <MX25LM51245G_ChipErase+0x52>
20001972:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
20001974:	61fb      	str	r3, [r7, #28]
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
20001976:	78fb      	ldrb	r3, [r7, #3]
20001978:	2b00      	cmp	r3, #0
2000197a:	d101      	bne.n	20001980 <MX25LM51245G_ChipErase+0x5e>
2000197c:	2300      	movs	r3, #0
2000197e:	e000      	b.n	20001982 <MX25LM51245G_ChipErase+0x60>
20001980:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
20001982:	61bb      	str	r3, [r7, #24]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_BULK_ERASE_CMD
                                 : MX25LM51245G_OCTA_BULK_ERASE_CMD;
20001984:	78fb      	ldrb	r3, [r7, #3]
20001986:	2b00      	cmp	r3, #0
20001988:	d101      	bne.n	2000198e <MX25LM51245G_ChipErase+0x6c>
2000198a:	2360      	movs	r3, #96	@ 0x60
2000198c:	e001      	b.n	20001992 <MX25LM51245G_ChipErase+0x70>
2000198e:	f246 039f 	movw	r3, #24735	@ 0x609f
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
20001992:	613b      	str	r3, [r7, #16]
  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
20001994:	2300      	movs	r3, #0
20001996:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
20001998:	2300      	movs	r3, #0
2000199a:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
2000199c:	2300      	movs	r3, #0
2000199e:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.DummyCycles        = 0U;
200019a0:	2300      	movs	r3, #0
200019a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
200019a4:	2300      	movs	r3, #0
200019a6:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
200019a8:	2300      	movs	r3, #0
200019aa:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
200019ac:	f107 0308 	add.w	r3, r7, #8
200019b0:	f241 3288 	movw	r2, #5000	@ 0x1388
200019b4:	4619      	mov	r1, r3
200019b6:	6878      	ldr	r0, [r7, #4]
200019b8:	f007 fb6f 	bl	2000909a <HAL_XSPI_Command>
200019bc:	4603      	mov	r3, r0
200019be:	2b00      	cmp	r3, #0
200019c0:	d002      	beq.n	200019c8 <MX25LM51245G_ChipErase+0xa6>
  {
    return MX25LM51245G_ERROR;
200019c2:	f04f 33ff 	mov.w	r3, #4294967295
200019c6:	e000      	b.n	200019ca <MX25LM51245G_ChipErase+0xa8>
  }

  return MX25LM51245G_OK;
200019c8:	2300      	movs	r3, #0
}
200019ca:	4618      	mov	r0, r3
200019cc:	3758      	adds	r7, #88	@ 0x58
200019ce:	46bd      	mov	sp, r7
200019d0:	bd80      	pop	{r7, pc}

200019d2 <MX25LM51245G_EnableSTRMemoryMappedMode>:
  * @param  AddressSize Address size
  * @retval OSPI memory status
  */
int32_t MX25LM51245G_EnableSTRMemoryMappedMode(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode,
                                               MX25LM51245G_AddressSize_t AddressSize)
{
200019d2:	b580      	push	{r7, lr}
200019d4:	b098      	sub	sp, #96	@ 0x60
200019d6:	af00      	add	r7, sp, #0
200019d8:	6078      	str	r0, [r7, #4]
200019da:	460b      	mov	r3, r1
200019dc:	70fb      	strb	r3, [r7, #3]
200019de:	4613      	mov	r3, r2
200019e0:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef      s_command = {0};
200019e2:	f107 0310 	add.w	r3, r7, #16
200019e6:	2250      	movs	r2, #80	@ 0x50
200019e8:	2100      	movs	r1, #0
200019ea:	4618      	mov	r0, r3
200019ec:	f008 fc10 	bl	2000a210 <memset>
  XSPI_MemoryMappedTypeDef s_mem_mapped_cfg = {0};
200019f0:	f107 0308 	add.w	r3, r7, #8
200019f4:	2200      	movs	r2, #0
200019f6:	601a      	str	r2, [r3, #0]
200019f8:	605a      	str	r2, [r3, #4]

  /* OPI mode and 3-bytes address size not supported by memory */
  if ((Mode == MX25LM51245G_OPI_MODE) && (AddressSize == MX25LM51245G_3BYTES_SIZE))
200019fa:	78fb      	ldrb	r3, [r7, #3]
200019fc:	2b01      	cmp	r3, #1
200019fe:	d105      	bne.n	20001a0c <MX25LM51245G_EnableSTRMemoryMappedMode+0x3a>
20001a00:	78bb      	ldrb	r3, [r7, #2]
20001a02:	2b00      	cmp	r3, #0
20001a04:	d102      	bne.n	20001a0c <MX25LM51245G_EnableSTRMemoryMappedMode+0x3a>
  {
    return MX25LM51245G_ERROR;
20001a06:	f04f 33ff 	mov.w	r3, #4294967295
20001a0a:	e088      	b.n	20001b1e <MX25LM51245G_EnableSTRMemoryMappedMode+0x14c>
  }

  /* Initialize the read command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_READ_CFG;
20001a0c:	2301      	movs	r3, #1
20001a0e:	613b      	str	r3, [r7, #16]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
20001a10:	2300      	movs	r3, #0
20001a12:	617b      	str	r3, [r7, #20]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
20001a14:	78fb      	ldrb	r3, [r7, #3]
20001a16:	2b00      	cmp	r3, #0
20001a18:	d101      	bne.n	20001a1e <MX25LM51245G_EnableSTRMemoryMappedMode+0x4c>
20001a1a:	2301      	movs	r3, #1
20001a1c:	e000      	b.n	20001a20 <MX25LM51245G_EnableSTRMemoryMappedMode+0x4e>
20001a1e:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
20001a20:	61fb      	str	r3, [r7, #28]
  s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
20001a22:	2300      	movs	r3, #0
20001a24:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
20001a26:	78fb      	ldrb	r3, [r7, #3]
20001a28:	2b00      	cmp	r3, #0
20001a2a:	d101      	bne.n	20001a30 <MX25LM51245G_EnableSTRMemoryMappedMode+0x5e>
20001a2c:	2300      	movs	r3, #0
20001a2e:	e000      	b.n	20001a32 <MX25LM51245G_EnableSTRMemoryMappedMode+0x60>
20001a30:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
20001a32:	623b      	str	r3, [r7, #32]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? ((AddressSize == MX25LM51245G_3BYTES_SIZE)
                                    ? MX25LM51245G_FAST_READ_CMD
                                    : MX25LM51245G_4_BYTE_ADDR_FAST_READ_CMD)
                                 : MX25LM51245G_OCTA_READ_CMD;
20001a34:	78fb      	ldrb	r3, [r7, #3]
20001a36:	2b00      	cmp	r3, #0
20001a38:	d106      	bne.n	20001a48 <MX25LM51245G_EnableSTRMemoryMappedMode+0x76>
20001a3a:	78bb      	ldrb	r3, [r7, #2]
20001a3c:	2b00      	cmp	r3, #0
20001a3e:	d101      	bne.n	20001a44 <MX25LM51245G_EnableSTRMemoryMappedMode+0x72>
20001a40:	230b      	movs	r3, #11
20001a42:	e003      	b.n	20001a4c <MX25LM51245G_EnableSTRMemoryMappedMode+0x7a>
20001a44:	230c      	movs	r3, #12
20001a46:	e001      	b.n	20001a4c <MX25LM51245G_EnableSTRMemoryMappedMode+0x7a>
20001a48:	f64e 4313 	movw	r3, #60435	@ 0xec13
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
20001a4c:	61bb      	str	r3, [r7, #24]
  s_command.AddressMode        = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
20001a4e:	78fb      	ldrb	r3, [r7, #3]
20001a50:	2b00      	cmp	r3, #0
20001a52:	d102      	bne.n	20001a5a <MX25LM51245G_EnableSTRMemoryMappedMode+0x88>
20001a54:	f44f 7380 	mov.w	r3, #256	@ 0x100
20001a58:	e001      	b.n	20001a5e <MX25LM51245G_EnableSTRMemoryMappedMode+0x8c>
20001a5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
20001a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
20001a60:	2300      	movs	r3, #0
20001a62:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.AddressWidth        = (AddressSize == MX25LM51245G_3BYTES_SIZE)
                                 ? HAL_XSPI_ADDRESS_24_BITS
                                 : HAL_XSPI_ADDRESS_32_BITS;
20001a64:	78bb      	ldrb	r3, [r7, #2]
20001a66:	2b00      	cmp	r3, #0
20001a68:	d102      	bne.n	20001a70 <MX25LM51245G_EnableSTRMemoryMappedMode+0x9e>
20001a6a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
20001a6e:	e001      	b.n	20001a74 <MX25LM51245G_EnableSTRMemoryMappedMode+0xa2>
20001a70:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
  s_command.AddressWidth        = (AddressSize == MX25LM51245G_3BYTES_SIZE)
20001a74:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
20001a76:	2300      	movs	r3, #0
20001a78:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DataMode           = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
20001a7a:	78fb      	ldrb	r3, [r7, #3]
20001a7c:	2b00      	cmp	r3, #0
20001a7e:	d102      	bne.n	20001a86 <MX25LM51245G_EnableSTRMemoryMappedMode+0xb4>
20001a80:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
20001a84:	e001      	b.n	20001a8a <MX25LM51245G_EnableSTRMemoryMappedMode+0xb8>
20001a86:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
20001a8a:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
20001a8c:	2300      	movs	r3, #0
20001a8e:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE) ? DUMMY_CYCLES_READ : DUMMY_CYCLES_READ_OCTAL;
20001a90:	78fb      	ldrb	r3, [r7, #3]
20001a92:	2b00      	cmp	r3, #0
20001a94:	d101      	bne.n	20001a9a <MX25LM51245G_EnableSTRMemoryMappedMode+0xc8>
20001a96:	2308      	movs	r3, #8
20001a98:	e000      	b.n	20001a9c <MX25LM51245G_EnableSTRMemoryMappedMode+0xca>
20001a9a:	2306      	movs	r3, #6
20001a9c:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
20001a9e:	2300      	movs	r3, #0
20001aa0:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
20001aa2:	2300      	movs	r3, #0
20001aa4:	65fb      	str	r3, [r7, #92]	@ 0x5c

  /* Send the read command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001aa6:	f107 0310 	add.w	r3, r7, #16
20001aaa:	f241 3288 	movw	r2, #5000	@ 0x1388
20001aae:	4619      	mov	r1, r3
20001ab0:	6878      	ldr	r0, [r7, #4]
20001ab2:	f007 faf2 	bl	2000909a <HAL_XSPI_Command>
20001ab6:	4603      	mov	r3, r0
20001ab8:	2b00      	cmp	r3, #0
20001aba:	d002      	beq.n	20001ac2 <MX25LM51245G_EnableSTRMemoryMappedMode+0xf0>
  {
    return MX25LM51245G_ERROR;
20001abc:	f04f 33ff 	mov.w	r3, #4294967295
20001ac0:	e02d      	b.n	20001b1e <MX25LM51245G_EnableSTRMemoryMappedMode+0x14c>
  }

  /* Initialize the program command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_WRITE_CFG;
20001ac2:	2302      	movs	r3, #2
20001ac4:	613b      	str	r3, [r7, #16]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? ((AddressSize == MX25LM51245G_3BYTES_SIZE)
                                    ? MX25LM51245G_PAGE_PROG_CMD
                                    : MX25LM51245G_4_BYTE_PAGE_PROG_CMD)
                                 : MX25LM51245G_OCTA_PAGE_PROG_CMD;
20001ac6:	78fb      	ldrb	r3, [r7, #3]
20001ac8:	2b00      	cmp	r3, #0
20001aca:	d106      	bne.n	20001ada <MX25LM51245G_EnableSTRMemoryMappedMode+0x108>
20001acc:	78bb      	ldrb	r3, [r7, #2]
20001ace:	2b00      	cmp	r3, #0
20001ad0:	d101      	bne.n	20001ad6 <MX25LM51245G_EnableSTRMemoryMappedMode+0x104>
20001ad2:	2302      	movs	r3, #2
20001ad4:	e003      	b.n	20001ade <MX25LM51245G_EnableSTRMemoryMappedMode+0x10c>
20001ad6:	2312      	movs	r3, #18
20001ad8:	e001      	b.n	20001ade <MX25LM51245G_EnableSTRMemoryMappedMode+0x10c>
20001ada:	f241 23ed 	movw	r3, #4845	@ 0x12ed
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
20001ade:	61bb      	str	r3, [r7, #24]
  s_command.DummyCycles        = 0U;
20001ae0:	2300      	movs	r3, #0
20001ae2:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the write command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001ae4:	f107 0310 	add.w	r3, r7, #16
20001ae8:	f241 3288 	movw	r2, #5000	@ 0x1388
20001aec:	4619      	mov	r1, r3
20001aee:	6878      	ldr	r0, [r7, #4]
20001af0:	f007 fad3 	bl	2000909a <HAL_XSPI_Command>
20001af4:	4603      	mov	r3, r0
20001af6:	2b00      	cmp	r3, #0
20001af8:	d002      	beq.n	20001b00 <MX25LM51245G_EnableSTRMemoryMappedMode+0x12e>
  {
    return MX25LM51245G_ERROR;
20001afa:	f04f 33ff 	mov.w	r3, #4294967295
20001afe:	e00e      	b.n	20001b1e <MX25LM51245G_EnableSTRMemoryMappedMode+0x14c>
  }

  /* Configure the memory mapped mode */
  s_mem_mapped_cfg.TimeOutActivation = HAL_XSPI_TIMEOUT_COUNTER_DISABLE;
20001b00:	2300      	movs	r3, #0
20001b02:	60bb      	str	r3, [r7, #8]

  if (HAL_XSPI_MemoryMapped(Ctx, &s_mem_mapped_cfg) != HAL_OK)
20001b04:	f107 0308 	add.w	r3, r7, #8
20001b08:	4619      	mov	r1, r3
20001b0a:	6878      	ldr	r0, [r7, #4]
20001b0c:	f007 fcf5 	bl	200094fa <HAL_XSPI_MemoryMapped>
20001b10:	4603      	mov	r3, r0
20001b12:	2b00      	cmp	r3, #0
20001b14:	d002      	beq.n	20001b1c <MX25LM51245G_EnableSTRMemoryMappedMode+0x14a>
  {
    return MX25LM51245G_ERROR;
20001b16:	f04f 33ff 	mov.w	r3, #4294967295
20001b1a:	e000      	b.n	20001b1e <MX25LM51245G_EnableSTRMemoryMappedMode+0x14c>
  }

  return MX25LM51245G_OK;
20001b1c:	2300      	movs	r3, #0
}
20001b1e:	4618      	mov	r0, r3
20001b20:	3760      	adds	r7, #96	@ 0x60
20001b22:	46bd      	mov	sp, r7
20001b24:	bd80      	pop	{r7, pc}

20001b26 <MX25LM51245G_EnableDTRMemoryMappedMode>:
  * @param  AddressSize Address size
  * @note   Only OPI mode support DTR transfer rate
  * @retval OSPI memory status
  */
int32_t MX25LM51245G_EnableDTRMemoryMappedMode(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode)
{
20001b26:	b580      	push	{r7, lr}
20001b28:	b098      	sub	sp, #96	@ 0x60
20001b2a:	af00      	add	r7, sp, #0
20001b2c:	6078      	str	r0, [r7, #4]
20001b2e:	460b      	mov	r3, r1
20001b30:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Mode);

  XSPI_RegularCmdTypeDef      s_command = {0};
20001b32:	f107 0310 	add.w	r3, r7, #16
20001b36:	2250      	movs	r2, #80	@ 0x50
20001b38:	2100      	movs	r1, #0
20001b3a:	4618      	mov	r0, r3
20001b3c:	f008 fb68 	bl	2000a210 <memset>
  XSPI_MemoryMappedTypeDef s_mem_mapped_cfg = {0};
20001b40:	f107 0308 	add.w	r3, r7, #8
20001b44:	2200      	movs	r2, #0
20001b46:	601a      	str	r2, [r3, #0]
20001b48:	605a      	str	r2, [r3, #4]

  /* Initialize the read command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_READ_CFG;
20001b4a:	2301      	movs	r3, #1
20001b4c:	613b      	str	r3, [r7, #16]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
20001b4e:	2300      	movs	r3, #0
20001b50:	617b      	str	r3, [r7, #20]
  s_command.InstructionMode    = HAL_XSPI_INSTRUCTION_8_LINES;
20001b52:	2304      	movs	r3, #4
20001b54:	61fb      	str	r3, [r7, #28]
  s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
20001b56:	2308      	movs	r3, #8
20001b58:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_16_BITS;
20001b5a:	2310      	movs	r3, #16
20001b5c:	623b      	str	r3, [r7, #32]
  s_command.Instruction        = MX25LM51245G_OCTA_READ_DTR_CMD;
20001b5e:	f64e 6311 	movw	r3, #60945	@ 0xee11
20001b62:	61bb      	str	r3, [r7, #24]
  s_command.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
20001b64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
20001b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_ENABLE;
20001b6a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
20001b6e:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
20001b70:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
20001b74:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
20001b76:	2300      	movs	r3, #0
20001b78:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DataMode           = HAL_XSPI_DATA_8_LINES;
20001b7a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
20001b7e:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_ENABLE;
20001b80:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
20001b84:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DummyCycles        = DUMMY_CYCLES_READ_OCTAL_DTR;
20001b86:	2306      	movs	r3, #6
20001b88:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DQSMode            = HAL_XSPI_DQS_ENABLE;
20001b8a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
20001b8e:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
20001b90:	2300      	movs	r3, #0
20001b92:	65fb      	str	r3, [r7, #92]	@ 0x5c

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001b94:	f107 0310 	add.w	r3, r7, #16
20001b98:	f241 3288 	movw	r2, #5000	@ 0x1388
20001b9c:	4619      	mov	r1, r3
20001b9e:	6878      	ldr	r0, [r7, #4]
20001ba0:	f007 fa7b 	bl	2000909a <HAL_XSPI_Command>
20001ba4:	4603      	mov	r3, r0
20001ba6:	2b00      	cmp	r3, #0
20001ba8:	d002      	beq.n	20001bb0 <MX25LM51245G_EnableDTRMemoryMappedMode+0x8a>
  {
    return MX25LM51245G_ERROR;
20001baa:	f04f 33ff 	mov.w	r3, #4294967295
20001bae:	e025      	b.n	20001bfc <MX25LM51245G_EnableDTRMemoryMappedMode+0xd6>
  }

  /* Initialize the program command */
  s_command.OperationType = HAL_XSPI_OPTYPE_WRITE_CFG;
20001bb0:	2302      	movs	r3, #2
20001bb2:	613b      	str	r3, [r7, #16]
  s_command.Instruction   = MX25LM51245G_OCTA_PAGE_PROG_CMD;
20001bb4:	f241 23ed 	movw	r3, #4845	@ 0x12ed
20001bb8:	61bb      	str	r3, [r7, #24]
  s_command.DummyCycles   = 0U;
20001bba:	2300      	movs	r3, #0
20001bbc:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DQSMode       = HAL_XSPI_DQS_DISABLE;
20001bbe:	2300      	movs	r3, #0
20001bc0:	65bb      	str	r3, [r7, #88]	@ 0x58

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001bc2:	f107 0310 	add.w	r3, r7, #16
20001bc6:	f241 3288 	movw	r2, #5000	@ 0x1388
20001bca:	4619      	mov	r1, r3
20001bcc:	6878      	ldr	r0, [r7, #4]
20001bce:	f007 fa64 	bl	2000909a <HAL_XSPI_Command>
20001bd2:	4603      	mov	r3, r0
20001bd4:	2b00      	cmp	r3, #0
20001bd6:	d002      	beq.n	20001bde <MX25LM51245G_EnableDTRMemoryMappedMode+0xb8>
  {
    return MX25LM51245G_ERROR;
20001bd8:	f04f 33ff 	mov.w	r3, #4294967295
20001bdc:	e00e      	b.n	20001bfc <MX25LM51245G_EnableDTRMemoryMappedMode+0xd6>
  }
  /* Configure the memory mapped mode */
  s_mem_mapped_cfg.TimeOutActivation = HAL_XSPI_TIMEOUT_COUNTER_DISABLE;
20001bde:	2300      	movs	r3, #0
20001be0:	60bb      	str	r3, [r7, #8]

  if (HAL_XSPI_MemoryMapped(Ctx, &s_mem_mapped_cfg) != HAL_OK)
20001be2:	f107 0308 	add.w	r3, r7, #8
20001be6:	4619      	mov	r1, r3
20001be8:	6878      	ldr	r0, [r7, #4]
20001bea:	f007 fc86 	bl	200094fa <HAL_XSPI_MemoryMapped>
20001bee:	4603      	mov	r3, r0
20001bf0:	2b00      	cmp	r3, #0
20001bf2:	d002      	beq.n	20001bfa <MX25LM51245G_EnableDTRMemoryMappedMode+0xd4>
  {
    return MX25LM51245G_ERROR;
20001bf4:	f04f 33ff 	mov.w	r3, #4294967295
20001bf8:	e000      	b.n	20001bfc <MX25LM51245G_EnableDTRMemoryMappedMode+0xd6>
  }

  return MX25LM51245G_OK;
20001bfa:	2300      	movs	r3, #0
}
20001bfc:	4618      	mov	r0, r3
20001bfe:	3760      	adds	r7, #96	@ 0x60
20001c00:	46bd      	mov	sp, r7
20001c02:	bd80      	pop	{r7, pc}

20001c04 <MX25LM51245G_WriteEnable>:
  * @param  Mode Interface mode
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25LM51245G_WriteEnable(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode, MX25LM51245G_Transfer_t Rate)
{
20001c04:	b580      	push	{r7, lr}
20001c06:	b09c      	sub	sp, #112	@ 0x70
20001c08:	af00      	add	r7, sp, #0
20001c0a:	6078      	str	r0, [r7, #4]
20001c0c:	460b      	mov	r3, r1
20001c0e:	70fb      	strb	r3, [r7, #3]
20001c10:	4613      	mov	r3, r2
20001c12:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef     s_command = {0};
20001c14:	f107 0320 	add.w	r3, r7, #32
20001c18:	2250      	movs	r2, #80	@ 0x50
20001c1a:	2100      	movs	r1, #0
20001c1c:	4618      	mov	r0, r3
20001c1e:	f008 faf7 	bl	2000a210 <memset>
  XSPI_AutoPollingTypeDef s_config = {0};
20001c22:	f107 030c 	add.w	r3, r7, #12
20001c26:	2200      	movs	r2, #0
20001c28:	601a      	str	r2, [r3, #0]
20001c2a:	605a      	str	r2, [r3, #4]
20001c2c:	609a      	str	r2, [r3, #8]
20001c2e:	60da      	str	r2, [r3, #12]
20001c30:	611a      	str	r2, [r3, #16]

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
20001c32:	78fb      	ldrb	r3, [r7, #3]
20001c34:	2b00      	cmp	r3, #0
20001c36:	d105      	bne.n	20001c44 <MX25LM51245G_WriteEnable+0x40>
20001c38:	78bb      	ldrb	r3, [r7, #2]
20001c3a:	2b01      	cmp	r3, #1
20001c3c:	d102      	bne.n	20001c44 <MX25LM51245G_WriteEnable+0x40>
  {
    return MX25LM51245G_ERROR;
20001c3e:	f04f 33ff 	mov.w	r3, #4294967295
20001c42:	e0ab      	b.n	20001d9c <MX25LM51245G_WriteEnable+0x198>
  }

  /* Initialize the write enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
20001c44:	2300      	movs	r3, #0
20001c46:	623b      	str	r3, [r7, #32]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
20001c48:	2300      	movs	r3, #0
20001c4a:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
20001c4c:	78fb      	ldrb	r3, [r7, #3]
20001c4e:	2b00      	cmp	r3, #0
20001c50:	d101      	bne.n	20001c56 <MX25LM51245G_WriteEnable+0x52>
20001c52:	2301      	movs	r3, #1
20001c54:	e000      	b.n	20001c58 <MX25LM51245G_WriteEnable+0x54>
20001c56:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
20001c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
20001c5a:	78bb      	ldrb	r3, [r7, #2]
20001c5c:	2b01      	cmp	r3, #1
20001c5e:	d101      	bne.n	20001c64 <MX25LM51245G_WriteEnable+0x60>
20001c60:	2308      	movs	r3, #8
20001c62:	e000      	b.n	20001c66 <MX25LM51245G_WriteEnable+0x62>
20001c64:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
20001c66:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
20001c68:	78fb      	ldrb	r3, [r7, #3]
20001c6a:	2b00      	cmp	r3, #0
20001c6c:	d101      	bne.n	20001c72 <MX25LM51245G_WriteEnable+0x6e>
20001c6e:	2300      	movs	r3, #0
20001c70:	e000      	b.n	20001c74 <MX25LM51245G_WriteEnable+0x70>
20001c72:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
20001c74:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_WRITE_ENABLE_CMD
                                 : MX25LM51245G_OCTA_WRITE_ENABLE_CMD;
20001c76:	78fb      	ldrb	r3, [r7, #3]
20001c78:	2b00      	cmp	r3, #0
20001c7a:	d101      	bne.n	20001c80 <MX25LM51245G_WriteEnable+0x7c>
20001c7c:	2306      	movs	r3, #6
20001c7e:	e001      	b.n	20001c84 <MX25LM51245G_WriteEnable+0x80>
20001c80:	f240 63f9 	movw	r3, #1785	@ 0x6f9
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
20001c84:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
20001c86:	2300      	movs	r3, #0
20001c88:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
20001c8a:	2300      	movs	r3, #0
20001c8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
20001c8e:	2300      	movs	r3, #0
20001c90:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.DummyCycles        = 0U;
20001c92:	2300      	movs	r3, #0
20001c94:	667b      	str	r3, [r7, #100]	@ 0x64
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
20001c96:	2300      	movs	r3, #0
20001c98:	66bb      	str	r3, [r7, #104]	@ 0x68
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
20001c9a:	2300      	movs	r3, #0
20001c9c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001c9e:	f107 0320 	add.w	r3, r7, #32
20001ca2:	f241 3288 	movw	r2, #5000	@ 0x1388
20001ca6:	4619      	mov	r1, r3
20001ca8:	6878      	ldr	r0, [r7, #4]
20001caa:	f007 f9f6 	bl	2000909a <HAL_XSPI_Command>
20001cae:	4603      	mov	r3, r0
20001cb0:	2b00      	cmp	r3, #0
20001cb2:	d002      	beq.n	20001cba <MX25LM51245G_WriteEnable+0xb6>
  {
    return MX25LM51245G_ERROR;
20001cb4:	f04f 33ff 	mov.w	r3, #4294967295
20001cb8:	e070      	b.n	20001d9c <MX25LM51245G_WriteEnable+0x198>
  }

  /* Configure automatic polling mode to wait for write enabling */
  s_command.Instruction    = (Mode == MX25LM51245G_SPI_MODE)
                             ? MX25LM51245G_READ_STATUS_REG_CMD
                             : MX25LM51245G_OCTA_READ_STATUS_REG_CMD;
20001cba:	78fb      	ldrb	r3, [r7, #3]
20001cbc:	2b00      	cmp	r3, #0
20001cbe:	d101      	bne.n	20001cc4 <MX25LM51245G_WriteEnable+0xc0>
20001cc0:	2305      	movs	r3, #5
20001cc2:	e001      	b.n	20001cc8 <MX25LM51245G_WriteEnable+0xc4>
20001cc4:	f240 53fa 	movw	r3, #1530	@ 0x5fa
  s_command.Instruction    = (Mode == MX25LM51245G_SPI_MODE)
20001cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AddressMode    = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_NONE : HAL_XSPI_ADDRESS_8_LINES;
20001cca:	78fb      	ldrb	r3, [r7, #3]
20001ccc:	2b00      	cmp	r3, #0
20001cce:	d101      	bne.n	20001cd4 <MX25LM51245G_WriteEnable+0xd0>
20001cd0:	2300      	movs	r3, #0
20001cd2:	e001      	b.n	20001cd8 <MX25LM51245G_WriteEnable+0xd4>
20001cd4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
20001cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AddressDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                             ? HAL_XSPI_ADDRESS_DTR_ENABLE
                             : HAL_XSPI_ADDRESS_DTR_DISABLE;
20001cda:	78bb      	ldrb	r3, [r7, #2]
20001cdc:	2b01      	cmp	r3, #1
20001cde:	d102      	bne.n	20001ce6 <MX25LM51245G_WriteEnable+0xe2>
20001ce0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
20001ce4:	e000      	b.n	20001ce8 <MX25LM51245G_WriteEnable+0xe4>
20001ce6:	2300      	movs	r3, #0
  s_command.AddressDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
20001ce8:	647b      	str	r3, [r7, #68]	@ 0x44
  s_command.AddressWidth    = HAL_XSPI_ADDRESS_32_BITS;
20001cea:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
20001cee:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.Address        = 0U;
20001cf0:	2300      	movs	r3, #0
20001cf2:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.DataMode       = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
20001cf4:	78fb      	ldrb	r3, [r7, #3]
20001cf6:	2b00      	cmp	r3, #0
20001cf8:	d102      	bne.n	20001d00 <MX25LM51245G_WriteEnable+0xfc>
20001cfa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
20001cfe:	e001      	b.n	20001d04 <MX25LM51245G_WriteEnable+0x100>
20001d00:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
20001d04:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.DataDTRMode    = (Rate == MX25LM51245G_DTR_TRANSFER) ? HAL_XSPI_DATA_DTR_ENABLE : HAL_XSPI_DATA_DTR_DISABLE;
20001d06:	78bb      	ldrb	r3, [r7, #2]
20001d08:	2b01      	cmp	r3, #1
20001d0a:	d102      	bne.n	20001d12 <MX25LM51245G_WriteEnable+0x10e>
20001d0c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
20001d10:	e000      	b.n	20001d14 <MX25LM51245G_WriteEnable+0x110>
20001d12:	2300      	movs	r3, #0
20001d14:	663b      	str	r3, [r7, #96]	@ 0x60
  s_command.DummyCycles    = (Mode == MX25LM51245G_SPI_MODE)
                             ? 0U
                             : ((Rate == MX25LM51245G_DTR_TRANSFER)
20001d16:	78fb      	ldrb	r3, [r7, #3]
20001d18:	2b00      	cmp	r3, #0
20001d1a:	d006      	beq.n	20001d2a <MX25LM51245G_WriteEnable+0x126>
20001d1c:	78bb      	ldrb	r3, [r7, #2]
20001d1e:	2b01      	cmp	r3, #1
20001d20:	d101      	bne.n	20001d26 <MX25LM51245G_WriteEnable+0x122>
20001d22:	2305      	movs	r3, #5
20001d24:	e002      	b.n	20001d2c <MX25LM51245G_WriteEnable+0x128>
20001d26:	2304      	movs	r3, #4
20001d28:	e000      	b.n	20001d2c <MX25LM51245G_WriteEnable+0x128>
20001d2a:	2300      	movs	r3, #0
  s_command.DummyCycles    = (Mode == MX25LM51245G_SPI_MODE)
20001d2c:	667b      	str	r3, [r7, #100]	@ 0x64
                                ? DUMMY_CYCLES_REG_OCTAL_DTR
                                : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength         = (Rate == MX25LM51245G_DTR_TRANSFER) ? 2U : 1U;
20001d2e:	78bb      	ldrb	r3, [r7, #2]
20001d30:	2b01      	cmp	r3, #1
20001d32:	d101      	bne.n	20001d38 <MX25LM51245G_WriteEnable+0x134>
20001d34:	2302      	movs	r3, #2
20001d36:	e000      	b.n	20001d3a <MX25LM51245G_WriteEnable+0x136>
20001d38:	2301      	movs	r3, #1
20001d3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  s_command.DQSMode        = (Rate == MX25LM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
20001d3c:	78bb      	ldrb	r3, [r7, #2]
20001d3e:	2b01      	cmp	r3, #1
20001d40:	d102      	bne.n	20001d48 <MX25LM51245G_WriteEnable+0x144>
20001d42:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
20001d46:	e000      	b.n	20001d4a <MX25LM51245G_WriteEnable+0x146>
20001d48:	2300      	movs	r3, #0
20001d4a:	66bb      	str	r3, [r7, #104]	@ 0x68

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001d4c:	f107 0320 	add.w	r3, r7, #32
20001d50:	f241 3288 	movw	r2, #5000	@ 0x1388
20001d54:	4619      	mov	r1, r3
20001d56:	6878      	ldr	r0, [r7, #4]
20001d58:	f007 f99f 	bl	2000909a <HAL_XSPI_Command>
20001d5c:	4603      	mov	r3, r0
20001d5e:	2b00      	cmp	r3, #0
20001d60:	d002      	beq.n	20001d68 <MX25LM51245G_WriteEnable+0x164>
  {
    return MX25LM51245G_ERROR;
20001d62:	f04f 33ff 	mov.w	r3, #4294967295
20001d66:	e019      	b.n	20001d9c <MX25LM51245G_WriteEnable+0x198>
  }

  s_config.MatchValue           = 2U;
20001d68:	2302      	movs	r3, #2
20001d6a:	60fb      	str	r3, [r7, #12]
  s_config.MatchMask            = 2U;
20001d6c:	2302      	movs	r3, #2
20001d6e:	613b      	str	r3, [r7, #16]
  s_config.MatchMode       = HAL_XSPI_MATCH_MODE_AND;
20001d70:	2300      	movs	r3, #0
20001d72:	617b      	str	r3, [r7, #20]
  s_config.IntervalTime        = MX25LM51245G_AUTOPOLLING_INTERVAL_TIME;
20001d74:	2310      	movs	r3, #16
20001d76:	61fb      	str	r3, [r7, #28]
  s_config.AutomaticStop   = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
20001d78:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
20001d7c:	61bb      	str	r3, [r7, #24]

  if (HAL_XSPI_AutoPolling(Ctx, &s_config, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001d7e:	f107 030c 	add.w	r3, r7, #12
20001d82:	f241 3288 	movw	r2, #5000	@ 0x1388
20001d86:	4619      	mov	r1, r3
20001d88:	6878      	ldr	r0, [r7, #4]
20001d8a:	f007 fb2c 	bl	200093e6 <HAL_XSPI_AutoPolling>
20001d8e:	4603      	mov	r3, r0
20001d90:	2b00      	cmp	r3, #0
20001d92:	d002      	beq.n	20001d9a <MX25LM51245G_WriteEnable+0x196>
  {
    return MX25LM51245G_ERROR;
20001d94:	f04f 33ff 	mov.w	r3, #4294967295
20001d98:	e000      	b.n	20001d9c <MX25LM51245G_WriteEnable+0x198>
  }

  return MX25LM51245G_OK;
20001d9a:	2300      	movs	r3, #0
}
20001d9c:	4618      	mov	r0, r3
20001d9e:	3770      	adds	r7, #112	@ 0x70
20001da0:	46bd      	mov	sp, r7
20001da2:	bd80      	pop	{r7, pc}

20001da4 <MX25LM51245G_ReadStatusRegister>:
  * @param  Value Status register value pointer
  * @retval error status
  */
int32_t MX25LM51245G_ReadStatusRegister(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode,
                                        MX25LM51245G_Transfer_t Rate, uint8_t *Value)
{
20001da4:	b580      	push	{r7, lr}
20001da6:	b098      	sub	sp, #96	@ 0x60
20001da8:	af00      	add	r7, sp, #0
20001daa:	60f8      	str	r0, [r7, #12]
20001dac:	607b      	str	r3, [r7, #4]
20001dae:	460b      	mov	r3, r1
20001db0:	72fb      	strb	r3, [r7, #11]
20001db2:	4613      	mov	r3, r2
20001db4:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = {0};
20001db6:	f107 0310 	add.w	r3, r7, #16
20001dba:	2250      	movs	r2, #80	@ 0x50
20001dbc:	2100      	movs	r1, #0
20001dbe:	4618      	mov	r0, r3
20001dc0:	f008 fa26 	bl	2000a210 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
20001dc4:	7afb      	ldrb	r3, [r7, #11]
20001dc6:	2b00      	cmp	r3, #0
20001dc8:	d105      	bne.n	20001dd6 <MX25LM51245G_ReadStatusRegister+0x32>
20001dca:	7abb      	ldrb	r3, [r7, #10]
20001dcc:	2b01      	cmp	r3, #1
20001dce:	d102      	bne.n	20001dd6 <MX25LM51245G_ReadStatusRegister+0x32>
  {
    return MX25LM51245G_ERROR;
20001dd0:	f04f 33ff 	mov.w	r3, #4294967295
20001dd4:	e080      	b.n	20001ed8 <MX25LM51245G_ReadStatusRegister+0x134>
  }

  /* Initialize the reading of status register */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
20001dd6:	2300      	movs	r3, #0
20001dd8:	613b      	str	r3, [r7, #16]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
20001dda:	2300      	movs	r3, #0
20001ddc:	617b      	str	r3, [r7, #20]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
20001dde:	7afb      	ldrb	r3, [r7, #11]
20001de0:	2b00      	cmp	r3, #0
20001de2:	d101      	bne.n	20001de8 <MX25LM51245G_ReadStatusRegister+0x44>
20001de4:	2301      	movs	r3, #1
20001de6:	e000      	b.n	20001dea <MX25LM51245G_ReadStatusRegister+0x46>
20001de8:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
20001dea:	61fb      	str	r3, [r7, #28]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
20001dec:	7abb      	ldrb	r3, [r7, #10]
20001dee:	2b01      	cmp	r3, #1
20001df0:	d101      	bne.n	20001df6 <MX25LM51245G_ReadStatusRegister+0x52>
20001df2:	2308      	movs	r3, #8
20001df4:	e000      	b.n	20001df8 <MX25LM51245G_ReadStatusRegister+0x54>
20001df6:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
20001df8:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
20001dfa:	7afb      	ldrb	r3, [r7, #11]
20001dfc:	2b00      	cmp	r3, #0
20001dfe:	d101      	bne.n	20001e04 <MX25LM51245G_ReadStatusRegister+0x60>
20001e00:	2300      	movs	r3, #0
20001e02:	e000      	b.n	20001e06 <MX25LM51245G_ReadStatusRegister+0x62>
20001e04:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
20001e06:	623b      	str	r3, [r7, #32]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_READ_STATUS_REG_CMD
                                 : MX25LM51245G_OCTA_READ_STATUS_REG_CMD;
20001e08:	7afb      	ldrb	r3, [r7, #11]
20001e0a:	2b00      	cmp	r3, #0
20001e0c:	d101      	bne.n	20001e12 <MX25LM51245G_ReadStatusRegister+0x6e>
20001e0e:	2305      	movs	r3, #5
20001e10:	e001      	b.n	20001e16 <MX25LM51245G_ReadStatusRegister+0x72>
20001e12:	f240 53fa 	movw	r3, #1530	@ 0x5fa
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
20001e16:	61bb      	str	r3, [r7, #24]
  s_command.AddressMode        = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_NONE : HAL_XSPI_ADDRESS_8_LINES;
20001e18:	7afb      	ldrb	r3, [r7, #11]
20001e1a:	2b00      	cmp	r3, #0
20001e1c:	d101      	bne.n	20001e22 <MX25LM51245G_ReadStatusRegister+0x7e>
20001e1e:	2300      	movs	r3, #0
20001e20:	e001      	b.n	20001e26 <MX25LM51245G_ReadStatusRegister+0x82>
20001e22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
20001e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
20001e28:	7abb      	ldrb	r3, [r7, #10]
20001e2a:	2b01      	cmp	r3, #1
20001e2c:	d102      	bne.n	20001e34 <MX25LM51245G_ReadStatusRegister+0x90>
20001e2e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
20001e32:	e000      	b.n	20001e36 <MX25LM51245G_ReadStatusRegister+0x92>
20001e34:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
20001e36:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
20001e38:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
20001e3c:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Address            = 0U;
20001e3e:	2300      	movs	r3, #0
20001e40:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
20001e42:	2300      	movs	r3, #0
20001e44:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DataMode           = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
20001e46:	7afb      	ldrb	r3, [r7, #11]
20001e48:	2b00      	cmp	r3, #0
20001e4a:	d102      	bne.n	20001e52 <MX25LM51245G_ReadStatusRegister+0xae>
20001e4c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
20001e50:	e001      	b.n	20001e56 <MX25LM51245G_ReadStatusRegister+0xb2>
20001e52:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
20001e56:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
20001e58:	7abb      	ldrb	r3, [r7, #10]
20001e5a:	2b01      	cmp	r3, #1
20001e5c:	d102      	bne.n	20001e64 <MX25LM51245G_ReadStatusRegister+0xc0>
20001e5e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
20001e62:	e000      	b.n	20001e66 <MX25LM51245G_ReadStatusRegister+0xc2>
20001e64:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
20001e66:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? 0U
                                 : ((Rate == MX25LM51245G_DTR_TRANSFER)
20001e68:	7afb      	ldrb	r3, [r7, #11]
20001e6a:	2b00      	cmp	r3, #0
20001e6c:	d006      	beq.n	20001e7c <MX25LM51245G_ReadStatusRegister+0xd8>
20001e6e:	7abb      	ldrb	r3, [r7, #10]
20001e70:	2b01      	cmp	r3, #1
20001e72:	d101      	bne.n	20001e78 <MX25LM51245G_ReadStatusRegister+0xd4>
20001e74:	2305      	movs	r3, #5
20001e76:	e002      	b.n	20001e7e <MX25LM51245G_ReadStatusRegister+0xda>
20001e78:	2304      	movs	r3, #4
20001e7a:	e000      	b.n	20001e7e <MX25LM51245G_ReadStatusRegister+0xda>
20001e7c:	2300      	movs	r3, #0
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
20001e7e:	657b      	str	r3, [r7, #84]	@ 0x54
                                    ? DUMMY_CYCLES_REG_OCTAL_DTR
                                    : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength             = (Rate == MX25LM51245G_DTR_TRANSFER) ? 2U : 1U;
20001e80:	7abb      	ldrb	r3, [r7, #10]
20001e82:	2b01      	cmp	r3, #1
20001e84:	d101      	bne.n	20001e8a <MX25LM51245G_ReadStatusRegister+0xe6>
20001e86:	2302      	movs	r3, #2
20001e88:	e000      	b.n	20001e8c <MX25LM51245G_ReadStatusRegister+0xe8>
20001e8a:	2301      	movs	r3, #1
20001e8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = (Rate == MX25LM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
20001e8e:	7abb      	ldrb	r3, [r7, #10]
20001e90:	2b01      	cmp	r3, #1
20001e92:	d102      	bne.n	20001e9a <MX25LM51245G_ReadStatusRegister+0xf6>
20001e94:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
20001e98:	e000      	b.n	20001e9c <MX25LM51245G_ReadStatusRegister+0xf8>
20001e9a:	2300      	movs	r3, #0
20001e9c:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
20001e9e:	2300      	movs	r3, #0
20001ea0:	65fb      	str	r3, [r7, #92]	@ 0x5c

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001ea2:	f107 0310 	add.w	r3, r7, #16
20001ea6:	f241 3288 	movw	r2, #5000	@ 0x1388
20001eaa:	4619      	mov	r1, r3
20001eac:	68f8      	ldr	r0, [r7, #12]
20001eae:	f007 f8f4 	bl	2000909a <HAL_XSPI_Command>
20001eb2:	4603      	mov	r3, r0
20001eb4:	2b00      	cmp	r3, #0
20001eb6:	d002      	beq.n	20001ebe <MX25LM51245G_ReadStatusRegister+0x11a>
  {
    return MX25LM51245G_ERROR;
20001eb8:	f04f 33ff 	mov.w	r3, #4294967295
20001ebc:	e00c      	b.n	20001ed8 <MX25LM51245G_ReadStatusRegister+0x134>
  }

  /* Reception of the data */
  if (HAL_XSPI_Receive(Ctx, Value, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001ebe:	f241 3288 	movw	r2, #5000	@ 0x1388
20001ec2:	6879      	ldr	r1, [r7, #4]
20001ec4:	68f8      	ldr	r0, [r7, #12]
20001ec6:	f007 f9eb 	bl	200092a0 <HAL_XSPI_Receive>
20001eca:	4603      	mov	r3, r0
20001ecc:	2b00      	cmp	r3, #0
20001ece:	d002      	beq.n	20001ed6 <MX25LM51245G_ReadStatusRegister+0x132>
  {
    return MX25LM51245G_ERROR;
20001ed0:	f04f 33ff 	mov.w	r3, #4294967295
20001ed4:	e000      	b.n	20001ed8 <MX25LM51245G_ReadStatusRegister+0x134>
  }

  return MX25LM51245G_OK;
20001ed6:	2300      	movs	r3, #0
}
20001ed8:	4618      	mov	r0, r3
20001eda:	3760      	adds	r7, #96	@ 0x60
20001edc:	46bd      	mov	sp, r7
20001ede:	bd80      	pop	{r7, pc}

20001ee0 <MX25LM51245G_WriteCfg2Register>:
  * @param  Value Value to write to configuration register
  * @retval error status
  */
int32_t MX25LM51245G_WriteCfg2Register(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode,
                                       MX25LM51245G_Transfer_t Rate, uint32_t WriteAddr, uint8_t Value)
{
20001ee0:	b580      	push	{r7, lr}
20001ee2:	b098      	sub	sp, #96	@ 0x60
20001ee4:	af00      	add	r7, sp, #0
20001ee6:	60f8      	str	r0, [r7, #12]
20001ee8:	607b      	str	r3, [r7, #4]
20001eea:	460b      	mov	r3, r1
20001eec:	72fb      	strb	r3, [r7, #11]
20001eee:	4613      	mov	r3, r2
20001ef0:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = {0};
20001ef2:	f107 0310 	add.w	r3, r7, #16
20001ef6:	2250      	movs	r2, #80	@ 0x50
20001ef8:	2100      	movs	r1, #0
20001efa:	4618      	mov	r0, r3
20001efc:	f008 f988 	bl	2000a210 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
20001f00:	7afb      	ldrb	r3, [r7, #11]
20001f02:	2b00      	cmp	r3, #0
20001f04:	d105      	bne.n	20001f12 <MX25LM51245G_WriteCfg2Register+0x32>
20001f06:	7abb      	ldrb	r3, [r7, #10]
20001f08:	2b01      	cmp	r3, #1
20001f0a:	d102      	bne.n	20001f12 <MX25LM51245G_WriteCfg2Register+0x32>
  {
    return MX25LM51245G_ERROR;
20001f0c:	f04f 33ff 	mov.w	r3, #4294967295
20001f10:	e077      	b.n	20002002 <MX25LM51245G_WriteCfg2Register+0x122>
  }

  /* Initialize the writing of configuration register 2 */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
20001f12:	2300      	movs	r3, #0
20001f14:	613b      	str	r3, [r7, #16]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
20001f16:	2300      	movs	r3, #0
20001f18:	617b      	str	r3, [r7, #20]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
20001f1a:	7afb      	ldrb	r3, [r7, #11]
20001f1c:	2b00      	cmp	r3, #0
20001f1e:	d101      	bne.n	20001f24 <MX25LM51245G_WriteCfg2Register+0x44>
20001f20:	2301      	movs	r3, #1
20001f22:	e000      	b.n	20001f26 <MX25LM51245G_WriteCfg2Register+0x46>
20001f24:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
20001f26:	61fb      	str	r3, [r7, #28]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
20001f28:	7abb      	ldrb	r3, [r7, #10]
20001f2a:	2b01      	cmp	r3, #1
20001f2c:	d101      	bne.n	20001f32 <MX25LM51245G_WriteCfg2Register+0x52>
20001f2e:	2308      	movs	r3, #8
20001f30:	e000      	b.n	20001f34 <MX25LM51245G_WriteCfg2Register+0x54>
20001f32:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
20001f34:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
20001f36:	7afb      	ldrb	r3, [r7, #11]
20001f38:	2b00      	cmp	r3, #0
20001f3a:	d101      	bne.n	20001f40 <MX25LM51245G_WriteCfg2Register+0x60>
20001f3c:	2300      	movs	r3, #0
20001f3e:	e000      	b.n	20001f42 <MX25LM51245G_WriteCfg2Register+0x62>
20001f40:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
20001f42:	623b      	str	r3, [r7, #32]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_WRITE_CFG_REG2_CMD
                                 : MX25LM51245G_OCTA_WRITE_CFG_REG2_CMD;
20001f44:	7afb      	ldrb	r3, [r7, #11]
20001f46:	2b00      	cmp	r3, #0
20001f48:	d101      	bne.n	20001f4e <MX25LM51245G_WriteCfg2Register+0x6e>
20001f4a:	2372      	movs	r3, #114	@ 0x72
20001f4c:	e001      	b.n	20001f52 <MX25LM51245G_WriteCfg2Register+0x72>
20001f4e:	f247 238d 	movw	r3, #29325	@ 0x728d
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
20001f52:	61bb      	str	r3, [r7, #24]
  s_command.AddressMode        = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
20001f54:	7afb      	ldrb	r3, [r7, #11]
20001f56:	2b00      	cmp	r3, #0
20001f58:	d102      	bne.n	20001f60 <MX25LM51245G_WriteCfg2Register+0x80>
20001f5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
20001f5e:	e001      	b.n	20001f64 <MX25LM51245G_WriteCfg2Register+0x84>
20001f60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
20001f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
20001f66:	7abb      	ldrb	r3, [r7, #10]
20001f68:	2b01      	cmp	r3, #1
20001f6a:	d102      	bne.n	20001f72 <MX25LM51245G_WriteCfg2Register+0x92>
20001f6c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
20001f70:	e000      	b.n	20001f74 <MX25LM51245G_WriteCfg2Register+0x94>
20001f72:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
20001f74:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
20001f76:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
20001f7a:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Address            = WriteAddr;
20001f7c:	687b      	ldr	r3, [r7, #4]
20001f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
20001f80:	2300      	movs	r3, #0
20001f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DataMode           = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
20001f84:	7afb      	ldrb	r3, [r7, #11]
20001f86:	2b00      	cmp	r3, #0
20001f88:	d102      	bne.n	20001f90 <MX25LM51245G_WriteCfg2Register+0xb0>
20001f8a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
20001f8e:	e001      	b.n	20001f94 <MX25LM51245G_WriteCfg2Register+0xb4>
20001f90:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
20001f94:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
20001f96:	7abb      	ldrb	r3, [r7, #10]
20001f98:	2b01      	cmp	r3, #1
20001f9a:	d102      	bne.n	20001fa2 <MX25LM51245G_WriteCfg2Register+0xc2>
20001f9c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
20001fa0:	e000      	b.n	20001fa4 <MX25LM51245G_WriteCfg2Register+0xc4>
20001fa2:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
20001fa4:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DummyCycles        = 0U;
20001fa6:	2300      	movs	r3, #0
20001fa8:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DataLength             = (Mode == MX25LM51245G_SPI_MODE) ? 1U : ((Rate == MX25LM51245G_DTR_TRANSFER) ? 2U : 1U);
20001faa:	7afb      	ldrb	r3, [r7, #11]
20001fac:	2b00      	cmp	r3, #0
20001fae:	d006      	beq.n	20001fbe <MX25LM51245G_WriteCfg2Register+0xde>
20001fb0:	7abb      	ldrb	r3, [r7, #10]
20001fb2:	2b01      	cmp	r3, #1
20001fb4:	d101      	bne.n	20001fba <MX25LM51245G_WriteCfg2Register+0xda>
20001fb6:	2302      	movs	r3, #2
20001fb8:	e002      	b.n	20001fc0 <MX25LM51245G_WriteCfg2Register+0xe0>
20001fba:	2301      	movs	r3, #1
20001fbc:	e000      	b.n	20001fc0 <MX25LM51245G_WriteCfg2Register+0xe0>
20001fbe:	2301      	movs	r3, #1
20001fc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
20001fc2:	2300      	movs	r3, #0
20001fc4:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
20001fc6:	2300      	movs	r3, #0
20001fc8:	65fb      	str	r3, [r7, #92]	@ 0x5c

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001fca:	f107 0310 	add.w	r3, r7, #16
20001fce:	f241 3288 	movw	r2, #5000	@ 0x1388
20001fd2:	4619      	mov	r1, r3
20001fd4:	68f8      	ldr	r0, [r7, #12]
20001fd6:	f007 f860 	bl	2000909a <HAL_XSPI_Command>
20001fda:	4603      	mov	r3, r0
20001fdc:	2b00      	cmp	r3, #0
20001fde:	d002      	beq.n	20001fe6 <MX25LM51245G_WriteCfg2Register+0x106>
  {
    return MX25LM51245G_ERROR;
20001fe0:	f04f 33ff 	mov.w	r3, #4294967295
20001fe4:	e00d      	b.n	20002002 <MX25LM51245G_WriteCfg2Register+0x122>
  }

  if (HAL_XSPI_Transmit(Ctx, &Value, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20001fe6:	f241 3288 	movw	r2, #5000	@ 0x1388
20001fea:	f107 0168 	add.w	r1, r7, #104	@ 0x68
20001fee:	68f8      	ldr	r0, [r7, #12]
20001ff0:	f007 f8e3 	bl	200091ba <HAL_XSPI_Transmit>
20001ff4:	4603      	mov	r3, r0
20001ff6:	2b00      	cmp	r3, #0
20001ff8:	d002      	beq.n	20002000 <MX25LM51245G_WriteCfg2Register+0x120>
  {
    return MX25LM51245G_ERROR;
20001ffa:	f04f 33ff 	mov.w	r3, #4294967295
20001ffe:	e000      	b.n	20002002 <MX25LM51245G_WriteCfg2Register+0x122>
  }

  return MX25LM51245G_OK;
20002000:	2300      	movs	r3, #0
}
20002002:	4618      	mov	r0, r3
20002004:	3760      	adds	r7, #96	@ 0x60
20002006:	46bd      	mov	sp, r7
20002008:	bd80      	pop	{r7, pc}

2000200a <MX25LM51245G_ReadCfg2Register>:
  * @param  Value configuration register 2 value pointer
  * @retval error status
  */
int32_t MX25LM51245G_ReadCfg2Register(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode,
                                      MX25LM51245G_Transfer_t Rate, uint32_t ReadAddr, uint8_t *Value)
{
2000200a:	b580      	push	{r7, lr}
2000200c:	b098      	sub	sp, #96	@ 0x60
2000200e:	af00      	add	r7, sp, #0
20002010:	60f8      	str	r0, [r7, #12]
20002012:	607b      	str	r3, [r7, #4]
20002014:	460b      	mov	r3, r1
20002016:	72fb      	strb	r3, [r7, #11]
20002018:	4613      	mov	r3, r2
2000201a:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = {0};
2000201c:	f107 0310 	add.w	r3, r7, #16
20002020:	2250      	movs	r2, #80	@ 0x50
20002022:	2100      	movs	r1, #0
20002024:	4618      	mov	r0, r3
20002026:	f008 f8f3 	bl	2000a210 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
2000202a:	7afb      	ldrb	r3, [r7, #11]
2000202c:	2b00      	cmp	r3, #0
2000202e:	d105      	bne.n	2000203c <MX25LM51245G_ReadCfg2Register+0x32>
20002030:	7abb      	ldrb	r3, [r7, #10]
20002032:	2b01      	cmp	r3, #1
20002034:	d102      	bne.n	2000203c <MX25LM51245G_ReadCfg2Register+0x32>
  {
    return MX25LM51245G_ERROR;
20002036:	f04f 33ff 	mov.w	r3, #4294967295
2000203a:	e081      	b.n	20002140 <MX25LM51245G_ReadCfg2Register+0x136>
  }

  /* Initialize the reading of status register */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
2000203c:	2300      	movs	r3, #0
2000203e:	613b      	str	r3, [r7, #16]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
20002040:	2300      	movs	r3, #0
20002042:	617b      	str	r3, [r7, #20]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
20002044:	7afb      	ldrb	r3, [r7, #11]
20002046:	2b00      	cmp	r3, #0
20002048:	d101      	bne.n	2000204e <MX25LM51245G_ReadCfg2Register+0x44>
2000204a:	2301      	movs	r3, #1
2000204c:	e000      	b.n	20002050 <MX25LM51245G_ReadCfg2Register+0x46>
2000204e:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
20002050:	61fb      	str	r3, [r7, #28]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
20002052:	7abb      	ldrb	r3, [r7, #10]
20002054:	2b01      	cmp	r3, #1
20002056:	d101      	bne.n	2000205c <MX25LM51245G_ReadCfg2Register+0x52>
20002058:	2308      	movs	r3, #8
2000205a:	e000      	b.n	2000205e <MX25LM51245G_ReadCfg2Register+0x54>
2000205c:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
2000205e:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
20002060:	7afb      	ldrb	r3, [r7, #11]
20002062:	2b00      	cmp	r3, #0
20002064:	d101      	bne.n	2000206a <MX25LM51245G_ReadCfg2Register+0x60>
20002066:	2300      	movs	r3, #0
20002068:	e000      	b.n	2000206c <MX25LM51245G_ReadCfg2Register+0x62>
2000206a:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
2000206c:	623b      	str	r3, [r7, #32]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_READ_CFG_REG2_CMD
                                 : MX25LM51245G_OCTA_READ_CFG_REG2_CMD;
2000206e:	7afb      	ldrb	r3, [r7, #11]
20002070:	2b00      	cmp	r3, #0
20002072:	d101      	bne.n	20002078 <MX25LM51245G_ReadCfg2Register+0x6e>
20002074:	2371      	movs	r3, #113	@ 0x71
20002076:	e001      	b.n	2000207c <MX25LM51245G_ReadCfg2Register+0x72>
20002078:	f247 138e 	movw	r3, #29070	@ 0x718e
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
2000207c:	61bb      	str	r3, [r7, #24]
  s_command.AddressMode        = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
2000207e:	7afb      	ldrb	r3, [r7, #11]
20002080:	2b00      	cmp	r3, #0
20002082:	d102      	bne.n	2000208a <MX25LM51245G_ReadCfg2Register+0x80>
20002084:	f44f 7380 	mov.w	r3, #256	@ 0x100
20002088:	e001      	b.n	2000208e <MX25LM51245G_ReadCfg2Register+0x84>
2000208a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
2000208e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
20002090:	7abb      	ldrb	r3, [r7, #10]
20002092:	2b01      	cmp	r3, #1
20002094:	d102      	bne.n	2000209c <MX25LM51245G_ReadCfg2Register+0x92>
20002096:	f44f 6300 	mov.w	r3, #2048	@ 0x800
2000209a:	e000      	b.n	2000209e <MX25LM51245G_ReadCfg2Register+0x94>
2000209c:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
2000209e:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
200020a0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
200020a4:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Address            = ReadAddr;
200020a6:	687b      	ldr	r3, [r7, #4]
200020a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
200020aa:	2300      	movs	r3, #0
200020ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DataMode           = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
200020ae:	7afb      	ldrb	r3, [r7, #11]
200020b0:	2b00      	cmp	r3, #0
200020b2:	d102      	bne.n	200020ba <MX25LM51245G_ReadCfg2Register+0xb0>
200020b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
200020b8:	e001      	b.n	200020be <MX25LM51245G_ReadCfg2Register+0xb4>
200020ba:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
200020be:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
200020c0:	7abb      	ldrb	r3, [r7, #10]
200020c2:	2b01      	cmp	r3, #1
200020c4:	d102      	bne.n	200020cc <MX25LM51245G_ReadCfg2Register+0xc2>
200020c6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
200020ca:	e000      	b.n	200020ce <MX25LM51245G_ReadCfg2Register+0xc4>
200020cc:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
200020ce:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? 0U
                                 : ((Rate == MX25LM51245G_DTR_TRANSFER)
200020d0:	7afb      	ldrb	r3, [r7, #11]
200020d2:	2b00      	cmp	r3, #0
200020d4:	d006      	beq.n	200020e4 <MX25LM51245G_ReadCfg2Register+0xda>
200020d6:	7abb      	ldrb	r3, [r7, #10]
200020d8:	2b01      	cmp	r3, #1
200020da:	d101      	bne.n	200020e0 <MX25LM51245G_ReadCfg2Register+0xd6>
200020dc:	2305      	movs	r3, #5
200020de:	e002      	b.n	200020e6 <MX25LM51245G_ReadCfg2Register+0xdc>
200020e0:	2304      	movs	r3, #4
200020e2:	e000      	b.n	200020e6 <MX25LM51245G_ReadCfg2Register+0xdc>
200020e4:	2300      	movs	r3, #0
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
200020e6:	657b      	str	r3, [r7, #84]	@ 0x54
                                    ? DUMMY_CYCLES_REG_OCTAL_DTR
                                    : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength             = (Rate == MX25LM51245G_DTR_TRANSFER) ? 2U : 1U;
200020e8:	7abb      	ldrb	r3, [r7, #10]
200020ea:	2b01      	cmp	r3, #1
200020ec:	d101      	bne.n	200020f2 <MX25LM51245G_ReadCfg2Register+0xe8>
200020ee:	2302      	movs	r3, #2
200020f0:	e000      	b.n	200020f4 <MX25LM51245G_ReadCfg2Register+0xea>
200020f2:	2301      	movs	r3, #1
200020f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = (Rate == MX25LM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
200020f6:	7abb      	ldrb	r3, [r7, #10]
200020f8:	2b01      	cmp	r3, #1
200020fa:	d102      	bne.n	20002102 <MX25LM51245G_ReadCfg2Register+0xf8>
200020fc:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
20002100:	e000      	b.n	20002104 <MX25LM51245G_ReadCfg2Register+0xfa>
20002102:	2300      	movs	r3, #0
20002104:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
20002106:	2300      	movs	r3, #0
20002108:	65fb      	str	r3, [r7, #92]	@ 0x5c

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
2000210a:	f107 0310 	add.w	r3, r7, #16
2000210e:	f241 3288 	movw	r2, #5000	@ 0x1388
20002112:	4619      	mov	r1, r3
20002114:	68f8      	ldr	r0, [r7, #12]
20002116:	f006 ffc0 	bl	2000909a <HAL_XSPI_Command>
2000211a:	4603      	mov	r3, r0
2000211c:	2b00      	cmp	r3, #0
2000211e:	d002      	beq.n	20002126 <MX25LM51245G_ReadCfg2Register+0x11c>
  {
    return MX25LM51245G_ERROR;
20002120:	f04f 33ff 	mov.w	r3, #4294967295
20002124:	e00c      	b.n	20002140 <MX25LM51245G_ReadCfg2Register+0x136>
  }

  /* Reception of the data */
  if (HAL_XSPI_Receive(Ctx, Value, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20002126:	f241 3288 	movw	r2, #5000	@ 0x1388
2000212a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
2000212c:	68f8      	ldr	r0, [r7, #12]
2000212e:	f007 f8b7 	bl	200092a0 <HAL_XSPI_Receive>
20002132:	4603      	mov	r3, r0
20002134:	2b00      	cmp	r3, #0
20002136:	d002      	beq.n	2000213e <MX25LM51245G_ReadCfg2Register+0x134>
  {
    return MX25LM51245G_ERROR;
20002138:	f04f 33ff 	mov.w	r3, #4294967295
2000213c:	e000      	b.n	20002140 <MX25LM51245G_ReadCfg2Register+0x136>
  }

  return MX25LM51245G_OK;
2000213e:	2300      	movs	r3, #0
}
20002140:	4618      	mov	r0, r3
20002142:	3760      	adds	r7, #96	@ 0x60
20002144:	46bd      	mov	sp, r7
20002146:	bd80      	pop	{r7, pc}

20002148 <MX25LM51245G_ReadSecurityRegister>:
  * @param  Value Security register value pointer
  * @retval error status
  */
int32_t MX25LM51245G_ReadSecurityRegister(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode,
                                          MX25LM51245G_Transfer_t Rate, uint8_t *Value)
{
20002148:	b580      	push	{r7, lr}
2000214a:	b098      	sub	sp, #96	@ 0x60
2000214c:	af00      	add	r7, sp, #0
2000214e:	60f8      	str	r0, [r7, #12]
20002150:	607b      	str	r3, [r7, #4]
20002152:	460b      	mov	r3, r1
20002154:	72fb      	strb	r3, [r7, #11]
20002156:	4613      	mov	r3, r2
20002158:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = {0};
2000215a:	f107 0310 	add.w	r3, r7, #16
2000215e:	2250      	movs	r2, #80	@ 0x50
20002160:	2100      	movs	r1, #0
20002162:	4618      	mov	r0, r3
20002164:	f008 f854 	bl	2000a210 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
20002168:	7afb      	ldrb	r3, [r7, #11]
2000216a:	2b00      	cmp	r3, #0
2000216c:	d105      	bne.n	2000217a <MX25LM51245G_ReadSecurityRegister+0x32>
2000216e:	7abb      	ldrb	r3, [r7, #10]
20002170:	2b01      	cmp	r3, #1
20002172:	d102      	bne.n	2000217a <MX25LM51245G_ReadSecurityRegister+0x32>
  {
    return MX25LM51245G_ERROR;
20002174:	f04f 33ff 	mov.w	r3, #4294967295
20002178:	e080      	b.n	2000227c <MX25LM51245G_ReadSecurityRegister+0x134>
  }

  /* Initialize the reading of security register */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
2000217a:	2300      	movs	r3, #0
2000217c:	613b      	str	r3, [r7, #16]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
2000217e:	2300      	movs	r3, #0
20002180:	617b      	str	r3, [r7, #20]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
20002182:	7afb      	ldrb	r3, [r7, #11]
20002184:	2b00      	cmp	r3, #0
20002186:	d101      	bne.n	2000218c <MX25LM51245G_ReadSecurityRegister+0x44>
20002188:	2301      	movs	r3, #1
2000218a:	e000      	b.n	2000218e <MX25LM51245G_ReadSecurityRegister+0x46>
2000218c:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
2000218e:	61fb      	str	r3, [r7, #28]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
20002190:	7abb      	ldrb	r3, [r7, #10]
20002192:	2b01      	cmp	r3, #1
20002194:	d101      	bne.n	2000219a <MX25LM51245G_ReadSecurityRegister+0x52>
20002196:	2308      	movs	r3, #8
20002198:	e000      	b.n	2000219c <MX25LM51245G_ReadSecurityRegister+0x54>
2000219a:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
2000219c:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
2000219e:	7afb      	ldrb	r3, [r7, #11]
200021a0:	2b00      	cmp	r3, #0
200021a2:	d101      	bne.n	200021a8 <MX25LM51245G_ReadSecurityRegister+0x60>
200021a4:	2300      	movs	r3, #0
200021a6:	e000      	b.n	200021aa <MX25LM51245G_ReadSecurityRegister+0x62>
200021a8:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
200021aa:	623b      	str	r3, [r7, #32]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_READ_SECURITY_REG_CMD
                                 : MX25LM51245G_OCTA_READ_SECURITY_REG_CMD;
200021ac:	7afb      	ldrb	r3, [r7, #11]
200021ae:	2b00      	cmp	r3, #0
200021b0:	d101      	bne.n	200021b6 <MX25LM51245G_ReadSecurityRegister+0x6e>
200021b2:	232b      	movs	r3, #43	@ 0x2b
200021b4:	e001      	b.n	200021ba <MX25LM51245G_ReadSecurityRegister+0x72>
200021b6:	f642 33d4 	movw	r3, #11220	@ 0x2bd4
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
200021ba:	61bb      	str	r3, [r7, #24]
  s_command.AddressMode        = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_NONE : HAL_XSPI_ADDRESS_8_LINES;
200021bc:	7afb      	ldrb	r3, [r7, #11]
200021be:	2b00      	cmp	r3, #0
200021c0:	d101      	bne.n	200021c6 <MX25LM51245G_ReadSecurityRegister+0x7e>
200021c2:	2300      	movs	r3, #0
200021c4:	e001      	b.n	200021ca <MX25LM51245G_ReadSecurityRegister+0x82>
200021c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
200021ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_ADDRESS_DTR_ENABLE
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
200021cc:	7abb      	ldrb	r3, [r7, #10]
200021ce:	2b01      	cmp	r3, #1
200021d0:	d102      	bne.n	200021d8 <MX25LM51245G_ReadSecurityRegister+0x90>
200021d2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
200021d6:	e000      	b.n	200021da <MX25LM51245G_ReadSecurityRegister+0x92>
200021d8:	2300      	movs	r3, #0
  s_command.AddressDTRMode     = (Rate == MX25LM51245G_DTR_TRANSFER)
200021da:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
200021dc:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
200021e0:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.Address            = 0U;
200021e2:	2300      	movs	r3, #0
200021e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
200021e6:	2300      	movs	r3, #0
200021e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DataMode           = (Mode == MX25LM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
200021ea:	7afb      	ldrb	r3, [r7, #11]
200021ec:	2b00      	cmp	r3, #0
200021ee:	d102      	bne.n	200021f6 <MX25LM51245G_ReadSecurityRegister+0xae>
200021f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
200021f4:	e001      	b.n	200021fa <MX25LM51245G_ReadSecurityRegister+0xb2>
200021f6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
200021fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_DATA_DTR_ENABLE
                                 : HAL_XSPI_DATA_DTR_DISABLE;
200021fc:	7abb      	ldrb	r3, [r7, #10]
200021fe:	2b01      	cmp	r3, #1
20002200:	d102      	bne.n	20002208 <MX25LM51245G_ReadSecurityRegister+0xc0>
20002202:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
20002206:	e000      	b.n	2000220a <MX25LM51245G_ReadSecurityRegister+0xc2>
20002208:	2300      	movs	r3, #0
  s_command.DataDTRMode        = (Rate == MX25LM51245G_DTR_TRANSFER)
2000220a:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? 0U
                                 : ((Rate == MX25LM51245G_DTR_TRANSFER)
2000220c:	7afb      	ldrb	r3, [r7, #11]
2000220e:	2b00      	cmp	r3, #0
20002210:	d006      	beq.n	20002220 <MX25LM51245G_ReadSecurityRegister+0xd8>
20002212:	7abb      	ldrb	r3, [r7, #10]
20002214:	2b01      	cmp	r3, #1
20002216:	d101      	bne.n	2000221c <MX25LM51245G_ReadSecurityRegister+0xd4>
20002218:	2305      	movs	r3, #5
2000221a:	e002      	b.n	20002222 <MX25LM51245G_ReadSecurityRegister+0xda>
2000221c:	2304      	movs	r3, #4
2000221e:	e000      	b.n	20002222 <MX25LM51245G_ReadSecurityRegister+0xda>
20002220:	2300      	movs	r3, #0
  s_command.DummyCycles        = (Mode == MX25LM51245G_SPI_MODE)
20002222:	657b      	str	r3, [r7, #84]	@ 0x54
                                    ? DUMMY_CYCLES_REG_OCTAL_DTR
                                    : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength             = (Rate == MX25LM51245G_DTR_TRANSFER) ? 2U : 1U;
20002224:	7abb      	ldrb	r3, [r7, #10]
20002226:	2b01      	cmp	r3, #1
20002228:	d101      	bne.n	2000222e <MX25LM51245G_ReadSecurityRegister+0xe6>
2000222a:	2302      	movs	r3, #2
2000222c:	e000      	b.n	20002230 <MX25LM51245G_ReadSecurityRegister+0xe8>
2000222e:	2301      	movs	r3, #1
20002230:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = (Rate == MX25LM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
20002232:	7abb      	ldrb	r3, [r7, #10]
20002234:	2b01      	cmp	r3, #1
20002236:	d102      	bne.n	2000223e <MX25LM51245G_ReadSecurityRegister+0xf6>
20002238:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
2000223c:	e000      	b.n	20002240 <MX25LM51245G_ReadSecurityRegister+0xf8>
2000223e:	2300      	movs	r3, #0
20002240:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
20002242:	2300      	movs	r3, #0
20002244:	65fb      	str	r3, [r7, #92]	@ 0x5c

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20002246:	f107 0310 	add.w	r3, r7, #16
2000224a:	f241 3288 	movw	r2, #5000	@ 0x1388
2000224e:	4619      	mov	r1, r3
20002250:	68f8      	ldr	r0, [r7, #12]
20002252:	f006 ff22 	bl	2000909a <HAL_XSPI_Command>
20002256:	4603      	mov	r3, r0
20002258:	2b00      	cmp	r3, #0
2000225a:	d002      	beq.n	20002262 <MX25LM51245G_ReadSecurityRegister+0x11a>
  {
    return MX25LM51245G_ERROR;
2000225c:	f04f 33ff 	mov.w	r3, #4294967295
20002260:	e00c      	b.n	2000227c <MX25LM51245G_ReadSecurityRegister+0x134>
  }

  /* Reception of the data */
  if (HAL_XSPI_Receive(Ctx, Value, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
20002262:	f241 3288 	movw	r2, #5000	@ 0x1388
20002266:	6879      	ldr	r1, [r7, #4]
20002268:	68f8      	ldr	r0, [r7, #12]
2000226a:	f007 f819 	bl	200092a0 <HAL_XSPI_Receive>
2000226e:	4603      	mov	r3, r0
20002270:	2b00      	cmp	r3, #0
20002272:	d002      	beq.n	2000227a <MX25LM51245G_ReadSecurityRegister+0x132>
  {
    return MX25LM51245G_ERROR;
20002274:	f04f 33ff 	mov.w	r3, #4294967295
20002278:	e000      	b.n	2000227c <MX25LM51245G_ReadSecurityRegister+0x134>
  }

  return MX25LM51245G_OK;
2000227a:	2300      	movs	r3, #0
}
2000227c:	4618      	mov	r0, r3
2000227e:	3760      	adds	r7, #96	@ 0x60
20002280:	46bd      	mov	sp, r7
20002282:	bd80      	pop	{r7, pc}

20002284 <MX25LM51245G_ResetEnable>:
  * @param  Mode Interface select
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25LM51245G_ResetEnable(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode, MX25LM51245G_Transfer_t Rate)
{
20002284:	b580      	push	{r7, lr}
20002286:	b096      	sub	sp, #88	@ 0x58
20002288:	af00      	add	r7, sp, #0
2000228a:	6078      	str	r0, [r7, #4]
2000228c:	460b      	mov	r3, r1
2000228e:	70fb      	strb	r3, [r7, #3]
20002290:	4613      	mov	r3, r2
20002292:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef s_command = {0};
20002294:	f107 0308 	add.w	r3, r7, #8
20002298:	2250      	movs	r2, #80	@ 0x50
2000229a:	2100      	movs	r1, #0
2000229c:	4618      	mov	r0, r3
2000229e:	f007 ffb7 	bl	2000a210 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
200022a2:	78fb      	ldrb	r3, [r7, #3]
200022a4:	2b00      	cmp	r3, #0
200022a6:	d105      	bne.n	200022b4 <MX25LM51245G_ResetEnable+0x30>
200022a8:	78bb      	ldrb	r3, [r7, #2]
200022aa:	2b01      	cmp	r3, #1
200022ac:	d102      	bne.n	200022b4 <MX25LM51245G_ResetEnable+0x30>
  {
    return MX25LM51245G_ERROR;
200022ae:	f04f 33ff 	mov.w	r3, #4294967295
200022b2:	e03b      	b.n	2000232c <MX25LM51245G_ResetEnable+0xa8>
  }

  /* Initialize the reset enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
200022b4:	2300      	movs	r3, #0
200022b6:	60bb      	str	r3, [r7, #8]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
200022b8:	2300      	movs	r3, #0
200022ba:	60fb      	str	r3, [r7, #12]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
200022bc:	78fb      	ldrb	r3, [r7, #3]
200022be:	2b00      	cmp	r3, #0
200022c0:	d101      	bne.n	200022c6 <MX25LM51245G_ResetEnable+0x42>
200022c2:	2301      	movs	r3, #1
200022c4:	e000      	b.n	200022c8 <MX25LM51245G_ResetEnable+0x44>
200022c6:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
200022c8:	617b      	str	r3, [r7, #20]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
200022ca:	78bb      	ldrb	r3, [r7, #2]
200022cc:	2b01      	cmp	r3, #1
200022ce:	d101      	bne.n	200022d4 <MX25LM51245G_ResetEnable+0x50>
200022d0:	2308      	movs	r3, #8
200022d2:	e000      	b.n	200022d6 <MX25LM51245G_ResetEnable+0x52>
200022d4:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
200022d6:	61fb      	str	r3, [r7, #28]
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
200022d8:	78fb      	ldrb	r3, [r7, #3]
200022da:	2b00      	cmp	r3, #0
200022dc:	d101      	bne.n	200022e2 <MX25LM51245G_ResetEnable+0x5e>
200022de:	2300      	movs	r3, #0
200022e0:	e000      	b.n	200022e4 <MX25LM51245G_ResetEnable+0x60>
200022e2:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
200022e4:	61bb      	str	r3, [r7, #24]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_RESET_ENABLE_CMD
                                 : MX25LM51245G_OCTA_RESET_ENABLE_CMD;
200022e6:	78fb      	ldrb	r3, [r7, #3]
200022e8:	2b00      	cmp	r3, #0
200022ea:	d101      	bne.n	200022f0 <MX25LM51245G_ResetEnable+0x6c>
200022ec:	2366      	movs	r3, #102	@ 0x66
200022ee:	e001      	b.n	200022f4 <MX25LM51245G_ResetEnable+0x70>
200022f0:	f246 6399 	movw	r3, #26265	@ 0x6699
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
200022f4:	613b      	str	r3, [r7, #16]
  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
200022f6:	2300      	movs	r3, #0
200022f8:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
200022fa:	2300      	movs	r3, #0
200022fc:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
200022fe:	2300      	movs	r3, #0
20002300:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.DummyCycles        = 0U;
20002302:	2300      	movs	r3, #0
20002304:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
20002306:	2300      	movs	r3, #0
20002308:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
2000230a:	2300      	movs	r3, #0
2000230c:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
2000230e:	f107 0308 	add.w	r3, r7, #8
20002312:	f241 3288 	movw	r2, #5000	@ 0x1388
20002316:	4619      	mov	r1, r3
20002318:	6878      	ldr	r0, [r7, #4]
2000231a:	f006 febe 	bl	2000909a <HAL_XSPI_Command>
2000231e:	4603      	mov	r3, r0
20002320:	2b00      	cmp	r3, #0
20002322:	d002      	beq.n	2000232a <MX25LM51245G_ResetEnable+0xa6>
  {
    return MX25LM51245G_ERROR;
20002324:	f04f 33ff 	mov.w	r3, #4294967295
20002328:	e000      	b.n	2000232c <MX25LM51245G_ResetEnable+0xa8>
  }

  return MX25LM51245G_OK;
2000232a:	2300      	movs	r3, #0
}
2000232c:	4618      	mov	r0, r3
2000232e:	3758      	adds	r7, #88	@ 0x58
20002330:	46bd      	mov	sp, r7
20002332:	bd80      	pop	{r7, pc}

20002334 <MX25LM51245G_ResetMemory>:
  * @param  Mode Interface select
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25LM51245G_ResetMemory(XSPI_HandleTypeDef *Ctx, MX25LM51245G_Interface_t Mode, MX25LM51245G_Transfer_t Rate)
{
20002334:	b580      	push	{r7, lr}
20002336:	b096      	sub	sp, #88	@ 0x58
20002338:	af00      	add	r7, sp, #0
2000233a:	6078      	str	r0, [r7, #4]
2000233c:	460b      	mov	r3, r1
2000233e:	70fb      	strb	r3, [r7, #3]
20002340:	4613      	mov	r3, r2
20002342:	70bb      	strb	r3, [r7, #2]
  XSPI_RegularCmdTypeDef s_command = {0};
20002344:	f107 0308 	add.w	r3, r7, #8
20002348:	2250      	movs	r2, #80	@ 0x50
2000234a:	2100      	movs	r1, #0
2000234c:	4618      	mov	r0, r3
2000234e:	f007 ff5f 	bl	2000a210 <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25LM51245G_SPI_MODE) && (Rate == MX25LM51245G_DTR_TRANSFER))
20002352:	78fb      	ldrb	r3, [r7, #3]
20002354:	2b00      	cmp	r3, #0
20002356:	d105      	bne.n	20002364 <MX25LM51245G_ResetMemory+0x30>
20002358:	78bb      	ldrb	r3, [r7, #2]
2000235a:	2b01      	cmp	r3, #1
2000235c:	d102      	bne.n	20002364 <MX25LM51245G_ResetMemory+0x30>
  {
    return MX25LM51245G_ERROR;
2000235e:	f04f 33ff 	mov.w	r3, #4294967295
20002362:	e03b      	b.n	200023dc <MX25LM51245G_ResetMemory+0xa8>
  }

  /* Initialize the reset enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
20002364:	2300      	movs	r3, #0
20002366:	60bb      	str	r3, [r7, #8]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
20002368:	2300      	movs	r3, #0
2000236a:	60fb      	str	r3, [r7, #12]
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
2000236c:	78fb      	ldrb	r3, [r7, #3]
2000236e:	2b00      	cmp	r3, #0
20002370:	d101      	bne.n	20002376 <MX25LM51245G_ResetMemory+0x42>
20002372:	2301      	movs	r3, #1
20002374:	e000      	b.n	20002378 <MX25LM51245G_ResetMemory+0x44>
20002376:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25LM51245G_SPI_MODE)
20002378:	617b      	str	r3, [r7, #20]
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
2000237a:	78bb      	ldrb	r3, [r7, #2]
2000237c:	2b01      	cmp	r3, #1
2000237e:	d101      	bne.n	20002384 <MX25LM51245G_ResetMemory+0x50>
20002380:	2308      	movs	r3, #8
20002382:	e000      	b.n	20002386 <MX25LM51245G_ResetMemory+0x52>
20002384:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == MX25LM51245G_DTR_TRANSFER)
20002386:	61fb      	str	r3, [r7, #28]
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
20002388:	78fb      	ldrb	r3, [r7, #3]
2000238a:	2b00      	cmp	r3, #0
2000238c:	d101      	bne.n	20002392 <MX25LM51245G_ResetMemory+0x5e>
2000238e:	2300      	movs	r3, #0
20002390:	e000      	b.n	20002394 <MX25LM51245G_ResetMemory+0x60>
20002392:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == MX25LM51245G_SPI_MODE)
20002394:	61bb      	str	r3, [r7, #24]
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
                                 ? MX25LM51245G_RESET_MEMORY_CMD
                                 : MX25LM51245G_OCTA_RESET_MEMORY_CMD;
20002396:	78fb      	ldrb	r3, [r7, #3]
20002398:	2b00      	cmp	r3, #0
2000239a:	d101      	bne.n	200023a0 <MX25LM51245G_ResetMemory+0x6c>
2000239c:	2399      	movs	r3, #153	@ 0x99
2000239e:	e001      	b.n	200023a4 <MX25LM51245G_ResetMemory+0x70>
200023a0:	f649 1366 	movw	r3, #39270	@ 0x9966
  s_command.Instruction        = (Mode == MX25LM51245G_SPI_MODE)
200023a4:	613b      	str	r3, [r7, #16]
  s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
200023a6:	2300      	movs	r3, #0
200023a8:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
200023aa:	2300      	movs	r3, #0
200023ac:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DataMode           = HAL_XSPI_DATA_NONE;
200023ae:	2300      	movs	r3, #0
200023b0:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.DummyCycles        = 0U;
200023b2:	2300      	movs	r3, #0
200023b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;
200023b6:	2300      	movs	r3, #0
200023b8:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
200023ba:	2300      	movs	r3, #0
200023bc:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
200023be:	f107 0308 	add.w	r3, r7, #8
200023c2:	f241 3288 	movw	r2, #5000	@ 0x1388
200023c6:	4619      	mov	r1, r3
200023c8:	6878      	ldr	r0, [r7, #4]
200023ca:	f006 fe66 	bl	2000909a <HAL_XSPI_Command>
200023ce:	4603      	mov	r3, r0
200023d0:	2b00      	cmp	r3, #0
200023d2:	d002      	beq.n	200023da <MX25LM51245G_ResetMemory+0xa6>
  {
    return MX25LM51245G_ERROR;
200023d4:	f04f 33ff 	mov.w	r3, #4294967295
200023d8:	e000      	b.n	200023dc <MX25LM51245G_ResetMemory+0xa8>
  }

  return MX25LM51245G_OK;
200023da:	2300      	movs	r3, #0
}
200023dc:	4618      	mov	r0, r3
200023de:	3758      	adds	r7, #88	@ 0x58
200023e0:	46bd      	mov	sp, r7
200023e2:	bd80      	pop	{r7, pc}

200023e4 <BSP_OSPI_NOR_Init>:
  * @param  Instance   OSPI Instance
  * @param  Init       OSPI Init structure
  * @retval BSP status
  */
int32_t BSP_OSPI_NOR_Init(uint32_t Instance, BSP_OSPI_NOR_Init_t *Init)
{
200023e4:	b590      	push	{r4, r7, lr}
200023e6:	b095      	sub	sp, #84	@ 0x54
200023e8:	af00      	add	r7, sp, #0
200023ea:	6078      	str	r0, [r7, #4]
200023ec:	6039      	str	r1, [r7, #0]
  int32_t ret;
  BSP_OSPI_NOR_Info_t pInfo;
  MX_OSPI_InitTypeDef ospi_init;

  /* Check if the instance is supported */
  if (Instance >= OSPI_NOR_INSTANCES_NUMBER)
200023ee:	687b      	ldr	r3, [r7, #4]
200023f0:	2b00      	cmp	r3, #0
200023f2:	d003      	beq.n	200023fc <BSP_OSPI_NOR_Init+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
200023f4:	f06f 0301 	mvn.w	r3, #1
200023f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
200023fa:	e083      	b.n	20002504 <BSP_OSPI_NOR_Init+0x120>
  }
  else
  {
    /* Check if the instance is already initialized */
    if (Ospi_Nor_Ctx[Instance].IsInitialized == OSPI_ACCESS_NONE)
200023fc:	4944      	ldr	r1, [pc, #272]	@ (20002510 <BSP_OSPI_NOR_Init+0x12c>)
200023fe:	687a      	ldr	r2, [r7, #4]
20002400:	4613      	mov	r3, r2
20002402:	005b      	lsls	r3, r3, #1
20002404:	4413      	add	r3, r2
20002406:	440b      	add	r3, r1
20002408:	781b      	ldrb	r3, [r3, #0]
2000240a:	2b00      	cmp	r3, #0
2000240c:	d178      	bne.n	20002500 <BSP_OSPI_NOR_Init+0x11c>
    {
#if (USE_HAL_XSPI_REGISTER_CALLBACKS == 0)
      /* Msp OSPI initialization */
      OSPI_NOR_MspInit(&hospi_nor[Instance]);
2000240e:	687b      	ldr	r3, [r7, #4]
20002410:	225c      	movs	r2, #92	@ 0x5c
20002412:	fb02 f303 	mul.w	r3, r2, r3
20002416:	4a3f      	ldr	r2, [pc, #252]	@ (20002514 <BSP_OSPI_NOR_Init+0x130>)
20002418:	4413      	add	r3, r2
2000241a:	4618      	mov	r0, r3
2000241c:	f000 fca0 	bl	20002d60 <OSPI_NOR_MspInit>
        }
      }
#endif /* USE_HAL_XSPI_REGISTER_CALLBACKS */

      /* Get Flash information of one memory */
      (void)MX25LM51245G_GetFlashInfo(&pInfo);
20002420:	f107 031c 	add.w	r3, r7, #28
20002424:	4618      	mov	r0, r3
20002426:	f7ff f827 	bl	20001478 <MX25LM51245G_GetFlashInfo>

      /* Fill config structure */
      ospi_init.ClockPrescaler = 1;
2000242a:	2301      	movs	r3, #1
2000242c:	613b      	str	r3, [r7, #16]
      ospi_init.MemorySize     = (uint32_t)POSITION_VAL((uint32_t)pInfo.FlashSize);
2000242e:	69fb      	ldr	r3, [r7, #28]
20002430:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
20002432:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20002434:	fa93 f3a3 	rbit	r3, r3
20002438:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
2000243a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
2000243c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
2000243e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
20002440:	2b00      	cmp	r3, #0
20002442:	d101      	bne.n	20002448 <BSP_OSPI_NOR_Init+0x64>
    return 32U;
20002444:	2320      	movs	r3, #32
20002446:	e003      	b.n	20002450 <BSP_OSPI_NOR_Init+0x6c>
  return __builtin_clz(value);
20002448:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000244a:	fab3 f383 	clz	r3, r3
2000244e:	b2db      	uxtb	r3, r3
20002450:	60fb      	str	r3, [r7, #12]
      ospi_init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
20002452:	2300      	movs	r3, #0
20002454:	617b      	str	r3, [r7, #20]
      ospi_init.TransferRate   = (uint32_t)Init->TransferRate;
20002456:	683b      	ldr	r3, [r7, #0]
20002458:	785b      	ldrb	r3, [r3, #1]
2000245a:	61bb      	str	r3, [r7, #24]

      /* STM32 OSPI interface initialization */
      if (MX_OSPI_NOR_Init(&hospi_nor[Instance], &ospi_init) != HAL_OK)
2000245c:	687b      	ldr	r3, [r7, #4]
2000245e:	225c      	movs	r2, #92	@ 0x5c
20002460:	fb02 f303 	mul.w	r3, r2, r3
20002464:	4a2b      	ldr	r2, [pc, #172]	@ (20002514 <BSP_OSPI_NOR_Init+0x130>)
20002466:	4413      	add	r3, r2
20002468:	f107 020c 	add.w	r2, r7, #12
2000246c:	4611      	mov	r1, r2
2000246e:	4618      	mov	r0, r3
20002470:	f000 f8b6 	bl	200025e0 <MX_OSPI_NOR_Init>
20002474:	4603      	mov	r3, r0
20002476:	2b00      	cmp	r3, #0
20002478:	d003      	beq.n	20002482 <BSP_OSPI_NOR_Init+0x9e>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
2000247a:	f06f 0303 	mvn.w	r3, #3
2000247e:	64fb      	str	r3, [r7, #76]	@ 0x4c
20002480:	e040      	b.n	20002504 <BSP_OSPI_NOR_Init+0x120>
      }
      else
      {
        /* OSPI Delay Block enable */
        OSPI1_DLYB_Enable(Instance);
20002482:	6878      	ldr	r0, [r7, #4]
20002484:	f001 f954 	bl	20003730 <OSPI1_DLYB_Enable>

        /* OSPI memory reset */
        if (OSPI_NOR_ResetMemory(Instance) != BSP_ERROR_NONE)
20002488:	6878      	ldr	r0, [r7, #4]
2000248a:	f000 fe45 	bl	20003118 <OSPI_NOR_ResetMemory>
2000248e:	4603      	mov	r3, r0
20002490:	2b00      	cmp	r3, #0
20002492:	d003      	beq.n	2000249c <BSP_OSPI_NOR_Init+0xb8>
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
20002494:	f06f 0304 	mvn.w	r3, #4
20002498:	64fb      	str	r3, [r7, #76]	@ 0x4c
2000249a:	e033      	b.n	20002504 <BSP_OSPI_NOR_Init+0x120>
        }/* Check if memory is ready */
        else if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
2000249c:	687b      	ldr	r3, [r7, #4]
2000249e:	225c      	movs	r2, #92	@ 0x5c
200024a0:	fb02 f303 	mul.w	r3, r2, r3
200024a4:	4a1b      	ldr	r2, [pc, #108]	@ (20002514 <BSP_OSPI_NOR_Init+0x130>)
200024a6:	1898      	adds	r0, r3, r2
200024a8:	4919      	ldr	r1, [pc, #100]	@ (20002510 <BSP_OSPI_NOR_Init+0x12c>)
200024aa:	687a      	ldr	r2, [r7, #4]
200024ac:	4613      	mov	r3, r2
200024ae:	005b      	lsls	r3, r3, #1
200024b0:	4413      	add	r3, r2
200024b2:	440b      	add	r3, r1
200024b4:	3301      	adds	r3, #1
200024b6:	7819      	ldrb	r1, [r3, #0]
200024b8:	4c15      	ldr	r4, [pc, #84]	@ (20002510 <BSP_OSPI_NOR_Init+0x12c>)
200024ba:	687a      	ldr	r2, [r7, #4]
200024bc:	4613      	mov	r3, r2
200024be:	005b      	lsls	r3, r3, #1
200024c0:	4413      	add	r3, r2
200024c2:	4423      	add	r3, r4
200024c4:	3302      	adds	r3, #2
200024c6:	781b      	ldrb	r3, [r3, #0]
200024c8:	461a      	mov	r2, r3
200024ca:	f7ff f804 	bl	200014d6 <MX25LM51245G_AutoPollingMemReady>
200024ce:	4603      	mov	r3, r0
200024d0:	2b00      	cmp	r3, #0
200024d2:	d003      	beq.n	200024dc <BSP_OSPI_NOR_Init+0xf8>
                                                  Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
200024d4:	f06f 0304 	mvn.w	r3, #4
200024d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
200024da:	e013      	b.n	20002504 <BSP_OSPI_NOR_Init+0x120>
        }/* Configure the memory */
        else if (BSP_OSPI_NOR_ConfigFlash(Instance, Init->InterfaceMode, Init->TransferRate) != BSP_ERROR_NONE)
200024dc:	683b      	ldr	r3, [r7, #0]
200024de:	7819      	ldrb	r1, [r3, #0]
200024e0:	683b      	ldr	r3, [r7, #0]
200024e2:	785b      	ldrb	r3, [r3, #1]
200024e4:	461a      	mov	r2, r3
200024e6:	6878      	ldr	r0, [r7, #4]
200024e8:	f000 fbae 	bl	20002c48 <BSP_OSPI_NOR_ConfigFlash>
200024ec:	4603      	mov	r3, r0
200024ee:	2b00      	cmp	r3, #0
200024f0:	d003      	beq.n	200024fa <BSP_OSPI_NOR_Init+0x116>
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
200024f2:	f06f 0304 	mvn.w	r3, #4
200024f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
200024f8:	e004      	b.n	20002504 <BSP_OSPI_NOR_Init+0x120>
        }
        else
        {
          ret = BSP_ERROR_NONE;
200024fa:	2300      	movs	r3, #0
200024fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
200024fe:	e001      	b.n	20002504 <BSP_OSPI_NOR_Init+0x120>
        }
      }
    }
    else
    {
      ret = BSP_ERROR_NONE;
20002500:	2300      	movs	r3, #0
20002502:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
  }

  /* Return BSP status */
  return ret;
20002504:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
20002506:	4618      	mov	r0, r3
20002508:	3754      	adds	r7, #84	@ 0x54
2000250a:	46bd      	mov	sp, r7
2000250c:	bd90      	pop	{r4, r7, pc}
2000250e:	bf00      	nop
20002510:	20000624 	.word	0x20000624
20002514:	200005c8 	.word	0x200005c8

20002518 <BSP_OSPI_NOR_DeInit>:
  * @brief  De-Initializes the OSPI interface.
  * @param  Instance   OSPI Instance
  * @retval BSP status
  */
int32_t BSP_OSPI_NOR_DeInit(uint32_t Instance)
{
20002518:	b580      	push	{r7, lr}
2000251a:	b084      	sub	sp, #16
2000251c:	af00      	add	r7, sp, #0
2000251e:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
20002520:	2300      	movs	r3, #0
20002522:	60fb      	str	r3, [r7, #12]

  /* Check if the instance is supported */
  if (Instance >= OSPI_NOR_INSTANCES_NUMBER)
20002524:	687b      	ldr	r3, [r7, #4]
20002526:	2b00      	cmp	r3, #0
20002528:	d003      	beq.n	20002532 <BSP_OSPI_NOR_DeInit+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
2000252a:	f06f 0301 	mvn.w	r3, #1
2000252e:	60fb      	str	r3, [r7, #12]
20002530:	e04c      	b.n	200025cc <BSP_OSPI_NOR_DeInit+0xb4>
  }
  else
  {
    /* Check if the instance is already initialized */
    if (Ospi_Nor_Ctx[Instance].IsInitialized != OSPI_ACCESS_NONE)
20002532:	4929      	ldr	r1, [pc, #164]	@ (200025d8 <BSP_OSPI_NOR_DeInit+0xc0>)
20002534:	687a      	ldr	r2, [r7, #4]
20002536:	4613      	mov	r3, r2
20002538:	005b      	lsls	r3, r3, #1
2000253a:	4413      	add	r3, r2
2000253c:	440b      	add	r3, r1
2000253e:	781b      	ldrb	r3, [r3, #0]
20002540:	2b00      	cmp	r3, #0
20002542:	d043      	beq.n	200025cc <BSP_OSPI_NOR_DeInit+0xb4>
    {
      /* Disable Memory mapped mode */
      if (Ospi_Nor_Ctx[Instance].IsInitialized == OSPI_ACCESS_MMP)
20002544:	4924      	ldr	r1, [pc, #144]	@ (200025d8 <BSP_OSPI_NOR_DeInit+0xc0>)
20002546:	687a      	ldr	r2, [r7, #4]
20002548:	4613      	mov	r3, r2
2000254a:	005b      	lsls	r3, r3, #1
2000254c:	4413      	add	r3, r2
2000254e:	440b      	add	r3, r1
20002550:	781b      	ldrb	r3, [r3, #0]
20002552:	2b02      	cmp	r3, #2
20002554:	d108      	bne.n	20002568 <BSP_OSPI_NOR_DeInit+0x50>
      {
        if (BSP_OSPI_NOR_DisableMemoryMappedMode(Instance) != BSP_ERROR_NONE)
20002556:	6878      	ldr	r0, [r7, #4]
20002558:	f000 fb3a 	bl	20002bd0 <BSP_OSPI_NOR_DisableMemoryMappedMode>
2000255c:	4603      	mov	r3, r0
2000255e:	2b00      	cmp	r3, #0
20002560:	d002      	beq.n	20002568 <BSP_OSPI_NOR_DeInit+0x50>
        {
          return BSP_ERROR_COMPONENT_FAILURE;
20002562:	f06f 0304 	mvn.w	r3, #4
20002566:	e032      	b.n	200025ce <BSP_OSPI_NOR_DeInit+0xb6>
        }
      }

      /* Set default Ospi_Nor_Ctx values */
      Ospi_Nor_Ctx[Instance].IsInitialized = OSPI_ACCESS_NONE;
20002568:	491b      	ldr	r1, [pc, #108]	@ (200025d8 <BSP_OSPI_NOR_DeInit+0xc0>)
2000256a:	687a      	ldr	r2, [r7, #4]
2000256c:	4613      	mov	r3, r2
2000256e:	005b      	lsls	r3, r3, #1
20002570:	4413      	add	r3, r2
20002572:	440b      	add	r3, r1
20002574:	2200      	movs	r2, #0
20002576:	701a      	strb	r2, [r3, #0]
      Ospi_Nor_Ctx[Instance].InterfaceMode = BSP_OSPI_NOR_SPI_MODE;
20002578:	4917      	ldr	r1, [pc, #92]	@ (200025d8 <BSP_OSPI_NOR_DeInit+0xc0>)
2000257a:	687a      	ldr	r2, [r7, #4]
2000257c:	4613      	mov	r3, r2
2000257e:	005b      	lsls	r3, r3, #1
20002580:	4413      	add	r3, r2
20002582:	440b      	add	r3, r1
20002584:	3301      	adds	r3, #1
20002586:	2200      	movs	r2, #0
20002588:	701a      	strb	r2, [r3, #0]
      Ospi_Nor_Ctx[Instance].TransferRate  = BSP_OSPI_NOR_STR_TRANSFER;
2000258a:	4913      	ldr	r1, [pc, #76]	@ (200025d8 <BSP_OSPI_NOR_DeInit+0xc0>)
2000258c:	687a      	ldr	r2, [r7, #4]
2000258e:	4613      	mov	r3, r2
20002590:	005b      	lsls	r3, r3, #1
20002592:	4413      	add	r3, r2
20002594:	440b      	add	r3, r1
20002596:	3302      	adds	r3, #2
20002598:	2200      	movs	r2, #0
2000259a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_XSPI_REGISTER_CALLBACKS == 0)
      OSPI_NOR_MspDeInit(&hospi_nor[Instance]);
2000259c:	687b      	ldr	r3, [r7, #4]
2000259e:	225c      	movs	r2, #92	@ 0x5c
200025a0:	fb02 f303 	mul.w	r3, r2, r3
200025a4:	4a0d      	ldr	r2, [pc, #52]	@ (200025dc <BSP_OSPI_NOR_DeInit+0xc4>)
200025a6:	4413      	add	r3, r2
200025a8:	4618      	mov	r0, r3
200025aa:	f000 fd5b 	bl	20003064 <OSPI_NOR_MspDeInit>
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS == 0) */

      /* Call the DeInit function to reset the driver */
      if (HAL_XSPI_DeInit(&hospi_nor[Instance]) != HAL_OK)
200025ae:	687b      	ldr	r3, [r7, #4]
200025b0:	225c      	movs	r2, #92	@ 0x5c
200025b2:	fb02 f303 	mul.w	r3, r2, r3
200025b6:	4a09      	ldr	r2, [pc, #36]	@ (200025dc <BSP_OSPI_NOR_DeInit+0xc4>)
200025b8:	4413      	add	r3, r2
200025ba:	4618      	mov	r0, r3
200025bc:	f006 fd3c 	bl	20009038 <HAL_XSPI_DeInit>
200025c0:	4603      	mov	r3, r0
200025c2:	2b00      	cmp	r3, #0
200025c4:	d002      	beq.n	200025cc <BSP_OSPI_NOR_DeInit+0xb4>
      {
        ret = BSP_ERROR_PERIPH_FAILURE;
200025c6:	f06f 0303 	mvn.w	r3, #3
200025ca:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* Return BSP status */
  return ret;
200025cc:	68fb      	ldr	r3, [r7, #12]
}
200025ce:	4618      	mov	r0, r3
200025d0:	3710      	adds	r7, #16
200025d2:	46bd      	mov	sp, r7
200025d4:	bd80      	pop	{r7, pc}
200025d6:	bf00      	nop
200025d8:	20000624 	.word	0x20000624
200025dc:	200005c8 	.word	0x200005c8

200025e0 <MX_OSPI_NOR_Init>:
  * @param  hospi          OSPI handle
  * @param  Init           OSPI config structure
  * @retval BSP status
  */
__weak HAL_StatusTypeDef MX_OSPI_NOR_Init(XSPI_HandleTypeDef *hospi, MX_OSPI_InitTypeDef *Init)
{
200025e0:	b580      	push	{r7, lr}
200025e2:	b082      	sub	sp, #8
200025e4:	af00      	add	r7, sp, #0
200025e6:	6078      	str	r0, [r7, #4]
200025e8:	6039      	str	r1, [r7, #0]
  /* OctoSPI initialization */
  hospi->Instance = OCTOSPI1;
200025ea:	687b      	ldr	r3, [r7, #4]
200025ec:	4a1e      	ldr	r2, [pc, #120]	@ (20002668 <MX_OSPI_NOR_Init+0x88>)
200025ee:	601a      	str	r2, [r3, #0]

  hospi->Init.FifoThresholdByte       = 1;
200025f0:	687b      	ldr	r3, [r7, #4]
200025f2:	2201      	movs	r2, #1
200025f4:	605a      	str	r2, [r3, #4]
  hospi->Init.MemoryMode              = HAL_XSPI_SINGLE_MEM;
200025f6:	687b      	ldr	r3, [r7, #4]
200025f8:	2200      	movs	r2, #0
200025fa:	609a      	str	r2, [r3, #8]
  hospi->Init.MemorySize              = Init->MemorySize; /* 512 MBits */
200025fc:	683b      	ldr	r3, [r7, #0]
200025fe:	681a      	ldr	r2, [r3, #0]
20002600:	687b      	ldr	r3, [r7, #4]
20002602:	611a      	str	r2, [r3, #16]
  hospi->Init.ChipSelectHighTimeCycle = 2;
20002604:	687b      	ldr	r3, [r7, #4]
20002606:	2202      	movs	r2, #2
20002608:	615a      	str	r2, [r3, #20]
  hospi->Init.FreeRunningClock        = HAL_XSPI_FREERUNCLK_DISABLE;
2000260a:	687b      	ldr	r3, [r7, #4]
2000260c:	2200      	movs	r2, #0
2000260e:	619a      	str	r2, [r3, #24]
  hospi->Init.ClockMode               = HAL_XSPI_CLOCK_MODE_0;
20002610:	687b      	ldr	r3, [r7, #4]
20002612:	2200      	movs	r2, #0
20002614:	61da      	str	r2, [r3, #28]
  hospi->Init.WrapSize                = HAL_XSPI_WRAP_NOT_SUPPORTED;
20002616:	687b      	ldr	r3, [r7, #4]
20002618:	2200      	movs	r2, #0
2000261a:	621a      	str	r2, [r3, #32]
  hospi->Init.ClockPrescaler          = Init->ClockPrescaler;
2000261c:	683b      	ldr	r3, [r7, #0]
2000261e:	685a      	ldr	r2, [r3, #4]
20002620:	687b      	ldr	r3, [r7, #4]
20002622:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi->Init.SampleShifting          = Init->SampleShifting;
20002624:	683b      	ldr	r3, [r7, #0]
20002626:	689a      	ldr	r2, [r3, #8]
20002628:	687b      	ldr	r3, [r7, #4]
2000262a:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi->Init.ChipSelectBoundary      = 0;
2000262c:	687b      	ldr	r3, [r7, #4]
2000262e:	2200      	movs	r2, #0
20002630:	631a      	str	r2, [r3, #48]	@ 0x30

  if (Init->TransferRate == (uint32_t) BSP_OSPI_NOR_DTR_TRANSFER)
20002632:	683b      	ldr	r3, [r7, #0]
20002634:	68db      	ldr	r3, [r3, #12]
20002636:	2b01      	cmp	r3, #1
20002638:	d108      	bne.n	2000264c <MX_OSPI_NOR_Init+0x6c>
  {
    hospi->Init.MemoryType            = HAL_XSPI_MEMTYPE_MACRONIX;
2000263a:	687b      	ldr	r3, [r7, #4]
2000263c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
20002640:	60da      	str	r2, [r3, #12]
    hospi->Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
20002642:	687b      	ldr	r3, [r7, #4]
20002644:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
20002648:	62da      	str	r2, [r3, #44]	@ 0x2c
2000264a:	e005      	b.n	20002658 <MX_OSPI_NOR_Init+0x78>
  }
  else
  {
    hospi->Init.MemoryType            = HAL_XSPI_MEMTYPE_MICRON;
2000264c:	687b      	ldr	r3, [r7, #4]
2000264e:	2200      	movs	r2, #0
20002650:	60da      	str	r2, [r3, #12]
    hospi->Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
20002652:	687b      	ldr	r3, [r7, #4]
20002654:	2200      	movs	r2, #0
20002656:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  return HAL_XSPI_Init(hospi);
20002658:	6878      	ldr	r0, [r7, #4]
2000265a:	f006 fc0b 	bl	20008e74 <HAL_XSPI_Init>
2000265e:	4603      	mov	r3, r0
}
20002660:	4618      	mov	r0, r3
20002662:	3708      	adds	r7, #8
20002664:	46bd      	mov	sp, r7
20002666:	bd80      	pop	{r7, pc}
20002668:	47001400 	.word	0x47001400

2000266c <BSP_OSPI_NOR_Write>:
  * @param  WriteAddr Write start address
  * @param  Size      Size of data to write
  * @retval BSP status
  */
int32_t BSP_OSPI_NOR_Write(uint32_t Instance, const uint8_t *pData, uint32_t WriteAddr, uint32_t Size)
{
2000266c:	b590      	push	{r4, r7, lr}
2000266e:	b08d      	sub	sp, #52	@ 0x34
20002670:	af02      	add	r7, sp, #8
20002672:	60f8      	str	r0, [r7, #12]
20002674:	60b9      	str	r1, [r7, #8]
20002676:	607a      	str	r2, [r7, #4]
20002678:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
2000267a:	2300      	movs	r3, #0
2000267c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t current_size;
  uint32_t current_addr;
  uint32_t data_addr;

  /* Check if the instance is supported */
  if (Instance >= OSPI_NOR_INSTANCES_NUMBER)
2000267e:	68fb      	ldr	r3, [r7, #12]
20002680:	2b00      	cmp	r3, #0
20002682:	d003      	beq.n	2000268c <BSP_OSPI_NOR_Write+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
20002684:	f06f 0301 	mvn.w	r3, #1
20002688:	627b      	str	r3, [r7, #36]	@ 0x24
2000268a:	e0cb      	b.n	20002824 <BSP_OSPI_NOR_Write+0x1b8>
  }
  else
  {
    /* Calculation of the size between the write address and the end of the page */
    current_size = MX25LM51245G_PAGE_SIZE - (WriteAddr % MX25LM51245G_PAGE_SIZE);
2000268c:	687b      	ldr	r3, [r7, #4]
2000268e:	b2db      	uxtb	r3, r3
20002690:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
20002694:	623b      	str	r3, [r7, #32]

    /* Check if the size of the data is less than the remaining place in the page */
    if (current_size > Size)
20002696:	6a3a      	ldr	r2, [r7, #32]
20002698:	683b      	ldr	r3, [r7, #0]
2000269a:	429a      	cmp	r2, r3
2000269c:	d901      	bls.n	200026a2 <BSP_OSPI_NOR_Write+0x36>
    {
      current_size = Size;
2000269e:	683b      	ldr	r3, [r7, #0]
200026a0:	623b      	str	r3, [r7, #32]
    }

    /* Initialize the address variables */
    current_addr = WriteAddr;
200026a2:	687b      	ldr	r3, [r7, #4]
200026a4:	61fb      	str	r3, [r7, #28]
    end_addr = WriteAddr + Size;
200026a6:	687a      	ldr	r2, [r7, #4]
200026a8:	683b      	ldr	r3, [r7, #0]
200026aa:	4413      	add	r3, r2
200026ac:	617b      	str	r3, [r7, #20]
    data_addr = (uint32_t)pData;
200026ae:	68bb      	ldr	r3, [r7, #8]
200026b0:	61bb      	str	r3, [r7, #24]

    /* Perform the write page by page */
    do
    {
      /* Check if Flash busy ? */
      if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
200026b2:	68fb      	ldr	r3, [r7, #12]
200026b4:	225c      	movs	r2, #92	@ 0x5c
200026b6:	fb02 f303 	mul.w	r3, r2, r3
200026ba:	4a5d      	ldr	r2, [pc, #372]	@ (20002830 <BSP_OSPI_NOR_Write+0x1c4>)
200026bc:	1898      	adds	r0, r3, r2
200026be:	495d      	ldr	r1, [pc, #372]	@ (20002834 <BSP_OSPI_NOR_Write+0x1c8>)
200026c0:	68fa      	ldr	r2, [r7, #12]
200026c2:	4613      	mov	r3, r2
200026c4:	005b      	lsls	r3, r3, #1
200026c6:	4413      	add	r3, r2
200026c8:	440b      	add	r3, r1
200026ca:	3301      	adds	r3, #1
200026cc:	7819      	ldrb	r1, [r3, #0]
200026ce:	4c59      	ldr	r4, [pc, #356]	@ (20002834 <BSP_OSPI_NOR_Write+0x1c8>)
200026d0:	68fa      	ldr	r2, [r7, #12]
200026d2:	4613      	mov	r3, r2
200026d4:	005b      	lsls	r3, r3, #1
200026d6:	4413      	add	r3, r2
200026d8:	4423      	add	r3, r4
200026da:	3302      	adds	r3, #2
200026dc:	781b      	ldrb	r3, [r3, #0]
200026de:	461a      	mov	r2, r3
200026e0:	f7fe fef9 	bl	200014d6 <MX25LM51245G_AutoPollingMemReady>
200026e4:	4603      	mov	r3, r0
200026e6:	2b00      	cmp	r3, #0
200026e8:	d003      	beq.n	200026f2 <BSP_OSPI_NOR_Write+0x86>
                                           Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
200026ea:	f06f 0304 	mvn.w	r3, #4
200026ee:	627b      	str	r3, [r7, #36]	@ 0x24
200026f0:	e090      	b.n	20002814 <BSP_OSPI_NOR_Write+0x1a8>
      }/* Enable write operations */
      else if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
200026f2:	68fb      	ldr	r3, [r7, #12]
200026f4:	225c      	movs	r2, #92	@ 0x5c
200026f6:	fb02 f303 	mul.w	r3, r2, r3
200026fa:	4a4d      	ldr	r2, [pc, #308]	@ (20002830 <BSP_OSPI_NOR_Write+0x1c4>)
200026fc:	1898      	adds	r0, r3, r2
200026fe:	494d      	ldr	r1, [pc, #308]	@ (20002834 <BSP_OSPI_NOR_Write+0x1c8>)
20002700:	68fa      	ldr	r2, [r7, #12]
20002702:	4613      	mov	r3, r2
20002704:	005b      	lsls	r3, r3, #1
20002706:	4413      	add	r3, r2
20002708:	440b      	add	r3, r1
2000270a:	3301      	adds	r3, #1
2000270c:	7819      	ldrb	r1, [r3, #0]
2000270e:	4c49      	ldr	r4, [pc, #292]	@ (20002834 <BSP_OSPI_NOR_Write+0x1c8>)
20002710:	68fa      	ldr	r2, [r7, #12]
20002712:	4613      	mov	r3, r2
20002714:	005b      	lsls	r3, r3, #1
20002716:	4413      	add	r3, r2
20002718:	4423      	add	r3, r4
2000271a:	3302      	adds	r3, #2
2000271c:	781b      	ldrb	r3, [r3, #0]
2000271e:	461a      	mov	r2, r3
20002720:	f7ff fa70 	bl	20001c04 <MX25LM51245G_WriteEnable>
20002724:	4603      	mov	r3, r0
20002726:	2b00      	cmp	r3, #0
20002728:	d003      	beq.n	20002732 <BSP_OSPI_NOR_Write+0xc6>
                                        Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
2000272a:	f06f 0304 	mvn.w	r3, #4
2000272e:	627b      	str	r3, [r7, #36]	@ 0x24
20002730:	e070      	b.n	20002814 <BSP_OSPI_NOR_Write+0x1a8>
      }
      else
      {
        if (Ospi_Nor_Ctx[Instance].TransferRate == BSP_OSPI_NOR_STR_TRANSFER)
20002732:	4940      	ldr	r1, [pc, #256]	@ (20002834 <BSP_OSPI_NOR_Write+0x1c8>)
20002734:	68fa      	ldr	r2, [r7, #12]
20002736:	4613      	mov	r3, r2
20002738:	005b      	lsls	r3, r3, #1
2000273a:	4413      	add	r3, r2
2000273c:	440b      	add	r3, r1
2000273e:	3302      	adds	r3, #2
20002740:	781b      	ldrb	r3, [r3, #0]
20002742:	2b00      	cmp	r3, #0
20002744:	d11d      	bne.n	20002782 <BSP_OSPI_NOR_Write+0x116>
        {
          /* Issue page program command */
          if (MX25LM51245G_PageProgram(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
20002746:	68fb      	ldr	r3, [r7, #12]
20002748:	225c      	movs	r2, #92	@ 0x5c
2000274a:	fb02 f303 	mul.w	r3, r2, r3
2000274e:	4a38      	ldr	r2, [pc, #224]	@ (20002830 <BSP_OSPI_NOR_Write+0x1c4>)
20002750:	1898      	adds	r0, r3, r2
20002752:	4938      	ldr	r1, [pc, #224]	@ (20002834 <BSP_OSPI_NOR_Write+0x1c8>)
20002754:	68fa      	ldr	r2, [r7, #12]
20002756:	4613      	mov	r3, r2
20002758:	005b      	lsls	r3, r3, #1
2000275a:	4413      	add	r3, r2
2000275c:	440b      	add	r3, r1
2000275e:	3301      	adds	r3, #1
20002760:	7819      	ldrb	r1, [r3, #0]
20002762:	69ba      	ldr	r2, [r7, #24]
20002764:	6a3b      	ldr	r3, [r7, #32]
20002766:	9301      	str	r3, [sp, #4]
20002768:	69fb      	ldr	r3, [r7, #28]
2000276a:	9300      	str	r3, [sp, #0]
2000276c:	4613      	mov	r3, r2
2000276e:	2201      	movs	r2, #1
20002770:	f7fe ff63 	bl	2000163a <MX25LM51245G_PageProgram>
20002774:	4603      	mov	r3, r0
20002776:	2b00      	cmp	r3, #0
20002778:	d014      	beq.n	200027a4 <BSP_OSPI_NOR_Write+0x138>
                                       MX25LM51245G_4BYTES_SIZE, (uint8_t *)data_addr, current_addr,
                                       current_size) != MX25LM51245G_OK)
          {
            ret = BSP_ERROR_COMPONENT_FAILURE;
2000277a:	f06f 0304 	mvn.w	r3, #4
2000277e:	627b      	str	r3, [r7, #36]	@ 0x24
20002780:	e010      	b.n	200027a4 <BSP_OSPI_NOR_Write+0x138>
          }
        }
        else
        {
          /* Issue page program command */
          if (MX25LM51245G_PageProgramDTR(&hospi_nor[Instance], (uint8_t *)data_addr, current_addr,
20002782:	68fb      	ldr	r3, [r7, #12]
20002784:	225c      	movs	r2, #92	@ 0x5c
20002786:	fb02 f303 	mul.w	r3, r2, r3
2000278a:	4a29      	ldr	r2, [pc, #164]	@ (20002830 <BSP_OSPI_NOR_Write+0x1c4>)
2000278c:	1898      	adds	r0, r3, r2
2000278e:	69b9      	ldr	r1, [r7, #24]
20002790:	6a3b      	ldr	r3, [r7, #32]
20002792:	69fa      	ldr	r2, [r7, #28]
20002794:	f7fe ffd5 	bl	20001742 <MX25LM51245G_PageProgramDTR>
20002798:	4603      	mov	r3, r0
2000279a:	2b00      	cmp	r3, #0
2000279c:	d002      	beq.n	200027a4 <BSP_OSPI_NOR_Write+0x138>
                                          current_size) != MX25LM51245G_OK)
          {
            ret = BSP_ERROR_COMPONENT_FAILURE;
2000279e:	f06f 0304 	mvn.w	r3, #4
200027a2:	627b      	str	r3, [r7, #36]	@ 0x24
          }
        }

        if (ret == BSP_ERROR_NONE)
200027a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200027a6:	2b00      	cmp	r3, #0
200027a8:	d134      	bne.n	20002814 <BSP_OSPI_NOR_Write+0x1a8>
        {
          /* Configure automatic polling mode to wait for end of program */
          if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
200027aa:	68fb      	ldr	r3, [r7, #12]
200027ac:	225c      	movs	r2, #92	@ 0x5c
200027ae:	fb02 f303 	mul.w	r3, r2, r3
200027b2:	4a1f      	ldr	r2, [pc, #124]	@ (20002830 <BSP_OSPI_NOR_Write+0x1c4>)
200027b4:	1898      	adds	r0, r3, r2
200027b6:	491f      	ldr	r1, [pc, #124]	@ (20002834 <BSP_OSPI_NOR_Write+0x1c8>)
200027b8:	68fa      	ldr	r2, [r7, #12]
200027ba:	4613      	mov	r3, r2
200027bc:	005b      	lsls	r3, r3, #1
200027be:	4413      	add	r3, r2
200027c0:	440b      	add	r3, r1
200027c2:	3301      	adds	r3, #1
200027c4:	7819      	ldrb	r1, [r3, #0]
200027c6:	4c1b      	ldr	r4, [pc, #108]	@ (20002834 <BSP_OSPI_NOR_Write+0x1c8>)
200027c8:	68fa      	ldr	r2, [r7, #12]
200027ca:	4613      	mov	r3, r2
200027cc:	005b      	lsls	r3, r3, #1
200027ce:	4413      	add	r3, r2
200027d0:	4423      	add	r3, r4
200027d2:	3302      	adds	r3, #2
200027d4:	781b      	ldrb	r3, [r3, #0]
200027d6:	461a      	mov	r2, r3
200027d8:	f7fe fe7d 	bl	200014d6 <MX25LM51245G_AutoPollingMemReady>
200027dc:	4603      	mov	r3, r0
200027de:	2b00      	cmp	r3, #0
200027e0:	d003      	beq.n	200027ea <BSP_OSPI_NOR_Write+0x17e>
                                               Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
          {
            ret = BSP_ERROR_COMPONENT_FAILURE;
200027e2:	f06f 0304 	mvn.w	r3, #4
200027e6:	627b      	str	r3, [r7, #36]	@ 0x24
200027e8:	e014      	b.n	20002814 <BSP_OSPI_NOR_Write+0x1a8>
          }
          else
          {
            /* Update the address and size variables for next page programming */
            current_addr += current_size;
200027ea:	69fa      	ldr	r2, [r7, #28]
200027ec:	6a3b      	ldr	r3, [r7, #32]
200027ee:	4413      	add	r3, r2
200027f0:	61fb      	str	r3, [r7, #28]
            data_addr += current_size;
200027f2:	69ba      	ldr	r2, [r7, #24]
200027f4:	6a3b      	ldr	r3, [r7, #32]
200027f6:	4413      	add	r3, r2
200027f8:	61bb      	str	r3, [r7, #24]
            current_size = ((current_addr + MX25LM51245G_PAGE_SIZE) > end_addr)
200027fa:	69fb      	ldr	r3, [r7, #28]
200027fc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
                           ? (end_addr - current_addr)
                           : MX25LM51245G_PAGE_SIZE;
20002800:	697a      	ldr	r2, [r7, #20]
20002802:	429a      	cmp	r2, r3
20002804:	d203      	bcs.n	2000280e <BSP_OSPI_NOR_Write+0x1a2>
20002806:	697a      	ldr	r2, [r7, #20]
20002808:	69fb      	ldr	r3, [r7, #28]
2000280a:	1ad3      	subs	r3, r2, r3
2000280c:	e001      	b.n	20002812 <BSP_OSPI_NOR_Write+0x1a6>
2000280e:	f44f 7380 	mov.w	r3, #256	@ 0x100
            current_size = ((current_addr + MX25LM51245G_PAGE_SIZE) > end_addr)
20002812:	623b      	str	r3, [r7, #32]
          }
        }
      }
    } while ((current_addr < end_addr) && (ret == BSP_ERROR_NONE));
20002814:	69fa      	ldr	r2, [r7, #28]
20002816:	697b      	ldr	r3, [r7, #20]
20002818:	429a      	cmp	r2, r3
2000281a:	d203      	bcs.n	20002824 <BSP_OSPI_NOR_Write+0x1b8>
2000281c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000281e:	2b00      	cmp	r3, #0
20002820:	f43f af47 	beq.w	200026b2 <BSP_OSPI_NOR_Write+0x46>
  }

  /* Return BSP status */
  return ret;
20002824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
20002826:	4618      	mov	r0, r3
20002828:	372c      	adds	r7, #44	@ 0x2c
2000282a:	46bd      	mov	sp, r7
2000282c:	bd90      	pop	{r4, r7, pc}
2000282e:	bf00      	nop
20002830:	200005c8 	.word	0x200005c8
20002834:	20000624 	.word	0x20000624

20002838 <BSP_OSPI_NOR_Erase_Block>:
  * @param  BlockAddress Block address to erase
  * @param  BlockSize    Erase Block size: MX25LM51245G_ERASE_4K or MX25LM51245G_ERASE_64K
  * @retval BSP status
  */
int32_t BSP_OSPI_NOR_Erase_Block(uint32_t Instance, uint32_t BlockAddress, BSP_OSPI_NOR_Erase_t BlockSize)
{
20002838:	b590      	push	{r4, r7, lr}
2000283a:	b089      	sub	sp, #36	@ 0x24
2000283c:	af02      	add	r7, sp, #8
2000283e:	60f8      	str	r0, [r7, #12]
20002840:	60b9      	str	r1, [r7, #8]
20002842:	4613      	mov	r3, r2
20002844:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  /* Check if the instance is supported */
  if (Instance >= OSPI_NOR_INSTANCES_NUMBER)
20002846:	68fb      	ldr	r3, [r7, #12]
20002848:	2b00      	cmp	r3, #0
2000284a:	d003      	beq.n	20002854 <BSP_OSPI_NOR_Erase_Block+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
2000284c:	f06f 0301 	mvn.w	r3, #1
20002850:	617b      	str	r3, [r7, #20]
20002852:	e065      	b.n	20002920 <BSP_OSPI_NOR_Erase_Block+0xe8>
  }
  else
  {
    /* Check Flash busy ? */
    if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
20002854:	68fb      	ldr	r3, [r7, #12]
20002856:	225c      	movs	r2, #92	@ 0x5c
20002858:	fb02 f303 	mul.w	r3, r2, r3
2000285c:	4a33      	ldr	r2, [pc, #204]	@ (2000292c <BSP_OSPI_NOR_Erase_Block+0xf4>)
2000285e:	1898      	adds	r0, r3, r2
20002860:	4933      	ldr	r1, [pc, #204]	@ (20002930 <BSP_OSPI_NOR_Erase_Block+0xf8>)
20002862:	68fa      	ldr	r2, [r7, #12]
20002864:	4613      	mov	r3, r2
20002866:	005b      	lsls	r3, r3, #1
20002868:	4413      	add	r3, r2
2000286a:	440b      	add	r3, r1
2000286c:	3301      	adds	r3, #1
2000286e:	7819      	ldrb	r1, [r3, #0]
20002870:	4c2f      	ldr	r4, [pc, #188]	@ (20002930 <BSP_OSPI_NOR_Erase_Block+0xf8>)
20002872:	68fa      	ldr	r2, [r7, #12]
20002874:	4613      	mov	r3, r2
20002876:	005b      	lsls	r3, r3, #1
20002878:	4413      	add	r3, r2
2000287a:	4423      	add	r3, r4
2000287c:	3302      	adds	r3, #2
2000287e:	781b      	ldrb	r3, [r3, #0]
20002880:	461a      	mov	r2, r3
20002882:	f7fe fe28 	bl	200014d6 <MX25LM51245G_AutoPollingMemReady>
20002886:	4603      	mov	r3, r0
20002888:	2b00      	cmp	r3, #0
2000288a:	d003      	beq.n	20002894 <BSP_OSPI_NOR_Erase_Block+0x5c>
                                         Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
2000288c:	f06f 0304 	mvn.w	r3, #4
20002890:	617b      	str	r3, [r7, #20]
20002892:	e045      	b.n	20002920 <BSP_OSPI_NOR_Erase_Block+0xe8>
    }/* Enable write operations */
    else if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
20002894:	68fb      	ldr	r3, [r7, #12]
20002896:	225c      	movs	r2, #92	@ 0x5c
20002898:	fb02 f303 	mul.w	r3, r2, r3
2000289c:	4a23      	ldr	r2, [pc, #140]	@ (2000292c <BSP_OSPI_NOR_Erase_Block+0xf4>)
2000289e:	1898      	adds	r0, r3, r2
200028a0:	4923      	ldr	r1, [pc, #140]	@ (20002930 <BSP_OSPI_NOR_Erase_Block+0xf8>)
200028a2:	68fa      	ldr	r2, [r7, #12]
200028a4:	4613      	mov	r3, r2
200028a6:	005b      	lsls	r3, r3, #1
200028a8:	4413      	add	r3, r2
200028aa:	440b      	add	r3, r1
200028ac:	3301      	adds	r3, #1
200028ae:	7819      	ldrb	r1, [r3, #0]
200028b0:	4c1f      	ldr	r4, [pc, #124]	@ (20002930 <BSP_OSPI_NOR_Erase_Block+0xf8>)
200028b2:	68fa      	ldr	r2, [r7, #12]
200028b4:	4613      	mov	r3, r2
200028b6:	005b      	lsls	r3, r3, #1
200028b8:	4413      	add	r3, r2
200028ba:	4423      	add	r3, r4
200028bc:	3302      	adds	r3, #2
200028be:	781b      	ldrb	r3, [r3, #0]
200028c0:	461a      	mov	r2, r3
200028c2:	f7ff f99f 	bl	20001c04 <MX25LM51245G_WriteEnable>
200028c6:	4603      	mov	r3, r0
200028c8:	2b00      	cmp	r3, #0
200028ca:	d003      	beq.n	200028d4 <BSP_OSPI_NOR_Erase_Block+0x9c>
                                      Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
200028cc:	f06f 0304 	mvn.w	r3, #4
200028d0:	617b      	str	r3, [r7, #20]
200028d2:	e025      	b.n	20002920 <BSP_OSPI_NOR_Erase_Block+0xe8>
    }/* Issue Block Erase command */
    else if (MX25LM51245G_BlockErase(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
200028d4:	68fb      	ldr	r3, [r7, #12]
200028d6:	225c      	movs	r2, #92	@ 0x5c
200028d8:	fb02 f303 	mul.w	r3, r2, r3
200028dc:	4a13      	ldr	r2, [pc, #76]	@ (2000292c <BSP_OSPI_NOR_Erase_Block+0xf4>)
200028de:	1898      	adds	r0, r3, r2
200028e0:	4913      	ldr	r1, [pc, #76]	@ (20002930 <BSP_OSPI_NOR_Erase_Block+0xf8>)
200028e2:	68fa      	ldr	r2, [r7, #12]
200028e4:	4613      	mov	r3, r2
200028e6:	005b      	lsls	r3, r3, #1
200028e8:	4413      	add	r3, r2
200028ea:	440b      	add	r3, r1
200028ec:	3301      	adds	r3, #1
200028ee:	7819      	ldrb	r1, [r3, #0]
200028f0:	4c0f      	ldr	r4, [pc, #60]	@ (20002930 <BSP_OSPI_NOR_Erase_Block+0xf8>)
200028f2:	68fa      	ldr	r2, [r7, #12]
200028f4:	4613      	mov	r3, r2
200028f6:	005b      	lsls	r3, r3, #1
200028f8:	4413      	add	r3, r2
200028fa:	4423      	add	r3, r4
200028fc:	3302      	adds	r3, #2
200028fe:	781a      	ldrb	r2, [r3, #0]
20002900:	79fb      	ldrb	r3, [r7, #7]
20002902:	9301      	str	r3, [sp, #4]
20002904:	68bb      	ldr	r3, [r7, #8]
20002906:	9300      	str	r3, [sp, #0]
20002908:	2301      	movs	r3, #1
2000290a:	f7fe ff6f 	bl	200017ec <MX25LM51245G_BlockErase>
2000290e:	4603      	mov	r3, r0
20002910:	2b00      	cmp	r3, #0
20002912:	d003      	beq.n	2000291c <BSP_OSPI_NOR_Erase_Block+0xe4>
                                     Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_4BYTES_SIZE,
                                     BlockAddress, BlockSize) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
20002914:	f06f 0304 	mvn.w	r3, #4
20002918:	617b      	str	r3, [r7, #20]
2000291a:	e001      	b.n	20002920 <BSP_OSPI_NOR_Erase_Block+0xe8>
    }
    else
    {
      ret = BSP_ERROR_NONE;
2000291c:	2300      	movs	r3, #0
2000291e:	617b      	str	r3, [r7, #20]
    }
  }

  /* Return BSP status */
  return ret;
20002920:	697b      	ldr	r3, [r7, #20]
}
20002922:	4618      	mov	r0, r3
20002924:	371c      	adds	r7, #28
20002926:	46bd      	mov	sp, r7
20002928:	bd90      	pop	{r4, r7, pc}
2000292a:	bf00      	nop
2000292c:	200005c8 	.word	0x200005c8
20002930:	20000624 	.word	0x20000624

20002934 <BSP_OSPI_NOR_Erase_Chip>:
  * @brief  Erases the entire OSPI memory.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
int32_t BSP_OSPI_NOR_Erase_Chip(uint32_t Instance)
{
20002934:	b590      	push	{r4, r7, lr}
20002936:	b085      	sub	sp, #20
20002938:	af00      	add	r7, sp, #0
2000293a:	6078      	str	r0, [r7, #4]
  int32_t ret;

  /* Check if the instance is supported */
  if (Instance >= OSPI_NOR_INSTANCES_NUMBER)
2000293c:	687b      	ldr	r3, [r7, #4]
2000293e:	2b00      	cmp	r3, #0
20002940:	d003      	beq.n	2000294a <BSP_OSPI_NOR_Erase_Chip+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
20002942:	f06f 0301 	mvn.w	r3, #1
20002946:	60fb      	str	r3, [r7, #12]
20002948:	e061      	b.n	20002a0e <BSP_OSPI_NOR_Erase_Chip+0xda>
  }
  else
  {
    /* Check Flash busy ? */
    if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
2000294a:	687b      	ldr	r3, [r7, #4]
2000294c:	225c      	movs	r2, #92	@ 0x5c
2000294e:	fb02 f303 	mul.w	r3, r2, r3
20002952:	4a31      	ldr	r2, [pc, #196]	@ (20002a18 <BSP_OSPI_NOR_Erase_Chip+0xe4>)
20002954:	1898      	adds	r0, r3, r2
20002956:	4931      	ldr	r1, [pc, #196]	@ (20002a1c <BSP_OSPI_NOR_Erase_Chip+0xe8>)
20002958:	687a      	ldr	r2, [r7, #4]
2000295a:	4613      	mov	r3, r2
2000295c:	005b      	lsls	r3, r3, #1
2000295e:	4413      	add	r3, r2
20002960:	440b      	add	r3, r1
20002962:	3301      	adds	r3, #1
20002964:	7819      	ldrb	r1, [r3, #0]
20002966:	4c2d      	ldr	r4, [pc, #180]	@ (20002a1c <BSP_OSPI_NOR_Erase_Chip+0xe8>)
20002968:	687a      	ldr	r2, [r7, #4]
2000296a:	4613      	mov	r3, r2
2000296c:	005b      	lsls	r3, r3, #1
2000296e:	4413      	add	r3, r2
20002970:	4423      	add	r3, r4
20002972:	3302      	adds	r3, #2
20002974:	781b      	ldrb	r3, [r3, #0]
20002976:	461a      	mov	r2, r3
20002978:	f7fe fdad 	bl	200014d6 <MX25LM51245G_AutoPollingMemReady>
2000297c:	4603      	mov	r3, r0
2000297e:	2b00      	cmp	r3, #0
20002980:	d003      	beq.n	2000298a <BSP_OSPI_NOR_Erase_Chip+0x56>
                                         Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
20002982:	f06f 0304 	mvn.w	r3, #4
20002986:	60fb      	str	r3, [r7, #12]
20002988:	e041      	b.n	20002a0e <BSP_OSPI_NOR_Erase_Chip+0xda>
    }/* Enable write operations */
    else if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
2000298a:	687b      	ldr	r3, [r7, #4]
2000298c:	225c      	movs	r2, #92	@ 0x5c
2000298e:	fb02 f303 	mul.w	r3, r2, r3
20002992:	4a21      	ldr	r2, [pc, #132]	@ (20002a18 <BSP_OSPI_NOR_Erase_Chip+0xe4>)
20002994:	1898      	adds	r0, r3, r2
20002996:	4921      	ldr	r1, [pc, #132]	@ (20002a1c <BSP_OSPI_NOR_Erase_Chip+0xe8>)
20002998:	687a      	ldr	r2, [r7, #4]
2000299a:	4613      	mov	r3, r2
2000299c:	005b      	lsls	r3, r3, #1
2000299e:	4413      	add	r3, r2
200029a0:	440b      	add	r3, r1
200029a2:	3301      	adds	r3, #1
200029a4:	7819      	ldrb	r1, [r3, #0]
200029a6:	4c1d      	ldr	r4, [pc, #116]	@ (20002a1c <BSP_OSPI_NOR_Erase_Chip+0xe8>)
200029a8:	687a      	ldr	r2, [r7, #4]
200029aa:	4613      	mov	r3, r2
200029ac:	005b      	lsls	r3, r3, #1
200029ae:	4413      	add	r3, r2
200029b0:	4423      	add	r3, r4
200029b2:	3302      	adds	r3, #2
200029b4:	781b      	ldrb	r3, [r3, #0]
200029b6:	461a      	mov	r2, r3
200029b8:	f7ff f924 	bl	20001c04 <MX25LM51245G_WriteEnable>
200029bc:	4603      	mov	r3, r0
200029be:	2b00      	cmp	r3, #0
200029c0:	d003      	beq.n	200029ca <BSP_OSPI_NOR_Erase_Chip+0x96>
                                      Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
200029c2:	f06f 0304 	mvn.w	r3, #4
200029c6:	60fb      	str	r3, [r7, #12]
200029c8:	e021      	b.n	20002a0e <BSP_OSPI_NOR_Erase_Chip+0xda>
    }/* Issue Chip erase command */
    else if (MX25LM51245G_ChipErase(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
200029ca:	687b      	ldr	r3, [r7, #4]
200029cc:	225c      	movs	r2, #92	@ 0x5c
200029ce:	fb02 f303 	mul.w	r3, r2, r3
200029d2:	4a11      	ldr	r2, [pc, #68]	@ (20002a18 <BSP_OSPI_NOR_Erase_Chip+0xe4>)
200029d4:	1898      	adds	r0, r3, r2
200029d6:	4911      	ldr	r1, [pc, #68]	@ (20002a1c <BSP_OSPI_NOR_Erase_Chip+0xe8>)
200029d8:	687a      	ldr	r2, [r7, #4]
200029da:	4613      	mov	r3, r2
200029dc:	005b      	lsls	r3, r3, #1
200029de:	4413      	add	r3, r2
200029e0:	440b      	add	r3, r1
200029e2:	3301      	adds	r3, #1
200029e4:	7819      	ldrb	r1, [r3, #0]
200029e6:	4c0d      	ldr	r4, [pc, #52]	@ (20002a1c <BSP_OSPI_NOR_Erase_Chip+0xe8>)
200029e8:	687a      	ldr	r2, [r7, #4]
200029ea:	4613      	mov	r3, r2
200029ec:	005b      	lsls	r3, r3, #1
200029ee:	4413      	add	r3, r2
200029f0:	4423      	add	r3, r4
200029f2:	3302      	adds	r3, #2
200029f4:	781b      	ldrb	r3, [r3, #0]
200029f6:	461a      	mov	r2, r3
200029f8:	f7fe ff93 	bl	20001922 <MX25LM51245G_ChipErase>
200029fc:	4603      	mov	r3, r0
200029fe:	2b00      	cmp	r3, #0
20002a00:	d003      	beq.n	20002a0a <BSP_OSPI_NOR_Erase_Chip+0xd6>
                                    Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
20002a02:	f06f 0304 	mvn.w	r3, #4
20002a06:	60fb      	str	r3, [r7, #12]
20002a08:	e001      	b.n	20002a0e <BSP_OSPI_NOR_Erase_Chip+0xda>
    }
    else
    {
      ret = BSP_ERROR_NONE;
20002a0a:	2300      	movs	r3, #0
20002a0c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return BSP status */
  return ret;
20002a0e:	68fb      	ldr	r3, [r7, #12]
}
20002a10:	4618      	mov	r0, r3
20002a12:	3714      	adds	r7, #20
20002a14:	46bd      	mov	sp, r7
20002a16:	bd90      	pop	{r4, r7, pc}
20002a18:	200005c8 	.word	0x200005c8
20002a1c:	20000624 	.word	0x20000624

20002a20 <BSP_OSPI_NOR_GetStatus>:
  * @brief  Reads current status of the OSPI memory.
  * @param  Instance  OSPI instance
  * @retval OSPI memory status: whether busy or not
  */
int32_t BSP_OSPI_NOR_GetStatus(uint32_t Instance)
{
20002a20:	b590      	push	{r4, r7, lr}
20002a22:	b085      	sub	sp, #20
20002a24:	af00      	add	r7, sp, #0
20002a26:	6078      	str	r0, [r7, #4]
  static uint8_t reg[2];
  int32_t ret;

  /* Check if the instance is supported */
  if (Instance >= OSPI_NOR_INSTANCES_NUMBER)
20002a28:	687b      	ldr	r3, [r7, #4]
20002a2a:	2b00      	cmp	r3, #0
20002a2c:	d003      	beq.n	20002a36 <BSP_OSPI_NOR_GetStatus+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
20002a2e:	f06f 0301 	mvn.w	r3, #1
20002a32:	60fb      	str	r3, [r7, #12]
20002a34:	e05f      	b.n	20002af6 <BSP_OSPI_NOR_GetStatus+0xd6>
  }
  else
  {
    if (MX25LM51245G_ReadSecurityRegister(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
20002a36:	687b      	ldr	r3, [r7, #4]
20002a38:	225c      	movs	r2, #92	@ 0x5c
20002a3a:	fb02 f303 	mul.w	r3, r2, r3
20002a3e:	4a30      	ldr	r2, [pc, #192]	@ (20002b00 <BSP_OSPI_NOR_GetStatus+0xe0>)
20002a40:	1898      	adds	r0, r3, r2
20002a42:	4930      	ldr	r1, [pc, #192]	@ (20002b04 <BSP_OSPI_NOR_GetStatus+0xe4>)
20002a44:	687a      	ldr	r2, [r7, #4]
20002a46:	4613      	mov	r3, r2
20002a48:	005b      	lsls	r3, r3, #1
20002a4a:	4413      	add	r3, r2
20002a4c:	440b      	add	r3, r1
20002a4e:	3301      	adds	r3, #1
20002a50:	7819      	ldrb	r1, [r3, #0]
20002a52:	4c2c      	ldr	r4, [pc, #176]	@ (20002b04 <BSP_OSPI_NOR_GetStatus+0xe4>)
20002a54:	687a      	ldr	r2, [r7, #4]
20002a56:	4613      	mov	r3, r2
20002a58:	005b      	lsls	r3, r3, #1
20002a5a:	4413      	add	r3, r2
20002a5c:	4423      	add	r3, r4
20002a5e:	3302      	adds	r3, #2
20002a60:	781a      	ldrb	r2, [r3, #0]
20002a62:	4b29      	ldr	r3, [pc, #164]	@ (20002b08 <BSP_OSPI_NOR_GetStatus+0xe8>)
20002a64:	f7ff fb70 	bl	20002148 <MX25LM51245G_ReadSecurityRegister>
20002a68:	4603      	mov	r3, r0
20002a6a:	2b00      	cmp	r3, #0
20002a6c:	d003      	beq.n	20002a76 <BSP_OSPI_NOR_GetStatus+0x56>
                                          Ospi_Nor_Ctx[Instance].TransferRate, reg) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
20002a6e:	f06f 0304 	mvn.w	r3, #4
20002a72:	60fb      	str	r3, [r7, #12]
20002a74:	e03f      	b.n	20002af6 <BSP_OSPI_NOR_GetStatus+0xd6>
    }/* Check the value of the register */
    else if ((reg[0] & (MX25LM51245G_SECR_P_FAIL | MX25LM51245G_SECR_E_FAIL)) != 0U)
20002a76:	4b24      	ldr	r3, [pc, #144]	@ (20002b08 <BSP_OSPI_NOR_GetStatus+0xe8>)
20002a78:	781b      	ldrb	r3, [r3, #0]
20002a7a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
20002a7e:	2b00      	cmp	r3, #0
20002a80:	d003      	beq.n	20002a8a <BSP_OSPI_NOR_GetStatus+0x6a>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
20002a82:	f06f 0304 	mvn.w	r3, #4
20002a86:	60fb      	str	r3, [r7, #12]
20002a88:	e035      	b.n	20002af6 <BSP_OSPI_NOR_GetStatus+0xd6>
    }
    else if ((reg[0] & (MX25LM51245G_SECR_PSB | MX25LM51245G_SECR_ESB)) != 0U)
20002a8a:	4b1f      	ldr	r3, [pc, #124]	@ (20002b08 <BSP_OSPI_NOR_GetStatus+0xe8>)
20002a8c:	781b      	ldrb	r3, [r3, #0]
20002a8e:	f003 030c 	and.w	r3, r3, #12
20002a92:	2b00      	cmp	r3, #0
20002a94:	d003      	beq.n	20002a9e <BSP_OSPI_NOR_GetStatus+0x7e>
    {
      ret = BSP_ERROR_OSPI_SUSPENDED;
20002a96:	f06f 0313 	mvn.w	r3, #19
20002a9a:	60fb      	str	r3, [r7, #12]
20002a9c:	e02b      	b.n	20002af6 <BSP_OSPI_NOR_GetStatus+0xd6>
    }
    else if (MX25LM51245G_ReadStatusRegister(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
20002a9e:	687b      	ldr	r3, [r7, #4]
20002aa0:	225c      	movs	r2, #92	@ 0x5c
20002aa2:	fb02 f303 	mul.w	r3, r2, r3
20002aa6:	4a16      	ldr	r2, [pc, #88]	@ (20002b00 <BSP_OSPI_NOR_GetStatus+0xe0>)
20002aa8:	1898      	adds	r0, r3, r2
20002aaa:	4916      	ldr	r1, [pc, #88]	@ (20002b04 <BSP_OSPI_NOR_GetStatus+0xe4>)
20002aac:	687a      	ldr	r2, [r7, #4]
20002aae:	4613      	mov	r3, r2
20002ab0:	005b      	lsls	r3, r3, #1
20002ab2:	4413      	add	r3, r2
20002ab4:	440b      	add	r3, r1
20002ab6:	3301      	adds	r3, #1
20002ab8:	7819      	ldrb	r1, [r3, #0]
20002aba:	4c12      	ldr	r4, [pc, #72]	@ (20002b04 <BSP_OSPI_NOR_GetStatus+0xe4>)
20002abc:	687a      	ldr	r2, [r7, #4]
20002abe:	4613      	mov	r3, r2
20002ac0:	005b      	lsls	r3, r3, #1
20002ac2:	4413      	add	r3, r2
20002ac4:	4423      	add	r3, r4
20002ac6:	3302      	adds	r3, #2
20002ac8:	781a      	ldrb	r2, [r3, #0]
20002aca:	4b0f      	ldr	r3, [pc, #60]	@ (20002b08 <BSP_OSPI_NOR_GetStatus+0xe8>)
20002acc:	f7ff f96a 	bl	20001da4 <MX25LM51245G_ReadStatusRegister>
20002ad0:	4603      	mov	r3, r0
20002ad2:	2b00      	cmp	r3, #0
20002ad4:	d003      	beq.n	20002ade <BSP_OSPI_NOR_GetStatus+0xbe>
                                             Ospi_Nor_Ctx[Instance].TransferRate, reg) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
20002ad6:	f06f 0304 	mvn.w	r3, #4
20002ada:	60fb      	str	r3, [r7, #12]
20002adc:	e00b      	b.n	20002af6 <BSP_OSPI_NOR_GetStatus+0xd6>
    }/* Check the value of the register */
    else if ((reg[0] & MX25LM51245G_SR_WIP) != 0U)
20002ade:	4b0a      	ldr	r3, [pc, #40]	@ (20002b08 <BSP_OSPI_NOR_GetStatus+0xe8>)
20002ae0:	781b      	ldrb	r3, [r3, #0]
20002ae2:	f003 0301 	and.w	r3, r3, #1
20002ae6:	2b00      	cmp	r3, #0
20002ae8:	d003      	beq.n	20002af2 <BSP_OSPI_NOR_GetStatus+0xd2>
    {
      ret = BSP_ERROR_BUSY;
20002aea:	f06f 0302 	mvn.w	r3, #2
20002aee:	60fb      	str	r3, [r7, #12]
20002af0:	e001      	b.n	20002af6 <BSP_OSPI_NOR_GetStatus+0xd6>
    }
    else
    {
      ret = BSP_ERROR_NONE;
20002af2:	2300      	movs	r3, #0
20002af4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return BSP status */
  return ret;
20002af6:	68fb      	ldr	r3, [r7, #12]
}
20002af8:	4618      	mov	r0, r3
20002afa:	3714      	adds	r7, #20
20002afc:	46bd      	mov	sp, r7
20002afe:	bd90      	pop	{r4, r7, pc}
20002b00:	200005c8 	.word	0x200005c8
20002b04:	20000624 	.word	0x20000624
20002b08:	20000628 	.word	0x20000628

20002b0c <BSP_OSPI_NOR_EnableMemoryMappedMode>:
  * @brief  Configure the OSPI in memory-mapped mode
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
int32_t BSP_OSPI_NOR_EnableMemoryMappedMode(uint32_t Instance)
{
20002b0c:	b580      	push	{r7, lr}
20002b0e:	b084      	sub	sp, #16
20002b10:	af00      	add	r7, sp, #0
20002b12:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
20002b14:	2300      	movs	r3, #0
20002b16:	60fb      	str	r3, [r7, #12]

  /* Check if the instance is supported */
  if (Instance >= OSPI_NOR_INSTANCES_NUMBER)
20002b18:	687b      	ldr	r3, [r7, #4]
20002b1a:	2b00      	cmp	r3, #0
20002b1c:	d003      	beq.n	20002b26 <BSP_OSPI_NOR_EnableMemoryMappedMode+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
20002b1e:	f06f 0301 	mvn.w	r3, #1
20002b22:	60fb      	str	r3, [r7, #12]
20002b24:	e04b      	b.n	20002bbe <BSP_OSPI_NOR_EnableMemoryMappedMode+0xb2>
  }
  else
  {
    if (Ospi_Nor_Ctx[Instance].TransferRate == BSP_OSPI_NOR_STR_TRANSFER)
20002b26:	4928      	ldr	r1, [pc, #160]	@ (20002bc8 <BSP_OSPI_NOR_EnableMemoryMappedMode+0xbc>)
20002b28:	687a      	ldr	r2, [r7, #4]
20002b2a:	4613      	mov	r3, r2
20002b2c:	005b      	lsls	r3, r3, #1
20002b2e:	4413      	add	r3, r2
20002b30:	440b      	add	r3, r1
20002b32:	3302      	adds	r3, #2
20002b34:	781b      	ldrb	r3, [r3, #0]
20002b36:	2b00      	cmp	r3, #0
20002b38:	d121      	bne.n	20002b7e <BSP_OSPI_NOR_EnableMemoryMappedMode+0x72>
    {
      if (MX25LM51245G_EnableMemoryMappedModeSTR(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
20002b3a:	687b      	ldr	r3, [r7, #4]
20002b3c:	225c      	movs	r2, #92	@ 0x5c
20002b3e:	fb02 f303 	mul.w	r3, r2, r3
20002b42:	4a22      	ldr	r2, [pc, #136]	@ (20002bcc <BSP_OSPI_NOR_EnableMemoryMappedMode+0xc0>)
20002b44:	1898      	adds	r0, r3, r2
20002b46:	4920      	ldr	r1, [pc, #128]	@ (20002bc8 <BSP_OSPI_NOR_EnableMemoryMappedMode+0xbc>)
20002b48:	687a      	ldr	r2, [r7, #4]
20002b4a:	4613      	mov	r3, r2
20002b4c:	005b      	lsls	r3, r3, #1
20002b4e:	4413      	add	r3, r2
20002b50:	440b      	add	r3, r1
20002b52:	3301      	adds	r3, #1
20002b54:	781b      	ldrb	r3, [r3, #0]
20002b56:	2201      	movs	r2, #1
20002b58:	4619      	mov	r1, r3
20002b5a:	f7fe ff3a 	bl	200019d2 <MX25LM51245G_EnableSTRMemoryMappedMode>
20002b5e:	4603      	mov	r3, r0
20002b60:	2b00      	cmp	r3, #0
20002b62:	d003      	beq.n	20002b6c <BSP_OSPI_NOR_EnableMemoryMappedMode+0x60>
                                                 MX25LM51245G_4BYTES_SIZE) != MX25LM51245G_OK)
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
20002b64:	f06f 0304 	mvn.w	r3, #4
20002b68:	60fb      	str	r3, [r7, #12]
20002b6a:	e028      	b.n	20002bbe <BSP_OSPI_NOR_EnableMemoryMappedMode+0xb2>
      }
      else /* Update OSPI context if all operations are well done */
      {
        Ospi_Nor_Ctx[Instance].IsInitialized = OSPI_ACCESS_MMP;
20002b6c:	4916      	ldr	r1, [pc, #88]	@ (20002bc8 <BSP_OSPI_NOR_EnableMemoryMappedMode+0xbc>)
20002b6e:	687a      	ldr	r2, [r7, #4]
20002b70:	4613      	mov	r3, r2
20002b72:	005b      	lsls	r3, r3, #1
20002b74:	4413      	add	r3, r2
20002b76:	440b      	add	r3, r1
20002b78:	2202      	movs	r2, #2
20002b7a:	701a      	strb	r2, [r3, #0]
20002b7c:	e01f      	b.n	20002bbe <BSP_OSPI_NOR_EnableMemoryMappedMode+0xb2>
      }
    }
    else
    {
      if (MX25LM51245G_EnableMemoryMappedModeDTR(&hospi_nor[Instance],
20002b7e:	687b      	ldr	r3, [r7, #4]
20002b80:	225c      	movs	r2, #92	@ 0x5c
20002b82:	fb02 f303 	mul.w	r3, r2, r3
20002b86:	4a11      	ldr	r2, [pc, #68]	@ (20002bcc <BSP_OSPI_NOR_EnableMemoryMappedMode+0xc0>)
20002b88:	1898      	adds	r0, r3, r2
20002b8a:	490f      	ldr	r1, [pc, #60]	@ (20002bc8 <BSP_OSPI_NOR_EnableMemoryMappedMode+0xbc>)
20002b8c:	687a      	ldr	r2, [r7, #4]
20002b8e:	4613      	mov	r3, r2
20002b90:	005b      	lsls	r3, r3, #1
20002b92:	4413      	add	r3, r2
20002b94:	440b      	add	r3, r1
20002b96:	3301      	adds	r3, #1
20002b98:	781b      	ldrb	r3, [r3, #0]
20002b9a:	4619      	mov	r1, r3
20002b9c:	f7fe ffc3 	bl	20001b26 <MX25LM51245G_EnableDTRMemoryMappedMode>
20002ba0:	4603      	mov	r3, r0
20002ba2:	2b00      	cmp	r3, #0
20002ba4:	d003      	beq.n	20002bae <BSP_OSPI_NOR_EnableMemoryMappedMode+0xa2>
                                                 Ospi_Nor_Ctx[Instance].InterfaceMode) != MX25LM51245G_OK)
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
20002ba6:	f06f 0304 	mvn.w	r3, #4
20002baa:	60fb      	str	r3, [r7, #12]
20002bac:	e007      	b.n	20002bbe <BSP_OSPI_NOR_EnableMemoryMappedMode+0xb2>
      }
      else /* Update OSPI context if all operations are well done */
      {
        Ospi_Nor_Ctx[Instance].IsInitialized = OSPI_ACCESS_MMP;
20002bae:	4906      	ldr	r1, [pc, #24]	@ (20002bc8 <BSP_OSPI_NOR_EnableMemoryMappedMode+0xbc>)
20002bb0:	687a      	ldr	r2, [r7, #4]
20002bb2:	4613      	mov	r3, r2
20002bb4:	005b      	lsls	r3, r3, #1
20002bb6:	4413      	add	r3, r2
20002bb8:	440b      	add	r3, r1
20002bba:	2202      	movs	r2, #2
20002bbc:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Return BSP status */
  return ret;
20002bbe:	68fb      	ldr	r3, [r7, #12]
}
20002bc0:	4618      	mov	r0, r3
20002bc2:	3710      	adds	r7, #16
20002bc4:	46bd      	mov	sp, r7
20002bc6:	bd80      	pop	{r7, pc}
20002bc8:	20000624 	.word	0x20000624
20002bcc:	200005c8 	.word	0x200005c8

20002bd0 <BSP_OSPI_NOR_DisableMemoryMappedMode>:
  *         Only 1 Instance can running MMP mode. And it will lock system at this mode.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
int32_t BSP_OSPI_NOR_DisableMemoryMappedMode(uint32_t Instance)
{
20002bd0:	b580      	push	{r7, lr}
20002bd2:	b084      	sub	sp, #16
20002bd4:	af00      	add	r7, sp, #0
20002bd6:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
20002bd8:	2300      	movs	r3, #0
20002bda:	60fb      	str	r3, [r7, #12]

  /* Check if the instance is supported */
  if (Instance >= OSPI_NOR_INSTANCES_NUMBER)
20002bdc:	687b      	ldr	r3, [r7, #4]
20002bde:	2b00      	cmp	r3, #0
20002be0:	d003      	beq.n	20002bea <BSP_OSPI_NOR_DisableMemoryMappedMode+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
20002be2:	f06f 0301 	mvn.w	r3, #1
20002be6:	60fb      	str	r3, [r7, #12]
20002be8:	e024      	b.n	20002c34 <BSP_OSPI_NOR_DisableMemoryMappedMode+0x64>
  }
  else
  {
    if (Ospi_Nor_Ctx[Instance].IsInitialized != OSPI_ACCESS_MMP)
20002bea:	4915      	ldr	r1, [pc, #84]	@ (20002c40 <BSP_OSPI_NOR_DisableMemoryMappedMode+0x70>)
20002bec:	687a      	ldr	r2, [r7, #4]
20002bee:	4613      	mov	r3, r2
20002bf0:	005b      	lsls	r3, r3, #1
20002bf2:	4413      	add	r3, r2
20002bf4:	440b      	add	r3, r1
20002bf6:	781b      	ldrb	r3, [r3, #0]
20002bf8:	2b02      	cmp	r3, #2
20002bfa:	d003      	beq.n	20002c04 <BSP_OSPI_NOR_DisableMemoryMappedMode+0x34>
    {
      ret = BSP_ERROR_OSPI_MMP_UNLOCK_FAILURE;
20002bfc:	f06f 031a 	mvn.w	r3, #26
20002c00:	60fb      	str	r3, [r7, #12]
20002c02:	e017      	b.n	20002c34 <BSP_OSPI_NOR_DisableMemoryMappedMode+0x64>
    }/* Abort MMP back to indirect mode */
    else if (HAL_XSPI_Abort(&hospi_nor[Instance]) != HAL_OK)
20002c04:	687b      	ldr	r3, [r7, #4]
20002c06:	225c      	movs	r2, #92	@ 0x5c
20002c08:	fb02 f303 	mul.w	r3, r2, r3
20002c0c:	4a0d      	ldr	r2, [pc, #52]	@ (20002c44 <BSP_OSPI_NOR_DisableMemoryMappedMode+0x74>)
20002c0e:	4413      	add	r3, r2
20002c10:	4618      	mov	r0, r3
20002c12:	f006 fcbf 	bl	20009594 <HAL_XSPI_Abort>
20002c16:	4603      	mov	r3, r0
20002c18:	2b00      	cmp	r3, #0
20002c1a:	d003      	beq.n	20002c24 <BSP_OSPI_NOR_DisableMemoryMappedMode+0x54>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
20002c1c:	f06f 0303 	mvn.w	r3, #3
20002c20:	60fb      	str	r3, [r7, #12]
20002c22:	e007      	b.n	20002c34 <BSP_OSPI_NOR_DisableMemoryMappedMode+0x64>
    }
    else /* Update OSPI NOR context if all operations are well done */
    {
      Ospi_Nor_Ctx[Instance].IsInitialized = OSPI_ACCESS_INDIRECT;
20002c24:	4906      	ldr	r1, [pc, #24]	@ (20002c40 <BSP_OSPI_NOR_DisableMemoryMappedMode+0x70>)
20002c26:	687a      	ldr	r2, [r7, #4]
20002c28:	4613      	mov	r3, r2
20002c2a:	005b      	lsls	r3, r3, #1
20002c2c:	4413      	add	r3, r2
20002c2e:	440b      	add	r3, r1
20002c30:	2201      	movs	r2, #1
20002c32:	701a      	strb	r2, [r3, #0]
    }
  }

  /* Return BSP status */
  return ret;
20002c34:	68fb      	ldr	r3, [r7, #12]
}
20002c36:	4618      	mov	r0, r3
20002c38:	3710      	adds	r7, #16
20002c3a:	46bd      	mov	sp, r7
20002c3c:	bd80      	pop	{r7, pc}
20002c3e:	bf00      	nop
20002c40:	20000624 	.word	0x20000624
20002c44:	200005c8 	.word	0x200005c8

20002c48 <BSP_OSPI_NOR_ConfigFlash>:
  * @param  Mode      OSPI mode
  * @param  Rate      OSPI transfer rate
  * @retval BSP status
  */
int32_t BSP_OSPI_NOR_ConfigFlash(uint32_t Instance, BSP_OSPI_NOR_Interface_t Mode, BSP_OSPI_NOR_Transfer_t Rate)
{
20002c48:	b580      	push	{r7, lr}
20002c4a:	b084      	sub	sp, #16
20002c4c:	af00      	add	r7, sp, #0
20002c4e:	6078      	str	r0, [r7, #4]
20002c50:	460b      	mov	r3, r1
20002c52:	70fb      	strb	r3, [r7, #3]
20002c54:	4613      	mov	r3, r2
20002c56:	70bb      	strb	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
20002c58:	2300      	movs	r3, #0
20002c5a:	60fb      	str	r3, [r7, #12]

  /* Check if the instance is supported */
  if (Instance >= OSPI_NOR_INSTANCES_NUMBER)
20002c5c:	687b      	ldr	r3, [r7, #4]
20002c5e:	2b00      	cmp	r3, #0
20002c60:	d003      	beq.n	20002c6a <BSP_OSPI_NOR_ConfigFlash+0x22>
  {
    ret = BSP_ERROR_WRONG_PARAM;
20002c62:	f06f 0301 	mvn.w	r3, #1
20002c66:	60fb      	str	r3, [r7, #12]
20002c68:	e072      	b.n	20002d50 <BSP_OSPI_NOR_ConfigFlash+0x108>
  }
  else
  {
    /* Check if MMP mode locked ************************************************/
    if (Ospi_Nor_Ctx[Instance].IsInitialized == OSPI_ACCESS_MMP)
20002c6a:	493c      	ldr	r1, [pc, #240]	@ (20002d5c <BSP_OSPI_NOR_ConfigFlash+0x114>)
20002c6c:	687a      	ldr	r2, [r7, #4]
20002c6e:	4613      	mov	r3, r2
20002c70:	005b      	lsls	r3, r3, #1
20002c72:	4413      	add	r3, r2
20002c74:	440b      	add	r3, r1
20002c76:	781b      	ldrb	r3, [r3, #0]
20002c78:	2b02      	cmp	r3, #2
20002c7a:	d103      	bne.n	20002c84 <BSP_OSPI_NOR_ConfigFlash+0x3c>
    {
      ret = BSP_ERROR_OSPI_MMP_LOCK_FAILURE;
20002c7c:	f06f 0319 	mvn.w	r3, #25
20002c80:	60fb      	str	r3, [r7, #12]
20002c82:	e065      	b.n	20002d50 <BSP_OSPI_NOR_ConfigFlash+0x108>
    }
    else
    {
      /* Setup Flash interface ***************************************************/
      switch (Ospi_Nor_Ctx[Instance].InterfaceMode)
20002c84:	4935      	ldr	r1, [pc, #212]	@ (20002d5c <BSP_OSPI_NOR_ConfigFlash+0x114>)
20002c86:	687a      	ldr	r2, [r7, #4]
20002c88:	4613      	mov	r3, r2
20002c8a:	005b      	lsls	r3, r3, #1
20002c8c:	4413      	add	r3, r2
20002c8e:	440b      	add	r3, r1
20002c90:	3301      	adds	r3, #1
20002c92:	781b      	ldrb	r3, [r3, #0]
20002c94:	2b01      	cmp	r3, #1
20002c96:	d12b      	bne.n	20002cf0 <BSP_OSPI_NOR_ConfigFlash+0xa8>
      {
        case BSP_OSPI_NOR_OPI_MODE :  /* 8-8-8 commands */
          if ((Mode != BSP_OSPI_NOR_OPI_MODE) || (Rate != Ospi_Nor_Ctx[Instance].TransferRate))
20002c98:	78fb      	ldrb	r3, [r7, #3]
20002c9a:	2b01      	cmp	r3, #1
20002c9c:	d10a      	bne.n	20002cb4 <BSP_OSPI_NOR_ConfigFlash+0x6c>
20002c9e:	492f      	ldr	r1, [pc, #188]	@ (20002d5c <BSP_OSPI_NOR_ConfigFlash+0x114>)
20002ca0:	687a      	ldr	r2, [r7, #4]
20002ca2:	4613      	mov	r3, r2
20002ca4:	005b      	lsls	r3, r3, #1
20002ca6:	4413      	add	r3, r2
20002ca8:	440b      	add	r3, r1
20002caa:	3302      	adds	r3, #2
20002cac:	781b      	ldrb	r3, [r3, #0]
20002cae:	78ba      	ldrb	r2, [r7, #2]
20002cb0:	429a      	cmp	r2, r3
20002cb2:	d02d      	beq.n	20002d10 <BSP_OSPI_NOR_ConfigFlash+0xc8>
          {
            /* Exit OPI mode */
            ret = OSPI_NOR_ExitOPIMode(Instance);
20002cb4:	6878      	ldr	r0, [r7, #4]
20002cb6:	f000 fc8b 	bl	200035d0 <OSPI_NOR_ExitOPIMode>
20002cba:	60f8      	str	r0, [r7, #12]

            if ((ret == BSP_ERROR_NONE) && (Mode == BSP_OSPI_NOR_OPI_MODE))
20002cbc:	68fb      	ldr	r3, [r7, #12]
20002cbe:	2b00      	cmp	r3, #0
20002cc0:	d126      	bne.n	20002d10 <BSP_OSPI_NOR_ConfigFlash+0xc8>
20002cc2:	78fb      	ldrb	r3, [r7, #3]
20002cc4:	2b01      	cmp	r3, #1
20002cc6:	d123      	bne.n	20002d10 <BSP_OSPI_NOR_ConfigFlash+0xc8>
            {

              if (Ospi_Nor_Ctx[Instance].TransferRate == BSP_OSPI_NOR_STR_TRANSFER)
20002cc8:	4924      	ldr	r1, [pc, #144]	@ (20002d5c <BSP_OSPI_NOR_ConfigFlash+0x114>)
20002cca:	687a      	ldr	r2, [r7, #4]
20002ccc:	4613      	mov	r3, r2
20002cce:	005b      	lsls	r3, r3, #1
20002cd0:	4413      	add	r3, r2
20002cd2:	440b      	add	r3, r1
20002cd4:	3302      	adds	r3, #2
20002cd6:	781b      	ldrb	r3, [r3, #0]
20002cd8:	2b00      	cmp	r3, #0
20002cda:	d104      	bne.n	20002ce6 <BSP_OSPI_NOR_ConfigFlash+0x9e>
              {
                /* Enter DTR OPI mode */
                ret = OSPI_NOR_EnterDOPIMode(Instance);
20002cdc:	6878      	ldr	r0, [r7, #4]
20002cde:	f000 facf 	bl	20003280 <OSPI_NOR_EnterDOPIMode>
20002ce2:	60f8      	str	r0, [r7, #12]
                /* Enter STR OPI mode */
                ret = OSPI_NOR_EnterSOPIMode(Instance);
              }
            }
          }
          break;
20002ce4:	e014      	b.n	20002d10 <BSP_OSPI_NOR_ConfigFlash+0xc8>
                ret = OSPI_NOR_EnterSOPIMode(Instance);
20002ce6:	6878      	ldr	r0, [r7, #4]
20002ce8:	f000 fbb0 	bl	2000344c <OSPI_NOR_EnterSOPIMode>
20002cec:	60f8      	str	r0, [r7, #12]
          break;
20002cee:	e00f      	b.n	20002d10 <BSP_OSPI_NOR_ConfigFlash+0xc8>

        case BSP_OSPI_NOR_SPI_MODE :  /* 1-1-1 commands, Power on H/W default setting */
        default :
          if (Mode == BSP_OSPI_NOR_OPI_MODE)
20002cf0:	78fb      	ldrb	r3, [r7, #3]
20002cf2:	2b01      	cmp	r3, #1
20002cf4:	d10e      	bne.n	20002d14 <BSP_OSPI_NOR_ConfigFlash+0xcc>
          {
            if (Rate == BSP_OSPI_NOR_STR_TRANSFER)
20002cf6:	78bb      	ldrb	r3, [r7, #2]
20002cf8:	2b00      	cmp	r3, #0
20002cfa:	d104      	bne.n	20002d06 <BSP_OSPI_NOR_ConfigFlash+0xbe>
            {
              /* Enter STR OPI mode */
              ret = OSPI_NOR_EnterSOPIMode(Instance);
20002cfc:	6878      	ldr	r0, [r7, #4]
20002cfe:	f000 fba5 	bl	2000344c <OSPI_NOR_EnterSOPIMode>
20002d02:	60f8      	str	r0, [r7, #12]
            {
              /* Enter DTR OPI mode */
              ret = OSPI_NOR_EnterDOPIMode(Instance);
            }
          }
          break;
20002d04:	e006      	b.n	20002d14 <BSP_OSPI_NOR_ConfigFlash+0xcc>
              ret = OSPI_NOR_EnterDOPIMode(Instance);
20002d06:	6878      	ldr	r0, [r7, #4]
20002d08:	f000 faba 	bl	20003280 <OSPI_NOR_EnterDOPIMode>
20002d0c:	60f8      	str	r0, [r7, #12]
          break;
20002d0e:	e001      	b.n	20002d14 <BSP_OSPI_NOR_ConfigFlash+0xcc>
          break;
20002d10:	bf00      	nop
20002d12:	e000      	b.n	20002d16 <BSP_OSPI_NOR_ConfigFlash+0xce>
          break;
20002d14:	bf00      	nop
      }

      /* Update OSPI context if all operations are well done */
      if (ret == BSP_ERROR_NONE)
20002d16:	68fb      	ldr	r3, [r7, #12]
20002d18:	2b00      	cmp	r3, #0
20002d1a:	d119      	bne.n	20002d50 <BSP_OSPI_NOR_ConfigFlash+0x108>
      {
        /* Update current status parameter *****************************************/
        Ospi_Nor_Ctx[Instance].IsInitialized = OSPI_ACCESS_INDIRECT;
20002d1c:	490f      	ldr	r1, [pc, #60]	@ (20002d5c <BSP_OSPI_NOR_ConfigFlash+0x114>)
20002d1e:	687a      	ldr	r2, [r7, #4]
20002d20:	4613      	mov	r3, r2
20002d22:	005b      	lsls	r3, r3, #1
20002d24:	4413      	add	r3, r2
20002d26:	440b      	add	r3, r1
20002d28:	2201      	movs	r2, #1
20002d2a:	701a      	strb	r2, [r3, #0]
        Ospi_Nor_Ctx[Instance].InterfaceMode = Mode;
20002d2c:	490b      	ldr	r1, [pc, #44]	@ (20002d5c <BSP_OSPI_NOR_ConfigFlash+0x114>)
20002d2e:	687a      	ldr	r2, [r7, #4]
20002d30:	4613      	mov	r3, r2
20002d32:	005b      	lsls	r3, r3, #1
20002d34:	4413      	add	r3, r2
20002d36:	440b      	add	r3, r1
20002d38:	3301      	adds	r3, #1
20002d3a:	78fa      	ldrb	r2, [r7, #3]
20002d3c:	701a      	strb	r2, [r3, #0]
        Ospi_Nor_Ctx[Instance].TransferRate  = Rate;
20002d3e:	4907      	ldr	r1, [pc, #28]	@ (20002d5c <BSP_OSPI_NOR_ConfigFlash+0x114>)
20002d40:	687a      	ldr	r2, [r7, #4]
20002d42:	4613      	mov	r3, r2
20002d44:	005b      	lsls	r3, r3, #1
20002d46:	4413      	add	r3, r2
20002d48:	440b      	add	r3, r1
20002d4a:	3302      	adds	r3, #2
20002d4c:	78ba      	ldrb	r2, [r7, #2]
20002d4e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Return BSP status */
  return ret;
20002d50:	68fb      	ldr	r3, [r7, #12]
}
20002d52:	4618      	mov	r0, r3
20002d54:	3710      	adds	r7, #16
20002d56:	46bd      	mov	sp, r7
20002d58:	bd80      	pop	{r7, pc}
20002d5a:	bf00      	nop
20002d5c:	20000624 	.word	0x20000624

20002d60 <OSPI_NOR_MspInit>:
  * @brief  Initializes the OSPI MSP.
  * @param  hospi OSPI handle
  * @retval None
  */
static void OSPI_NOR_MspInit(XSPI_HandleTypeDef *hospi)
{
20002d60:	b580      	push	{r7, lr}
20002d62:	b094      	sub	sp, #80	@ 0x50
20002d64:	af00      	add	r7, sp, #0
20002d66:	6078      	str	r0, [r7, #4]

  /* hospi unused argument(s) compilation warning */
  UNUSED(hospi);

  /* Enable the OctoSPI memory interface clock */
  OSPI_NOR_CLK_ENABLE();
20002d68:	4bb7      	ldr	r3, [pc, #732]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002d6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20002d6e:	4ab6      	ldr	r2, [pc, #728]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002d70:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
20002d74:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
20002d78:	4bb3      	ldr	r3, [pc, #716]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002d7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
20002d7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
20002d82:	63bb      	str	r3, [r7, #56]	@ 0x38
20002d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

  /* Reset the OctoSPI memory interface */
  OSPI_NOR_FORCE_RESET();
20002d86:	4bb0      	ldr	r3, [pc, #704]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002d88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20002d8a:	4aaf      	ldr	r2, [pc, #700]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002d8c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
20002d90:	66d3      	str	r3, [r2, #108]	@ 0x6c
  OSPI_NOR_RELEASE_RESET();
20002d92:	4bad      	ldr	r3, [pc, #692]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002d94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20002d96:	4aac      	ldr	r2, [pc, #688]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002d98:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
20002d9c:	66d3      	str	r3, [r2, #108]	@ 0x6c

  /* Enable GPIO clocks */
  OSPI_NOR_CLK_GPIO_CLK_ENABLE();
20002d9e:	4baa      	ldr	r3, [pc, #680]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002da0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002da4:	4aa8      	ldr	r2, [pc, #672]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002da6:	f043 0320 	orr.w	r3, r3, #32
20002daa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20002dae:	4ba6      	ldr	r3, [pc, #664]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002db0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002db4:	f003 0320 	and.w	r3, r3, #32
20002db8:	637b      	str	r3, [r7, #52]	@ 0x34
20002dba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
  OSPI_NOR_DQS_GPIO_CLK_ENABLE();
20002dbc:	4ba2      	ldr	r3, [pc, #648]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002dbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002dc2:	4aa1      	ldr	r2, [pc, #644]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002dc4:	f043 0302 	orr.w	r3, r3, #2
20002dc8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20002dcc:	4b9e      	ldr	r3, [pc, #632]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002dce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002dd2:	f003 0302 	and.w	r3, r3, #2
20002dd6:	633b      	str	r3, [r7, #48]	@ 0x30
20002dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
  OSPI_NOR_CS_GPIO_CLK_ENABLE();
20002dda:	4b9b      	ldr	r3, [pc, #620]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002ddc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002de0:	4a99      	ldr	r2, [pc, #612]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002de2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20002de6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20002dea:	4b97      	ldr	r3, [pc, #604]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002dec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002df0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20002df4:	62fb      	str	r3, [r7, #44]	@ 0x2c
20002df6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  OSPI_NOR_D0_GPIO_CLK_ENABLE();
20002df8:	4b93      	ldr	r3, [pc, #588]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002dfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002dfe:	4a92      	ldr	r2, [pc, #584]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002e00:	f043 0302 	orr.w	r3, r3, #2
20002e04:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20002e08:	4b8f      	ldr	r3, [pc, #572]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002e0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002e0e:	f003 0302 	and.w	r3, r3, #2
20002e12:	62bb      	str	r3, [r7, #40]	@ 0x28
20002e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  OSPI_NOR_D1_GPIO_CLK_ENABLE();
20002e16:	4b8c      	ldr	r3, [pc, #560]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002e18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002e1c:	4a8a      	ldr	r2, [pc, #552]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002e1e:	f043 0308 	orr.w	r3, r3, #8
20002e22:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20002e26:	4b88      	ldr	r3, [pc, #544]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002e28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002e2c:	f003 0308 	and.w	r3, r3, #8
20002e30:	627b      	str	r3, [r7, #36]	@ 0x24
20002e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  OSPI_NOR_D2_GPIO_CLK_ENABLE();
20002e34:	4b84      	ldr	r3, [pc, #528]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002e36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002e3a:	4a83      	ldr	r2, [pc, #524]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002e3c:	f043 0304 	orr.w	r3, r3, #4
20002e40:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20002e44:	4b80      	ldr	r3, [pc, #512]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002e46:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002e4a:	f003 0304 	and.w	r3, r3, #4
20002e4e:	623b      	str	r3, [r7, #32]
20002e50:	6a3b      	ldr	r3, [r7, #32]
  OSPI_NOR_D3_GPIO_CLK_ENABLE();
20002e52:	4b7d      	ldr	r3, [pc, #500]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002e54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002e58:	4a7b      	ldr	r2, [pc, #492]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002e5a:	f043 0308 	orr.w	r3, r3, #8
20002e5e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20002e62:	4b79      	ldr	r3, [pc, #484]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002e64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002e68:	f003 0308 	and.w	r3, r3, #8
20002e6c:	61fb      	str	r3, [r7, #28]
20002e6e:	69fb      	ldr	r3, [r7, #28]
  OSPI_NOR_D4_GPIO_CLK_ENABLE();
20002e70:	4b75      	ldr	r3, [pc, #468]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002e72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002e76:	4a74      	ldr	r2, [pc, #464]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002e78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
20002e7c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20002e80:	4b71      	ldr	r3, [pc, #452]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002e82:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002e86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20002e8a:	61bb      	str	r3, [r7, #24]
20002e8c:	69bb      	ldr	r3, [r7, #24]
  OSPI_NOR_D5_GPIO_CLK_ENABLE();
20002e8e:	4b6e      	ldr	r3, [pc, #440]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002e90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002e94:	4a6c      	ldr	r2, [pc, #432]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002e96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
20002e9a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20002e9e:	4b6a      	ldr	r3, [pc, #424]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002ea0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002ea4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20002ea8:	617b      	str	r3, [r7, #20]
20002eaa:	697b      	ldr	r3, [r7, #20]
  OSPI_NOR_D6_GPIO_CLK_ENABLE();
20002eac:	4b66      	ldr	r3, [pc, #408]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002eae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002eb2:	4a65      	ldr	r2, [pc, #404]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002eb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
20002eb8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20002ebc:	4b62      	ldr	r3, [pc, #392]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002ebe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002ec2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20002ec6:	613b      	str	r3, [r7, #16]
20002ec8:	693b      	ldr	r3, [r7, #16]
  OSPI_NOR_D7_GPIO_CLK_ENABLE();
20002eca:	4b5f      	ldr	r3, [pc, #380]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002ecc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002ed0:	4a5d      	ldr	r2, [pc, #372]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002ed2:	f043 0304 	orr.w	r3, r3, #4
20002ed6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
20002eda:	4b5b      	ldr	r3, [pc, #364]	@ (20003048 <OSPI_NOR_MspInit+0x2e8>)
20002edc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
20002ee0:	f003 0304 	and.w	r3, r3, #4
20002ee4:	60fb      	str	r3, [r7, #12]
20002ee6:	68fb      	ldr	r3, [r7, #12]

  /* Activate HSLV */
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_CS_GPIO_PORT, OSPI_NOR_CS_PIN);
20002ee8:	2140      	movs	r1, #64	@ 0x40
20002eea:	4858      	ldr	r0, [pc, #352]	@ (2000304c <OSPI_NOR_MspInit+0x2ec>)
20002eec:	f001 fa66 	bl	200043bc <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_CLK_GPIO_PORT, OSPI_NOR_CLK_PIN);
20002ef0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
20002ef4:	4856      	ldr	r0, [pc, #344]	@ (20003050 <OSPI_NOR_MspInit+0x2f0>)
20002ef6:	f001 fa61 	bl	200043bc <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D0_GPIO_PORT, OSPI_NOR_D0_PIN);
20002efa:	2102      	movs	r1, #2
20002efc:	4855      	ldr	r0, [pc, #340]	@ (20003054 <OSPI_NOR_MspInit+0x2f4>)
20002efe:	f001 fa5d 	bl	200043bc <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D1_GPIO_PORT, OSPI_NOR_D1_PIN);
20002f02:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
20002f06:	4854      	ldr	r0, [pc, #336]	@ (20003058 <OSPI_NOR_MspInit+0x2f8>)
20002f08:	f001 fa58 	bl	200043bc <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D2_GPIO_PORT, OSPI_NOR_D3_PIN);
20002f0c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
20002f10:	4852      	ldr	r0, [pc, #328]	@ (2000305c <OSPI_NOR_MspInit+0x2fc>)
20002f12:	f001 fa53 	bl	200043bc <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D3_GPIO_PORT, OSPI_NOR_D3_PIN);
20002f16:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
20002f1a:	484f      	ldr	r0, [pc, #316]	@ (20003058 <OSPI_NOR_MspInit+0x2f8>)
20002f1c:	f001 fa4e 	bl	200043bc <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D4_GPIO_PORT, OSPI_NOR_D4_PIN);
20002f20:	2104      	movs	r1, #4
20002f22:	484f      	ldr	r0, [pc, #316]	@ (20003060 <OSPI_NOR_MspInit+0x300>)
20002f24:	f001 fa4a 	bl	200043bc <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D5_GPIO_PORT, OSPI_NOR_D5_PIN);
20002f28:	2108      	movs	r1, #8
20002f2a:	484d      	ldr	r0, [pc, #308]	@ (20003060 <OSPI_NOR_MspInit+0x300>)
20002f2c:	f001 fa46 	bl	200043bc <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D6_GPIO_PORT, OSPI_NOR_D6_PIN);
20002f30:	f44f 7100 	mov.w	r1, #512	@ 0x200
20002f34:	4845      	ldr	r0, [pc, #276]	@ (2000304c <OSPI_NOR_MspInit+0x2ec>)
20002f36:	f001 fa41 	bl	200043bc <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_D7_GPIO_PORT, OSPI_NOR_D7_PIN);
20002f3a:	2101      	movs	r1, #1
20002f3c:	4847      	ldr	r0, [pc, #284]	@ (2000305c <OSPI_NOR_MspInit+0x2fc>)
20002f3e:	f001 fa3d 	bl	200043bc <HAL_GPIO_EnableHighSPeedLowVoltage>
  HAL_GPIO_EnableHighSPeedLowVoltage(OSPI_NOR_DQS_GPIO_PORT, OSPI_NOR_DQS_PIN);
20002f42:	2104      	movs	r1, #4
20002f44:	4843      	ldr	r0, [pc, #268]	@ (20003054 <OSPI_NOR_MspInit+0x2f4>)
20002f46:	f001 fa39 	bl	200043bc <HAL_GPIO_EnableHighSPeedLowVoltage>

  /* OctoSPI CS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_CS_PIN;
20002f4a:	2340      	movs	r3, #64	@ 0x40
20002f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
20002f4e:	2302      	movs	r3, #2
20002f50:	643b      	str	r3, [r7, #64]	@ 0x40
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
20002f52:	2301      	movs	r3, #1
20002f54:	647b      	str	r3, [r7, #68]	@ 0x44
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
20002f56:	2302      	movs	r3, #2
20002f58:	64bb      	str	r3, [r7, #72]	@ 0x48
  GPIO_InitStruct.Alternate = OSPI_NOR_CS_PIN_AF;
20002f5a:	230a      	movs	r3, #10
20002f5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_CS_GPIO_PORT, &GPIO_InitStruct);
20002f5e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
20002f62:	4619      	mov	r1, r3
20002f64:	4839      	ldr	r0, [pc, #228]	@ (2000304c <OSPI_NOR_MspInit+0x2ec>)
20002f66:	f001 f81b 	bl	20003fa0 <HAL_GPIO_Init>

  /* OctoSPI DQS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_DQS_PIN;
20002f6a:	2304      	movs	r3, #4
20002f6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_DQS_PIN_AF;
20002f6e:	230a      	movs	r3, #10
20002f70:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_DQS_GPIO_PORT, &GPIO_InitStruct);
20002f72:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
20002f76:	4619      	mov	r1, r3
20002f78:	4836      	ldr	r0, [pc, #216]	@ (20003054 <OSPI_NOR_MspInit+0x2f4>)
20002f7a:	f001 f811 	bl	20003fa0 <HAL_GPIO_Init>

  /* OctoSPI CLK GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_CLK_PIN;
20002f7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
20002f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
20002f84:	2300      	movs	r3, #0
20002f86:	647b      	str	r3, [r7, #68]	@ 0x44
  GPIO_InitStruct.Alternate = OSPI_NOR_CLK_PIN_AF;
20002f88:	2309      	movs	r3, #9
20002f8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_CLK_GPIO_PORT, &GPIO_InitStruct);
20002f8c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
20002f90:	4619      	mov	r1, r3
20002f92:	482f      	ldr	r0, [pc, #188]	@ (20003050 <OSPI_NOR_MspInit+0x2f0>)
20002f94:	f001 f804 	bl	20003fa0 <HAL_GPIO_Init>

  /* OctoSPI D0 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D0_PIN;
20002f98:	2302      	movs	r3, #2
20002f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D0_PIN_AF;
20002f9c:	2306      	movs	r3, #6
20002f9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D0_GPIO_PORT, &GPIO_InitStruct);
20002fa0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
20002fa4:	4619      	mov	r1, r3
20002fa6:	482b      	ldr	r0, [pc, #172]	@ (20003054 <OSPI_NOR_MspInit+0x2f4>)
20002fa8:	f000 fffa 	bl	20003fa0 <HAL_GPIO_Init>

  /* OctoSPI D1 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D1_PIN;
20002fac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
20002fb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D1_PIN_AF;
20002fb2:	2309      	movs	r3, #9
20002fb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D1_GPIO_PORT, &GPIO_InitStruct);
20002fb6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
20002fba:	4619      	mov	r1, r3
20002fbc:	4826      	ldr	r0, [pc, #152]	@ (20003058 <OSPI_NOR_MspInit+0x2f8>)
20002fbe:	f000 ffef 	bl	20003fa0 <HAL_GPIO_Init>

  /* OctoSPI D2 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D2_PIN;
20002fc2:	2304      	movs	r3, #4
20002fc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D2_PIN_AF;
20002fc6:	2309      	movs	r3, #9
20002fc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D2_GPIO_PORT, &GPIO_InitStruct);
20002fca:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
20002fce:	4619      	mov	r1, r3
20002fd0:	4822      	ldr	r0, [pc, #136]	@ (2000305c <OSPI_NOR_MspInit+0x2fc>)
20002fd2:	f000 ffe5 	bl	20003fa0 <HAL_GPIO_Init>

  /* OctoSPI D3 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D3_PIN;
20002fd6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
20002fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D3_PIN_AF;
20002fdc:	2309      	movs	r3, #9
20002fde:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D3_GPIO_PORT, &GPIO_InitStruct);
20002fe0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
20002fe4:	4619      	mov	r1, r3
20002fe6:	481c      	ldr	r0, [pc, #112]	@ (20003058 <OSPI_NOR_MspInit+0x2f8>)
20002fe8:	f000 ffda 	bl	20003fa0 <HAL_GPIO_Init>

  /* OctoSPI D4 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D4_PIN;
20002fec:	2304      	movs	r3, #4
20002fee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D4_PIN_AF;
20002ff0:	2309      	movs	r3, #9
20002ff2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D4_GPIO_PORT, &GPIO_InitStruct);
20002ff4:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
20002ff8:	4619      	mov	r1, r3
20002ffa:	4819      	ldr	r0, [pc, #100]	@ (20003060 <OSPI_NOR_MspInit+0x300>)
20002ffc:	f000 ffd0 	bl	20003fa0 <HAL_GPIO_Init>

  /* OctoSPI D5 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D5_PIN;
20003000:	2308      	movs	r3, #8
20003002:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D5_PIN_AF;
20003004:	2309      	movs	r3, #9
20003006:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D5_GPIO_PORT, &GPIO_InitStruct);
20003008:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
2000300c:	4619      	mov	r1, r3
2000300e:	4814      	ldr	r0, [pc, #80]	@ (20003060 <OSPI_NOR_MspInit+0x300>)
20003010:	f000 ffc6 	bl	20003fa0 <HAL_GPIO_Init>

  /* OctoSPI D6 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D6_PIN;
20003014:	f44f 7300 	mov.w	r3, #512	@ 0x200
20003018:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D6_PIN_AF;
2000301a:	2309      	movs	r3, #9
2000301c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D6_GPIO_PORT, &GPIO_InitStruct);
2000301e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
20003022:	4619      	mov	r1, r3
20003024:	4809      	ldr	r0, [pc, #36]	@ (2000304c <OSPI_NOR_MspInit+0x2ec>)
20003026:	f000 ffbb 	bl	20003fa0 <HAL_GPIO_Init>

  /* OctoSPI D7 GPIO pin configuration  */
  GPIO_InitStruct.Pin       = OSPI_NOR_D7_PIN;
2000302a:	2301      	movs	r3, #1
2000302c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  GPIO_InitStruct.Alternate = OSPI_NOR_D7_PIN_AF;
2000302e:	230a      	movs	r3, #10
20003030:	64fb      	str	r3, [r7, #76]	@ 0x4c
  HAL_GPIO_Init(OSPI_NOR_D7_GPIO_PORT, &GPIO_InitStruct);
20003032:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
20003036:	4619      	mov	r1, r3
20003038:	4808      	ldr	r0, [pc, #32]	@ (2000305c <OSPI_NOR_MspInit+0x2fc>)
2000303a:	f000 ffb1 	bl	20003fa0 <HAL_GPIO_Init>
}
2000303e:	bf00      	nop
20003040:	3750      	adds	r7, #80	@ 0x50
20003042:	46bd      	mov	sp, r7
20003044:	bd80      	pop	{r7, pc}
20003046:	bf00      	nop
20003048:	44020c00 	.word	0x44020c00
2000304c:	42021800 	.word	0x42021800
20003050:	42021400 	.word	0x42021400
20003054:	42020400 	.word	0x42020400
20003058:	42020c00 	.word	0x42020c00
2000305c:	42020800 	.word	0x42020800
20003060:	42021c00 	.word	0x42021c00

20003064 <OSPI_NOR_MspDeInit>:
  * @brief  De-Initializes the OSPI MSP.
  * @param  hospi OSPI handle
  * @retval None
  */
static void OSPI_NOR_MspDeInit(XSPI_HandleTypeDef *hospi)
{
20003064:	b580      	push	{r7, lr}
20003066:	b082      	sub	sp, #8
20003068:	af00      	add	r7, sp, #0
2000306a:	6078      	str	r0, [r7, #4]
  /* hospi unused argument(s) compilation warning */
  UNUSED(hospi);

  /* OctoSPI GPIO pins de-configuration  */
  HAL_GPIO_DeInit(OSPI_NOR_CLK_GPIO_PORT, OSPI_NOR_CLK_PIN);
2000306c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
20003070:	4822      	ldr	r0, [pc, #136]	@ (200030fc <OSPI_NOR_MspDeInit+0x98>)
20003072:	f001 f8e7 	bl	20004244 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(OSPI_NOR_DQS_GPIO_PORT, OSPI_NOR_DQS_PIN);
20003076:	2104      	movs	r1, #4
20003078:	4821      	ldr	r0, [pc, #132]	@ (20003100 <OSPI_NOR_MspDeInit+0x9c>)
2000307a:	f001 f8e3 	bl	20004244 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(OSPI_NOR_CS_GPIO_PORT, OSPI_NOR_CS_PIN);
2000307e:	2140      	movs	r1, #64	@ 0x40
20003080:	4820      	ldr	r0, [pc, #128]	@ (20003104 <OSPI_NOR_MspDeInit+0xa0>)
20003082:	f001 f8df 	bl	20004244 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(OSPI_NOR_D0_GPIO_PORT, OSPI_NOR_D0_PIN);
20003086:	2102      	movs	r1, #2
20003088:	481d      	ldr	r0, [pc, #116]	@ (20003100 <OSPI_NOR_MspDeInit+0x9c>)
2000308a:	f001 f8db 	bl	20004244 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(OSPI_NOR_D1_GPIO_PORT, OSPI_NOR_D1_PIN);
2000308e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
20003092:	481d      	ldr	r0, [pc, #116]	@ (20003108 <OSPI_NOR_MspDeInit+0xa4>)
20003094:	f001 f8d6 	bl	20004244 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(OSPI_NOR_D2_GPIO_PORT, OSPI_NOR_D2_PIN);
20003098:	2104      	movs	r1, #4
2000309a:	481c      	ldr	r0, [pc, #112]	@ (2000310c <OSPI_NOR_MspDeInit+0xa8>)
2000309c:	f001 f8d2 	bl	20004244 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(OSPI_NOR_D3_GPIO_PORT, OSPI_NOR_D3_PIN);
200030a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
200030a4:	4818      	ldr	r0, [pc, #96]	@ (20003108 <OSPI_NOR_MspDeInit+0xa4>)
200030a6:	f001 f8cd 	bl	20004244 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(OSPI_NOR_D4_GPIO_PORT, OSPI_NOR_D4_PIN);
200030aa:	2104      	movs	r1, #4
200030ac:	4818      	ldr	r0, [pc, #96]	@ (20003110 <OSPI_NOR_MspDeInit+0xac>)
200030ae:	f001 f8c9 	bl	20004244 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(OSPI_NOR_D5_GPIO_PORT, OSPI_NOR_D5_PIN);
200030b2:	2108      	movs	r1, #8
200030b4:	4816      	ldr	r0, [pc, #88]	@ (20003110 <OSPI_NOR_MspDeInit+0xac>)
200030b6:	f001 f8c5 	bl	20004244 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(OSPI_NOR_D6_GPIO_PORT, OSPI_NOR_D6_PIN);
200030ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
200030be:	4811      	ldr	r0, [pc, #68]	@ (20003104 <OSPI_NOR_MspDeInit+0xa0>)
200030c0:	f001 f8c0 	bl	20004244 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(OSPI_NOR_D7_GPIO_PORT, OSPI_NOR_D7_PIN);
200030c4:	2101      	movs	r1, #1
200030c6:	4811      	ldr	r0, [pc, #68]	@ (2000310c <OSPI_NOR_MspDeInit+0xa8>)
200030c8:	f001 f8bc 	bl	20004244 <HAL_GPIO_DeInit>

  /* Reset the OctoSPI memory interface */
  OSPI_NOR_FORCE_RESET();
200030cc:	4b11      	ldr	r3, [pc, #68]	@ (20003114 <OSPI_NOR_MspDeInit+0xb0>)
200030ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200030d0:	4a10      	ldr	r2, [pc, #64]	@ (20003114 <OSPI_NOR_MspDeInit+0xb0>)
200030d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
200030d6:	66d3      	str	r3, [r2, #108]	@ 0x6c
  OSPI_NOR_RELEASE_RESET();
200030d8:	4b0e      	ldr	r3, [pc, #56]	@ (20003114 <OSPI_NOR_MspDeInit+0xb0>)
200030da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
200030dc:	4a0d      	ldr	r2, [pc, #52]	@ (20003114 <OSPI_NOR_MspDeInit+0xb0>)
200030de:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
200030e2:	66d3      	str	r3, [r2, #108]	@ 0x6c

  /* Disable the OctoSPI memory interface clock */
  OSPI_NOR_CLK_DISABLE();
200030e4:	4b0b      	ldr	r3, [pc, #44]	@ (20003114 <OSPI_NOR_MspDeInit+0xb0>)
200030e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
200030ea:	4a0a      	ldr	r2, [pc, #40]	@ (20003114 <OSPI_NOR_MspDeInit+0xb0>)
200030ec:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
200030f0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
200030f4:	bf00      	nop
200030f6:	3708      	adds	r7, #8
200030f8:	46bd      	mov	sp, r7
200030fa:	bd80      	pop	{r7, pc}
200030fc:	42021400 	.word	0x42021400
20003100:	42020400 	.word	0x42020400
20003104:	42021800 	.word	0x42021800
20003108:	42020c00 	.word	0x42020c00
2000310c:	42020800 	.word	0x42020800
20003110:	42021c00 	.word	0x42021c00
20003114:	44020c00 	.word	0x44020c00

20003118 <OSPI_NOR_ResetMemory>:
  * @brief  This function reset the OSPI memory.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static int32_t OSPI_NOR_ResetMemory(uint32_t Instance)
{
20003118:	b590      	push	{r4, r7, lr}
2000311a:	b085      	sub	sp, #20
2000311c:	af00      	add	r7, sp, #0
2000311e:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
20003120:	2300      	movs	r3, #0
20003122:	60fb      	str	r3, [r7, #12]

  if (MX25LM51245G_ResetEnable(&hospi_nor[Instance], BSP_OSPI_NOR_SPI_MODE,
20003124:	687b      	ldr	r3, [r7, #4]
20003126:	225c      	movs	r2, #92	@ 0x5c
20003128:	fb02 f303 	mul.w	r3, r2, r3
2000312c:	4a52      	ldr	r2, [pc, #328]	@ (20003278 <OSPI_NOR_ResetMemory+0x160>)
2000312e:	4413      	add	r3, r2
20003130:	2200      	movs	r2, #0
20003132:	2100      	movs	r1, #0
20003134:	4618      	mov	r0, r3
20003136:	f7ff f8a5 	bl	20002284 <MX25LM51245G_ResetEnable>
2000313a:	4603      	mov	r3, r0
2000313c:	2b00      	cmp	r3, #0
2000313e:	d003      	beq.n	20003148 <OSPI_NOR_ResetMemory+0x30>
                               BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
20003140:	f06f 0304 	mvn.w	r3, #4
20003144:	60fb      	str	r3, [r7, #12]
20003146:	e092      	b.n	2000326e <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetMemory(&hospi_nor[Instance], BSP_OSPI_NOR_SPI_MODE,
20003148:	687b      	ldr	r3, [r7, #4]
2000314a:	225c      	movs	r2, #92	@ 0x5c
2000314c:	fb02 f303 	mul.w	r3, r2, r3
20003150:	4a49      	ldr	r2, [pc, #292]	@ (20003278 <OSPI_NOR_ResetMemory+0x160>)
20003152:	4413      	add	r3, r2
20003154:	2200      	movs	r2, #0
20003156:	2100      	movs	r1, #0
20003158:	4618      	mov	r0, r3
2000315a:	f7ff f8eb 	bl	20002334 <MX25LM51245G_ResetMemory>
2000315e:	4603      	mov	r3, r0
20003160:	2b00      	cmp	r3, #0
20003162:	d003      	beq.n	2000316c <OSPI_NOR_ResetMemory+0x54>
                                    BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
20003164:	f06f 0304 	mvn.w	r3, #4
20003168:	60fb      	str	r3, [r7, #12]
2000316a:	e080      	b.n	2000326e <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetEnable(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
2000316c:	687b      	ldr	r3, [r7, #4]
2000316e:	225c      	movs	r2, #92	@ 0x5c
20003170:	fb02 f303 	mul.w	r3, r2, r3
20003174:	4a40      	ldr	r2, [pc, #256]	@ (20003278 <OSPI_NOR_ResetMemory+0x160>)
20003176:	4413      	add	r3, r2
20003178:	2200      	movs	r2, #0
2000317a:	2101      	movs	r1, #1
2000317c:	4618      	mov	r0, r3
2000317e:	f7ff f881 	bl	20002284 <MX25LM51245G_ResetEnable>
20003182:	4603      	mov	r3, r0
20003184:	2b00      	cmp	r3, #0
20003186:	d003      	beq.n	20003190 <OSPI_NOR_ResetMemory+0x78>
                                    BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
20003188:	f06f 0304 	mvn.w	r3, #4
2000318c:	60fb      	str	r3, [r7, #12]
2000318e:	e06e      	b.n	2000326e <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetMemory(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
20003190:	687b      	ldr	r3, [r7, #4]
20003192:	225c      	movs	r2, #92	@ 0x5c
20003194:	fb02 f303 	mul.w	r3, r2, r3
20003198:	4a37      	ldr	r2, [pc, #220]	@ (20003278 <OSPI_NOR_ResetMemory+0x160>)
2000319a:	4413      	add	r3, r2
2000319c:	2200      	movs	r2, #0
2000319e:	2101      	movs	r1, #1
200031a0:	4618      	mov	r0, r3
200031a2:	f7ff f8c7 	bl	20002334 <MX25LM51245G_ResetMemory>
200031a6:	4603      	mov	r3, r0
200031a8:	2b00      	cmp	r3, #0
200031aa:	d003      	beq.n	200031b4 <OSPI_NOR_ResetMemory+0x9c>
                                    BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
200031ac:	f06f 0304 	mvn.w	r3, #4
200031b0:	60fb      	str	r3, [r7, #12]
200031b2:	e05c      	b.n	2000326e <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetEnable(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
200031b4:	687b      	ldr	r3, [r7, #4]
200031b6:	225c      	movs	r2, #92	@ 0x5c
200031b8:	fb02 f303 	mul.w	r3, r2, r3
200031bc:	4a2e      	ldr	r2, [pc, #184]	@ (20003278 <OSPI_NOR_ResetMemory+0x160>)
200031be:	4413      	add	r3, r2
200031c0:	2201      	movs	r2, #1
200031c2:	2101      	movs	r1, #1
200031c4:	4618      	mov	r0, r3
200031c6:	f7ff f85d 	bl	20002284 <MX25LM51245G_ResetEnable>
200031ca:	4603      	mov	r3, r0
200031cc:	2b00      	cmp	r3, #0
200031ce:	d003      	beq.n	200031d8 <OSPI_NOR_ResetMemory+0xc0>
                                    BSP_OSPI_NOR_DTR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
200031d0:	f06f 0304 	mvn.w	r3, #4
200031d4:	60fb      	str	r3, [r7, #12]
200031d6:	e04a      	b.n	2000326e <OSPI_NOR_ResetMemory+0x156>
  }
  else if (MX25LM51245G_ResetMemory(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
200031d8:	687b      	ldr	r3, [r7, #4]
200031da:	225c      	movs	r2, #92	@ 0x5c
200031dc:	fb02 f303 	mul.w	r3, r2, r3
200031e0:	4a25      	ldr	r2, [pc, #148]	@ (20003278 <OSPI_NOR_ResetMemory+0x160>)
200031e2:	4413      	add	r3, r2
200031e4:	2201      	movs	r2, #1
200031e6:	2101      	movs	r1, #1
200031e8:	4618      	mov	r0, r3
200031ea:	f7ff f8a3 	bl	20002334 <MX25LM51245G_ResetMemory>
200031ee:	4603      	mov	r3, r0
200031f0:	2b00      	cmp	r3, #0
200031f2:	d003      	beq.n	200031fc <OSPI_NOR_ResetMemory+0xe4>
                                    BSP_OSPI_NOR_DTR_TRANSFER) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
200031f4:	f06f 0304 	mvn.w	r3, #4
200031f8:	60fb      	str	r3, [r7, #12]
200031fa:	e038      	b.n	2000326e <OSPI_NOR_ResetMemory+0x156>
  }
  else
  {
    Ospi_Nor_Ctx[Instance].IsInitialized = OSPI_ACCESS_INDIRECT;     /* After reset S/W setting to indirect access  */
200031fc:	491f      	ldr	r1, [pc, #124]	@ (2000327c <OSPI_NOR_ResetMemory+0x164>)
200031fe:	687a      	ldr	r2, [r7, #4]
20003200:	4613      	mov	r3, r2
20003202:	005b      	lsls	r3, r3, #1
20003204:	4413      	add	r3, r2
20003206:	440b      	add	r3, r1
20003208:	2201      	movs	r2, #1
2000320a:	701a      	strb	r2, [r3, #0]
    Ospi_Nor_Ctx[Instance].InterfaceMode = BSP_OSPI_NOR_SPI_MODE;    /* After reset H/W back to SPI mode by default */
2000320c:	491b      	ldr	r1, [pc, #108]	@ (2000327c <OSPI_NOR_ResetMemory+0x164>)
2000320e:	687a      	ldr	r2, [r7, #4]
20003210:	4613      	mov	r3, r2
20003212:	005b      	lsls	r3, r3, #1
20003214:	4413      	add	r3, r2
20003216:	440b      	add	r3, r1
20003218:	3301      	adds	r3, #1
2000321a:	2200      	movs	r2, #0
2000321c:	701a      	strb	r2, [r3, #0]
    Ospi_Nor_Ctx[Instance].TransferRate  = BSP_OSPI_NOR_STR_TRANSFER; /* After reset S/W setting to STR mode        */
2000321e:	4917      	ldr	r1, [pc, #92]	@ (2000327c <OSPI_NOR_ResetMemory+0x164>)
20003220:	687a      	ldr	r2, [r7, #4]
20003222:	4613      	mov	r3, r2
20003224:	005b      	lsls	r3, r3, #1
20003226:	4413      	add	r3, r2
20003228:	440b      	add	r3, r1
2000322a:	3302      	adds	r3, #2
2000322c:	2200      	movs	r2, #0
2000322e:	701a      	strb	r2, [r3, #0]

    /* Wait SWreset CMD is effective and check that memory is ready */
    if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
20003230:	687b      	ldr	r3, [r7, #4]
20003232:	225c      	movs	r2, #92	@ 0x5c
20003234:	fb02 f303 	mul.w	r3, r2, r3
20003238:	4a0f      	ldr	r2, [pc, #60]	@ (20003278 <OSPI_NOR_ResetMemory+0x160>)
2000323a:	1898      	adds	r0, r3, r2
2000323c:	490f      	ldr	r1, [pc, #60]	@ (2000327c <OSPI_NOR_ResetMemory+0x164>)
2000323e:	687a      	ldr	r2, [r7, #4]
20003240:	4613      	mov	r3, r2
20003242:	005b      	lsls	r3, r3, #1
20003244:	4413      	add	r3, r2
20003246:	440b      	add	r3, r1
20003248:	3301      	adds	r3, #1
2000324a:	7819      	ldrb	r1, [r3, #0]
2000324c:	4c0b      	ldr	r4, [pc, #44]	@ (2000327c <OSPI_NOR_ResetMemory+0x164>)
2000324e:	687a      	ldr	r2, [r7, #4]
20003250:	4613      	mov	r3, r2
20003252:	005b      	lsls	r3, r3, #1
20003254:	4413      	add	r3, r2
20003256:	4423      	add	r3, r4
20003258:	3302      	adds	r3, #2
2000325a:	781b      	ldrb	r3, [r3, #0]
2000325c:	461a      	mov	r2, r3
2000325e:	f7fe f93a 	bl	200014d6 <MX25LM51245G_AutoPollingMemReady>
20003262:	4603      	mov	r3, r0
20003264:	2b00      	cmp	r3, #0
20003266:	d002      	beq.n	2000326e <OSPI_NOR_ResetMemory+0x156>
                                         Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
20003268:	f06f 0304 	mvn.w	r3, #4
2000326c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return BSP status */
  return ret;
2000326e:	68fb      	ldr	r3, [r7, #12]
}
20003270:	4618      	mov	r0, r3
20003272:	3714      	adds	r7, #20
20003274:	46bd      	mov	sp, r7
20003276:	bd90      	pop	{r4, r7, pc}
20003278:	200005c8 	.word	0x200005c8
2000327c:	20000624 	.word	0x20000624

20003280 <OSPI_NOR_EnterDOPIMode>:
  * @brief  This function enables the octal DTR mode of the memory.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static int32_t OSPI_NOR_EnterDOPIMode(uint32_t Instance)
{
20003280:	b590      	push	{r4, r7, lr}
20003282:	b087      	sub	sp, #28
20003284:	af02      	add	r7, sp, #8
20003286:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t reg[2];

  /* Enable write operations */
  if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
20003288:	687b      	ldr	r3, [r7, #4]
2000328a:	225c      	movs	r2, #92	@ 0x5c
2000328c:	fb02 f303 	mul.w	r3, r2, r3
20003290:	4a6c      	ldr	r2, [pc, #432]	@ (20003444 <OSPI_NOR_EnterDOPIMode+0x1c4>)
20003292:	1898      	adds	r0, r3, r2
20003294:	496c      	ldr	r1, [pc, #432]	@ (20003448 <OSPI_NOR_EnterDOPIMode+0x1c8>)
20003296:	687a      	ldr	r2, [r7, #4]
20003298:	4613      	mov	r3, r2
2000329a:	005b      	lsls	r3, r3, #1
2000329c:	4413      	add	r3, r2
2000329e:	440b      	add	r3, r1
200032a0:	3301      	adds	r3, #1
200032a2:	7819      	ldrb	r1, [r3, #0]
200032a4:	4c68      	ldr	r4, [pc, #416]	@ (20003448 <OSPI_NOR_EnterDOPIMode+0x1c8>)
200032a6:	687a      	ldr	r2, [r7, #4]
200032a8:	4613      	mov	r3, r2
200032aa:	005b      	lsls	r3, r3, #1
200032ac:	4413      	add	r3, r2
200032ae:	4423      	add	r3, r4
200032b0:	3302      	adds	r3, #2
200032b2:	781b      	ldrb	r3, [r3, #0]
200032b4:	461a      	mov	r2, r3
200032b6:	f7fe fca5 	bl	20001c04 <MX25LM51245G_WriteEnable>
200032ba:	4603      	mov	r3, r0
200032bc:	2b00      	cmp	r3, #0
200032be:	d003      	beq.n	200032c8 <OSPI_NOR_EnterDOPIMode+0x48>
                               Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
200032c0:	f06f 0304 	mvn.w	r3, #4
200032c4:	60fb      	str	r3, [r7, #12]
200032c6:	e0b8      	b.n	2000343a <OSPI_NOR_EnterDOPIMode+0x1ba>
  }
  /* Write Configuration register 2 (with new dummy cycles) */
  else if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
200032c8:	687b      	ldr	r3, [r7, #4]
200032ca:	225c      	movs	r2, #92	@ 0x5c
200032cc:	fb02 f303 	mul.w	r3, r2, r3
200032d0:	4a5c      	ldr	r2, [pc, #368]	@ (20003444 <OSPI_NOR_EnterDOPIMode+0x1c4>)
200032d2:	1898      	adds	r0, r3, r2
200032d4:	495c      	ldr	r1, [pc, #368]	@ (20003448 <OSPI_NOR_EnterDOPIMode+0x1c8>)
200032d6:	687a      	ldr	r2, [r7, #4]
200032d8:	4613      	mov	r3, r2
200032da:	005b      	lsls	r3, r3, #1
200032dc:	4413      	add	r3, r2
200032de:	440b      	add	r3, r1
200032e0:	3301      	adds	r3, #1
200032e2:	7819      	ldrb	r1, [r3, #0]
200032e4:	4c58      	ldr	r4, [pc, #352]	@ (20003448 <OSPI_NOR_EnterDOPIMode+0x1c8>)
200032e6:	687a      	ldr	r2, [r7, #4]
200032e8:	4613      	mov	r3, r2
200032ea:	005b      	lsls	r3, r3, #1
200032ec:	4413      	add	r3, r2
200032ee:	4423      	add	r3, r4
200032f0:	3302      	adds	r3, #2
200032f2:	781a      	ldrb	r2, [r3, #0]
200032f4:	2307      	movs	r3, #7
200032f6:	9300      	str	r3, [sp, #0]
200032f8:	f44f 7340 	mov.w	r3, #768	@ 0x300
200032fc:	f7fe fdf0 	bl	20001ee0 <MX25LM51245G_WriteCfg2Register>
20003300:	4603      	mov	r3, r0
20003302:	2b00      	cmp	r3, #0
20003304:	d003      	beq.n	2000330e <OSPI_NOR_EnterDOPIMode+0x8e>
                                          Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG3_ADDR,
                                          MX25LM51245G_CR2_DC_6_CYCLES) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
20003306:	f06f 0304 	mvn.w	r3, #4
2000330a:	60fb      	str	r3, [r7, #12]
2000330c:	e095      	b.n	2000343a <OSPI_NOR_EnterDOPIMode+0x1ba>
  }
  /* Enable write operations */
  else if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
2000330e:	687b      	ldr	r3, [r7, #4]
20003310:	225c      	movs	r2, #92	@ 0x5c
20003312:	fb02 f303 	mul.w	r3, r2, r3
20003316:	4a4b      	ldr	r2, [pc, #300]	@ (20003444 <OSPI_NOR_EnterDOPIMode+0x1c4>)
20003318:	1898      	adds	r0, r3, r2
2000331a:	494b      	ldr	r1, [pc, #300]	@ (20003448 <OSPI_NOR_EnterDOPIMode+0x1c8>)
2000331c:	687a      	ldr	r2, [r7, #4]
2000331e:	4613      	mov	r3, r2
20003320:	005b      	lsls	r3, r3, #1
20003322:	4413      	add	r3, r2
20003324:	440b      	add	r3, r1
20003326:	3301      	adds	r3, #1
20003328:	7819      	ldrb	r1, [r3, #0]
2000332a:	4c47      	ldr	r4, [pc, #284]	@ (20003448 <OSPI_NOR_EnterDOPIMode+0x1c8>)
2000332c:	687a      	ldr	r2, [r7, #4]
2000332e:	4613      	mov	r3, r2
20003330:	005b      	lsls	r3, r3, #1
20003332:	4413      	add	r3, r2
20003334:	4423      	add	r3, r4
20003336:	3302      	adds	r3, #2
20003338:	781b      	ldrb	r3, [r3, #0]
2000333a:	461a      	mov	r2, r3
2000333c:	f7fe fc62 	bl	20001c04 <MX25LM51245G_WriteEnable>
20003340:	4603      	mov	r3, r0
20003342:	2b00      	cmp	r3, #0
20003344:	d003      	beq.n	2000334e <OSPI_NOR_EnterDOPIMode+0xce>
                                    Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
20003346:	f06f 0304 	mvn.w	r3, #4
2000334a:	60fb      	str	r3, [r7, #12]
2000334c:	e075      	b.n	2000343a <OSPI_NOR_EnterDOPIMode+0x1ba>
  }
  /* Write Configuration register 2 (with Octal I/O SPI protocol) */
  else if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
2000334e:	687b      	ldr	r3, [r7, #4]
20003350:	225c      	movs	r2, #92	@ 0x5c
20003352:	fb02 f303 	mul.w	r3, r2, r3
20003356:	4a3b      	ldr	r2, [pc, #236]	@ (20003444 <OSPI_NOR_EnterDOPIMode+0x1c4>)
20003358:	1898      	adds	r0, r3, r2
2000335a:	493b      	ldr	r1, [pc, #236]	@ (20003448 <OSPI_NOR_EnterDOPIMode+0x1c8>)
2000335c:	687a      	ldr	r2, [r7, #4]
2000335e:	4613      	mov	r3, r2
20003360:	005b      	lsls	r3, r3, #1
20003362:	4413      	add	r3, r2
20003364:	440b      	add	r3, r1
20003366:	3301      	adds	r3, #1
20003368:	7819      	ldrb	r1, [r3, #0]
2000336a:	4c37      	ldr	r4, [pc, #220]	@ (20003448 <OSPI_NOR_EnterDOPIMode+0x1c8>)
2000336c:	687a      	ldr	r2, [r7, #4]
2000336e:	4613      	mov	r3, r2
20003370:	005b      	lsls	r3, r3, #1
20003372:	4413      	add	r3, r2
20003374:	4423      	add	r3, r4
20003376:	3302      	adds	r3, #2
20003378:	781a      	ldrb	r2, [r3, #0]
2000337a:	2302      	movs	r3, #2
2000337c:	9300      	str	r3, [sp, #0]
2000337e:	2300      	movs	r3, #0
20003380:	f7fe fdae 	bl	20001ee0 <MX25LM51245G_WriteCfg2Register>
20003384:	4603      	mov	r3, r0
20003386:	2b00      	cmp	r3, #0
20003388:	d003      	beq.n	20003392 <OSPI_NOR_EnterDOPIMode+0x112>
                                          Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG1_ADDR,
                                          MX25LM51245G_CR2_DOPI) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
2000338a:	f06f 0304 	mvn.w	r3, #4
2000338e:	60fb      	str	r3, [r7, #12]
20003390:	e053      	b.n	2000343a <OSPI_NOR_EnterDOPIMode+0x1ba>
  }
  else
  {
    /* Reconfigure the memory type of the peripheral */
    hospi_nor[Instance].Init.MemoryType            = HAL_XSPI_MEMTYPE_MACRONIX;
20003392:	4a2c      	ldr	r2, [pc, #176]	@ (20003444 <OSPI_NOR_EnterDOPIMode+0x1c4>)
20003394:	687b      	ldr	r3, [r7, #4]
20003396:	215c      	movs	r1, #92	@ 0x5c
20003398:	fb01 f303 	mul.w	r3, r1, r3
2000339c:	4413      	add	r3, r2
2000339e:	330c      	adds	r3, #12
200033a0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
200033a4:	601a      	str	r2, [r3, #0]
    hospi_nor[Instance].Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
200033a6:	4a27      	ldr	r2, [pc, #156]	@ (20003444 <OSPI_NOR_EnterDOPIMode+0x1c4>)
200033a8:	687b      	ldr	r3, [r7, #4]
200033aa:	215c      	movs	r1, #92	@ 0x5c
200033ac:	fb01 f303 	mul.w	r3, r1, r3
200033b0:	4413      	add	r3, r2
200033b2:	332c      	adds	r3, #44	@ 0x2c
200033b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
200033b8:	601a      	str	r2, [r3, #0]
    if (HAL_XSPI_Init(&hospi_nor[Instance]) != HAL_OK)
200033ba:	687b      	ldr	r3, [r7, #4]
200033bc:	225c      	movs	r2, #92	@ 0x5c
200033be:	fb02 f303 	mul.w	r3, r2, r3
200033c2:	4a20      	ldr	r2, [pc, #128]	@ (20003444 <OSPI_NOR_EnterDOPIMode+0x1c4>)
200033c4:	4413      	add	r3, r2
200033c6:	4618      	mov	r0, r3
200033c8:	f005 fd54 	bl	20008e74 <HAL_XSPI_Init>
200033cc:	4603      	mov	r3, r0
200033ce:	2b00      	cmp	r3, #0
200033d0:	d003      	beq.n	200033da <OSPI_NOR_EnterDOPIMode+0x15a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
200033d2:	f06f 0303 	mvn.w	r3, #3
200033d6:	60fb      	str	r3, [r7, #12]
200033d8:	e02f      	b.n	2000343a <OSPI_NOR_EnterDOPIMode+0x1ba>
    }
    /* Check Flash busy ? */
    else if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
200033da:	687b      	ldr	r3, [r7, #4]
200033dc:	225c      	movs	r2, #92	@ 0x5c
200033de:	fb02 f303 	mul.w	r3, r2, r3
200033e2:	4a18      	ldr	r2, [pc, #96]	@ (20003444 <OSPI_NOR_EnterDOPIMode+0x1c4>)
200033e4:	4413      	add	r3, r2
200033e6:	2201      	movs	r2, #1
200033e8:	2101      	movs	r1, #1
200033ea:	4618      	mov	r0, r3
200033ec:	f7fe f873 	bl	200014d6 <MX25LM51245G_AutoPollingMemReady>
200033f0:	4603      	mov	r3, r0
200033f2:	2b00      	cmp	r3, #0
200033f4:	d003      	beq.n	200033fe <OSPI_NOR_EnterDOPIMode+0x17e>
                                              BSP_OSPI_NOR_DTR_TRANSFER) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
200033f6:	f06f 0304 	mvn.w	r3, #4
200033fa:	60fb      	str	r3, [r7, #12]
200033fc:	e01d      	b.n	2000343a <OSPI_NOR_EnterDOPIMode+0x1ba>
    }
    /* Check the configuration has been correctly done */
    else if (MX25LM51245G_ReadCfg2Register(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE, BSP_OSPI_NOR_DTR_TRANSFER,
200033fe:	687b      	ldr	r3, [r7, #4]
20003400:	225c      	movs	r2, #92	@ 0x5c
20003402:	fb02 f303 	mul.w	r3, r2, r3
20003406:	4a0f      	ldr	r2, [pc, #60]	@ (20003444 <OSPI_NOR_EnterDOPIMode+0x1c4>)
20003408:	1898      	adds	r0, r3, r2
2000340a:	f107 0308 	add.w	r3, r7, #8
2000340e:	9300      	str	r3, [sp, #0]
20003410:	2300      	movs	r3, #0
20003412:	2201      	movs	r2, #1
20003414:	2101      	movs	r1, #1
20003416:	f7fe fdf8 	bl	2000200a <MX25LM51245G_ReadCfg2Register>
2000341a:	4603      	mov	r3, r0
2000341c:	2b00      	cmp	r3, #0
2000341e:	d003      	beq.n	20003428 <OSPI_NOR_EnterDOPIMode+0x1a8>
                                           MX25LM51245G_CR2_REG1_ADDR, reg) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
20003420:	f06f 0304 	mvn.w	r3, #4
20003424:	60fb      	str	r3, [r7, #12]
20003426:	e008      	b.n	2000343a <OSPI_NOR_EnterDOPIMode+0x1ba>
    }
    else if (reg[0] != MX25LM51245G_CR2_DOPI)
20003428:	7a3b      	ldrb	r3, [r7, #8]
2000342a:	2b02      	cmp	r3, #2
2000342c:	d003      	beq.n	20003436 <OSPI_NOR_EnterDOPIMode+0x1b6>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
2000342e:	f06f 0304 	mvn.w	r3, #4
20003432:	60fb      	str	r3, [r7, #12]
20003434:	e001      	b.n	2000343a <OSPI_NOR_EnterDOPIMode+0x1ba>
    }
    else
    {
      ret = BSP_ERROR_NONE;
20003436:	2300      	movs	r3, #0
20003438:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return BSP status */
  return ret;
2000343a:	68fb      	ldr	r3, [r7, #12]
}
2000343c:	4618      	mov	r0, r3
2000343e:	3714      	adds	r7, #20
20003440:	46bd      	mov	sp, r7
20003442:	bd90      	pop	{r4, r7, pc}
20003444:	200005c8 	.word	0x200005c8
20003448:	20000624 	.word	0x20000624

2000344c <OSPI_NOR_EnterSOPIMode>:
  * @brief  This function enables the octal STR mode of the memory.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static int32_t OSPI_NOR_EnterSOPIMode(uint32_t Instance)
{
2000344c:	b590      	push	{r4, r7, lr}
2000344e:	b087      	sub	sp, #28
20003450:	af02      	add	r7, sp, #8
20003452:	6078      	str	r0, [r7, #4]
  int32_t ret;
  uint8_t reg[2];

  /* Enable write operations */
  if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
20003454:	687b      	ldr	r3, [r7, #4]
20003456:	225c      	movs	r2, #92	@ 0x5c
20003458:	fb02 f303 	mul.w	r3, r2, r3
2000345c:	4a5a      	ldr	r2, [pc, #360]	@ (200035c8 <OSPI_NOR_EnterSOPIMode+0x17c>)
2000345e:	1898      	adds	r0, r3, r2
20003460:	495a      	ldr	r1, [pc, #360]	@ (200035cc <OSPI_NOR_EnterSOPIMode+0x180>)
20003462:	687a      	ldr	r2, [r7, #4]
20003464:	4613      	mov	r3, r2
20003466:	005b      	lsls	r3, r3, #1
20003468:	4413      	add	r3, r2
2000346a:	440b      	add	r3, r1
2000346c:	3301      	adds	r3, #1
2000346e:	7819      	ldrb	r1, [r3, #0]
20003470:	4c56      	ldr	r4, [pc, #344]	@ (200035cc <OSPI_NOR_EnterSOPIMode+0x180>)
20003472:	687a      	ldr	r2, [r7, #4]
20003474:	4613      	mov	r3, r2
20003476:	005b      	lsls	r3, r3, #1
20003478:	4413      	add	r3, r2
2000347a:	4423      	add	r3, r4
2000347c:	3302      	adds	r3, #2
2000347e:	781b      	ldrb	r3, [r3, #0]
20003480:	461a      	mov	r2, r3
20003482:	f7fe fbbf 	bl	20001c04 <MX25LM51245G_WriteEnable>
20003486:	4603      	mov	r3, r0
20003488:	2b00      	cmp	r3, #0
2000348a:	d003      	beq.n	20003494 <OSPI_NOR_EnterSOPIMode+0x48>
                               Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
2000348c:	f06f 0304 	mvn.w	r3, #4
20003490:	60fb      	str	r3, [r7, #12]
20003492:	e094      	b.n	200035be <OSPI_NOR_EnterSOPIMode+0x172>
  }
  /* Write Configuration register 2 (with new dummy cycles) */
  else if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
20003494:	687b      	ldr	r3, [r7, #4]
20003496:	225c      	movs	r2, #92	@ 0x5c
20003498:	fb02 f303 	mul.w	r3, r2, r3
2000349c:	4a4a      	ldr	r2, [pc, #296]	@ (200035c8 <OSPI_NOR_EnterSOPIMode+0x17c>)
2000349e:	1898      	adds	r0, r3, r2
200034a0:	494a      	ldr	r1, [pc, #296]	@ (200035cc <OSPI_NOR_EnterSOPIMode+0x180>)
200034a2:	687a      	ldr	r2, [r7, #4]
200034a4:	4613      	mov	r3, r2
200034a6:	005b      	lsls	r3, r3, #1
200034a8:	4413      	add	r3, r2
200034aa:	440b      	add	r3, r1
200034ac:	3301      	adds	r3, #1
200034ae:	7819      	ldrb	r1, [r3, #0]
200034b0:	4c46      	ldr	r4, [pc, #280]	@ (200035cc <OSPI_NOR_EnterSOPIMode+0x180>)
200034b2:	687a      	ldr	r2, [r7, #4]
200034b4:	4613      	mov	r3, r2
200034b6:	005b      	lsls	r3, r3, #1
200034b8:	4413      	add	r3, r2
200034ba:	4423      	add	r3, r4
200034bc:	3302      	adds	r3, #2
200034be:	781a      	ldrb	r2, [r3, #0]
200034c0:	2307      	movs	r3, #7
200034c2:	9300      	str	r3, [sp, #0]
200034c4:	f44f 7340 	mov.w	r3, #768	@ 0x300
200034c8:	f7fe fd0a 	bl	20001ee0 <MX25LM51245G_WriteCfg2Register>
200034cc:	4603      	mov	r3, r0
200034ce:	2b00      	cmp	r3, #0
200034d0:	d003      	beq.n	200034da <OSPI_NOR_EnterSOPIMode+0x8e>
                                          Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG3_ADDR,
                                          MX25LM51245G_CR2_DC_6_CYCLES) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
200034d2:	f06f 0304 	mvn.w	r3, #4
200034d6:	60fb      	str	r3, [r7, #12]
200034d8:	e071      	b.n	200035be <OSPI_NOR_EnterSOPIMode+0x172>
  }
  /* Enable write operations */
  else if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
200034da:	687b      	ldr	r3, [r7, #4]
200034dc:	225c      	movs	r2, #92	@ 0x5c
200034de:	fb02 f303 	mul.w	r3, r2, r3
200034e2:	4a39      	ldr	r2, [pc, #228]	@ (200035c8 <OSPI_NOR_EnterSOPIMode+0x17c>)
200034e4:	1898      	adds	r0, r3, r2
200034e6:	4939      	ldr	r1, [pc, #228]	@ (200035cc <OSPI_NOR_EnterSOPIMode+0x180>)
200034e8:	687a      	ldr	r2, [r7, #4]
200034ea:	4613      	mov	r3, r2
200034ec:	005b      	lsls	r3, r3, #1
200034ee:	4413      	add	r3, r2
200034f0:	440b      	add	r3, r1
200034f2:	3301      	adds	r3, #1
200034f4:	7819      	ldrb	r1, [r3, #0]
200034f6:	4c35      	ldr	r4, [pc, #212]	@ (200035cc <OSPI_NOR_EnterSOPIMode+0x180>)
200034f8:	687a      	ldr	r2, [r7, #4]
200034fa:	4613      	mov	r3, r2
200034fc:	005b      	lsls	r3, r3, #1
200034fe:	4413      	add	r3, r2
20003500:	4423      	add	r3, r4
20003502:	3302      	adds	r3, #2
20003504:	781b      	ldrb	r3, [r3, #0]
20003506:	461a      	mov	r2, r3
20003508:	f7fe fb7c 	bl	20001c04 <MX25LM51245G_WriteEnable>
2000350c:	4603      	mov	r3, r0
2000350e:	2b00      	cmp	r3, #0
20003510:	d003      	beq.n	2000351a <OSPI_NOR_EnterSOPIMode+0xce>
                                    Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
20003512:	f06f 0304 	mvn.w	r3, #4
20003516:	60fb      	str	r3, [r7, #12]
20003518:	e051      	b.n	200035be <OSPI_NOR_EnterSOPIMode+0x172>
  }
  /* Write Configuration register 2 (with Octal I/O SPI protocol) */
  else if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
2000351a:	687b      	ldr	r3, [r7, #4]
2000351c:	225c      	movs	r2, #92	@ 0x5c
2000351e:	fb02 f303 	mul.w	r3, r2, r3
20003522:	4a29      	ldr	r2, [pc, #164]	@ (200035c8 <OSPI_NOR_EnterSOPIMode+0x17c>)
20003524:	1898      	adds	r0, r3, r2
20003526:	4929      	ldr	r1, [pc, #164]	@ (200035cc <OSPI_NOR_EnterSOPIMode+0x180>)
20003528:	687a      	ldr	r2, [r7, #4]
2000352a:	4613      	mov	r3, r2
2000352c:	005b      	lsls	r3, r3, #1
2000352e:	4413      	add	r3, r2
20003530:	440b      	add	r3, r1
20003532:	3301      	adds	r3, #1
20003534:	7819      	ldrb	r1, [r3, #0]
20003536:	4c25      	ldr	r4, [pc, #148]	@ (200035cc <OSPI_NOR_EnterSOPIMode+0x180>)
20003538:	687a      	ldr	r2, [r7, #4]
2000353a:	4613      	mov	r3, r2
2000353c:	005b      	lsls	r3, r3, #1
2000353e:	4413      	add	r3, r2
20003540:	4423      	add	r3, r4
20003542:	3302      	adds	r3, #2
20003544:	781a      	ldrb	r2, [r3, #0]
20003546:	2301      	movs	r3, #1
20003548:	9300      	str	r3, [sp, #0]
2000354a:	2300      	movs	r3, #0
2000354c:	f7fe fcc8 	bl	20001ee0 <MX25LM51245G_WriteCfg2Register>
20003550:	4603      	mov	r3, r0
20003552:	2b00      	cmp	r3, #0
20003554:	d003      	beq.n	2000355e <OSPI_NOR_EnterSOPIMode+0x112>
                                          Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG1_ADDR,
                                          MX25LM51245G_CR2_SOPI) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
20003556:	f06f 0304 	mvn.w	r3, #4
2000355a:	60fb      	str	r3, [r7, #12]
2000355c:	e02f      	b.n	200035be <OSPI_NOR_EnterSOPIMode+0x172>
  }
  else
  {
    /* Check Flash busy ? */
    if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE,
2000355e:	687b      	ldr	r3, [r7, #4]
20003560:	225c      	movs	r2, #92	@ 0x5c
20003562:	fb02 f303 	mul.w	r3, r2, r3
20003566:	4a18      	ldr	r2, [pc, #96]	@ (200035c8 <OSPI_NOR_EnterSOPIMode+0x17c>)
20003568:	4413      	add	r3, r2
2000356a:	2200      	movs	r2, #0
2000356c:	2101      	movs	r1, #1
2000356e:	4618      	mov	r0, r3
20003570:	f7fd ffb1 	bl	200014d6 <MX25LM51245G_AutoPollingMemReady>
20003574:	4603      	mov	r3, r0
20003576:	2b00      	cmp	r3, #0
20003578:	d003      	beq.n	20003582 <OSPI_NOR_EnterSOPIMode+0x136>
                                         BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
2000357a:	f06f 0304 	mvn.w	r3, #4
2000357e:	60fb      	str	r3, [r7, #12]
20003580:	e01d      	b.n	200035be <OSPI_NOR_EnterSOPIMode+0x172>
    }
    /* Check the configuration has been correctly done */
    else if (MX25LM51245G_ReadCfg2Register(&hospi_nor[Instance], BSP_OSPI_NOR_OPI_MODE, BSP_OSPI_NOR_STR_TRANSFER,
20003582:	687b      	ldr	r3, [r7, #4]
20003584:	225c      	movs	r2, #92	@ 0x5c
20003586:	fb02 f303 	mul.w	r3, r2, r3
2000358a:	4a0f      	ldr	r2, [pc, #60]	@ (200035c8 <OSPI_NOR_EnterSOPIMode+0x17c>)
2000358c:	1898      	adds	r0, r3, r2
2000358e:	f107 0308 	add.w	r3, r7, #8
20003592:	9300      	str	r3, [sp, #0]
20003594:	2300      	movs	r3, #0
20003596:	2200      	movs	r2, #0
20003598:	2101      	movs	r1, #1
2000359a:	f7fe fd36 	bl	2000200a <MX25LM51245G_ReadCfg2Register>
2000359e:	4603      	mov	r3, r0
200035a0:	2b00      	cmp	r3, #0
200035a2:	d003      	beq.n	200035ac <OSPI_NOR_EnterSOPIMode+0x160>
                                           MX25LM51245G_CR2_REG1_ADDR, reg) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
200035a4:	f06f 0304 	mvn.w	r3, #4
200035a8:	60fb      	str	r3, [r7, #12]
200035aa:	e008      	b.n	200035be <OSPI_NOR_EnterSOPIMode+0x172>
    }
    else if (reg[0] != MX25LM51245G_CR2_SOPI)
200035ac:	7a3b      	ldrb	r3, [r7, #8]
200035ae:	2b01      	cmp	r3, #1
200035b0:	d003      	beq.n	200035ba <OSPI_NOR_EnterSOPIMode+0x16e>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
200035b2:	f06f 0304 	mvn.w	r3, #4
200035b6:	60fb      	str	r3, [r7, #12]
200035b8:	e001      	b.n	200035be <OSPI_NOR_EnterSOPIMode+0x172>
    }
    else
    {
      ret = BSP_ERROR_NONE;
200035ba:	2300      	movs	r3, #0
200035bc:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return BSP status */
  return ret;
200035be:	68fb      	ldr	r3, [r7, #12]
}
200035c0:	4618      	mov	r0, r3
200035c2:	3714      	adds	r7, #20
200035c4:	46bd      	mov	sp, r7
200035c6:	bd90      	pop	{r4, r7, pc}
200035c8:	200005c8 	.word	0x200005c8
200035cc:	20000624 	.word	0x20000624

200035d0 <OSPI_NOR_ExitOPIMode>:
  * @brief  This function disables the octal DTR or STR mode of the memory.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static int32_t OSPI_NOR_ExitOPIMode(uint32_t Instance)
{
200035d0:	b590      	push	{r4, r7, lr}
200035d2:	b087      	sub	sp, #28
200035d4:	af02      	add	r7, sp, #8
200035d6:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
200035d8:	2300      	movs	r3, #0
200035da:	60fb      	str	r3, [r7, #12]
  uint8_t reg[2];

  /* Enable write operations */
  if (MX25LM51245G_WriteEnable(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
200035dc:	687b      	ldr	r3, [r7, #4]
200035de:	225c      	movs	r2, #92	@ 0x5c
200035e0:	fb02 f303 	mul.w	r3, r2, r3
200035e4:	4a50      	ldr	r2, [pc, #320]	@ (20003728 <OSPI_NOR_ExitOPIMode+0x158>)
200035e6:	1898      	adds	r0, r3, r2
200035e8:	4950      	ldr	r1, [pc, #320]	@ (2000372c <OSPI_NOR_ExitOPIMode+0x15c>)
200035ea:	687a      	ldr	r2, [r7, #4]
200035ec:	4613      	mov	r3, r2
200035ee:	005b      	lsls	r3, r3, #1
200035f0:	4413      	add	r3, r2
200035f2:	440b      	add	r3, r1
200035f4:	3301      	adds	r3, #1
200035f6:	7819      	ldrb	r1, [r3, #0]
200035f8:	4c4c      	ldr	r4, [pc, #304]	@ (2000372c <OSPI_NOR_ExitOPIMode+0x15c>)
200035fa:	687a      	ldr	r2, [r7, #4]
200035fc:	4613      	mov	r3, r2
200035fe:	005b      	lsls	r3, r3, #1
20003600:	4413      	add	r3, r2
20003602:	4423      	add	r3, r4
20003604:	3302      	adds	r3, #2
20003606:	781b      	ldrb	r3, [r3, #0]
20003608:	461a      	mov	r2, r3
2000360a:	f7fe fafb 	bl	20001c04 <MX25LM51245G_WriteEnable>
2000360e:	4603      	mov	r3, r0
20003610:	2b00      	cmp	r3, #0
20003612:	d003      	beq.n	2000361c <OSPI_NOR_ExitOPIMode+0x4c>
                               Ospi_Nor_Ctx[Instance].TransferRate) != MX25LM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
20003614:	f06f 0304 	mvn.w	r3, #4
20003618:	60fb      	str	r3, [r7, #12]
2000361a:	e080      	b.n	2000371e <OSPI_NOR_ExitOPIMode+0x14e>
  }
  else
  {
    /* Write Configuration register 2 (with SPI protocol) */
    reg[0] = 0;
2000361c:	2300      	movs	r3, #0
2000361e:	723b      	strb	r3, [r7, #8]
    reg[1] = 0;
20003620:	2300      	movs	r3, #0
20003622:	727b      	strb	r3, [r7, #9]
    if (MX25LM51245G_WriteCfg2Register(&hospi_nor[Instance], Ospi_Nor_Ctx[Instance].InterfaceMode,
20003624:	687b      	ldr	r3, [r7, #4]
20003626:	225c      	movs	r2, #92	@ 0x5c
20003628:	fb02 f303 	mul.w	r3, r2, r3
2000362c:	4a3e      	ldr	r2, [pc, #248]	@ (20003728 <OSPI_NOR_ExitOPIMode+0x158>)
2000362e:	1898      	adds	r0, r3, r2
20003630:	493e      	ldr	r1, [pc, #248]	@ (2000372c <OSPI_NOR_ExitOPIMode+0x15c>)
20003632:	687a      	ldr	r2, [r7, #4]
20003634:	4613      	mov	r3, r2
20003636:	005b      	lsls	r3, r3, #1
20003638:	4413      	add	r3, r2
2000363a:	440b      	add	r3, r1
2000363c:	3301      	adds	r3, #1
2000363e:	7819      	ldrb	r1, [r3, #0]
20003640:	4c3a      	ldr	r4, [pc, #232]	@ (2000372c <OSPI_NOR_ExitOPIMode+0x15c>)
20003642:	687a      	ldr	r2, [r7, #4]
20003644:	4613      	mov	r3, r2
20003646:	005b      	lsls	r3, r3, #1
20003648:	4413      	add	r3, r2
2000364a:	4423      	add	r3, r4
2000364c:	3302      	adds	r3, #2
2000364e:	781a      	ldrb	r2, [r3, #0]
20003650:	7a3b      	ldrb	r3, [r7, #8]
20003652:	9300      	str	r3, [sp, #0]
20003654:	2300      	movs	r3, #0
20003656:	f7fe fc43 	bl	20001ee0 <MX25LM51245G_WriteCfg2Register>
2000365a:	4603      	mov	r3, r0
2000365c:	2b00      	cmp	r3, #0
2000365e:	d003      	beq.n	20003668 <OSPI_NOR_ExitOPIMode+0x98>
                                       Ospi_Nor_Ctx[Instance].TransferRate, MX25LM51245G_CR2_REG1_ADDR,
                                       reg[0]) != MX25LM51245G_OK)
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
20003660:	f06f 0304 	mvn.w	r3, #4
20003664:	60fb      	str	r3, [r7, #12]
20003666:	e05a      	b.n	2000371e <OSPI_NOR_ExitOPIMode+0x14e>
    }
    else
    {
      if (Ospi_Nor_Ctx[Instance].TransferRate == BSP_OSPI_NOR_DTR_TRANSFER)
20003668:	4930      	ldr	r1, [pc, #192]	@ (2000372c <OSPI_NOR_ExitOPIMode+0x15c>)
2000366a:	687a      	ldr	r2, [r7, #4]
2000366c:	4613      	mov	r3, r2
2000366e:	005b      	lsls	r3, r3, #1
20003670:	4413      	add	r3, r2
20003672:	440b      	add	r3, r1
20003674:	3302      	adds	r3, #2
20003676:	781b      	ldrb	r3, [r3, #0]
20003678:	2b01      	cmp	r3, #1
2000367a:	d120      	bne.n	200036be <OSPI_NOR_ExitOPIMode+0xee>
      {
        /* Reconfigure the memory type of the peripheral */
        hospi_nor[Instance].Init.MemoryType            = HAL_XSPI_MEMTYPE_MICRON;
2000367c:	4a2a      	ldr	r2, [pc, #168]	@ (20003728 <OSPI_NOR_ExitOPIMode+0x158>)
2000367e:	687b      	ldr	r3, [r7, #4]
20003680:	215c      	movs	r1, #92	@ 0x5c
20003682:	fb01 f303 	mul.w	r3, r1, r3
20003686:	4413      	add	r3, r2
20003688:	330c      	adds	r3, #12
2000368a:	2200      	movs	r2, #0
2000368c:	601a      	str	r2, [r3, #0]
        hospi_nor[Instance].Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
2000368e:	4a26      	ldr	r2, [pc, #152]	@ (20003728 <OSPI_NOR_ExitOPIMode+0x158>)
20003690:	687b      	ldr	r3, [r7, #4]
20003692:	215c      	movs	r1, #92	@ 0x5c
20003694:	fb01 f303 	mul.w	r3, r1, r3
20003698:	4413      	add	r3, r2
2000369a:	332c      	adds	r3, #44	@ 0x2c
2000369c:	2200      	movs	r2, #0
2000369e:	601a      	str	r2, [r3, #0]
        if (HAL_XSPI_Init(&hospi_nor[Instance]) != HAL_OK)
200036a0:	687b      	ldr	r3, [r7, #4]
200036a2:	225c      	movs	r2, #92	@ 0x5c
200036a4:	fb02 f303 	mul.w	r3, r2, r3
200036a8:	4a1f      	ldr	r2, [pc, #124]	@ (20003728 <OSPI_NOR_ExitOPIMode+0x158>)
200036aa:	4413      	add	r3, r2
200036ac:	4618      	mov	r0, r3
200036ae:	f005 fbe1 	bl	20008e74 <HAL_XSPI_Init>
200036b2:	4603      	mov	r3, r0
200036b4:	2b00      	cmp	r3, #0
200036b6:	d002      	beq.n	200036be <OSPI_NOR_ExitOPIMode+0xee>
        {
          ret = BSP_ERROR_PERIPH_FAILURE;
200036b8:	f06f 0303 	mvn.w	r3, #3
200036bc:	60fb      	str	r3, [r7, #12]
        }
      }

      if (ret == BSP_ERROR_NONE)
200036be:	68fb      	ldr	r3, [r7, #12]
200036c0:	2b00      	cmp	r3, #0
200036c2:	d12c      	bne.n	2000371e <OSPI_NOR_ExitOPIMode+0x14e>
      {
        /* Check Flash busy ? */
        if (MX25LM51245G_AutoPollingMemReady(&hospi_nor[Instance], BSP_OSPI_NOR_SPI_MODE,
200036c4:	687b      	ldr	r3, [r7, #4]
200036c6:	225c      	movs	r2, #92	@ 0x5c
200036c8:	fb02 f303 	mul.w	r3, r2, r3
200036cc:	4a16      	ldr	r2, [pc, #88]	@ (20003728 <OSPI_NOR_ExitOPIMode+0x158>)
200036ce:	4413      	add	r3, r2
200036d0:	2200      	movs	r2, #0
200036d2:	2100      	movs	r1, #0
200036d4:	4618      	mov	r0, r3
200036d6:	f7fd fefe 	bl	200014d6 <MX25LM51245G_AutoPollingMemReady>
200036da:	4603      	mov	r3, r0
200036dc:	2b00      	cmp	r3, #0
200036de:	d003      	beq.n	200036e8 <OSPI_NOR_ExitOPIMode+0x118>
                                             BSP_OSPI_NOR_STR_TRANSFER) != MX25LM51245G_OK)
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
200036e0:	f06f 0304 	mvn.w	r3, #4
200036e4:	60fb      	str	r3, [r7, #12]
200036e6:	e01a      	b.n	2000371e <OSPI_NOR_ExitOPIMode+0x14e>
        }
        /* Check the configuration has been correctly done */
        else if (MX25LM51245G_ReadCfg2Register(&hospi_nor[Instance], BSP_OSPI_NOR_SPI_MODE, BSP_OSPI_NOR_STR_TRANSFER,
200036e8:	687b      	ldr	r3, [r7, #4]
200036ea:	225c      	movs	r2, #92	@ 0x5c
200036ec:	fb02 f303 	mul.w	r3, r2, r3
200036f0:	4a0d      	ldr	r2, [pc, #52]	@ (20003728 <OSPI_NOR_ExitOPIMode+0x158>)
200036f2:	1898      	adds	r0, r3, r2
200036f4:	f107 0308 	add.w	r3, r7, #8
200036f8:	9300      	str	r3, [sp, #0]
200036fa:	2300      	movs	r3, #0
200036fc:	2200      	movs	r2, #0
200036fe:	2100      	movs	r1, #0
20003700:	f7fe fc83 	bl	2000200a <MX25LM51245G_ReadCfg2Register>
20003704:	4603      	mov	r3, r0
20003706:	2b00      	cmp	r3, #0
20003708:	d003      	beq.n	20003712 <OSPI_NOR_ExitOPIMode+0x142>
                                               MX25LM51245G_CR2_REG1_ADDR, reg) != MX25LM51245G_OK)
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
2000370a:	f06f 0304 	mvn.w	r3, #4
2000370e:	60fb      	str	r3, [r7, #12]
20003710:	e005      	b.n	2000371e <OSPI_NOR_ExitOPIMode+0x14e>
        }
        else if (reg[0] != 0U)
20003712:	7a3b      	ldrb	r3, [r7, #8]
20003714:	2b00      	cmp	r3, #0
20003716:	d002      	beq.n	2000371e <OSPI_NOR_ExitOPIMode+0x14e>
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
20003718:	f06f 0304 	mvn.w	r3, #4
2000371c:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* Return BSP status */
  return ret;
2000371e:	68fb      	ldr	r3, [r7, #12]
}
20003720:	4618      	mov	r0, r3
20003722:	3714      	adds	r7, #20
20003724:	46bd      	mov	sp, r7
20003726:	bd90      	pop	{r4, r7, pc}
20003728:	200005c8 	.word	0x200005c8
2000372c:	20000624 	.word	0x20000624

20003730 <OSPI1_DLYB_Enable>:
  * @brief  This function enables delay block.
  * @param  Instance  OSPI instance
  * @retval BSP status
  */
static void OSPI1_DLYB_Enable(uint32_t Instance)
{
20003730:	b580      	push	{r7, lr}
20003732:	b084      	sub	sp, #16
20003734:	af00      	add	r7, sp, #0
20003736:	6078      	str	r0, [r7, #4]
  HAL_XSPI_DLYB_CfgTypeDef  dlyb_cfg;

  (void)HAL_XSPI_DLYB_GetClockPeriod(&hospi_nor[Instance], &dlyb_cfg);
20003738:	687b      	ldr	r3, [r7, #4]
2000373a:	225c      	movs	r2, #92	@ 0x5c
2000373c:	fb02 f303 	mul.w	r3, r2, r3
20003740:	4a0d      	ldr	r2, [pc, #52]	@ (20003778 <OSPI1_DLYB_Enable+0x48>)
20003742:	4413      	add	r3, r2
20003744:	f107 0208 	add.w	r2, r7, #8
20003748:	4611      	mov	r1, r2
2000374a:	4618      	mov	r0, r3
2000374c:	f005 fff4 	bl	20009738 <HAL_XSPI_DLYB_GetClockPeriod>

  /*when DTR, PhaseSel is divided by 4 (emperic value)*/
  dlyb_cfg.PhaseSel /= 4U;
20003750:	68fb      	ldr	r3, [r7, #12]
20003752:	089b      	lsrs	r3, r3, #2
20003754:	60fb      	str	r3, [r7, #12]

  /*set delay block configuration*/
  (void)HAL_XSPI_DLYB_SetConfig(&hospi_nor[Instance], &dlyb_cfg);
20003756:	687b      	ldr	r3, [r7, #4]
20003758:	225c      	movs	r2, #92	@ 0x5c
2000375a:	fb02 f303 	mul.w	r3, r2, r3
2000375e:	4a06      	ldr	r2, [pc, #24]	@ (20003778 <OSPI1_DLYB_Enable+0x48>)
20003760:	4413      	add	r3, r2
20003762:	f107 0208 	add.w	r2, r7, #8
20003766:	4611      	mov	r1, r2
20003768:	4618      	mov	r0, r3
2000376a:	f005 ffa9 	bl	200096c0 <HAL_XSPI_DLYB_SetConfig>
}
2000376e:	bf00      	nop
20003770:	3710      	adds	r7, #16
20003772:	46bd      	mov	sp, r7
20003774:	bd80      	pop	{r7, pc}
20003776:	bf00      	nop
20003778:	200005c8 	.word	0x200005c8

2000377c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
2000377c:	b480      	push	{r7}
2000377e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
20003780:	bf00      	nop
20003782:	46bd      	mov	sp, r7
20003784:	f85d 7b04 	ldr.w	r7, [sp], #4
20003788:	4770      	bx	lr

2000378a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
2000378a:	b480      	push	{r7}
2000378c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
2000378e:	bf00      	nop
20003790:	e7fd      	b.n	2000378e <NMI_Handler+0x4>

20003792 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
20003792:	b480      	push	{r7}
20003794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
20003796:	bf00      	nop
20003798:	e7fd      	b.n	20003796 <HardFault_Handler+0x4>

2000379a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
2000379a:	b480      	push	{r7}
2000379c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
2000379e:	bf00      	nop
200037a0:	e7fd      	b.n	2000379e <MemManage_Handler+0x4>

200037a2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
200037a2:	b480      	push	{r7}
200037a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
200037a6:	bf00      	nop
200037a8:	e7fd      	b.n	200037a6 <BusFault_Handler+0x4>

200037aa <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
200037aa:	b480      	push	{r7}
200037ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
200037ae:	bf00      	nop
200037b0:	e7fd      	b.n	200037ae <UsageFault_Handler+0x4>

200037b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
200037b2:	b480      	push	{r7}
200037b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
200037b6:	bf00      	nop
200037b8:	46bd      	mov	sp, r7
200037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
200037be:	4770      	bx	lr

200037c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
200037c0:	b480      	push	{r7}
200037c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
200037c4:	bf00      	nop
200037c6:	46bd      	mov	sp, r7
200037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
200037cc:	4770      	bx	lr

200037ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
200037ce:	b480      	push	{r7}
200037d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
200037d2:	bf00      	nop
200037d4:	46bd      	mov	sp, r7
200037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
200037da:	4770      	bx	lr

200037dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
200037dc:	b580      	push	{r7, lr}
200037de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
200037e0:	f000 f9ea 	bl	20003bb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
200037e4:	bf00      	nop
200037e6:	bd80      	pop	{r7, pc}

200037e8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
200037e8:	b580      	push	{r7, lr}
200037ea:	b086      	sub	sp, #24
200037ec:	af00      	add	r7, sp, #0
200037ee:	60f8      	str	r0, [r7, #12]
200037f0:	60b9      	str	r1, [r7, #8]
200037f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
200037f4:	2300      	movs	r3, #0
200037f6:	617b      	str	r3, [r7, #20]
200037f8:	e00a      	b.n	20003810 <_read+0x28>
  {
    *ptr++ = __io_getchar();
200037fa:	f3af 8000 	nop.w
200037fe:	4601      	mov	r1, r0
20003800:	68bb      	ldr	r3, [r7, #8]
20003802:	1c5a      	adds	r2, r3, #1
20003804:	60ba      	str	r2, [r7, #8]
20003806:	b2ca      	uxtb	r2, r1
20003808:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
2000380a:	697b      	ldr	r3, [r7, #20]
2000380c:	3301      	adds	r3, #1
2000380e:	617b      	str	r3, [r7, #20]
20003810:	697a      	ldr	r2, [r7, #20]
20003812:	687b      	ldr	r3, [r7, #4]
20003814:	429a      	cmp	r2, r3
20003816:	dbf0      	blt.n	200037fa <_read+0x12>
  }

  return len;
20003818:	687b      	ldr	r3, [r7, #4]
}
2000381a:	4618      	mov	r0, r3
2000381c:	3718      	adds	r7, #24
2000381e:	46bd      	mov	sp, r7
20003820:	bd80      	pop	{r7, pc}

20003822 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
20003822:	b580      	push	{r7, lr}
20003824:	b086      	sub	sp, #24
20003826:	af00      	add	r7, sp, #0
20003828:	60f8      	str	r0, [r7, #12]
2000382a:	60b9      	str	r1, [r7, #8]
2000382c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
2000382e:	2300      	movs	r3, #0
20003830:	617b      	str	r3, [r7, #20]
20003832:	e009      	b.n	20003848 <_write+0x26>
  {
    __io_putchar(*ptr++);
20003834:	68bb      	ldr	r3, [r7, #8]
20003836:	1c5a      	adds	r2, r3, #1
20003838:	60ba      	str	r2, [r7, #8]
2000383a:	781b      	ldrb	r3, [r3, #0]
2000383c:	4618      	mov	r0, r3
2000383e:	f7fd fd7d 	bl	2000133c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
20003842:	697b      	ldr	r3, [r7, #20]
20003844:	3301      	adds	r3, #1
20003846:	617b      	str	r3, [r7, #20]
20003848:	697a      	ldr	r2, [r7, #20]
2000384a:	687b      	ldr	r3, [r7, #4]
2000384c:	429a      	cmp	r2, r3
2000384e:	dbf1      	blt.n	20003834 <_write+0x12>
  }
  return len;
20003850:	687b      	ldr	r3, [r7, #4]
}
20003852:	4618      	mov	r0, r3
20003854:	3718      	adds	r7, #24
20003856:	46bd      	mov	sp, r7
20003858:	bd80      	pop	{r7, pc}

2000385a <_close>:

int _close(int file)
{
2000385a:	b480      	push	{r7}
2000385c:	b083      	sub	sp, #12
2000385e:	af00      	add	r7, sp, #0
20003860:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
20003862:	f04f 33ff 	mov.w	r3, #4294967295
}
20003866:	4618      	mov	r0, r3
20003868:	370c      	adds	r7, #12
2000386a:	46bd      	mov	sp, r7
2000386c:	f85d 7b04 	ldr.w	r7, [sp], #4
20003870:	4770      	bx	lr

20003872 <_fstat>:


int _fstat(int file, struct stat *st)
{
20003872:	b480      	push	{r7}
20003874:	b083      	sub	sp, #12
20003876:	af00      	add	r7, sp, #0
20003878:	6078      	str	r0, [r7, #4]
2000387a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
2000387c:	683b      	ldr	r3, [r7, #0]
2000387e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
20003882:	605a      	str	r2, [r3, #4]
  return 0;
20003884:	2300      	movs	r3, #0
}
20003886:	4618      	mov	r0, r3
20003888:	370c      	adds	r7, #12
2000388a:	46bd      	mov	sp, r7
2000388c:	f85d 7b04 	ldr.w	r7, [sp], #4
20003890:	4770      	bx	lr

20003892 <_isatty>:

int _isatty(int file)
{
20003892:	b480      	push	{r7}
20003894:	b083      	sub	sp, #12
20003896:	af00      	add	r7, sp, #0
20003898:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
2000389a:	2301      	movs	r3, #1
}
2000389c:	4618      	mov	r0, r3
2000389e:	370c      	adds	r7, #12
200038a0:	46bd      	mov	sp, r7
200038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
200038a6:	4770      	bx	lr

200038a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
200038a8:	b480      	push	{r7}
200038aa:	b085      	sub	sp, #20
200038ac:	af00      	add	r7, sp, #0
200038ae:	60f8      	str	r0, [r7, #12]
200038b0:	60b9      	str	r1, [r7, #8]
200038b2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
200038b4:	2300      	movs	r3, #0
}
200038b6:	4618      	mov	r0, r3
200038b8:	3714      	adds	r7, #20
200038ba:	46bd      	mov	sp, r7
200038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
200038c0:	4770      	bx	lr
	...

200038c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
200038c4:	b580      	push	{r7, lr}
200038c6:	b086      	sub	sp, #24
200038c8:	af00      	add	r7, sp, #0
200038ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
200038cc:	4a14      	ldr	r2, [pc, #80]	@ (20003920 <_sbrk+0x5c>)
200038ce:	4b15      	ldr	r3, [pc, #84]	@ (20003924 <_sbrk+0x60>)
200038d0:	1ad3      	subs	r3, r2, r3
200038d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
200038d4:	697b      	ldr	r3, [r7, #20]
200038d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
200038d8:	4b13      	ldr	r3, [pc, #76]	@ (20003928 <_sbrk+0x64>)
200038da:	681b      	ldr	r3, [r3, #0]
200038dc:	2b00      	cmp	r3, #0
200038de:	d102      	bne.n	200038e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
200038e0:	4b11      	ldr	r3, [pc, #68]	@ (20003928 <_sbrk+0x64>)
200038e2:	4a12      	ldr	r2, [pc, #72]	@ (2000392c <_sbrk+0x68>)
200038e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
200038e6:	4b10      	ldr	r3, [pc, #64]	@ (20003928 <_sbrk+0x64>)
200038e8:	681a      	ldr	r2, [r3, #0]
200038ea:	687b      	ldr	r3, [r7, #4]
200038ec:	4413      	add	r3, r2
200038ee:	693a      	ldr	r2, [r7, #16]
200038f0:	429a      	cmp	r2, r3
200038f2:	d207      	bcs.n	20003904 <_sbrk+0x40>
  {
    errno = ENOMEM;
200038f4:	f006 fcda 	bl	2000a2ac <__errno>
200038f8:	4603      	mov	r3, r0
200038fa:	220c      	movs	r2, #12
200038fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
200038fe:	f04f 33ff 	mov.w	r3, #4294967295
20003902:	e009      	b.n	20003918 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
20003904:	4b08      	ldr	r3, [pc, #32]	@ (20003928 <_sbrk+0x64>)
20003906:	681b      	ldr	r3, [r3, #0]
20003908:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
2000390a:	4b07      	ldr	r3, [pc, #28]	@ (20003928 <_sbrk+0x64>)
2000390c:	681a      	ldr	r2, [r3, #0]
2000390e:	687b      	ldr	r3, [r7, #4]
20003910:	4413      	add	r3, r2
20003912:	4a05      	ldr	r2, [pc, #20]	@ (20003928 <_sbrk+0x64>)
20003914:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
20003916:	68fb      	ldr	r3, [r7, #12]
}
20003918:	4618      	mov	r0, r3
2000391a:	3718      	adds	r7, #24
2000391c:	46bd      	mov	sp, r7
2000391e:	bd80      	pop	{r7, pc}
20003920:	2000fff4 	.word	0x2000fff4
20003924:	00000400 	.word	0x00000400
20003928:	2000062c 	.word	0x2000062c
2000392c:	2000b374 	.word	0x2000b374

20003930 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
20003930:	b480      	push	{r7}
20003932:	b083      	sub	sp, #12
20003934:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
20003936:	4b35      	ldr	r3, [pc, #212]	@ (20003a0c <SystemInit+0xdc>)
20003938:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
2000393c:	4a33      	ldr	r2, [pc, #204]	@ (20003a0c <SystemInit+0xdc>)
2000393e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
20003942:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
20003946:	4b32      	ldr	r3, [pc, #200]	@ (20003a10 <SystemInit+0xe0>)
20003948:	2201      	movs	r2, #1
2000394a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
2000394c:	4b30      	ldr	r3, [pc, #192]	@ (20003a10 <SystemInit+0xe0>)
2000394e:	2200      	movs	r2, #0
20003950:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
20003952:	4b2f      	ldr	r3, [pc, #188]	@ (20003a10 <SystemInit+0xe0>)
20003954:	2200      	movs	r2, #0
20003956:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
20003958:	4b2d      	ldr	r3, [pc, #180]	@ (20003a10 <SystemInit+0xe0>)
2000395a:	681a      	ldr	r2, [r3, #0]
2000395c:	492c      	ldr	r1, [pc, #176]	@ (20003a10 <SystemInit+0xe0>)
2000395e:	4b2d      	ldr	r3, [pc, #180]	@ (20003a14 <SystemInit+0xe4>)
20003960:	4013      	ands	r3, r2
20003962:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
20003964:	4b2a      	ldr	r3, [pc, #168]	@ (20003a10 <SystemInit+0xe0>)
20003966:	2200      	movs	r2, #0
20003968:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
2000396a:	4b29      	ldr	r3, [pc, #164]	@ (20003a10 <SystemInit+0xe0>)
2000396c:	2200      	movs	r2, #0
2000396e:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
20003970:	4b27      	ldr	r3, [pc, #156]	@ (20003a10 <SystemInit+0xe0>)
20003972:	2200      	movs	r2, #0
20003974:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
20003976:	4b26      	ldr	r3, [pc, #152]	@ (20003a10 <SystemInit+0xe0>)
20003978:	4a27      	ldr	r2, [pc, #156]	@ (20003a18 <SystemInit+0xe8>)
2000397a:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
2000397c:	4b24      	ldr	r3, [pc, #144]	@ (20003a10 <SystemInit+0xe0>)
2000397e:	2200      	movs	r2, #0
20003980:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
20003982:	4b23      	ldr	r3, [pc, #140]	@ (20003a10 <SystemInit+0xe0>)
20003984:	4a24      	ldr	r2, [pc, #144]	@ (20003a18 <SystemInit+0xe8>)
20003986:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
20003988:	4b21      	ldr	r3, [pc, #132]	@ (20003a10 <SystemInit+0xe0>)
2000398a:	2200      	movs	r2, #0
2000398c:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
2000398e:	4b20      	ldr	r3, [pc, #128]	@ (20003a10 <SystemInit+0xe0>)
20003990:	4a21      	ldr	r2, [pc, #132]	@ (20003a18 <SystemInit+0xe8>)
20003992:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
20003994:	4b1e      	ldr	r3, [pc, #120]	@ (20003a10 <SystemInit+0xe0>)
20003996:	2200      	movs	r2, #0
20003998:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
2000399a:	4b1d      	ldr	r3, [pc, #116]	@ (20003a10 <SystemInit+0xe0>)
2000399c:	681b      	ldr	r3, [r3, #0]
2000399e:	4a1c      	ldr	r2, [pc, #112]	@ (20003a10 <SystemInit+0xe0>)
200039a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
200039a4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
200039a6:	4b1a      	ldr	r3, [pc, #104]	@ (20003a10 <SystemInit+0xe0>)
200039a8:	2200      	movs	r2, #0
200039aa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
200039ac:	4b17      	ldr	r3, [pc, #92]	@ (20003a0c <SystemInit+0xdc>)
200039ae:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
200039b2:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
200039b4:	4b19      	ldr	r3, [pc, #100]	@ (20003a1c <SystemInit+0xec>)
200039b6:	699b      	ldr	r3, [r3, #24]
200039b8:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
200039bc:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
200039be:	687b      	ldr	r3, [r7, #4]
200039c0:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
200039c4:	d003      	beq.n	200039ce <SystemInit+0x9e>
200039c6:	687b      	ldr	r3, [r7, #4]
200039c8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
200039cc:	d117      	bne.n	200039fe <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
200039ce:	4b13      	ldr	r3, [pc, #76]	@ (20003a1c <SystemInit+0xec>)
200039d0:	69db      	ldr	r3, [r3, #28]
200039d2:	f003 0301 	and.w	r3, r3, #1
200039d6:	2b00      	cmp	r3, #0
200039d8:	d005      	beq.n	200039e6 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
200039da:	4b10      	ldr	r3, [pc, #64]	@ (20003a1c <SystemInit+0xec>)
200039dc:	4a10      	ldr	r2, [pc, #64]	@ (20003a20 <SystemInit+0xf0>)
200039de:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
200039e0:	4b0e      	ldr	r3, [pc, #56]	@ (20003a1c <SystemInit+0xec>)
200039e2:	4a10      	ldr	r2, [pc, #64]	@ (20003a24 <SystemInit+0xf4>)
200039e4:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
200039e6:	4b0d      	ldr	r3, [pc, #52]	@ (20003a1c <SystemInit+0xec>)
200039e8:	69db      	ldr	r3, [r3, #28]
200039ea:	4a0c      	ldr	r2, [pc, #48]	@ (20003a1c <SystemInit+0xec>)
200039ec:	f043 0302 	orr.w	r3, r3, #2
200039f0:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
200039f2:	4b0a      	ldr	r3, [pc, #40]	@ (20003a1c <SystemInit+0xec>)
200039f4:	69db      	ldr	r3, [r3, #28]
200039f6:	4a09      	ldr	r2, [pc, #36]	@ (20003a1c <SystemInit+0xec>)
200039f8:	f043 0301 	orr.w	r3, r3, #1
200039fc:	61d3      	str	r3, [r2, #28]
  }
}
200039fe:	bf00      	nop
20003a00:	370c      	adds	r7, #12
20003a02:	46bd      	mov	sp, r7
20003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
20003a08:	4770      	bx	lr
20003a0a:	bf00      	nop
20003a0c:	e000ed00 	.word	0xe000ed00
20003a10:	44020c00 	.word	0x44020c00
20003a14:	eae2eae3 	.word	0xeae2eae3
20003a18:	01010280 	.word	0x01010280
20003a1c:	40022000 	.word	0x40022000
20003a20:	08192a3b 	.word	0x08192a3b
20003a24:	4c5d6e7f 	.word	0x4c5d6e7f

20003a28 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
20003a28:	480d      	ldr	r0, [pc, #52]	@ (20003a60 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
20003a2a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
20003a2c:	f7ff ff80 	bl	20003930 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
20003a30:	480c      	ldr	r0, [pc, #48]	@ (20003a64 <LoopForever+0x6>)
  ldr r1, =_edata
20003a32:	490d      	ldr	r1, [pc, #52]	@ (20003a68 <LoopForever+0xa>)
  ldr r2, =_sidata
20003a34:	4a0d      	ldr	r2, [pc, #52]	@ (20003a6c <LoopForever+0xe>)
  movs r3, #0
20003a36:	2300      	movs	r3, #0
  b LoopCopyDataInit
20003a38:	e002      	b.n	20003a40 <LoopCopyDataInit>

20003a3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
20003a3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
20003a3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
20003a3e:	3304      	adds	r3, #4

20003a40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
20003a40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
20003a42:	428c      	cmp	r4, r1
  bcc CopyDataInit
20003a44:	d3f9      	bcc.n	20003a3a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
20003a46:	4a0a      	ldr	r2, [pc, #40]	@ (20003a70 <LoopForever+0x12>)
  ldr r4, =_ebss
20003a48:	4c0a      	ldr	r4, [pc, #40]	@ (20003a74 <LoopForever+0x16>)
  movs r3, #0
20003a4a:	2300      	movs	r3, #0
  b LoopFillZerobss
20003a4c:	e001      	b.n	20003a52 <LoopFillZerobss>

20003a4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
20003a4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
20003a50:	3204      	adds	r2, #4

20003a52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
20003a52:	42a2      	cmp	r2, r4
  bcc FillZerobss
20003a54:	d3fb      	bcc.n	20003a4e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
20003a56:	f006 fc2f 	bl	2000a2b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
20003a5a:	f7fd f8b9 	bl	20000bd0 <main>

20003a5e <LoopForever>:

LoopForever:
    b LoopForever
20003a5e:	e7fe      	b.n	20003a5e <LoopForever>
  ldr   r0, =_estack
20003a60:	2000fff4 	.word	0x2000fff4
  ldr r0, =_sdata
20003a64:	2000049c 	.word	0x2000049c
  ldr r1, =_edata
20003a68:	20000504 	.word	0x20000504
  ldr r2, =_sidata
20003a6c:	2000049c 	.word	0x2000049c
  ldr r2, =_sbss
20003a70:	20000504 	.word	0x20000504
  ldr r4, =_ebss
20003a74:	20000780 	.word	0x20000780

20003a78 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
20003a78:	e7fe      	b.n	20003a78 <ADC1_IRQHandler>
	...

20003a7c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
20003a7c:	b580      	push	{r7, lr}
20003a7e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
20003a80:	2003      	movs	r0, #3
20003a82:	f000 f93c 	bl	20003cfe <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
20003a86:	f001 fbb7 	bl	200051f8 <HAL_RCC_GetSysClockFreq>
20003a8a:	4602      	mov	r2, r0
20003a8c:	4b0c      	ldr	r3, [pc, #48]	@ (20003ac0 <HAL_Init+0x44>)
20003a8e:	6a1b      	ldr	r3, [r3, #32]
20003a90:	f003 030f 	and.w	r3, r3, #15
20003a94:	490b      	ldr	r1, [pc, #44]	@ (20003ac4 <HAL_Init+0x48>)
20003a96:	5ccb      	ldrb	r3, [r1, r3]
20003a98:	fa22 f303 	lsr.w	r3, r2, r3
20003a9c:	4a0a      	ldr	r2, [pc, #40]	@ (20003ac8 <HAL_Init+0x4c>)
20003a9e:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
20003aa0:	2004      	movs	r0, #4
20003aa2:	f000 f973 	bl	20003d8c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
20003aa6:	200f      	movs	r0, #15
20003aa8:	f7fd f848 	bl	20000b3c <HAL_InitTick>
20003aac:	4603      	mov	r3, r0
20003aae:	2b00      	cmp	r3, #0
20003ab0:	d001      	beq.n	20003ab6 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
20003ab2:	2301      	movs	r3, #1
20003ab4:	e002      	b.n	20003abc <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
20003ab6:	f7ff fe61 	bl	2000377c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
20003aba:	2300      	movs	r3, #0
}
20003abc:	4618      	mov	r0, r3
20003abe:	bd80      	pop	{r7, pc}
20003ac0:	44020c00 	.word	0x44020c00
20003ac4:	2000b310 	.word	0x2000b310
20003ac8:	2000049c 	.word	0x2000049c
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
20003acc:	b580      	push	{r7, lr}
20003ace:	b084      	sub	sp, #16
20003ad0:	af00      	add	r7, sp, #0
20003ad2:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
20003ad4:	2300      	movs	r3, #0
20003ad6:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
20003ad8:	4b33      	ldr	r3, [pc, #204]	@ (20003ba8 <HAL_Init+0x12c>)
20003ada:	781b      	ldrb	r3, [r3, #0]
20003adc:	2b00      	cmp	r3, #0
20003ade:	d101      	bne.n	20003ae4 <HAL_Init+0x68>
  {
    return HAL_ERROR;
20003ae0:	2301      	movs	r3, #1
20003ae2:	e05c      	b.n	20003b9e <HAL_Init+0x122>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
20003ae4:	4b31      	ldr	r3, [pc, #196]	@ (20003bac <HAL_Init+0x130>)
20003ae6:	681b      	ldr	r3, [r3, #0]
20003ae8:	f003 0304 	and.w	r3, r3, #4
20003aec:	2b04      	cmp	r3, #4
20003aee:	d10c      	bne.n	20003b0a <HAL_Init+0x8e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
20003af0:	4b2f      	ldr	r3, [pc, #188]	@ (20003bb0 <HAL_Init+0x134>)
20003af2:	681a      	ldr	r2, [r3, #0]
20003af4:	4b2c      	ldr	r3, [pc, #176]	@ (20003ba8 <HAL_Init+0x12c>)
20003af6:	781b      	ldrb	r3, [r3, #0]
20003af8:	4619      	mov	r1, r3
20003afa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
20003afe:	fbb3 f3f1 	udiv	r3, r3, r1
20003b02:	fbb2 f3f3 	udiv	r3, r2, r3
20003b06:	60fb      	str	r3, [r7, #12]
20003b08:	e037      	b.n	20003b7a <HAL_Init+0xfe>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
20003b0a:	f000 f997 	bl	20003e3c <HAL_SYSTICK_GetCLKSourceConfig>
20003b0e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
20003b10:	68bb      	ldr	r3, [r7, #8]
20003b12:	2b02      	cmp	r3, #2
20003b14:	d023      	beq.n	20003b5e <HAL_Init+0xe2>
20003b16:	68bb      	ldr	r3, [r7, #8]
20003b18:	2b02      	cmp	r3, #2
20003b1a:	d82d      	bhi.n	20003b78 <HAL_Init+0xfc>
20003b1c:	68bb      	ldr	r3, [r7, #8]
20003b1e:	2b00      	cmp	r3, #0
20003b20:	d003      	beq.n	20003b2a <HAL_Init+0xae>
20003b22:	68bb      	ldr	r3, [r7, #8]
20003b24:	2b01      	cmp	r3, #1
20003b26:	d00d      	beq.n	20003b44 <HAL_Init+0xc8>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
20003b28:	e026      	b.n	20003b78 <HAL_Init+0xfc>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
20003b2a:	4b21      	ldr	r3, [pc, #132]	@ (20003bb0 <HAL_Init+0x134>)
20003b2c:	681a      	ldr	r2, [r3, #0]
20003b2e:	4b1e      	ldr	r3, [pc, #120]	@ (20003ba8 <HAL_Init+0x12c>)
20003b30:	781b      	ldrb	r3, [r3, #0]
20003b32:	4619      	mov	r1, r3
20003b34:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
20003b38:	fbb3 f3f1 	udiv	r3, r3, r1
20003b3c:	fbb2 f3f3 	udiv	r3, r2, r3
20003b40:	60fb      	str	r3, [r7, #12]
        break;
20003b42:	e01a      	b.n	20003b7a <HAL_Init+0xfe>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
20003b44:	4b18      	ldr	r3, [pc, #96]	@ (20003ba8 <HAL_Init+0x12c>)
20003b46:	781b      	ldrb	r3, [r3, #0]
20003b48:	461a      	mov	r2, r3
20003b4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
20003b4e:	fbb3 f3f2 	udiv	r3, r3, r2
20003b52:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
20003b56:	fbb2 f3f3 	udiv	r3, r2, r3
20003b5a:	60fb      	str	r3, [r7, #12]
        break;
20003b5c:	e00d      	b.n	20003b7a <HAL_Init+0xfe>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
20003b5e:	4b12      	ldr	r3, [pc, #72]	@ (20003ba8 <HAL_Init+0x12c>)
20003b60:	781b      	ldrb	r3, [r3, #0]
20003b62:	461a      	mov	r2, r3
20003b64:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
20003b68:	fbb3 f3f2 	udiv	r3, r3, r2
20003b6c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
20003b70:	fbb2 f3f3 	udiv	r3, r2, r3
20003b74:	60fb      	str	r3, [r7, #12]
        break;
20003b76:	e000      	b.n	20003b7a <HAL_Init+0xfe>
        break;
20003b78:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
20003b7a:	68f8      	ldr	r0, [r7, #12]
20003b7c:	f000 f8e4 	bl	20003d48 <HAL_SYSTICK_Config>
20003b80:	4603      	mov	r3, r0
20003b82:	2b00      	cmp	r3, #0
20003b84:	d001      	beq.n	20003b8a <HAL_Init+0x10e>
  {
    return HAL_ERROR;
20003b86:	2301      	movs	r3, #1
20003b88:	e009      	b.n	20003b9e <HAL_Init+0x122>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
20003b8a:	2200      	movs	r2, #0
20003b8c:	6879      	ldr	r1, [r7, #4]
20003b8e:	f04f 30ff 	mov.w	r0, #4294967295
20003b92:	f000 f8bf 	bl	20003d14 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
20003b96:	4a07      	ldr	r2, [pc, #28]	@ (20003bb4 <HAL_Init+0x138>)
20003b98:	687b      	ldr	r3, [r7, #4]
20003b9a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
20003b9c:	2300      	movs	r3, #0
}
20003b9e:	4618      	mov	r0, r3
20003ba0:	3710      	adds	r7, #16
20003ba2:	46bd      	mov	sp, r7
20003ba4:	bd80      	pop	{r7, pc}
20003ba6:	bf00      	nop
20003ba8:	200004a4 	.word	0x200004a4
20003bac:	e000e010 	.word	0xe000e010
20003bb0:	2000049c 	.word	0x2000049c
20003bb4:	200004a0 	.word	0x200004a0

20003bb8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
20003bb8:	b480      	push	{r7}
20003bba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
20003bbc:	4b06      	ldr	r3, [pc, #24]	@ (20003bd8 <HAL_IncTick+0x20>)
20003bbe:	781b      	ldrb	r3, [r3, #0]
20003bc0:	461a      	mov	r2, r3
20003bc2:	4b06      	ldr	r3, [pc, #24]	@ (20003bdc <HAL_IncTick+0x24>)
20003bc4:	681b      	ldr	r3, [r3, #0]
20003bc6:	4413      	add	r3, r2
20003bc8:	4a04      	ldr	r2, [pc, #16]	@ (20003bdc <HAL_IncTick+0x24>)
20003bca:	6013      	str	r3, [r2, #0]
}
20003bcc:	bf00      	nop
20003bce:	46bd      	mov	sp, r7
20003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
20003bd4:	4770      	bx	lr
20003bd6:	bf00      	nop
20003bd8:	200004a4 	.word	0x200004a4
20003bdc:	20000630 	.word	0x20000630

20003be0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
20003be0:	b480      	push	{r7}
20003be2:	b085      	sub	sp, #20
20003be4:	af00      	add	r7, sp, #0
20003be6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
20003be8:	687b      	ldr	r3, [r7, #4]
20003bea:	f003 0307 	and.w	r3, r3, #7
20003bee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
20003bf0:	4b0c      	ldr	r3, [pc, #48]	@ (20003c24 <__NVIC_SetPriorityGrouping+0x44>)
20003bf2:	68db      	ldr	r3, [r3, #12]
20003bf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
20003bf6:	68ba      	ldr	r2, [r7, #8]
20003bf8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
20003bfc:	4013      	ands	r3, r2
20003bfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
20003c00:	68fb      	ldr	r3, [r7, #12]
20003c02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
20003c04:	68bb      	ldr	r3, [r7, #8]
20003c06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
20003c08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
20003c0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
20003c10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
20003c12:	4a04      	ldr	r2, [pc, #16]	@ (20003c24 <__NVIC_SetPriorityGrouping+0x44>)
20003c14:	68bb      	ldr	r3, [r7, #8]
20003c16:	60d3      	str	r3, [r2, #12]
}
20003c18:	bf00      	nop
20003c1a:	3714      	adds	r7, #20
20003c1c:	46bd      	mov	sp, r7
20003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
20003c22:	4770      	bx	lr
20003c24:	e000ed00 	.word	0xe000ed00

20003c28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
20003c28:	b480      	push	{r7}
20003c2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
20003c2c:	4b04      	ldr	r3, [pc, #16]	@ (20003c40 <__NVIC_GetPriorityGrouping+0x18>)
20003c2e:	68db      	ldr	r3, [r3, #12]
20003c30:	0a1b      	lsrs	r3, r3, #8
20003c32:	f003 0307 	and.w	r3, r3, #7
}
20003c36:	4618      	mov	r0, r3
20003c38:	46bd      	mov	sp, r7
20003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
20003c3e:	4770      	bx	lr
20003c40:	e000ed00 	.word	0xe000ed00

20003c44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
20003c44:	b480      	push	{r7}
20003c46:	b083      	sub	sp, #12
20003c48:	af00      	add	r7, sp, #0
20003c4a:	4603      	mov	r3, r0
20003c4c:	6039      	str	r1, [r7, #0]
20003c4e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
20003c50:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20003c54:	2b00      	cmp	r3, #0
20003c56:	db0a      	blt.n	20003c6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
20003c58:	683b      	ldr	r3, [r7, #0]
20003c5a:	b2da      	uxtb	r2, r3
20003c5c:	490c      	ldr	r1, [pc, #48]	@ (20003c90 <__NVIC_SetPriority+0x4c>)
20003c5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
20003c62:	0112      	lsls	r2, r2, #4
20003c64:	b2d2      	uxtb	r2, r2
20003c66:	440b      	add	r3, r1
20003c68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
20003c6c:	e00a      	b.n	20003c84 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
20003c6e:	683b      	ldr	r3, [r7, #0]
20003c70:	b2da      	uxtb	r2, r3
20003c72:	4908      	ldr	r1, [pc, #32]	@ (20003c94 <__NVIC_SetPriority+0x50>)
20003c74:	88fb      	ldrh	r3, [r7, #6]
20003c76:	f003 030f 	and.w	r3, r3, #15
20003c7a:	3b04      	subs	r3, #4
20003c7c:	0112      	lsls	r2, r2, #4
20003c7e:	b2d2      	uxtb	r2, r2
20003c80:	440b      	add	r3, r1
20003c82:	761a      	strb	r2, [r3, #24]
}
20003c84:	bf00      	nop
20003c86:	370c      	adds	r7, #12
20003c88:	46bd      	mov	sp, r7
20003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
20003c8e:	4770      	bx	lr
20003c90:	e000e100 	.word	0xe000e100
20003c94:	e000ed00 	.word	0xe000ed00

20003c98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
20003c98:	b480      	push	{r7}
20003c9a:	b089      	sub	sp, #36	@ 0x24
20003c9c:	af00      	add	r7, sp, #0
20003c9e:	60f8      	str	r0, [r7, #12]
20003ca0:	60b9      	str	r1, [r7, #8]
20003ca2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
20003ca4:	68fb      	ldr	r3, [r7, #12]
20003ca6:	f003 0307 	and.w	r3, r3, #7
20003caa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
20003cac:	69fb      	ldr	r3, [r7, #28]
20003cae:	f1c3 0307 	rsb	r3, r3, #7
20003cb2:	2b04      	cmp	r3, #4
20003cb4:	bf28      	it	cs
20003cb6:	2304      	movcs	r3, #4
20003cb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
20003cba:	69fb      	ldr	r3, [r7, #28]
20003cbc:	3304      	adds	r3, #4
20003cbe:	2b06      	cmp	r3, #6
20003cc0:	d902      	bls.n	20003cc8 <NVIC_EncodePriority+0x30>
20003cc2:	69fb      	ldr	r3, [r7, #28]
20003cc4:	3b03      	subs	r3, #3
20003cc6:	e000      	b.n	20003cca <NVIC_EncodePriority+0x32>
20003cc8:	2300      	movs	r3, #0
20003cca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
20003ccc:	f04f 32ff 	mov.w	r2, #4294967295
20003cd0:	69bb      	ldr	r3, [r7, #24]
20003cd2:	fa02 f303 	lsl.w	r3, r2, r3
20003cd6:	43da      	mvns	r2, r3
20003cd8:	68bb      	ldr	r3, [r7, #8]
20003cda:	401a      	ands	r2, r3
20003cdc:	697b      	ldr	r3, [r7, #20]
20003cde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
20003ce0:	f04f 31ff 	mov.w	r1, #4294967295
20003ce4:	697b      	ldr	r3, [r7, #20]
20003ce6:	fa01 f303 	lsl.w	r3, r1, r3
20003cea:	43d9      	mvns	r1, r3
20003cec:	687b      	ldr	r3, [r7, #4]
20003cee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
20003cf0:	4313      	orrs	r3, r2
         );
}
20003cf2:	4618      	mov	r0, r3
20003cf4:	3724      	adds	r7, #36	@ 0x24
20003cf6:	46bd      	mov	sp, r7
20003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
20003cfc:	4770      	bx	lr

20003cfe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
20003cfe:	b580      	push	{r7, lr}
20003d00:	b082      	sub	sp, #8
20003d02:	af00      	add	r7, sp, #0
20003d04:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
20003d06:	6878      	ldr	r0, [r7, #4]
20003d08:	f7ff ff6a 	bl	20003be0 <__NVIC_SetPriorityGrouping>
}
20003d0c:	bf00      	nop
20003d0e:	3708      	adds	r7, #8
20003d10:	46bd      	mov	sp, r7
20003d12:	bd80      	pop	{r7, pc}

20003d14 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
20003d14:	b580      	push	{r7, lr}
20003d16:	b086      	sub	sp, #24
20003d18:	af00      	add	r7, sp, #0
20003d1a:	4603      	mov	r3, r0
20003d1c:	60b9      	str	r1, [r7, #8]
20003d1e:	607a      	str	r2, [r7, #4]
20003d20:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
20003d22:	f7ff ff81 	bl	20003c28 <__NVIC_GetPriorityGrouping>
20003d26:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
20003d28:	687a      	ldr	r2, [r7, #4]
20003d2a:	68b9      	ldr	r1, [r7, #8]
20003d2c:	6978      	ldr	r0, [r7, #20]
20003d2e:	f7ff ffb3 	bl	20003c98 <NVIC_EncodePriority>
20003d32:	4602      	mov	r2, r0
20003d34:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
20003d38:	4611      	mov	r1, r2
20003d3a:	4618      	mov	r0, r3
20003d3c:	f7ff ff82 	bl	20003c44 <__NVIC_SetPriority>
}
20003d40:	bf00      	nop
20003d42:	3718      	adds	r7, #24
20003d44:	46bd      	mov	sp, r7
20003d46:	bd80      	pop	{r7, pc}

20003d48 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
20003d48:	b480      	push	{r7}
20003d4a:	b083      	sub	sp, #12
20003d4c:	af00      	add	r7, sp, #0
20003d4e:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
20003d50:	687b      	ldr	r3, [r7, #4]
20003d52:	3b01      	subs	r3, #1
20003d54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
20003d58:	d301      	bcc.n	20003d5e <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
20003d5a:	2301      	movs	r3, #1
20003d5c:	e00d      	b.n	20003d7a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
20003d5e:	4a0a      	ldr	r2, [pc, #40]	@ (20003d88 <HAL_SYSTICK_Config+0x40>)
20003d60:	687b      	ldr	r3, [r7, #4]
20003d62:	3b01      	subs	r3, #1
20003d64:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
20003d66:	4b08      	ldr	r3, [pc, #32]	@ (20003d88 <HAL_SYSTICK_Config+0x40>)
20003d68:	2200      	movs	r2, #0
20003d6a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
20003d6c:	4b06      	ldr	r3, [pc, #24]	@ (20003d88 <HAL_SYSTICK_Config+0x40>)
20003d6e:	681b      	ldr	r3, [r3, #0]
20003d70:	4a05      	ldr	r2, [pc, #20]	@ (20003d88 <HAL_SYSTICK_Config+0x40>)
20003d72:	f043 0303 	orr.w	r3, r3, #3
20003d76:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
20003d78:	2300      	movs	r3, #0
}
20003d7a:	4618      	mov	r0, r3
20003d7c:	370c      	adds	r7, #12
20003d7e:	46bd      	mov	sp, r7
20003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
20003d84:	4770      	bx	lr
20003d86:	bf00      	nop
20003d88:	e000e010 	.word	0xe000e010

20003d8c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
20003d8c:	b480      	push	{r7}
20003d8e:	b083      	sub	sp, #12
20003d90:	af00      	add	r7, sp, #0
20003d92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
20003d94:	687b      	ldr	r3, [r7, #4]
20003d96:	2b04      	cmp	r3, #4
20003d98:	d844      	bhi.n	20003e24 <HAL_SYSTICK_CLKSourceConfig+0x98>
20003d9a:	a201      	add	r2, pc, #4	@ (adr r2, 20003da0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
20003d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20003da0:	20003dc3 	.word	0x20003dc3
20003da4:	20003de1 	.word	0x20003de1
20003da8:	20003e03 	.word	0x20003e03
20003dac:	20003e25 	.word	0x20003e25
20003db0:	20003db5 	.word	0x20003db5
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
20003db4:	4b1f      	ldr	r3, [pc, #124]	@ (20003e34 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
20003db6:	681b      	ldr	r3, [r3, #0]
20003db8:	4a1e      	ldr	r2, [pc, #120]	@ (20003e34 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
20003dba:	f043 0304 	orr.w	r3, r3, #4
20003dbe:	6013      	str	r3, [r2, #0]
      break;
20003dc0:	e031      	b.n	20003e26 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
20003dc2:	4b1c      	ldr	r3, [pc, #112]	@ (20003e34 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
20003dc4:	681b      	ldr	r3, [r3, #0]
20003dc6:	4a1b      	ldr	r2, [pc, #108]	@ (20003e34 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
20003dc8:	f023 0304 	bic.w	r3, r3, #4
20003dcc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
20003dce:	4b1a      	ldr	r3, [pc, #104]	@ (20003e38 <HAL_SYSTICK_CLKSourceConfig+0xac>)
20003dd0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20003dd4:	4a18      	ldr	r2, [pc, #96]	@ (20003e38 <HAL_SYSTICK_CLKSourceConfig+0xac>)
20003dd6:	f023 030c 	bic.w	r3, r3, #12
20003dda:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
20003dde:	e022      	b.n	20003e26 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
20003de0:	4b14      	ldr	r3, [pc, #80]	@ (20003e34 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
20003de2:	681b      	ldr	r3, [r3, #0]
20003de4:	4a13      	ldr	r2, [pc, #76]	@ (20003e34 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
20003de6:	f023 0304 	bic.w	r3, r3, #4
20003dea:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
20003dec:	4b12      	ldr	r3, [pc, #72]	@ (20003e38 <HAL_SYSTICK_CLKSourceConfig+0xac>)
20003dee:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20003df2:	f023 030c 	bic.w	r3, r3, #12
20003df6:	4a10      	ldr	r2, [pc, #64]	@ (20003e38 <HAL_SYSTICK_CLKSourceConfig+0xac>)
20003df8:	f043 0304 	orr.w	r3, r3, #4
20003dfc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
20003e00:	e011      	b.n	20003e26 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
20003e02:	4b0c      	ldr	r3, [pc, #48]	@ (20003e34 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
20003e04:	681b      	ldr	r3, [r3, #0]
20003e06:	4a0b      	ldr	r2, [pc, #44]	@ (20003e34 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
20003e08:	f023 0304 	bic.w	r3, r3, #4
20003e0c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
20003e0e:	4b0a      	ldr	r3, [pc, #40]	@ (20003e38 <HAL_SYSTICK_CLKSourceConfig+0xac>)
20003e10:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20003e14:	f023 030c 	bic.w	r3, r3, #12
20003e18:	4a07      	ldr	r2, [pc, #28]	@ (20003e38 <HAL_SYSTICK_CLKSourceConfig+0xac>)
20003e1a:	f043 0308 	orr.w	r3, r3, #8
20003e1e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
20003e22:	e000      	b.n	20003e26 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
20003e24:	bf00      	nop
  }
}
20003e26:	bf00      	nop
20003e28:	370c      	adds	r7, #12
20003e2a:	46bd      	mov	sp, r7
20003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
20003e30:	4770      	bx	lr
20003e32:	bf00      	nop
20003e34:	e000e010 	.word	0xe000e010
20003e38:	44020c00 	.word	0x44020c00

20003e3c <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
20003e3c:	b480      	push	{r7}
20003e3e:	b083      	sub	sp, #12
20003e40:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
20003e42:	4b17      	ldr	r3, [pc, #92]	@ (20003ea0 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
20003e44:	681b      	ldr	r3, [r3, #0]
20003e46:	f003 0304 	and.w	r3, r3, #4
20003e4a:	2b00      	cmp	r3, #0
20003e4c:	d002      	beq.n	20003e54 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
20003e4e:	2304      	movs	r3, #4
20003e50:	607b      	str	r3, [r7, #4]
20003e52:	e01e      	b.n	20003e92 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
20003e54:	4b13      	ldr	r3, [pc, #76]	@ (20003ea4 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
20003e56:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20003e5a:	f003 030c 	and.w	r3, r3, #12
20003e5e:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
20003e60:	683b      	ldr	r3, [r7, #0]
20003e62:	2b08      	cmp	r3, #8
20003e64:	d00f      	beq.n	20003e86 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
20003e66:	683b      	ldr	r3, [r7, #0]
20003e68:	2b08      	cmp	r3, #8
20003e6a:	d80f      	bhi.n	20003e8c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
20003e6c:	683b      	ldr	r3, [r7, #0]
20003e6e:	2b00      	cmp	r3, #0
20003e70:	d003      	beq.n	20003e7a <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
20003e72:	683b      	ldr	r3, [r7, #0]
20003e74:	2b04      	cmp	r3, #4
20003e76:	d003      	beq.n	20003e80 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
20003e78:	e008      	b.n	20003e8c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
20003e7a:	2300      	movs	r3, #0
20003e7c:	607b      	str	r3, [r7, #4]
        break;
20003e7e:	e008      	b.n	20003e92 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
20003e80:	2301      	movs	r3, #1
20003e82:	607b      	str	r3, [r7, #4]
        break;
20003e84:	e005      	b.n	20003e92 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
20003e86:	2302      	movs	r3, #2
20003e88:	607b      	str	r3, [r7, #4]
        break;
20003e8a:	e002      	b.n	20003e92 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
20003e8c:	2300      	movs	r3, #0
20003e8e:	607b      	str	r3, [r7, #4]
        break;
20003e90:	bf00      	nop
    }
  }
  return systick_source;
20003e92:	687b      	ldr	r3, [r7, #4]
}
20003e94:	4618      	mov	r0, r3
20003e96:	370c      	adds	r7, #12
20003e98:	46bd      	mov	sp, r7
20003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
20003e9e:	4770      	bx	lr
20003ea0:	e000e010 	.word	0xe000e010
20003ea4:	44020c00 	.word	0x44020c00

20003ea8 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
20003ea8:	b580      	push	{r7, lr}
20003eaa:	b084      	sub	sp, #16
20003eac:	af00      	add	r7, sp, #0
20003eae:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
20003eb0:	f7fc fe74 	bl	20000b9c <HAL_GetTick>
20003eb4:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
20003eb6:	687b      	ldr	r3, [r7, #4]
20003eb8:	2b00      	cmp	r3, #0
20003eba:	d101      	bne.n	20003ec0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
20003ebc:	2301      	movs	r3, #1
20003ebe:	e06b      	b.n	20003f98 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
20003ec0:	687b      	ldr	r3, [r7, #4]
20003ec2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
20003ec6:	b2db      	uxtb	r3, r3
20003ec8:	2b02      	cmp	r3, #2
20003eca:	d008      	beq.n	20003ede <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
20003ecc:	687b      	ldr	r3, [r7, #4]
20003ece:	2220      	movs	r2, #32
20003ed0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
20003ed2:	687b      	ldr	r3, [r7, #4]
20003ed4:	2200      	movs	r2, #0
20003ed6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
20003eda:	2301      	movs	r3, #1
20003edc:	e05c      	b.n	20003f98 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
20003ede:	687b      	ldr	r3, [r7, #4]
20003ee0:	681b      	ldr	r3, [r3, #0]
20003ee2:	695a      	ldr	r2, [r3, #20]
20003ee4:	687b      	ldr	r3, [r7, #4]
20003ee6:	681b      	ldr	r3, [r3, #0]
20003ee8:	f042 0204 	orr.w	r2, r2, #4
20003eec:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
20003eee:	687b      	ldr	r3, [r7, #4]
20003ef0:	2205      	movs	r2, #5
20003ef2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
20003ef6:	e020      	b.n	20003f3a <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
20003ef8:	f7fc fe50 	bl	20000b9c <HAL_GetTick>
20003efc:	4602      	mov	r2, r0
20003efe:	68fb      	ldr	r3, [r7, #12]
20003f00:	1ad3      	subs	r3, r2, r3
20003f02:	2b05      	cmp	r3, #5
20003f04:	d919      	bls.n	20003f3a <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
20003f06:	687b      	ldr	r3, [r7, #4]
20003f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20003f0a:	f043 0210 	orr.w	r2, r3, #16
20003f0e:	687b      	ldr	r3, [r7, #4]
20003f10:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
20003f12:	687b      	ldr	r3, [r7, #4]
20003f14:	2203      	movs	r2, #3
20003f16:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20003f1a:	687b      	ldr	r3, [r7, #4]
20003f1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003f1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20003f22:	2b00      	cmp	r3, #0
20003f24:	d003      	beq.n	20003f2e <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20003f26:	687b      	ldr	r3, [r7, #4]
20003f28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003f2a:	2201      	movs	r2, #1
20003f2c:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
20003f2e:	687b      	ldr	r3, [r7, #4]
20003f30:	2200      	movs	r2, #0
20003f32:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
20003f36:	2301      	movs	r3, #1
20003f38:	e02e      	b.n	20003f98 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
20003f3a:	687b      	ldr	r3, [r7, #4]
20003f3c:	681b      	ldr	r3, [r3, #0]
20003f3e:	691b      	ldr	r3, [r3, #16]
20003f40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20003f44:	2b00      	cmp	r3, #0
20003f46:	d0d7      	beq.n	20003ef8 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
20003f48:	687b      	ldr	r3, [r7, #4]
20003f4a:	681b      	ldr	r3, [r3, #0]
20003f4c:	695a      	ldr	r2, [r3, #20]
20003f4e:	687b      	ldr	r3, [r7, #4]
20003f50:	681b      	ldr	r3, [r3, #0]
20003f52:	f042 0202 	orr.w	r2, r2, #2
20003f56:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
20003f58:	687b      	ldr	r3, [r7, #4]
20003f5a:	2204      	movs	r2, #4
20003f5c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
20003f60:	687b      	ldr	r3, [r7, #4]
20003f62:	681b      	ldr	r3, [r3, #0]
20003f64:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
20003f68:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
20003f6a:	687b      	ldr	r3, [r7, #4]
20003f6c:	2201      	movs	r2, #1
20003f6e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
20003f72:	687b      	ldr	r3, [r7, #4]
20003f74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20003f76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20003f7a:	2b00      	cmp	r3, #0
20003f7c:	d007      	beq.n	20003f8e <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
20003f7e:	687b      	ldr	r3, [r7, #4]
20003f80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
20003f82:	2201      	movs	r2, #1
20003f84:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
20003f86:	687b      	ldr	r3, [r7, #4]
20003f88:	681b      	ldr	r3, [r3, #0]
20003f8a:	2200      	movs	r2, #0
20003f8c:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
20003f8e:	687b      	ldr	r3, [r7, #4]
20003f90:	2200      	movs	r2, #0
20003f92:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
20003f96:	2300      	movs	r3, #0
}
20003f98:	4618      	mov	r0, r3
20003f9a:	3710      	adds	r7, #16
20003f9c:	46bd      	mov	sp, r7
20003f9e:	bd80      	pop	{r7, pc}

20003fa0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
20003fa0:	b480      	push	{r7}
20003fa2:	b087      	sub	sp, #28
20003fa4:	af00      	add	r7, sp, #0
20003fa6:	6078      	str	r0, [r7, #4]
20003fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
20003faa:	2300      	movs	r3, #0
20003fac:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
20003fae:	e136      	b.n	2000421e <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
20003fb0:	683b      	ldr	r3, [r7, #0]
20003fb2:	681a      	ldr	r2, [r3, #0]
20003fb4:	2101      	movs	r1, #1
20003fb6:	693b      	ldr	r3, [r7, #16]
20003fb8:	fa01 f303 	lsl.w	r3, r1, r3
20003fbc:	4013      	ands	r3, r2
20003fbe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
20003fc0:	68fb      	ldr	r3, [r7, #12]
20003fc2:	2b00      	cmp	r3, #0
20003fc4:	f000 8128 	beq.w	20004218 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
20003fc8:	683b      	ldr	r3, [r7, #0]
20003fca:	685b      	ldr	r3, [r3, #4]
20003fcc:	2b02      	cmp	r3, #2
20003fce:	d003      	beq.n	20003fd8 <HAL_GPIO_Init+0x38>
20003fd0:	683b      	ldr	r3, [r7, #0]
20003fd2:	685b      	ldr	r3, [r3, #4]
20003fd4:	2b12      	cmp	r3, #18
20003fd6:	d125      	bne.n	20004024 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
20003fd8:	693b      	ldr	r3, [r7, #16]
20003fda:	08da      	lsrs	r2, r3, #3
20003fdc:	687b      	ldr	r3, [r7, #4]
20003fde:	3208      	adds	r2, #8
20003fe0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20003fe4:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
20003fe6:	693b      	ldr	r3, [r7, #16]
20003fe8:	f003 0307 	and.w	r3, r3, #7
20003fec:	009b      	lsls	r3, r3, #2
20003fee:	220f      	movs	r2, #15
20003ff0:	fa02 f303 	lsl.w	r3, r2, r3
20003ff4:	43db      	mvns	r3, r3
20003ff6:	697a      	ldr	r2, [r7, #20]
20003ff8:	4013      	ands	r3, r2
20003ffa:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
20003ffc:	683b      	ldr	r3, [r7, #0]
20003ffe:	691b      	ldr	r3, [r3, #16]
20004000:	f003 020f 	and.w	r2, r3, #15
20004004:	693b      	ldr	r3, [r7, #16]
20004006:	f003 0307 	and.w	r3, r3, #7
2000400a:	009b      	lsls	r3, r3, #2
2000400c:	fa02 f303 	lsl.w	r3, r2, r3
20004010:	697a      	ldr	r2, [r7, #20]
20004012:	4313      	orrs	r3, r2
20004014:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
20004016:	693b      	ldr	r3, [r7, #16]
20004018:	08da      	lsrs	r2, r3, #3
2000401a:	687b      	ldr	r3, [r7, #4]
2000401c:	3208      	adds	r2, #8
2000401e:	6979      	ldr	r1, [r7, #20]
20004020:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
20004024:	687b      	ldr	r3, [r7, #4]
20004026:	681b      	ldr	r3, [r3, #0]
20004028:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
2000402a:	693b      	ldr	r3, [r7, #16]
2000402c:	005b      	lsls	r3, r3, #1
2000402e:	2203      	movs	r2, #3
20004030:	fa02 f303 	lsl.w	r3, r2, r3
20004034:	43db      	mvns	r3, r3
20004036:	697a      	ldr	r2, [r7, #20]
20004038:	4013      	ands	r3, r2
2000403a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
2000403c:	683b      	ldr	r3, [r7, #0]
2000403e:	685b      	ldr	r3, [r3, #4]
20004040:	f003 0203 	and.w	r2, r3, #3
20004044:	693b      	ldr	r3, [r7, #16]
20004046:	005b      	lsls	r3, r3, #1
20004048:	fa02 f303 	lsl.w	r3, r2, r3
2000404c:	697a      	ldr	r2, [r7, #20]
2000404e:	4313      	orrs	r3, r2
20004050:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
20004052:	687b      	ldr	r3, [r7, #4]
20004054:	697a      	ldr	r2, [r7, #20]
20004056:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
20004058:	683b      	ldr	r3, [r7, #0]
2000405a:	685b      	ldr	r3, [r3, #4]
2000405c:	2b01      	cmp	r3, #1
2000405e:	d00b      	beq.n	20004078 <HAL_GPIO_Init+0xd8>
20004060:	683b      	ldr	r3, [r7, #0]
20004062:	685b      	ldr	r3, [r3, #4]
20004064:	2b02      	cmp	r3, #2
20004066:	d007      	beq.n	20004078 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
20004068:	683b      	ldr	r3, [r7, #0]
2000406a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
2000406c:	2b11      	cmp	r3, #17
2000406e:	d003      	beq.n	20004078 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
20004070:	683b      	ldr	r3, [r7, #0]
20004072:	685b      	ldr	r3, [r3, #4]
20004074:	2b12      	cmp	r3, #18
20004076:	d130      	bne.n	200040da <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
20004078:	687b      	ldr	r3, [r7, #4]
2000407a:	689b      	ldr	r3, [r3, #8]
2000407c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
2000407e:	693b      	ldr	r3, [r7, #16]
20004080:	005b      	lsls	r3, r3, #1
20004082:	2203      	movs	r2, #3
20004084:	fa02 f303 	lsl.w	r3, r2, r3
20004088:	43db      	mvns	r3, r3
2000408a:	697a      	ldr	r2, [r7, #20]
2000408c:	4013      	ands	r3, r2
2000408e:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
20004090:	683b      	ldr	r3, [r7, #0]
20004092:	68da      	ldr	r2, [r3, #12]
20004094:	693b      	ldr	r3, [r7, #16]
20004096:	005b      	lsls	r3, r3, #1
20004098:	fa02 f303 	lsl.w	r3, r2, r3
2000409c:	697a      	ldr	r2, [r7, #20]
2000409e:	4313      	orrs	r3, r2
200040a0:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
200040a2:	687b      	ldr	r3, [r7, #4]
200040a4:	697a      	ldr	r2, [r7, #20]
200040a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
200040a8:	687b      	ldr	r3, [r7, #4]
200040aa:	685b      	ldr	r3, [r3, #4]
200040ac:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
200040ae:	2201      	movs	r2, #1
200040b0:	693b      	ldr	r3, [r7, #16]
200040b2:	fa02 f303 	lsl.w	r3, r2, r3
200040b6:	43db      	mvns	r3, r3
200040b8:	697a      	ldr	r2, [r7, #20]
200040ba:	4013      	ands	r3, r2
200040bc:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
200040be:	683b      	ldr	r3, [r7, #0]
200040c0:	685b      	ldr	r3, [r3, #4]
200040c2:	091b      	lsrs	r3, r3, #4
200040c4:	f003 0201 	and.w	r2, r3, #1
200040c8:	693b      	ldr	r3, [r7, #16]
200040ca:	fa02 f303 	lsl.w	r3, r2, r3
200040ce:	697a      	ldr	r2, [r7, #20]
200040d0:	4313      	orrs	r3, r2
200040d2:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
200040d4:	687b      	ldr	r3, [r7, #4]
200040d6:	697a      	ldr	r2, [r7, #20]
200040d8:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
200040da:	683b      	ldr	r3, [r7, #0]
200040dc:	685b      	ldr	r3, [r3, #4]
200040de:	2b03      	cmp	r3, #3
200040e0:	d017      	beq.n	20004112 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
200040e2:	687b      	ldr	r3, [r7, #4]
200040e4:	68db      	ldr	r3, [r3, #12]
200040e6:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
200040e8:	693b      	ldr	r3, [r7, #16]
200040ea:	005b      	lsls	r3, r3, #1
200040ec:	2203      	movs	r2, #3
200040ee:	fa02 f303 	lsl.w	r3, r2, r3
200040f2:	43db      	mvns	r3, r3
200040f4:	697a      	ldr	r2, [r7, #20]
200040f6:	4013      	ands	r3, r2
200040f8:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
200040fa:	683b      	ldr	r3, [r7, #0]
200040fc:	689a      	ldr	r2, [r3, #8]
200040fe:	693b      	ldr	r3, [r7, #16]
20004100:	005b      	lsls	r3, r3, #1
20004102:	fa02 f303 	lsl.w	r3, r2, r3
20004106:	697a      	ldr	r2, [r7, #20]
20004108:	4313      	orrs	r3, r2
2000410a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
2000410c:	687b      	ldr	r3, [r7, #4]
2000410e:	697a      	ldr	r2, [r7, #20]
20004110:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
20004112:	683b      	ldr	r3, [r7, #0]
20004114:	685b      	ldr	r3, [r3, #4]
20004116:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
2000411a:	2b00      	cmp	r3, #0
2000411c:	d07c      	beq.n	20004218 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
2000411e:	4a47      	ldr	r2, [pc, #284]	@ (2000423c <HAL_GPIO_Init+0x29c>)
20004120:	693b      	ldr	r3, [r7, #16]
20004122:	089b      	lsrs	r3, r3, #2
20004124:	3318      	adds	r3, #24
20004126:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
2000412a:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
2000412c:	693b      	ldr	r3, [r7, #16]
2000412e:	f003 0303 	and.w	r3, r3, #3
20004132:	00db      	lsls	r3, r3, #3
20004134:	220f      	movs	r2, #15
20004136:	fa02 f303 	lsl.w	r3, r2, r3
2000413a:	43db      	mvns	r3, r3
2000413c:	697a      	ldr	r2, [r7, #20]
2000413e:	4013      	ands	r3, r2
20004140:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
20004142:	687b      	ldr	r3, [r7, #4]
20004144:	0a9a      	lsrs	r2, r3, #10
20004146:	4b3e      	ldr	r3, [pc, #248]	@ (20004240 <HAL_GPIO_Init+0x2a0>)
20004148:	4013      	ands	r3, r2
2000414a:	693a      	ldr	r2, [r7, #16]
2000414c:	f002 0203 	and.w	r2, r2, #3
20004150:	00d2      	lsls	r2, r2, #3
20004152:	4093      	lsls	r3, r2
20004154:	697a      	ldr	r2, [r7, #20]
20004156:	4313      	orrs	r3, r2
20004158:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
2000415a:	4938      	ldr	r1, [pc, #224]	@ (2000423c <HAL_GPIO_Init+0x29c>)
2000415c:	693b      	ldr	r3, [r7, #16]
2000415e:	089b      	lsrs	r3, r3, #2
20004160:	3318      	adds	r3, #24
20004162:	697a      	ldr	r2, [r7, #20]
20004164:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
20004168:	4b34      	ldr	r3, [pc, #208]	@ (2000423c <HAL_GPIO_Init+0x29c>)
2000416a:	681b      	ldr	r3, [r3, #0]
2000416c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
2000416e:	68fb      	ldr	r3, [r7, #12]
20004170:	43db      	mvns	r3, r3
20004172:	697a      	ldr	r2, [r7, #20]
20004174:	4013      	ands	r3, r2
20004176:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
20004178:	683b      	ldr	r3, [r7, #0]
2000417a:	685b      	ldr	r3, [r3, #4]
2000417c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
20004180:	2b00      	cmp	r3, #0
20004182:	d003      	beq.n	2000418c <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
20004184:	697a      	ldr	r2, [r7, #20]
20004186:	68fb      	ldr	r3, [r7, #12]
20004188:	4313      	orrs	r3, r2
2000418a:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
2000418c:	4a2b      	ldr	r2, [pc, #172]	@ (2000423c <HAL_GPIO_Init+0x29c>)
2000418e:	697b      	ldr	r3, [r7, #20]
20004190:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
20004192:	4b2a      	ldr	r3, [pc, #168]	@ (2000423c <HAL_GPIO_Init+0x29c>)
20004194:	685b      	ldr	r3, [r3, #4]
20004196:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
20004198:	68fb      	ldr	r3, [r7, #12]
2000419a:	43db      	mvns	r3, r3
2000419c:	697a      	ldr	r2, [r7, #20]
2000419e:	4013      	ands	r3, r2
200041a0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
200041a2:	683b      	ldr	r3, [r7, #0]
200041a4:	685b      	ldr	r3, [r3, #4]
200041a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
200041aa:	2b00      	cmp	r3, #0
200041ac:	d003      	beq.n	200041b6 <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
200041ae:	697a      	ldr	r2, [r7, #20]
200041b0:	68fb      	ldr	r3, [r7, #12]
200041b2:	4313      	orrs	r3, r2
200041b4:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
200041b6:	4a21      	ldr	r2, [pc, #132]	@ (2000423c <HAL_GPIO_Init+0x29c>)
200041b8:	697b      	ldr	r3, [r7, #20]
200041ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
200041bc:	4b1f      	ldr	r3, [pc, #124]	@ (2000423c <HAL_GPIO_Init+0x29c>)
200041be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
200041c2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
200041c4:	68fb      	ldr	r3, [r7, #12]
200041c6:	43db      	mvns	r3, r3
200041c8:	697a      	ldr	r2, [r7, #20]
200041ca:	4013      	ands	r3, r2
200041cc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
200041ce:	683b      	ldr	r3, [r7, #0]
200041d0:	685b      	ldr	r3, [r3, #4]
200041d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
200041d6:	2b00      	cmp	r3, #0
200041d8:	d003      	beq.n	200041e2 <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
200041da:	697a      	ldr	r2, [r7, #20]
200041dc:	68fb      	ldr	r3, [r7, #12]
200041de:	4313      	orrs	r3, r2
200041e0:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
200041e2:	4a16      	ldr	r2, [pc, #88]	@ (2000423c <HAL_GPIO_Init+0x29c>)
200041e4:	697b      	ldr	r3, [r7, #20]
200041e6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
200041ea:	4b14      	ldr	r3, [pc, #80]	@ (2000423c <HAL_GPIO_Init+0x29c>)
200041ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
200041f0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
200041f2:	68fb      	ldr	r3, [r7, #12]
200041f4:	43db      	mvns	r3, r3
200041f6:	697a      	ldr	r2, [r7, #20]
200041f8:	4013      	ands	r3, r2
200041fa:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
200041fc:	683b      	ldr	r3, [r7, #0]
200041fe:	685b      	ldr	r3, [r3, #4]
20004200:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20004204:	2b00      	cmp	r3, #0
20004206:	d003      	beq.n	20004210 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
20004208:	697a      	ldr	r2, [r7, #20]
2000420a:	68fb      	ldr	r3, [r7, #12]
2000420c:	4313      	orrs	r3, r2
2000420e:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
20004210:	4a0a      	ldr	r2, [pc, #40]	@ (2000423c <HAL_GPIO_Init+0x29c>)
20004212:	697b      	ldr	r3, [r7, #20]
20004214:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
20004218:	693b      	ldr	r3, [r7, #16]
2000421a:	3301      	adds	r3, #1
2000421c:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
2000421e:	683b      	ldr	r3, [r7, #0]
20004220:	681a      	ldr	r2, [r3, #0]
20004222:	693b      	ldr	r3, [r7, #16]
20004224:	fa22 f303 	lsr.w	r3, r2, r3
20004228:	2b00      	cmp	r3, #0
2000422a:	f47f aec1 	bne.w	20003fb0 <HAL_GPIO_Init+0x10>
  }
}
2000422e:	bf00      	nop
20004230:	bf00      	nop
20004232:	371c      	adds	r7, #28
20004234:	46bd      	mov	sp, r7
20004236:	f85d 7b04 	ldr.w	r7, [sp], #4
2000423a:	4770      	bx	lr
2000423c:	44022000 	.word	0x44022000
20004240:	002f7f7f 	.word	0x002f7f7f

20004244 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
20004244:	b480      	push	{r7}
20004246:	b087      	sub	sp, #28
20004248:	af00      	add	r7, sp, #0
2000424a:	6078      	str	r0, [r7, #4]
2000424c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
2000424e:	2300      	movs	r3, #0
20004250:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
20004252:	e0a0      	b.n	20004396 <HAL_GPIO_DeInit+0x152>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
20004254:	2201      	movs	r2, #1
20004256:	697b      	ldr	r3, [r7, #20]
20004258:	fa02 f303 	lsl.w	r3, r2, r3
2000425c:	683a      	ldr	r2, [r7, #0]
2000425e:	4013      	ands	r3, r2
20004260:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
20004262:	693b      	ldr	r3, [r7, #16]
20004264:	2b00      	cmp	r3, #0
20004266:	f000 8093 	beq.w	20004390 <HAL_GPIO_DeInit+0x14c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
2000426a:	4a52      	ldr	r2, [pc, #328]	@ (200043b4 <HAL_GPIO_DeInit+0x170>)
2000426c:	697b      	ldr	r3, [r7, #20]
2000426e:	089b      	lsrs	r3, r3, #2
20004270:	3318      	adds	r3, #24
20004272:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
20004276:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
20004278:	697b      	ldr	r3, [r7, #20]
2000427a:	f003 0303 	and.w	r3, r3, #3
2000427e:	00db      	lsls	r3, r3, #3
20004280:	220f      	movs	r2, #15
20004282:	fa02 f303 	lsl.w	r3, r2, r3
20004286:	68fa      	ldr	r2, [r7, #12]
20004288:	4013      	ands	r3, r2
2000428a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
2000428c:	687b      	ldr	r3, [r7, #4]
2000428e:	0a9a      	lsrs	r2, r3, #10
20004290:	4b49      	ldr	r3, [pc, #292]	@ (200043b8 <HAL_GPIO_DeInit+0x174>)
20004292:	4013      	ands	r3, r2
20004294:	697a      	ldr	r2, [r7, #20]
20004296:	f002 0203 	and.w	r2, r2, #3
2000429a:	00d2      	lsls	r2, r2, #3
2000429c:	4093      	lsls	r3, r2
2000429e:	68fa      	ldr	r2, [r7, #12]
200042a0:	429a      	cmp	r2, r3
200042a2:	d136      	bne.n	20004312 <HAL_GPIO_DeInit+0xce>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
200042a4:	4b43      	ldr	r3, [pc, #268]	@ (200043b4 <HAL_GPIO_DeInit+0x170>)
200042a6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
200042aa:	693b      	ldr	r3, [r7, #16]
200042ac:	43db      	mvns	r3, r3
200042ae:	4941      	ldr	r1, [pc, #260]	@ (200043b4 <HAL_GPIO_DeInit+0x170>)
200042b0:	4013      	ands	r3, r2
200042b2:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
200042b6:	4b3f      	ldr	r3, [pc, #252]	@ (200043b4 <HAL_GPIO_DeInit+0x170>)
200042b8:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
200042bc:	693b      	ldr	r3, [r7, #16]
200042be:	43db      	mvns	r3, r3
200042c0:	493c      	ldr	r1, [pc, #240]	@ (200043b4 <HAL_GPIO_DeInit+0x170>)
200042c2:	4013      	ands	r3, r2
200042c4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
200042c8:	4b3a      	ldr	r3, [pc, #232]	@ (200043b4 <HAL_GPIO_DeInit+0x170>)
200042ca:	681a      	ldr	r2, [r3, #0]
200042cc:	693b      	ldr	r3, [r7, #16]
200042ce:	43db      	mvns	r3, r3
200042d0:	4938      	ldr	r1, [pc, #224]	@ (200043b4 <HAL_GPIO_DeInit+0x170>)
200042d2:	4013      	ands	r3, r2
200042d4:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
200042d6:	4b37      	ldr	r3, [pc, #220]	@ (200043b4 <HAL_GPIO_DeInit+0x170>)
200042d8:	685a      	ldr	r2, [r3, #4]
200042da:	693b      	ldr	r3, [r7, #16]
200042dc:	43db      	mvns	r3, r3
200042de:	4935      	ldr	r1, [pc, #212]	@ (200043b4 <HAL_GPIO_DeInit+0x170>)
200042e0:	4013      	ands	r3, r2
200042e2:	604b      	str	r3, [r1, #4]

        tmp = (0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos);
200042e4:	697b      	ldr	r3, [r7, #20]
200042e6:	f003 0303 	and.w	r3, r3, #3
200042ea:	00db      	lsls	r3, r3, #3
200042ec:	220f      	movs	r2, #15
200042ee:	fa02 f303 	lsl.w	r3, r2, r3
200042f2:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
200042f4:	4a2f      	ldr	r2, [pc, #188]	@ (200043b4 <HAL_GPIO_DeInit+0x170>)
200042f6:	697b      	ldr	r3, [r7, #20]
200042f8:	089b      	lsrs	r3, r3, #2
200042fa:	3318      	adds	r3, #24
200042fc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
20004300:	68fb      	ldr	r3, [r7, #12]
20004302:	43da      	mvns	r2, r3
20004304:	482b      	ldr	r0, [pc, #172]	@ (200043b4 <HAL_GPIO_DeInit+0x170>)
20004306:	697b      	ldr	r3, [r7, #20]
20004308:	089b      	lsrs	r3, r3, #2
2000430a:	400a      	ands	r2, r1
2000430c:	3318      	adds	r3, #24
2000430e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
20004312:	687b      	ldr	r3, [r7, #4]
20004314:	681a      	ldr	r2, [r3, #0]
20004316:	697b      	ldr	r3, [r7, #20]
20004318:	005b      	lsls	r3, r3, #1
2000431a:	2103      	movs	r1, #3
2000431c:	fa01 f303 	lsl.w	r3, r1, r3
20004320:	431a      	orrs	r2, r3
20004322:	687b      	ldr	r3, [r7, #4]
20004324:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
20004326:	697b      	ldr	r3, [r7, #20]
20004328:	08da      	lsrs	r2, r3, #3
2000432a:	687b      	ldr	r3, [r7, #4]
2000432c:	3208      	adds	r2, #8
2000432e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
20004332:	697b      	ldr	r3, [r7, #20]
20004334:	f003 0307 	and.w	r3, r3, #7
20004338:	009b      	lsls	r3, r3, #2
2000433a:	220f      	movs	r2, #15
2000433c:	fa02 f303 	lsl.w	r3, r2, r3
20004340:	43db      	mvns	r3, r3
20004342:	697a      	ldr	r2, [r7, #20]
20004344:	08d2      	lsrs	r2, r2, #3
20004346:	4019      	ands	r1, r3
20004348:	687b      	ldr	r3, [r7, #4]
2000434a:	3208      	adds	r2, #8
2000434c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
20004350:	687b      	ldr	r3, [r7, #4]
20004352:	689a      	ldr	r2, [r3, #8]
20004354:	697b      	ldr	r3, [r7, #20]
20004356:	005b      	lsls	r3, r3, #1
20004358:	2103      	movs	r1, #3
2000435a:	fa01 f303 	lsl.w	r3, r1, r3
2000435e:	43db      	mvns	r3, r3
20004360:	401a      	ands	r2, r3
20004362:	687b      	ldr	r3, [r7, #4]
20004364:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
20004366:	687b      	ldr	r3, [r7, #4]
20004368:	685a      	ldr	r2, [r3, #4]
2000436a:	2101      	movs	r1, #1
2000436c:	697b      	ldr	r3, [r7, #20]
2000436e:	fa01 f303 	lsl.w	r3, r1, r3
20004372:	43db      	mvns	r3, r3
20004374:	401a      	ands	r2, r3
20004376:	687b      	ldr	r3, [r7, #4]
20004378:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
2000437a:	687b      	ldr	r3, [r7, #4]
2000437c:	68da      	ldr	r2, [r3, #12]
2000437e:	697b      	ldr	r3, [r7, #20]
20004380:	005b      	lsls	r3, r3, #1
20004382:	2103      	movs	r1, #3
20004384:	fa01 f303 	lsl.w	r3, r1, r3
20004388:	43db      	mvns	r3, r3
2000438a:	401a      	ands	r2, r3
2000438c:	687b      	ldr	r3, [r7, #4]
2000438e:	60da      	str	r2, [r3, #12]
    }

    position++;
20004390:	697b      	ldr	r3, [r7, #20]
20004392:	3301      	adds	r3, #1
20004394:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
20004396:	683a      	ldr	r2, [r7, #0]
20004398:	697b      	ldr	r3, [r7, #20]
2000439a:	fa22 f303 	lsr.w	r3, r2, r3
2000439e:	2b00      	cmp	r3, #0
200043a0:	f47f af58 	bne.w	20004254 <HAL_GPIO_DeInit+0x10>
  }
}
200043a4:	bf00      	nop
200043a6:	bf00      	nop
200043a8:	371c      	adds	r7, #28
200043aa:	46bd      	mov	sp, r7
200043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
200043b0:	4770      	bx	lr
200043b2:	bf00      	nop
200043b4:	44022000 	.word	0x44022000
200043b8:	002f7f7f 	.word	0x002f7f7f

200043bc <HAL_GPIO_EnableHighSPeedLowVoltage>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_EnableHighSPeedLowVoltage(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
200043bc:	b480      	push	{r7}
200043be:	b083      	sub	sp, #12
200043c0:	af00      	add	r7, sp, #0
200043c2:	6078      	str	r0, [r7, #4]
200043c4:	460b      	mov	r3, r1
200043c6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Set HSLVR gpio pin */
  SET_BIT(GPIOx->HSLVR, GPIO_Pin);
200043c8:	687b      	ldr	r3, [r7, #4]
200043ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
200043cc:	887b      	ldrh	r3, [r7, #2]
200043ce:	431a      	orrs	r2, r3
200043d0:	687b      	ldr	r3, [r7, #4]
200043d2:	62da      	str	r2, [r3, #44]	@ 0x2c
}
200043d4:	bf00      	nop
200043d6:	370c      	adds	r7, #12
200043d8:	46bd      	mov	sp, r7
200043da:	f85d 7b04 	ldr.w	r7, [sp], #4
200043de:	4770      	bx	lr

200043e0 <HAL_RCC_DeInit>:
  *            - LSI, LSE and RTC clocks
  * @retval HAL Status.
  */

HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
200043e0:	b580      	push	{r7, lr}
200043e2:	b082      	sub	sp, #8
200043e4:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Increasing the CPU frequency */
  if (FLASH_LATENCY_DEFAULT  > __HAL_FLASH_GET_LATENCY())
200043e6:	4b85      	ldr	r3, [pc, #532]	@ (200045fc <HAL_RCC_DeInit+0x21c>)
200043e8:	681b      	ldr	r3, [r3, #0]
200043ea:	f003 030f 	and.w	r3, r3, #15
200043ee:	2b02      	cmp	r3, #2
200043f0:	d80f      	bhi.n	20004412 <HAL_RCC_DeInit+0x32>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
200043f2:	4b82      	ldr	r3, [pc, #520]	@ (200045fc <HAL_RCC_DeInit+0x21c>)
200043f4:	681b      	ldr	r3, [r3, #0]
200043f6:	f023 030f 	bic.w	r3, r3, #15
200043fa:	4a80      	ldr	r2, [pc, #512]	@ (200045fc <HAL_RCC_DeInit+0x21c>)
200043fc:	f043 0303 	orr.w	r3, r3, #3
20004400:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
20004402:	4b7e      	ldr	r3, [pc, #504]	@ (200045fc <HAL_RCC_DeInit+0x21c>)
20004404:	681b      	ldr	r3, [r3, #0]
20004406:	f003 030f 	and.w	r3, r3, #15
2000440a:	2b03      	cmp	r3, #3
2000440c:	d001      	beq.n	20004412 <HAL_RCC_DeInit+0x32>
    {
      return HAL_ERROR;
2000440e:	2301      	movs	r3, #1
20004410:	e0f0      	b.n	200045f4 <HAL_RCC_DeInit+0x214>
    }

  }

  /* Get start tick*/
  tickstart = HAL_GetTick();
20004412:	f7fc fbc3 	bl	20000b9c <HAL_GetTick>
20004416:	6078      	str	r0, [r7, #4]

  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION);
20004418:	4b79      	ldr	r3, [pc, #484]	@ (20004600 <HAL_RCC_DeInit+0x220>)
2000441a:	681b      	ldr	r3, [r3, #0]
2000441c:	4a78      	ldr	r2, [pc, #480]	@ (20004600 <HAL_RCC_DeInit+0x220>)
2000441e:	f043 0301 	orr.w	r3, r3, #1
20004422:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
20004424:	e008      	b.n	20004438 <HAL_RCC_DeInit+0x58>
  {
    if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
20004426:	f7fc fbb9 	bl	20000b9c <HAL_GetTick>
2000442a:	4602      	mov	r2, r0
2000442c:	687b      	ldr	r3, [r7, #4]
2000442e:	1ad3      	subs	r3, r2, r3
20004430:	2b02      	cmp	r3, #2
20004432:	d901      	bls.n	20004438 <HAL_RCC_DeInit+0x58>
    {
      return HAL_TIMEOUT;
20004434:	2303      	movs	r3, #3
20004436:	e0dd      	b.n	200045f4 <HAL_RCC_DeInit+0x214>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
20004438:	4b71      	ldr	r3, [pc, #452]	@ (20004600 <HAL_RCC_DeInit+0x220>)
2000443a:	681b      	ldr	r3, [r3, #0]
2000443c:	f003 0302 	and.w	r3, r3, #2
20004440:	2b00      	cmp	r3, #0
20004442:	d0f0      	beq.n	20004426 <HAL_RCC_DeInit+0x46>
    }
  }

  /* Set HSIDIV Default value */
  CLEAR_BIT(RCC->CR, RCC_CR_HSIDIV);
20004444:	4b6e      	ldr	r3, [pc, #440]	@ (20004600 <HAL_RCC_DeInit+0x220>)
20004446:	681b      	ldr	r3, [r3, #0]
20004448:	4a6d      	ldr	r2, [pc, #436]	@ (20004600 <HAL_RCC_DeInit+0x220>)
2000444a:	f023 0318 	bic.w	r3, r3, #24
2000444e:	6013      	str	r3, [r2, #0]

  /* Set HSITRIM default value */
  WRITE_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM_6);
20004450:	4b6b      	ldr	r3, [pc, #428]	@ (20004600 <HAL_RCC_DeInit+0x220>)
20004452:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
20004456:	611a      	str	r2, [r3, #16]


  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
20004458:	4b6a      	ldr	r3, [pc, #424]	@ (20004604 <HAL_RCC_DeInit+0x224>)
2000445a:	681b      	ldr	r3, [r3, #0]
2000445c:	4618      	mov	r0, r3
2000445e:	f7fc fb6d 	bl	20000b3c <HAL_InitTick>
20004462:	4603      	mov	r3, r0
20004464:	2b00      	cmp	r3, #0
20004466:	d001      	beq.n	2000446c <HAL_RCC_DeInit+0x8c>
  {
    return HAL_ERROR;
20004468:	2301      	movs	r3, #1
2000446a:	e0c3      	b.n	200045f4 <HAL_RCC_DeInit+0x214>
  }

  /* Get start tick*/
  tickstart = HAL_GetTick();
2000446c:	f7fc fb96 	bl	20000b9c <HAL_GetTick>
20004470:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register (HSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR1);
20004472:	4b63      	ldr	r3, [pc, #396]	@ (20004600 <HAL_RCC_DeInit+0x220>)
20004474:	2200      	movs	r2, #0
20004476:	61da      	str	r2, [r3, #28]
  CLEAR_REG(RCC->CFGR2);
20004478:	4b61      	ldr	r3, [pc, #388]	@ (20004600 <HAL_RCC_DeInit+0x220>)
2000447a:	2200      	movs	r2, #0
2000447c:	621a      	str	r2, [r3, #32]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
2000447e:	e00a      	b.n	20004496 <HAL_RCC_DeInit+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
20004480:	f7fc fb8c 	bl	20000b9c <HAL_GetTick>
20004484:	4602      	mov	r2, r0
20004486:	687b      	ldr	r3, [r7, #4]
20004488:	1ad3      	subs	r3, r2, r3
2000448a:	f241 3288 	movw	r2, #5000	@ 0x1388
2000448e:	4293      	cmp	r3, r2
20004490:	d901      	bls.n	20004496 <HAL_RCC_DeInit+0xb6>
    {
      return HAL_TIMEOUT;
20004492:	2303      	movs	r3, #3
20004494:	e0ae      	b.n	200045f4 <HAL_RCC_DeInit+0x214>
  while (READ_BIT(RCC->CFGR1, RCC_CFGR1_SWS) != 0U)
20004496:	4b5a      	ldr	r3, [pc, #360]	@ (20004600 <HAL_RCC_DeInit+0x220>)
20004498:	69db      	ldr	r3, [r3, #28]
2000449a:	f003 0318 	and.w	r3, r3, #24
2000449e:	2b00      	cmp	r3, #0
200044a0:	d1ee      	bne.n	20004480 <HAL_RCC_DeInit+0xa0>
    }
  }

  /* Reset HSECSSON, HSEON, HSIKERON, CSION, CSIKERON and HSI48ON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_CSION | RCC_CR_CSIKERON | RCC_CR_HSECSSON | RCC_CR_HSIKERON | RCC_CR_HSI48ON | \
200044a2:	4b57      	ldr	r3, [pc, #348]	@ (20004600 <HAL_RCC_DeInit+0x220>)
200044a4:	681a      	ldr	r2, [r3, #0]
200044a6:	4956      	ldr	r1, [pc, #344]	@ (20004600 <HAL_RCC_DeInit+0x220>)
200044a8:	4b57      	ldr	r3, [pc, #348]	@ (20004608 <HAL_RCC_DeInit+0x228>)
200044aa:	4013      	ands	r3, r2
200044ac:	600b      	str	r3, [r1, #0]
            RCC_CR_HSEON);

  /* Reset HSEEXT bit*/
  CLEAR_BIT(RCC->CR, RCC_CR_HSEEXT);
200044ae:	4b54      	ldr	r3, [pc, #336]	@ (20004600 <HAL_RCC_DeInit+0x220>)
200044b0:	681b      	ldr	r3, [r3, #0]
200044b2:	4a53      	ldr	r2, [pc, #332]	@ (20004600 <HAL_RCC_DeInit+0x220>)
200044b4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
200044b8:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
200044ba:	f7fc fb6f 	bl	20000b9c <HAL_GetTick>
200044be:	6078      	str	r0, [r7, #4]

  /* Clear PLL1ON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON);
200044c0:	4b4f      	ldr	r3, [pc, #316]	@ (20004600 <HAL_RCC_DeInit+0x220>)
200044c2:	681b      	ldr	r3, [r3, #0]
200044c4:	4a4e      	ldr	r2, [pc, #312]	@ (20004600 <HAL_RCC_DeInit+0x220>)
200044c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
200044ca:	6013      	str	r3, [r2, #0]

  /* Wait till PLL1 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
200044cc:	e008      	b.n	200044e0 <HAL_RCC_DeInit+0x100>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
200044ce:	f7fc fb65 	bl	20000b9c <HAL_GetTick>
200044d2:	4602      	mov	r2, r0
200044d4:	687b      	ldr	r3, [r7, #4]
200044d6:	1ad3      	subs	r3, r2, r3
200044d8:	2b02      	cmp	r3, #2
200044da:	d901      	bls.n	200044e0 <HAL_RCC_DeInit+0x100>
    {
      return HAL_TIMEOUT;
200044dc:	2303      	movs	r3, #3
200044de:	e089      	b.n	200045f4 <HAL_RCC_DeInit+0x214>
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
200044e0:	4b47      	ldr	r3, [pc, #284]	@ (20004600 <HAL_RCC_DeInit+0x220>)
200044e2:	681b      	ldr	r3, [r3, #0]
200044e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
200044e8:	2b00      	cmp	r3, #0
200044ea:	d1f0      	bne.n	200044ce <HAL_RCC_DeInit+0xee>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
200044ec:	f7fc fb56 	bl	20000b9c <HAL_GetTick>
200044f0:	6078      	str	r0, [r7, #4]

  /* Reset PLL2N bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON);
200044f2:	4b43      	ldr	r3, [pc, #268]	@ (20004600 <HAL_RCC_DeInit+0x220>)
200044f4:	681b      	ldr	r3, [r3, #0]
200044f6:	4a42      	ldr	r2, [pc, #264]	@ (20004600 <HAL_RCC_DeInit+0x220>)
200044f8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
200044fc:	6013      	str	r3, [r2, #0]

  /* Wait till PLL2 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
200044fe:	e008      	b.n	20004512 <HAL_RCC_DeInit+0x132>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
20004500:	f7fc fb4c 	bl	20000b9c <HAL_GetTick>
20004504:	4602      	mov	r2, r0
20004506:	687b      	ldr	r3, [r7, #4]
20004508:	1ad3      	subs	r3, r2, r3
2000450a:	2b02      	cmp	r3, #2
2000450c:	d901      	bls.n	20004512 <HAL_RCC_DeInit+0x132>
    {
      return HAL_TIMEOUT;
2000450e:	2303      	movs	r3, #3
20004510:	e070      	b.n	200045f4 <HAL_RCC_DeInit+0x214>
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
20004512:	4b3b      	ldr	r3, [pc, #236]	@ (20004600 <HAL_RCC_DeInit+0x220>)
20004514:	681b      	ldr	r3, [r3, #0]
20004516:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000451a:	2b00      	cmp	r3, #0
2000451c:	d1f0      	bne.n	20004500 <HAL_RCC_DeInit+0x120>
  }

#if defined(RCC_CR_PLL3ON)

  /* Get Start Tick */
  tickstart = HAL_GetTick();
2000451e:	f7fc fb3d 	bl	20000b9c <HAL_GetTick>
20004522:	6078      	str	r0, [r7, #4]

  /* Reset PLL3 bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON);
20004524:	4b36      	ldr	r3, [pc, #216]	@ (20004600 <HAL_RCC_DeInit+0x220>)
20004526:	681b      	ldr	r3, [r3, #0]
20004528:	4a35      	ldr	r2, [pc, #212]	@ (20004600 <HAL_RCC_DeInit+0x220>)
2000452a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
2000452e:	6013      	str	r3, [r2, #0]

  /* Wait till PLL3 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
20004530:	e008      	b.n	20004544 <HAL_RCC_DeInit+0x164>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
20004532:	f7fc fb33 	bl	20000b9c <HAL_GetTick>
20004536:	4602      	mov	r2, r0
20004538:	687b      	ldr	r3, [r7, #4]
2000453a:	1ad3      	subs	r3, r2, r3
2000453c:	2b02      	cmp	r3, #2
2000453e:	d901      	bls.n	20004544 <HAL_RCC_DeInit+0x164>
    {
      return HAL_TIMEOUT;
20004540:	2303      	movs	r3, #3
20004542:	e057      	b.n	200045f4 <HAL_RCC_DeInit+0x214>
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
20004544:	4b2e      	ldr	r3, [pc, #184]	@ (20004600 <HAL_RCC_DeInit+0x220>)
20004546:	681b      	ldr	r3, [r3, #0]
20004548:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
2000454c:	2b00      	cmp	r3, #0
2000454e:	d1f0      	bne.n	20004532 <HAL_RCC_DeInit+0x152>
    }
  }
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1CFGR register */
  CLEAR_REG(RCC->PLL1CFGR);
20004550:	4b2b      	ldr	r3, [pc, #172]	@ (20004600 <HAL_RCC_DeInit+0x220>)
20004552:	2200      	movs	r2, #0
20004554:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLL1DIVR register */
  WRITE_REG(RCC->PLL1DIVR, 0x01010280U);
20004556:	4b2a      	ldr	r3, [pc, #168]	@ (20004600 <HAL_RCC_DeInit+0x220>)
20004558:	4a2c      	ldr	r2, [pc, #176]	@ (2000460c <HAL_RCC_DeInit+0x22c>)
2000455a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL1FRACR register */
  CLEAR_REG(RCC->PLL1FRACR);
2000455c:	4b28      	ldr	r3, [pc, #160]	@ (20004600 <HAL_RCC_DeInit+0x220>)
2000455e:	2200      	movs	r2, #0
20004560:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2CFGR register */
  CLEAR_REG(RCC->PLL2CFGR);
20004562:	4b27      	ldr	r3, [pc, #156]	@ (20004600 <HAL_RCC_DeInit+0x220>)
20004564:	2200      	movs	r2, #0
20004566:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset PLL2DIVR register */
  WRITE_REG(RCC->PLL2DIVR, 0x01010280U);
20004568:	4b25      	ldr	r3, [pc, #148]	@ (20004600 <HAL_RCC_DeInit+0x220>)
2000456a:	4a28      	ldr	r2, [pc, #160]	@ (2000460c <HAL_RCC_DeInit+0x22c>)
2000456c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Reset PLL2FRACR register */
  CLEAR_REG(RCC->PLL2FRACR);
2000456e:	4b24      	ldr	r3, [pc, #144]	@ (20004600 <HAL_RCC_DeInit+0x220>)
20004570:	2200      	movs	r2, #0
20004572:	641a      	str	r2, [r3, #64]	@ 0x40

#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3CFGR register */
  CLEAR_REG(RCC->PLL3CFGR);
20004574:	4b22      	ldr	r3, [pc, #136]	@ (20004600 <HAL_RCC_DeInit+0x220>)
20004576:	2200      	movs	r2, #0
20004578:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Reset PLL3DIVR register */
  WRITE_REG(RCC->PLL3DIVR, 0x01010280U);
2000457a:	4b21      	ldr	r3, [pc, #132]	@ (20004600 <HAL_RCC_DeInit+0x220>)
2000457c:	4a23      	ldr	r2, [pc, #140]	@ (2000460c <HAL_RCC_DeInit+0x22c>)
2000457e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset PLL3FRACR register */
  CLEAR_REG(RCC->PLL3FRACR);
20004580:	4b1f      	ldr	r3, [pc, #124]	@ (20004600 <HAL_RCC_DeInit+0x220>)
20004582:	2200      	movs	r2, #0
20004584:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
20004586:	4b1e      	ldr	r3, [pc, #120]	@ (20004600 <HAL_RCC_DeInit+0x220>)
20004588:	681b      	ldr	r3, [r3, #0]
2000458a:	4a1d      	ldr	r2, [pc, #116]	@ (20004600 <HAL_RCC_DeInit+0x220>)
2000458c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
20004590:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
20004592:	4b1b      	ldr	r3, [pc, #108]	@ (20004600 <HAL_RCC_DeInit+0x220>)
20004594:	2200      	movs	r2, #0
20004596:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupts flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
20004598:	4b19      	ldr	r3, [pc, #100]	@ (20004600 <HAL_RCC_DeInit+0x220>)
2000459a:	f04f 32ff 	mov.w	r2, #4294967295
2000459e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Reset all RSR flags */
  SET_BIT(RCC->RSR, RCC_RSR_RMVF);
200045a0:	4b17      	ldr	r3, [pc, #92]	@ (20004600 <HAL_RCC_DeInit+0x220>)
200045a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
200045a6:	4a16      	ldr	r2, [pc, #88]	@ (20004600 <HAL_RCC_DeInit+0x220>)
200045a8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
200045ac:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
200045b0:	4b17      	ldr	r3, [pc, #92]	@ (20004610 <HAL_RCC_DeInit+0x230>)
200045b2:	4a18      	ldr	r2, [pc, #96]	@ (20004614 <HAL_RCC_DeInit+0x234>)
200045b4:	601a      	str	r2, [r3, #0]

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLASH_LATENCY_DEFAULT  < __HAL_FLASH_GET_LATENCY())
200045b6:	4b11      	ldr	r3, [pc, #68]	@ (200045fc <HAL_RCC_DeInit+0x21c>)
200045b8:	681b      	ldr	r3, [r3, #0]
200045ba:	f003 030c 	and.w	r3, r3, #12
200045be:	2b00      	cmp	r3, #0
200045c0:	d00f      	beq.n	200045e2 <HAL_RCC_DeInit+0x202>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
200045c2:	4b0e      	ldr	r3, [pc, #56]	@ (200045fc <HAL_RCC_DeInit+0x21c>)
200045c4:	681b      	ldr	r3, [r3, #0]
200045c6:	f023 030f 	bic.w	r3, r3, #15
200045ca:	4a0c      	ldr	r2, [pc, #48]	@ (200045fc <HAL_RCC_DeInit+0x21c>)
200045cc:	f043 0303 	orr.w	r3, r3, #3
200045d0:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
200045d2:	4b0a      	ldr	r3, [pc, #40]	@ (200045fc <HAL_RCC_DeInit+0x21c>)
200045d4:	681b      	ldr	r3, [r3, #0]
200045d6:	f003 030f 	and.w	r3, r3, #15
200045da:	2b03      	cmp	r3, #3
200045dc:	d001      	beq.n	200045e2 <HAL_RCC_DeInit+0x202>
    {
      return HAL_ERROR;
200045de:	2301      	movs	r3, #1
200045e0:	e008      	b.n	200045f4 <HAL_RCC_DeInit+0x214>
    }
  }

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
200045e2:	200f      	movs	r0, #15
200045e4:	f7fc faaa 	bl	20000b3c <HAL_InitTick>
200045e8:	4603      	mov	r3, r0
200045ea:	2b00      	cmp	r3, #0
200045ec:	d001      	beq.n	200045f2 <HAL_RCC_DeInit+0x212>
  {
    return HAL_ERROR;
200045ee:	2301      	movs	r3, #1
200045f0:	e000      	b.n	200045f4 <HAL_RCC_DeInit+0x214>
  }
  else
  {
    return HAL_OK;
200045f2:	2300      	movs	r3, #0
  }
}
200045f4:	4618      	mov	r0, r3
200045f6:	3708      	adds	r7, #8
200045f8:	46bd      	mov	sp, r7
200045fa:	bd80      	pop	{r7, pc}
200045fc:	40022000 	.word	0x40022000
20004600:	44020c00 	.word	0x44020c00
20004604:	200004a0 	.word	0x200004a0
20004608:	fff6eafb 	.word	0xfff6eafb
2000460c:	01010280 	.word	0x01010280
20004610:	2000049c 	.word	0x2000049c
20004614:	03d09000 	.word	0x03d09000

20004618 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
20004618:	b580      	push	{r7, lr}
2000461a:	b088      	sub	sp, #32
2000461c:	af00      	add	r7, sp, #0
2000461e:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
20004620:	687b      	ldr	r3, [r7, #4]
20004622:	2b00      	cmp	r3, #0
20004624:	d102      	bne.n	2000462c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
20004626:	2301      	movs	r3, #1
20004628:	f000 bc28 	b.w	20004e7c <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
2000462c:	4b94      	ldr	r3, [pc, #592]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
2000462e:	69db      	ldr	r3, [r3, #28]
20004630:	f003 0318 	and.w	r3, r3, #24
20004634:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
20004636:	4b92      	ldr	r3, [pc, #584]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
20004638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000463a:	f003 0303 	and.w	r3, r3, #3
2000463e:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
20004640:	687b      	ldr	r3, [r7, #4]
20004642:	681b      	ldr	r3, [r3, #0]
20004644:	f003 0310 	and.w	r3, r3, #16
20004648:	2b00      	cmp	r3, #0
2000464a:	d05b      	beq.n	20004704 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
2000464c:	69fb      	ldr	r3, [r7, #28]
2000464e:	2b08      	cmp	r3, #8
20004650:	d005      	beq.n	2000465e <HAL_RCC_OscConfig+0x46>
20004652:	69fb      	ldr	r3, [r7, #28]
20004654:	2b18      	cmp	r3, #24
20004656:	d114      	bne.n	20004682 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
20004658:	69bb      	ldr	r3, [r7, #24]
2000465a:	2b02      	cmp	r3, #2
2000465c:	d111      	bne.n	20004682 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
2000465e:	687b      	ldr	r3, [r7, #4]
20004660:	69db      	ldr	r3, [r3, #28]
20004662:	2b00      	cmp	r3, #0
20004664:	d102      	bne.n	2000466c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
20004666:	2301      	movs	r3, #1
20004668:	f000 bc08 	b.w	20004e7c <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
2000466c:	4b84      	ldr	r3, [pc, #528]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
2000466e:	699b      	ldr	r3, [r3, #24]
20004670:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
20004674:	687b      	ldr	r3, [r7, #4]
20004676:	6a1b      	ldr	r3, [r3, #32]
20004678:	041b      	lsls	r3, r3, #16
2000467a:	4981      	ldr	r1, [pc, #516]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
2000467c:	4313      	orrs	r3, r2
2000467e:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
20004680:	e040      	b.n	20004704 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
20004682:	687b      	ldr	r3, [r7, #4]
20004684:	69db      	ldr	r3, [r3, #28]
20004686:	2b00      	cmp	r3, #0
20004688:	d023      	beq.n	200046d2 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
2000468a:	4b7d      	ldr	r3, [pc, #500]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
2000468c:	681b      	ldr	r3, [r3, #0]
2000468e:	4a7c      	ldr	r2, [pc, #496]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
20004690:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
20004694:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
20004696:	f7fc fa81 	bl	20000b9c <HAL_GetTick>
2000469a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
2000469c:	e008      	b.n	200046b0 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
2000469e:	f7fc fa7d 	bl	20000b9c <HAL_GetTick>
200046a2:	4602      	mov	r2, r0
200046a4:	697b      	ldr	r3, [r7, #20]
200046a6:	1ad3      	subs	r3, r2, r3
200046a8:	2b02      	cmp	r3, #2
200046aa:	d901      	bls.n	200046b0 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
200046ac:	2303      	movs	r3, #3
200046ae:	e3e5      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
200046b0:	4b73      	ldr	r3, [pc, #460]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
200046b2:	681b      	ldr	r3, [r3, #0]
200046b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
200046b8:	2b00      	cmp	r3, #0
200046ba:	d0f0      	beq.n	2000469e <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
200046bc:	4b70      	ldr	r3, [pc, #448]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
200046be:	699b      	ldr	r3, [r3, #24]
200046c0:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
200046c4:	687b      	ldr	r3, [r7, #4]
200046c6:	6a1b      	ldr	r3, [r3, #32]
200046c8:	041b      	lsls	r3, r3, #16
200046ca:	496d      	ldr	r1, [pc, #436]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
200046cc:	4313      	orrs	r3, r2
200046ce:	618b      	str	r3, [r1, #24]
200046d0:	e018      	b.n	20004704 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
200046d2:	4b6b      	ldr	r3, [pc, #428]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
200046d4:	681b      	ldr	r3, [r3, #0]
200046d6:	4a6a      	ldr	r2, [pc, #424]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
200046d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
200046dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
200046de:	f7fc fa5d 	bl	20000b9c <HAL_GetTick>
200046e2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
200046e4:	e008      	b.n	200046f8 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
200046e6:	f7fc fa59 	bl	20000b9c <HAL_GetTick>
200046ea:	4602      	mov	r2, r0
200046ec:	697b      	ldr	r3, [r7, #20]
200046ee:	1ad3      	subs	r3, r2, r3
200046f0:	2b02      	cmp	r3, #2
200046f2:	d901      	bls.n	200046f8 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
200046f4:	2303      	movs	r3, #3
200046f6:	e3c1      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
200046f8:	4b61      	ldr	r3, [pc, #388]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
200046fa:	681b      	ldr	r3, [r3, #0]
200046fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20004700:	2b00      	cmp	r3, #0
20004702:	d1f0      	bne.n	200046e6 <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
20004704:	687b      	ldr	r3, [r7, #4]
20004706:	681b      	ldr	r3, [r3, #0]
20004708:	f003 0301 	and.w	r3, r3, #1
2000470c:	2b00      	cmp	r3, #0
2000470e:	f000 80a0 	beq.w	20004852 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
20004712:	69fb      	ldr	r3, [r7, #28]
20004714:	2b10      	cmp	r3, #16
20004716:	d005      	beq.n	20004724 <HAL_RCC_OscConfig+0x10c>
20004718:	69fb      	ldr	r3, [r7, #28]
2000471a:	2b18      	cmp	r3, #24
2000471c:	d109      	bne.n	20004732 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
2000471e:	69bb      	ldr	r3, [r7, #24]
20004720:	2b03      	cmp	r3, #3
20004722:	d106      	bne.n	20004732 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
20004724:	687b      	ldr	r3, [r7, #4]
20004726:	685b      	ldr	r3, [r3, #4]
20004728:	2b00      	cmp	r3, #0
2000472a:	f040 8092 	bne.w	20004852 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
2000472e:	2301      	movs	r3, #1
20004730:	e3a4      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
20004732:	687b      	ldr	r3, [r7, #4]
20004734:	685b      	ldr	r3, [r3, #4]
20004736:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000473a:	d106      	bne.n	2000474a <HAL_RCC_OscConfig+0x132>
2000473c:	4b50      	ldr	r3, [pc, #320]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
2000473e:	681b      	ldr	r3, [r3, #0]
20004740:	4a4f      	ldr	r2, [pc, #316]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
20004742:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20004746:	6013      	str	r3, [r2, #0]
20004748:	e058      	b.n	200047fc <HAL_RCC_OscConfig+0x1e4>
2000474a:	687b      	ldr	r3, [r7, #4]
2000474c:	685b      	ldr	r3, [r3, #4]
2000474e:	2b00      	cmp	r3, #0
20004750:	d112      	bne.n	20004778 <HAL_RCC_OscConfig+0x160>
20004752:	4b4b      	ldr	r3, [pc, #300]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
20004754:	681b      	ldr	r3, [r3, #0]
20004756:	4a4a      	ldr	r2, [pc, #296]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
20004758:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
2000475c:	6013      	str	r3, [r2, #0]
2000475e:	4b48      	ldr	r3, [pc, #288]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
20004760:	681b      	ldr	r3, [r3, #0]
20004762:	4a47      	ldr	r2, [pc, #284]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
20004764:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
20004768:	6013      	str	r3, [r2, #0]
2000476a:	4b45      	ldr	r3, [pc, #276]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
2000476c:	681b      	ldr	r3, [r3, #0]
2000476e:	4a44      	ldr	r2, [pc, #272]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
20004770:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
20004774:	6013      	str	r3, [r2, #0]
20004776:	e041      	b.n	200047fc <HAL_RCC_OscConfig+0x1e4>
20004778:	687b      	ldr	r3, [r7, #4]
2000477a:	685b      	ldr	r3, [r3, #4]
2000477c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
20004780:	d112      	bne.n	200047a8 <HAL_RCC_OscConfig+0x190>
20004782:	4b3f      	ldr	r3, [pc, #252]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
20004784:	681b      	ldr	r3, [r3, #0]
20004786:	4a3e      	ldr	r2, [pc, #248]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
20004788:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
2000478c:	6013      	str	r3, [r2, #0]
2000478e:	4b3c      	ldr	r3, [pc, #240]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
20004790:	681b      	ldr	r3, [r3, #0]
20004792:	4a3b      	ldr	r2, [pc, #236]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
20004794:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
20004798:	6013      	str	r3, [r2, #0]
2000479a:	4b39      	ldr	r3, [pc, #228]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
2000479c:	681b      	ldr	r3, [r3, #0]
2000479e:	4a38      	ldr	r2, [pc, #224]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
200047a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
200047a4:	6013      	str	r3, [r2, #0]
200047a6:	e029      	b.n	200047fc <HAL_RCC_OscConfig+0x1e4>
200047a8:	687b      	ldr	r3, [r7, #4]
200047aa:	685b      	ldr	r3, [r3, #4]
200047ac:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
200047b0:	d112      	bne.n	200047d8 <HAL_RCC_OscConfig+0x1c0>
200047b2:	4b33      	ldr	r3, [pc, #204]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
200047b4:	681b      	ldr	r3, [r3, #0]
200047b6:	4a32      	ldr	r2, [pc, #200]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
200047b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
200047bc:	6013      	str	r3, [r2, #0]
200047be:	4b30      	ldr	r3, [pc, #192]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
200047c0:	681b      	ldr	r3, [r3, #0]
200047c2:	4a2f      	ldr	r2, [pc, #188]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
200047c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
200047c8:	6013      	str	r3, [r2, #0]
200047ca:	4b2d      	ldr	r3, [pc, #180]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
200047cc:	681b      	ldr	r3, [r3, #0]
200047ce:	4a2c      	ldr	r2, [pc, #176]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
200047d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
200047d4:	6013      	str	r3, [r2, #0]
200047d6:	e011      	b.n	200047fc <HAL_RCC_OscConfig+0x1e4>
200047d8:	4b29      	ldr	r3, [pc, #164]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
200047da:	681b      	ldr	r3, [r3, #0]
200047dc:	4a28      	ldr	r2, [pc, #160]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
200047de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
200047e2:	6013      	str	r3, [r2, #0]
200047e4:	4b26      	ldr	r3, [pc, #152]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
200047e6:	681b      	ldr	r3, [r3, #0]
200047e8:	4a25      	ldr	r2, [pc, #148]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
200047ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
200047ee:	6013      	str	r3, [r2, #0]
200047f0:	4b23      	ldr	r3, [pc, #140]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
200047f2:	681b      	ldr	r3, [r3, #0]
200047f4:	4a22      	ldr	r2, [pc, #136]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
200047f6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
200047fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
200047fc:	687b      	ldr	r3, [r7, #4]
200047fe:	685b      	ldr	r3, [r3, #4]
20004800:	2b00      	cmp	r3, #0
20004802:	d013      	beq.n	2000482c <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
20004804:	f7fc f9ca 	bl	20000b9c <HAL_GetTick>
20004808:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
2000480a:	e008      	b.n	2000481e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
2000480c:	f7fc f9c6 	bl	20000b9c <HAL_GetTick>
20004810:	4602      	mov	r2, r0
20004812:	697b      	ldr	r3, [r7, #20]
20004814:	1ad3      	subs	r3, r2, r3
20004816:	2b64      	cmp	r3, #100	@ 0x64
20004818:	d901      	bls.n	2000481e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
2000481a:	2303      	movs	r3, #3
2000481c:	e32e      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
2000481e:	4b18      	ldr	r3, [pc, #96]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
20004820:	681b      	ldr	r3, [r3, #0]
20004822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20004826:	2b00      	cmp	r3, #0
20004828:	d0f0      	beq.n	2000480c <HAL_RCC_OscConfig+0x1f4>
2000482a:	e012      	b.n	20004852 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
2000482c:	f7fc f9b6 	bl	20000b9c <HAL_GetTick>
20004830:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
20004832:	e008      	b.n	20004846 <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
20004834:	f7fc f9b2 	bl	20000b9c <HAL_GetTick>
20004838:	4602      	mov	r2, r0
2000483a:	697b      	ldr	r3, [r7, #20]
2000483c:	1ad3      	subs	r3, r2, r3
2000483e:	2b64      	cmp	r3, #100	@ 0x64
20004840:	d901      	bls.n	20004846 <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
20004842:	2303      	movs	r3, #3
20004844:	e31a      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
20004846:	4b0e      	ldr	r3, [pc, #56]	@ (20004880 <HAL_RCC_OscConfig+0x268>)
20004848:	681b      	ldr	r3, [r3, #0]
2000484a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000484e:	2b00      	cmp	r3, #0
20004850:	d1f0      	bne.n	20004834 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
20004852:	687b      	ldr	r3, [r7, #4]
20004854:	681b      	ldr	r3, [r3, #0]
20004856:	f003 0302 	and.w	r3, r3, #2
2000485a:	2b00      	cmp	r3, #0
2000485c:	f000 809a 	beq.w	20004994 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
20004860:	69fb      	ldr	r3, [r7, #28]
20004862:	2b00      	cmp	r3, #0
20004864:	d005      	beq.n	20004872 <HAL_RCC_OscConfig+0x25a>
20004866:	69fb      	ldr	r3, [r7, #28]
20004868:	2b18      	cmp	r3, #24
2000486a:	d149      	bne.n	20004900 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
2000486c:	69bb      	ldr	r3, [r7, #24]
2000486e:	2b01      	cmp	r3, #1
20004870:	d146      	bne.n	20004900 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
20004872:	687b      	ldr	r3, [r7, #4]
20004874:	68db      	ldr	r3, [r3, #12]
20004876:	2b00      	cmp	r3, #0
20004878:	d104      	bne.n	20004884 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
2000487a:	2301      	movs	r3, #1
2000487c:	e2fe      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
2000487e:	bf00      	nop
20004880:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
20004884:	69fb      	ldr	r3, [r7, #28]
20004886:	2b00      	cmp	r3, #0
20004888:	d11c      	bne.n	200048c4 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
2000488a:	4b9a      	ldr	r3, [pc, #616]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
2000488c:	681b      	ldr	r3, [r3, #0]
2000488e:	f003 0218 	and.w	r2, r3, #24
20004892:	687b      	ldr	r3, [r7, #4]
20004894:	691b      	ldr	r3, [r3, #16]
20004896:	429a      	cmp	r2, r3
20004898:	d014      	beq.n	200048c4 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
2000489a:	4b96      	ldr	r3, [pc, #600]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
2000489c:	681b      	ldr	r3, [r3, #0]
2000489e:	f023 0218 	bic.w	r2, r3, #24
200048a2:	687b      	ldr	r3, [r7, #4]
200048a4:	691b      	ldr	r3, [r3, #16]
200048a6:	4993      	ldr	r1, [pc, #588]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
200048a8:	4313      	orrs	r3, r2
200048aa:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
200048ac:	f000 fdd0 	bl	20005450 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
200048b0:	4b91      	ldr	r3, [pc, #580]	@ (20004af8 <HAL_RCC_OscConfig+0x4e0>)
200048b2:	681b      	ldr	r3, [r3, #0]
200048b4:	4618      	mov	r0, r3
200048b6:	f7fc f941 	bl	20000b3c <HAL_InitTick>
200048ba:	4603      	mov	r3, r0
200048bc:	2b00      	cmp	r3, #0
200048be:	d001      	beq.n	200048c4 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
200048c0:	2301      	movs	r3, #1
200048c2:	e2db      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
200048c4:	f7fc f96a 	bl	20000b9c <HAL_GetTick>
200048c8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
200048ca:	e008      	b.n	200048de <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
200048cc:	f7fc f966 	bl	20000b9c <HAL_GetTick>
200048d0:	4602      	mov	r2, r0
200048d2:	697b      	ldr	r3, [r7, #20]
200048d4:	1ad3      	subs	r3, r2, r3
200048d6:	2b02      	cmp	r3, #2
200048d8:	d901      	bls.n	200048de <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
200048da:	2303      	movs	r3, #3
200048dc:	e2ce      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
200048de:	4b85      	ldr	r3, [pc, #532]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
200048e0:	681b      	ldr	r3, [r3, #0]
200048e2:	f003 0302 	and.w	r3, r3, #2
200048e6:	2b00      	cmp	r3, #0
200048e8:	d0f0      	beq.n	200048cc <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
200048ea:	4b82      	ldr	r3, [pc, #520]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
200048ec:	691b      	ldr	r3, [r3, #16]
200048ee:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
200048f2:	687b      	ldr	r3, [r7, #4]
200048f4:	695b      	ldr	r3, [r3, #20]
200048f6:	041b      	lsls	r3, r3, #16
200048f8:	497e      	ldr	r1, [pc, #504]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
200048fa:	4313      	orrs	r3, r2
200048fc:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
200048fe:	e049      	b.n	20004994 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
20004900:	687b      	ldr	r3, [r7, #4]
20004902:	68db      	ldr	r3, [r3, #12]
20004904:	2b00      	cmp	r3, #0
20004906:	d02c      	beq.n	20004962 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
20004908:	4b7a      	ldr	r3, [pc, #488]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
2000490a:	681b      	ldr	r3, [r3, #0]
2000490c:	f023 0218 	bic.w	r2, r3, #24
20004910:	687b      	ldr	r3, [r7, #4]
20004912:	691b      	ldr	r3, [r3, #16]
20004914:	4977      	ldr	r1, [pc, #476]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004916:	4313      	orrs	r3, r2
20004918:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
2000491a:	4b76      	ldr	r3, [pc, #472]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
2000491c:	681b      	ldr	r3, [r3, #0]
2000491e:	4a75      	ldr	r2, [pc, #468]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004920:	f043 0301 	orr.w	r3, r3, #1
20004924:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
20004926:	f7fc f939 	bl	20000b9c <HAL_GetTick>
2000492a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
2000492c:	e008      	b.n	20004940 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
2000492e:	f7fc f935 	bl	20000b9c <HAL_GetTick>
20004932:	4602      	mov	r2, r0
20004934:	697b      	ldr	r3, [r7, #20]
20004936:	1ad3      	subs	r3, r2, r3
20004938:	2b02      	cmp	r3, #2
2000493a:	d901      	bls.n	20004940 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
2000493c:	2303      	movs	r3, #3
2000493e:	e29d      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
20004940:	4b6c      	ldr	r3, [pc, #432]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004942:	681b      	ldr	r3, [r3, #0]
20004944:	f003 0302 	and.w	r3, r3, #2
20004948:	2b00      	cmp	r3, #0
2000494a:	d0f0      	beq.n	2000492e <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
2000494c:	4b69      	ldr	r3, [pc, #420]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
2000494e:	691b      	ldr	r3, [r3, #16]
20004950:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
20004954:	687b      	ldr	r3, [r7, #4]
20004956:	695b      	ldr	r3, [r3, #20]
20004958:	041b      	lsls	r3, r3, #16
2000495a:	4966      	ldr	r1, [pc, #408]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
2000495c:	4313      	orrs	r3, r2
2000495e:	610b      	str	r3, [r1, #16]
20004960:	e018      	b.n	20004994 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
20004962:	4b64      	ldr	r3, [pc, #400]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004964:	681b      	ldr	r3, [r3, #0]
20004966:	4a63      	ldr	r2, [pc, #396]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004968:	f023 0301 	bic.w	r3, r3, #1
2000496c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
2000496e:	f7fc f915 	bl	20000b9c <HAL_GetTick>
20004972:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
20004974:	e008      	b.n	20004988 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
20004976:	f7fc f911 	bl	20000b9c <HAL_GetTick>
2000497a:	4602      	mov	r2, r0
2000497c:	697b      	ldr	r3, [r7, #20]
2000497e:	1ad3      	subs	r3, r2, r3
20004980:	2b02      	cmp	r3, #2
20004982:	d901      	bls.n	20004988 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
20004984:	2303      	movs	r3, #3
20004986:	e279      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
20004988:	4b5a      	ldr	r3, [pc, #360]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
2000498a:	681b      	ldr	r3, [r3, #0]
2000498c:	f003 0302 	and.w	r3, r3, #2
20004990:	2b00      	cmp	r3, #0
20004992:	d1f0      	bne.n	20004976 <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
20004994:	687b      	ldr	r3, [r7, #4]
20004996:	681b      	ldr	r3, [r3, #0]
20004998:	f003 0308 	and.w	r3, r3, #8
2000499c:	2b00      	cmp	r3, #0
2000499e:	d03c      	beq.n	20004a1a <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
200049a0:	687b      	ldr	r3, [r7, #4]
200049a2:	699b      	ldr	r3, [r3, #24]
200049a4:	2b00      	cmp	r3, #0
200049a6:	d01c      	beq.n	200049e2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
200049a8:	4b52      	ldr	r3, [pc, #328]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
200049aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200049ae:	4a51      	ldr	r2, [pc, #324]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
200049b0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
200049b4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
200049b8:	f7fc f8f0 	bl	20000b9c <HAL_GetTick>
200049bc:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
200049be:	e008      	b.n	200049d2 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
200049c0:	f7fc f8ec 	bl	20000b9c <HAL_GetTick>
200049c4:	4602      	mov	r2, r0
200049c6:	697b      	ldr	r3, [r7, #20]
200049c8:	1ad3      	subs	r3, r2, r3
200049ca:	2b02      	cmp	r3, #2
200049cc:	d901      	bls.n	200049d2 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
200049ce:	2303      	movs	r3, #3
200049d0:	e254      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
200049d2:	4b48      	ldr	r3, [pc, #288]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
200049d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200049d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
200049dc:	2b00      	cmp	r3, #0
200049de:	d0ef      	beq.n	200049c0 <HAL_RCC_OscConfig+0x3a8>
200049e0:	e01b      	b.n	20004a1a <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
200049e2:	4b44      	ldr	r3, [pc, #272]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
200049e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200049e8:	4a42      	ldr	r2, [pc, #264]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
200049ea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
200049ee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
200049f2:	f7fc f8d3 	bl	20000b9c <HAL_GetTick>
200049f6:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
200049f8:	e008      	b.n	20004a0c <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
200049fa:	f7fc f8cf 	bl	20000b9c <HAL_GetTick>
200049fe:	4602      	mov	r2, r0
20004a00:	697b      	ldr	r3, [r7, #20]
20004a02:	1ad3      	subs	r3, r2, r3
20004a04:	2b02      	cmp	r3, #2
20004a06:	d901      	bls.n	20004a0c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
20004a08:	2303      	movs	r3, #3
20004a0a:	e237      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
20004a0c:	4b39      	ldr	r3, [pc, #228]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004a0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20004a12:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20004a16:	2b00      	cmp	r3, #0
20004a18:	d1ef      	bne.n	200049fa <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
20004a1a:	687b      	ldr	r3, [r7, #4]
20004a1c:	681b      	ldr	r3, [r3, #0]
20004a1e:	f003 0304 	and.w	r3, r3, #4
20004a22:	2b00      	cmp	r3, #0
20004a24:	f000 80d2 	beq.w	20004bcc <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
20004a28:	4b34      	ldr	r3, [pc, #208]	@ (20004afc <HAL_RCC_OscConfig+0x4e4>)
20004a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20004a2c:	f003 0301 	and.w	r3, r3, #1
20004a30:	2b00      	cmp	r3, #0
20004a32:	d118      	bne.n	20004a66 <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
20004a34:	4b31      	ldr	r3, [pc, #196]	@ (20004afc <HAL_RCC_OscConfig+0x4e4>)
20004a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20004a38:	4a30      	ldr	r2, [pc, #192]	@ (20004afc <HAL_RCC_OscConfig+0x4e4>)
20004a3a:	f043 0301 	orr.w	r3, r3, #1
20004a3e:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
20004a40:	f7fc f8ac 	bl	20000b9c <HAL_GetTick>
20004a44:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
20004a46:	e008      	b.n	20004a5a <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
20004a48:	f7fc f8a8 	bl	20000b9c <HAL_GetTick>
20004a4c:	4602      	mov	r2, r0
20004a4e:	697b      	ldr	r3, [r7, #20]
20004a50:	1ad3      	subs	r3, r2, r3
20004a52:	2b02      	cmp	r3, #2
20004a54:	d901      	bls.n	20004a5a <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
20004a56:	2303      	movs	r3, #3
20004a58:	e210      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
20004a5a:	4b28      	ldr	r3, [pc, #160]	@ (20004afc <HAL_RCC_OscConfig+0x4e4>)
20004a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20004a5e:	f003 0301 	and.w	r3, r3, #1
20004a62:	2b00      	cmp	r3, #0
20004a64:	d0f0      	beq.n	20004a48 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
20004a66:	687b      	ldr	r3, [r7, #4]
20004a68:	689b      	ldr	r3, [r3, #8]
20004a6a:	2b01      	cmp	r3, #1
20004a6c:	d108      	bne.n	20004a80 <HAL_RCC_OscConfig+0x468>
20004a6e:	4b21      	ldr	r3, [pc, #132]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004a70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20004a74:	4a1f      	ldr	r2, [pc, #124]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004a76:	f043 0301 	orr.w	r3, r3, #1
20004a7a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
20004a7e:	e074      	b.n	20004b6a <HAL_RCC_OscConfig+0x552>
20004a80:	687b      	ldr	r3, [r7, #4]
20004a82:	689b      	ldr	r3, [r3, #8]
20004a84:	2b00      	cmp	r3, #0
20004a86:	d118      	bne.n	20004aba <HAL_RCC_OscConfig+0x4a2>
20004a88:	4b1a      	ldr	r3, [pc, #104]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004a8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20004a8e:	4a19      	ldr	r2, [pc, #100]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004a90:	f023 0301 	bic.w	r3, r3, #1
20004a94:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
20004a98:	4b16      	ldr	r3, [pc, #88]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004a9a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20004a9e:	4a15      	ldr	r2, [pc, #84]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004aa0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
20004aa4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
20004aa8:	4b12      	ldr	r3, [pc, #72]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004aaa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20004aae:	4a11      	ldr	r2, [pc, #68]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004ab0:	f023 0304 	bic.w	r3, r3, #4
20004ab4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
20004ab8:	e057      	b.n	20004b6a <HAL_RCC_OscConfig+0x552>
20004aba:	687b      	ldr	r3, [r7, #4]
20004abc:	689b      	ldr	r3, [r3, #8]
20004abe:	2b05      	cmp	r3, #5
20004ac0:	d11e      	bne.n	20004b00 <HAL_RCC_OscConfig+0x4e8>
20004ac2:	4b0c      	ldr	r3, [pc, #48]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004ac4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20004ac8:	4a0a      	ldr	r2, [pc, #40]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004aca:	f043 0304 	orr.w	r3, r3, #4
20004ace:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
20004ad2:	4b08      	ldr	r3, [pc, #32]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004ad4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20004ad8:	4a06      	ldr	r2, [pc, #24]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004ada:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
20004ade:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
20004ae2:	4b04      	ldr	r3, [pc, #16]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004ae4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20004ae8:	4a02      	ldr	r2, [pc, #8]	@ (20004af4 <HAL_RCC_OscConfig+0x4dc>)
20004aea:	f043 0301 	orr.w	r3, r3, #1
20004aee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
20004af2:	e03a      	b.n	20004b6a <HAL_RCC_OscConfig+0x552>
20004af4:	44020c00 	.word	0x44020c00
20004af8:	200004a0 	.word	0x200004a0
20004afc:	44020800 	.word	0x44020800
20004b00:	687b      	ldr	r3, [r7, #4]
20004b02:	689b      	ldr	r3, [r3, #8]
20004b04:	2b85      	cmp	r3, #133	@ 0x85
20004b06:	d118      	bne.n	20004b3a <HAL_RCC_OscConfig+0x522>
20004b08:	4ba2      	ldr	r3, [pc, #648]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004b0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20004b0e:	4aa1      	ldr	r2, [pc, #644]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004b10:	f043 0304 	orr.w	r3, r3, #4
20004b14:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
20004b18:	4b9e      	ldr	r3, [pc, #632]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004b1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20004b1e:	4a9d      	ldr	r2, [pc, #628]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004b20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
20004b24:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
20004b28:	4b9a      	ldr	r3, [pc, #616]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004b2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20004b2e:	4a99      	ldr	r2, [pc, #612]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004b30:	f043 0301 	orr.w	r3, r3, #1
20004b34:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
20004b38:	e017      	b.n	20004b6a <HAL_RCC_OscConfig+0x552>
20004b3a:	4b96      	ldr	r3, [pc, #600]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004b3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20004b40:	4a94      	ldr	r2, [pc, #592]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004b42:	f023 0301 	bic.w	r3, r3, #1
20004b46:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
20004b4a:	4b92      	ldr	r3, [pc, #584]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004b4c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20004b50:	4a90      	ldr	r2, [pc, #576]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004b52:	f023 0304 	bic.w	r3, r3, #4
20004b56:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
20004b5a:	4b8e      	ldr	r3, [pc, #568]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004b5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20004b60:	4a8c      	ldr	r2, [pc, #560]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004b62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
20004b66:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
20004b6a:	687b      	ldr	r3, [r7, #4]
20004b6c:	689b      	ldr	r3, [r3, #8]
20004b6e:	2b00      	cmp	r3, #0
20004b70:	d016      	beq.n	20004ba0 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
20004b72:	f7fc f813 	bl	20000b9c <HAL_GetTick>
20004b76:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
20004b78:	e00a      	b.n	20004b90 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
20004b7a:	f7fc f80f 	bl	20000b9c <HAL_GetTick>
20004b7e:	4602      	mov	r2, r0
20004b80:	697b      	ldr	r3, [r7, #20]
20004b82:	1ad3      	subs	r3, r2, r3
20004b84:	f241 3288 	movw	r2, #5000	@ 0x1388
20004b88:	4293      	cmp	r3, r2
20004b8a:	d901      	bls.n	20004b90 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
20004b8c:	2303      	movs	r3, #3
20004b8e:	e175      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
20004b90:	4b80      	ldr	r3, [pc, #512]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004b92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20004b96:	f003 0302 	and.w	r3, r3, #2
20004b9a:	2b00      	cmp	r3, #0
20004b9c:	d0ed      	beq.n	20004b7a <HAL_RCC_OscConfig+0x562>
20004b9e:	e015      	b.n	20004bcc <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
20004ba0:	f7fb fffc 	bl	20000b9c <HAL_GetTick>
20004ba4:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
20004ba6:	e00a      	b.n	20004bbe <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
20004ba8:	f7fb fff8 	bl	20000b9c <HAL_GetTick>
20004bac:	4602      	mov	r2, r0
20004bae:	697b      	ldr	r3, [r7, #20]
20004bb0:	1ad3      	subs	r3, r2, r3
20004bb2:	f241 3288 	movw	r2, #5000	@ 0x1388
20004bb6:	4293      	cmp	r3, r2
20004bb8:	d901      	bls.n	20004bbe <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
20004bba:	2303      	movs	r3, #3
20004bbc:	e15e      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
20004bbe:	4b75      	ldr	r3, [pc, #468]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004bc0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20004bc4:	f003 0302 	and.w	r3, r3, #2
20004bc8:	2b00      	cmp	r3, #0
20004bca:	d1ed      	bne.n	20004ba8 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
20004bcc:	687b      	ldr	r3, [r7, #4]
20004bce:	681b      	ldr	r3, [r3, #0]
20004bd0:	f003 0320 	and.w	r3, r3, #32
20004bd4:	2b00      	cmp	r3, #0
20004bd6:	d036      	beq.n	20004c46 <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
20004bd8:	687b      	ldr	r3, [r7, #4]
20004bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20004bdc:	2b00      	cmp	r3, #0
20004bde:	d019      	beq.n	20004c14 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
20004be0:	4b6c      	ldr	r3, [pc, #432]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004be2:	681b      	ldr	r3, [r3, #0]
20004be4:	4a6b      	ldr	r2, [pc, #428]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004be6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
20004bea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
20004bec:	f7fb ffd6 	bl	20000b9c <HAL_GetTick>
20004bf0:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
20004bf2:	e008      	b.n	20004c06 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
20004bf4:	f7fb ffd2 	bl	20000b9c <HAL_GetTick>
20004bf8:	4602      	mov	r2, r0
20004bfa:	697b      	ldr	r3, [r7, #20]
20004bfc:	1ad3      	subs	r3, r2, r3
20004bfe:	2b02      	cmp	r3, #2
20004c00:	d901      	bls.n	20004c06 <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
20004c02:	2303      	movs	r3, #3
20004c04:	e13a      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
20004c06:	4b63      	ldr	r3, [pc, #396]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004c08:	681b      	ldr	r3, [r3, #0]
20004c0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20004c0e:	2b00      	cmp	r3, #0
20004c10:	d0f0      	beq.n	20004bf4 <HAL_RCC_OscConfig+0x5dc>
20004c12:	e018      	b.n	20004c46 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
20004c14:	4b5f      	ldr	r3, [pc, #380]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004c16:	681b      	ldr	r3, [r3, #0]
20004c18:	4a5e      	ldr	r2, [pc, #376]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004c1a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
20004c1e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
20004c20:	f7fb ffbc 	bl	20000b9c <HAL_GetTick>
20004c24:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
20004c26:	e008      	b.n	20004c3a <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
20004c28:	f7fb ffb8 	bl	20000b9c <HAL_GetTick>
20004c2c:	4602      	mov	r2, r0
20004c2e:	697b      	ldr	r3, [r7, #20]
20004c30:	1ad3      	subs	r3, r2, r3
20004c32:	2b02      	cmp	r3, #2
20004c34:	d901      	bls.n	20004c3a <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
20004c36:	2303      	movs	r3, #3
20004c38:	e120      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
20004c3a:	4b56      	ldr	r3, [pc, #344]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004c3c:	681b      	ldr	r3, [r3, #0]
20004c3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20004c42:	2b00      	cmp	r3, #0
20004c44:	d1f0      	bne.n	20004c28 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
20004c46:	687b      	ldr	r3, [r7, #4]
20004c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20004c4a:	2b00      	cmp	r3, #0
20004c4c:	f000 8115 	beq.w	20004e7a <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
20004c50:	69fb      	ldr	r3, [r7, #28]
20004c52:	2b18      	cmp	r3, #24
20004c54:	f000 80af 	beq.w	20004db6 <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
20004c58:	687b      	ldr	r3, [r7, #4]
20004c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20004c5c:	2b02      	cmp	r3, #2
20004c5e:	f040 8086 	bne.w	20004d6e <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
20004c62:	4b4c      	ldr	r3, [pc, #304]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004c64:	681b      	ldr	r3, [r3, #0]
20004c66:	4a4b      	ldr	r2, [pc, #300]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004c68:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
20004c6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
20004c6e:	f7fb ff95 	bl	20000b9c <HAL_GetTick>
20004c72:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
20004c74:	e008      	b.n	20004c88 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
20004c76:	f7fb ff91 	bl	20000b9c <HAL_GetTick>
20004c7a:	4602      	mov	r2, r0
20004c7c:	697b      	ldr	r3, [r7, #20]
20004c7e:	1ad3      	subs	r3, r2, r3
20004c80:	2b02      	cmp	r3, #2
20004c82:	d901      	bls.n	20004c88 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
20004c84:	2303      	movs	r3, #3
20004c86:	e0f9      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
20004c88:	4b42      	ldr	r3, [pc, #264]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004c8a:	681b      	ldr	r3, [r3, #0]
20004c8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
20004c90:	2b00      	cmp	r3, #0
20004c92:	d1f0      	bne.n	20004c76 <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
20004c94:	4b3f      	ldr	r3, [pc, #252]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20004c98:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
20004c9c:	f023 0303 	bic.w	r3, r3, #3
20004ca0:	687a      	ldr	r2, [r7, #4]
20004ca2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
20004ca4:	687a      	ldr	r2, [r7, #4]
20004ca6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
20004ca8:	0212      	lsls	r2, r2, #8
20004caa:	430a      	orrs	r2, r1
20004cac:	4939      	ldr	r1, [pc, #228]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004cae:	4313      	orrs	r3, r2
20004cb0:	628b      	str	r3, [r1, #40]	@ 0x28
20004cb2:	687b      	ldr	r3, [r7, #4]
20004cb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20004cb6:	3b01      	subs	r3, #1
20004cb8:	f3c3 0208 	ubfx	r2, r3, #0, #9
20004cbc:	687b      	ldr	r3, [r7, #4]
20004cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20004cc0:	3b01      	subs	r3, #1
20004cc2:	025b      	lsls	r3, r3, #9
20004cc4:	b29b      	uxth	r3, r3
20004cc6:	431a      	orrs	r2, r3
20004cc8:	687b      	ldr	r3, [r7, #4]
20004cca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20004ccc:	3b01      	subs	r3, #1
20004cce:	041b      	lsls	r3, r3, #16
20004cd0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
20004cd4:	431a      	orrs	r2, r3
20004cd6:	687b      	ldr	r3, [r7, #4]
20004cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20004cda:	3b01      	subs	r3, #1
20004cdc:	061b      	lsls	r3, r3, #24
20004cde:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
20004ce2:	492c      	ldr	r1, [pc, #176]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004ce4:	4313      	orrs	r3, r2
20004ce6:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
20004ce8:	4b2a      	ldr	r3, [pc, #168]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20004cec:	4a29      	ldr	r2, [pc, #164]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004cee:	f023 0310 	bic.w	r3, r3, #16
20004cf2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
20004cf4:	687b      	ldr	r3, [r7, #4]
20004cf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20004cf8:	4a26      	ldr	r2, [pc, #152]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004cfa:	00db      	lsls	r3, r3, #3
20004cfc:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
20004cfe:	4b25      	ldr	r3, [pc, #148]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20004d02:	4a24      	ldr	r2, [pc, #144]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004d04:	f043 0310 	orr.w	r3, r3, #16
20004d08:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
20004d0a:	4b22      	ldr	r3, [pc, #136]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004d0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20004d0e:	f023 020c 	bic.w	r2, r3, #12
20004d12:	687b      	ldr	r3, [r7, #4]
20004d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20004d16:	491f      	ldr	r1, [pc, #124]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004d18:	4313      	orrs	r3, r2
20004d1a:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
20004d1c:	4b1d      	ldr	r3, [pc, #116]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004d1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20004d20:	f023 0220 	bic.w	r2, r3, #32
20004d24:	687b      	ldr	r3, [r7, #4]
20004d26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20004d28:	491a      	ldr	r1, [pc, #104]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004d2a:	4313      	orrs	r3, r2
20004d2c:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
20004d2e:	4b19      	ldr	r3, [pc, #100]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20004d32:	4a18      	ldr	r2, [pc, #96]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004d34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
20004d38:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
20004d3a:	4b16      	ldr	r3, [pc, #88]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004d3c:	681b      	ldr	r3, [r3, #0]
20004d3e:	4a15      	ldr	r2, [pc, #84]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004d40:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
20004d44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
20004d46:	f7fb ff29 	bl	20000b9c <HAL_GetTick>
20004d4a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
20004d4c:	e008      	b.n	20004d60 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
20004d4e:	f7fb ff25 	bl	20000b9c <HAL_GetTick>
20004d52:	4602      	mov	r2, r0
20004d54:	697b      	ldr	r3, [r7, #20]
20004d56:	1ad3      	subs	r3, r2, r3
20004d58:	2b02      	cmp	r3, #2
20004d5a:	d901      	bls.n	20004d60 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
20004d5c:	2303      	movs	r3, #3
20004d5e:	e08d      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
20004d60:	4b0c      	ldr	r3, [pc, #48]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004d62:	681b      	ldr	r3, [r3, #0]
20004d64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
20004d68:	2b00      	cmp	r3, #0
20004d6a:	d0f0      	beq.n	20004d4e <HAL_RCC_OscConfig+0x736>
20004d6c:	e085      	b.n	20004e7a <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
20004d6e:	4b09      	ldr	r3, [pc, #36]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004d70:	681b      	ldr	r3, [r3, #0]
20004d72:	4a08      	ldr	r2, [pc, #32]	@ (20004d94 <HAL_RCC_OscConfig+0x77c>)
20004d74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
20004d78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
20004d7a:	f7fb ff0f 	bl	20000b9c <HAL_GetTick>
20004d7e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
20004d80:	e00a      	b.n	20004d98 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
20004d82:	f7fb ff0b 	bl	20000b9c <HAL_GetTick>
20004d86:	4602      	mov	r2, r0
20004d88:	697b      	ldr	r3, [r7, #20]
20004d8a:	1ad3      	subs	r3, r2, r3
20004d8c:	2b02      	cmp	r3, #2
20004d8e:	d903      	bls.n	20004d98 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
20004d90:	2303      	movs	r3, #3
20004d92:	e073      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
20004d94:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
20004d98:	4b3a      	ldr	r3, [pc, #232]	@ (20004e84 <HAL_RCC_OscConfig+0x86c>)
20004d9a:	681b      	ldr	r3, [r3, #0]
20004d9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
20004da0:	2b00      	cmp	r3, #0
20004da2:	d1ee      	bne.n	20004d82 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
20004da4:	4b37      	ldr	r3, [pc, #220]	@ (20004e84 <HAL_RCC_OscConfig+0x86c>)
20004da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20004da8:	4a36      	ldr	r2, [pc, #216]	@ (20004e84 <HAL_RCC_OscConfig+0x86c>)
20004daa:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
20004dae:	f023 0303 	bic.w	r3, r3, #3
20004db2:	6293      	str	r3, [r2, #40]	@ 0x28
20004db4:	e061      	b.n	20004e7a <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
20004db6:	4b33      	ldr	r3, [pc, #204]	@ (20004e84 <HAL_RCC_OscConfig+0x86c>)
20004db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20004dba:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
20004dbc:	4b31      	ldr	r3, [pc, #196]	@ (20004e84 <HAL_RCC_OscConfig+0x86c>)
20004dbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20004dc0:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
20004dc2:	687b      	ldr	r3, [r7, #4]
20004dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20004dc6:	2b01      	cmp	r3, #1
20004dc8:	d031      	beq.n	20004e2e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
20004dca:	693b      	ldr	r3, [r7, #16]
20004dcc:	f003 0203 	and.w	r2, r3, #3
20004dd0:	687b      	ldr	r3, [r7, #4]
20004dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
20004dd4:	429a      	cmp	r2, r3
20004dd6:	d12a      	bne.n	20004e2e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
20004dd8:	693b      	ldr	r3, [r7, #16]
20004dda:	0a1b      	lsrs	r3, r3, #8
20004ddc:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
20004de0:	687b      	ldr	r3, [r7, #4]
20004de2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
20004de4:	429a      	cmp	r2, r3
20004de6:	d122      	bne.n	20004e2e <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
20004de8:	68fb      	ldr	r3, [r7, #12]
20004dea:	f3c3 0208 	ubfx	r2, r3, #0, #9
20004dee:	687b      	ldr	r3, [r7, #4]
20004df0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20004df2:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
20004df4:	429a      	cmp	r2, r3
20004df6:	d11a      	bne.n	20004e2e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
20004df8:	68fb      	ldr	r3, [r7, #12]
20004dfa:	0a5b      	lsrs	r3, r3, #9
20004dfc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
20004e00:	687b      	ldr	r3, [r7, #4]
20004e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20004e04:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
20004e06:	429a      	cmp	r2, r3
20004e08:	d111      	bne.n	20004e2e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
20004e0a:	68fb      	ldr	r3, [r7, #12]
20004e0c:	0c1b      	lsrs	r3, r3, #16
20004e0e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
20004e12:	687b      	ldr	r3, [r7, #4]
20004e14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20004e16:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
20004e18:	429a      	cmp	r2, r3
20004e1a:	d108      	bne.n	20004e2e <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
20004e1c:	68fb      	ldr	r3, [r7, #12]
20004e1e:	0e1b      	lsrs	r3, r3, #24
20004e20:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
20004e24:	687b      	ldr	r3, [r7, #4]
20004e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20004e28:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
20004e2a:	429a      	cmp	r2, r3
20004e2c:	d001      	beq.n	20004e32 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
20004e2e:	2301      	movs	r3, #1
20004e30:	e024      	b.n	20004e7c <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
20004e32:	4b14      	ldr	r3, [pc, #80]	@ (20004e84 <HAL_RCC_OscConfig+0x86c>)
20004e34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20004e36:	08db      	lsrs	r3, r3, #3
20004e38:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
20004e3c:	687b      	ldr	r3, [r7, #4]
20004e3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
20004e40:	429a      	cmp	r2, r3
20004e42:	d01a      	beq.n	20004e7a <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
20004e44:	4b0f      	ldr	r3, [pc, #60]	@ (20004e84 <HAL_RCC_OscConfig+0x86c>)
20004e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20004e48:	4a0e      	ldr	r2, [pc, #56]	@ (20004e84 <HAL_RCC_OscConfig+0x86c>)
20004e4a:	f023 0310 	bic.w	r3, r3, #16
20004e4e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
20004e50:	f7fb fea4 	bl	20000b9c <HAL_GetTick>
20004e54:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
20004e56:	bf00      	nop
20004e58:	f7fb fea0 	bl	20000b9c <HAL_GetTick>
20004e5c:	4602      	mov	r2, r0
20004e5e:	697b      	ldr	r3, [r7, #20]
20004e60:	4293      	cmp	r3, r2
20004e62:	d0f9      	beq.n	20004e58 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
20004e64:	687b      	ldr	r3, [r7, #4]
20004e66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
20004e68:	4a06      	ldr	r2, [pc, #24]	@ (20004e84 <HAL_RCC_OscConfig+0x86c>)
20004e6a:	00db      	lsls	r3, r3, #3
20004e6c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
20004e6e:	4b05      	ldr	r3, [pc, #20]	@ (20004e84 <HAL_RCC_OscConfig+0x86c>)
20004e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20004e72:	4a04      	ldr	r2, [pc, #16]	@ (20004e84 <HAL_RCC_OscConfig+0x86c>)
20004e74:	f043 0310 	orr.w	r3, r3, #16
20004e78:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
20004e7a:	2300      	movs	r3, #0
}
20004e7c:	4618      	mov	r0, r3
20004e7e:	3720      	adds	r7, #32
20004e80:	46bd      	mov	sp, r7
20004e82:	bd80      	pop	{r7, pc}
20004e84:	44020c00 	.word	0x44020c00

20004e88 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
20004e88:	b580      	push	{r7, lr}
20004e8a:	b084      	sub	sp, #16
20004e8c:	af00      	add	r7, sp, #0
20004e8e:	6078      	str	r0, [r7, #4]
20004e90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
20004e92:	687b      	ldr	r3, [r7, #4]
20004e94:	2b00      	cmp	r3, #0
20004e96:	d101      	bne.n	20004e9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
20004e98:	2301      	movs	r3, #1
20004e9a:	e19e      	b.n	200051da <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
20004e9c:	4b83      	ldr	r3, [pc, #524]	@ (200050ac <HAL_RCC_ClockConfig+0x224>)
20004e9e:	681b      	ldr	r3, [r3, #0]
20004ea0:	f003 030f 	and.w	r3, r3, #15
20004ea4:	683a      	ldr	r2, [r7, #0]
20004ea6:	429a      	cmp	r2, r3
20004ea8:	d910      	bls.n	20004ecc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
20004eaa:	4b80      	ldr	r3, [pc, #512]	@ (200050ac <HAL_RCC_ClockConfig+0x224>)
20004eac:	681b      	ldr	r3, [r3, #0]
20004eae:	f023 020f 	bic.w	r2, r3, #15
20004eb2:	497e      	ldr	r1, [pc, #504]	@ (200050ac <HAL_RCC_ClockConfig+0x224>)
20004eb4:	683b      	ldr	r3, [r7, #0]
20004eb6:	4313      	orrs	r3, r2
20004eb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
20004eba:	4b7c      	ldr	r3, [pc, #496]	@ (200050ac <HAL_RCC_ClockConfig+0x224>)
20004ebc:	681b      	ldr	r3, [r3, #0]
20004ebe:	f003 030f 	and.w	r3, r3, #15
20004ec2:	683a      	ldr	r2, [r7, #0]
20004ec4:	429a      	cmp	r2, r3
20004ec6:	d001      	beq.n	20004ecc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
20004ec8:	2301      	movs	r3, #1
20004eca:	e186      	b.n	200051da <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
20004ecc:	687b      	ldr	r3, [r7, #4]
20004ece:	681b      	ldr	r3, [r3, #0]
20004ed0:	f003 0310 	and.w	r3, r3, #16
20004ed4:	2b00      	cmp	r3, #0
20004ed6:	d012      	beq.n	20004efe <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
20004ed8:	687b      	ldr	r3, [r7, #4]
20004eda:	695a      	ldr	r2, [r3, #20]
20004edc:	4b74      	ldr	r3, [pc, #464]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
20004ede:	6a1b      	ldr	r3, [r3, #32]
20004ee0:	0a1b      	lsrs	r3, r3, #8
20004ee2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
20004ee6:	429a      	cmp	r2, r3
20004ee8:	d909      	bls.n	20004efe <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
20004eea:	4b71      	ldr	r3, [pc, #452]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
20004eec:	6a1b      	ldr	r3, [r3, #32]
20004eee:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
20004ef2:	687b      	ldr	r3, [r7, #4]
20004ef4:	695b      	ldr	r3, [r3, #20]
20004ef6:	021b      	lsls	r3, r3, #8
20004ef8:	496d      	ldr	r1, [pc, #436]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
20004efa:	4313      	orrs	r3, r2
20004efc:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
20004efe:	687b      	ldr	r3, [r7, #4]
20004f00:	681b      	ldr	r3, [r3, #0]
20004f02:	f003 0308 	and.w	r3, r3, #8
20004f06:	2b00      	cmp	r3, #0
20004f08:	d012      	beq.n	20004f30 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
20004f0a:	687b      	ldr	r3, [r7, #4]
20004f0c:	691a      	ldr	r2, [r3, #16]
20004f0e:	4b68      	ldr	r3, [pc, #416]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
20004f10:	6a1b      	ldr	r3, [r3, #32]
20004f12:	091b      	lsrs	r3, r3, #4
20004f14:	f003 0370 	and.w	r3, r3, #112	@ 0x70
20004f18:	429a      	cmp	r2, r3
20004f1a:	d909      	bls.n	20004f30 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
20004f1c:	4b64      	ldr	r3, [pc, #400]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
20004f1e:	6a1b      	ldr	r3, [r3, #32]
20004f20:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
20004f24:	687b      	ldr	r3, [r7, #4]
20004f26:	691b      	ldr	r3, [r3, #16]
20004f28:	011b      	lsls	r3, r3, #4
20004f2a:	4961      	ldr	r1, [pc, #388]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
20004f2c:	4313      	orrs	r3, r2
20004f2e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
20004f30:	687b      	ldr	r3, [r7, #4]
20004f32:	681b      	ldr	r3, [r3, #0]
20004f34:	f003 0304 	and.w	r3, r3, #4
20004f38:	2b00      	cmp	r3, #0
20004f3a:	d010      	beq.n	20004f5e <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
20004f3c:	687b      	ldr	r3, [r7, #4]
20004f3e:	68da      	ldr	r2, [r3, #12]
20004f40:	4b5b      	ldr	r3, [pc, #364]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
20004f42:	6a1b      	ldr	r3, [r3, #32]
20004f44:	f003 0370 	and.w	r3, r3, #112	@ 0x70
20004f48:	429a      	cmp	r2, r3
20004f4a:	d908      	bls.n	20004f5e <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
20004f4c:	4b58      	ldr	r3, [pc, #352]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
20004f4e:	6a1b      	ldr	r3, [r3, #32]
20004f50:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
20004f54:	687b      	ldr	r3, [r7, #4]
20004f56:	68db      	ldr	r3, [r3, #12]
20004f58:	4955      	ldr	r1, [pc, #340]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
20004f5a:	4313      	orrs	r3, r2
20004f5c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
20004f5e:	687b      	ldr	r3, [r7, #4]
20004f60:	681b      	ldr	r3, [r3, #0]
20004f62:	f003 0302 	and.w	r3, r3, #2
20004f66:	2b00      	cmp	r3, #0
20004f68:	d010      	beq.n	20004f8c <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
20004f6a:	687b      	ldr	r3, [r7, #4]
20004f6c:	689a      	ldr	r2, [r3, #8]
20004f6e:	4b50      	ldr	r3, [pc, #320]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
20004f70:	6a1b      	ldr	r3, [r3, #32]
20004f72:	f003 030f 	and.w	r3, r3, #15
20004f76:	429a      	cmp	r2, r3
20004f78:	d908      	bls.n	20004f8c <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
20004f7a:	4b4d      	ldr	r3, [pc, #308]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
20004f7c:	6a1b      	ldr	r3, [r3, #32]
20004f7e:	f023 020f 	bic.w	r2, r3, #15
20004f82:	687b      	ldr	r3, [r7, #4]
20004f84:	689b      	ldr	r3, [r3, #8]
20004f86:	494a      	ldr	r1, [pc, #296]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
20004f88:	4313      	orrs	r3, r2
20004f8a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
20004f8c:	687b      	ldr	r3, [r7, #4]
20004f8e:	681b      	ldr	r3, [r3, #0]
20004f90:	f003 0301 	and.w	r3, r3, #1
20004f94:	2b00      	cmp	r3, #0
20004f96:	f000 8093 	beq.w	200050c0 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
20004f9a:	687b      	ldr	r3, [r7, #4]
20004f9c:	685b      	ldr	r3, [r3, #4]
20004f9e:	2b03      	cmp	r3, #3
20004fa0:	d107      	bne.n	20004fb2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
20004fa2:	4b43      	ldr	r3, [pc, #268]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
20004fa4:	681b      	ldr	r3, [r3, #0]
20004fa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
20004faa:	2b00      	cmp	r3, #0
20004fac:	d121      	bne.n	20004ff2 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
20004fae:	2301      	movs	r3, #1
20004fb0:	e113      	b.n	200051da <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
20004fb2:	687b      	ldr	r3, [r7, #4]
20004fb4:	685b      	ldr	r3, [r3, #4]
20004fb6:	2b02      	cmp	r3, #2
20004fb8:	d107      	bne.n	20004fca <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
20004fba:	4b3d      	ldr	r3, [pc, #244]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
20004fbc:	681b      	ldr	r3, [r3, #0]
20004fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20004fc2:	2b00      	cmp	r3, #0
20004fc4:	d115      	bne.n	20004ff2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
20004fc6:	2301      	movs	r3, #1
20004fc8:	e107      	b.n	200051da <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
20004fca:	687b      	ldr	r3, [r7, #4]
20004fcc:	685b      	ldr	r3, [r3, #4]
20004fce:	2b01      	cmp	r3, #1
20004fd0:	d107      	bne.n	20004fe2 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
20004fd2:	4b37      	ldr	r3, [pc, #220]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
20004fd4:	681b      	ldr	r3, [r3, #0]
20004fd6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20004fda:	2b00      	cmp	r3, #0
20004fdc:	d109      	bne.n	20004ff2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
20004fde:	2301      	movs	r3, #1
20004fe0:	e0fb      	b.n	200051da <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
20004fe2:	4b33      	ldr	r3, [pc, #204]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
20004fe4:	681b      	ldr	r3, [r3, #0]
20004fe6:	f003 0302 	and.w	r3, r3, #2
20004fea:	2b00      	cmp	r3, #0
20004fec:	d101      	bne.n	20004ff2 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
20004fee:	2301      	movs	r3, #1
20004ff0:	e0f3      	b.n	200051da <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
20004ff2:	4b2f      	ldr	r3, [pc, #188]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
20004ff4:	69db      	ldr	r3, [r3, #28]
20004ff6:	f023 0203 	bic.w	r2, r3, #3
20004ffa:	687b      	ldr	r3, [r7, #4]
20004ffc:	685b      	ldr	r3, [r3, #4]
20004ffe:	492c      	ldr	r1, [pc, #176]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
20005000:	4313      	orrs	r3, r2
20005002:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
20005004:	f7fb fdca 	bl	20000b9c <HAL_GetTick>
20005008:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
2000500a:	687b      	ldr	r3, [r7, #4]
2000500c:	685b      	ldr	r3, [r3, #4]
2000500e:	2b03      	cmp	r3, #3
20005010:	d112      	bne.n	20005038 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
20005012:	e00a      	b.n	2000502a <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
20005014:	f7fb fdc2 	bl	20000b9c <HAL_GetTick>
20005018:	4602      	mov	r2, r0
2000501a:	68fb      	ldr	r3, [r7, #12]
2000501c:	1ad3      	subs	r3, r2, r3
2000501e:	f241 3288 	movw	r2, #5000	@ 0x1388
20005022:	4293      	cmp	r3, r2
20005024:	d901      	bls.n	2000502a <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
20005026:	2303      	movs	r3, #3
20005028:	e0d7      	b.n	200051da <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
2000502a:	4b21      	ldr	r3, [pc, #132]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
2000502c:	69db      	ldr	r3, [r3, #28]
2000502e:	f003 0318 	and.w	r3, r3, #24
20005032:	2b18      	cmp	r3, #24
20005034:	d1ee      	bne.n	20005014 <HAL_RCC_ClockConfig+0x18c>
20005036:	e043      	b.n	200050c0 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
20005038:	687b      	ldr	r3, [r7, #4]
2000503a:	685b      	ldr	r3, [r3, #4]
2000503c:	2b02      	cmp	r3, #2
2000503e:	d112      	bne.n	20005066 <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
20005040:	e00a      	b.n	20005058 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
20005042:	f7fb fdab 	bl	20000b9c <HAL_GetTick>
20005046:	4602      	mov	r2, r0
20005048:	68fb      	ldr	r3, [r7, #12]
2000504a:	1ad3      	subs	r3, r2, r3
2000504c:	f241 3288 	movw	r2, #5000	@ 0x1388
20005050:	4293      	cmp	r3, r2
20005052:	d901      	bls.n	20005058 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
20005054:	2303      	movs	r3, #3
20005056:	e0c0      	b.n	200051da <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
20005058:	4b15      	ldr	r3, [pc, #84]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
2000505a:	69db      	ldr	r3, [r3, #28]
2000505c:	f003 0318 	and.w	r3, r3, #24
20005060:	2b10      	cmp	r3, #16
20005062:	d1ee      	bne.n	20005042 <HAL_RCC_ClockConfig+0x1ba>
20005064:	e02c      	b.n	200050c0 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
20005066:	687b      	ldr	r3, [r7, #4]
20005068:	685b      	ldr	r3, [r3, #4]
2000506a:	2b01      	cmp	r3, #1
2000506c:	d122      	bne.n	200050b4 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
2000506e:	e00a      	b.n	20005086 <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
20005070:	f7fb fd94 	bl	20000b9c <HAL_GetTick>
20005074:	4602      	mov	r2, r0
20005076:	68fb      	ldr	r3, [r7, #12]
20005078:	1ad3      	subs	r3, r2, r3
2000507a:	f241 3288 	movw	r2, #5000	@ 0x1388
2000507e:	4293      	cmp	r3, r2
20005080:	d901      	bls.n	20005086 <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
20005082:	2303      	movs	r3, #3
20005084:	e0a9      	b.n	200051da <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
20005086:	4b0a      	ldr	r3, [pc, #40]	@ (200050b0 <HAL_RCC_ClockConfig+0x228>)
20005088:	69db      	ldr	r3, [r3, #28]
2000508a:	f003 0318 	and.w	r3, r3, #24
2000508e:	2b08      	cmp	r3, #8
20005090:	d1ee      	bne.n	20005070 <HAL_RCC_ClockConfig+0x1e8>
20005092:	e015      	b.n	200050c0 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
20005094:	f7fb fd82 	bl	20000b9c <HAL_GetTick>
20005098:	4602      	mov	r2, r0
2000509a:	68fb      	ldr	r3, [r7, #12]
2000509c:	1ad3      	subs	r3, r2, r3
2000509e:	f241 3288 	movw	r2, #5000	@ 0x1388
200050a2:	4293      	cmp	r3, r2
200050a4:	d906      	bls.n	200050b4 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
200050a6:	2303      	movs	r3, #3
200050a8:	e097      	b.n	200051da <HAL_RCC_ClockConfig+0x352>
200050aa:	bf00      	nop
200050ac:	40022000 	.word	0x40022000
200050b0:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
200050b4:	4b4b      	ldr	r3, [pc, #300]	@ (200051e4 <HAL_RCC_ClockConfig+0x35c>)
200050b6:	69db      	ldr	r3, [r3, #28]
200050b8:	f003 0318 	and.w	r3, r3, #24
200050bc:	2b00      	cmp	r3, #0
200050be:	d1e9      	bne.n	20005094 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
200050c0:	687b      	ldr	r3, [r7, #4]
200050c2:	681b      	ldr	r3, [r3, #0]
200050c4:	f003 0302 	and.w	r3, r3, #2
200050c8:	2b00      	cmp	r3, #0
200050ca:	d010      	beq.n	200050ee <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
200050cc:	687b      	ldr	r3, [r7, #4]
200050ce:	689a      	ldr	r2, [r3, #8]
200050d0:	4b44      	ldr	r3, [pc, #272]	@ (200051e4 <HAL_RCC_ClockConfig+0x35c>)
200050d2:	6a1b      	ldr	r3, [r3, #32]
200050d4:	f003 030f 	and.w	r3, r3, #15
200050d8:	429a      	cmp	r2, r3
200050da:	d208      	bcs.n	200050ee <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
200050dc:	4b41      	ldr	r3, [pc, #260]	@ (200051e4 <HAL_RCC_ClockConfig+0x35c>)
200050de:	6a1b      	ldr	r3, [r3, #32]
200050e0:	f023 020f 	bic.w	r2, r3, #15
200050e4:	687b      	ldr	r3, [r7, #4]
200050e6:	689b      	ldr	r3, [r3, #8]
200050e8:	493e      	ldr	r1, [pc, #248]	@ (200051e4 <HAL_RCC_ClockConfig+0x35c>)
200050ea:	4313      	orrs	r3, r2
200050ec:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
200050ee:	4b3e      	ldr	r3, [pc, #248]	@ (200051e8 <HAL_RCC_ClockConfig+0x360>)
200050f0:	681b      	ldr	r3, [r3, #0]
200050f2:	f003 030f 	and.w	r3, r3, #15
200050f6:	683a      	ldr	r2, [r7, #0]
200050f8:	429a      	cmp	r2, r3
200050fa:	d210      	bcs.n	2000511e <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
200050fc:	4b3a      	ldr	r3, [pc, #232]	@ (200051e8 <HAL_RCC_ClockConfig+0x360>)
200050fe:	681b      	ldr	r3, [r3, #0]
20005100:	f023 020f 	bic.w	r2, r3, #15
20005104:	4938      	ldr	r1, [pc, #224]	@ (200051e8 <HAL_RCC_ClockConfig+0x360>)
20005106:	683b      	ldr	r3, [r7, #0]
20005108:	4313      	orrs	r3, r2
2000510a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
2000510c:	4b36      	ldr	r3, [pc, #216]	@ (200051e8 <HAL_RCC_ClockConfig+0x360>)
2000510e:	681b      	ldr	r3, [r3, #0]
20005110:	f003 030f 	and.w	r3, r3, #15
20005114:	683a      	ldr	r2, [r7, #0]
20005116:	429a      	cmp	r2, r3
20005118:	d001      	beq.n	2000511e <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
2000511a:	2301      	movs	r3, #1
2000511c:	e05d      	b.n	200051da <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
2000511e:	687b      	ldr	r3, [r7, #4]
20005120:	681b      	ldr	r3, [r3, #0]
20005122:	f003 0304 	and.w	r3, r3, #4
20005126:	2b00      	cmp	r3, #0
20005128:	d010      	beq.n	2000514c <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
2000512a:	687b      	ldr	r3, [r7, #4]
2000512c:	68da      	ldr	r2, [r3, #12]
2000512e:	4b2d      	ldr	r3, [pc, #180]	@ (200051e4 <HAL_RCC_ClockConfig+0x35c>)
20005130:	6a1b      	ldr	r3, [r3, #32]
20005132:	f003 0370 	and.w	r3, r3, #112	@ 0x70
20005136:	429a      	cmp	r2, r3
20005138:	d208      	bcs.n	2000514c <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
2000513a:	4b2a      	ldr	r3, [pc, #168]	@ (200051e4 <HAL_RCC_ClockConfig+0x35c>)
2000513c:	6a1b      	ldr	r3, [r3, #32]
2000513e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
20005142:	687b      	ldr	r3, [r7, #4]
20005144:	68db      	ldr	r3, [r3, #12]
20005146:	4927      	ldr	r1, [pc, #156]	@ (200051e4 <HAL_RCC_ClockConfig+0x35c>)
20005148:	4313      	orrs	r3, r2
2000514a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
2000514c:	687b      	ldr	r3, [r7, #4]
2000514e:	681b      	ldr	r3, [r3, #0]
20005150:	f003 0308 	and.w	r3, r3, #8
20005154:	2b00      	cmp	r3, #0
20005156:	d012      	beq.n	2000517e <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
20005158:	687b      	ldr	r3, [r7, #4]
2000515a:	691a      	ldr	r2, [r3, #16]
2000515c:	4b21      	ldr	r3, [pc, #132]	@ (200051e4 <HAL_RCC_ClockConfig+0x35c>)
2000515e:	6a1b      	ldr	r3, [r3, #32]
20005160:	091b      	lsrs	r3, r3, #4
20005162:	f003 0370 	and.w	r3, r3, #112	@ 0x70
20005166:	429a      	cmp	r2, r3
20005168:	d209      	bcs.n	2000517e <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
2000516a:	4b1e      	ldr	r3, [pc, #120]	@ (200051e4 <HAL_RCC_ClockConfig+0x35c>)
2000516c:	6a1b      	ldr	r3, [r3, #32]
2000516e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
20005172:	687b      	ldr	r3, [r7, #4]
20005174:	691b      	ldr	r3, [r3, #16]
20005176:	011b      	lsls	r3, r3, #4
20005178:	491a      	ldr	r1, [pc, #104]	@ (200051e4 <HAL_RCC_ClockConfig+0x35c>)
2000517a:	4313      	orrs	r3, r2
2000517c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
2000517e:	687b      	ldr	r3, [r7, #4]
20005180:	681b      	ldr	r3, [r3, #0]
20005182:	f003 0310 	and.w	r3, r3, #16
20005186:	2b00      	cmp	r3, #0
20005188:	d012      	beq.n	200051b0 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
2000518a:	687b      	ldr	r3, [r7, #4]
2000518c:	695a      	ldr	r2, [r3, #20]
2000518e:	4b15      	ldr	r3, [pc, #84]	@ (200051e4 <HAL_RCC_ClockConfig+0x35c>)
20005190:	6a1b      	ldr	r3, [r3, #32]
20005192:	0a1b      	lsrs	r3, r3, #8
20005194:	f003 0370 	and.w	r3, r3, #112	@ 0x70
20005198:	429a      	cmp	r2, r3
2000519a:	d209      	bcs.n	200051b0 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
2000519c:	4b11      	ldr	r3, [pc, #68]	@ (200051e4 <HAL_RCC_ClockConfig+0x35c>)
2000519e:	6a1b      	ldr	r3, [r3, #32]
200051a0:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
200051a4:	687b      	ldr	r3, [r7, #4]
200051a6:	695b      	ldr	r3, [r3, #20]
200051a8:	021b      	lsls	r3, r3, #8
200051aa:	490e      	ldr	r1, [pc, #56]	@ (200051e4 <HAL_RCC_ClockConfig+0x35c>)
200051ac:	4313      	orrs	r3, r2
200051ae:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
200051b0:	f000 f822 	bl	200051f8 <HAL_RCC_GetSysClockFreq>
200051b4:	4602      	mov	r2, r0
200051b6:	4b0b      	ldr	r3, [pc, #44]	@ (200051e4 <HAL_RCC_ClockConfig+0x35c>)
200051b8:	6a1b      	ldr	r3, [r3, #32]
200051ba:	f003 030f 	and.w	r3, r3, #15
200051be:	490b      	ldr	r1, [pc, #44]	@ (200051ec <HAL_RCC_ClockConfig+0x364>)
200051c0:	5ccb      	ldrb	r3, [r1, r3]
200051c2:	fa22 f303 	lsr.w	r3, r2, r3
200051c6:	4a0a      	ldr	r2, [pc, #40]	@ (200051f0 <HAL_RCC_ClockConfig+0x368>)
200051c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
200051ca:	4b0a      	ldr	r3, [pc, #40]	@ (200051f4 <HAL_RCC_ClockConfig+0x36c>)
200051cc:	681b      	ldr	r3, [r3, #0]
200051ce:	4618      	mov	r0, r3
200051d0:	f7fb fcb4 	bl	20000b3c <HAL_InitTick>
200051d4:	4603      	mov	r3, r0
200051d6:	72fb      	strb	r3, [r7, #11]

  return halstatus;
200051d8:	7afb      	ldrb	r3, [r7, #11]
}
200051da:	4618      	mov	r0, r3
200051dc:	3710      	adds	r7, #16
200051de:	46bd      	mov	sp, r7
200051e0:	bd80      	pop	{r7, pc}
200051e2:	bf00      	nop
200051e4:	44020c00 	.word	0x44020c00
200051e8:	40022000 	.word	0x40022000
200051ec:	2000b310 	.word	0x2000b310
200051f0:	2000049c 	.word	0x2000049c
200051f4:	200004a0 	.word	0x200004a0

200051f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
200051f8:	b480      	push	{r7}
200051fa:	b089      	sub	sp, #36	@ 0x24
200051fc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
200051fe:	4b8c      	ldr	r3, [pc, #560]	@ (20005430 <HAL_RCC_GetSysClockFreq+0x238>)
20005200:	69db      	ldr	r3, [r3, #28]
20005202:	f003 0318 	and.w	r3, r3, #24
20005206:	2b08      	cmp	r3, #8
20005208:	d102      	bne.n	20005210 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
2000520a:	4b8a      	ldr	r3, [pc, #552]	@ (20005434 <HAL_RCC_GetSysClockFreq+0x23c>)
2000520c:	61fb      	str	r3, [r7, #28]
2000520e:	e107      	b.n	20005420 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
20005210:	4b87      	ldr	r3, [pc, #540]	@ (20005430 <HAL_RCC_GetSysClockFreq+0x238>)
20005212:	69db      	ldr	r3, [r3, #28]
20005214:	f003 0318 	and.w	r3, r3, #24
20005218:	2b00      	cmp	r3, #0
2000521a:	d112      	bne.n	20005242 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
2000521c:	4b84      	ldr	r3, [pc, #528]	@ (20005430 <HAL_RCC_GetSysClockFreq+0x238>)
2000521e:	681b      	ldr	r3, [r3, #0]
20005220:	f003 0320 	and.w	r3, r3, #32
20005224:	2b00      	cmp	r3, #0
20005226:	d009      	beq.n	2000523c <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20005228:	4b81      	ldr	r3, [pc, #516]	@ (20005430 <HAL_RCC_GetSysClockFreq+0x238>)
2000522a:	681b      	ldr	r3, [r3, #0]
2000522c:	08db      	lsrs	r3, r3, #3
2000522e:	f003 0303 	and.w	r3, r3, #3
20005232:	4a81      	ldr	r2, [pc, #516]	@ (20005438 <HAL_RCC_GetSysClockFreq+0x240>)
20005234:	fa22 f303 	lsr.w	r3, r2, r3
20005238:	61fb      	str	r3, [r7, #28]
2000523a:	e0f1      	b.n	20005420 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
2000523c:	4b7e      	ldr	r3, [pc, #504]	@ (20005438 <HAL_RCC_GetSysClockFreq+0x240>)
2000523e:	61fb      	str	r3, [r7, #28]
20005240:	e0ee      	b.n	20005420 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
20005242:	4b7b      	ldr	r3, [pc, #492]	@ (20005430 <HAL_RCC_GetSysClockFreq+0x238>)
20005244:	69db      	ldr	r3, [r3, #28]
20005246:	f003 0318 	and.w	r3, r3, #24
2000524a:	2b10      	cmp	r3, #16
2000524c:	d102      	bne.n	20005254 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
2000524e:	4b7b      	ldr	r3, [pc, #492]	@ (2000543c <HAL_RCC_GetSysClockFreq+0x244>)
20005250:	61fb      	str	r3, [r7, #28]
20005252:	e0e5      	b.n	20005420 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
20005254:	4b76      	ldr	r3, [pc, #472]	@ (20005430 <HAL_RCC_GetSysClockFreq+0x238>)
20005256:	69db      	ldr	r3, [r3, #28]
20005258:	f003 0318 	and.w	r3, r3, #24
2000525c:	2b18      	cmp	r3, #24
2000525e:	f040 80dd 	bne.w	2000541c <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
20005262:	4b73      	ldr	r3, [pc, #460]	@ (20005430 <HAL_RCC_GetSysClockFreq+0x238>)
20005264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20005266:	f003 0303 	and.w	r3, r3, #3
2000526a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
2000526c:	4b70      	ldr	r3, [pc, #448]	@ (20005430 <HAL_RCC_GetSysClockFreq+0x238>)
2000526e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20005270:	0a1b      	lsrs	r3, r3, #8
20005272:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
20005276:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
20005278:	4b6d      	ldr	r3, [pc, #436]	@ (20005430 <HAL_RCC_GetSysClockFreq+0x238>)
2000527a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000527c:	091b      	lsrs	r3, r3, #4
2000527e:	f003 0301 	and.w	r3, r3, #1
20005282:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
20005284:	4b6a      	ldr	r3, [pc, #424]	@ (20005430 <HAL_RCC_GetSysClockFreq+0x238>)
20005286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
20005288:	08db      	lsrs	r3, r3, #3
2000528a:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
2000528e:	68fa      	ldr	r2, [r7, #12]
20005290:	fb02 f303 	mul.w	r3, r2, r3
20005294:	ee07 3a90 	vmov	s15, r3
20005298:	eef8 7a67 	vcvt.f32.u32	s15, s15
2000529c:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
200052a0:	693b      	ldr	r3, [r7, #16]
200052a2:	2b00      	cmp	r3, #0
200052a4:	f000 80b7 	beq.w	20005416 <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
200052a8:	697b      	ldr	r3, [r7, #20]
200052aa:	2b01      	cmp	r3, #1
200052ac:	d003      	beq.n	200052b6 <HAL_RCC_GetSysClockFreq+0xbe>
200052ae:	697b      	ldr	r3, [r7, #20]
200052b0:	2b03      	cmp	r3, #3
200052b2:	d056      	beq.n	20005362 <HAL_RCC_GetSysClockFreq+0x16a>
200052b4:	e077      	b.n	200053a6 <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
200052b6:	4b5e      	ldr	r3, [pc, #376]	@ (20005430 <HAL_RCC_GetSysClockFreq+0x238>)
200052b8:	681b      	ldr	r3, [r3, #0]
200052ba:	f003 0320 	and.w	r3, r3, #32
200052be:	2b00      	cmp	r3, #0
200052c0:	d02d      	beq.n	2000531e <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
200052c2:	4b5b      	ldr	r3, [pc, #364]	@ (20005430 <HAL_RCC_GetSysClockFreq+0x238>)
200052c4:	681b      	ldr	r3, [r3, #0]
200052c6:	08db      	lsrs	r3, r3, #3
200052c8:	f003 0303 	and.w	r3, r3, #3
200052cc:	4a5a      	ldr	r2, [pc, #360]	@ (20005438 <HAL_RCC_GetSysClockFreq+0x240>)
200052ce:	fa22 f303 	lsr.w	r3, r2, r3
200052d2:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
200052d4:	687b      	ldr	r3, [r7, #4]
200052d6:	ee07 3a90 	vmov	s15, r3
200052da:	eef8 6a67 	vcvt.f32.u32	s13, s15
200052de:	693b      	ldr	r3, [r7, #16]
200052e0:	ee07 3a90 	vmov	s15, r3
200052e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
200052e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
200052ec:	4b50      	ldr	r3, [pc, #320]	@ (20005430 <HAL_RCC_GetSysClockFreq+0x238>)
200052ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
200052f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
200052f4:	ee07 3a90 	vmov	s15, r3
200052f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
200052fc:	ed97 6a02 	vldr	s12, [r7, #8]
20005300:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 20005440 <HAL_RCC_GetSysClockFreq+0x248>
20005304:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
20005308:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
2000530c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20005310:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
20005314:	ee67 7a27 	vmul.f32	s15, s14, s15
20005318:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
2000531c:	e065      	b.n	200053ea <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000531e:	693b      	ldr	r3, [r7, #16]
20005320:	ee07 3a90 	vmov	s15, r3
20005324:	eef8 7a67 	vcvt.f32.u32	s15, s15
20005328:	eddf 6a46 	vldr	s13, [pc, #280]	@ 20005444 <HAL_RCC_GetSysClockFreq+0x24c>
2000532c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20005330:	4b3f      	ldr	r3, [pc, #252]	@ (20005430 <HAL_RCC_GetSysClockFreq+0x238>)
20005332:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20005334:	f3c3 0308 	ubfx	r3, r3, #0, #9
20005338:	ee07 3a90 	vmov	s15, r3
2000533c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
20005340:	ed97 6a02 	vldr	s12, [r7, #8]
20005344:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 20005440 <HAL_RCC_GetSysClockFreq+0x248>
20005348:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000534c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
20005350:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20005354:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
20005358:	ee67 7a27 	vmul.f32	s15, s14, s15
2000535c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
20005360:	e043      	b.n	200053ea <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
20005362:	693b      	ldr	r3, [r7, #16]
20005364:	ee07 3a90 	vmov	s15, r3
20005368:	eef8 7a67 	vcvt.f32.u32	s15, s15
2000536c:	eddf 6a36 	vldr	s13, [pc, #216]	@ 20005448 <HAL_RCC_GetSysClockFreq+0x250>
20005370:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20005374:	4b2e      	ldr	r3, [pc, #184]	@ (20005430 <HAL_RCC_GetSysClockFreq+0x238>)
20005376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20005378:	f3c3 0308 	ubfx	r3, r3, #0, #9
2000537c:	ee07 3a90 	vmov	s15, r3
20005380:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
20005384:	ed97 6a02 	vldr	s12, [r7, #8]
20005388:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 20005440 <HAL_RCC_GetSysClockFreq+0x248>
2000538c:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
20005390:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
20005394:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20005398:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
2000539c:	ee67 7a27 	vmul.f32	s15, s14, s15
200053a0:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
200053a4:	e021      	b.n	200053ea <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
200053a6:	693b      	ldr	r3, [r7, #16]
200053a8:	ee07 3a90 	vmov	s15, r3
200053ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
200053b0:	eddf 6a26 	vldr	s13, [pc, #152]	@ 2000544c <HAL_RCC_GetSysClockFreq+0x254>
200053b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
200053b8:	4b1d      	ldr	r3, [pc, #116]	@ (20005430 <HAL_RCC_GetSysClockFreq+0x238>)
200053ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
200053bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
200053c0:	ee07 3a90 	vmov	s15, r3
200053c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
200053c8:	ed97 6a02 	vldr	s12, [r7, #8]
200053cc:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 20005440 <HAL_RCC_GetSysClockFreq+0x248>
200053d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
200053d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
200053d8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
200053dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
200053e0:	ee67 7a27 	vmul.f32	s15, s14, s15
200053e4:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
200053e8:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
200053ea:	4b11      	ldr	r3, [pc, #68]	@ (20005430 <HAL_RCC_GetSysClockFreq+0x238>)
200053ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
200053ee:	0a5b      	lsrs	r3, r3, #9
200053f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
200053f4:	3301      	adds	r3, #1
200053f6:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
200053f8:	683b      	ldr	r3, [r7, #0]
200053fa:	ee07 3a90 	vmov	s15, r3
200053fe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
20005402:	edd7 6a06 	vldr	s13, [r7, #24]
20005406:	eec6 7a87 	vdiv.f32	s15, s13, s14
2000540a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
2000540e:	ee17 3a90 	vmov	r3, s15
20005412:	61fb      	str	r3, [r7, #28]
20005414:	e004      	b.n	20005420 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
20005416:	2300      	movs	r3, #0
20005418:	61fb      	str	r3, [r7, #28]
2000541a:	e001      	b.n	20005420 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
2000541c:	4b06      	ldr	r3, [pc, #24]	@ (20005438 <HAL_RCC_GetSysClockFreq+0x240>)
2000541e:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
20005420:	69fb      	ldr	r3, [r7, #28]
}
20005422:	4618      	mov	r0, r3
20005424:	3724      	adds	r7, #36	@ 0x24
20005426:	46bd      	mov	sp, r7
20005428:	f85d 7b04 	ldr.w	r7, [sp], #4
2000542c:	4770      	bx	lr
2000542e:	bf00      	nop
20005430:	44020c00 	.word	0x44020c00
20005434:	003d0900 	.word	0x003d0900
20005438:	03d09000 	.word	0x03d09000
2000543c:	017d7840 	.word	0x017d7840
20005440:	46000000 	.word	0x46000000
20005444:	4c742400 	.word	0x4c742400
20005448:	4bbebc20 	.word	0x4bbebc20
2000544c:	4a742400 	.word	0x4a742400

20005450 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
20005450:	b580      	push	{r7, lr}
20005452:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
20005454:	f7ff fed0 	bl	200051f8 <HAL_RCC_GetSysClockFreq>
20005458:	4602      	mov	r2, r0
2000545a:	4b08      	ldr	r3, [pc, #32]	@ (2000547c <HAL_RCC_GetHCLKFreq+0x2c>)
2000545c:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
2000545e:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
20005462:	4907      	ldr	r1, [pc, #28]	@ (20005480 <HAL_RCC_GetHCLKFreq+0x30>)
20005464:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
20005466:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
2000546a:	fa22 f303 	lsr.w	r3, r2, r3
2000546e:	4a05      	ldr	r2, [pc, #20]	@ (20005484 <HAL_RCC_GetHCLKFreq+0x34>)
20005470:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
20005472:	4b04      	ldr	r3, [pc, #16]	@ (20005484 <HAL_RCC_GetHCLKFreq+0x34>)
20005474:	681b      	ldr	r3, [r3, #0]
}
20005476:	4618      	mov	r0, r3
20005478:	bd80      	pop	{r7, pc}
2000547a:	bf00      	nop
2000547c:	44020c00 	.word	0x44020c00
20005480:	2000b310 	.word	0x2000b310
20005484:	2000049c 	.word	0x2000049c

20005488 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
20005488:	b580      	push	{r7, lr}
2000548a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
2000548c:	f7ff ffe0 	bl	20005450 <HAL_RCC_GetHCLKFreq>
20005490:	4602      	mov	r2, r0
20005492:	4b06      	ldr	r3, [pc, #24]	@ (200054ac <HAL_RCC_GetPCLK1Freq+0x24>)
20005494:	6a1b      	ldr	r3, [r3, #32]
20005496:	091b      	lsrs	r3, r3, #4
20005498:	f003 0307 	and.w	r3, r3, #7
2000549c:	4904      	ldr	r1, [pc, #16]	@ (200054b0 <HAL_RCC_GetPCLK1Freq+0x28>)
2000549e:	5ccb      	ldrb	r3, [r1, r3]
200054a0:	f003 031f 	and.w	r3, r3, #31
200054a4:	fa22 f303 	lsr.w	r3, r2, r3
}
200054a8:	4618      	mov	r0, r3
200054aa:	bd80      	pop	{r7, pc}
200054ac:	44020c00 	.word	0x44020c00
200054b0:	2000b320 	.word	0x2000b320

200054b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
200054b4:	b580      	push	{r7, lr}
200054b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
200054b8:	f7ff ffca 	bl	20005450 <HAL_RCC_GetHCLKFreq>
200054bc:	4602      	mov	r2, r0
200054be:	4b06      	ldr	r3, [pc, #24]	@ (200054d8 <HAL_RCC_GetPCLK2Freq+0x24>)
200054c0:	6a1b      	ldr	r3, [r3, #32]
200054c2:	0a1b      	lsrs	r3, r3, #8
200054c4:	f003 0307 	and.w	r3, r3, #7
200054c8:	4904      	ldr	r1, [pc, #16]	@ (200054dc <HAL_RCC_GetPCLK2Freq+0x28>)
200054ca:	5ccb      	ldrb	r3, [r1, r3]
200054cc:	f003 031f 	and.w	r3, r3, #31
200054d0:	fa22 f303 	lsr.w	r3, r2, r3
}
200054d4:	4618      	mov	r0, r3
200054d6:	bd80      	pop	{r7, pc}
200054d8:	44020c00 	.word	0x44020c00
200054dc:	2000b320 	.word	0x2000b320

200054e0 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
200054e0:	b580      	push	{r7, lr}
200054e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
200054e4:	f7ff ffb4 	bl	20005450 <HAL_RCC_GetHCLKFreq>
200054e8:	4602      	mov	r2, r0
200054ea:	4b06      	ldr	r3, [pc, #24]	@ (20005504 <HAL_RCC_GetPCLK3Freq+0x24>)
200054ec:	6a1b      	ldr	r3, [r3, #32]
200054ee:	0b1b      	lsrs	r3, r3, #12
200054f0:	f003 0307 	and.w	r3, r3, #7
200054f4:	4904      	ldr	r1, [pc, #16]	@ (20005508 <HAL_RCC_GetPCLK3Freq+0x28>)
200054f6:	5ccb      	ldrb	r3, [r1, r3]
200054f8:	f003 031f 	and.w	r3, r3, #31
200054fc:	fa22 f303 	lsr.w	r3, r2, r3
}
20005500:	4618      	mov	r0, r3
20005502:	bd80      	pop	{r7, pc}
20005504:	44020c00 	.word	0x44020c00
20005508:	2000b320 	.word	0x2000b320

2000550c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
2000550c:	b480      	push	{r7}
2000550e:	b08b      	sub	sp, #44	@ 0x2c
20005510:	af00      	add	r7, sp, #0
20005512:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
20005514:	4bad      	ldr	r3, [pc, #692]	@ (200057cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
20005516:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20005518:	f3c3 0308 	ubfx	r3, r3, #0, #9
2000551c:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
2000551e:	4bab      	ldr	r3, [pc, #684]	@ (200057cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
20005520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20005522:	f003 0303 	and.w	r3, r3, #3
20005526:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
20005528:	4ba8      	ldr	r3, [pc, #672]	@ (200057cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
2000552a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000552c:	0a1b      	lsrs	r3, r3, #8
2000552e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
20005532:	61bb      	str	r3, [r7, #24]
  pll1fracen = RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN;
20005534:	4ba5      	ldr	r3, [pc, #660]	@ (200057cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
20005536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20005538:	f003 0310 	and.w	r3, r3, #16
2000553c:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
2000553e:	4ba3      	ldr	r3, [pc, #652]	@ (200057cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
20005540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20005542:	08db      	lsrs	r3, r3, #3
20005544:	f3c3 030c 	ubfx	r3, r3, #0, #13
20005548:	697a      	ldr	r2, [r7, #20]
2000554a:	fb02 f303 	mul.w	r3, r2, r3
2000554e:	ee07 3a90 	vmov	s15, r3
20005552:	eef8 7a67 	vcvt.f32.u32	s15, s15
20005556:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
2000555a:	69bb      	ldr	r3, [r7, #24]
2000555c:	2b00      	cmp	r3, #0
2000555e:	f000 8126 	beq.w	200057ae <HAL_RCCEx_GetPLL1ClockFreq+0x2a2>
  {
    switch (pll1source)
20005562:	69fb      	ldr	r3, [r7, #28]
20005564:	2b03      	cmp	r3, #3
20005566:	d053      	beq.n	20005610 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
20005568:	69fb      	ldr	r3, [r7, #28]
2000556a:	2b03      	cmp	r3, #3
2000556c:	d86f      	bhi.n	2000564e <HAL_RCCEx_GetPLL1ClockFreq+0x142>
2000556e:	69fb      	ldr	r3, [r7, #28]
20005570:	2b01      	cmp	r3, #1
20005572:	d003      	beq.n	2000557c <HAL_RCCEx_GetPLL1ClockFreq+0x70>
20005574:	69fb      	ldr	r3, [r7, #28]
20005576:	2b02      	cmp	r3, #2
20005578:	d02b      	beq.n	200055d2 <HAL_RCCEx_GetPLL1ClockFreq+0xc6>
2000557a:	e068      	b.n	2000564e <HAL_RCCEx_GetPLL1ClockFreq+0x142>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
2000557c:	4b93      	ldr	r3, [pc, #588]	@ (200057cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
2000557e:	681b      	ldr	r3, [r3, #0]
20005580:	08db      	lsrs	r3, r3, #3
20005582:	f003 0303 	and.w	r3, r3, #3
20005586:	4a92      	ldr	r2, [pc, #584]	@ (200057d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
20005588:	fa22 f303 	lsr.w	r3, r2, r3
2000558c:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
2000558e:	68fb      	ldr	r3, [r7, #12]
20005590:	ee07 3a90 	vmov	s15, r3
20005594:	eef8 6a67 	vcvt.f32.u32	s13, s15
20005598:	69bb      	ldr	r3, [r7, #24]
2000559a:	ee07 3a90 	vmov	s15, r3
2000559e:	eef8 7a67 	vcvt.f32.u32	s15, s15
200055a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
200055a6:	6a3b      	ldr	r3, [r7, #32]
200055a8:	ee07 3a90 	vmov	s15, r3
200055ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
200055b0:	ed97 6a04 	vldr	s12, [r7, #16]
200055b4:	eddf 5a87 	vldr	s11, [pc, #540]	@ 200057d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
200055b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
200055bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
200055c0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
200055c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
200055c8:	ee67 7a27 	vmul.f32	s15, s14, s15
200055cc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
200055d0:	e068      	b.n	200056a4 <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
200055d2:	69bb      	ldr	r3, [r7, #24]
200055d4:	ee07 3a90 	vmov	s15, r3
200055d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
200055dc:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 200057d8 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
200055e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
200055e4:	6a3b      	ldr	r3, [r7, #32]
200055e6:	ee07 3a90 	vmov	s15, r3
200055ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
200055ee:	ed97 6a04 	vldr	s12, [r7, #16]
200055f2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 200057d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
200055f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
200055fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
200055fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20005602:	ee77 7aa6 	vadd.f32	s15, s15, s13
20005606:	ee67 7a27 	vmul.f32	s15, s14, s15
2000560a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
2000560e:	e049      	b.n	200056a4 <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
20005610:	69bb      	ldr	r3, [r7, #24]
20005612:	ee07 3a90 	vmov	s15, r3
20005616:	eef8 7a67 	vcvt.f32.u32	s15, s15
2000561a:	eddf 6a70 	vldr	s13, [pc, #448]	@ 200057dc <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
2000561e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20005622:	6a3b      	ldr	r3, [r7, #32]
20005624:	ee07 3a90 	vmov	s15, r3
20005628:	eef8 6a67 	vcvt.f32.u32	s13, s15
2000562c:	ed97 6a04 	vldr	s12, [r7, #16]
20005630:	eddf 5a68 	vldr	s11, [pc, #416]	@ 200057d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
20005634:	eec6 7a25 	vdiv.f32	s15, s12, s11
20005638:	ee76 7aa7 	vadd.f32	s15, s13, s15
2000563c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20005640:	ee77 7aa6 	vadd.f32	s15, s15, s13
20005644:	ee67 7a27 	vmul.f32	s15, s14, s15
20005648:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
2000564c:	e02a      	b.n	200056a4 <HAL_RCCEx_GetPLL1ClockFreq+0x198>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
2000564e:	4b5f      	ldr	r3, [pc, #380]	@ (200057cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
20005650:	681b      	ldr	r3, [r3, #0]
20005652:	08db      	lsrs	r3, r3, #3
20005654:	f003 0303 	and.w	r3, r3, #3
20005658:	4a5d      	ldr	r2, [pc, #372]	@ (200057d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
2000565a:	fa22 f303 	lsr.w	r3, r2, r3
2000565e:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
20005660:	68fb      	ldr	r3, [r7, #12]
20005662:	ee07 3a90 	vmov	s15, r3
20005666:	eef8 6a67 	vcvt.f32.u32	s13, s15
2000566a:	69bb      	ldr	r3, [r7, #24]
2000566c:	ee07 3a90 	vmov	s15, r3
20005670:	eef8 7a67 	vcvt.f32.u32	s15, s15
20005674:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20005678:	6a3b      	ldr	r3, [r7, #32]
2000567a:	ee07 3a90 	vmov	s15, r3
2000567e:	eef8 6a67 	vcvt.f32.u32	s13, s15
20005682:	ed97 6a04 	vldr	s12, [r7, #16]
20005686:	eddf 5a53 	vldr	s11, [pc, #332]	@ 200057d4 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>
2000568a:	eec6 7a25 	vdiv.f32	s15, s12, s11
2000568e:	ee76 7aa7 	vadd.f32	s15, s13, s15
20005692:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20005696:	ee77 7aa6 	vadd.f32	s15, s15, s13
2000569a:	ee67 7a27 	vmul.f32	s15, s14, s15
2000569e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
200056a2:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
200056a4:	4b49      	ldr	r3, [pc, #292]	@ (200057cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
200056a6:	681b      	ldr	r3, [r3, #0]
200056a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
200056ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
200056b0:	d121      	bne.n	200056f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1ea>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
200056b2:	4b46      	ldr	r3, [pc, #280]	@ (200057cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
200056b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
200056b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
200056ba:	2b00      	cmp	r3, #0
200056bc:	d017      	beq.n	200056ee <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
200056be:	4b43      	ldr	r3, [pc, #268]	@ (200057cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
200056c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
200056c2:	0a5b      	lsrs	r3, r3, #9
200056c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
200056c8:	ee07 3a90 	vmov	s15, r3
200056cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
200056d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
200056d4:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
200056d8:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
200056dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
200056e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
200056e4:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
200056e8:	687b      	ldr	r3, [r7, #4]
200056ea:	601a      	str	r2, [r3, #0]
200056ec:	e006      	b.n	200056fc <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
200056ee:	687b      	ldr	r3, [r7, #4]
200056f0:	2200      	movs	r2, #0
200056f2:	601a      	str	r2, [r3, #0]
200056f4:	e002      	b.n	200056fc <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
200056f6:	687b      	ldr	r3, [r7, #4]
200056f8:	2200      	movs	r2, #0
200056fa:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
200056fc:	4b33      	ldr	r3, [pc, #204]	@ (200057cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
200056fe:	681b      	ldr	r3, [r3, #0]
20005700:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
20005704:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
20005708:	d121      	bne.n	2000574e <HAL_RCCEx_GetPLL1ClockFreq+0x242>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
2000570a:	4b30      	ldr	r3, [pc, #192]	@ (200057cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
2000570c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000570e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20005712:	2b00      	cmp	r3, #0
20005714:	d017      	beq.n	20005746 <HAL_RCCEx_GetPLL1ClockFreq+0x23a>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
20005716:	4b2d      	ldr	r3, [pc, #180]	@ (200057cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
20005718:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
2000571a:	0c1b      	lsrs	r3, r3, #16
2000571c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20005720:	ee07 3a90 	vmov	s15, r3
20005724:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
20005728:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
2000572c:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
20005730:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
20005734:	eec6 7a87 	vdiv.f32	s15, s13, s14
20005738:	eefc 7ae7 	vcvt.u32.f32	s15, s15
2000573c:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
20005740:	687b      	ldr	r3, [r7, #4]
20005742:	605a      	str	r2, [r3, #4]
20005744:	e006      	b.n	20005754 <HAL_RCCEx_GetPLL1ClockFreq+0x248>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
20005746:	687b      	ldr	r3, [r7, #4]
20005748:	2200      	movs	r2, #0
2000574a:	605a      	str	r2, [r3, #4]
2000574c:	e002      	b.n	20005754 <HAL_RCCEx_GetPLL1ClockFreq+0x248>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
2000574e:	687b      	ldr	r3, [r7, #4]
20005750:	2200      	movs	r2, #0
20005752:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
20005754:	4b1d      	ldr	r3, [pc, #116]	@ (200057cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
20005756:	681b      	ldr	r3, [r3, #0]
20005758:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
2000575c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
20005760:	d121      	bne.n	200057a6 <HAL_RCCEx_GetPLL1ClockFreq+0x29a>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
20005762:	4b1a      	ldr	r3, [pc, #104]	@ (200057cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
20005764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20005766:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
2000576a:	2b00      	cmp	r3, #0
2000576c:	d017      	beq.n	2000579e <HAL_RCCEx_GetPLL1ClockFreq+0x292>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
2000576e:	4b17      	ldr	r3, [pc, #92]	@ (200057cc <HAL_RCCEx_GetPLL1ClockFreq+0x2c0>)
20005770:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20005772:	0e1b      	lsrs	r3, r3, #24
20005774:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20005778:	ee07 3a90 	vmov	s15, r3
2000577c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
20005780:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20005784:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
20005788:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
2000578c:	eec6 7a87 	vdiv.f32	s15, s13, s14
20005790:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20005794:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
20005798:	687b      	ldr	r3, [r7, #4]
2000579a:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
2000579c:	e010      	b.n	200057c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
2000579e:	687b      	ldr	r3, [r7, #4]
200057a0:	2200      	movs	r2, #0
200057a2:	609a      	str	r2, [r3, #8]
}
200057a4:	e00c      	b.n	200057c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
200057a6:	687b      	ldr	r3, [r7, #4]
200057a8:	2200      	movs	r2, #0
200057aa:	609a      	str	r2, [r3, #8]
}
200057ac:	e008      	b.n	200057c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2b4>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
200057ae:	687b      	ldr	r3, [r7, #4]
200057b0:	2200      	movs	r2, #0
200057b2:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
200057b4:	687b      	ldr	r3, [r7, #4]
200057b6:	2200      	movs	r2, #0
200057b8:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
200057ba:	687b      	ldr	r3, [r7, #4]
200057bc:	2200      	movs	r2, #0
200057be:	609a      	str	r2, [r3, #8]
}
200057c0:	bf00      	nop
200057c2:	372c      	adds	r7, #44	@ 0x2c
200057c4:	46bd      	mov	sp, r7
200057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
200057ca:	4770      	bx	lr
200057cc:	44020c00 	.word	0x44020c00
200057d0:	03d09000 	.word	0x03d09000
200057d4:	46000000 	.word	0x46000000
200057d8:	4a742400 	.word	0x4a742400
200057dc:	4bbebc20 	.word	0x4bbebc20

200057e0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
200057e0:	b480      	push	{r7}
200057e2:	b08b      	sub	sp, #44	@ 0x2c
200057e4:	af00      	add	r7, sp, #0
200057e6:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
200057e8:	4bad      	ldr	r3, [pc, #692]	@ (20005aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
200057ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
200057ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
200057f0:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
200057f2:	4bab      	ldr	r3, [pc, #684]	@ (20005aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
200057f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200057f6:	f003 0303 	and.w	r3, r3, #3
200057fa:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
200057fc:	4ba8      	ldr	r3, [pc, #672]	@ (20005aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
200057fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20005800:	0a1b      	lsrs	r3, r3, #8
20005802:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
20005806:	61bb      	str	r3, [r7, #24]
  pll2fracen = RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN;
20005808:	4ba5      	ldr	r3, [pc, #660]	@ (20005aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
2000580a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000580c:	f003 0310 	and.w	r3, r3, #16
20005810:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
20005812:	4ba3      	ldr	r3, [pc, #652]	@ (20005aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
20005814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
20005816:	08db      	lsrs	r3, r3, #3
20005818:	f3c3 030c 	ubfx	r3, r3, #0, #13
2000581c:	697a      	ldr	r2, [r7, #20]
2000581e:	fb02 f303 	mul.w	r3, r2, r3
20005822:	ee07 3a90 	vmov	s15, r3
20005826:	eef8 7a67 	vcvt.f32.u32	s15, s15
2000582a:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
2000582e:	69bb      	ldr	r3, [r7, #24]
20005830:	2b00      	cmp	r3, #0
20005832:	f000 8126 	beq.w	20005a82 <HAL_RCCEx_GetPLL2ClockFreq+0x2a2>
  {
    switch (pll2source)
20005836:	69fb      	ldr	r3, [r7, #28]
20005838:	2b03      	cmp	r3, #3
2000583a:	d053      	beq.n	200058e4 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
2000583c:	69fb      	ldr	r3, [r7, #28]
2000583e:	2b03      	cmp	r3, #3
20005840:	d86f      	bhi.n	20005922 <HAL_RCCEx_GetPLL2ClockFreq+0x142>
20005842:	69fb      	ldr	r3, [r7, #28]
20005844:	2b01      	cmp	r3, #1
20005846:	d003      	beq.n	20005850 <HAL_RCCEx_GetPLL2ClockFreq+0x70>
20005848:	69fb      	ldr	r3, [r7, #28]
2000584a:	2b02      	cmp	r3, #2
2000584c:	d02b      	beq.n	200058a6 <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
2000584e:	e068      	b.n	20005922 <HAL_RCCEx_GetPLL2ClockFreq+0x142>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20005850:	4b93      	ldr	r3, [pc, #588]	@ (20005aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
20005852:	681b      	ldr	r3, [r3, #0]
20005854:	08db      	lsrs	r3, r3, #3
20005856:	f003 0303 	and.w	r3, r3, #3
2000585a:	4a92      	ldr	r2, [pc, #584]	@ (20005aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
2000585c:	fa22 f303 	lsr.w	r3, r2, r3
20005860:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
20005862:	68fb      	ldr	r3, [r7, #12]
20005864:	ee07 3a90 	vmov	s15, r3
20005868:	eef8 6a67 	vcvt.f32.u32	s13, s15
2000586c:	69bb      	ldr	r3, [r7, #24]
2000586e:	ee07 3a90 	vmov	s15, r3
20005872:	eef8 7a67 	vcvt.f32.u32	s15, s15
20005876:	ee86 7aa7 	vdiv.f32	s14, s13, s15
2000587a:	6a3b      	ldr	r3, [r7, #32]
2000587c:	ee07 3a90 	vmov	s15, r3
20005880:	eef8 6a67 	vcvt.f32.u32	s13, s15
20005884:	ed97 6a04 	vldr	s12, [r7, #16]
20005888:	eddf 5a87 	vldr	s11, [pc, #540]	@ 20005aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
2000588c:	eec6 7a25 	vdiv.f32	s15, s12, s11
20005890:	ee76 7aa7 	vadd.f32	s15, s13, s15
20005894:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20005898:	ee77 7aa6 	vadd.f32	s15, s15, s13
2000589c:	ee67 7a27 	vmul.f32	s15, s14, s15
200058a0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
200058a4:	e068      	b.n	20005978 <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
200058a6:	69bb      	ldr	r3, [r7, #24]
200058a8:	ee07 3a90 	vmov	s15, r3
200058ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
200058b0:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 20005aac <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
200058b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
200058b8:	6a3b      	ldr	r3, [r7, #32]
200058ba:	ee07 3a90 	vmov	s15, r3
200058be:	eef8 6a67 	vcvt.f32.u32	s13, s15
200058c2:	ed97 6a04 	vldr	s12, [r7, #16]
200058c6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 20005aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
200058ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
200058ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
200058d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
200058d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
200058da:	ee67 7a27 	vmul.f32	s15, s14, s15
200058de:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
200058e2:	e049      	b.n	20005978 <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
200058e4:	69bb      	ldr	r3, [r7, #24]
200058e6:	ee07 3a90 	vmov	s15, r3
200058ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
200058ee:	eddf 6a70 	vldr	s13, [pc, #448]	@ 20005ab0 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
200058f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
200058f6:	6a3b      	ldr	r3, [r7, #32]
200058f8:	ee07 3a90 	vmov	s15, r3
200058fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
20005900:	ed97 6a04 	vldr	s12, [r7, #16]
20005904:	eddf 5a68 	vldr	s11, [pc, #416]	@ 20005aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
20005908:	eec6 7a25 	vdiv.f32	s15, s12, s11
2000590c:	ee76 7aa7 	vadd.f32	s15, s13, s15
20005910:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20005914:	ee77 7aa6 	vadd.f32	s15, s15, s13
20005918:	ee67 7a27 	vmul.f32	s15, s14, s15
2000591c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
20005920:	e02a      	b.n	20005978 <HAL_RCCEx_GetPLL2ClockFreq+0x198>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20005922:	4b5f      	ldr	r3, [pc, #380]	@ (20005aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
20005924:	681b      	ldr	r3, [r3, #0]
20005926:	08db      	lsrs	r3, r3, #3
20005928:	f003 0303 	and.w	r3, r3, #3
2000592c:	4a5d      	ldr	r2, [pc, #372]	@ (20005aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
2000592e:	fa22 f303 	lsr.w	r3, r2, r3
20005932:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
20005934:	68fb      	ldr	r3, [r7, #12]
20005936:	ee07 3a90 	vmov	s15, r3
2000593a:	eef8 6a67 	vcvt.f32.u32	s13, s15
2000593e:	69bb      	ldr	r3, [r7, #24]
20005940:	ee07 3a90 	vmov	s15, r3
20005944:	eef8 7a67 	vcvt.f32.u32	s15, s15
20005948:	ee86 7aa7 	vdiv.f32	s14, s13, s15
2000594c:	6a3b      	ldr	r3, [r7, #32]
2000594e:	ee07 3a90 	vmov	s15, r3
20005952:	eef8 6a67 	vcvt.f32.u32	s13, s15
20005956:	ed97 6a04 	vldr	s12, [r7, #16]
2000595a:	eddf 5a53 	vldr	s11, [pc, #332]	@ 20005aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>
2000595e:	eec6 7a25 	vdiv.f32	s15, s12, s11
20005962:	ee76 7aa7 	vadd.f32	s15, s13, s15
20005966:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
2000596a:	ee77 7aa6 	vadd.f32	s15, s15, s13
2000596e:	ee67 7a27 	vmul.f32	s15, s14, s15
20005972:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
20005976:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
20005978:	4b49      	ldr	r3, [pc, #292]	@ (20005aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
2000597a:	681b      	ldr	r3, [r3, #0]
2000597c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20005980:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20005984:	d121      	bne.n	200059ca <HAL_RCCEx_GetPLL2ClockFreq+0x1ea>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
20005986:	4b46      	ldr	r3, [pc, #280]	@ (20005aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
20005988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
2000598a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
2000598e:	2b00      	cmp	r3, #0
20005990:	d017      	beq.n	200059c2 <HAL_RCCEx_GetPLL2ClockFreq+0x1e2>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
20005992:	4b43      	ldr	r3, [pc, #268]	@ (20005aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
20005994:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20005996:	0a5b      	lsrs	r3, r3, #9
20005998:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
2000599c:	ee07 3a90 	vmov	s15, r3
200059a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
200059a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
200059a8:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
200059ac:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
200059b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
200059b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
200059b8:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
200059bc:	687b      	ldr	r3, [r7, #4]
200059be:	601a      	str	r2, [r3, #0]
200059c0:	e006      	b.n	200059d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
200059c2:	687b      	ldr	r3, [r7, #4]
200059c4:	2200      	movs	r2, #0
200059c6:	601a      	str	r2, [r3, #0]
200059c8:	e002      	b.n	200059d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
200059ca:	687b      	ldr	r3, [r7, #4]
200059cc:	2200      	movs	r2, #0
200059ce:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
200059d0:	4b33      	ldr	r3, [pc, #204]	@ (20005aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
200059d2:	681b      	ldr	r3, [r3, #0]
200059d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
200059d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
200059dc:	d121      	bne.n	20005a22 <HAL_RCCEx_GetPLL2ClockFreq+0x242>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
200059de:	4b30      	ldr	r3, [pc, #192]	@ (20005aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
200059e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200059e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
200059e6:	2b00      	cmp	r3, #0
200059e8:	d017      	beq.n	20005a1a <HAL_RCCEx_GetPLL2ClockFreq+0x23a>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
200059ea:	4b2d      	ldr	r3, [pc, #180]	@ (20005aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
200059ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
200059ee:	0c1b      	lsrs	r3, r3, #16
200059f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
200059f4:	ee07 3a90 	vmov	s15, r3
200059f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
200059fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20005a00:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
20005a04:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
20005a08:	eec6 7a87 	vdiv.f32	s15, s13, s14
20005a0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20005a10:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
20005a14:	687b      	ldr	r3, [r7, #4]
20005a16:	605a      	str	r2, [r3, #4]
20005a18:	e006      	b.n	20005a28 <HAL_RCCEx_GetPLL2ClockFreq+0x248>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
20005a1a:	687b      	ldr	r3, [r7, #4]
20005a1c:	2200      	movs	r2, #0
20005a1e:	605a      	str	r2, [r3, #4]
20005a20:	e002      	b.n	20005a28 <HAL_RCCEx_GetPLL2ClockFreq+0x248>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
20005a22:	687b      	ldr	r3, [r7, #4]
20005a24:	2200      	movs	r2, #0
20005a26:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
20005a28:	4b1d      	ldr	r3, [pc, #116]	@ (20005aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
20005a2a:	681b      	ldr	r3, [r3, #0]
20005a2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20005a30:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20005a34:	d121      	bne.n	20005a7a <HAL_RCCEx_GetPLL2ClockFreq+0x29a>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
20005a36:	4b1a      	ldr	r3, [pc, #104]	@ (20005aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
20005a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20005a3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20005a3e:	2b00      	cmp	r3, #0
20005a40:	d017      	beq.n	20005a72 <HAL_RCCEx_GetPLL2ClockFreq+0x292>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
20005a42:	4b17      	ldr	r3, [pc, #92]	@ (20005aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x2c0>)
20005a44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20005a46:	0e1b      	lsrs	r3, r3, #24
20005a48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20005a4c:	ee07 3a90 	vmov	s15, r3
20005a50:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
20005a54:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20005a58:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
20005a5c:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
20005a60:	eec6 7a87 	vdiv.f32	s15, s13, s14
20005a64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20005a68:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
20005a6c:	687b      	ldr	r3, [r7, #4]
20005a6e:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
20005a70:	e010      	b.n	20005a94 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
20005a72:	687b      	ldr	r3, [r7, #4]
20005a74:	2200      	movs	r2, #0
20005a76:	609a      	str	r2, [r3, #8]
}
20005a78:	e00c      	b.n	20005a94 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
20005a7a:	687b      	ldr	r3, [r7, #4]
20005a7c:	2200      	movs	r2, #0
20005a7e:	609a      	str	r2, [r3, #8]
}
20005a80:	e008      	b.n	20005a94 <HAL_RCCEx_GetPLL2ClockFreq+0x2b4>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
20005a82:	687b      	ldr	r3, [r7, #4]
20005a84:	2200      	movs	r2, #0
20005a86:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
20005a88:	687b      	ldr	r3, [r7, #4]
20005a8a:	2200      	movs	r2, #0
20005a8c:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
20005a8e:	687b      	ldr	r3, [r7, #4]
20005a90:	2200      	movs	r2, #0
20005a92:	609a      	str	r2, [r3, #8]
}
20005a94:	bf00      	nop
20005a96:	372c      	adds	r7, #44	@ 0x2c
20005a98:	46bd      	mov	sp, r7
20005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
20005a9e:	4770      	bx	lr
20005aa0:	44020c00 	.word	0x44020c00
20005aa4:	03d09000 	.word	0x03d09000
20005aa8:	46000000 	.word	0x46000000
20005aac:	4a742400 	.word	0x4a742400
20005ab0:	4bbebc20 	.word	0x4bbebc20

20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
20005ab4:	b480      	push	{r7}
20005ab6:	b08b      	sub	sp, #44	@ 0x2c
20005ab8:	af00      	add	r7, sp, #0
20005aba:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
20005abc:	4bad      	ldr	r3, [pc, #692]	@ (20005d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
20005abe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20005ac0:	f3c3 0308 	ubfx	r3, r3, #0, #9
20005ac4:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
20005ac6:	4bab      	ldr	r3, [pc, #684]	@ (20005d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
20005ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20005aca:	f003 0303 	and.w	r3, r3, #3
20005ace:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
20005ad0:	4ba8      	ldr	r3, [pc, #672]	@ (20005d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
20005ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20005ad4:	0a1b      	lsrs	r3, r3, #8
20005ad6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
20005ada:	61bb      	str	r3, [r7, #24]
  pll3fracen = RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN;
20005adc:	4ba5      	ldr	r3, [pc, #660]	@ (20005d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
20005ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20005ae0:	f003 0310 	and.w	r3, r3, #16
20005ae4:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
20005ae6:	4ba3      	ldr	r3, [pc, #652]	@ (20005d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
20005ae8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
20005aea:	08db      	lsrs	r3, r3, #3
20005aec:	f3c3 030c 	ubfx	r3, r3, #0, #13
20005af0:	697a      	ldr	r2, [r7, #20]
20005af2:	fb02 f303 	mul.w	r3, r2, r3
20005af6:	ee07 3a90 	vmov	s15, r3
20005afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
20005afe:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
20005b02:	69bb      	ldr	r3, [r7, #24]
20005b04:	2b00      	cmp	r3, #0
20005b06:	f000 8126 	beq.w	20005d56 <HAL_RCCEx_GetPLL3ClockFreq+0x2a2>
  {
    switch (pll3source)
20005b0a:	69fb      	ldr	r3, [r7, #28]
20005b0c:	2b03      	cmp	r3, #3
20005b0e:	d053      	beq.n	20005bb8 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
20005b10:	69fb      	ldr	r3, [r7, #28]
20005b12:	2b03      	cmp	r3, #3
20005b14:	d86f      	bhi.n	20005bf6 <HAL_RCCEx_GetPLL3ClockFreq+0x142>
20005b16:	69fb      	ldr	r3, [r7, #28]
20005b18:	2b01      	cmp	r3, #1
20005b1a:	d003      	beq.n	20005b24 <HAL_RCCEx_GetPLL3ClockFreq+0x70>
20005b1c:	69fb      	ldr	r3, [r7, #28]
20005b1e:	2b02      	cmp	r3, #2
20005b20:	d02b      	beq.n	20005b7a <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
20005b22:	e068      	b.n	20005bf6 <HAL_RCCEx_GetPLL3ClockFreq+0x142>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20005b24:	4b93      	ldr	r3, [pc, #588]	@ (20005d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
20005b26:	681b      	ldr	r3, [r3, #0]
20005b28:	08db      	lsrs	r3, r3, #3
20005b2a:	f003 0303 	and.w	r3, r3, #3
20005b2e:	4a92      	ldr	r2, [pc, #584]	@ (20005d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
20005b30:	fa22 f303 	lsr.w	r3, r2, r3
20005b34:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
20005b36:	68fb      	ldr	r3, [r7, #12]
20005b38:	ee07 3a90 	vmov	s15, r3
20005b3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
20005b40:	69bb      	ldr	r3, [r7, #24]
20005b42:	ee07 3a90 	vmov	s15, r3
20005b46:	eef8 7a67 	vcvt.f32.u32	s15, s15
20005b4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20005b4e:	6a3b      	ldr	r3, [r7, #32]
20005b50:	ee07 3a90 	vmov	s15, r3
20005b54:	eef8 6a67 	vcvt.f32.u32	s13, s15
20005b58:	ed97 6a04 	vldr	s12, [r7, #16]
20005b5c:	eddf 5a87 	vldr	s11, [pc, #540]	@ 20005d7c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>
20005b60:	eec6 7a25 	vdiv.f32	s15, s12, s11
20005b64:	ee76 7aa7 	vadd.f32	s15, s13, s15
20005b68:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20005b6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
20005b70:	ee67 7a27 	vmul.f32	s15, s14, s15
20005b74:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
20005b78:	e068      	b.n	20005c4c <HAL_RCCEx_GetPLL3ClockFreq+0x198>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
20005b7a:	69bb      	ldr	r3, [r7, #24]
20005b7c:	ee07 3a90 	vmov	s15, r3
20005b80:	eef8 7a67 	vcvt.f32.u32	s15, s15
20005b84:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 20005d80 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
20005b88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20005b8c:	6a3b      	ldr	r3, [r7, #32]
20005b8e:	ee07 3a90 	vmov	s15, r3
20005b92:	eef8 6a67 	vcvt.f32.u32	s13, s15
20005b96:	ed97 6a04 	vldr	s12, [r7, #16]
20005b9a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 20005d7c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>
20005b9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
20005ba2:	ee76 7aa7 	vadd.f32	s15, s13, s15
20005ba6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20005baa:	ee77 7aa6 	vadd.f32	s15, s15, s13
20005bae:	ee67 7a27 	vmul.f32	s15, s14, s15
20005bb2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
20005bb6:	e049      	b.n	20005c4c <HAL_RCCEx_GetPLL3ClockFreq+0x198>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
20005bb8:	69bb      	ldr	r3, [r7, #24]
20005bba:	ee07 3a90 	vmov	s15, r3
20005bbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
20005bc2:	eddf 6a70 	vldr	s13, [pc, #448]	@ 20005d84 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
20005bc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20005bca:	6a3b      	ldr	r3, [r7, #32]
20005bcc:	ee07 3a90 	vmov	s15, r3
20005bd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
20005bd4:	ed97 6a04 	vldr	s12, [r7, #16]
20005bd8:	eddf 5a68 	vldr	s11, [pc, #416]	@ 20005d7c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>
20005bdc:	eec6 7a25 	vdiv.f32	s15, s12, s11
20005be0:	ee76 7aa7 	vadd.f32	s15, s13, s15
20005be4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20005be8:	ee77 7aa6 	vadd.f32	s15, s15, s13
20005bec:	ee67 7a27 	vmul.f32	s15, s14, s15
20005bf0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
20005bf4:	e02a      	b.n	20005c4c <HAL_RCCEx_GetPLL3ClockFreq+0x198>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20005bf6:	4b5f      	ldr	r3, [pc, #380]	@ (20005d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
20005bf8:	681b      	ldr	r3, [r3, #0]
20005bfa:	08db      	lsrs	r3, r3, #3
20005bfc:	f003 0303 	and.w	r3, r3, #3
20005c00:	4a5d      	ldr	r2, [pc, #372]	@ (20005d78 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
20005c02:	fa22 f303 	lsr.w	r3, r2, r3
20005c06:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
20005c08:	68fb      	ldr	r3, [r7, #12]
20005c0a:	ee07 3a90 	vmov	s15, r3
20005c0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
20005c12:	69bb      	ldr	r3, [r7, #24]
20005c14:	ee07 3a90 	vmov	s15, r3
20005c18:	eef8 7a67 	vcvt.f32.u32	s15, s15
20005c1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
20005c20:	6a3b      	ldr	r3, [r7, #32]
20005c22:	ee07 3a90 	vmov	s15, r3
20005c26:	eef8 6a67 	vcvt.f32.u32	s13, s15
20005c2a:	ed97 6a04 	vldr	s12, [r7, #16]
20005c2e:	eddf 5a53 	vldr	s11, [pc, #332]	@ 20005d7c <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>
20005c32:	eec6 7a25 	vdiv.f32	s15, s12, s11
20005c36:	ee76 7aa7 	vadd.f32	s15, s13, s15
20005c3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
20005c3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
20005c42:	ee67 7a27 	vmul.f32	s15, s14, s15
20005c46:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
20005c4a:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
20005c4c:	4b49      	ldr	r3, [pc, #292]	@ (20005d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
20005c4e:	681b      	ldr	r3, [r3, #0]
20005c50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20005c54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20005c58:	d121      	bne.n	20005c9e <HAL_RCCEx_GetPLL3ClockFreq+0x1ea>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
20005c5a:	4b46      	ldr	r3, [pc, #280]	@ (20005d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
20005c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20005c5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
20005c62:	2b00      	cmp	r3, #0
20005c64:	d017      	beq.n	20005c96 <HAL_RCCEx_GetPLL3ClockFreq+0x1e2>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20005c66:	4b43      	ldr	r3, [pc, #268]	@ (20005d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
20005c68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20005c6a:	0a5b      	lsrs	r3, r3, #9
20005c6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20005c70:	ee07 3a90 	vmov	s15, r3
20005c74:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
20005c78:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20005c7c:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
20005c80:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
20005c84:	eec6 7a87 	vdiv.f32	s15, s13, s14
20005c88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20005c8c:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
20005c90:	687b      	ldr	r3, [r7, #4]
20005c92:	601a      	str	r2, [r3, #0]
20005c94:	e006      	b.n	20005ca4 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
20005c96:	687b      	ldr	r3, [r7, #4]
20005c98:	2200      	movs	r2, #0
20005c9a:	601a      	str	r2, [r3, #0]
20005c9c:	e002      	b.n	20005ca4 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
20005c9e:	687b      	ldr	r3, [r7, #4]
20005ca0:	2200      	movs	r2, #0
20005ca2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
20005ca4:	4b33      	ldr	r3, [pc, #204]	@ (20005d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
20005ca6:	681b      	ldr	r3, [r3, #0]
20005ca8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20005cac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20005cb0:	d121      	bne.n	20005cf6 <HAL_RCCEx_GetPLL3ClockFreq+0x242>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
20005cb2:	4b30      	ldr	r3, [pc, #192]	@ (20005d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
20005cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20005cb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20005cba:	2b00      	cmp	r3, #0
20005cbc:	d017      	beq.n	20005cee <HAL_RCCEx_GetPLL3ClockFreq+0x23a>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20005cbe:	4b2d      	ldr	r3, [pc, #180]	@ (20005d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
20005cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20005cc2:	0c1b      	lsrs	r3, r3, #16
20005cc4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20005cc8:	ee07 3a90 	vmov	s15, r3
20005ccc:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
20005cd0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20005cd4:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
20005cd8:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
20005cdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
20005ce0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20005ce4:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
20005ce8:	687b      	ldr	r3, [r7, #4]
20005cea:	605a      	str	r2, [r3, #4]
20005cec:	e006      	b.n	20005cfc <HAL_RCCEx_GetPLL3ClockFreq+0x248>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
20005cee:	687b      	ldr	r3, [r7, #4]
20005cf0:	2200      	movs	r2, #0
20005cf2:	605a      	str	r2, [r3, #4]
20005cf4:	e002      	b.n	20005cfc <HAL_RCCEx_GetPLL3ClockFreq+0x248>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
20005cf6:	687b      	ldr	r3, [r7, #4]
20005cf8:	2200      	movs	r2, #0
20005cfa:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
20005cfc:	4b1d      	ldr	r3, [pc, #116]	@ (20005d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
20005cfe:	681b      	ldr	r3, [r3, #0]
20005d00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20005d04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20005d08:	d121      	bne.n	20005d4e <HAL_RCCEx_GetPLL3ClockFreq+0x29a>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
20005d0a:	4b1a      	ldr	r3, [pc, #104]	@ (20005d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
20005d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20005d0e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
20005d12:	2b00      	cmp	r3, #0
20005d14:	d017      	beq.n	20005d46 <HAL_RCCEx_GetPLL3ClockFreq+0x292>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
20005d16:	4b17      	ldr	r3, [pc, #92]	@ (20005d74 <HAL_RCCEx_GetPLL3ClockFreq+0x2c0>)
20005d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20005d1a:	0e1b      	lsrs	r3, r3, #24
20005d1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
20005d20:	ee07 3a90 	vmov	s15, r3
20005d24:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
20005d28:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
20005d2c:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
20005d30:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
20005d34:	eec6 7a87 	vdiv.f32	s15, s13, s14
20005d38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
20005d3c:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
20005d40:	687b      	ldr	r3, [r7, #4]
20005d42:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
20005d44:	e010      	b.n	20005d68 <HAL_RCCEx_GetPLL3ClockFreq+0x2b4>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
20005d46:	687b      	ldr	r3, [r7, #4]
20005d48:	2200      	movs	r2, #0
20005d4a:	609a      	str	r2, [r3, #8]
}
20005d4c:	e00c      	b.n	20005d68 <HAL_RCCEx_GetPLL3ClockFreq+0x2b4>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
20005d4e:	687b      	ldr	r3, [r7, #4]
20005d50:	2200      	movs	r2, #0
20005d52:	609a      	str	r2, [r3, #8]
}
20005d54:	e008      	b.n	20005d68 <HAL_RCCEx_GetPLL3ClockFreq+0x2b4>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
20005d56:	687b      	ldr	r3, [r7, #4]
20005d58:	2200      	movs	r2, #0
20005d5a:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
20005d5c:	687b      	ldr	r3, [r7, #4]
20005d5e:	2200      	movs	r2, #0
20005d60:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
20005d62:	687b      	ldr	r3, [r7, #4]
20005d64:	2200      	movs	r2, #0
20005d66:	609a      	str	r2, [r3, #8]
}
20005d68:	bf00      	nop
20005d6a:	372c      	adds	r7, #44	@ 0x2c
20005d6c:	46bd      	mov	sp, r7
20005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
20005d72:	4770      	bx	lr
20005d74:	44020c00 	.word	0x44020c00
20005d78:	03d09000 	.word	0x03d09000
20005d7c:	46000000 	.word	0x46000000
20005d80:	4a742400 	.word	0x4a742400
20005d84:	4bbebc20 	.word	0x4bbebc20

20005d88 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
20005d88:	b590      	push	{r4, r7, lr}
20005d8a:	b08f      	sub	sp, #60	@ 0x3c
20005d8c:	af00      	add	r7, sp, #0
20005d8e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
20005d92:	e9d7 0100 	ldrd	r0, r1, [r7]
20005d96:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
20005d9a:	4321      	orrs	r1, r4
20005d9c:	d150      	bne.n	20005e40 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
20005d9e:	4b26      	ldr	r3, [pc, #152]	@ (20005e38 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
20005da0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20005da4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
20005da8:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
20005daa:	4b23      	ldr	r3, [pc, #140]	@ (20005e38 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
20005dac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20005db0:	f003 0302 	and.w	r3, r3, #2
20005db4:	2b02      	cmp	r3, #2
20005db6:	d108      	bne.n	20005dca <HAL_RCCEx_GetPeriphCLKFreq+0x42>
20005db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20005dba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20005dbe:	d104      	bne.n	20005dca <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
20005dc0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20005dc4:	637b      	str	r3, [r7, #52]	@ 0x34
20005dc6:	f002 bb2a 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
20005dca:	4b1b      	ldr	r3, [pc, #108]	@ (20005e38 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
20005dcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20005dd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20005dd4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20005dd8:	d108      	bne.n	20005dec <HAL_RCCEx_GetPeriphCLKFreq+0x64>
20005dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20005ddc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20005de0:	d104      	bne.n	20005dec <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
20005de2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20005de6:	637b      	str	r3, [r7, #52]	@ 0x34
20005de8:	f002 bb19 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
20005dec:	4b12      	ldr	r3, [pc, #72]	@ (20005e38 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
20005dee:	681b      	ldr	r3, [r3, #0]
20005df0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20005df4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20005df8:	d119      	bne.n	20005e2e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
20005dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20005dfc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20005e00:	d115      	bne.n	20005e2e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
20005e02:	4b0d      	ldr	r3, [pc, #52]	@ (20005e38 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
20005e04:	69db      	ldr	r3, [r3, #28]
20005e06:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
20005e0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20005e0e:	d30a      	bcc.n	20005e26 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
20005e10:	4b09      	ldr	r3, [pc, #36]	@ (20005e38 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
20005e12:	69db      	ldr	r3, [r3, #28]
20005e14:	0a1b      	lsrs	r3, r3, #8
20005e16:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
20005e1a:	4a08      	ldr	r2, [pc, #32]	@ (20005e3c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
20005e1c:	fbb2 f3f3 	udiv	r3, r2, r3
20005e20:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
20005e22:	f002 bafc 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
20005e26:	2300      	movs	r3, #0
20005e28:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
20005e2a:	f002 baf8 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
20005e2e:	2300      	movs	r3, #0
20005e30:	637b      	str	r3, [r7, #52]	@ 0x34
20005e32:	f002 baf4 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20005e36:	bf00      	nop
20005e38:	44020c00 	.word	0x44020c00
20005e3c:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
20005e40:	e9d7 0100 	ldrd	r0, r1, [r7]
20005e44:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
20005e48:	ea50 0104 	orrs.w	r1, r0, r4
20005e4c:	f001 8275 	beq.w	2000733a <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
20005e50:	e9d7 0100 	ldrd	r0, r1, [r7]
20005e54:	2801      	cmp	r0, #1
20005e56:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
20005e5a:	f082 82dd 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20005e5e:	e9d7 0100 	ldrd	r0, r1, [r7]
20005e62:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
20005e66:	ea50 0104 	orrs.w	r1, r0, r4
20005e6a:	f001 816c 	beq.w	20007146 <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
20005e6e:	e9d7 0100 	ldrd	r0, r1, [r7]
20005e72:	2801      	cmp	r0, #1
20005e74:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
20005e78:	f082 82ce 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20005e7c:	e9d7 0100 	ldrd	r0, r1, [r7]
20005e80:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
20005e84:	ea50 0104 	orrs.w	r1, r0, r4
20005e88:	f001 8602 	beq.w	20007a90 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
20005e8c:	e9d7 0100 	ldrd	r0, r1, [r7]
20005e90:	2801      	cmp	r0, #1
20005e92:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
20005e96:	f082 82bf 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20005e9a:	e9d7 0100 	ldrd	r0, r1, [r7]
20005e9e:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
20005ea2:	ea50 0104 	orrs.w	r1, r0, r4
20005ea6:	f001 854c 	beq.w	20007942 <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
20005eaa:	e9d7 0100 	ldrd	r0, r1, [r7]
20005eae:	2801      	cmp	r0, #1
20005eb0:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
20005eb4:	f082 82b0 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20005eb8:	e9d7 0100 	ldrd	r0, r1, [r7]
20005ebc:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
20005ec0:	ea50 0104 	orrs.w	r1, r0, r4
20005ec4:	f001 849e 	beq.w	20007804 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
20005ec8:	e9d7 0100 	ldrd	r0, r1, [r7]
20005ecc:	2801      	cmp	r0, #1
20005ece:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
20005ed2:	f082 82a1 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20005ed6:	e9d7 0100 	ldrd	r0, r1, [r7]
20005eda:	f1a1 0420 	sub.w	r4, r1, #32
20005ede:	ea50 0104 	orrs.w	r1, r0, r4
20005ee2:	f001 83e8 	beq.w	200076b6 <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
20005ee6:	e9d7 0100 	ldrd	r0, r1, [r7]
20005eea:	2801      	cmp	r0, #1
20005eec:	f171 0120 	sbcs.w	r1, r1, #32
20005ef0:	f082 8292 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20005ef4:	e9d7 0100 	ldrd	r0, r1, [r7]
20005ef8:	f1a1 0410 	sub.w	r4, r1, #16
20005efc:	ea50 0104 	orrs.w	r1, r0, r4
20005f00:	f002 8256 	beq.w	200083b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
20005f04:	e9d7 0100 	ldrd	r0, r1, [r7]
20005f08:	2801      	cmp	r0, #1
20005f0a:	f171 0110 	sbcs.w	r1, r1, #16
20005f0e:	f082 8283 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20005f12:	e9d7 0100 	ldrd	r0, r1, [r7]
20005f16:	f1a1 0408 	sub.w	r4, r1, #8
20005f1a:	ea50 0104 	orrs.w	r1, r0, r4
20005f1e:	f002 81cc 	beq.w	200082ba <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
20005f22:	e9d7 0100 	ldrd	r0, r1, [r7]
20005f26:	2801      	cmp	r0, #1
20005f28:	f171 0108 	sbcs.w	r1, r1, #8
20005f2c:	f082 8274 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20005f30:	e9d7 0100 	ldrd	r0, r1, [r7]
20005f34:	1f0c      	subs	r4, r1, #4
20005f36:	ea50 0104 	orrs.w	r1, r0, r4
20005f3a:	f001 8648 	beq.w	20007bce <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
20005f3e:	e9d7 0100 	ldrd	r0, r1, [r7]
20005f42:	2801      	cmp	r0, #1
20005f44:	f171 0104 	sbcs.w	r1, r1, #4
20005f48:	f082 8266 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20005f4c:	e9d7 0100 	ldrd	r0, r1, [r7]
20005f50:	1e8c      	subs	r4, r1, #2
20005f52:	ea50 0104 	orrs.w	r1, r0, r4
20005f56:	f002 8143 	beq.w	200081e0 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
20005f5a:	e9d7 0100 	ldrd	r0, r1, [r7]
20005f5e:	2801      	cmp	r0, #1
20005f60:	f171 0102 	sbcs.w	r1, r1, #2
20005f64:	f082 8258 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20005f68:	e9d7 0100 	ldrd	r0, r1, [r7]
20005f6c:	1e4c      	subs	r4, r1, #1
20005f6e:	ea50 0104 	orrs.w	r1, r0, r4
20005f72:	f002 80ce 	beq.w	20008112 <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
20005f76:	e9d7 0100 	ldrd	r0, r1, [r7]
20005f7a:	2801      	cmp	r0, #1
20005f7c:	f171 0101 	sbcs.w	r1, r1, #1
20005f80:	f082 824a 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20005f84:	e9d7 0100 	ldrd	r0, r1, [r7]
20005f88:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
20005f8c:	4321      	orrs	r1, r4
20005f8e:	f002 8059 	beq.w	20008044 <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
20005f92:	e9d7 0100 	ldrd	r0, r1, [r7]
20005f96:	4cd9      	ldr	r4, [pc, #868]	@ (200062fc <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
20005f98:	42a0      	cmp	r0, r4
20005f9a:	f171 0100 	sbcs.w	r1, r1, #0
20005f9e:	f082 823b 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20005fa2:	e9d7 0100 	ldrd	r0, r1, [r7]
20005fa6:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
20005faa:	4321      	orrs	r1, r4
20005fac:	f001 87d9 	beq.w	20007f62 <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
20005fb0:	e9d7 0100 	ldrd	r0, r1, [r7]
20005fb4:	4cd2      	ldr	r4, [pc, #840]	@ (20006300 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
20005fb6:	42a0      	cmp	r0, r4
20005fb8:	f171 0100 	sbcs.w	r1, r1, #0
20005fbc:	f082 822c 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20005fc0:	e9d7 0100 	ldrd	r0, r1, [r7]
20005fc4:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
20005fc8:	4321      	orrs	r1, r4
20005fca:	f001 8751 	beq.w	20007e70 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
20005fce:	e9d7 0100 	ldrd	r0, r1, [r7]
20005fd2:	4ccc      	ldr	r4, [pc, #816]	@ (20006304 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
20005fd4:	42a0      	cmp	r0, r4
20005fd6:	f171 0100 	sbcs.w	r1, r1, #0
20005fda:	f082 821d 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20005fde:	e9d7 0100 	ldrd	r0, r1, [r7]
20005fe2:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
20005fe6:	4321      	orrs	r1, r4
20005fe8:	f001 869a 	beq.w	20007d20 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
20005fec:	e9d7 0100 	ldrd	r0, r1, [r7]
20005ff0:	4cc5      	ldr	r4, [pc, #788]	@ (20006308 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
20005ff2:	42a0      	cmp	r0, r4
20005ff4:	f171 0100 	sbcs.w	r1, r1, #0
20005ff8:	f082 820e 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20005ffc:	e9d7 0100 	ldrd	r0, r1, [r7]
20006000:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
20006004:	4321      	orrs	r1, r4
20006006:	f001 8612 	beq.w	20007c2e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
2000600a:	e9d7 0100 	ldrd	r0, r1, [r7]
2000600e:	4cbf      	ldr	r4, [pc, #764]	@ (2000630c <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
20006010:	42a0      	cmp	r0, r4
20006012:	f171 0100 	sbcs.w	r1, r1, #0
20006016:	f082 81ff 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
2000601a:	e9d7 0100 	ldrd	r0, r1, [r7]
2000601e:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
20006022:	4321      	orrs	r1, r4
20006024:	f002 817e 	beq.w	20008324 <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
20006028:	e9d7 0100 	ldrd	r0, r1, [r7]
2000602c:	4cb8      	ldr	r4, [pc, #736]	@ (20006310 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
2000602e:	42a0      	cmp	r0, r4
20006030:	f171 0100 	sbcs.w	r1, r1, #0
20006034:	f082 81f0 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20006038:	e9d7 0100 	ldrd	r0, r1, [r7]
2000603c:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
20006040:	4321      	orrs	r1, r4
20006042:	f000 829e 	beq.w	20006582 <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
20006046:	e9d7 0100 	ldrd	r0, r1, [r7]
2000604a:	4cb2      	ldr	r4, [pc, #712]	@ (20006314 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
2000604c:	42a0      	cmp	r0, r4
2000604e:	f171 0100 	sbcs.w	r1, r1, #0
20006052:	f082 81e1 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20006056:	e9d7 0100 	ldrd	r0, r1, [r7]
2000605a:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
2000605e:	4321      	orrs	r1, r4
20006060:	f000 826d 	beq.w	2000653e <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
20006064:	e9d7 0100 	ldrd	r0, r1, [r7]
20006068:	4cab      	ldr	r4, [pc, #684]	@ (20006318 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
2000606a:	42a0      	cmp	r0, r4
2000606c:	f171 0100 	sbcs.w	r1, r1, #0
20006070:	f082 81d2 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20006074:	e9d7 0100 	ldrd	r0, r1, [r7]
20006078:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
2000607c:	4321      	orrs	r1, r4
2000607e:	f001 800d 	beq.w	2000709c <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
20006082:	e9d7 0100 	ldrd	r0, r1, [r7]
20006086:	4ca5      	ldr	r4, [pc, #660]	@ (2000631c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
20006088:	42a0      	cmp	r0, r4
2000608a:	f171 0100 	sbcs.w	r1, r1, #0
2000608e:	f082 81c3 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20006092:	e9d7 0100 	ldrd	r0, r1, [r7]
20006096:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
2000609a:	4321      	orrs	r1, r4
2000609c:	f000 81d0 	beq.w	20006440 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
200060a0:	e9d7 0100 	ldrd	r0, r1, [r7]
200060a4:	4c9e      	ldr	r4, [pc, #632]	@ (20006320 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
200060a6:	42a0      	cmp	r0, r4
200060a8:	f171 0100 	sbcs.w	r1, r1, #0
200060ac:	f082 81b4 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
200060b0:	e9d7 0100 	ldrd	r0, r1, [r7]
200060b4:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
200060b8:	4321      	orrs	r1, r4
200060ba:	f000 8142 	beq.w	20006342 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
200060be:	e9d7 0100 	ldrd	r0, r1, [r7]
200060c2:	4c98      	ldr	r4, [pc, #608]	@ (20006324 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
200060c4:	42a0      	cmp	r0, r4
200060c6:	f171 0100 	sbcs.w	r1, r1, #0
200060ca:	f082 81a5 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
200060ce:	e9d7 0100 	ldrd	r0, r1, [r7]
200060d2:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
200060d6:	4321      	orrs	r1, r4
200060d8:	f001 824e 	beq.w	20007578 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
200060dc:	e9d7 0100 	ldrd	r0, r1, [r7]
200060e0:	4c91      	ldr	r4, [pc, #580]	@ (20006328 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
200060e2:	42a0      	cmp	r0, r4
200060e4:	f171 0100 	sbcs.w	r1, r1, #0
200060e8:	f082 8196 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
200060ec:	e9d7 0100 	ldrd	r0, r1, [r7]
200060f0:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
200060f4:	4321      	orrs	r1, r4
200060f6:	f001 8197 	beq.w	20007428 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
200060fa:	e9d7 0100 	ldrd	r0, r1, [r7]
200060fe:	4c8b      	ldr	r4, [pc, #556]	@ (2000632c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
20006100:	42a0      	cmp	r0, r4
20006102:	f171 0100 	sbcs.w	r1, r1, #0
20006106:	f082 8187 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
2000610a:	e9d7 0100 	ldrd	r0, r1, [r7]
2000610e:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
20006112:	4321      	orrs	r1, r4
20006114:	f001 8154 	beq.w	200073c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
20006118:	e9d7 0100 	ldrd	r0, r1, [r7]
2000611c:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
20006120:	f171 0100 	sbcs.w	r1, r1, #0
20006124:	f082 8178 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20006128:	e9d7 0100 	ldrd	r0, r1, [r7]
2000612c:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
20006130:	4321      	orrs	r1, r4
20006132:	f001 80b7 	beq.w	200072a4 <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
20006136:	e9d7 0100 	ldrd	r0, r1, [r7]
2000613a:	f248 0401 	movw	r4, #32769	@ 0x8001
2000613e:	42a0      	cmp	r0, r4
20006140:	f171 0100 	sbcs.w	r1, r1, #0
20006144:	f082 8168 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20006148:	e9d7 0100 	ldrd	r0, r1, [r7]
2000614c:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
20006150:	4321      	orrs	r1, r4
20006152:	f001 8064 	beq.w	2000721e <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
20006156:	e9d7 0100 	ldrd	r0, r1, [r7]
2000615a:	f244 0401 	movw	r4, #16385	@ 0x4001
2000615e:	42a0      	cmp	r0, r4
20006160:	f171 0100 	sbcs.w	r1, r1, #0
20006164:	f082 8158 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20006168:	e9d7 0100 	ldrd	r0, r1, [r7]
2000616c:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
20006170:	4321      	orrs	r1, r4
20006172:	f001 8011 	beq.w	20007198 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
20006176:	e9d7 0100 	ldrd	r0, r1, [r7]
2000617a:	f242 0401 	movw	r4, #8193	@ 0x2001
2000617e:	42a0      	cmp	r0, r4
20006180:	f171 0100 	sbcs.w	r1, r1, #0
20006184:	f082 8148 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20006188:	e9d7 0100 	ldrd	r0, r1, [r7]
2000618c:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
20006190:	4321      	orrs	r1, r4
20006192:	f000 871e 	beq.w	20006fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
20006196:	e9d7 0100 	ldrd	r0, r1, [r7]
2000619a:	f241 0401 	movw	r4, #4097	@ 0x1001
2000619e:	42a0      	cmp	r0, r4
200061a0:	f171 0100 	sbcs.w	r1, r1, #0
200061a4:	f082 8138 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
200061a8:	e9d7 0100 	ldrd	r0, r1, [r7]
200061ac:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
200061b0:	4321      	orrs	r1, r4
200061b2:	f000 86a8 	beq.w	20006f06 <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
200061b6:	e9d7 0100 	ldrd	r0, r1, [r7]
200061ba:	f640 0401 	movw	r4, #2049	@ 0x801
200061be:	42a0      	cmp	r0, r4
200061c0:	f171 0100 	sbcs.w	r1, r1, #0
200061c4:	f082 8128 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
200061c8:	e9d7 0100 	ldrd	r0, r1, [r7]
200061cc:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
200061d0:	4321      	orrs	r1, r4
200061d2:	f000 8632 	beq.w	20006e3a <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
200061d6:	e9d7 0100 	ldrd	r0, r1, [r7]
200061da:	f240 4401 	movw	r4, #1025	@ 0x401
200061de:	42a0      	cmp	r0, r4
200061e0:	f171 0100 	sbcs.w	r1, r1, #0
200061e4:	f082 8118 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
200061e8:	e9d7 0100 	ldrd	r0, r1, [r7]
200061ec:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
200061f0:	4321      	orrs	r1, r4
200061f2:	f000 85b0 	beq.w	20006d56 <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
200061f6:	e9d7 0100 	ldrd	r0, r1, [r7]
200061fa:	f240 2401 	movw	r4, #513	@ 0x201
200061fe:	42a0      	cmp	r0, r4
20006200:	f171 0100 	sbcs.w	r1, r1, #0
20006204:	f082 8108 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20006208:	e9d7 0100 	ldrd	r0, r1, [r7]
2000620c:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
20006210:	4321      	orrs	r1, r4
20006212:	f000 8535 	beq.w	20006c80 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
20006216:	e9d7 0100 	ldrd	r0, r1, [r7]
2000621a:	f240 1401 	movw	r4, #257	@ 0x101
2000621e:	42a0      	cmp	r0, r4
20006220:	f171 0100 	sbcs.w	r1, r1, #0
20006224:	f082 80f8 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20006228:	e9d7 0100 	ldrd	r0, r1, [r7]
2000622c:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
20006230:	4321      	orrs	r1, r4
20006232:	f000 84ba 	beq.w	20006baa <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
20006236:	e9d7 0100 	ldrd	r0, r1, [r7]
2000623a:	2881      	cmp	r0, #129	@ 0x81
2000623c:	f171 0100 	sbcs.w	r1, r1, #0
20006240:	f082 80ea 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20006244:	e9d7 0100 	ldrd	r0, r1, [r7]
20006248:	2821      	cmp	r0, #33	@ 0x21
2000624a:	f171 0100 	sbcs.w	r1, r1, #0
2000624e:	d26f      	bcs.n	20006330 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
20006250:	e9d7 0100 	ldrd	r0, r1, [r7]
20006254:	4301      	orrs	r1, r0
20006256:	f002 80df 	beq.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
2000625a:	e9d7 0100 	ldrd	r0, r1, [r7]
2000625e:	1e42      	subs	r2, r0, #1
20006260:	f141 33ff 	adc.w	r3, r1, #4294967295
20006264:	2a20      	cmp	r2, #32
20006266:	f173 0100 	sbcs.w	r1, r3, #0
2000626a:	f082 80d5 	bcs.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
2000626e:	2a1f      	cmp	r2, #31
20006270:	f202 80d2 	bhi.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
20006274:	a101      	add	r1, pc, #4	@ (adr r1, 2000627c <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
20006276:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
2000627a:	bf00      	nop
2000627c:	200065dd 	.word	0x200065dd
20006280:	200066a9 	.word	0x200066a9
20006284:	20008419 	.word	0x20008419
20006288:	20006769 	.word	0x20006769
2000628c:	20008419 	.word	0x20008419
20006290:	20008419 	.word	0x20008419
20006294:	20008419 	.word	0x20008419
20006298:	20006839 	.word	0x20006839
2000629c:	20008419 	.word	0x20008419
200062a0:	20008419 	.word	0x20008419
200062a4:	20008419 	.word	0x20008419
200062a8:	20008419 	.word	0x20008419
200062ac:	20008419 	.word	0x20008419
200062b0:	20008419 	.word	0x20008419
200062b4:	20008419 	.word	0x20008419
200062b8:	2000691b 	.word	0x2000691b
200062bc:	20008419 	.word	0x20008419
200062c0:	20008419 	.word	0x20008419
200062c4:	20008419 	.word	0x20008419
200062c8:	20008419 	.word	0x20008419
200062cc:	20008419 	.word	0x20008419
200062d0:	20008419 	.word	0x20008419
200062d4:	20008419 	.word	0x20008419
200062d8:	20008419 	.word	0x20008419
200062dc:	20008419 	.word	0x20008419
200062e0:	20008419 	.word	0x20008419
200062e4:	20008419 	.word	0x20008419
200062e8:	20008419 	.word	0x20008419
200062ec:	20008419 	.word	0x20008419
200062f0:	20008419 	.word	0x20008419
200062f4:	20008419 	.word	0x20008419
200062f8:	200069f1 	.word	0x200069f1
200062fc:	80000001 	.word	0x80000001
20006300:	40000001 	.word	0x40000001
20006304:	20000001 	.word	0x20000001
20006308:	10000001 	.word	0x10000001
2000630c:	08000001 	.word	0x08000001
20006310:	04000001 	.word	0x04000001
20006314:	00800001 	.word	0x00800001
20006318:	00400001 	.word	0x00400001
2000631c:	00200001 	.word	0x00200001
20006320:	00100001 	.word	0x00100001
20006324:	00080001 	.word	0x00080001
20006328:	00040001 	.word	0x00040001
2000632c:	00020001 	.word	0x00020001
20006330:	e9d7 2300 	ldrd	r2, r3, [r7]
20006334:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
20006338:	430b      	orrs	r3, r1
2000633a:	f000 83c4 	beq.w	20006ac6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
2000633e:	f002 b86b 	b.w	20008418 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
20006342:	4ba1      	ldr	r3, [pc, #644]	@ (200065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
20006344:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20006348:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
2000634c:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
2000634e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006350:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20006354:	d036      	beq.n	200063c4 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
20006356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006358:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
2000635c:	d86b      	bhi.n	20006436 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
2000635e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006360:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
20006364:	d02b      	beq.n	200063be <HAL_RCCEx_GetPeriphCLKFreq+0x636>
20006366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006368:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
2000636c:	d863      	bhi.n	20006436 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
2000636e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006370:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20006374:	d01b      	beq.n	200063ae <HAL_RCCEx_GetPeriphCLKFreq+0x626>
20006376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006378:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000637c:	d85b      	bhi.n	20006436 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
2000637e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006380:	2b00      	cmp	r3, #0
20006382:	d004      	beq.n	2000638e <HAL_RCCEx_GetPeriphCLKFreq+0x606>
20006384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006386:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
2000638a:	d008      	beq.n	2000639e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
2000638c:	e053      	b.n	20006436 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
2000638e:	f107 0320 	add.w	r3, r7, #32
20006392:	4618      	mov	r0, r3
20006394:	f7ff f8ba 	bl	2000550c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
20006398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000639a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
2000639c:	e04e      	b.n	2000643c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2000639e:	f107 0314 	add.w	r3, r7, #20
200063a2:	4618      	mov	r0, r3
200063a4:	f7ff fa1c 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
200063a8:	697b      	ldr	r3, [r7, #20]
200063aa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
200063ac:	e046      	b.n	2000643c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
200063ae:	f107 0308 	add.w	r3, r7, #8
200063b2:	4618      	mov	r0, r3
200063b4:	f7ff fb7e 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
200063b8:	68bb      	ldr	r3, [r7, #8]
200063ba:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
200063bc:	e03e      	b.n	2000643c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
200063be:	4b83      	ldr	r3, [pc, #524]	@ (200065cc <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
200063c0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
200063c2:	e03b      	b.n	2000643c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
200063c4:	4b80      	ldr	r3, [pc, #512]	@ (200065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
200063c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200063ca:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
200063ce:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
200063d0:	4b7d      	ldr	r3, [pc, #500]	@ (200065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
200063d2:	681b      	ldr	r3, [r3, #0]
200063d4:	f003 0302 	and.w	r3, r3, #2
200063d8:	2b02      	cmp	r3, #2
200063da:	d10c      	bne.n	200063f6 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
200063dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200063de:	2b00      	cmp	r3, #0
200063e0:	d109      	bne.n	200063f6 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
200063e2:	4b79      	ldr	r3, [pc, #484]	@ (200065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
200063e4:	681b      	ldr	r3, [r3, #0]
200063e6:	08db      	lsrs	r3, r3, #3
200063e8:	f003 0303 	and.w	r3, r3, #3
200063ec:	4a78      	ldr	r2, [pc, #480]	@ (200065d0 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
200063ee:	fa22 f303 	lsr.w	r3, r2, r3
200063f2:	637b      	str	r3, [r7, #52]	@ 0x34
200063f4:	e01e      	b.n	20006434 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
200063f6:	4b74      	ldr	r3, [pc, #464]	@ (200065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
200063f8:	681b      	ldr	r3, [r3, #0]
200063fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
200063fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20006402:	d106      	bne.n	20006412 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
20006404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20006406:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
2000640a:	d102      	bne.n	20006412 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
2000640c:	4b71      	ldr	r3, [pc, #452]	@ (200065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
2000640e:	637b      	str	r3, [r7, #52]	@ 0x34
20006410:	e010      	b.n	20006434 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
20006412:	4b6d      	ldr	r3, [pc, #436]	@ (200065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
20006414:	681b      	ldr	r3, [r3, #0]
20006416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000641a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000641e:	d106      	bne.n	2000642e <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
20006420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20006422:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
20006426:	d102      	bne.n	2000642e <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
20006428:	4b6b      	ldr	r3, [pc, #428]	@ (200065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
2000642a:	637b      	str	r3, [r7, #52]	@ 0x34
2000642c:	e002      	b.n	20006434 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
2000642e:	2300      	movs	r3, #0
20006430:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
20006432:	e003      	b.n	2000643c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
20006434:	e002      	b.n	2000643c <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
20006436:	2300      	movs	r3, #0
20006438:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
2000643a:	bf00      	nop
          }
        }
        break;
2000643c:	f001 bfef 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
20006440:	4b61      	ldr	r3, [pc, #388]	@ (200065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
20006442:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20006446:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
2000644a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
2000644c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000644e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20006452:	d036      	beq.n	200064c2 <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
20006454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006456:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
2000645a:	d86b      	bhi.n	20006534 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
2000645c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000645e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
20006462:	d02b      	beq.n	200064bc <HAL_RCCEx_GetPeriphCLKFreq+0x734>
20006464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006466:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
2000646a:	d863      	bhi.n	20006534 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
2000646c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000646e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
20006472:	d01b      	beq.n	200064ac <HAL_RCCEx_GetPeriphCLKFreq+0x724>
20006474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006476:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
2000647a:	d85b      	bhi.n	20006534 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
2000647c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000647e:	2b00      	cmp	r3, #0
20006480:	d004      	beq.n	2000648c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
20006482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006484:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
20006488:	d008      	beq.n	2000649c <HAL_RCCEx_GetPeriphCLKFreq+0x714>
2000648a:	e053      	b.n	20006534 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
2000648c:	f107 0320 	add.w	r3, r7, #32
20006490:	4618      	mov	r0, r3
20006492:	f7ff f83b 	bl	2000550c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
20006496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20006498:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
2000649a:	e04e      	b.n	2000653a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2000649c:	f107 0314 	add.w	r3, r7, #20
200064a0:	4618      	mov	r0, r3
200064a2:	f7ff f99d 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
200064a6:	697b      	ldr	r3, [r7, #20]
200064a8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
200064aa:	e046      	b.n	2000653a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
200064ac:	f107 0308 	add.w	r3, r7, #8
200064b0:	4618      	mov	r0, r3
200064b2:	f7ff faff 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
200064b6:	68bb      	ldr	r3, [r7, #8]
200064b8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
200064ba:	e03e      	b.n	2000653a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
200064bc:	4b43      	ldr	r3, [pc, #268]	@ (200065cc <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
200064be:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
200064c0:	e03b      	b.n	2000653a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
200064c2:	4b41      	ldr	r3, [pc, #260]	@ (200065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
200064c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200064c8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
200064cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
200064ce:	4b3e      	ldr	r3, [pc, #248]	@ (200065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
200064d0:	681b      	ldr	r3, [r3, #0]
200064d2:	f003 0302 	and.w	r3, r3, #2
200064d6:	2b02      	cmp	r3, #2
200064d8:	d10c      	bne.n	200064f4 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
200064da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200064dc:	2b00      	cmp	r3, #0
200064de:	d109      	bne.n	200064f4 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
200064e0:	4b39      	ldr	r3, [pc, #228]	@ (200065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
200064e2:	681b      	ldr	r3, [r3, #0]
200064e4:	08db      	lsrs	r3, r3, #3
200064e6:	f003 0303 	and.w	r3, r3, #3
200064ea:	4a39      	ldr	r2, [pc, #228]	@ (200065d0 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
200064ec:	fa22 f303 	lsr.w	r3, r2, r3
200064f0:	637b      	str	r3, [r7, #52]	@ 0x34
200064f2:	e01e      	b.n	20006532 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
200064f4:	4b34      	ldr	r3, [pc, #208]	@ (200065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
200064f6:	681b      	ldr	r3, [r3, #0]
200064f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
200064fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20006500:	d106      	bne.n	20006510 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
20006502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20006504:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
20006508:	d102      	bne.n	20006510 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
2000650a:	4b32      	ldr	r3, [pc, #200]	@ (200065d4 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
2000650c:	637b      	str	r3, [r7, #52]	@ 0x34
2000650e:	e010      	b.n	20006532 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
20006510:	4b2d      	ldr	r3, [pc, #180]	@ (200065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
20006512:	681b      	ldr	r3, [r3, #0]
20006514:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20006518:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000651c:	d106      	bne.n	2000652c <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
2000651e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20006520:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
20006524:	d102      	bne.n	2000652c <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
20006526:	4b2c      	ldr	r3, [pc, #176]	@ (200065d8 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
20006528:	637b      	str	r3, [r7, #52]	@ 0x34
2000652a:	e002      	b.n	20006532 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
2000652c:	2300      	movs	r3, #0
2000652e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
20006530:	e003      	b.n	2000653a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
20006532:	e002      	b.n	2000653a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
20006534:	2300      	movs	r3, #0
20006536:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20006538:	bf00      	nop
          }
        }
        break;
2000653a:	f001 bf70 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
2000653e:	4b22      	ldr	r3, [pc, #136]	@ (200065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
20006540:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20006544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20006548:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
2000654a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000654c:	2b00      	cmp	r3, #0
2000654e:	d108      	bne.n	20006562 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20006550:	f107 0320 	add.w	r3, r7, #32
20006554:	4618      	mov	r0, r3
20006556:	f7fe ffd9 	bl	2000550c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
2000655a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000655c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
2000655e:	f001 bf5e 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
20006562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006564:	2b40      	cmp	r3, #64	@ 0x40
20006566:	d108      	bne.n	2000657a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20006568:	f107 0314 	add.w	r3, r7, #20
2000656c:	4618      	mov	r0, r3
2000656e:	f7ff f937 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
20006572:	69fb      	ldr	r3, [r7, #28]
20006574:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20006576:	f001 bf52 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
2000657a:	2300      	movs	r3, #0
2000657c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2000657e:	f001 bf4e 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
20006582:	4b11      	ldr	r3, [pc, #68]	@ (200065c8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
20006584:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20006588:	f003 0380 	and.w	r3, r3, #128	@ 0x80
2000658c:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
2000658e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006590:	2b00      	cmp	r3, #0
20006592:	d108      	bne.n	200065a6 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20006594:	f107 0320 	add.w	r3, r7, #32
20006598:	4618      	mov	r0, r3
2000659a:	f7fe ffb7 	bl	2000550c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
2000659e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200065a0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
200065a2:	f001 bf3c 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
200065a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200065a8:	2b80      	cmp	r3, #128	@ 0x80
200065aa:	d108      	bne.n	200065be <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
200065ac:	f107 0314 	add.w	r3, r7, #20
200065b0:	4618      	mov	r0, r3
200065b2:	f7ff f915 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
200065b6:	69fb      	ldr	r3, [r7, #28]
200065b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200065ba:	f001 bf30 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
200065be:	2300      	movs	r3, #0
200065c0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200065c2:	f001 bf2c 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
200065c6:	bf00      	nop
200065c8:	44020c00 	.word	0x44020c00
200065cc:	00bb8000 	.word	0x00bb8000
200065d0:	03d09000 	.word	0x03d09000
200065d4:	003d0900 	.word	0x003d0900
200065d8:	017d7840 	.word	0x017d7840
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
200065dc:	4b9d      	ldr	r3, [pc, #628]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
200065de:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
200065e2:	f003 0307 	and.w	r3, r3, #7
200065e6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
200065e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200065ea:	2b00      	cmp	r3, #0
200065ec:	d104      	bne.n	200065f8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
200065ee:	f7fe ff61 	bl	200054b4 <HAL_RCC_GetPCLK2Freq>
200065f2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
200065f4:	f001 bf13 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
200065f8:	4b96      	ldr	r3, [pc, #600]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
200065fa:	681b      	ldr	r3, [r3, #0]
200065fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20006600:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20006604:	d10a      	bne.n	2000661c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
20006606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006608:	2b01      	cmp	r3, #1
2000660a:	d107      	bne.n	2000661c <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2000660c:	f107 0314 	add.w	r3, r7, #20
20006610:	4618      	mov	r0, r3
20006612:	f7ff f8e5 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
20006616:	69bb      	ldr	r3, [r7, #24]
20006618:	637b      	str	r3, [r7, #52]	@ 0x34
2000661a:	e043      	b.n	200066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
2000661c:	4b8d      	ldr	r3, [pc, #564]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
2000661e:	681b      	ldr	r3, [r3, #0]
20006620:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20006624:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20006628:	d10a      	bne.n	20006640 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
2000662a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000662c:	2b02      	cmp	r3, #2
2000662e:	d107      	bne.n	20006640 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20006630:	f107 0308 	add.w	r3, r7, #8
20006634:	4618      	mov	r0, r3
20006636:	f7ff fa3d 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
2000663a:	68fb      	ldr	r3, [r7, #12]
2000663c:	637b      	str	r3, [r7, #52]	@ 0x34
2000663e:	e031      	b.n	200066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
20006640:	4b84      	ldr	r3, [pc, #528]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
20006642:	681b      	ldr	r3, [r3, #0]
20006644:	f003 0302 	and.w	r3, r3, #2
20006648:	2b02      	cmp	r3, #2
2000664a:	d10c      	bne.n	20006666 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
2000664c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000664e:	2b03      	cmp	r3, #3
20006650:	d109      	bne.n	20006666 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20006652:	4b80      	ldr	r3, [pc, #512]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
20006654:	681b      	ldr	r3, [r3, #0]
20006656:	08db      	lsrs	r3, r3, #3
20006658:	f003 0303 	and.w	r3, r3, #3
2000665c:	4a7e      	ldr	r2, [pc, #504]	@ (20006858 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
2000665e:	fa22 f303 	lsr.w	r3, r2, r3
20006662:	637b      	str	r3, [r7, #52]	@ 0x34
20006664:	e01e      	b.n	200066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
20006666:	4b7b      	ldr	r3, [pc, #492]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
20006668:	681b      	ldr	r3, [r3, #0]
2000666a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
2000666e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20006672:	d105      	bne.n	20006680 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
20006674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006676:	2b04      	cmp	r3, #4
20006678:	d102      	bne.n	20006680 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
2000667a:	4b78      	ldr	r3, [pc, #480]	@ (2000685c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
2000667c:	637b      	str	r3, [r7, #52]	@ 0x34
2000667e:	e011      	b.n	200066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
20006680:	4b74      	ldr	r3, [pc, #464]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
20006682:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20006686:	f003 0302 	and.w	r3, r3, #2
2000668a:	2b02      	cmp	r3, #2
2000668c:	d106      	bne.n	2000669c <HAL_RCCEx_GetPeriphCLKFreq+0x914>
2000668e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006690:	2b05      	cmp	r3, #5
20006692:	d103      	bne.n	2000669c <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
20006694:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20006698:	637b      	str	r3, [r7, #52]	@ 0x34
2000669a:	e003      	b.n	200066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
2000669c:	2300      	movs	r3, #0
2000669e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200066a0:	f001 bebd 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
200066a4:	f001 bebb 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
200066a8:	4b6a      	ldr	r3, [pc, #424]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
200066aa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
200066ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
200066b2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
200066b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200066b6:	2b00      	cmp	r3, #0
200066b8:	d104      	bne.n	200066c4 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
200066ba:	f7fe fee5 	bl	20005488 <HAL_RCC_GetPCLK1Freq>
200066be:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
200066c0:	f001 bead 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
200066c4:	4b63      	ldr	r3, [pc, #396]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
200066c6:	681b      	ldr	r3, [r3, #0]
200066c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
200066cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
200066d0:	d10a      	bne.n	200066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
200066d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200066d4:	2b08      	cmp	r3, #8
200066d6:	d107      	bne.n	200066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
200066d8:	f107 0314 	add.w	r3, r7, #20
200066dc:	4618      	mov	r0, r3
200066de:	f7ff f87f 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
200066e2:	69bb      	ldr	r3, [r7, #24]
200066e4:	637b      	str	r3, [r7, #52]	@ 0x34
200066e6:	e03d      	b.n	20006764 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
200066e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200066ea:	2b10      	cmp	r3, #16
200066ec:	d108      	bne.n	20006700 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
200066ee:	f107 0308 	add.w	r3, r7, #8
200066f2:	4618      	mov	r0, r3
200066f4:	f7ff f9de 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
200066f8:	68fb      	ldr	r3, [r7, #12]
200066fa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200066fc:	f001 be8f 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
20006700:	4b54      	ldr	r3, [pc, #336]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
20006702:	681b      	ldr	r3, [r3, #0]
20006704:	f003 0302 	and.w	r3, r3, #2
20006708:	2b02      	cmp	r3, #2
2000670a:	d10c      	bne.n	20006726 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
2000670c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000670e:	2b18      	cmp	r3, #24
20006710:	d109      	bne.n	20006726 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20006712:	4b50      	ldr	r3, [pc, #320]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
20006714:	681b      	ldr	r3, [r3, #0]
20006716:	08db      	lsrs	r3, r3, #3
20006718:	f003 0303 	and.w	r3, r3, #3
2000671c:	4a4e      	ldr	r2, [pc, #312]	@ (20006858 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
2000671e:	fa22 f303 	lsr.w	r3, r2, r3
20006722:	637b      	str	r3, [r7, #52]	@ 0x34
20006724:	e01e      	b.n	20006764 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
20006726:	4b4b      	ldr	r3, [pc, #300]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
20006728:	681b      	ldr	r3, [r3, #0]
2000672a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
2000672e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20006732:	d105      	bne.n	20006740 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
20006734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006736:	2b20      	cmp	r3, #32
20006738:	d102      	bne.n	20006740 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
2000673a:	4b48      	ldr	r3, [pc, #288]	@ (2000685c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
2000673c:	637b      	str	r3, [r7, #52]	@ 0x34
2000673e:	e011      	b.n	20006764 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
20006740:	4b44      	ldr	r3, [pc, #272]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
20006742:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20006746:	f003 0302 	and.w	r3, r3, #2
2000674a:	2b02      	cmp	r3, #2
2000674c:	d106      	bne.n	2000675c <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
2000674e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006750:	2b28      	cmp	r3, #40	@ 0x28
20006752:	d103      	bne.n	2000675c <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
20006754:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20006758:	637b      	str	r3, [r7, #52]	@ 0x34
2000675a:	e003      	b.n	20006764 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
2000675c:	2300      	movs	r3, #0
2000675e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20006760:	f001 be5d 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20006764:	f001 be5b 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
20006768:	4b3a      	ldr	r3, [pc, #232]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
2000676a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
2000676e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
20006772:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
20006774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006776:	2b00      	cmp	r3, #0
20006778:	d104      	bne.n	20006784 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
2000677a:	f7fe fe85 	bl	20005488 <HAL_RCC_GetPCLK1Freq>
2000677e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
20006780:	f001 be4d 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
20006784:	4b33      	ldr	r3, [pc, #204]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
20006786:	681b      	ldr	r3, [r3, #0]
20006788:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000678c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20006790:	d10a      	bne.n	200067a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
20006792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006794:	2b40      	cmp	r3, #64	@ 0x40
20006796:	d107      	bne.n	200067a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20006798:	f107 0314 	add.w	r3, r7, #20
2000679c:	4618      	mov	r0, r3
2000679e:	f7ff f81f 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
200067a2:	69bb      	ldr	r3, [r7, #24]
200067a4:	637b      	str	r3, [r7, #52]	@ 0x34
200067a6:	e045      	b.n	20006834 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
200067a8:	4b2a      	ldr	r3, [pc, #168]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
200067aa:	681b      	ldr	r3, [r3, #0]
200067ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
200067b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
200067b4:	d10a      	bne.n	200067cc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
200067b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200067b8:	2b80      	cmp	r3, #128	@ 0x80
200067ba:	d107      	bne.n	200067cc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
200067bc:	f107 0308 	add.w	r3, r7, #8
200067c0:	4618      	mov	r0, r3
200067c2:	f7ff f977 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
200067c6:	68fb      	ldr	r3, [r7, #12]
200067c8:	637b      	str	r3, [r7, #52]	@ 0x34
200067ca:	e033      	b.n	20006834 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
200067cc:	4b21      	ldr	r3, [pc, #132]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
200067ce:	681b      	ldr	r3, [r3, #0]
200067d0:	f003 0302 	and.w	r3, r3, #2
200067d4:	2b02      	cmp	r3, #2
200067d6:	d10c      	bne.n	200067f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
200067d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200067da:	2bc0      	cmp	r3, #192	@ 0xc0
200067dc:	d109      	bne.n	200067f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
200067de:	4b1d      	ldr	r3, [pc, #116]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
200067e0:	681b      	ldr	r3, [r3, #0]
200067e2:	08db      	lsrs	r3, r3, #3
200067e4:	f003 0303 	and.w	r3, r3, #3
200067e8:	4a1b      	ldr	r2, [pc, #108]	@ (20006858 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
200067ea:	fa22 f303 	lsr.w	r3, r2, r3
200067ee:	637b      	str	r3, [r7, #52]	@ 0x34
200067f0:	e020      	b.n	20006834 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
200067f2:	4b18      	ldr	r3, [pc, #96]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
200067f4:	681b      	ldr	r3, [r3, #0]
200067f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
200067fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200067fe:	d106      	bne.n	2000680e <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
20006800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006802:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20006806:	d102      	bne.n	2000680e <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
20006808:	4b14      	ldr	r3, [pc, #80]	@ (2000685c <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
2000680a:	637b      	str	r3, [r7, #52]	@ 0x34
2000680c:	e012      	b.n	20006834 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
2000680e:	4b11      	ldr	r3, [pc, #68]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
20006810:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20006814:	f003 0302 	and.w	r3, r3, #2
20006818:	2b02      	cmp	r3, #2
2000681a:	d107      	bne.n	2000682c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
2000681c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000681e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
20006822:	d103      	bne.n	2000682c <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
20006824:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20006828:	637b      	str	r3, [r7, #52]	@ 0x34
2000682a:	e003      	b.n	20006834 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
2000682c:	2300      	movs	r3, #0
2000682e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20006830:	f001 bdf5 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20006834:	f001 bdf3 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
20006838:	4b06      	ldr	r3, [pc, #24]	@ (20006854 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
2000683a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
2000683e:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
20006842:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
20006844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006846:	2b00      	cmp	r3, #0
20006848:	d10a      	bne.n	20006860 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
2000684a:	f7fe fe1d 	bl	20005488 <HAL_RCC_GetPCLK1Freq>
2000684e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
20006850:	f001 bde5 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20006854:	44020c00 	.word	0x44020c00
20006858:	03d09000 	.word	0x03d09000
2000685c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
20006860:	4ba0      	ldr	r3, [pc, #640]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
20006862:	681b      	ldr	r3, [r3, #0]
20006864:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20006868:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2000686c:	d10b      	bne.n	20006886 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
2000686e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006870:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20006874:	d107      	bne.n	20006886 <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20006876:	f107 0314 	add.w	r3, r7, #20
2000687a:	4618      	mov	r0, r3
2000687c:	f7fe ffb0 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
20006880:	69bb      	ldr	r3, [r7, #24]
20006882:	637b      	str	r3, [r7, #52]	@ 0x34
20006884:	e047      	b.n	20006916 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
20006886:	4b97      	ldr	r3, [pc, #604]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
20006888:	681b      	ldr	r3, [r3, #0]
2000688a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
2000688e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20006892:	d10b      	bne.n	200068ac <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
20006894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006896:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2000689a:	d107      	bne.n	200068ac <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
2000689c:	f107 0308 	add.w	r3, r7, #8
200068a0:	4618      	mov	r0, r3
200068a2:	f7ff f907 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
200068a6:	68fb      	ldr	r3, [r7, #12]
200068a8:	637b      	str	r3, [r7, #52]	@ 0x34
200068aa:	e034      	b.n	20006916 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
200068ac:	4b8d      	ldr	r3, [pc, #564]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
200068ae:	681b      	ldr	r3, [r3, #0]
200068b0:	f003 0302 	and.w	r3, r3, #2
200068b4:	2b02      	cmp	r3, #2
200068b6:	d10d      	bne.n	200068d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
200068b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200068ba:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
200068be:	d109      	bne.n	200068d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
200068c0:	4b88      	ldr	r3, [pc, #544]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
200068c2:	681b      	ldr	r3, [r3, #0]
200068c4:	08db      	lsrs	r3, r3, #3
200068c6:	f003 0303 	and.w	r3, r3, #3
200068ca:	4a87      	ldr	r2, [pc, #540]	@ (20006ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
200068cc:	fa22 f303 	lsr.w	r3, r2, r3
200068d0:	637b      	str	r3, [r7, #52]	@ 0x34
200068d2:	e020      	b.n	20006916 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
200068d4:	4b83      	ldr	r3, [pc, #524]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
200068d6:	681b      	ldr	r3, [r3, #0]
200068d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
200068dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200068e0:	d106      	bne.n	200068f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
200068e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200068e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
200068e8:	d102      	bne.n	200068f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
200068ea:	4b80      	ldr	r3, [pc, #512]	@ (20006aec <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
200068ec:	637b      	str	r3, [r7, #52]	@ 0x34
200068ee:	e012      	b.n	20006916 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
200068f0:	4b7c      	ldr	r3, [pc, #496]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
200068f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200068f6:	f003 0302 	and.w	r3, r3, #2
200068fa:	2b02      	cmp	r3, #2
200068fc:	d107      	bne.n	2000690e <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
200068fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006900:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
20006904:	d103      	bne.n	2000690e <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
20006906:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
2000690a:	637b      	str	r3, [r7, #52]	@ 0x34
2000690c:	e003      	b.n	20006916 <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
2000690e:	2300      	movs	r3, #0
20006910:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20006912:	f001 bd84 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20006916:	f001 bd82 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
2000691a:	4b72      	ldr	r3, [pc, #456]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
2000691c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
20006920:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
20006924:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
20006926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006928:	2b00      	cmp	r3, #0
2000692a:	d104      	bne.n	20006936 <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
2000692c:	f7fe fdac 	bl	20005488 <HAL_RCC_GetPCLK1Freq>
20006930:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
20006932:	f001 bd74 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
20006936:	4b6b      	ldr	r3, [pc, #428]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
20006938:	681b      	ldr	r3, [r3, #0]
2000693a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
2000693e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20006942:	d10b      	bne.n	2000695c <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
20006944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006946:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
2000694a:	d107      	bne.n	2000695c <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2000694c:	f107 0314 	add.w	r3, r7, #20
20006950:	4618      	mov	r0, r3
20006952:	f7fe ff45 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
20006956:	69bb      	ldr	r3, [r7, #24]
20006958:	637b      	str	r3, [r7, #52]	@ 0x34
2000695a:	e047      	b.n	200069ec <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
2000695c:	4b61      	ldr	r3, [pc, #388]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
2000695e:	681b      	ldr	r3, [r3, #0]
20006960:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20006964:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20006968:	d10b      	bne.n	20006982 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
2000696a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000696c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20006970:	d107      	bne.n	20006982 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20006972:	f107 0308 	add.w	r3, r7, #8
20006976:	4618      	mov	r0, r3
20006978:	f7ff f89c 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
2000697c:	68fb      	ldr	r3, [r7, #12]
2000697e:	637b      	str	r3, [r7, #52]	@ 0x34
20006980:	e034      	b.n	200069ec <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
20006982:	4b58      	ldr	r3, [pc, #352]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
20006984:	681b      	ldr	r3, [r3, #0]
20006986:	f003 0302 	and.w	r3, r3, #2
2000698a:	2b02      	cmp	r3, #2
2000698c:	d10d      	bne.n	200069aa <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
2000698e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006990:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
20006994:	d109      	bne.n	200069aa <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20006996:	4b53      	ldr	r3, [pc, #332]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
20006998:	681b      	ldr	r3, [r3, #0]
2000699a:	08db      	lsrs	r3, r3, #3
2000699c:	f003 0303 	and.w	r3, r3, #3
200069a0:	4a51      	ldr	r2, [pc, #324]	@ (20006ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
200069a2:	fa22 f303 	lsr.w	r3, r2, r3
200069a6:	637b      	str	r3, [r7, #52]	@ 0x34
200069a8:	e020      	b.n	200069ec <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
200069aa:	4b4e      	ldr	r3, [pc, #312]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
200069ac:	681b      	ldr	r3, [r3, #0]
200069ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
200069b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200069b6:	d106      	bne.n	200069c6 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
200069b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200069ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
200069be:	d102      	bne.n	200069c6 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
200069c0:	4b4a      	ldr	r3, [pc, #296]	@ (20006aec <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
200069c2:	637b      	str	r3, [r7, #52]	@ 0x34
200069c4:	e012      	b.n	200069ec <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
200069c6:	4b47      	ldr	r3, [pc, #284]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
200069c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200069cc:	f003 0302 	and.w	r3, r3, #2
200069d0:	2b02      	cmp	r3, #2
200069d2:	d107      	bne.n	200069e4 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
200069d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200069d6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
200069da:	d103      	bne.n	200069e4 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
200069dc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
200069e0:	637b      	str	r3, [r7, #52]	@ 0x34
200069e2:	e003      	b.n	200069ec <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
200069e4:	2300      	movs	r3, #0
200069e6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200069e8:	f001 bd19 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
200069ec:	f001 bd17 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
200069f0:	4b3c      	ldr	r3, [pc, #240]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
200069f2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
200069f6:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
200069fa:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
200069fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200069fe:	2b00      	cmp	r3, #0
20006a00:	d104      	bne.n	20006a0c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
20006a02:	f7fe fd41 	bl	20005488 <HAL_RCC_GetPCLK1Freq>
20006a06:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
20006a08:	f001 bd09 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
20006a0c:	4b35      	ldr	r3, [pc, #212]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
20006a0e:	681b      	ldr	r3, [r3, #0]
20006a10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20006a14:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20006a18:	d10b      	bne.n	20006a32 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
20006a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006a1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
20006a20:	d107      	bne.n	20006a32 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20006a22:	f107 0314 	add.w	r3, r7, #20
20006a26:	4618      	mov	r0, r3
20006a28:	f7fe feda 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
20006a2c:	69bb      	ldr	r3, [r7, #24]
20006a2e:	637b      	str	r3, [r7, #52]	@ 0x34
20006a30:	e047      	b.n	20006ac2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
20006a32:	4b2c      	ldr	r3, [pc, #176]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
20006a34:	681b      	ldr	r3, [r3, #0]
20006a36:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20006a3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20006a3e:	d10b      	bne.n	20006a58 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
20006a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006a42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20006a46:	d107      	bne.n	20006a58 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20006a48:	f107 0308 	add.w	r3, r7, #8
20006a4c:	4618      	mov	r0, r3
20006a4e:	f7ff f831 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
20006a52:	68fb      	ldr	r3, [r7, #12]
20006a54:	637b      	str	r3, [r7, #52]	@ 0x34
20006a56:	e034      	b.n	20006ac2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
20006a58:	4b22      	ldr	r3, [pc, #136]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
20006a5a:	681b      	ldr	r3, [r3, #0]
20006a5c:	f003 0302 	and.w	r3, r3, #2
20006a60:	2b02      	cmp	r3, #2
20006a62:	d10d      	bne.n	20006a80 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
20006a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006a66:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
20006a6a:	d109      	bne.n	20006a80 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20006a6c:	4b1d      	ldr	r3, [pc, #116]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
20006a6e:	681b      	ldr	r3, [r3, #0]
20006a70:	08db      	lsrs	r3, r3, #3
20006a72:	f003 0303 	and.w	r3, r3, #3
20006a76:	4a1c      	ldr	r2, [pc, #112]	@ (20006ae8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
20006a78:	fa22 f303 	lsr.w	r3, r2, r3
20006a7c:	637b      	str	r3, [r7, #52]	@ 0x34
20006a7e:	e020      	b.n	20006ac2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
20006a80:	4b18      	ldr	r3, [pc, #96]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
20006a82:	681b      	ldr	r3, [r3, #0]
20006a84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20006a88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20006a8c:	d106      	bne.n	20006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
20006a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006a90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20006a94:	d102      	bne.n	20006a9c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
20006a96:	4b15      	ldr	r3, [pc, #84]	@ (20006aec <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
20006a98:	637b      	str	r3, [r7, #52]	@ 0x34
20006a9a:	e012      	b.n	20006ac2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
20006a9c:	4b11      	ldr	r3, [pc, #68]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
20006a9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20006aa2:	f003 0302 	and.w	r3, r3, #2
20006aa6:	2b02      	cmp	r3, #2
20006aa8:	d107      	bne.n	20006aba <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
20006aaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006aac:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
20006ab0:	d103      	bne.n	20006aba <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
20006ab2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20006ab6:	637b      	str	r3, [r7, #52]	@ 0x34
20006ab8:	e003      	b.n	20006ac2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
20006aba:	2300      	movs	r3, #0
20006abc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20006abe:	f001 bcae 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20006ac2:	f001 bcac 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
20006ac6:	4b07      	ldr	r3, [pc, #28]	@ (20006ae4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
20006ac8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
20006acc:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
20006ad0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
20006ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006ad4:	2b00      	cmp	r3, #0
20006ad6:	d10b      	bne.n	20006af0 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
20006ad8:	f7fe fcd6 	bl	20005488 <HAL_RCC_GetPCLK1Freq>
20006adc:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
20006ade:	f001 bc9e 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20006ae2:	bf00      	nop
20006ae4:	44020c00 	.word	0x44020c00
20006ae8:	03d09000 	.word	0x03d09000
20006aec:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
20006af0:	4ba0      	ldr	r3, [pc, #640]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006af2:	681b      	ldr	r3, [r3, #0]
20006af4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20006af8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20006afc:	d10b      	bne.n	20006b16 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
20006afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006b00:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20006b04:	d107      	bne.n	20006b16 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20006b06:	f107 0314 	add.w	r3, r7, #20
20006b0a:	4618      	mov	r0, r3
20006b0c:	f7fe fe68 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
20006b10:	69bb      	ldr	r3, [r7, #24]
20006b12:	637b      	str	r3, [r7, #52]	@ 0x34
20006b14:	e047      	b.n	20006ba6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
20006b16:	4b97      	ldr	r3, [pc, #604]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006b18:	681b      	ldr	r3, [r3, #0]
20006b1a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20006b1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20006b22:	d10b      	bne.n	20006b3c <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
20006b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006b26:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
20006b2a:	d107      	bne.n	20006b3c <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20006b2c:	f107 0308 	add.w	r3, r7, #8
20006b30:	4618      	mov	r0, r3
20006b32:	f7fe ffbf 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
20006b36:	68fb      	ldr	r3, [r7, #12]
20006b38:	637b      	str	r3, [r7, #52]	@ 0x34
20006b3a:	e034      	b.n	20006ba6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
20006b3c:	4b8d      	ldr	r3, [pc, #564]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006b3e:	681b      	ldr	r3, [r3, #0]
20006b40:	f003 0302 	and.w	r3, r3, #2
20006b44:	2b02      	cmp	r3, #2
20006b46:	d10d      	bne.n	20006b64 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
20006b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006b4a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
20006b4e:	d109      	bne.n	20006b64 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20006b50:	4b88      	ldr	r3, [pc, #544]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006b52:	681b      	ldr	r3, [r3, #0]
20006b54:	08db      	lsrs	r3, r3, #3
20006b56:	f003 0303 	and.w	r3, r3, #3
20006b5a:	4a87      	ldr	r2, [pc, #540]	@ (20006d78 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
20006b5c:	fa22 f303 	lsr.w	r3, r2, r3
20006b60:	637b      	str	r3, [r7, #52]	@ 0x34
20006b62:	e020      	b.n	20006ba6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
20006b64:	4b83      	ldr	r3, [pc, #524]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006b66:	681b      	ldr	r3, [r3, #0]
20006b68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20006b6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20006b70:	d106      	bne.n	20006b80 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
20006b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006b74:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
20006b78:	d102      	bne.n	20006b80 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
20006b7a:	4b80      	ldr	r3, [pc, #512]	@ (20006d7c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
20006b7c:	637b      	str	r3, [r7, #52]	@ 0x34
20006b7e:	e012      	b.n	20006ba6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
20006b80:	4b7c      	ldr	r3, [pc, #496]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006b82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20006b86:	f003 0302 	and.w	r3, r3, #2
20006b8a:	2b02      	cmp	r3, #2
20006b8c:	d107      	bne.n	20006b9e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
20006b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006b90:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
20006b94:	d103      	bne.n	20006b9e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
20006b96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20006b9a:	637b      	str	r3, [r7, #52]	@ 0x34
20006b9c:	e003      	b.n	20006ba6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
20006b9e:	2300      	movs	r3, #0
20006ba0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20006ba2:	f001 bc3c 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20006ba6:	f001 bc3a 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
20006baa:	4b72      	ldr	r3, [pc, #456]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006bac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
20006bb0:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
20006bb4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
20006bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006bb8:	2b00      	cmp	r3, #0
20006bba:	d104      	bne.n	20006bc6 <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
20006bbc:	f7fe fc64 	bl	20005488 <HAL_RCC_GetPCLK1Freq>
20006bc0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
20006bc2:	f001 bc2c 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
20006bc6:	4b6b      	ldr	r3, [pc, #428]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006bc8:	681b      	ldr	r3, [r3, #0]
20006bca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20006bce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20006bd2:	d10b      	bne.n	20006bec <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
20006bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006bd6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20006bda:	d107      	bne.n	20006bec <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20006bdc:	f107 0314 	add.w	r3, r7, #20
20006be0:	4618      	mov	r0, r3
20006be2:	f7fe fdfd 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
20006be6:	69bb      	ldr	r3, [r7, #24]
20006be8:	637b      	str	r3, [r7, #52]	@ 0x34
20006bea:	e047      	b.n	20006c7c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
20006bec:	4b61      	ldr	r3, [pc, #388]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006bee:	681b      	ldr	r3, [r3, #0]
20006bf0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20006bf4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20006bf8:	d10b      	bne.n	20006c12 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
20006bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006bfc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
20006c00:	d107      	bne.n	20006c12 <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20006c02:	f107 0308 	add.w	r3, r7, #8
20006c06:	4618      	mov	r0, r3
20006c08:	f7fe ff54 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
20006c0c:	68fb      	ldr	r3, [r7, #12]
20006c0e:	637b      	str	r3, [r7, #52]	@ 0x34
20006c10:	e034      	b.n	20006c7c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
20006c12:	4b58      	ldr	r3, [pc, #352]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006c14:	681b      	ldr	r3, [r3, #0]
20006c16:	f003 0302 	and.w	r3, r3, #2
20006c1a:	2b02      	cmp	r3, #2
20006c1c:	d10d      	bne.n	20006c3a <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
20006c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006c20:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
20006c24:	d109      	bne.n	20006c3a <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20006c26:	4b53      	ldr	r3, [pc, #332]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006c28:	681b      	ldr	r3, [r3, #0]
20006c2a:	08db      	lsrs	r3, r3, #3
20006c2c:	f003 0303 	and.w	r3, r3, #3
20006c30:	4a51      	ldr	r2, [pc, #324]	@ (20006d78 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
20006c32:	fa22 f303 	lsr.w	r3, r2, r3
20006c36:	637b      	str	r3, [r7, #52]	@ 0x34
20006c38:	e020      	b.n	20006c7c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
20006c3a:	4b4e      	ldr	r3, [pc, #312]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006c3c:	681b      	ldr	r3, [r3, #0]
20006c3e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20006c42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20006c46:	d106      	bne.n	20006c56 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
20006c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006c4a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
20006c4e:	d102      	bne.n	20006c56 <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
20006c50:	4b4a      	ldr	r3, [pc, #296]	@ (20006d7c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
20006c52:	637b      	str	r3, [r7, #52]	@ 0x34
20006c54:	e012      	b.n	20006c7c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
20006c56:	4b47      	ldr	r3, [pc, #284]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006c58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20006c5c:	f003 0302 	and.w	r3, r3, #2
20006c60:	2b02      	cmp	r3, #2
20006c62:	d107      	bne.n	20006c74 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
20006c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006c66:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
20006c6a:	d103      	bne.n	20006c74 <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
20006c6c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20006c70:	637b      	str	r3, [r7, #52]	@ 0x34
20006c72:	e003      	b.n	20006c7c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
20006c74:	2300      	movs	r3, #0
20006c76:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20006c78:	f001 bbd1 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20006c7c:	f001 bbcf 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
20006c80:	4b3c      	ldr	r3, [pc, #240]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006c82:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
20006c86:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
20006c8a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
20006c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006c8e:	2b00      	cmp	r3, #0
20006c90:	d104      	bne.n	20006c9c <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
20006c92:	f7fe fbf9 	bl	20005488 <HAL_RCC_GetPCLK1Freq>
20006c96:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
20006c98:	f001 bbc1 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
20006c9c:	4b35      	ldr	r3, [pc, #212]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006c9e:	681b      	ldr	r3, [r3, #0]
20006ca0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20006ca4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20006ca8:	d10b      	bne.n	20006cc2 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
20006caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006cac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
20006cb0:	d107      	bne.n	20006cc2 <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20006cb2:	f107 0314 	add.w	r3, r7, #20
20006cb6:	4618      	mov	r0, r3
20006cb8:	f7fe fd92 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
20006cbc:	69bb      	ldr	r3, [r7, #24]
20006cbe:	637b      	str	r3, [r7, #52]	@ 0x34
20006cc0:	e047      	b.n	20006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
20006cc2:	4b2c      	ldr	r3, [pc, #176]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006cc4:	681b      	ldr	r3, [r3, #0]
20006cc6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20006cca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20006cce:	d10b      	bne.n	20006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
20006cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006cd2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
20006cd6:	d107      	bne.n	20006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20006cd8:	f107 0308 	add.w	r3, r7, #8
20006cdc:	4618      	mov	r0, r3
20006cde:	f7fe fee9 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
20006ce2:	68fb      	ldr	r3, [r7, #12]
20006ce4:	637b      	str	r3, [r7, #52]	@ 0x34
20006ce6:	e034      	b.n	20006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
20006ce8:	4b22      	ldr	r3, [pc, #136]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006cea:	681b      	ldr	r3, [r3, #0]
20006cec:	f003 0302 	and.w	r3, r3, #2
20006cf0:	2b02      	cmp	r3, #2
20006cf2:	d10d      	bne.n	20006d10 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
20006cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006cf6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
20006cfa:	d109      	bne.n	20006d10 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20006cfc:	4b1d      	ldr	r3, [pc, #116]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006cfe:	681b      	ldr	r3, [r3, #0]
20006d00:	08db      	lsrs	r3, r3, #3
20006d02:	f003 0303 	and.w	r3, r3, #3
20006d06:	4a1c      	ldr	r2, [pc, #112]	@ (20006d78 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
20006d08:	fa22 f303 	lsr.w	r3, r2, r3
20006d0c:	637b      	str	r3, [r7, #52]	@ 0x34
20006d0e:	e020      	b.n	20006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
20006d10:	4b18      	ldr	r3, [pc, #96]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006d12:	681b      	ldr	r3, [r3, #0]
20006d14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20006d18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20006d1c:	d106      	bne.n	20006d2c <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
20006d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006d20:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
20006d24:	d102      	bne.n	20006d2c <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
20006d26:	4b15      	ldr	r3, [pc, #84]	@ (20006d7c <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
20006d28:	637b      	str	r3, [r7, #52]	@ 0x34
20006d2a:	e012      	b.n	20006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
20006d2c:	4b11      	ldr	r3, [pc, #68]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006d2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20006d32:	f003 0302 	and.w	r3, r3, #2
20006d36:	2b02      	cmp	r3, #2
20006d38:	d107      	bne.n	20006d4a <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
20006d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006d3c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
20006d40:	d103      	bne.n	20006d4a <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
20006d42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20006d46:	637b      	str	r3, [r7, #52]	@ 0x34
20006d48:	e003      	b.n	20006d52 <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
20006d4a:	2300      	movs	r3, #0
20006d4c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20006d4e:	f001 bb66 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20006d52:	f001 bb64 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
20006d56:	4b07      	ldr	r3, [pc, #28]	@ (20006d74 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
20006d58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
20006d5c:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
20006d60:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
20006d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006d64:	2b00      	cmp	r3, #0
20006d66:	d10b      	bne.n	20006d80 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
20006d68:	f7fe fb8e 	bl	20005488 <HAL_RCC_GetPCLK1Freq>
20006d6c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
20006d6e:	f001 bb56 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20006d72:	bf00      	nop
20006d74:	44020c00 	.word	0x44020c00
20006d78:	03d09000 	.word	0x03d09000
20006d7c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
20006d80:	4ba1      	ldr	r3, [pc, #644]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006d82:	681b      	ldr	r3, [r3, #0]
20006d84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20006d88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20006d8c:	d10b      	bne.n	20006da6 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
20006d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006d90:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20006d94:	d107      	bne.n	20006da6 <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20006d96:	f107 0314 	add.w	r3, r7, #20
20006d9a:	4618      	mov	r0, r3
20006d9c:	f7fe fd20 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
20006da0:	69bb      	ldr	r3, [r7, #24]
20006da2:	637b      	str	r3, [r7, #52]	@ 0x34
20006da4:	e047      	b.n	20006e36 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
20006da6:	4b98      	ldr	r3, [pc, #608]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006da8:	681b      	ldr	r3, [r3, #0]
20006daa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20006dae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20006db2:	d10b      	bne.n	20006dcc <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
20006db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006db6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20006dba:	d107      	bne.n	20006dcc <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20006dbc:	f107 0308 	add.w	r3, r7, #8
20006dc0:	4618      	mov	r0, r3
20006dc2:	f7fe fe77 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
20006dc6:	68fb      	ldr	r3, [r7, #12]
20006dc8:	637b      	str	r3, [r7, #52]	@ 0x34
20006dca:	e034      	b.n	20006e36 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
20006dcc:	4b8e      	ldr	r3, [pc, #568]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006dce:	681b      	ldr	r3, [r3, #0]
20006dd0:	f003 0302 	and.w	r3, r3, #2
20006dd4:	2b02      	cmp	r3, #2
20006dd6:	d10d      	bne.n	20006df4 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
20006dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006dda:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
20006dde:	d109      	bne.n	20006df4 <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20006de0:	4b89      	ldr	r3, [pc, #548]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006de2:	681b      	ldr	r3, [r3, #0]
20006de4:	08db      	lsrs	r3, r3, #3
20006de6:	f003 0303 	and.w	r3, r3, #3
20006dea:	4a88      	ldr	r2, [pc, #544]	@ (2000700c <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
20006dec:	fa22 f303 	lsr.w	r3, r2, r3
20006df0:	637b      	str	r3, [r7, #52]	@ 0x34
20006df2:	e020      	b.n	20006e36 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
20006df4:	4b84      	ldr	r3, [pc, #528]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006df6:	681b      	ldr	r3, [r3, #0]
20006df8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20006dfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20006e00:	d106      	bne.n	20006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
20006e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006e04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20006e08:	d102      	bne.n	20006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
20006e0a:	4b81      	ldr	r3, [pc, #516]	@ (20007010 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
20006e0c:	637b      	str	r3, [r7, #52]	@ 0x34
20006e0e:	e012      	b.n	20006e36 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
20006e10:	4b7d      	ldr	r3, [pc, #500]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006e12:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20006e16:	f003 0302 	and.w	r3, r3, #2
20006e1a:	2b02      	cmp	r3, #2
20006e1c:	d107      	bne.n	20006e2e <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
20006e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006e20:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
20006e24:	d103      	bne.n	20006e2e <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
20006e26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20006e2a:	637b      	str	r3, [r7, #52]	@ 0x34
20006e2c:	e003      	b.n	20006e36 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
20006e2e:	2300      	movs	r3, #0
20006e30:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20006e32:	f001 baf4 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20006e36:	f001 baf2 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
20006e3a:	4b73      	ldr	r3, [pc, #460]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006e3c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
20006e40:	f003 0307 	and.w	r3, r3, #7
20006e44:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
20006e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006e48:	2b00      	cmp	r3, #0
20006e4a:	d104      	bne.n	20006e56 <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
20006e4c:	f7fe fb1c 	bl	20005488 <HAL_RCC_GetPCLK1Freq>
20006e50:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
20006e52:	f001 bae4 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
20006e56:	4b6c      	ldr	r3, [pc, #432]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006e58:	681b      	ldr	r3, [r3, #0]
20006e5a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20006e5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20006e62:	d10a      	bne.n	20006e7a <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
20006e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006e66:	2b01      	cmp	r3, #1
20006e68:	d107      	bne.n	20006e7a <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20006e6a:	f107 0314 	add.w	r3, r7, #20
20006e6e:	4618      	mov	r0, r3
20006e70:	f7fe fcb6 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
20006e74:	69bb      	ldr	r3, [r7, #24]
20006e76:	637b      	str	r3, [r7, #52]	@ 0x34
20006e78:	e043      	b.n	20006f02 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
20006e7a:	4b63      	ldr	r3, [pc, #396]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006e7c:	681b      	ldr	r3, [r3, #0]
20006e7e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20006e82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20006e86:	d10a      	bne.n	20006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
20006e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006e8a:	2b02      	cmp	r3, #2
20006e8c:	d107      	bne.n	20006e9e <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20006e8e:	f107 0308 	add.w	r3, r7, #8
20006e92:	4618      	mov	r0, r3
20006e94:	f7fe fe0e 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
20006e98:	68fb      	ldr	r3, [r7, #12]
20006e9a:	637b      	str	r3, [r7, #52]	@ 0x34
20006e9c:	e031      	b.n	20006f02 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
20006e9e:	4b5a      	ldr	r3, [pc, #360]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006ea0:	681b      	ldr	r3, [r3, #0]
20006ea2:	f003 0302 	and.w	r3, r3, #2
20006ea6:	2b02      	cmp	r3, #2
20006ea8:	d10c      	bne.n	20006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
20006eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006eac:	2b03      	cmp	r3, #3
20006eae:	d109      	bne.n	20006ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20006eb0:	4b55      	ldr	r3, [pc, #340]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006eb2:	681b      	ldr	r3, [r3, #0]
20006eb4:	08db      	lsrs	r3, r3, #3
20006eb6:	f003 0303 	and.w	r3, r3, #3
20006eba:	4a54      	ldr	r2, [pc, #336]	@ (2000700c <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
20006ebc:	fa22 f303 	lsr.w	r3, r2, r3
20006ec0:	637b      	str	r3, [r7, #52]	@ 0x34
20006ec2:	e01e      	b.n	20006f02 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
20006ec4:	4b50      	ldr	r3, [pc, #320]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006ec6:	681b      	ldr	r3, [r3, #0]
20006ec8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20006ecc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20006ed0:	d105      	bne.n	20006ede <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
20006ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006ed4:	2b04      	cmp	r3, #4
20006ed6:	d102      	bne.n	20006ede <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
20006ed8:	4b4d      	ldr	r3, [pc, #308]	@ (20007010 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
20006eda:	637b      	str	r3, [r7, #52]	@ 0x34
20006edc:	e011      	b.n	20006f02 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
20006ede:	4b4a      	ldr	r3, [pc, #296]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006ee0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20006ee4:	f003 0302 	and.w	r3, r3, #2
20006ee8:	2b02      	cmp	r3, #2
20006eea:	d106      	bne.n	20006efa <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
20006eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006eee:	2b05      	cmp	r3, #5
20006ef0:	d103      	bne.n	20006efa <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
20006ef2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20006ef6:	637b      	str	r3, [r7, #52]	@ 0x34
20006ef8:	e003      	b.n	20006f02 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
20006efa:	2300      	movs	r3, #0
20006efc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20006efe:	f001 ba8e 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20006f02:	f001 ba8c 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
20006f06:	4b40      	ldr	r3, [pc, #256]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006f08:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
20006f0c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
20006f10:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
20006f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006f14:	2b00      	cmp	r3, #0
20006f16:	d104      	bne.n	20006f22 <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
20006f18:	f7fe fab6 	bl	20005488 <HAL_RCC_GetPCLK1Freq>
20006f1c:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
20006f1e:	f001 ba7e 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
20006f22:	4b39      	ldr	r3, [pc, #228]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006f24:	681b      	ldr	r3, [r3, #0]
20006f26:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20006f2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20006f2e:	d10a      	bne.n	20006f46 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
20006f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006f32:	2b10      	cmp	r3, #16
20006f34:	d107      	bne.n	20006f46 <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20006f36:	f107 0314 	add.w	r3, r7, #20
20006f3a:	4618      	mov	r0, r3
20006f3c:	f7fe fc50 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
20006f40:	69bb      	ldr	r3, [r7, #24]
20006f42:	637b      	str	r3, [r7, #52]	@ 0x34
20006f44:	e043      	b.n	20006fce <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
20006f46:	4b30      	ldr	r3, [pc, #192]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006f48:	681b      	ldr	r3, [r3, #0]
20006f4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20006f4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20006f52:	d10a      	bne.n	20006f6a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
20006f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006f56:	2b20      	cmp	r3, #32
20006f58:	d107      	bne.n	20006f6a <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20006f5a:	f107 0308 	add.w	r3, r7, #8
20006f5e:	4618      	mov	r0, r3
20006f60:	f7fe fda8 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
20006f64:	68fb      	ldr	r3, [r7, #12]
20006f66:	637b      	str	r3, [r7, #52]	@ 0x34
20006f68:	e031      	b.n	20006fce <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
20006f6a:	4b27      	ldr	r3, [pc, #156]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006f6c:	681b      	ldr	r3, [r3, #0]
20006f6e:	f003 0302 	and.w	r3, r3, #2
20006f72:	2b02      	cmp	r3, #2
20006f74:	d10c      	bne.n	20006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
20006f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006f78:	2b30      	cmp	r3, #48	@ 0x30
20006f7a:	d109      	bne.n	20006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20006f7c:	4b22      	ldr	r3, [pc, #136]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006f7e:	681b      	ldr	r3, [r3, #0]
20006f80:	08db      	lsrs	r3, r3, #3
20006f82:	f003 0303 	and.w	r3, r3, #3
20006f86:	4a21      	ldr	r2, [pc, #132]	@ (2000700c <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
20006f88:	fa22 f303 	lsr.w	r3, r2, r3
20006f8c:	637b      	str	r3, [r7, #52]	@ 0x34
20006f8e:	e01e      	b.n	20006fce <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
20006f90:	4b1d      	ldr	r3, [pc, #116]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006f92:	681b      	ldr	r3, [r3, #0]
20006f94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20006f98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20006f9c:	d105      	bne.n	20006faa <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
20006f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006fa0:	2b40      	cmp	r3, #64	@ 0x40
20006fa2:	d102      	bne.n	20006faa <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
20006fa4:	4b1a      	ldr	r3, [pc, #104]	@ (20007010 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
20006fa6:	637b      	str	r3, [r7, #52]	@ 0x34
20006fa8:	e011      	b.n	20006fce <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
20006faa:	4b17      	ldr	r3, [pc, #92]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006fac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20006fb0:	f003 0302 	and.w	r3, r3, #2
20006fb4:	2b02      	cmp	r3, #2
20006fb6:	d106      	bne.n	20006fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
20006fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006fba:	2b50      	cmp	r3, #80	@ 0x50
20006fbc:	d103      	bne.n	20006fc6 <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
20006fbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20006fc2:	637b      	str	r3, [r7, #52]	@ 0x34
20006fc4:	e003      	b.n	20006fce <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
20006fc6:	2300      	movs	r3, #0
20006fc8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20006fca:	f001 ba28 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20006fce:	f001 ba26 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
20006fd2:	4b0d      	ldr	r3, [pc, #52]	@ (20007008 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
20006fd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20006fd8:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
20006fdc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
20006fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006fe0:	2b00      	cmp	r3, #0
20006fe2:	d104      	bne.n	20006fee <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
20006fe4:	f7fe fa7c 	bl	200054e0 <HAL_RCC_GetPCLK3Freq>
20006fe8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
20006fea:	f001 ba18 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
20006fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20006ff0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
20006ff4:	d10e      	bne.n	20007014 <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20006ff6:	f107 0314 	add.w	r3, r7, #20
20006ffa:	4618      	mov	r0, r3
20006ffc:	f7fe fbf0 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
20007000:	69bb      	ldr	r3, [r7, #24]
20007002:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20007004:	f001 ba0b 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20007008:	44020c00 	.word	0x44020c00
2000700c:	03d09000 	.word	0x03d09000
20007010:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
20007014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007016:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
2000701a:	d108      	bne.n	2000702e <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
2000701c:	f107 0308 	add.w	r3, r7, #8
20007020:	4618      	mov	r0, r3
20007022:	f7fe fd47 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
20007026:	68fb      	ldr	r3, [r7, #12]
20007028:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2000702a:	f001 b9f8 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
2000702e:	4ba4      	ldr	r3, [pc, #656]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
20007030:	681b      	ldr	r3, [r3, #0]
20007032:	f003 0302 	and.w	r3, r3, #2
20007036:	2b02      	cmp	r3, #2
20007038:	d10d      	bne.n	20007056 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
2000703a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000703c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
20007040:	d109      	bne.n	20007056 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20007042:	4b9f      	ldr	r3, [pc, #636]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
20007044:	681b      	ldr	r3, [r3, #0]
20007046:	08db      	lsrs	r3, r3, #3
20007048:	f003 0303 	and.w	r3, r3, #3
2000704c:	4a9d      	ldr	r2, [pc, #628]	@ (200072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
2000704e:	fa22 f303 	lsr.w	r3, r2, r3
20007052:	637b      	str	r3, [r7, #52]	@ 0x34
20007054:	e020      	b.n	20007098 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
20007056:	4b9a      	ldr	r3, [pc, #616]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
20007058:	681b      	ldr	r3, [r3, #0]
2000705a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
2000705e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20007062:	d106      	bne.n	20007072 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
20007064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007066:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000706a:	d102      	bne.n	20007072 <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
2000706c:	4b96      	ldr	r3, [pc, #600]	@ (200072c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
2000706e:	637b      	str	r3, [r7, #52]	@ 0x34
20007070:	e012      	b.n	20007098 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
20007072:	4b93      	ldr	r3, [pc, #588]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
20007074:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20007078:	f003 0302 	and.w	r3, r3, #2
2000707c:	2b02      	cmp	r3, #2
2000707e:	d107      	bne.n	20007090 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
20007080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007082:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
20007086:	d103      	bne.n	20007090 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
20007088:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
2000708c:	637b      	str	r3, [r7, #52]	@ 0x34
2000708e:	e003      	b.n	20007098 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
20007090:	2300      	movs	r3, #0
20007092:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20007094:	f001 b9c3 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20007098:	f001 b9c1 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
2000709c:	4b88      	ldr	r3, [pc, #544]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
2000709e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200070a2:	f003 0307 	and.w	r3, r3, #7
200070a6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
200070a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200070aa:	2b00      	cmp	r3, #0
200070ac:	d104      	bne.n	200070b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
200070ae:	f7fe f9cf 	bl	20005450 <HAL_RCC_GetHCLKFreq>
200070b2:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
200070b4:	f001 b9b3 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
200070b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200070ba:	2b01      	cmp	r3, #1
200070bc:	d104      	bne.n	200070c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
200070be:	f7fe f89b 	bl	200051f8 <HAL_RCC_GetSysClockFreq>
200070c2:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
200070c4:	f001 b9ab 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
200070c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200070ca:	2b02      	cmp	r3, #2
200070cc:	d108      	bne.n	200070e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
200070ce:	f107 0314 	add.w	r3, r7, #20
200070d2:	4618      	mov	r0, r3
200070d4:	f7fe fb84 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
200070d8:	69fb      	ldr	r3, [r7, #28]
200070da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200070dc:	f001 b99f 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
200070e0:	4b77      	ldr	r3, [pc, #476]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
200070e2:	681b      	ldr	r3, [r3, #0]
200070e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
200070e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
200070ec:	d105      	bne.n	200070fa <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
200070ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200070f0:	2b03      	cmp	r3, #3
200070f2:	d102      	bne.n	200070fa <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
200070f4:	4b75      	ldr	r3, [pc, #468]	@ (200072cc <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
200070f6:	637b      	str	r3, [r7, #52]	@ 0x34
200070f8:	e023      	b.n	20007142 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
200070fa:	4b71      	ldr	r3, [pc, #452]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
200070fc:	681b      	ldr	r3, [r3, #0]
200070fe:	f003 0302 	and.w	r3, r3, #2
20007102:	2b02      	cmp	r3, #2
20007104:	d10c      	bne.n	20007120 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
20007106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007108:	2b04      	cmp	r3, #4
2000710a:	d109      	bne.n	20007120 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
2000710c:	4b6c      	ldr	r3, [pc, #432]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
2000710e:	681b      	ldr	r3, [r3, #0]
20007110:	08db      	lsrs	r3, r3, #3
20007112:	f003 0303 	and.w	r3, r3, #3
20007116:	4a6b      	ldr	r2, [pc, #428]	@ (200072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
20007118:	fa22 f303 	lsr.w	r3, r2, r3
2000711c:	637b      	str	r3, [r7, #52]	@ 0x34
2000711e:	e010      	b.n	20007142 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
20007120:	4b67      	ldr	r3, [pc, #412]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
20007122:	681b      	ldr	r3, [r3, #0]
20007124:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20007128:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
2000712c:	d105      	bne.n	2000713a <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
2000712e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007130:	2b05      	cmp	r3, #5
20007132:	d102      	bne.n	2000713a <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
20007134:	4b64      	ldr	r3, [pc, #400]	@ (200072c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
20007136:	637b      	str	r3, [r7, #52]	@ 0x34
20007138:	e003      	b.n	20007142 <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
2000713a:	2300      	movs	r3, #0
2000713c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2000713e:	f001 b96e 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20007142:	f001 b96c 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
20007146:	4b5e      	ldr	r3, [pc, #376]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
20007148:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2000714c:	f003 0308 	and.w	r3, r3, #8
20007150:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
20007152:	4b5b      	ldr	r3, [pc, #364]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
20007154:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20007158:	f003 0302 	and.w	r3, r3, #2
2000715c:	2b02      	cmp	r3, #2
2000715e:	d106      	bne.n	2000716e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
20007160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007162:	2b00      	cmp	r3, #0
20007164:	d103      	bne.n	2000716e <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
20007166:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
2000716a:	637b      	str	r3, [r7, #52]	@ 0x34
2000716c:	e012      	b.n	20007194 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
2000716e:	4b54      	ldr	r3, [pc, #336]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
20007170:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20007174:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20007178:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2000717c:	d106      	bne.n	2000718c <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
2000717e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007180:	2b08      	cmp	r3, #8
20007182:	d103      	bne.n	2000718c <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
20007184:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20007188:	637b      	str	r3, [r7, #52]	@ 0x34
2000718a:	e003      	b.n	20007194 <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
2000718c:	2300      	movs	r3, #0
2000718e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
20007190:	f001 b945 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20007194:	f001 b943 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
20007198:	4b49      	ldr	r3, [pc, #292]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
2000719a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
2000719e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
200071a2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
200071a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200071a6:	2b00      	cmp	r3, #0
200071a8:	d104      	bne.n	200071b4 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
200071aa:	f7fe f96d 	bl	20005488 <HAL_RCC_GetPCLK1Freq>
200071ae:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
200071b0:	f001 b935 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
200071b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200071b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
200071ba:	d108      	bne.n	200071ce <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
200071bc:	f107 0308 	add.w	r3, r7, #8
200071c0:	4618      	mov	r0, r3
200071c2:	f7fe fc77 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
200071c6:	693b      	ldr	r3, [r7, #16]
200071c8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200071ca:	f001 b928 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
200071ce:	4b3c      	ldr	r3, [pc, #240]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
200071d0:	681b      	ldr	r3, [r3, #0]
200071d2:	f003 0302 	and.w	r3, r3, #2
200071d6:	2b02      	cmp	r3, #2
200071d8:	d10d      	bne.n	200071f6 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
200071da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200071dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
200071e0:	d109      	bne.n	200071f6 <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
200071e2:	4b37      	ldr	r3, [pc, #220]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
200071e4:	681b      	ldr	r3, [r3, #0]
200071e6:	08db      	lsrs	r3, r3, #3
200071e8:	f003 0303 	and.w	r3, r3, #3
200071ec:	4a35      	ldr	r2, [pc, #212]	@ (200072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
200071ee:	fa22 f303 	lsr.w	r3, r2, r3
200071f2:	637b      	str	r3, [r7, #52]	@ 0x34
200071f4:	e011      	b.n	2000721a <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
200071f6:	4b32      	ldr	r3, [pc, #200]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
200071f8:	681b      	ldr	r3, [r3, #0]
200071fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
200071fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20007202:	d106      	bne.n	20007212 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
20007204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007206:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
2000720a:	d102      	bne.n	20007212 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
2000720c:	4b2e      	ldr	r3, [pc, #184]	@ (200072c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
2000720e:	637b      	str	r3, [r7, #52]	@ 0x34
20007210:	e003      	b.n	2000721a <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
20007212:	2300      	movs	r3, #0
20007214:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20007216:	f001 b902 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
2000721a:	f001 b900 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
2000721e:	4b28      	ldr	r3, [pc, #160]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
20007220:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20007224:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
20007228:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
2000722a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000722c:	2b00      	cmp	r3, #0
2000722e:	d104      	bne.n	2000723a <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
20007230:	f7fe f92a 	bl	20005488 <HAL_RCC_GetPCLK1Freq>
20007234:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
20007236:	f001 b8f2 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
2000723a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000723c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
20007240:	d108      	bne.n	20007254 <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20007242:	f107 0308 	add.w	r3, r7, #8
20007246:	4618      	mov	r0, r3
20007248:	f7fe fc34 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
2000724c:	693b      	ldr	r3, [r7, #16]
2000724e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20007250:	f001 b8e5 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
20007254:	4b1a      	ldr	r3, [pc, #104]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
20007256:	681b      	ldr	r3, [r3, #0]
20007258:	f003 0302 	and.w	r3, r3, #2
2000725c:	2b02      	cmp	r3, #2
2000725e:	d10d      	bne.n	2000727c <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
20007260:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007262:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
20007266:	d109      	bne.n	2000727c <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20007268:	4b15      	ldr	r3, [pc, #84]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
2000726a:	681b      	ldr	r3, [r3, #0]
2000726c:	08db      	lsrs	r3, r3, #3
2000726e:	f003 0303 	and.w	r3, r3, #3
20007272:	4a14      	ldr	r2, [pc, #80]	@ (200072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
20007274:	fa22 f303 	lsr.w	r3, r2, r3
20007278:	637b      	str	r3, [r7, #52]	@ 0x34
2000727a:	e011      	b.n	200072a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
2000727c:	4b10      	ldr	r3, [pc, #64]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
2000727e:	681b      	ldr	r3, [r3, #0]
20007280:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20007284:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20007288:	d106      	bne.n	20007298 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
2000728a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000728c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
20007290:	d102      	bne.n	20007298 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
20007292:	4b0d      	ldr	r3, [pc, #52]	@ (200072c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
20007294:	637b      	str	r3, [r7, #52]	@ 0x34
20007296:	e003      	b.n	200072a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
20007298:	2300      	movs	r3, #0
2000729a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2000729c:	f001 b8bf 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
200072a0:	f001 b8bd 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
200072a4:	4b06      	ldr	r3, [pc, #24]	@ (200072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
200072a6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
200072aa:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
200072ae:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
200072b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200072b2:	2b00      	cmp	r3, #0
200072b4:	d10c      	bne.n	200072d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
200072b6:	f7fe f913 	bl	200054e0 <HAL_RCC_GetPCLK3Freq>
200072ba:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
200072bc:	f001 b8af 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
200072c0:	44020c00 	.word	0x44020c00
200072c4:	03d09000 	.word	0x03d09000
200072c8:	003d0900 	.word	0x003d0900
200072cc:	017d7840 	.word	0x017d7840
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
200072d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200072d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
200072d6:	d108      	bne.n	200072ea <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
200072d8:	f107 0308 	add.w	r3, r7, #8
200072dc:	4618      	mov	r0, r3
200072de:	f7fe fbe9 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
200072e2:	693b      	ldr	r3, [r7, #16]
200072e4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200072e6:	f001 b89a 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
200072ea:	4b9f      	ldr	r3, [pc, #636]	@ (20007568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
200072ec:	681b      	ldr	r3, [r3, #0]
200072ee:	f003 0302 	and.w	r3, r3, #2
200072f2:	2b02      	cmp	r3, #2
200072f4:	d10d      	bne.n	20007312 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
200072f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200072f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
200072fc:	d109      	bne.n	20007312 <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
200072fe:	4b9a      	ldr	r3, [pc, #616]	@ (20007568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
20007300:	681b      	ldr	r3, [r3, #0]
20007302:	08db      	lsrs	r3, r3, #3
20007304:	f003 0303 	and.w	r3, r3, #3
20007308:	4a98      	ldr	r2, [pc, #608]	@ (2000756c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
2000730a:	fa22 f303 	lsr.w	r3, r2, r3
2000730e:	637b      	str	r3, [r7, #52]	@ 0x34
20007310:	e011      	b.n	20007336 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
20007312:	4b95      	ldr	r3, [pc, #596]	@ (20007568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
20007314:	681b      	ldr	r3, [r3, #0]
20007316:	f403 7300 	and.w	r3, r3, #512	@ 0x200
2000731a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
2000731e:	d106      	bne.n	2000732e <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
20007320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007322:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20007326:	d102      	bne.n	2000732e <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
20007328:	4b91      	ldr	r3, [pc, #580]	@ (20007570 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
2000732a:	637b      	str	r3, [r7, #52]	@ 0x34
2000732c:	e003      	b.n	20007336 <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
2000732e:	2300      	movs	r3, #0
20007330:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20007332:	f001 b874 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20007336:	f001 b872 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
2000733a:	4b8b      	ldr	r3, [pc, #556]	@ (20007568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
2000733c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
20007340:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
20007344:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
20007346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007348:	2b00      	cmp	r3, #0
2000734a:	d104      	bne.n	20007356 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
2000734c:	f7fe f8c8 	bl	200054e0 <HAL_RCC_GetPCLK3Freq>
20007350:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
20007352:	f001 b864 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
20007356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007358:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
2000735c:	d108      	bne.n	20007370 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
2000735e:	f107 0308 	add.w	r3, r7, #8
20007362:	4618      	mov	r0, r3
20007364:	f7fe fba6 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
20007368:	693b      	ldr	r3, [r7, #16]
2000736a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2000736c:	f001 b857 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
20007370:	4b7d      	ldr	r3, [pc, #500]	@ (20007568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
20007372:	681b      	ldr	r3, [r3, #0]
20007374:	f003 0302 	and.w	r3, r3, #2
20007378:	2b02      	cmp	r3, #2
2000737a:	d10d      	bne.n	20007398 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
2000737c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000737e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
20007382:	d109      	bne.n	20007398 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20007384:	4b78      	ldr	r3, [pc, #480]	@ (20007568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
20007386:	681b      	ldr	r3, [r3, #0]
20007388:	08db      	lsrs	r3, r3, #3
2000738a:	f003 0303 	and.w	r3, r3, #3
2000738e:	4a77      	ldr	r2, [pc, #476]	@ (2000756c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
20007390:	fa22 f303 	lsr.w	r3, r2, r3
20007394:	637b      	str	r3, [r7, #52]	@ 0x34
20007396:	e011      	b.n	200073bc <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
20007398:	4b73      	ldr	r3, [pc, #460]	@ (20007568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
2000739a:	681b      	ldr	r3, [r3, #0]
2000739c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
200073a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200073a4:	d106      	bne.n	200073b4 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
200073a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200073a8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
200073ac:	d102      	bne.n	200073b4 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
200073ae:	4b70      	ldr	r3, [pc, #448]	@ (20007570 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
200073b0:	637b      	str	r3, [r7, #52]	@ 0x34
200073b2:	e003      	b.n	200073bc <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
200073b4:	2300      	movs	r3, #0
200073b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200073b8:	f001 b831 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
200073bc:	f001 b82f 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
200073c0:	4b69      	ldr	r3, [pc, #420]	@ (20007568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
200073c2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
200073c6:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
200073ca:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
200073cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200073ce:	2b00      	cmp	r3, #0
200073d0:	d104      	bne.n	200073dc <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
200073d2:	f7fe f859 	bl	20005488 <HAL_RCC_GetPCLK1Freq>
200073d6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
200073d8:	f001 b821 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
200073dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200073de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
200073e2:	d108      	bne.n	200073f6 <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
200073e4:	f107 0308 	add.w	r3, r7, #8
200073e8:	4618      	mov	r0, r3
200073ea:	f7fe fb63 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
200073ee:	693b      	ldr	r3, [r7, #16]
200073f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200073f2:	f001 b814 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
200073f6:	4b5c      	ldr	r3, [pc, #368]	@ (20007568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
200073f8:	681b      	ldr	r3, [r3, #0]
200073fa:	f003 0302 	and.w	r3, r3, #2
200073fe:	2b02      	cmp	r3, #2
20007400:	d10e      	bne.n	20007420 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
20007402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007404:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
20007408:	d10a      	bne.n	20007420 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
2000740a:	4b57      	ldr	r3, [pc, #348]	@ (20007568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
2000740c:	681b      	ldr	r3, [r3, #0]
2000740e:	08db      	lsrs	r3, r3, #3
20007410:	f003 0303 	and.w	r3, r3, #3
20007414:	4a55      	ldr	r2, [pc, #340]	@ (2000756c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
20007416:	fa22 f303 	lsr.w	r3, r2, r3
2000741a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2000741c:	f000 bfff 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
20007420:	2300      	movs	r3, #0
20007422:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20007424:	f000 bffb 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
20007428:	4b4f      	ldr	r3, [pc, #316]	@ (20007568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
2000742a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
2000742e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
20007432:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
20007434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007436:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
2000743a:	d056      	beq.n	200074ea <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
2000743c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000743e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
20007442:	f200 808b 	bhi.w	2000755c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
20007446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007448:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
2000744c:	d03e      	beq.n	200074cc <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
2000744e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007450:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20007454:	f200 8082 	bhi.w	2000755c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
20007458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000745a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
2000745e:	d027      	beq.n	200074b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
20007460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007462:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
20007466:	d879      	bhi.n	2000755c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
20007468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000746a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
2000746e:	d017      	beq.n	200074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
20007470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007472:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20007476:	d871      	bhi.n	2000755c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
20007478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000747a:	2b00      	cmp	r3, #0
2000747c:	d004      	beq.n	20007488 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
2000747e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007480:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20007484:	d004      	beq.n	20007490 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
20007486:	e069      	b.n	2000755c <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
20007488:	f7fe f82a 	bl	200054e0 <HAL_RCC_GetPCLK3Freq>
2000748c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
2000748e:	e068      	b.n	20007562 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20007490:	f107 0314 	add.w	r3, r7, #20
20007494:	4618      	mov	r0, r3
20007496:	f7fe f9a3 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
2000749a:	697b      	ldr	r3, [r7, #20]
2000749c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
2000749e:	e060      	b.n	20007562 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
200074a0:	f107 0308 	add.w	r3, r7, #8
200074a4:	4618      	mov	r0, r3
200074a6:	f7fe fb05 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
200074aa:	693b      	ldr	r3, [r7, #16]
200074ac:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
200074ae:	e058      	b.n	20007562 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
200074b0:	4b2d      	ldr	r3, [pc, #180]	@ (20007568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
200074b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200074b6:	f003 0302 	and.w	r3, r3, #2
200074ba:	2b02      	cmp	r3, #2
200074bc:	d103      	bne.n	200074c6 <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
200074be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
200074c2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
200074c4:	e04d      	b.n	20007562 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
200074c6:	2300      	movs	r3, #0
200074c8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
200074ca:	e04a      	b.n	20007562 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
200074cc:	4b26      	ldr	r3, [pc, #152]	@ (20007568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
200074ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200074d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
200074d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
200074da:	d103      	bne.n	200074e4 <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
200074dc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
200074e0:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
200074e2:	e03e      	b.n	20007562 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
200074e4:	2300      	movs	r3, #0
200074e6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
200074e8:	e03b      	b.n	20007562 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
200074ea:	4b1f      	ldr	r3, [pc, #124]	@ (20007568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
200074ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200074f0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
200074f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
200074f6:	4b1c      	ldr	r3, [pc, #112]	@ (20007568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
200074f8:	681b      	ldr	r3, [r3, #0]
200074fa:	f003 0302 	and.w	r3, r3, #2
200074fe:	2b02      	cmp	r3, #2
20007500:	d10c      	bne.n	2000751c <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
20007502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007504:	2b00      	cmp	r3, #0
20007506:	d109      	bne.n	2000751c <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20007508:	4b17      	ldr	r3, [pc, #92]	@ (20007568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
2000750a:	681b      	ldr	r3, [r3, #0]
2000750c:	08db      	lsrs	r3, r3, #3
2000750e:	f003 0303 	and.w	r3, r3, #3
20007512:	4a16      	ldr	r2, [pc, #88]	@ (2000756c <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
20007514:	fa22 f303 	lsr.w	r3, r2, r3
20007518:	637b      	str	r3, [r7, #52]	@ 0x34
2000751a:	e01e      	b.n	2000755a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
2000751c:	4b12      	ldr	r3, [pc, #72]	@ (20007568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
2000751e:	681b      	ldr	r3, [r3, #0]
20007520:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20007524:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20007528:	d106      	bne.n	20007538 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
2000752a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000752c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
20007530:	d102      	bne.n	20007538 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
20007532:	4b0f      	ldr	r3, [pc, #60]	@ (20007570 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
20007534:	637b      	str	r3, [r7, #52]	@ 0x34
20007536:	e010      	b.n	2000755a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
20007538:	4b0b      	ldr	r3, [pc, #44]	@ (20007568 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
2000753a:	681b      	ldr	r3, [r3, #0]
2000753c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20007540:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20007544:	d106      	bne.n	20007554 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
20007546:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007548:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
2000754c:	d102      	bne.n	20007554 <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
2000754e:	4b09      	ldr	r3, [pc, #36]	@ (20007574 <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
20007550:	637b      	str	r3, [r7, #52]	@ 0x34
20007552:	e002      	b.n	2000755a <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
20007554:	2300      	movs	r3, #0
20007556:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
20007558:	e003      	b.n	20007562 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
2000755a:	e002      	b.n	20007562 <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
2000755c:	2300      	movs	r3, #0
2000755e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007560:	bf00      	nop
          }
        }
        break;
20007562:	f000 bf5c 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20007566:	bf00      	nop
20007568:	44020c00 	.word	0x44020c00
2000756c:	03d09000 	.word	0x03d09000
20007570:	003d0900 	.word	0x003d0900
20007574:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
20007578:	4b9e      	ldr	r3, [pc, #632]	@ (200077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
2000757a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
2000757e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
20007582:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
20007584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007586:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
2000758a:	d056      	beq.n	2000763a <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
2000758c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000758e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
20007592:	f200 808b 	bhi.w	200076ac <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
20007596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007598:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
2000759c:	d03e      	beq.n	2000761c <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
2000759e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200075a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
200075a4:	f200 8082 	bhi.w	200076ac <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
200075a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200075aa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
200075ae:	d027      	beq.n	20007600 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
200075b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200075b2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
200075b6:	d879      	bhi.n	200076ac <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
200075b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200075ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
200075be:	d017      	beq.n	200075f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
200075c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200075c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
200075c6:	d871      	bhi.n	200076ac <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
200075c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200075ca:	2b00      	cmp	r3, #0
200075cc:	d004      	beq.n	200075d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
200075ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200075d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
200075d4:	d004      	beq.n	200075e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
200075d6:	e069      	b.n	200076ac <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
200075d8:	f7fd ff56 	bl	20005488 <HAL_RCC_GetPCLK1Freq>
200075dc:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
200075de:	e068      	b.n	200076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
200075e0:	f107 0314 	add.w	r3, r7, #20
200075e4:	4618      	mov	r0, r3
200075e6:	f7fe f8fb 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
200075ea:	697b      	ldr	r3, [r7, #20]
200075ec:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
200075ee:	e060      	b.n	200076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
200075f0:	f107 0308 	add.w	r3, r7, #8
200075f4:	4618      	mov	r0, r3
200075f6:	f7fe fa5d 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
200075fa:	693b      	ldr	r3, [r7, #16]
200075fc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
200075fe:	e058      	b.n	200076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
20007600:	4b7c      	ldr	r3, [pc, #496]	@ (200077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
20007602:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20007606:	f003 0302 	and.w	r3, r3, #2
2000760a:	2b02      	cmp	r3, #2
2000760c:	d103      	bne.n	20007616 <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
2000760e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20007612:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
20007614:	e04d      	b.n	200076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
20007616:	2300      	movs	r3, #0
20007618:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
2000761a:	e04a      	b.n	200076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
2000761c:	4b75      	ldr	r3, [pc, #468]	@ (200077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
2000761e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20007622:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20007626:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2000762a:	d103      	bne.n	20007634 <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
2000762c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20007630:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
20007632:	e03e      	b.n	200076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
20007634:	2300      	movs	r3, #0
20007636:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007638:	e03b      	b.n	200076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
2000763a:	4b6e      	ldr	r3, [pc, #440]	@ (200077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
2000763c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20007640:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
20007644:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
20007646:	4b6b      	ldr	r3, [pc, #428]	@ (200077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
20007648:	681b      	ldr	r3, [r3, #0]
2000764a:	f003 0302 	and.w	r3, r3, #2
2000764e:	2b02      	cmp	r3, #2
20007650:	d10c      	bne.n	2000766c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
20007652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007654:	2b00      	cmp	r3, #0
20007656:	d109      	bne.n	2000766c <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20007658:	4b66      	ldr	r3, [pc, #408]	@ (200077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
2000765a:	681b      	ldr	r3, [r3, #0]
2000765c:	08db      	lsrs	r3, r3, #3
2000765e:	f003 0303 	and.w	r3, r3, #3
20007662:	4a65      	ldr	r2, [pc, #404]	@ (200077f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
20007664:	fa22 f303 	lsr.w	r3, r2, r3
20007668:	637b      	str	r3, [r7, #52]	@ 0x34
2000766a:	e01e      	b.n	200076aa <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
2000766c:	4b61      	ldr	r3, [pc, #388]	@ (200077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
2000766e:	681b      	ldr	r3, [r3, #0]
20007670:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20007674:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20007678:	d106      	bne.n	20007688 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
2000767a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000767c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
20007680:	d102      	bne.n	20007688 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
20007682:	4b5e      	ldr	r3, [pc, #376]	@ (200077fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
20007684:	637b      	str	r3, [r7, #52]	@ 0x34
20007686:	e010      	b.n	200076aa <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
20007688:	4b5a      	ldr	r3, [pc, #360]	@ (200077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
2000768a:	681b      	ldr	r3, [r3, #0]
2000768c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20007690:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20007694:	d106      	bne.n	200076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
20007696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007698:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
2000769c:	d102      	bne.n	200076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
2000769e:	4b58      	ldr	r3, [pc, #352]	@ (20007800 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
200076a0:	637b      	str	r3, [r7, #52]	@ 0x34
200076a2:	e002      	b.n	200076aa <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
200076a4:	2300      	movs	r3, #0
200076a6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
200076a8:	e003      	b.n	200076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
200076aa:	e002      	b.n	200076b2 <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
200076ac:	2300      	movs	r3, #0
200076ae:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
200076b0:	bf00      	nop
          }
        }
        break;
200076b2:	f000 beb4 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
200076b6:	4b4f      	ldr	r3, [pc, #316]	@ (200077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
200076b8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
200076bc:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
200076c0:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
200076c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200076c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
200076c8:	d056      	beq.n	20007778 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
200076ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200076cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
200076d0:	f200 808b 	bhi.w	200077ea <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
200076d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200076d6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
200076da:	d03e      	beq.n	2000775a <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
200076dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200076de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
200076e2:	f200 8082 	bhi.w	200077ea <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
200076e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200076e8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
200076ec:	d027      	beq.n	2000773e <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
200076ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200076f0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
200076f4:	d879      	bhi.n	200077ea <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
200076f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200076f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
200076fc:	d017      	beq.n	2000772e <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
200076fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007700:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20007704:	d871      	bhi.n	200077ea <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
20007706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007708:	2b00      	cmp	r3, #0
2000770a:	d004      	beq.n	20007716 <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
2000770c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000770e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20007712:	d004      	beq.n	2000771e <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
20007714:	e069      	b.n	200077ea <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
20007716:	f7fd fee3 	bl	200054e0 <HAL_RCC_GetPCLK3Freq>
2000771a:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
2000771c:	e068      	b.n	200077f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2000771e:	f107 0314 	add.w	r3, r7, #20
20007722:	4618      	mov	r0, r3
20007724:	f7fe f85c 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
20007728:	697b      	ldr	r3, [r7, #20]
2000772a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
2000772c:	e060      	b.n	200077f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
2000772e:	f107 0308 	add.w	r3, r7, #8
20007732:	4618      	mov	r0, r3
20007734:	f7fe f9be 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
20007738:	693b      	ldr	r3, [r7, #16]
2000773a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
2000773c:	e058      	b.n	200077f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
2000773e:	4b2d      	ldr	r3, [pc, #180]	@ (200077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
20007740:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20007744:	f003 0302 	and.w	r3, r3, #2
20007748:	2b02      	cmp	r3, #2
2000774a:	d103      	bne.n	20007754 <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
2000774c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20007750:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
20007752:	e04d      	b.n	200077f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
20007754:	2300      	movs	r3, #0
20007756:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007758:	e04a      	b.n	200077f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
2000775a:	4b26      	ldr	r3, [pc, #152]	@ (200077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
2000775c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20007760:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20007764:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20007768:	d103      	bne.n	20007772 <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
2000776a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
2000776e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
20007770:	e03e      	b.n	200077f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
20007772:	2300      	movs	r3, #0
20007774:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007776:	e03b      	b.n	200077f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
20007778:	4b1e      	ldr	r3, [pc, #120]	@ (200077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
2000777a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2000777e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
20007782:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
20007784:	4b1b      	ldr	r3, [pc, #108]	@ (200077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
20007786:	681b      	ldr	r3, [r3, #0]
20007788:	f003 0302 	and.w	r3, r3, #2
2000778c:	2b02      	cmp	r3, #2
2000778e:	d10c      	bne.n	200077aa <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
20007790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007792:	2b00      	cmp	r3, #0
20007794:	d109      	bne.n	200077aa <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20007796:	4b17      	ldr	r3, [pc, #92]	@ (200077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
20007798:	681b      	ldr	r3, [r3, #0]
2000779a:	08db      	lsrs	r3, r3, #3
2000779c:	f003 0303 	and.w	r3, r3, #3
200077a0:	4a15      	ldr	r2, [pc, #84]	@ (200077f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
200077a2:	fa22 f303 	lsr.w	r3, r2, r3
200077a6:	637b      	str	r3, [r7, #52]	@ 0x34
200077a8:	e01e      	b.n	200077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
200077aa:	4b12      	ldr	r3, [pc, #72]	@ (200077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
200077ac:	681b      	ldr	r3, [r3, #0]
200077ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
200077b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200077b6:	d106      	bne.n	200077c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
200077b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200077ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
200077be:	d102      	bne.n	200077c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
200077c0:	4b0e      	ldr	r3, [pc, #56]	@ (200077fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
200077c2:	637b      	str	r3, [r7, #52]	@ 0x34
200077c4:	e010      	b.n	200077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
200077c6:	4b0b      	ldr	r3, [pc, #44]	@ (200077f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
200077c8:	681b      	ldr	r3, [r3, #0]
200077ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
200077ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
200077d2:	d106      	bne.n	200077e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
200077d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200077d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
200077da:	d102      	bne.n	200077e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
200077dc:	4b08      	ldr	r3, [pc, #32]	@ (20007800 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
200077de:	637b      	str	r3, [r7, #52]	@ 0x34
200077e0:	e002      	b.n	200077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
200077e2:	2300      	movs	r3, #0
200077e4:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
200077e6:	e003      	b.n	200077f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
200077e8:	e002      	b.n	200077f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
200077ea:	2300      	movs	r3, #0
200077ec:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
200077ee:	bf00      	nop
          }
        }
        break;
200077f0:	f000 be15 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
200077f4:	44020c00 	.word	0x44020c00
200077f8:	03d09000 	.word	0x03d09000
200077fc:	003d0900 	.word	0x003d0900
20007800:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
20007804:	4b9e      	ldr	r3, [pc, #632]	@ (20007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
20007806:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
2000780a:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
2000780e:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
20007810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007812:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
20007816:	d056      	beq.n	200078c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
20007818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000781a:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
2000781e:	f200 808b 	bhi.w	20007938 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
20007822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007824:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
20007828:	d03e      	beq.n	200078a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
2000782a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000782c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
20007830:	f200 8082 	bhi.w	20007938 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
20007834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007836:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
2000783a:	d027      	beq.n	2000788c <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
2000783c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000783e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
20007842:	d879      	bhi.n	20007938 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
20007844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007846:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
2000784a:	d017      	beq.n	2000787c <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
2000784c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000784e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
20007852:	d871      	bhi.n	20007938 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
20007854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007856:	2b00      	cmp	r3, #0
20007858:	d004      	beq.n	20007864 <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
2000785a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000785c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
20007860:	d004      	beq.n	2000786c <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
20007862:	e069      	b.n	20007938 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
20007864:	f7fd fe3c 	bl	200054e0 <HAL_RCC_GetPCLK3Freq>
20007868:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
2000786a:	e068      	b.n	2000793e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
2000786c:	f107 0314 	add.w	r3, r7, #20
20007870:	4618      	mov	r0, r3
20007872:	f7fd ffb5 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
20007876:	697b      	ldr	r3, [r7, #20]
20007878:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
2000787a:	e060      	b.n	2000793e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
2000787c:	f107 0308 	add.w	r3, r7, #8
20007880:	4618      	mov	r0, r3
20007882:	f7fe f917 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
20007886:	693b      	ldr	r3, [r7, #16]
20007888:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
2000788a:	e058      	b.n	2000793e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
2000788c:	4b7c      	ldr	r3, [pc, #496]	@ (20007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
2000788e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20007892:	f003 0302 	and.w	r3, r3, #2
20007896:	2b02      	cmp	r3, #2
20007898:	d103      	bne.n	200078a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
2000789a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
2000789e:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
200078a0:	e04d      	b.n	2000793e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
200078a2:	2300      	movs	r3, #0
200078a4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
200078a6:	e04a      	b.n	2000793e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
200078a8:	4b75      	ldr	r3, [pc, #468]	@ (20007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
200078aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200078ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
200078b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
200078b6:	d103      	bne.n	200078c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
200078b8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
200078bc:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
200078be:	e03e      	b.n	2000793e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
200078c0:	2300      	movs	r3, #0
200078c2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
200078c4:	e03b      	b.n	2000793e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
200078c6:	4b6e      	ldr	r3, [pc, #440]	@ (20007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
200078c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200078cc:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
200078d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
200078d2:	4b6b      	ldr	r3, [pc, #428]	@ (20007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
200078d4:	681b      	ldr	r3, [r3, #0]
200078d6:	f003 0302 	and.w	r3, r3, #2
200078da:	2b02      	cmp	r3, #2
200078dc:	d10c      	bne.n	200078f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
200078de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200078e0:	2b00      	cmp	r3, #0
200078e2:	d109      	bne.n	200078f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
200078e4:	4b66      	ldr	r3, [pc, #408]	@ (20007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
200078e6:	681b      	ldr	r3, [r3, #0]
200078e8:	08db      	lsrs	r3, r3, #3
200078ea:	f003 0303 	and.w	r3, r3, #3
200078ee:	4a65      	ldr	r2, [pc, #404]	@ (20007a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
200078f0:	fa22 f303 	lsr.w	r3, r2, r3
200078f4:	637b      	str	r3, [r7, #52]	@ 0x34
200078f6:	e01e      	b.n	20007936 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
200078f8:	4b61      	ldr	r3, [pc, #388]	@ (20007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
200078fa:	681b      	ldr	r3, [r3, #0]
200078fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20007900:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20007904:	d106      	bne.n	20007914 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
20007906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007908:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
2000790c:	d102      	bne.n	20007914 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
2000790e:	4b5e      	ldr	r3, [pc, #376]	@ (20007a88 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
20007910:	637b      	str	r3, [r7, #52]	@ 0x34
20007912:	e010      	b.n	20007936 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
20007914:	4b5a      	ldr	r3, [pc, #360]	@ (20007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
20007916:	681b      	ldr	r3, [r3, #0]
20007918:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
2000791c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20007920:	d106      	bne.n	20007930 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
20007922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007924:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
20007928:	d102      	bne.n	20007930 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
2000792a:	4b58      	ldr	r3, [pc, #352]	@ (20007a8c <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
2000792c:	637b      	str	r3, [r7, #52]	@ 0x34
2000792e:	e002      	b.n	20007936 <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
20007930:	2300      	movs	r3, #0
20007932:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
20007934:	e003      	b.n	2000793e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
20007936:	e002      	b.n	2000793e <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
20007938:	2300      	movs	r3, #0
2000793a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
2000793c:	bf00      	nop
          }
        }
        break;
2000793e:	f000 bd6e 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
20007942:	4b4f      	ldr	r3, [pc, #316]	@ (20007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
20007944:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
20007948:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
2000794c:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
2000794e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007950:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
20007954:	d056      	beq.n	20007a04 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
20007956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007958:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
2000795c:	f200 808b 	bhi.w	20007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
20007960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007962:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
20007966:	d03e      	beq.n	200079e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
20007968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000796a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000796e:	f200 8082 	bhi.w	20007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
20007972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007974:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
20007978:	d027      	beq.n	200079ca <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
2000797a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000797c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
20007980:	d879      	bhi.n	20007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
20007982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007984:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
20007988:	d017      	beq.n	200079ba <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
2000798a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000798c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
20007990:	d871      	bhi.n	20007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
20007992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007994:	2b00      	cmp	r3, #0
20007996:	d004      	beq.n	200079a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
20007998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000799a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
2000799e:	d004      	beq.n	200079aa <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
200079a0:	e069      	b.n	20007a76 <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
200079a2:	f7fd fd9d 	bl	200054e0 <HAL_RCC_GetPCLK3Freq>
200079a6:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
200079a8:	e068      	b.n	20007a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
200079aa:	f107 0314 	add.w	r3, r7, #20
200079ae:	4618      	mov	r0, r3
200079b0:	f7fd ff16 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
200079b4:	697b      	ldr	r3, [r7, #20]
200079b6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
200079b8:	e060      	b.n	20007a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
200079ba:	f107 0308 	add.w	r3, r7, #8
200079be:	4618      	mov	r0, r3
200079c0:	f7fe f878 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
200079c4:	693b      	ldr	r3, [r7, #16]
200079c6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
200079c8:	e058      	b.n	20007a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
200079ca:	4b2d      	ldr	r3, [pc, #180]	@ (20007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
200079cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200079d0:	f003 0302 	and.w	r3, r3, #2
200079d4:	2b02      	cmp	r3, #2
200079d6:	d103      	bne.n	200079e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
200079d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
200079dc:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
200079de:	e04d      	b.n	20007a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
200079e0:	2300      	movs	r3, #0
200079e2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
200079e4:	e04a      	b.n	20007a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
200079e6:	4b26      	ldr	r3, [pc, #152]	@ (20007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
200079e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200079ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
200079f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
200079f4:	d103      	bne.n	200079fe <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
200079f6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
200079fa:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
200079fc:	e03e      	b.n	20007a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
200079fe:	2300      	movs	r3, #0
20007a00:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007a02:	e03b      	b.n	20007a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
20007a04:	4b1e      	ldr	r3, [pc, #120]	@ (20007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
20007a06:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20007a0a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
20007a0e:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
20007a10:	4b1b      	ldr	r3, [pc, #108]	@ (20007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
20007a12:	681b      	ldr	r3, [r3, #0]
20007a14:	f003 0302 	and.w	r3, r3, #2
20007a18:	2b02      	cmp	r3, #2
20007a1a:	d10c      	bne.n	20007a36 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
20007a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007a1e:	2b00      	cmp	r3, #0
20007a20:	d109      	bne.n	20007a36 <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20007a22:	4b17      	ldr	r3, [pc, #92]	@ (20007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
20007a24:	681b      	ldr	r3, [r3, #0]
20007a26:	08db      	lsrs	r3, r3, #3
20007a28:	f003 0303 	and.w	r3, r3, #3
20007a2c:	4a15      	ldr	r2, [pc, #84]	@ (20007a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
20007a2e:	fa22 f303 	lsr.w	r3, r2, r3
20007a32:	637b      	str	r3, [r7, #52]	@ 0x34
20007a34:	e01e      	b.n	20007a74 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
20007a36:	4b12      	ldr	r3, [pc, #72]	@ (20007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
20007a38:	681b      	ldr	r3, [r3, #0]
20007a3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20007a3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20007a42:	d106      	bne.n	20007a52 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
20007a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007a46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
20007a4a:	d102      	bne.n	20007a52 <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
20007a4c:	4b0e      	ldr	r3, [pc, #56]	@ (20007a88 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
20007a4e:	637b      	str	r3, [r7, #52]	@ 0x34
20007a50:	e010      	b.n	20007a74 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
20007a52:	4b0b      	ldr	r3, [pc, #44]	@ (20007a80 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
20007a54:	681b      	ldr	r3, [r3, #0]
20007a56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20007a5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20007a5e:	d106      	bne.n	20007a6e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
20007a60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007a62:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
20007a66:	d102      	bne.n	20007a6e <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
20007a68:	4b08      	ldr	r3, [pc, #32]	@ (20007a8c <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
20007a6a:	637b      	str	r3, [r7, #52]	@ 0x34
20007a6c:	e002      	b.n	20007a74 <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
20007a6e:	2300      	movs	r3, #0
20007a70:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
20007a72:	e003      	b.n	20007a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
20007a74:	e002      	b.n	20007a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
20007a76:	2300      	movs	r3, #0
20007a78:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007a7a:	bf00      	nop
          }
        }
        break;
20007a7c:	f000 bccf 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20007a80:	44020c00 	.word	0x44020c00
20007a84:	03d09000 	.word	0x03d09000
20007a88:	003d0900 	.word	0x003d0900
20007a8c:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
20007a90:	4b9e      	ldr	r3, [pc, #632]	@ (20007d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
20007a92:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
20007a96:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
20007a9a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
20007a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007a9e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
20007aa2:	d056      	beq.n	20007b52 <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
20007aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007aa6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
20007aaa:	f200 808b 	bhi.w	20007bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
20007aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007ab0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
20007ab4:	d03e      	beq.n	20007b34 <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
20007ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007ab8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
20007abc:	f200 8082 	bhi.w	20007bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
20007ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007ac2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
20007ac6:	d027      	beq.n	20007b18 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
20007ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007aca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
20007ace:	d879      	bhi.n	20007bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
20007ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007ad2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20007ad6:	d017      	beq.n	20007b08 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
20007ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007ada:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20007ade:	d871      	bhi.n	20007bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
20007ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007ae2:	2b00      	cmp	r3, #0
20007ae4:	d004      	beq.n	20007af0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
20007ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007ae8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20007aec:	d004      	beq.n	20007af8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
20007aee:	e069      	b.n	20007bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
20007af0:	f7fd fcf6 	bl	200054e0 <HAL_RCC_GetPCLK3Freq>
20007af4:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
20007af6:	e068      	b.n	20007bca <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20007af8:	f107 0314 	add.w	r3, r7, #20
20007afc:	4618      	mov	r0, r3
20007afe:	f7fd fe6f 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
20007b02:	697b      	ldr	r3, [r7, #20]
20007b04:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007b06:	e060      	b.n	20007bca <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20007b08:	f107 0308 	add.w	r3, r7, #8
20007b0c:	4618      	mov	r0, r3
20007b0e:	f7fd ffd1 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
20007b12:	693b      	ldr	r3, [r7, #16]
20007b14:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007b16:	e058      	b.n	20007bca <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
20007b18:	4b7c      	ldr	r3, [pc, #496]	@ (20007d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
20007b1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20007b1e:	f003 0302 	and.w	r3, r3, #2
20007b22:	2b02      	cmp	r3, #2
20007b24:	d103      	bne.n	20007b2e <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
20007b26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20007b2a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
20007b2c:	e04d      	b.n	20007bca <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
20007b2e:	2300      	movs	r3, #0
20007b30:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007b32:	e04a      	b.n	20007bca <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
20007b34:	4b75      	ldr	r3, [pc, #468]	@ (20007d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
20007b36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20007b3a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20007b3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20007b42:	d103      	bne.n	20007b4c <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
20007b44:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
20007b48:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
20007b4a:	e03e      	b.n	20007bca <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
20007b4c:	2300      	movs	r3, #0
20007b4e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007b50:	e03b      	b.n	20007bca <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
20007b52:	4b6e      	ldr	r3, [pc, #440]	@ (20007d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
20007b54:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20007b58:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
20007b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
20007b5e:	4b6b      	ldr	r3, [pc, #428]	@ (20007d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
20007b60:	681b      	ldr	r3, [r3, #0]
20007b62:	f003 0302 	and.w	r3, r3, #2
20007b66:	2b02      	cmp	r3, #2
20007b68:	d10c      	bne.n	20007b84 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
20007b6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007b6c:	2b00      	cmp	r3, #0
20007b6e:	d109      	bne.n	20007b84 <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20007b70:	4b66      	ldr	r3, [pc, #408]	@ (20007d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
20007b72:	681b      	ldr	r3, [r3, #0]
20007b74:	08db      	lsrs	r3, r3, #3
20007b76:	f003 0303 	and.w	r3, r3, #3
20007b7a:	4a65      	ldr	r2, [pc, #404]	@ (20007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
20007b7c:	fa22 f303 	lsr.w	r3, r2, r3
20007b80:	637b      	str	r3, [r7, #52]	@ 0x34
20007b82:	e01e      	b.n	20007bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
20007b84:	4b61      	ldr	r3, [pc, #388]	@ (20007d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
20007b86:	681b      	ldr	r3, [r3, #0]
20007b88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20007b8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20007b90:	d106      	bne.n	20007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
20007b92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007b94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
20007b98:	d102      	bne.n	20007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
20007b9a:	4b5e      	ldr	r3, [pc, #376]	@ (20007d14 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
20007b9c:	637b      	str	r3, [r7, #52]	@ 0x34
20007b9e:	e010      	b.n	20007bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
20007ba0:	4b5a      	ldr	r3, [pc, #360]	@ (20007d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
20007ba2:	681b      	ldr	r3, [r3, #0]
20007ba4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20007ba8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20007bac:	d106      	bne.n	20007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
20007bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007bb0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
20007bb4:	d102      	bne.n	20007bbc <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
20007bb6:	4b58      	ldr	r3, [pc, #352]	@ (20007d18 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
20007bb8:	637b      	str	r3, [r7, #52]	@ 0x34
20007bba:	e002      	b.n	20007bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
20007bbc:	2300      	movs	r3, #0
20007bbe:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
20007bc0:	e003      	b.n	20007bca <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
20007bc2:	e002      	b.n	20007bca <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
20007bc4:	2300      	movs	r3, #0
20007bc6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007bc8:	bf00      	nop
          }
        }
        break;
20007bca:	f000 bc28 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
20007bce:	4b4f      	ldr	r3, [pc, #316]	@ (20007d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
20007bd0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20007bd4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
20007bd8:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
20007bda:	4b4c      	ldr	r3, [pc, #304]	@ (20007d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
20007bdc:	681b      	ldr	r3, [r3, #0]
20007bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20007be2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20007be6:	d106      	bne.n	20007bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
20007be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007bea:	2b00      	cmp	r3, #0
20007bec:	d103      	bne.n	20007bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
20007bee:	4b4a      	ldr	r3, [pc, #296]	@ (20007d18 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
20007bf0:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
20007bf2:	f000 bc14 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
20007bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007bf8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20007bfc:	d108      	bne.n	20007c10 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20007bfe:	f107 0320 	add.w	r3, r7, #32
20007c02:	4618      	mov	r0, r3
20007c04:	f7fd fc82 	bl	2000550c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
20007c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20007c0a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20007c0c:	f000 bc07 	b.w	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
20007c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007c12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20007c16:	d107      	bne.n	20007c28 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20007c18:	f107 0314 	add.w	r3, r7, #20
20007c1c:	4618      	mov	r0, r3
20007c1e:	f7fd fddf 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
20007c22:	69bb      	ldr	r3, [r7, #24]
20007c24:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20007c26:	e3fa      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
20007c28:	2300      	movs	r3, #0
20007c2a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20007c2c:	e3f7      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
20007c2e:	4b37      	ldr	r3, [pc, #220]	@ (20007d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
20007c30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20007c34:	f003 0307 	and.w	r3, r3, #7
20007c38:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
20007c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007c3c:	2b04      	cmp	r3, #4
20007c3e:	d861      	bhi.n	20007d04 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
20007c40:	a201      	add	r2, pc, #4	@ (adr r2, 20007c48 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
20007c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20007c46:	bf00      	nop
20007c48:	20007c5d 	.word	0x20007c5d
20007c4c:	20007c6d 	.word	0x20007c6d
20007c50:	20007c7d 	.word	0x20007c7d
20007c54:	20007c8d 	.word	0x20007c8d
20007c58:	20007c93 	.word	0x20007c93
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20007c5c:	f107 0320 	add.w	r3, r7, #32
20007c60:	4618      	mov	r0, r3
20007c62:	f7fd fc53 	bl	2000550c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
20007c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20007c68:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007c6a:	e04e      	b.n	20007d0a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20007c6c:	f107 0314 	add.w	r3, r7, #20
20007c70:	4618      	mov	r0, r3
20007c72:	f7fd fdb5 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
20007c76:	697b      	ldr	r3, [r7, #20]
20007c78:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007c7a:	e046      	b.n	20007d0a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20007c7c:	f107 0308 	add.w	r3, r7, #8
20007c80:	4618      	mov	r0, r3
20007c82:	f7fd ff17 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
20007c86:	68bb      	ldr	r3, [r7, #8]
20007c88:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007c8a:	e03e      	b.n	20007d0a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
20007c8c:	4b23      	ldr	r3, [pc, #140]	@ (20007d1c <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
20007c8e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007c90:	e03b      	b.n	20007d0a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
20007c92:	4b1e      	ldr	r3, [pc, #120]	@ (20007d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
20007c94:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20007c98:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
20007c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
20007c9e:	4b1b      	ldr	r3, [pc, #108]	@ (20007d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
20007ca0:	681b      	ldr	r3, [r3, #0]
20007ca2:	f003 0302 	and.w	r3, r3, #2
20007ca6:	2b02      	cmp	r3, #2
20007ca8:	d10c      	bne.n	20007cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
20007caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007cac:	2b00      	cmp	r3, #0
20007cae:	d109      	bne.n	20007cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20007cb0:	4b16      	ldr	r3, [pc, #88]	@ (20007d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
20007cb2:	681b      	ldr	r3, [r3, #0]
20007cb4:	08db      	lsrs	r3, r3, #3
20007cb6:	f003 0303 	and.w	r3, r3, #3
20007cba:	4a15      	ldr	r2, [pc, #84]	@ (20007d10 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
20007cbc:	fa22 f303 	lsr.w	r3, r2, r3
20007cc0:	637b      	str	r3, [r7, #52]	@ 0x34
20007cc2:	e01e      	b.n	20007d02 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
20007cc4:	4b11      	ldr	r3, [pc, #68]	@ (20007d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
20007cc6:	681b      	ldr	r3, [r3, #0]
20007cc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20007ccc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20007cd0:	d106      	bne.n	20007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
20007cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
20007cd8:	d102      	bne.n	20007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
20007cda:	4b0e      	ldr	r3, [pc, #56]	@ (20007d14 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
20007cdc:	637b      	str	r3, [r7, #52]	@ 0x34
20007cde:	e010      	b.n	20007d02 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
20007ce0:	4b0a      	ldr	r3, [pc, #40]	@ (20007d0c <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
20007ce2:	681b      	ldr	r3, [r3, #0]
20007ce4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20007ce8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20007cec:	d106      	bne.n	20007cfc <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
20007cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007cf0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
20007cf4:	d102      	bne.n	20007cfc <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
20007cf6:	4b08      	ldr	r3, [pc, #32]	@ (20007d18 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
20007cf8:	637b      	str	r3, [r7, #52]	@ 0x34
20007cfa:	e002      	b.n	20007d02 <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
20007cfc:	2300      	movs	r3, #0
20007cfe:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
20007d00:	e003      	b.n	20007d0a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
20007d02:	e002      	b.n	20007d0a <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
20007d04:	2300      	movs	r3, #0
20007d06:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007d08:	bf00      	nop
          }
        }
        break;
20007d0a:	e388      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20007d0c:	44020c00 	.word	0x44020c00
20007d10:	03d09000 	.word	0x03d09000
20007d14:	003d0900 	.word	0x003d0900
20007d18:	017d7840 	.word	0x017d7840
20007d1c:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
20007d20:	4ba9      	ldr	r3, [pc, #676]	@ (20007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
20007d22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20007d26:	f003 0338 	and.w	r3, r3, #56	@ 0x38
20007d2a:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
20007d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007d2e:	2b20      	cmp	r3, #32
20007d30:	f200 809a 	bhi.w	20007e68 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
20007d34:	a201      	add	r2, pc, #4	@ (adr r2, 20007d3c <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
20007d36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20007d3a:	bf00      	nop
20007d3c:	20007dc1 	.word	0x20007dc1
20007d40:	20007e69 	.word	0x20007e69
20007d44:	20007e69 	.word	0x20007e69
20007d48:	20007e69 	.word	0x20007e69
20007d4c:	20007e69 	.word	0x20007e69
20007d50:	20007e69 	.word	0x20007e69
20007d54:	20007e69 	.word	0x20007e69
20007d58:	20007e69 	.word	0x20007e69
20007d5c:	20007dd1 	.word	0x20007dd1
20007d60:	20007e69 	.word	0x20007e69
20007d64:	20007e69 	.word	0x20007e69
20007d68:	20007e69 	.word	0x20007e69
20007d6c:	20007e69 	.word	0x20007e69
20007d70:	20007e69 	.word	0x20007e69
20007d74:	20007e69 	.word	0x20007e69
20007d78:	20007e69 	.word	0x20007e69
20007d7c:	20007de1 	.word	0x20007de1
20007d80:	20007e69 	.word	0x20007e69
20007d84:	20007e69 	.word	0x20007e69
20007d88:	20007e69 	.word	0x20007e69
20007d8c:	20007e69 	.word	0x20007e69
20007d90:	20007e69 	.word	0x20007e69
20007d94:	20007e69 	.word	0x20007e69
20007d98:	20007e69 	.word	0x20007e69
20007d9c:	20007df1 	.word	0x20007df1
20007da0:	20007e69 	.word	0x20007e69
20007da4:	20007e69 	.word	0x20007e69
20007da8:	20007e69 	.word	0x20007e69
20007dac:	20007e69 	.word	0x20007e69
20007db0:	20007e69 	.word	0x20007e69
20007db4:	20007e69 	.word	0x20007e69
20007db8:	20007e69 	.word	0x20007e69
20007dbc:	20007df7 	.word	0x20007df7
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20007dc0:	f107 0320 	add.w	r3, r7, #32
20007dc4:	4618      	mov	r0, r3
20007dc6:	f7fd fba1 	bl	2000550c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
20007dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20007dcc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007dce:	e04e      	b.n	20007e6e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20007dd0:	f107 0314 	add.w	r3, r7, #20
20007dd4:	4618      	mov	r0, r3
20007dd6:	f7fd fd03 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
20007dda:	697b      	ldr	r3, [r7, #20]
20007ddc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007dde:	e046      	b.n	20007e6e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20007de0:	f107 0308 	add.w	r3, r7, #8
20007de4:	4618      	mov	r0, r3
20007de6:	f7fd fe65 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
20007dea:	68bb      	ldr	r3, [r7, #8]
20007dec:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007dee:	e03e      	b.n	20007e6e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
20007df0:	4b76      	ldr	r3, [pc, #472]	@ (20007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
20007df2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007df4:	e03b      	b.n	20007e6e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
20007df6:	4b74      	ldr	r3, [pc, #464]	@ (20007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
20007df8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20007dfc:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
20007e00:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
20007e02:	4b71      	ldr	r3, [pc, #452]	@ (20007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
20007e04:	681b      	ldr	r3, [r3, #0]
20007e06:	f003 0302 	and.w	r3, r3, #2
20007e0a:	2b02      	cmp	r3, #2
20007e0c:	d10c      	bne.n	20007e28 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
20007e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007e10:	2b00      	cmp	r3, #0
20007e12:	d109      	bne.n	20007e28 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20007e14:	4b6c      	ldr	r3, [pc, #432]	@ (20007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
20007e16:	681b      	ldr	r3, [r3, #0]
20007e18:	08db      	lsrs	r3, r3, #3
20007e1a:	f003 0303 	and.w	r3, r3, #3
20007e1e:	4a6c      	ldr	r2, [pc, #432]	@ (20007fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
20007e20:	fa22 f303 	lsr.w	r3, r2, r3
20007e24:	637b      	str	r3, [r7, #52]	@ 0x34
20007e26:	e01e      	b.n	20007e66 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
20007e28:	4b67      	ldr	r3, [pc, #412]	@ (20007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
20007e2a:	681b      	ldr	r3, [r3, #0]
20007e2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20007e30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20007e34:	d106      	bne.n	20007e44 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
20007e36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007e38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
20007e3c:	d102      	bne.n	20007e44 <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
20007e3e:	4b65      	ldr	r3, [pc, #404]	@ (20007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
20007e40:	637b      	str	r3, [r7, #52]	@ 0x34
20007e42:	e010      	b.n	20007e66 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
20007e44:	4b60      	ldr	r3, [pc, #384]	@ (20007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
20007e46:	681b      	ldr	r3, [r3, #0]
20007e48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20007e4c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20007e50:	d106      	bne.n	20007e60 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
20007e52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007e54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
20007e58:	d102      	bne.n	20007e60 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
20007e5a:	4b5f      	ldr	r3, [pc, #380]	@ (20007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
20007e5c:	637b      	str	r3, [r7, #52]	@ 0x34
20007e5e:	e002      	b.n	20007e66 <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
20007e60:	2300      	movs	r3, #0
20007e62:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
20007e64:	e003      	b.n	20007e6e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
20007e66:	e002      	b.n	20007e6e <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
20007e68:	2300      	movs	r3, #0
20007e6a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007e6c:	bf00      	nop
          }
        }
        break;
20007e6e:	e2d6      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
20007e70:	4b55      	ldr	r3, [pc, #340]	@ (20007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
20007e72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20007e76:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
20007e7a:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
20007e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007e7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20007e82:	d031      	beq.n	20007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
20007e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007e86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
20007e8a:	d866      	bhi.n	20007f5a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
20007e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007e8e:	2bc0      	cmp	r3, #192	@ 0xc0
20007e90:	d027      	beq.n	20007ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
20007e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007e94:	2bc0      	cmp	r3, #192	@ 0xc0
20007e96:	d860      	bhi.n	20007f5a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
20007e98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007e9a:	2b80      	cmp	r3, #128	@ 0x80
20007e9c:	d019      	beq.n	20007ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
20007e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007ea0:	2b80      	cmp	r3, #128	@ 0x80
20007ea2:	d85a      	bhi.n	20007f5a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
20007ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007ea6:	2b00      	cmp	r3, #0
20007ea8:	d003      	beq.n	20007eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
20007eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007eac:	2b40      	cmp	r3, #64	@ 0x40
20007eae:	d008      	beq.n	20007ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
20007eb0:	e053      	b.n	20007f5a <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20007eb2:	f107 0320 	add.w	r3, r7, #32
20007eb6:	4618      	mov	r0, r3
20007eb8:	f7fd fb28 	bl	2000550c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
20007ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20007ebe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007ec0:	e04e      	b.n	20007f60 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20007ec2:	f107 0314 	add.w	r3, r7, #20
20007ec6:	4618      	mov	r0, r3
20007ec8:	f7fd fc8a 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
20007ecc:	697b      	ldr	r3, [r7, #20]
20007ece:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007ed0:	e046      	b.n	20007f60 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20007ed2:	f107 0308 	add.w	r3, r7, #8
20007ed6:	4618      	mov	r0, r3
20007ed8:	f7fd fdec 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
20007edc:	68bb      	ldr	r3, [r7, #8]
20007ede:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007ee0:	e03e      	b.n	20007f60 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
20007ee2:	4b3a      	ldr	r3, [pc, #232]	@ (20007fcc <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
20007ee4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007ee6:	e03b      	b.n	20007f60 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
20007ee8:	4b37      	ldr	r3, [pc, #220]	@ (20007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
20007eea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20007eee:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
20007ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
20007ef4:	4b34      	ldr	r3, [pc, #208]	@ (20007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
20007ef6:	681b      	ldr	r3, [r3, #0]
20007ef8:	f003 0302 	and.w	r3, r3, #2
20007efc:	2b02      	cmp	r3, #2
20007efe:	d10c      	bne.n	20007f1a <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
20007f00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007f02:	2b00      	cmp	r3, #0
20007f04:	d109      	bne.n	20007f1a <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20007f06:	4b30      	ldr	r3, [pc, #192]	@ (20007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
20007f08:	681b      	ldr	r3, [r3, #0]
20007f0a:	08db      	lsrs	r3, r3, #3
20007f0c:	f003 0303 	and.w	r3, r3, #3
20007f10:	4a2f      	ldr	r2, [pc, #188]	@ (20007fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
20007f12:	fa22 f303 	lsr.w	r3, r2, r3
20007f16:	637b      	str	r3, [r7, #52]	@ 0x34
20007f18:	e01e      	b.n	20007f58 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
20007f1a:	4b2b      	ldr	r3, [pc, #172]	@ (20007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
20007f1c:	681b      	ldr	r3, [r3, #0]
20007f1e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20007f22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20007f26:	d106      	bne.n	20007f36 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
20007f28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007f2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
20007f2e:	d102      	bne.n	20007f36 <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
20007f30:	4b28      	ldr	r3, [pc, #160]	@ (20007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
20007f32:	637b      	str	r3, [r7, #52]	@ 0x34
20007f34:	e010      	b.n	20007f58 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
20007f36:	4b24      	ldr	r3, [pc, #144]	@ (20007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
20007f38:	681b      	ldr	r3, [r3, #0]
20007f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20007f3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
20007f42:	d106      	bne.n	20007f52 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
20007f44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20007f46:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
20007f4a:	d102      	bne.n	20007f52 <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
20007f4c:	4b22      	ldr	r3, [pc, #136]	@ (20007fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
20007f4e:	637b      	str	r3, [r7, #52]	@ 0x34
20007f50:	e002      	b.n	20007f58 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
20007f52:	2300      	movs	r3, #0
20007f54:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
20007f56:	e003      	b.n	20007f60 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
20007f58:	e002      	b.n	20007f60 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
20007f5a:	2300      	movs	r3, #0
20007f5c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
20007f5e:	bf00      	nop
          }
        }
        break;
20007f60:	e25d      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
20007f62:	4b19      	ldr	r3, [pc, #100]	@ (20007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
20007f64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20007f68:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
20007f6c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
20007f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007f70:	2b00      	cmp	r3, #0
20007f72:	d103      	bne.n	20007f7c <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
20007f74:	f7fd fa9e 	bl	200054b4 <HAL_RCC_GetPCLK2Freq>
20007f78:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
20007f7a:	e250      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
20007f7c:	4b12      	ldr	r3, [pc, #72]	@ (20007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
20007f7e:	681b      	ldr	r3, [r3, #0]
20007f80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20007f84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20007f88:	d10b      	bne.n	20007fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
20007f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007f8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20007f90:	d107      	bne.n	20007fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20007f92:	f107 0314 	add.w	r3, r7, #20
20007f96:	4618      	mov	r0, r3
20007f98:	f7fd fc22 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
20007f9c:	69bb      	ldr	r3, [r7, #24]
20007f9e:	637b      	str	r3, [r7, #52]	@ 0x34
20007fa0:	e04f      	b.n	20008042 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
20007fa2:	4b09      	ldr	r3, [pc, #36]	@ (20007fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
20007fa4:	681b      	ldr	r3, [r3, #0]
20007fa6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
20007faa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20007fae:	d115      	bne.n	20007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
20007fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007fb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
20007fb6:	d111      	bne.n	20007fdc <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20007fb8:	f107 0308 	add.w	r3, r7, #8
20007fbc:	4618      	mov	r0, r3
20007fbe:	f7fd fd79 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
20007fc2:	68fb      	ldr	r3, [r7, #12]
20007fc4:	637b      	str	r3, [r7, #52]	@ 0x34
20007fc6:	e03c      	b.n	20008042 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
20007fc8:	44020c00 	.word	0x44020c00
20007fcc:	00bb8000 	.word	0x00bb8000
20007fd0:	03d09000 	.word	0x03d09000
20007fd4:	003d0900 	.word	0x003d0900
20007fd8:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
20007fdc:	4b94      	ldr	r3, [pc, #592]	@ (20008230 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
20007fde:	681b      	ldr	r3, [r3, #0]
20007fe0:	f003 0302 	and.w	r3, r3, #2
20007fe4:	2b02      	cmp	r3, #2
20007fe6:	d10d      	bne.n	20008004 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
20007fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20007fea:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
20007fee:	d109      	bne.n	20008004 <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
20007ff0:	4b8f      	ldr	r3, [pc, #572]	@ (20008230 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
20007ff2:	681b      	ldr	r3, [r3, #0]
20007ff4:	08db      	lsrs	r3, r3, #3
20007ff6:	f003 0303 	and.w	r3, r3, #3
20007ffa:	4a8e      	ldr	r2, [pc, #568]	@ (20008234 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
20007ffc:	fa22 f303 	lsr.w	r3, r2, r3
20008000:	637b      	str	r3, [r7, #52]	@ 0x34
20008002:	e01e      	b.n	20008042 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
20008004:	4b8a      	ldr	r3, [pc, #552]	@ (20008230 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
20008006:	681b      	ldr	r3, [r3, #0]
20008008:	f403 7300 	and.w	r3, r3, #512	@ 0x200
2000800c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
20008010:	d106      	bne.n	20008020 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
20008012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20008014:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
20008018:	d102      	bne.n	20008020 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
2000801a:	4b87      	ldr	r3, [pc, #540]	@ (20008238 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
2000801c:	637b      	str	r3, [r7, #52]	@ 0x34
2000801e:	e010      	b.n	20008042 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
20008020:	4b83      	ldr	r3, [pc, #524]	@ (20008230 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
20008022:	681b      	ldr	r3, [r3, #0]
20008024:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20008028:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000802c:	d106      	bne.n	2000803c <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
2000802e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20008030:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
20008034:	d102      	bne.n	2000803c <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
20008036:	4b81      	ldr	r3, [pc, #516]	@ (2000823c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
20008038:	637b      	str	r3, [r7, #52]	@ 0x34
2000803a:	e002      	b.n	20008042 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
2000803c:	2300      	movs	r3, #0
2000803e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
20008040:	e1ed      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20008042:	e1ec      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
20008044:	4b7a      	ldr	r3, [pc, #488]	@ (20008230 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
20008046:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
2000804a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
2000804e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
20008050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20008052:	2b00      	cmp	r3, #0
20008054:	d103      	bne.n	2000805e <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
20008056:	f7fd fa43 	bl	200054e0 <HAL_RCC_GetPCLK3Freq>
2000805a:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
2000805c:	e1df      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
2000805e:	4b74      	ldr	r3, [pc, #464]	@ (20008230 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
20008060:	681b      	ldr	r3, [r3, #0]
20008062:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20008066:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2000806a:	d10b      	bne.n	20008084 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
2000806c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000806e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20008072:	d107      	bne.n	20008084 <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20008074:	f107 0314 	add.w	r3, r7, #20
20008078:	4618      	mov	r0, r3
2000807a:	f7fd fbb1 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
2000807e:	69bb      	ldr	r3, [r7, #24]
20008080:	637b      	str	r3, [r7, #52]	@ 0x34
20008082:	e045      	b.n	20008110 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
20008084:	4b6a      	ldr	r3, [pc, #424]	@ (20008230 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
20008086:	681b      	ldr	r3, [r3, #0]
20008088:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
2000808c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
20008090:	d10b      	bne.n	200080aa <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
20008092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20008094:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20008098:	d107      	bne.n	200080aa <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
2000809a:	f107 0308 	add.w	r3, r7, #8
2000809e:	4618      	mov	r0, r3
200080a0:	f7fd fd08 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
200080a4:	68fb      	ldr	r3, [r7, #12]
200080a6:	637b      	str	r3, [r7, #52]	@ 0x34
200080a8:	e032      	b.n	20008110 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
200080aa:	4b61      	ldr	r3, [pc, #388]	@ (20008230 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
200080ac:	681b      	ldr	r3, [r3, #0]
200080ae:	f003 0302 	and.w	r3, r3, #2
200080b2:	2b02      	cmp	r3, #2
200080b4:	d10d      	bne.n	200080d2 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
200080b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200080b8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
200080bc:	d109      	bne.n	200080d2 <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
200080be:	4b5c      	ldr	r3, [pc, #368]	@ (20008230 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
200080c0:	681b      	ldr	r3, [r3, #0]
200080c2:	08db      	lsrs	r3, r3, #3
200080c4:	f003 0303 	and.w	r3, r3, #3
200080c8:	4a5a      	ldr	r2, [pc, #360]	@ (20008234 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
200080ca:	fa22 f303 	lsr.w	r3, r2, r3
200080ce:	637b      	str	r3, [r7, #52]	@ 0x34
200080d0:	e01e      	b.n	20008110 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
200080d2:	4b57      	ldr	r3, [pc, #348]	@ (20008230 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
200080d4:	681b      	ldr	r3, [r3, #0]
200080d6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
200080da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200080de:	d106      	bne.n	200080ee <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
200080e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200080e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
200080e6:	d102      	bne.n	200080ee <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
200080e8:	4b53      	ldr	r3, [pc, #332]	@ (20008238 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
200080ea:	637b      	str	r3, [r7, #52]	@ 0x34
200080ec:	e010      	b.n	20008110 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
200080ee:	4b50      	ldr	r3, [pc, #320]	@ (20008230 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
200080f0:	681b      	ldr	r3, [r3, #0]
200080f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
200080f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
200080fa:	d106      	bne.n	2000810a <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
200080fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200080fe:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
20008102:	d102      	bne.n	2000810a <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
20008104:	4b4d      	ldr	r3, [pc, #308]	@ (2000823c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
20008106:	637b      	str	r3, [r7, #52]	@ 0x34
20008108:	e002      	b.n	20008110 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
2000810a:	2300      	movs	r3, #0
2000810c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2000810e:	e186      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20008110:	e185      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
20008112:	4b47      	ldr	r3, [pc, #284]	@ (20008230 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
20008114:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
20008118:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
2000811c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
2000811e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20008120:	2b00      	cmp	r3, #0
20008122:	d103      	bne.n	2000812c <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
20008124:	f7fd f9c6 	bl	200054b4 <HAL_RCC_GetPCLK2Freq>
20008128:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
2000812a:	e178      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
2000812c:	4b40      	ldr	r3, [pc, #256]	@ (20008230 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
2000812e:	681b      	ldr	r3, [r3, #0]
20008130:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20008134:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20008138:	d10b      	bne.n	20008152 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
2000813a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000813c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
20008140:	d107      	bne.n	20008152 <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20008142:	f107 0314 	add.w	r3, r7, #20
20008146:	4618      	mov	r0, r3
20008148:	f7fd fb4a 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
2000814c:	69bb      	ldr	r3, [r7, #24]
2000814e:	637b      	str	r3, [r7, #52]	@ 0x34
20008150:	e045      	b.n	200081de <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
20008152:	4b37      	ldr	r3, [pc, #220]	@ (20008230 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
20008154:	681b      	ldr	r3, [r3, #0]
20008156:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
2000815a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
2000815e:	d10b      	bne.n	20008178 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
20008160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20008162:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20008166:	d107      	bne.n	20008178 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
20008168:	f107 0308 	add.w	r3, r7, #8
2000816c:	4618      	mov	r0, r3
2000816e:	f7fd fca1 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
20008172:	68fb      	ldr	r3, [r7, #12]
20008174:	637b      	str	r3, [r7, #52]	@ 0x34
20008176:	e032      	b.n	200081de <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
20008178:	4b2d      	ldr	r3, [pc, #180]	@ (20008230 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
2000817a:	681b      	ldr	r3, [r3, #0]
2000817c:	f003 0302 	and.w	r3, r3, #2
20008180:	2b02      	cmp	r3, #2
20008182:	d10d      	bne.n	200081a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
20008184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20008186:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
2000818a:	d109      	bne.n	200081a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
2000818c:	4b28      	ldr	r3, [pc, #160]	@ (20008230 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
2000818e:	681b      	ldr	r3, [r3, #0]
20008190:	08db      	lsrs	r3, r3, #3
20008192:	f003 0303 	and.w	r3, r3, #3
20008196:	4a27      	ldr	r2, [pc, #156]	@ (20008234 <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
20008198:	fa22 f303 	lsr.w	r3, r2, r3
2000819c:	637b      	str	r3, [r7, #52]	@ 0x34
2000819e:	e01e      	b.n	200081de <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
200081a0:	4b23      	ldr	r3, [pc, #140]	@ (20008230 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
200081a2:	681b      	ldr	r3, [r3, #0]
200081a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
200081a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
200081ac:	d106      	bne.n	200081bc <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
200081ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200081b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
200081b4:	d102      	bne.n	200081bc <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
200081b6:	4b20      	ldr	r3, [pc, #128]	@ (20008238 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
200081b8:	637b      	str	r3, [r7, #52]	@ 0x34
200081ba:	e010      	b.n	200081de <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
200081bc:	4b1c      	ldr	r3, [pc, #112]	@ (20008230 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
200081be:	681b      	ldr	r3, [r3, #0]
200081c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
200081c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
200081c8:	d106      	bne.n	200081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
200081ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200081cc:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
200081d0:	d102      	bne.n	200081d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
200081d2:	4b1a      	ldr	r3, [pc, #104]	@ (2000823c <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
200081d4:	637b      	str	r3, [r7, #52]	@ 0x34
200081d6:	e002      	b.n	200081de <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
200081d8:	2300      	movs	r3, #0
200081da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
200081dc:	e11f      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
200081de:	e11e      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
200081e0:	4b13      	ldr	r3, [pc, #76]	@ (20008230 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
200081e2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
200081e6:	f003 0303 	and.w	r3, r3, #3
200081ea:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
200081ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200081ee:	2b03      	cmp	r3, #3
200081f0:	d85f      	bhi.n	200082b2 <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
200081f2:	a201      	add	r2, pc, #4	@ (adr r2, 200081f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
200081f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200081f8:	20008209 	.word	0x20008209
200081fc:	20008211 	.word	0x20008211
20008200:	20008221 	.word	0x20008221
20008204:	20008241 	.word	0x20008241
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
20008208:	f7fd f922 	bl	20005450 <HAL_RCC_GetHCLKFreq>
2000820c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
2000820e:	e053      	b.n	200082b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
20008210:	f107 0320 	add.w	r3, r7, #32
20008214:	4618      	mov	r0, r3
20008216:	f7fd f979 	bl	2000550c <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
2000821a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000821c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
2000821e:	e04b      	b.n	200082b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
20008220:	f107 0314 	add.w	r3, r7, #20
20008224:	4618      	mov	r0, r3
20008226:	f7fd fadb 	bl	200057e0 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
2000822a:	69fb      	ldr	r3, [r7, #28]
2000822c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
2000822e:	e043      	b.n	200082b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
20008230:	44020c00 	.word	0x44020c00
20008234:	03d09000 	.word	0x03d09000
20008238:	003d0900 	.word	0x003d0900
2000823c:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
20008240:	4b79      	ldr	r3, [pc, #484]	@ (20008428 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
20008242:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
20008246:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
2000824a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
2000824c:	4b76      	ldr	r3, [pc, #472]	@ (20008428 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
2000824e:	681b      	ldr	r3, [r3, #0]
20008250:	f003 0302 	and.w	r3, r3, #2
20008254:	2b02      	cmp	r3, #2
20008256:	d10c      	bne.n	20008272 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
20008258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000825a:	2b00      	cmp	r3, #0
2000825c:	d109      	bne.n	20008272 <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
2000825e:	4b72      	ldr	r3, [pc, #456]	@ (20008428 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
20008260:	681b      	ldr	r3, [r3, #0]
20008262:	08db      	lsrs	r3, r3, #3
20008264:	f003 0303 	and.w	r3, r3, #3
20008268:	4a70      	ldr	r2, [pc, #448]	@ (2000842c <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
2000826a:	fa22 f303 	lsr.w	r3, r2, r3
2000826e:	637b      	str	r3, [r7, #52]	@ 0x34
20008270:	e01e      	b.n	200082b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
20008272:	4b6d      	ldr	r3, [pc, #436]	@ (20008428 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
20008274:	681b      	ldr	r3, [r3, #0]
20008276:	f403 7300 	and.w	r3, r3, #512	@ 0x200
2000827a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
2000827e:	d106      	bne.n	2000828e <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
20008280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20008282:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
20008286:	d102      	bne.n	2000828e <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
20008288:	4b69      	ldr	r3, [pc, #420]	@ (20008430 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
2000828a:	637b      	str	r3, [r7, #52]	@ 0x34
2000828c:	e010      	b.n	200082b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
2000828e:	4b66      	ldr	r3, [pc, #408]	@ (20008428 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
20008290:	681b      	ldr	r3, [r3, #0]
20008292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
20008296:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
2000829a:	d106      	bne.n	200082aa <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
2000829c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000829e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
200082a2:	d102      	bne.n	200082aa <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
200082a4:	4b63      	ldr	r3, [pc, #396]	@ (20008434 <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
200082a6:	637b      	str	r3, [r7, #52]	@ 0x34
200082a8:	e002      	b.n	200082b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
200082aa:	2300      	movs	r3, #0
200082ac:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
200082ae:	e003      	b.n	200082b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
200082b0:	e002      	b.n	200082b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
200082b2:	2300      	movs	r3, #0
200082b4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
200082b6:	bf00      	nop
          }
        }
        break;
200082b8:	e0b1      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
200082ba:	4b5b      	ldr	r3, [pc, #364]	@ (20008428 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
200082bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
200082c0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
200082c4:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
200082c6:	4b58      	ldr	r3, [pc, #352]	@ (20008428 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
200082c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200082cc:	f003 0302 	and.w	r3, r3, #2
200082d0:	2b02      	cmp	r3, #2
200082d2:	d106      	bne.n	200082e2 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
200082d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200082d6:	2b00      	cmp	r3, #0
200082d8:	d103      	bne.n	200082e2 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
200082da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
200082de:	637b      	str	r3, [r7, #52]	@ 0x34
200082e0:	e01f      	b.n	20008322 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
200082e2:	4b51      	ldr	r3, [pc, #324]	@ (20008428 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
200082e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
200082e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
200082ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
200082f0:	d106      	bne.n	20008300 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
200082f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200082f4:	2b40      	cmp	r3, #64	@ 0x40
200082f6:	d103      	bne.n	20008300 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
200082f8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
200082fc:	637b      	str	r3, [r7, #52]	@ 0x34
200082fe:	e010      	b.n	20008322 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
20008300:	4b49      	ldr	r3, [pc, #292]	@ (20008428 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
20008302:	681b      	ldr	r3, [r3, #0]
20008304:	f403 7300 	and.w	r3, r3, #512	@ 0x200
20008308:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
2000830c:	d106      	bne.n	2000831c <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
2000830e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20008310:	2b80      	cmp	r3, #128	@ 0x80
20008312:	d103      	bne.n	2000831c <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
20008314:	f248 0312 	movw	r3, #32786	@ 0x8012
20008318:	637b      	str	r3, [r7, #52]	@ 0x34
2000831a:	e002      	b.n	20008322 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
2000831c:	2300      	movs	r3, #0
2000831e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
20008320:	e07d      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20008322:	e07c      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
20008324:	4b40      	ldr	r3, [pc, #256]	@ (20008428 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
20008326:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
2000832a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
2000832e:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
20008330:	4b3d      	ldr	r3, [pc, #244]	@ (20008428 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
20008332:	681b      	ldr	r3, [r3, #0]
20008334:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
20008338:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
2000833c:	d105      	bne.n	2000834a <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
2000833e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20008340:	2b00      	cmp	r3, #0
20008342:	d102      	bne.n	2000834a <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
20008344:	4b3c      	ldr	r3, [pc, #240]	@ (20008438 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
20008346:	637b      	str	r3, [r7, #52]	@ 0x34
20008348:	e031      	b.n	200083ae <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
2000834a:	4b37      	ldr	r3, [pc, #220]	@ (20008428 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
2000834c:	681b      	ldr	r3, [r3, #0]
2000834e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
20008352:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
20008356:	d10a      	bne.n	2000836e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
20008358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000835a:	2b10      	cmp	r3, #16
2000835c:	d107      	bne.n	2000836e <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
2000835e:	f107 0320 	add.w	r3, r7, #32
20008362:	4618      	mov	r0, r3
20008364:	f7fd f8d2 	bl	2000550c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
20008368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
2000836a:	637b      	str	r3, [r7, #52]	@ 0x34
2000836c:	e01f      	b.n	200083ae <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
2000836e:	4b2e      	ldr	r3, [pc, #184]	@ (20008428 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
20008370:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20008374:	f003 0302 	and.w	r3, r3, #2
20008378:	2b02      	cmp	r3, #2
2000837a:	d106      	bne.n	2000838a <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
2000837c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000837e:	2b20      	cmp	r3, #32
20008380:	d103      	bne.n	2000838a <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
20008382:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
20008386:	637b      	str	r3, [r7, #52]	@ 0x34
20008388:	e011      	b.n	200083ae <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
2000838a:	4b27      	ldr	r3, [pc, #156]	@ (20008428 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
2000838c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
20008390:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
20008394:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
20008398:	d106      	bne.n	200083a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
2000839a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
2000839c:	2b30      	cmp	r3, #48	@ 0x30
2000839e:	d103      	bne.n	200083a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
200083a0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
200083a4:	637b      	str	r3, [r7, #52]	@ 0x34
200083a6:	e002      	b.n	200083ae <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
200083a8:	2300      	movs	r3, #0
200083aa:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
200083ac:	e037      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
200083ae:	e036      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
200083b0:	4b1d      	ldr	r3, [pc, #116]	@ (20008428 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
200083b2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
200083b6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
200083ba:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
200083bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200083be:	2b10      	cmp	r3, #16
200083c0:	d107      	bne.n	200083d2 <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
200083c2:	f107 0320 	add.w	r3, r7, #32
200083c6:	4618      	mov	r0, r3
200083c8:	f7fd f8a0 	bl	2000550c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
200083cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
200083ce:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
200083d0:	e025      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
200083d2:	4b15      	ldr	r3, [pc, #84]	@ (20008428 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
200083d4:	681b      	ldr	r3, [r3, #0]
200083d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
200083da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
200083de:	d10a      	bne.n	200083f6 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
200083e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
200083e2:	2b20      	cmp	r3, #32
200083e4:	d107      	bne.n	200083f6 <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
200083e6:	f107 0308 	add.w	r3, r7, #8
200083ea:	4618      	mov	r0, r3
200083ec:	f7fd fb62 	bl	20005ab4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
200083f0:	68fb      	ldr	r3, [r7, #12]
200083f2:	637b      	str	r3, [r7, #52]	@ 0x34
200083f4:	e00f      	b.n	20008416 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
200083f6:	4b0c      	ldr	r3, [pc, #48]	@ (20008428 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
200083f8:	681b      	ldr	r3, [r3, #0]
200083fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
200083fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
20008402:	d105      	bne.n	20008410 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
20008404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20008406:	2b30      	cmp	r3, #48	@ 0x30
20008408:	d102      	bne.n	20008410 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
2000840a:	4b0b      	ldr	r3, [pc, #44]	@ (20008438 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
2000840c:	637b      	str	r3, [r7, #52]	@ 0x34
2000840e:	e002      	b.n	20008416 <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
20008410:	2300      	movs	r3, #0
20008412:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
20008414:	e003      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
20008416:	e002      	b.n	2000841e <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
20008418:	2300      	movs	r3, #0
2000841a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
2000841c:	bf00      	nop
        }
        break;
#endif /* RCC_CCIPR4_ETHCLKSEL */
    }
  }
  return (frequency);
2000841e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
20008420:	4618      	mov	r0, r3
20008422:	373c      	adds	r7, #60	@ 0x3c
20008424:	46bd      	mov	sp, r7
20008426:	bd90      	pop	{r4, r7, pc}
20008428:	44020c00 	.word	0x44020c00
2000842c:	03d09000 	.word	0x03d09000
20008430:	003d0900 	.word	0x003d0900
20008434:	017d7840 	.word	0x017d7840
20008438:	02dc6c00 	.word	0x02dc6c00

2000843c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
2000843c:	b580      	push	{r7, lr}
2000843e:	b082      	sub	sp, #8
20008440:	af00      	add	r7, sp, #0
20008442:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
20008444:	687b      	ldr	r3, [r7, #4]
20008446:	2b00      	cmp	r3, #0
20008448:	d101      	bne.n	2000844e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
2000844a:	2301      	movs	r3, #1
2000844c:	e042      	b.n	200084d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
2000844e:	687b      	ldr	r3, [r7, #4]
20008450:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
20008454:	2b00      	cmp	r3, #0
20008456:	d106      	bne.n	20008466 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
20008458:	687b      	ldr	r3, [r7, #4]
2000845a:	2200      	movs	r2, #0
2000845c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
20008460:	6878      	ldr	r0, [r7, #4]
20008462:	f7f8 ffb5 	bl	200013d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
20008466:	687b      	ldr	r3, [r7, #4]
20008468:	2224      	movs	r2, #36	@ 0x24
2000846a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
2000846e:	687b      	ldr	r3, [r7, #4]
20008470:	681b      	ldr	r3, [r3, #0]
20008472:	681a      	ldr	r2, [r3, #0]
20008474:	687b      	ldr	r3, [r7, #4]
20008476:	681b      	ldr	r3, [r3, #0]
20008478:	f022 0201 	bic.w	r2, r2, #1
2000847c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
2000847e:	687b      	ldr	r3, [r7, #4]
20008480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008482:	2b00      	cmp	r3, #0
20008484:	d002      	beq.n	2000848c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
20008486:	6878      	ldr	r0, [r7, #4]
20008488:	f000 fab4 	bl	200089f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
2000848c:	6878      	ldr	r0, [r7, #4]
2000848e:	f000 f8c3 	bl	20008618 <UART_SetConfig>
20008492:	4603      	mov	r3, r0
20008494:	2b01      	cmp	r3, #1
20008496:	d101      	bne.n	2000849c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
20008498:	2301      	movs	r3, #1
2000849a:	e01b      	b.n	200084d4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
2000849c:	687b      	ldr	r3, [r7, #4]
2000849e:	681b      	ldr	r3, [r3, #0]
200084a0:	685a      	ldr	r2, [r3, #4]
200084a2:	687b      	ldr	r3, [r7, #4]
200084a4:	681b      	ldr	r3, [r3, #0]
200084a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
200084aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
200084ac:	687b      	ldr	r3, [r7, #4]
200084ae:	681b      	ldr	r3, [r3, #0]
200084b0:	689a      	ldr	r2, [r3, #8]
200084b2:	687b      	ldr	r3, [r7, #4]
200084b4:	681b      	ldr	r3, [r3, #0]
200084b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
200084ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
200084bc:	687b      	ldr	r3, [r7, #4]
200084be:	681b      	ldr	r3, [r3, #0]
200084c0:	681a      	ldr	r2, [r3, #0]
200084c2:	687b      	ldr	r3, [r7, #4]
200084c4:	681b      	ldr	r3, [r3, #0]
200084c6:	f042 0201 	orr.w	r2, r2, #1
200084ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
200084cc:	6878      	ldr	r0, [r7, #4]
200084ce:	f000 fb33 	bl	20008b38 <UART_CheckIdleState>
200084d2:	4603      	mov	r3, r0
}
200084d4:	4618      	mov	r0, r3
200084d6:	3708      	adds	r7, #8
200084d8:	46bd      	mov	sp, r7
200084da:	bd80      	pop	{r7, pc}

200084dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
200084dc:	b580      	push	{r7, lr}
200084de:	b08a      	sub	sp, #40	@ 0x28
200084e0:	af02      	add	r7, sp, #8
200084e2:	60f8      	str	r0, [r7, #12]
200084e4:	60b9      	str	r1, [r7, #8]
200084e6:	603b      	str	r3, [r7, #0]
200084e8:	4613      	mov	r3, r2
200084ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
200084ec:	68fb      	ldr	r3, [r7, #12]
200084ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
200084f2:	2b20      	cmp	r3, #32
200084f4:	f040 808b 	bne.w	2000860e <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
200084f8:	68bb      	ldr	r3, [r7, #8]
200084fa:	2b00      	cmp	r3, #0
200084fc:	d002      	beq.n	20008504 <HAL_UART_Transmit+0x28>
200084fe:	88fb      	ldrh	r3, [r7, #6]
20008500:	2b00      	cmp	r3, #0
20008502:	d101      	bne.n	20008508 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
20008504:	2301      	movs	r3, #1
20008506:	e083      	b.n	20008610 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
20008508:	68fb      	ldr	r3, [r7, #12]
2000850a:	681b      	ldr	r3, [r3, #0]
2000850c:	689b      	ldr	r3, [r3, #8]
2000850e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20008512:	2b80      	cmp	r3, #128	@ 0x80
20008514:	d107      	bne.n	20008526 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
20008516:	68fb      	ldr	r3, [r7, #12]
20008518:	681b      	ldr	r3, [r3, #0]
2000851a:	689a      	ldr	r2, [r3, #8]
2000851c:	68fb      	ldr	r3, [r7, #12]
2000851e:	681b      	ldr	r3, [r3, #0]
20008520:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
20008524:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
20008526:	68fb      	ldr	r3, [r7, #12]
20008528:	2200      	movs	r2, #0
2000852a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
2000852e:	68fb      	ldr	r3, [r7, #12]
20008530:	2221      	movs	r2, #33	@ 0x21
20008532:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
20008536:	f7f8 fb31 	bl	20000b9c <HAL_GetTick>
2000853a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
2000853c:	68fb      	ldr	r3, [r7, #12]
2000853e:	88fa      	ldrh	r2, [r7, #6]
20008540:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
20008544:	68fb      	ldr	r3, [r7, #12]
20008546:	88fa      	ldrh	r2, [r7, #6]
20008548:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
2000854c:	68fb      	ldr	r3, [r7, #12]
2000854e:	689b      	ldr	r3, [r3, #8]
20008550:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
20008554:	d108      	bne.n	20008568 <HAL_UART_Transmit+0x8c>
20008556:	68fb      	ldr	r3, [r7, #12]
20008558:	691b      	ldr	r3, [r3, #16]
2000855a:	2b00      	cmp	r3, #0
2000855c:	d104      	bne.n	20008568 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
2000855e:	2300      	movs	r3, #0
20008560:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
20008562:	68bb      	ldr	r3, [r7, #8]
20008564:	61bb      	str	r3, [r7, #24]
20008566:	e003      	b.n	20008570 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
20008568:	68bb      	ldr	r3, [r7, #8]
2000856a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
2000856c:	2300      	movs	r3, #0
2000856e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
20008570:	e030      	b.n	200085d4 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
20008572:	683b      	ldr	r3, [r7, #0]
20008574:	9300      	str	r3, [sp, #0]
20008576:	697b      	ldr	r3, [r7, #20]
20008578:	2200      	movs	r2, #0
2000857a:	2180      	movs	r1, #128	@ 0x80
2000857c:	68f8      	ldr	r0, [r7, #12]
2000857e:	f000 fb85 	bl	20008c8c <UART_WaitOnFlagUntilTimeout>
20008582:	4603      	mov	r3, r0
20008584:	2b00      	cmp	r3, #0
20008586:	d005      	beq.n	20008594 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
20008588:	68fb      	ldr	r3, [r7, #12]
2000858a:	2220      	movs	r2, #32
2000858c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
20008590:	2303      	movs	r3, #3
20008592:	e03d      	b.n	20008610 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
20008594:	69fb      	ldr	r3, [r7, #28]
20008596:	2b00      	cmp	r3, #0
20008598:	d10b      	bne.n	200085b2 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
2000859a:	69bb      	ldr	r3, [r7, #24]
2000859c:	881b      	ldrh	r3, [r3, #0]
2000859e:	461a      	mov	r2, r3
200085a0:	68fb      	ldr	r3, [r7, #12]
200085a2:	681b      	ldr	r3, [r3, #0]
200085a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
200085a8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
200085aa:	69bb      	ldr	r3, [r7, #24]
200085ac:	3302      	adds	r3, #2
200085ae:	61bb      	str	r3, [r7, #24]
200085b0:	e007      	b.n	200085c2 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
200085b2:	69fb      	ldr	r3, [r7, #28]
200085b4:	781a      	ldrb	r2, [r3, #0]
200085b6:	68fb      	ldr	r3, [r7, #12]
200085b8:	681b      	ldr	r3, [r3, #0]
200085ba:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
200085bc:	69fb      	ldr	r3, [r7, #28]
200085be:	3301      	adds	r3, #1
200085c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
200085c2:	68fb      	ldr	r3, [r7, #12]
200085c4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
200085c8:	b29b      	uxth	r3, r3
200085ca:	3b01      	subs	r3, #1
200085cc:	b29a      	uxth	r2, r3
200085ce:	68fb      	ldr	r3, [r7, #12]
200085d0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
200085d4:	68fb      	ldr	r3, [r7, #12]
200085d6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
200085da:	b29b      	uxth	r3, r3
200085dc:	2b00      	cmp	r3, #0
200085de:	d1c8      	bne.n	20008572 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
200085e0:	683b      	ldr	r3, [r7, #0]
200085e2:	9300      	str	r3, [sp, #0]
200085e4:	697b      	ldr	r3, [r7, #20]
200085e6:	2200      	movs	r2, #0
200085e8:	2140      	movs	r1, #64	@ 0x40
200085ea:	68f8      	ldr	r0, [r7, #12]
200085ec:	f000 fb4e 	bl	20008c8c <UART_WaitOnFlagUntilTimeout>
200085f0:	4603      	mov	r3, r0
200085f2:	2b00      	cmp	r3, #0
200085f4:	d005      	beq.n	20008602 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
200085f6:	68fb      	ldr	r3, [r7, #12]
200085f8:	2220      	movs	r2, #32
200085fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
200085fe:	2303      	movs	r3, #3
20008600:	e006      	b.n	20008610 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
20008602:	68fb      	ldr	r3, [r7, #12]
20008604:	2220      	movs	r2, #32
20008606:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
2000860a:	2300      	movs	r3, #0
2000860c:	e000      	b.n	20008610 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
2000860e:	2302      	movs	r3, #2
  }
}
20008610:	4618      	mov	r0, r3
20008612:	3720      	adds	r7, #32
20008614:	46bd      	mov	sp, r7
20008616:	bd80      	pop	{r7, pc}

20008618 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
20008618:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
2000861c:	b094      	sub	sp, #80	@ 0x50
2000861e:	af00      	add	r7, sp, #0
20008620:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
20008622:	2300      	movs	r3, #0
20008624:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
20008628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000862a:	681a      	ldr	r2, [r3, #0]
2000862c:	4b78      	ldr	r3, [pc, #480]	@ (20008810 <UART_SetConfig+0x1f8>)
2000862e:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
20008630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20008632:	689a      	ldr	r2, [r3, #8]
20008634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20008636:	691b      	ldr	r3, [r3, #16]
20008638:	431a      	orrs	r2, r3
2000863a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000863c:	695b      	ldr	r3, [r3, #20]
2000863e:	431a      	orrs	r2, r3
20008640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20008642:	69db      	ldr	r3, [r3, #28]
20008644:	4313      	orrs	r3, r2
20008646:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
20008648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000864a:	681b      	ldr	r3, [r3, #0]
2000864c:	681b      	ldr	r3, [r3, #0]
2000864e:	4971      	ldr	r1, [pc, #452]	@ (20008814 <UART_SetConfig+0x1fc>)
20008650:	4019      	ands	r1, r3
20008652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20008654:	681a      	ldr	r2, [r3, #0]
20008656:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20008658:	430b      	orrs	r3, r1
2000865a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
2000865c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000865e:	681b      	ldr	r3, [r3, #0]
20008660:	685b      	ldr	r3, [r3, #4]
20008662:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
20008666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20008668:	68d9      	ldr	r1, [r3, #12]
2000866a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000866c:	681a      	ldr	r2, [r3, #0]
2000866e:	ea40 0301 	orr.w	r3, r0, r1
20008672:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
20008674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20008676:	699b      	ldr	r3, [r3, #24]
20008678:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
2000867a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000867c:	681a      	ldr	r2, [r3, #0]
2000867e:	4b64      	ldr	r3, [pc, #400]	@ (20008810 <UART_SetConfig+0x1f8>)
20008680:	429a      	cmp	r2, r3
20008682:	d009      	beq.n	20008698 <UART_SetConfig+0x80>
20008684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20008686:	681a      	ldr	r2, [r3, #0]
20008688:	4b63      	ldr	r3, [pc, #396]	@ (20008818 <UART_SetConfig+0x200>)
2000868a:	429a      	cmp	r2, r3
2000868c:	d004      	beq.n	20008698 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
2000868e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20008690:	6a1a      	ldr	r2, [r3, #32]
20008692:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20008694:	4313      	orrs	r3, r2
20008696:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
20008698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000869a:	681b      	ldr	r3, [r3, #0]
2000869c:	689b      	ldr	r3, [r3, #8]
2000869e:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
200086a2:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
200086a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200086a8:	681a      	ldr	r2, [r3, #0]
200086aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
200086ac:	430b      	orrs	r3, r1
200086ae:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
200086b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200086b2:	681b      	ldr	r3, [r3, #0]
200086b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
200086b6:	f023 000f 	bic.w	r0, r3, #15
200086ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200086bc:	6a59      	ldr	r1, [r3, #36]	@ 0x24
200086be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200086c0:	681a      	ldr	r2, [r3, #0]
200086c2:	ea40 0301 	orr.w	r3, r0, r1
200086c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
200086c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200086ca:	681a      	ldr	r2, [r3, #0]
200086cc:	4b53      	ldr	r3, [pc, #332]	@ (2000881c <UART_SetConfig+0x204>)
200086ce:	429a      	cmp	r2, r3
200086d0:	d102      	bne.n	200086d8 <UART_SetConfig+0xc0>
200086d2:	2301      	movs	r3, #1
200086d4:	64bb      	str	r3, [r7, #72]	@ 0x48
200086d6:	e066      	b.n	200087a6 <UART_SetConfig+0x18e>
200086d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200086da:	681a      	ldr	r2, [r3, #0]
200086dc:	4b50      	ldr	r3, [pc, #320]	@ (20008820 <UART_SetConfig+0x208>)
200086de:	429a      	cmp	r2, r3
200086e0:	d102      	bne.n	200086e8 <UART_SetConfig+0xd0>
200086e2:	2302      	movs	r3, #2
200086e4:	64bb      	str	r3, [r7, #72]	@ 0x48
200086e6:	e05e      	b.n	200087a6 <UART_SetConfig+0x18e>
200086e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200086ea:	681a      	ldr	r2, [r3, #0]
200086ec:	4b4d      	ldr	r3, [pc, #308]	@ (20008824 <UART_SetConfig+0x20c>)
200086ee:	429a      	cmp	r2, r3
200086f0:	d102      	bne.n	200086f8 <UART_SetConfig+0xe0>
200086f2:	2304      	movs	r3, #4
200086f4:	64bb      	str	r3, [r7, #72]	@ 0x48
200086f6:	e056      	b.n	200087a6 <UART_SetConfig+0x18e>
200086f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200086fa:	681a      	ldr	r2, [r3, #0]
200086fc:	4b4a      	ldr	r3, [pc, #296]	@ (20008828 <UART_SetConfig+0x210>)
200086fe:	429a      	cmp	r2, r3
20008700:	d102      	bne.n	20008708 <UART_SetConfig+0xf0>
20008702:	2308      	movs	r3, #8
20008704:	64bb      	str	r3, [r7, #72]	@ 0x48
20008706:	e04e      	b.n	200087a6 <UART_SetConfig+0x18e>
20008708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000870a:	681a      	ldr	r2, [r3, #0]
2000870c:	4b47      	ldr	r3, [pc, #284]	@ (2000882c <UART_SetConfig+0x214>)
2000870e:	429a      	cmp	r2, r3
20008710:	d102      	bne.n	20008718 <UART_SetConfig+0x100>
20008712:	2310      	movs	r3, #16
20008714:	64bb      	str	r3, [r7, #72]	@ 0x48
20008716:	e046      	b.n	200087a6 <UART_SetConfig+0x18e>
20008718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000871a:	681a      	ldr	r2, [r3, #0]
2000871c:	4b44      	ldr	r3, [pc, #272]	@ (20008830 <UART_SetConfig+0x218>)
2000871e:	429a      	cmp	r2, r3
20008720:	d102      	bne.n	20008728 <UART_SetConfig+0x110>
20008722:	2320      	movs	r3, #32
20008724:	64bb      	str	r3, [r7, #72]	@ 0x48
20008726:	e03e      	b.n	200087a6 <UART_SetConfig+0x18e>
20008728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000872a:	681a      	ldr	r2, [r3, #0]
2000872c:	4b41      	ldr	r3, [pc, #260]	@ (20008834 <UART_SetConfig+0x21c>)
2000872e:	429a      	cmp	r2, r3
20008730:	d102      	bne.n	20008738 <UART_SetConfig+0x120>
20008732:	2340      	movs	r3, #64	@ 0x40
20008734:	64bb      	str	r3, [r7, #72]	@ 0x48
20008736:	e036      	b.n	200087a6 <UART_SetConfig+0x18e>
20008738:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000873a:	681a      	ldr	r2, [r3, #0]
2000873c:	4b3e      	ldr	r3, [pc, #248]	@ (20008838 <UART_SetConfig+0x220>)
2000873e:	429a      	cmp	r2, r3
20008740:	d102      	bne.n	20008748 <UART_SetConfig+0x130>
20008742:	2380      	movs	r3, #128	@ 0x80
20008744:	64bb      	str	r3, [r7, #72]	@ 0x48
20008746:	e02e      	b.n	200087a6 <UART_SetConfig+0x18e>
20008748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000874a:	681a      	ldr	r2, [r3, #0]
2000874c:	4b3b      	ldr	r3, [pc, #236]	@ (2000883c <UART_SetConfig+0x224>)
2000874e:	429a      	cmp	r2, r3
20008750:	d103      	bne.n	2000875a <UART_SetConfig+0x142>
20008752:	f44f 7380 	mov.w	r3, #256	@ 0x100
20008756:	64bb      	str	r3, [r7, #72]	@ 0x48
20008758:	e025      	b.n	200087a6 <UART_SetConfig+0x18e>
2000875a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000875c:	681a      	ldr	r2, [r3, #0]
2000875e:	4b38      	ldr	r3, [pc, #224]	@ (20008840 <UART_SetConfig+0x228>)
20008760:	429a      	cmp	r2, r3
20008762:	d103      	bne.n	2000876c <UART_SetConfig+0x154>
20008764:	f44f 7300 	mov.w	r3, #512	@ 0x200
20008768:	64bb      	str	r3, [r7, #72]	@ 0x48
2000876a:	e01c      	b.n	200087a6 <UART_SetConfig+0x18e>
2000876c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000876e:	681a      	ldr	r2, [r3, #0]
20008770:	4b34      	ldr	r3, [pc, #208]	@ (20008844 <UART_SetConfig+0x22c>)
20008772:	429a      	cmp	r2, r3
20008774:	d103      	bne.n	2000877e <UART_SetConfig+0x166>
20008776:	f44f 6380 	mov.w	r3, #1024	@ 0x400
2000877a:	64bb      	str	r3, [r7, #72]	@ 0x48
2000877c:	e013      	b.n	200087a6 <UART_SetConfig+0x18e>
2000877e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20008780:	681a      	ldr	r2, [r3, #0]
20008782:	4b31      	ldr	r3, [pc, #196]	@ (20008848 <UART_SetConfig+0x230>)
20008784:	429a      	cmp	r2, r3
20008786:	d103      	bne.n	20008790 <UART_SetConfig+0x178>
20008788:	f44f 6300 	mov.w	r3, #2048	@ 0x800
2000878c:	64bb      	str	r3, [r7, #72]	@ 0x48
2000878e:	e00a      	b.n	200087a6 <UART_SetConfig+0x18e>
20008790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20008792:	681a      	ldr	r2, [r3, #0]
20008794:	4b1e      	ldr	r3, [pc, #120]	@ (20008810 <UART_SetConfig+0x1f8>)
20008796:	429a      	cmp	r2, r3
20008798:	d103      	bne.n	200087a2 <UART_SetConfig+0x18a>
2000879a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
2000879e:	64bb      	str	r3, [r7, #72]	@ 0x48
200087a0:	e001      	b.n	200087a6 <UART_SetConfig+0x18e>
200087a2:	2300      	movs	r3, #0
200087a4:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
200087a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200087a8:	681a      	ldr	r2, [r3, #0]
200087aa:	4b19      	ldr	r3, [pc, #100]	@ (20008810 <UART_SetConfig+0x1f8>)
200087ac:	429a      	cmp	r2, r3
200087ae:	d005      	beq.n	200087bc <UART_SetConfig+0x1a4>
200087b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200087b2:	681a      	ldr	r2, [r3, #0]
200087b4:	4b18      	ldr	r3, [pc, #96]	@ (20008818 <UART_SetConfig+0x200>)
200087b6:	429a      	cmp	r2, r3
200087b8:	f040 8094 	bne.w	200088e4 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
200087bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
200087be:	2200      	movs	r2, #0
200087c0:	623b      	str	r3, [r7, #32]
200087c2:	627a      	str	r2, [r7, #36]	@ 0x24
200087c4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
200087c8:	f7fd fade 	bl	20005d88 <HAL_RCCEx_GetPeriphCLKFreq>
200087cc:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
200087ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
200087d0:	2b00      	cmp	r3, #0
200087d2:	f000 80f7 	beq.w	200089c4 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
200087d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200087d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
200087da:	4a1c      	ldr	r2, [pc, #112]	@ (2000884c <UART_SetConfig+0x234>)
200087dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
200087e0:	461a      	mov	r2, r3
200087e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
200087e4:	fbb3 f3f2 	udiv	r3, r3, r2
200087e8:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
200087ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200087ec:	685a      	ldr	r2, [r3, #4]
200087ee:	4613      	mov	r3, r2
200087f0:	005b      	lsls	r3, r3, #1
200087f2:	4413      	add	r3, r2
200087f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
200087f6:	429a      	cmp	r2, r3
200087f8:	d305      	bcc.n	20008806 <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
200087fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200087fc:	685b      	ldr	r3, [r3, #4]
200087fe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
20008800:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
20008802:	429a      	cmp	r2, r3
20008804:	d924      	bls.n	20008850 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
20008806:	2301      	movs	r3, #1
20008808:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
2000880c:	e069      	b.n	200088e2 <UART_SetConfig+0x2ca>
2000880e:	bf00      	nop
20008810:	44002400 	.word	0x44002400
20008814:	cfff69f3 	.word	0xcfff69f3
20008818:	54002400 	.word	0x54002400
2000881c:	40013800 	.word	0x40013800
20008820:	40004400 	.word	0x40004400
20008824:	40004800 	.word	0x40004800
20008828:	40004c00 	.word	0x40004c00
2000882c:	40005000 	.word	0x40005000
20008830:	40006400 	.word	0x40006400
20008834:	40007800 	.word	0x40007800
20008838:	40007c00 	.word	0x40007c00
2000883c:	40008000 	.word	0x40008000
20008840:	40006800 	.word	0x40006800
20008844:	40006c00 	.word	0x40006c00
20008848:	40008400 	.word	0x40008400
2000884c:	2000b328 	.word	0x2000b328
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
20008850:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20008852:	2200      	movs	r2, #0
20008854:	61bb      	str	r3, [r7, #24]
20008856:	61fa      	str	r2, [r7, #28]
20008858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000885a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000885c:	4a64      	ldr	r2, [pc, #400]	@ (200089f0 <UART_SetConfig+0x3d8>)
2000885e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
20008862:	b29b      	uxth	r3, r3
20008864:	2200      	movs	r2, #0
20008866:	613b      	str	r3, [r7, #16]
20008868:	617a      	str	r2, [r7, #20]
2000886a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
2000886e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
20008872:	f7f7 ffa5 	bl	200007c0 <__aeabi_uldivmod>
20008876:	4602      	mov	r2, r0
20008878:	460b      	mov	r3, r1
2000887a:	4610      	mov	r0, r2
2000887c:	4619      	mov	r1, r3
2000887e:	f04f 0200 	mov.w	r2, #0
20008882:	f04f 0300 	mov.w	r3, #0
20008886:	020b      	lsls	r3, r1, #8
20008888:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
2000888c:	0202      	lsls	r2, r0, #8
2000888e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20008890:	6849      	ldr	r1, [r1, #4]
20008892:	0849      	lsrs	r1, r1, #1
20008894:	2000      	movs	r0, #0
20008896:	460c      	mov	r4, r1
20008898:	4605      	mov	r5, r0
2000889a:	eb12 0804 	adds.w	r8, r2, r4
2000889e:	eb43 0905 	adc.w	r9, r3, r5
200088a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200088a4:	685b      	ldr	r3, [r3, #4]
200088a6:	2200      	movs	r2, #0
200088a8:	60bb      	str	r3, [r7, #8]
200088aa:	60fa      	str	r2, [r7, #12]
200088ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
200088b0:	4640      	mov	r0, r8
200088b2:	4649      	mov	r1, r9
200088b4:	f7f7 ff84 	bl	200007c0 <__aeabi_uldivmod>
200088b8:	4602      	mov	r2, r0
200088ba:	460b      	mov	r3, r1
200088bc:	4613      	mov	r3, r2
200088be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
200088c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200088c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
200088c6:	d308      	bcc.n	200088da <UART_SetConfig+0x2c2>
200088c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200088ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
200088ce:	d204      	bcs.n	200088da <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
200088d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200088d2:	681b      	ldr	r3, [r3, #0]
200088d4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
200088d6:	60da      	str	r2, [r3, #12]
200088d8:	e003      	b.n	200088e2 <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
200088da:	2301      	movs	r3, #1
200088dc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
200088e0:	e070      	b.n	200089c4 <UART_SetConfig+0x3ac>
200088e2:	e06f      	b.n	200089c4 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
200088e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200088e6:	69db      	ldr	r3, [r3, #28]
200088e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
200088ec:	d13c      	bne.n	20008968 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
200088ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
200088f0:	2200      	movs	r2, #0
200088f2:	603b      	str	r3, [r7, #0]
200088f4:	607a      	str	r2, [r7, #4]
200088f6:	e9d7 0100 	ldrd	r0, r1, [r7]
200088fa:	f7fd fa45 	bl	20005d88 <HAL_RCCEx_GetPeriphCLKFreq>
200088fe:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
20008900:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20008902:	2b00      	cmp	r3, #0
20008904:	d05e      	beq.n	200089c4 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
20008906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20008908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
2000890a:	4a39      	ldr	r2, [pc, #228]	@ (200089f0 <UART_SetConfig+0x3d8>)
2000890c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
20008910:	461a      	mov	r2, r3
20008912:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
20008914:	fbb3 f3f2 	udiv	r3, r3, r2
20008918:	005a      	lsls	r2, r3, #1
2000891a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000891c:	685b      	ldr	r3, [r3, #4]
2000891e:	085b      	lsrs	r3, r3, #1
20008920:	441a      	add	r2, r3
20008922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20008924:	685b      	ldr	r3, [r3, #4]
20008926:	fbb2 f3f3 	udiv	r3, r2, r3
2000892a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
2000892c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
2000892e:	2b0f      	cmp	r3, #15
20008930:	d916      	bls.n	20008960 <UART_SetConfig+0x348>
20008932:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20008934:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
20008938:	d212      	bcs.n	20008960 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
2000893a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
2000893c:	b29b      	uxth	r3, r3
2000893e:	f023 030f 	bic.w	r3, r3, #15
20008942:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
20008944:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20008946:	085b      	lsrs	r3, r3, #1
20008948:	b29b      	uxth	r3, r3
2000894a:	f003 0307 	and.w	r3, r3, #7
2000894e:	b29a      	uxth	r2, r3
20008950:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
20008952:	4313      	orrs	r3, r2
20008954:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
20008956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20008958:	681b      	ldr	r3, [r3, #0]
2000895a:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
2000895c:	60da      	str	r2, [r3, #12]
2000895e:	e031      	b.n	200089c4 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
20008960:	2301      	movs	r3, #1
20008962:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
20008966:	e02d      	b.n	200089c4 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
20008968:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
2000896a:	2200      	movs	r2, #0
2000896c:	469a      	mov	sl, r3
2000896e:	4693      	mov	fp, r2
20008970:	4650      	mov	r0, sl
20008972:	4659      	mov	r1, fp
20008974:	f7fd fa08 	bl	20005d88 <HAL_RCCEx_GetPeriphCLKFreq>
20008978:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
2000897a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
2000897c:	2b00      	cmp	r3, #0
2000897e:	d021      	beq.n	200089c4 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
20008980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20008982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20008984:	4a1a      	ldr	r2, [pc, #104]	@ (200089f0 <UART_SetConfig+0x3d8>)
20008986:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
2000898a:	461a      	mov	r2, r3
2000898c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
2000898e:	fbb3 f2f2 	udiv	r2, r3, r2
20008992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
20008994:	685b      	ldr	r3, [r3, #4]
20008996:	085b      	lsrs	r3, r3, #1
20008998:	441a      	add	r2, r3
2000899a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
2000899c:	685b      	ldr	r3, [r3, #4]
2000899e:	fbb2 f3f3 	udiv	r3, r2, r3
200089a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
200089a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200089a6:	2b0f      	cmp	r3, #15
200089a8:	d909      	bls.n	200089be <UART_SetConfig+0x3a6>
200089aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200089ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
200089b0:	d205      	bcs.n	200089be <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
200089b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
200089b4:	b29a      	uxth	r2, r3
200089b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200089b8:	681b      	ldr	r3, [r3, #0]
200089ba:	60da      	str	r2, [r3, #12]
200089bc:	e002      	b.n	200089c4 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
200089be:	2301      	movs	r3, #1
200089c0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
200089c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200089c6:	2201      	movs	r2, #1
200089c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
200089cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200089ce:	2201      	movs	r2, #1
200089d0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
200089d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200089d6:	2200      	movs	r2, #0
200089d8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
200089da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
200089dc:	2200      	movs	r2, #0
200089de:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
200089e0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
200089e4:	4618      	mov	r0, r3
200089e6:	3750      	adds	r7, #80	@ 0x50
200089e8:	46bd      	mov	sp, r7
200089ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
200089ee:	bf00      	nop
200089f0:	2000b328 	.word	0x2000b328

200089f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
200089f4:	b480      	push	{r7}
200089f6:	b083      	sub	sp, #12
200089f8:	af00      	add	r7, sp, #0
200089fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
200089fc:	687b      	ldr	r3, [r7, #4]
200089fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008a00:	f003 0308 	and.w	r3, r3, #8
20008a04:	2b00      	cmp	r3, #0
20008a06:	d00a      	beq.n	20008a1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
20008a08:	687b      	ldr	r3, [r7, #4]
20008a0a:	681b      	ldr	r3, [r3, #0]
20008a0c:	685b      	ldr	r3, [r3, #4]
20008a0e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
20008a12:	687b      	ldr	r3, [r7, #4]
20008a14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
20008a16:	687b      	ldr	r3, [r7, #4]
20008a18:	681b      	ldr	r3, [r3, #0]
20008a1a:	430a      	orrs	r2, r1
20008a1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
20008a1e:	687b      	ldr	r3, [r7, #4]
20008a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008a22:	f003 0301 	and.w	r3, r3, #1
20008a26:	2b00      	cmp	r3, #0
20008a28:	d00a      	beq.n	20008a40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
20008a2a:	687b      	ldr	r3, [r7, #4]
20008a2c:	681b      	ldr	r3, [r3, #0]
20008a2e:	685b      	ldr	r3, [r3, #4]
20008a30:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
20008a34:	687b      	ldr	r3, [r7, #4]
20008a36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
20008a38:	687b      	ldr	r3, [r7, #4]
20008a3a:	681b      	ldr	r3, [r3, #0]
20008a3c:	430a      	orrs	r2, r1
20008a3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
20008a40:	687b      	ldr	r3, [r7, #4]
20008a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008a44:	f003 0302 	and.w	r3, r3, #2
20008a48:	2b00      	cmp	r3, #0
20008a4a:	d00a      	beq.n	20008a62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
20008a4c:	687b      	ldr	r3, [r7, #4]
20008a4e:	681b      	ldr	r3, [r3, #0]
20008a50:	685b      	ldr	r3, [r3, #4]
20008a52:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
20008a56:	687b      	ldr	r3, [r7, #4]
20008a58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
20008a5a:	687b      	ldr	r3, [r7, #4]
20008a5c:	681b      	ldr	r3, [r3, #0]
20008a5e:	430a      	orrs	r2, r1
20008a60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
20008a62:	687b      	ldr	r3, [r7, #4]
20008a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008a66:	f003 0304 	and.w	r3, r3, #4
20008a6a:	2b00      	cmp	r3, #0
20008a6c:	d00a      	beq.n	20008a84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
20008a6e:	687b      	ldr	r3, [r7, #4]
20008a70:	681b      	ldr	r3, [r3, #0]
20008a72:	685b      	ldr	r3, [r3, #4]
20008a74:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
20008a78:	687b      	ldr	r3, [r7, #4]
20008a7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
20008a7c:	687b      	ldr	r3, [r7, #4]
20008a7e:	681b      	ldr	r3, [r3, #0]
20008a80:	430a      	orrs	r2, r1
20008a82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
20008a84:	687b      	ldr	r3, [r7, #4]
20008a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008a88:	f003 0310 	and.w	r3, r3, #16
20008a8c:	2b00      	cmp	r3, #0
20008a8e:	d00a      	beq.n	20008aa6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
20008a90:	687b      	ldr	r3, [r7, #4]
20008a92:	681b      	ldr	r3, [r3, #0]
20008a94:	689b      	ldr	r3, [r3, #8]
20008a96:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
20008a9a:	687b      	ldr	r3, [r7, #4]
20008a9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
20008a9e:	687b      	ldr	r3, [r7, #4]
20008aa0:	681b      	ldr	r3, [r3, #0]
20008aa2:	430a      	orrs	r2, r1
20008aa4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
20008aa6:	687b      	ldr	r3, [r7, #4]
20008aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008aaa:	f003 0320 	and.w	r3, r3, #32
20008aae:	2b00      	cmp	r3, #0
20008ab0:	d00a      	beq.n	20008ac8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
20008ab2:	687b      	ldr	r3, [r7, #4]
20008ab4:	681b      	ldr	r3, [r3, #0]
20008ab6:	689b      	ldr	r3, [r3, #8]
20008ab8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
20008abc:	687b      	ldr	r3, [r7, #4]
20008abe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
20008ac0:	687b      	ldr	r3, [r7, #4]
20008ac2:	681b      	ldr	r3, [r3, #0]
20008ac4:	430a      	orrs	r2, r1
20008ac6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
20008ac8:	687b      	ldr	r3, [r7, #4]
20008aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
20008ad0:	2b00      	cmp	r3, #0
20008ad2:	d01a      	beq.n	20008b0a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
20008ad4:	687b      	ldr	r3, [r7, #4]
20008ad6:	681b      	ldr	r3, [r3, #0]
20008ad8:	685b      	ldr	r3, [r3, #4]
20008ada:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
20008ade:	687b      	ldr	r3, [r7, #4]
20008ae0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
20008ae2:	687b      	ldr	r3, [r7, #4]
20008ae4:	681b      	ldr	r3, [r3, #0]
20008ae6:	430a      	orrs	r2, r1
20008ae8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
20008aea:	687b      	ldr	r3, [r7, #4]
20008aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20008aee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
20008af2:	d10a      	bne.n	20008b0a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
20008af4:	687b      	ldr	r3, [r7, #4]
20008af6:	681b      	ldr	r3, [r3, #0]
20008af8:	685b      	ldr	r3, [r3, #4]
20008afa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
20008afe:	687b      	ldr	r3, [r7, #4]
20008b00:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
20008b02:	687b      	ldr	r3, [r7, #4]
20008b04:	681b      	ldr	r3, [r3, #0]
20008b06:	430a      	orrs	r2, r1
20008b08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
20008b0a:	687b      	ldr	r3, [r7, #4]
20008b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
20008b0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
20008b12:	2b00      	cmp	r3, #0
20008b14:	d00a      	beq.n	20008b2c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
20008b16:	687b      	ldr	r3, [r7, #4]
20008b18:	681b      	ldr	r3, [r3, #0]
20008b1a:	685b      	ldr	r3, [r3, #4]
20008b1c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
20008b20:	687b      	ldr	r3, [r7, #4]
20008b22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
20008b24:	687b      	ldr	r3, [r7, #4]
20008b26:	681b      	ldr	r3, [r3, #0]
20008b28:	430a      	orrs	r2, r1
20008b2a:	605a      	str	r2, [r3, #4]
  }
}
20008b2c:	bf00      	nop
20008b2e:	370c      	adds	r7, #12
20008b30:	46bd      	mov	sp, r7
20008b32:	f85d 7b04 	ldr.w	r7, [sp], #4
20008b36:	4770      	bx	lr

20008b38 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
20008b38:	b580      	push	{r7, lr}
20008b3a:	b098      	sub	sp, #96	@ 0x60
20008b3c:	af02      	add	r7, sp, #8
20008b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
20008b40:	687b      	ldr	r3, [r7, #4]
20008b42:	2200      	movs	r2, #0
20008b44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
20008b48:	f7f8 f828 	bl	20000b9c <HAL_GetTick>
20008b4c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
20008b4e:	687b      	ldr	r3, [r7, #4]
20008b50:	681b      	ldr	r3, [r3, #0]
20008b52:	681b      	ldr	r3, [r3, #0]
20008b54:	f003 0308 	and.w	r3, r3, #8
20008b58:	2b08      	cmp	r3, #8
20008b5a:	d12f      	bne.n	20008bbc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
20008b5c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
20008b60:	9300      	str	r3, [sp, #0]
20008b62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20008b64:	2200      	movs	r2, #0
20008b66:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
20008b6a:	6878      	ldr	r0, [r7, #4]
20008b6c:	f000 f88e 	bl	20008c8c <UART_WaitOnFlagUntilTimeout>
20008b70:	4603      	mov	r3, r0
20008b72:	2b00      	cmp	r3, #0
20008b74:	d022      	beq.n	20008bbc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
20008b76:	687b      	ldr	r3, [r7, #4]
20008b78:	681b      	ldr	r3, [r3, #0]
20008b7a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20008b7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20008b7e:	e853 3f00 	ldrex	r3, [r3]
20008b82:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
20008b84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20008b86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
20008b8a:	653b      	str	r3, [r7, #80]	@ 0x50
20008b8c:	687b      	ldr	r3, [r7, #4]
20008b8e:	681b      	ldr	r3, [r3, #0]
20008b90:	461a      	mov	r2, r3
20008b92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
20008b94:	647b      	str	r3, [r7, #68]	@ 0x44
20008b96:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20008b98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
20008b9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
20008b9c:	e841 2300 	strex	r3, r2, [r1]
20008ba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
20008ba2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
20008ba4:	2b00      	cmp	r3, #0
20008ba6:	d1e6      	bne.n	20008b76 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
20008ba8:	687b      	ldr	r3, [r7, #4]
20008baa:	2220      	movs	r2, #32
20008bac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
20008bb0:	687b      	ldr	r3, [r7, #4]
20008bb2:	2200      	movs	r2, #0
20008bb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
20008bb8:	2303      	movs	r3, #3
20008bba:	e063      	b.n	20008c84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
20008bbc:	687b      	ldr	r3, [r7, #4]
20008bbe:	681b      	ldr	r3, [r3, #0]
20008bc0:	681b      	ldr	r3, [r3, #0]
20008bc2:	f003 0304 	and.w	r3, r3, #4
20008bc6:	2b04      	cmp	r3, #4
20008bc8:	d149      	bne.n	20008c5e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
20008bca:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
20008bce:	9300      	str	r3, [sp, #0]
20008bd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
20008bd2:	2200      	movs	r2, #0
20008bd4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
20008bd8:	6878      	ldr	r0, [r7, #4]
20008bda:	f000 f857 	bl	20008c8c <UART_WaitOnFlagUntilTimeout>
20008bde:	4603      	mov	r3, r0
20008be0:	2b00      	cmp	r3, #0
20008be2:	d03c      	beq.n	20008c5e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
20008be4:	687b      	ldr	r3, [r7, #4]
20008be6:	681b      	ldr	r3, [r3, #0]
20008be8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20008bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20008bec:	e853 3f00 	ldrex	r3, [r3]
20008bf0:	623b      	str	r3, [r7, #32]
   return(result);
20008bf2:	6a3b      	ldr	r3, [r7, #32]
20008bf4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
20008bf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
20008bfa:	687b      	ldr	r3, [r7, #4]
20008bfc:	681b      	ldr	r3, [r3, #0]
20008bfe:	461a      	mov	r2, r3
20008c00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20008c02:	633b      	str	r3, [r7, #48]	@ 0x30
20008c04:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20008c06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
20008c08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
20008c0a:	e841 2300 	strex	r3, r2, [r1]
20008c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
20008c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
20008c12:	2b00      	cmp	r3, #0
20008c14:	d1e6      	bne.n	20008be4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
20008c16:	687b      	ldr	r3, [r7, #4]
20008c18:	681b      	ldr	r3, [r3, #0]
20008c1a:	3308      	adds	r3, #8
20008c1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20008c1e:	693b      	ldr	r3, [r7, #16]
20008c20:	e853 3f00 	ldrex	r3, [r3]
20008c24:	60fb      	str	r3, [r7, #12]
   return(result);
20008c26:	68fb      	ldr	r3, [r7, #12]
20008c28:	f023 0301 	bic.w	r3, r3, #1
20008c2c:	64bb      	str	r3, [r7, #72]	@ 0x48
20008c2e:	687b      	ldr	r3, [r7, #4]
20008c30:	681b      	ldr	r3, [r3, #0]
20008c32:	3308      	adds	r3, #8
20008c34:	6cba      	ldr	r2, [r7, #72]	@ 0x48
20008c36:	61fa      	str	r2, [r7, #28]
20008c38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20008c3a:	69b9      	ldr	r1, [r7, #24]
20008c3c:	69fa      	ldr	r2, [r7, #28]
20008c3e:	e841 2300 	strex	r3, r2, [r1]
20008c42:	617b      	str	r3, [r7, #20]
   return(result);
20008c44:	697b      	ldr	r3, [r7, #20]
20008c46:	2b00      	cmp	r3, #0
20008c48:	d1e5      	bne.n	20008c16 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
20008c4a:	687b      	ldr	r3, [r7, #4]
20008c4c:	2220      	movs	r2, #32
20008c4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
20008c52:	687b      	ldr	r3, [r7, #4]
20008c54:	2200      	movs	r2, #0
20008c56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
20008c5a:	2303      	movs	r3, #3
20008c5c:	e012      	b.n	20008c84 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
20008c5e:	687b      	ldr	r3, [r7, #4]
20008c60:	2220      	movs	r2, #32
20008c62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
20008c66:	687b      	ldr	r3, [r7, #4]
20008c68:	2220      	movs	r2, #32
20008c6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20008c6e:	687b      	ldr	r3, [r7, #4]
20008c70:	2200      	movs	r2, #0
20008c72:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
20008c74:	687b      	ldr	r3, [r7, #4]
20008c76:	2200      	movs	r2, #0
20008c78:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
20008c7a:	687b      	ldr	r3, [r7, #4]
20008c7c:	2200      	movs	r2, #0
20008c7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
20008c82:	2300      	movs	r3, #0
}
20008c84:	4618      	mov	r0, r3
20008c86:	3758      	adds	r7, #88	@ 0x58
20008c88:	46bd      	mov	sp, r7
20008c8a:	bd80      	pop	{r7, pc}

20008c8c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
20008c8c:	b580      	push	{r7, lr}
20008c8e:	b084      	sub	sp, #16
20008c90:	af00      	add	r7, sp, #0
20008c92:	60f8      	str	r0, [r7, #12]
20008c94:	60b9      	str	r1, [r7, #8]
20008c96:	603b      	str	r3, [r7, #0]
20008c98:	4613      	mov	r3, r2
20008c9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
20008c9c:	e04f      	b.n	20008d3e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
20008c9e:	69bb      	ldr	r3, [r7, #24]
20008ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
20008ca4:	d04b      	beq.n	20008d3e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
20008ca6:	f7f7 ff79 	bl	20000b9c <HAL_GetTick>
20008caa:	4602      	mov	r2, r0
20008cac:	683b      	ldr	r3, [r7, #0]
20008cae:	1ad3      	subs	r3, r2, r3
20008cb0:	69ba      	ldr	r2, [r7, #24]
20008cb2:	429a      	cmp	r2, r3
20008cb4:	d302      	bcc.n	20008cbc <UART_WaitOnFlagUntilTimeout+0x30>
20008cb6:	69bb      	ldr	r3, [r7, #24]
20008cb8:	2b00      	cmp	r3, #0
20008cba:	d101      	bne.n	20008cc0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
20008cbc:	2303      	movs	r3, #3
20008cbe:	e04e      	b.n	20008d5e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
20008cc0:	68fb      	ldr	r3, [r7, #12]
20008cc2:	681b      	ldr	r3, [r3, #0]
20008cc4:	681b      	ldr	r3, [r3, #0]
20008cc6:	f003 0304 	and.w	r3, r3, #4
20008cca:	2b00      	cmp	r3, #0
20008ccc:	d037      	beq.n	20008d3e <UART_WaitOnFlagUntilTimeout+0xb2>
20008cce:	68bb      	ldr	r3, [r7, #8]
20008cd0:	2b80      	cmp	r3, #128	@ 0x80
20008cd2:	d034      	beq.n	20008d3e <UART_WaitOnFlagUntilTimeout+0xb2>
20008cd4:	68bb      	ldr	r3, [r7, #8]
20008cd6:	2b40      	cmp	r3, #64	@ 0x40
20008cd8:	d031      	beq.n	20008d3e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
20008cda:	68fb      	ldr	r3, [r7, #12]
20008cdc:	681b      	ldr	r3, [r3, #0]
20008cde:	69db      	ldr	r3, [r3, #28]
20008ce0:	f003 0308 	and.w	r3, r3, #8
20008ce4:	2b08      	cmp	r3, #8
20008ce6:	d110      	bne.n	20008d0a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
20008ce8:	68fb      	ldr	r3, [r7, #12]
20008cea:	681b      	ldr	r3, [r3, #0]
20008cec:	2208      	movs	r2, #8
20008cee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
20008cf0:	68f8      	ldr	r0, [r7, #12]
20008cf2:	f000 f838 	bl	20008d66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
20008cf6:	68fb      	ldr	r3, [r7, #12]
20008cf8:	2208      	movs	r2, #8
20008cfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
20008cfe:	68fb      	ldr	r3, [r7, #12]
20008d00:	2200      	movs	r2, #0
20008d02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
20008d06:	2301      	movs	r3, #1
20008d08:	e029      	b.n	20008d5e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
20008d0a:	68fb      	ldr	r3, [r7, #12]
20008d0c:	681b      	ldr	r3, [r3, #0]
20008d0e:	69db      	ldr	r3, [r3, #28]
20008d10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
20008d14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
20008d18:	d111      	bne.n	20008d3e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
20008d1a:	68fb      	ldr	r3, [r7, #12]
20008d1c:	681b      	ldr	r3, [r3, #0]
20008d1e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
20008d22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
20008d24:	68f8      	ldr	r0, [r7, #12]
20008d26:	f000 f81e 	bl	20008d66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
20008d2a:	68fb      	ldr	r3, [r7, #12]
20008d2c:	2220      	movs	r2, #32
20008d2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
20008d32:	68fb      	ldr	r3, [r7, #12]
20008d34:	2200      	movs	r2, #0
20008d36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
20008d3a:	2303      	movs	r3, #3
20008d3c:	e00f      	b.n	20008d5e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
20008d3e:	68fb      	ldr	r3, [r7, #12]
20008d40:	681b      	ldr	r3, [r3, #0]
20008d42:	69da      	ldr	r2, [r3, #28]
20008d44:	68bb      	ldr	r3, [r7, #8]
20008d46:	4013      	ands	r3, r2
20008d48:	68ba      	ldr	r2, [r7, #8]
20008d4a:	429a      	cmp	r2, r3
20008d4c:	bf0c      	ite	eq
20008d4e:	2301      	moveq	r3, #1
20008d50:	2300      	movne	r3, #0
20008d52:	b2db      	uxtb	r3, r3
20008d54:	461a      	mov	r2, r3
20008d56:	79fb      	ldrb	r3, [r7, #7]
20008d58:	429a      	cmp	r2, r3
20008d5a:	d0a0      	beq.n	20008c9e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
20008d5c:	2300      	movs	r3, #0
}
20008d5e:	4618      	mov	r0, r3
20008d60:	3710      	adds	r7, #16
20008d62:	46bd      	mov	sp, r7
20008d64:	bd80      	pop	{r7, pc}

20008d66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
20008d66:	b480      	push	{r7}
20008d68:	b095      	sub	sp, #84	@ 0x54
20008d6a:	af00      	add	r7, sp, #0
20008d6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
20008d6e:	687b      	ldr	r3, [r7, #4]
20008d70:	681b      	ldr	r3, [r3, #0]
20008d72:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20008d74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
20008d76:	e853 3f00 	ldrex	r3, [r3]
20008d7a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
20008d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
20008d7e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
20008d82:	64fb      	str	r3, [r7, #76]	@ 0x4c
20008d84:	687b      	ldr	r3, [r7, #4]
20008d86:	681b      	ldr	r3, [r3, #0]
20008d88:	461a      	mov	r2, r3
20008d8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
20008d8c:	643b      	str	r3, [r7, #64]	@ 0x40
20008d8e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20008d90:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
20008d92:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
20008d94:	e841 2300 	strex	r3, r2, [r1]
20008d98:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
20008d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
20008d9c:	2b00      	cmp	r3, #0
20008d9e:	d1e6      	bne.n	20008d6e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
20008da0:	687b      	ldr	r3, [r7, #4]
20008da2:	681b      	ldr	r3, [r3, #0]
20008da4:	3308      	adds	r3, #8
20008da6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20008da8:	6a3b      	ldr	r3, [r7, #32]
20008daa:	e853 3f00 	ldrex	r3, [r3]
20008dae:	61fb      	str	r3, [r7, #28]
   return(result);
20008db0:	69fb      	ldr	r3, [r7, #28]
20008db2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
20008db6:	f023 0301 	bic.w	r3, r3, #1
20008dba:	64bb      	str	r3, [r7, #72]	@ 0x48
20008dbc:	687b      	ldr	r3, [r7, #4]
20008dbe:	681b      	ldr	r3, [r3, #0]
20008dc0:	3308      	adds	r3, #8
20008dc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
20008dc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
20008dc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20008dc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
20008dca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
20008dcc:	e841 2300 	strex	r3, r2, [r1]
20008dd0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
20008dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
20008dd4:	2b00      	cmp	r3, #0
20008dd6:	d1e3      	bne.n	20008da0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
20008dd8:	687b      	ldr	r3, [r7, #4]
20008dda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
20008ddc:	2b01      	cmp	r3, #1
20008dde:	d118      	bne.n	20008e12 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
20008de0:	687b      	ldr	r3, [r7, #4]
20008de2:	681b      	ldr	r3, [r3, #0]
20008de4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
20008de6:	68fb      	ldr	r3, [r7, #12]
20008de8:	e853 3f00 	ldrex	r3, [r3]
20008dec:	60bb      	str	r3, [r7, #8]
   return(result);
20008dee:	68bb      	ldr	r3, [r7, #8]
20008df0:	f023 0310 	bic.w	r3, r3, #16
20008df4:	647b      	str	r3, [r7, #68]	@ 0x44
20008df6:	687b      	ldr	r3, [r7, #4]
20008df8:	681b      	ldr	r3, [r3, #0]
20008dfa:	461a      	mov	r2, r3
20008dfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
20008dfe:	61bb      	str	r3, [r7, #24]
20008e00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
20008e02:	6979      	ldr	r1, [r7, #20]
20008e04:	69ba      	ldr	r2, [r7, #24]
20008e06:	e841 2300 	strex	r3, r2, [r1]
20008e0a:	613b      	str	r3, [r7, #16]
   return(result);
20008e0c:	693b      	ldr	r3, [r7, #16]
20008e0e:	2b00      	cmp	r3, #0
20008e10:	d1e6      	bne.n	20008de0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
20008e12:	687b      	ldr	r3, [r7, #4]
20008e14:	2220      	movs	r2, #32
20008e16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
20008e1a:	687b      	ldr	r3, [r7, #4]
20008e1c:	2200      	movs	r2, #0
20008e1e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
20008e20:	687b      	ldr	r3, [r7, #4]
20008e22:	2200      	movs	r2, #0
20008e24:	675a      	str	r2, [r3, #116]	@ 0x74
}
20008e26:	bf00      	nop
20008e28:	3754      	adds	r7, #84	@ 0x54
20008e2a:	46bd      	mov	sp, r7
20008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
20008e30:	4770      	bx	lr

20008e32 <LL_DLYB_Enable>:
  * @param  DLYBx DLYB Instance
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Enable(DLYB_TypeDef *DLYBx)
{
20008e32:	b480      	push	{r7}
20008e34:	b083      	sub	sp, #12
20008e36:	af00      	add	r7, sp, #0
20008e38:	6078      	str	r0, [r7, #4]
  SET_BIT(DLYBx->CR, DLYB_CR_DEN);
20008e3a:	687b      	ldr	r3, [r7, #4]
20008e3c:	681b      	ldr	r3, [r3, #0]
20008e3e:	f043 0201 	orr.w	r2, r3, #1
20008e42:	687b      	ldr	r3, [r7, #4]
20008e44:	601a      	str	r2, [r3, #0]
}
20008e46:	bf00      	nop
20008e48:	370c      	adds	r7, #12
20008e4a:	46bd      	mov	sp, r7
20008e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
20008e50:	4770      	bx	lr

20008e52 <LL_DLYB_Disable>:
  * @param  DLYBx DLYB Instance.
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Disable(DLYB_TypeDef *DLYBx)
{
20008e52:	b480      	push	{r7}
20008e54:	b083      	sub	sp, #12
20008e56:	af00      	add	r7, sp, #0
20008e58:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(DLYBx->CR, DLYB_CR_DEN);
20008e5a:	687b      	ldr	r3, [r7, #4]
20008e5c:	681b      	ldr	r3, [r3, #0]
20008e5e:	f023 0201 	bic.w	r2, r3, #1
20008e62:	687b      	ldr	r3, [r7, #4]
20008e64:	601a      	str	r2, [r3, #0]
}
20008e66:	bf00      	nop
20008e68:	370c      	adds	r7, #12
20008e6a:	46bd      	mov	sp, r7
20008e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
20008e70:	4770      	bx	lr
	...

20008e74 <HAL_XSPI_Init>:
  *         in the XSPI_InitTypeDef and initialize the associated handle.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Init(XSPI_HandleTypeDef *hxspi)
{
20008e74:	b580      	push	{r7, lr}
20008e76:	b086      	sub	sp, #24
20008e78:	af02      	add	r7, sp, #8
20008e7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
20008e7c:	2300      	movs	r3, #0
20008e7e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
20008e80:	f7f7 fe8c 	bl	20000b9c <HAL_GetTick>
20008e84:	60b8      	str	r0, [r7, #8]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
20008e86:	687b      	ldr	r3, [r7, #4]
20008e88:	2b00      	cmp	r3, #0
20008e8a:	d102      	bne.n	20008e92 <HAL_XSPI_Init+0x1e>
  {
    status = HAL_ERROR;
20008e8c:	2301      	movs	r3, #1
20008e8e:	73fb      	strb	r3, [r7, #15]
20008e90:	e0bc      	b.n	2000900c <HAL_XSPI_Init+0x198>
    assert_param(IS_XSPI_CLK_PRESCALER(hxspi->Init.ClockPrescaler));
    assert_param(IS_XSPI_SAMPLE_SHIFTING(hxspi->Init.SampleShifting));
    assert_param(IS_XSPI_DHQC(hxspi->Init.DelayHoldQuarterCycle));
    assert_param(IS_XSPI_CS_BOUND(hxspi->Init.ChipSelectBoundary));
    assert_param(IS_XSPI_FIFO_THRESHOLD_BYTE(hxspi->Init.FifoThresholdByte));
    if (IS_OSPI_ALL_INSTANCE(hxspi->Instance))
20008e92:	687b      	ldr	r3, [r7, #4]
20008e94:	681b      	ldr	r3, [r3, #0]
20008e96:	4a60      	ldr	r2, [pc, #384]	@ (20009018 <HAL_XSPI_Init+0x1a4>)
20008e98:	4293      	cmp	r3, r2
    {
      assert_param(IS_XSPI_DLYB_BYPASS(hxspi->Init.DelayBlockBypass));
    }
    /* Initialize error code */
    hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
20008e9a:	687b      	ldr	r3, [r7, #4]
20008e9c:	2200      	movs	r2, #0
20008e9e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hxspi->State == HAL_XSPI_STATE_RESET)
20008ea0:	687b      	ldr	r3, [r7, #4]
20008ea2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20008ea4:	2b00      	cmp	r3, #0
20008ea6:	f040 80b1 	bne.w	2000900c <HAL_XSPI_Init+0x198>

      /* Init the low level hardware */
      hxspi->MspInitCallback(hxspi);
#else
      /* Initialization of the low level hardware */
      HAL_XSPI_MspInit(hxspi);
20008eaa:	6878      	ldr	r0, [r7, #4]
20008eac:	f000 f8ba 	bl	20009024 <HAL_XSPI_MspInit>
#endif /* defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the XSPI memory access */
      (void)HAL_XSPI_SetTimeout(hxspi, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
20008eb0:	f241 3188 	movw	r1, #5000	@ 0x1388
20008eb4:	6878      	ldr	r0, [r7, #4]
20008eb6:	f000 fbf4 	bl	200096a2 <HAL_XSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, free running clock, clock mode */
      MODIFY_REG(hxspi->Instance->DCR1,
20008eba:	687b      	ldr	r3, [r7, #4]
20008ebc:	681b      	ldr	r3, [r3, #0]
20008ebe:	689a      	ldr	r2, [r3, #8]
20008ec0:	4b56      	ldr	r3, [pc, #344]	@ (2000901c <HAL_XSPI_Init+0x1a8>)
20008ec2:	4013      	ands	r3, r2
20008ec4:	687a      	ldr	r2, [r7, #4]
20008ec6:	68d1      	ldr	r1, [r2, #12]
20008ec8:	687a      	ldr	r2, [r7, #4]
20008eca:	6912      	ldr	r2, [r2, #16]
20008ecc:	0412      	lsls	r2, r2, #16
20008ece:	4311      	orrs	r1, r2
20008ed0:	687a      	ldr	r2, [r7, #4]
20008ed2:	6952      	ldr	r2, [r2, #20]
20008ed4:	3a01      	subs	r2, #1
20008ed6:	0212      	lsls	r2, r2, #8
20008ed8:	4311      	orrs	r1, r2
20008eda:	687a      	ldr	r2, [r7, #4]
20008edc:	69d2      	ldr	r2, [r2, #28]
20008ede:	4311      	orrs	r1, r2
20008ee0:	687a      	ldr	r2, [r7, #4]
20008ee2:	6812      	ldr	r2, [r2, #0]
20008ee4:	430b      	orrs	r3, r1
20008ee6:	6093      	str	r3, [r2, #8]
                 (XSPI_DCR1_MTYP | XSPI_DCR1_DEVSIZE | XSPI_DCR1_CSHT | XSPI_DCR1_FRCK | XSPI_DCR1_CKMODE),
                 (hxspi->Init.MemoryType | ((hxspi->Init.MemorySize) << XSPI_DCR1_DEVSIZE_Pos) |
                  ((hxspi->Init.ChipSelectHighTimeCycle - 1U) << XSPI_DCR1_CSHT_Pos) | hxspi->Init.ClockMode));

      /* Configure delay block bypass */
      if (IS_OSPI_ALL_INSTANCE(hxspi->Instance))
20008ee8:	687b      	ldr	r3, [r7, #4]
20008eea:	681b      	ldr	r3, [r3, #0]
20008eec:	4a4a      	ldr	r2, [pc, #296]	@ (20009018 <HAL_XSPI_Init+0x1a4>)
20008eee:	4293      	cmp	r3, r2
20008ef0:	d004      	beq.n	20008efc <HAL_XSPI_Init+0x88>
20008ef2:	687b      	ldr	r3, [r7, #4]
20008ef4:	681b      	ldr	r3, [r3, #0]
20008ef6:	4a4a      	ldr	r2, [pc, #296]	@ (20009020 <HAL_XSPI_Init+0x1ac>)
20008ef8:	4293      	cmp	r3, r2
20008efa:	d10a      	bne.n	20008f12 <HAL_XSPI_Init+0x9e>
      {
        MODIFY_REG(hxspi->Instance->DCR1, OCTOSPI_DCR1_DLYBYP, hxspi->Init.DelayBlockBypass);
20008efc:	687b      	ldr	r3, [r7, #4]
20008efe:	681b      	ldr	r3, [r3, #0]
20008f00:	689b      	ldr	r3, [r3, #8]
20008f02:	f023 0108 	bic.w	r1, r3, #8
20008f06:	687b      	ldr	r3, [r7, #4]
20008f08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
20008f0a:	687b      	ldr	r3, [r7, #4]
20008f0c:	681b      	ldr	r3, [r3, #0]
20008f0e:	430a      	orrs	r2, r1
20008f10:	609a      	str	r2, [r3, #8]
      }

      /* Configure wrap size */
      MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_WRAPSIZE, hxspi->Init.WrapSize);
20008f12:	687b      	ldr	r3, [r7, #4]
20008f14:	681b      	ldr	r3, [r3, #0]
20008f16:	68db      	ldr	r3, [r3, #12]
20008f18:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
20008f1c:	687b      	ldr	r3, [r7, #4]
20008f1e:	6a1a      	ldr	r2, [r3, #32]
20008f20:	687b      	ldr	r3, [r7, #4]
20008f22:	681b      	ldr	r3, [r3, #0]
20008f24:	430a      	orrs	r2, r1
20008f26:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_CSBOUND, (hxspi->Init.ChipSelectBoundary << XSPI_DCR3_CSBOUND_Pos));
20008f28:	687b      	ldr	r3, [r7, #4]
20008f2a:	681b      	ldr	r3, [r3, #0]
20008f2c:	691b      	ldr	r3, [r3, #16]
20008f2e:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
20008f32:	687b      	ldr	r3, [r7, #4]
20008f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20008f36:	041a      	lsls	r2, r3, #16
20008f38:	687b      	ldr	r3, [r7, #4]
20008f3a:	681b      	ldr	r3, [r3, #0]
20008f3c:	430a      	orrs	r2, r1
20008f3e:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hxspi->Instance->DCR4 = hxspi->Init.Refresh;
20008f40:	687b      	ldr	r3, [r7, #4]
20008f42:	681b      	ldr	r3, [r3, #0]
20008f44:	687a      	ldr	r2, [r7, #4]
20008f46:	6b92      	ldr	r2, [r2, #56]	@ 0x38
20008f48:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FTHRES, ((hxspi->Init.FifoThresholdByte - 1U) << XSPI_CR_FTHRES_Pos));
20008f4a:	687b      	ldr	r3, [r7, #4]
20008f4c:	681b      	ldr	r3, [r3, #0]
20008f4e:	681b      	ldr	r3, [r3, #0]
20008f50:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
20008f54:	687b      	ldr	r3, [r7, #4]
20008f56:	685b      	ldr	r3, [r3, #4]
20008f58:	3b01      	subs	r3, #1
20008f5a:	021a      	lsls	r2, r3, #8
20008f5c:	687b      	ldr	r3, [r7, #4]
20008f5e:	681b      	ldr	r3, [r3, #0]
20008f60:	430a      	orrs	r2, r1
20008f62:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
20008f64:	687b      	ldr	r3, [r7, #4]
20008f66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20008f68:	9300      	str	r3, [sp, #0]
20008f6a:	68bb      	ldr	r3, [r7, #8]
20008f6c:	2200      	movs	r2, #0
20008f6e:	2120      	movs	r1, #32
20008f70:	6878      	ldr	r0, [r7, #4]
20008f72:	f000 fc23 	bl	200097bc <XSPI_WaitFlagStateUntilTimeout>
20008f76:	4603      	mov	r3, r0
20008f78:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
20008f7a:	7bfb      	ldrb	r3, [r7, #15]
20008f7c:	2b00      	cmp	r3, #0
20008f7e:	d145      	bne.n	2000900c <HAL_XSPI_Init+0x198>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
20008f80:	687b      	ldr	r3, [r7, #4]
20008f82:	681b      	ldr	r3, [r3, #0]
20008f84:	68db      	ldr	r3, [r3, #12]
20008f86:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
20008f8a:	687b      	ldr	r3, [r7, #4]
20008f8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
20008f8e:	687b      	ldr	r3, [r7, #4]
20008f90:	681b      	ldr	r3, [r3, #0]
20008f92:	430a      	orrs	r2, r1
20008f94:	60da      	str	r2, [r3, #12]
                   ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Memory mode */
        MODIFY_REG(hxspi->Instance->CR, XSPI_CR_DMM, hxspi->Init.MemoryMode);
20008f96:	687b      	ldr	r3, [r7, #4]
20008f98:	681b      	ldr	r3, [r3, #0]
20008f9a:	681b      	ldr	r3, [r3, #0]
20008f9c:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
20008fa0:	687b      	ldr	r3, [r7, #4]
20008fa2:	689a      	ldr	r2, [r3, #8]
20008fa4:	687b      	ldr	r3, [r7, #4]
20008fa6:	681b      	ldr	r3, [r3, #0]
20008fa8:	430a      	orrs	r2, r1
20008faa:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hxspi->Instance->TCR, (XSPI_TCR_SSHIFT | XSPI_TCR_DHQC),
20008fac:	687b      	ldr	r3, [r7, #4]
20008fae:	681b      	ldr	r3, [r3, #0]
20008fb0:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
20008fb4:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
20008fb8:	687b      	ldr	r3, [r7, #4]
20008fba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
20008fbc:	687b      	ldr	r3, [r7, #4]
20008fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20008fc0:	431a      	orrs	r2, r3
20008fc2:	687b      	ldr	r3, [r7, #4]
20008fc4:	681b      	ldr	r3, [r3, #0]
20008fc6:	430a      	orrs	r2, r1
20008fc8:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hxspi->Init.SampleShifting | hxspi->Init.DelayHoldQuarterCycle));

        /* Enable XSPI */
        HAL_XSPI_ENABLE(hxspi);
20008fcc:	687b      	ldr	r3, [r7, #4]
20008fce:	681b      	ldr	r3, [r3, #0]
20008fd0:	681a      	ldr	r2, [r3, #0]
20008fd2:	687b      	ldr	r3, [r7, #4]
20008fd4:	681b      	ldr	r3, [r3, #0]
20008fd6:	f042 0201 	orr.w	r2, r2, #1
20008fda:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after XSPI enable */
        if (hxspi->Init.FreeRunningClock == HAL_XSPI_FREERUNCLK_ENABLE)
20008fdc:	687b      	ldr	r3, [r7, #4]
20008fde:	699b      	ldr	r3, [r3, #24]
20008fe0:	2b02      	cmp	r3, #2
20008fe2:	d107      	bne.n	20008ff4 <HAL_XSPI_Init+0x180>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
20008fe4:	687b      	ldr	r3, [r7, #4]
20008fe6:	681b      	ldr	r3, [r3, #0]
20008fe8:	689a      	ldr	r2, [r3, #8]
20008fea:	687b      	ldr	r3, [r7, #4]
20008fec:	681b      	ldr	r3, [r3, #0]
20008fee:	f042 0202 	orr.w	r2, r2, #2
20008ff2:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the XSPI state */
        if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
20008ff4:	687b      	ldr	r3, [r7, #4]
20008ff6:	68db      	ldr	r3, [r3, #12]
20008ff8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
20008ffc:	d103      	bne.n	20009006 <HAL_XSPI_Init+0x192>
        {
          hxspi->State = HAL_XSPI_STATE_HYPERBUS_INIT;
20008ffe:	687b      	ldr	r3, [r7, #4]
20009000:	2201      	movs	r2, #1
20009002:	651a      	str	r2, [r3, #80]	@ 0x50
20009004:	e002      	b.n	2000900c <HAL_XSPI_Init+0x198>
        }
        else
        {
          hxspi->State = HAL_XSPI_STATE_READY;
20009006:	687b      	ldr	r3, [r7, #4]
20009008:	2202      	movs	r2, #2
2000900a:	651a      	str	r2, [r3, #80]	@ 0x50
        }
      }
    }
  }
  return status;
2000900c:	7bfb      	ldrb	r3, [r7, #15]
}
2000900e:	4618      	mov	r0, r3
20009010:	3710      	adds	r7, #16
20009012:	46bd      	mov	sp, r7
20009014:	bd80      	pop	{r7, pc}
20009016:	bf00      	nop
20009018:	47001400 	.word	0x47001400
2000901c:	f8e0c0fc 	.word	0xf8e0c0fc
20009020:	57001400 	.word	0x57001400

20009024 <HAL_XSPI_MspInit>:
  * @brief  Initialize the XSPI MSP.
  * @param  hxspi : XSPI handle
  * @retval None
  */
__weak void HAL_XSPI_MspInit(XSPI_HandleTypeDef *hxspi)
{
20009024:	b480      	push	{r7}
20009026:	b083      	sub	sp, #12
20009028:	af00      	add	r7, sp, #0
2000902a:	6078      	str	r0, [r7, #4]
  UNUSED(hxspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_XSPI_MspInit can be implemented in the user file
   */
}
2000902c:	bf00      	nop
2000902e:	370c      	adds	r7, #12
20009030:	46bd      	mov	sp, r7
20009032:	f85d 7b04 	ldr.w	r7, [sp], #4
20009036:	4770      	bx	lr

20009038 <HAL_XSPI_DeInit>:
  * @brief  De-Initialize the XSPI peripheral.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_DeInit(XSPI_HandleTypeDef *hxspi)
{
20009038:	b580      	push	{r7, lr}
2000903a:	b084      	sub	sp, #16
2000903c:	af00      	add	r7, sp, #0
2000903e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
20009040:	2300      	movs	r3, #0
20009042:	73fb      	strb	r3, [r7, #15]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
20009044:	687b      	ldr	r3, [r7, #4]
20009046:	2b00      	cmp	r3, #0
20009048:	d102      	bne.n	20009050 <HAL_XSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
2000904a:	2301      	movs	r3, #1
2000904c:	73fb      	strb	r3, [r7, #15]
2000904e:	e015      	b.n	2000907c <HAL_XSPI_DeInit+0x44>
    /* No error code can be set as the handler is null */
  }
  else
  {
    /* Disable XSPI */
    HAL_XSPI_DISABLE(hxspi);
20009050:	687b      	ldr	r3, [r7, #4]
20009052:	681b      	ldr	r3, [r3, #0]
20009054:	681a      	ldr	r2, [r3, #0]
20009056:	687b      	ldr	r3, [r7, #4]
20009058:	681b      	ldr	r3, [r3, #0]
2000905a:	f022 0201 	bic.w	r2, r2, #1
2000905e:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after XSPI disable */
    CLEAR_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
20009060:	687b      	ldr	r3, [r7, #4]
20009062:	681b      	ldr	r3, [r3, #0]
20009064:	689a      	ldr	r2, [r3, #8]
20009066:	687b      	ldr	r3, [r7, #4]
20009068:	681b      	ldr	r3, [r3, #0]
2000906a:	f022 0202 	bic.w	r2, r2, #2
2000906e:	609a      	str	r2, [r3, #8]

    /* De-initialize the low level hardware */
    hxspi->MspDeInitCallback(hxspi);
#else
    /* De-initialize the low-level hardware */
    HAL_XSPI_MspDeInit(hxspi);
20009070:	6878      	ldr	r0, [r7, #4]
20009072:	f000 f808 	bl	20009086 <HAL_XSPI_MspDeInit>
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hxspi->State = HAL_XSPI_STATE_RESET;
20009076:	687b      	ldr	r3, [r7, #4]
20009078:	2200      	movs	r2, #0
2000907a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  return status;
2000907c:	7bfb      	ldrb	r3, [r7, #15]
}
2000907e:	4618      	mov	r0, r3
20009080:	3710      	adds	r7, #16
20009082:	46bd      	mov	sp, r7
20009084:	bd80      	pop	{r7, pc}

20009086 <HAL_XSPI_MspDeInit>:
  * @brief  DeInitialize the XSPI MSP.
  * @param  hxspi : XSPI handle
  * @retval None
  */
__weak void HAL_XSPI_MspDeInit(XSPI_HandleTypeDef *hxspi)
{
20009086:	b480      	push	{r7}
20009088:	b083      	sub	sp, #12
2000908a:	af00      	add	r7, sp, #0
2000908c:	6078      	str	r0, [r7, #4]
  UNUSED(hxspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_XSPI_MspDeInit can be implemented in the user file
   */
}
2000908e:	bf00      	nop
20009090:	370c      	adds	r7, #12
20009092:	46bd      	mov	sp, r7
20009094:	f85d 7b04 	ldr.w	r7, [sp], #4
20009098:	4770      	bx	lr

2000909a <HAL_XSPI_Command>:
  * @param  pCmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Command(XSPI_HandleTypeDef *hxspi, XSPI_RegularCmdTypeDef *const pCmd, uint32_t Timeout)
{
2000909a:	b580      	push	{r7, lr}
2000909c:	b08a      	sub	sp, #40	@ 0x28
2000909e:	af02      	add	r7, sp, #8
200090a0:	60f8      	str	r0, [r7, #12]
200090a2:	60b9      	str	r1, [r7, #8]
200090a4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
200090a6:	f7f7 fd79 	bl	20000b9c <HAL_GetTick>
200090aa:	61b8      	str	r0, [r7, #24]
    assert_param(IS_XSPI_ALT_BYTES_DTR_MODE(pCmd->AlternateBytesDTRMode));
  }

  assert_param(IS_XSPI_DATA_MODE(pCmd->DataMode));

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
200090ac:	68bb      	ldr	r3, [r7, #8]
200090ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
200090b0:	2b00      	cmp	r3, #0

  assert_param(IS_XSPI_DQS_MODE(pCmd->DQSMode));
  assert_param(IS_XSPI_SIOO_MODE(pCmd->SIOOMode));

  /* Check the state of the driver */
  state = hxspi->State;
200090b2:	68fb      	ldr	r3, [r7, #12]
200090b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200090b6:	617b      	str	r3, [r7, #20]
  if (((state == HAL_XSPI_STATE_READY)         && (hxspi->Init.MemoryType != HAL_XSPI_MEMTYPE_HYPERBUS)) ||
200090b8:	697b      	ldr	r3, [r7, #20]
200090ba:	2b02      	cmp	r3, #2
200090bc:	d104      	bne.n	200090c8 <HAL_XSPI_Command+0x2e>
200090be:	68fb      	ldr	r3, [r7, #12]
200090c0:	68db      	ldr	r3, [r3, #12]
200090c2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
200090c6:	d115      	bne.n	200090f4 <HAL_XSPI_Command+0x5a>
200090c8:	697b      	ldr	r3, [r7, #20]
200090ca:	2b14      	cmp	r3, #20
200090cc:	d107      	bne.n	200090de <HAL_XSPI_Command+0x44>
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
200090ce:	68bb      	ldr	r3, [r7, #8]
200090d0:	681b      	ldr	r3, [r3, #0]
200090d2:	2b02      	cmp	r3, #2
200090d4:	d00e      	beq.n	200090f4 <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
200090d6:	68bb      	ldr	r3, [r7, #8]
200090d8:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
200090da:	2b03      	cmp	r3, #3
200090dc:	d00a      	beq.n	200090f4 <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
200090de:	697b      	ldr	r3, [r7, #20]
200090e0:	2b24      	cmp	r3, #36	@ 0x24
200090e2:	d15e      	bne.n	200091a2 <HAL_XSPI_Command+0x108>
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
200090e4:	68bb      	ldr	r3, [r7, #8]
200090e6:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
200090e8:	2b01      	cmp	r3, #1
200090ea:	d003      	beq.n	200090f4 <HAL_XSPI_Command+0x5a>
        (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))))
200090ec:	68bb      	ldr	r3, [r7, #8]
200090ee:	681b      	ldr	r3, [r3, #0]
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
200090f0:	2b03      	cmp	r3, #3
200090f2:	d156      	bne.n	200091a2 <HAL_XSPI_Command+0x108>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
200090f4:	687b      	ldr	r3, [r7, #4]
200090f6:	9300      	str	r3, [sp, #0]
200090f8:	69bb      	ldr	r3, [r7, #24]
200090fa:	2200      	movs	r2, #0
200090fc:	2120      	movs	r1, #32
200090fe:	68f8      	ldr	r0, [r7, #12]
20009100:	f000 fb5c 	bl	200097bc <XSPI_WaitFlagStateUntilTimeout>
20009104:	4603      	mov	r3, r0
20009106:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
20009108:	7ffb      	ldrb	r3, [r7, #31]
2000910a:	2b00      	cmp	r3, #0
2000910c:	d146      	bne.n	2000919c <HAL_XSPI_Command+0x102>
    {
      /* Initialize error code */
      hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
2000910e:	68fb      	ldr	r3, [r7, #12]
20009110:	2200      	movs	r2, #0
20009112:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the registers */
      status = XSPI_ConfigCmd(hxspi, pCmd);
20009114:	68b9      	ldr	r1, [r7, #8]
20009116:	68f8      	ldr	r0, [r7, #12]
20009118:	f000 fb86 	bl	20009828 <XSPI_ConfigCmd>
2000911c:	4603      	mov	r3, r0
2000911e:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
20009120:	7ffb      	ldrb	r3, [r7, #31]
20009122:	2b00      	cmp	r3, #0
20009124:	d143      	bne.n	200091ae <HAL_XSPI_Command+0x114>
      {
        if (pCmd->DataMode == HAL_XSPI_DATA_NONE)
20009126:	68bb      	ldr	r3, [r7, #8]
20009128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
2000912a:	2b00      	cmp	r3, #0
2000912c:	d10e      	bne.n	2000914c <HAL_XSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until BUSY flag is reset to go back in idle state. */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
2000912e:	687b      	ldr	r3, [r7, #4]
20009130:	9300      	str	r3, [sp, #0]
20009132:	69bb      	ldr	r3, [r7, #24]
20009134:	2200      	movs	r2, #0
20009136:	2120      	movs	r1, #32
20009138:	68f8      	ldr	r0, [r7, #12]
2000913a:	f000 fb3f 	bl	200097bc <XSPI_WaitFlagStateUntilTimeout>
2000913e:	4603      	mov	r3, r0
20009140:	77fb      	strb	r3, [r7, #31]

          /* Clear TC flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
20009142:	68fb      	ldr	r3, [r7, #12]
20009144:	681b      	ldr	r3, [r3, #0]
20009146:	2202      	movs	r2, #2
20009148:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
2000914a:	e030      	b.n	200091ae <HAL_XSPI_Command+0x114>
        }
        else
        {
          /* Update the state */
          if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
2000914c:	68bb      	ldr	r3, [r7, #8]
2000914e:	681b      	ldr	r3, [r3, #0]
20009150:	2b00      	cmp	r3, #0
20009152:	d103      	bne.n	2000915c <HAL_XSPI_Command+0xc2>
          {
            hxspi->State = HAL_XSPI_STATE_CMD_CFG;
20009154:	68fb      	ldr	r3, [r7, #12]
20009156:	2204      	movs	r2, #4
20009158:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000915a:	e028      	b.n	200091ae <HAL_XSPI_Command+0x114>
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)
2000915c:	68bb      	ldr	r3, [r7, #8]
2000915e:	681b      	ldr	r3, [r3, #0]
20009160:	2b01      	cmp	r3, #1
20009162:	d10b      	bne.n	2000917c <HAL_XSPI_Command+0xe2>
          {
            if (hxspi->State == HAL_XSPI_STATE_WRITE_CMD_CFG)
20009164:	68fb      	ldr	r3, [r7, #12]
20009166:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20009168:	2b24      	cmp	r3, #36	@ 0x24
2000916a:	d103      	bne.n	20009174 <HAL_XSPI_Command+0xda>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
2000916c:	68fb      	ldr	r3, [r7, #12]
2000916e:	2204      	movs	r2, #4
20009170:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
20009172:	e01c      	b.n	200091ae <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_READ_CMD_CFG;
20009174:	68fb      	ldr	r3, [r7, #12]
20009176:	2214      	movs	r2, #20
20009178:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000917a:	e018      	b.n	200091ae <HAL_XSPI_Command+0x114>
            }
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
2000917c:	68bb      	ldr	r3, [r7, #8]
2000917e:	681b      	ldr	r3, [r3, #0]
20009180:	2b02      	cmp	r3, #2
20009182:	d114      	bne.n	200091ae <HAL_XSPI_Command+0x114>
          {
            if (hxspi->State == HAL_XSPI_STATE_READ_CMD_CFG)
20009184:	68fb      	ldr	r3, [r7, #12]
20009186:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
20009188:	2b14      	cmp	r3, #20
2000918a:	d103      	bne.n	20009194 <HAL_XSPI_Command+0xfa>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
2000918c:	68fb      	ldr	r3, [r7, #12]
2000918e:	2204      	movs	r2, #4
20009190:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
20009192:	e00c      	b.n	200091ae <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_WRITE_CMD_CFG;
20009194:	68fb      	ldr	r3, [r7, #12]
20009196:	2224      	movs	r2, #36	@ 0x24
20009198:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
2000919a:	e008      	b.n	200091ae <HAL_XSPI_Command+0x114>
        }
      }
    }
    else
    {
      status = HAL_BUSY;
2000919c:	2302      	movs	r3, #2
2000919e:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
200091a0:	e005      	b.n	200091ae <HAL_XSPI_Command+0x114>
    }
  }
  else
  {
    status = HAL_ERROR;
200091a2:	2301      	movs	r3, #1
200091a4:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
200091a6:	68fb      	ldr	r3, [r7, #12]
200091a8:	2210      	movs	r2, #16
200091aa:	655a      	str	r2, [r3, #84]	@ 0x54
200091ac:	e000      	b.n	200091b0 <HAL_XSPI_Command+0x116>
    if (status == HAL_OK)
200091ae:	bf00      	nop
  }

  return status;
200091b0:	7ffb      	ldrb	r3, [r7, #31]
}
200091b2:	4618      	mov	r0, r3
200091b4:	3720      	adds	r7, #32
200091b6:	46bd      	mov	sp, r7
200091b8:	bd80      	pop	{r7, pc}

200091ba <HAL_XSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Transmit(XSPI_HandleTypeDef *hxspi, const uint8_t *pData, uint32_t Timeout)
{
200091ba:	b580      	push	{r7, lr}
200091bc:	b08a      	sub	sp, #40	@ 0x28
200091be:	af02      	add	r7, sp, #8
200091c0:	60f8      	str	r0, [r7, #12]
200091c2:	60b9      	str	r1, [r7, #8]
200091c4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
200091c6:	f7f7 fce9 	bl	20000b9c <HAL_GetTick>
200091ca:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
200091cc:	68fb      	ldr	r3, [r7, #12]
200091ce:	681b      	ldr	r3, [r3, #0]
200091d0:	3350      	adds	r3, #80	@ 0x50
200091d2:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
200091d4:	68bb      	ldr	r3, [r7, #8]
200091d6:	2b00      	cmp	r3, #0
200091d8:	d105      	bne.n	200091e6 <HAL_XSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
200091da:	2301      	movs	r3, #1
200091dc:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
200091de:	68fb      	ldr	r3, [r7, #12]
200091e0:	2208      	movs	r2, #8
200091e2:	655a      	str	r2, [r3, #84]	@ 0x54
200091e4:	e057      	b.n	20009296 <HAL_XSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
200091e6:	68fb      	ldr	r3, [r7, #12]
200091e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200091ea:	2b04      	cmp	r3, #4
200091ec:	d14e      	bne.n	2000928c <HAL_XSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
200091ee:	68fb      	ldr	r3, [r7, #12]
200091f0:	681b      	ldr	r3, [r3, #0]
200091f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
200091f4:	1c5a      	adds	r2, r3, #1
200091f6:	68fb      	ldr	r3, [r7, #12]
200091f8:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->XferSize  = hxspi->XferCount;
200091fa:	68fb      	ldr	r3, [r7, #12]
200091fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
200091fe:	68fb      	ldr	r3, [r7, #12]
20009200:	641a      	str	r2, [r3, #64]	@ 0x40
      hxspi->pBuffPtr  = (uint8_t *)pData;
20009202:	68fb      	ldr	r3, [r7, #12]
20009204:	68ba      	ldr	r2, [r7, #8]
20009206:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
20009208:	68fb      	ldr	r3, [r7, #12]
2000920a:	681b      	ldr	r3, [r3, #0]
2000920c:	681a      	ldr	r2, [r3, #0]
2000920e:	68fb      	ldr	r3, [r7, #12]
20009210:	681b      	ldr	r3, [r3, #0]
20009212:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
20009216:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_FT, SET, tickstart, Timeout);
20009218:	687b      	ldr	r3, [r7, #4]
2000921a:	9300      	str	r3, [sp, #0]
2000921c:	69bb      	ldr	r3, [r7, #24]
2000921e:	2201      	movs	r2, #1
20009220:	2104      	movs	r1, #4
20009222:	68f8      	ldr	r0, [r7, #12]
20009224:	f000 faca 	bl	200097bc <XSPI_WaitFlagStateUntilTimeout>
20009228:	4603      	mov	r3, r0
2000922a:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
2000922c:	7ffb      	ldrb	r3, [r7, #31]
2000922e:	2b00      	cmp	r3, #0
20009230:	d113      	bne.n	2000925a <HAL_XSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hxspi->pBuffPtr;
20009232:	68fb      	ldr	r3, [r7, #12]
20009234:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20009236:	781a      	ldrb	r2, [r3, #0]
20009238:	697b      	ldr	r3, [r7, #20]
2000923a:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
2000923c:	68fb      	ldr	r3, [r7, #12]
2000923e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20009240:	1c5a      	adds	r2, r3, #1
20009242:	68fb      	ldr	r3, [r7, #12]
20009244:	63da      	str	r2, [r3, #60]	@ 0x3c
        hxspi->XferCount--;
20009246:	68fb      	ldr	r3, [r7, #12]
20009248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000924a:	1e5a      	subs	r2, r3, #1
2000924c:	68fb      	ldr	r3, [r7, #12]
2000924e:	645a      	str	r2, [r3, #68]	@ 0x44
      } while (hxspi->XferCount > 0U);
20009250:	68fb      	ldr	r3, [r7, #12]
20009252:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20009254:	2b00      	cmp	r3, #0
20009256:	d1df      	bne.n	20009218 <HAL_XSPI_Transmit+0x5e>
20009258:	e000      	b.n	2000925c <HAL_XSPI_Transmit+0xa2>
          break;
2000925a:	bf00      	nop

      if (status == HAL_OK)
2000925c:	7ffb      	ldrb	r3, [r7, #31]
2000925e:	2b00      	cmp	r3, #0
20009260:	d119      	bne.n	20009296 <HAL_XSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
20009262:	687b      	ldr	r3, [r7, #4]
20009264:	9300      	str	r3, [sp, #0]
20009266:	69bb      	ldr	r3, [r7, #24]
20009268:	2201      	movs	r2, #1
2000926a:	2102      	movs	r1, #2
2000926c:	68f8      	ldr	r0, [r7, #12]
2000926e:	f000 faa5 	bl	200097bc <XSPI_WaitFlagStateUntilTimeout>
20009272:	4603      	mov	r3, r0
20009274:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
20009276:	7ffb      	ldrb	r3, [r7, #31]
20009278:	2b00      	cmp	r3, #0
2000927a:	d10c      	bne.n	20009296 <HAL_XSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
2000927c:	68fb      	ldr	r3, [r7, #12]
2000927e:	681b      	ldr	r3, [r3, #0]
20009280:	2202      	movs	r2, #2
20009282:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
20009284:	68fb      	ldr	r3, [r7, #12]
20009286:	2202      	movs	r2, #2
20009288:	651a      	str	r2, [r3, #80]	@ 0x50
2000928a:	e004      	b.n	20009296 <HAL_XSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
2000928c:	2301      	movs	r3, #1
2000928e:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
20009290:	68fb      	ldr	r3, [r7, #12]
20009292:	2210      	movs	r2, #16
20009294:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  return status;
20009296:	7ffb      	ldrb	r3, [r7, #31]
}
20009298:	4618      	mov	r0, r3
2000929a:	3720      	adds	r7, #32
2000929c:	46bd      	mov	sp, r7
2000929e:	bd80      	pop	{r7, pc}

200092a0 <HAL_XSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Receive(XSPI_HandleTypeDef *hxspi, uint8_t *const pData, uint32_t Timeout)
{
200092a0:	b580      	push	{r7, lr}
200092a2:	b08c      	sub	sp, #48	@ 0x30
200092a4:	af02      	add	r7, sp, #8
200092a6:	60f8      	str	r0, [r7, #12]
200092a8:	60b9      	str	r1, [r7, #8]
200092aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
200092ac:	f7f7 fc76 	bl	20000b9c <HAL_GetTick>
200092b0:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
200092b2:	68fb      	ldr	r3, [r7, #12]
200092b4:	681b      	ldr	r3, [r3, #0]
200092b6:	3350      	adds	r3, #80	@ 0x50
200092b8:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hxspi->Instance->AR;
200092ba:	68fb      	ldr	r3, [r7, #12]
200092bc:	681b      	ldr	r3, [r3, #0]
200092be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
200092c0:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hxspi->Instance->IR;
200092c2:	68fb      	ldr	r3, [r7, #12]
200092c4:	681b      	ldr	r3, [r3, #0]
200092c6:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
200092ca:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
200092cc:	68bb      	ldr	r3, [r7, #8]
200092ce:	2b00      	cmp	r3, #0
200092d0:	d106      	bne.n	200092e0 <HAL_XSPI_Receive+0x40>
  {
    status = HAL_ERROR;
200092d2:	2301      	movs	r3, #1
200092d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
200092d8:	68fb      	ldr	r3, [r7, #12]
200092da:	2208      	movs	r2, #8
200092dc:	655a      	str	r2, [r3, #84]	@ 0x54
200092de:	e07c      	b.n	200093da <HAL_XSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
200092e0:	68fb      	ldr	r3, [r7, #12]
200092e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200092e4:	2b04      	cmp	r3, #4
200092e6:	d172      	bne.n	200093ce <HAL_XSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
200092e8:	68fb      	ldr	r3, [r7, #12]
200092ea:	681b      	ldr	r3, [r3, #0]
200092ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
200092ee:	1c5a      	adds	r2, r3, #1
200092f0:	68fb      	ldr	r3, [r7, #12]
200092f2:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->XferSize  = hxspi->XferCount;
200092f4:	68fb      	ldr	r3, [r7, #12]
200092f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
200092f8:	68fb      	ldr	r3, [r7, #12]
200092fa:	641a      	str	r2, [r3, #64]	@ 0x40
      hxspi->pBuffPtr  = pData;
200092fc:	68fb      	ldr	r3, [r7, #12]
200092fe:	68ba      	ldr	r2, [r7, #8]
20009300:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_READ);
20009302:	68fb      	ldr	r3, [r7, #12]
20009304:	681b      	ldr	r3, [r3, #0]
20009306:	681b      	ldr	r3, [r3, #0]
20009308:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
2000930c:	68fb      	ldr	r3, [r7, #12]
2000930e:	681b      	ldr	r3, [r3, #0]
20009310:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
20009314:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
20009316:	68fb      	ldr	r3, [r7, #12]
20009318:	68db      	ldr	r3, [r3, #12]
2000931a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
2000931e:	d104      	bne.n	2000932a <HAL_XSPI_Receive+0x8a>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
20009320:	68fb      	ldr	r3, [r7, #12]
20009322:	681b      	ldr	r3, [r3, #0]
20009324:	69ba      	ldr	r2, [r7, #24]
20009326:	649a      	str	r2, [r3, #72]	@ 0x48
20009328:	e011      	b.n	2000934e <HAL_XSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
2000932a:	68fb      	ldr	r3, [r7, #12]
2000932c:	681b      	ldr	r3, [r3, #0]
2000932e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
20009332:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
20009336:	2b00      	cmp	r3, #0
20009338:	d004      	beq.n	20009344 <HAL_XSPI_Receive+0xa4>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
2000933a:	68fb      	ldr	r3, [r7, #12]
2000933c:	681b      	ldr	r3, [r3, #0]
2000933e:	69ba      	ldr	r2, [r7, #24]
20009340:	649a      	str	r2, [r3, #72]	@ 0x48
20009342:	e004      	b.n	2000934e <HAL_XSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
20009344:	68fb      	ldr	r3, [r7, #12]
20009346:	681b      	ldr	r3, [r3, #0]
20009348:	697a      	ldr	r2, [r7, #20]
2000934a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, (HAL_XSPI_FLAG_FT | HAL_XSPI_FLAG_TC), SET, tickstart, Timeout);
2000934e:	687b      	ldr	r3, [r7, #4]
20009350:	9300      	str	r3, [sp, #0]
20009352:	6a3b      	ldr	r3, [r7, #32]
20009354:	2201      	movs	r2, #1
20009356:	2106      	movs	r1, #6
20009358:	68f8      	ldr	r0, [r7, #12]
2000935a:	f000 fa2f 	bl	200097bc <XSPI_WaitFlagStateUntilTimeout>
2000935e:	4603      	mov	r3, r0
20009360:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
20009364:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
20009368:	2b00      	cmp	r3, #0
2000936a:	d114      	bne.n	20009396 <HAL_XSPI_Receive+0xf6>
        {
          break;
        }

        *hxspi->pBuffPtr = *((__IO uint8_t *)data_reg);
2000936c:	68fb      	ldr	r3, [r7, #12]
2000936e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
20009370:	69fa      	ldr	r2, [r7, #28]
20009372:	7812      	ldrb	r2, [r2, #0]
20009374:	b2d2      	uxtb	r2, r2
20009376:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
20009378:	68fb      	ldr	r3, [r7, #12]
2000937a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
2000937c:	1c5a      	adds	r2, r3, #1
2000937e:	68fb      	ldr	r3, [r7, #12]
20009380:	63da      	str	r2, [r3, #60]	@ 0x3c
        hxspi->XferCount--;
20009382:	68fb      	ldr	r3, [r7, #12]
20009384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20009386:	1e5a      	subs	r2, r3, #1
20009388:	68fb      	ldr	r3, [r7, #12]
2000938a:	645a      	str	r2, [r3, #68]	@ 0x44
      } while (hxspi->XferCount > 0U);
2000938c:	68fb      	ldr	r3, [r7, #12]
2000938e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
20009390:	2b00      	cmp	r3, #0
20009392:	d1dc      	bne.n	2000934e <HAL_XSPI_Receive+0xae>
20009394:	e000      	b.n	20009398 <HAL_XSPI_Receive+0xf8>
          break;
20009396:	bf00      	nop

      if (status == HAL_OK)
20009398:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
2000939c:	2b00      	cmp	r3, #0
2000939e:	d11c      	bne.n	200093da <HAL_XSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
200093a0:	687b      	ldr	r3, [r7, #4]
200093a2:	9300      	str	r3, [sp, #0]
200093a4:	6a3b      	ldr	r3, [r7, #32]
200093a6:	2201      	movs	r2, #1
200093a8:	2102      	movs	r1, #2
200093aa:	68f8      	ldr	r0, [r7, #12]
200093ac:	f000 fa06 	bl	200097bc <XSPI_WaitFlagStateUntilTimeout>
200093b0:	4603      	mov	r3, r0
200093b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
200093b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
200093ba:	2b00      	cmp	r3, #0
200093bc:	d10d      	bne.n	200093da <HAL_XSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
200093be:	68fb      	ldr	r3, [r7, #12]
200093c0:	681b      	ldr	r3, [r3, #0]
200093c2:	2202      	movs	r2, #2
200093c4:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
200093c6:	68fb      	ldr	r3, [r7, #12]
200093c8:	2202      	movs	r2, #2
200093ca:	651a      	str	r2, [r3, #80]	@ 0x50
200093cc:	e005      	b.n	200093da <HAL_XSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
200093ce:	2301      	movs	r3, #1
200093d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
200093d4:	68fb      	ldr	r3, [r7, #12]
200093d6:	2210      	movs	r2, #16
200093d8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  return status;
200093da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
200093de:	4618      	mov	r0, r3
200093e0:	3728      	adds	r7, #40	@ 0x28
200093e2:	46bd      	mov	sp, r7
200093e4:	bd80      	pop	{r7, pc}

200093e6 <HAL_XSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_AutoPolling(XSPI_HandleTypeDef *hxspi, XSPI_AutoPollingTypeDef *const pCfg,
                                       uint32_t Timeout)
{
200093e6:	b580      	push	{r7, lr}
200093e8:	b08a      	sub	sp, #40	@ 0x28
200093ea:	af02      	add	r7, sp, #8
200093ec:	60f8      	str	r0, [r7, #12]
200093ee:	60b9      	str	r1, [r7, #8]
200093f0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
200093f2:	f7f7 fbd3 	bl	20000b9c <HAL_GetTick>
200093f6:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hxspi->Instance->AR;
200093f8:	68fb      	ldr	r3, [r7, #12]
200093fa:	681b      	ldr	r3, [r3, #0]
200093fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
200093fe:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hxspi->Instance->IR;
20009400:	68fb      	ldr	r3, [r7, #12]
20009402:	681b      	ldr	r3, [r3, #0]
20009404:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
20009408:	613b      	str	r3, [r7, #16]
  assert_param(IS_XSPI_AUTOMATIC_STOP(pCfg->AutomaticStop));
  assert_param(IS_XSPI_INTERVAL(pCfg->IntervalTime));
  assert_param(IS_XSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hxspi->State == HAL_XSPI_STATE_CMD_CFG) && (pCfg->AutomaticStop == HAL_XSPI_AUTOMATIC_STOP_ENABLE))
2000940a:	68fb      	ldr	r3, [r7, #12]
2000940c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000940e:	2b04      	cmp	r3, #4
20009410:	d167      	bne.n	200094e2 <HAL_XSPI_AutoPolling+0xfc>
20009412:	68bb      	ldr	r3, [r7, #8]
20009414:	68db      	ldr	r3, [r3, #12]
20009416:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
2000941a:	d162      	bne.n	200094e2 <HAL_XSPI_AutoPolling+0xfc>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
2000941c:	687b      	ldr	r3, [r7, #4]
2000941e:	9300      	str	r3, [sp, #0]
20009420:	69bb      	ldr	r3, [r7, #24]
20009422:	2200      	movs	r2, #0
20009424:	2120      	movs	r1, #32
20009426:	68f8      	ldr	r0, [r7, #12]
20009428:	f000 f9c8 	bl	200097bc <XSPI_WaitFlagStateUntilTimeout>
2000942c:	4603      	mov	r3, r0
2000942e:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
20009430:	7ffb      	ldrb	r3, [r7, #31]
20009432:	2b00      	cmp	r3, #0
20009434:	d152      	bne.n	200094dc <HAL_XSPI_AutoPolling+0xf6>
    {
      /* Configure registers */
      WRITE_REG(hxspi->Instance->PSMAR, pCfg->MatchValue);
20009436:	68fb      	ldr	r3, [r7, #12]
20009438:	681b      	ldr	r3, [r3, #0]
2000943a:	68ba      	ldr	r2, [r7, #8]
2000943c:	6812      	ldr	r2, [r2, #0]
2000943e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hxspi->Instance->PSMKR, pCfg->MatchMask);
20009442:	68fb      	ldr	r3, [r7, #12]
20009444:	681b      	ldr	r3, [r3, #0]
20009446:	68ba      	ldr	r2, [r7, #8]
20009448:	6852      	ldr	r2, [r2, #4]
2000944a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hxspi->Instance->PIR,   pCfg->IntervalTime);
2000944e:	68fb      	ldr	r3, [r7, #12]
20009450:	681b      	ldr	r3, [r3, #0]
20009452:	68ba      	ldr	r2, [r7, #8]
20009454:	6912      	ldr	r2, [r2, #16]
20009456:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_PMM | XSPI_CR_APMS | XSPI_CR_FMODE),
2000945a:	68fb      	ldr	r3, [r7, #12]
2000945c:	681b      	ldr	r3, [r3, #0]
2000945e:	681b      	ldr	r3, [r3, #0]
20009460:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
20009464:	68bb      	ldr	r3, [r7, #8]
20009466:	6899      	ldr	r1, [r3, #8]
20009468:	68bb      	ldr	r3, [r7, #8]
2000946a:	68db      	ldr	r3, [r3, #12]
2000946c:	430b      	orrs	r3, r1
2000946e:	431a      	orrs	r2, r3
20009470:	68fb      	ldr	r3, [r7, #12]
20009472:	681b      	ldr	r3, [r3, #0]
20009474:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
20009478:	601a      	str	r2, [r3, #0]
                 (pCfg->MatchMode | pCfg->AutomaticStop | XSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
2000947a:	68fb      	ldr	r3, [r7, #12]
2000947c:	68db      	ldr	r3, [r3, #12]
2000947e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
20009482:	d104      	bne.n	2000948e <HAL_XSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
20009484:	68fb      	ldr	r3, [r7, #12]
20009486:	681b      	ldr	r3, [r3, #0]
20009488:	697a      	ldr	r2, [r7, #20]
2000948a:	649a      	str	r2, [r3, #72]	@ 0x48
2000948c:	e011      	b.n	200094b2 <HAL_XSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
2000948e:	68fb      	ldr	r3, [r7, #12]
20009490:	681b      	ldr	r3, [r3, #0]
20009492:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
20009496:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
2000949a:	2b00      	cmp	r3, #0
2000949c:	d004      	beq.n	200094a8 <HAL_XSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
2000949e:	68fb      	ldr	r3, [r7, #12]
200094a0:	681b      	ldr	r3, [r3, #0]
200094a2:	697a      	ldr	r2, [r7, #20]
200094a4:	649a      	str	r2, [r3, #72]	@ 0x48
200094a6:	e004      	b.n	200094b2 <HAL_XSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
200094a8:	68fb      	ldr	r3, [r7, #12]
200094aa:	681b      	ldr	r3, [r3, #0]
200094ac:	693a      	ldr	r2, [r7, #16]
200094ae:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_SM, SET, tickstart, Timeout);
200094b2:	687b      	ldr	r3, [r7, #4]
200094b4:	9300      	str	r3, [sp, #0]
200094b6:	69bb      	ldr	r3, [r7, #24]
200094b8:	2201      	movs	r2, #1
200094ba:	2108      	movs	r1, #8
200094bc:	68f8      	ldr	r0, [r7, #12]
200094be:	f000 f97d 	bl	200097bc <XSPI_WaitFlagStateUntilTimeout>
200094c2:	4603      	mov	r3, r0
200094c4:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
200094c6:	7ffb      	ldrb	r3, [r7, #31]
200094c8:	2b00      	cmp	r3, #0
200094ca:	d110      	bne.n	200094ee <HAL_XSPI_AutoPolling+0x108>
      {
        /* Clear status match flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_SM);
200094cc:	68fb      	ldr	r3, [r7, #12]
200094ce:	681b      	ldr	r3, [r3, #0]
200094d0:	2208      	movs	r2, #8
200094d2:	625a      	str	r2, [r3, #36]	@ 0x24

        hxspi->State = HAL_XSPI_STATE_READY;
200094d4:	68fb      	ldr	r3, [r7, #12]
200094d6:	2202      	movs	r2, #2
200094d8:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
200094da:	e008      	b.n	200094ee <HAL_XSPI_AutoPolling+0x108>
      }
    }
    else
    {
      status = HAL_BUSY;
200094dc:	2302      	movs	r3, #2
200094de:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
200094e0:	e005      	b.n	200094ee <HAL_XSPI_AutoPolling+0x108>
    }
  }
  else
  {
    status = HAL_ERROR;
200094e2:	2301      	movs	r3, #1
200094e4:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
200094e6:	68fb      	ldr	r3, [r7, #12]
200094e8:	2210      	movs	r2, #16
200094ea:	655a      	str	r2, [r3, #84]	@ 0x54
200094ec:	e000      	b.n	200094f0 <HAL_XSPI_AutoPolling+0x10a>
    if (status == HAL_OK)
200094ee:	bf00      	nop
  }

  return status;
200094f0:	7ffb      	ldrb	r3, [r7, #31]
}
200094f2:	4618      	mov	r0, r3
200094f4:	3720      	adds	r7, #32
200094f6:	46bd      	mov	sp, r7
200094f8:	bd80      	pop	{r7, pc}

200094fa <HAL_XSPI_MemoryMapped>:
  * @param  pCfg   : Pointer to structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_MemoryMapped(XSPI_HandleTypeDef *hxspi, XSPI_MemoryMappedTypeDef *const pCfg)
{
200094fa:	b580      	push	{r7, lr}
200094fc:	b086      	sub	sp, #24
200094fe:	af02      	add	r7, sp, #8
20009500:	6078      	str	r0, [r7, #4]
20009502:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
20009504:	f7f7 fb4a 	bl	20000b9c <HAL_GetTick>
20009508:	60b8      	str	r0, [r7, #8]

  /* Check the parameters of the memory-mapped configuration structure */
  assert_param(IS_XSPI_TIMEOUT_ACTIVATION(pCfg->TimeOutActivation));

  /* Check the state */
  if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
2000950a:	687b      	ldr	r3, [r7, #4]
2000950c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
2000950e:	2b04      	cmp	r3, #4
20009510:	d136      	bne.n	20009580 <HAL_XSPI_MemoryMapped+0x86>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
20009512:	687b      	ldr	r3, [r7, #4]
20009514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20009516:	9300      	str	r3, [sp, #0]
20009518:	68bb      	ldr	r3, [r7, #8]
2000951a:	2200      	movs	r2, #0
2000951c:	2120      	movs	r1, #32
2000951e:	6878      	ldr	r0, [r7, #4]
20009520:	f000 f94c 	bl	200097bc <XSPI_WaitFlagStateUntilTimeout>
20009524:	4603      	mov	r3, r0
20009526:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
20009528:	7bfb      	ldrb	r3, [r7, #15]
2000952a:	2b00      	cmp	r3, #0
2000952c:	d12d      	bne.n	2000958a <HAL_XSPI_MemoryMapped+0x90>
    {
      hxspi->State = HAL_XSPI_STATE_BUSY_MEM_MAPPED;
2000952e:	687b      	ldr	r3, [r7, #4]
20009530:	2288      	movs	r2, #136	@ 0x88
20009532:	651a      	str	r2, [r3, #80]	@ 0x50

      if (pCfg->TimeOutActivation == HAL_XSPI_TIMEOUT_COUNTER_ENABLE)
20009534:	683b      	ldr	r3, [r7, #0]
20009536:	681b      	ldr	r3, [r3, #0]
20009538:	2b08      	cmp	r3, #8
2000953a:	d111      	bne.n	20009560 <HAL_XSPI_MemoryMapped+0x66>
      {
        assert_param(IS_XSPI_TIMEOUT_PERIOD(pCfg->TimeoutPeriodClock));

        /* Configure register */
        WRITE_REG(hxspi->Instance->LPTR, pCfg->TimeoutPeriodClock);
2000953c:	687b      	ldr	r3, [r7, #4]
2000953e:	681b      	ldr	r3, [r3, #0]
20009540:	683a      	ldr	r2, [r7, #0]
20009542:	6852      	ldr	r2, [r2, #4]
20009544:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130

        /* Clear flags related to interrupt */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TO);
20009548:	687b      	ldr	r3, [r7, #4]
2000954a:	681b      	ldr	r3, [r3, #0]
2000954c:	2210      	movs	r2, #16
2000954e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enable the timeout interrupt */
        HAL_XSPI_ENABLE_IT(hxspi, HAL_XSPI_IT_TO);
20009550:	687b      	ldr	r3, [r7, #4]
20009552:	681b      	ldr	r3, [r3, #0]
20009554:	681a      	ldr	r2, [r3, #0]
20009556:	687b      	ldr	r3, [r7, #4]
20009558:	681b      	ldr	r3, [r3, #0]
2000955a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
2000955e:	601a      	str	r2, [r3, #0]
      }

      /* Configure CR register with functional mode as memory-mapped */
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_TCEN | XSPI_CR_FMODE),
20009560:	687b      	ldr	r3, [r7, #4]
20009562:	681b      	ldr	r3, [r3, #0]
20009564:	681b      	ldr	r3, [r3, #0]
20009566:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
2000956a:	f023 0308 	bic.w	r3, r3, #8
2000956e:	683a      	ldr	r2, [r7, #0]
20009570:	6812      	ldr	r2, [r2, #0]
20009572:	431a      	orrs	r2, r3
20009574:	687b      	ldr	r3, [r7, #4]
20009576:	681b      	ldr	r3, [r3, #0]
20009578:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
2000957c:	601a      	str	r2, [r3, #0]
2000957e:	e004      	b.n	2000958a <HAL_XSPI_MemoryMapped+0x90>
                 (pCfg->TimeOutActivation | XSPI_FUNCTIONAL_MODE_MEMORY_MAPPED));
    }
  }
  else
  {
    status = HAL_ERROR;
20009580:	2301      	movs	r3, #1
20009582:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
20009584:	687b      	ldr	r3, [r7, #4]
20009586:	2210      	movs	r2, #16
20009588:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  return status;
2000958a:	7bfb      	ldrb	r3, [r7, #15]
}
2000958c:	4618      	mov	r0, r3
2000958e:	3710      	adds	r7, #16
20009590:	46bd      	mov	sp, r7
20009592:	bd80      	pop	{r7, pc}

20009594 <HAL_XSPI_Abort>:
  * @brief  Abort the current operation, return to the indirect mode.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Abort(XSPI_HandleTypeDef *hxspi)
{
20009594:	b580      	push	{r7, lr}
20009596:	b086      	sub	sp, #24
20009598:	af02      	add	r7, sp, #8
2000959a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
2000959c:	2300      	movs	r3, #0
2000959e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
200095a0:	f7f7 fafc 	bl	20000b9c <HAL_GetTick>
200095a4:	60b8      	str	r0, [r7, #8]

  /* Check if the state is not in reset state */
  if (hxspi->State != HAL_XSPI_STATE_RESET)
200095a6:	687b      	ldr	r3, [r7, #4]
200095a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
200095aa:	2b00      	cmp	r3, #0
200095ac:	d06f      	beq.n	2000968e <HAL_XSPI_Abort+0xfa>
  {
    /* Check if the DMA is enabled */
    if ((hxspi->Instance->CR & XSPI_CR_DMAEN) != 0U)
200095ae:	687b      	ldr	r3, [r7, #4]
200095b0:	681b      	ldr	r3, [r3, #0]
200095b2:	681b      	ldr	r3, [r3, #0]
200095b4:	f003 0304 	and.w	r3, r3, #4
200095b8:	2b00      	cmp	r3, #0
200095ba:	d021      	beq.n	20009600 <HAL_XSPI_Abort+0x6c>
    {
      /* Disable the DMA transfer on the XSPI side */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_DMAEN);
200095bc:	687b      	ldr	r3, [r7, #4]
200095be:	681b      	ldr	r3, [r3, #0]
200095c0:	681a      	ldr	r2, [r3, #0]
200095c2:	687b      	ldr	r3, [r7, #4]
200095c4:	681b      	ldr	r3, [r3, #0]
200095c6:	f022 0204 	bic.w	r2, r2, #4
200095ca:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transmit on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmatx);
200095cc:	687b      	ldr	r3, [r7, #4]
200095ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
200095d0:	4618      	mov	r0, r3
200095d2:	f7fa fc69 	bl	20003ea8 <HAL_DMA_Abort>
200095d6:	4603      	mov	r3, r0
200095d8:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
200095da:	7bfb      	ldrb	r3, [r7, #15]
200095dc:	2b00      	cmp	r3, #0
200095de:	d002      	beq.n	200095e6 <HAL_XSPI_Abort+0x52>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
200095e0:	687b      	ldr	r3, [r7, #4]
200095e2:	2204      	movs	r2, #4
200095e4:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Disable the DMA receive on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmarx);
200095e6:	687b      	ldr	r3, [r7, #4]
200095e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
200095ea:	4618      	mov	r0, r3
200095ec:	f7fa fc5c 	bl	20003ea8 <HAL_DMA_Abort>
200095f0:	4603      	mov	r3, r0
200095f2:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
200095f4:	7bfb      	ldrb	r3, [r7, #15]
200095f6:	2b00      	cmp	r3, #0
200095f8:	d002      	beq.n	20009600 <HAL_XSPI_Abort+0x6c>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
200095fa:	687b      	ldr	r3, [r7, #4]
200095fc:	2204      	movs	r2, #4
200095fe:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }

    if (HAL_XSPI_GET_FLAG(hxspi, HAL_XSPI_FLAG_BUSY) != RESET)
20009600:	687b      	ldr	r3, [r7, #4]
20009602:	681b      	ldr	r3, [r3, #0]
20009604:	6a1b      	ldr	r3, [r3, #32]
20009606:	f003 0320 	and.w	r3, r3, #32
2000960a:	2b00      	cmp	r3, #0
2000960c:	d033      	beq.n	20009676 <HAL_XSPI_Abort+0xe2>
    {
      /* Perform an abort of the XSPI */
      SET_BIT(hxspi->Instance->CR, XSPI_CR_ABORT);
2000960e:	687b      	ldr	r3, [r7, #4]
20009610:	681b      	ldr	r3, [r3, #0]
20009612:	681a      	ldr	r2, [r3, #0]
20009614:	687b      	ldr	r3, [r7, #4]
20009616:	681b      	ldr	r3, [r3, #0]
20009618:	f042 0202 	orr.w	r2, r2, #2
2000961c:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, hxspi->Timeout);
2000961e:	687b      	ldr	r3, [r7, #4]
20009620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20009622:	9300      	str	r3, [sp, #0]
20009624:	68bb      	ldr	r3, [r7, #8]
20009626:	2201      	movs	r2, #1
20009628:	2102      	movs	r1, #2
2000962a:	6878      	ldr	r0, [r7, #4]
2000962c:	f000 f8c6 	bl	200097bc <XSPI_WaitFlagStateUntilTimeout>
20009630:	4603      	mov	r3, r0
20009632:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
20009634:	7bfb      	ldrb	r3, [r7, #15]
20009636:	2b00      	cmp	r3, #0
20009638:	d12e      	bne.n	20009698 <HAL_XSPI_Abort+0x104>
      {
        /* Clear transfer complete flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
2000963a:	687b      	ldr	r3, [r7, #4]
2000963c:	681b      	ldr	r3, [r3, #0]
2000963e:	2202      	movs	r2, #2
20009640:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
20009642:	687b      	ldr	r3, [r7, #4]
20009644:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
20009646:	9300      	str	r3, [sp, #0]
20009648:	68bb      	ldr	r3, [r7, #8]
2000964a:	2200      	movs	r2, #0
2000964c:	2120      	movs	r1, #32
2000964e:	6878      	ldr	r0, [r7, #4]
20009650:	f000 f8b4 	bl	200097bc <XSPI_WaitFlagStateUntilTimeout>
20009654:	4603      	mov	r3, r0
20009656:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
20009658:	7bfb      	ldrb	r3, [r7, #15]
2000965a:	2b00      	cmp	r3, #0
2000965c:	d11c      	bne.n	20009698 <HAL_XSPI_Abort+0x104>
        {
          /* Return to indirect mode */
          CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
2000965e:	687b      	ldr	r3, [r7, #4]
20009660:	681b      	ldr	r3, [r3, #0]
20009662:	681a      	ldr	r2, [r3, #0]
20009664:	687b      	ldr	r3, [r7, #4]
20009666:	681b      	ldr	r3, [r3, #0]
20009668:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
2000966c:	601a      	str	r2, [r3, #0]

          hxspi->State = HAL_XSPI_STATE_READY;
2000966e:	687b      	ldr	r3, [r7, #4]
20009670:	2202      	movs	r2, #2
20009672:	651a      	str	r2, [r3, #80]	@ 0x50
20009674:	e010      	b.n	20009698 <HAL_XSPI_Abort+0x104>
      }
    }
    else
    {
      /* Return to indirect mode */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
20009676:	687b      	ldr	r3, [r7, #4]
20009678:	681b      	ldr	r3, [r3, #0]
2000967a:	681a      	ldr	r2, [r3, #0]
2000967c:	687b      	ldr	r3, [r7, #4]
2000967e:	681b      	ldr	r3, [r3, #0]
20009680:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
20009684:	601a      	str	r2, [r3, #0]

      hxspi->State = HAL_XSPI_STATE_READY;
20009686:	687b      	ldr	r3, [r7, #4]
20009688:	2202      	movs	r2, #2
2000968a:	651a      	str	r2, [r3, #80]	@ 0x50
2000968c:	e004      	b.n	20009698 <HAL_XSPI_Abort+0x104>
    }
  }
  else
  {
    status = HAL_ERROR;
2000968e:	2301      	movs	r3, #1
20009690:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
20009692:	687b      	ldr	r3, [r7, #4]
20009694:	2210      	movs	r2, #16
20009696:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  return status;
20009698:	7bfb      	ldrb	r3, [r7, #15]
}
2000969a:	4618      	mov	r0, r3
2000969c:	3710      	adds	r7, #16
2000969e:	46bd      	mov	sp, r7
200096a0:	bd80      	pop	{r7, pc}

200096a2 <HAL_XSPI_SetTimeout>:
  * @param  hxspi   : XSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_XSPI_SetTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Timeout)
{
200096a2:	b480      	push	{r7}
200096a4:	b083      	sub	sp, #12
200096a6:	af00      	add	r7, sp, #0
200096a8:	6078      	str	r0, [r7, #4]
200096aa:	6039      	str	r1, [r7, #0]
  hxspi->Timeout = Timeout;
200096ac:	687b      	ldr	r3, [r7, #4]
200096ae:	683a      	ldr	r2, [r7, #0]
200096b0:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
200096b2:	2300      	movs	r3, #0
}
200096b4:	4618      	mov	r0, r3
200096b6:	370c      	adds	r7, #12
200096b8:	46bd      	mov	sp, r7
200096ba:	f85d 7b04 	ldr.w	r7, [sp], #4
200096be:	4770      	bx	lr

200096c0 <HAL_XSPI_DLYB_SetConfig>:
  * @param  hxspi   : XSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_XSPI_DLYB_SetConfig(XSPI_HandleTypeDef *hxspi, HAL_XSPI_DLYB_CfgTypeDef  *const pdlyb_cfg)
{
200096c0:	b580      	push	{r7, lr}
200096c2:	b084      	sub	sp, #16
200096c4:	af00      	add	r7, sp, #0
200096c6:	6078      	str	r0, [r7, #4]
200096c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
200096ca:	2301      	movs	r3, #1
200096cc:	73fb      	strb	r3, [r7, #15]

  /* Enable XSPI Free Running Clock (mandatory) */
  SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
200096ce:	687b      	ldr	r3, [r7, #4]
200096d0:	681b      	ldr	r3, [r3, #0]
200096d2:	689a      	ldr	r2, [r3, #8]
200096d4:	687b      	ldr	r3, [r7, #4]
200096d6:	681b      	ldr	r3, [r3, #0]
200096d8:	f042 0202 	orr.w	r2, r2, #2
200096dc:	609a      	str	r2, [r3, #8]

  /* Update XSPI state */
  hxspi->State = HAL_XSPI_STATE_BUSY_CMD;
200096de:	687b      	ldr	r3, [r7, #4]
200096e0:	2208      	movs	r2, #8
200096e2:	651a      	str	r2, [r3, #80]	@ 0x50

  if (hxspi->Instance == OCTOSPI1)
200096e4:	687b      	ldr	r3, [r7, #4]
200096e6:	681b      	ldr	r3, [r3, #0]
200096e8:	4a11      	ldr	r2, [pc, #68]	@ (20009730 <HAL_XSPI_DLYB_SetConfig+0x70>)
200096ea:	4293      	cmp	r3, r2
200096ec:	d109      	bne.n	20009702 <HAL_XSPI_DLYB_SetConfig+0x42>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
200096ee:	4811      	ldr	r0, [pc, #68]	@ (20009734 <HAL_XSPI_DLYB_SetConfig+0x74>)
200096f0:	f7ff fb9f 	bl	20008e32 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
200096f4:	6839      	ldr	r1, [r7, #0]
200096f6:	480f      	ldr	r0, [pc, #60]	@ (20009734 <HAL_XSPI_DLYB_SetConfig+0x74>)
200096f8:	f000 fa3e 	bl	20009b78 <LL_DLYB_SetDelay>
    status = HAL_OK;
200096fc:	2300      	movs	r3, #0
200096fe:	73fb      	strb	r3, [r7, #15]
20009700:	e005      	b.n	2000970e <HAL_XSPI_DLYB_SetConfig+0x4e>
  }
  else
  {
    hxspi->ErrorCode |= HAL_XSPI_ERROR_INVALID_PARAM;
20009702:	687b      	ldr	r3, [r7, #4]
20009704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
20009706:	f043 0208 	orr.w	r2, r3, #8
2000970a:	687b      	ldr	r3, [r7, #4]
2000970c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Abort the current XSPI operation if exist */
  (void)HAL_XSPI_Abort(hxspi);
2000970e:	6878      	ldr	r0, [r7, #4]
20009710:	f7ff ff40 	bl	20009594 <HAL_XSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
20009714:	687b      	ldr	r3, [r7, #4]
20009716:	681b      	ldr	r3, [r3, #0]
20009718:	689a      	ldr	r2, [r3, #8]
2000971a:	687b      	ldr	r3, [r7, #4]
2000971c:	681b      	ldr	r3, [r3, #0]
2000971e:	f022 0202 	bic.w	r2, r2, #2
20009722:	609a      	str	r2, [r3, #8]

  return status;
20009724:	7bfb      	ldrb	r3, [r7, #15]
}
20009726:	4618      	mov	r0, r3
20009728:	3710      	adds	r7, #16
2000972a:	46bd      	mov	sp, r7
2000972c:	bd80      	pop	{r7, pc}
2000972e:	bf00      	nop
20009730:	47001400 	.word	0x47001400
20009734:	4600f000 	.word	0x4600f000

20009738 <HAL_XSPI_DLYB_GetClockPeriod>:
  * @param  hxspi   : XSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_XSPI_DLYB_GetClockPeriod(XSPI_HandleTypeDef *hxspi, HAL_XSPI_DLYB_CfgTypeDef  *const pdlyb_cfg)
{
20009738:	b580      	push	{r7, lr}
2000973a:	b084      	sub	sp, #16
2000973c:	af00      	add	r7, sp, #0
2000973e:	6078      	str	r0, [r7, #4]
20009740:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
20009742:	2301      	movs	r3, #1
20009744:	73fb      	strb	r3, [r7, #15]

  /* Enable XSPI Free Running Clock (mandatory) */
  SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
20009746:	687b      	ldr	r3, [r7, #4]
20009748:	681b      	ldr	r3, [r3, #0]
2000974a:	689a      	ldr	r2, [r3, #8]
2000974c:	687b      	ldr	r3, [r7, #4]
2000974e:	681b      	ldr	r3, [r3, #0]
20009750:	f042 0202 	orr.w	r2, r2, #2
20009754:	609a      	str	r2, [r3, #8]

  /* Update XSPI state */
  hxspi->State = HAL_XSPI_STATE_BUSY_CMD;
20009756:	687b      	ldr	r3, [r7, #4]
20009758:	2208      	movs	r2, #8
2000975a:	651a      	str	r2, [r3, #80]	@ 0x50

  if (hxspi->Instance == OCTOSPI1)
2000975c:	687b      	ldr	r3, [r7, #4]
2000975e:	681b      	ldr	r3, [r3, #0]
20009760:	4a14      	ldr	r2, [pc, #80]	@ (200097b4 <HAL_XSPI_DLYB_GetClockPeriod+0x7c>)
20009762:	4293      	cmp	r3, r2
20009764:	d10f      	bne.n	20009786 <HAL_XSPI_DLYB_GetClockPeriod+0x4e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
20009766:	4814      	ldr	r0, [pc, #80]	@ (200097b8 <HAL_XSPI_DLYB_GetClockPeriod+0x80>)
20009768:	f7ff fb63 	bl	20008e32 <LL_DLYB_Enable>

    /* try to detect Period */
    if (LL_DLYB_GetClockPeriod(DLYB_OCTOSPI1, pdlyb_cfg) == (uint32_t)SUCCESS)
2000976c:	6839      	ldr	r1, [r7, #0]
2000976e:	4812      	ldr	r0, [pc, #72]	@ (200097b8 <HAL_XSPI_DLYB_GetClockPeriod+0x80>)
20009770:	f000 fa22 	bl	20009bb8 <LL_DLYB_GetClockPeriod>
20009774:	4603      	mov	r3, r0
20009776:	2b00      	cmp	r3, #0
20009778:	d101      	bne.n	2000977e <HAL_XSPI_DLYB_GetClockPeriod+0x46>
    {
      status = HAL_OK;
2000977a:	2300      	movs	r3, #0
2000977c:	73fb      	strb	r3, [r7, #15]
    }

    /* Disable the DelayBlock */
    LL_DLYB_Disable(DLYB_OCTOSPI1);
2000977e:	480e      	ldr	r0, [pc, #56]	@ (200097b8 <HAL_XSPI_DLYB_GetClockPeriod+0x80>)
20009780:	f7ff fb67 	bl	20008e52 <LL_DLYB_Disable>
20009784:	e005      	b.n	20009792 <HAL_XSPI_DLYB_GetClockPeriod+0x5a>
  }
  else
  {
    hxspi->ErrorCode |= HAL_XSPI_ERROR_INVALID_PARAM;
20009786:	687b      	ldr	r3, [r7, #4]
20009788:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
2000978a:	f043 0208 	orr.w	r2, r3, #8
2000978e:	687b      	ldr	r3, [r7, #4]
20009790:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Abort the current XSPI operation if exist */
  (void)HAL_XSPI_Abort(hxspi);
20009792:	6878      	ldr	r0, [r7, #4]
20009794:	f7ff fefe 	bl	20009594 <HAL_XSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
20009798:	687b      	ldr	r3, [r7, #4]
2000979a:	681b      	ldr	r3, [r3, #0]
2000979c:	689a      	ldr	r2, [r3, #8]
2000979e:	687b      	ldr	r3, [r7, #4]
200097a0:	681b      	ldr	r3, [r3, #0]
200097a2:	f022 0202 	bic.w	r2, r2, #2
200097a6:	609a      	str	r2, [r3, #8]

  return status;
200097a8:	7bfb      	ldrb	r3, [r7, #15]
}
200097aa:	4618      	mov	r0, r3
200097ac:	3710      	adds	r7, #16
200097ae:	46bd      	mov	sp, r7
200097b0:	bd80      	pop	{r7, pc}
200097b2:	bf00      	nop
200097b4:	47001400 	.word	0x47001400
200097b8:	4600f000 	.word	0x4600f000

200097bc <XSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_WaitFlagStateUntilTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
200097bc:	b580      	push	{r7, lr}
200097be:	b084      	sub	sp, #16
200097c0:	af00      	add	r7, sp, #0
200097c2:	60f8      	str	r0, [r7, #12]
200097c4:	60b9      	str	r1, [r7, #8]
200097c6:	603b      	str	r3, [r7, #0]
200097c8:	4613      	mov	r3, r2
200097ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
200097cc:	e019      	b.n	20009802 <XSPI_WaitFlagStateUntilTimeout+0x46>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
200097ce:	69bb      	ldr	r3, [r7, #24]
200097d0:	f1b3 3fff 	cmp.w	r3, #4294967295
200097d4:	d015      	beq.n	20009802 <XSPI_WaitFlagStateUntilTimeout+0x46>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
200097d6:	f7f7 f9e1 	bl	20000b9c <HAL_GetTick>
200097da:	4602      	mov	r2, r0
200097dc:	683b      	ldr	r3, [r7, #0]
200097de:	1ad3      	subs	r3, r2, r3
200097e0:	69ba      	ldr	r2, [r7, #24]
200097e2:	429a      	cmp	r2, r3
200097e4:	d302      	bcc.n	200097ec <XSPI_WaitFlagStateUntilTimeout+0x30>
200097e6:	69bb      	ldr	r3, [r7, #24]
200097e8:	2b00      	cmp	r3, #0
200097ea:	d10a      	bne.n	20009802 <XSPI_WaitFlagStateUntilTimeout+0x46>
      {
        hxspi->State     = HAL_XSPI_STATE_READY;
200097ec:	68fb      	ldr	r3, [r7, #12]
200097ee:	2202      	movs	r2, #2
200097f0:	651a      	str	r2, [r3, #80]	@ 0x50
        hxspi->ErrorCode |= HAL_XSPI_ERROR_TIMEOUT;
200097f2:	68fb      	ldr	r3, [r7, #12]
200097f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
200097f6:	f043 0201 	orr.w	r2, r3, #1
200097fa:	68fb      	ldr	r3, [r7, #12]
200097fc:	655a      	str	r2, [r3, #84]	@ 0x54

        return HAL_TIMEOUT;
200097fe:	2303      	movs	r3, #3
20009800:	e00e      	b.n	20009820 <XSPI_WaitFlagStateUntilTimeout+0x64>
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
20009802:	68fb      	ldr	r3, [r7, #12]
20009804:	681b      	ldr	r3, [r3, #0]
20009806:	6a1a      	ldr	r2, [r3, #32]
20009808:	68bb      	ldr	r3, [r7, #8]
2000980a:	4013      	ands	r3, r2
2000980c:	2b00      	cmp	r3, #0
2000980e:	bf14      	ite	ne
20009810:	2301      	movne	r3, #1
20009812:	2300      	moveq	r3, #0
20009814:	b2db      	uxtb	r3, r3
20009816:	461a      	mov	r2, r3
20009818:	79fb      	ldrb	r3, [r7, #7]
2000981a:	429a      	cmp	r2, r3
2000981c:	d1d7      	bne.n	200097ce <XSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
2000981e:	2300      	movs	r3, #0
}
20009820:	4618      	mov	r0, r3
20009822:	3710      	adds	r7, #16
20009824:	46bd      	mov	sp, r7
20009826:	bd80      	pop	{r7, pc}

20009828 <XSPI_ConfigCmd>:
  * @param  hxspi : XSPI handle
  * @param  pCmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_ConfigCmd(XSPI_HandleTypeDef *hxspi, XSPI_RegularCmdTypeDef *pCmd)
{
20009828:	b480      	push	{r7}
2000982a:	b089      	sub	sp, #36	@ 0x24
2000982c:	af00      	add	r7, sp, #0
2000982e:	6078      	str	r0, [r7, #4]
20009830:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
20009832:	2300      	movs	r3, #0
20009834:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, 0U);
20009836:	687b      	ldr	r3, [r7, #4]
20009838:	681b      	ldr	r3, [r3, #0]
2000983a:	681a      	ldr	r2, [r3, #0]
2000983c:	687b      	ldr	r3, [r7, #4]
2000983e:	681b      	ldr	r3, [r3, #0]
20009840:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
20009844:	601a      	str	r2, [r3, #0]

  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
20009846:	687b      	ldr	r3, [r7, #4]
20009848:	689b      	ldr	r3, [r3, #8]
2000984a:	2b00      	cmp	r3, #0
2000984c:	d10a      	bne.n	20009864 <XSPI_ConfigCmd+0x3c>
  {
    assert_param(IS_XSPI_IO_SELECT(pCmd->IOSelect));
    MODIFY_REG(hxspi->Instance->CR, XSPI_CR_MSEL, pCmd->IOSelect);
2000984e:	687b      	ldr	r3, [r7, #4]
20009850:	681b      	ldr	r3, [r3, #0]
20009852:	681b      	ldr	r3, [r3, #0]
20009854:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
20009858:	683b      	ldr	r3, [r7, #0]
2000985a:	685a      	ldr	r2, [r3, #4]
2000985c:	687b      	ldr	r3, [r7, #4]
2000985e:	681b      	ldr	r3, [r3, #0]
20009860:	430a      	orrs	r2, r1
20009862:	601a      	str	r2, [r3, #0]
  }

  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
20009864:	683b      	ldr	r3, [r7, #0]
20009866:	681b      	ldr	r3, [r3, #0]
20009868:	2b02      	cmp	r3, #2
2000986a:	d114      	bne.n	20009896 <XSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hxspi->Instance->WCCR);
2000986c:	687b      	ldr	r3, [r7, #4]
2000986e:	681b      	ldr	r3, [r3, #0]
20009870:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
20009874:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WTCR);
20009876:	687b      	ldr	r3, [r7, #4]
20009878:	681b      	ldr	r3, [r3, #0]
2000987a:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
2000987e:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WIR);
20009880:	687b      	ldr	r3, [r7, #4]
20009882:	681b      	ldr	r3, [r3, #0]
20009884:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
20009888:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WABR);
2000988a:	687b      	ldr	r3, [r7, #4]
2000988c:	681b      	ldr	r3, [r3, #0]
2000988e:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
20009892:	60fb      	str	r3, [r7, #12]
20009894:	e02c      	b.n	200098f0 <XSPI_ConfigCmd+0xc8>
  }
  else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG)
20009896:	683b      	ldr	r3, [r7, #0]
20009898:	681b      	ldr	r3, [r3, #0]
2000989a:	2b03      	cmp	r3, #3
2000989c:	d114      	bne.n	200098c8 <XSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hxspi->Instance->WPCCR);
2000989e:	687b      	ldr	r3, [r7, #4]
200098a0:	681b      	ldr	r3, [r3, #0]
200098a2:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
200098a6:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WPTCR);
200098a8:	687b      	ldr	r3, [r7, #4]
200098aa:	681b      	ldr	r3, [r3, #0]
200098ac:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
200098b0:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WPIR);
200098b2:	687b      	ldr	r3, [r7, #4]
200098b4:	681b      	ldr	r3, [r3, #0]
200098b6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
200098ba:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WPABR);
200098bc:	687b      	ldr	r3, [r7, #4]
200098be:	681b      	ldr	r3, [r3, #0]
200098c0:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
200098c4:	60fb      	str	r3, [r7, #12]
200098c6:	e013      	b.n	200098f0 <XSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hxspi->Instance->CCR);
200098c8:	687b      	ldr	r3, [r7, #4]
200098ca:	681b      	ldr	r3, [r3, #0]
200098cc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
200098d0:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->TCR);
200098d2:	687b      	ldr	r3, [r7, #4]
200098d4:	681b      	ldr	r3, [r3, #0]
200098d6:	f503 7384 	add.w	r3, r3, #264	@ 0x108
200098da:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->IR);
200098dc:	687b      	ldr	r3, [r7, #4]
200098de:	681b      	ldr	r3, [r3, #0]
200098e0:	f503 7388 	add.w	r3, r3, #272	@ 0x110
200098e4:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->ABR);
200098e6:	687b      	ldr	r3, [r7, #4]
200098e8:	681b      	ldr	r3, [r3, #0]
200098ea:	f503 7390 	add.w	r3, r3, #288	@ 0x120
200098ee:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (pCmd->DQSMode | pCmd->SIOOMode);
200098f0:	683b      	ldr	r3, [r7, #0]
200098f2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
200098f4:	683b      	ldr	r3, [r7, #0]
200098f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
200098f8:	431a      	orrs	r2, r3
200098fa:	69bb      	ldr	r3, [r7, #24]
200098fc:	601a      	str	r2, [r3, #0]

  /* Workaround for Erratasheet: Memory-mapped write error response when DQS output is disabled */
  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
200098fe:	683b      	ldr	r3, [r7, #0]
20009900:	681b      	ldr	r3, [r3, #0]
20009902:	2b02      	cmp	r3, #2
20009904:	d105      	bne.n	20009912 <XSPI_ConfigCmd+0xea>
  {
    /* When doing memory-mapped writes, set the DQSE bit of the OCTOSPI_WCCR register,
       even for memories that have no DQS pin. */
    SET_BIT((*ccr_reg), XSPI_CCR_DQSE);
20009906:	69bb      	ldr	r3, [r7, #24]
20009908:	681b      	ldr	r3, [r3, #0]
2000990a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
2000990e:	69bb      	ldr	r3, [r7, #24]
20009910:	601a      	str	r2, [r3, #0]
  }

  if (pCmd->AlternateBytesMode != HAL_XSPI_ALT_BYTES_NONE)
20009912:	683b      	ldr	r3, [r7, #0]
20009914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20009916:	2b00      	cmp	r3, #0
20009918:	d012      	beq.n	20009940 <XSPI_ConfigCmd+0x118>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = pCmd->AlternateBytes;
2000991a:	683b      	ldr	r3, [r7, #0]
2000991c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
2000991e:	68fb      	ldr	r3, [r7, #12]
20009920:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (XSPI_CCR_ABMODE | XSPI_CCR_ABDTR | XSPI_CCR_ABSIZE),
20009922:	69bb      	ldr	r3, [r7, #24]
20009924:	681b      	ldr	r3, [r3, #0]
20009926:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
2000992a:	683b      	ldr	r3, [r7, #0]
2000992c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
2000992e:	683b      	ldr	r3, [r7, #0]
20009930:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
20009932:	4319      	orrs	r1, r3
20009934:	683b      	ldr	r3, [r7, #0]
20009936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
20009938:	430b      	orrs	r3, r1
2000993a:	431a      	orrs	r2, r3
2000993c:	69bb      	ldr	r3, [r7, #24]
2000993e:	601a      	str	r2, [r3, #0]
               (pCmd->AlternateBytesMode | pCmd->AlternateBytesDTRMode | pCmd->AlternateBytesWidth));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), XSPI_TCR_DCYC, pCmd->DummyCycles);
20009940:	697b      	ldr	r3, [r7, #20]
20009942:	681b      	ldr	r3, [r3, #0]
20009944:	f023 021f 	bic.w	r2, r3, #31
20009948:	683b      	ldr	r3, [r7, #0]
2000994a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
2000994c:	431a      	orrs	r2, r3
2000994e:	697b      	ldr	r3, [r7, #20]
20009950:	601a      	str	r2, [r3, #0]

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
20009952:	683b      	ldr	r3, [r7, #0]
20009954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20009956:	2b00      	cmp	r3, #0
20009958:	d009      	beq.n	2000996e <XSPI_ConfigCmd+0x146>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
2000995a:	683b      	ldr	r3, [r7, #0]
2000995c:	681b      	ldr	r3, [r3, #0]
2000995e:	2b00      	cmp	r3, #0
20009960:	d105      	bne.n	2000996e <XSPI_ConfigCmd+0x146>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
20009962:	683b      	ldr	r3, [r7, #0]
20009964:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
20009966:	687b      	ldr	r3, [r7, #4]
20009968:	681b      	ldr	r3, [r3, #0]
2000996a:	3a01      	subs	r2, #1
2000996c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Configure SSHIFT register to handle SDR/DTR data transfer */
  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
2000996e:	683b      	ldr	r3, [r7, #0]
20009970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20009972:	2b00      	cmp	r3, #0
20009974:	d01e      	beq.n	200099b4 <XSPI_ConfigCmd+0x18c>
  {
    if (pCmd->DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
20009976:	683b      	ldr	r3, [r7, #0]
20009978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
2000997a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
2000997e:	d10a      	bne.n	20009996 <XSPI_ConfigCmd+0x16e>
    {
      /* Deactivate sample shifting when receiving data in DTR mode (DDTR=1) */
      CLEAR_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
20009980:	687b      	ldr	r3, [r7, #4]
20009982:	681b      	ldr	r3, [r3, #0]
20009984:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
20009988:	687b      	ldr	r3, [r7, #4]
2000998a:	681b      	ldr	r3, [r3, #0]
2000998c:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
20009990:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
20009994:	e00e      	b.n	200099b4 <XSPI_ConfigCmd+0x18c>
    }
    else if (hxspi->Init.SampleShifting == HAL_XSPI_SAMPLE_SHIFT_HALFCYCLE)
20009996:	687b      	ldr	r3, [r7, #4]
20009998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
2000999a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
2000999e:	d109      	bne.n	200099b4 <XSPI_ConfigCmd+0x18c>
    {
      /* Configure sample shifting */
      SET_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
200099a0:	687b      	ldr	r3, [r7, #4]
200099a2:	681b      	ldr	r3, [r3, #0]
200099a4:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
200099a8:	687b      	ldr	r3, [r7, #4]
200099aa:	681b      	ldr	r3, [r3, #0]
200099ac:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
200099b0:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    {
      /* Do nothing */
    }
  }

  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
200099b4:	683b      	ldr	r3, [r7, #0]
200099b6:	68db      	ldr	r3, [r3, #12]
200099b8:	2b00      	cmp	r3, #0
200099ba:	f000 8099 	beq.w	20009af0 <XSPI_ConfigCmd+0x2c8>
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
200099be:	683b      	ldr	r3, [r7, #0]
200099c0:	69db      	ldr	r3, [r3, #28]
200099c2:	2b00      	cmp	r3, #0
200099c4:	d055      	beq.n	20009a72 <XSPI_ConfigCmd+0x24a>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
200099c6:	683b      	ldr	r3, [r7, #0]
200099c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
200099ca:	2b00      	cmp	r3, #0
200099cc:	d01e      	beq.n	20009a0c <XSPI_ConfigCmd+0x1e4>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
200099ce:	69bb      	ldr	r3, [r7, #24]
200099d0:	681a      	ldr	r2, [r3, #0]
200099d2:	4b68      	ldr	r3, [pc, #416]	@ (20009b74 <XSPI_ConfigCmd+0x34c>)
200099d4:	4013      	ands	r3, r2
200099d6:	683a      	ldr	r2, [r7, #0]
200099d8:	68d1      	ldr	r1, [r2, #12]
200099da:	683a      	ldr	r2, [r7, #0]
200099dc:	6952      	ldr	r2, [r2, #20]
200099de:	4311      	orrs	r1, r2
200099e0:	683a      	ldr	r2, [r7, #0]
200099e2:	6912      	ldr	r2, [r2, #16]
200099e4:	4311      	orrs	r1, r2
200099e6:	683a      	ldr	r2, [r7, #0]
200099e8:	69d2      	ldr	r2, [r2, #28]
200099ea:	4311      	orrs	r1, r2
200099ec:	683a      	ldr	r2, [r7, #0]
200099ee:	6a52      	ldr	r2, [r2, #36]	@ 0x24
200099f0:	4311      	orrs	r1, r2
200099f2:	683a      	ldr	r2, [r7, #0]
200099f4:	6a12      	ldr	r2, [r2, #32]
200099f6:	4311      	orrs	r1, r2
200099f8:	683a      	ldr	r2, [r7, #0]
200099fa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
200099fc:	4311      	orrs	r1, r2
200099fe:	683a      	ldr	r2, [r7, #0]
20009a00:	6c12      	ldr	r2, [r2, #64]	@ 0x40
20009a02:	430a      	orrs	r2, r1
20009a04:	431a      	orrs	r2, r3
20009a06:	69bb      	ldr	r3, [r7, #24]
20009a08:	601a      	str	r2, [r3, #0]
20009a0a:	e028      	b.n	20009a5e <XSPI_ConfigCmd+0x236>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
20009a0c:	69bb      	ldr	r3, [r7, #24]
20009a0e:	681b      	ldr	r3, [r3, #0]
20009a10:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
20009a14:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
20009a18:	683a      	ldr	r2, [r7, #0]
20009a1a:	68d1      	ldr	r1, [r2, #12]
20009a1c:	683a      	ldr	r2, [r7, #0]
20009a1e:	6952      	ldr	r2, [r2, #20]
20009a20:	4311      	orrs	r1, r2
20009a22:	683a      	ldr	r2, [r7, #0]
20009a24:	6912      	ldr	r2, [r2, #16]
20009a26:	4311      	orrs	r1, r2
20009a28:	683a      	ldr	r2, [r7, #0]
20009a2a:	69d2      	ldr	r2, [r2, #28]
20009a2c:	4311      	orrs	r1, r2
20009a2e:	683a      	ldr	r2, [r7, #0]
20009a30:	6a52      	ldr	r2, [r2, #36]	@ 0x24
20009a32:	4311      	orrs	r1, r2
20009a34:	683a      	ldr	r2, [r7, #0]
20009a36:	6a12      	ldr	r2, [r2, #32]
20009a38:	430a      	orrs	r2, r1
20009a3a:	431a      	orrs	r2, r3
20009a3c:	69bb      	ldr	r3, [r7, #24]
20009a3e:	601a      	str	r2, [r3, #0]
                                XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth |
                    pCmd->AddressMode     | pCmd->AddressDTRMode     | pCmd->AddressWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
20009a40:	687b      	ldr	r3, [r7, #4]
20009a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20009a44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20009a48:	d109      	bne.n	20009a5e <XSPI_ConfigCmd+0x236>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
20009a4a:	683b      	ldr	r3, [r7, #0]
20009a4c:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
20009a4e:	2b08      	cmp	r3, #8
20009a50:	d105      	bne.n	20009a5e <XSPI_ConfigCmd+0x236>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
20009a52:	69bb      	ldr	r3, [r7, #24]
20009a54:	681b      	ldr	r3, [r3, #0]
20009a56:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
20009a5a:	69bb      	ldr	r3, [r7, #24]
20009a5c:	601a      	str	r2, [r3, #0]
        }
      }
      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
20009a5e:	683b      	ldr	r3, [r7, #0]
20009a60:	689a      	ldr	r2, [r3, #8]
20009a62:	693b      	ldr	r3, [r7, #16]
20009a64:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hxspi->Instance->AR = pCmd->Address;
20009a66:	687b      	ldr	r3, [r7, #4]
20009a68:	681b      	ldr	r3, [r3, #0]
20009a6a:	683a      	ldr	r2, [r7, #0]
20009a6c:	6992      	ldr	r2, [r2, #24]
20009a6e:	649a      	str	r2, [r3, #72]	@ 0x48
20009a70:	e078      	b.n	20009b64 <XSPI_ConfigCmd+0x33c>
    }
    else
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
20009a72:	683b      	ldr	r3, [r7, #0]
20009a74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20009a76:	2b00      	cmp	r3, #0
20009a78:	d017      	beq.n	20009aaa <XSPI_ConfigCmd+0x282>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE |
20009a7a:	69bb      	ldr	r3, [r7, #24]
20009a7c:	681b      	ldr	r3, [r3, #0]
20009a7e:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
20009a82:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
20009a86:	683a      	ldr	r2, [r7, #0]
20009a88:	68d1      	ldr	r1, [r2, #12]
20009a8a:	683a      	ldr	r2, [r7, #0]
20009a8c:	6952      	ldr	r2, [r2, #20]
20009a8e:	4311      	orrs	r1, r2
20009a90:	683a      	ldr	r2, [r7, #0]
20009a92:	6912      	ldr	r2, [r2, #16]
20009a94:	4311      	orrs	r1, r2
20009a96:	683a      	ldr	r2, [r7, #0]
20009a98:	6b92      	ldr	r2, [r2, #56]	@ 0x38
20009a9a:	4311      	orrs	r1, r2
20009a9c:	683a      	ldr	r2, [r7, #0]
20009a9e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
20009aa0:	430a      	orrs	r2, r1
20009aa2:	431a      	orrs	r2, r3
20009aa4:	69bb      	ldr	r3, [r7, #24]
20009aa6:	601a      	str	r2, [r3, #0]
20009aa8:	e01d      	b.n	20009ae6 <XSPI_ConfigCmd+0x2be>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE),
20009aaa:	69bb      	ldr	r3, [r7, #24]
20009aac:	681b      	ldr	r3, [r3, #0]
20009aae:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
20009ab2:	683b      	ldr	r3, [r7, #0]
20009ab4:	68d9      	ldr	r1, [r3, #12]
20009ab6:	683b      	ldr	r3, [r7, #0]
20009ab8:	695b      	ldr	r3, [r3, #20]
20009aba:	4319      	orrs	r1, r3
20009abc:	683b      	ldr	r3, [r7, #0]
20009abe:	691b      	ldr	r3, [r3, #16]
20009ac0:	430b      	orrs	r3, r1
20009ac2:	431a      	orrs	r2, r3
20009ac4:	69bb      	ldr	r3, [r7, #24]
20009ac6:	601a      	str	r2, [r3, #0]
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
20009ac8:	687b      	ldr	r3, [r7, #4]
20009aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
20009acc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
20009ad0:	d109      	bne.n	20009ae6 <XSPI_ConfigCmd+0x2be>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
20009ad2:	683b      	ldr	r3, [r7, #0]
20009ad4:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
20009ad6:	2b08      	cmp	r3, #8
20009ad8:	d105      	bne.n	20009ae6 <XSPI_ConfigCmd+0x2be>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
20009ada:	69bb      	ldr	r3, [r7, #24]
20009adc:	681b      	ldr	r3, [r3, #0]
20009ade:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
20009ae2:	69bb      	ldr	r3, [r7, #24]
20009ae4:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
20009ae6:	683b      	ldr	r3, [r7, #0]
20009ae8:	689a      	ldr	r2, [r3, #8]
20009aea:	693b      	ldr	r3, [r7, #16]
20009aec:	601a      	str	r2, [r3, #0]
20009aee:	e039      	b.n	20009b64 <XSPI_ConfigCmd+0x33c>

    }
  }
  else
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
20009af0:	683b      	ldr	r3, [r7, #0]
20009af2:	69db      	ldr	r3, [r3, #28]
20009af4:	2b00      	cmp	r3, #0
20009af6:	d030      	beq.n	20009b5a <XSPI_ConfigCmd+0x332>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
20009af8:	683b      	ldr	r3, [r7, #0]
20009afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
20009afc:	2b00      	cmp	r3, #0
20009afe:	d017      	beq.n	20009b30 <XSPI_ConfigCmd+0x308>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE |
20009b00:	69bb      	ldr	r3, [r7, #24]
20009b02:	681b      	ldr	r3, [r3, #0]
20009b04:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
20009b08:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
20009b0c:	683a      	ldr	r2, [r7, #0]
20009b0e:	69d1      	ldr	r1, [r2, #28]
20009b10:	683a      	ldr	r2, [r7, #0]
20009b12:	6a52      	ldr	r2, [r2, #36]	@ 0x24
20009b14:	4311      	orrs	r1, r2
20009b16:	683a      	ldr	r2, [r7, #0]
20009b18:	6a12      	ldr	r2, [r2, #32]
20009b1a:	4311      	orrs	r1, r2
20009b1c:	683a      	ldr	r2, [r7, #0]
20009b1e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
20009b20:	4311      	orrs	r1, r2
20009b22:	683a      	ldr	r2, [r7, #0]
20009b24:	6c12      	ldr	r2, [r2, #64]	@ 0x40
20009b26:	430a      	orrs	r2, r1
20009b28:	431a      	orrs	r2, r3
20009b2a:	69bb      	ldr	r3, [r7, #24]
20009b2c:	601a      	str	r2, [r3, #0]
20009b2e:	e00e      	b.n	20009b4e <XSPI_ConfigCmd+0x326>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
20009b30:	69bb      	ldr	r3, [r7, #24]
20009b32:	681b      	ldr	r3, [r3, #0]
20009b34:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
20009b38:	683b      	ldr	r3, [r7, #0]
20009b3a:	69d9      	ldr	r1, [r3, #28]
20009b3c:	683b      	ldr	r3, [r7, #0]
20009b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
20009b40:	4319      	orrs	r1, r3
20009b42:	683b      	ldr	r3, [r7, #0]
20009b44:	6a1b      	ldr	r3, [r3, #32]
20009b46:	430b      	orrs	r3, r1
20009b48:	431a      	orrs	r2, r3
20009b4a:	69bb      	ldr	r3, [r7, #24]
20009b4c:	601a      	str	r2, [r3, #0]
                   (pCmd->AddressMode | pCmd->AddressDTRMode | pCmd->AddressWidth));
      }

      /* Configure the AR register with the instruction value */
      hxspi->Instance->AR = pCmd->Address;
20009b4e:	687b      	ldr	r3, [r7, #4]
20009b50:	681b      	ldr	r3, [r3, #0]
20009b52:	683a      	ldr	r2, [r7, #0]
20009b54:	6992      	ldr	r2, [r2, #24]
20009b56:	649a      	str	r2, [r3, #72]	@ 0x48
20009b58:	e004      	b.n	20009b64 <XSPI_ConfigCmd+0x33c>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
20009b5a:	2301      	movs	r3, #1
20009b5c:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
20009b5e:	687b      	ldr	r3, [r7, #4]
20009b60:	2208      	movs	r2, #8
20009b62:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  return status;
20009b64:	7ffb      	ldrb	r3, [r7, #31]
}
20009b66:	4618      	mov	r0, r3
20009b68:	3724      	adds	r7, #36	@ 0x24
20009b6a:	46bd      	mov	sp, r7
20009b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
20009b70:	4770      	bx	lr
20009b72:	bf00      	nop
20009b74:	f0ffc0c0 	.word	0xf0ffc0c0

20009b78 <LL_DLYB_SetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is set.
  *          - ERROR: the Delay value is not set.
  */
void LL_DLYB_SetDelay(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef  *pdlyb_cfg)
{
20009b78:	b480      	push	{r7}
20009b7a:	b083      	sub	sp, #12
20009b7c:	af00      	add	r7, sp, #0
20009b7e:	6078      	str	r0, [r7, #4]
20009b80:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
20009b82:	687b      	ldr	r3, [r7, #4]
20009b84:	681b      	ldr	r3, [r3, #0]
20009b86:	f043 0202 	orr.w	r2, r3, #2
20009b8a:	687b      	ldr	r3, [r7, #4]
20009b8c:	601a      	str	r2, [r3, #0]

  /* Update the UNIT and SEL field */
  DLYBx->CFGR = (pdlyb_cfg->PhaseSel) | ((pdlyb_cfg->Units) << DLYB_CFGR_UNIT_Pos);
20009b8e:	683b      	ldr	r3, [r7, #0]
20009b90:	685a      	ldr	r2, [r3, #4]
20009b92:	683b      	ldr	r3, [r7, #0]
20009b94:	681b      	ldr	r3, [r3, #0]
20009b96:	021b      	lsls	r3, r3, #8
20009b98:	431a      	orrs	r2, r3
20009b9a:	687b      	ldr	r3, [r7, #4]
20009b9c:	605a      	str	r2, [r3, #4]

  /* Disable the length sampling */
  CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
20009b9e:	687b      	ldr	r3, [r7, #4]
20009ba0:	681b      	ldr	r3, [r3, #0]
20009ba2:	f023 0202 	bic.w	r2, r3, #2
20009ba6:	687b      	ldr	r3, [r7, #4]
20009ba8:	601a      	str	r2, [r3, #0]
}
20009baa:	bf00      	nop
20009bac:	370c      	adds	r7, #12
20009bae:	46bd      	mov	sp, r7
20009bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
20009bb4:	4770      	bx	lr
	...

20009bb8 <LL_DLYB_GetClockPeriod>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: there is a valid period detected and stored in pdlyb_cfg.
  *          - ERROR: there is no valid period detected.
  */
uint32_t LL_DLYB_GetClockPeriod(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef *pdlyb_cfg)
{
20009bb8:	b580      	push	{r7, lr}
20009bba:	b086      	sub	sp, #24
20009bbc:	af00      	add	r7, sp, #0
20009bbe:	6078      	str	r0, [r7, #4]
20009bc0:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
20009bc2:	2300      	movs	r3, #0
20009bc4:	617b      	str	r3, [r7, #20]

  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
20009bc6:	687b      	ldr	r3, [r7, #4]
20009bc8:	681b      	ldr	r3, [r3, #0]
20009bca:	f043 0202 	orr.w	r2, r3, #2
20009bce:	687b      	ldr	r3, [r7, #4]
20009bd0:	601a      	str	r2, [r3, #0]

  /* Delay line length detection */
  while (i < DLYB_MAX_UNIT)
20009bd2:	e02a      	b.n	20009c2a <LL_DLYB_GetClockPeriod+0x72>
  {
    /* Set the Delay of the UNIT(s)*/
    DLYBx->CFGR = DLYB_MAX_SELECT | (i << DLYB_CFGR_UNIT_Pos);
20009bd4:	697b      	ldr	r3, [r7, #20]
20009bd6:	021b      	lsls	r3, r3, #8
20009bd8:	f043 020c 	orr.w	r2, r3, #12
20009bdc:	687b      	ldr	r3, [r7, #4]
20009bde:	605a      	str	r2, [r3, #4]

    /* Waiting for a LNG valid value */
    tickstart =  HAL_GetTick();
20009be0:	f7f6 ffdc 	bl	20000b9c <HAL_GetTick>
20009be4:	60f8      	str	r0, [r7, #12]
    while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
20009be6:	e00c      	b.n	20009c02 <LL_DLYB_GetClockPeriod+0x4a>
    {
      if ((HAL_GetTick() - tickstart) >=  DLYB_TIMEOUT)
20009be8:	f7f6 ffd8 	bl	20000b9c <HAL_GetTick>
20009bec:	4602      	mov	r2, r0
20009bee:	68fb      	ldr	r3, [r7, #12]
20009bf0:	1ad3      	subs	r3, r2, r3
20009bf2:	2bfe      	cmp	r3, #254	@ 0xfe
20009bf4:	d905      	bls.n	20009c02 <LL_DLYB_GetClockPeriod+0x4a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
20009bf6:	687b      	ldr	r3, [r7, #4]
20009bf8:	685b      	ldr	r3, [r3, #4]
20009bfa:	2b00      	cmp	r3, #0
20009bfc:	db01      	blt.n	20009c02 <LL_DLYB_GetClockPeriod+0x4a>
        {
          return (uint32_t) HAL_TIMEOUT;
20009bfe:	2303      	movs	r3, #3
20009c00:	e042      	b.n	20009c88 <LL_DLYB_GetClockPeriod+0xd0>
    while ((DLYBx->CFGR & DLYB_CFGR_LNGF) == 0U)
20009c02:	687b      	ldr	r3, [r7, #4]
20009c04:	685b      	ldr	r3, [r3, #4]
20009c06:	2b00      	cmp	r3, #0
20009c08:	daee      	bge.n	20009be8 <LL_DLYB_GetClockPeriod+0x30>
        }
      }
    }

    if ((DLYBx->CFGR & DLYB_LNG_10_0_MASK) != 0U)
20009c0a:	687b      	ldr	r3, [r7, #4]
20009c0c:	685a      	ldr	r2, [r3, #4]
20009c0e:	4b20      	ldr	r3, [pc, #128]	@ (20009c90 <LL_DLYB_GetClockPeriod+0xd8>)
20009c10:	4013      	ands	r3, r2
20009c12:	2b00      	cmp	r3, #0
20009c14:	d006      	beq.n	20009c24 <LL_DLYB_GetClockPeriod+0x6c>
    {
      if ((DLYBx->CFGR & (DLYB_CFGR_LNG_11 | DLYB_CFGR_LNG_10)) != DLYB_LNG_11_10_MASK)
20009c16:	687b      	ldr	r3, [r7, #4]
20009c18:	685b      	ldr	r3, [r3, #4]
20009c1a:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
20009c1e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
20009c22:	d106      	bne.n	20009c32 <LL_DLYB_GetClockPeriod+0x7a>
      {
        /* Delay line length is configured to one input clock period*/
        break;
      }
    }
    i++;
20009c24:	697b      	ldr	r3, [r7, #20]
20009c26:	3301      	adds	r3, #1
20009c28:	617b      	str	r3, [r7, #20]
  while (i < DLYB_MAX_UNIT)
20009c2a:	697b      	ldr	r3, [r7, #20]
20009c2c:	2b7f      	cmp	r3, #127	@ 0x7f
20009c2e:	d9d1      	bls.n	20009bd4 <LL_DLYB_GetClockPeriod+0x1c>
20009c30:	e000      	b.n	20009c34 <LL_DLYB_GetClockPeriod+0x7c>
        break;
20009c32:	bf00      	nop
  }

  if (DLYB_MAX_UNIT != i)
20009c34:	697b      	ldr	r3, [r7, #20]
20009c36:	2b80      	cmp	r3, #128	@ 0x80
20009c38:	d022      	beq.n	20009c80 <LL_DLYB_GetClockPeriod+0xc8>
  {
    /* Determine how many unit delays (nb) span one input clock period */
    lng = (DLYBx->CFGR & DLYB_CFGR_LNG) >> 16U;
20009c3a:	687b      	ldr	r3, [r7, #4]
20009c3c:	685b      	ldr	r3, [r3, #4]
20009c3e:	0c1b      	lsrs	r3, r3, #16
20009c40:	f3c3 030b 	ubfx	r3, r3, #0, #12
20009c44:	60bb      	str	r3, [r7, #8]
    nb = 10U;
20009c46:	230a      	movs	r3, #10
20009c48:	613b      	str	r3, [r7, #16]
    while ((nb > 0U) && ((lng >> nb) == 0U))
20009c4a:	e002      	b.n	20009c52 <LL_DLYB_GetClockPeriod+0x9a>
    {
      nb--;
20009c4c:	693b      	ldr	r3, [r7, #16]
20009c4e:	3b01      	subs	r3, #1
20009c50:	613b      	str	r3, [r7, #16]
    while ((nb > 0U) && ((lng >> nb) == 0U))
20009c52:	693b      	ldr	r3, [r7, #16]
20009c54:	2b00      	cmp	r3, #0
20009c56:	d005      	beq.n	20009c64 <LL_DLYB_GetClockPeriod+0xac>
20009c58:	68ba      	ldr	r2, [r7, #8]
20009c5a:	693b      	ldr	r3, [r7, #16]
20009c5c:	fa22 f303 	lsr.w	r3, r2, r3
20009c60:	2b00      	cmp	r3, #0
20009c62:	d0f3      	beq.n	20009c4c <LL_DLYB_GetClockPeriod+0x94>
    }
    if (nb != 0U)
20009c64:	693b      	ldr	r3, [r7, #16]
20009c66:	2b00      	cmp	r3, #0
20009c68:	d00a      	beq.n	20009c80 <LL_DLYB_GetClockPeriod+0xc8>
    {
      pdlyb_cfg->PhaseSel = nb ;
20009c6a:	683b      	ldr	r3, [r7, #0]
20009c6c:	693a      	ldr	r2, [r7, #16]
20009c6e:	605a      	str	r2, [r3, #4]
      pdlyb_cfg->Units = i ;
20009c70:	683b      	ldr	r3, [r7, #0]
20009c72:	697a      	ldr	r2, [r7, #20]
20009c74:	601a      	str	r2, [r3, #0]

      /* Disable the length sampling */
      DLYBx->CR = DLYB_CR_SEN;
20009c76:	687b      	ldr	r3, [r7, #4]
20009c78:	2202      	movs	r2, #2
20009c7a:	601a      	str	r2, [r3, #0]

      return (uint32_t)SUCCESS;
20009c7c:	2300      	movs	r3, #0
20009c7e:	e003      	b.n	20009c88 <LL_DLYB_GetClockPeriod+0xd0>
    }
  }

  /* Disable the length sampling */
  DLYBx->CR = DLYB_CR_SEN;
20009c80:	687b      	ldr	r3, [r7, #4]
20009c82:	2202      	movs	r2, #2
20009c84:	601a      	str	r2, [r3, #0]

  return (uint32_t)ERROR;
20009c86:	2301      	movs	r3, #1

}
20009c88:	4618      	mov	r0, r3
20009c8a:	3718      	adds	r7, #24
20009c8c:	46bd      	mov	sp, r7
20009c8e:	bd80      	pop	{r7, pc}
20009c90:	07ff0000 	.word	0x07ff0000

20009c94 <std>:
20009c94:	2300      	movs	r3, #0
20009c96:	b510      	push	{r4, lr}
20009c98:	4604      	mov	r4, r0
20009c9a:	6083      	str	r3, [r0, #8]
20009c9c:	8181      	strh	r1, [r0, #12]
20009c9e:	4619      	mov	r1, r3
20009ca0:	6643      	str	r3, [r0, #100]	@ 0x64
20009ca2:	81c2      	strh	r2, [r0, #14]
20009ca4:	2208      	movs	r2, #8
20009ca6:	6183      	str	r3, [r0, #24]
20009ca8:	e9c0 3300 	strd	r3, r3, [r0]
20009cac:	e9c0 3304 	strd	r3, r3, [r0, #16]
20009cb0:	305c      	adds	r0, #92	@ 0x5c
20009cb2:	f000 faad 	bl	2000a210 <memset>
20009cb6:	4b0d      	ldr	r3, [pc, #52]	@ (20009cec <std+0x58>)
20009cb8:	6224      	str	r4, [r4, #32]
20009cba:	6263      	str	r3, [r4, #36]	@ 0x24
20009cbc:	4b0c      	ldr	r3, [pc, #48]	@ (20009cf0 <std+0x5c>)
20009cbe:	62a3      	str	r3, [r4, #40]	@ 0x28
20009cc0:	4b0c      	ldr	r3, [pc, #48]	@ (20009cf4 <std+0x60>)
20009cc2:	62e3      	str	r3, [r4, #44]	@ 0x2c
20009cc4:	4b0c      	ldr	r3, [pc, #48]	@ (20009cf8 <std+0x64>)
20009cc6:	6323      	str	r3, [r4, #48]	@ 0x30
20009cc8:	4b0c      	ldr	r3, [pc, #48]	@ (20009cfc <std+0x68>)
20009cca:	429c      	cmp	r4, r3
20009ccc:	d006      	beq.n	20009cdc <std+0x48>
20009cce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
20009cd2:	4294      	cmp	r4, r2
20009cd4:	d002      	beq.n	20009cdc <std+0x48>
20009cd6:	33d0      	adds	r3, #208	@ 0xd0
20009cd8:	429c      	cmp	r4, r3
20009cda:	d105      	bne.n	20009ce8 <std+0x54>
20009cdc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
20009ce0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20009ce4:	f000 bb0c 	b.w	2000a300 <__retarget_lock_init_recursive>
20009ce8:	bd10      	pop	{r4, pc}
20009cea:	bf00      	nop
20009cec:	2000a061 	.word	0x2000a061
20009cf0:	2000a083 	.word	0x2000a083
20009cf4:	2000a0bb 	.word	0x2000a0bb
20009cf8:	2000a0df 	.word	0x2000a0df
20009cfc:	20000634 	.word	0x20000634

20009d00 <stdio_exit_handler>:
20009d00:	4a02      	ldr	r2, [pc, #8]	@ (20009d0c <stdio_exit_handler+0xc>)
20009d02:	4903      	ldr	r1, [pc, #12]	@ (20009d10 <stdio_exit_handler+0x10>)
20009d04:	4803      	ldr	r0, [pc, #12]	@ (20009d14 <stdio_exit_handler+0x14>)
20009d06:	f000 b869 	b.w	20009ddc <_fwalk_sglue>
20009d0a:	bf00      	nop
20009d0c:	200004a8 	.word	0x200004a8
20009d10:	2000abb5 	.word	0x2000abb5
20009d14:	200004b8 	.word	0x200004b8

20009d18 <cleanup_stdio>:
20009d18:	6841      	ldr	r1, [r0, #4]
20009d1a:	4b0c      	ldr	r3, [pc, #48]	@ (20009d4c <cleanup_stdio+0x34>)
20009d1c:	4299      	cmp	r1, r3
20009d1e:	b510      	push	{r4, lr}
20009d20:	4604      	mov	r4, r0
20009d22:	d001      	beq.n	20009d28 <cleanup_stdio+0x10>
20009d24:	f000 ff46 	bl	2000abb4 <_fflush_r>
20009d28:	68a1      	ldr	r1, [r4, #8]
20009d2a:	4b09      	ldr	r3, [pc, #36]	@ (20009d50 <cleanup_stdio+0x38>)
20009d2c:	4299      	cmp	r1, r3
20009d2e:	d002      	beq.n	20009d36 <cleanup_stdio+0x1e>
20009d30:	4620      	mov	r0, r4
20009d32:	f000 ff3f 	bl	2000abb4 <_fflush_r>
20009d36:	68e1      	ldr	r1, [r4, #12]
20009d38:	4b06      	ldr	r3, [pc, #24]	@ (20009d54 <cleanup_stdio+0x3c>)
20009d3a:	4299      	cmp	r1, r3
20009d3c:	d004      	beq.n	20009d48 <cleanup_stdio+0x30>
20009d3e:	4620      	mov	r0, r4
20009d40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20009d44:	f000 bf36 	b.w	2000abb4 <_fflush_r>
20009d48:	bd10      	pop	{r4, pc}
20009d4a:	bf00      	nop
20009d4c:	20000634 	.word	0x20000634
20009d50:	2000069c 	.word	0x2000069c
20009d54:	20000704 	.word	0x20000704

20009d58 <global_stdio_init.part.0>:
20009d58:	b510      	push	{r4, lr}
20009d5a:	4b0b      	ldr	r3, [pc, #44]	@ (20009d88 <global_stdio_init.part.0+0x30>)
20009d5c:	2104      	movs	r1, #4
20009d5e:	4c0b      	ldr	r4, [pc, #44]	@ (20009d8c <global_stdio_init.part.0+0x34>)
20009d60:	4a0b      	ldr	r2, [pc, #44]	@ (20009d90 <global_stdio_init.part.0+0x38>)
20009d62:	4620      	mov	r0, r4
20009d64:	601a      	str	r2, [r3, #0]
20009d66:	2200      	movs	r2, #0
20009d68:	f7ff ff94 	bl	20009c94 <std>
20009d6c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
20009d70:	2201      	movs	r2, #1
20009d72:	2109      	movs	r1, #9
20009d74:	f7ff ff8e 	bl	20009c94 <std>
20009d78:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
20009d7c:	2202      	movs	r2, #2
20009d7e:	2112      	movs	r1, #18
20009d80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20009d84:	f7ff bf86 	b.w	20009c94 <std>
20009d88:	2000076c 	.word	0x2000076c
20009d8c:	20000634 	.word	0x20000634
20009d90:	20009d01 	.word	0x20009d01

20009d94 <__sfp_lock_acquire>:
20009d94:	4801      	ldr	r0, [pc, #4]	@ (20009d9c <__sfp_lock_acquire+0x8>)
20009d96:	f000 bab4 	b.w	2000a302 <__retarget_lock_acquire_recursive>
20009d9a:	bf00      	nop
20009d9c:	20000775 	.word	0x20000775

20009da0 <__sfp_lock_release>:
20009da0:	4801      	ldr	r0, [pc, #4]	@ (20009da8 <__sfp_lock_release+0x8>)
20009da2:	f000 baaf 	b.w	2000a304 <__retarget_lock_release_recursive>
20009da6:	bf00      	nop
20009da8:	20000775 	.word	0x20000775

20009dac <__sinit>:
20009dac:	b510      	push	{r4, lr}
20009dae:	4604      	mov	r4, r0
20009db0:	f7ff fff0 	bl	20009d94 <__sfp_lock_acquire>
20009db4:	6a23      	ldr	r3, [r4, #32]
20009db6:	b11b      	cbz	r3, 20009dc0 <__sinit+0x14>
20009db8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20009dbc:	f7ff bff0 	b.w	20009da0 <__sfp_lock_release>
20009dc0:	4b04      	ldr	r3, [pc, #16]	@ (20009dd4 <__sinit+0x28>)
20009dc2:	6223      	str	r3, [r4, #32]
20009dc4:	4b04      	ldr	r3, [pc, #16]	@ (20009dd8 <__sinit+0x2c>)
20009dc6:	681b      	ldr	r3, [r3, #0]
20009dc8:	2b00      	cmp	r3, #0
20009dca:	d1f5      	bne.n	20009db8 <__sinit+0xc>
20009dcc:	f7ff ffc4 	bl	20009d58 <global_stdio_init.part.0>
20009dd0:	e7f2      	b.n	20009db8 <__sinit+0xc>
20009dd2:	bf00      	nop
20009dd4:	20009d19 	.word	0x20009d19
20009dd8:	2000076c 	.word	0x2000076c

20009ddc <_fwalk_sglue>:
20009ddc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
20009de0:	4607      	mov	r7, r0
20009de2:	4688      	mov	r8, r1
20009de4:	4614      	mov	r4, r2
20009de6:	2600      	movs	r6, #0
20009de8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
20009dec:	f1b9 0901 	subs.w	r9, r9, #1
20009df0:	d505      	bpl.n	20009dfe <_fwalk_sglue+0x22>
20009df2:	6824      	ldr	r4, [r4, #0]
20009df4:	2c00      	cmp	r4, #0
20009df6:	d1f7      	bne.n	20009de8 <_fwalk_sglue+0xc>
20009df8:	4630      	mov	r0, r6
20009dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
20009dfe:	89ab      	ldrh	r3, [r5, #12]
20009e00:	2b01      	cmp	r3, #1
20009e02:	d907      	bls.n	20009e14 <_fwalk_sglue+0x38>
20009e04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
20009e08:	3301      	adds	r3, #1
20009e0a:	d003      	beq.n	20009e14 <_fwalk_sglue+0x38>
20009e0c:	4629      	mov	r1, r5
20009e0e:	4638      	mov	r0, r7
20009e10:	47c0      	blx	r8
20009e12:	4306      	orrs	r6, r0
20009e14:	3568      	adds	r5, #104	@ 0x68
20009e16:	e7e9      	b.n	20009dec <_fwalk_sglue+0x10>

20009e18 <iprintf>:
20009e18:	b40f      	push	{r0, r1, r2, r3}
20009e1a:	b507      	push	{r0, r1, r2, lr}
20009e1c:	4906      	ldr	r1, [pc, #24]	@ (20009e38 <iprintf+0x20>)
20009e1e:	ab04      	add	r3, sp, #16
20009e20:	6808      	ldr	r0, [r1, #0]
20009e22:	f853 2b04 	ldr.w	r2, [r3], #4
20009e26:	6881      	ldr	r1, [r0, #8]
20009e28:	9301      	str	r3, [sp, #4]
20009e2a:	f000 fb97 	bl	2000a55c <_vfiprintf_r>
20009e2e:	b003      	add	sp, #12
20009e30:	f85d eb04 	ldr.w	lr, [sp], #4
20009e34:	b004      	add	sp, #16
20009e36:	4770      	bx	lr
20009e38:	200004b4 	.word	0x200004b4

20009e3c <_puts_r>:
20009e3c:	6a03      	ldr	r3, [r0, #32]
20009e3e:	b570      	push	{r4, r5, r6, lr}
20009e40:	4605      	mov	r5, r0
20009e42:	460e      	mov	r6, r1
20009e44:	6884      	ldr	r4, [r0, #8]
20009e46:	b90b      	cbnz	r3, 20009e4c <_puts_r+0x10>
20009e48:	f7ff ffb0 	bl	20009dac <__sinit>
20009e4c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
20009e4e:	07db      	lsls	r3, r3, #31
20009e50:	d405      	bmi.n	20009e5e <_puts_r+0x22>
20009e52:	89a3      	ldrh	r3, [r4, #12]
20009e54:	0598      	lsls	r0, r3, #22
20009e56:	d402      	bmi.n	20009e5e <_puts_r+0x22>
20009e58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
20009e5a:	f000 fa52 	bl	2000a302 <__retarget_lock_acquire_recursive>
20009e5e:	89a3      	ldrh	r3, [r4, #12]
20009e60:	0719      	lsls	r1, r3, #28
20009e62:	d502      	bpl.n	20009e6a <_puts_r+0x2e>
20009e64:	6923      	ldr	r3, [r4, #16]
20009e66:	2b00      	cmp	r3, #0
20009e68:	d135      	bne.n	20009ed6 <_puts_r+0x9a>
20009e6a:	4621      	mov	r1, r4
20009e6c:	4628      	mov	r0, r5
20009e6e:	f000 f979 	bl	2000a164 <__swsetup_r>
20009e72:	b380      	cbz	r0, 20009ed6 <_puts_r+0x9a>
20009e74:	f04f 35ff 	mov.w	r5, #4294967295
20009e78:	6e63      	ldr	r3, [r4, #100]	@ 0x64
20009e7a:	07da      	lsls	r2, r3, #31
20009e7c:	d405      	bmi.n	20009e8a <_puts_r+0x4e>
20009e7e:	89a3      	ldrh	r3, [r4, #12]
20009e80:	059b      	lsls	r3, r3, #22
20009e82:	d402      	bmi.n	20009e8a <_puts_r+0x4e>
20009e84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
20009e86:	f000 fa3d 	bl	2000a304 <__retarget_lock_release_recursive>
20009e8a:	4628      	mov	r0, r5
20009e8c:	bd70      	pop	{r4, r5, r6, pc}
20009e8e:	2b00      	cmp	r3, #0
20009e90:	da04      	bge.n	20009e9c <_puts_r+0x60>
20009e92:	69a2      	ldr	r2, [r4, #24]
20009e94:	429a      	cmp	r2, r3
20009e96:	dc17      	bgt.n	20009ec8 <_puts_r+0x8c>
20009e98:	290a      	cmp	r1, #10
20009e9a:	d015      	beq.n	20009ec8 <_puts_r+0x8c>
20009e9c:	6823      	ldr	r3, [r4, #0]
20009e9e:	1c5a      	adds	r2, r3, #1
20009ea0:	6022      	str	r2, [r4, #0]
20009ea2:	7019      	strb	r1, [r3, #0]
20009ea4:	68a3      	ldr	r3, [r4, #8]
20009ea6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
20009eaa:	3b01      	subs	r3, #1
20009eac:	60a3      	str	r3, [r4, #8]
20009eae:	2900      	cmp	r1, #0
20009eb0:	d1ed      	bne.n	20009e8e <_puts_r+0x52>
20009eb2:	2b00      	cmp	r3, #0
20009eb4:	da11      	bge.n	20009eda <_puts_r+0x9e>
20009eb6:	4622      	mov	r2, r4
20009eb8:	210a      	movs	r1, #10
20009eba:	4628      	mov	r0, r5
20009ebc:	f000 f913 	bl	2000a0e6 <__swbuf_r>
20009ec0:	3001      	adds	r0, #1
20009ec2:	d0d7      	beq.n	20009e74 <_puts_r+0x38>
20009ec4:	250a      	movs	r5, #10
20009ec6:	e7d7      	b.n	20009e78 <_puts_r+0x3c>
20009ec8:	4622      	mov	r2, r4
20009eca:	4628      	mov	r0, r5
20009ecc:	f000 f90b 	bl	2000a0e6 <__swbuf_r>
20009ed0:	3001      	adds	r0, #1
20009ed2:	d1e7      	bne.n	20009ea4 <_puts_r+0x68>
20009ed4:	e7ce      	b.n	20009e74 <_puts_r+0x38>
20009ed6:	3e01      	subs	r6, #1
20009ed8:	e7e4      	b.n	20009ea4 <_puts_r+0x68>
20009eda:	6823      	ldr	r3, [r4, #0]
20009edc:	1c5a      	adds	r2, r3, #1
20009ede:	6022      	str	r2, [r4, #0]
20009ee0:	220a      	movs	r2, #10
20009ee2:	701a      	strb	r2, [r3, #0]
20009ee4:	e7ee      	b.n	20009ec4 <_puts_r+0x88>
	...

20009ee8 <puts>:
20009ee8:	4b02      	ldr	r3, [pc, #8]	@ (20009ef4 <puts+0xc>)
20009eea:	4601      	mov	r1, r0
20009eec:	6818      	ldr	r0, [r3, #0]
20009eee:	f7ff bfa5 	b.w	20009e3c <_puts_r>
20009ef2:	bf00      	nop
20009ef4:	200004b4 	.word	0x200004b4

20009ef8 <setvbuf>:
20009ef8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
20009efc:	461d      	mov	r5, r3
20009efe:	4b57      	ldr	r3, [pc, #348]	@ (2000a05c <setvbuf+0x164>)
20009f00:	4604      	mov	r4, r0
20009f02:	460e      	mov	r6, r1
20009f04:	681f      	ldr	r7, [r3, #0]
20009f06:	4690      	mov	r8, r2
20009f08:	b127      	cbz	r7, 20009f14 <setvbuf+0x1c>
20009f0a:	6a3b      	ldr	r3, [r7, #32]
20009f0c:	b913      	cbnz	r3, 20009f14 <setvbuf+0x1c>
20009f0e:	4638      	mov	r0, r7
20009f10:	f7ff ff4c 	bl	20009dac <__sinit>
20009f14:	f1b8 0f02 	cmp.w	r8, #2
20009f18:	d006      	beq.n	20009f28 <setvbuf+0x30>
20009f1a:	f1b8 0f01 	cmp.w	r8, #1
20009f1e:	f200 8099 	bhi.w	2000a054 <setvbuf+0x15c>
20009f22:	2d00      	cmp	r5, #0
20009f24:	f2c0 8096 	blt.w	2000a054 <setvbuf+0x15c>
20009f28:	6e63      	ldr	r3, [r4, #100]	@ 0x64
20009f2a:	07d9      	lsls	r1, r3, #31
20009f2c:	d405      	bmi.n	20009f3a <setvbuf+0x42>
20009f2e:	89a3      	ldrh	r3, [r4, #12]
20009f30:	059a      	lsls	r2, r3, #22
20009f32:	d402      	bmi.n	20009f3a <setvbuf+0x42>
20009f34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
20009f36:	f000 f9e4 	bl	2000a302 <__retarget_lock_acquire_recursive>
20009f3a:	4621      	mov	r1, r4
20009f3c:	4638      	mov	r0, r7
20009f3e:	f000 fe39 	bl	2000abb4 <_fflush_r>
20009f42:	6b61      	ldr	r1, [r4, #52]	@ 0x34
20009f44:	b141      	cbz	r1, 20009f58 <setvbuf+0x60>
20009f46:	f104 0344 	add.w	r3, r4, #68	@ 0x44
20009f4a:	4299      	cmp	r1, r3
20009f4c:	d002      	beq.n	20009f54 <setvbuf+0x5c>
20009f4e:	4638      	mov	r0, r7
20009f50:	f000 f9da 	bl	2000a308 <_free_r>
20009f54:	2300      	movs	r3, #0
20009f56:	6363      	str	r3, [r4, #52]	@ 0x34
20009f58:	2300      	movs	r3, #0
20009f5a:	61a3      	str	r3, [r4, #24]
20009f5c:	6063      	str	r3, [r4, #4]
20009f5e:	89a3      	ldrh	r3, [r4, #12]
20009f60:	061b      	lsls	r3, r3, #24
20009f62:	d503      	bpl.n	20009f6c <setvbuf+0x74>
20009f64:	6921      	ldr	r1, [r4, #16]
20009f66:	4638      	mov	r0, r7
20009f68:	f000 f9ce 	bl	2000a308 <_free_r>
20009f6c:	89a3      	ldrh	r3, [r4, #12]
20009f6e:	f1b8 0f02 	cmp.w	r8, #2
20009f72:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
20009f76:	f023 0303 	bic.w	r3, r3, #3
20009f7a:	81a3      	strh	r3, [r4, #12]
20009f7c:	d060      	beq.n	2000a040 <setvbuf+0x148>
20009f7e:	ab01      	add	r3, sp, #4
20009f80:	466a      	mov	r2, sp
20009f82:	4621      	mov	r1, r4
20009f84:	4638      	mov	r0, r7
20009f86:	f000 fe3d 	bl	2000ac04 <__swhatbuf_r>
20009f8a:	89a3      	ldrh	r3, [r4, #12]
20009f8c:	4318      	orrs	r0, r3
20009f8e:	81a0      	strh	r0, [r4, #12]
20009f90:	bb2d      	cbnz	r5, 20009fde <setvbuf+0xe6>
20009f92:	9d00      	ldr	r5, [sp, #0]
20009f94:	4628      	mov	r0, r5
20009f96:	f000 fa01 	bl	2000a39c <malloc>
20009f9a:	4606      	mov	r6, r0
20009f9c:	2800      	cmp	r0, #0
20009f9e:	d151      	bne.n	2000a044 <setvbuf+0x14c>
20009fa0:	f8dd 9000 	ldr.w	r9, [sp]
20009fa4:	45a9      	cmp	r9, r5
20009fa6:	d13f      	bne.n	2000a028 <setvbuf+0x130>
20009fa8:	f04f 35ff 	mov.w	r5, #4294967295
20009fac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20009fb0:	f043 0202 	orr.w	r2, r3, #2
20009fb4:	81a2      	strh	r2, [r4, #12]
20009fb6:	2200      	movs	r2, #0
20009fb8:	60a2      	str	r2, [r4, #8]
20009fba:	f104 0247 	add.w	r2, r4, #71	@ 0x47
20009fbe:	6022      	str	r2, [r4, #0]
20009fc0:	6122      	str	r2, [r4, #16]
20009fc2:	2201      	movs	r2, #1
20009fc4:	6162      	str	r2, [r4, #20]
20009fc6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
20009fc8:	07d6      	lsls	r6, r2, #31
20009fca:	d404      	bmi.n	20009fd6 <setvbuf+0xde>
20009fcc:	0598      	lsls	r0, r3, #22
20009fce:	d402      	bmi.n	20009fd6 <setvbuf+0xde>
20009fd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
20009fd2:	f000 f997 	bl	2000a304 <__retarget_lock_release_recursive>
20009fd6:	4628      	mov	r0, r5
20009fd8:	b003      	add	sp, #12
20009fda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
20009fde:	2e00      	cmp	r6, #0
20009fe0:	d0d8      	beq.n	20009f94 <setvbuf+0x9c>
20009fe2:	6a3b      	ldr	r3, [r7, #32]
20009fe4:	b913      	cbnz	r3, 20009fec <setvbuf+0xf4>
20009fe6:	4638      	mov	r0, r7
20009fe8:	f7ff fee0 	bl	20009dac <__sinit>
20009fec:	f1b8 0f01 	cmp.w	r8, #1
20009ff0:	6026      	str	r6, [r4, #0]
20009ff2:	bf02      	ittt	eq
20009ff4:	89a3      	ldrheq	r3, [r4, #12]
20009ff6:	f043 0301 	orreq.w	r3, r3, #1
20009ffa:	81a3      	strheq	r3, [r4, #12]
20009ffc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000a000:	f013 0208 	ands.w	r2, r3, #8
2000a004:	e9c4 6504 	strd	r6, r5, [r4, #16]
2000a008:	d01e      	beq.n	2000a048 <setvbuf+0x150>
2000a00a:	07d9      	lsls	r1, r3, #31
2000a00c:	bf45      	ittet	mi
2000a00e:	2200      	movmi	r2, #0
2000a010:	426d      	negmi	r5, r5
2000a012:	60a5      	strpl	r5, [r4, #8]
2000a014:	60a2      	strmi	r2, [r4, #8]
2000a016:	bf48      	it	mi
2000a018:	61a5      	strmi	r5, [r4, #24]
2000a01a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
2000a01c:	07d2      	lsls	r2, r2, #31
2000a01e:	d401      	bmi.n	2000a024 <setvbuf+0x12c>
2000a020:	059b      	lsls	r3, r3, #22
2000a022:	d513      	bpl.n	2000a04c <setvbuf+0x154>
2000a024:	2500      	movs	r5, #0
2000a026:	e7d6      	b.n	20009fd6 <setvbuf+0xde>
2000a028:	4648      	mov	r0, r9
2000a02a:	f000 f9b7 	bl	2000a39c <malloc>
2000a02e:	4606      	mov	r6, r0
2000a030:	2800      	cmp	r0, #0
2000a032:	d0b9      	beq.n	20009fa8 <setvbuf+0xb0>
2000a034:	89a3      	ldrh	r3, [r4, #12]
2000a036:	464d      	mov	r5, r9
2000a038:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
2000a03c:	81a3      	strh	r3, [r4, #12]
2000a03e:	e7d0      	b.n	20009fe2 <setvbuf+0xea>
2000a040:	2500      	movs	r5, #0
2000a042:	e7b3      	b.n	20009fac <setvbuf+0xb4>
2000a044:	46a9      	mov	r9, r5
2000a046:	e7f5      	b.n	2000a034 <setvbuf+0x13c>
2000a048:	60a2      	str	r2, [r4, #8]
2000a04a:	e7e6      	b.n	2000a01a <setvbuf+0x122>
2000a04c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
2000a04e:	f000 f959 	bl	2000a304 <__retarget_lock_release_recursive>
2000a052:	e7e7      	b.n	2000a024 <setvbuf+0x12c>
2000a054:	f04f 35ff 	mov.w	r5, #4294967295
2000a058:	e7bd      	b.n	20009fd6 <setvbuf+0xde>
2000a05a:	bf00      	nop
2000a05c:	200004b4 	.word	0x200004b4

2000a060 <__sread>:
2000a060:	b510      	push	{r4, lr}
2000a062:	460c      	mov	r4, r1
2000a064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000a068:	f000 f8fc 	bl	2000a264 <_read_r>
2000a06c:	2800      	cmp	r0, #0
2000a06e:	bfab      	itete	ge
2000a070:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
2000a072:	89a3      	ldrhlt	r3, [r4, #12]
2000a074:	181b      	addge	r3, r3, r0
2000a076:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
2000a07a:	bfac      	ite	ge
2000a07c:	6563      	strge	r3, [r4, #84]	@ 0x54
2000a07e:	81a3      	strhlt	r3, [r4, #12]
2000a080:	bd10      	pop	{r4, pc}

2000a082 <__swrite>:
2000a082:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000a086:	461f      	mov	r7, r3
2000a088:	898b      	ldrh	r3, [r1, #12]
2000a08a:	4605      	mov	r5, r0
2000a08c:	460c      	mov	r4, r1
2000a08e:	05db      	lsls	r3, r3, #23
2000a090:	4616      	mov	r6, r2
2000a092:	d505      	bpl.n	2000a0a0 <__swrite+0x1e>
2000a094:	2302      	movs	r3, #2
2000a096:	2200      	movs	r2, #0
2000a098:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000a09c:	f000 f8d0 	bl	2000a240 <_lseek_r>
2000a0a0:	89a3      	ldrh	r3, [r4, #12]
2000a0a2:	4632      	mov	r2, r6
2000a0a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000a0a8:	4628      	mov	r0, r5
2000a0aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
2000a0ae:	81a3      	strh	r3, [r4, #12]
2000a0b0:	463b      	mov	r3, r7
2000a0b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000a0b6:	f000 b8e7 	b.w	2000a288 <_write_r>

2000a0ba <__sseek>:
2000a0ba:	b510      	push	{r4, lr}
2000a0bc:	460c      	mov	r4, r1
2000a0be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000a0c2:	f000 f8bd 	bl	2000a240 <_lseek_r>
2000a0c6:	1c43      	adds	r3, r0, #1
2000a0c8:	89a3      	ldrh	r3, [r4, #12]
2000a0ca:	bf15      	itete	ne
2000a0cc:	6560      	strne	r0, [r4, #84]	@ 0x54
2000a0ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
2000a0d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
2000a0d6:	81a3      	strheq	r3, [r4, #12]
2000a0d8:	bf18      	it	ne
2000a0da:	81a3      	strhne	r3, [r4, #12]
2000a0dc:	bd10      	pop	{r4, pc}

2000a0de <__sclose>:
2000a0de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000a0e2:	f000 b89d 	b.w	2000a220 <_close_r>

2000a0e6 <__swbuf_r>:
2000a0e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000a0e8:	460e      	mov	r6, r1
2000a0ea:	4614      	mov	r4, r2
2000a0ec:	4605      	mov	r5, r0
2000a0ee:	b118      	cbz	r0, 2000a0f8 <__swbuf_r+0x12>
2000a0f0:	6a03      	ldr	r3, [r0, #32]
2000a0f2:	b90b      	cbnz	r3, 2000a0f8 <__swbuf_r+0x12>
2000a0f4:	f7ff fe5a 	bl	20009dac <__sinit>
2000a0f8:	69a3      	ldr	r3, [r4, #24]
2000a0fa:	60a3      	str	r3, [r4, #8]
2000a0fc:	89a3      	ldrh	r3, [r4, #12]
2000a0fe:	071a      	lsls	r2, r3, #28
2000a100:	d501      	bpl.n	2000a106 <__swbuf_r+0x20>
2000a102:	6923      	ldr	r3, [r4, #16]
2000a104:	b943      	cbnz	r3, 2000a118 <__swbuf_r+0x32>
2000a106:	4621      	mov	r1, r4
2000a108:	4628      	mov	r0, r5
2000a10a:	f000 f82b 	bl	2000a164 <__swsetup_r>
2000a10e:	b118      	cbz	r0, 2000a118 <__swbuf_r+0x32>
2000a110:	f04f 37ff 	mov.w	r7, #4294967295
2000a114:	4638      	mov	r0, r7
2000a116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000a118:	6823      	ldr	r3, [r4, #0]
2000a11a:	b2f6      	uxtb	r6, r6
2000a11c:	6922      	ldr	r2, [r4, #16]
2000a11e:	4637      	mov	r7, r6
2000a120:	1a98      	subs	r0, r3, r2
2000a122:	6963      	ldr	r3, [r4, #20]
2000a124:	4283      	cmp	r3, r0
2000a126:	dc05      	bgt.n	2000a134 <__swbuf_r+0x4e>
2000a128:	4621      	mov	r1, r4
2000a12a:	4628      	mov	r0, r5
2000a12c:	f000 fd42 	bl	2000abb4 <_fflush_r>
2000a130:	2800      	cmp	r0, #0
2000a132:	d1ed      	bne.n	2000a110 <__swbuf_r+0x2a>
2000a134:	68a3      	ldr	r3, [r4, #8]
2000a136:	3b01      	subs	r3, #1
2000a138:	60a3      	str	r3, [r4, #8]
2000a13a:	6823      	ldr	r3, [r4, #0]
2000a13c:	1c5a      	adds	r2, r3, #1
2000a13e:	6022      	str	r2, [r4, #0]
2000a140:	701e      	strb	r6, [r3, #0]
2000a142:	1c43      	adds	r3, r0, #1
2000a144:	6962      	ldr	r2, [r4, #20]
2000a146:	429a      	cmp	r2, r3
2000a148:	d004      	beq.n	2000a154 <__swbuf_r+0x6e>
2000a14a:	89a3      	ldrh	r3, [r4, #12]
2000a14c:	07db      	lsls	r3, r3, #31
2000a14e:	d5e1      	bpl.n	2000a114 <__swbuf_r+0x2e>
2000a150:	2e0a      	cmp	r6, #10
2000a152:	d1df      	bne.n	2000a114 <__swbuf_r+0x2e>
2000a154:	4621      	mov	r1, r4
2000a156:	4628      	mov	r0, r5
2000a158:	f000 fd2c 	bl	2000abb4 <_fflush_r>
2000a15c:	2800      	cmp	r0, #0
2000a15e:	d0d9      	beq.n	2000a114 <__swbuf_r+0x2e>
2000a160:	e7d6      	b.n	2000a110 <__swbuf_r+0x2a>
	...

2000a164 <__swsetup_r>:
2000a164:	b538      	push	{r3, r4, r5, lr}
2000a166:	4b29      	ldr	r3, [pc, #164]	@ (2000a20c <__swsetup_r+0xa8>)
2000a168:	4605      	mov	r5, r0
2000a16a:	460c      	mov	r4, r1
2000a16c:	6818      	ldr	r0, [r3, #0]
2000a16e:	b118      	cbz	r0, 2000a178 <__swsetup_r+0x14>
2000a170:	6a03      	ldr	r3, [r0, #32]
2000a172:	b90b      	cbnz	r3, 2000a178 <__swsetup_r+0x14>
2000a174:	f7ff fe1a 	bl	20009dac <__sinit>
2000a178:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000a17c:	0719      	lsls	r1, r3, #28
2000a17e:	d422      	bmi.n	2000a1c6 <__swsetup_r+0x62>
2000a180:	06da      	lsls	r2, r3, #27
2000a182:	d407      	bmi.n	2000a194 <__swsetup_r+0x30>
2000a184:	2209      	movs	r2, #9
2000a186:	602a      	str	r2, [r5, #0]
2000a188:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
2000a18c:	f04f 30ff 	mov.w	r0, #4294967295
2000a190:	81a3      	strh	r3, [r4, #12]
2000a192:	e033      	b.n	2000a1fc <__swsetup_r+0x98>
2000a194:	0758      	lsls	r0, r3, #29
2000a196:	d512      	bpl.n	2000a1be <__swsetup_r+0x5a>
2000a198:	6b61      	ldr	r1, [r4, #52]	@ 0x34
2000a19a:	b141      	cbz	r1, 2000a1ae <__swsetup_r+0x4a>
2000a19c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
2000a1a0:	4299      	cmp	r1, r3
2000a1a2:	d002      	beq.n	2000a1aa <__swsetup_r+0x46>
2000a1a4:	4628      	mov	r0, r5
2000a1a6:	f000 f8af 	bl	2000a308 <_free_r>
2000a1aa:	2300      	movs	r3, #0
2000a1ac:	6363      	str	r3, [r4, #52]	@ 0x34
2000a1ae:	89a3      	ldrh	r3, [r4, #12]
2000a1b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
2000a1b4:	81a3      	strh	r3, [r4, #12]
2000a1b6:	2300      	movs	r3, #0
2000a1b8:	6063      	str	r3, [r4, #4]
2000a1ba:	6923      	ldr	r3, [r4, #16]
2000a1bc:	6023      	str	r3, [r4, #0]
2000a1be:	89a3      	ldrh	r3, [r4, #12]
2000a1c0:	f043 0308 	orr.w	r3, r3, #8
2000a1c4:	81a3      	strh	r3, [r4, #12]
2000a1c6:	6923      	ldr	r3, [r4, #16]
2000a1c8:	b94b      	cbnz	r3, 2000a1de <__swsetup_r+0x7a>
2000a1ca:	89a3      	ldrh	r3, [r4, #12]
2000a1cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
2000a1d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
2000a1d4:	d003      	beq.n	2000a1de <__swsetup_r+0x7a>
2000a1d6:	4621      	mov	r1, r4
2000a1d8:	4628      	mov	r0, r5
2000a1da:	f000 fd38 	bl	2000ac4e <__smakebuf_r>
2000a1de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000a1e2:	f013 0201 	ands.w	r2, r3, #1
2000a1e6:	d00a      	beq.n	2000a1fe <__swsetup_r+0x9a>
2000a1e8:	2200      	movs	r2, #0
2000a1ea:	60a2      	str	r2, [r4, #8]
2000a1ec:	6962      	ldr	r2, [r4, #20]
2000a1ee:	4252      	negs	r2, r2
2000a1f0:	61a2      	str	r2, [r4, #24]
2000a1f2:	6922      	ldr	r2, [r4, #16]
2000a1f4:	b942      	cbnz	r2, 2000a208 <__swsetup_r+0xa4>
2000a1f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
2000a1fa:	d1c5      	bne.n	2000a188 <__swsetup_r+0x24>
2000a1fc:	bd38      	pop	{r3, r4, r5, pc}
2000a1fe:	0799      	lsls	r1, r3, #30
2000a200:	bf58      	it	pl
2000a202:	6962      	ldrpl	r2, [r4, #20]
2000a204:	60a2      	str	r2, [r4, #8]
2000a206:	e7f4      	b.n	2000a1f2 <__swsetup_r+0x8e>
2000a208:	2000      	movs	r0, #0
2000a20a:	e7f7      	b.n	2000a1fc <__swsetup_r+0x98>
2000a20c:	200004b4 	.word	0x200004b4

2000a210 <memset>:
2000a210:	4402      	add	r2, r0
2000a212:	4603      	mov	r3, r0
2000a214:	4293      	cmp	r3, r2
2000a216:	d100      	bne.n	2000a21a <memset+0xa>
2000a218:	4770      	bx	lr
2000a21a:	f803 1b01 	strb.w	r1, [r3], #1
2000a21e:	e7f9      	b.n	2000a214 <memset+0x4>

2000a220 <_close_r>:
2000a220:	b538      	push	{r3, r4, r5, lr}
2000a222:	2300      	movs	r3, #0
2000a224:	4d05      	ldr	r5, [pc, #20]	@ (2000a23c <_close_r+0x1c>)
2000a226:	4604      	mov	r4, r0
2000a228:	4608      	mov	r0, r1
2000a22a:	602b      	str	r3, [r5, #0]
2000a22c:	f7f9 fb15 	bl	2000385a <_close>
2000a230:	1c43      	adds	r3, r0, #1
2000a232:	d102      	bne.n	2000a23a <_close_r+0x1a>
2000a234:	682b      	ldr	r3, [r5, #0]
2000a236:	b103      	cbz	r3, 2000a23a <_close_r+0x1a>
2000a238:	6023      	str	r3, [r4, #0]
2000a23a:	bd38      	pop	{r3, r4, r5, pc}
2000a23c:	20000770 	.word	0x20000770

2000a240 <_lseek_r>:
2000a240:	b538      	push	{r3, r4, r5, lr}
2000a242:	4604      	mov	r4, r0
2000a244:	4d06      	ldr	r5, [pc, #24]	@ (2000a260 <_lseek_r+0x20>)
2000a246:	4608      	mov	r0, r1
2000a248:	4611      	mov	r1, r2
2000a24a:	2200      	movs	r2, #0
2000a24c:	602a      	str	r2, [r5, #0]
2000a24e:	461a      	mov	r2, r3
2000a250:	f7f9 fb2a 	bl	200038a8 <_lseek>
2000a254:	1c43      	adds	r3, r0, #1
2000a256:	d102      	bne.n	2000a25e <_lseek_r+0x1e>
2000a258:	682b      	ldr	r3, [r5, #0]
2000a25a:	b103      	cbz	r3, 2000a25e <_lseek_r+0x1e>
2000a25c:	6023      	str	r3, [r4, #0]
2000a25e:	bd38      	pop	{r3, r4, r5, pc}
2000a260:	20000770 	.word	0x20000770

2000a264 <_read_r>:
2000a264:	b538      	push	{r3, r4, r5, lr}
2000a266:	4604      	mov	r4, r0
2000a268:	4d06      	ldr	r5, [pc, #24]	@ (2000a284 <_read_r+0x20>)
2000a26a:	4608      	mov	r0, r1
2000a26c:	4611      	mov	r1, r2
2000a26e:	2200      	movs	r2, #0
2000a270:	602a      	str	r2, [r5, #0]
2000a272:	461a      	mov	r2, r3
2000a274:	f7f9 fab8 	bl	200037e8 <_read>
2000a278:	1c43      	adds	r3, r0, #1
2000a27a:	d102      	bne.n	2000a282 <_read_r+0x1e>
2000a27c:	682b      	ldr	r3, [r5, #0]
2000a27e:	b103      	cbz	r3, 2000a282 <_read_r+0x1e>
2000a280:	6023      	str	r3, [r4, #0]
2000a282:	bd38      	pop	{r3, r4, r5, pc}
2000a284:	20000770 	.word	0x20000770

2000a288 <_write_r>:
2000a288:	b538      	push	{r3, r4, r5, lr}
2000a28a:	4604      	mov	r4, r0
2000a28c:	4d06      	ldr	r5, [pc, #24]	@ (2000a2a8 <_write_r+0x20>)
2000a28e:	4608      	mov	r0, r1
2000a290:	4611      	mov	r1, r2
2000a292:	2200      	movs	r2, #0
2000a294:	602a      	str	r2, [r5, #0]
2000a296:	461a      	mov	r2, r3
2000a298:	f7f9 fac3 	bl	20003822 <_write>
2000a29c:	1c43      	adds	r3, r0, #1
2000a29e:	d102      	bne.n	2000a2a6 <_write_r+0x1e>
2000a2a0:	682b      	ldr	r3, [r5, #0]
2000a2a2:	b103      	cbz	r3, 2000a2a6 <_write_r+0x1e>
2000a2a4:	6023      	str	r3, [r4, #0]
2000a2a6:	bd38      	pop	{r3, r4, r5, pc}
2000a2a8:	20000770 	.word	0x20000770

2000a2ac <__errno>:
2000a2ac:	4b01      	ldr	r3, [pc, #4]	@ (2000a2b4 <__errno+0x8>)
2000a2ae:	6818      	ldr	r0, [r3, #0]
2000a2b0:	4770      	bx	lr
2000a2b2:	bf00      	nop
2000a2b4:	200004b4 	.word	0x200004b4

2000a2b8 <__libc_init_array>:
2000a2b8:	b570      	push	{r4, r5, r6, lr}
2000a2ba:	4d0d      	ldr	r5, [pc, #52]	@ (2000a2f0 <__libc_init_array+0x38>)
2000a2bc:	2600      	movs	r6, #0
2000a2be:	4c0d      	ldr	r4, [pc, #52]	@ (2000a2f4 <__libc_init_array+0x3c>)
2000a2c0:	1b64      	subs	r4, r4, r5
2000a2c2:	10a4      	asrs	r4, r4, #2
2000a2c4:	42a6      	cmp	r6, r4
2000a2c6:	d109      	bne.n	2000a2dc <__libc_init_array+0x24>
2000a2c8:	4d0b      	ldr	r5, [pc, #44]	@ (2000a2f8 <__libc_init_array+0x40>)
2000a2ca:	2600      	movs	r6, #0
2000a2cc:	4c0b      	ldr	r4, [pc, #44]	@ (2000a2fc <__libc_init_array+0x44>)
2000a2ce:	f000 fd3b 	bl	2000ad48 <_init>
2000a2d2:	1b64      	subs	r4, r4, r5
2000a2d4:	10a4      	asrs	r4, r4, #2
2000a2d6:	42a6      	cmp	r6, r4
2000a2d8:	d105      	bne.n	2000a2e6 <__libc_init_array+0x2e>
2000a2da:	bd70      	pop	{r4, r5, r6, pc}
2000a2dc:	f855 3b04 	ldr.w	r3, [r5], #4
2000a2e0:	3601      	adds	r6, #1
2000a2e2:	4798      	blx	r3
2000a2e4:	e7ee      	b.n	2000a2c4 <__libc_init_array+0xc>
2000a2e6:	f855 3b04 	ldr.w	r3, [r5], #4
2000a2ea:	3601      	adds	r6, #1
2000a2ec:	4798      	blx	r3
2000a2ee:	e7f2      	b.n	2000a2d6 <__libc_init_array+0x1e>
2000a2f0:	20000494 	.word	0x20000494
2000a2f4:	20000494 	.word	0x20000494
2000a2f8:	20000494 	.word	0x20000494
2000a2fc:	20000498 	.word	0x20000498

2000a300 <__retarget_lock_init_recursive>:
2000a300:	4770      	bx	lr

2000a302 <__retarget_lock_acquire_recursive>:
2000a302:	4770      	bx	lr

2000a304 <__retarget_lock_release_recursive>:
2000a304:	4770      	bx	lr
	...

2000a308 <_free_r>:
2000a308:	b538      	push	{r3, r4, r5, lr}
2000a30a:	4605      	mov	r5, r0
2000a30c:	2900      	cmp	r1, #0
2000a30e:	d041      	beq.n	2000a394 <_free_r+0x8c>
2000a310:	f851 3c04 	ldr.w	r3, [r1, #-4]
2000a314:	1f0c      	subs	r4, r1, #4
2000a316:	2b00      	cmp	r3, #0
2000a318:	bfb8      	it	lt
2000a31a:	18e4      	addlt	r4, r4, r3
2000a31c:	f000 f8e8 	bl	2000a4f0 <__malloc_lock>
2000a320:	4a1d      	ldr	r2, [pc, #116]	@ (2000a398 <_free_r+0x90>)
2000a322:	6813      	ldr	r3, [r2, #0]
2000a324:	b933      	cbnz	r3, 2000a334 <_free_r+0x2c>
2000a326:	6063      	str	r3, [r4, #4]
2000a328:	6014      	str	r4, [r2, #0]
2000a32a:	4628      	mov	r0, r5
2000a32c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
2000a330:	f000 b8e4 	b.w	2000a4fc <__malloc_unlock>
2000a334:	42a3      	cmp	r3, r4
2000a336:	d908      	bls.n	2000a34a <_free_r+0x42>
2000a338:	6820      	ldr	r0, [r4, #0]
2000a33a:	1821      	adds	r1, r4, r0
2000a33c:	428b      	cmp	r3, r1
2000a33e:	bf01      	itttt	eq
2000a340:	6819      	ldreq	r1, [r3, #0]
2000a342:	685b      	ldreq	r3, [r3, #4]
2000a344:	1809      	addeq	r1, r1, r0
2000a346:	6021      	streq	r1, [r4, #0]
2000a348:	e7ed      	b.n	2000a326 <_free_r+0x1e>
2000a34a:	461a      	mov	r2, r3
2000a34c:	685b      	ldr	r3, [r3, #4]
2000a34e:	b10b      	cbz	r3, 2000a354 <_free_r+0x4c>
2000a350:	42a3      	cmp	r3, r4
2000a352:	d9fa      	bls.n	2000a34a <_free_r+0x42>
2000a354:	6811      	ldr	r1, [r2, #0]
2000a356:	1850      	adds	r0, r2, r1
2000a358:	42a0      	cmp	r0, r4
2000a35a:	d10b      	bne.n	2000a374 <_free_r+0x6c>
2000a35c:	6820      	ldr	r0, [r4, #0]
2000a35e:	4401      	add	r1, r0
2000a360:	1850      	adds	r0, r2, r1
2000a362:	6011      	str	r1, [r2, #0]
2000a364:	4283      	cmp	r3, r0
2000a366:	d1e0      	bne.n	2000a32a <_free_r+0x22>
2000a368:	6818      	ldr	r0, [r3, #0]
2000a36a:	685b      	ldr	r3, [r3, #4]
2000a36c:	4408      	add	r0, r1
2000a36e:	6053      	str	r3, [r2, #4]
2000a370:	6010      	str	r0, [r2, #0]
2000a372:	e7da      	b.n	2000a32a <_free_r+0x22>
2000a374:	d902      	bls.n	2000a37c <_free_r+0x74>
2000a376:	230c      	movs	r3, #12
2000a378:	602b      	str	r3, [r5, #0]
2000a37a:	e7d6      	b.n	2000a32a <_free_r+0x22>
2000a37c:	6820      	ldr	r0, [r4, #0]
2000a37e:	1821      	adds	r1, r4, r0
2000a380:	428b      	cmp	r3, r1
2000a382:	bf02      	ittt	eq
2000a384:	6819      	ldreq	r1, [r3, #0]
2000a386:	685b      	ldreq	r3, [r3, #4]
2000a388:	1809      	addeq	r1, r1, r0
2000a38a:	6063      	str	r3, [r4, #4]
2000a38c:	bf08      	it	eq
2000a38e:	6021      	streq	r1, [r4, #0]
2000a390:	6054      	str	r4, [r2, #4]
2000a392:	e7ca      	b.n	2000a32a <_free_r+0x22>
2000a394:	bd38      	pop	{r3, r4, r5, pc}
2000a396:	bf00      	nop
2000a398:	2000077c 	.word	0x2000077c

2000a39c <malloc>:
2000a39c:	4b02      	ldr	r3, [pc, #8]	@ (2000a3a8 <malloc+0xc>)
2000a39e:	4601      	mov	r1, r0
2000a3a0:	6818      	ldr	r0, [r3, #0]
2000a3a2:	f000 b825 	b.w	2000a3f0 <_malloc_r>
2000a3a6:	bf00      	nop
2000a3a8:	200004b4 	.word	0x200004b4

2000a3ac <sbrk_aligned>:
2000a3ac:	b570      	push	{r4, r5, r6, lr}
2000a3ae:	4e0f      	ldr	r6, [pc, #60]	@ (2000a3ec <sbrk_aligned+0x40>)
2000a3b0:	460c      	mov	r4, r1
2000a3b2:	4605      	mov	r5, r0
2000a3b4:	6831      	ldr	r1, [r6, #0]
2000a3b6:	b911      	cbnz	r1, 2000a3be <sbrk_aligned+0x12>
2000a3b8:	f000 fca8 	bl	2000ad0c <_sbrk_r>
2000a3bc:	6030      	str	r0, [r6, #0]
2000a3be:	4621      	mov	r1, r4
2000a3c0:	4628      	mov	r0, r5
2000a3c2:	f000 fca3 	bl	2000ad0c <_sbrk_r>
2000a3c6:	1c43      	adds	r3, r0, #1
2000a3c8:	d103      	bne.n	2000a3d2 <sbrk_aligned+0x26>
2000a3ca:	f04f 34ff 	mov.w	r4, #4294967295
2000a3ce:	4620      	mov	r0, r4
2000a3d0:	bd70      	pop	{r4, r5, r6, pc}
2000a3d2:	1cc4      	adds	r4, r0, #3
2000a3d4:	f024 0403 	bic.w	r4, r4, #3
2000a3d8:	42a0      	cmp	r0, r4
2000a3da:	d0f8      	beq.n	2000a3ce <sbrk_aligned+0x22>
2000a3dc:	1a21      	subs	r1, r4, r0
2000a3de:	4628      	mov	r0, r5
2000a3e0:	f000 fc94 	bl	2000ad0c <_sbrk_r>
2000a3e4:	3001      	adds	r0, #1
2000a3e6:	d1f2      	bne.n	2000a3ce <sbrk_aligned+0x22>
2000a3e8:	e7ef      	b.n	2000a3ca <sbrk_aligned+0x1e>
2000a3ea:	bf00      	nop
2000a3ec:	20000778 	.word	0x20000778

2000a3f0 <_malloc_r>:
2000a3f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
2000a3f4:	1ccd      	adds	r5, r1, #3
2000a3f6:	4606      	mov	r6, r0
2000a3f8:	f025 0503 	bic.w	r5, r5, #3
2000a3fc:	3508      	adds	r5, #8
2000a3fe:	2d0c      	cmp	r5, #12
2000a400:	bf38      	it	cc
2000a402:	250c      	movcc	r5, #12
2000a404:	2d00      	cmp	r5, #0
2000a406:	db01      	blt.n	2000a40c <_malloc_r+0x1c>
2000a408:	42a9      	cmp	r1, r5
2000a40a:	d904      	bls.n	2000a416 <_malloc_r+0x26>
2000a40c:	230c      	movs	r3, #12
2000a40e:	6033      	str	r3, [r6, #0]
2000a410:	2000      	movs	r0, #0
2000a412:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
2000a416:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 2000a4ec <_malloc_r+0xfc>
2000a41a:	f000 f869 	bl	2000a4f0 <__malloc_lock>
2000a41e:	f8d8 3000 	ldr.w	r3, [r8]
2000a422:	461c      	mov	r4, r3
2000a424:	bb44      	cbnz	r4, 2000a478 <_malloc_r+0x88>
2000a426:	4629      	mov	r1, r5
2000a428:	4630      	mov	r0, r6
2000a42a:	f7ff ffbf 	bl	2000a3ac <sbrk_aligned>
2000a42e:	1c43      	adds	r3, r0, #1
2000a430:	4604      	mov	r4, r0
2000a432:	d158      	bne.n	2000a4e6 <_malloc_r+0xf6>
2000a434:	f8d8 4000 	ldr.w	r4, [r8]
2000a438:	4627      	mov	r7, r4
2000a43a:	2f00      	cmp	r7, #0
2000a43c:	d143      	bne.n	2000a4c6 <_malloc_r+0xd6>
2000a43e:	2c00      	cmp	r4, #0
2000a440:	d04b      	beq.n	2000a4da <_malloc_r+0xea>
2000a442:	6823      	ldr	r3, [r4, #0]
2000a444:	4639      	mov	r1, r7
2000a446:	4630      	mov	r0, r6
2000a448:	eb04 0903 	add.w	r9, r4, r3
2000a44c:	f000 fc5e 	bl	2000ad0c <_sbrk_r>
2000a450:	4581      	cmp	r9, r0
2000a452:	d142      	bne.n	2000a4da <_malloc_r+0xea>
2000a454:	6821      	ldr	r1, [r4, #0]
2000a456:	4630      	mov	r0, r6
2000a458:	1a6d      	subs	r5, r5, r1
2000a45a:	4629      	mov	r1, r5
2000a45c:	f7ff ffa6 	bl	2000a3ac <sbrk_aligned>
2000a460:	3001      	adds	r0, #1
2000a462:	d03a      	beq.n	2000a4da <_malloc_r+0xea>
2000a464:	6823      	ldr	r3, [r4, #0]
2000a466:	442b      	add	r3, r5
2000a468:	6023      	str	r3, [r4, #0]
2000a46a:	f8d8 3000 	ldr.w	r3, [r8]
2000a46e:	685a      	ldr	r2, [r3, #4]
2000a470:	bb62      	cbnz	r2, 2000a4cc <_malloc_r+0xdc>
2000a472:	f8c8 7000 	str.w	r7, [r8]
2000a476:	e00f      	b.n	2000a498 <_malloc_r+0xa8>
2000a478:	6822      	ldr	r2, [r4, #0]
2000a47a:	1b52      	subs	r2, r2, r5
2000a47c:	d420      	bmi.n	2000a4c0 <_malloc_r+0xd0>
2000a47e:	2a0b      	cmp	r2, #11
2000a480:	d917      	bls.n	2000a4b2 <_malloc_r+0xc2>
2000a482:	1961      	adds	r1, r4, r5
2000a484:	42a3      	cmp	r3, r4
2000a486:	6025      	str	r5, [r4, #0]
2000a488:	bf18      	it	ne
2000a48a:	6059      	strne	r1, [r3, #4]
2000a48c:	6863      	ldr	r3, [r4, #4]
2000a48e:	bf08      	it	eq
2000a490:	f8c8 1000 	streq.w	r1, [r8]
2000a494:	5162      	str	r2, [r4, r5]
2000a496:	604b      	str	r3, [r1, #4]
2000a498:	4630      	mov	r0, r6
2000a49a:	f000 f82f 	bl	2000a4fc <__malloc_unlock>
2000a49e:	f104 000b 	add.w	r0, r4, #11
2000a4a2:	1d23      	adds	r3, r4, #4
2000a4a4:	f020 0007 	bic.w	r0, r0, #7
2000a4a8:	1ac2      	subs	r2, r0, r3
2000a4aa:	bf1c      	itt	ne
2000a4ac:	1a1b      	subne	r3, r3, r0
2000a4ae:	50a3      	strne	r3, [r4, r2]
2000a4b0:	e7af      	b.n	2000a412 <_malloc_r+0x22>
2000a4b2:	6862      	ldr	r2, [r4, #4]
2000a4b4:	42a3      	cmp	r3, r4
2000a4b6:	bf0c      	ite	eq
2000a4b8:	f8c8 2000 	streq.w	r2, [r8]
2000a4bc:	605a      	strne	r2, [r3, #4]
2000a4be:	e7eb      	b.n	2000a498 <_malloc_r+0xa8>
2000a4c0:	4623      	mov	r3, r4
2000a4c2:	6864      	ldr	r4, [r4, #4]
2000a4c4:	e7ae      	b.n	2000a424 <_malloc_r+0x34>
2000a4c6:	463c      	mov	r4, r7
2000a4c8:	687f      	ldr	r7, [r7, #4]
2000a4ca:	e7b6      	b.n	2000a43a <_malloc_r+0x4a>
2000a4cc:	461a      	mov	r2, r3
2000a4ce:	685b      	ldr	r3, [r3, #4]
2000a4d0:	42a3      	cmp	r3, r4
2000a4d2:	d1fb      	bne.n	2000a4cc <_malloc_r+0xdc>
2000a4d4:	2300      	movs	r3, #0
2000a4d6:	6053      	str	r3, [r2, #4]
2000a4d8:	e7de      	b.n	2000a498 <_malloc_r+0xa8>
2000a4da:	230c      	movs	r3, #12
2000a4dc:	4630      	mov	r0, r6
2000a4de:	6033      	str	r3, [r6, #0]
2000a4e0:	f000 f80c 	bl	2000a4fc <__malloc_unlock>
2000a4e4:	e794      	b.n	2000a410 <_malloc_r+0x20>
2000a4e6:	6005      	str	r5, [r0, #0]
2000a4e8:	e7d6      	b.n	2000a498 <_malloc_r+0xa8>
2000a4ea:	bf00      	nop
2000a4ec:	2000077c 	.word	0x2000077c

2000a4f0 <__malloc_lock>:
2000a4f0:	4801      	ldr	r0, [pc, #4]	@ (2000a4f8 <__malloc_lock+0x8>)
2000a4f2:	f7ff bf06 	b.w	2000a302 <__retarget_lock_acquire_recursive>
2000a4f6:	bf00      	nop
2000a4f8:	20000774 	.word	0x20000774

2000a4fc <__malloc_unlock>:
2000a4fc:	4801      	ldr	r0, [pc, #4]	@ (2000a504 <__malloc_unlock+0x8>)
2000a4fe:	f7ff bf01 	b.w	2000a304 <__retarget_lock_release_recursive>
2000a502:	bf00      	nop
2000a504:	20000774 	.word	0x20000774

2000a508 <__sfputc_r>:
2000a508:	6893      	ldr	r3, [r2, #8]
2000a50a:	3b01      	subs	r3, #1
2000a50c:	2b00      	cmp	r3, #0
2000a50e:	b410      	push	{r4}
2000a510:	6093      	str	r3, [r2, #8]
2000a512:	da08      	bge.n	2000a526 <__sfputc_r+0x1e>
2000a514:	6994      	ldr	r4, [r2, #24]
2000a516:	42a3      	cmp	r3, r4
2000a518:	db01      	blt.n	2000a51e <__sfputc_r+0x16>
2000a51a:	290a      	cmp	r1, #10
2000a51c:	d103      	bne.n	2000a526 <__sfputc_r+0x1e>
2000a51e:	f85d 4b04 	ldr.w	r4, [sp], #4
2000a522:	f7ff bde0 	b.w	2000a0e6 <__swbuf_r>
2000a526:	6813      	ldr	r3, [r2, #0]
2000a528:	1c58      	adds	r0, r3, #1
2000a52a:	6010      	str	r0, [r2, #0]
2000a52c:	4608      	mov	r0, r1
2000a52e:	7019      	strb	r1, [r3, #0]
2000a530:	f85d 4b04 	ldr.w	r4, [sp], #4
2000a534:	4770      	bx	lr

2000a536 <__sfputs_r>:
2000a536:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000a538:	4606      	mov	r6, r0
2000a53a:	460f      	mov	r7, r1
2000a53c:	4614      	mov	r4, r2
2000a53e:	18d5      	adds	r5, r2, r3
2000a540:	42ac      	cmp	r4, r5
2000a542:	d101      	bne.n	2000a548 <__sfputs_r+0x12>
2000a544:	2000      	movs	r0, #0
2000a546:	e007      	b.n	2000a558 <__sfputs_r+0x22>
2000a548:	463a      	mov	r2, r7
2000a54a:	f814 1b01 	ldrb.w	r1, [r4], #1
2000a54e:	4630      	mov	r0, r6
2000a550:	f7ff ffda 	bl	2000a508 <__sfputc_r>
2000a554:	1c43      	adds	r3, r0, #1
2000a556:	d1f3      	bne.n	2000a540 <__sfputs_r+0xa>
2000a558:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

2000a55c <_vfiprintf_r>:
2000a55c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a560:	460d      	mov	r5, r1
2000a562:	b09d      	sub	sp, #116	@ 0x74
2000a564:	4614      	mov	r4, r2
2000a566:	4698      	mov	r8, r3
2000a568:	4606      	mov	r6, r0
2000a56a:	b118      	cbz	r0, 2000a574 <_vfiprintf_r+0x18>
2000a56c:	6a03      	ldr	r3, [r0, #32]
2000a56e:	b90b      	cbnz	r3, 2000a574 <_vfiprintf_r+0x18>
2000a570:	f7ff fc1c 	bl	20009dac <__sinit>
2000a574:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
2000a576:	07d9      	lsls	r1, r3, #31
2000a578:	d405      	bmi.n	2000a586 <_vfiprintf_r+0x2a>
2000a57a:	89ab      	ldrh	r3, [r5, #12]
2000a57c:	059a      	lsls	r2, r3, #22
2000a57e:	d402      	bmi.n	2000a586 <_vfiprintf_r+0x2a>
2000a580:	6da8      	ldr	r0, [r5, #88]	@ 0x58
2000a582:	f7ff febe 	bl	2000a302 <__retarget_lock_acquire_recursive>
2000a586:	89ab      	ldrh	r3, [r5, #12]
2000a588:	071b      	lsls	r3, r3, #28
2000a58a:	d501      	bpl.n	2000a590 <_vfiprintf_r+0x34>
2000a58c:	692b      	ldr	r3, [r5, #16]
2000a58e:	b99b      	cbnz	r3, 2000a5b8 <_vfiprintf_r+0x5c>
2000a590:	4629      	mov	r1, r5
2000a592:	4630      	mov	r0, r6
2000a594:	f7ff fde6 	bl	2000a164 <__swsetup_r>
2000a598:	b170      	cbz	r0, 2000a5b8 <_vfiprintf_r+0x5c>
2000a59a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
2000a59c:	07dc      	lsls	r4, r3, #31
2000a59e:	d504      	bpl.n	2000a5aa <_vfiprintf_r+0x4e>
2000a5a0:	f04f 30ff 	mov.w	r0, #4294967295
2000a5a4:	b01d      	add	sp, #116	@ 0x74
2000a5a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a5aa:	89ab      	ldrh	r3, [r5, #12]
2000a5ac:	0598      	lsls	r0, r3, #22
2000a5ae:	d4f7      	bmi.n	2000a5a0 <_vfiprintf_r+0x44>
2000a5b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
2000a5b2:	f7ff fea7 	bl	2000a304 <__retarget_lock_release_recursive>
2000a5b6:	e7f3      	b.n	2000a5a0 <_vfiprintf_r+0x44>
2000a5b8:	2300      	movs	r3, #0
2000a5ba:	f8cd 800c 	str.w	r8, [sp, #12]
2000a5be:	f04f 0901 	mov.w	r9, #1
2000a5c2:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 2000a778 <_vfiprintf_r+0x21c>
2000a5c6:	9309      	str	r3, [sp, #36]	@ 0x24
2000a5c8:	2320      	movs	r3, #32
2000a5ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
2000a5ce:	2330      	movs	r3, #48	@ 0x30
2000a5d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
2000a5d4:	4623      	mov	r3, r4
2000a5d6:	469a      	mov	sl, r3
2000a5d8:	f813 2b01 	ldrb.w	r2, [r3], #1
2000a5dc:	b10a      	cbz	r2, 2000a5e2 <_vfiprintf_r+0x86>
2000a5de:	2a25      	cmp	r2, #37	@ 0x25
2000a5e0:	d1f9      	bne.n	2000a5d6 <_vfiprintf_r+0x7a>
2000a5e2:	ebba 0b04 	subs.w	fp, sl, r4
2000a5e6:	d00b      	beq.n	2000a600 <_vfiprintf_r+0xa4>
2000a5e8:	465b      	mov	r3, fp
2000a5ea:	4622      	mov	r2, r4
2000a5ec:	4629      	mov	r1, r5
2000a5ee:	4630      	mov	r0, r6
2000a5f0:	f7ff ffa1 	bl	2000a536 <__sfputs_r>
2000a5f4:	3001      	adds	r0, #1
2000a5f6:	f000 80a7 	beq.w	2000a748 <_vfiprintf_r+0x1ec>
2000a5fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
2000a5fc:	445a      	add	r2, fp
2000a5fe:	9209      	str	r2, [sp, #36]	@ 0x24
2000a600:	f89a 3000 	ldrb.w	r3, [sl]
2000a604:	2b00      	cmp	r3, #0
2000a606:	f000 809f 	beq.w	2000a748 <_vfiprintf_r+0x1ec>
2000a60a:	2300      	movs	r3, #0
2000a60c:	f04f 32ff 	mov.w	r2, #4294967295
2000a610:	f10a 0a01 	add.w	sl, sl, #1
2000a614:	9304      	str	r3, [sp, #16]
2000a616:	9307      	str	r3, [sp, #28]
2000a618:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
2000a61c:	931a      	str	r3, [sp, #104]	@ 0x68
2000a61e:	e9cd 2305 	strd	r2, r3, [sp, #20]
2000a622:	4654      	mov	r4, sl
2000a624:	2205      	movs	r2, #5
2000a626:	4854      	ldr	r0, [pc, #336]	@ (2000a778 <_vfiprintf_r+0x21c>)
2000a628:	f814 1b01 	ldrb.w	r1, [r4], #1
2000a62c:	f000 fb7e 	bl	2000ad2c <memchr>
2000a630:	9a04      	ldr	r2, [sp, #16]
2000a632:	b9d8      	cbnz	r0, 2000a66c <_vfiprintf_r+0x110>
2000a634:	06d1      	lsls	r1, r2, #27
2000a636:	bf44      	itt	mi
2000a638:	2320      	movmi	r3, #32
2000a63a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
2000a63e:	0713      	lsls	r3, r2, #28
2000a640:	bf44      	itt	mi
2000a642:	232b      	movmi	r3, #43	@ 0x2b
2000a644:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
2000a648:	f89a 3000 	ldrb.w	r3, [sl]
2000a64c:	2b2a      	cmp	r3, #42	@ 0x2a
2000a64e:	d015      	beq.n	2000a67c <_vfiprintf_r+0x120>
2000a650:	9a07      	ldr	r2, [sp, #28]
2000a652:	4654      	mov	r4, sl
2000a654:	2000      	movs	r0, #0
2000a656:	f04f 0c0a 	mov.w	ip, #10
2000a65a:	4621      	mov	r1, r4
2000a65c:	f811 3b01 	ldrb.w	r3, [r1], #1
2000a660:	3b30      	subs	r3, #48	@ 0x30
2000a662:	2b09      	cmp	r3, #9
2000a664:	d94b      	bls.n	2000a6fe <_vfiprintf_r+0x1a2>
2000a666:	b1b0      	cbz	r0, 2000a696 <_vfiprintf_r+0x13a>
2000a668:	9207      	str	r2, [sp, #28]
2000a66a:	e014      	b.n	2000a696 <_vfiprintf_r+0x13a>
2000a66c:	eba0 0308 	sub.w	r3, r0, r8
2000a670:	46a2      	mov	sl, r4
2000a672:	fa09 f303 	lsl.w	r3, r9, r3
2000a676:	4313      	orrs	r3, r2
2000a678:	9304      	str	r3, [sp, #16]
2000a67a:	e7d2      	b.n	2000a622 <_vfiprintf_r+0xc6>
2000a67c:	9b03      	ldr	r3, [sp, #12]
2000a67e:	1d19      	adds	r1, r3, #4
2000a680:	681b      	ldr	r3, [r3, #0]
2000a682:	2b00      	cmp	r3, #0
2000a684:	9103      	str	r1, [sp, #12]
2000a686:	bfbb      	ittet	lt
2000a688:	425b      	neglt	r3, r3
2000a68a:	f042 0202 	orrlt.w	r2, r2, #2
2000a68e:	9307      	strge	r3, [sp, #28]
2000a690:	9307      	strlt	r3, [sp, #28]
2000a692:	bfb8      	it	lt
2000a694:	9204      	strlt	r2, [sp, #16]
2000a696:	7823      	ldrb	r3, [r4, #0]
2000a698:	2b2e      	cmp	r3, #46	@ 0x2e
2000a69a:	d10a      	bne.n	2000a6b2 <_vfiprintf_r+0x156>
2000a69c:	7863      	ldrb	r3, [r4, #1]
2000a69e:	2b2a      	cmp	r3, #42	@ 0x2a
2000a6a0:	d132      	bne.n	2000a708 <_vfiprintf_r+0x1ac>
2000a6a2:	9b03      	ldr	r3, [sp, #12]
2000a6a4:	3402      	adds	r4, #2
2000a6a6:	1d1a      	adds	r2, r3, #4
2000a6a8:	681b      	ldr	r3, [r3, #0]
2000a6aa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
2000a6ae:	9203      	str	r2, [sp, #12]
2000a6b0:	9305      	str	r3, [sp, #20]
2000a6b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 2000a788 <_vfiprintf_r+0x22c>
2000a6b6:	2203      	movs	r2, #3
2000a6b8:	7821      	ldrb	r1, [r4, #0]
2000a6ba:	4650      	mov	r0, sl
2000a6bc:	f000 fb36 	bl	2000ad2c <memchr>
2000a6c0:	b138      	cbz	r0, 2000a6d2 <_vfiprintf_r+0x176>
2000a6c2:	eba0 000a 	sub.w	r0, r0, sl
2000a6c6:	2240      	movs	r2, #64	@ 0x40
2000a6c8:	9b04      	ldr	r3, [sp, #16]
2000a6ca:	3401      	adds	r4, #1
2000a6cc:	4082      	lsls	r2, r0
2000a6ce:	4313      	orrs	r3, r2
2000a6d0:	9304      	str	r3, [sp, #16]
2000a6d2:	f814 1b01 	ldrb.w	r1, [r4], #1
2000a6d6:	2206      	movs	r2, #6
2000a6d8:	4828      	ldr	r0, [pc, #160]	@ (2000a77c <_vfiprintf_r+0x220>)
2000a6da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
2000a6de:	f000 fb25 	bl	2000ad2c <memchr>
2000a6e2:	2800      	cmp	r0, #0
2000a6e4:	d03f      	beq.n	2000a766 <_vfiprintf_r+0x20a>
2000a6e6:	4b26      	ldr	r3, [pc, #152]	@ (2000a780 <_vfiprintf_r+0x224>)
2000a6e8:	bb1b      	cbnz	r3, 2000a732 <_vfiprintf_r+0x1d6>
2000a6ea:	9b03      	ldr	r3, [sp, #12]
2000a6ec:	3307      	adds	r3, #7
2000a6ee:	f023 0307 	bic.w	r3, r3, #7
2000a6f2:	3308      	adds	r3, #8
2000a6f4:	9303      	str	r3, [sp, #12]
2000a6f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
2000a6f8:	443b      	add	r3, r7
2000a6fa:	9309      	str	r3, [sp, #36]	@ 0x24
2000a6fc:	e76a      	b.n	2000a5d4 <_vfiprintf_r+0x78>
2000a6fe:	fb0c 3202 	mla	r2, ip, r2, r3
2000a702:	460c      	mov	r4, r1
2000a704:	2001      	movs	r0, #1
2000a706:	e7a8      	b.n	2000a65a <_vfiprintf_r+0xfe>
2000a708:	2300      	movs	r3, #0
2000a70a:	3401      	adds	r4, #1
2000a70c:	f04f 0c0a 	mov.w	ip, #10
2000a710:	4619      	mov	r1, r3
2000a712:	9305      	str	r3, [sp, #20]
2000a714:	4620      	mov	r0, r4
2000a716:	f810 2b01 	ldrb.w	r2, [r0], #1
2000a71a:	3a30      	subs	r2, #48	@ 0x30
2000a71c:	2a09      	cmp	r2, #9
2000a71e:	d903      	bls.n	2000a728 <_vfiprintf_r+0x1cc>
2000a720:	2b00      	cmp	r3, #0
2000a722:	d0c6      	beq.n	2000a6b2 <_vfiprintf_r+0x156>
2000a724:	9105      	str	r1, [sp, #20]
2000a726:	e7c4      	b.n	2000a6b2 <_vfiprintf_r+0x156>
2000a728:	fb0c 2101 	mla	r1, ip, r1, r2
2000a72c:	4604      	mov	r4, r0
2000a72e:	2301      	movs	r3, #1
2000a730:	e7f0      	b.n	2000a714 <_vfiprintf_r+0x1b8>
2000a732:	ab03      	add	r3, sp, #12
2000a734:	462a      	mov	r2, r5
2000a736:	a904      	add	r1, sp, #16
2000a738:	4630      	mov	r0, r6
2000a73a:	9300      	str	r3, [sp, #0]
2000a73c:	4b11      	ldr	r3, [pc, #68]	@ (2000a784 <_vfiprintf_r+0x228>)
2000a73e:	f3af 8000 	nop.w
2000a742:	4607      	mov	r7, r0
2000a744:	1c78      	adds	r0, r7, #1
2000a746:	d1d6      	bne.n	2000a6f6 <_vfiprintf_r+0x19a>
2000a748:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
2000a74a:	07d9      	lsls	r1, r3, #31
2000a74c:	d405      	bmi.n	2000a75a <_vfiprintf_r+0x1fe>
2000a74e:	89ab      	ldrh	r3, [r5, #12]
2000a750:	059a      	lsls	r2, r3, #22
2000a752:	d402      	bmi.n	2000a75a <_vfiprintf_r+0x1fe>
2000a754:	6da8      	ldr	r0, [r5, #88]	@ 0x58
2000a756:	f7ff fdd5 	bl	2000a304 <__retarget_lock_release_recursive>
2000a75a:	89ab      	ldrh	r3, [r5, #12]
2000a75c:	065b      	lsls	r3, r3, #25
2000a75e:	f53f af1f 	bmi.w	2000a5a0 <_vfiprintf_r+0x44>
2000a762:	9809      	ldr	r0, [sp, #36]	@ 0x24
2000a764:	e71e      	b.n	2000a5a4 <_vfiprintf_r+0x48>
2000a766:	ab03      	add	r3, sp, #12
2000a768:	462a      	mov	r2, r5
2000a76a:	a904      	add	r1, sp, #16
2000a76c:	4630      	mov	r0, r6
2000a76e:	9300      	str	r3, [sp, #0]
2000a770:	4b04      	ldr	r3, [pc, #16]	@ (2000a784 <_vfiprintf_r+0x228>)
2000a772:	f000 f87d 	bl	2000a870 <_printf_i>
2000a776:	e7e4      	b.n	2000a742 <_vfiprintf_r+0x1e6>
2000a778:	2000b340 	.word	0x2000b340
2000a77c:	2000b34a 	.word	0x2000b34a
2000a780:	00000000 	.word	0x00000000
2000a784:	2000a537 	.word	0x2000a537
2000a788:	2000b346 	.word	0x2000b346

2000a78c <_printf_common>:
2000a78c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
2000a790:	4616      	mov	r6, r2
2000a792:	4698      	mov	r8, r3
2000a794:	688a      	ldr	r2, [r1, #8]
2000a796:	4607      	mov	r7, r0
2000a798:	690b      	ldr	r3, [r1, #16]
2000a79a:	460c      	mov	r4, r1
2000a79c:	f8dd 9020 	ldr.w	r9, [sp, #32]
2000a7a0:	4293      	cmp	r3, r2
2000a7a2:	bfb8      	it	lt
2000a7a4:	4613      	movlt	r3, r2
2000a7a6:	6033      	str	r3, [r6, #0]
2000a7a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
2000a7ac:	b10a      	cbz	r2, 2000a7b2 <_printf_common+0x26>
2000a7ae:	3301      	adds	r3, #1
2000a7b0:	6033      	str	r3, [r6, #0]
2000a7b2:	6823      	ldr	r3, [r4, #0]
2000a7b4:	0699      	lsls	r1, r3, #26
2000a7b6:	bf42      	ittt	mi
2000a7b8:	6833      	ldrmi	r3, [r6, #0]
2000a7ba:	3302      	addmi	r3, #2
2000a7bc:	6033      	strmi	r3, [r6, #0]
2000a7be:	6825      	ldr	r5, [r4, #0]
2000a7c0:	f015 0506 	ands.w	r5, r5, #6
2000a7c4:	d106      	bne.n	2000a7d4 <_printf_common+0x48>
2000a7c6:	f104 0a19 	add.w	sl, r4, #25
2000a7ca:	68e3      	ldr	r3, [r4, #12]
2000a7cc:	6832      	ldr	r2, [r6, #0]
2000a7ce:	1a9b      	subs	r3, r3, r2
2000a7d0:	42ab      	cmp	r3, r5
2000a7d2:	dc2b      	bgt.n	2000a82c <_printf_common+0xa0>
2000a7d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
2000a7d8:	6822      	ldr	r2, [r4, #0]
2000a7da:	3b00      	subs	r3, #0
2000a7dc:	bf18      	it	ne
2000a7de:	2301      	movne	r3, #1
2000a7e0:	0692      	lsls	r2, r2, #26
2000a7e2:	d430      	bmi.n	2000a846 <_printf_common+0xba>
2000a7e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
2000a7e8:	4641      	mov	r1, r8
2000a7ea:	4638      	mov	r0, r7
2000a7ec:	47c8      	blx	r9
2000a7ee:	3001      	adds	r0, #1
2000a7f0:	d023      	beq.n	2000a83a <_printf_common+0xae>
2000a7f2:	6823      	ldr	r3, [r4, #0]
2000a7f4:	341a      	adds	r4, #26
2000a7f6:	f854 2c0a 	ldr.w	r2, [r4, #-10]
2000a7fa:	f003 0306 	and.w	r3, r3, #6
2000a7fe:	2b04      	cmp	r3, #4
2000a800:	bf0a      	itet	eq
2000a802:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
2000a806:	2500      	movne	r5, #0
2000a808:	6833      	ldreq	r3, [r6, #0]
2000a80a:	f04f 0600 	mov.w	r6, #0
2000a80e:	bf08      	it	eq
2000a810:	1aed      	subeq	r5, r5, r3
2000a812:	f854 3c12 	ldr.w	r3, [r4, #-18]
2000a816:	bf08      	it	eq
2000a818:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
2000a81c:	4293      	cmp	r3, r2
2000a81e:	bfc4      	itt	gt
2000a820:	1a9b      	subgt	r3, r3, r2
2000a822:	18ed      	addgt	r5, r5, r3
2000a824:	42b5      	cmp	r5, r6
2000a826:	d11a      	bne.n	2000a85e <_printf_common+0xd2>
2000a828:	2000      	movs	r0, #0
2000a82a:	e008      	b.n	2000a83e <_printf_common+0xb2>
2000a82c:	2301      	movs	r3, #1
2000a82e:	4652      	mov	r2, sl
2000a830:	4641      	mov	r1, r8
2000a832:	4638      	mov	r0, r7
2000a834:	47c8      	blx	r9
2000a836:	3001      	adds	r0, #1
2000a838:	d103      	bne.n	2000a842 <_printf_common+0xb6>
2000a83a:	f04f 30ff 	mov.w	r0, #4294967295
2000a83e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
2000a842:	3501      	adds	r5, #1
2000a844:	e7c1      	b.n	2000a7ca <_printf_common+0x3e>
2000a846:	18e1      	adds	r1, r4, r3
2000a848:	1c5a      	adds	r2, r3, #1
2000a84a:	2030      	movs	r0, #48	@ 0x30
2000a84c:	3302      	adds	r3, #2
2000a84e:	4422      	add	r2, r4
2000a850:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
2000a854:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
2000a858:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
2000a85c:	e7c2      	b.n	2000a7e4 <_printf_common+0x58>
2000a85e:	2301      	movs	r3, #1
2000a860:	4622      	mov	r2, r4
2000a862:	4641      	mov	r1, r8
2000a864:	4638      	mov	r0, r7
2000a866:	47c8      	blx	r9
2000a868:	3001      	adds	r0, #1
2000a86a:	d0e6      	beq.n	2000a83a <_printf_common+0xae>
2000a86c:	3601      	adds	r6, #1
2000a86e:	e7d9      	b.n	2000a824 <_printf_common+0x98>

2000a870 <_printf_i>:
2000a870:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
2000a874:	7e0f      	ldrb	r7, [r1, #24]
2000a876:	4691      	mov	r9, r2
2000a878:	4680      	mov	r8, r0
2000a87a:	460c      	mov	r4, r1
2000a87c:	2f78      	cmp	r7, #120	@ 0x78
2000a87e:	469a      	mov	sl, r3
2000a880:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
2000a882:	f101 0243 	add.w	r2, r1, #67	@ 0x43
2000a886:	d807      	bhi.n	2000a898 <_printf_i+0x28>
2000a888:	2f62      	cmp	r7, #98	@ 0x62
2000a88a:	d80a      	bhi.n	2000a8a2 <_printf_i+0x32>
2000a88c:	2f00      	cmp	r7, #0
2000a88e:	f000 80d1 	beq.w	2000aa34 <_printf_i+0x1c4>
2000a892:	2f58      	cmp	r7, #88	@ 0x58
2000a894:	f000 80b8 	beq.w	2000aa08 <_printf_i+0x198>
2000a898:	f104 0642 	add.w	r6, r4, #66	@ 0x42
2000a89c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
2000a8a0:	e03a      	b.n	2000a918 <_printf_i+0xa8>
2000a8a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
2000a8a6:	2b15      	cmp	r3, #21
2000a8a8:	d8f6      	bhi.n	2000a898 <_printf_i+0x28>
2000a8aa:	a101      	add	r1, pc, #4	@ (adr r1, 2000a8b0 <_printf_i+0x40>)
2000a8ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
2000a8b0:	2000a909 	.word	0x2000a909
2000a8b4:	2000a91d 	.word	0x2000a91d
2000a8b8:	2000a899 	.word	0x2000a899
2000a8bc:	2000a899 	.word	0x2000a899
2000a8c0:	2000a899 	.word	0x2000a899
2000a8c4:	2000a899 	.word	0x2000a899
2000a8c8:	2000a91d 	.word	0x2000a91d
2000a8cc:	2000a899 	.word	0x2000a899
2000a8d0:	2000a899 	.word	0x2000a899
2000a8d4:	2000a899 	.word	0x2000a899
2000a8d8:	2000a899 	.word	0x2000a899
2000a8dc:	2000aa1b 	.word	0x2000aa1b
2000a8e0:	2000a947 	.word	0x2000a947
2000a8e4:	2000a9d5 	.word	0x2000a9d5
2000a8e8:	2000a899 	.word	0x2000a899
2000a8ec:	2000a899 	.word	0x2000a899
2000a8f0:	2000aa3d 	.word	0x2000aa3d
2000a8f4:	2000a899 	.word	0x2000a899
2000a8f8:	2000a947 	.word	0x2000a947
2000a8fc:	2000a899 	.word	0x2000a899
2000a900:	2000a899 	.word	0x2000a899
2000a904:	2000a9dd 	.word	0x2000a9dd
2000a908:	6833      	ldr	r3, [r6, #0]
2000a90a:	1d1a      	adds	r2, r3, #4
2000a90c:	681b      	ldr	r3, [r3, #0]
2000a90e:	6032      	str	r2, [r6, #0]
2000a910:	f104 0642 	add.w	r6, r4, #66	@ 0x42
2000a914:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
2000a918:	2301      	movs	r3, #1
2000a91a:	e09c      	b.n	2000aa56 <_printf_i+0x1e6>
2000a91c:	6833      	ldr	r3, [r6, #0]
2000a91e:	6820      	ldr	r0, [r4, #0]
2000a920:	1d19      	adds	r1, r3, #4
2000a922:	6031      	str	r1, [r6, #0]
2000a924:	0606      	lsls	r6, r0, #24
2000a926:	d501      	bpl.n	2000a92c <_printf_i+0xbc>
2000a928:	681d      	ldr	r5, [r3, #0]
2000a92a:	e003      	b.n	2000a934 <_printf_i+0xc4>
2000a92c:	0645      	lsls	r5, r0, #25
2000a92e:	d5fb      	bpl.n	2000a928 <_printf_i+0xb8>
2000a930:	f9b3 5000 	ldrsh.w	r5, [r3]
2000a934:	2d00      	cmp	r5, #0
2000a936:	da03      	bge.n	2000a940 <_printf_i+0xd0>
2000a938:	232d      	movs	r3, #45	@ 0x2d
2000a93a:	426d      	negs	r5, r5
2000a93c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
2000a940:	4858      	ldr	r0, [pc, #352]	@ (2000aaa4 <_printf_i+0x234>)
2000a942:	230a      	movs	r3, #10
2000a944:	e011      	b.n	2000a96a <_printf_i+0xfa>
2000a946:	6821      	ldr	r1, [r4, #0]
2000a948:	6833      	ldr	r3, [r6, #0]
2000a94a:	0608      	lsls	r0, r1, #24
2000a94c:	f853 5b04 	ldr.w	r5, [r3], #4
2000a950:	d402      	bmi.n	2000a958 <_printf_i+0xe8>
2000a952:	0649      	lsls	r1, r1, #25
2000a954:	bf48      	it	mi
2000a956:	b2ad      	uxthmi	r5, r5
2000a958:	2f6f      	cmp	r7, #111	@ 0x6f
2000a95a:	6033      	str	r3, [r6, #0]
2000a95c:	4851      	ldr	r0, [pc, #324]	@ (2000aaa4 <_printf_i+0x234>)
2000a95e:	bf14      	ite	ne
2000a960:	230a      	movne	r3, #10
2000a962:	2308      	moveq	r3, #8
2000a964:	2100      	movs	r1, #0
2000a966:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
2000a96a:	6866      	ldr	r6, [r4, #4]
2000a96c:	2e00      	cmp	r6, #0
2000a96e:	60a6      	str	r6, [r4, #8]
2000a970:	db05      	blt.n	2000a97e <_printf_i+0x10e>
2000a972:	6821      	ldr	r1, [r4, #0]
2000a974:	432e      	orrs	r6, r5
2000a976:	f021 0104 	bic.w	r1, r1, #4
2000a97a:	6021      	str	r1, [r4, #0]
2000a97c:	d04b      	beq.n	2000aa16 <_printf_i+0x1a6>
2000a97e:	4616      	mov	r6, r2
2000a980:	fbb5 f1f3 	udiv	r1, r5, r3
2000a984:	fb03 5711 	mls	r7, r3, r1, r5
2000a988:	5dc7      	ldrb	r7, [r0, r7]
2000a98a:	f806 7d01 	strb.w	r7, [r6, #-1]!
2000a98e:	462f      	mov	r7, r5
2000a990:	460d      	mov	r5, r1
2000a992:	42bb      	cmp	r3, r7
2000a994:	d9f4      	bls.n	2000a980 <_printf_i+0x110>
2000a996:	2b08      	cmp	r3, #8
2000a998:	d10b      	bne.n	2000a9b2 <_printf_i+0x142>
2000a99a:	6823      	ldr	r3, [r4, #0]
2000a99c:	07df      	lsls	r7, r3, #31
2000a99e:	d508      	bpl.n	2000a9b2 <_printf_i+0x142>
2000a9a0:	6923      	ldr	r3, [r4, #16]
2000a9a2:	6861      	ldr	r1, [r4, #4]
2000a9a4:	4299      	cmp	r1, r3
2000a9a6:	bfde      	ittt	le
2000a9a8:	2330      	movle	r3, #48	@ 0x30
2000a9aa:	f806 3c01 	strble.w	r3, [r6, #-1]
2000a9ae:	f106 36ff 	addle.w	r6, r6, #4294967295
2000a9b2:	1b92      	subs	r2, r2, r6
2000a9b4:	6122      	str	r2, [r4, #16]
2000a9b6:	464b      	mov	r3, r9
2000a9b8:	aa03      	add	r2, sp, #12
2000a9ba:	4621      	mov	r1, r4
2000a9bc:	4640      	mov	r0, r8
2000a9be:	f8cd a000 	str.w	sl, [sp]
2000a9c2:	f7ff fee3 	bl	2000a78c <_printf_common>
2000a9c6:	3001      	adds	r0, #1
2000a9c8:	d14a      	bne.n	2000aa60 <_printf_i+0x1f0>
2000a9ca:	f04f 30ff 	mov.w	r0, #4294967295
2000a9ce:	b004      	add	sp, #16
2000a9d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
2000a9d4:	6823      	ldr	r3, [r4, #0]
2000a9d6:	f043 0320 	orr.w	r3, r3, #32
2000a9da:	6023      	str	r3, [r4, #0]
2000a9dc:	2778      	movs	r7, #120	@ 0x78
2000a9de:	4832      	ldr	r0, [pc, #200]	@ (2000aaa8 <_printf_i+0x238>)
2000a9e0:	6823      	ldr	r3, [r4, #0]
2000a9e2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
2000a9e6:	061f      	lsls	r7, r3, #24
2000a9e8:	6831      	ldr	r1, [r6, #0]
2000a9ea:	f851 5b04 	ldr.w	r5, [r1], #4
2000a9ee:	d402      	bmi.n	2000a9f6 <_printf_i+0x186>
2000a9f0:	065f      	lsls	r7, r3, #25
2000a9f2:	bf48      	it	mi
2000a9f4:	b2ad      	uxthmi	r5, r5
2000a9f6:	6031      	str	r1, [r6, #0]
2000a9f8:	07d9      	lsls	r1, r3, #31
2000a9fa:	bf44      	itt	mi
2000a9fc:	f043 0320 	orrmi.w	r3, r3, #32
2000aa00:	6023      	strmi	r3, [r4, #0]
2000aa02:	b11d      	cbz	r5, 2000aa0c <_printf_i+0x19c>
2000aa04:	2310      	movs	r3, #16
2000aa06:	e7ad      	b.n	2000a964 <_printf_i+0xf4>
2000aa08:	4826      	ldr	r0, [pc, #152]	@ (2000aaa4 <_printf_i+0x234>)
2000aa0a:	e7e9      	b.n	2000a9e0 <_printf_i+0x170>
2000aa0c:	6823      	ldr	r3, [r4, #0]
2000aa0e:	f023 0320 	bic.w	r3, r3, #32
2000aa12:	6023      	str	r3, [r4, #0]
2000aa14:	e7f6      	b.n	2000aa04 <_printf_i+0x194>
2000aa16:	4616      	mov	r6, r2
2000aa18:	e7bd      	b.n	2000a996 <_printf_i+0x126>
2000aa1a:	6833      	ldr	r3, [r6, #0]
2000aa1c:	6825      	ldr	r5, [r4, #0]
2000aa1e:	1d18      	adds	r0, r3, #4
2000aa20:	6961      	ldr	r1, [r4, #20]
2000aa22:	6030      	str	r0, [r6, #0]
2000aa24:	062e      	lsls	r6, r5, #24
2000aa26:	681b      	ldr	r3, [r3, #0]
2000aa28:	d501      	bpl.n	2000aa2e <_printf_i+0x1be>
2000aa2a:	6019      	str	r1, [r3, #0]
2000aa2c:	e002      	b.n	2000aa34 <_printf_i+0x1c4>
2000aa2e:	0668      	lsls	r0, r5, #25
2000aa30:	d5fb      	bpl.n	2000aa2a <_printf_i+0x1ba>
2000aa32:	8019      	strh	r1, [r3, #0]
2000aa34:	2300      	movs	r3, #0
2000aa36:	4616      	mov	r6, r2
2000aa38:	6123      	str	r3, [r4, #16]
2000aa3a:	e7bc      	b.n	2000a9b6 <_printf_i+0x146>
2000aa3c:	6833      	ldr	r3, [r6, #0]
2000aa3e:	2100      	movs	r1, #0
2000aa40:	1d1a      	adds	r2, r3, #4
2000aa42:	6032      	str	r2, [r6, #0]
2000aa44:	681e      	ldr	r6, [r3, #0]
2000aa46:	6862      	ldr	r2, [r4, #4]
2000aa48:	4630      	mov	r0, r6
2000aa4a:	f000 f96f 	bl	2000ad2c <memchr>
2000aa4e:	b108      	cbz	r0, 2000aa54 <_printf_i+0x1e4>
2000aa50:	1b80      	subs	r0, r0, r6
2000aa52:	6060      	str	r0, [r4, #4]
2000aa54:	6863      	ldr	r3, [r4, #4]
2000aa56:	6123      	str	r3, [r4, #16]
2000aa58:	2300      	movs	r3, #0
2000aa5a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
2000aa5e:	e7aa      	b.n	2000a9b6 <_printf_i+0x146>
2000aa60:	6923      	ldr	r3, [r4, #16]
2000aa62:	4632      	mov	r2, r6
2000aa64:	4649      	mov	r1, r9
2000aa66:	4640      	mov	r0, r8
2000aa68:	47d0      	blx	sl
2000aa6a:	3001      	adds	r0, #1
2000aa6c:	d0ad      	beq.n	2000a9ca <_printf_i+0x15a>
2000aa6e:	6823      	ldr	r3, [r4, #0]
2000aa70:	079b      	lsls	r3, r3, #30
2000aa72:	d413      	bmi.n	2000aa9c <_printf_i+0x22c>
2000aa74:	68e0      	ldr	r0, [r4, #12]
2000aa76:	9b03      	ldr	r3, [sp, #12]
2000aa78:	4298      	cmp	r0, r3
2000aa7a:	bfb8      	it	lt
2000aa7c:	4618      	movlt	r0, r3
2000aa7e:	e7a6      	b.n	2000a9ce <_printf_i+0x15e>
2000aa80:	2301      	movs	r3, #1
2000aa82:	4632      	mov	r2, r6
2000aa84:	4649      	mov	r1, r9
2000aa86:	4640      	mov	r0, r8
2000aa88:	47d0      	blx	sl
2000aa8a:	3001      	adds	r0, #1
2000aa8c:	d09d      	beq.n	2000a9ca <_printf_i+0x15a>
2000aa8e:	3501      	adds	r5, #1
2000aa90:	68e3      	ldr	r3, [r4, #12]
2000aa92:	9903      	ldr	r1, [sp, #12]
2000aa94:	1a5b      	subs	r3, r3, r1
2000aa96:	42ab      	cmp	r3, r5
2000aa98:	dcf2      	bgt.n	2000aa80 <_printf_i+0x210>
2000aa9a:	e7eb      	b.n	2000aa74 <_printf_i+0x204>
2000aa9c:	2500      	movs	r5, #0
2000aa9e:	f104 0619 	add.w	r6, r4, #25
2000aaa2:	e7f5      	b.n	2000aa90 <_printf_i+0x220>
2000aaa4:	2000b351 	.word	0x2000b351
2000aaa8:	2000b362 	.word	0x2000b362

2000aaac <__sflush_r>:
2000aaac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
2000aab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000aab4:	0716      	lsls	r6, r2, #28
2000aab6:	4605      	mov	r5, r0
2000aab8:	460c      	mov	r4, r1
2000aaba:	d454      	bmi.n	2000ab66 <__sflush_r+0xba>
2000aabc:	684b      	ldr	r3, [r1, #4]
2000aabe:	2b00      	cmp	r3, #0
2000aac0:	dc02      	bgt.n	2000aac8 <__sflush_r+0x1c>
2000aac2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
2000aac4:	2b00      	cmp	r3, #0
2000aac6:	dd48      	ble.n	2000ab5a <__sflush_r+0xae>
2000aac8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
2000aaca:	2e00      	cmp	r6, #0
2000aacc:	d045      	beq.n	2000ab5a <__sflush_r+0xae>
2000aace:	2300      	movs	r3, #0
2000aad0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
2000aad4:	682f      	ldr	r7, [r5, #0]
2000aad6:	6a21      	ldr	r1, [r4, #32]
2000aad8:	602b      	str	r3, [r5, #0]
2000aada:	d030      	beq.n	2000ab3e <__sflush_r+0x92>
2000aadc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
2000aade:	89a3      	ldrh	r3, [r4, #12]
2000aae0:	0759      	lsls	r1, r3, #29
2000aae2:	d505      	bpl.n	2000aaf0 <__sflush_r+0x44>
2000aae4:	6863      	ldr	r3, [r4, #4]
2000aae6:	1ad2      	subs	r2, r2, r3
2000aae8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
2000aaea:	b10b      	cbz	r3, 2000aaf0 <__sflush_r+0x44>
2000aaec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
2000aaee:	1ad2      	subs	r2, r2, r3
2000aaf0:	2300      	movs	r3, #0
2000aaf2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
2000aaf4:	6a21      	ldr	r1, [r4, #32]
2000aaf6:	4628      	mov	r0, r5
2000aaf8:	47b0      	blx	r6
2000aafa:	1c43      	adds	r3, r0, #1
2000aafc:	89a3      	ldrh	r3, [r4, #12]
2000aafe:	d106      	bne.n	2000ab0e <__sflush_r+0x62>
2000ab00:	6829      	ldr	r1, [r5, #0]
2000ab02:	291d      	cmp	r1, #29
2000ab04:	d82b      	bhi.n	2000ab5e <__sflush_r+0xb2>
2000ab06:	4a2a      	ldr	r2, [pc, #168]	@ (2000abb0 <__sflush_r+0x104>)
2000ab08:	40ca      	lsrs	r2, r1
2000ab0a:	07d6      	lsls	r6, r2, #31
2000ab0c:	d527      	bpl.n	2000ab5e <__sflush_r+0xb2>
2000ab0e:	2200      	movs	r2, #0
2000ab10:	04d9      	lsls	r1, r3, #19
2000ab12:	6062      	str	r2, [r4, #4]
2000ab14:	6922      	ldr	r2, [r4, #16]
2000ab16:	6022      	str	r2, [r4, #0]
2000ab18:	d504      	bpl.n	2000ab24 <__sflush_r+0x78>
2000ab1a:	1c42      	adds	r2, r0, #1
2000ab1c:	d101      	bne.n	2000ab22 <__sflush_r+0x76>
2000ab1e:	682b      	ldr	r3, [r5, #0]
2000ab20:	b903      	cbnz	r3, 2000ab24 <__sflush_r+0x78>
2000ab22:	6560      	str	r0, [r4, #84]	@ 0x54
2000ab24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
2000ab26:	602f      	str	r7, [r5, #0]
2000ab28:	b1b9      	cbz	r1, 2000ab5a <__sflush_r+0xae>
2000ab2a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
2000ab2e:	4299      	cmp	r1, r3
2000ab30:	d002      	beq.n	2000ab38 <__sflush_r+0x8c>
2000ab32:	4628      	mov	r0, r5
2000ab34:	f7ff fbe8 	bl	2000a308 <_free_r>
2000ab38:	2300      	movs	r3, #0
2000ab3a:	6363      	str	r3, [r4, #52]	@ 0x34
2000ab3c:	e00d      	b.n	2000ab5a <__sflush_r+0xae>
2000ab3e:	2301      	movs	r3, #1
2000ab40:	4628      	mov	r0, r5
2000ab42:	47b0      	blx	r6
2000ab44:	4602      	mov	r2, r0
2000ab46:	1c50      	adds	r0, r2, #1
2000ab48:	d1c9      	bne.n	2000aade <__sflush_r+0x32>
2000ab4a:	682b      	ldr	r3, [r5, #0]
2000ab4c:	2b00      	cmp	r3, #0
2000ab4e:	d0c6      	beq.n	2000aade <__sflush_r+0x32>
2000ab50:	2b1d      	cmp	r3, #29
2000ab52:	d001      	beq.n	2000ab58 <__sflush_r+0xac>
2000ab54:	2b16      	cmp	r3, #22
2000ab56:	d11d      	bne.n	2000ab94 <__sflush_r+0xe8>
2000ab58:	602f      	str	r7, [r5, #0]
2000ab5a:	2000      	movs	r0, #0
2000ab5c:	e021      	b.n	2000aba2 <__sflush_r+0xf6>
2000ab5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
2000ab62:	b21b      	sxth	r3, r3
2000ab64:	e01a      	b.n	2000ab9c <__sflush_r+0xf0>
2000ab66:	690f      	ldr	r7, [r1, #16]
2000ab68:	2f00      	cmp	r7, #0
2000ab6a:	d0f6      	beq.n	2000ab5a <__sflush_r+0xae>
2000ab6c:	0793      	lsls	r3, r2, #30
2000ab6e:	680e      	ldr	r6, [r1, #0]
2000ab70:	600f      	str	r7, [r1, #0]
2000ab72:	bf0c      	ite	eq
2000ab74:	694b      	ldreq	r3, [r1, #20]
2000ab76:	2300      	movne	r3, #0
2000ab78:	eba6 0807 	sub.w	r8, r6, r7
2000ab7c:	608b      	str	r3, [r1, #8]
2000ab7e:	f1b8 0f00 	cmp.w	r8, #0
2000ab82:	ddea      	ble.n	2000ab5a <__sflush_r+0xae>
2000ab84:	4643      	mov	r3, r8
2000ab86:	463a      	mov	r2, r7
2000ab88:	6a21      	ldr	r1, [r4, #32]
2000ab8a:	4628      	mov	r0, r5
2000ab8c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
2000ab8e:	47b0      	blx	r6
2000ab90:	2800      	cmp	r0, #0
2000ab92:	dc08      	bgt.n	2000aba6 <__sflush_r+0xfa>
2000ab94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000ab98:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
2000ab9c:	f04f 30ff 	mov.w	r0, #4294967295
2000aba0:	81a3      	strh	r3, [r4, #12]
2000aba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000aba6:	4407      	add	r7, r0
2000aba8:	eba8 0800 	sub.w	r8, r8, r0
2000abac:	e7e7      	b.n	2000ab7e <__sflush_r+0xd2>
2000abae:	bf00      	nop
2000abb0:	20400001 	.word	0x20400001

2000abb4 <_fflush_r>:
2000abb4:	b538      	push	{r3, r4, r5, lr}
2000abb6:	690b      	ldr	r3, [r1, #16]
2000abb8:	4605      	mov	r5, r0
2000abba:	460c      	mov	r4, r1
2000abbc:	b913      	cbnz	r3, 2000abc4 <_fflush_r+0x10>
2000abbe:	2500      	movs	r5, #0
2000abc0:	4628      	mov	r0, r5
2000abc2:	bd38      	pop	{r3, r4, r5, pc}
2000abc4:	b118      	cbz	r0, 2000abce <_fflush_r+0x1a>
2000abc6:	6a03      	ldr	r3, [r0, #32]
2000abc8:	b90b      	cbnz	r3, 2000abce <_fflush_r+0x1a>
2000abca:	f7ff f8ef 	bl	20009dac <__sinit>
2000abce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000abd2:	2b00      	cmp	r3, #0
2000abd4:	d0f3      	beq.n	2000abbe <_fflush_r+0xa>
2000abd6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
2000abd8:	07d0      	lsls	r0, r2, #31
2000abda:	d404      	bmi.n	2000abe6 <_fflush_r+0x32>
2000abdc:	0599      	lsls	r1, r3, #22
2000abde:	d402      	bmi.n	2000abe6 <_fflush_r+0x32>
2000abe0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
2000abe2:	f7ff fb8e 	bl	2000a302 <__retarget_lock_acquire_recursive>
2000abe6:	4628      	mov	r0, r5
2000abe8:	4621      	mov	r1, r4
2000abea:	f7ff ff5f 	bl	2000aaac <__sflush_r>
2000abee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
2000abf0:	4605      	mov	r5, r0
2000abf2:	07da      	lsls	r2, r3, #31
2000abf4:	d4e4      	bmi.n	2000abc0 <_fflush_r+0xc>
2000abf6:	89a3      	ldrh	r3, [r4, #12]
2000abf8:	059b      	lsls	r3, r3, #22
2000abfa:	d4e1      	bmi.n	2000abc0 <_fflush_r+0xc>
2000abfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
2000abfe:	f7ff fb81 	bl	2000a304 <__retarget_lock_release_recursive>
2000ac02:	e7dd      	b.n	2000abc0 <_fflush_r+0xc>

2000ac04 <__swhatbuf_r>:
2000ac04:	b570      	push	{r4, r5, r6, lr}
2000ac06:	460c      	mov	r4, r1
2000ac08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000ac0c:	b096      	sub	sp, #88	@ 0x58
2000ac0e:	4615      	mov	r5, r2
2000ac10:	2900      	cmp	r1, #0
2000ac12:	461e      	mov	r6, r3
2000ac14:	da0c      	bge.n	2000ac30 <__swhatbuf_r+0x2c>
2000ac16:	89a3      	ldrh	r3, [r4, #12]
2000ac18:	2100      	movs	r1, #0
2000ac1a:	f013 0f80 	tst.w	r3, #128	@ 0x80
2000ac1e:	bf14      	ite	ne
2000ac20:	2340      	movne	r3, #64	@ 0x40
2000ac22:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
2000ac26:	2000      	movs	r0, #0
2000ac28:	6031      	str	r1, [r6, #0]
2000ac2a:	602b      	str	r3, [r5, #0]
2000ac2c:	b016      	add	sp, #88	@ 0x58
2000ac2e:	bd70      	pop	{r4, r5, r6, pc}
2000ac30:	466a      	mov	r2, sp
2000ac32:	f000 f849 	bl	2000acc8 <_fstat_r>
2000ac36:	2800      	cmp	r0, #0
2000ac38:	dbed      	blt.n	2000ac16 <__swhatbuf_r+0x12>
2000ac3a:	9901      	ldr	r1, [sp, #4]
2000ac3c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
2000ac40:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
2000ac44:	4259      	negs	r1, r3
2000ac46:	4159      	adcs	r1, r3
2000ac48:	f44f 6380 	mov.w	r3, #1024	@ 0x400
2000ac4c:	e7eb      	b.n	2000ac26 <__swhatbuf_r+0x22>

2000ac4e <__smakebuf_r>:
2000ac4e:	898b      	ldrh	r3, [r1, #12]
2000ac50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
2000ac52:	079d      	lsls	r5, r3, #30
2000ac54:	4606      	mov	r6, r0
2000ac56:	460c      	mov	r4, r1
2000ac58:	d507      	bpl.n	2000ac6a <__smakebuf_r+0x1c>
2000ac5a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
2000ac5e:	6023      	str	r3, [r4, #0]
2000ac60:	6123      	str	r3, [r4, #16]
2000ac62:	2301      	movs	r3, #1
2000ac64:	6163      	str	r3, [r4, #20]
2000ac66:	b003      	add	sp, #12
2000ac68:	bdf0      	pop	{r4, r5, r6, r7, pc}
2000ac6a:	ab01      	add	r3, sp, #4
2000ac6c:	466a      	mov	r2, sp
2000ac6e:	f7ff ffc9 	bl	2000ac04 <__swhatbuf_r>
2000ac72:	9f00      	ldr	r7, [sp, #0]
2000ac74:	4605      	mov	r5, r0
2000ac76:	4630      	mov	r0, r6
2000ac78:	4639      	mov	r1, r7
2000ac7a:	f7ff fbb9 	bl	2000a3f0 <_malloc_r>
2000ac7e:	b948      	cbnz	r0, 2000ac94 <__smakebuf_r+0x46>
2000ac80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000ac84:	059a      	lsls	r2, r3, #22
2000ac86:	d4ee      	bmi.n	2000ac66 <__smakebuf_r+0x18>
2000ac88:	f023 0303 	bic.w	r3, r3, #3
2000ac8c:	f043 0302 	orr.w	r3, r3, #2
2000ac90:	81a3      	strh	r3, [r4, #12]
2000ac92:	e7e2      	b.n	2000ac5a <__smakebuf_r+0xc>
2000ac94:	89a3      	ldrh	r3, [r4, #12]
2000ac96:	6020      	str	r0, [r4, #0]
2000ac98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
2000ac9c:	81a3      	strh	r3, [r4, #12]
2000ac9e:	9b01      	ldr	r3, [sp, #4]
2000aca0:	e9c4 0704 	strd	r0, r7, [r4, #16]
2000aca4:	b15b      	cbz	r3, 2000acbe <__smakebuf_r+0x70>
2000aca6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000acaa:	4630      	mov	r0, r6
2000acac:	f000 f81e 	bl	2000acec <_isatty_r>
2000acb0:	b128      	cbz	r0, 2000acbe <__smakebuf_r+0x70>
2000acb2:	89a3      	ldrh	r3, [r4, #12]
2000acb4:	f023 0303 	bic.w	r3, r3, #3
2000acb8:	f043 0301 	orr.w	r3, r3, #1
2000acbc:	81a3      	strh	r3, [r4, #12]
2000acbe:	89a3      	ldrh	r3, [r4, #12]
2000acc0:	431d      	orrs	r5, r3
2000acc2:	81a5      	strh	r5, [r4, #12]
2000acc4:	e7cf      	b.n	2000ac66 <__smakebuf_r+0x18>
	...

2000acc8 <_fstat_r>:
2000acc8:	b538      	push	{r3, r4, r5, lr}
2000acca:	2300      	movs	r3, #0
2000accc:	4d06      	ldr	r5, [pc, #24]	@ (2000ace8 <_fstat_r+0x20>)
2000acce:	4604      	mov	r4, r0
2000acd0:	4608      	mov	r0, r1
2000acd2:	4611      	mov	r1, r2
2000acd4:	602b      	str	r3, [r5, #0]
2000acd6:	f7f8 fdcc 	bl	20003872 <_fstat>
2000acda:	1c43      	adds	r3, r0, #1
2000acdc:	d102      	bne.n	2000ace4 <_fstat_r+0x1c>
2000acde:	682b      	ldr	r3, [r5, #0]
2000ace0:	b103      	cbz	r3, 2000ace4 <_fstat_r+0x1c>
2000ace2:	6023      	str	r3, [r4, #0]
2000ace4:	bd38      	pop	{r3, r4, r5, pc}
2000ace6:	bf00      	nop
2000ace8:	20000770 	.word	0x20000770

2000acec <_isatty_r>:
2000acec:	b538      	push	{r3, r4, r5, lr}
2000acee:	2300      	movs	r3, #0
2000acf0:	4d05      	ldr	r5, [pc, #20]	@ (2000ad08 <_isatty_r+0x1c>)
2000acf2:	4604      	mov	r4, r0
2000acf4:	4608      	mov	r0, r1
2000acf6:	602b      	str	r3, [r5, #0]
2000acf8:	f7f8 fdcb 	bl	20003892 <_isatty>
2000acfc:	1c43      	adds	r3, r0, #1
2000acfe:	d102      	bne.n	2000ad06 <_isatty_r+0x1a>
2000ad00:	682b      	ldr	r3, [r5, #0]
2000ad02:	b103      	cbz	r3, 2000ad06 <_isatty_r+0x1a>
2000ad04:	6023      	str	r3, [r4, #0]
2000ad06:	bd38      	pop	{r3, r4, r5, pc}
2000ad08:	20000770 	.word	0x20000770

2000ad0c <_sbrk_r>:
2000ad0c:	b538      	push	{r3, r4, r5, lr}
2000ad0e:	2300      	movs	r3, #0
2000ad10:	4d05      	ldr	r5, [pc, #20]	@ (2000ad28 <_sbrk_r+0x1c>)
2000ad12:	4604      	mov	r4, r0
2000ad14:	4608      	mov	r0, r1
2000ad16:	602b      	str	r3, [r5, #0]
2000ad18:	f7f8 fdd4 	bl	200038c4 <_sbrk>
2000ad1c:	1c43      	adds	r3, r0, #1
2000ad1e:	d102      	bne.n	2000ad26 <_sbrk_r+0x1a>
2000ad20:	682b      	ldr	r3, [r5, #0]
2000ad22:	b103      	cbz	r3, 2000ad26 <_sbrk_r+0x1a>
2000ad24:	6023      	str	r3, [r4, #0]
2000ad26:	bd38      	pop	{r3, r4, r5, pc}
2000ad28:	20000770 	.word	0x20000770

2000ad2c <memchr>:
2000ad2c:	b2c9      	uxtb	r1, r1
2000ad2e:	4603      	mov	r3, r0
2000ad30:	4402      	add	r2, r0
2000ad32:	b510      	push	{r4, lr}
2000ad34:	4293      	cmp	r3, r2
2000ad36:	4618      	mov	r0, r3
2000ad38:	d101      	bne.n	2000ad3e <memchr+0x12>
2000ad3a:	2000      	movs	r0, #0
2000ad3c:	e003      	b.n	2000ad46 <memchr+0x1a>
2000ad3e:	7804      	ldrb	r4, [r0, #0]
2000ad40:	3301      	adds	r3, #1
2000ad42:	428c      	cmp	r4, r1
2000ad44:	d1f6      	bne.n	2000ad34 <memchr+0x8>
2000ad46:	bd10      	pop	{r4, pc}

2000ad48 <_init>:
2000ad48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000ad4a:	bf00      	nop
2000ad4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000ad4e:	bc08      	pop	{r3}
2000ad50:	469e      	mov	lr, r3
2000ad52:	4770      	bx	lr

2000ad54 <_fini>:
2000ad54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000ad56:	bf00      	nop
2000ad58:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000ad5a:	bc08      	pop	{r3}
2000ad5c:	469e      	mov	lr, r3
2000ad5e:	4770      	bx	lr
