{"an integer programming framework for optimizing shared memory use on gpus": {"filter": "Header Section", "author": ["Wenjing Ma", "Gagan Agrawal"]}, "revisiting sorting for gpgpu stream architectures": {"filter": "Header Section", "author": ["Duane Merrill", "Andrew S. Grimshaw"]}, "noc aware cache design for chip multiprocessors": {"filter": "Header Section", "author": ["Ahmed Abousamra", "Rami G. Melhem", "Alex K. Jones"]}, "towards a science of parallel programming": {"filter": "Header Section", "author": ["Keshav Pingali"]}, "scaling of the parsec benchmark inputs": {"filter": "Header Section", "author": ["Christian Bienia", "Kai Li"]}, "build watson an overview of deepqa for the jeopardy challenge": {"filter": "Header Section", "author": ["David A. Ferrucci"]}, "on chip network design considerations for compute accelerators": {"filter": "Header Section", "author": ["Ali Bakhoda", "John Kim", "Tor M. Aamodt"]}, "believe it or not mult core cpus can match gpu performance for a flop intensive application": {"filter": "Header Section", "author": ["Rajesh Bordawekar", "Uday Bondhugula", "Ravi Rao"]}, "moths mobile threads for on chip networks": {"filter": "Header Section", "author": ["Matthew Misler", "Natalie D. Enright Jerger"]}, "online cache modeling for commodity multicore processors": {"filter": "Header Section", "author": ["Richard West", "Puneet Zaroo", "Carl A. Waldspurger", "Xiao Zhang"]}, "an intra tile cache set balancing scheme": {"filter": "Header Section", "author": ["Mohammad Hammoud", "Sangyeun Cho", "Rami G. Melhem"]}, "exploiting subtrace level parallelism in clustered processors": {"filter": "Header Section", "author": ["Rafael Ubal", "Julio Sahuquillo", "Salvador Petit", "Pedro Lopez", "Jose Duato"]}, "nucache a multicore cache organization based on next use distance": {"filter": "Header Section", "author": ["R. Manikantan", "Kaushik Rajan", "R. Govindarajan"]}, "approximating age based arbitration in on chip networks": {"filter": "Header Section", "author": ["Michael Mihn-Jong Lee", "John Kim", "Dennis Abts", "Michael R. Marty", "Jae W. Lee"]}, "a case for numa aware contention management on multicore systems": {"filter": "Header Section", "author": ["Sergey Blagodurov", "Sergey Zhuravlev", "Alexandra Fedorova", "Ali Kamali"]}, "analyzing cache performance bottlenecks of stm applications and addressing them with compiler s help": {"filter": "Header Section", "author": ["Sandya S. Mannarswamy", "Ramaswamy Govindarajan"]}, "statcc a statistical cache contention model": {"filter": "Header Section", "author": ["David Eklov", "David Black-Schaffer", "Erik Hagersten"]}, "ordered and unordered algorithms for parallel breadth first search": {"filter": "Header Section", "author": ["Muhammad Amber Hassaan", "Martin Burtscher", "Keshav Pingali"]}, "improving speculative loop parallelization via selective squash and speculation reuse": {"filter": "Header Section", "author": ["Santhosh Sharma Ananthramu", "Deepak Majeti", "Sanjeev Kumar Aggarwal", "Mainak Chaudhuri"]}, "automatic vector instruction selection for dynamic compilation": {"filter": "Header Section", "author": ["Rajkishore Barik", "Jisheng Zhao", "Vivek Sarkar"]}, "a software svm based transactional memory for multicore accelerator architectures with local memory": {"filter": "Header Section", "author": ["Jun Lee", "Sangmin Seo", "Jaejin Lee"]}, "raising the level of many core programming with compiler technology meeting a grand challenge": {"filter": "Header Section", "author": ["Wen-mei W. Hwu"]}, "dmatiler revisiting loop tiling for direct memory access": {"filter": "Header Section", "author": ["Haibo Lin", "Tao Liu", "Huoding Li", "Tong Chen", "Lakshminarayanan Renganarayanan", "Kevin O'Brien", "Ling Shao"]}, "coregenesis erasing core boundaries for robust and configurable performance": {"filter": "Header Section", "author": ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Ganesh S. Dasika", "Scott A. Mahlke"]}}