(pcb /home/gabriel/Dokument/Kretsar/Jeopardy/Jeopardy.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(2013-mar-30)-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 24000 -12454.9 140458 -119000)
    )
    (plane GND (polygon B.Cu 0  124000 -98000  24000 -98000  24000 -14000  124000 -14000))
    (via "Via[0-1]_889:635_um" "Via[0-1]_889:0_um")
    (rule
      (width 500)
      (clearance 254.1)
      (clearance 254.1 (type default_smd))
      (clearance 63.5 (type smd_smd))
    )
  )
  (placement
    (component SW_PUSH_SMALL
      (place SW1 37300 -39800 front 180 (PN SW_PUSH))
    )
    (component RJ45_8
      (place J4 114300 -88900 front 0 (PN BTN3))
      (place J2 58420 -88900 front 0 (PN BTN1))
      (place J1 33020 -88900 front 0 (PN BTN0))
      (place J3 86360 -88900 front 0 (PN BTN2))
    )
    (component R_TRIM_3362P
      (place RV1 77500 -50500 front 90 (PN 10k))
    )
    (component R3
      (place R1 37500 -32500 front 0 (PN 10k))
    )
    (component pin_array_3x2
      (place P1 44000 -22000 front 180 (PN "AVR-ISP"))
    )
    (component PIN_ARRAY_2X1
      (place P2 34500 -26000 front 0 (PN USART))
    )
    (component LM78XXV
      (place U1 84800 -43300 front 90 (PN 7805))
    )
    (component "HC-49V"
      (place X1 42300 -58500 front 90 (PN CRYSTAL))
    )
    (component DIL28_3
      (place IC1 51300 -53800 front 270 (PN "ATMEGA328-P"))
    )
    (component D3
      (place D1 74400 -30400 front 270 (PN 1N4001))
    )
    (component "CV3-30PF"
      (place C1 84200 -34500 front 180 (PN 100uF))
    )
    (component C1
      (place C5 31500 -54500 front 270 (PN 100nF))
      (place C4 58300 -53600 front 90 (PN 100nF))
      (place C2 70900 -60500 front 270 (PN 100nF))
      (place C3 86000 -48000 front 180 (PN 100nf))
      (place C7 36500 -61000 front 0 (PN 18pF))
      (place C6 36500 -55900 front 0 (PN 18pF))
    )
    (component BARREL_JACK
      (place CON1 83400 -20400 front 270 (PN PWR))
    )
    (component "SIL-18"
      (place D_LCD1 107000 -54500 front 270 (PN DISPLAY_HD44780))
    )
  )
  (library
    (image SW_PUSH_SMALL
      (outline (path signal 127  2540 0  2415.68 -784.903  2054.9 -1492.97  1492.97 -2054.9
            784.903 -2415.68  0 -2540  -784.903 -2415.68  -1492.97 -2054.9
            -2054.9 -1492.97  -2415.68 -784.903  -2540 0  -2415.68 784.903
            -2054.9 1492.97  -1492.97 2054.9  -784.903 2415.68  0 2540  784.903 2415.68
            1492.97 2054.9  2054.9 1492.97  2415.68 784.903))
      (outline (path signal 127  -3810 3810  3810 3810))
      (outline (path signal 127  3810 3810  3810 -3810))
      (outline (path signal 127  3810 -3810  -3810 -3810))
      (outline (path signal 127  -3810 3810  -3810 -3810))
      (pin Round[A]Pad_1397_um 1 3810 2540)
      (pin Round[A]Pad_1397_um 2 3810 -2540)
      (pin Round[A]Pad_1397_um 1@1 -3810 2540)
      (pin Round[A]Pad_1397_um 2@1 -3810 -2540)
    )
    (image RJ45_8
      (outline (path signal 127  -7620 -7874  7620 -7874))
      (outline (path signal 127  7620 -7874  7620 10160))
      (outline (path signal 127  7620 10160  -7620 10160))
      (outline (path signal 127  -7620 10160  -7620 -7874))
      (pin Round[A]Pad_3649.98_um Hole 5938.52 0)
      (pin Round[A]Pad_3649.98_um Hole@1 -5930.9 0)
      (pin Rect[A]Pad_1501.14x1501.14_um 1 -4445 6350)
      (pin Round[A]Pad_1501.14_um 2 -3175 8890)
      (pin Round[A]Pad_1501.14_um 3 -1905 6350)
      (pin Round[A]Pad_1501.14_um 4 -635 8890)
      (pin Round[A]Pad_1501.14_um 5 635 6350)
      (pin Round[A]Pad_1501.14_um 6 1905 8890)
      (pin Round[A]Pad_1501.14_um 7 3175 6350)
      (pin Round[A]Pad_1501.14_um 8 4445 8890)
    )
    (image R_TRIM_3362P
      (outline (path signal 203.2  -2794 -3048  -2794 -3556))
      (outline (path signal 203.2  -2794 -3556  -3302 -3556))
      (outline (path signal 203.2  -3302 -3556  -3302 -3048))
      (outline (path signal 203.2  -254 -3048  -254 -3556))
      (outline (path signal 203.2  -254 -3556  -2286 -3556))
      (outline (path signal 203.2  -2286 -3556  -2286 -3048))
      (outline (path signal 203.2  2286 -3048  2286 -3556))
      (outline (path signal 203.2  2286 -3556  254 -3556))
      (outline (path signal 203.2  254 -3556  254 -3048))
      (outline (path signal 203.2  3302 -3048  3302 -3556))
      (outline (path signal 203.2  3302 -3556  2794 -3556))
      (outline (path signal 203.2  2794 -3556  2794 -3048))
      (outline (path signal 203.2  3302 3556  3302 -3048))
      (outline (path signal 203.2  3302 -3048  -3302 -3048))
      (outline (path signal 203.2  -3302 -3048  -3302 3556))
      (outline (path signal 203.2  -3302 3556  3302 3556))
      (outline (path signal 203.2  -508 -1524  -508 -254))
      (outline (path signal 203.2  -508 -254  -1778 -254))
      (outline (path signal 203.2  1778 -254  508 -254))
      (outline (path signal 203.2  508 -254  508 -1524))
      (outline (path signal 203.2  508 2032  508 762))
      (outline (path signal 203.2  508 762  1778 762))
      (outline (path signal 203.2  -1778 762  -508 762))
      (outline (path signal 203.2  -508 762  -508 2032))
      (outline (path signal 203.2  1905 254  1811.76 -334.677  1541.18 -865.73  1119.73 -1287.18
            588.677 -1557.76  0 -1651  -588.677 -1557.76  -1119.73 -1287.18
            -1541.18 -865.73  -1811.76 -334.677  -1905 254  -1811.76 842.677
            -1541.18 1373.73  -1119.73 1795.18  -588.677 2065.76  0 2159
            588.677 2065.76  1119.73 1795.18  1541.18 1373.73  1811.76 842.677))
      (pin Round[A]Pad_1778_um 1 -2540 0)
      (pin Round[A]Pad_1778_um 2 0 2540)
      (pin Round[A]Pad_1778_um 3 2540 0)
    )
    (image R3
      (outline (path signal 203.2  -3810 0  -3302 0))
      (outline (path signal 203.2  3810 0  3302 0))
      (outline (path signal 203.2  3302 0  3302 1016))
      (outline (path signal 203.2  3302 1016  -3302 1016))
      (outline (path signal 203.2  -3302 1016  -3302 -1016))
      (outline (path signal 203.2  -3302 -1016  3302 -1016))
      (outline (path signal 203.2  3302 -1016  3302 0))
      (outline (path signal 203.2  -3302 508  -2794 1016))
      (pin Round[A]Pad_1397_um 1 -3810 0)
      (pin Round[A]Pad_1397_um 2 3810 0)
    )
    (image pin_array_3x2
      (outline (path signal 203.2  3810 -2540  -3810 -2540))
      (outline (path signal 203.2  -3810 2540  3810 2540))
      (outline (path signal 203.2  3810 2540  3810 -2540))
      (outline (path signal 203.2  -3810 -2540  -3810 2540))
      (pin Rect[A]Pad_1524x1524_um 1 -2540 -1270)
      (pin Round[A]Pad_1524_um 2 -2540 1270)
      (pin Round[A]Pad_1524_um 3 0 -1270)
      (pin Round[A]Pad_1524_um 4 0 1270)
      (pin Round[A]Pad_1524_um 5 2540 -1270)
      (pin Round[A]Pad_1524_um 6 2540 1270)
    )
    (image PIN_ARRAY_2X1
      (outline (path signal 152.4  -2540 -1270  -2540 1270))
      (outline (path signal 152.4  -2540 1270  2540 1270))
      (outline (path signal 152.4  2540 1270  2540 -1270))
      (outline (path signal 152.4  2540 -1270  -2540 -1270))
      (pin Rect[A]Pad_1524x1524_um 1 -1270 0)
      (pin Round[A]Pad_1524_um 2 1270 0)
    )
    (image LM78XXV
      (outline (path signal 254  1905 4445  2540 4445))
      (outline (path signal 254  2540 4445  2540 -4445))
      (outline (path signal 254  2540 -4445  1905 -4445))
      (outline (path signal 254  -1905 4445  1905 4445))
      (outline (path signal 254  1905 4445  1905 -4445))
      (outline (path signal 254  1905 -4445  -1905 -4445))
      (outline (path signal 254  -1905 -4445  -1905 4445))
      (pin Round[A]Pad_1778_um VI 0 2540)
      (pin Rect[A]Pad_1778x1778_um GND 0 0)
      (pin Round[A]Pad_1778_um VO 0 -2540)
    )
    (image "HC-49V"
      (outline (path signal 317.5  -3175 -2540  3175 -2540))
      (outline (path signal 317.5  -3175 2540  3175 2540))
      (pin Round[A]Pad_1422.4_um 1 -2540 0)
      (pin Round[A]Pad_1422.4_um 2 2540 0)
    )
    (image DIL28_3
      (outline (path signal 203.2  -17780 2794  -17780 -2794))
      (outline (path signal 203.2  17780 2794  17780 -2794))
      (outline (path signal 203.2  17780 -2794  -17780 -2794))
      (outline (path signal 203.2  -17780 2794  17780 2794))
      (pin Rect[A]Pad_1524x1524_um 1 -16510 -3810)
      (pin Round[A]Pad_1524_um 2 -13970 -3810)
      (pin Round[A]Pad_1524_um 3 -11430 -3810)
      (pin Round[A]Pad_1524_um 4 -8890 -3810)
      (pin Round[A]Pad_1524_um 5 -6350 -3810)
      (pin Round[A]Pad_1524_um 6 -3810 -3810)
      (pin Round[A]Pad_1524_um 7 -1270 -3810)
      (pin Round[A]Pad_1524_um 8 1270 -3810)
      (pin Round[A]Pad_1524_um 9 3810 -3810)
      (pin Round[A]Pad_1524_um 10 6350 -3810)
      (pin Round[A]Pad_1524_um 11 8890 -3810)
      (pin Round[A]Pad_1524_um 12 11430 -3810)
      (pin Round[A]Pad_1524_um 13 13970 -3810)
      (pin Round[A]Pad_1524_um 14 16510 -3810)
      (pin Round[A]Pad_1524_um 15 16510 3810)
      (pin Round[A]Pad_1524_um 16 13970 3810)
      (pin Round[A]Pad_1524_um 17 11430 3810)
      (pin Round[A]Pad_1524_um 18 8890 3810)
      (pin Round[A]Pad_1524_um 19 6350 3810)
      (pin Round[A]Pad_1524_um 20 3810 3810)
      (pin Round[A]Pad_1524_um 21 1270 3810)
      (pin Round[A]Pad_1524_um 22 -1270 3810)
      (pin Round[A]Pad_1524_um 23 -3810 3810)
      (pin Round[A]Pad_1524_um 24 -6350 3810)
      (pin Round[A]Pad_1524_um 25 -8890 3810)
      (pin Round[A]Pad_1524_um 26 -11430 3810)
      (pin Round[A]Pad_1524_um 27 -13970 3810)
      (pin Round[A]Pad_1524_um 28 -16510 3810)
    )
    (image D3
      (outline (path signal 304.8  3810 0  3048 0))
      (outline (path signal 304.8  3048 0  3048 1016))
      (outline (path signal 304.8  3048 1016  -3048 1016))
      (outline (path signal 304.8  -3048 1016  -3048 0))
      (outline (path signal 304.8  -3048 0  -3810 0))
      (outline (path signal 304.8  -3048 0  -3048 -1016))
      (outline (path signal 304.8  -3048 -1016  3048 -1016))
      (outline (path signal 304.8  3048 -1016  3048 0))
      (outline (path signal 304.8  2540 1016  2540 -1016))
      (outline (path signal 304.8  2286 -1016  2286 1016))
      (pin Rect[A]Pad_1397x1397_um 2 3810 0)
      (pin Round[A]Pad_1397_um 1 -3810 0)
    )
    (image "CV3-30PF"
      (outline (path signal 381  3175 0  3019.6 -981.128  2568.63 -1866.22  1866.22 -2568.63
            981.128 -3019.6  0 -3175  -981.128 -3019.6  -1866.22 -2568.63
            -2568.63 -1866.22  -3019.6 -981.128  -3175 0  -3019.6 981.128
            -2568.63 1866.22  -1866.22 2568.63  -981.128 3019.6  0 3175
            981.128 3019.6  1866.22 2568.63  2568.63 1866.22  3019.6 981.128))
      (outline (path signal 381  898.025 0  854.073 -277.505  726.517 -527.846  527.846 -726.517
            277.505 -854.073  0 -898.025  -277.505 -854.073  -527.846 -726.517
            -726.517 -527.846  -854.073 -277.505  -898.025 0  -854.073 277.505
            -726.517 527.846  -527.846 726.517  -277.505 854.073  0 898.025
            277.505 854.073  527.846 726.517  726.517 527.846  854.073 277.505))
      (pin Round[A]Pad_1524_um 1 2540 0)
      (pin Round[A]Pad_1524_um 2 -2540 0)
    )
    (image C1
      (outline (path signal 304.8  -2489.2 1270  2540 1270))
      (outline (path signal 304.8  2540 1270  2540 -1270))
      (outline (path signal 304.8  2540 -1270  -2540 -1270))
      (outline (path signal 304.8  -2540 -1270  -2540 1270))
      (outline (path signal 304.8  -2540 635  -1905 1270))
      (pin Round[A]Pad_1397_um 1 -1270 0)
      (pin Round[A]Pad_1397_um 2 1270 0)
    )
    (image BARREL_JACK
      (outline (path signal 381  -4000.5 4500.88  -4000.5 -4500.88))
      (outline (path signal 381  -7500.62 4500.88  -7500.62 -4500.88))
      (outline (path signal 381  -7500.62 -4500.88  7000.24 -4500.88))
      (outline (path signal 381  7000.24 -4500.88  7000.24 4500.88))
      (outline (path signal 381  7000.24 4500.88  -7500.62 4500.88))
      (pin Rect[A]Pad_3500.12x3500.12_um 1 6200.14 0)
      (pin Rect[A]Pad_3500.12x3500.12_um 2 200.66 0)
      (pin Rect[A]Pad_3500.12x3500.12_um 3 3200.4 -4699)
    )
    (image "SIL-18"
      (outline (path signal 304.8  -22860 1270  22860 1270))
      (outline (path signal 304.8  22860 1270  22860 -1270))
      (outline (path signal 304.8  22860 -1270  -22860 -1270))
      (outline (path signal 304.8  -22860 -1270  -22860 1270))
      (outline (path signal 304.8  -20320 1270  -20320 -1270))
      (pin Rect[A]Pad_1397x1397_um 1 -21590 0)
      (pin Round[A]Pad_1397_um 2 -19050 0)
      (pin Round[A]Pad_1397_um 3 -16510 0)
      (pin Round[A]Pad_1397_um 4 -13970 0)
      (pin Round[A]Pad_1397_um 5 -11430 0)
      (pin Round[A]Pad_1397_um 6 -8890 0)
      (pin Round[A]Pad_1397_um 7 -6350 0)
      (pin Round[A]Pad_1397_um 8 -3810 0)
      (pin Round[A]Pad_1397_um 9 -1270 0)
      (pin Round[A]Pad_1397_um 10 1270 0)
      (pin Round[A]Pad_1397_um 11 3810 0)
      (pin Round[A]Pad_1397_um 12 6350 0)
      (pin Round[A]Pad_1397_um 13 8890 0)
      (pin Round[A]Pad_1397_um 14 11430 0)
      (pin Round[A]Pad_1397_um 15 13970 0)
      (pin Round[A]Pad_1397_um 16 16510 0)
      (pin Round[A]Pad_1397_um 17 19050 0)
      (pin Round[A]Pad_1397_um 18 21590 0)
    )
    (padstack Round[A]Pad_1397_um
      (shape (circle F.Cu 1397))
      (shape (circle B.Cu 1397))
      (attach off)
    )
    (padstack Round[A]Pad_1422.4_um
      (shape (circle F.Cu 1422.4))
      (shape (circle B.Cu 1422.4))
      (attach off)
    )
    (padstack Round[A]Pad_1501.14_um
      (shape (circle F.Cu 1501.14))
      (shape (circle B.Cu 1501.14))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1778_um
      (shape (circle F.Cu 1778))
      (shape (circle B.Cu 1778))
      (attach off)
    )
    (padstack Round[A]Pad_3649.98_um
      (shape (circle F.Cu 3649.98))
      (shape (circle B.Cu 3649.98))
      (attach off)
    )
    (padstack Rect[A]Pad_3500.12x3500.12_um
      (shape (rect F.Cu -1750.06 -1750.06 1750.06 1750.06))
      (shape (rect B.Cu -1750.06 -1750.06 1750.06 1750.06))
      (attach off)
    )
    (padstack Rect[A]Pad_1397x1397_um
      (shape (rect F.Cu -698.5 -698.5 698.5 698.5))
      (shape (rect B.Cu -698.5 -698.5 698.5 698.5))
      (attach off)
    )
    (padstack Rect[A]Pad_1501.14x1501.14_um
      (shape (rect F.Cu -750.57 -750.57 750.57 750.57))
      (shape (rect B.Cu -750.57 -750.57 750.57 750.57))
      (attach off)
    )
    (padstack Rect[A]Pad_1524x1524_um
      (shape (rect F.Cu -762 -762 762 762))
      (shape (rect B.Cu -762 -762 762 762))
      (attach off)
    )
    (padstack Rect[A]Pad_1778x1778_um
      (shape (rect F.Cu -889 -889 889 889))
      (shape (rect B.Cu -889 -889 889 889))
      (attach off)
    )
    (padstack "Via[0-1]_889:635_um"
      (shape (circle F.Cu 889))
      (shape (circle B.Cu 889))
      (attach off)
    )
    (padstack "Via[0-1]_889:0_um"
      (shape (circle F.Cu 889))
      (shape (circle B.Cu 889))
      (attach off)
    )
  )
  (network
    (net +BATT
      (pins D1-1 CON1-1)
    )
    (net /DB4
      (pins IC1-13 D_LCD1-11)
    )
    (net /DB5
      (pins IC1-14 D_LCD1-12)
    )
    (net /DB6
      (pins IC1-15 D_LCD1-13)
    )
    (net /DB7
      (pins IC1-16 D_LCD1-14)
    )
    (net /EN
      (pins IC1-28 D_LCD1-6)
    )
    (net /LED0
      (pins J1-6 IC1-11)
    )
    (net /LED1
      (pins J2-6 IC1-6)
    )
    (net /LED2
      (pins J3-6 IC1-5)
    )
    (net /LED3
      (pins J4-6 IC1-4)
    )
    (net /MISO
      (pins P1-1 IC1-18)
    )
    (net /MOSI
      (pins P1-4 IC1-17)
    )
    (net /RESET
      (pins SW1-2 SW1-2@1 R1-2 P1-5 IC1-1)
    )
    (net /RS
      (pins IC1-12 D_LCD1-4)
    )
    (net /RXD
      (pins P2-2 IC1-2)
    )
    (net /SCK
      (pins P1-3 IC1-19)
    )
    (net /SW0
      (pins J1-3 IC1-23)
    )
    (net /SW1
      (pins J2-2 IC1-24)
    )
    (net /SW2
      (pins J3-3 IC1-25)
    )
    (net /SW3
      (pins J4-3 IC1-26)
    )
    (net /TXD
      (pins P2-1 IC1-3)
    )
    (net /XTAL1
      (pins X1-2 IC1-9 C6-2)
    )
    (net /XTAL2
      (pins X1-1 IC1-10 C7-2)
    )
    (net GND
      (pins SW1-1 SW1-1@1 J4-8 J2-8 J1-8 J3-8 RV1-3 P1-6 U1-GND IC1-8 IC1-22 C1-2
        C5-2 C4-2 C2-2 C3-2 C7-1 C6-1 CON1-2 CON1-3 D_LCD1-1 D_LCD1-5 D_LCD1-16)
    )
    (net "N-0000046"
      (pins RV1-2 D_LCD1-3)
    )
    (net "N-0000050"
      (pins U1-VI D1-2 C1-1)
    )
    (net VCC
      (pins J4-1 J2-1 J1-1 J3-1 RV1-1 R1-1 P1-2 U1-VO IC1-7 IC1-20 IC1-21 C5-1 C4-1
        C2-1 C3-1 D_LCD1-2 D_LCD1-15)
    )
    (class kicad_default "" +BATT /DB4 /DB5 /DB6 /DB7 /EN /LED0 /LED1 /LED2
      /LED3 /MISO /MOSI /RESET /RS /RXD /SCK /SW0 /SW1 /SW2 /SW3 /TXD /XTAL1
      /XTAL2 GND "N-0000046" "N-0000050" VCC
      (circuit
        (use_via Via[0-1]_889:635_um)
      )
      (rule
        (width 500)
        (clearance 254.1)
      )
    )
    (class +BATT
      (circuit
        (use_via Via[0-1]_889:635_um)
      )
      (rule
        (width 600)
        (clearance 254.1)
      )
    )
    (class VCC
      (circuit
        (use_via Via[0-1]_889:635_um)
      )
      (rule
        (width 500)
        (clearance 254.1)
      )
    )
  )
  (wiring
  )
)
