{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 20:36:09 2013 " "Info: Processing started: Tue Apr 23 20:36:09 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exercicio_2_Estrutural -c Exercicio_2_Estrutural " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Exercicio_2_Estrutural -c Exercicio_2_Estrutural" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file not_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_1-teste_3 " "Info: Found design unit 1: not_1-teste_3" {  } { { "not_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercico_2_Estrutural/not_1.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 not_1 " "Info: Found entity 1: not_1" {  } { { "not_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercico_2_Estrutural/not_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file and_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And_4-Teste_1 " "Info: Found design unit 1: And_4-Teste_1" {  } { { "And_4.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercico_2_Estrutural/And_4.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 And_4 " "Info: Found entity 1: And_4" {  } { { "And_4.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercico_2_Estrutural/And_4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or_2-Teste_2 " "Info: Found design unit 1: Or_2-Teste_2" {  } { { "Or_2.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercico_2_Estrutural/Or_2.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Or_2 " "Info: Found entity 1: Or_2" {  } { { "Or_2.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercico_2_Estrutural/Or_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "exercicio_2_estrutural.vhd 2 1 " "Warning: Using design file exercicio_2_estrutural.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Exercicio_2_Estrutural-Alarme_Carro " "Info: Found design unit 1: Exercicio_2_Estrutural-Alarme_Carro" {  } { { "exercicio_2_estrutural.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercico_2_Estrutural/exercicio_2_estrutural.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Exercicio_2_Estrutural " "Info: Found entity 1: Exercicio_2_Estrutural" {  } { { "exercicio_2_estrutural.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercico_2_Estrutural/exercicio_2_estrutural.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Exercicio_2_Estrutural " "Info: Elaborating entity \"Exercicio_2_Estrutural\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_1 not_1:P1 " "Info: Elaborating entity \"not_1\" for hierarchy \"not_1:P1\"" {  } { { "exercicio_2_estrutural.vhd" "P1" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercico_2_Estrutural/exercicio_2_estrutural.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_4 And_4:P4 " "Info: Elaborating entity \"And_4\" for hierarchy \"And_4:P4\"" {  } { { "exercicio_2_estrutural.vhd" "P4" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercico_2_Estrutural/exercicio_2_estrutural.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_2 Or_2:P8 " "Info: Elaborating entity \"Or_2\" for hierarchy \"Or_2:P8\"" {  } { { "exercicio_2_estrutural.vhd" "P8" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercico_2_Estrutural/exercicio_2_estrutural.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Driv " "Warning (15610): No output dependent on input pin \"Driv\"" {  } { { "exercicio_2_estrutural.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercico_2_Estrutural/exercicio_2_estrutural.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Pass " "Warning (15610): No output dependent on input pin \"Pass\"" {  } { { "exercicio_2_estrutural.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercico_2_Estrutural/exercicio_2_estrutural.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Info: Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "1 " "Info: Implemented 1 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 20:36:10 2013 " "Info: Processing ended: Tue Apr 23 20:36:10 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
