-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity stream is
generic (
    C_S_AXI_AXILITES_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_AXILITES_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    src_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    src_TVALID : IN STD_LOGIC;
    src_TREADY : OUT STD_LOGIC;
    src_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    src_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    src_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    src_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    src_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    src_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    dst_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    dst_TVALID : OUT STD_LOGIC;
    dst_TREADY : IN STD_LOGIC;
    dst_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    dst_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    dst_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    dst_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    dst_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    dst_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_AXILiteS_AWVALID : IN STD_LOGIC;
    s_axi_AXILiteS_AWREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_WVALID : IN STD_LOGIC;
    s_axi_AXILiteS_WREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH/8-1 downto 0);
    s_axi_AXILiteS_ARVALID : IN STD_LOGIC;
    s_axi_AXILiteS_ARREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_RVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_RREADY : IN STD_LOGIC;
    s_axi_AXILiteS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_AXILiteS_BVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_BREADY : IN STD_LOGIC;
    s_axi_AXILiteS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of stream is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "stream,hls_ip_2017_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=7.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.994000,HLS_SYN_LAT=921608,HLS_SYN_TPT=none,HLS_SYN_MEM=20,HLS_SYN_DSP=8,HLS_SYN_FF=1632,HLS_SYN_LUT=1770}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv20_E1000 : STD_LOGIC_VECTOR (19 downto 0) := "11100001000000000000";
    constant ap_const_lv20_1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_1010101 : STD_LOGIC_VECTOR (31 downto 0) := "00000001000000010000000100000001";
    constant ap_const_lv32_10101 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000000100000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_rst_n_inv : STD_LOGIC;
    signal src_V_data_V_0_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal src_V_data_V_0_vld_in : STD_LOGIC;
    signal src_V_data_V_0_vld_out : STD_LOGIC;
    signal src_V_data_V_0_ack_in : STD_LOGIC;
    signal src_V_data_V_0_ack_out : STD_LOGIC;
    signal src_V_data_V_0_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal src_V_data_V_0_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal src_V_data_V_0_sel_rd : STD_LOGIC := '0';
    signal src_V_data_V_0_sel_wr : STD_LOGIC := '0';
    signal src_V_data_V_0_sel : STD_LOGIC;
    signal src_V_data_V_0_load_A : STD_LOGIC;
    signal src_V_data_V_0_load_B : STD_LOGIC;
    signal src_V_data_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal src_V_data_V_0_state_cmp_full : STD_LOGIC;
    signal src_V_keep_V_0_data_out : STD_LOGIC_VECTOR (3 downto 0);
    signal src_V_keep_V_0_vld_in : STD_LOGIC;
    signal src_V_keep_V_0_vld_out : STD_LOGIC;
    signal src_V_keep_V_0_ack_in : STD_LOGIC;
    signal src_V_keep_V_0_ack_out : STD_LOGIC;
    signal src_V_keep_V_0_payload_A : STD_LOGIC_VECTOR (3 downto 0);
    signal src_V_keep_V_0_payload_B : STD_LOGIC_VECTOR (3 downto 0);
    signal src_V_keep_V_0_sel_rd : STD_LOGIC := '0';
    signal src_V_keep_V_0_sel_wr : STD_LOGIC := '0';
    signal src_V_keep_V_0_sel : STD_LOGIC;
    signal src_V_keep_V_0_load_A : STD_LOGIC;
    signal src_V_keep_V_0_load_B : STD_LOGIC;
    signal src_V_keep_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal src_V_keep_V_0_state_cmp_full : STD_LOGIC;
    signal src_V_strb_V_0_data_out : STD_LOGIC_VECTOR (3 downto 0);
    signal src_V_strb_V_0_vld_in : STD_LOGIC;
    signal src_V_strb_V_0_vld_out : STD_LOGIC;
    signal src_V_strb_V_0_ack_in : STD_LOGIC;
    signal src_V_strb_V_0_ack_out : STD_LOGIC;
    signal src_V_strb_V_0_payload_A : STD_LOGIC_VECTOR (3 downto 0);
    signal src_V_strb_V_0_payload_B : STD_LOGIC_VECTOR (3 downto 0);
    signal src_V_strb_V_0_sel_rd : STD_LOGIC := '0';
    signal src_V_strb_V_0_sel_wr : STD_LOGIC := '0';
    signal src_V_strb_V_0_sel : STD_LOGIC;
    signal src_V_strb_V_0_load_A : STD_LOGIC;
    signal src_V_strb_V_0_load_B : STD_LOGIC;
    signal src_V_strb_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal src_V_strb_V_0_state_cmp_full : STD_LOGIC;
    signal src_V_user_V_0_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal src_V_user_V_0_vld_in : STD_LOGIC;
    signal src_V_user_V_0_vld_out : STD_LOGIC;
    signal src_V_user_V_0_ack_in : STD_LOGIC;
    signal src_V_user_V_0_ack_out : STD_LOGIC;
    signal src_V_user_V_0_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal src_V_user_V_0_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal src_V_user_V_0_sel_rd : STD_LOGIC := '0';
    signal src_V_user_V_0_sel_wr : STD_LOGIC := '0';
    signal src_V_user_V_0_sel : STD_LOGIC;
    signal src_V_user_V_0_load_A : STD_LOGIC;
    signal src_V_user_V_0_load_B : STD_LOGIC;
    signal src_V_user_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal src_V_user_V_0_state_cmp_full : STD_LOGIC;
    signal src_V_last_V_0_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal src_V_last_V_0_vld_in : STD_LOGIC;
    signal src_V_last_V_0_vld_out : STD_LOGIC;
    signal src_V_last_V_0_ack_in : STD_LOGIC;
    signal src_V_last_V_0_ack_out : STD_LOGIC;
    signal src_V_last_V_0_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal src_V_last_V_0_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal src_V_last_V_0_sel_rd : STD_LOGIC := '0';
    signal src_V_last_V_0_sel_wr : STD_LOGIC := '0';
    signal src_V_last_V_0_sel : STD_LOGIC;
    signal src_V_last_V_0_load_A : STD_LOGIC;
    signal src_V_last_V_0_load_B : STD_LOGIC;
    signal src_V_last_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal src_V_last_V_0_state_cmp_full : STD_LOGIC;
    signal src_V_id_V_0_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal src_V_id_V_0_vld_in : STD_LOGIC;
    signal src_V_id_V_0_vld_out : STD_LOGIC;
    signal src_V_id_V_0_ack_in : STD_LOGIC;
    signal src_V_id_V_0_ack_out : STD_LOGIC;
    signal src_V_id_V_0_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal src_V_id_V_0_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal src_V_id_V_0_sel_rd : STD_LOGIC := '0';
    signal src_V_id_V_0_sel_wr : STD_LOGIC := '0';
    signal src_V_id_V_0_sel : STD_LOGIC;
    signal src_V_id_V_0_load_A : STD_LOGIC;
    signal src_V_id_V_0_load_B : STD_LOGIC;
    signal src_V_id_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal src_V_id_V_0_state_cmp_full : STD_LOGIC;
    signal src_V_dest_V_0_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal src_V_dest_V_0_vld_in : STD_LOGIC;
    signal src_V_dest_V_0_vld_out : STD_LOGIC;
    signal src_V_dest_V_0_ack_in : STD_LOGIC;
    signal src_V_dest_V_0_ack_out : STD_LOGIC;
    signal src_V_dest_V_0_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal src_V_dest_V_0_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal src_V_dest_V_0_sel_rd : STD_LOGIC := '0';
    signal src_V_dest_V_0_sel_wr : STD_LOGIC := '0';
    signal src_V_dest_V_0_sel : STD_LOGIC;
    signal src_V_dest_V_0_load_A : STD_LOGIC;
    signal src_V_dest_V_0_load_B : STD_LOGIC;
    signal src_V_dest_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal src_V_dest_V_0_state_cmp_full : STD_LOGIC;
    signal dst_V_data_V_1_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal dst_V_data_V_1_vld_in : STD_LOGIC;
    signal dst_V_data_V_1_vld_out : STD_LOGIC;
    signal dst_V_data_V_1_ack_in : STD_LOGIC;
    signal dst_V_data_V_1_ack_out : STD_LOGIC;
    signal dst_V_data_V_1_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal dst_V_data_V_1_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal dst_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal dst_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal dst_V_data_V_1_sel : STD_LOGIC;
    signal dst_V_data_V_1_load_A : STD_LOGIC;
    signal dst_V_data_V_1_load_B : STD_LOGIC;
    signal dst_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal dst_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal dst_V_keep_V_1_data_out : STD_LOGIC_VECTOR (3 downto 0);
    signal dst_V_keep_V_1_vld_in : STD_LOGIC;
    signal dst_V_keep_V_1_vld_out : STD_LOGIC;
    signal dst_V_keep_V_1_ack_in : STD_LOGIC;
    signal dst_V_keep_V_1_ack_out : STD_LOGIC;
    signal dst_V_keep_V_1_payload_A : STD_LOGIC_VECTOR (3 downto 0);
    signal dst_V_keep_V_1_payload_B : STD_LOGIC_VECTOR (3 downto 0);
    signal dst_V_keep_V_1_sel_rd : STD_LOGIC := '0';
    signal dst_V_keep_V_1_sel_wr : STD_LOGIC := '0';
    signal dst_V_keep_V_1_sel : STD_LOGIC;
    signal dst_V_keep_V_1_load_A : STD_LOGIC;
    signal dst_V_keep_V_1_load_B : STD_LOGIC;
    signal dst_V_keep_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal dst_V_keep_V_1_state_cmp_full : STD_LOGIC;
    signal dst_V_strb_V_1_data_out : STD_LOGIC_VECTOR (3 downto 0);
    signal dst_V_strb_V_1_vld_in : STD_LOGIC;
    signal dst_V_strb_V_1_vld_out : STD_LOGIC;
    signal dst_V_strb_V_1_ack_in : STD_LOGIC;
    signal dst_V_strb_V_1_ack_out : STD_LOGIC;
    signal dst_V_strb_V_1_payload_A : STD_LOGIC_VECTOR (3 downto 0);
    signal dst_V_strb_V_1_payload_B : STD_LOGIC_VECTOR (3 downto 0);
    signal dst_V_strb_V_1_sel_rd : STD_LOGIC := '0';
    signal dst_V_strb_V_1_sel_wr : STD_LOGIC := '0';
    signal dst_V_strb_V_1_sel : STD_LOGIC;
    signal dst_V_strb_V_1_load_A : STD_LOGIC;
    signal dst_V_strb_V_1_load_B : STD_LOGIC;
    signal dst_V_strb_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal dst_V_strb_V_1_state_cmp_full : STD_LOGIC;
    signal dst_V_user_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal dst_V_user_V_1_vld_in : STD_LOGIC;
    signal dst_V_user_V_1_vld_out : STD_LOGIC;
    signal dst_V_user_V_1_ack_in : STD_LOGIC;
    signal dst_V_user_V_1_ack_out : STD_LOGIC;
    signal dst_V_user_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal dst_V_user_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal dst_V_user_V_1_sel_rd : STD_LOGIC := '0';
    signal dst_V_user_V_1_sel_wr : STD_LOGIC := '0';
    signal dst_V_user_V_1_sel : STD_LOGIC;
    signal dst_V_user_V_1_load_A : STD_LOGIC;
    signal dst_V_user_V_1_load_B : STD_LOGIC;
    signal dst_V_user_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal dst_V_user_V_1_state_cmp_full : STD_LOGIC;
    signal dst_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal dst_V_last_V_1_vld_in : STD_LOGIC;
    signal dst_V_last_V_1_vld_out : STD_LOGIC;
    signal dst_V_last_V_1_ack_in : STD_LOGIC;
    signal dst_V_last_V_1_ack_out : STD_LOGIC;
    signal dst_V_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal dst_V_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal dst_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal dst_V_last_V_1_sel_wr : STD_LOGIC := '0';
    signal dst_V_last_V_1_sel : STD_LOGIC;
    signal dst_V_last_V_1_load_A : STD_LOGIC;
    signal dst_V_last_V_1_load_B : STD_LOGIC;
    signal dst_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal dst_V_last_V_1_state_cmp_full : STD_LOGIC;
    signal dst_V_id_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal dst_V_id_V_1_vld_in : STD_LOGIC;
    signal dst_V_id_V_1_vld_out : STD_LOGIC;
    signal dst_V_id_V_1_ack_in : STD_LOGIC;
    signal dst_V_id_V_1_ack_out : STD_LOGIC;
    signal dst_V_id_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal dst_V_id_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal dst_V_id_V_1_sel_rd : STD_LOGIC := '0';
    signal dst_V_id_V_1_sel_wr : STD_LOGIC := '0';
    signal dst_V_id_V_1_sel : STD_LOGIC;
    signal dst_V_id_V_1_load_A : STD_LOGIC;
    signal dst_V_id_V_1_load_B : STD_LOGIC;
    signal dst_V_id_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal dst_V_id_V_1_state_cmp_full : STD_LOGIC;
    signal dst_V_dest_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal dst_V_dest_V_1_vld_in : STD_LOGIC;
    signal dst_V_dest_V_1_vld_out : STD_LOGIC;
    signal dst_V_dest_V_1_ack_in : STD_LOGIC;
    signal dst_V_dest_V_1_ack_out : STD_LOGIC;
    signal dst_V_dest_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal dst_V_dest_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal dst_V_dest_V_1_sel_rd : STD_LOGIC := '0';
    signal dst_V_dest_V_1_sel_wr : STD_LOGIC := '0';
    signal dst_V_dest_V_1_sel : STD_LOGIC;
    signal dst_V_dest_V_1_load_A : STD_LOGIC;
    signal dst_V_dest_V_1_load_B : STD_LOGIC;
    signal dst_V_dest_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal dst_V_dest_V_1_state_cmp_full : STD_LOGIC;
    signal kernelchc : STD_LOGIC_VECTOR (7 downto 0);
    signal normalfactor : STD_LOGIC_VECTOR (7 downto 0);
    signal channelselector : STD_LOGIC_VECTOR (7 downto 0);
    signal src_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_2_reg_748 : STD_LOGIC_VECTOR (0 downto 0);
    signal dst_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_reg_pp0_iter5_tmp_2_reg_748 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_reg_pp0_iter6_tmp_2_reg_748 : STD_LOGIC_VECTOR (0 downto 0);
    signal rows_reg_429 : STD_LOGIC_VECTOR (15 downto 0);
    signal cols_reg_441 : STD_LOGIC_VECTOR (15 downto 0);
    signal pixels_reg_453 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_3_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_713 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_4_fu_470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_718 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_723 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_728 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_733 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_738 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_743 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_io : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_reg_pp0_iter1_tmp_2_reg_748 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_tmp_2_reg_748 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_tmp_2_reg_748 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_tmp_2_reg_748 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixels_1_fu_512_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_data_V_4_reg_757 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_keep_V_reg_763 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_pp0_iter2_tmp_keep_V_reg_763 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_pp0_iter3_tmp_keep_V_reg_763 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_pp0_iter4_tmp_keep_V_reg_763 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_pp0_iter5_tmp_keep_V_reg_763 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_strb_V_reg_769 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_pp0_iter2_tmp_strb_V_reg_769 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_pp0_iter3_tmp_strb_V_reg_769 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_pp0_iter4_tmp_strb_V_reg_769 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_pp0_iter5_tmp_strb_V_reg_769 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_user_V_reg_775 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_tmp_user_V_reg_775 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_tmp_user_V_reg_775 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_tmp_user_V_reg_775 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_user_V_reg_775 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_781 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_tmp_last_V_reg_781 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_tmp_last_V_reg_781 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_tmp_last_V_reg_781 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_last_V_reg_781 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_id_V_reg_787 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_tmp_id_V_reg_787 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_tmp_id_V_reg_787 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_tmp_id_V_reg_787 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_id_V_reg_787 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_dest_V_reg_793 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter2_tmp_dest_V_reg_793 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_tmp_dest_V_reg_793 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_tmp_dest_V_reg_793 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_tmp_dest_V_reg_793 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_546_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_6_reg_799 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_pp0_iter2_tmp_6_reg_799 : STD_LOGIC_VECTOR (63 downto 0);
    signal lb_val_1_data_V_add_reg_809 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_pp0_iter2_lb_val_1_data_V_add_reg_809 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_0_data_V_add_reg_815 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_0_keep_V_add_reg_821 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_0_strb_V_add_reg_827 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_0_user_V_add_reg_833 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_0_last_V_add_reg_839 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_0_id_V_addr_reg_845 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_0_dest_V_add_reg_851 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_857 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp5_fu_584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp5_reg_862 : STD_LOGIC_VECTOR (0 downto 0);
    signal rows_1_fu_602_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal rows_1_reg_867 : STD_LOGIC_VECTOR (15 downto 0);
    signal cols_1_fu_610_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal cols_1_reg_872 : STD_LOGIC_VECTOR (15 downto 0);
    signal lb_val_0_data_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal blurVal_data_V_2_reg_877 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal lb_val_0_keep_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal blurVal_keep_V_1_reg_882 : STD_LOGIC_VECTOR (3 downto 0);
    signal lb_val_0_strb_V_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal blurVal_strb_V_1_reg_887 : STD_LOGIC_VECTOR (3 downto 0);
    signal lb_val_0_user_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal blurVal_user_V_1_reg_892 : STD_LOGIC_VECTOR (0 downto 0);
    signal lb_val_0_last_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal blurVal_last_V_1_reg_897 : STD_LOGIC_VECTOR (0 downto 0);
    signal lb_val_0_id_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal blurVal_id_V_1_reg_902 : STD_LOGIC_VECTOR (0 downto 0);
    signal lb_val_0_dest_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal blurVal_dest_V_1_reg_907 : STD_LOGIC_VECTOR (0 downto 0);
    signal streamOut_data_V_3_fu_645_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal streamOut_data_V_3_reg_912 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_pp0_iter3_streamOut_data_V_3_reg_912 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_pp0_iter4_streamOut_data_V_3_reg_912 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_pp0_iter5_streamOut_data_V_3_reg_912 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_658_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal streamOut_data_V_reg_919 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_663_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal streamOut_data_V_1_reg_925 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_V_2_fu_689_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal lb_val_0_data_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_0_data_V_ce0 : STD_LOGIC;
    signal lb_val_0_data_V_ce1 : STD_LOGIC;
    signal lb_val_0_data_V_we1 : STD_LOGIC;
    signal lb_val_1_data_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_1_data_V_ce0 : STD_LOGIC;
    signal lb_val_1_data_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lb_val_1_data_V_ce1 : STD_LOGIC;
    signal lb_val_1_data_V_we1 : STD_LOGIC;
    signal lb_val_0_keep_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_0_keep_V_ce0 : STD_LOGIC;
    signal lb_val_0_keep_V_ce1 : STD_LOGIC;
    signal lb_val_0_keep_V_we1 : STD_LOGIC;
    signal lb_val_1_keep_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_1_keep_V_ce1 : STD_LOGIC;
    signal lb_val_1_keep_V_we1 : STD_LOGIC;
    signal lb_val_0_strb_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_0_strb_V_ce0 : STD_LOGIC;
    signal lb_val_0_strb_V_ce1 : STD_LOGIC;
    signal lb_val_0_strb_V_we1 : STD_LOGIC;
    signal lb_val_1_strb_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_1_strb_V_ce1 : STD_LOGIC;
    signal lb_val_1_strb_V_we1 : STD_LOGIC;
    signal lb_val_0_user_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_0_user_V_ce0 : STD_LOGIC;
    signal lb_val_0_user_V_ce1 : STD_LOGIC;
    signal lb_val_0_user_V_we1 : STD_LOGIC;
    signal lb_val_1_user_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_1_user_V_ce1 : STD_LOGIC;
    signal lb_val_1_user_V_we1 : STD_LOGIC;
    signal lb_val_0_last_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_0_last_V_ce0 : STD_LOGIC;
    signal lb_val_0_last_V_ce1 : STD_LOGIC;
    signal lb_val_0_last_V_we1 : STD_LOGIC;
    signal lb_val_1_last_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_1_last_V_ce1 : STD_LOGIC;
    signal lb_val_1_last_V_we1 : STD_LOGIC;
    signal lb_val_0_id_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_0_id_V_ce0 : STD_LOGIC;
    signal lb_val_0_id_V_ce1 : STD_LOGIC;
    signal lb_val_0_id_V_we1 : STD_LOGIC;
    signal lb_val_1_id_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_1_id_V_ce1 : STD_LOGIC;
    signal lb_val_1_id_V_we1 : STD_LOGIC;
    signal lb_val_0_dest_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_0_dest_V_ce0 : STD_LOGIC;
    signal lb_val_0_dest_V_ce1 : STD_LOGIC;
    signal lb_val_0_dest_V_we1 : STD_LOGIC;
    signal lb_val_1_dest_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal lb_val_1_dest_V_ce1 : STD_LOGIC;
    signal lb_val_1_dest_V_we1 : STD_LOGIC;
    signal ap_phi_mux_rows_phi_fu_433_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_cols_phi_fu_445_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_V_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal outputPxl_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_7_fu_558_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_10_fu_574_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal rows_2_fu_590_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cols_2_fu_596_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal blurVal_data_V_blurV_fu_625_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal blurVal_data_V_1_blu_fu_631_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_SEBB_fu_638_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_658_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_663_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_012_0_1_fu_671_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_012_0_2_fu_677_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_012_0_3_fu_683_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_658_ce : STD_LOGIC;
    signal grp_fu_663_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_block_state10 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component stream_mul_32s_26pcA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (25 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component stream_mul_32s_18qcK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component stream_lb_val_0_dbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component stream_lb_val_0_kdEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component stream_lb_val_1_keOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component stream_lb_val_0_uhbi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component stream_lb_val_1_uibs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component stream_AXILiteS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        kernelchc : OUT STD_LOGIC_VECTOR (7 downto 0);
        normalfactor : OUT STD_LOGIC_VECTOR (7 downto 0);
        channelselector : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    stream_AXILiteS_s_axi_U : component stream_AXILiteS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AXILITES_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AXILITES_DATA_WIDTH)
    port map (
        AWVALID => s_axi_AXILiteS_AWVALID,
        AWREADY => s_axi_AXILiteS_AWREADY,
        AWADDR => s_axi_AXILiteS_AWADDR,
        WVALID => s_axi_AXILiteS_WVALID,
        WREADY => s_axi_AXILiteS_WREADY,
        WDATA => s_axi_AXILiteS_WDATA,
        WSTRB => s_axi_AXILiteS_WSTRB,
        ARVALID => s_axi_AXILiteS_ARVALID,
        ARREADY => s_axi_AXILiteS_ARREADY,
        ARADDR => s_axi_AXILiteS_ARADDR,
        RVALID => s_axi_AXILiteS_RVALID,
        RREADY => s_axi_AXILiteS_RREADY,
        RDATA => s_axi_AXILiteS_RDATA,
        RRESP => s_axi_AXILiteS_RRESP,
        BVALID => s_axi_AXILiteS_BVALID,
        BREADY => s_axi_AXILiteS_BREADY,
        BRESP => s_axi_AXILiteS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        kernelchc => kernelchc,
        normalfactor => normalfactor,
        channelselector => channelselector);

    lb_val_0_data_V_U : component stream_lb_val_0_dbkb
    generic map (
        DataWidth => 32,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lb_val_0_data_V_address0,
        ce0 => lb_val_0_data_V_ce0,
        q0 => lb_val_0_data_V_q0,
        address1 => lb_val_0_data_V_add_reg_815,
        ce1 => lb_val_0_data_V_ce1,
        we1 => lb_val_0_data_V_we1,
        d1 => tmp_data_V_4_reg_757);

    lb_val_1_data_V_U : component stream_lb_val_0_dbkb
    generic map (
        DataWidth => 32,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lb_val_1_data_V_address0,
        ce0 => lb_val_1_data_V_ce0,
        q0 => lb_val_1_data_V_q0,
        address1 => ap_reg_pp0_iter2_lb_val_1_data_V_add_reg_809,
        ce1 => lb_val_1_data_V_ce1,
        we1 => lb_val_1_data_V_we1,
        d1 => blurVal_data_V_2_reg_877);

    lb_val_0_keep_V_U : component stream_lb_val_0_kdEe
    generic map (
        DataWidth => 4,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lb_val_0_keep_V_address0,
        ce0 => lb_val_0_keep_V_ce0,
        q0 => lb_val_0_keep_V_q0,
        address1 => lb_val_0_keep_V_add_reg_821,
        ce1 => lb_val_0_keep_V_ce1,
        we1 => lb_val_0_keep_V_we1,
        d1 => tmp_keep_V_reg_763);

    lb_val_1_keep_V_U : component stream_lb_val_1_keOg
    generic map (
        DataWidth => 4,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address1 => lb_val_1_keep_V_address1,
        ce1 => lb_val_1_keep_V_ce1,
        we1 => lb_val_1_keep_V_we1,
        d1 => blurVal_keep_V_1_reg_882);

    lb_val_0_strb_V_U : component stream_lb_val_0_kdEe
    generic map (
        DataWidth => 4,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lb_val_0_strb_V_address0,
        ce0 => lb_val_0_strb_V_ce0,
        q0 => lb_val_0_strb_V_q0,
        address1 => lb_val_0_strb_V_add_reg_827,
        ce1 => lb_val_0_strb_V_ce1,
        we1 => lb_val_0_strb_V_we1,
        d1 => tmp_strb_V_reg_769);

    lb_val_1_strb_V_U : component stream_lb_val_1_keOg
    generic map (
        DataWidth => 4,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address1 => lb_val_1_strb_V_address1,
        ce1 => lb_val_1_strb_V_ce1,
        we1 => lb_val_1_strb_V_we1,
        d1 => blurVal_strb_V_1_reg_887);

    lb_val_0_user_V_U : component stream_lb_val_0_uhbi
    generic map (
        DataWidth => 1,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lb_val_0_user_V_address0,
        ce0 => lb_val_0_user_V_ce0,
        q0 => lb_val_0_user_V_q0,
        address1 => lb_val_0_user_V_add_reg_833,
        ce1 => lb_val_0_user_V_ce1,
        we1 => lb_val_0_user_V_we1,
        d1 => tmp_user_V_reg_775);

    lb_val_1_user_V_U : component stream_lb_val_1_uibs
    generic map (
        DataWidth => 1,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address1 => lb_val_1_user_V_address1,
        ce1 => lb_val_1_user_V_ce1,
        we1 => lb_val_1_user_V_we1,
        d1 => blurVal_user_V_1_reg_892);

    lb_val_0_last_V_U : component stream_lb_val_0_uhbi
    generic map (
        DataWidth => 1,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lb_val_0_last_V_address0,
        ce0 => lb_val_0_last_V_ce0,
        q0 => lb_val_0_last_V_q0,
        address1 => lb_val_0_last_V_add_reg_839,
        ce1 => lb_val_0_last_V_ce1,
        we1 => lb_val_0_last_V_we1,
        d1 => tmp_last_V_reg_781);

    lb_val_1_last_V_U : component stream_lb_val_1_uibs
    generic map (
        DataWidth => 1,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address1 => lb_val_1_last_V_address1,
        ce1 => lb_val_1_last_V_ce1,
        we1 => lb_val_1_last_V_we1,
        d1 => blurVal_last_V_1_reg_897);

    lb_val_0_id_V_U : component stream_lb_val_0_uhbi
    generic map (
        DataWidth => 1,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lb_val_0_id_V_address0,
        ce0 => lb_val_0_id_V_ce0,
        q0 => lb_val_0_id_V_q0,
        address1 => lb_val_0_id_V_addr_reg_845,
        ce1 => lb_val_0_id_V_ce1,
        we1 => lb_val_0_id_V_we1,
        d1 => tmp_id_V_reg_787);

    lb_val_1_id_V_U : component stream_lb_val_1_uibs
    generic map (
        DataWidth => 1,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address1 => lb_val_1_id_V_address1,
        ce1 => lb_val_1_id_V_ce1,
        we1 => lb_val_1_id_V_we1,
        d1 => blurVal_id_V_1_reg_902);

    lb_val_0_dest_V_U : component stream_lb_val_0_uhbi
    generic map (
        DataWidth => 1,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lb_val_0_dest_V_address0,
        ce0 => lb_val_0_dest_V_ce0,
        q0 => lb_val_0_dest_V_q0,
        address1 => lb_val_0_dest_V_add_reg_851,
        ce1 => lb_val_0_dest_V_ce1,
        we1 => lb_val_0_dest_V_we1,
        d1 => tmp_dest_V_reg_793);

    lb_val_1_dest_V_U : component stream_lb_val_1_uibs
    generic map (
        DataWidth => 1,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address1 => lb_val_1_dest_V_address1,
        ce1 => lb_val_1_dest_V_ce1,
        we1 => lb_val_1_dest_V_we1,
        d1 => blurVal_dest_V_1_reg_907);

    stream_mul_32s_26pcA_U1 : component stream_mul_32s_26pcA
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 26,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => streamOut_data_V_3_reg_912,
        din1 => grp_fu_658_p1,
        ce => grp_fu_658_ce,
        dout => grp_fu_658_p2);

    stream_mul_32s_18qcK_U2 : component stream_mul_32s_18qcK
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 18,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => streamOut_data_V_3_reg_912,
        din1 => grp_fu_663_p1,
        ce => grp_fu_663_ce,
        dout => grp_fu_663_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    dst_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((dst_V_data_V_1_ack_out = ap_const_logic_1) and (dst_V_data_V_1_vld_out = ap_const_logic_1))) then 
                                        dst_V_data_V_1_sel_rd <= not(dst_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    dst_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((dst_V_data_V_1_ack_in = ap_const_logic_1) and (dst_V_data_V_1_vld_in = ap_const_logic_1))) then 
                                        dst_V_data_V_1_sel_wr <= not(dst_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    dst_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((dst_V_data_V_1_state = ap_const_lv2_2) and (dst_V_data_V_1_vld_in = ap_const_logic_0)) or ((dst_V_data_V_1_state = ap_const_lv2_3) and (dst_V_data_V_1_vld_in = ap_const_logic_0) and (dst_V_data_V_1_ack_out = ap_const_logic_1)))) then 
                    dst_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((dst_V_data_V_1_state = ap_const_lv2_1) and (dst_V_data_V_1_ack_out = ap_const_logic_0)) or ((dst_V_data_V_1_state = ap_const_lv2_3) and (dst_V_data_V_1_ack_out = ap_const_logic_0) and (dst_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    dst_V_data_V_1_state <= ap_const_lv2_1;
                elsif (((not(((dst_V_data_V_1_vld_in = ap_const_logic_0) and (dst_V_data_V_1_ack_out = ap_const_logic_1))) and not(((dst_V_data_V_1_ack_out = ap_const_logic_0) and (dst_V_data_V_1_vld_in = ap_const_logic_1))) and (dst_V_data_V_1_state = ap_const_lv2_3)) or ((dst_V_data_V_1_state = ap_const_lv2_1) and (dst_V_data_V_1_ack_out = ap_const_logic_1)) or ((dst_V_data_V_1_state = ap_const_lv2_2) and (dst_V_data_V_1_vld_in = ap_const_logic_1)))) then 
                    dst_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    dst_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    dst_V_dest_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_dest_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((dst_V_dest_V_1_ack_out = ap_const_logic_1) and (dst_V_dest_V_1_vld_out = ap_const_logic_1))) then 
                                        dst_V_dest_V_1_sel_rd <= not(dst_V_dest_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    dst_V_dest_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_dest_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((dst_V_dest_V_1_ack_in = ap_const_logic_1) and (dst_V_dest_V_1_vld_in = ap_const_logic_1))) then 
                                        dst_V_dest_V_1_sel_wr <= not(dst_V_dest_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    dst_V_dest_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_dest_V_1_state <= ap_const_lv2_0;
            else
                if ((((dst_V_dest_V_1_state = ap_const_lv2_2) and (dst_V_dest_V_1_vld_in = ap_const_logic_0)) or ((dst_V_dest_V_1_state = ap_const_lv2_3) and (dst_V_dest_V_1_vld_in = ap_const_logic_0) and (dst_V_dest_V_1_ack_out = ap_const_logic_1)))) then 
                    dst_V_dest_V_1_state <= ap_const_lv2_2;
                elsif ((((dst_V_dest_V_1_state = ap_const_lv2_1) and (dst_V_dest_V_1_ack_out = ap_const_logic_0)) or ((dst_V_dest_V_1_state = ap_const_lv2_3) and (dst_V_dest_V_1_ack_out = ap_const_logic_0) and (dst_V_dest_V_1_vld_in = ap_const_logic_1)))) then 
                    dst_V_dest_V_1_state <= ap_const_lv2_1;
                elsif (((not(((dst_V_dest_V_1_vld_in = ap_const_logic_0) and (dst_V_dest_V_1_ack_out = ap_const_logic_1))) and not(((dst_V_dest_V_1_ack_out = ap_const_logic_0) and (dst_V_dest_V_1_vld_in = ap_const_logic_1))) and (dst_V_dest_V_1_state = ap_const_lv2_3)) or ((dst_V_dest_V_1_state = ap_const_lv2_1) and (dst_V_dest_V_1_ack_out = ap_const_logic_1)) or ((dst_V_dest_V_1_state = ap_const_lv2_2) and (dst_V_dest_V_1_vld_in = ap_const_logic_1)))) then 
                    dst_V_dest_V_1_state <= ap_const_lv2_3;
                else 
                    dst_V_dest_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    dst_V_id_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_id_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((dst_V_id_V_1_ack_out = ap_const_logic_1) and (dst_V_id_V_1_vld_out = ap_const_logic_1))) then 
                                        dst_V_id_V_1_sel_rd <= not(dst_V_id_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    dst_V_id_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_id_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((dst_V_id_V_1_ack_in = ap_const_logic_1) and (dst_V_id_V_1_vld_in = ap_const_logic_1))) then 
                                        dst_V_id_V_1_sel_wr <= not(dst_V_id_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    dst_V_id_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_id_V_1_state <= ap_const_lv2_0;
            else
                if ((((dst_V_id_V_1_state = ap_const_lv2_2) and (dst_V_id_V_1_vld_in = ap_const_logic_0)) or ((dst_V_id_V_1_state = ap_const_lv2_3) and (dst_V_id_V_1_vld_in = ap_const_logic_0) and (dst_V_id_V_1_ack_out = ap_const_logic_1)))) then 
                    dst_V_id_V_1_state <= ap_const_lv2_2;
                elsif ((((dst_V_id_V_1_state = ap_const_lv2_1) and (dst_V_id_V_1_ack_out = ap_const_logic_0)) or ((dst_V_id_V_1_state = ap_const_lv2_3) and (dst_V_id_V_1_ack_out = ap_const_logic_0) and (dst_V_id_V_1_vld_in = ap_const_logic_1)))) then 
                    dst_V_id_V_1_state <= ap_const_lv2_1;
                elsif (((not(((dst_V_id_V_1_vld_in = ap_const_logic_0) and (dst_V_id_V_1_ack_out = ap_const_logic_1))) and not(((dst_V_id_V_1_ack_out = ap_const_logic_0) and (dst_V_id_V_1_vld_in = ap_const_logic_1))) and (dst_V_id_V_1_state = ap_const_lv2_3)) or ((dst_V_id_V_1_state = ap_const_lv2_1) and (dst_V_id_V_1_ack_out = ap_const_logic_1)) or ((dst_V_id_V_1_state = ap_const_lv2_2) and (dst_V_id_V_1_vld_in = ap_const_logic_1)))) then 
                    dst_V_id_V_1_state <= ap_const_lv2_3;
                else 
                    dst_V_id_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    dst_V_keep_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_keep_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((dst_V_keep_V_1_ack_out = ap_const_logic_1) and (dst_V_keep_V_1_vld_out = ap_const_logic_1))) then 
                                        dst_V_keep_V_1_sel_rd <= not(dst_V_keep_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    dst_V_keep_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_keep_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((dst_V_keep_V_1_ack_in = ap_const_logic_1) and (dst_V_keep_V_1_vld_in = ap_const_logic_1))) then 
                                        dst_V_keep_V_1_sel_wr <= not(dst_V_keep_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    dst_V_keep_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_keep_V_1_state <= ap_const_lv2_0;
            else
                if ((((dst_V_keep_V_1_state = ap_const_lv2_2) and (dst_V_keep_V_1_vld_in = ap_const_logic_0)) or ((dst_V_keep_V_1_state = ap_const_lv2_3) and (dst_V_keep_V_1_vld_in = ap_const_logic_0) and (dst_V_keep_V_1_ack_out = ap_const_logic_1)))) then 
                    dst_V_keep_V_1_state <= ap_const_lv2_2;
                elsif ((((dst_V_keep_V_1_state = ap_const_lv2_1) and (dst_V_keep_V_1_ack_out = ap_const_logic_0)) or ((dst_V_keep_V_1_state = ap_const_lv2_3) and (dst_V_keep_V_1_ack_out = ap_const_logic_0) and (dst_V_keep_V_1_vld_in = ap_const_logic_1)))) then 
                    dst_V_keep_V_1_state <= ap_const_lv2_1;
                elsif (((not(((dst_V_keep_V_1_vld_in = ap_const_logic_0) and (dst_V_keep_V_1_ack_out = ap_const_logic_1))) and not(((dst_V_keep_V_1_ack_out = ap_const_logic_0) and (dst_V_keep_V_1_vld_in = ap_const_logic_1))) and (dst_V_keep_V_1_state = ap_const_lv2_3)) or ((dst_V_keep_V_1_state = ap_const_lv2_1) and (dst_V_keep_V_1_ack_out = ap_const_logic_1)) or ((dst_V_keep_V_1_state = ap_const_lv2_2) and (dst_V_keep_V_1_vld_in = ap_const_logic_1)))) then 
                    dst_V_keep_V_1_state <= ap_const_lv2_3;
                else 
                    dst_V_keep_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    dst_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((dst_V_last_V_1_ack_out = ap_const_logic_1) and (dst_V_last_V_1_vld_out = ap_const_logic_1))) then 
                                        dst_V_last_V_1_sel_rd <= not(dst_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    dst_V_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((dst_V_last_V_1_ack_in = ap_const_logic_1) and (dst_V_last_V_1_vld_in = ap_const_logic_1))) then 
                                        dst_V_last_V_1_sel_wr <= not(dst_V_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    dst_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((dst_V_last_V_1_state = ap_const_lv2_2) and (dst_V_last_V_1_vld_in = ap_const_logic_0)) or ((dst_V_last_V_1_state = ap_const_lv2_3) and (dst_V_last_V_1_vld_in = ap_const_logic_0) and (dst_V_last_V_1_ack_out = ap_const_logic_1)))) then 
                    dst_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((dst_V_last_V_1_state = ap_const_lv2_1) and (dst_V_last_V_1_ack_out = ap_const_logic_0)) or ((dst_V_last_V_1_state = ap_const_lv2_3) and (dst_V_last_V_1_ack_out = ap_const_logic_0) and (dst_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    dst_V_last_V_1_state <= ap_const_lv2_1;
                elsif (((not(((dst_V_last_V_1_vld_in = ap_const_logic_0) and (dst_V_last_V_1_ack_out = ap_const_logic_1))) and not(((dst_V_last_V_1_ack_out = ap_const_logic_0) and (dst_V_last_V_1_vld_in = ap_const_logic_1))) and (dst_V_last_V_1_state = ap_const_lv2_3)) or ((dst_V_last_V_1_state = ap_const_lv2_1) and (dst_V_last_V_1_ack_out = ap_const_logic_1)) or ((dst_V_last_V_1_state = ap_const_lv2_2) and (dst_V_last_V_1_vld_in = ap_const_logic_1)))) then 
                    dst_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    dst_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    dst_V_strb_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_strb_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((dst_V_strb_V_1_ack_out = ap_const_logic_1) and (dst_V_strb_V_1_vld_out = ap_const_logic_1))) then 
                                        dst_V_strb_V_1_sel_rd <= not(dst_V_strb_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    dst_V_strb_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_strb_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((dst_V_strb_V_1_ack_in = ap_const_logic_1) and (dst_V_strb_V_1_vld_in = ap_const_logic_1))) then 
                                        dst_V_strb_V_1_sel_wr <= not(dst_V_strb_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    dst_V_strb_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_strb_V_1_state <= ap_const_lv2_0;
            else
                if ((((dst_V_strb_V_1_state = ap_const_lv2_2) and (dst_V_strb_V_1_vld_in = ap_const_logic_0)) or ((dst_V_strb_V_1_state = ap_const_lv2_3) and (dst_V_strb_V_1_vld_in = ap_const_logic_0) and (dst_V_strb_V_1_ack_out = ap_const_logic_1)))) then 
                    dst_V_strb_V_1_state <= ap_const_lv2_2;
                elsif ((((dst_V_strb_V_1_state = ap_const_lv2_1) and (dst_V_strb_V_1_ack_out = ap_const_logic_0)) or ((dst_V_strb_V_1_state = ap_const_lv2_3) and (dst_V_strb_V_1_ack_out = ap_const_logic_0) and (dst_V_strb_V_1_vld_in = ap_const_logic_1)))) then 
                    dst_V_strb_V_1_state <= ap_const_lv2_1;
                elsif (((not(((dst_V_strb_V_1_vld_in = ap_const_logic_0) and (dst_V_strb_V_1_ack_out = ap_const_logic_1))) and not(((dst_V_strb_V_1_ack_out = ap_const_logic_0) and (dst_V_strb_V_1_vld_in = ap_const_logic_1))) and (dst_V_strb_V_1_state = ap_const_lv2_3)) or ((dst_V_strb_V_1_state = ap_const_lv2_1) and (dst_V_strb_V_1_ack_out = ap_const_logic_1)) or ((dst_V_strb_V_1_state = ap_const_lv2_2) and (dst_V_strb_V_1_vld_in = ap_const_logic_1)))) then 
                    dst_V_strb_V_1_state <= ap_const_lv2_3;
                else 
                    dst_V_strb_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    dst_V_user_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_user_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((dst_V_user_V_1_ack_out = ap_const_logic_1) and (dst_V_user_V_1_vld_out = ap_const_logic_1))) then 
                                        dst_V_user_V_1_sel_rd <= not(dst_V_user_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    dst_V_user_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_user_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((dst_V_user_V_1_ack_in = ap_const_logic_1) and (dst_V_user_V_1_vld_in = ap_const_logic_1))) then 
                                        dst_V_user_V_1_sel_wr <= not(dst_V_user_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    dst_V_user_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                dst_V_user_V_1_state <= ap_const_lv2_0;
            else
                if ((((dst_V_user_V_1_state = ap_const_lv2_2) and (dst_V_user_V_1_vld_in = ap_const_logic_0)) or ((dst_V_user_V_1_state = ap_const_lv2_3) and (dst_V_user_V_1_vld_in = ap_const_logic_0) and (dst_V_user_V_1_ack_out = ap_const_logic_1)))) then 
                    dst_V_user_V_1_state <= ap_const_lv2_2;
                elsif ((((dst_V_user_V_1_state = ap_const_lv2_1) and (dst_V_user_V_1_ack_out = ap_const_logic_0)) or ((dst_V_user_V_1_state = ap_const_lv2_3) and (dst_V_user_V_1_ack_out = ap_const_logic_0) and (dst_V_user_V_1_vld_in = ap_const_logic_1)))) then 
                    dst_V_user_V_1_state <= ap_const_lv2_1;
                elsif (((not(((dst_V_user_V_1_vld_in = ap_const_logic_0) and (dst_V_user_V_1_ack_out = ap_const_logic_1))) and not(((dst_V_user_V_1_ack_out = ap_const_logic_0) and (dst_V_user_V_1_vld_in = ap_const_logic_1))) and (dst_V_user_V_1_state = ap_const_lv2_3)) or ((dst_V_user_V_1_state = ap_const_lv2_1) and (dst_V_user_V_1_ack_out = ap_const_logic_1)) or ((dst_V_user_V_1_state = ap_const_lv2_2) and (dst_V_user_V_1_vld_in = ap_const_logic_1)))) then 
                    dst_V_user_V_1_state <= ap_const_lv2_3;
                else 
                    dst_V_user_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    src_V_data_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_data_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((src_V_data_V_0_ack_out = ap_const_logic_1) and (src_V_data_V_0_vld_out = ap_const_logic_1))) then 
                                        src_V_data_V_0_sel_rd <= not(src_V_data_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    src_V_data_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_data_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((src_V_data_V_0_ack_in = ap_const_logic_1) and (src_V_data_V_0_vld_in = ap_const_logic_1))) then 
                                        src_V_data_V_0_sel_wr <= not(src_V_data_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    src_V_data_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_data_V_0_state <= ap_const_lv2_0;
            else
                if ((((src_V_data_V_0_vld_in = ap_const_logic_0) and (src_V_data_V_0_state = ap_const_lv2_2)) or ((src_V_data_V_0_vld_in = ap_const_logic_0) and (src_V_data_V_0_state = ap_const_lv2_3) and (src_V_data_V_0_ack_out = ap_const_logic_1)))) then 
                    src_V_data_V_0_state <= ap_const_lv2_2;
                elsif ((((src_V_data_V_0_ack_out = ap_const_logic_0) and (src_V_data_V_0_state = ap_const_lv2_1)) or ((src_V_data_V_0_ack_out = ap_const_logic_0) and (src_V_data_V_0_state = ap_const_lv2_3) and (src_V_data_V_0_vld_in = ap_const_logic_1)))) then 
                    src_V_data_V_0_state <= ap_const_lv2_1;
                elsif (((not(((src_V_data_V_0_vld_in = ap_const_logic_0) and (src_V_data_V_0_ack_out = ap_const_logic_1))) and not(((src_V_data_V_0_ack_out = ap_const_logic_0) and (src_V_data_V_0_vld_in = ap_const_logic_1))) and (src_V_data_V_0_state = ap_const_lv2_3)) or ((src_V_data_V_0_state = ap_const_lv2_1) and (src_V_data_V_0_ack_out = ap_const_logic_1)) or ((src_V_data_V_0_state = ap_const_lv2_2) and (src_V_data_V_0_vld_in = ap_const_logic_1)))) then 
                    src_V_data_V_0_state <= ap_const_lv2_3;
                else 
                    src_V_data_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    src_V_dest_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_dest_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((src_V_dest_V_0_ack_out = ap_const_logic_1) and (src_V_dest_V_0_vld_out = ap_const_logic_1))) then 
                                        src_V_dest_V_0_sel_rd <= not(src_V_dest_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    src_V_dest_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_dest_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((src_V_dest_V_0_ack_in = ap_const_logic_1) and (src_V_dest_V_0_vld_in = ap_const_logic_1))) then 
                                        src_V_dest_V_0_sel_wr <= not(src_V_dest_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    src_V_dest_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_dest_V_0_state <= ap_const_lv2_0;
            else
                if ((((src_V_dest_V_0_state = ap_const_lv2_2) and (src_V_dest_V_0_vld_in = ap_const_logic_0)) or ((src_V_dest_V_0_state = ap_const_lv2_3) and (src_V_dest_V_0_vld_in = ap_const_logic_0) and (src_V_dest_V_0_ack_out = ap_const_logic_1)))) then 
                    src_V_dest_V_0_state <= ap_const_lv2_2;
                elsif ((((src_V_dest_V_0_state = ap_const_lv2_1) and (src_V_dest_V_0_ack_out = ap_const_logic_0)) or ((src_V_dest_V_0_state = ap_const_lv2_3) and (src_V_dest_V_0_ack_out = ap_const_logic_0) and (src_V_dest_V_0_vld_in = ap_const_logic_1)))) then 
                    src_V_dest_V_0_state <= ap_const_lv2_1;
                elsif (((not(((src_V_dest_V_0_vld_in = ap_const_logic_0) and (src_V_dest_V_0_ack_out = ap_const_logic_1))) and not(((src_V_dest_V_0_ack_out = ap_const_logic_0) and (src_V_dest_V_0_vld_in = ap_const_logic_1))) and (src_V_dest_V_0_state = ap_const_lv2_3)) or ((src_V_dest_V_0_state = ap_const_lv2_1) and (src_V_dest_V_0_ack_out = ap_const_logic_1)) or ((src_V_dest_V_0_state = ap_const_lv2_2) and (src_V_dest_V_0_vld_in = ap_const_logic_1)))) then 
                    src_V_dest_V_0_state <= ap_const_lv2_3;
                else 
                    src_V_dest_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    src_V_id_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_id_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((src_V_id_V_0_ack_out = ap_const_logic_1) and (src_V_id_V_0_vld_out = ap_const_logic_1))) then 
                                        src_V_id_V_0_sel_rd <= not(src_V_id_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    src_V_id_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_id_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((src_V_id_V_0_ack_in = ap_const_logic_1) and (src_V_id_V_0_vld_in = ap_const_logic_1))) then 
                                        src_V_id_V_0_sel_wr <= not(src_V_id_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    src_V_id_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_id_V_0_state <= ap_const_lv2_0;
            else
                if ((((src_V_id_V_0_state = ap_const_lv2_2) and (src_V_id_V_0_vld_in = ap_const_logic_0)) or ((src_V_id_V_0_state = ap_const_lv2_3) and (src_V_id_V_0_vld_in = ap_const_logic_0) and (src_V_id_V_0_ack_out = ap_const_logic_1)))) then 
                    src_V_id_V_0_state <= ap_const_lv2_2;
                elsif ((((src_V_id_V_0_state = ap_const_lv2_1) and (src_V_id_V_0_ack_out = ap_const_logic_0)) or ((src_V_id_V_0_state = ap_const_lv2_3) and (src_V_id_V_0_ack_out = ap_const_logic_0) and (src_V_id_V_0_vld_in = ap_const_logic_1)))) then 
                    src_V_id_V_0_state <= ap_const_lv2_1;
                elsif (((not(((src_V_id_V_0_vld_in = ap_const_logic_0) and (src_V_id_V_0_ack_out = ap_const_logic_1))) and not(((src_V_id_V_0_ack_out = ap_const_logic_0) and (src_V_id_V_0_vld_in = ap_const_logic_1))) and (src_V_id_V_0_state = ap_const_lv2_3)) or ((src_V_id_V_0_state = ap_const_lv2_1) and (src_V_id_V_0_ack_out = ap_const_logic_1)) or ((src_V_id_V_0_state = ap_const_lv2_2) and (src_V_id_V_0_vld_in = ap_const_logic_1)))) then 
                    src_V_id_V_0_state <= ap_const_lv2_3;
                else 
                    src_V_id_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    src_V_keep_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_keep_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((src_V_keep_V_0_ack_out = ap_const_logic_1) and (src_V_keep_V_0_vld_out = ap_const_logic_1))) then 
                                        src_V_keep_V_0_sel_rd <= not(src_V_keep_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    src_V_keep_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_keep_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((src_V_keep_V_0_ack_in = ap_const_logic_1) and (src_V_keep_V_0_vld_in = ap_const_logic_1))) then 
                                        src_V_keep_V_0_sel_wr <= not(src_V_keep_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    src_V_keep_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_keep_V_0_state <= ap_const_lv2_0;
            else
                if ((((src_V_keep_V_0_state = ap_const_lv2_2) and (src_V_keep_V_0_vld_in = ap_const_logic_0)) or ((src_V_keep_V_0_state = ap_const_lv2_3) and (src_V_keep_V_0_vld_in = ap_const_logic_0) and (src_V_keep_V_0_ack_out = ap_const_logic_1)))) then 
                    src_V_keep_V_0_state <= ap_const_lv2_2;
                elsif ((((src_V_keep_V_0_state = ap_const_lv2_3) and (src_V_keep_V_0_ack_out = ap_const_logic_0) and (src_V_keep_V_0_vld_in = ap_const_logic_1)) or ((src_V_keep_V_0_state = ap_const_lv2_1) and (src_V_keep_V_0_ack_out = ap_const_logic_0)))) then 
                    src_V_keep_V_0_state <= ap_const_lv2_1;
                elsif ((((src_V_keep_V_0_state = ap_const_lv2_2) and (src_V_keep_V_0_vld_in = ap_const_logic_1)) or (not(((src_V_keep_V_0_vld_in = ap_const_logic_0) and (src_V_keep_V_0_ack_out = ap_const_logic_1))) and not(((src_V_keep_V_0_ack_out = ap_const_logic_0) and (src_V_keep_V_0_vld_in = ap_const_logic_1))) and (src_V_keep_V_0_state = ap_const_lv2_3)) or ((src_V_keep_V_0_state = ap_const_lv2_1) and (src_V_keep_V_0_ack_out = ap_const_logic_1)))) then 
                    src_V_keep_V_0_state <= ap_const_lv2_3;
                else 
                    src_V_keep_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    src_V_last_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_last_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((src_V_last_V_0_ack_out = ap_const_logic_1) and (src_V_last_V_0_vld_out = ap_const_logic_1))) then 
                                        src_V_last_V_0_sel_rd <= not(src_V_last_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    src_V_last_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_last_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((src_V_last_V_0_ack_in = ap_const_logic_1) and (src_V_last_V_0_vld_in = ap_const_logic_1))) then 
                                        src_V_last_V_0_sel_wr <= not(src_V_last_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    src_V_last_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_last_V_0_state <= ap_const_lv2_0;
            else
                if ((((src_V_last_V_0_state = ap_const_lv2_2) and (src_V_last_V_0_vld_in = ap_const_logic_0)) or ((src_V_last_V_0_state = ap_const_lv2_3) and (src_V_last_V_0_vld_in = ap_const_logic_0) and (src_V_last_V_0_ack_out = ap_const_logic_1)))) then 
                    src_V_last_V_0_state <= ap_const_lv2_2;
                elsif ((((src_V_last_V_0_state = ap_const_lv2_1) and (src_V_last_V_0_ack_out = ap_const_logic_0)) or ((src_V_last_V_0_state = ap_const_lv2_3) and (src_V_last_V_0_ack_out = ap_const_logic_0) and (src_V_last_V_0_vld_in = ap_const_logic_1)))) then 
                    src_V_last_V_0_state <= ap_const_lv2_1;
                elsif (((not(((src_V_last_V_0_vld_in = ap_const_logic_0) and (src_V_last_V_0_ack_out = ap_const_logic_1))) and not(((src_V_last_V_0_ack_out = ap_const_logic_0) and (src_V_last_V_0_vld_in = ap_const_logic_1))) and (src_V_last_V_0_state = ap_const_lv2_3)) or ((src_V_last_V_0_state = ap_const_lv2_1) and (src_V_last_V_0_ack_out = ap_const_logic_1)) or ((src_V_last_V_0_state = ap_const_lv2_2) and (src_V_last_V_0_vld_in = ap_const_logic_1)))) then 
                    src_V_last_V_0_state <= ap_const_lv2_3;
                else 
                    src_V_last_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    src_V_strb_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_strb_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((src_V_strb_V_0_ack_out = ap_const_logic_1) and (src_V_strb_V_0_vld_out = ap_const_logic_1))) then 
                                        src_V_strb_V_0_sel_rd <= not(src_V_strb_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    src_V_strb_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_strb_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((src_V_strb_V_0_ack_in = ap_const_logic_1) and (src_V_strb_V_0_vld_in = ap_const_logic_1))) then 
                                        src_V_strb_V_0_sel_wr <= not(src_V_strb_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    src_V_strb_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_strb_V_0_state <= ap_const_lv2_0;
            else
                if ((((src_V_strb_V_0_state = ap_const_lv2_2) and (src_V_strb_V_0_vld_in = ap_const_logic_0)) or ((src_V_strb_V_0_state = ap_const_lv2_3) and (src_V_strb_V_0_vld_in = ap_const_logic_0) and (src_V_strb_V_0_ack_out = ap_const_logic_1)))) then 
                    src_V_strb_V_0_state <= ap_const_lv2_2;
                elsif ((((src_V_strb_V_0_state = ap_const_lv2_1) and (src_V_strb_V_0_ack_out = ap_const_logic_0)) or ((src_V_strb_V_0_state = ap_const_lv2_3) and (src_V_strb_V_0_ack_out = ap_const_logic_0) and (src_V_strb_V_0_vld_in = ap_const_logic_1)))) then 
                    src_V_strb_V_0_state <= ap_const_lv2_1;
                elsif (((not(((src_V_strb_V_0_vld_in = ap_const_logic_0) and (src_V_strb_V_0_ack_out = ap_const_logic_1))) and not(((src_V_strb_V_0_ack_out = ap_const_logic_0) and (src_V_strb_V_0_vld_in = ap_const_logic_1))) and (src_V_strb_V_0_state = ap_const_lv2_3)) or ((src_V_strb_V_0_state = ap_const_lv2_1) and (src_V_strb_V_0_ack_out = ap_const_logic_1)) or ((src_V_strb_V_0_state = ap_const_lv2_2) and (src_V_strb_V_0_vld_in = ap_const_logic_1)))) then 
                    src_V_strb_V_0_state <= ap_const_lv2_3;
                else 
                    src_V_strb_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    src_V_user_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_user_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((src_V_user_V_0_ack_out = ap_const_logic_1) and (src_V_user_V_0_vld_out = ap_const_logic_1))) then 
                                        src_V_user_V_0_sel_rd <= not(src_V_user_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    src_V_user_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_user_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((src_V_user_V_0_ack_in = ap_const_logic_1) and (src_V_user_V_0_vld_in = ap_const_logic_1))) then 
                                        src_V_user_V_0_sel_wr <= not(src_V_user_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    src_V_user_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                src_V_user_V_0_state <= ap_const_lv2_0;
            else
                if ((((src_V_user_V_0_state = ap_const_lv2_2) and (src_V_user_V_0_vld_in = ap_const_logic_0)) or ((src_V_user_V_0_state = ap_const_lv2_3) and (src_V_user_V_0_vld_in = ap_const_logic_0) and (src_V_user_V_0_ack_out = ap_const_logic_1)))) then 
                    src_V_user_V_0_state <= ap_const_lv2_2;
                elsif ((((src_V_user_V_0_state = ap_const_lv2_1) and (src_V_user_V_0_ack_out = ap_const_logic_0)) or ((src_V_user_V_0_state = ap_const_lv2_3) and (src_V_user_V_0_ack_out = ap_const_logic_0) and (src_V_user_V_0_vld_in = ap_const_logic_1)))) then 
                    src_V_user_V_0_state <= ap_const_lv2_1;
                elsif (((not(((src_V_user_V_0_vld_in = ap_const_logic_0) and (src_V_user_V_0_ack_out = ap_const_logic_1))) and not(((src_V_user_V_0_ack_out = ap_const_logic_0) and (src_V_user_V_0_vld_in = ap_const_logic_1))) and (src_V_user_V_0_state = ap_const_lv2_3)) or ((src_V_user_V_0_state = ap_const_lv2_1) and (src_V_user_V_0_ack_out = ap_const_logic_1)) or ((src_V_user_V_0_state = ap_const_lv2_2) and (src_V_user_V_0_vld_in = ap_const_logic_1)))) then 
                    src_V_user_V_0_state <= ap_const_lv2_3;
                else 
                    src_V_user_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    cols_reg_441_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter1_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                cols_reg_441 <= cols_1_reg_872;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                cols_reg_441 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    pixels_reg_453_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_fu_506_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                pixels_reg_453 <= pixels_1_fu_512_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                pixels_reg_453 <= ap_const_lv20_0;
            end if; 
        end if;
    end process;

    rows_reg_429_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter1_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                rows_reg_429 <= rows_1_reg_867;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                rows_reg_429 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_reg_pp0_iter1_tmp_2_reg_748 <= tmp_2_reg_748;
                tmp_2_reg_748 <= tmp_2_fu_506_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_reg_pp0_iter2_lb_val_1_data_V_add_reg_809 <= lb_val_1_data_V_add_reg_809;
                ap_reg_pp0_iter2_tmp_2_reg_748 <= ap_reg_pp0_iter1_tmp_2_reg_748;
                    ap_reg_pp0_iter2_tmp_6_reg_799(15 downto 0) <= tmp_6_reg_799(15 downto 0);
                ap_reg_pp0_iter2_tmp_dest_V_reg_793 <= tmp_dest_V_reg_793;
                ap_reg_pp0_iter2_tmp_id_V_reg_787 <= tmp_id_V_reg_787;
                ap_reg_pp0_iter2_tmp_keep_V_reg_763 <= tmp_keep_V_reg_763;
                ap_reg_pp0_iter2_tmp_last_V_reg_781 <= tmp_last_V_reg_781;
                ap_reg_pp0_iter2_tmp_strb_V_reg_769 <= tmp_strb_V_reg_769;
                ap_reg_pp0_iter2_tmp_user_V_reg_775 <= tmp_user_V_reg_775;
                ap_reg_pp0_iter3_streamOut_data_V_3_reg_912 <= streamOut_data_V_3_reg_912;
                ap_reg_pp0_iter3_tmp_2_reg_748 <= ap_reg_pp0_iter2_tmp_2_reg_748;
                ap_reg_pp0_iter3_tmp_dest_V_reg_793 <= ap_reg_pp0_iter2_tmp_dest_V_reg_793;
                ap_reg_pp0_iter3_tmp_id_V_reg_787 <= ap_reg_pp0_iter2_tmp_id_V_reg_787;
                ap_reg_pp0_iter3_tmp_keep_V_reg_763 <= ap_reg_pp0_iter2_tmp_keep_V_reg_763;
                ap_reg_pp0_iter3_tmp_last_V_reg_781 <= ap_reg_pp0_iter2_tmp_last_V_reg_781;
                ap_reg_pp0_iter3_tmp_strb_V_reg_769 <= ap_reg_pp0_iter2_tmp_strb_V_reg_769;
                ap_reg_pp0_iter3_tmp_user_V_reg_775 <= ap_reg_pp0_iter2_tmp_user_V_reg_775;
                ap_reg_pp0_iter4_streamOut_data_V_3_reg_912 <= ap_reg_pp0_iter3_streamOut_data_V_3_reg_912;
                ap_reg_pp0_iter4_tmp_2_reg_748 <= ap_reg_pp0_iter3_tmp_2_reg_748;
                ap_reg_pp0_iter4_tmp_dest_V_reg_793 <= ap_reg_pp0_iter3_tmp_dest_V_reg_793;
                ap_reg_pp0_iter4_tmp_id_V_reg_787 <= ap_reg_pp0_iter3_tmp_id_V_reg_787;
                ap_reg_pp0_iter4_tmp_keep_V_reg_763 <= ap_reg_pp0_iter3_tmp_keep_V_reg_763;
                ap_reg_pp0_iter4_tmp_last_V_reg_781 <= ap_reg_pp0_iter3_tmp_last_V_reg_781;
                ap_reg_pp0_iter4_tmp_strb_V_reg_769 <= ap_reg_pp0_iter3_tmp_strb_V_reg_769;
                ap_reg_pp0_iter4_tmp_user_V_reg_775 <= ap_reg_pp0_iter3_tmp_user_V_reg_775;
                ap_reg_pp0_iter5_streamOut_data_V_3_reg_912 <= ap_reg_pp0_iter4_streamOut_data_V_3_reg_912;
                ap_reg_pp0_iter5_tmp_2_reg_748 <= ap_reg_pp0_iter4_tmp_2_reg_748;
                ap_reg_pp0_iter5_tmp_dest_V_reg_793 <= ap_reg_pp0_iter4_tmp_dest_V_reg_793;
                ap_reg_pp0_iter5_tmp_id_V_reg_787 <= ap_reg_pp0_iter4_tmp_id_V_reg_787;
                ap_reg_pp0_iter5_tmp_keep_V_reg_763 <= ap_reg_pp0_iter4_tmp_keep_V_reg_763;
                ap_reg_pp0_iter5_tmp_last_V_reg_781 <= ap_reg_pp0_iter4_tmp_last_V_reg_781;
                ap_reg_pp0_iter5_tmp_strb_V_reg_769 <= ap_reg_pp0_iter4_tmp_strb_V_reg_769;
                ap_reg_pp0_iter5_tmp_user_V_reg_775 <= ap_reg_pp0_iter4_tmp_user_V_reg_775;
                ap_reg_pp0_iter6_tmp_2_reg_748 <= ap_reg_pp0_iter5_tmp_2_reg_748;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter1_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                blurVal_data_V_2_reg_877 <= lb_val_0_data_V_q0;
                blurVal_dest_V_1_reg_907 <= lb_val_0_dest_V_q0;
                blurVal_id_V_1_reg_902 <= lb_val_0_id_V_q0;
                blurVal_keep_V_1_reg_882 <= lb_val_0_keep_V_q0;
                blurVal_last_V_1_reg_897 <= lb_val_0_last_V_q0;
                blurVal_strb_V_1_reg_887 <= lb_val_0_strb_V_q0;
                blurVal_user_V_1_reg_892 <= lb_val_0_user_V_q0;
                outputPxl_fu_118 <= streamOut_data_V_3_fu_645_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cols_1_reg_872 <= cols_1_fu_610_p3;
                rows_1_reg_867 <= rows_1_fu_602_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dst_V_data_V_1_load_A = ap_const_logic_1)) then
                dst_V_data_V_1_payload_A <= tmp_data_V_2_fu_689_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dst_V_data_V_1_load_B = ap_const_logic_1)) then
                dst_V_data_V_1_payload_B <= tmp_data_V_2_fu_689_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dst_V_dest_V_1_load_A = ap_const_logic_1)) then
                dst_V_dest_V_1_payload_A <= ap_reg_pp0_iter5_tmp_dest_V_reg_793;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dst_V_dest_V_1_load_B = ap_const_logic_1)) then
                dst_V_dest_V_1_payload_B <= ap_reg_pp0_iter5_tmp_dest_V_reg_793;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dst_V_id_V_1_load_A = ap_const_logic_1)) then
                dst_V_id_V_1_payload_A <= ap_reg_pp0_iter5_tmp_id_V_reg_787;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dst_V_id_V_1_load_B = ap_const_logic_1)) then
                dst_V_id_V_1_payload_B <= ap_reg_pp0_iter5_tmp_id_V_reg_787;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dst_V_keep_V_1_load_A = ap_const_logic_1)) then
                dst_V_keep_V_1_payload_A <= ap_reg_pp0_iter5_tmp_keep_V_reg_763;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dst_V_keep_V_1_load_B = ap_const_logic_1)) then
                dst_V_keep_V_1_payload_B <= ap_reg_pp0_iter5_tmp_keep_V_reg_763;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dst_V_last_V_1_load_A = ap_const_logic_1)) then
                dst_V_last_V_1_payload_A <= ap_reg_pp0_iter5_tmp_last_V_reg_781;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dst_V_last_V_1_load_B = ap_const_logic_1)) then
                dst_V_last_V_1_payload_B <= ap_reg_pp0_iter5_tmp_last_V_reg_781;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dst_V_strb_V_1_load_A = ap_const_logic_1)) then
                dst_V_strb_V_1_payload_A <= ap_reg_pp0_iter5_tmp_strb_V_reg_769;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dst_V_strb_V_1_load_B = ap_const_logic_1)) then
                dst_V_strb_V_1_payload_B <= ap_reg_pp0_iter5_tmp_strb_V_reg_769;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dst_V_user_V_1_load_A = ap_const_logic_1)) then
                dst_V_user_V_1_payload_A <= ap_reg_pp0_iter5_tmp_user_V_reg_775;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dst_V_user_V_1_load_B = ap_const_logic_1)) then
                dst_V_user_V_1_payload_B <= ap_reg_pp0_iter5_tmp_user_V_reg_775;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_748 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp5_reg_862 <= icmp5_fu_584_p2;
                icmp_reg_857 <= icmp_fu_568_p2;
                lb_val_0_data_V_add_reg_815 <= tmp_6_fu_546_p1(11 - 1 downto 0);
                lb_val_0_dest_V_add_reg_851 <= tmp_6_fu_546_p1(11 - 1 downto 0);
                lb_val_0_id_V_addr_reg_845 <= tmp_6_fu_546_p1(11 - 1 downto 0);
                lb_val_0_keep_V_add_reg_821 <= tmp_6_fu_546_p1(11 - 1 downto 0);
                lb_val_0_last_V_add_reg_839 <= tmp_6_fu_546_p1(11 - 1 downto 0);
                lb_val_0_strb_V_add_reg_827 <= tmp_6_fu_546_p1(11 - 1 downto 0);
                lb_val_0_user_V_add_reg_833 <= tmp_6_fu_546_p1(11 - 1 downto 0);
                lb_val_1_data_V_add_reg_809 <= tmp_6_fu_546_p1(11 - 1 downto 0);
                    tmp_6_reg_799(15 downto 0) <= tmp_6_fu_546_p1(15 downto 0);
                tmp_data_V_4_reg_757 <= src_V_data_V_0_data_out;
                tmp_dest_V_reg_793 <= src_V_dest_V_0_data_out;
                tmp_id_V_reg_787 <= src_V_id_V_0_data_out;
                tmp_keep_V_reg_763 <= src_V_keep_V_0_data_out;
                tmp_last_V_reg_781 <= src_V_last_V_0_data_out;
                tmp_strb_V_reg_769 <= src_V_strb_V_0_data_out;
                tmp_user_V_reg_775 <= src_V_user_V_0_data_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((src_V_data_V_0_load_A = ap_const_logic_1)) then
                src_V_data_V_0_payload_A <= src_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((src_V_data_V_0_load_B = ap_const_logic_1)) then
                src_V_data_V_0_payload_B <= src_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((src_V_dest_V_0_load_A = ap_const_logic_1)) then
                src_V_dest_V_0_payload_A <= src_TDEST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((src_V_dest_V_0_load_B = ap_const_logic_1)) then
                src_V_dest_V_0_payload_B <= src_TDEST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((src_V_id_V_0_load_A = ap_const_logic_1)) then
                src_V_id_V_0_payload_A <= src_TID;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((src_V_id_V_0_load_B = ap_const_logic_1)) then
                src_V_id_V_0_payload_B <= src_TID;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((src_V_keep_V_0_load_A = ap_const_logic_1)) then
                src_V_keep_V_0_payload_A <= src_TKEEP;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((src_V_keep_V_0_load_B = ap_const_logic_1)) then
                src_V_keep_V_0_payload_B <= src_TKEEP;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((src_V_last_V_0_load_A = ap_const_logic_1)) then
                src_V_last_V_0_payload_A <= src_TLAST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((src_V_last_V_0_load_B = ap_const_logic_1)) then
                src_V_last_V_0_payload_B <= src_TLAST;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((src_V_strb_V_0_load_A = ap_const_logic_1)) then
                src_V_strb_V_0_payload_A <= src_TSTRB;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((src_V_strb_V_0_load_B = ap_const_logic_1)) then
                src_V_strb_V_0_payload_B <= src_TSTRB;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((src_V_user_V_0_load_A = ap_const_logic_1)) then
                src_V_user_V_0_payload_A <= src_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((src_V_user_V_0_load_B = ap_const_logic_1)) then
                src_V_user_V_0_payload_B <= src_TUSER;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_9_reg_733 = ap_const_lv1_1) and (ap_reg_pp0_iter4_tmp_2_reg_748 = ap_const_lv1_0) and (tmp_1_reg_743 = ap_const_lv1_0) and (tmp_s_reg_738 = ap_const_lv1_0))) then
                streamOut_data_V_1_reg_925 <= grp_fu_663_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter1_tmp_2_reg_748 = ap_const_lv1_0))) then
                streamOut_data_V_3_reg_912 <= streamOut_data_V_3_fu_645_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter4_tmp_2_reg_748 = ap_const_lv1_0) and (tmp_1_reg_743 = ap_const_lv1_0))) then
                streamOut_data_V_reg_919 <= grp_fu_658_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                tmp_1_reg_743 <= tmp_1_fu_500_p2;
                tmp_3_reg_713 <= tmp_3_fu_464_p2;
                tmp_4_reg_718 <= tmp_4_fu_470_p2;
                tmp_5_reg_723 <= tmp_5_fu_476_p2;
                tmp_8_reg_728 <= tmp_8_fu_482_p2;
                tmp_9_reg_733 <= tmp_9_fu_488_p2;
                tmp_s_reg_738 <= tmp_s_fu_494_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter5_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                tmp_data_V_fu_114 <= tmp_data_V_2_fu_689_p3;
            end if;
        end if;
    end process;
    tmp_6_reg_799(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    ap_reg_pp0_iter2_tmp_6_reg_799(63 downto 16) <= "000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (dst_V_data_V_1_ack_in, dst_V_keep_V_1_ack_in, dst_V_strb_V_1_ack_in, dst_V_user_V_1_ack_in, dst_V_last_V_1_ack_in, dst_V_id_V_1_ack_in, dst_V_dest_V_1_ack_in, ap_CS_fsm, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, tmp_2_fu_506_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_CS_fsm_state10)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (tmp_2_fu_506_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and not(((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (tmp_2_fu_506_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                if ((not(((dst_V_dest_V_1_ack_in = ap_const_logic_0) or (dst_V_id_V_1_ack_in = ap_const_logic_0) or (dst_V_last_V_1_ack_in = ap_const_logic_0) or (dst_V_user_V_1_ack_in = ap_const_logic_0) or (dst_V_strb_V_1_ack_in = ap_const_logic_0) or (dst_V_keep_V_1_ack_in = ap_const_logic_0) or (dst_V_data_V_1_ack_in = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(src_V_data_V_0_vld_out, ap_enable_reg_pp0_iter1, tmp_2_reg_748)
    begin
                ap_block_pp0_stage0_01001 <= ((tmp_2_reg_748 = ap_const_lv1_0) and (src_V_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(src_V_data_V_0_vld_out, ap_enable_reg_pp0_iter1, tmp_2_reg_748, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_block_state8_io, ap_block_state9_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_boolean_1 = ap_block_state9_io) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state8_io) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((tmp_2_reg_748 = ap_const_lv1_0) and (src_V_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(src_V_data_V_0_vld_out, ap_enable_reg_pp0_iter1, tmp_2_reg_748, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_block_state8_io, ap_block_state9_io)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_boolean_1 = ap_block_state9_io) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state8_io) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((tmp_2_reg_748 = ap_const_lv1_0) and (src_V_data_V_0_vld_out = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_state10_assign_proc : process(dst_V_data_V_1_ack_in, dst_V_keep_V_1_ack_in, dst_V_strb_V_1_ack_in, dst_V_user_V_1_ack_in, dst_V_last_V_1_ack_in, dst_V_id_V_1_ack_in, dst_V_dest_V_1_ack_in)
    begin
                ap_block_state10 <= ((dst_V_dest_V_1_ack_in = ap_const_logic_0) or (dst_V_id_V_1_ack_in = ap_const_logic_0) or (dst_V_last_V_1_ack_in = ap_const_logic_0) or (dst_V_user_V_1_ack_in = ap_const_logic_0) or (dst_V_strb_V_1_ack_in = ap_const_logic_0) or (dst_V_keep_V_1_ack_in = ap_const_logic_0) or (dst_V_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(src_V_data_V_0_vld_out, tmp_2_reg_748)
    begin
                ap_block_state3_pp0_stage0_iter1 <= ((tmp_2_reg_748 = ap_const_lv1_0) and (src_V_data_V_0_vld_out = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_io_assign_proc : process(dst_V_data_V_1_ack_in, ap_reg_pp0_iter5_tmp_2_reg_748)
    begin
                ap_block_state8_io <= ((ap_reg_pp0_iter5_tmp_2_reg_748 = ap_const_lv1_0) and (dst_V_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_io_assign_proc : process(dst_V_data_V_1_ack_in, ap_reg_pp0_iter6_tmp_2_reg_748)
    begin
                ap_block_state9_io <= ((ap_reg_pp0_iter6_tmp_2_reg_748 = ap_const_lv1_0) and (dst_V_data_V_1_ack_in = ap_const_logic_0));
    end process;

        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(tmp_2_fu_506_p2)
    begin
        if ((tmp_2_fu_506_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_cols_phi_fu_445_p4_assign_proc : process(ap_block_pp0_stage0, cols_reg_441, ap_reg_pp0_iter1_tmp_2_reg_748, cols_1_reg_872, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_reg_pp0_iter1_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_cols_phi_fu_445_p4 <= cols_1_reg_872;
        else 
            ap_phi_mux_cols_phi_fu_445_p4 <= cols_reg_441;
        end if; 
    end process;


    ap_phi_mux_rows_phi_fu_433_p4_assign_proc : process(ap_block_pp0_stage0, rows_reg_429, ap_reg_pp0_iter1_tmp_2_reg_748, rows_1_reg_867, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_reg_pp0_iter1_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_phi_mux_rows_phi_fu_433_p4 <= rows_1_reg_867;
        else 
            ap_phi_mux_rows_phi_fu_433_p4 <= rows_reg_429;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    blurVal_data_V_1_blu_fu_631_p3 <= 
        lb_val_0_data_V_q0 when (tmp_4_reg_718(0) = '1') else 
        blurVal_data_V_blurV_fu_625_p3;
    blurVal_data_V_blurV_fu_625_p3 <= 
        tmp_data_V_4_reg_757 when (tmp_3_reg_713(0) = '1') else 
        outputPxl_fu_118;
    cols_1_fu_610_p3 <= 
        ap_const_lv16_0 when (src_V_last_V_0_data_out(0) = '1') else 
        cols_2_fu_596_p2;
    cols_2_fu_596_p2 <= std_logic_vector(unsigned(ap_phi_mux_cols_phi_fu_445_p4) + unsigned(ap_const_lv16_1));
    dst_TDATA <= dst_V_data_V_1_data_out;

    dst_TDATA_blk_n_assign_proc : process(dst_V_data_V_1_state, ap_block_pp0_stage0, ap_enable_reg_pp0_iter6, ap_reg_pp0_iter5_tmp_2_reg_748, ap_enable_reg_pp0_iter7, ap_reg_pp0_iter6_tmp_2_reg_748)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_reg_pp0_iter6_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_reg_pp0_iter5_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            dst_TDATA_blk_n <= dst_V_data_V_1_state(1);
        else 
            dst_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_TDEST <= dst_V_dest_V_1_data_out;
    dst_TID <= dst_V_id_V_1_data_out;
    dst_TKEEP <= dst_V_keep_V_1_data_out;
    dst_TLAST <= dst_V_last_V_1_data_out;
    dst_TSTRB <= dst_V_strb_V_1_data_out;
    dst_TUSER <= dst_V_user_V_1_data_out;
    dst_TVALID <= dst_V_dest_V_1_state(0);
    dst_V_data_V_1_ack_in <= dst_V_data_V_1_state(1);
    dst_V_data_V_1_ack_out <= dst_TREADY;

    dst_V_data_V_1_data_out_assign_proc : process(dst_V_data_V_1_payload_A, dst_V_data_V_1_payload_B, dst_V_data_V_1_sel)
    begin
        if ((dst_V_data_V_1_sel = ap_const_logic_1)) then 
            dst_V_data_V_1_data_out <= dst_V_data_V_1_payload_B;
        else 
            dst_V_data_V_1_data_out <= dst_V_data_V_1_payload_A;
        end if; 
    end process;

    dst_V_data_V_1_load_A <= (not(dst_V_data_V_1_sel_wr) and dst_V_data_V_1_state_cmp_full);
    dst_V_data_V_1_load_B <= (dst_V_data_V_1_state_cmp_full and dst_V_data_V_1_sel_wr);
    dst_V_data_V_1_sel <= dst_V_data_V_1_sel_rd;
    dst_V_data_V_1_state_cmp_full <= '0' when (dst_V_data_V_1_state = ap_const_lv2_1) else '1';

    dst_V_data_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter6, ap_reg_pp0_iter5_tmp_2_reg_748, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter5_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            dst_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            dst_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_data_V_1_vld_out <= dst_V_data_V_1_state(0);
    dst_V_dest_V_1_ack_in <= dst_V_dest_V_1_state(1);
    dst_V_dest_V_1_ack_out <= dst_TREADY;

    dst_V_dest_V_1_data_out_assign_proc : process(dst_V_dest_V_1_payload_A, dst_V_dest_V_1_payload_B, dst_V_dest_V_1_sel)
    begin
        if ((dst_V_dest_V_1_sel = ap_const_logic_1)) then 
            dst_V_dest_V_1_data_out <= dst_V_dest_V_1_payload_B;
        else 
            dst_V_dest_V_1_data_out <= dst_V_dest_V_1_payload_A;
        end if; 
    end process;

    dst_V_dest_V_1_load_A <= (not(dst_V_dest_V_1_sel_wr) and dst_V_dest_V_1_state_cmp_full);
    dst_V_dest_V_1_load_B <= (dst_V_dest_V_1_state_cmp_full and dst_V_dest_V_1_sel_wr);
    dst_V_dest_V_1_sel <= dst_V_dest_V_1_sel_rd;
    dst_V_dest_V_1_state_cmp_full <= '0' when (dst_V_dest_V_1_state = ap_const_lv2_1) else '1';

    dst_V_dest_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter6, ap_reg_pp0_iter5_tmp_2_reg_748, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter5_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            dst_V_dest_V_1_vld_in <= ap_const_logic_1;
        else 
            dst_V_dest_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_dest_V_1_vld_out <= dst_V_dest_V_1_state(0);
    dst_V_id_V_1_ack_in <= dst_V_id_V_1_state(1);
    dst_V_id_V_1_ack_out <= dst_TREADY;

    dst_V_id_V_1_data_out_assign_proc : process(dst_V_id_V_1_payload_A, dst_V_id_V_1_payload_B, dst_V_id_V_1_sel)
    begin
        if ((dst_V_id_V_1_sel = ap_const_logic_1)) then 
            dst_V_id_V_1_data_out <= dst_V_id_V_1_payload_B;
        else 
            dst_V_id_V_1_data_out <= dst_V_id_V_1_payload_A;
        end if; 
    end process;

    dst_V_id_V_1_load_A <= (not(dst_V_id_V_1_sel_wr) and dst_V_id_V_1_state_cmp_full);
    dst_V_id_V_1_load_B <= (dst_V_id_V_1_state_cmp_full and dst_V_id_V_1_sel_wr);
    dst_V_id_V_1_sel <= dst_V_id_V_1_sel_rd;
    dst_V_id_V_1_state_cmp_full <= '0' when (dst_V_id_V_1_state = ap_const_lv2_1) else '1';

    dst_V_id_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter6, ap_reg_pp0_iter5_tmp_2_reg_748, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter5_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            dst_V_id_V_1_vld_in <= ap_const_logic_1;
        else 
            dst_V_id_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_id_V_1_vld_out <= dst_V_id_V_1_state(0);
    dst_V_keep_V_1_ack_in <= dst_V_keep_V_1_state(1);
    dst_V_keep_V_1_ack_out <= dst_TREADY;

    dst_V_keep_V_1_data_out_assign_proc : process(dst_V_keep_V_1_payload_A, dst_V_keep_V_1_payload_B, dst_V_keep_V_1_sel)
    begin
        if ((dst_V_keep_V_1_sel = ap_const_logic_1)) then 
            dst_V_keep_V_1_data_out <= dst_V_keep_V_1_payload_B;
        else 
            dst_V_keep_V_1_data_out <= dst_V_keep_V_1_payload_A;
        end if; 
    end process;

    dst_V_keep_V_1_load_A <= (not(dst_V_keep_V_1_sel_wr) and dst_V_keep_V_1_state_cmp_full);
    dst_V_keep_V_1_load_B <= (dst_V_keep_V_1_state_cmp_full and dst_V_keep_V_1_sel_wr);
    dst_V_keep_V_1_sel <= dst_V_keep_V_1_sel_rd;
    dst_V_keep_V_1_state_cmp_full <= '0' when (dst_V_keep_V_1_state = ap_const_lv2_1) else '1';

    dst_V_keep_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter6, ap_reg_pp0_iter5_tmp_2_reg_748, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter5_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            dst_V_keep_V_1_vld_in <= ap_const_logic_1;
        else 
            dst_V_keep_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_keep_V_1_vld_out <= dst_V_keep_V_1_state(0);
    dst_V_last_V_1_ack_in <= dst_V_last_V_1_state(1);
    dst_V_last_V_1_ack_out <= dst_TREADY;

    dst_V_last_V_1_data_out_assign_proc : process(dst_V_last_V_1_payload_A, dst_V_last_V_1_payload_B, dst_V_last_V_1_sel)
    begin
        if ((dst_V_last_V_1_sel = ap_const_logic_1)) then 
            dst_V_last_V_1_data_out <= dst_V_last_V_1_payload_B;
        else 
            dst_V_last_V_1_data_out <= dst_V_last_V_1_payload_A;
        end if; 
    end process;

    dst_V_last_V_1_load_A <= (not(dst_V_last_V_1_sel_wr) and dst_V_last_V_1_state_cmp_full);
    dst_V_last_V_1_load_B <= (dst_V_last_V_1_state_cmp_full and dst_V_last_V_1_sel_wr);
    dst_V_last_V_1_sel <= dst_V_last_V_1_sel_rd;
    dst_V_last_V_1_state_cmp_full <= '0' when (dst_V_last_V_1_state = ap_const_lv2_1) else '1';

    dst_V_last_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter6, ap_reg_pp0_iter5_tmp_2_reg_748, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter5_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            dst_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            dst_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_last_V_1_vld_out <= dst_V_last_V_1_state(0);
    dst_V_strb_V_1_ack_in <= dst_V_strb_V_1_state(1);
    dst_V_strb_V_1_ack_out <= dst_TREADY;

    dst_V_strb_V_1_data_out_assign_proc : process(dst_V_strb_V_1_payload_A, dst_V_strb_V_1_payload_B, dst_V_strb_V_1_sel)
    begin
        if ((dst_V_strb_V_1_sel = ap_const_logic_1)) then 
            dst_V_strb_V_1_data_out <= dst_V_strb_V_1_payload_B;
        else 
            dst_V_strb_V_1_data_out <= dst_V_strb_V_1_payload_A;
        end if; 
    end process;

    dst_V_strb_V_1_load_A <= (not(dst_V_strb_V_1_sel_wr) and dst_V_strb_V_1_state_cmp_full);
    dst_V_strb_V_1_load_B <= (dst_V_strb_V_1_state_cmp_full and dst_V_strb_V_1_sel_wr);
    dst_V_strb_V_1_sel <= dst_V_strb_V_1_sel_rd;
    dst_V_strb_V_1_state_cmp_full <= '0' when (dst_V_strb_V_1_state = ap_const_lv2_1) else '1';

    dst_V_strb_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter6, ap_reg_pp0_iter5_tmp_2_reg_748, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter5_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            dst_V_strb_V_1_vld_in <= ap_const_logic_1;
        else 
            dst_V_strb_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_strb_V_1_vld_out <= dst_V_strb_V_1_state(0);
    dst_V_user_V_1_ack_in <= dst_V_user_V_1_state(1);
    dst_V_user_V_1_ack_out <= dst_TREADY;

    dst_V_user_V_1_data_out_assign_proc : process(dst_V_user_V_1_payload_A, dst_V_user_V_1_payload_B, dst_V_user_V_1_sel)
    begin
        if ((dst_V_user_V_1_sel = ap_const_logic_1)) then 
            dst_V_user_V_1_data_out <= dst_V_user_V_1_payload_B;
        else 
            dst_V_user_V_1_data_out <= dst_V_user_V_1_payload_A;
        end if; 
    end process;

    dst_V_user_V_1_load_A <= (not(dst_V_user_V_1_sel_wr) and dst_V_user_V_1_state_cmp_full);
    dst_V_user_V_1_load_B <= (dst_V_user_V_1_state_cmp_full and dst_V_user_V_1_sel_wr);
    dst_V_user_V_1_sel <= dst_V_user_V_1_sel_rd;
    dst_V_user_V_1_state_cmp_full <= '0' when (dst_V_user_V_1_state = ap_const_lv2_1) else '1';

    dst_V_user_V_1_vld_in_assign_proc : process(ap_enable_reg_pp0_iter6, ap_reg_pp0_iter5_tmp_2_reg_748, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter5_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            dst_V_user_V_1_vld_in <= ap_const_logic_1;
        else 
            dst_V_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_user_V_1_vld_out <= dst_V_user_V_1_state(0);

    grp_fu_658_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_658_ce <= ap_const_logic_1;
        else 
            grp_fu_658_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_658_p1 <= ap_const_lv32_1010101(26 - 1 downto 0);

    grp_fu_663_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_663_ce <= ap_const_logic_1;
        else 
            grp_fu_663_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_663_p1 <= ap_const_lv32_10101(18 - 1 downto 0);
    icmp5_fu_584_p2 <= "0" when (tmp_10_fu_574_p4 = ap_const_lv15_0) else "1";
    icmp_fu_568_p2 <= "0" when (tmp_7_fu_558_p4 = ap_const_lv15_0) else "1";
    lb_val_0_data_V_address0 <= tmp_6_fu_546_p1(11 - 1 downto 0);

    lb_val_0_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lb_val_0_data_V_ce0 <= ap_const_logic_1;
        else 
            lb_val_0_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_0_data_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lb_val_0_data_V_ce1 <= ap_const_logic_1;
        else 
            lb_val_0_data_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_0_data_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter1_tmp_2_reg_748, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter1_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lb_val_0_data_V_we1 <= ap_const_logic_1;
        else 
            lb_val_0_data_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lb_val_0_dest_V_address0 <= tmp_6_fu_546_p1(11 - 1 downto 0);

    lb_val_0_dest_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lb_val_0_dest_V_ce0 <= ap_const_logic_1;
        else 
            lb_val_0_dest_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_0_dest_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lb_val_0_dest_V_ce1 <= ap_const_logic_1;
        else 
            lb_val_0_dest_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_0_dest_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter1_tmp_2_reg_748, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter1_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lb_val_0_dest_V_we1 <= ap_const_logic_1;
        else 
            lb_val_0_dest_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lb_val_0_id_V_address0 <= tmp_6_fu_546_p1(11 - 1 downto 0);

    lb_val_0_id_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lb_val_0_id_V_ce0 <= ap_const_logic_1;
        else 
            lb_val_0_id_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_0_id_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lb_val_0_id_V_ce1 <= ap_const_logic_1;
        else 
            lb_val_0_id_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_0_id_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter1_tmp_2_reg_748, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter1_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lb_val_0_id_V_we1 <= ap_const_logic_1;
        else 
            lb_val_0_id_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lb_val_0_keep_V_address0 <= tmp_6_fu_546_p1(11 - 1 downto 0);

    lb_val_0_keep_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lb_val_0_keep_V_ce0 <= ap_const_logic_1;
        else 
            lb_val_0_keep_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_0_keep_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lb_val_0_keep_V_ce1 <= ap_const_logic_1;
        else 
            lb_val_0_keep_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_0_keep_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter1_tmp_2_reg_748, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter1_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lb_val_0_keep_V_we1 <= ap_const_logic_1;
        else 
            lb_val_0_keep_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lb_val_0_last_V_address0 <= tmp_6_fu_546_p1(11 - 1 downto 0);

    lb_val_0_last_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lb_val_0_last_V_ce0 <= ap_const_logic_1;
        else 
            lb_val_0_last_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_0_last_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lb_val_0_last_V_ce1 <= ap_const_logic_1;
        else 
            lb_val_0_last_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_0_last_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter1_tmp_2_reg_748, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter1_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lb_val_0_last_V_we1 <= ap_const_logic_1;
        else 
            lb_val_0_last_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lb_val_0_strb_V_address0 <= tmp_6_fu_546_p1(11 - 1 downto 0);

    lb_val_0_strb_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lb_val_0_strb_V_ce0 <= ap_const_logic_1;
        else 
            lb_val_0_strb_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_0_strb_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lb_val_0_strb_V_ce1 <= ap_const_logic_1;
        else 
            lb_val_0_strb_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_0_strb_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter1_tmp_2_reg_748, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter1_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lb_val_0_strb_V_we1 <= ap_const_logic_1;
        else 
            lb_val_0_strb_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lb_val_0_user_V_address0 <= tmp_6_fu_546_p1(11 - 1 downto 0);

    lb_val_0_user_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lb_val_0_user_V_ce0 <= ap_const_logic_1;
        else 
            lb_val_0_user_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_0_user_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lb_val_0_user_V_ce1 <= ap_const_logic_1;
        else 
            lb_val_0_user_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_0_user_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter1_tmp_2_reg_748, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter1_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            lb_val_0_user_V_we1 <= ap_const_logic_1;
        else 
            lb_val_0_user_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lb_val_1_data_V_address0 <= tmp_6_fu_546_p1(11 - 1 downto 0);

    lb_val_1_data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            lb_val_1_data_V_ce0 <= ap_const_logic_1;
        else 
            lb_val_1_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_1_data_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            lb_val_1_data_V_ce1 <= ap_const_logic_1;
        else 
            lb_val_1_data_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_1_data_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter2_tmp_2_reg_748, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter2_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            lb_val_1_data_V_we1 <= ap_const_logic_1;
        else 
            lb_val_1_data_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lb_val_1_dest_V_address1 <= ap_reg_pp0_iter2_tmp_6_reg_799(11 - 1 downto 0);

    lb_val_1_dest_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            lb_val_1_dest_V_ce1 <= ap_const_logic_1;
        else 
            lb_val_1_dest_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_1_dest_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter2_tmp_2_reg_748, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter2_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            lb_val_1_dest_V_we1 <= ap_const_logic_1;
        else 
            lb_val_1_dest_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lb_val_1_id_V_address1 <= ap_reg_pp0_iter2_tmp_6_reg_799(11 - 1 downto 0);

    lb_val_1_id_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            lb_val_1_id_V_ce1 <= ap_const_logic_1;
        else 
            lb_val_1_id_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_1_id_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter2_tmp_2_reg_748, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter2_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            lb_val_1_id_V_we1 <= ap_const_logic_1;
        else 
            lb_val_1_id_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lb_val_1_keep_V_address1 <= ap_reg_pp0_iter2_tmp_6_reg_799(11 - 1 downto 0);

    lb_val_1_keep_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            lb_val_1_keep_V_ce1 <= ap_const_logic_1;
        else 
            lb_val_1_keep_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_1_keep_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter2_tmp_2_reg_748, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter2_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            lb_val_1_keep_V_we1 <= ap_const_logic_1;
        else 
            lb_val_1_keep_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lb_val_1_last_V_address1 <= ap_reg_pp0_iter2_tmp_6_reg_799(11 - 1 downto 0);

    lb_val_1_last_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            lb_val_1_last_V_ce1 <= ap_const_logic_1;
        else 
            lb_val_1_last_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_1_last_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter2_tmp_2_reg_748, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter2_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            lb_val_1_last_V_we1 <= ap_const_logic_1;
        else 
            lb_val_1_last_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lb_val_1_strb_V_address1 <= ap_reg_pp0_iter2_tmp_6_reg_799(11 - 1 downto 0);

    lb_val_1_strb_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            lb_val_1_strb_V_ce1 <= ap_const_logic_1;
        else 
            lb_val_1_strb_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_1_strb_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter2_tmp_2_reg_748, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter2_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            lb_val_1_strb_V_we1 <= ap_const_logic_1;
        else 
            lb_val_1_strb_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lb_val_1_user_V_address1 <= ap_reg_pp0_iter2_tmp_6_reg_799(11 - 1 downto 0);

    lb_val_1_user_V_ce1_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            lb_val_1_user_V_ce1 <= ap_const_logic_1;
        else 
            lb_val_1_user_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lb_val_1_user_V_we1_assign_proc : process(ap_block_pp0_stage0_11001, ap_reg_pp0_iter2_tmp_2_reg_748, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_reg_pp0_iter2_tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            lb_val_1_user_V_we1 <= ap_const_logic_1;
        else 
            lb_val_1_user_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    or_cond_fu_621_p2 <= (icmp_reg_857 and icmp5_reg_862);
    p_012_0_1_fu_671_p3 <= 
        streamOut_data_V_reg_919 when (tmp_8_reg_728(0) = '1') else 
        tmp_data_V_fu_114;
    p_012_0_2_fu_677_p3 <= 
        streamOut_data_V_1_reg_925 when (tmp_9_reg_733(0) = '1') else 
        p_012_0_1_fu_671_p3;
    p_012_0_3_fu_683_p3 <= 
        streamOut_data_V_reg_919 when (tmp_s_reg_738(0) = '1') else 
        p_012_0_2_fu_677_p3;
    pixels_1_fu_512_p2 <= std_logic_vector(unsigned(pixels_reg_453) + unsigned(ap_const_lv20_1));
    rows_1_fu_602_p3 <= 
        rows_2_fu_590_p2 when (src_V_last_V_0_data_out(0) = '1') else 
        ap_phi_mux_rows_phi_fu_433_p4;
    rows_2_fu_590_p2 <= std_logic_vector(unsigned(ap_phi_mux_rows_phi_fu_433_p4) + unsigned(ap_const_lv16_1));
    sel_SEBB_fu_638_p3 <= 
        lb_val_1_data_V_q0 when (tmp_5_reg_723(0) = '1') else 
        blurVal_data_V_1_blu_fu_631_p3;

    src_TDATA_blk_n_assign_proc : process(src_V_data_V_0_state, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_2_reg_748)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            src_TDATA_blk_n <= src_V_data_V_0_state(0);
        else 
            src_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_TREADY <= src_V_dest_V_0_state(1);
    src_V_data_V_0_ack_in <= src_V_data_V_0_state(1);

    src_V_data_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_2_reg_748, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            src_V_data_V_0_ack_out <= ap_const_logic_1;
        else 
            src_V_data_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    src_V_data_V_0_data_out_assign_proc : process(src_V_data_V_0_payload_A, src_V_data_V_0_payload_B, src_V_data_V_0_sel)
    begin
        if ((src_V_data_V_0_sel = ap_const_logic_1)) then 
            src_V_data_V_0_data_out <= src_V_data_V_0_payload_B;
        else 
            src_V_data_V_0_data_out <= src_V_data_V_0_payload_A;
        end if; 
    end process;

    src_V_data_V_0_load_A <= (src_V_data_V_0_state_cmp_full and not(src_V_data_V_0_sel_wr));
    src_V_data_V_0_load_B <= (src_V_data_V_0_state_cmp_full and src_V_data_V_0_sel_wr);
    src_V_data_V_0_sel <= src_V_data_V_0_sel_rd;
    src_V_data_V_0_state_cmp_full <= '0' when (src_V_data_V_0_state = ap_const_lv2_1) else '1';
    src_V_data_V_0_vld_in <= src_TVALID;
    src_V_data_V_0_vld_out <= src_V_data_V_0_state(0);
    src_V_dest_V_0_ack_in <= src_V_dest_V_0_state(1);

    src_V_dest_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_2_reg_748, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            src_V_dest_V_0_ack_out <= ap_const_logic_1;
        else 
            src_V_dest_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    src_V_dest_V_0_data_out_assign_proc : process(src_V_dest_V_0_payload_A, src_V_dest_V_0_payload_B, src_V_dest_V_0_sel)
    begin
        if ((src_V_dest_V_0_sel = ap_const_logic_1)) then 
            src_V_dest_V_0_data_out <= src_V_dest_V_0_payload_B;
        else 
            src_V_dest_V_0_data_out <= src_V_dest_V_0_payload_A;
        end if; 
    end process;

    src_V_dest_V_0_load_A <= (src_V_dest_V_0_state_cmp_full and not(src_V_dest_V_0_sel_wr));
    src_V_dest_V_0_load_B <= (src_V_dest_V_0_state_cmp_full and src_V_dest_V_0_sel_wr);
    src_V_dest_V_0_sel <= src_V_dest_V_0_sel_rd;
    src_V_dest_V_0_state_cmp_full <= '0' when (src_V_dest_V_0_state = ap_const_lv2_1) else '1';
    src_V_dest_V_0_vld_in <= src_TVALID;
    src_V_dest_V_0_vld_out <= src_V_dest_V_0_state(0);
    src_V_id_V_0_ack_in <= src_V_id_V_0_state(1);

    src_V_id_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_2_reg_748, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            src_V_id_V_0_ack_out <= ap_const_logic_1;
        else 
            src_V_id_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    src_V_id_V_0_data_out_assign_proc : process(src_V_id_V_0_payload_A, src_V_id_V_0_payload_B, src_V_id_V_0_sel)
    begin
        if ((src_V_id_V_0_sel = ap_const_logic_1)) then 
            src_V_id_V_0_data_out <= src_V_id_V_0_payload_B;
        else 
            src_V_id_V_0_data_out <= src_V_id_V_0_payload_A;
        end if; 
    end process;

    src_V_id_V_0_load_A <= (src_V_id_V_0_state_cmp_full and not(src_V_id_V_0_sel_wr));
    src_V_id_V_0_load_B <= (src_V_id_V_0_state_cmp_full and src_V_id_V_0_sel_wr);
    src_V_id_V_0_sel <= src_V_id_V_0_sel_rd;
    src_V_id_V_0_state_cmp_full <= '0' when (src_V_id_V_0_state = ap_const_lv2_1) else '1';
    src_V_id_V_0_vld_in <= src_TVALID;
    src_V_id_V_0_vld_out <= src_V_id_V_0_state(0);
    src_V_keep_V_0_ack_in <= src_V_keep_V_0_state(1);

    src_V_keep_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_2_reg_748, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            src_V_keep_V_0_ack_out <= ap_const_logic_1;
        else 
            src_V_keep_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    src_V_keep_V_0_data_out_assign_proc : process(src_V_keep_V_0_payload_A, src_V_keep_V_0_payload_B, src_V_keep_V_0_sel)
    begin
        if ((src_V_keep_V_0_sel = ap_const_logic_1)) then 
            src_V_keep_V_0_data_out <= src_V_keep_V_0_payload_B;
        else 
            src_V_keep_V_0_data_out <= src_V_keep_V_0_payload_A;
        end if; 
    end process;

    src_V_keep_V_0_load_A <= (src_V_keep_V_0_state_cmp_full and not(src_V_keep_V_0_sel_wr));
    src_V_keep_V_0_load_B <= (src_V_keep_V_0_state_cmp_full and src_V_keep_V_0_sel_wr);
    src_V_keep_V_0_sel <= src_V_keep_V_0_sel_rd;
    src_V_keep_V_0_state_cmp_full <= '0' when (src_V_keep_V_0_state = ap_const_lv2_1) else '1';
    src_V_keep_V_0_vld_in <= src_TVALID;
    src_V_keep_V_0_vld_out <= src_V_keep_V_0_state(0);
    src_V_last_V_0_ack_in <= src_V_last_V_0_state(1);

    src_V_last_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_2_reg_748, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            src_V_last_V_0_ack_out <= ap_const_logic_1;
        else 
            src_V_last_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    src_V_last_V_0_data_out_assign_proc : process(src_V_last_V_0_payload_A, src_V_last_V_0_payload_B, src_V_last_V_0_sel)
    begin
        if ((src_V_last_V_0_sel = ap_const_logic_1)) then 
            src_V_last_V_0_data_out <= src_V_last_V_0_payload_B;
        else 
            src_V_last_V_0_data_out <= src_V_last_V_0_payload_A;
        end if; 
    end process;

    src_V_last_V_0_load_A <= (src_V_last_V_0_state_cmp_full and not(src_V_last_V_0_sel_wr));
    src_V_last_V_0_load_B <= (src_V_last_V_0_state_cmp_full and src_V_last_V_0_sel_wr);
    src_V_last_V_0_sel <= src_V_last_V_0_sel_rd;
    src_V_last_V_0_state_cmp_full <= '0' when (src_V_last_V_0_state = ap_const_lv2_1) else '1';
    src_V_last_V_0_vld_in <= src_TVALID;
    src_V_last_V_0_vld_out <= src_V_last_V_0_state(0);
    src_V_strb_V_0_ack_in <= src_V_strb_V_0_state(1);

    src_V_strb_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_2_reg_748, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            src_V_strb_V_0_ack_out <= ap_const_logic_1;
        else 
            src_V_strb_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    src_V_strb_V_0_data_out_assign_proc : process(src_V_strb_V_0_payload_A, src_V_strb_V_0_payload_B, src_V_strb_V_0_sel)
    begin
        if ((src_V_strb_V_0_sel = ap_const_logic_1)) then 
            src_V_strb_V_0_data_out <= src_V_strb_V_0_payload_B;
        else 
            src_V_strb_V_0_data_out <= src_V_strb_V_0_payload_A;
        end if; 
    end process;

    src_V_strb_V_0_load_A <= (src_V_strb_V_0_state_cmp_full and not(src_V_strb_V_0_sel_wr));
    src_V_strb_V_0_load_B <= (src_V_strb_V_0_state_cmp_full and src_V_strb_V_0_sel_wr);
    src_V_strb_V_0_sel <= src_V_strb_V_0_sel_rd;
    src_V_strb_V_0_state_cmp_full <= '0' when (src_V_strb_V_0_state = ap_const_lv2_1) else '1';
    src_V_strb_V_0_vld_in <= src_TVALID;
    src_V_strb_V_0_vld_out <= src_V_strb_V_0_state(0);
    src_V_user_V_0_ack_in <= src_V_user_V_0_state(1);

    src_V_user_V_0_ack_out_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_2_reg_748, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_2_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            src_V_user_V_0_ack_out <= ap_const_logic_1;
        else 
            src_V_user_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    src_V_user_V_0_data_out_assign_proc : process(src_V_user_V_0_payload_A, src_V_user_V_0_payload_B, src_V_user_V_0_sel)
    begin
        if ((src_V_user_V_0_sel = ap_const_logic_1)) then 
            src_V_user_V_0_data_out <= src_V_user_V_0_payload_B;
        else 
            src_V_user_V_0_data_out <= src_V_user_V_0_payload_A;
        end if; 
    end process;

    src_V_user_V_0_load_A <= (src_V_user_V_0_state_cmp_full and not(src_V_user_V_0_sel_wr));
    src_V_user_V_0_load_B <= (src_V_user_V_0_state_cmp_full and src_V_user_V_0_sel_wr);
    src_V_user_V_0_sel <= src_V_user_V_0_sel_rd;
    src_V_user_V_0_state_cmp_full <= '0' when (src_V_user_V_0_state = ap_const_lv2_1) else '1';
    src_V_user_V_0_vld_in <= src_TVALID;
    src_V_user_V_0_vld_out <= src_V_user_V_0_state(0);
    streamOut_data_V_3_fu_645_p3 <= 
        sel_SEBB_fu_638_p3 when (or_cond_fu_621_p2(0) = '1') else 
        outputPxl_fu_118;
    tmp_10_fu_574_p4 <= ap_phi_mux_cols_phi_fu_445_p4(15 downto 1);
    tmp_1_fu_500_p2 <= "1" when (channelselector = ap_const_lv8_3) else "0";
    tmp_2_fu_506_p2 <= "1" when (pixels_reg_453 = ap_const_lv20_E1000) else "0";
    tmp_3_fu_464_p2 <= "1" when (kernelchc = ap_const_lv8_0) else "0";
    tmp_4_fu_470_p2 <= "1" when (kernelchc = ap_const_lv8_1) else "0";
    tmp_5_fu_476_p2 <= "1" when (kernelchc = ap_const_lv8_2) else "0";
    tmp_6_fu_546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_cols_phi_fu_445_p4),64));
    tmp_7_fu_558_p4 <= ap_phi_mux_rows_phi_fu_433_p4(15 downto 1);
    tmp_8_fu_482_p2 <= "1" when (channelselector = ap_const_lv8_0) else "0";
    tmp_9_fu_488_p2 <= "1" when (channelselector = ap_const_lv8_1) else "0";
    tmp_data_V_2_fu_689_p3 <= 
        ap_reg_pp0_iter5_streamOut_data_V_3_reg_912 when (tmp_1_reg_743(0) = '1') else 
        p_012_0_3_fu_683_p3;
    tmp_s_fu_494_p2 <= "1" when (channelselector = ap_const_lv8_2) else "0";
end behav;
