
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003499                       # Number of seconds simulated
sim_ticks                                  3498849342                       # Number of ticks simulated
final_tick                               531547310013                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  31321                       # Simulator instruction rate (inst/s)
host_op_rate                                    39651                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 108504                       # Simulator tick rate (ticks/s)
host_mem_usage                               16882096                       # Number of bytes of host memory used
host_seconds                                 32246.38                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1278608639                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        27008                       # Number of bytes read from this memory
system.physmem.bytes_read::total                28800                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        27264                       # Number of bytes written to this memory
system.physmem.bytes_written::total             27264                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data          211                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   225                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             213                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  213                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       512168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      7719109                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 8231278                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       512168                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             512168                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7792276                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7792276                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7792276                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       512168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      7719109                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               16023554                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                  8390527                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3121088                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2545386                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       209813                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1309039                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1216435                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           335610                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9344                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3121063                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17153619                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3121088                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1552045                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3808454                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1114467                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         505840                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1540290                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        101364                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8337496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.551273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.298327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4529042     54.32%     54.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           252169      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           470691      5.65%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           465524      5.58%     68.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           290384      3.48%     72.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           229673      2.75%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           146005      1.75%     76.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           136888      1.64%     78.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1817120     21.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8337496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.371978                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.044403                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3255920                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        499862                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3657329                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         22509                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         901868                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       526721                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           237                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20584961                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1312                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         901868                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3493046                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles           97391                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        79204                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3438233                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        327746                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19845743                       # Number of instructions processed by rename
system.switch_cpus.rename.IQFullEvents         135433                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        101233                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     27860955                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      92584699                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     92584699                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17168645                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10692268                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3513                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1690                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            919549                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1840549                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       936005                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        11818                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       334140                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18695812                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14867011                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        29420                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6357742                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     19454994                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      8337496                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.783151                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.896688                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2849546     34.18%     34.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1809259     21.70%     55.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1205689     14.46%     70.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       786231      9.43%     79.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       824973      9.89%     89.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       401578      4.82%     94.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       315172      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        71517      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        73531      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8337496                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           92836     72.26%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          18195     14.16%     86.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17450     13.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12436730     83.65%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       199499      1.34%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1691      0.01%     85.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1437929      9.67%     94.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       791162      5.32%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14867011                       # Type of FU issued
system.switch_cpus.iq.rate                   1.771880                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              128481                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008642                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38229413                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     25056973                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14525944                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       14995492                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        46752                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       720919                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          180                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       226637                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         901868                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           50417                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          8842                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18699197                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        37062                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1840549                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       936005                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1690                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           6901                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       129760                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       118076                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       247836                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14668394                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1372608                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       198611                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     5                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2145097                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2078755                       # Number of branches executed
system.switch_cpus.iew.exec_stores             772489                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.748209                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14530259                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14525944                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9257759                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26568035                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.731231                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.348455                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12313472                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6385740                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       212126                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7435628                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.656010                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.149035                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2813324     37.84%     37.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2086854     28.07%     65.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       867508     11.67%     77.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       431724      5.81%     83.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       431285      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       173760      2.34%     91.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       176474      2.37%     93.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        93946      1.26%     95.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       360753      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7435628                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12313472                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1828995                       # Number of memory references committed
system.switch_cpus.commit.loads               1119627                       # Number of loads committed
system.switch_cpus.commit.membars                1690                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1777365                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11093540                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       254005                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        360753                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25774087                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38300927                       # The number of ROB writes
system.switch_cpus.timesIdled                    3049                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   53031                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12313472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.839053                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.839053                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.191820                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.191820                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65894783                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20176228                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18902293                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3380                       # number of misc regfile writes
system.l2.replacements                            225                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           424290                       # Total number of references to valid blocks.
system.l2.sampled_refs                          32993                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.860001                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          7613.194655                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      13.963745                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     106.161711                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             119.373208                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           24915.306681                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.232336                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000426                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.003240                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.003643                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.760355                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data         3762                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3762                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1158                       # number of Writeback hits
system.l2.Writeback_hits::total                  1158                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data          3762                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3762                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data         3762                       # number of overall hits
system.l2.overall_hits::total                    3762                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          211                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   225                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          211                       # number of demand (read+write) misses
system.l2.demand_misses::total                    225                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          211                       # number of overall misses
system.l2.overall_misses::total                   225                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       645788                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data      6925518                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total         7571306                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       645788                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data      6925518                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          7571306                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       645788                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data      6925518                       # number of overall miss cycles
system.l2.overall_miss_latency::total         7571306                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         3973                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                3987                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1158                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1158                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         3973                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3987                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         3973                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3987                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.053108                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.056433                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.053108                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056433                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.053108                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056433                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 46127.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 32822.360190                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 33650.248889                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 46127.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 32822.360190                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 33650.248889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 46127.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 32822.360190                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 33650.248889                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  213                       # number of writebacks
system.l2.writebacks::total                       213                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          211                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              225                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               225                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              225                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       564093                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      5713277                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total      6277370                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       564093                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data      5713277                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      6277370                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       564093                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data      5713277                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      6277370                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.053108                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.056433                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.053108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056433                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.053108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.056433                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 40292.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 27077.142180                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 27899.422222                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 40292.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 27077.142180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 27899.422222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 40292.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 27077.142180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 27899.422222                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                462.963721                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001547923                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    463                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2163170.460043                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    13.963721                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            449                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.022378                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.719551                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.741929                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1540274                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1540274                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1540274                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1540274                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1540274                       # number of overall hits
system.cpu.icache.overall_hits::total         1540274                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       779543                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       779543                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       779543                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       779543                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       779543                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       779543                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1540290                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1540290                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1540290                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1540290                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1540290                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1540290                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 48721.437500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48721.437500                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 48721.437500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48721.437500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 48721.437500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48721.437500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       660458                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       660458                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       660458                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       660458                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       660458                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       660458                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 47175.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47175.571429                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 47175.571429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47175.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 47175.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47175.571429                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   3973                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                153406916                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   4229                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               36274.986049                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   219.000479                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      36.999521                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.855471                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.144529                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1047208                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1047208                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       706041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         706041                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1690                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1690                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1690                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1690                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1753249                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1753249                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1753249                       # number of overall hits
system.cpu.dcache.overall_hits::total         1753249                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        10259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10259                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        10259                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10259                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        10259                       # number of overall misses
system.cpu.dcache.overall_misses::total         10259                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    241452428                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    241452428                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    241452428                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    241452428                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    241452428                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    241452428                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1057467                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1057467                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       706041                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       706041                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1763508                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1763508                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1763508                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1763508                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009701                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009701                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.005817                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005817                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.005817                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005817                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 23535.668974                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23535.668974                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 23535.668974                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23535.668974                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 23535.668974                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23535.668974                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1158                       # number of writebacks
system.cpu.dcache.writebacks::total              1158                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         6286                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6286                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         6286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         6286                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6286                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         3973                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3973                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         3973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3973                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         3973                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3973                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     32603567                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32603567                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     32603567                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     32603567                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     32603567                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     32603567                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003757                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003757                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002253                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002253                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002253                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002253                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  8206.284168                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8206.284168                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  8206.284168                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8206.284168                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  8206.284168                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8206.284168                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
