<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6487102 - Memory module having buffer for isolating stacked memory devices - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Memory module having buffer for isolating stacked memory devices"><meta name="DC.contributor" content="John B. Halbert" scheme="inventor"><meta name="DC.contributor" content="Randy M. Bonella" scheme="inventor"><meta name="DC.contributor" content="Intel Corporation" scheme="assignee"><meta name="DC.date" content="2000-9-18" scheme="dateSubmitted"><meta name="DC.description" content="The present invention utilizes a buffer to isolate a stack of memory devices, thereby taking advantage of the increased memory density available from stacked memory devices while reducing capacitive loading. A memory module in accordance with the present invention may include a stack of memory devices and a buffer coupled to the first and second memory devices and arranged to capacitively isolate the first and second memory devices from a bus. In a memory system in accordance with the present invention, multiple buffered stacks of memory devices are preferably coupled in a point-to-point arrangement, thereby further reducing capacitive loading."><meta name="DC.date" content="2002-11-26" scheme="issued"><meta name="DC.relation" content="US:5517057" scheme="references"><meta name="DC.relation" content="US:5581498" scheme="references"><meta name="DC.relation" content="US:5943254" scheme="references"><meta name="DC.relation" content="US:5953215" scheme="references"><meta name="DC.relation" content="US:5963716" scheme="references"><meta name="citation_patent_number" content="US:6487102"><meta name="citation_patent_application_number" content="US:09/666,528"><link rel="canonical" href="http://www.google.com/patents/US6487102"/><meta property="og:url" content="http://www.google.com/patents/US6487102"/><meta name="title" content="Patent US6487102 - Memory module having buffer for isolating stacked memory devices"/><meta name="description" content="The present invention utilizes a buffer to isolate a stack of memory devices, thereby taking advantage of the increased memory density available from stacked memory devices while reducing capacitive loading. A memory module in accordance with the present invention may include a stack of memory devices and a buffer coupled to the first and second memory devices and arranged to capacitively isolate the first and second memory devices from a bus. In a memory system in accordance with the present invention, multiple buffered stacks of memory devices are preferably coupled in a point-to-point arrangement, thereby further reducing capacitive loading."/><meta property="og:title" content="Patent US6487102 - Memory module having buffer for isolating stacked memory devices"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("jaftU6qeKbHjsATCpIEI"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("NOR"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("jaftU6qeKbHjsATCpIEI"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("NOR"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6487102?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6487102"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=4W9dBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6487102&amp;usg=AFQjCNHTjOJMQgVhs-f0tM40urZbAwCYGA" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6487102.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6487102.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6487102" style="display:none"><span itemprop="description">The present invention utilizes a buffer to isolate a stack of memory devices, thereby taking advantage of the increased memory density available from stacked memory devices while reducing capacitive loading. A memory module in accordance with the present invention may include a stack of memory devices...</span><span itemprop="url">http://www.google.com/patents/US6487102?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6487102 - Memory module having buffer for isolating stacked memory devices</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6487102 - Memory module having buffer for isolating stacked memory devices" title="Patent US6487102 - Memory module having buffer for isolating stacked memory devices"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6487102 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/666,528</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Nov 26, 2002</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Sep 18, 2000</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Sep 18, 2000</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6747887">US6747887</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20030035312">US20030035312</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09666528, </span><span class="patent-bibdata-value">666528, </span><span class="patent-bibdata-value">US 6487102 B1, </span><span class="patent-bibdata-value">US 6487102B1, </span><span class="patent-bibdata-value">US-B1-6487102, </span><span class="patent-bibdata-value">US6487102 B1, </span><span class="patent-bibdata-value">US6487102B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22John+B.+Halbert%22">John B. Halbert</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Randy+M.+Bonella%22">Randy M. Bonella</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Intel+Corporation%22">Intel Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6487102.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6487102.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6487102.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (5),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (83),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (10),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (6)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=4W9dBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6487102&usg=AFQjCNG3YYGunX3sbUso0c7dLu5OYS5tyA">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=4W9dBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6487102&usg=AFQjCNFtEUpCmFNZNHyTKFP49_TyIxMe-Q">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=4W9dBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6487102B1%26KC%3DB1%26FT%3DD&usg=AFQjCNEy5vbgJVPJMwSU19Zs3WHgXoTijQ">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55019386" lang="EN" load-source="patent-office">Memory module having buffer for isolating stacked memory devices</invention-title></span><br><span class="patent-number">US 6487102 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50414880" lang="EN" load-source="patent-office"> <div class="abstract">The present invention utilizes a buffer to isolate a stack of memory devices, thereby taking advantage of the increased memory density available from stacked memory devices while reducing capacitive loading. A memory module in accordance with the present invention may include a stack of memory devices and a buffer coupled to the first and second memory devices and arranged to capacitively isolate the first and second memory devices from a bus. In a memory system in accordance with the present invention, multiple buffered stacks of memory devices are preferably coupled in a point-to-point arrangement, thereby further reducing capacitive loading.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(3)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6487102B1/US06487102-20021126-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6487102B1/US06487102-20021126-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6487102B1/US06487102-20021126-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6487102B1/US06487102-20021126-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6487102B1/US06487102-20021126-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6487102B1/US06487102-20021126-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(26)</span></span></div><div class="patent-text"><div mxw-id="PCLM8396900" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6487102-B1-CLM-00001" class="claim">
      <div class="claim-text">1. A memory system comprising:</div>
      <div class="claim-text">a first memory device; </div>
      <div class="claim-text">a second memory device stacked on the first memory device; </div>
      <div class="claim-text">a first buffer coupled to the first and second memory devices; </div>
      <div class="claim-text">a third memory device; </div>
      <div class="claim-text">a fourth memory device stacked on the third memory device; and </div>
      <div class="claim-text">a second buffer coupled to the third and fourth memory devices and to the first buffer. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6487102-B1-CLM-00002" class="claim">
      <div class="claim-text">2. A memory system according to <claim-ref idref="US-6487102-B1-CLM-00001">claim 1</claim-ref> wherein the first buffer is adapted to receive a signal and redrive the signal to the second buffer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6487102-B1-CLM-00003" class="claim">
      <div class="claim-text">3. A memory system according to <claim-ref idref="US-6487102-B1-CLM-00001">claim 1</claim-ref> wherein the first buffer is adapted to receive a plurality of signals and redrive the plurality of signals to the second buffer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6487102-B1-CLM-00004" class="claim">
      <div class="claim-text">4. A memory system according to <claim-ref idref="US-6487102-B1-CLM-00001">claim 1</claim-ref> further comprising a memory controller coupled to the first buffer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6487102-B1-CLM-00005" class="claim">
      <div class="claim-text">5. A memory system according to <claim-ref idref="US-6487102-B1-CLM-00004">claim 4</claim-ref> wherein the memory controller, the first buffer, and the second buffer are coupled together in a multi-drop arrangement.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6487102-B1-CLM-00006" class="claim">
      <div class="claim-text">6. A memory system according to <claim-ref idref="US-6487102-B1-CLM-00004">claim 4</claim-ref> wherein the memory controller, the first buffer, and the second buffer are coupled together in a point-to-point arrangement.</div>
    </div>
    </div> <div class="claim"> <div num="7" id="US-6487102-B1-CLM-00007" class="claim">
      <div class="claim-text">7. A memory module comprising:</div>
      <div class="claim-text">a first memory device; </div>
      <div class="claim-text">a second memory device stacked on the first memory device; and </div>
      <div class="claim-text">a buffer coupled to the first and second memory devices and arranged to capacitively isolate the first and second memory devices from a bus, wherein the buffer is not stacked with the first and second memory devices. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6487102-B1-CLM-00008" class="claim">
      <div class="claim-text">8. A memory module according to <claim-ref idref="US-6487102-B1-CLM-00007">claim 7</claim-ref> further comprising a third memory device stacked on the second memory device and coupled to the buffer.</div>
    </div>
    </div> <div class="claim"> <div num="9" id="US-6487102-B1-CLM-00009" class="claim">
      <div class="claim-text">9. A memory module comprising:</div>
      <div class="claim-text">a first memory device; </div>
      <div class="claim-text">a second memory device stacked on the first memory device; and </div>
      <div class="claim-text">a buffer coupled to the first and second memory devices and arranged to capacitively isolate the first and second memory devices from a bus; </div>
      <div class="claim-text">wherein the module is fabricated on a circuit board and further comprises a connector attached to the circuit board and adapted to couple the module to the bus. </div>
    </div>
    </div> <div class="claim"> <div num="10" id="US-6487102-B1-CLM-00010" class="claim">
      <div class="claim-text">10. A memory module comprising:</div>
      <div class="claim-text">a first memory device; </div>
      <div class="claim-text">a second memory device stacked on the first memory device; and </div>
      <div class="claim-text">a buffer coupled to the first and second memory devices and arranged to capacitively isolate the first and second memory devices from a bus; </div>
      <div class="claim-text">wherein the memory module is adapted to receive a signal from the bus and to redrive the signal to another memory module. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6487102-B1-CLM-00011" class="claim">
      <div class="claim-text">11. A memory module according to <claim-ref idref="US-6487102-B1-CLM-00010">claim 10</claim-ref> wherein the memory module is adapted to receive a plurality of signals from the bus and to redrive the plurality of signals to another memory module.</div>
    </div>
    </div> <div class="claim"> <div num="12" id="US-6487102-B1-CLM-00012" class="claim">
      <div class="claim-text">12. A memory module comprising:</div>
      <div class="claim-text">a first memory device; </div>
      <div class="claim-text">a second memory device stacked on the first memory device; and </div>
      <div class="claim-text">a buffer coupled to the first and second memory devices and arranged to capacitively isolate the first and second memory devices from a bus; </div>
      <div class="claim-text">wherein the buffer is adapted to receive a signal from the bus and to redrive the signal to another memory module. </div>
    </div>
    </div> <div class="claim"> <div num="13" id="US-6487102-B1-CLM-00013" class="claim">
      <div class="claim-text">13. A memory system comprising:</div>
      <div class="claim-text">a bus; </div>
      <div class="claim-text">a stack of memory devices; </div>
      <div class="claim-text">a buffer coupled between the stack of memory devices and the bus; </div>
      <div class="claim-text">a second stack of memory devices; and </div>
      <div class="claim-text">a second buffer coupled between the second stack of memory devices and the bus; </div>
      <div class="claim-text">wherein the stacks of memory devices are not stacked on the buffers. </div>
    </div>
    </div> <div class="claim"> <div num="14" id="US-6487102-B1-CLM-00014" class="claim">
      <div class="claim-text">14. A memory system comprising:</div>
      <div class="claim-text">a bus; </div>
      <div class="claim-text">a stack of memory devices; </div>
      <div class="claim-text">a first buffer coupled between the stack of memory devices and the bus; </div>
      <div class="claim-text">a second stack of memory devices; and </div>
      <div class="claim-text">a second buffer coupled between the second stack of memory devices and the first buffer. </div>
    </div>
    </div> <div class="claim"> <div num="15" id="US-6487102-B1-CLM-00015" class="claim">
      <div class="claim-text">15. A memory system comprising:</div>
      <div class="claim-text">a bus; </div>
      <div class="claim-text">a stack of memory devices; </div>
      <div class="claim-text">a buffer coupled between the stack of memory devices and the memory bus; and </div>
      <div class="claim-text">a memory controller coupled to the bus. </div>
    </div>
    </div> <div class="claim"> <div num="16" id="US-6487102-B1-CLM-00016" class="claim">
      <div class="claim-text">16. A memory system comprising:</div>
      <div class="claim-text">a bus; </div>
      <div class="claim-text">a stack of memory devices; and </div>
      <div class="claim-text">a buffer coupled between the stack of memory devices and the memory bus; </div>
      <div class="claim-text">wherein the stack of memory devices is mounted on a memory module. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6487102-B1-CLM-00017" class="claim">
      <div class="claim-text">17. A memory system according to <claim-ref idref="US-6487102-B1-CLM-00016">claim 16</claim-ref> wherein the buffer is mounted on the memory module.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6487102-B1-CLM-00018" class="claim">
      <div class="claim-text">18. A memory system according to <claim-ref idref="US-6487102-B1-CLM-00016">claim 16</claim-ref> wherein the bus is fabricated on a circuit board and the buffer is mounted on the circuit board.</div>
    </div>
    </div> <div class="claim"> <div num="19" id="US-6487102-B1-CLM-00019" class="claim">
      <div class="claim-text">19. A memory system comprising:</div>
      <div class="claim-text">a bus; </div>
      <div class="claim-text">a plurality of stacks of memory devices; </div>
      <div class="claim-text">a buffer coupled between the plurality of stacks of memory devices and the bus; </div>
      <div class="claim-text">a second plurality of stacks of memory devices; and </div>
      <div class="claim-text">a second buffer coupled between the second plurality of stacks of memory devices and the bus. </div>
    </div>
    </div> <div class="claim"> <div num="20" id="US-6487102-B1-CLM-00020" class="claim">
      <div class="claim-text">20. A memory system comprising:</div>
      <div class="claim-text">a bus; </div>
      <div class="claim-text">a plurality of stacks of memory devices; </div>
      <div class="claim-text">a buffer coupled between the plurality of stacks of memory devices and the bus; </div>
      <div class="claim-text">a second plurality of stacks of memory devices; and </div>
      <div class="claim-text">a second buffer coupled between the second plurality of stacks of memory devices and the first buffer. </div>
    </div>
    </div> <div class="claim"> <div num="21" id="US-6487102-B1-CLM-00021" class="claim">
      <div class="claim-text">21. A memory system comprising:</div>
      <div class="claim-text">a bus; </div>
      <div class="claim-text">a plurality of stacks of memory devices; and </div>
      <div class="claim-text">a buffer coupled between the plurality of stacks of memory devices and the bus; </div>
      <div class="claim-text">wherein the buffer is adapted to receive a signal from the bus and redrive the signal to another buffer. </div>
    </div>
    </div> <div class="claim"> <div num="22" id="US-6487102-B1-CLM-00022" class="claim">
      <div class="claim-text">22. A memory module comprising:</div>
      <div class="claim-text">a circuit board; </div>
      <div class="claim-text">a first stack of memory devices mounted on the circuit board; </div>
      <div class="claim-text">a second stack of memory device mounted on the circuit board; and </div>
      <div class="claim-text">a buffer mounted on the circuit board and coupled to the first and second stacks of memory devices. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="23" id="US-6487102-B1-CLM-00023" class="claim">
      <div class="claim-text">23. A memory module according to <claim-ref idref="US-6487102-B1-CLM-00022">claim 22</claim-ref> wherein the buffer is adapted to redrive signals.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="24" id="US-6487102-B1-CLM-00024" class="claim">
      <div class="claim-text">24. A memory module according to <claim-ref idref="US-6487102-B1-CLM-00022">claim 22</claim-ref> further comprising:</div>
      <div class="claim-text">a third stack of memory devices mounted on the circuit board; </div>
      <div class="claim-text">a fourth stack of memory devices mounted on the circuit board; and </div>
      <div class="claim-text">a second buffer mounted on the circuit board and coupled to the third and fourth stacks of memory devices. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="25" id="US-6487102-B1-CLM-00025" class="claim">
      <div class="claim-text">25. A memory module according to <claim-ref idref="US-6487102-B1-CLM-00024">claim 24</claim-ref> wherein the first buffer is adapted to redrive signals to another module.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="26" id="US-6487102-B1-CLM-00026" class="claim">
      <div class="claim-text">26. A memory module according to <claim-ref idref="US-6487102-B1-CLM-00024">claim 24</claim-ref> wherein the first buffer is adapted to redrive signals to the second buffer.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES53673276" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND OF THE INVENTION</heading> <p>FIG. 1 is a block diagram of a prior art memory system. The system of FIG. 1 includes three memory modules <b>10</b>, <b>12</b>, and <b>14</b> that are coupled to a memory controller <b>16</b> through a bus <b>18</b>. Each memory module is fabricated on a circuit board that plugs into a connector <b>20</b> on a mother board <b>22</b>. Each module includes multiple memory devices <b>24</b>, <b>26</b>, and <b>28</b> that are coupled to the bus <b>18</b> to allow the memory controller to access the memory devices.</p>
    <p>To increase the memory density of the modules, memory devices can be stacked on top of each other, thereby increasing the memory capacity of each module without increasing the space required on the circuit board. Stacking memory devices, however, increases the capacitive loading of the signals on the bus. For example, from the perspective of the memory controller <b>16</b>, each data line in the bus <b>18</b> has a total capacitance that equals the sum of the capacitance of each portion of the signal line running through sections A, B, and C of the bus, plus the capacitance of the portion of the data line in sections <b>30</b>, <b>32</b>, and <b>34</b> that couple the memory devices to the bus, plus the sum of the input capacitance of all of the memory devices (which are attached to sections <b>30</b>, <b>32</b>, and <b>34</b> in parallel). If additional memory devices are stacked on devices <b>24</b>, <b>26</b>, and <b>28</b>, then the capacitance of the additional devices are added to the total capacitance seen by the controller. Therefore, when the memory controller drives a data signal onto the bus, it must overcome the combined capacitance of all of the stacked memory devices. This heavy capacitive loading reduces the maximum operating speed and increases the power consumption by the memory system, especially at higher operating frequencies.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 is a block diagram of a prior art memory system.</p>
    <p>FIG. 2 is a block diagram of an embodiment of a memory module in accordance with the present invention.</p>
    <p>FIG. 3 is a side view showing the mechanical arrangement of an embodiment of a memory module in accordance with the present invention.</p>
    <p>FIG. 4 is a block diagram of an embodiment of a memory system in accordance with the present invention.</p>
    <heading>DETAILED DESCRIPTION</heading> <p>FIG. 2 is a block diagram of an embodiment of a memory module <b>100</b> in accordance with the present invention. Module <b>100</b> includes a first memory device <b>104</b> which is mounted on a circuit board <b>108</b>. A second memory device <b>106</b> is stacked on top of the first memory device to form a stack <b>102</b>. A buffer <b>110</b> is mounted on the circuit board and electrically coupled to the memory devices <b>104</b> and <b>106</b> through signal lines <b>112</b>. A connector <b>114</b> is attached to the circuit board for coupling the memory module to a bus that leads to a memory controller on another circuit board, e.g., a computer mother board. The buffer <b>110</b> is arranged to capacitively isolate the stack of memory devices from the bus. Therefore, the capacitive loading seen by a memory controller (or other device) driving the bus is reduced. This increases the maximum operating speed of the memory module and reduces power consumption.</p>
    <p>The buffer <b>110</b> sends and receives signals to and from the memory controller through connector <b>114</b> over signal lines <b>120</b>. In a preferred embodiment, the buffer <b>110</b> is designed to receive signals from the memory controller over a first bus and redrive them back out the connector over signal lines <b>122</b> (shown in broken lines) and to a second memory module over a second bus.</p>
    <p>FIG. 3 is a side view showing the mechanical arrangement of an embodiment of a memory module in accordance with the present invention. The stack <b>102</b> can be extended to include additional memory devices (shown in broken lines). Additional stacks can also be added, and they can be buffered by the first buffer <b>110</b>, or a separate buffer can be used for each stack.</p>
    <p>FIG. 4 is a block diagram of an embodiment of a memory system in accordance with the present invention. The system of FIG. 4 includes two modules <b>100</b>A and <b>100</b>B coupled to a memory controller <b>116</b> on a computer mother board <b>117</b> through a bus system <b>118</b> which includes buses <b>118</b>A and <b>118</b>B. The modules may be coupled through connectors <b>130</b>A and <b>130</b>B which plug into connectors <b>132</b>A and <b>132</b>B, respectively, on the mother board. Each module a stack of memory devices <b>102</b>A, <b>102</b>B and a buffer <b>110</b>A, <b>110</b>B that isolates the corresponding stack from the bus system. In the example of FIG. 4, the modules are coupled to the memory controller in a point-to-point arrangement. That is, the memory controller <b>116</b> is coupled to module <b>100</b>A, which is designed to receive signals from the memory controller and redrive them to module <b>100</b>B. The use of point-to-point wiring further reduces the capacitive loading seen by the memory controller. Alternatively, the modules <b>110</b>A and <b>110</b>B and memory controller <b>116</b> may be coupled together in a multi-drop arrangement in which both of the modules are essentially coupled in parallel on a single bus.</p>
    <p>The memory controller <b>116</b> is shown in FIG. 4 as part of a central processing unit (CPU) <b>126</b>, however, it may alternatively be implemented as one chip of a chipset, or in any other suitable form. The memory system shown in FIG. 4 includes two memory modules for purposes of illustration, but may be implemented with only a single memory module or with any number of modules. The buffers need not be mounted on the memory modules, but can also be mounted on the mother board or any other device on which the bus system resides. Moreover, the stacks of memory devices need not be mounted on modules. Instead, an entire memory system in accordance with the present invention may be fabricated on a single circuit board including the memory controller, bus, stacks of memory devices, and buffers arranged to capacitively isolate the stacks from the bus. The advantages of the present invention can be realized wherever memory devices are stacked by buffering the stack from other components, thereby reducing the capacitance load seen by the other component.</p>
    <p>Having described and illustrated the principles of the invention in some preferred embodiments thereof, it should be apparent that the invention can be modified in arrangement and detail without departing from such principles. We claim all modifications and variations coming within the spirit and scope of the following claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5517057">US5517057</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 26, 1995</td><td class="patent-data-table-td patent-date-value">May 14, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Electronic modules with interconnected surface metallization layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5581498">US5581498</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 20, 1994</td><td class="patent-data-table-td patent-date-value">Dec 3, 1996</td><td class="patent-data-table-td ">Irvine Sensors Corporation</td><td class="patent-data-table-td ">For use in an electronic host system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5943254">US5943254</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 28, 1997</td><td class="patent-data-table-td patent-date-value">Aug 24, 1999</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Multichip semiconductor structures with consolidated circuitry and programmable ESD protection for input/output nodes</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5953215">US5953215</a></td><td class="patent-data-table-td patent-date-value">Jun 26, 1998</td><td class="patent-data-table-td patent-date-value">Sep 14, 1999</td><td class="patent-data-table-td ">Karabatsos; Chris</td><td class="patent-data-table-td ">For enhancing the performance of an electronic system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5963716">US5963716</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 2, 1996</td><td class="patent-data-table-td patent-date-value">Oct 5, 1999</td><td class="patent-data-table-td ">Hewlett-Packard Company</td><td class="patent-data-table-td ">Bi-directional data stream decompression</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6639820">US6639820</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 27, 2002</td><td class="patent-data-table-td patent-date-value">Oct 28, 2003</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory buffer arrangement</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6731154">US6731154</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 1, 2002</td><td class="patent-data-table-td patent-date-value">May 4, 2004</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Global voltage buffer for voltage islands</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6820163">US6820163</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 18, 2000</td><td class="patent-data-table-td patent-date-value">Nov 16, 2004</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Buffering data transfer between a chipset and memory modules</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7000062">US7000062</a></td><td class="patent-data-table-td patent-date-value">Feb 10, 2005</td><td class="patent-data-table-td patent-date-value">Feb 14, 2006</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">System and method featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7003618">US7003618</a></td><td class="patent-data-table-td patent-date-value">Mar 11, 2005</td><td class="patent-data-table-td patent-date-value">Feb 21, 2006</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">System featuring memory modules that include an integrated circuit buffer devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7010642">US7010642</a></td><td class="patent-data-table-td patent-date-value">Sep 28, 2004</td><td class="patent-data-table-td patent-date-value">Mar 7, 2006</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">System featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7010658">US7010658</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2003</td><td class="patent-data-table-td patent-date-value">Mar 7, 2006</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Transceiver with latency alignment circuitry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7017002">US7017002</a></td><td class="patent-data-table-td patent-date-value">Sep 28, 2004</td><td class="patent-data-table-td patent-date-value">Mar 21, 2006</td><td class="patent-data-table-td ">Rambus, Inc.</td><td class="patent-data-table-td ">System featuring a master device, a buffer device and a plurality of integrated circuit memory devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7051151">US7051151</a></td><td class="patent-data-table-td patent-date-value">Oct 15, 2002</td><td class="patent-data-table-td patent-date-value">May 23, 2006</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Integrated circuit buffer device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7062597">US7062597</a></td><td class="patent-data-table-td patent-date-value">Jul 23, 2003</td><td class="patent-data-table-td patent-date-value">Jun 13, 2006</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Integrated circuit buffer device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7065622">US7065622</a></td><td class="patent-data-table-td patent-date-value">Feb 15, 2005</td><td class="patent-data-table-td patent-date-value">Jun 20, 2006</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Transceiver with latency alignment circuitry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7072201">US7072201</a></td><td class="patent-data-table-td patent-date-value">May 26, 2004</td><td class="patent-data-table-td patent-date-value">Jul 4, 2006</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Memory module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7124270">US7124270</a></td><td class="patent-data-table-td patent-date-value">Mar 11, 2005</td><td class="patent-data-table-td patent-date-value">Oct 17, 2006</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Transceiver with latency alignment circuitry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7127629">US7127629</a></td><td class="patent-data-table-td patent-date-value">Jun 3, 2003</td><td class="patent-data-table-td patent-date-value">Oct 24, 2006</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Redriving a data signal responsive to either a sampling clock signal or stable clock signal dependent on a mode signal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7143207">US7143207</a></td><td class="patent-data-table-td patent-date-value">Nov 14, 2003</td><td class="patent-data-table-td patent-date-value">Nov 28, 2006</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Data accumulation between data path having redrive circuit and memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7149841">US7149841</a></td><td class="patent-data-table-td patent-date-value">Mar 31, 2003</td><td class="patent-data-table-td patent-date-value">Dec 12, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Memory devices with buffered command address bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7165153">US7165153</a></td><td class="patent-data-table-td patent-date-value">Jun 4, 2003</td><td class="patent-data-table-td patent-date-value">Jan 16, 2007</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory channel with unidirectional links</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7194581">US7194581</a></td><td class="patent-data-table-td patent-date-value">Jun 3, 2003</td><td class="patent-data-table-td patent-date-value">Mar 20, 2007</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory channel with hot add/remove</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7200710">US7200710</a></td><td class="patent-data-table-td patent-date-value">May 17, 2005</td><td class="patent-data-table-td patent-date-value">Apr 3, 2007</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Buffer device and method of operation in a buffer device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7200787">US7200787</a></td><td class="patent-data-table-td patent-date-value">Jun 3, 2003</td><td class="patent-data-table-td patent-date-value">Apr 3, 2007</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory channel utilizing permuting status patterns</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7206896">US7206896</a></td><td class="patent-data-table-td patent-date-value">Apr 29, 2005</td><td class="patent-data-table-td patent-date-value">Apr 17, 2007</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Integrated circuit buffer device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7206897">US7206897</a></td><td class="patent-data-table-td patent-date-value">May 13, 2005</td><td class="patent-data-table-td patent-date-value">Apr 17, 2007</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Memory module having an integrated circuit buffer device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7212423">US7212423</a></td><td class="patent-data-table-td patent-date-value">May 31, 2004</td><td class="patent-data-table-td patent-date-value">May 1, 2007</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory agent core clock aligned to lane</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7219294">US7219294</a></td><td class="patent-data-table-td patent-date-value">Nov 14, 2003</td><td class="patent-data-table-td patent-date-value">May 15, 2007</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Early CRC delivery for partial frame</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7221614">US7221614</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 14, 2005</td><td class="patent-data-table-td patent-date-value">May 22, 2007</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Stacked semiconductor memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7327590">US7327590</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 26, 2006</td><td class="patent-data-table-td patent-date-value">Feb 5, 2008</td><td class="patent-data-table-td ">Elpida Memory, Inc.</td><td class="patent-data-table-td ">Memory module and memory system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7340537">US7340537</a></td><td class="patent-data-table-td patent-date-value">Jun 4, 2003</td><td class="patent-data-table-td patent-date-value">Mar 4, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory channel with redundant presence detect</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7356639">US7356639</a></td><td class="patent-data-table-td patent-date-value">May 18, 2004</td><td class="patent-data-table-td patent-date-value">Apr 8, 2008</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Configurable width buffered module having a bypass circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7379316">US7379316</a></td><td class="patent-data-table-td patent-date-value">Sep 1, 2006</td><td class="patent-data-table-td patent-date-value">May 27, 2008</td><td class="patent-data-table-td ">Metaram, Inc.</td><td class="patent-data-table-td ">Methods and apparatus of stacking DRAMs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7383399">US7383399</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 2004</td><td class="patent-data-table-td patent-date-value">Jun 3, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Method and apparatus for memory compression</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7386656">US7386656</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 2006</td><td class="patent-data-table-td patent-date-value">Jun 10, 2008</td><td class="patent-data-table-td ">Metaram, Inc.</td><td class="patent-data-table-td ">Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7386768">US7386768</a></td><td class="patent-data-table-td patent-date-value">Jun 5, 2003</td><td class="patent-data-table-td patent-date-value">Jun 10, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory channel with bit lane fail-over</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7392338">US7392338</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 2006</td><td class="patent-data-table-td patent-date-value">Jun 24, 2008</td><td class="patent-data-table-td ">Metaram, Inc.</td><td class="patent-data-table-td ">Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7395485">US7395485</a></td><td class="patent-data-table-td patent-date-value">May 31, 2004</td><td class="patent-data-table-td patent-date-value">Jul 1, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Check codes mapped across multiple frames</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7404032">US7404032</a></td><td class="patent-data-table-td patent-date-value">Jul 13, 2004</td><td class="patent-data-table-td patent-date-value">Jul 22, 2008</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Configurable width buffered module having switch elements</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7404055">US7404055</a></td><td class="patent-data-table-td patent-date-value">Mar 28, 2006</td><td class="patent-data-table-td patent-date-value">Jul 22, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory transfer with early access to critical portion</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7405949">US7405949</a></td><td class="patent-data-table-td patent-date-value">Nov 22, 2006</td><td class="patent-data-table-td patent-date-value">Jul 29, 2008</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Memory system having point-to-point (PTP) and point-to-two-point (PTTP) links between devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7417883">US7417883</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 30, 2004</td><td class="patent-data-table-td patent-date-value">Aug 26, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">I/O data interconnect reuse as repeater</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7441060">US7441060</a></td><td class="patent-data-table-td patent-date-value">Oct 29, 2004</td><td class="patent-data-table-td patent-date-value">Oct 21, 2008</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">System, method and storage medium for providing a service interface to a memory system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7447953">US7447953</a></td><td class="patent-data-table-td patent-date-value">Nov 14, 2003</td><td class="patent-data-table-td patent-date-value">Nov 4, 2008</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Lane testing with variable mapping</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7451273">US7451273</a></td><td class="patent-data-table-td patent-date-value">Jul 19, 2007</td><td class="patent-data-table-td patent-date-value">Nov 11, 2008</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">System, method and storage medium for providing data caching and data compression in a memory subsystem</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7472220">US7472220</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 2006</td><td class="patent-data-table-td patent-date-value">Dec 30, 2008</td><td class="patent-data-table-td ">Metaram, Inc.</td><td class="patent-data-table-td ">Interface circuit system and method for performing power management operations utilizing power management signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7477522">US7477522</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 23, 2006</td><td class="patent-data-table-td patent-date-value">Jan 13, 2009</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">High density high reliability memory module with a fault tolerant address and command bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7478259">US7478259</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2005</td><td class="patent-data-table-td patent-date-value">Jan 13, 2009</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">System, method and storage medium for deriving clocks in a memory system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7480759">US7480759</a></td><td class="patent-data-table-td patent-date-value">Jul 3, 2007</td><td class="patent-data-table-td patent-date-value">Jan 20, 2009</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">System, method and storage medium for providing data caching and data compression in a memory subsystem</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7480830">US7480830</a></td><td class="patent-data-table-td patent-date-value">Nov 9, 2007</td><td class="patent-data-table-td patent-date-value">Jan 20, 2009</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">System, method and storage medium for testing a memory module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7484161">US7484161</a></td><td class="patent-data-table-td patent-date-value">Sep 7, 2007</td><td class="patent-data-table-td patent-date-value">Jan 27, 2009</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">System, method and storage medium for providing fault detection and correction in a memory subsystem</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7493439">US7493439</a></td><td class="patent-data-table-td patent-date-value">Aug 1, 2006</td><td class="patent-data-table-td patent-date-value">Feb 17, 2009</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Systems and methods for providing performance monitoring in a memory system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7508723">US7508723</a></td><td class="patent-data-table-td patent-date-value">May 24, 2007</td><td class="patent-data-table-td patent-date-value">Mar 24, 2009</td><td class="patent-data-table-td ">Entorian Technologies, Lp</td><td class="patent-data-table-td ">Buffered memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7512762">US7512762</a></td><td class="patent-data-table-td patent-date-value">Oct 29, 2004</td><td class="patent-data-table-td patent-date-value">Mar 31, 2009</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">System, method and storage medium for a memory subsystem with positional read data latency</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7529112">US7529112</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 3, 2007</td><td class="patent-data-table-td patent-date-value">May 5, 2009</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">276-Pin buffered memory module with enhanced fault tolerance and a performance-optimized pin assignment</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7539842">US7539842</a></td><td class="patent-data-table-td patent-date-value">Aug 15, 2006</td><td class="patent-data-table-td patent-date-value">May 26, 2009</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Computer memory system for selecting memory buses according to physical memory organization information stored in virtual address translation tables</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7548444">US7548444</a></td><td class="patent-data-table-td patent-date-value">Dec 31, 2007</td><td class="patent-data-table-td patent-date-value">Jun 16, 2009</td><td class="patent-data-table-td ">Epida Memory, Inc.</td><td class="patent-data-table-td ">Memory module and memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7673094">US7673094</a></td><td class="patent-data-table-td patent-date-value">Nov 3, 2006</td><td class="patent-data-table-td patent-date-value">Mar 2, 2010</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Memory devices with buffered command address bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7761753">US7761753</a></td><td class="patent-data-table-td patent-date-value">Jun 9, 2008</td><td class="patent-data-table-td patent-date-value">Jul 20, 2010</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory channel with bit lane fail-over</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7778042">US7778042</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 20, 2008</td><td class="patent-data-table-td patent-date-value">Aug 17, 2010</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Memory system having point-to-point (PTP) and point-to-two-point (PTTP) links between devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7802046">US7802046</a></td><td class="patent-data-table-td patent-date-value">Feb 7, 2008</td><td class="patent-data-table-td patent-date-value">Sep 21, 2010</td><td class="patent-data-table-td ">General Dynamics Advanced Information Systems, Inc.</td><td class="patent-data-table-td ">Method and apparatus for a federation control plane in an orthogonal system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7813266">US7813266</a></td><td class="patent-data-table-td patent-date-value">Nov 30, 2007</td><td class="patent-data-table-td patent-date-value">Oct 12, 2010</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Self-healing chip-to-chip interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7965531">US7965531</a></td><td class="patent-data-table-td patent-date-value">May 4, 2009</td><td class="patent-data-table-td patent-date-value">Jun 21, 2011</td><td class="patent-data-table-td ">Elpida Memory, Inc.</td><td class="patent-data-table-td ">Memory module and memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8006057">US8006057</a></td><td class="patent-data-table-td patent-date-value">Feb 1, 2010</td><td class="patent-data-table-td patent-date-value">Aug 23, 2011</td><td class="patent-data-table-td ">Round Rock Research, Llc</td><td class="patent-data-table-td ">Memory devices with buffered command address bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8018837">US8018837</a></td><td class="patent-data-table-td patent-date-value">Dec 10, 2009</td><td class="patent-data-table-td patent-date-value">Sep 13, 2011</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Self-healing chip-to-chip interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8020056">US8020056</a></td><td class="patent-data-table-td patent-date-value">Jul 15, 2010</td><td class="patent-data-table-td patent-date-value">Sep 13, 2011</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory channel with bit lane fail-over</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8050174">US8050174</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 2010</td><td class="patent-data-table-td patent-date-value">Nov 1, 2011</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Self-healing chip-to-chip interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8086812">US8086812</a></td><td class="patent-data-table-td patent-date-value">Aug 17, 2006</td><td class="patent-data-table-td patent-date-value">Dec 27, 2011</td><td class="patent-data-table-td ">Rambus Inc.</td><td class="patent-data-table-td ">Transceiver with latency alignment circuitry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8135999">US8135999</a></td><td class="patent-data-table-td patent-date-value">Dec 23, 2010</td><td class="patent-data-table-td patent-date-value">Mar 13, 2012</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Disabling outbound drivers for a last memory buffer on a memory channel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8171331">US8171331</a></td><td class="patent-data-table-td patent-date-value">Jun 4, 2003</td><td class="patent-data-table-td patent-date-value">May 1, 2012</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Memory channel having deskew separate from redrive</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8238134">US8238134</a></td><td class="patent-data-table-td patent-date-value">Feb 23, 2011</td><td class="patent-data-table-td patent-date-value">Aug 7, 2012</td><td class="patent-data-table-td ">Elpida Memory, Inc.</td><td class="patent-data-table-td ">Memory module and memory system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8250295">US8250295</a></td><td class="patent-data-table-td patent-date-value">Jan 5, 2004</td><td class="patent-data-table-td patent-date-value">Aug 21, 2012</td><td class="patent-data-table-td ">Smart Modular Technologies, Inc.</td><td class="patent-data-table-td ">Multi-rank memory module that emulates a memory module having a different number of ranks</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8286039">US8286039</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 2011</td><td class="patent-data-table-td patent-date-value">Oct 9, 2012</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Disabling outbound drivers for a last memory buffer on a memory channel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8381064">US8381064</a></td><td class="patent-data-table-td patent-date-value">Jun 30, 2010</td><td class="patent-data-table-td patent-date-value">Feb 19, 2013</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">High density high reliability memory module with power gating and a fault tolerant address and command bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8417870">US8417870</a></td><td class="patent-data-table-td patent-date-value">Jul 16, 2009</td><td class="patent-data-table-td patent-date-value">Apr 9, 2013</td><td class="patent-data-table-td ">Netlist, Inc.</td><td class="patent-data-table-td ">System and method of increasing addressable memory space on a memory board</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8510612">US8510612</a></td><td class="patent-data-table-td patent-date-value">Sep 7, 2012</td><td class="patent-data-table-td patent-date-value">Aug 13, 2013</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Disabling outbound drivers for a last memory buffer on a memory channel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8516185">US8516185</a></td><td class="patent-data-table-td patent-date-value">Apr 15, 2010</td><td class="patent-data-table-td patent-date-value">Aug 20, 2013</td><td class="patent-data-table-td ">Netlist, Inc.</td><td class="patent-data-table-td ">System and method utilizing distributed byte-wise buffers on a memory module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8516188">US8516188</a></td><td class="patent-data-table-td patent-date-value">Nov 1, 2011</td><td class="patent-data-table-td patent-date-value">Aug 20, 2013</td><td class="patent-data-table-td ">Netlist, Inc.</td><td class="patent-data-table-td ">Circuit for memory module</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8582373">US8582373</a></td><td class="patent-data-table-td patent-date-value">Aug 31, 2010</td><td class="patent-data-table-td patent-date-value">Nov 12, 2013</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Buffer die in stacks of memory dies and methods</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8626998">US8626998</a></td><td class="patent-data-table-td patent-date-value">Aug 21, 2013</td><td class="patent-data-table-td patent-date-value">Jan 7, 2014</td><td class="patent-data-table-td ">Smart Modular Technologies, Inc.</td><td class="patent-data-table-td ">Multi-rank memory module that emulates a memory module having a different number of ranks</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8756364">US8756364</a></td><td class="patent-data-table-td patent-date-value">Nov 1, 2011</td><td class="patent-data-table-td patent-date-value">Jun 17, 2014</td><td class="patent-data-table-td ">Netlist, Inc.</td><td class="patent-data-table-td ">Multirank DDR memory modual with load reduction</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN100543864C?cl=en">CN100543864C</a></td><td class="patent-data-table-td patent-date-value">Jun 28, 2005</td><td class="patent-data-table-td patent-date-value">Sep 23, 2009</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Stacked semiconductor memory device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE102004020038B4?cl=en">DE102004020038B4</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 21, 2004</td><td class="patent-data-table-td patent-date-value">Dec 18, 2008</td><td class="patent-data-table-td ">Elpida Memory, Inc.</td><td class="patent-data-table-td ">Speichermodul und Speichersystem</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE102004039806B4?cl=en">DE102004039806B4</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 11, 2004</td><td class="patent-data-table-td patent-date-value">May 7, 2009</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd., Suwon</td><td class="patent-data-table-td ">Speichermodul</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE112006002300B4?cl=en">DE112006002300B4</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 1, 2006</td><td class="patent-data-table-td patent-date-value">Dec 19, 2013</td><td class="patent-data-table-td ">Google, Inc.</td><td class="patent-data-table-td ">Vorrichtung zum Stapeln von DRAMs</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP2706461A1?cl=en">EP2706461A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 8, 2007</td><td class="patent-data-table-td patent-date-value">Mar 12, 2014</td><td class="patent-data-table-td ">Google Inc.</td><td class="patent-data-table-td ">Memory circuit system and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2012030955A2?cl=en">WO2012030955A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 31, 2011</td><td class="patent-data-table-td patent-date-value">Mar 8, 2012</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Buffer die in stacks of memory dies and methods</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=4W9dBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S051000">365/51</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=4W9dBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S052000">365/52</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=4W9dBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S063000">365/63</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=4W9dBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G11C0005000000">G11C5/00</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=4W9dBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C5/02">G11C5/02</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=4W9dBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C5/04">G11C5/04</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=4W9dBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C8/12">G11C8/12</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G11C5/04</span>, <span class="nested-value">G11C5/02</span>, <span class="nested-value">G11C8/12</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Mar 20, 2014</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 3, 2012</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HALBERT, JOHN B.;BONELLA, RANDY M.;REEL/FRAME:029395/0327</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20010130</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">INTEL CORPORATION, CALIFORNIA</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 19, 2010</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 19, 2008</td><td class="patent-data-table-td ">FPB1</td><td class="patent-data-table-td ">Expired due to reexamination which canceled all claims</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 17, 2007</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20070228</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 19, 2006</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U1nHndOzgI25WxHR_b_tImiBLYFHA\u0026id=4W9dBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U1S18opumqsHYE-FyO9Bkbm_HJkCw\u0026id=4W9dBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U2Sx7Kw7V54_3yfhSDomnJEp2stYg","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Memory_module_having_buffer_for_isolatin.pdf?id=4W9dBAABERAJ\u0026output=pdf\u0026sig=ACfU3U0XQyYHOJhiH_wNcT_yB4sW11u3PQ"},"sample_url":"http://www.google.com/patents/reader?id=4W9dBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>