#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55ce2ba39a50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55ce2ba396b0 .scope module, "CPU_testbench" "CPU_testbench" 3 1;
 .timescale 0 0;
P_0x55ce2b9fff40 .param/l "TIMEOUT_CYCLES" 0 3 8, +C4<00000000000000000000000000000000000000000000000000000000000101001>;
enum0x55ce2b943d80 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x55ce2baaad10_0 .net *"_ivl_11", 7 0, L_0x55ce2baabce0;  1 drivers
v0x55ce2baaae10_0 .net *"_ivl_16", 7 0, L_0x55ce2baabe80;  1 drivers
v0x55ce2baaaef0_0 .net *"_ivl_3", 7 0, L_0x55ce2baabba0;  1 drivers
v0x55ce2baaafb0_0 .net *"_ivl_7", 7 0, L_0x55ce2baabc40;  1 drivers
v0x55ce2baab090_0 .net "active", 0 0, v0x55ce2baa7ca0_0;  1 drivers
v0x55ce2baab180_0 .net "address", 31 0, L_0x55ce2babcc60;  1 drivers
v0x55ce2baab220_0 .net "byteenable", 3 0, L_0x55ce2babe850;  1 drivers
v0x55ce2baab370_0 .var "clk", 0 0;
v0x55ce2baab410_0 .var/i "counter", 31 0;
v0x55ce2baab580_0 .net "read", 0 0, v0x55ce2baa0c90_0;  1 drivers
v0x55ce2baab620_0 .net "readdata", 31 0, v0x55ce2baaa600_0;  1 drivers
v0x55ce2baab6e0_0 .net "readdata_to_CPU", 31 0, L_0x55ce2baabd80;  1 drivers
v0x55ce2baab7c0_0 .net "register_v0", 31 0, L_0x55ce2ba3aeb0;  1 drivers
v0x55ce2baab880_0 .var "reset", 0 0;
v0x55ce2baab920_0 .net "state", 2 0, v0x55ce2baa48e0_0;  1 drivers
v0x55ce2baab9c0_0 .var "waitrequest", 0 0;
v0x55ce2baaba60_0 .net "write", 0 0, v0x55ce2baa0d30_0;  1 drivers
v0x55ce2baabb00_0 .net "writedata", 31 0, L_0x55ce2bac1720;  1 drivers
E_0x55ce2b97b5d0 .event negedge, v0x55ce2ba9c700_0;
L_0x55ce2baabba0 .part v0x55ce2baaa600_0, 24, 8;
L_0x55ce2baabc40 .part v0x55ce2baaa600_0, 16, 8;
L_0x55ce2baabce0 .part v0x55ce2baaa600_0, 8, 8;
L_0x55ce2baabd80 .concat8 [ 8 8 8 8], L_0x55ce2baabba0, L_0x55ce2baabc40, L_0x55ce2baabce0, L_0x55ce2baabe80;
L_0x55ce2baabe80 .part v0x55ce2baaa600_0, 0, 8;
S_0x55ce2ba215e0 .scope module, "datapath" "mips_cpu_bus" 3 98, 4 2 0, S_0x55ce2ba396b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
    .port_info 11 /OUTPUT 3 "state";
L_0x55ce2ba3aeb0 .functor BUFZ 32, v0x55ce2baa5bf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55ce2baa5a40_0 .net "ALUAmux2to1", 31 0, L_0x55ce2babf890;  1 drivers
v0x55ce2baa5b50_0 .net "ALUB", 31 0, v0x55ce2ba9b770_0;  1 drivers
v0x55ce2baa5bf0_0 .var "ALUOut", 31 0;
v0x55ce2baa5ce0_0 .net "ALUSrcA", 0 0, v0x55ce2baa0840_0;  1 drivers
v0x55ce2baa5d80_0 .net "ALUSrcB", 1 0, v0x55ce2baa08e0_0;  1 drivers
v0x55ce2baa5ec0_0 .net "ALU_MULTorDIV_result", 63 0, v0x55ce2ba769e0_0;  1 drivers
v0x55ce2baa5fd0_0 .net "ALU_result", 31 0, v0x55ce2ba37880_0;  1 drivers
v0x55ce2baa60e0_0 .net "ALUctl", 3 0, v0x55ce2baa09d0_0;  1 drivers
v0x55ce2baa61f0_0 .net "Decodemux2to1", 31 0, L_0x55ce2baac490;  1 drivers
v0x55ce2baa6360_0 .net "HI", 31 0, v0x55ce2ba9c1d0_0;  1 drivers
v0x55ce2baa6420_0 .net "IRWrite", 0 0, v0x55ce2baa0ad0_0;  1 drivers
v0x55ce2baa64c0_0 .net "IorD", 0 0, v0x55ce2baa0ba0_0;  1 drivers
v0x55ce2baa65b0_0 .net "LO", 31 0, v0x55ce2ba9c290_0;  1 drivers
v0x55ce2baa6650_0 .net "MemtoReg", 0 0, v0x55ce2baa0dd0_0;  1 drivers
v0x55ce2baa66f0_0 .net "PC", 31 0, v0x55ce2baa1f90_0;  1 drivers
v0x55ce2baa6790_0 .net "PCSource", 1 0, v0x55ce2baa0e70_0;  1 drivers
v0x55ce2baa6880_0 .net "PCWrite", 0 0, v0x55ce2baa0f30_0;  1 drivers
v0x55ce2baa6970_0 .net "PCWriteCond", 0 0, v0x55ce2baa0ff0_0;  1 drivers
v0x55ce2baa6a60_0 .net "RegDst", 0 0, v0x55ce2baa10b0_0;  1 drivers
v0x55ce2baa6b00_0 .net "RegWrite", 0 0, v0x55ce2baa1170_0;  1 drivers
v0x55ce2baa6bf0_0 .net "RegWritemux2to1", 31 0, L_0x55ce2babf3a0;  1 drivers
v0x55ce2baa6c90_0 .net "Regmux2to1", 4 0, L_0x55ce2babef10;  1 drivers
L_0x7fa38d169018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ce2baa6d30_0 .net/2u *"_ivl_10", 2 0, L_0x7fa38d169018;  1 drivers
v0x55ce2baa6df0_0 .net *"_ivl_12", 0 0, L_0x55ce2baac370;  1 drivers
v0x55ce2baa6eb0_0 .net *"_ivl_22", 31 0, L_0x55ce2babead0;  1 drivers
L_0x7fa38d169570 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ce2baa6f90_0 .net *"_ivl_25", 30 0, L_0x7fa38d169570;  1 drivers
L_0x7fa38d1695b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ce2baa7070_0 .net/2u *"_ivl_26", 31 0, L_0x7fa38d1695b8;  1 drivers
v0x55ce2baa7150_0 .net *"_ivl_28", 0 0, L_0x55ce2babebc0;  1 drivers
v0x55ce2baa7210_0 .net *"_ivl_31", 4 0, L_0x55ce2babed60;  1 drivers
v0x55ce2baa72f0_0 .net *"_ivl_33", 4 0, L_0x55ce2babee00;  1 drivers
v0x55ce2baa73d0_0 .net *"_ivl_36", 31 0, L_0x55ce2babf0a0;  1 drivers
L_0x7fa38d169600 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ce2baa74b0_0 .net *"_ivl_39", 30 0, L_0x7fa38d169600;  1 drivers
L_0x7fa38d169648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ce2baa7590_0 .net/2u *"_ivl_40", 31 0, L_0x7fa38d169648;  1 drivers
v0x55ce2baa7880_0 .net *"_ivl_42", 0 0, L_0x55ce2babf260;  1 drivers
v0x55ce2baa7940_0 .net *"_ivl_46", 31 0, L_0x55ce2babf570;  1 drivers
L_0x7fa38d169690 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ce2baa7a20_0 .net *"_ivl_49", 30 0, L_0x7fa38d169690;  1 drivers
L_0x7fa38d1696d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ce2baa7b00_0 .net/2u *"_ivl_50", 31 0, L_0x7fa38d1696d8;  1 drivers
v0x55ce2baa7be0_0 .net *"_ivl_52", 0 0, L_0x55ce2babf6b0;  1 drivers
v0x55ce2baa7ca0_0 .var "active", 0 0;
v0x55ce2baa7d60_0 .net "address", 31 0, L_0x55ce2babcc60;  alias, 1 drivers
v0x55ce2baa7e20_0 .net "byteenable", 3 0, L_0x55ce2babe850;  alias, 1 drivers
v0x55ce2baa7f10_0 .net "clk", 0 0, v0x55ce2baab370_0;  1 drivers
v0x55ce2baa7fb0_0 .net "fixed_shift", 0 0, v0x55ce2baa1310_0;  1 drivers
v0x55ce2baa80a0_0 .net "full_instr", 31 0, L_0x55ce2baac1e0;  1 drivers
v0x55ce2baa8180_0 .net "instr10_6", 4 0, L_0x55ce2baac010;  1 drivers
v0x55ce2baa8240_0 .net "instr15_0", 15 0, v0x55ce2ba9d250_0;  1 drivers
v0x55ce2baa8330_0 .net "instr15_11", 4 0, L_0x55ce2baabf70;  1 drivers
v0x55ce2baa8410_0 .net "instr20_16", 4 0, v0x55ce2ba9d350_0;  1 drivers
v0x55ce2baa84d0_0 .net "instr25_21", 4 0, v0x55ce2ba9d3f0_0;  1 drivers
v0x55ce2baa8570_0 .net "instr31_26", 5 0, v0x55ce2ba9d500_0;  1 drivers
v0x55ce2baa8610_0 .net "pc_in", 31 0, v0x55ce2baa2ca0_0;  1 drivers
v0x55ce2baa8700_0 .net "read", 0 0, v0x55ce2baa0c90_0;  alias, 1 drivers
v0x55ce2baa87a0_0 .net "readR1", 4 0, L_0x55ce2babf7f0;  1 drivers
v0x55ce2baa8840_0 .net "readR2", 4 0, L_0x55ce2babfbc0;  1 drivers
v0x55ce2baa88e0_0 .net "readdata", 31 0, v0x55ce2baaa600_0;  alias, 1 drivers
v0x55ce2baa8980_0 .net "readdata1", 31 0, L_0x55ce2babeea0;  1 drivers
v0x55ce2baa8a50_0 .net "readdata2", 31 0, L_0x55ce2babd740;  1 drivers
v0x55ce2baa8b40_0 .net "readdata_to_CPU", 31 0, L_0x55ce2bac1b70;  1 drivers
v0x55ce2baa8c50_0 .var "regA", 31 0;
v0x55ce2baa8d10_0 .var "regB", 31 0;
v0x55ce2baa8dd0_0 .net "register_v0", 31 0, L_0x55ce2ba3aeb0;  alias, 1 drivers
v0x55ce2baa8eb0_0 .net "reset", 0 0, v0x55ce2baab880_0;  1 drivers
v0x55ce2baa8f50_0 .var "stall", 0 0;
v0x55ce2baa8ff0_0 .net "state", 2 0, v0x55ce2baa48e0_0;  alias, 1 drivers
v0x55ce2baa9090_0 .net "unsign", 0 0, v0x55ce2baa1670_0;  1 drivers
v0x55ce2baa9540_0 .net "waitrequest", 0 0, v0x55ce2baab9c0_0;  1 drivers
v0x55ce2baa9600_0 .net "write", 0 0, v0x55ce2baa0d30_0;  alias, 1 drivers
v0x55ce2baa96a0_0 .net "writedata", 31 0, L_0x55ce2bac1720;  alias, 1 drivers
v0x55ce2baa9770_0 .net "writedata_from_CPU", 31 0, v0x55ce2baa8d10_0;  1 drivers
v0x55ce2baa9840_0 .net "zero", 0 0, L_0x55ce2bac0b70;  1 drivers
E_0x55ce2b943280 .event anyedge, v0x55ce2baa20a0_0, v0x55ce2ba9dcf0_0, v0x55ce2ba9cc00_0;
L_0x55ce2baabf70 .part L_0x55ce2bac1b70, 11, 5;
L_0x55ce2baac010 .part L_0x55ce2bac1b70, 6, 5;
L_0x55ce2baac1e0 .concat [ 16 5 5 6], v0x55ce2ba9d250_0, v0x55ce2ba9d350_0, v0x55ce2ba9d3f0_0, v0x55ce2ba9d500_0;
L_0x55ce2baac370 .cmp/eq 3, v0x55ce2baa48e0_0, L_0x7fa38d169018;
L_0x55ce2baac490 .functor MUXZ 32, L_0x55ce2baac1e0, L_0x55ce2bac1b70, L_0x55ce2baac370, C4<>;
L_0x55ce2baac5d0 .part L_0x55ce2baac490, 26, 6;
L_0x55ce2baac700 .part L_0x55ce2baac490, 0, 6;
L_0x55ce2babe9e0 .part L_0x55ce2baac490, 26, 6;
L_0x55ce2babead0 .concat [ 1 31 0 0], v0x55ce2baa10b0_0, L_0x7fa38d169570;
L_0x55ce2babebc0 .cmp/eq 32, L_0x55ce2babead0, L_0x7fa38d1695b8;
L_0x55ce2babed60 .part L_0x55ce2baac490, 16, 5;
L_0x55ce2babee00 .part L_0x55ce2baac490, 11, 5;
L_0x55ce2babef10 .functor MUXZ 5, L_0x55ce2babee00, L_0x55ce2babed60, L_0x55ce2babebc0, C4<>;
L_0x55ce2babf0a0 .concat [ 1 31 0 0], v0x55ce2baa0dd0_0, L_0x7fa38d169600;
L_0x55ce2babf260 .cmp/eq 32, L_0x55ce2babf0a0, L_0x7fa38d169648;
L_0x55ce2babf3a0 .functor MUXZ 32, L_0x55ce2bac1b70, v0x55ce2baa5bf0_0, L_0x55ce2babf260, C4<>;
L_0x55ce2babf570 .concat [ 1 31 0 0], v0x55ce2baa0840_0, L_0x7fa38d169690;
L_0x55ce2babf6b0 .cmp/eq 32, L_0x55ce2babf570, L_0x7fa38d1696d8;
L_0x55ce2babf890 .functor MUXZ 32, v0x55ce2baa8c50_0, v0x55ce2baa1f90_0, L_0x55ce2babf6b0, C4<>;
L_0x55ce2babfa20 .part L_0x55ce2baac490, 26, 6;
L_0x55ce2babf7f0 .part L_0x55ce2baac490, 21, 5;
L_0x55ce2babfbc0 .part L_0x55ce2baac490, 16, 5;
L_0x55ce2bac1020 .part L_0x55ce2baac490, 26, 6;
L_0x55ce2bac10c0 .part L_0x55ce2baac490, 0, 6;
L_0x55ce2bac1280 .part L_0x55ce2baac490, 21, 5;
L_0x55ce2bac1320 .part L_0x55ce2baac490, 16, 5;
L_0x55ce2bac14a0 .part L_0x55ce2baac490, 0, 16;
L_0x55ce2bac1e50 .part L_0x55ce2baac490, 26, 6;
S_0x55ce2ba756d0 .scope module, "ALU" "alu" 4 149, 5 1 0, S_0x55ce2ba215e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUOperation";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 1 "unsign";
    .port_info 4 /INPUT 1 "fixed_shift";
    .port_info 5 /INPUT 5 "instr10_6";
    .port_info 6 /OUTPUT 32 "ALU_result";
    .port_info 7 /OUTPUT 64 "ALU_MULTorDIV_result";
    .port_info 8 /OUTPUT 1 "zero";
enum0x55ce2ba1a7a0 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL" 4'b0011,
   "SET_ON_GREATER_THAN" 4'b0100,
   "SET_LESS_OR_EQUAL" 4'b0101,
   "SET_ON_LESS_THAN" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101
 ;
v0x55ce2ba7eac0_0 .net "ALUOperation", 3 0, v0x55ce2baa09d0_0;  alias, 1 drivers
v0x55ce2ba769e0_0 .var "ALU_MULTorDIV_result", 63 0;
v0x55ce2ba37880_0 .var "ALU_result", 31 0;
v0x55ce2ba65ee0_0 .var "ALU_temp_MULTorDIV_result", 65 0;
v0x55ce2ba3c3c0_0 .var "ALU_temp_result", 32 0;
v0x55ce2ba62a20_0 .var "A_extend", 63 0;
v0x55ce2b993030_0 .net "A_unsign", 32 0, L_0x55ce2bac0400;  1 drivers
v0x55ce2ba99ee0_0 .var "B_extend", 63 0;
v0x55ce2ba99fc0_0 .net "B_unsign", 32 0, L_0x55ce2bac0720;  1 drivers
L_0x7fa38d1697b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9a0a0_0 .net/2u *"_ivl_0", 31 0, L_0x7fa38d1697b0;  1 drivers
L_0x7fa38d169840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9a180_0 .net/2u *"_ivl_10", 31 0, L_0x7fa38d169840;  1 drivers
v0x55ce2ba9a260_0 .net *"_ivl_12", 31 0, L_0x55ce2bac0540;  1 drivers
v0x55ce2ba9a340_0 .net *"_ivl_14", 31 0, L_0x55ce2bac0630;  1 drivers
L_0x7fa38d169888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9a420_0 .net *"_ivl_19", 0 0, L_0x7fa38d169888;  1 drivers
v0x55ce2ba9a500_0 .net *"_ivl_2", 31 0, L_0x55ce2bac0220;  1 drivers
L_0x7fa38d1698d0 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9a5e0_0 .net/2u *"_ivl_20", 32 0, L_0x7fa38d1698d0;  1 drivers
v0x55ce2ba9a6c0_0 .net *"_ivl_22", 0 0, L_0x55ce2bac08a0;  1 drivers
L_0x7fa38d169918 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9a780_0 .net/2s *"_ivl_24", 1 0, L_0x7fa38d169918;  1 drivers
L_0x7fa38d169960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9a860_0 .net/2s *"_ivl_26", 1 0, L_0x7fa38d169960;  1 drivers
v0x55ce2ba9a940_0 .net *"_ivl_28", 1 0, L_0x55ce2bac0990;  1 drivers
v0x55ce2ba9aa20_0 .net *"_ivl_4", 31 0, L_0x55ce2bac0310;  1 drivers
L_0x7fa38d1697f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9ab00_0 .net *"_ivl_9", 0 0, L_0x7fa38d1697f8;  1 drivers
v0x55ce2ba9abe0_0 .net/s "a", 31 0, L_0x55ce2babf890;  alias, 1 drivers
v0x55ce2ba9acc0_0 .net/s "b", 31 0, v0x55ce2ba9b770_0;  alias, 1 drivers
v0x55ce2ba9ada0_0 .net "fixed_shift", 0 0, v0x55ce2baa1310_0;  alias, 1 drivers
v0x55ce2ba9ae60_0 .net "instr10_6", 4 0, L_0x55ce2baac010;  alias, 1 drivers
v0x55ce2ba9af40_0 .var "quotient", 31 0;
v0x55ce2ba9b020_0 .var "quotient_unsign", 32 0;
v0x55ce2ba9b100_0 .var "remainder", 31 0;
v0x55ce2ba9b1e0_0 .var "remainder_unsign", 32 0;
v0x55ce2ba9b2c0_0 .net "unsign", 0 0, v0x55ce2baa1670_0;  alias, 1 drivers
v0x55ce2ba9b380_0 .net "zero", 0 0, L_0x55ce2bac0b70;  alias, 1 drivers
E_0x55ce2b97c530/0 .event anyedge, v0x55ce2ba9b2c0_0, v0x55ce2ba7eac0_0, v0x55ce2b993030_0, v0x55ce2ba99fc0_0;
E_0x55ce2b97c530/1 .event anyedge, v0x55ce2ba65ee0_0, v0x55ce2ba9b020_0, v0x55ce2ba9b1e0_0, v0x55ce2ba3c3c0_0;
E_0x55ce2b97c530/2 .event anyedge, v0x55ce2ba9abe0_0, v0x55ce2ba9acc0_0, v0x55ce2ba62a20_0, v0x55ce2ba99ee0_0;
E_0x55ce2b97c530/3 .event anyedge, v0x55ce2ba9af40_0, v0x55ce2ba9b100_0, v0x55ce2ba9ada0_0, v0x55ce2ba9ae60_0;
E_0x55ce2b97c530 .event/or E_0x55ce2b97c530/0, E_0x55ce2b97c530/1, E_0x55ce2b97c530/2, E_0x55ce2b97c530/3;
L_0x55ce2bac0220 .arith/sum 32, L_0x7fa38d1697b0, L_0x55ce2babf890;
L_0x55ce2bac0310 .concat [ 32 0 0 0], L_0x55ce2bac0220;
L_0x55ce2bac0400 .concat [ 32 1 0 0], L_0x55ce2bac0310, L_0x7fa38d1697f8;
L_0x55ce2bac0540 .arith/sum 32, L_0x7fa38d169840, v0x55ce2ba9b770_0;
L_0x55ce2bac0630 .concat [ 32 0 0 0], L_0x55ce2bac0540;
L_0x55ce2bac0720 .concat [ 32 1 0 0], L_0x55ce2bac0630, L_0x7fa38d169888;
L_0x55ce2bac08a0 .cmp/eq 33, v0x55ce2ba3c3c0_0, L_0x7fa38d1698d0;
L_0x55ce2bac0990 .functor MUXZ 2, L_0x7fa38d169960, L_0x7fa38d169918, L_0x55ce2bac08a0, C4<>;
L_0x55ce2bac0b70 .part L_0x55ce2bac0990, 0, 1;
S_0x55ce2ba9b560 .scope module, "ALUmux4to1" "ALUmux4to1" 4 114, 6 1 0, S_0x55ce2ba215e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "register_b";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 2 "ALUSrcB";
    .port_info 4 /OUTPUT 32 "ALUB";
enum0x55ce2ba18f90 .enum4 (6)
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110
 ;
v0x55ce2ba9b770_0 .var "ALUB", 31 0;
v0x55ce2ba9b850_0 .net "ALUSrcB", 1 0, v0x55ce2baa08e0_0;  alias, 1 drivers
v0x55ce2ba9b910_0 .net "immediate", 15 0, v0x55ce2ba9d250_0;  alias, 1 drivers
v0x55ce2ba9b9d0_0 .net "opcode", 5 0, L_0x55ce2babfa20;  1 drivers
v0x55ce2ba9bab0_0 .net "register_b", 31 0, L_0x55ce2babd740;  alias, 1 drivers
v0x55ce2ba9bb90_0 .var "shift_2", 31 0;
v0x55ce2ba9bc70_0 .var "sign_extended", 31 0;
E_0x55ce2b97c1e0/0 .event anyedge, v0x55ce2ba9b9d0_0, v0x55ce2ba9b910_0, v0x55ce2ba9bc70_0, v0x55ce2ba9b850_0;
E_0x55ce2b97c1e0/1 .event anyedge, v0x55ce2ba9bab0_0, v0x55ce2ba9bb90_0;
E_0x55ce2b97c1e0 .event/or E_0x55ce2b97c1e0/0, E_0x55ce2b97c1e0/1;
S_0x55ce2ba9bdf0 .scope module, "HI_LO_Control" "HI_LO_Control" 4 170, 7 1 0, S_0x55ce2ba215e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 3 "state";
    .port_info 2 /INPUT 6 "func_code";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 32 "regA";
    .port_info 6 /INPUT 64 "ALU_MULTorDIV_result";
    .port_info 7 /OUTPUT 32 "HI";
    .port_info 8 /OUTPUT 32 "LO";
enum0x55ce2ba1c470 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x55ce2ba1cf50 .enum4 (6)
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "DIV" 6'b011010,
   "DIVU" 6'b011011
 ;
v0x55ce2ba9c110_0 .net "ALU_MULTorDIV_result", 63 0, v0x55ce2ba769e0_0;  alias, 1 drivers
v0x55ce2ba9c1d0_0 .var "HI", 31 0;
v0x55ce2ba9c290_0 .var "LO", 31 0;
v0x55ce2ba9c350_0 .net *"_ivl_0", 31 0, L_0x55ce2bac0cb0;  1 drivers
L_0x7fa38d1699a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9c430_0 .net *"_ivl_3", 25 0, L_0x7fa38d1699a8;  1 drivers
L_0x7fa38d1699f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9c560_0 .net/2u *"_ivl_4", 31 0, L_0x7fa38d1699f0;  1 drivers
v0x55ce2ba9c640_0 .net *"_ivl_6", 0 0, L_0x55ce2bac0da0;  1 drivers
v0x55ce2ba9c700_0 .net "clk", 0 0, v0x55ce2baab370_0;  alias, 1 drivers
v0x55ce2ba9c7c0_0 .net "final_code", 5 0, L_0x55ce2bac0ee0;  1 drivers
v0x55ce2ba9c8a0_0 .net "func_code", 5 0, L_0x55ce2bac10c0;  1 drivers
v0x55ce2ba9c980_0 .net "opcode", 5 0, L_0x55ce2bac1020;  1 drivers
v0x55ce2ba9ca60_0 .net "regA", 31 0, v0x55ce2baa8c50_0;  1 drivers
v0x55ce2ba9cb40_0 .net "reset", 0 0, v0x55ce2baab880_0;  alias, 1 drivers
v0x55ce2ba9cc00_0 .net "state", 2 0, v0x55ce2baa48e0_0;  alias, 1 drivers
E_0x55ce2b966880 .event posedge, v0x55ce2ba9c700_0;
L_0x55ce2bac0cb0 .concat [ 6 26 0 0], L_0x55ce2bac1020, L_0x7fa38d1699a8;
L_0x55ce2bac0da0 .cmp/eq 32, L_0x55ce2bac0cb0, L_0x7fa38d1699f0;
L_0x55ce2bac0ee0 .functor MUXZ 6, L_0x55ce2bac1020, L_0x55ce2bac10c0, L_0x55ce2bac0da0, C4<>;
S_0x55ce2ba9ce00 .scope module, "IR" "instruction_reg" 4 119, 8 1 0, S_0x55ce2ba215e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "IRWrite";
    .port_info 3 /INPUT 32 "memdata";
    .port_info 4 /OUTPUT 6 "instr31_26";
    .port_info 5 /OUTPUT 5 "instr25_21";
    .port_info 6 /OUTPUT 5 "instr20_16";
    .port_info 7 /OUTPUT 16 "instr15_0";
v0x55ce2ba9d0b0_0 .net "IRWrite", 0 0, v0x55ce2baa0ad0_0;  alias, 1 drivers
v0x55ce2ba9d190_0 .net "clk", 0 0, v0x55ce2baab370_0;  alias, 1 drivers
v0x55ce2ba9d250_0 .var "instr15_0", 15 0;
v0x55ce2ba9d350_0 .var "instr20_16", 4 0;
v0x55ce2ba9d3f0_0 .var "instr25_21", 4 0;
v0x55ce2ba9d500_0 .var "instr31_26", 5 0;
v0x55ce2ba9d5e0_0 .net "memdata", 31 0, L_0x55ce2bac1b70;  alias, 1 drivers
v0x55ce2ba9d6c0_0 .net "reset", 0 0, v0x55ce2baab880_0;  alias, 1 drivers
S_0x55ce2ba9d890 .scope module, "MEMmux" "MEMmux" 4 105, 9 1 0, S_0x55ce2ba215e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "IorD";
    .port_info 2 /INPUT 32 "ALUOut";
    .port_info 3 /INPUT 6 "opcode";
    .port_info 4 /OUTPUT 4 "byteenable";
    .port_info 5 /OUTPUT 32 "address";
enum0x55ce2ba178c0 .enum4 (6)
   "LB" 6'b100000,
   "LH" 6'b100001,
   "LWL" 6'b100010,
   "LW" 6'b100011,
   "LBU" 6'b100100,
   "LHU" 6'b100101,
   "LWR" 6'b100110,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SW" 6'b101011
 ;
L_0x55ce2b9e26f0 .functor OR 1, L_0x55ce2babd120, L_0x55ce2babd2f0, C4<0>, C4<0>;
v0x55ce2ba9db30_0 .net "ALUOut", 31 0, v0x55ce2baa5bf0_0;  1 drivers
v0x55ce2ba9dc30_0 .net "IorD", 0 0, v0x55ce2baa0ba0_0;  alias, 1 drivers
v0x55ce2ba9dcf0_0 .net "PC", 31 0, v0x55ce2baa1f90_0;  alias, 1 drivers
v0x55ce2ba9ddb0_0 .net *"_ivl_0", 31 0, L_0x55ce2baac7a0;  1 drivers
L_0x7fa38d1690f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9de90_0 .net/2u *"_ivl_10", 1 0, L_0x7fa38d1690f0;  1 drivers
v0x55ce2ba9dfc0_0 .net *"_ivl_12", 31 0, L_0x55ce2babcb10;  1 drivers
v0x55ce2ba9e0a0_0 .net *"_ivl_16", 31 0, L_0x55ce2babce70;  1 drivers
L_0x7fa38d169138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9e180_0 .net *"_ivl_19", 30 0, L_0x7fa38d169138;  1 drivers
L_0x7fa38d169180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9e260_0 .net/2u *"_ivl_20", 31 0, L_0x7fa38d169180;  1 drivers
v0x55ce2ba9e340_0 .net *"_ivl_22", 0 0, L_0x55ce2babcfe0;  1 drivers
L_0x7fa38d1691c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9e400_0 .net/2u *"_ivl_24", 3 0, L_0x7fa38d1691c8;  1 drivers
L_0x7fa38d169210 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9e4e0_0 .net/2u *"_ivl_26", 5 0, L_0x7fa38d169210;  1 drivers
v0x55ce2ba9e5c0_0 .net *"_ivl_28", 0 0, L_0x55ce2babd120;  1 drivers
L_0x7fa38d169060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9e680_0 .net *"_ivl_3", 30 0, L_0x7fa38d169060;  1 drivers
L_0x7fa38d169258 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9e760_0 .net/2u *"_ivl_30", 5 0, L_0x7fa38d169258;  1 drivers
v0x55ce2ba9e840_0 .net *"_ivl_32", 0 0, L_0x55ce2babd2f0;  1 drivers
v0x55ce2ba9e900_0 .net *"_ivl_35", 0 0, L_0x55ce2b9e26f0;  1 drivers
L_0x7fa38d1692a0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9e9c0_0 .net/2u *"_ivl_36", 3 0, L_0x7fa38d1692a0;  1 drivers
v0x55ce2ba9eaa0_0 .net *"_ivl_39", 1 0, L_0x55ce2babd480;  1 drivers
L_0x7fa38d1690a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9eb80_0 .net/2u *"_ivl_4", 31 0, L_0x7fa38d1690a8;  1 drivers
L_0x7fa38d1692e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9ec60_0 .net/2u *"_ivl_40", 1 0, L_0x7fa38d1692e8;  1 drivers
v0x55ce2ba9ed40_0 .net *"_ivl_42", 0 0, L_0x55ce2babd580;  1 drivers
L_0x7fa38d169330 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9ee00_0 .net/2u *"_ivl_44", 3 0, L_0x7fa38d169330;  1 drivers
v0x55ce2ba9eee0_0 .net *"_ivl_47", 1 0, L_0x55ce2babd6a0;  1 drivers
L_0x7fa38d169378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9efc0_0 .net/2u *"_ivl_48", 1 0, L_0x7fa38d169378;  1 drivers
v0x55ce2ba9f0a0_0 .net *"_ivl_50", 0 0, L_0x55ce2babd7e0;  1 drivers
L_0x7fa38d1693c0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9f160_0 .net/2u *"_ivl_52", 3 0, L_0x7fa38d1693c0;  1 drivers
v0x55ce2ba9f240_0 .net *"_ivl_55", 1 0, L_0x55ce2babd950;  1 drivers
L_0x7fa38d169408 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9f320_0 .net/2u *"_ivl_56", 1 0, L_0x7fa38d169408;  1 drivers
v0x55ce2ba9f400_0 .net *"_ivl_58", 0 0, L_0x55ce2babdaa0;  1 drivers
v0x55ce2ba9f4c0_0 .net *"_ivl_6", 0 0, L_0x55ce2babc8a0;  1 drivers
L_0x7fa38d169450 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9f580_0 .net/2u *"_ivl_60", 3 0, L_0x7fa38d169450;  1 drivers
v0x55ce2ba9f660_0 .net *"_ivl_63", 1 0, L_0x55ce2babdc10;  1 drivers
L_0x7fa38d169498 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9f950_0 .net/2u *"_ivl_64", 1 0, L_0x7fa38d169498;  1 drivers
v0x55ce2ba9fa30_0 .net *"_ivl_66", 0 0, L_0x55ce2babdd70;  1 drivers
L_0x7fa38d1694e0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9faf0_0 .net/2u *"_ivl_68", 3 0, L_0x7fa38d1694e0;  1 drivers
L_0x7fa38d169528 .functor BUFT 1, C4<xxxx>, C4<0>, C4<0>, C4<0>;
v0x55ce2ba9fbd0_0 .net *"_ivl_70", 3 0, L_0x7fa38d169528;  1 drivers
v0x55ce2ba9fcb0_0 .net *"_ivl_72", 3 0, L_0x55ce2babdee0;  1 drivers
v0x55ce2ba9fd90_0 .net *"_ivl_74", 3 0, L_0x55ce2babe140;  1 drivers
v0x55ce2ba9fe70_0 .net *"_ivl_76", 3 0, L_0x55ce2babe2d0;  1 drivers
v0x55ce2ba9ff50_0 .net *"_ivl_78", 3 0, L_0x55ce2babdf80;  1 drivers
v0x55ce2baa0030_0 .net *"_ivl_80", 3 0, L_0x55ce2babe600;  1 drivers
v0x55ce2baa0110_0 .net *"_ivl_9", 29 0, L_0x55ce2babc9e0;  1 drivers
v0x55ce2baa01f0_0 .net "address", 31 0, L_0x55ce2babcc60;  alias, 1 drivers
v0x55ce2baa02d0_0 .net "byteenable", 3 0, L_0x55ce2babe850;  alias, 1 drivers
v0x55ce2baa03b0_0 .net "opcode", 5 0, L_0x55ce2babe9e0;  1 drivers
L_0x55ce2baac7a0 .concat [ 1 31 0 0], v0x55ce2baa0ba0_0, L_0x7fa38d169060;
L_0x55ce2babc8a0 .cmp/eq 32, L_0x55ce2baac7a0, L_0x7fa38d1690a8;
L_0x55ce2babc9e0 .part v0x55ce2baa5bf0_0, 2, 30;
L_0x55ce2babcb10 .concat [ 2 30 0 0], L_0x7fa38d1690f0, L_0x55ce2babc9e0;
L_0x55ce2babcc60 .functor MUXZ 32, L_0x55ce2babcb10, v0x55ce2baa1f90_0, L_0x55ce2babc8a0, C4<>;
L_0x55ce2babce70 .concat [ 1 31 0 0], v0x55ce2baa0ba0_0, L_0x7fa38d169138;
L_0x55ce2babcfe0 .cmp/eq 32, L_0x55ce2babce70, L_0x7fa38d169180;
L_0x55ce2babd120 .cmp/eq 6, L_0x55ce2babe9e0, L_0x7fa38d169210;
L_0x55ce2babd2f0 .cmp/eq 6, L_0x55ce2babe9e0, L_0x7fa38d169258;
L_0x55ce2babd480 .part v0x55ce2baa5bf0_0, 0, 2;
L_0x55ce2babd580 .cmp/eq 2, L_0x55ce2babd480, L_0x7fa38d1692e8;
L_0x55ce2babd6a0 .part v0x55ce2baa5bf0_0, 0, 2;
L_0x55ce2babd7e0 .cmp/eq 2, L_0x55ce2babd6a0, L_0x7fa38d169378;
L_0x55ce2babd950 .part v0x55ce2baa5bf0_0, 0, 2;
L_0x55ce2babdaa0 .cmp/eq 2, L_0x55ce2babd950, L_0x7fa38d169408;
L_0x55ce2babdc10 .part v0x55ce2baa5bf0_0, 0, 2;
L_0x55ce2babdd70 .cmp/eq 2, L_0x55ce2babdc10, L_0x7fa38d169498;
L_0x55ce2babdee0 .functor MUXZ 4, L_0x7fa38d169528, L_0x7fa38d1694e0, L_0x55ce2babdd70, C4<>;
L_0x55ce2babe140 .functor MUXZ 4, L_0x55ce2babdee0, L_0x7fa38d169450, L_0x55ce2babdaa0, C4<>;
L_0x55ce2babe2d0 .functor MUXZ 4, L_0x55ce2babe140, L_0x7fa38d1693c0, L_0x55ce2babd7e0, C4<>;
L_0x55ce2babdf80 .functor MUXZ 4, L_0x55ce2babe2d0, L_0x7fa38d169330, L_0x55ce2babd580, C4<>;
L_0x55ce2babe600 .functor MUXZ 4, L_0x55ce2babdf80, L_0x7fa38d1692a0, L_0x55ce2b9e26f0, C4<>;
L_0x55ce2babe850 .functor MUXZ 4, L_0x55ce2babe600, L_0x7fa38d1691c8, L_0x55ce2babcfe0, C4<>;
S_0x55ce2baa0590 .scope module, "control" "control_signal_simplified" 4 95, 10 2 0, S_0x55ce2ba215e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /INPUT 3 "state";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "ALUSrcA";
    .port_info 6 /OUTPUT 2 "ALUSrcB";
    .port_info 7 /OUTPUT 4 "ALUctl";
    .port_info 8 /OUTPUT 2 "PCSource";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "PCWriteCond";
    .port_info 11 /OUTPUT 1 "IorD";
    .port_info 12 /OUTPUT 1 "MemRead";
    .port_info 13 /OUTPUT 1 "MemWrite";
    .port_info 14 /OUTPUT 1 "MemtoReg";
    .port_info 15 /OUTPUT 1 "IRWrite";
    .port_info 16 /OUTPUT 1 "unsign";
    .port_info 17 /OUTPUT 1 "fixed_shift";
    .port_info 18 /OUTPUT 4 "byteenable";
enum0x55ce2b979f50 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL" 4'b0011,
   "SET_ON_GREATER_THAN" 4'b0100,
   "SET_LESS_OR_EQUAL" 4'b0101,
   "SET_ON_LESS_THAN" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101
 ;
enum0x55ce2ba12960 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x55ce2ba133d0 .enum4 (6)
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "OR" 6'b100101,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "JR" 6'b001000,
   "JALR" 6'b001001
 ;
enum0x55ce2ba15780 .enum4 (6)
   "ADDIU" 6'b001001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110,
   "LUI" 6'b001111,
   "LB" 6'b100000,
   "LH" 6'b100001,
   "LWL" 6'b100010,
   "LW" 6'b100011,
   "LBU" 6'b100100,
   "LHU" 6'b100101,
   "LWR" 6'b100110,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SW" 6'b101011
 ;
v0x55ce2baa0840_0 .var "ALUSrcA", 0 0;
v0x55ce2baa08e0_0 .var "ALUSrcB", 1 0;
v0x55ce2baa09d0_0 .var "ALUctl", 3 0;
v0x55ce2baa0ad0_0 .var "IRWrite", 0 0;
v0x55ce2baa0ba0_0 .var "IorD", 0 0;
v0x55ce2baa0c90_0 .var "MemRead", 0 0;
v0x55ce2baa0d30_0 .var "MemWrite", 0 0;
v0x55ce2baa0dd0_0 .var "MemtoReg", 0 0;
v0x55ce2baa0e70_0 .var "PCSource", 1 0;
v0x55ce2baa0f30_0 .var "PCWrite", 0 0;
v0x55ce2baa0ff0_0 .var "PCWriteCond", 0 0;
v0x55ce2baa10b0_0 .var "RegDst", 0 0;
v0x55ce2baa1170_0 .var "RegWrite", 0 0;
v0x55ce2baa1230_0 .var "byteenable", 3 0;
v0x55ce2baa1310_0 .var "fixed_shift", 0 0;
v0x55ce2baa13e0_0 .net "func_code", 5 0, L_0x55ce2baac700;  1 drivers
v0x55ce2baa14a0_0 .net "opcode", 5 0, L_0x55ce2baac5d0;  1 drivers
v0x55ce2baa1580_0 .net "state", 2 0, v0x55ce2baa48e0_0;  alias, 1 drivers
v0x55ce2baa1670_0 .var "unsign", 0 0;
E_0x55ce2ba8a1f0 .event anyedge, v0x55ce2ba9cc00_0, v0x55ce2baa14a0_0, v0x55ce2baa13e0_0;
S_0x55ce2baa1a00 .scope module, "pc1" "pc" 4 86, 11 1 0, S_0x55ce2ba215e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcctl";
    .port_info 3 /INPUT 32 "pc_prev";
    .port_info 4 /INPUT 1 "PCWriteCond";
    .port_info 5 /INPUT 3 "state";
    .port_info 6 /OUTPUT 32 "pc_new";
enum0x55ce2b978fa0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x55ce2baa0720_0 .net "PCWriteCond", 0 0, v0x55ce2baa0ff0_0;  alias, 1 drivers
v0x55ce2baa1cf0_0 .var "branch_reg", 31 0;
v0x55ce2baa1db0_0 .net "clk", 0 0, v0x55ce2baab370_0;  alias, 1 drivers
v0x55ce2baa1ed0_0 .var "pc_branch_address_reg", 31 0;
v0x55ce2baa1f90_0 .var "pc_new", 31 0;
v0x55ce2baa20a0_0 .net "pc_prev", 31 0, v0x55ce2baa2ca0_0;  alias, 1 drivers
v0x55ce2baa2160_0 .net "pcctl", 0 0, v0x55ce2baa0f30_0;  alias, 1 drivers
v0x55ce2baa2200_0 .net "reset", 0 0, v0x55ce2baab880_0;  alias, 1 drivers
v0x55ce2baa22f0_0 .net "state", 2 0, v0x55ce2baa48e0_0;  alias, 1 drivers
S_0x55ce2baa24b0 .scope module, "pcmux" "PCmux3to1" 4 176, 12 1 0, S_0x55ce2ba215e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "ALUOut";
    .port_info 2 /INPUT 2 "PCSource";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /INPUT 5 "instr25_21";
    .port_info 5 /INPUT 5 "instr20_16";
    .port_info 6 /INPUT 16 "instr15_0";
    .port_info 7 /OUTPUT 32 "PC_out";
v0x55ce2baa2820_0 .net "ALUOut", 31 0, v0x55ce2baa5bf0_0;  alias, 1 drivers
v0x55ce2baa2900_0 .net "ALU_result", 31 0, v0x55ce2ba37880_0;  alias, 1 drivers
v0x55ce2baa29a0_0 .var "Jump_address", 31 0;
v0x55ce2baa2a70_0 .net "PCSource", 1 0, v0x55ce2baa0e70_0;  alias, 1 drivers
v0x55ce2baa2b60_0 .net "PC_in", 31 0, v0x55ce2baa1f90_0;  alias, 1 drivers
v0x55ce2baa2ca0_0 .var "PC_out", 31 0;
v0x55ce2baa2d60_0 .net "instr15_0", 15 0, L_0x55ce2bac14a0;  1 drivers
v0x55ce2baa2e20_0 .net "instr20_16", 4 0, L_0x55ce2bac1320;  1 drivers
v0x55ce2baa2f00_0 .net "instr25_21", 4 0, L_0x55ce2bac1280;  1 drivers
E_0x55ce2baa1b90/0 .event anyedge, v0x55ce2ba9dcf0_0, v0x55ce2baa2f00_0, v0x55ce2baa2e20_0, v0x55ce2baa2d60_0;
E_0x55ce2baa1b90/1 .event anyedge, v0x55ce2baa0e70_0, v0x55ce2ba37880_0, v0x55ce2ba9db30_0, v0x55ce2baa29a0_0;
E_0x55ce2baa1b90 .event/or E_0x55ce2baa1b90/0, E_0x55ce2baa1b90/1;
S_0x55ce2baa30e0 .scope module, "regfile" "registers" 4 128, 13 1 0, S_0x55ce2ba215e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "readR1";
    .port_info 4 /INPUT 5 "readR2";
    .port_info 5 /INPUT 5 "writeR";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /OUTPUT 32 "readdata1";
    .port_info 8 /OUTPUT 32 "readdata2";
L_0x55ce2babeea0 .functor BUFZ 32, L_0x55ce2babfd70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ce2babd740 .functor BUFZ 32, L_0x55ce2babfff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55ce2baa3650_0 .net "RegWrite", 0 0, v0x55ce2baa1170_0;  alias, 1 drivers
v0x55ce2baa3710_0 .net *"_ivl_0", 31 0, L_0x55ce2babfd70;  1 drivers
v0x55ce2baa37d0_0 .net *"_ivl_10", 6 0, L_0x55ce2bac0090;  1 drivers
L_0x7fa38d169768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ce2baa38c0_0 .net *"_ivl_13", 1 0, L_0x7fa38d169768;  1 drivers
v0x55ce2baa39a0_0 .net *"_ivl_2", 6 0, L_0x55ce2babfe10;  1 drivers
L_0x7fa38d169720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ce2baa3ad0_0 .net *"_ivl_5", 1 0, L_0x7fa38d169720;  1 drivers
v0x55ce2baa3bb0_0 .net *"_ivl_8", 31 0, L_0x55ce2babfff0;  1 drivers
v0x55ce2baa3c90_0 .net "clk", 0 0, v0x55ce2baab370_0;  alias, 1 drivers
v0x55ce2baa3d30_0 .net "readR1", 4 0, L_0x55ce2babf7f0;  alias, 1 drivers
v0x55ce2baa3e10_0 .net "readR2", 4 0, L_0x55ce2babfbc0;  alias, 1 drivers
v0x55ce2baa3ef0_0 .net "readdata1", 31 0, L_0x55ce2babeea0;  alias, 1 drivers
v0x55ce2baa3fd0_0 .net "readdata2", 31 0, L_0x55ce2babd740;  alias, 1 drivers
v0x55ce2baa4090 .array "register", 0 31, 31 0;
v0x55ce2baa4130_0 .net "reset", 0 0, v0x55ce2baab880_0;  alias, 1 drivers
v0x55ce2baa41d0_0 .net "writeR", 4 0, L_0x55ce2babef10;  alias, 1 drivers
v0x55ce2baa42b0_0 .net "writedata", 31 0, L_0x55ce2babf3a0;  alias, 1 drivers
L_0x55ce2babfd70 .array/port v0x55ce2baa4090, L_0x55ce2babfe10;
L_0x55ce2babfe10 .concat [ 5 2 0 0], L_0x55ce2babf7f0, L_0x7fa38d169720;
L_0x55ce2babfff0 .array/port v0x55ce2baa4090, L_0x55ce2bac0090;
L_0x55ce2bac0090 .concat [ 5 2 0 0], L_0x55ce2babfbc0, L_0x7fa38d169768;
S_0x55ce2baa3350 .scope begin, "$unm_blk_96" "$unm_blk_96" 13 17, 13 17 0, S_0x55ce2baa30e0;
 .timescale 0 0;
v0x55ce2baa3550_0 .var/i "i", 31 0;
S_0x55ce2baa44b0 .scope module, "stm" "CPU_statemachine" 4 83, 14 1 0, S_0x55ce2ba215e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 3 "state";
enum0x55ce2b978070 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x55ce2baa4690_0 .net "clk", 0 0, v0x55ce2baab370_0;  alias, 1 drivers
v0x55ce2baa4750_0 .net "reset", 0 0, v0x55ce2baab880_0;  alias, 1 drivers
v0x55ce2baa4810_0 .net "stall", 0 0, v0x55ce2baa8f50_0;  1 drivers
v0x55ce2baa48e0_0 .var "state", 2 0;
S_0x55ce2baa4a30 .scope module, "swap" "endian_swap" 4 182, 15 11 0, S_0x55ce2ba215e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "writedata_from_CPU";
    .port_info 1 /INPUT 32 "readdata_from_RAM";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 4 "byteenable_from_CPU";
    .port_info 4 /OUTPUT 32 "writedata_to_RAM";
    .port_info 5 /OUTPUT 32 "readdata_to_CPU";
enum0x55ce2ba1e3a0 .enum4 (6)
   "LW" 6'b100011,
   "SW" 6'b101011
 ;
v0x55ce2baa4cc0_0 .net *"_ivl_11", 7 0, L_0x55ce2bac1680;  1 drivers
v0x55ce2baa4dc0_0 .net *"_ivl_16", 7 0, L_0x55ce2bac1810;  1 drivers
v0x55ce2baa4ea0_0 .net *"_ivl_20", 7 0, L_0x55ce2bac1900;  1 drivers
v0x55ce2baa4f60_0 .net *"_ivl_24", 7 0, L_0x55ce2bac19e0;  1 drivers
v0x55ce2baa5040_0 .net *"_ivl_28", 7 0, L_0x55ce2bac1a80;  1 drivers
v0x55ce2baa5120_0 .net *"_ivl_3", 7 0, L_0x55ce2bac1540;  1 drivers
v0x55ce2baa5200_0 .net *"_ivl_33", 7 0, L_0x55ce2bac1d00;  1 drivers
v0x55ce2baa52e0_0 .net *"_ivl_7", 7 0, L_0x55ce2bac15e0;  1 drivers
v0x55ce2baa53c0_0 .net "byteenable_from_CPU", 3 0, L_0x55ce2babe850;  alias, 1 drivers
v0x55ce2baa5510_0 .net "opcode", 5 0, L_0x55ce2bac1e50;  1 drivers
v0x55ce2baa55d0_0 .net "readdata_from_RAM", 31 0, v0x55ce2baaa600_0;  alias, 1 drivers
v0x55ce2baa56b0_0 .net "readdata_to_CPU", 31 0, L_0x55ce2bac1b70;  alias, 1 drivers
v0x55ce2baa57a0_0 .net "writedata_from_CPU", 31 0, v0x55ce2baa8d10_0;  alias, 1 drivers
v0x55ce2baa5860_0 .net "writedata_to_RAM", 31 0, L_0x55ce2bac1720;  alias, 1 drivers
L_0x55ce2bac1540 .part v0x55ce2baa8d10_0, 24, 8;
L_0x55ce2bac15e0 .part v0x55ce2baa8d10_0, 16, 8;
L_0x55ce2bac1680 .part v0x55ce2baa8d10_0, 8, 8;
L_0x55ce2bac1720 .concat8 [ 8 8 8 8], L_0x55ce2bac1540, L_0x55ce2bac15e0, L_0x55ce2bac1680, L_0x55ce2bac1810;
L_0x55ce2bac1810 .part v0x55ce2baa8d10_0, 0, 8;
L_0x55ce2bac1900 .part v0x55ce2baaa600_0, 24, 8;
L_0x55ce2bac19e0 .part v0x55ce2baaa600_0, 16, 8;
L_0x55ce2bac1a80 .part v0x55ce2baaa600_0, 8, 8;
L_0x55ce2bac1b70 .concat8 [ 8 8 8 8], L_0x55ce2bac1900, L_0x55ce2bac19e0, L_0x55ce2bac1a80, L_0x55ce2bac1d00;
L_0x55ce2bac1d00 .part v0x55ce2baaa600_0, 0, 8;
S_0x55ce2baa9a50 .scope module, "ram" "ram_tiny_CPU" 3 102, 16 1 0, S_0x55ce2ba396b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
P_0x55ce2baa9c50 .param/str "RAM_INIT_FILE" 0 16 10, "./INITIALISED_FILE.txt";
v0x55ce2baaa190_0 .net "address", 31 0, L_0x55ce2babcc60;  alias, 1 drivers
v0x55ce2baaa2c0_0 .net "byteenable", 3 0, L_0x55ce2babe850;  alias, 1 drivers
v0x55ce2baaa380_0 .net "clk", 0 0, v0x55ce2baab370_0;  alias, 1 drivers
v0x55ce2baaa420 .array "memory", 0 4095, 7 0;
v0x55ce2baaa4c0_0 .net "read", 0 0, v0x55ce2baa0c90_0;  alias, 1 drivers
v0x55ce2baaa600_0 .var "readdata", 31 0;
v0x55ce2baaa710_0 .var "readdata_temp", 31 0;
v0x55ce2baaa7f0_0 .var "readdata_temp_shift", 31 0;
v0x55ce2baaa8d0_0 .net "write", 0 0, v0x55ce2baa0d30_0;  alias, 1 drivers
v0x55ce2baaaa00_0 .net "writedata", 31 0, L_0x55ce2bac1720;  alias, 1 drivers
v0x55ce2baaab10_0 .var "writedata_temp", 31 0;
E_0x55ce2baa4bc0 .event anyedge, v0x55ce2baa02d0_0, v0x55ce2baaa710_0, v0x55ce2baa55d0_0, v0x55ce2baaa7f0_0;
S_0x55ce2baa9e90 .scope begin, "$unm_blk_100" "$unm_blk_100" 16 14, 16 14 0, S_0x55ce2baa9a50;
 .timescale 0 0;
v0x55ce2baaa090_0 .var/i "i", 31 0;
    .scope S_0x55ce2baa44b0;
T_0 ;
    %wait E_0x55ce2b966880;
    %load/vec4 v0x55ce2baa4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ce2baa48e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55ce2baa4810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55ce2baa48e0_0;
    %assign/vec4 v0x55ce2baa48e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55ce2baa48e0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55ce2baa48e0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55ce2baa48e0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55ce2baa48e0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x55ce2baa48e0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55ce2baa48e0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x55ce2baa48e0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55ce2baa48e0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x55ce2baa48e0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ce2baa48e0_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ce2baa1a00;
T_1 ;
    %wait E_0x55ce2b966880;
    %load/vec4 v0x55ce2baa2200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ce2baa1f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ce2baa1ed0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55ce2baa0720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55ce2baa20a0_0;
    %assign/vec4 v0x55ce2baa1ed0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55ce2baa1cf0_0, 0;
T_1.2 ;
    %load/vec4 v0x55ce2baa1cf0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ce2baa22f0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55ce2baa1ed0_0;
    %assign/vec4 v0x55ce2baa1f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ce2baa1cf0_0, 0;
T_1.4 ;
    %load/vec4 v0x55ce2baa2160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x55ce2baa20a0_0;
    %assign/vec4 v0x55ce2baa1f90_0, 0;
T_1.6 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ce2baa0590;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55ce2baa0590;
T_3 ;
Ewait_0 .event/or E_0x55ce2ba8a1f0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1310_0, 0, 1;
    %load/vec4 v0x55ce2baa1580_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0f30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa0e70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0ba0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55ce2baa1580_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0ad0_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55ce2baa1580_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x55ce2baa14a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x55ce2baa13e0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %jmp T_3.26;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.26;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.26;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.26;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.26;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.26;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.26;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.26;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.26;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.26;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.26;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.26;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1310_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %jmp T_3.26;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1310_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %jmp T_3.26;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1310_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %jmp T_3.26;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1310_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %jmp T_3.26;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1310_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %jmp T_3.26;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1310_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.26;
T_3.26 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55ce2baa14a0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.27, 5;
    %load/vec4 v0x55ce2baa14a0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %jmp T_3.40;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.40;
T_3.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.40;
T_3.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1670_0, 0, 1;
    %jmp T_3.40;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.40;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.40;
T_3.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.40;
T_3.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.40;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.40;
T_3.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.40;
T_3.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.40;
T_3.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0840_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ce2baa08e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ce2baa09d0_0, 0, 4;
    %jmp T_3.40;
T_3.40 ;
    %pop/vec4 1;
T_3.27 ;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55ce2baa1580_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.41, 4;
    %load/vec4 v0x55ce2baa14a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.43, 4;
    %load/vec4 v0x55ce2baa13e0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.55, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.56, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.57, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.58, 6;
    %jmp T_3.59;
T_3.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.59;
T_3.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.59;
T_3.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.59;
T_3.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.59;
T_3.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.59;
T_3.50 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.59;
T_3.51 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.59;
T_3.52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.59;
T_3.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.59;
T_3.54 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.59;
T_3.55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.59;
T_3.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.59;
T_3.57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55ce2baa0e70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0ff0_0, 0, 1;
    %jmp T_3.59;
T_3.59 ;
    %pop/vec4 1;
    %jmp T_3.44;
T_3.43 ;
    %load/vec4 v0x55ce2baa14a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.60, 4;
    %jmp T_3.61;
T_3.60 ;
    %load/vec4 v0x55ce2baa14a0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.66, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.67, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.68, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.69, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.70, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.71, 6;
    %jmp T_3.72;
T_3.62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0c90_0, 0, 1;
    %jmp T_3.72;
T_3.63 ;
    %jmp T_3.72;
T_3.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0d30_0, 0, 1;
    %jmp T_3.72;
T_3.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0d30_0, 0, 1;
    %jmp T_3.72;
T_3.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.72;
T_3.67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.72;
T_3.68 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.72;
T_3.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.72;
T_3.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.72;
T_3.71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.72;
T_3.72 ;
    %pop/vec4 1;
T_3.61 ;
T_3.44 ;
    %jmp T_3.42;
T_3.41 ;
    %load/vec4 v0x55ce2baa1580_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.73, 4;
    %load/vec4 v0x55ce2baa14a0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.75, 5;
    %load/vec4 v0x55ce2baa14a0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.77, 6;
    %jmp T_3.78;
T_3.77 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa1170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baa10b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baa0dd0_0, 0, 1;
    %jmp T_3.78;
T_3.78 ;
    %pop/vec4 1;
T_3.75 ;
T_3.73 ;
T_3.42 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55ce2ba9b560;
T_4 ;
    %wait E_0x55ce2b97c1e0;
    %load/vec4 v0x55ce2ba9b9d0_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55ce2ba9b9d0_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55ce2ba9b9d0_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55ce2ba9b910_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55ce2ba9bc70_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55ce2ba9b910_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 65280, 0, 32;
    %load/vec4 v0x55ce2ba9b910_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55ce2ba9bc70_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55ce2ba9b910_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55ce2ba9bc70_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0x55ce2ba9bc70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55ce2ba9bb90_0, 0, 32;
    %load/vec4 v0x55ce2ba9b850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x55ce2ba9bab0_0;
    %store/vec4 v0x55ce2ba9b770_0, 0, 32;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55ce2ba9b770_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x55ce2ba9bc70_0;
    %store/vec4 v0x55ce2ba9b770_0, 0, 32;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x55ce2ba9bb90_0;
    %store/vec4 v0x55ce2ba9b770_0, 0, 32;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55ce2ba9ce00;
T_5 ;
    %wait E_0x55ce2b966880;
    %load/vec4 v0x55ce2ba9d6c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55ce2ba9d500_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55ce2ba9d3f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55ce2ba9d350_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55ce2ba9d250_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55ce2ba9d0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55ce2ba9d5e0_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x55ce2ba9d500_0, 0;
    %load/vec4 v0x55ce2ba9d5e0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x55ce2ba9d3f0_0, 0;
    %load/vec4 v0x55ce2ba9d5e0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x55ce2ba9d350_0, 0;
    %load/vec4 v0x55ce2ba9d5e0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x55ce2ba9d250_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55ce2baa30e0;
T_6 ;
    %wait E_0x55ce2b966880;
    %fork t_1, S_0x55ce2baa3350;
    %jmp t_0;
    .scope S_0x55ce2baa3350;
t_1 ;
    %load/vec4 v0x55ce2baa4130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ce2baa3550_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x55ce2baa3550_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55ce2baa3550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ce2baa4090, 0, 4;
    %load/vec4 v0x55ce2baa3550_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ce2baa3550_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55ce2baa3650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x55ce2baa42b0_0;
    %load/vec4 v0x55ce2baa41d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ce2baa4090, 0, 4;
T_6.4 ;
T_6.1 ;
    %end;
    .scope S_0x55ce2baa30e0;
t_0 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55ce2ba756d0;
T_7 ;
    %wait E_0x55ce2b97c530;
    %load/vec4 v0x55ce2ba9b2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55ce2ba7eac0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x55ce2ba3c3c0_0, 0, 33;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x55ce2b993030_0;
    %load/vec4 v0x55ce2ba99fc0_0;
    %sub;
    %store/vec4 v0x55ce2ba3c3c0_0, 0, 33;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x55ce2b993030_0;
    %pad/u 66;
    %load/vec4 v0x55ce2ba99fc0_0;
    %pad/u 66;
    %mul;
    %store/vec4 v0x55ce2ba65ee0_0, 0, 66;
    %load/vec4 v0x55ce2ba65ee0_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x55ce2ba769e0_0, 0, 64;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x55ce2b993030_0;
    %load/vec4 v0x55ce2ba99fc0_0;
    %div;
    %store/vec4 v0x55ce2ba9b020_0, 0, 33;
    %load/vec4 v0x55ce2b993030_0;
    %load/vec4 v0x55ce2ba99fc0_0;
    %mod;
    %store/vec4 v0x55ce2ba9b1e0_0, 0, 33;
    %load/vec4 v0x55ce2ba9b020_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x55ce2ba9b1e0_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ce2ba769e0_0, 0, 64;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x55ce2b993030_0;
    %load/vec4 v0x55ce2ba99fc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x55ce2ba3c3c0_0, 0, 33;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55ce2ba3c3c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55ce2ba37880_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55ce2ba7eac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ce2ba37880_0, 0, 32;
    %jmp T_7.25;
T_7.10 ;
    %load/vec4 v0x55ce2ba9abe0_0;
    %load/vec4 v0x55ce2ba9acc0_0;
    %and;
    %store/vec4 v0x55ce2ba37880_0, 0, 32;
    %jmp T_7.25;
T_7.11 ;
    %load/vec4 v0x55ce2ba9abe0_0;
    %load/vec4 v0x55ce2ba9acc0_0;
    %or;
    %store/vec4 v0x55ce2ba37880_0, 0, 32;
    %jmp T_7.25;
T_7.12 ;
    %load/vec4 v0x55ce2ba9abe0_0;
    %load/vec4 v0x55ce2ba9acc0_0;
    %xor;
    %store/vec4 v0x55ce2ba37880_0, 0, 32;
    %jmp T_7.25;
T_7.13 ;
    %load/vec4 v0x55ce2ba9abe0_0;
    %load/vec4 v0x55ce2ba9acc0_0;
    %add;
    %store/vec4 v0x55ce2ba37880_0, 0, 32;
    %jmp T_7.25;
T_7.14 ;
    %load/vec4 v0x55ce2ba9abe0_0;
    %load/vec4 v0x55ce2ba9acc0_0;
    %sub;
    %store/vec4 v0x55ce2ba37880_0, 0, 32;
    %jmp T_7.25;
T_7.15 ;
    %load/vec4 v0x55ce2ba9abe0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.26, 8;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x55ce2ba9abe0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55ce2ba9abe0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %store/vec4 v0x55ce2ba62a20_0, 0, 64;
    %load/vec4 v0x55ce2ba9acc0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.28, 8;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x55ce2ba9acc0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.29, 8;
T_7.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55ce2ba9acc0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.29, 8;
 ; End of false expr.
    %blend;
T_7.29;
    %store/vec4 v0x55ce2ba99ee0_0, 0, 64;
    %load/vec4 v0x55ce2ba62a20_0;
    %load/vec4 v0x55ce2ba99ee0_0;
    %mul;
    %store/vec4 v0x55ce2ba769e0_0, 0, 64;
    %jmp T_7.25;
T_7.16 ;
    %load/vec4 v0x55ce2ba9abe0_0;
    %load/vec4 v0x55ce2ba9acc0_0;
    %mod/s;
    %store/vec4 v0x55ce2ba9b100_0, 0, 32;
    %load/vec4 v0x55ce2ba9abe0_0;
    %load/vec4 v0x55ce2ba9acc0_0;
    %div/s;
    %store/vec4 v0x55ce2ba9af40_0, 0, 32;
    %load/vec4 v0x55ce2ba9af40_0;
    %load/vec4 v0x55ce2ba9b100_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ce2ba769e0_0, 0, 64;
    %jmp T_7.25;
T_7.17 ;
    %load/vec4 v0x55ce2ba9acc0_0;
    %load/vec4 v0x55ce2ba9abe0_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.30, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.31, 8;
T_7.30 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.31, 8;
 ; End of false expr.
    %blend;
T_7.31;
    %store/vec4 v0x55ce2ba37880_0, 0, 32;
    %jmp T_7.25;
T_7.18 ;
    %load/vec4 v0x55ce2ba9acc0_0;
    %load/vec4 v0x55ce2ba9abe0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.32, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.33, 8;
T_7.32 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.33, 8;
 ; End of false expr.
    %blend;
T_7.33;
    %store/vec4 v0x55ce2ba37880_0, 0, 32;
    %jmp T_7.25;
T_7.19 ;
    %load/vec4 v0x55ce2ba9abe0_0;
    %load/vec4 v0x55ce2ba9acc0_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x55ce2ba37880_0, 0, 32;
    %jmp T_7.25;
T_7.20 ;
    %load/vec4 v0x55ce2ba9abe0_0;
    %load/vec4 v0x55ce2ba9acc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.36, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.37, 8;
T_7.36 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.37, 8;
 ; End of false expr.
    %blend;
T_7.37;
    %store/vec4 v0x55ce2ba37880_0, 0, 32;
    %jmp T_7.25;
T_7.21 ;
    %load/vec4 v0x55ce2ba9ada0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.38, 8;
    %load/vec4 v0x55ce2ba9acc0_0;
    %ix/getv 4, v0x55ce2ba9ae60_0;
    %shiftr 4;
    %jmp/1 T_7.39, 8;
T_7.38 ; End of true expr.
    %load/vec4 v0x55ce2ba9acc0_0;
    %load/vec4 v0x55ce2ba9abe0_0;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/0 T_7.39, 8;
 ; End of false expr.
    %blend;
T_7.39;
    %store/vec4 v0x55ce2ba37880_0, 0, 32;
    %jmp T_7.25;
T_7.22 ;
    %load/vec4 v0x55ce2ba9ada0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.40, 8;
    %load/vec4 v0x55ce2ba9acc0_0;
    %ix/getv 4, v0x55ce2ba9ae60_0;
    %shiftl 4;
    %jmp/1 T_7.41, 8;
T_7.40 ; End of true expr.
    %load/vec4 v0x55ce2ba9acc0_0;
    %load/vec4 v0x55ce2ba9abe0_0;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/0 T_7.41, 8;
 ; End of false expr.
    %blend;
T_7.41;
    %store/vec4 v0x55ce2ba37880_0, 0, 32;
    %jmp T_7.25;
T_7.23 ;
    %load/vec4 v0x55ce2ba9ada0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.42, 8;
    %load/vec4 v0x55ce2ba9acc0_0;
    %ix/getv 4, v0x55ce2ba9ae60_0;
    %shiftr/s 4;
    %jmp/1 T_7.43, 8;
T_7.42 ; End of true expr.
    %load/vec4 v0x55ce2ba9acc0_0;
    %load/vec4 v0x55ce2ba9abe0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %jmp/0 T_7.43, 8;
 ; End of false expr.
    %blend;
T_7.43;
    %store/vec4 v0x55ce2ba37880_0, 0, 32;
    %jmp T_7.25;
T_7.25 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55ce2ba9bdf0;
T_8 ;
    %wait E_0x55ce2b966880;
    %load/vec4 v0x55ce2ba9cb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ce2ba9c290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ce2ba9c1d0_0, 0;
T_8.0 ;
    %load/vec4 v0x55ce2ba9c7c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x55ce2ba9cc00_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55ce2ba9c7c0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.4 ;
    %load/vec4 v0x55ce2ba9ca60_0;
    %assign/vec4 v0x55ce2ba9c1d0_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v0x55ce2ba9ca60_0;
    %assign/vec4 v0x55ce2ba9c290_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x55ce2ba9c110_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55ce2ba9c1d0_0, 0;
    %load/vec4 v0x55ce2ba9c110_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55ce2ba9c290_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x55ce2ba9c110_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55ce2ba9c1d0_0, 0;
    %load/vec4 v0x55ce2ba9c110_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55ce2ba9c290_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x55ce2ba9c110_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55ce2ba9c1d0_0, 0;
    %load/vec4 v0x55ce2ba9c110_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55ce2ba9c290_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x55ce2ba9c110_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x55ce2ba9c1d0_0, 0;
    %load/vec4 v0x55ce2ba9c110_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x55ce2ba9c290_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55ce2baa24b0;
T_9 ;
    %wait E_0x55ce2baa1b90;
    %load/vec4 v0x55ce2baa2b60_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55ce2baa2f00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ce2baa2e20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ce2baa2d60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55ce2baa29a0_0, 0, 32;
    %load/vec4 v0x55ce2baa2a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x55ce2baa2900_0;
    %store/vec4 v0x55ce2baa2ca0_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x55ce2baa2820_0;
    %store/vec4 v0x55ce2baa2ca0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55ce2baa29a0_0;
    %store/vec4 v0x55ce2baa2ca0_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55ce2ba215e0;
T_10 ;
    %wait E_0x55ce2b966880;
    %load/vec4 v0x55ce2baa8eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ce2baa8c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ce2baa8d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ce2baa5bf0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55ce2baa8980_0;
    %assign/vec4 v0x55ce2baa8c50_0, 0;
    %load/vec4 v0x55ce2baa8a50_0;
    %assign/vec4 v0x55ce2baa8d10_0, 0;
    %load/vec4 v0x55ce2baa5fd0_0;
    %assign/vec4 v0x55ce2baa5bf0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55ce2ba215e0;
T_11 ;
    %wait E_0x55ce2b943280;
    %vpi_call/w 4 158 "$display", "pc_in = %h, pc_out = %h, state = %b", v0x55ce2baa8610_0, v0x55ce2baa66f0_0, v0x55ce2baa8ff0_0 {0 0 0};
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55ce2baa9a50;
T_12 ;
    %fork t_3, S_0x55ce2baa9e90;
    %jmp t_2;
    .scope S_0x55ce2baa9e90;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ce2baaa090_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x55ce2baaa090_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55ce2baaa090_0;
    %store/vec4a v0x55ce2baaa420, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55ce2baaa090_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55ce2baaa090_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %vpi_call/w 16 22 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x55ce2baa9c50 {0 0 0};
    %vpi_call/w 16 23 "$readmemh", P_0x55ce2baa9c50, v0x55ce2baaa420 {0 0 0};
    %end;
    .scope S_0x55ce2baa9a50;
t_2 %join;
    %end;
    .thread T_12;
    .scope S_0x55ce2baa9a50;
T_13 ;
    %wait E_0x55ce2b966880;
    %load/vec4 v0x55ce2baaa8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55ce2baaaa00_0;
    %store/vec4 v0x55ce2baaab10_0, 0, 32;
    %load/vec4 v0x55ce2baaa2c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x55ce2baaa2c0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x55ce2baaab10_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55ce2baaa190_0;
    %addi 0, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ce2baaa420, 0, 4;
T_13.4 ;
    %load/vec4 v0x55ce2baaa2c0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %load/vec4 v0x55ce2baaaa00_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55ce2baaab10_0, 0, 32;
    %load/vec4 v0x55ce2baaab10_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55ce2baaa190_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ce2baaa420, 0, 4;
T_13.6 ;
    %load/vec4 v0x55ce2baaa2c0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.8, 4;
    %load/vec4 v0x55ce2baaaa00_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55ce2baaab10_0, 0, 32;
    %load/vec4 v0x55ce2baaab10_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55ce2baaa190_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x55ce2baaa420, 4, 0;
T_13.8 ;
    %load/vec4 v0x55ce2baaa2c0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %load/vec4 v0x55ce2baaaa00_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55ce2baaab10_0, 0, 32;
    %load/vec4 v0x55ce2baaab10_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55ce2baaa190_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x55ce2baaa420, 4, 0;
T_13.10 ;
T_13.2 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55ce2baaa4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %load/vec4 v0x55ce2baaa190_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x55ce2baaa420, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ce2baaa710_0, 4, 5;
    %load/vec4 v0x55ce2baaa190_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x55ce2baaa420, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ce2baaa710_0, 4, 5;
    %load/vec4 v0x55ce2baaa190_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x55ce2baaa420, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ce2baaa710_0, 4, 5;
    %load/vec4 v0x55ce2baaa190_0;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x55ce2baaa420, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ce2baaa710_0, 4, 5;
T_13.12 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55ce2baa9a50;
T_14 ;
    %wait E_0x55ce2baa4bc0;
    %load/vec4 v0x55ce2baaa2c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x55ce2baaa2c0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x55ce2baaa710_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ce2baaa600_0, 4, 8;
T_14.2 ;
    %load/vec4 v0x55ce2baaa2c0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x55ce2baaa600_0;
    %store/vec4 v0x55ce2baaa7f0_0, 0, 32;
    %load/vec4 v0x55ce2baaa7f0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55ce2baaa600_0, 0, 32;
    %load/vec4 v0x55ce2baaa710_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ce2baaa600_0, 4, 8;
T_14.4 ;
    %load/vec4 v0x55ce2baaa2c0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0x55ce2baaa600_0;
    %store/vec4 v0x55ce2baaa7f0_0, 0, 32;
    %load/vec4 v0x55ce2baaa7f0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55ce2baaa600_0, 0, 32;
    %load/vec4 v0x55ce2baaa710_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ce2baaa600_0, 4, 8;
T_14.6 ;
    %load/vec4 v0x55ce2baaa2c0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0x55ce2baaa600_0;
    %store/vec4 v0x55ce2baaa7f0_0, 0, 32;
    %load/vec4 v0x55ce2baaa7f0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55ce2baaa600_0, 0, 32;
    %load/vec4 v0x55ce2baaa710_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55ce2baaa600_0, 4, 8;
T_14.8 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55ce2ba396b0;
T_15 ;
    %vpi_call/w 3 22 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call/w 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ce2ba396b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baab370_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55ce2baab410_0, 0, 32;
    %pushi/vec4 41, 0, 65;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 65;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 65;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x55ce2baab370_0;
    %inv;
    %store/vec4 v0x55ce2baab370_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x55ce2baab370_0;
    %inv;
    %store/vec4 v0x55ce2baab370_0, 0, 1;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %end;
    .thread T_15;
    .scope S_0x55ce2ba396b0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baab880_0, 0, 1;
    %wait E_0x55ce2b97b5d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ce2baab880_0, 0, 1;
    %wait E_0x55ce2b97b5d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ce2baab880_0, 0, 1;
    %vpi_call/w 3 46 "$display", "------------------- %d --------------------------", v0x55ce2baab410_0 {0 0 0};
    %vpi_call/w 3 47 "$display", "FETCH         - readdata_to_CPU: %h, ALUOut: %h", v0x55ce2baab6e0_0, v0x55ce2baab7c0_0 {0 0 0};
    %wait E_0x55ce2b97b5d0;
    %vpi_call/w 3 51 "$display", "DECODE        - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x55ce2baab6e0_0, v0x55ce2baab7c0_0, &PV<v0x55ce2baab6e0_0, 26, 6> {0 0 0};
    %wait E_0x55ce2b97b5d0;
    %vpi_call/w 3 54 "$display", "EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ce2baab6e0_0, v0x55ce2baab7c0_0, &PV<v0x55ce2baab6e0_0, 26, 6> {0 0 0};
    %wait E_0x55ce2b97b5d0;
    %vpi_call/w 3 57 "$display", "MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ce2baab6e0_0, v0x55ce2baab7c0_0, &PV<v0x55ce2baab6e0_0, 26, 6> {0 0 0};
    %wait E_0x55ce2b97b5d0;
    %vpi_call/w 3 60 "$display", "WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ce2baab6e0_0, v0x55ce2baab7c0_0, &PV<v0x55ce2baab6e0_0, 26, 6> {0 0 0};
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x55ce2baab410_0;
    %add;
    %store/vec4 v0x55ce2baab410_0, 0, 32;
    %vpi_call/w 3 62 "$display", "------------------- %d --------------------------", v0x55ce2baab410_0 {0 0 0};
    %pushi/vec4 8, 0, 65;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 65;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 65;
    %sub;
    %wait E_0x55ce2b97b5d0;
    %vpi_call/w 3 67 "$display", "FETCH         - readdata_to_CPU: %h, ALUOut: %h", v0x55ce2baab6e0_0, v0x55ce2baab7c0_0 {0 0 0};
    %wait E_0x55ce2b97b5d0;
    %vpi_call/w 3 70 "$display", "DECODE        - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ce2baab6e0_0, v0x55ce2baab7c0_0, &PV<v0x55ce2baab6e0_0, 26, 6> {0 0 0};
    %wait E_0x55ce2b97b5d0;
    %vpi_call/w 3 73 "$display", "EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ce2baab6e0_0, v0x55ce2baab7c0_0, &PV<v0x55ce2baab6e0_0, 26, 6> {0 0 0};
    %wait E_0x55ce2b97b5d0;
    %vpi_call/w 3 76 "$display", "MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ce2baab6e0_0, v0x55ce2baab7c0_0, &PV<v0x55ce2baab6e0_0, 26, 6> {0 0 0};
    %wait E_0x55ce2b97b5d0;
    %vpi_call/w 3 79 "$display", "WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x55ce2baab6e0_0, v0x55ce2baab7c0_0, &PV<v0x55ce2baab6e0_0, 26, 6> {0 0 0};
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x55ce2baab410_0;
    %add;
    %store/vec4 v0x55ce2baab410_0, 0, 32;
    %vpi_call/w 3 81 "$display", "-------------------- %d -------------------------", v0x55ce2baab410_0 {0 0 0};
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/mips_cpu/CPU_testbench.v";
    "../rtl/mips_cpu/mips_cpu_bus.v";
    "../rtl/mips_cpu/alu.v";
    "../rtl/mips_cpu/ALUmux4to1.v";
    "../rtl/mips_cpu/HI_LO_Control.v";
    "../rtl/mips_cpu/instruction_reg.v";
    "../rtl/mips_cpu/MEMmux.v";
    "../rtl/mips_cpu/control_signal_simplified.v";
    "../rtl/mips_cpu/pc.v";
    "../rtl/mips_cpu/PCmux3to1.v";
    "../rtl/mips_cpu/registers.v";
    "../rtl/mips_cpu/CPU_statemachine.v";
    "../rtl/mips_cpu/endian_swap.v";
    "./ram_tiny_CPU.v";
