Tue 15:12: PROGRESS: MaxCompiler version: 2014.2
Tue 15:12: PROGRESS: Build "NBody" start time: Tue May 12 15:12:23 BST 2015
Tue 15:12: PROGRESS: Main build process running as user imilankovic on host nxws17.office.maxeler.com
Tue 15:12: INFO    : Loading build properties from bundled MaxCompiler_build.conf...
Tue 15:12: INFO    : Loading default build properties from /network-raid/MaxCompiler_build.conf
Tue 15:12: INFO    : Loading user build properties from: /home/imilankovic/.MaxCompiler_build_user.conf
Tue 15:12: INFO    : No user-specified external build property file has been specified.
Tue 15:12: INFO    : (Set environment variable MAXCOMPILER_BUILD_CONF_FILE to assign one)
Tue 15:12: INFO    : Loading additional parameters from MAXCOMPILER_BUILD_CONF environment variable
Tue 15:12: PROGRESS: Build location: /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_
Tue 15:12: PROGRESS: Detailed build log available in "_build.log"
Tue 15:12: INFO    : Created build manager NBody (NBody_VECTIS_DFE_ Tue May 12 15:12:23 BST 2015). (15:12:23 12/05/15)
Tue 15:12: INFO    : Working in dir: /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_
Tue 15:12: INFO    : Java class path (3 paths):
Tue 15:12: INFO    : 	/home/imilankovic/workspace/NBody/EngineCode/bin
Tue 15:12: INFO    : 	/network-raid/opt/maxcompiler-2014.2/lib/MaxCompiler.jar
Tue 15:12: INFO    : 	/network-raid/opt/maxq/maxq-ctl.jar
Tue 15:12: INFO    : Java process started by 'main' method in class 'com.maxeler.applibrary.nbody.NBodyBuilder'.
Tue 15:12: INFO    : Using /network-infrastructure/maxcompiler_core_cache/ for core-cache.
Tue 15:12: INFO    : Using core-cache arbiter bluejet.office.maxeler.com:6189
Tue 15:12: INFO    : Checking license files in directory: /network-raid/maxeler_licensing/licenses
Tue 15:12: INFO    : All license signatures valid.
Tue 15:12: INFO    : Backing-up source-files (old source files in build directory will be removed first)...
Tue 15:12: INFO    : Source directories: /home/imilankovic/workspace/NBody/EngineCode/src:
Tue 15:12: INFO    : Not deleting directory (does not exist): src
Tue 15:12: INFO    : Copying source-files took 15.9599 ms
Tue 15:12: USER    : 
Tue 15:12: USER    : ENGINE BUILD PARAMETERS
Tue 15:12: USER    : 	        Build name: NBody_VECTIS_DFE_
Tue 15:12: USER    : 	          DFEModel: VECTIS           
Tue 15:12: USER    : 	       maxFileName: NBody            
Tue 15:12: USER    : 	            target: DFE              
Tue 15:12: USER    : 	        enableMPCX: false            
Tue 15:12: USER    : 	       MPPRStartCT: 1                
Tue 15:12: USER    : 	         MPPREndCT: 16               
Tue 15:12: USER    : 	       MPPRThreads: 2                
Tue 15:12: USER    : 	MPPRRetryThreshold: 0                
Tue 15:12: USER    : 	            suffix:                  
Tue 15:12: USER    : 	          numPipes: 30               
Tue 15:12: USER    : 	   hasStreamStatus: true             
Tue 15:12: PROGRESS: Instantiating kernel "NBodyKernel"
Tue 15:12: WARNING : Floating-point casts ignore set rounding mode and use TONEAREVEN rounding only.
Tue 15:12: INFO    : Manager Configuration:
Tue 15:12: INFO    : 	ManagerConfiguration.allowNonMultipleTransitions = false                                                         [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.board = MAX3424A                                                                            [Init: null, init: MAX3424A]
Tue 15:12: INFO    : 	ManagerConfiguration.build.buildEffort = MEDIUM                                                                  [Init: MEDIUM]
Tue 15:12: INFO    : 	ManagerConfiguration.build.enableChipScopeInserter = false                                                       [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.build.enableTimingAnalysis = true                                                           [Init: true]
Tue 15:12: INFO    : 	ManagerConfiguration.build.level = FULL_BUILD                                                                    [Init: FULL_BUILD]
Tue 15:12: INFO    : 	ManagerConfiguration.build.mpprContinueAfterMeetingTiming = false                                                [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.build.mpprCtMax = 16                                                                        [Init: 1, change: 16]
Tue 15:12: INFO    : 	ManagerConfiguration.build.mpprCtMin = 1                                                                         [Init: 1]
Tue 15:12: INFO    : 	ManagerConfiguration.build.mpprParallelism = 2                                                                   [Init: 1, change: 2]
Tue 15:12: INFO    : 	ManagerConfiguration.build.mpprRetryMissesThrshld = 0                                                            [Init: 0]
Tue 15:12: INFO    : 	ManagerConfiguration.build.optGoal = BALANCED                                                                    [Init: BALANCED]
Tue 15:12: INFO    : 	ManagerConfiguration.build.physSynthAsyncPipelining = AUTO                                                       [Init: AUTO]
Tue 15:12: INFO    : 	ManagerConfiguration.build.physSynthCombLogic = AUTO                                                             [Init: AUTO]
Tue 15:12: INFO    : 	ManagerConfiguration.build.physSynthCombLogicForArea = AUTO                                                      [Init: AUTO]
Tue 15:12: INFO    : 	ManagerConfiguration.build.physSynthEffort = AUTO                                                                [Init: AUTO]
Tue 15:12: INFO    : 	ManagerConfiguration.build.physSynthRegDuplication = AUTO                                                        [Init: AUTO]
Tue 15:12: INFO    : 	ManagerConfiguration.build.physSynthRetiming = AUTO                                                              [Init: AUTO]
Tue 15:12: INFO    : 	ManagerConfiguration.build.physicalSynthesis = false                                                             [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.buildTarget = DFE                                                                           [Init: null, init: DFE]
Tue 15:12: INFO    : 	ManagerConfiguration.debug.chipscopeCaptureDepth = 4096                                                          [Init: 4096]
Tue 15:12: INFO    : 	ManagerConfiguration.debug.fifoUnderOverFlowRegs = false                                                         [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.debug.memCtlDebugRegs = true                                                                [Init: true]
Tue 15:12: INFO    : 	ManagerConfiguration.debug.memCtlExtraDebugRegs = false                                                          [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.debug.memMarginingSupport = false                                                           [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.debug.memPhyDebugRegister = NONE                                                            [Init: NONE]
Tue 15:12: INFO    : 	ManagerConfiguration.debug.memPllLockDebugRegs = true                                                            [Init: true]
Tue 15:12: INFO    : 	ManagerConfiguration.debug.streamStatus = true                                                                   [Init: false, change: true]
Tue 15:12: INFO    : 	ManagerConfiguration.debug.streamStatusChecksums = false                                                         [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.addressGeneratorsInSlowClock = false                                                   [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.arbitrationMode = ROUND_ROBIN                                                          [Init: ROUND_ROBIN]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.burstSize = 8                                                                          [Init: 8]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.cmdFifoInReg = false                                                                   [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.cmdFifoLutRam = false                                                                  [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.cmdFifoRegInRam = true                                                                 [Init: true]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.cmdFifoSize = 31                                                                       [Init: 31]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.commandEchoModeEnabled = false                                                         [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.commandEchoModeFifoDepth = 512                                                         [Init: 512]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.commandEchoModeStreamAlmostEmptyLatency = 792                                          [Init: 792]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.commandEchoModeStreamAlmostEmptyLatency = 8                                            [Init: 8]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.commandEchoModeStreamStallLatency = 8                                                  [Init: 8]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.dataFifoDepth = 512                                                                    [Init: 512]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.dataFifoLutRam = false                                                                 [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.dataFifoWidth = 792                                                                    [Init: 792]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.eccMode = false                                                                        [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.fabricDataFifoReg = true                                                               [Init: true]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.fabricRdDataFifoReg = false                                                            [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.flagSupport = false                                                                    [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.highPrioStream = false                                                                 [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.max2CompatMode = false                                                                 [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.max4m_GALAVA_MCP_UseRefClk = false                                                     [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.max4m_MAIA_MCP_UseRefClk = false                                                       [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.max4qrateMode = false                                                                  [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.memCmdIncSize = 8                                                                      [Init: 8]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.memCmdStartAddrSize = 32                                                               [Init: 32]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.onCardMemFreq = 303.0                                                                  [Init: 0.0, change: 303.0]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.parEccDebugStream = false                                                              [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.parityEccWidth = 0                                                                     [Init: 0]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.parityMode = false                                                                     [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.perdqsPhaseDetect = false                                                              [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.dram.performanceMode = true                                                                 [Init: true]
Tue 15:12: INFO    : 	ManagerConfiguration.enableMPCX = false                                                                          [Init: false, init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.maxring.maxringConnections = []                                                             [Init: []]
Tue 15:12: INFO    : 	ManagerConfiguration.maxring.maxringNumLanes = {MAXRING_A=2, MAXRING_LITE_A=1, MAXRING_LITE_B=1, MAXRING_B=2}    [Init: {}]
Tue 15:12: INFO    : 	ManagerConfiguration.multiCycleMappedMemoryBus = false                                                           [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.network.qsfpBotMode = QSFP_OFF                                                              [Init: QSFP_OFF]
Tue 15:12: INFO    : 	ManagerConfiguration.network.qsfpMidMode = QSFP_OFF                                                              [Init: QSFP_OFF]
Tue 15:12: INFO    : 	ManagerConfiguration.network.qsfpTopMode = QSFP_OFF                                                              [Init: QSFP_OFF]
Tue 15:12: INFO    : 	ManagerConfiguration.pcie.numPCIeLanes = 0                                                                       [Init: 0]
Tue 15:12: INFO    : 	ManagerConfiguration.pcie.pcieFastClock = false                                                                  [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.pcie.streamFromHostMaxNum = 8                                                               [Init: 0, change: 8]
Tue 15:12: INFO    : 	ManagerConfiguration.pcie.streamToHostMaxNum = 8                                                                 [Init: 0, change: 8]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.boardModel = MAX3424A                                                               [Init: null, change: MAX3424A]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.ddr3Enable = false                                                                  [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.ddr3Frq = 303.0                                                                     [Init: 400.0, change: 303.0]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.ddr3Qmode = false                                                                   [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.disableMultiplePersona = true                                                       [Init: true]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.dynamic_scaling = false                                                             [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.maxRingLocal = false                                                                [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.maxRingOptical = false                                                              [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.maxringDataRate = 2500.0                                                            [Init: 2500.0]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.maxringOpticalDataRate = 10000.0                                                    [Init: 10000.0]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.mode = InitMode                                                                     [Init: InitMode]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.networkPTP = OFF                                                                    [Init: OFF]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.networkQSFP_BOT = QSFP_OFF                                                          [Init: QSFP_OFF]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.networkQSFP_MID = QSFP_OFF                                                          [Init: QSFP_OFF]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.networkQSFP_TOP = QSFP_OFF                                                          [Init: QSFP_OFF]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.panMaxRingA = false                                                                 [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.panMaxRingB = false                                                                 [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.personaInterfaceVersion = 1                                                         [Init: 1]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.qdr2Enable = false                                                                  [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.qdr2Frq = 550.0                                                                     [Init: 550.0]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.streamClks = 1                                                                      [Init: 1]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.streamFrq = [100.0]                                                                 [Init: [150.0], change: [100.0]]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.streamPs = [0]                                                                      [Init: [0]]
Tue 15:12: INFO    : 	ManagerConfiguration.persona.usePCIeGen1 = false                                                                 [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.simulation.nativeFloatingPoint = false                                                      [Init: false]
Tue 15:12: INFO    : 	ManagerConfiguration.streamClockFrq = 100                                                                        [Init: 100]
Tue 15:12: INFO    : 	ManagerConfiguration.useLegacyStreamFIFOs = false                                                                [Init: false]
Tue 15:12: INFO    : 
Tue 15:12: INFO    :  -- 
Tue 15:12: INFO    : Running manager compiler graph-pass: GenerateMXGInfo
Tue 15:12: INFO    : Running manager compiler graph-pass: ScheduleStallLatency
Tue 15:12: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Tue 15:12: INFO    : Running manager compiler graph-pass: InsertDualAspectLogic
Tue 15:12: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Tue 15:12: INFO    : Running manager compiler graph-pass: InsertPullPushAdapter
Tue 15:12: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Tue 15:12: INFO    : Running manager compiler graph-pass: InsertStreamFifos
Tue 15:12: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Tue 15:12: INFO    : Running manager compiler graph-pass: InsertStreamStatus
Tue 15:12: INFO    : Running manager compiler graph-pass: InsertChipscope
Tue 15:12: INFO    : Inserted 0 chipscope manager nodes.
Tue 15:12: INFO    : Running manager compiler graph-pass: ClockWidthAssignment
Tue 15:12: INFO    : Running manager compiler graph-pass: ReportClockAssignments
Tue 15:12: PROGRESS: 
Tue 15:12: PROGRESS: Compiling kernel "NBodyKernel"
Tue 15:12: INFO    : Configuration:
Tue 15:12: INFO    : 	KernelConfiguration.additionalInputPipelining = 64                                          [Init: 64]
Tue 15:12: INFO    : 	KernelConfiguration.allowDSPCascading = true                                                [Init: true]
Tue 15:12: INFO    : 	KernelConfiguration.allowInputsOutputsBeforeFlushNode = false                               [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.allowZeroLatencyNodeHold = false                                        [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.board = MAX3424A                                                        [Init: MAX2116B, change: MAX3424A]
Tue 15:12: INFO    : 	KernelConfiguration.bramBitsThreshold = 2080                                                [Init: 2080]
Tue 15:12: INFO    : 	KernelConfiguration.buildTarget = HARDWARE                                                  [Init: NONE, change: HARDWARE]
Tue 15:12: INFO    : 	KernelConfiguration.cePipelining = 2                                                        [Init: 2]
Tue 15:12: INFO    : 	KernelConfiguration.clockPhaseBalanceThreshold = 0.1                                        [Init: 0.1]
Tue 15:12: INFO    : 	KernelConfiguration.clockPhasingRetries = 50                                                [Init: 50]
Tue 15:12: INFO    : 	KernelConfiguration.dumpNeighboursString =                                                  [Init: ]
Tue 15:12: INFO    : 	KernelConfiguration.enableCeReplication = true                                              [Init: true]
Tue 15:12: INFO    : 	KernelConfiguration.enableClockPhasePartitioning = false                                    [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.enableDebugIOControlRegs = true                                         [Init: true]
Tue 15:12: INFO    : 	KernelConfiguration.enableDummyBuild = false                                                [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.enableKernelProfiler = false                                            [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.enablePipelinedComputeController = false                                [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.enableShadowRegister = false                                            [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.enableSmartKernelControl = false                                        [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.fifoSrlRegisterStages = 1                                               [Init: 1]
Tue 15:12: INFO    : 	KernelConfiguration.flushOnInputDataCongtiguous = false                                     [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.hardwareDebugDepth = 512                                                [Init: 512]
Tue 15:12: INFO    : 	KernelConfiguration.hwHierarchyMode = UNSET                                                 [Init: UNSET]
Tue 15:12: INFO    : 	KernelConfiguration.latencyAnnotation = false                                               [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.latencyAnnotationIOs =                                                  [Init: null]
Tue 15:12: INFO    : 	KernelConfiguration.maxCoalescedFifoWidth = 2147483647                                      [Init: 2147483647]
Tue 15:12: INFO    : 	KernelConfiguration.maxPreAdderFanOut = 1                                                   [Init: 1]
Tue 15:12: INFO    : 	KernelConfiguration.netlistMode = false                                                     [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.numPhotonStateMachines = 1                                              [Init: 1]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.ceCounterRegisterDuplication = 1                          [Init: 1]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.conditionalArithmetic = false                             [Init: true, Init after BuildTarget change: false]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.counterChainWrapPipelining = 0                            [Init: 0]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.dspAddChain = OPTIMISE_IGNORE_PREADDER                    [Init: null, Init after BuildTarget change: OPTIMISE_IGNORE_PREADDER]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.enableActiveFanoutReduction = false                       [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.enableBUFGCE = false                                      [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.enableBetterInputRegistering = false                      [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.enableBetterRegistering = false                           [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.enableFIFOCoalescingAcrossPlacementConstraints = false    [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.enableFifoCoalescing = true                               [Init: true]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.enableFullPrecisionBinaryOpConstants = false              [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.enableIntegratedRounding = false                          [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.enableMappedMemoryHostReadBack = true                     [Init: true]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.enableMultiCycleReset = false                             [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.enablePowerTwoFloatMult = true                            [Init: true]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.enableRedundantNodeDeletion = true                        [Init: true]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.enableStateMachineRegisterMerging = true                  [Init: true]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.inputFlushDistanceFactor = 0                              [Init: 0]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.minimumStaticFIFOSplitDepth = 1                           [Init: 1]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.optimizationTechnique = DEFAULT                           [Init: DEFAULT]
Tue 15:12: INFO    : 	KernelConfiguration.optimizations.triAdd = false                                            [Init: true, Init after BuildTarget change: false]
Tue 15:12: INFO    : 	KernelConfiguration.partialReconfBlockName =                                                [Init: ]
Tue 15:12: INFO    : 	KernelConfiguration.partialReconfMode = false                                               [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.partialReconfTemplate = false                                           [Init: false]
Tue 15:12: INFO    : 	KernelConfiguration.replicateNodeCeLog2NumPartitions = 0                                    [Init: 0]
Tue 15:12: INFO    : 	KernelConfiguration.romBRAMBitsThreshold = 2080                                             [Init: 2080]
Tue 15:12: INFO    : 	KernelConfiguration.simulation.ramAddressCollisionBehaviour = WARNING                       [Init: EXCEPTION, change: WARNING]
Tue 15:12: INFO    : 	KernelConfiguration.simulation.ramOutOfBoundsAccessBehaviour = EXCEPTION                    [Init: EXCEPTION]
Tue 15:12: INFO    : 	KernelConfiguration.simulation.simProgressMessageFrequency = 0                              [Init: 0]
Tue 15:12: INFO    : 
Tue 15:12: INFO    :  -- 
Tue 15:12: WARNING : Warning (UNCONNECTED_DESIGN_ELEMENT):
Tue 15:12: WARNING : Unconnected elements in design 'NBodyKernel'
Tue 15:12: WARNING : details in : /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/NBodyKernel_graph_warnings.txt
Tue 15:12: INFO    : Writing current graph to: NBody-NBodyKernel-original.pxg
Tue 15:12: INFO    : Running kernel graph-pass 'GeneratePXG'.
Tue 15:12: INFO    : Graph-pass 'GeneratePXG' took 1.05918 s (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Tue 15:12: INFO    : Graph-pass 'MarkConstantPass' took 15.4567 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'ReachabilityPass'.
Tue 15:12: INFO    : Graph-pass 'ReachabilityPass' took 274.799 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'FindInputsLeadingToFlush'.
Tue 15:12: INFO    : Graph-pass 'FindInputsLeadingToFlush' took 843.279 탎 (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'CheckForStatefulToFlushViolations'.
Tue 15:12: INFO    : Graph-pass 'CheckForStatefulToFlushViolations' took 6.70255 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'CheckForInputToFlushViolations'.
Tue 15:12: INFO    : Graph-pass 'CheckForInputToFlushViolations' took 4.66159 ms (1 iterations)
Tue 15:12: INFO    : Not deleting directory (does not exist): neighbours
Tue 15:12: INFO    : Running Photon pre-schedule graph optimisations
Tue 15:12: INFO    : Running kernel graph-pass 'AlignOrEradicatePrintfs'.
Tue 15:12: INFO    : Graph-pass 'AlignOrEradicatePrintfs' took 7.02450 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'FoldConstantsPass'.
Tue 15:12: INFO    : Graph-pass 'FoldConstantsPass' took 200.233 ms (2 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'OptimiseNodesPass'.
Tue 15:12: INFO    : Graph-pass 'OptimiseNodesPass' took 121.002 ms (2 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'DeleteRedundantNodes'.
Tue 15:12: INFO    : Graph-pass 'DeleteRedundantNodes' took 4.42391 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'DSPMultiplyAddExtractionPass'.
Tue 15:12: INFO    : Optimized 0 sub-graphs into DSP multiply/add chains (Virtex5 mode).
Tue 15:12: INFO    : Graph-pass 'DSPMultiplyAddExtractionPass' took 670.668 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'PO2FPMultOptimiser'.
Tue 15:12: INFO    : Graph-pass 'PO2FPMultOptimiser' took 3.29276 ms (1 iterations)
Tue 15:12: INFO    : Logging Photon stats to: NBodyKernel_photon_stats.csv
Tue 15:12: INFO    : Running kernel graph-pass 'StatsPass'.
Tue 15:12: INFO    : Graph-pass 'StatsPass' took 13.4636 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'CollectNumericExceptions'.
Tue 15:12: INFO    : Graph-pass 'CollectNumericExceptions' took 1.09979 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'StreamOffsetDivExpand'.
Tue 15:12: INFO    : Graph-pass 'StreamOffsetDivExpand' took 3.96392 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'FindIllegalLoops'.
Tue 15:12: INFO    : Graph-pass 'FindIllegalLoops' took 348.729 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Tue 15:12: INFO    : Graph-pass 'MarkConstantPass' took 4.00966 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'ScheduleVariables'.
Tue 15:12: INFO    : Graph-pass 'ScheduleVariables' took 23.8550 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Tue 15:12: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 2.70889 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Tue 15:12: INFO    : Graph-pass 'ScheduleApplier' took 103.297 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Tue 15:12: INFO    : Graph-pass 'MarkConstantPass' took 10.9940 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Tue 15:12: INFO    : Graph-pass 'ScheduleDumper' took 59.2490 ms (1 iterations)
Tue 15:12: INFO    : Running Photon post-schedule graph optimisations (pass 1)
Tue 15:12: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Tue 15:12: INFO    : Graph-pass 'TapFIFOsPass' took 8.44023 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Tue 15:12: INFO    : Graph-pass 'FoldFIFOsPass' took 1.17787 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Tue 15:12: INFO    : Graph-pass 'MarkConstantPass' took 1.35523 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'ValidateFIFOs'.
Tue 15:12: INFO    : Graph-pass 'ValidateFIFOs' took 458.902 탎 (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Tue 15:12: INFO    : Graph-pass 'MarkConstantPass' took 1.34499 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Tue 15:12: INFO    : Graph-pass 'ScheduleDumper' took 34.2485 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Tue 15:12: INFO    : Graph-pass 'MarkConstantPass' took 1.31358 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'ScheduleConstants'.
Tue 15:12: INFO    : Running command: cbc "NBodyKernel_schedule_C.mps.gz" -threads 4 -solve  -printi csv -solu "NBodyKernel_schedule_C.csv" > "NBodyKernel_schedule_C.stdout.log"
Tue 15:12: INFO    : Optimum found: 373100
Tue 15:12: INFO    : Graph-pass 'ScheduleConstants' took 2.21620 s (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Tue 15:12: INFO    : Graph-pass 'MarkConstantPass' took 1.25860 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'ScheduleDumper'.
Tue 15:12: INFO    : Graph-pass 'ScheduleDumper' took 24.1877 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'SubstituteEqPlaceholders'.
Tue 15:12: INFO    : Graph-pass 'SubstituteEqPlaceholders' took 1.35298 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'RemoveDistMeasurementNodes'.
Tue 15:12: INFO    : Graph-pass 'RemoveDistMeasurementNodes' took 18.9730 탎 (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'ScheduleApplier'.
Tue 15:12: INFO    : Graph-pass 'ScheduleApplier' took 1.00118 s (1 iterations)
Tue 15:12: INFO    : Maximum stream latency for kernel 'NBodyKernel': 487
Tue 15:12: INFO    : Using user logic for flush.
Tue 15:12: INFO    : Running Photon post-schedule graph optimisations (pass 2)
Tue 15:12: INFO    : Running kernel graph-pass 'TapFIFOsPass'.
Tue 15:12: INFO    : Graph-pass 'TapFIFOsPass' took 535.436 ms (2 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'FoldFIFOsPass'.
Tue 15:12: INFO    : Graph-pass 'FoldFIFOsPass' took 5.32293 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Tue 15:12: INFO    : Graph-pass 'MarkConstantPass' took 2.43656 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'ScheduleAsserter'.
Tue 15:12: INFO    : Graph-pass 'ScheduleAsserter' took 25.2546 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'ReplaceEvalStreamOffsetNodes'.
Tue 15:12: INFO    : Graph-pass 'ReplaceEvalStreamOffsetNodes' took 2.92293 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'FIFOCoalesceRespectingPlacementPass'.
Tue 15:12: INFO    : Found 3 FIFOs (with 1 set(s) of constraint) with depth '358'.
Tue 15:12: INFO    : Made coalesced FIFO (id=8029) of width 65 and depth '358' from the following FIFOs:
Tue 15:12: INFO    :     id=6954 width=1
Tue 15:12: INFO    :     id=6979 width=32
Tue 15:12: INFO    :     id=7005 width=32
Tue 15:12: INFO    : Found 30 FIFOs (with 1 set(s) of constraint) with depth '83'.
Tue 15:12: INFO    : Made coalesced FIFO (id=8037) of width 960 and depth '83' from the following FIFOs:
Tue 15:12: INFO    :     id=7374 width=32
Tue 15:12: INFO    :     id=4431 width=32
Tue 15:12: INFO    :     id=4524 width=32
Tue 15:12: INFO    :     id=4616 width=32
Tue 15:12: INFO    :     id=4708 width=32
Tue 15:12: INFO    :     id=4800 width=32
Tue 15:12: INFO    :     id=4892 width=32
Tue 15:12: INFO    :     id=4984 width=32
Tue 15:12: INFO    :     id=5076 width=32
Tue 15:12: INFO    :     id=5168 width=32
Tue 15:12: INFO    :     id=5260 width=32
Tue 15:12: INFO    :     id=5352 width=32
Tue 15:12: INFO    :     id=5444 width=32
Tue 15:12: INFO    :     id=5536 width=32
Tue 15:12: INFO    :     id=5628 width=32
Tue 15:12: INFO    :     id=5720 width=32
Tue 15:12: INFO    :     id=5812 width=32
Tue 15:12: INFO    :     id=5904 width=32
Tue 15:12: INFO    :     id=5996 width=32
Tue 15:12: INFO    :     id=6088 width=32
Tue 15:12: INFO    :     id=6180 width=32
Tue 15:12: INFO    :     id=6272 width=32
Tue 15:12: INFO    :     id=6364 width=32
Tue 15:12: INFO    :     id=6456 width=32
Tue 15:12: INFO    :     id=6548 width=32
Tue 15:12: INFO    :     id=6640 width=32
Tue 15:12: INFO    :     id=6732 width=32
Tue 15:12: INFO    :     id=6824 width=32
Tue 15:12: INFO    :     id=6916 width=32
Tue 15:12: INFO    :     id=7008 width=32
Tue 15:12: INFO    : Found 60 FIFOs (with 1 set(s) of constraint) with depth '92'.
Tue 15:12: INFO    : Made coalesced FIFO (id=8099) of width 1920 and depth '92' from the following FIFOs:
Tue 15:12: INFO    :     id=4346 width=32
Tue 15:12: INFO    :     id=4349 width=32
Tue 15:12: INFO    :     id=4436 width=32
Tue 15:12: INFO    :     id=4441 width=32
Tue 15:12: INFO    :     id=4528 width=32
Tue 15:12: INFO    :     id=4532 width=32
Tue 15:12: INFO    :     id=4620 width=32
Tue 15:12: INFO    :     id=4624 width=32
Tue 15:12: INFO    :     id=4712 width=32
Tue 15:12: INFO    :     id=4716 width=32
Tue 15:12: INFO    :     id=4804 width=32
Tue 15:12: INFO    :     id=4808 width=32
Tue 15:12: INFO    :     id=4896 width=32
Tue 15:12: INFO    :     id=4900 width=32
Tue 15:12: INFO    :     id=4988 width=32
Tue 15:12: INFO    :     id=4992 width=32
Tue 15:12: INFO    :     id=5080 width=32
Tue 15:12: INFO    :     id=5084 width=32
Tue 15:12: INFO    :     id=5172 width=32
Tue 15:12: INFO    :     id=5176 width=32
Tue 15:12: INFO    :     id=5264 width=32
Tue 15:12: INFO    :     id=5268 width=32
Tue 15:12: INFO    :     id=5356 width=32
Tue 15:12: INFO    :     id=5360 width=32
Tue 15:12: INFO    :     id=5448 width=32
Tue 15:12: INFO    :     id=5452 width=32
Tue 15:12: INFO    :     id=5540 width=32
Tue 15:12: INFO    :     id=5544 width=32
Tue 15:12: INFO    :     id=5632 width=32
Tue 15:12: INFO    :     id=5636 width=32
Tue 15:12: INFO    :     id=5724 width=32
Tue 15:12: INFO    :     id=5728 width=32
Tue 15:12: INFO    :     id=5816 width=32
Tue 15:12: INFO    :     id=5820 width=32
Tue 15:12: INFO    :     id=5908 width=32
Tue 15:12: INFO    :     id=5912 width=32
Tue 15:12: INFO    :     id=6000 width=32
Tue 15:12: INFO    :     id=6004 width=32
Tue 15:12: INFO    :     id=6092 width=32
Tue 15:12: INFO    :     id=6096 width=32
Tue 15:12: INFO    :     id=6184 width=32
Tue 15:12: INFO    :     id=6188 width=32
Tue 15:12: INFO    :     id=6276 width=32
Tue 15:12: INFO    :     id=6280 width=32
Tue 15:12: INFO    :     id=6368 width=32
Tue 15:12: INFO    :     id=6372 width=32
Tue 15:12: INFO    :     id=6460 width=32
Tue 15:12: INFO    :     id=6464 width=32
Tue 15:12: INFO    :     id=6552 width=32
Tue 15:12: INFO    :     id=6556 width=32
Tue 15:12: INFO    :     id=6644 width=32
Tue 15:12: INFO    :     id=6648 width=32
Tue 15:12: INFO    :     id=6736 width=32
Tue 15:12: INFO    :     id=6740 width=32
Tue 15:12: INFO    :     id=6828 width=32
Tue 15:12: INFO    :     id=6832 width=32
Tue 15:12: INFO    :     id=6920 width=32
Tue 15:12: INFO    :     id=6924 width=32
Tue 15:12: INFO    :     id=7012 width=32
Tue 15:12: INFO    :     id=7016 width=32
Tue 15:12: INFO    : Graph-pass 'FIFOCoalesceRespectingPlacementPass' took 247.045 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'FIFOReport'.
Tue 15:12: INFO    : Graph-pass 'FIFOReport' took 15.2567 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'StatsPass'.
Tue 15:12: INFO    : Graph-pass 'StatsPass' took 16.7057 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'RemoveUntypedConstants'.
Tue 15:12: INFO    : Graph-pass 'RemoveUntypedConstants' took 162.951 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'VariableSizeMappedRegInserter'.
Tue 15:12: INFO    : Graph-pass 'VariableSizeMappedRegInserter' took 1.66221 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Tue 15:12: INFO    : Graph-pass 'MarkConstantPass' took 1.96135 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'MakeMaxFileNodeData'.
Tue 15:12: INFO    : Graph-pass 'MakeMaxFileNodeData' took 389.794 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'MoveFanoutRegsForwards'.
Tue 15:12: INFO    : Graph-pass 'MoveFanoutRegsForwards' took 2.32963 ms (1 iterations)
Tue 15:12: INFO    : Optimization report for Kernel 'NBodyKernel'.
Tue 15:12: INFO    : Enabled optimizations:
Tue 15:12: INFO    : 	DSP-Multiplication
Tue 15:12: INFO    : 	Power-of-2 Floating Point
Tue 15:12: INFO    : 	Fifo Coalescing
Tue 15:12: INFO    : Creating a preliminary MaxCompilerDesignData.dat. (@ CoreCompile NBodyKernel)
Tue 15:12: INFO    : Total compilation of 'NBodyKernel' took 10.6386 s.
Tue 15:12: INFO    : Running kernel graph-pass 'WeightBasedCEPartitioner'.
Tue 15:12: INFO    : Partitioning design into 1 CE domain(s) to minimize global signal fanout.
Tue 15:12: INFO    : Graph-pass 'WeightBasedCEPartitioner' took 90.2440 탎 (1 iterations)
Tue 15:12: INFO    : Using maximum counter CE delay chain length 9
Tue 15:12: INFO    : CE Partition 0 Clock Phase 0 : Nodes=4772 (use fill=1091, use flush=4) Fill counters=3 (+20 delay regs) Flush counters=2 (+0 delay regs)
Tue 15:12: INFO    : Running kernel graph-pass 'FindWriteableMappedMemories'.
Tue 15:12: INFO    : Graph-pass 'FindWriteableMappedMemories' took 1.27850 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'MarkConstantPass'.
Tue 15:12: INFO    : Graph-pass 'MarkConstantPass' took 1.81770 ms (1 iterations)
Tue 15:12: INFO    : Running kernel graph-pass 'MaxConstantLatency'.
Tue 15:12: INFO    : Graph-pass 'MaxConstantLatency' took 1.06991 ms (1 iterations)
Tue 15:12: INFO    : Maximum constant latency: 1
Tue 15:12: INFO    : Running kernel graph-pass 'PhotonMaxDCTopEntity'.
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 479 (1 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 477, SRL of length 0
Tue 15:12: INFO    : Running command:  xilic par 2>&1 > ise_version_test
Tue 15:12: INFO    : No hash stored for ISE version 13.3
Tue 15:12: INFO    : Detected ISE version 13.3
Tue 15:12: INFO    : Running ' lmutil lmdiag -n ISE'
Tue 15:12: INFO    : Successfully checked out license for ISE
Tue 15:12: INFO    : Implementing static multi-stage delay of 466 (1 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 464, SRL of length 0
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (16 bits wide), cost 0 RAMB18-equivalents, and 16 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (16 bits wide), cost 0 RAMB18-equivalents, and 16 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 367 (32 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 365, SRL of length 0
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 361 (4 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 359, SRL of length 0
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 6 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (4 bits wide), cost 0 RAMB18-equivalents, and 4 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 358 (65 bits wide), cost 2 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 356, SRL of length 0
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 6 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 6
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (1 bits wide), cost 0 RAMB18-equivalents, and 1 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 8 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 8
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 3 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 3
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 83 (960 bits wide), cost 27 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 81, SRL of length 0
Tue 15:12: INFO    : Implementing static multi-stage delay of 454 (32 bits wide), cost 1 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 452, SRL of length 0
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 4 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 4
Tue 15:12: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 92 (1920 bits wide), cost 54 RAMB18-equivalents, and 0 SRL32s. Made from: 0 x 512 BRAMs, Straggler BRAM 90, SRL of length 0
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 1 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:12: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:12: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 25 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 25
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 2 (32 bits wide), cost 0 RAMB18-equivalents, and 32 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 2
Tue 15:13: INFO    : Implementing static multi-stage delay of 1 (96 bits wide), cost 0 RAMB18-equivalents, and 96 SRL32s. Made from: 0 x 0 BRAMs, Straggler BRAM 0, SRL of length 1
Tue 15:13: INFO    : Graph-pass 'PhotonMaxDCTopEntity' took 28.3640 s (1 iterations)
Tue 15:13: INFO    : Writing current graph to: NBody-NBodyKernel-final-hardware.pxg
Tue 15:13: INFO    : Running kernel graph-pass 'GeneratePXG'.
Tue 15:13: INFO    : Graph-pass 'GeneratePXG' took 1.11094 s (1 iterations)
Tue 15:13: INFO    : Running manager compiler graph-pass: GenerateMXGInfo
Tue 15:13: INFO    : Running manager compiler graph-pass: GenerateSlicHostCode
Tue 15:13: INFO    : Generating SLIC interface information
Tue 15:13: INFO    : Generating SLIC code for interface 'advanced'
Tue 15:13: INFO    : Skipping blacklisted scalar parameter 'NBodyKernel.current_run_cycle_count'
Tue 15:13: INFO    : Interface 'advanced' depends on parameter 'N'
Tue 15:13: INFO    : Interface 'advanced' depends on parameter 'P'
Tue 15:13: INFO    : Generating SLIC code for interface 'default'
Tue 15:13: INFO    : Skipping blacklisted scalar parameter 'NBodyKernel.current_run_cycle_count'
Tue 15:13: INFO    : Interface 'default' depends on parameter 'N'
Tue 15:13: INFO    : Generating XML description for Maxfile
Tue 15:13: INFO    : Generating XML description for mode 'advanced'
Tue 15:13: INFO    : Skipping blacklisted scalar parameter 'NBodyKernel.current_run_cycle_count'
Tue 15:13: INFO    : Interface 'advanced' depends on parameter 'N'
Tue 15:13: INFO    : Interface 'advanced' depends on parameter 'P'
Tue 15:13: INFO    : Generating XML description for mode 'default'
Tue 15:13: INFO    : Skipping blacklisted scalar parameter 'NBodyKernel.current_run_cycle_count'
Tue 15:13: INFO    : Interface 'default' depends on parameter 'N'
Tue 15:13: INFO    : Adding SLIC sections to the maxfile
Tue 15:13: INFO    : Adding user files to the maxfile
Tue 15:13: INFO    : Generating SLIC include file
Tue 15:13: INFO    : Done generating SLIC interface information
Tue 15:13: INFO    : Adding frequency: 100.00, phase: 0.00, dc: 0.50
Tue 15:13: INFO    : Reporting Actual PLL Output Frequencies for Input Clock STREAM:
Tue 15:13: INFO    : 	PLL Output Clock 0: Actual frequency is: 100.000000, Requested frequency was: 100.000000
Tue 15:13: INFO    : Waiting for any external asynchronous jobs to complete (e.g. MegaWizard/CoreGen)...
Tue 15:13: INFO    : All asynchronous jobs are now completed.
Tue 15:13: INFO    : Not deleting directory (does not exist): tmp
Tue 15:13: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft.xco -p CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft.cgp
Tue 15:13: INFO    : Checking for file hash changes...
Tue 15:13: INFO    : No changes.
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft.ngc
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft/coregen.log
Tue 15:13: INFO    : Cache hit.
Tue 15:13: INFO    : Waiting for any external asynchronous jobs to complete (e.g. MegaWizard/CoreGen)...
Tue 15:13: INFO    : All asynchronous jobs are now completed.
Tue 15:13: INFO    : SystemMonitor: Calculated clock divider as 13 --> 0x0d00
Tue 15:13: INFO    : Reporting Actual PLL Output Frequencies for Input Clock clk_ref:
Tue 15:13: INFO    : 	PLL Output Clock cclk: Actual frequency is: 50.000000, Requested frequency was: 50.000000
Tue 15:13: INFO    : Running ' lmutil lmdiag -n aurora_8b10b'
Tue 15:13: INFO    : Successfully checked out license for aurora_8b10b
Tue 15:13: INFO    : Reporting Actual PLL Output Frequencies for Input Clock GT CLK:
Tue 15:13: INFO    : 	PLL Output Clock SYNC CLK: Actual frequency is: 312.500000, Requested frequency was: 312.500000
Tue 15:13: INFO    : Updating the preliminary MaxCompilerDesignData.dat. (@ Main build)
Tue 15:13: INFO    : Deleting /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/MaxCompilerDesignData.dat
Tue 15:13: PROGRESS: Generating input files (VHDL, netlists, MegaWizard/CoreGen)
Tue 15:13: INFO    : Not deleting directory (does not exist): tmp
Tue 15:13: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr.xco -p CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr.cgp
Tue 15:13: INFO    : Checking for file hash changes...
Tue 15:13: INFO    : No changes.
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_aurora_pkg.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_channel_init_sm.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_global_logic.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/example_design/gt/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_transceiver_wrapper.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_idle_and_ver_gen.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_left_align_control.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_left_align_mux.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_output_mux.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_output_switch_control.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_rx_ll.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_rx_ll_deframer.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_rx_ll_pdu_datapath.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_sideband_output.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_storage_ce_control.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_storage_count_control.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_storage_mux.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_storage_switch_control.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_tx_ll.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_tx_ll_control.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_tx_ll_datapath.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_valid_data_counter.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_aurora_lane_4byte.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_chbond_count_dec_4byte.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_lane_init_sm_4byte.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_sym_dec_4byte.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_sym_gen_4byte.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_channel_err_detect.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/example_design/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr_err_detect_4byte.vhd
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log
Tue 15:13: INFO    : Cache hit.
Tue 15:13: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:sim:89 - A core named <CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_f r> already exists in the output directory. Output products for this core may be overwritten.
Tue 15:13: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p 25_fr.vhd does not exist, will not be added to ISE project.
Tue 15:13: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p 25_fr.vhd does not exist, will not be added to ISE project.
Tue 15:13: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /ucf/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p 25_fr.ucf does not exist, will not be added to ISE project.
Tue 15:13: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p 25_fr.vhd does not exist, will not be added to ISE project.
Tue 15:13: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /ucf/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p 25_fr.ucf does not exist, will not be added to ISE project.
Tue 15:13: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /src/clock_correction.vhd does not exist, will not be added to ISE project.
Tue 15:13: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /clock_module/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_ v5p2_4_6p25_fr_clock_module.vhd does not exist, will not be added to ISE project.
Tue 15:13: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p 25_fr_v5_wrapper.vhd does not exist, will not be added to ISE project.
Tue 15:13: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /src/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p 25_fr_phase_align.vhd does not exist, will not be added to ISE project.
Tue 15:13: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /testbench/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p 2_4_6p25_fr_sim_reset_on_config.vhd does not exist, will not be added to ISE project.
Tue 15:13: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil - CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr /cc_manager/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5 p2_4_6p25_fr_standard_cc_module.vhd does not exist, will not be added to ISE project.
Tue 15:13: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil -  This core does not have a top level called "/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_ fr"
Tue 15:13: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_fr/coregen.log: WARNING:coreutil -  Top level has been set to "/CGAurora8B10B_52_ise13_3_xc6vsx475t_2_FF1759_ES_INTERFPGA_LINK_v5p2_4_6p25_ fr_AURORA_LANE_4BYTE"
Tue 15:13: INFO    : Mapped register report:
Tue 15:13: INFO    : 	0	stream_clkprim_rst	1bytes
Tue 15:13: INFO    : 	1	stream_clkprim_locked	1bytes
Tue 15:13: INFO    : 	2	stream_clkprim_locked_counter	4bytes
Tue 15:13: INFO    : 	6	SFA_FORWARD_EN	4bytes
Tue 15:13: INFO    : 	a	dbg_stall_vector	1bytes
Tue 15:13: INFO    : 	b	N	4bytes
Tue 15:13: INFO    : 	f	io_acc_force_disabled	1bytes
Tue 15:13: INFO    : 	10	io_particle_force_disabled	1bytes
Tue 15:13: INFO    : 	11	EPS	4bytes
Tue 15:13: INFO    : 	15	run_cycle_count	6bytes
Tue 15:13: INFO    : 	1b	current_run_cycle_count	6bytes
Tue 15:13: INFO    : 	21	dbg_ctld_empty	1bytes
Tue 15:13: INFO    : 	22	dbg_ctld_almost_empty	1bytes
Tue 15:13: INFO    : 	23	dbg_ctld_done	1bytes
Tue 15:13: INFO    : 	24	dbg_ctld_read	1bytes
Tue 15:13: INFO    : 	25	dbg_ctld_request	1bytes
Tue 15:13: INFO    : 	26	dbg_flush_start	1bytes
Tue 15:13: INFO    : 	27	dbg_full_level	2bytes
Tue 15:13: INFO    : 	29	dbg_flush_start_level	2bytes
Tue 15:13: INFO    : 	2b	dbg_done_out	1bytes
Tue 15:13: INFO    : 	2c	dbg_flushing	1bytes
Tue 15:13: INFO    : 	2d	dbg_fill_level	2bytes
Tue 15:13: INFO    : 	2f	dbg_flush_level	2bytes
Tue 15:13: INFO    : 	31	dbg_ctld_read_pipe_dbg	1bytes
Tue 15:13: INFO    : 	32	dbg_out_valid	1bytes
Tue 15:13: INFO    : 	33	dbg_out_stall	1bytes
Tue 15:13: INFO    : 	34	StreamStatus_OUT_working_cycles	6bytes
Tue 15:13: INFO    : 	3a	StreamStatus_OUT_waiting_cycles	6bytes
Tue 15:13: INFO    : 	40	StreamStatus_OUT_active_cycles	6bytes
Tue 15:13: INFO    : 	46	StreamStatus_OUT_flags	1bytes
Tue 15:13: INFO    : 	47	StreamStatus_OUT_working_cycles	6bytes
Tue 15:13: INFO    : 	4d	StreamStatus_OUT_waiting_cycles	6bytes
Tue 15:13: INFO    : 	53	StreamStatus_OUT_active_cycles	6bytes
Tue 15:13: INFO    : 	59	StreamStatus_OUT_flags	1bytes
Tue 15:13: INFO    : 	5a	StreamStatus_OUT_working_cycles	6bytes
Tue 15:13: INFO    : 	60	StreamStatus_OUT_waiting_cycles	6bytes
Tue 15:13: INFO    : 	66	StreamStatus_OUT_active_cycles	6bytes
Tue 15:13: INFO    : 	6c	StreamStatus_OUT_flags	1bytes
Tue 15:13: INFO    : 	6d	StreamStatus_OUT_working_cycles	6bytes
Tue 15:13: INFO    : 	73	StreamStatus_OUT_waiting_cycles	6bytes
Tue 15:13: INFO    : 	79	StreamStatus_OUT_active_cycles	6bytes
Tue 15:13: INFO    : 	7f	StreamStatus_OUT_flags	1bytes
Tue 15:13: INFO    : 	80	ifpga_ctrl	1bytes
Tue 15:13: INFO    : 	81	ifpga_local_session_key	1bytes
Tue 15:13: INFO    : 	82	ifpga_remote_session_key	1bytes
Tue 15:13: INFO    : 	83	ifpga_stall_on_session_down	1bytes
Tue 15:13: INFO    : 	84	ifpga_status	2bytes
Tue 15:13: INFO    : 	86	ifpga_tx_count	4bytes
Tue 15:13: INFO    : 	8a	ifpga_rx_count	4bytes
Tue 15:13: INFO    : 	8e	ifpga_tx_sof_count	4bytes
Tue 15:13: INFO    : 	92	ifpga_tx_eof_count	4bytes
Tue 15:13: INFO    : 	96	ifpga_rx_sof_count	4bytes
Tue 15:13: INFO    : 	9a	ifpga_rx_eof_count	4bytes
Tue 15:13: INFO    : 	9e	ifpga_frame_err_count	2bytes
Tue 15:13: INFO    : 	a0	ifpga_soft_err_count	2bytes
Tue 15:13: INFO    : 	a2	ifpga_hard_err_count	2bytes
Tue 15:13: INFO    : 	a4	ifpga_local_id	1bytes
Tue 15:13: INFO    : 	a5	ifpga_remote_id	1bytes
Tue 15:13: INFO    : 	a6	ifpga_sessionmgr_data_enable	1bytes
Tue 15:13: INFO    : 	a7	clock_counters_base_clock_cclk	2bytes
Tue 15:13: INFO    : 	a9	clock_counters_STREAM	2bytes
Tue 15:13: INFO    : 	ab	seen_reset_reset_n	1bytes
Tue 15:13: INFO    : 	ac	seen_reset_STREAM_rst	1bytes
Tue 15:13: INFO    : 	ad	seen_reset_STREAM_rst_delay	1bytes
Tue 15:13: INFO    : 	ae	seen_toggle_crash_input	1bytes
Tue 15:13: INFO    : Mapped register chain length = 175
Tue 15:13: INFO    : Mapped register efficiency = 0.86 (1203 / 1400 bits)
Tue 15:13: INFO    : Mapped memory report:
Tue 15:13: INFO    : 	Memory 'MappedDRP.STREAM_CLKPRIM' @ 4063232
Tue 15:13: INFO    : 	Memory 'MappedDRP.CHECKSUM' @ 3932160
Tue 15:13: INFO    : 	Memory 'MappedDRP.SYSTEM_MONITOR' @ 4128768
Tue 15:13: INFO    : 	Memory 'Monitoring.PERFMONITOR' @ 3866624
Tue 15:13: INFO    : Not deleting directory (does not exist): tmp
Tue 15:13: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf496_pe16.xco -p CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf496_pe16.cgp
Tue 15:13: INFO    : Checking for file hash changes...
Tue 15:13: INFO    : No changes.
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf496_pe16/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf496_pe16.ngc
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf496_pe16/coregen.log
Tue 15:13: INFO    : Cache hit.
Tue 15:13: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf496_pe16/coregen.log: WARNING:sim - A core named 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf4 96_pe16' already exists in the project. Output products for this core may be overwritten.
Tue 15:13: INFO    : Not deleting directory (does not exist): tmp
Tue 15:13: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf416_fwft.xco -p CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf416_fwft.cgp
Tue 15:13: INFO    : Checking for file hash changes...
Tue 15:13: INFO    : No changes.
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf416_fwft/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf416_fwft.ngc
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf416_fwft/coregen.log
Tue 15:13: INFO    : Cache hit.
Tue 15:13: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf416_fwft/coregen.log: WARNING:sim - A core named 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf4 16_fwft' already exists in the project. Output products for this core may be overwritten.
Tue 15:13: INFO    : Not deleting directory (does not exist): tmp
Tue 15:13: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_66_512_forcebram_dualclock_rst_pf496_fwft.xco -p CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_66_512_forcebram_dualclock_rst_pf496_fwft.cgp
Tue 15:13: INFO    : Checking for file hash changes...
Tue 15:13: INFO    : No changes.
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_66_512_forcebram_dualclock_rst_pf496_fwft/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_66_512_forcebram_dualclock_rst_pf496_fwft.ngc
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_66_512_forcebram_dualclock_rst_pf496_fwft/coregen.log
Tue 15:13: INFO    : Cache hit.
Tue 15:13: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_66_512_forcebram_dualclock_rst_pf496_fwft/coregen.log: WARNING:sim - A core named 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_66_512_forcebram_dualclock_rst_pf49 6_fwft' already exists in the project. Output products for this core may be overwritten.
Tue 15:13: INFO    : Not deleting directory (does not exist): tmp
Tue 15:13: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_816_512_forcebram_rst_pf474_of_uf.xco -p CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_816_512_forcebram_rst_pf474_of_uf.cgp
Tue 15:13: INFO    : Checking for file hash changes...
Tue 15:13: INFO    : No changes.
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_816_512_forcebram_rst_pf474_of_uf/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_816_512_forcebram_rst_pf474_of_uf.ngc
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_816_512_forcebram_rst_pf474_of_uf/coregen.log
Tue 15:13: INFO    : Cache hit.
Tue 15:13: INFO    : Not deleting directory (does not exist): tmp
Tue 15:13: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_1008_512_forcebram_rst.xco -p CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_1008_512_forcebram_rst.cgp
Tue 15:13: INFO    : Checking for file hash changes...
Tue 15:13: INFO    : No changes.
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_1008_512_forcebram_rst/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_1008_512_forcebram_rst.ngc
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_1008_512_forcebram_rst/coregen.log
Tue 15:13: INFO    : Cache hit.
Tue 15:13: INFO    : Not deleting directory (does not exist): tmp
Tue 15:13: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_ADD_FULL_8x24o_lat9_ce.xco -p CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_ADD_FULL_8x24o_lat9_ce.cgp
Tue 15:13: INFO    : Checking for file hash changes...
Tue 15:13: INFO    : No changes.
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_ADD_FULL_8x24o_lat9_ce/CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_ADD_FULL_8x24o_lat9_ce.ngc
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_ADD_FULL_8x24o_lat9_ce/coregen.log
Tue 15:13: INFO    : Cache hit.
Tue 15:13: INFO    : Not deleting directory (does not exist): tmp
Tue 15:13: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_MUL_MAX_8x24o_lat5_ce.xco -p CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_MUL_MAX_8x24o_lat5_ce.cgp
Tue 15:13: INFO    : Checking for file hash changes...
Tue 15:13: INFO    : No changes.
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_MUL_MAX_8x24o_lat5_ce/CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_MUL_MAX_8x24o_lat5_ce.ngc
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_MUL_MAX_8x24o_lat5_ce/coregen.log
Tue 15:13: INFO    : Cache hit.
Tue 15:13: INFO    : Not deleting directory (does not exist): tmp
Tue 15:13: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_DIV_FULL_8x24o_lat25_ce.xco -p CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_DIV_FULL_8x24o_lat25_ce.cgp
Tue 15:13: INFO    : Checking for file hash changes...
Tue 15:13: INFO    : No changes.
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_DIV_FULL_8x24o_lat25_ce/CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_DIV_FULL_8x24o_lat25_ce.ngc
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_DIV_FULL_8x24o_lat25_ce/coregen.log
Tue 15:13: INFO    : Cache hit.
Tue 15:13: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_DIV_FULL_8x24o_lat25_ce/coregen.log: WARNING:sim - A core named 'CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_DIV_FULL_8x24o_lat25_ce ' already exists in the project. Output products for this core may be overwritten.
Tue 15:13: INFO    : Not deleting directory (does not exist): tmp
Tue 15:13: INFO    : Running command:  DISPLAY=$DUMMY_XSERVER xilic coregen -b CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_SQRT_FULL_8x24o_lat25_ce.xco -p CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_SQRT_FULL_8x24o_lat25_ce.cgp
Tue 15:13: INFO    : Checking for file hash changes...
Tue 15:13: INFO    : No changes.
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_SQRT_FULL_8x24o_lat25_ce/CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_SQRT_FULL_8x24o_lat25_ce.ngc
Tue 15:13: INFO    : Looking for: /network-infrastructure/maxcompiler_core_cache/scratch/CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_SQRT_FULL_8x24o_lat25_ce/coregen.log
Tue 15:13: INFO    : Cache hit.
Tue 15:13: INFO    : Unexpected Xilinx CoreGen warning in /home/imilankovic/builds/12-05-15/NBody_VECTIS_DFE_/scratch/CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_SQRT_FULL_8x24o_lat25_ce/coregen.log: WARNING:sim - A core named 'CGFloatingPoint_50_ise13_3_xc6vsx475t_2_FF1759_ES_50_SQRT_FULL_8x24o_lat25_c e' already exists in the project. Output products for this core may be overwritten.
