
// Generated by Cadence Genus(TM) Synthesis Solution 21.19-s055_1
// Generated on: Nov 28 2025 12:03:48 IST (Nov 28 2025 06:33:48 UTC)

// Verification Directory fv/Kernel 

module Kernel(pixel_in, clk, rst_n, rst_clk, z_out, slow_clk_out);
  input [7:0] pixel_in;
  input clk, rst_n, rst_clk;
  output [31:0] z_out;
  output slow_clk_out;
  wire [7:0] pixel_in;
  wire clk, rst_n, rst_clk;
  wire [31:0] z_out;
  wire slow_clk_out;
  wire [31:0] M9_z_out_wire;
  wire [32:0] M9_original_u_adder_bitwise_p;
  wire [31:0] \mid_val[7] ;
  wire [31:0] M8_z_out_wire;
  wire [32:0] M8_original_u_adder_bitwise_p;
  wire [31:0] \mid_val[6] ;
  wire [31:0] M7_z_out_wire;
  wire [31:0] M9_original_u_adder_b_reg;
  wire [31:0] M9_original_u_adder_a_reg;
  wire [32:0] M7_original_u_adder_bitwise_p;
  wire [31:0] \l2b[2] ;
  wire [31:0] \l2b[1] ;
  wire [31:0] \l2b[0] ;
  wire [31:0] M8_original_u_adder_b_reg;
  wire [31:0] M8_original_u_adder_a_reg;
  wire [31:0] \mid_val[5] ;
  wire [31:0] M6_z_out_wire;
  wire [31:0] M7_original_u_adder_b_reg;
  wire [31:0] M7_original_u_adder_a_reg;
  wire [32:0] M6_original_u_adder_bitwise_p;
  wire [31:0] \mid_val[4] ;
  wire [31:0] M5_z_out_wire;
  wire [32:0] M5_original_u_adder_bitwise_p;
  wire [31:0] M6_original_u_adder_b_reg;
  wire [31:0] M6_original_u_adder_a_reg;
  wire [31:0] \mid_val[3] ;
  wire [31:0] M5_original_u_adder_b_reg;
  wire [31:0] M5_original_u_adder_a_reg;
  wire [31:0] M4_z_out_wire;
  wire [32:0] M4_original_u_adder_bitwise_p;
  wire [31:0] M4_original_u_adder_b_reg;
  wire [31:0] M4_original_u_adder_a_reg;
  wire [31:0] \l1b[2] ;
  wire [31:0] \l1b[1] ;
  wire [31:0] \l1b[0] ;
  wire [31:0] \mid_val[2] ;
  wire [31:0] \Munits[2].Mxs_z_out_wire ;
  wire [32:0] \Munits[2].Mxs_original_u_adder_bitwise_p ;
  wire [31:0] \Munits[2].Mxs_original_u_adder_b_reg ;
  wire [31:0] \Munits[1].Mxs_original_u_adder_a_reg ;
  wire [31:0] \mid_val[1] ;
  wire [31:0] \Munits[1].Mxs_z_out_wire ;
  wire [32:0] \Munits[1].Mxs_original_u_adder_bitwise_p ;
  wire [31:0] \Munits[1].Mxs_original_u_adder_b_reg ;
  wire [32:0] M1_original_u_adder_bitwise_p;
  wire [31:0] \mid_val[0] ;
  wire [31:0] M1_z_out_wire;
  wire [15:0] M8_original_mul_out;
  wire [15:0] M6_original_mul_out;
  wire [15:0] M7_original_mul_out;
  wire [15:0] M4_original_mul_out;
  wire [15:0] M9_original_mul_out;
  wire [15:0] M5_original_mul_out;
  wire [15:0] M1_original_mul_out;
  wire [12:0] M7_original_u_mul_reg_Sum1_shift;
  wire [15:0] M1_original_u_mul_reg_Product1_shift;
  wire [15:0] M4_original_u_mul_result;
  wire [15:0] M6_original_u_mul_result;
  wire [15:0] M5_original_u_mul_reg_Product1_shift;
  wire [15:0] M9_original_u_mul_reg_Product1_shift;
  wire [15:0] M8_original_u_mul_result;
  wire [15:0] M7_original_u_mul_reg_Product1_shift;
  wire [15:0] M7_original_u_mul_result;
  wire [15:0] M5_original_u_mul_result;
  wire [15:0] M1_original_u_mul_result;
  wire [12:0] M5_original_u_mul_reg_Sum1_shift;
  wire [15:0] M9_original_u_mul_result;
  wire [12:0] M1_original_u_mul_reg_Sum1_shift;
  wire [12:0] M9_original_u_mul_reg_Sum1_shift;
  wire [7:0] M5_original_u_mul_reg_Product1;
  wire [7:0] M4_original_u_mul_reg_Product1;
  wire [7:0] M1_original_u_mul_reg_Product1;
  wire [8:0] M7_original_u_mul_Sum1;
  wire [8:0] M5_original_u_mul_Sum1;
  wire [8:0] M9_original_u_mul_Sum1;
  wire [7:0] M6_original_u_mul_reg_Product1;
  wire [8:0] M1_original_u_mul_Sum1;
  wire [8:0] M6_original_u_mul_Sum1;
  wire [8:0] M8_original_u_mul_Sum1;
  wire [7:0] M9_original_u_mul_reg_Product1;
  wire [8:0] M4_original_u_mul_Sum1;
  wire [7:0] M7_original_u_mul_reg_Product1;
  wire [7:0] M8_original_u_mul_reg_Product1;
  wire [2:0] u_div6_cnt;
  wire [7:0] M6_in1_wire;
  wire [7:0] M7_in1_wire;
  wire [7:0] M5_in1_wire;
  wire [7:0] M4_in1_wire;
  wire [7:0] M9_in1_wire;
  wire [7:0] M1_in1_wire;
  wire [7:0] M8_in1_wire;
  wire UNCONNECTED, n_0, n_1, n_2, n_3, n_4, n_5, n_6;
  wire n_7, n_8, n_11, n_13, n_14, n_15, n_16, n_17;
  wire n_18, n_19, n_20, n_21, n_22, n_23, n_24, n_27;
  wire n_28, n_29, n_30, n_31, n_32, n_33, n_35, n_36;
  wire n_37, n_38, n_39, n_40, n_41, n_42, n_43, n_44;
  wire n_45, n_46, n_47, n_48, n_49, n_50, n_51, n_52;
  wire n_53, n_54, n_55, n_56, n_57, n_58, n_59, n_60;
  wire n_61, n_62, n_63, n_64, n_65, n_66, n_67, n_68;
  wire n_69, n_70, n_71, n_72, n_73, n_74, n_75, n_76;
  wire n_77, n_78, n_79, n_80, n_81, n_82, n_83, n_84;
  wire n_85, n_86, n_87, n_88, n_89, n_90, n_91, n_92;
  wire n_93, n_94, n_95, n_96, n_97, n_98, n_99, n_100;
  wire n_101, n_102, n_103, n_104, n_105, n_106, n_107, n_108;
  wire n_109, n_110, n_111, n_112, n_113, n_114, n_115, n_116;
  wire n_117, n_118, n_119, n_120, n_121, n_122, n_123, n_124;
  wire n_125, n_126, n_127, n_128, n_129, n_130, n_131, n_132;
  wire n_133, n_134, n_135, n_136, n_137, n_138, n_139, n_140;
  wire n_141, n_142, n_143, n_144, n_145, n_146, n_147, n_148;
  wire n_149, n_150, n_151, n_152, n_153, n_154, n_155, n_156;
  wire n_157, n_158, n_159, n_160, n_161, n_162, n_163, n_164;
  wire n_165, n_166, n_167, n_168, n_169, n_170, n_171, n_172;
  wire n_173, n_174, n_175, n_176, n_177, n_178, n_179, n_180;
  wire n_181, n_182, n_183, n_184, n_185, n_186, n_187, n_188;
  wire n_189, n_190, n_191, n_192, n_193, n_194, n_195, n_196;
  wire n_197, n_198, n_199, n_200, n_201, n_202, n_203, n_204;
  wire n_205, n_206, n_207, n_208, n_209, n_440, n_441, n_442;
  wire n_443;
  assign z_out[17] = 1'b0;
  assign z_out[18] = 1'b0;
  assign z_out[19] = 1'b0;
  assign z_out[20] = 1'b0;
  assign z_out[21] = 1'b0;
  assign z_out[22] = 1'b0;
  assign z_out[23] = 1'b0;
  assign z_out[24] = 1'b0;
  assign z_out[25] = 1'b0;
  assign z_out[26] = 1'b0;
  assign z_out[27] = 1'b0;
  assign z_out[28] = 1'b0;
  assign z_out[29] = 1'b0;
  assign z_out[30] = 1'b0;
  assign z_out[31] = 1'b0;
  DFKCNQD1 \M9_d2_q_reg[16] (.CP (slow_clk_out), .CN
       (M9_z_out_wire[16]), .D (rst_n), .Q (z_out[16]));
  DFKCNQD1 \M9_d2_q_reg[15] (.CP (slow_clk_out), .CN
       (M9_z_out_wire[15]), .D (rst_n), .Q (z_out[15]));
  DFCNQD1 \M9_original_u_adder_sum_reg[15] (.CDN (rst_n), .CP (clk), .D
       (n_209), .Q (M9_z_out_wire[15]));
  DFCNQD1 \M9_original_u_adder_sum_reg[16] (.CDN (rst_n), .CP (clk), .D
       (n_208), .Q (M9_z_out_wire[16]));
  DFKCNQD1 \M9_d2_q_reg[14] (.CP (slow_clk_out), .CN
       (M9_z_out_wire[14]), .D (rst_n), .Q (z_out[14]));
  HA1D0 g3575__2398(.A (M9_original_u_adder_bitwise_p[16]), .B (n_206),
       .CO (n_208), .S (n_209));
  DFCNQD1 \M9_original_u_adder_sum_reg[14] (.CDN (rst_n), .CP (clk), .D
       (n_207), .Q (M9_z_out_wire[14]));
  DFKCNQD1 \M9_d2_q_reg[13] (.CP (slow_clk_out), .CN
       (M9_z_out_wire[13]), .D (rst_n), .Q (z_out[13]));
  HA1D0 g3578__5107(.A (M9_original_u_adder_bitwise_p[15]), .B (n_204),
       .CO (n_206), .S (n_207));
  DFCNQD1 \M9_original_u_adder_sum_reg[13] (.CDN (rst_n), .CP (clk), .D
       (n_205), .Q (M9_z_out_wire[13]));
  DFKCNQD1 \M9_d2_q_reg[12] (.CP (slow_clk_out), .CN
       (M9_z_out_wire[12]), .D (rst_n), .Q (z_out[12]));
  HA1D0 g3581__6260(.A (M9_original_u_adder_bitwise_p[14]), .B (n_202),
       .CO (n_204), .S (n_205));
  DFCNQD1 \M9_original_u_adder_b_reg_reg[15] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[7] [15]), .Q (M9_original_u_adder_bitwise_p[16]));
  DFCNQD1 \M9_original_u_adder_b_reg_reg[14] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[7] [14]), .Q (M9_original_u_adder_bitwise_p[15]));
  DFKCNQD1 \M8_d2_q_reg[15] (.CP (slow_clk_out), .CN
       (M8_z_out_wire[15]), .D (rst_n), .Q (\mid_val[7] [15]));
  DFKCNQD1 \M8_d2_q_reg[14] (.CP (slow_clk_out), .CN
       (M8_z_out_wire[14]), .D (rst_n), .Q (\mid_val[7] [14]));
  DFCNQD1 \M9_original_u_adder_sum_reg[12] (.CDN (rst_n), .CP (clk), .D
       (n_203), .Q (M9_z_out_wire[12]));
  DFKCNQD1 \M9_d2_q_reg[11] (.CP (slow_clk_out), .CN
       (M9_z_out_wire[11]), .D (rst_n), .Q (z_out[11]));
  HA1D0 g3584__4319(.A (M9_original_u_adder_bitwise_p[13]), .B (n_198),
       .CO (n_202), .S (n_203));
  DFCNQD1 \M9_original_u_adder_b_reg_reg[13] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[7] [13]), .Q (M9_original_u_adder_bitwise_p[14]));
  DFCNQD1 \M8_original_u_adder_sum_reg[14] (.CDN (rst_n), .CP (clk), .D
       (n_201), .Q (M8_z_out_wire[14]));
  DFCNQD1 \M8_original_u_adder_sum_reg[15] (.CDN (rst_n), .CP (clk), .D
       (n_200), .Q (M8_z_out_wire[15]));
  DFKCNQD1 \M8_d2_q_reg[13] (.CP (slow_clk_out), .CN
       (M8_z_out_wire[13]), .D (rst_n), .Q (\mid_val[7] [13]));
  DFCNQD1 \M9_original_u_adder_sum_reg[11] (.CDN (rst_n), .CP (clk), .D
       (n_199), .Q (M9_z_out_wire[11]));
  HA1D0 g3596__8428(.A (M8_original_u_adder_bitwise_p[15]), .B (n_196),
       .CO (n_200), .S (n_201));
  DFKCNQD1 \M9_d2_q_reg[10] (.CP (slow_clk_out), .CN
       (M9_z_out_wire[10]), .D (rst_n), .Q (z_out[10]));
  HA1D0 g3591__5526(.A (M9_original_u_adder_bitwise_p[12]), .B (n_194),
       .CO (n_198), .S (n_199));
  DFCNQD1 \M9_original_u_adder_b_reg_reg[12] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[7] [12]), .Q (M9_original_u_adder_bitwise_p[13]));
  DFCNQD1 \M8_original_u_adder_sum_reg[13] (.CDN (rst_n), .CP (clk), .D
       (n_197), .Q (M8_z_out_wire[13]));
  DFCNQD1 \M9_original_u_adder_sum_reg[10] (.CDN (rst_n), .CP (clk), .D
       (n_195), .Q (M9_z_out_wire[10]));
  DFKCNQD1 \M8_d2_q_reg[12] (.CP (slow_clk_out), .CN
       (M8_z_out_wire[12]), .D (rst_n), .Q (\mid_val[7] [12]));
  HA1D0 g3603__6783(.A (M8_original_u_adder_bitwise_p[14]), .B (n_192),
       .CO (n_196), .S (n_197));
  DFKCNQD1 \M9_d2_q_reg[9] (.CP (slow_clk_out), .CN (M9_z_out_wire[9]),
       .D (rst_n), .Q (z_out[9]));
  HA1D0 g3599__3680(.A (M9_original_u_adder_bitwise_p[11]), .B (n_190),
       .CO (n_194), .S (n_195));
  DFCNQD1 \M9_original_u_adder_b_reg_reg[11] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[7] [11]), .Q (M9_original_u_adder_bitwise_p[12]));
  DFCNQD1 \M8_original_u_adder_sum_reg[12] (.CDN (rst_n), .CP (clk), .D
       (n_193), .Q (M8_z_out_wire[12]));
  DFCNQD1 \M9_original_u_adder_sum_reg[9] (.CDN (rst_n), .CP (clk), .D
       (n_191), .Q (M9_z_out_wire[9]));
  DFKCNQD1 \M8_d2_q_reg[11] (.CP (slow_clk_out), .CN
       (M8_z_out_wire[11]), .D (rst_n), .Q (\mid_val[7] [11]));
  HA1D0 g3610__1617(.A (M8_original_u_adder_bitwise_p[13]), .B (n_188),
       .CO (n_192), .S (n_193));
  DFCNQD1 \M8_original_u_adder_b_reg_reg[13] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[6] [13]), .Q (M8_original_u_adder_bitwise_p[14]));
  DFCNQD1 \M8_original_u_adder_b_reg_reg[14] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[6] [14]), .Q (M8_original_u_adder_bitwise_p[15]));
  DFKCNQD1 \M9_d2_q_reg[8] (.CP (slow_clk_out), .CN (M9_z_out_wire[8]),
       .D (rst_n), .Q (z_out[8]));
  HA1D0 g3606__2802(.A (M9_original_u_adder_bitwise_p[10]), .B (n_186),
       .CO (n_190), .S (n_191));
  DFCNQD1 \M9_original_u_adder_b_reg_reg[10] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[7] [10]), .Q (M9_original_u_adder_bitwise_p[11]));
  DFKCNQD1 \M7_d2_q_reg[13] (.CP (slow_clk_out), .CN
       (M7_z_out_wire[13]), .D (rst_n), .Q (\mid_val[6] [13]));
  DFKCNQD1 \M7_d2_q_reg[14] (.CP (slow_clk_out), .CN
       (M7_z_out_wire[14]), .D (rst_n), .Q (\mid_val[6] [14]));
  DFCNQD1 \M8_original_u_adder_sum_reg[11] (.CDN (rst_n), .CP (clk), .D
       (n_189), .Q (M8_z_out_wire[11]));
  DFKCNQD1 \M8_d2_q_reg[10] (.CP (slow_clk_out), .CN
       (M8_z_out_wire[10]), .D (rst_n), .Q (\mid_val[7] [10]));
  DFCNQD1 \M9_original_u_adder_sum_reg[8] (.CDN (rst_n), .CP (clk), .D
       (n_187), .Q (M9_z_out_wire[8]));
  HA1D0 g3620__1705(.A (M8_original_u_adder_bitwise_p[12]), .B (n_182),
       .CO (n_188), .S (n_189));
  DFCNQD1 \M8_original_u_adder_b_reg_reg[12] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[6] [12]), .Q (M8_original_u_adder_bitwise_p[13]));
  FA1D0 g3615__5122(.A (M9_original_u_adder_b_reg[8]), .B
       (M9_original_u_adder_a_reg[8]), .CI (n_178), .CO (n_186), .S
       (n_187));
  DFCNQD1 \M7_original_u_adder_sum_reg[13] (.CDN (rst_n), .CP (clk), .D
       (n_185), .Q (M7_z_out_wire[13]));
  DFCNQD1 \M7_original_u_adder_sum_reg[14] (.CDN (rst_n), .CP (clk), .D
       (n_184), .Q (M7_z_out_wire[14]));
  DFCNQD1 \M9_original_u_adder_b_reg_reg[9] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[7] [9]), .Q (M9_original_u_adder_bitwise_p[10]));
  DFKCNQD1 \M7_d2_q_reg[12] (.CP (slow_clk_out), .CN
       (M7_z_out_wire[12]), .D (rst_n), .Q (\mid_val[6] [12]));
  DFCNQD1 \M8_original_u_adder_sum_reg[10] (.CDN (rst_n), .CP (clk), .D
       (n_183), .Q (M8_z_out_wire[10]));
  DFKCNQD1 \M9_d2_q_reg[7] (.CP (slow_clk_out), .CN (M9_z_out_wire[7]),
       .D (rst_n), .Q (z_out[7]));
  HA1D0 g3626__8246(.A (M7_original_u_adder_bitwise_p[14]), .B (n_180),
       .CO (n_184), .S (n_185));
  DFKCNQD1 \M8_d2_q_reg[9] (.CP (slow_clk_out), .CN (M8_z_out_wire[9]),
       .D (rst_n), .Q (\mid_val[7] [9]));
  HA1D0 g3632__7098(.A (M8_original_u_adder_bitwise_p[11]), .B (n_176),
       .CO (n_182), .S (n_183));
  DFCNQD1 \M8_original_u_adder_b_reg_reg[11] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[6] [11]), .Q (M8_original_u_adder_bitwise_p[12]));
  DFCNQD1 \M9_original_u_adder_sum_reg[7] (.CDN (rst_n), .CP (clk), .D
       (n_179), .Q (M9_z_out_wire[7]));
  DFCNQD1 \M7_original_u_adder_sum_reg[12] (.CDN (rst_n), .CP (clk), .D
       (n_181), .Q (M7_z_out_wire[12]));
  DFCNQD1 \M9_original_u_adder_b_reg_reg[8] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[7] [8]), .Q (M9_original_u_adder_b_reg[8]));
  DFKCNQD1 \M7_d2_q_reg[11] (.CP (slow_clk_out), .CN
       (M7_z_out_wire[11]), .D (rst_n), .Q (\mid_val[6] [11]));
  DFCNQD1 \M8_original_u_adder_sum_reg[9] (.CDN (rst_n), .CP (clk), .D
       (n_177), .Q (M8_z_out_wire[9]));
  HA1D0 g3636__6131(.A (M7_original_u_adder_bitwise_p[13]), .B (n_174),
       .CO (n_180), .S (n_181));
  FA1D0 g3631__1881(.A (M9_original_u_adder_b_reg[7]), .B
       (M9_original_u_adder_a_reg[7]), .CI (n_170), .CO (n_178), .S
       (n_179));
  DFKCNQD1 \M8_d2_q_reg[8] (.CP (slow_clk_out), .CN (M8_z_out_wire[8]),
       .D (rst_n), .Q (\mid_val[7] [8]));
  HA1D0 g3641__5115(.A (M8_original_u_adder_bitwise_p[10]), .B (n_172),
       .CO (n_176), .S (n_177));
  DFCNQD1 \M8_original_u_adder_b_reg_reg[10] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[6] [10]), .Q (M8_original_u_adder_bitwise_p[11]));
  DFKCNQD1 \M9_d2_q_reg[6] (.CP (slow_clk_out), .CN (M9_z_out_wire[6]),
       .D (rst_n), .Q (z_out[6]));
  DFCNQD1 \M7_original_u_adder_sum_reg[11] (.CDN (rst_n), .CP (clk), .D
       (n_175), .Q (M7_z_out_wire[11]));
  DFKCNQD1 \M7_d2_q_reg[10] (.CP (slow_clk_out), .CN
       (M7_z_out_wire[10]), .D (rst_n), .Q (\mid_val[6] [10]));
  DFCNQD1 \M8_original_u_adder_sum_reg[8] (.CDN (rst_n), .CP (clk), .D
       (n_173), .Q (M8_z_out_wire[8]));
  HA1D0 g3645__7482(.A (M7_original_u_adder_bitwise_p[12]), .B (n_168),
       .CO (n_174), .S (n_175));
  DFCNQD1 \M7_original_u_adder_b_reg_reg[12] (.CDN (rst_n), .CP (clk),
       .D (\l2b[2] [12]), .Q (M7_original_u_adder_bitwise_p[13]));
  DFCNQD1 \M7_original_u_adder_b_reg_reg[13] (.CDN (rst_n), .CP (clk),
       .D (\l2b[2] [13]), .Q (M7_original_u_adder_bitwise_p[14]));
  DFCNQD1 \M9_original_u_adder_sum_reg[6] (.CDN (rst_n), .CP (clk), .D
       (n_171), .Q (M9_z_out_wire[6]));
  DFCNQD1 \M9_original_u_adder_b_reg_reg[7] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[7] [7]), .Q (M9_original_u_adder_b_reg[7]));
  HA1D0 g3651__4733(.A (M8_original_u_adder_bitwise_p[9]), .B (n_166),
       .CO (n_172), .S (n_173));
  DFCNQD1 \M8_original_u_adder_b_reg_reg[9] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[6] [9]), .Q (M8_original_u_adder_bitwise_p[10]));
  FA1D0 g3648__6161(.A (M9_original_u_adder_b_reg[6]), .B
       (M9_original_u_adder_a_reg[6]), .CI (n_164), .CO (n_170), .S
       (n_171));
  DFKCNQD1 \b3l2_q_reg[12] (.CP (slow_clk_out), .CN (\l2b[1] [12]), .D
       (rst_n), .Q (\l2b[2] [12]));
  DFKCNQD1 \b3l2_q_reg[13] (.CP (slow_clk_out), .CN (\l2b[1] [13]), .D
       (rst_n), .Q (\l2b[2] [13]));
  DFCNQD1 \M7_original_u_adder_sum_reg[10] (.CDN (rst_n), .CP (clk), .D
       (n_169), .Q (M7_z_out_wire[10]));
  DFKCNQD1 \M8_d2_q_reg[7] (.CP (slow_clk_out), .CN (M8_z_out_wire[7]),
       .D (rst_n), .Q (\mid_val[7] [7]));
  DFKCNQD1 \M7_d2_q_reg[9] (.CP (slow_clk_out), .CN (M7_z_out_wire[9]),
       .D (rst_n), .Q (\mid_val[6] [9]));
  DFKCNQD1 \M9_d2_q_reg[5] (.CP (slow_clk_out), .CN (M9_z_out_wire[5]),
       .D (rst_n), .Q (z_out[5]));
  HA1D0 g3655__9315(.A (M7_original_u_adder_bitwise_p[11]), .B (n_162),
       .CO (n_168), .S (n_169));
  DFCNQD1 \M7_original_u_adder_b_reg_reg[11] (.CDN (rst_n), .CP (clk),
       .D (\l2b[2] [11]), .Q (M7_original_u_adder_bitwise_p[12]));
  DFCNQD1 \M8_original_u_adder_sum_reg[7] (.CDN (rst_n), .CP (clk), .D
       (n_167), .Q (M8_z_out_wire[7]));
  DFCNQD1 \M8_original_u_adder_b_reg_reg[8] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[6] [8]), .Q (M8_original_u_adder_bitwise_p[9]));
  DFKCNQD1 \b2l2_q_reg[13] (.CP (slow_clk_out), .CN (\l2b[0] [13]), .D
       (rst_n), .Q (\l2b[1] [13]));
  DFKCNQD1 \b2l2_q_reg[12] (.CP (slow_clk_out), .CN (\l2b[0] [12]), .D
       (rst_n), .Q (\l2b[1] [12]));
  DFCNQD1 \M9_original_u_adder_sum_reg[5] (.CDN (rst_n), .CP (clk), .D
       (n_165), .Q (M9_z_out_wire[5]));
  DFCNQD1 \M7_original_u_adder_sum_reg[9] (.CDN (rst_n), .CP (clk), .D
       (n_163), .Q (M7_z_out_wire[9]));
  DFCNQD1 \M9_original_u_adder_b_reg_reg[6] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[7] [6]), .Q (M9_original_u_adder_b_reg[6]));
  DFKCNQD1 \b3l2_q_reg[11] (.CP (slow_clk_out), .CN (\l2b[1] [11]), .D
       (rst_n), .Q (\l2b[2] [11]));
  FA1D0 g3661__9945(.A (M8_original_u_adder_b_reg[7]), .B
       (M8_original_u_adder_a_reg[7]), .CI (n_158), .CO (n_166), .S
       (n_167));
  DFKCNQD1 \M7_d2_q_reg[8] (.CP (slow_clk_out), .CN (M7_z_out_wire[8]),
       .D (rst_n), .Q (\mid_val[6] [8]));
  FA1D0 g3667__2883(.A (M9_original_u_adder_b_reg[5]), .B
       (M9_original_u_adder_a_reg[5]), .CI (n_156), .CO (n_164), .S
       (n_165));
  HA1D0 g3668__2346(.A (M7_original_u_adder_bitwise_p[10]), .B (n_160),
       .CO (n_162), .S (n_163));
  DFKCNQD1 \M8_d2_q_reg[6] (.CP (slow_clk_out), .CN (M8_z_out_wire[6]),
       .D (rst_n), .Q (\mid_val[7] [6]));
  DFKCNQD1 \b1l2_q_reg[12] (.CP (slow_clk_out), .CN (\mid_val[5] [12]),
       .D (rst_n), .Q (\l2b[0] [12]));
  DFKCNQD1 \b1l2_q_reg[13] (.CP (slow_clk_out), .CN (\mid_val[5] [13]),
       .D (rst_n), .Q (\l2b[0] [13]));
  DFCNQD1 \M7_original_u_adder_b_reg_reg[10] (.CDN (rst_n), .CP (clk),
       .D (\l2b[2] [10]), .Q (M7_original_u_adder_bitwise_p[11]));
  DFKCNQD1 \b2l2_q_reg[11] (.CP (slow_clk_out), .CN (\l2b[0] [11]), .D
       (rst_n), .Q (\l2b[1] [11]));
  DFKCNQD1 \M9_d2_q_reg[4] (.CP (slow_clk_out), .CN (M9_z_out_wire[4]),
       .D (rst_n), .Q (z_out[4]));
  DFCNQD1 \M7_original_u_adder_sum_reg[8] (.CDN (rst_n), .CP (clk), .D
       (n_161), .Q (M7_z_out_wire[8]));
  DFKCNQD1 \b3l2_q_reg[10] (.CP (slow_clk_out), .CN (\l2b[1] [10]), .D
       (rst_n), .Q (\l2b[2] [10]));
  DFCNQD1 \M8_original_u_adder_sum_reg[6] (.CDN (rst_n), .CP (clk), .D
       (n_159), .Q (M8_z_out_wire[6]));
  DFCNQD1 \M8_original_u_adder_b_reg_reg[7] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[6] [7]), .Q (M8_original_u_adder_b_reg[7]));
  DFKCNQD1 \M6_d2_q_reg[12] (.CP (slow_clk_out), .CN
       (M6_z_out_wire[12]), .D (rst_n), .Q (\mid_val[5] [12]));
  DFKCNQD1 \M6_d2_q_reg[13] (.CP (slow_clk_out), .CN
       (M6_z_out_wire[13]), .D (rst_n), .Q (\mid_val[5] [13]));
  FA1D0 g3678__1666(.A (M7_original_u_adder_b_reg[8]), .B
       (M7_original_u_adder_a_reg[8]), .CI (n_152), .CO (n_160), .S
       (n_161));
  DFCNQD1 \M9_original_u_adder_sum_reg[4] (.CDN (rst_n), .CP (clk), .D
       (n_157), .Q (M9_z_out_wire[4]));
  DFCNQD1 \M9_original_u_adder_b_reg_reg[5] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[7] [5]), .Q (M9_original_u_adder_b_reg[5]));
  DFKCNQD1 \b1l2_q_reg[11] (.CP (slow_clk_out), .CN (\mid_val[5] [11]),
       .D (rst_n), .Q (\l2b[0] [11]));
  DFCNQD1 \M7_original_u_adder_b_reg_reg[9] (.CDN (rst_n), .CP (clk),
       .D (\l2b[2] [9]), .Q (M7_original_u_adder_bitwise_p[10]));
  FA1D0 g3682__7410(.A (M8_original_u_adder_b_reg[6]), .B
       (M8_original_u_adder_a_reg[6]), .CI (n_150), .CO (n_158), .S
       (n_159));
  DFKCNQD1 \M7_d2_q_reg[7] (.CP (slow_clk_out), .CN (M7_z_out_wire[7]),
       .D (rst_n), .Q (\mid_val[6] [7]));
  DFKCNQD1 \b2l2_q_reg[10] (.CP (slow_clk_out), .CN (\l2b[0] [10]), .D
       (rst_n), .Q (\l2b[1] [10]));
  FA1D0 g3687__6417(.A (M9_original_u_adder_b_reg[4]), .B
       (M9_original_u_adder_a_reg[4]), .CI (n_146), .CO (n_156), .S
       (n_157));
  DFKCNQD1 \M8_d2_q_reg[5] (.CP (slow_clk_out), .CN (M8_z_out_wire[5]),
       .D (rst_n), .Q (\mid_val[7] [5]));
  DFCNQD1 \M6_original_u_adder_sum_reg[12] (.CDN (rst_n), .CP (clk), .D
       (n_155), .Q (M6_z_out_wire[12]));
  DFCNQD1 \M6_original_u_adder_sum_reg[13] (.CDN (rst_n), .CP (clk), .D
       (n_154), .Q (M6_z_out_wire[13]));
  DFKCNQD1 \b3l2_q_reg[9] (.CP (slow_clk_out), .CN (\l2b[1] [9]), .D
       (rst_n), .Q (\l2b[2] [9]));
  DFKCNQD1 \M6_d2_q_reg[11] (.CP (slow_clk_out), .CN
       (M6_z_out_wire[11]), .D (rst_n), .Q (\mid_val[5] [11]));
  DFKCNQD1 \M9_d2_q_reg[3] (.CP (slow_clk_out), .CN (M9_z_out_wire[3]),
       .D (rst_n), .Q (z_out[3]));
  HA1D0 g3701__5477(.A (M6_original_u_adder_bitwise_p[13]), .B (n_148),
       .CO (n_154), .S (n_155));
  DFCNQD1 \M7_original_u_adder_sum_reg[7] (.CDN (rst_n), .CP (clk), .D
       (n_153), .Q (M7_z_out_wire[7]));
  DFKCNQD1 \b1l2_q_reg[10] (.CP (slow_clk_out), .CN (\mid_val[5] [10]),
       .D (rst_n), .Q (\l2b[0] [10]));
  DFCNQD1 \M7_original_u_adder_b_reg_reg[8] (.CDN (rst_n), .CP (clk),
       .D (\l2b[2] [8]), .Q (M7_original_u_adder_b_reg[8]));
  DFCNQD1 \M8_original_u_adder_sum_reg[5] (.CDN (rst_n), .CP (clk), .D
       (n_151), .Q (M8_z_out_wire[5]));
  DFCNQD1 \M8_original_u_adder_b_reg_reg[6] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[6] [6]), .Q (M8_original_u_adder_b_reg[6]));
  DFKCNQD1 \b2l2_q_reg[9] (.CP (slow_clk_out), .CN (\l2b[0] [9]), .D
       (rst_n), .Q (\l2b[1] [9]));
  FA1D0 g3702__2398(.A (M7_original_u_adder_b_reg[7]), .B
       (M7_original_u_adder_a_reg[7]), .CI (n_144), .CO (n_152), .S
       (n_153));
  DFCNQD1 \M9_original_u_adder_sum_reg[3] (.CDN (rst_n), .CP (clk), .D
       (n_147), .Q (M9_z_out_wire[3]));
  DFCNQD1 \M6_original_u_adder_sum_reg[11] (.CDN (rst_n), .CP (clk), .D
       (n_149), .Q (M6_z_out_wire[11]));
  DFCNQD1 \M9_original_u_adder_b_reg_reg[4] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[7] [4]), .Q (M9_original_u_adder_b_reg[4]));
  DFKCNQD1 \b3l2_q_reg[8] (.CP (slow_clk_out), .CN (\l2b[1] [8]), .D
       (rst_n), .Q (\l2b[2] [8]));
  FA1D0 g3706__5107(.A (M8_original_u_adder_b_reg[5]), .B
       (M8_original_u_adder_a_reg[5]), .CI (n_140), .CO (n_150), .S
       (n_151));
  DFKCNQD1 \M7_d2_q_reg[6] (.CP (slow_clk_out), .CN (M7_z_out_wire[6]),
       .D (rst_n), .Q (\mid_val[6] [6]));
  DFKCNQD1 \M6_d2_q_reg[10] (.CP (slow_clk_out), .CN
       (M6_z_out_wire[10]), .D (rst_n), .Q (\mid_val[5] [10]));
  HA1D0 g3716__6260(.A (M6_original_u_adder_bitwise_p[12]), .B (n_142),
       .CO (n_148), .S (n_149));
  FA1D0 g3710__4319(.A (M9_original_u_adder_b_reg[3]), .B
       (M9_original_u_adder_a_reg[3]), .CI (n_138), .CO (n_146), .S
       (n_147));
  DFKCNQD1 \M8_d2_q_reg[4] (.CP (slow_clk_out), .CN (M8_z_out_wire[4]),
       .D (rst_n), .Q (\mid_val[7] [4]));
  DFKCNQD1 \b1l2_q_reg[9] (.CP (slow_clk_out), .CN (\mid_val[5] [9]),
       .D (rst_n), .Q (\l2b[0] [9]));
  DFKCNQD1 \M9_d2_q_reg[2] (.CP (slow_clk_out), .CN (M9_z_out_wire[2]),
       .D (rst_n), .Q (z_out[2]));
  DFKCNQD1 \b2l2_q_reg[8] (.CP (slow_clk_out), .CN (\l2b[0] [8]), .D
       (rst_n), .Q (\l2b[1] [8]));
  DFCNQD1 \M7_original_u_adder_sum_reg[6] (.CDN (rst_n), .CP (clk), .D
       (n_145), .Q (M7_z_out_wire[6]));
  DFCNQD1 \M6_original_u_adder_sum_reg[10] (.CDN (rst_n), .CP (clk), .D
       (n_143), .Q (M6_z_out_wire[10]));
  DFCNQD1 \M7_original_u_adder_b_reg_reg[7] (.CDN (rst_n), .CP (clk),
       .D (\l2b[2] [7]), .Q (M7_original_u_adder_b_reg[7]));
  DFCNQD1 \M8_original_u_adder_b_reg_reg[5] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[6] [5]), .Q (M8_original_u_adder_b_reg[5]));
  DFKCNQD1 \M6_d2_q_reg[9] (.CP (slow_clk_out), .CN (M6_z_out_wire[9]),
       .D (rst_n), .Q (\mid_val[5] [9]));
  DFCNQD1 \M8_original_u_adder_sum_reg[4] (.CDN (rst_n), .CP (clk), .D
       (n_141), .Q (M8_z_out_wire[4]));
  FA1D0 g3723__8428(.A (M7_original_u_adder_b_reg[6]), .B
       (M7_original_u_adder_a_reg[6]), .CI (n_134), .CO (n_144), .S
       (n_145));
  HA1D0 g3729__5526(.A (M6_original_u_adder_bitwise_p[11]), .B (n_136),
       .CO (n_142), .S (n_143));
  DFCNQD1 \M9_original_u_adder_sum_reg[2] (.CDN (rst_n), .CP (clk), .D
       (n_139), .Q (M9_z_out_wire[2]));
  DFCNQD1 \M6_original_u_adder_b_reg_reg[11] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[4] [11]), .Q (M6_original_u_adder_bitwise_p[12]));
  DFKCNQD1 \b3l2_q_reg[7] (.CP (slow_clk_out), .CN (\l2b[1] [7]), .D
       (rst_n), .Q (\l2b[2] [7]));
  DFCNQD1 \M6_original_u_adder_b_reg_reg[12] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[4] [12]), .Q (M6_original_u_adder_bitwise_p[13]));
  DFKCNQD1 \b1l2_q_reg[8] (.CP (slow_clk_out), .CN (\mid_val[5] [8]),
       .D (rst_n), .Q (\l2b[0] [8]));
  DFCNQD1 \M9_original_u_adder_b_reg_reg[3] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[7] [3]), .Q (M9_original_u_adder_b_reg[3]));
  FA1D0 g3728__6783(.A (M8_original_u_adder_b_reg[4]), .B
       (M8_original_u_adder_a_reg[4]), .CI (n_130), .CO (n_140), .S
       (n_141));
  DFKCNQD1 \M7_d2_q_reg[5] (.CP (slow_clk_out), .CN (M7_z_out_wire[5]),
       .D (rst_n), .Q (\mid_val[6] [5]));
  FA1D0 g3736__3680(.A (M9_original_u_adder_b_reg[2]), .B
       (M9_original_u_adder_a_reg[2]), .CI (n_126), .CO (n_138), .S
       (n_139));
  DFKCNQD1 \M5_d2_q_reg[11] (.CP (slow_clk_out), .CN
       (M5_z_out_wire[11]), .D (rst_n), .Q (\mid_val[4] [11]));
  DFKCNQD1 \M5_d2_q_reg[12] (.CP (slow_clk_out), .CN
       (M5_z_out_wire[12]), .D (rst_n), .Q (\mid_val[4] [12]));
  DFCNQD1 \M6_original_u_adder_sum_reg[9] (.CDN (rst_n), .CP (clk), .D
       (n_137), .Q (M6_z_out_wire[9]));
  DFKCNQD1 \M8_d2_q_reg[3] (.CP (slow_clk_out), .CN (M8_z_out_wire[3]),
       .D (rst_n), .Q (\mid_val[7] [3]));
  DFKCNQD1 \b2l2_q_reg[7] (.CP (slow_clk_out), .CN (\l2b[0] [7]), .D
       (rst_n), .Q (\l2b[1] [7]));
  DFKCNQD1 \M6_d2_q_reg[8] (.CP (slow_clk_out), .CN (M6_z_out_wire[8]),
       .D (rst_n), .Q (\mid_val[5] [8]));
  DFKCNQD1 \M9_d2_q_reg[1] (.CP (slow_clk_out), .CN (M9_z_out_wire[1]),
       .D (rst_n), .Q (z_out[1]));
  HA1D0 g3745__1617(.A (M6_original_u_adder_bitwise_p[10]), .B (n_128),
       .CO (n_136), .S (n_137));
  DFCNQD1 \M6_original_u_adder_b_reg_reg[10] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[4] [10]), .Q (M6_original_u_adder_bitwise_p[11]));
  DFCNQD1 \M7_original_u_adder_sum_reg[5] (.CDN (rst_n), .CP (clk), .D
       (n_135), .Q (M7_z_out_wire[5]));
  DFCNQD1 \M7_original_u_adder_b_reg_reg[6] (.CDN (rst_n), .CP (clk),
       .D (\l2b[2] [6]), .Q (M7_original_u_adder_b_reg[6]));
  DFCNQD1 \M5_original_u_adder_sum_reg[11] (.CDN (rst_n), .CP (clk), .D
       (n_133), .Q (M5_z_out_wire[11]));
  DFCNQD1 \M5_original_u_adder_sum_reg[12] (.CDN (rst_n), .CP (clk), .D
       (n_132), .Q (M5_z_out_wire[12]));
  DFCNQD1 \M8_original_u_adder_sum_reg[3] (.CDN (rst_n), .CP (clk), .D
       (n_131), .Q (M8_z_out_wire[3]));
  DFCNQD1 \M8_original_u_adder_b_reg_reg[4] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[6] [4]), .Q (M8_original_u_adder_b_reg[4]));
  FA1D0 g3752__2802(.A (M7_original_u_adder_b_reg[5]), .B
       (M7_original_u_adder_a_reg[5]), .CI (n_122), .CO (n_134), .S
       (n_135));
  DFKCNQD1 \M5_d2_q_reg[10] (.CP (slow_clk_out), .CN
       (M5_z_out_wire[10]), .D (rst_n), .Q (\mid_val[4] [10]));
  DFKCNQD1 \b1l2_q_reg[7] (.CP (slow_clk_out), .CN (\mid_val[5] [7]),
       .D (rst_n), .Q (\l2b[0] [7]));
  DFCNQD1 \M6_original_u_adder_sum_reg[8] (.CDN (rst_n), .CP (clk), .D
       (n_129), .Q (M6_z_out_wire[8]));
  DFKCNQD1 \b3l2_q_reg[6] (.CP (slow_clk_out), .CN (\l2b[1] [6]), .D
       (rst_n), .Q (\l2b[2] [6]));
  DFCNQD1 \M9_original_u_adder_b_reg_reg[2] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[7] [2]), .Q (M9_original_u_adder_b_reg[2]));
  DFCNQD1 \M9_original_u_adder_sum_reg[1] (.CDN (rst_n), .CP (clk), .D
       (n_127), .Q (M9_z_out_wire[1]));
  HA1D0 g3751__1705(.A (M5_original_u_adder_bitwise_p[12]), .B (n_124),
       .CO (n_132), .S (n_133));
  FA1D0 g3757__5122(.A (M8_original_u_adder_b_reg[3]), .B
       (M8_original_u_adder_a_reg[3]), .CI (n_120), .CO (n_130), .S
       (n_131));
  DFKCNQD1 \M7_d2_q_reg[4] (.CP (slow_clk_out), .CN (M7_z_out_wire[4]),
       .D (rst_n), .Q (\mid_val[6] [4]));
  HA1D0 g3761__8246(.A (M6_original_u_adder_bitwise_p[9]), .B (n_118),
       .CO (n_128), .S (n_129));
  HA1D0 g3792__7098(.A (M9_original_u_adder_a_reg[1]), .B
       (M9_original_u_adder_b_reg[1]), .CO (n_126), .S (n_127));
  DFCNQD1 \M6_original_u_adder_b_reg_reg[9] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[4] [9]), .Q (M6_original_u_adder_bitwise_p[10]));
  DFKCNQD1 \M8_d2_q_reg[2] (.CP (slow_clk_out), .CN (M8_z_out_wire[2]),
       .D (rst_n), .Q (\mid_val[7] [2]));
  DFCNQD1 \M5_original_u_adder_sum_reg[10] (.CDN (rst_n), .CP (clk), .D
       (n_125), .Q (M5_z_out_wire[10]));
  DFKCNQD1 \M6_d2_q_reg[7] (.CP (slow_clk_out), .CN (M6_z_out_wire[7]),
       .D (rst_n), .Q (\mid_val[5] [7]));
  DFKCNQD1 \b2l2_q_reg[6] (.CP (slow_clk_out), .CN (\l2b[0] [6]), .D
       (rst_n), .Q (\l2b[1] [6]));
  DFKCNQD1 \M5_d2_q_reg[9] (.CP (slow_clk_out), .CN (M5_z_out_wire[9]),
       .D (rst_n), .Q (\mid_val[4] [9]));
  DFCNQD1 \M7_original_u_adder_sum_reg[4] (.CDN (rst_n), .CP (clk), .D
       (n_123), .Q (M7_z_out_wire[4]));
  DFCNQD1 \M7_original_u_adder_b_reg_reg[5] (.CDN (rst_n), .CP (clk),
       .D (\l2b[2] [5]), .Q (M7_original_u_adder_b_reg[5]));
  HA1D0 g3767__6131(.A (M5_original_u_adder_bitwise_p[11]), .B (n_116),
       .CO (n_124), .S (n_125));
  DFCNQD1 \M8_original_u_adder_sum_reg[2] (.CDN (rst_n), .CP (clk), .D
       (n_121), .Q (M8_z_out_wire[2]));
  DFCNQD1 \M8_original_u_adder_b_reg_reg[3] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[6] [3]), .Q (M8_original_u_adder_b_reg[3]));
  FA1D0 g3774__1881(.A (M7_original_u_adder_b_reg[4]), .B
       (M7_original_u_adder_a_reg[4]), .CI (n_114), .CO (n_122), .S
       (n_123));
  DFCNQD1 \M6_original_u_adder_sum_reg[7] (.CDN (rst_n), .CP (clk), .D
       (n_119), .Q (M6_z_out_wire[7]));
  DFCNQD1 \M6_original_u_adder_b_reg_reg[8] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[4] [8]), .Q (M6_original_u_adder_bitwise_p[9]));
  DFKCNQD1 \b1l2_q_reg[6] (.CP (slow_clk_out), .CN (\mid_val[5] [6]),
       .D (rst_n), .Q (\l2b[0] [6]));
  DFKCNQD1 \b3l2_q_reg[5] (.CP (slow_clk_out), .CN (\l2b[1] [5]), .D
       (rst_n), .Q (\l2b[2] [5]));
  DFCNQD1 \M9_original_u_adder_b_reg_reg[1] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[7] [1]), .Q (M9_original_u_adder_b_reg[1]));
  FA1D0 g3781__5115(.A (M8_original_u_adder_b_reg[2]), .B
       (M8_original_u_adder_a_reg[2]), .CI (n_110), .CO (n_120), .S
       (n_121));
  DFCNQD1 \M5_original_u_adder_sum_reg[9] (.CDN (rst_n), .CP (clk), .D
       (n_117), .Q (M5_z_out_wire[9]));
  DFKCNQD1 \M7_d2_q_reg[3] (.CP (slow_clk_out), .CN (M7_z_out_wire[3]),
       .D (rst_n), .Q (\mid_val[6] [3]));
  FA1D0 g3773__7482(.A (M6_original_u_adder_b_reg[7]), .B
       (M6_original_u_adder_a_reg[7]), .CI (n_108), .CO (n_118), .S
       (n_119));
  DFKCNQD1 \M5_d2_q_reg[8] (.CP (slow_clk_out), .CN (M5_z_out_wire[8]),
       .D (rst_n), .Q (\mid_val[4] [8]));
  DFKCNQD1 \M8_d2_q_reg[1] (.CP (slow_clk_out), .CN (M8_z_out_wire[1]),
       .D (rst_n), .Q (\mid_val[7] [1]));
  HA1D0 g3780__4733(.A (M5_original_u_adder_bitwise_p[10]), .B (n_112),
       .CO (n_116), .S (n_117));
  DFKCNQD1 \M6_d2_q_reg[6] (.CP (slow_clk_out), .CN (M6_z_out_wire[6]),
       .D (rst_n), .Q (\mid_val[5] [6]));
  DFKCNQD1 \b2l2_q_reg[5] (.CP (slow_clk_out), .CN (\l2b[0] [5]), .D
       (rst_n), .Q (\l2b[1] [5]));
  DFCNQD1 \M7_original_u_adder_sum_reg[3] (.CDN (rst_n), .CP (clk), .D
       (n_115), .Q (M7_z_out_wire[3]));
  DFCNQD1 \M7_original_u_adder_b_reg_reg[4] (.CDN (rst_n), .CP (clk),
       .D (\l2b[2] [4]), .Q (M7_original_u_adder_b_reg[4]));
  DFCNQD1 \M5_original_u_adder_sum_reg[8] (.CDN (rst_n), .CP (clk), .D
       (n_113), .Q (M5_z_out_wire[8]));
  DFCNQD1 \M5_original_u_adder_b_reg_reg[10] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[3] [10]), .Q (M5_original_u_adder_bitwise_p[11]));
  DFCNQD1 \M5_original_u_adder_b_reg_reg[11] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[3] [11]), .Q (M5_original_u_adder_bitwise_p[12]));
  DFCNQD1 \M8_original_u_adder_b_reg_reg[2] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[6] [2]), .Q (M8_original_u_adder_b_reg[2]));
  DFCNQD1 \M8_original_u_adder_sum_reg[1] (.CDN (rst_n), .CP (clk), .D
       (n_111), .Q (M8_z_out_wire[1]));
  FA1D0 g3796__6161(.A (M7_original_u_adder_b_reg[3]), .B
       (M7_original_u_adder_a_reg[3]), .CI (n_104), .CO (n_114), .S
       (n_115));
  DFCNQD1 \M6_original_u_adder_sum_reg[6] (.CDN (rst_n), .CP (clk), .D
       (n_109), .Q (M6_z_out_wire[6]));
  DFCNQD1 \M6_original_u_adder_b_reg_reg[7] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[4] [7]), .Q (M6_original_u_adder_b_reg[7]));
  DFKCNQD1 \b1l2_q_reg[5] (.CP (slow_clk_out), .CN (\mid_val[5] [5]),
       .D (rst_n), .Q (\l2b[0] [5]));
  DFKCNQD1 \b3l2_q_reg[4] (.CP (slow_clk_out), .CN (\l2b[1] [4]), .D
       (rst_n), .Q (\l2b[2] [4]));
  FA1D0 g3791__9315(.A (M5_original_u_adder_b_reg[8]), .B
       (M5_original_u_adder_a_reg[8]), .CI (n_102), .CO (n_112), .S
       (n_113));
  FA1D0 g3827__9945(.A (M8_original_u_adder_b_reg[1]), .B
       (M8_original_u_adder_a_reg[1]), .CI (n_80), .CO (n_110), .S
       (n_111));
  DFKCNQD1 \M4_d2_q_reg[10] (.CP (slow_clk_out), .CN
       (M4_z_out_wire[10]), .D (rst_n), .Q (\mid_val[3] [10]));
  DFKCNQD1 \M4_d2_q_reg[11] (.CP (slow_clk_out), .CN
       (M4_z_out_wire[11]), .D (rst_n), .Q (\mid_val[3] [11]));
  DFKCNQD1 \M7_d2_q_reg[2] (.CP (slow_clk_out), .CN (M7_z_out_wire[2]),
       .D (rst_n), .Q (\mid_val[6] [2]));
  FA1D0 g3795__2883(.A (M6_original_u_adder_b_reg[6]), .B
       (M6_original_u_adder_a_reg[6]), .CI (n_100), .CO (n_108), .S
       (n_109));
  DFKCNQD1 \M5_d2_q_reg[7] (.CP (slow_clk_out), .CN (M5_z_out_wire[7]),
       .D (rst_n), .Q (\mid_val[4] [7]));
  DFKCNQD1 \M6_d2_q_reg[5] (.CP (slow_clk_out), .CN (M6_z_out_wire[5]),
       .D (rst_n), .Q (\mid_val[5] [5]));
  DFCNQD1 \M5_original_u_adder_b_reg_reg[9] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[3] [9]), .Q (M5_original_u_adder_bitwise_p[10]));
  DFKCNQD1 \b2l2_q_reg[4] (.CP (slow_clk_out), .CN (\l2b[0] [4]), .D
       (rst_n), .Q (\l2b[1] [4]));
  DFCNQD1 \M4_original_u_adder_sum_reg[10] (.CDN (rst_n), .CP (clk), .D
       (n_107), .Q (M4_z_out_wire[10]));
  DFCNQD1 \M4_original_u_adder_sum_reg[11] (.CDN (rst_n), .CP (clk), .D
       (n_106), .Q (M4_z_out_wire[11]));
  DFCNQD1 \M7_original_u_adder_sum_reg[2] (.CDN (rst_n), .CP (clk), .D
       (n_105), .Q (M7_z_out_wire[2]));
  DFCNQD1 \M7_original_u_adder_b_reg_reg[3] (.CDN (rst_n), .CP (clk),
       .D (\l2b[2] [3]), .Q (M7_original_u_adder_b_reg[3]));
  DFCNQD1 \M5_original_u_adder_sum_reg[7] (.CDN (rst_n), .CP (clk), .D
       (n_103), .Q (M5_z_out_wire[7]));
  DFKCNQD1 \M4_d2_q_reg[9] (.CP (slow_clk_out), .CN (M4_z_out_wire[9]),
       .D (rst_n), .Q (\mid_val[3] [9]));
  DFCNQD1 \M8_original_u_adder_b_reg_reg[1] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[6] [1]), .Q (M8_original_u_adder_b_reg[1]));
  HA1D0 g3816__2346(.A (M4_original_u_adder_bitwise_p[11]), .B (n_98),
       .CO (n_106), .S (n_107));
  FA1D0 g3822__1666(.A (M7_original_u_adder_b_reg[2]), .B
       (M7_original_u_adder_a_reg[2]), .CI (n_96), .CO (n_104), .S
       (n_105));
  DFCNQD1 \M6_original_u_adder_sum_reg[5] (.CDN (rst_n), .CP (clk), .D
       (n_101), .Q (M6_z_out_wire[5]));
  DFCNQD1 \M6_original_u_adder_b_reg_reg[6] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[4] [6]), .Q (M6_original_u_adder_b_reg[6]));
  DFKCNQD1 \b1l2_q_reg[4] (.CP (slow_clk_out), .CN (\mid_val[5] [4]),
       .D (rst_n), .Q (\l2b[0] [4]));
  DFKCNQD1 \b3l2_q_reg[3] (.CP (slow_clk_out), .CN (\l2b[1] [3]), .D
       (rst_n), .Q (\l2b[2] [3]));
  FA1D0 g3817__7410(.A (M5_original_u_adder_b_reg[7]), .B
       (M5_original_u_adder_a_reg[7]), .CI (n_94), .CO (n_102), .S
       (n_103));
  DFCNQD1 \M5_original_u_adder_b_reg_reg[8] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[3] [8]), .Q (M5_original_u_adder_b_reg[8]));
  DFKCNQD1 \M7_d2_q_reg[1] (.CP (slow_clk_out), .CN (M7_z_out_wire[1]),
       .D (rst_n), .Q (\mid_val[6] [1]));
  FA1D0 g3821__6417(.A (M6_original_u_adder_b_reg[5]), .B
       (M6_original_u_adder_a_reg[5]), .CI (n_92), .CO (n_100), .S
       (n_101));
  DFCNQD1 \M4_original_u_adder_sum_reg[9] (.CDN (rst_n), .CP (clk), .D
       (n_99), .Q (M4_z_out_wire[9]));
  DFKCNQD1 \M5_d2_q_reg[6] (.CP (slow_clk_out), .CN (M5_z_out_wire[6]),
       .D (rst_n), .Q (\mid_val[4] [6]));
  DFKCNQD1 \M6_d2_q_reg[4] (.CP (slow_clk_out), .CN (M6_z_out_wire[4]),
       .D (rst_n), .Q (\mid_val[5] [4]));
  DFKCNQD1 \M4_d2_q_reg[8] (.CP (slow_clk_out), .CN (M4_z_out_wire[8]),
       .D (rst_n), .Q (\mid_val[3] [8]));
  DFKCNQD1 \b2l2_q_reg[3] (.CP (slow_clk_out), .CN (\l2b[0] [3]), .D
       (rst_n), .Q (\l2b[1] [3]));
  HA1D0 g3832__5477(.A (M4_original_u_adder_bitwise_p[10]), .B (n_90),
       .CO (n_98), .S (n_99));
  DFCNQD1 \M7_original_u_adder_b_reg_reg[2] (.CDN (rst_n), .CP (clk),
       .D (\l2b[2] [2]), .Q (M7_original_u_adder_b_reg[2]));
  DFCNQD1 \M7_original_u_adder_sum_reg[1] (.CDN (rst_n), .CP (clk), .D
       (n_97), .Q (M7_z_out_wire[1]));
  DFCNQD1 \M5_original_u_adder_sum_reg[6] (.CDN (rst_n), .CP (clk), .D
       (n_95), .Q (M5_z_out_wire[6]));
  DFCNQD1 \M5_original_u_adder_b_reg_reg[7] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[3] [7]), .Q (M5_original_u_adder_b_reg[7]));
  HA1D0 g3861__2398(.A (M7_original_u_adder_a_reg[1]), .B
       (M7_original_u_adder_b_reg[1]), .CO (n_96), .S (n_97));
  DFKCNQD1 \M9_d2_q_reg[0] (.CP (slow_clk_out), .CN (M9_z_out_wire[0]),
       .D (rst_n), .Q (z_out[0]));
  DFCNQD1 \M6_original_u_adder_sum_reg[4] (.CDN (rst_n), .CP (clk), .D
       (n_93), .Q (M6_z_out_wire[4]));
  DFCNQD1 \M4_original_u_adder_sum_reg[8] (.CDN (rst_n), .CP (clk), .D
       (n_91), .Q (M4_z_out_wire[8]));
  DFCNQD1 \M6_original_u_adder_b_reg_reg[5] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[4] [5]), .Q (M6_original_u_adder_b_reg[5]));
  DFKCNQD1 \b1l2_q_reg[3] (.CP (slow_clk_out), .CN (\mid_val[5] [3]),
       .D (rst_n), .Q (\l2b[0] [3]));
  DFKCNQD1 \b3l2_q_reg[2] (.CP (slow_clk_out), .CN (\l2b[1] [2]), .D
       (rst_n), .Q (\l2b[2] [2]));
  FA1D0 g3837__5107(.A (M5_original_u_adder_b_reg[6]), .B
       (M5_original_u_adder_a_reg[6]), .CI (n_86), .CO (n_94), .S
       (n_95));
  DFKCNQD1 \M4_d2_q_reg[7] (.CP (slow_clk_out), .CN (M4_z_out_wire[7]),
       .D (rst_n), .Q (\mid_val[3] [7]));
  FA1D0 g3842__6260(.A (M6_original_u_adder_b_reg[4]), .B
       (M6_original_u_adder_a_reg[4]), .CI (n_84), .CO (n_92), .S
       (n_93));
  HA1D0 g3841__4319(.A (M4_original_u_adder_bitwise_p[9]), .B (n_88),
       .CO (n_90), .S (n_91));
  DFKCNQD1 \M5_d2_q_reg[5] (.CP (slow_clk_out), .CN (M5_z_out_wire[5]),
       .D (rst_n), .Q (\mid_val[4] [5]));
  DFCNQD1 \M9_original_u_adder_sum_reg[0] (.CDN (rst_n), .CP (clk), .D
       (M9_original_u_adder_bitwise_p[1]), .Q (M9_z_out_wire[0]));
  DFKCNQD1 \M6_d2_q_reg[3] (.CP (slow_clk_out), .CN (M6_z_out_wire[3]),
       .D (rst_n), .Q (\mid_val[5] [3]));
  DFKCNQD1 \b2l2_q_reg[2] (.CP (slow_clk_out), .CN (\l2b[0] [2]), .D
       (rst_n), .Q (\l2b[1] [2]));
  DFCNQD1 \M7_original_u_adder_b_reg_reg[1] (.CDN (rst_n), .CP (clk),
       .D (\l2b[2] [1]), .Q (M7_original_u_adder_b_reg[1]));
  DFCNQD1 \M4_original_u_adder_sum_reg[7] (.CDN (rst_n), .CP (clk), .D
       (n_89), .Q (M4_z_out_wire[7]));
  DFCNQD1 \M9_original_u_adder_b_reg_reg[0] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[7] [0]), .Q (M9_original_u_adder_bitwise_p[1]));
  DFCNQD1 \M5_original_u_adder_sum_reg[5] (.CDN (rst_n), .CP (clk), .D
       (n_87), .Q (M5_z_out_wire[5]));
  DFCNQD1 \M5_original_u_adder_b_reg_reg[6] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[3] [6]), .Q (M5_original_u_adder_b_reg[6]));
  FA1D0 g3853__8428(.A (M4_original_u_adder_b_reg[7]), .B
       (M4_original_u_adder_a_reg[7]), .CI (n_82), .CO (n_88), .S
       (n_89));
  DFCNQD1 \M6_original_u_adder_b_reg_reg[4] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[4] [4]), .Q (M6_original_u_adder_b_reg[4]));
  DFKCNQD1 \b1l2_q_reg[2] (.CP (slow_clk_out), .CN (\mid_val[5] [2]),
       .D (rst_n), .Q (\l2b[0] [2]));
  DFKCNQD1 \b3l2_q_reg[1] (.CP (slow_clk_out), .CN (\l2b[1] [1]), .D
       (rst_n), .Q (\l2b[2] [1]));
  DFCNQD1 \M6_original_u_adder_sum_reg[3] (.CDN (rst_n), .CP (clk), .D
       (n_85), .Q (M6_z_out_wire[3]));
  FA1D0 g3856__5526(.A (M5_original_u_adder_b_reg[5]), .B
       (M5_original_u_adder_a_reg[5]), .CI (n_78), .CO (n_86), .S
       (n_87));
  DFKCNQD1 \M4_d2_q_reg[6] (.CP (slow_clk_out), .CN (M4_z_out_wire[6]),
       .D (rst_n), .Q (\mid_val[3] [6]));
  DFKCNQD1 \M8_d2_q_reg[0] (.CP (slow_clk_out), .CN (M8_z_out_wire[0]),
       .D (rst_n), .Q (\mid_val[7] [0]));
  FA1D0 g3860__6783(.A (M6_original_u_adder_b_reg[3]), .B
       (M6_original_u_adder_a_reg[3]), .CI (n_76), .CO (n_84), .S
       (n_85));
  DFKCNQD1 \M5_d2_q_reg[4] (.CP (slow_clk_out), .CN (M5_z_out_wire[4]),
       .D (rst_n), .Q (\mid_val[4] [4]));
  DFKCNQD1 \M6_d2_q_reg[2] (.CP (slow_clk_out), .CN (M6_z_out_wire[2]),
       .D (rst_n), .Q (\mid_val[5] [2]));
  DFKCNQD1 \b2l2_q_reg[1] (.CP (slow_clk_out), .CN (\l2b[0] [1]), .D
       (rst_n), .Q (\l2b[1] [1]));
  DFCNQD1 \M4_original_u_adder_sum_reg[6] (.CDN (rst_n), .CP (clk), .D
       (n_83), .Q (M4_z_out_wire[6]));
  DFCNQD1 \M8_original_u_adder_sum_reg[0] (.CDN (rst_n), .CP (clk), .D
       (n_81), .Q (M8_z_out_wire[0]));
  DFCNQD1 \M5_original_u_adder_sum_reg[4] (.CDN (rst_n), .CP (clk), .D
       (n_79), .Q (M5_z_out_wire[4]));
  DFCNQD1 \M5_original_u_adder_b_reg_reg[5] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[3] [5]), .Q (M5_original_u_adder_b_reg[5]));
  FA1D0 g3872__3680(.A (M4_original_u_adder_b_reg[6]), .B
       (M4_original_u_adder_a_reg[6]), .CI (n_74), .CO (n_82), .S
       (n_83));
  HA1D0 g3920__1617(.A (M8_original_u_adder_a_reg[0]), .B
       (M8_original_u_adder_b_reg[0]), .CO (n_80), .S (n_81));
  DFCNQD1 \M6_original_u_adder_sum_reg[2] (.CDN (rst_n), .CP (clk), .D
       (n_77), .Q (M6_z_out_wire[2]));
  DFCNQD1 \M6_original_u_adder_b_reg_reg[3] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[4] [3]), .Q (M6_original_u_adder_b_reg[3]));
  DFKCNQD1 \b1l2_q_reg[1] (.CP (slow_clk_out), .CN (\mid_val[5] [1]),
       .D (rst_n), .Q (\l2b[0] [1]));
  FA1D0 g3877__2802(.A (M5_original_u_adder_b_reg[4]), .B
       (M5_original_u_adder_a_reg[4]), .CI (n_72), .CO (n_78), .S
       (n_79));
  DFKCNQD1 \M4_d2_q_reg[5] (.CP (slow_clk_out), .CN (M4_z_out_wire[5]),
       .D (rst_n), .Q (\mid_val[3] [5]));
  FA1D0 g3882__1705(.A (M6_original_u_adder_b_reg[2]), .B
       (M6_original_u_adder_a_reg[2]), .CI (n_70), .CO (n_76), .S
       (n_77));
  DFKCNQD1 \M5_d2_q_reg[3] (.CP (slow_clk_out), .CN (M5_z_out_wire[3]),
       .D (rst_n), .Q (\mid_val[4] [3]));
  DFKCNQD1 \M6_d2_q_reg[1] (.CP (slow_clk_out), .CN (M6_z_out_wire[1]),
       .D (rst_n), .Q (\mid_val[5] [1]));
  DFCNQD1 \M4_original_u_adder_sum_reg[5] (.CDN (rst_n), .CP (clk), .D
       (n_75), .Q (M4_z_out_wire[5]));
  DFCNQD1 \M8_original_u_adder_b_reg_reg[0] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[6] [0]), .Q (M8_original_u_adder_b_reg[0]));
  DFCNQD1 \M5_original_u_adder_sum_reg[3] (.CDN (rst_n), .CP (clk), .D
       (n_73), .Q (M5_z_out_wire[3]));
  DFCNQD1 \M5_original_u_adder_b_reg_reg[4] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[3] [4]), .Q (M5_original_u_adder_b_reg[4]));
  FA1D0 g3895__5122(.A (M4_original_u_adder_b_reg[5]), .B
       (M4_original_u_adder_a_reg[5]), .CI (n_68), .CO (n_74), .S
       (n_75));
  DFCNQD1 \M4_original_u_adder_b_reg_reg[10] (.CDN (rst_n), .CP (clk),
       .D (\l1b[2] [10]), .Q (M4_original_u_adder_bitwise_p[11]));
  DFCNQD1 \M4_original_u_adder_b_reg_reg[9] (.CDN (rst_n), .CP (clk),
       .D (\l1b[2] [9]), .Q (M4_original_u_adder_bitwise_p[10]));
  DFCNQD1 \M6_original_u_adder_b_reg_reg[2] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[4] [2]), .Q (M6_original_u_adder_b_reg[2]));
  DFCNQD1 \M6_original_u_adder_sum_reg[1] (.CDN (rst_n), .CP (clk), .D
       (n_71), .Q (M6_z_out_wire[1]));
  DFKCNQD1 \M7_d2_q_reg[0] (.CP (slow_clk_out), .CN (M7_z_out_wire[0]),
       .D (rst_n), .Q (\mid_val[6] [0]));
  FA1D0 g3900__8246(.A (M5_original_u_adder_b_reg[3]), .B
       (M5_original_u_adder_a_reg[3]), .CI (n_66), .CO (n_72), .S
       (n_73));
  DFKCNQD1 \M4_d2_q_reg[4] (.CP (slow_clk_out), .CN (M4_z_out_wire[4]),
       .D (rst_n), .Q (\mid_val[3] [4]));
  FA1D0 g3921__7098(.A (M6_original_u_adder_b_reg[1]), .B
       (M6_original_u_adder_a_reg[1]), .CI (n_52), .CO (n_70), .S
       (n_71));
  DFKCNQD1 \b3l1_q_reg[9] (.CP (slow_clk_out), .CN (\l1b[1] [9]), .D
       (rst_n), .Q (\l1b[2] [9]));
  DFKCNQD1 \b3l1_q_reg[10] (.CP (slow_clk_out), .CN (\l1b[1] [10]), .D
       (rst_n), .Q (\l1b[2] [10]));
  DFKCNQD1 \M5_d2_q_reg[2] (.CP (slow_clk_out), .CN (M5_z_out_wire[2]),
       .D (rst_n), .Q (\mid_val[4] [2]));
  DFCNQD1 \M7_original_u_adder_sum_reg[0] (.CDN (rst_n), .CP (clk), .D
       (M7_original_u_adder_bitwise_p[1]), .Q (M7_z_out_wire[0]));
  DFCNQD1 \M4_original_u_adder_b_reg_reg[8] (.CDN (rst_n), .CP (clk),
       .D (\l1b[2] [8]), .Q (M4_original_u_adder_bitwise_p[9]));
  DFCNQD1 \M4_original_u_adder_sum_reg[4] (.CDN (rst_n), .CP (clk), .D
       (n_69), .Q (M4_z_out_wire[4]));
  DFKCNQD1 \b2l1_q_reg[9] (.CP (slow_clk_out), .CN (\l1b[0] [9]), .D
       (rst_n), .Q (\l1b[1] [9]));
  DFKCNQD1 \b2l1_q_reg[10] (.CP (slow_clk_out), .CN (\l1b[0] [10]), .D
       (rst_n), .Q (\l1b[1] [10]));
  DFCNQD1 \M5_original_u_adder_sum_reg[2] (.CDN (rst_n), .CP (clk), .D
       (n_67), .Q (M5_z_out_wire[2]));
  DFCNQD1 \M5_original_u_adder_b_reg_reg[3] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[3] [3]), .Q (M5_original_u_adder_b_reg[3]));
  DFCNQD1 \M7_original_u_adder_b_reg_reg[0] (.CDN (rst_n), .CP (clk),
       .D (\l2b[2] [0]), .Q (M7_original_u_adder_bitwise_p[1]));
  FA1D0 g3919__6131(.A (M4_original_u_adder_b_reg[4]), .B
       (M4_original_u_adder_a_reg[4]), .CI (n_64), .CO (n_68), .S
       (n_69));
  DFKCNQD1 \b3l1_q_reg[8] (.CP (slow_clk_out), .CN (\l1b[1] [8]), .D
       (rst_n), .Q (\l1b[2] [8]));
  DFCNQD1 \M6_original_u_adder_b_reg_reg[1] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[4] [1]), .Q (M6_original_u_adder_b_reg[1]));
  FA1D0 g3927__1881(.A (M5_original_u_adder_b_reg[2]), .B
       (M5_original_u_adder_a_reg[2]), .CI (n_62), .CO (n_66), .S
       (n_67));
  DFKCNQD1 \M4_d2_q_reg[3] (.CP (slow_clk_out), .CN (M4_z_out_wire[3]),
       .D (rst_n), .Q (\mid_val[3] [3]));
  DFKCNQD1 \b3l2_q_reg[0] (.CP (slow_clk_out), .CN (\l2b[1] [0]), .D
       (rst_n), .Q (\l2b[2] [0]));
  DFKCNQD1 \b1l1_q_reg[10] (.CP (slow_clk_out), .CN (\mid_val[2] [10]),
       .D (rst_n), .Q (\l1b[0] [10]));
  DFKCNQD1 \b1l1_q_reg[9] (.CP (slow_clk_out), .CN (\mid_val[2] [9]),
       .D (rst_n), .Q (\l1b[0] [9]));
  DFCNQD1 \M4_original_u_adder_b_reg_reg[7] (.CDN (rst_n), .CP (clk),
       .D (\l1b[2] [7]), .Q (M4_original_u_adder_b_reg[7]));
  DFKCNQD1 \M5_d2_q_reg[1] (.CP (slow_clk_out), .CN (M5_z_out_wire[1]),
       .D (rst_n), .Q (\mid_val[4] [1]));
  DFKCNQD1 \b2l1_q_reg[8] (.CP (slow_clk_out), .CN (\l1b[0] [8]), .D
       (rst_n), .Q (\l1b[1] [8]));
  DFKCNQD1 \b3l1_q_reg[7] (.CP (slow_clk_out), .CN (\l1b[1] [7]), .D
       (rst_n), .Q (\l1b[2] [7]));
  DFCNQD1 \M4_original_u_adder_sum_reg[3] (.CDN (rst_n), .CP (clk), .D
       (n_65), .Q (M4_z_out_wire[3]));
  DFKCNQD1 \b2l2_q_reg[0] (.CP (slow_clk_out), .CN (\l2b[0] [0]), .D
       (rst_n), .Q (\l2b[1] [0]));
  DFKCNQD1 \Munits[2].Mxs_d2_q_reg[10] (.CP (slow_clk_out), .CN
       (\Munits[2].Mxs_z_out_wire [10]), .D (rst_n), .Q
       (\mid_val[2] [10]));
  DFKCNQD1 \Munits[2].Mxs_d2_q_reg[9] (.CP (slow_clk_out), .CN
       (\Munits[2].Mxs_z_out_wire [9]), .D (rst_n), .Q (\mid_val[2]
       [9]));
  DFCNQD1 \M4_original_u_adder_b_reg_reg[6] (.CDN (rst_n), .CP (clk),
       .D (\l1b[2] [6]), .Q (M4_original_u_adder_b_reg[6]));
  DFCNQD1 \M5_original_u_adder_b_reg_reg[2] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[3] [2]), .Q (M5_original_u_adder_b_reg[2]));
  DFCNQD1 \M5_original_u_adder_sum_reg[1] (.CDN (rst_n), .CP (clk), .D
       (n_63), .Q (M5_z_out_wire[1]));
  FA1D0 g3941__5115(.A (M4_original_u_adder_b_reg[3]), .B
       (M4_original_u_adder_a_reg[3]), .CI (n_58), .CO (n_64), .S
       (n_65));
  DFKCNQD1 \b1l1_q_reg[8] (.CP (slow_clk_out), .CN (\mid_val[2] [8]),
       .D (rst_n), .Q (\l1b[0] [8]));
  HA1D0 g3963__7482(.A (M5_original_u_adder_a_reg[1]), .B
       (M5_original_u_adder_b_reg[1]), .CO (n_62), .S (n_63));
  DFKCNQD1 \b2l1_q_reg[7] (.CP (slow_clk_out), .CN (\l1b[0] [7]), .D
       (rst_n), .Q (\l1b[1] [7]));
  DFKCNQD1 \b3l1_q_reg[6] (.CP (slow_clk_out), .CN (\l1b[1] [6]), .D
       (rst_n), .Q (\l1b[2] [6]));
  DFKCNQD1 \M4_d2_q_reg[2] (.CP (slow_clk_out), .CN (M4_z_out_wire[2]),
       .D (rst_n), .Q (\mid_val[3] [2]));
  DFKCNQD1 \b1l2_q_reg[0] (.CP (slow_clk_out), .CN (\mid_val[5] [0]),
       .D (rst_n), .Q (\l2b[0] [0]));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_sum_reg[10] (.CDN (rst_n),
       .CP (clk), .D (n_60), .Q (\Munits[2].Mxs_z_out_wire [10]));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_sum_reg[9] (.CDN (rst_n), .CP
       (clk), .D (n_61), .Q (\Munits[2].Mxs_z_out_wire [9]));
  DFCNQD1 \M4_original_u_adder_b_reg_reg[5] (.CDN (rst_n), .CP (clk),
       .D (\l1b[2] [5]), .Q (M4_original_u_adder_b_reg[5]));
  DFKCNQD1 \Munits[2].Mxs_d2_q_reg[8] (.CP (slow_clk_out), .CN
       (\Munits[2].Mxs_z_out_wire [8]), .D (rst_n), .Q (\mid_val[2]
       [8]));
  HA1D0 g3907__4733(.A (\Munits[2].Mxs_original_u_adder_bitwise_p
       [10]), .B (n_57), .CO (n_60), .S (n_61));
  DFKCNQD1 \b1l1_q_reg[7] (.CP (slow_clk_out), .CN (\mid_val[2] [7]),
       .D (rst_n), .Q (\l1b[0] [7]));
  DFKCNQD1 \b2l1_q_reg[6] (.CP (slow_clk_out), .CN (\l1b[0] [6]), .D
       (rst_n), .Q (\l1b[1] [6]));
  DFKCNQD1 \b3l1_q_reg[5] (.CP (slow_clk_out), .CN (\l1b[1] [5]), .D
       (rst_n), .Q (\l1b[2] [5]));
  DFCNQD1 \M4_original_u_adder_sum_reg[2] (.CDN (rst_n), .CP (clk), .D
       (n_59), .Q (M4_z_out_wire[2]));
  DFKCNQD1 \M6_d2_q_reg[0] (.CP (slow_clk_out), .CN (M6_z_out_wire[0]),
       .D (rst_n), .Q (\mid_val[5] [0]));
  DFCNQD1 \M4_original_u_adder_b_reg_reg[4] (.CDN (rst_n), .CP (clk),
       .D (\l1b[2] [4]), .Q (M4_original_u_adder_b_reg[4]));
  DFCNQD1 \M5_original_u_adder_b_reg_reg[1] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[3] [1]), .Q (M5_original_u_adder_b_reg[1]));
  FA1D0 g3966__6161(.A (M4_original_u_adder_b_reg[2]), .B
       (M4_original_u_adder_a_reg[2]), .CI (n_50), .CO (n_58), .S
       (n_59));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_sum_reg[8] (.CDN (rst_n), .CP
       (clk), .D (n_56), .Q (\Munits[2].Mxs_z_out_wire [8]));
  DFKCNQD1 \Munits[2].Mxs_d2_q_reg[7] (.CP (slow_clk_out), .CN
       (\Munits[2].Mxs_z_out_wire [7]), .D (rst_n), .Q (\mid_val[2]
       [7]));
  DFKCNQD1 \b1l1_q_reg[6] (.CP (slow_clk_out), .CN (\mid_val[2] [6]),
       .D (rst_n), .Q (\l1b[0] [6]));
  DFKCNQD1 \b2l1_q_reg[5] (.CP (slow_clk_out), .CN (\l1b[0] [5]), .D
       (rst_n), .Q (\l1b[1] [5]));
  DFKCNQD1 \b3l1_q_reg[4] (.CP (slow_clk_out), .CN (\l1b[1] [4]), .D
       (rst_n), .Q (\l1b[2] [4]));
  DFKCNQD1 \M4_d2_q_reg[1] (.CP (slow_clk_out), .CN (M4_z_out_wire[1]),
       .D (rst_n), .Q (\mid_val[3] [1]));
  DFCNQD1 \M6_original_u_adder_sum_reg[0] (.CDN (rst_n), .CP (clk), .D
       (n_53), .Q (M6_z_out_wire[0]));
  AO22D0 g3926__9315(.A1 (n_55), .A2 (n_54), .B1
       (\Munits[2].Mxs_original_u_adder_b_reg [8]), .B2
       (\Munits[1].Mxs_original_u_adder_a_reg [7]), .Z (n_57));
  XOR2D1 g3932__9945(.A1 (n_55), .A2 (n_54), .Z (n_56));
  DFCNQD1 \M4_original_u_adder_b_reg_reg[3] (.CDN (rst_n), .CP (clk),
       .D (\l1b[2] [3]), .Q (M4_original_u_adder_b_reg[3]));
  HA1D0 g4002__2883(.A (M6_original_u_adder_a_reg[0]), .B
       (M6_original_u_adder_b_reg[0]), .CO (n_52), .S (n_53));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_sum_reg[7] (.CDN (rst_n), .CP
       (clk), .D (n_49), .Q (\Munits[2].Mxs_z_out_wire [7]));
  DFKCNQD1 \Munits[2].Mxs_d2_q_reg[6] (.CP (slow_clk_out), .CN
       (\Munits[2].Mxs_z_out_wire [6]), .D (rst_n), .Q (\mid_val[2]
       [6]));
  DFKCNQD1 \b1l1_q_reg[5] (.CP (slow_clk_out), .CN (\mid_val[2] [5]),
       .D (rst_n), .Q (\l1b[0] [5]));
  DFKCNQD1 \b2l1_q_reg[4] (.CP (slow_clk_out), .CN (\l1b[0] [4]), .D
       (rst_n), .Q (\l1b[1] [4]));
  DFKCNQD1 \b3l1_q_reg[3] (.CP (slow_clk_out), .CN (\l1b[1] [3]), .D
       (rst_n), .Q (\l1b[2] [3]));
  DFCNQD1 \M4_original_u_adder_sum_reg[1] (.CDN (rst_n), .CP (clk), .D
       (n_51), .Q (M4_z_out_wire[1]));
  CKXOR2D1 g3943__2346(.A1 (\Munits[1].Mxs_original_u_adder_a_reg [7]),
       .A2 (\Munits[2].Mxs_original_u_adder_b_reg [8]), .Z (n_54));
  DFCNQD1 \M4_original_u_adder_b_reg_reg[2] (.CDN (rst_n), .CP (clk),
       .D (\l1b[2] [2]), .Q (M4_original_u_adder_b_reg[2]));
  FA1D0 g3994__1666(.A (M4_original_u_adder_b_reg[1]), .B
       (M4_original_u_adder_a_reg[1]), .CI (n_27), .CO (n_50), .S
       (n_51));
  AO22D0 g3940__7410(.A1 (n_48), .A2 (n_47), .B1
       (\Munits[2].Mxs_original_u_adder_b_reg [7]), .B2
       (\Munits[1].Mxs_original_u_adder_a_reg [6]), .Z (n_55));
  XOR2D1 g3949__6417(.A1 (n_48), .A2 (n_47), .Z (n_49));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_sum_reg[6] (.CDN (rst_n), .CP
       (clk), .D (n_46), .Q (\Munits[2].Mxs_z_out_wire [6]));
  DFKCNQD1 \Munits[2].Mxs_d2_q_reg[5] (.CP (slow_clk_out), .CN
       (\Munits[2].Mxs_z_out_wire [5]), .D (rst_n), .Q (\mid_val[2]
       [5]));
  DFKCNQD1 \b1l1_q_reg[4] (.CP (slow_clk_out), .CN (\mid_val[2] [4]),
       .D (rst_n), .Q (\l1b[0] [4]));
  DFKCNQD1 \b2l1_q_reg[3] (.CP (slow_clk_out), .CN (\l1b[0] [3]), .D
       (rst_n), .Q (\l1b[1] [3]));
  DFKCNQD1 \b3l1_q_reg[2] (.CP (slow_clk_out), .CN (\l1b[1] [2]), .D
       (rst_n), .Q (\l1b[2] [2]));
  DFCNQD1 \M6_original_u_adder_b_reg_reg[0] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[4] [0]), .Q (M6_original_u_adder_b_reg[0]));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_b_reg_reg[8] (.CDN (rst_n),
       .CP (clk), .D (\mid_val[1] [8]), .Q
       (\Munits[2].Mxs_original_u_adder_b_reg [8]));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_b_reg_reg[9] (.CDN (rst_n),
       .CP (clk), .D (\mid_val[1] [9]), .Q
       (\Munits[2].Mxs_original_u_adder_bitwise_p [10]));
  AO22D0 g3962__5477(.A1 (n_45), .A2 (n_44), .B1
       (\Munits[2].Mxs_original_u_adder_b_reg [6]), .B2
       (\Munits[1].Mxs_original_u_adder_a_reg [5]), .Z (n_48));
  CKXOR2D1 g3965__2398(.A1 (\Munits[1].Mxs_original_u_adder_a_reg [6]),
       .A2 (\Munits[2].Mxs_original_u_adder_b_reg [7]), .Z (n_47));
  XOR2D1 g3972__5107(.A1 (n_45), .A2 (n_44), .Z (n_46));
  DFKCNQD1 \M5_d2_q_reg[0] (.CP (slow_clk_out), .CN (M5_z_out_wire[0]),
       .D (rst_n), .Q (\mid_val[4] [0]));
  DFKCNQD1 \Munits[1].Mxs_d2_q_reg[8] (.CP (slow_clk_out), .CN
       (\Munits[1].Mxs_z_out_wire [8]), .D (rst_n), .Q (\mid_val[1]
       [8]));
  DFKCNQD1 \Munits[1].Mxs_d2_q_reg[9] (.CP (slow_clk_out), .CN
       (\Munits[1].Mxs_z_out_wire [9]), .D (rst_n), .Q (\mid_val[1]
       [9]));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_sum_reg[5] (.CDN (rst_n), .CP
       (clk), .D (n_43), .Q (\Munits[2].Mxs_z_out_wire [5]));
  DFKCNQD1 \b2l1_q_reg[2] (.CP (slow_clk_out), .CN (\l1b[0] [2]), .D
       (rst_n), .Q (\l1b[1] [2]));
  DFKCNQD1 \b1l1_q_reg[3] (.CP (slow_clk_out), .CN (\mid_val[2] [3]),
       .D (rst_n), .Q (\l1b[0] [3]));
  DFKCNQD1 \Munits[2].Mxs_d2_q_reg[4] (.CP (slow_clk_out), .CN
       (\Munits[2].Mxs_z_out_wire [4]), .D (rst_n), .Q (\mid_val[2]
       [4]));
  DFCNQD1 \M4_original_u_adder_b_reg_reg[1] (.CDN (rst_n), .CP (clk),
       .D (\l1b[2] [1]), .Q (M4_original_u_adder_b_reg[1]));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_b_reg_reg[7] (.CDN (rst_n),
       .CP (clk), .D (\mid_val[1] [7]), .Q
       (\Munits[2].Mxs_original_u_adder_b_reg [7]));
  AO22D0 g3982__6260(.A1 (n_42), .A2 (n_41), .B1
       (\Munits[2].Mxs_original_u_adder_b_reg [5]), .B2
       (\Munits[1].Mxs_original_u_adder_a_reg [4]), .Z (n_45));
  CKXOR2D1 g3984__4319(.A1 (\Munits[1].Mxs_original_u_adder_a_reg [5]),
       .A2 (\Munits[2].Mxs_original_u_adder_b_reg [6]), .Z (n_44));
  XOR2D1 g3989__8428(.A1 (n_42), .A2 (n_41), .Z (n_43));
  DFKCNQD1 \b3l1_q_reg[1] (.CP (slow_clk_out), .CN (\l1b[1] [1]), .D
       (rst_n), .Q (\l1b[2] [1]));
  DFCNQD1 \M5_original_u_adder_sum_reg[0] (.CDN (rst_n), .CP (clk), .D
       (M5_original_u_adder_bitwise_p[1]), .Q (M5_z_out_wire[0]));
  DFCNQD1 \Munits[1].Mxs_original_u_adder_sum_reg[9] (.CDN (rst_n), .CP
       (clk), .D (n_39), .Q (\Munits[1].Mxs_z_out_wire [9]));
  DFCNQD1 \Munits[1].Mxs_original_u_adder_sum_reg[8] (.CDN (rst_n), .CP
       (clk), .D (n_40), .Q (\Munits[1].Mxs_z_out_wire [8]));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_sum_reg[4] (.CDN (rst_n), .CP
       (clk), .D (n_38), .Q (\Munits[2].Mxs_z_out_wire [4]));
  DFKCNQD1 \Munits[2].Mxs_d2_q_reg[3] (.CP (slow_clk_out), .CN
       (\Munits[2].Mxs_z_out_wire [3]), .D (rst_n), .Q (\mid_val[2]
       [3]));
  DFKCNQD1 \b1l1_q_reg[2] (.CP (slow_clk_out), .CN (\mid_val[2] [2]),
       .D (rst_n), .Q (\l1b[0] [2]));
  DFKCNQD1 \Munits[1].Mxs_d2_q_reg[7] (.CP (slow_clk_out), .CN
       (\Munits[1].Mxs_z_out_wire [7]), .D (rst_n), .Q (\mid_val[1]
       [7]));
  DFCNQD1 \M5_original_u_adder_b_reg_reg[0] (.CDN (rst_n), .CP (clk),
       .D (\mid_val[3] [0]), .Q (M5_original_u_adder_bitwise_p[1]));
  HA1D0 g3973__5526(.A (\Munits[1].Mxs_original_u_adder_bitwise_p [9]),
       .B (n_32), .CO (n_39), .S (n_40));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_b_reg_reg[6] (.CDN (rst_n),
       .CP (clk), .D (\mid_val[1] [6]), .Q
       (\Munits[2].Mxs_original_u_adder_b_reg [6]));
  AO22D0 g4001__6783(.A1 (n_37), .A2 (n_36), .B1
       (\Munits[2].Mxs_original_u_adder_b_reg [4]), .B2
       (\Munits[1].Mxs_original_u_adder_a_reg [3]), .Z (n_42));
  XOR2D1 g4007__3680(.A1 (n_37), .A2 (n_36), .Z (n_38));
  DFKCNQD1 \b2l1_q_reg[1] (.CP (slow_clk_out), .CN (\l1b[0] [1]), .D
       (rst_n), .Q (\l1b[1] [1]));
  CKXOR2D1 g4003__1617(.A1 (\Munits[1].Mxs_original_u_adder_a_reg [4]),
       .A2 (\Munits[2].Mxs_original_u_adder_b_reg [5]), .Z (n_41));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_sum_reg[3] (.CDN (rst_n), .CP
       (clk), .D (n_35), .Q (\Munits[2].Mxs_z_out_wire [3]));
  DFKCNQD1 \Munits[2].Mxs_d2_q_reg[2] (.CP (slow_clk_out), .CN
       (\Munits[2].Mxs_z_out_wire [2]), .D (rst_n), .Q (\mid_val[2]
       [2]));
  DFKCNQD1 \M4_d2_q_reg[0] (.CP (slow_clk_out), .CN (M4_z_out_wire[0]),
       .D (rst_n), .Q (\mid_val[3] [0]));
  DFCNQD1 \Munits[1].Mxs_original_u_adder_sum_reg[7] (.CDN (rst_n), .CP
       (clk), .D (n_31), .Q (\Munits[1].Mxs_z_out_wire [7]));
  DFKCNQD1 \Munits[1].Mxs_d2_q_reg[6] (.CP (slow_clk_out), .CN
       (\Munits[1].Mxs_z_out_wire [6]), .D (rst_n), .Q (\mid_val[1]
       [6]));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_b_reg_reg[5] (.CDN (rst_n),
       .CP (clk), .D (\mid_val[1] [5]), .Q
       (\Munits[2].Mxs_original_u_adder_b_reg [5]));
  AO22D0 g4015__2802(.A1 (n_440), .A2 (n_33), .B1
       (\Munits[2].Mxs_original_u_adder_b_reg [3]), .B2
       (\Munits[1].Mxs_original_u_adder_a_reg [2]), .Z (n_37));
  XOR2D1 g4022__1705(.A1 (n_440), .A2 (n_33), .Z (n_35));
  DFKCNQD1 \b1l1_q_reg[1] (.CP (slow_clk_out), .CN (\mid_val[2] [1]),
       .D (rst_n), .Q (\l1b[0] [1]));
  CKXOR2D1 g4018__5122(.A1 (\Munits[1].Mxs_original_u_adder_a_reg [3]),
       .A2 (\Munits[2].Mxs_original_u_adder_b_reg [4]), .Z (n_36));
  AO22D0 g3990__8246(.A1 (n_30), .A2 (n_29), .B1
       (\Munits[1].Mxs_original_u_adder_b_reg [7]), .B2
       (\Munits[1].Mxs_original_u_adder_a_reg [7]), .Z (n_32));
  XOR2D1 g4000__7098(.A1 (n_30), .A2 (n_29), .Z (n_31));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_sum_reg[2] (.CDN (rst_n), .CP
       (clk), .D (n_441), .Q (\Munits[2].Mxs_z_out_wire [2]));
  DFCNQD1 \M4_original_u_adder_sum_reg[0] (.CDN (rst_n), .CP (clk), .D
       (n_28), .Q (M4_z_out_wire[0]));
  DFCNQD1 \Munits[1].Mxs_original_u_adder_sum_reg[6] (.CDN (rst_n), .CP
       (clk), .D (n_23), .Q (\Munits[1].Mxs_z_out_wire [6]));
  DFKCNQD1 \Munits[1].Mxs_d2_q_reg[5] (.CP (slow_clk_out), .CN
       (\Munits[1].Mxs_z_out_wire [5]), .D (rst_n), .Q (\mid_val[1]
       [5]));
  HA1D0 g4040__6131(.A (M4_original_u_adder_a_reg[0]), .B
       (M4_original_u_adder_b_reg[0]), .CO (n_27), .S (n_28));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_b_reg_reg[4] (.CDN (rst_n),
       .CP (clk), .D (\mid_val[1] [4]), .Q
       (\Munits[2].Mxs_original_u_adder_b_reg [4]));
  DFKCNQD1 \Munits[2].Mxs_d2_q_reg[1] (.CP (slow_clk_out), .CN
       (\Munits[2].Mxs_z_out_wire [1]), .D (rst_n), .Q (\mid_val[2]
       [1]));
  CKXOR2D1 g4033__7482(.A1 (\Munits[1].Mxs_original_u_adder_a_reg [2]),
       .A2 (\Munits[2].Mxs_original_u_adder_b_reg [3]), .Z (n_33));
  AO22D0 g4008__4733(.A1 (n_22), .A2 (n_21), .B1
       (\Munits[1].Mxs_original_u_adder_b_reg [6]), .B2
       (\Munits[1].Mxs_original_u_adder_a_reg [6]), .Z (n_30));
  XOR2D1 g4014__6161(.A1 (n_22), .A2 (n_21), .Z (n_23));
  DFCNQD1 \Munits[1].Mxs_original_u_adder_sum_reg[5] (.CDN (rst_n), .CP
       (clk), .D (n_20), .Q (\Munits[1].Mxs_z_out_wire [5]));
  DFKCNQD1 \Munits[1].Mxs_d2_q_reg[4] (.CP (slow_clk_out), .CN
       (\Munits[1].Mxs_z_out_wire [4]), .D (rst_n), .Q (\mid_val[1]
       [4]));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_b_reg_reg[3] (.CDN (rst_n),
       .CP (clk), .D (\mid_val[1] [3]), .Q
       (\Munits[2].Mxs_original_u_adder_b_reg [3]));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_sum_reg[1] (.CDN (rst_n), .CP
       (clk), .D (n_17), .Q (\Munits[2].Mxs_z_out_wire [1]));
  AO22D0 g4023__9945(.A1 (n_19), .A2 (n_18), .B1
       (\Munits[1].Mxs_original_u_adder_b_reg [5]), .B2
       (\Munits[1].Mxs_original_u_adder_a_reg [5]), .Z (n_22));
  XOR2D1 g4030__2883(.A1 (n_19), .A2 (n_18), .Z (n_20));
  DFCNQD1 \M4_original_u_adder_b_reg_reg[0] (.CDN (rst_n), .CP (clk),
       .D (\l1b[2] [0]), .Q (M4_original_u_adder_b_reg[0]));
  HA1D0 g4048__2346(.A (M1_original_u_adder_bitwise_p[2]), .B
       (\Munits[2].Mxs_original_u_adder_b_reg [1]), .CO (n_24), .S
       (n_17));
  DFCNQD1 \Munits[1].Mxs_original_u_adder_sum_reg[4] (.CDN (rst_n), .CP
       (clk), .D (n_16), .Q (\Munits[1].Mxs_z_out_wire [4]));
  DFKCNQD1 \Munits[1].Mxs_d2_q_reg[3] (.CP (slow_clk_out), .CN
       (\Munits[1].Mxs_z_out_wire [3]), .D (rst_n), .Q (\mid_val[1]
       [3]));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_b_reg_reg[2] (.CDN (rst_n),
       .CP (clk), .D (\mid_val[1] [2]), .Q
       (\Munits[2].Mxs_original_u_adder_b_reg [2]));
  DFKCNQD1 \b3l1_q_reg[0] (.CP (slow_clk_out), .CN (\l1b[1] [0]), .D
       (rst_n), .Q (\l1b[2] [0]));
  AO22D0 g4037__1666(.A1 (n_15), .A2 (n_14), .B1
       (\Munits[1].Mxs_original_u_adder_b_reg [4]), .B2
       (\Munits[1].Mxs_original_u_adder_a_reg [4]), .Z (n_19));
  XOR2D1 g4043__7410(.A1 (n_15), .A2 (n_14), .Z (n_16));
  DFCNQD1 \Munits[1].Mxs_original_u_adder_sum_reg[3] (.CDN (rst_n), .CP
       (clk), .D (n_13), .Q (\Munits[1].Mxs_z_out_wire [3]));
  DFKCNQD1 \Munits[1].Mxs_d2_q_reg[2] (.CP (slow_clk_out), .CN
       (\Munits[1].Mxs_z_out_wire [2]), .D (rst_n), .Q (\mid_val[1]
       [2]));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_b_reg_reg[1] (.CDN (rst_n),
       .CP (clk), .D (\mid_val[1] [1]), .Q
       (\Munits[2].Mxs_original_u_adder_b_reg [1]));
  DFKCNQD1 \b2l1_q_reg[0] (.CP (slow_clk_out), .CN (\l1b[0] [0]), .D
       (rst_n), .Q (\l1b[1] [0]));
  AO22D0 g4047__6417(.A1 (n_442), .A2 (n_11), .B1
       (\Munits[1].Mxs_original_u_adder_b_reg [3]), .B2
       (\Munits[1].Mxs_original_u_adder_a_reg [3]), .Z (n_15));
  XOR2D1 g4053__5477(.A1 (n_442), .A2 (n_11), .Z (n_13));
  DFCNQD1 \Munits[1].Mxs_original_u_adder_sum_reg[2] (.CDN (rst_n), .CP
       (clk), .D (n_443), .Q (\Munits[1].Mxs_z_out_wire [2]));
  DFKCNQD1 \Munits[1].Mxs_d2_q_reg[1] (.CP (slow_clk_out), .CN
       (\Munits[1].Mxs_z_out_wire [1]), .D (rst_n), .Q (\mid_val[1]
       [1]));
  DFKCNQD1 \b1l1_q_reg[0] (.CP (slow_clk_out), .CN (\mid_val[2] [0]),
       .D (rst_n), .Q (\l1b[0] [0]));
  DFCNQD1 \Munits[1].Mxs_original_u_adder_sum_reg[1] (.CDN (rst_n), .CP
       (clk), .D (n_7), .Q (\Munits[1].Mxs_z_out_wire [1]));
  DFKCNQD1 \Munits[2].Mxs_d2_q_reg[0] (.CP (slow_clk_out), .CN
       (\Munits[2].Mxs_z_out_wire [0]), .D (rst_n), .Q (\mid_val[2]
       [0]));
  HA1D0 g4062__6260(.A (\Munits[1].Mxs_original_u_adder_b_reg [1]), .B
       (\Munits[1].Mxs_original_u_adder_a_reg [1]), .CO (n_8), .S
       (n_7));
  CKXOR2D1 g4064__4319(.A1 (\Munits[1].Mxs_original_u_adder_a_reg [3]),
       .A2 (\Munits[1].Mxs_original_u_adder_b_reg [3]), .Z (n_11));
  CKXOR2D1 g4065__8428(.A1 (\Munits[1].Mxs_original_u_adder_a_reg [6]),
       .A2 (\Munits[1].Mxs_original_u_adder_b_reg [6]), .Z (n_21));
  CKXOR2D1 g4066__5526(.A1 (\Munits[1].Mxs_original_u_adder_a_reg [4]),
       .A2 (\Munits[1].Mxs_original_u_adder_b_reg [4]), .Z (n_14));
  CKXOR2D1 g4067__6783(.A1 (\Munits[1].Mxs_original_u_adder_a_reg [5]),
       .A2 (\Munits[1].Mxs_original_u_adder_b_reg [5]), .Z (n_18));
  CKXOR2D1 g4068__3680(.A1 (\Munits[1].Mxs_original_u_adder_a_reg [7]),
       .A2 (\Munits[1].Mxs_original_u_adder_b_reg [7]), .Z (n_29));
  DFCNQD1 \Munits[2].Mxs_original_u_adder_sum_reg[0] (.CDN (rst_n), .CP
       (clk), .D (\Munits[1].Mxs_original_u_adder_b_reg [1]), .Q
       (\Munits[2].Mxs_z_out_wire [0]));
  DFCNQD1 \Munits[1].Mxs_original_u_adder_b_reg_reg[8] (.CDN (rst_n),
       .CP (clk), .D (\mid_val[0] [8]), .Q
       (\Munits[1].Mxs_original_u_adder_bitwise_p [9]));
  DFCNQD1 \Munits[1].Mxs_original_u_adder_b_reg_reg[7] (.CDN (rst_n),
       .CP (clk), .D (\mid_val[0] [7]), .Q
       (\Munits[1].Mxs_original_u_adder_b_reg [7]));
  DFCNQD1 \Munits[1].Mxs_original_u_adder_b_reg_reg[1] (.CDN (rst_n),
       .CP (clk), .D (\mid_val[0] [1]), .Q
       (\Munits[1].Mxs_original_u_adder_b_reg [1]));
  DFCNQD1 \Munits[1].Mxs_original_u_adder_b_reg_reg[2] (.CDN (rst_n),
       .CP (clk), .D (\mid_val[0] [2]), .Q
       (\Munits[1].Mxs_original_u_adder_b_reg [2]));
  DFCNQD1 \Munits[1].Mxs_original_u_adder_b_reg_reg[3] (.CDN (rst_n),
       .CP (clk), .D (\mid_val[0] [3]), .Q
       (\Munits[1].Mxs_original_u_adder_b_reg [3]));
  DFCNQD1 \Munits[1].Mxs_original_u_adder_b_reg_reg[5] (.CDN (rst_n),
       .CP (clk), .D (\mid_val[0] [5]), .Q
       (\Munits[1].Mxs_original_u_adder_b_reg [5]));
  DFCNQD1 \Munits[1].Mxs_original_u_adder_b_reg_reg[6] (.CDN (rst_n),
       .CP (clk), .D (\mid_val[0] [6]), .Q
       (\Munits[1].Mxs_original_u_adder_b_reg [6]));
  DFCNQD1 \Munits[1].Mxs_original_u_adder_b_reg_reg[4] (.CDN (rst_n),
       .CP (clk), .D (\mid_val[0] [4]), .Q
       (\Munits[1].Mxs_original_u_adder_b_reg [4]));
  DFKCNQD1 \M1_d2_q_reg[6] (.CP (slow_clk_out), .CN (M1_z_out_wire[6]),
       .D (rst_n), .Q (\mid_val[0] [6]));
  DFKCNQD1 \M1_d2_q_reg[7] (.CP (slow_clk_out), .CN (M1_z_out_wire[7]),
       .D (rst_n), .Q (\mid_val[0] [7]));
  DFKCNQD1 \M1_d2_q_reg[8] (.CP (slow_clk_out), .CN (M1_z_out_wire[8]),
       .D (rst_n), .Q (\mid_val[0] [8]));
  DFKCNQD1 \M1_d2_q_reg[3] (.CP (slow_clk_out), .CN (M1_z_out_wire[3]),
       .D (rst_n), .Q (\mid_val[0] [3]));
  DFKCNQD1 \M1_d2_q_reg[2] (.CP (slow_clk_out), .CN (M1_z_out_wire[2]),
       .D (rst_n), .Q (\mid_val[0] [2]));
  DFKCNQD1 \M1_d2_q_reg[1] (.CP (slow_clk_out), .CN (M1_z_out_wire[1]),
       .D (rst_n), .Q (\mid_val[0] [1]));
  DFKCNQD1 \M1_d2_q_reg[4] (.CP (slow_clk_out), .CN (M1_z_out_wire[4]),
       .D (rst_n), .Q (\mid_val[0] [4]));
  DFKCNQD1 \M1_d2_q_reg[5] (.CP (slow_clk_out), .CN (M1_z_out_wire[5]),
       .D (rst_n), .Q (\mid_val[0] [5]));
  DFCNQD1 \M1_original_u_adder_sum_reg[1] (.CDN (rst_n), .CP (clk), .D
       (M1_original_u_adder_bitwise_p[2]), .Q (M1_z_out_wire[1]));
  DFCNQD1 \M1_original_u_adder_sum_reg[7] (.CDN (rst_n), .CP (clk), .D
       (\Munits[1].Mxs_original_u_adder_a_reg [6]), .Q
       (M1_z_out_wire[7]));
  DFCNQD1 \M1_original_u_adder_sum_reg[8] (.CDN (rst_n), .CP (clk), .D
       (\Munits[1].Mxs_original_u_adder_a_reg [7]), .Q
       (M1_z_out_wire[8]));
  DFCNQD1 \M1_original_u_adder_sum_reg[2] (.CDN (rst_n), .CP (clk), .D
       (\Munits[1].Mxs_original_u_adder_a_reg [1]), .Q
       (M1_z_out_wire[2]));
  DFCNQD1 \M1_original_u_adder_sum_reg[4] (.CDN (rst_n), .CP (clk), .D
       (\Munits[1].Mxs_original_u_adder_a_reg [3]), .Q
       (M1_z_out_wire[4]));
  DFCNQD1 \M1_original_u_adder_sum_reg[3] (.CDN (rst_n), .CP (clk), .D
       (\Munits[1].Mxs_original_u_adder_a_reg [2]), .Q
       (M1_z_out_wire[3]));
  DFCNQD1 \M1_original_u_adder_sum_reg[5] (.CDN (rst_n), .CP (clk), .D
       (\Munits[1].Mxs_original_u_adder_a_reg [4]), .Q
       (M1_z_out_wire[5]));
  DFCNQD1 \M1_original_u_adder_sum_reg[6] (.CDN (rst_n), .CP (clk), .D
       (\Munits[1].Mxs_original_u_adder_a_reg [5]), .Q
       (M1_z_out_wire[6]));
  DFCNQD1 \M8_original_u_adder_a_reg_reg[3] (.CDN (rst_n), .CP (clk),
       .D (M8_original_mul_out[3]), .Q (M8_original_u_adder_a_reg[3]));
  DFCNQD1 \M6_original_u_adder_a_reg_reg[0] (.CDN (rst_n), .CP (clk),
       .D (M6_original_mul_out[0]), .Q (M6_original_u_adder_a_reg[0]));
  DFCNQD1 \M7_original_u_adder_a_reg_reg[1] (.CDN (rst_n), .CP (clk),
       .D (M7_original_mul_out[1]), .Q (M7_original_u_adder_a_reg[1]));
  DFCNQD1 \M4_original_u_adder_a_reg_reg[0] (.CDN (rst_n), .CP (clk),
       .D (M4_original_mul_out[0]), .Q (M4_original_u_adder_a_reg[0]));
  DFCNQD1 \M9_original_u_adder_a_reg_reg[1] (.CDN (rst_n), .CP (clk),
       .D (M9_original_mul_out[1]), .Q (M9_original_u_adder_a_reg[1]));
  DFCNQD1 \M8_original_u_adder_a_reg_reg[6] (.CDN (rst_n), .CP (clk),
       .D (M8_original_mul_out[6]), .Q (M8_original_u_adder_a_reg[6]));
  DFCNQD1 \M8_original_u_adder_a_reg_reg[7] (.CDN (rst_n), .CP (clk),
       .D (M8_original_mul_out[7]), .Q (M8_original_u_adder_a_reg[7]));
  DFCNQD1 \M4_original_u_adder_a_reg_reg[5] (.CDN (rst_n), .CP (clk),
       .D (M4_original_mul_out[5]), .Q (M4_original_u_adder_a_reg[5]));
  DFCNQD1 \M5_original_u_adder_a_reg_reg[8] (.CDN (rst_n), .CP (clk),
       .D (M5_original_mul_out[8]), .Q (M5_original_u_adder_a_reg[8]));
  DFCNQD1 \M9_original_u_adder_a_reg_reg[4] (.CDN (rst_n), .CP (clk),
       .D (M9_original_mul_out[4]), .Q (M9_original_u_adder_a_reg[4]));
  DFCNQD1 \M5_original_u_adder_a_reg_reg[7] (.CDN (rst_n), .CP (clk),
       .D (M5_original_mul_out[7]), .Q (M5_original_u_adder_a_reg[7]));
  DFCNQD1 \M8_original_u_adder_a_reg_reg[4] (.CDN (rst_n), .CP (clk),
       .D (M8_original_mul_out[4]), .Q (M8_original_u_adder_a_reg[4]));
  DFCNQD1 \M8_original_u_adder_a_reg_reg[1] (.CDN (rst_n), .CP (clk),
       .D (M8_original_mul_out[1]), .Q (M8_original_u_adder_a_reg[1]));
  DFCNQD1 \M8_original_u_adder_a_reg_reg[0] (.CDN (rst_n), .CP (clk),
       .D (M8_original_mul_out[0]), .Q (M8_original_u_adder_a_reg[0]));
  DFCNQD1 \M7_original_u_adder_a_reg_reg[8] (.CDN (rst_n), .CP (clk),
       .D (M7_original_mul_out[8]), .Q (M7_original_u_adder_a_reg[8]));
  DFCNQD1 \M8_original_u_adder_a_reg_reg[5] (.CDN (rst_n), .CP (clk),
       .D (M8_original_mul_out[5]), .Q (M8_original_u_adder_a_reg[5]));
  DFCNQD1 \M8_original_u_adder_a_reg_reg[2] (.CDN (rst_n), .CP (clk),
       .D (M8_original_mul_out[2]), .Q (M8_original_u_adder_a_reg[2]));
  DFCNQD1 \M6_original_u_adder_a_reg_reg[1] (.CDN (rst_n), .CP (clk),
       .D (M6_original_mul_out[1]), .Q (M6_original_u_adder_a_reg[1]));
  DFCNQD1 \M6_original_u_adder_a_reg_reg[2] (.CDN (rst_n), .CP (clk),
       .D (M6_original_mul_out[2]), .Q (M6_original_u_adder_a_reg[2]));
  DFCNQD1 \M7_original_u_adder_a_reg_reg[4] (.CDN (rst_n), .CP (clk),
       .D (M7_original_mul_out[4]), .Q (M7_original_u_adder_a_reg[4]));
  DFCNQD1 \M6_original_u_adder_a_reg_reg[3] (.CDN (rst_n), .CP (clk),
       .D (M6_original_mul_out[3]), .Q (M6_original_u_adder_a_reg[3]));
  DFCNQD1 \M6_original_u_adder_a_reg_reg[4] (.CDN (rst_n), .CP (clk),
       .D (M6_original_mul_out[4]), .Q (M6_original_u_adder_a_reg[4]));
  DFCNQD1 \M6_original_u_adder_a_reg_reg[5] (.CDN (rst_n), .CP (clk),
       .D (M6_original_mul_out[5]), .Q (M6_original_u_adder_a_reg[5]));
  DFCNQD1 \M6_original_u_adder_a_reg_reg[6] (.CDN (rst_n), .CP (clk),
       .D (M6_original_mul_out[6]), .Q (M6_original_u_adder_a_reg[6]));
  DFCNQD1 \M1_original_u_adder_a_reg_reg[1] (.CDN (rst_n), .CP (clk),
       .D (M1_original_mul_out[1]), .Q
       (M1_original_u_adder_bitwise_p[2]));
  DFCNQD1 \M1_original_u_adder_a_reg_reg[2] (.CDN (rst_n), .CP (clk),
       .D (M1_original_mul_out[2]), .Q
       (\Munits[1].Mxs_original_u_adder_a_reg [1]));
  DFCNQD1 \M1_original_u_adder_a_reg_reg[3] (.CDN (rst_n), .CP (clk),
       .D (M1_original_mul_out[3]), .Q
       (\Munits[1].Mxs_original_u_adder_a_reg [2]));
  DFCNQD1 \M1_original_u_adder_a_reg_reg[4] (.CDN (rst_n), .CP (clk),
       .D (M1_original_mul_out[4]), .Q
       (\Munits[1].Mxs_original_u_adder_a_reg [3]));
  DFCNQD1 \M9_original_u_adder_a_reg_reg[3] (.CDN (rst_n), .CP (clk),
       .D (M9_original_mul_out[3]), .Q (M9_original_u_adder_a_reg[3]));
  DFCNQD1 \M9_original_u_adder_a_reg_reg[5] (.CDN (rst_n), .CP (clk),
       .D (M9_original_mul_out[5]), .Q (M9_original_u_adder_a_reg[5]));
  DFCNQD1 \M9_original_u_adder_a_reg_reg[6] (.CDN (rst_n), .CP (clk),
       .D (M9_original_mul_out[6]), .Q (M9_original_u_adder_a_reg[6]));
  DFCNQD1 \M9_original_u_adder_a_reg_reg[7] (.CDN (rst_n), .CP (clk),
       .D (M9_original_mul_out[7]), .Q (M9_original_u_adder_a_reg[7]));
  DFCNQD1 \M7_original_u_adder_a_reg_reg[6] (.CDN (rst_n), .CP (clk),
       .D (M7_original_mul_out[6]), .Q (M7_original_u_adder_a_reg[6]));
  DFCNQD1 \M7_original_u_adder_a_reg_reg[5] (.CDN (rst_n), .CP (clk),
       .D (M7_original_mul_out[5]), .Q (M7_original_u_adder_a_reg[5]));
  DFCNQD1 \M6_original_u_adder_a_reg_reg[7] (.CDN (rst_n), .CP (clk),
       .D (M6_original_mul_out[7]), .Q (M6_original_u_adder_a_reg[7]));
  DFCNQD1 \M4_original_u_adder_a_reg_reg[7] (.CDN (rst_n), .CP (clk),
       .D (M4_original_mul_out[7]), .Q (M4_original_u_adder_a_reg[7]));
  DFCNQD1 \M9_original_u_adder_a_reg_reg[8] (.CDN (rst_n), .CP (clk),
       .D (M9_original_mul_out[8]), .Q (M9_original_u_adder_a_reg[8]));
  DFCNQD1 \M7_original_u_adder_a_reg_reg[3] (.CDN (rst_n), .CP (clk),
       .D (M7_original_mul_out[3]), .Q (M7_original_u_adder_a_reg[3]));
  DFCNQD1 \M5_original_u_adder_a_reg_reg[5] (.CDN (rst_n), .CP (clk),
       .D (M5_original_mul_out[5]), .Q (M5_original_u_adder_a_reg[5]));
  DFCNQD1 \M9_original_u_adder_a_reg_reg[2] (.CDN (rst_n), .CP (clk),
       .D (M9_original_mul_out[2]), .Q (M9_original_u_adder_a_reg[2]));
  DFCNQD1 \M4_original_u_adder_a_reg_reg[4] (.CDN (rst_n), .CP (clk),
       .D (M4_original_mul_out[4]), .Q (M4_original_u_adder_a_reg[4]));
  DFCNQD1 \M4_original_u_adder_a_reg_reg[2] (.CDN (rst_n), .CP (clk),
       .D (M4_original_mul_out[2]), .Q (M4_original_u_adder_a_reg[2]));
  DFCNQD1 \M4_original_u_adder_a_reg_reg[6] (.CDN (rst_n), .CP (clk),
       .D (M4_original_mul_out[6]), .Q (M4_original_u_adder_a_reg[6]));
  DFCNQD1 \M7_original_u_adder_a_reg_reg[2] (.CDN (rst_n), .CP (clk),
       .D (M7_original_mul_out[2]), .Q (M7_original_u_adder_a_reg[2]));
  DFCNQD1 \M5_original_u_adder_a_reg_reg[3] (.CDN (rst_n), .CP (clk),
       .D (M5_original_mul_out[3]), .Q (M5_original_u_adder_a_reg[3]));
  DFCNQD1 \M5_original_u_adder_a_reg_reg[6] (.CDN (rst_n), .CP (clk),
       .D (M5_original_mul_out[6]), .Q (M5_original_u_adder_a_reg[6]));
  DFCNQD1 \M5_original_u_adder_a_reg_reg[2] (.CDN (rst_n), .CP (clk),
       .D (M5_original_mul_out[2]), .Q (M5_original_u_adder_a_reg[2]));
  DFCNQD1 \M5_original_u_adder_a_reg_reg[4] (.CDN (rst_n), .CP (clk),
       .D (M5_original_mul_out[4]), .Q (M5_original_u_adder_a_reg[4]));
  DFCNQD1 \M4_original_u_adder_a_reg_reg[3] (.CDN (rst_n), .CP (clk),
       .D (M4_original_mul_out[3]), .Q (M4_original_u_adder_a_reg[3]));
  DFCNQD1 \M7_original_u_adder_a_reg_reg[7] (.CDN (rst_n), .CP (clk),
       .D (M7_original_mul_out[7]), .Q (M7_original_u_adder_a_reg[7]));
  DFCNQD1 \M4_original_u_adder_a_reg_reg[1] (.CDN (rst_n), .CP (clk),
       .D (M4_original_mul_out[1]), .Q (M4_original_u_adder_a_reg[1]));
  DFCNQD1 \M5_original_u_adder_a_reg_reg[1] (.CDN (rst_n), .CP (clk),
       .D (M5_original_mul_out[1]), .Q (M5_original_u_adder_a_reg[1]));
  DFCNQD1 \M1_original_u_adder_a_reg_reg[6] (.CDN (rst_n), .CP (clk),
       .D (M1_original_mul_out[6]), .Q
       (\Munits[1].Mxs_original_u_adder_a_reg [5]));
  DFCNQD1 \M1_original_u_adder_a_reg_reg[8] (.CDN (rst_n), .CP (clk),
       .D (M1_original_mul_out[8]), .Q
       (\Munits[1].Mxs_original_u_adder_a_reg [7]));
  DFCNQD1 \M1_original_u_adder_a_reg_reg[7] (.CDN (rst_n), .CP (clk),
       .D (M1_original_mul_out[7]), .Q
       (\Munits[1].Mxs_original_u_adder_a_reg [6]));
  DFCNQD1 \M1_original_u_adder_a_reg_reg[5] (.CDN (rst_n), .CP (clk),
       .D (M1_original_mul_out[5]), .Q
       (\Munits[1].Mxs_original_u_adder_a_reg [4]));
  DFKCNQD1 \M7_original_u_mul_reg_Product_reg[8] (.CP (clk), .CN
       (M7_original_u_mul_reg_Sum1_shift[8]), .D (rst_n), .Q
       (M7_original_mul_out[8]));
  DFKCNQD1 \M1_original_u_mul_reg_Product_reg[4] (.CP (clk), .CN
       (M1_original_u_mul_reg_Product1_shift[4]), .D (rst_n), .Q
       (M1_original_mul_out[4]));
  DFKCNQD1 \M4_original_u_mul_reg_Product_reg[4] (.CP (clk), .CN
       (M4_original_u_mul_result[4]), .D (rst_n), .Q
       (M4_original_mul_out[4]));
  DFKCNQD1 \M6_original_u_mul_reg_Product_reg[7] (.CP (clk), .CN
       (M6_original_u_mul_result[7]), .D (rst_n), .Q
       (M6_original_mul_out[7]));
  DFKCNQD1 \M6_original_u_mul_reg_Product_reg[2] (.CP (clk), .CN
       (M6_original_u_mul_result[2]), .D (rst_n), .Q
       (M6_original_mul_out[2]));
  DFKCNQD1 \M4_original_u_mul_reg_Product_reg[0] (.CP (clk), .CN
       (M4_original_u_mul_result[0]), .D (rst_n), .Q
       (M4_original_mul_out[0]));
  DFKCNQD1 \M5_original_u_mul_reg_Product_reg[4] (.CP (clk), .CN
       (M5_original_u_mul_reg_Product1_shift[4]), .D (rst_n), .Q
       (M5_original_mul_out[4]));
  DFKCNQD1 \M9_original_u_mul_reg_Product_reg[4] (.CP (clk), .CN
       (M9_original_u_mul_reg_Product1_shift[4]), .D (rst_n), .Q
       (M9_original_mul_out[4]));
  DFKCNQD1 \M8_original_u_mul_reg_Product_reg[0] (.CP (clk), .CN
       (M8_original_u_mul_result[0]), .D (rst_n), .Q
       (M8_original_mul_out[0]));
  DFKCNQD1 \M8_original_u_mul_reg_Product_reg[2] (.CP (clk), .CN
       (M8_original_u_mul_result[2]), .D (rst_n), .Q
       (M8_original_mul_out[2]));
  DFKCNQD1 \M8_original_u_mul_reg_Product_reg[4] (.CP (clk), .CN
       (M8_original_u_mul_result[4]), .D (rst_n), .Q
       (M8_original_mul_out[4]));
  DFKCNQD1 \M7_original_u_mul_reg_Product_reg[4] (.CP (clk), .CN
       (M7_original_u_mul_reg_Product1_shift[4]), .D (rst_n), .Q
       (M7_original_mul_out[4]));
  DFKCNQD1 \M7_original_u_mul_reg_Product_reg[2] (.CP (clk), .CN
       (M7_original_u_mul_result[2]), .D (rst_n), .Q
       (M7_original_mul_out[2]));
  DFKCNQD1 \M8_original_u_mul_reg_Product_reg[7] (.CP (clk), .CN
       (M8_original_u_mul_result[7]), .D (rst_n), .Q
       (M8_original_mul_out[7]));
  DFKCNQD1 \M8_original_u_mul_reg_Product_reg[1] (.CP (clk), .CN
       (M8_original_u_mul_result[1]), .D (rst_n), .Q
       (M8_original_mul_out[1]));
  DFKCNQD1 \M5_original_u_mul_reg_Product_reg[1] (.CP (clk), .CN
       (M5_original_u_mul_result[1]), .D (rst_n), .Q
       (M5_original_mul_out[1]));
  DFKCNQD1 \M1_original_u_mul_reg_Product_reg[1] (.CP (clk), .CN
       (M1_original_u_mul_result[1]), .D (rst_n), .Q
       (M1_original_mul_out[1]));
  DFKCNQD1 \M4_original_u_mul_reg_Product_reg[3] (.CP (clk), .CN
       (M4_original_u_mul_result[3]), .D (rst_n), .Q
       (M4_original_mul_out[3]));
  DFKCNQD1 \M8_original_u_mul_reg_Product_reg[5] (.CP (clk), .CN
       (M8_original_u_mul_result[5]), .D (rst_n), .Q
       (M8_original_mul_out[5]));
  DFKCNQD1 \M5_original_u_mul_reg_Product_reg[7] (.CP (clk), .CN
       (M5_original_u_mul_reg_Sum1_shift[7]), .D (rst_n), .Q
       (M5_original_mul_out[7]));
  DFKCNQD1 \M4_original_u_mul_reg_Product_reg[7] (.CP (clk), .CN
       (M4_original_u_mul_result[7]), .D (rst_n), .Q
       (M4_original_mul_out[7]));
  DFKCNQD1 \M1_original_u_mul_reg_Product_reg[3] (.CP (clk), .CN
       (M1_original_u_mul_result[3]), .D (rst_n), .Q
       (M1_original_mul_out[3]));
  DFKCNQD1 \M9_original_u_mul_reg_Product_reg[3] (.CP (clk), .CN
       (M9_original_u_mul_result[3]), .D (rst_n), .Q
       (M9_original_mul_out[3]));
  DFKCNQD1 \M6_original_u_mul_reg_Product_reg[0] (.CP (clk), .CN
       (M6_original_u_mul_result[0]), .D (rst_n), .Q
       (M6_original_mul_out[0]));
  DFKCNQD1 \M6_original_u_mul_reg_Product_reg[1] (.CP (clk), .CN
       (M6_original_u_mul_result[1]), .D (rst_n), .Q
       (M6_original_mul_out[1]));
  DFKCNQD1 \M6_original_u_mul_reg_Product_reg[4] (.CP (clk), .CN
       (M6_original_u_mul_result[4]), .D (rst_n), .Q
       (M6_original_mul_out[4]));
  DFKCNQD1 \M1_original_u_mul_reg_Product_reg[5] (.CP (clk), .CN
       (M1_original_u_mul_reg_Sum1_shift[5]), .D (rst_n), .Q
       (M1_original_mul_out[5]));
  DFKCNQD1 \M6_original_u_mul_reg_Product_reg[3] (.CP (clk), .CN
       (M6_original_u_mul_result[3]), .D (rst_n), .Q
       (M6_original_mul_out[3]));
  DFKCNQD1 \M1_original_u_mul_reg_Product_reg[8] (.CP (clk), .CN
       (M1_original_u_mul_reg_Sum1_shift[8]), .D (rst_n), .Q
       (M1_original_mul_out[8]));
  DFKCNQD1 \M7_original_u_mul_reg_Product_reg[5] (.CP (clk), .CN
       (M7_original_u_mul_reg_Sum1_shift[5]), .D (rst_n), .Q
       (M7_original_mul_out[5]));
  DFKCNQD1 \M8_original_u_mul_reg_Product_reg[3] (.CP (clk), .CN
       (M8_original_u_mul_result[3]), .D (rst_n), .Q
       (M8_original_mul_out[3]));
  DFKCNQD1 \M4_original_u_mul_reg_Product_reg[5] (.CP (clk), .CN
       (M4_original_u_mul_result[5]), .D (rst_n), .Q
       (M4_original_mul_out[5]));
  DFKCNQD1 \M7_original_u_mul_reg_Product_reg[6] (.CP (clk), .CN
       (M7_original_u_mul_reg_Sum1_shift[6]), .D (rst_n), .Q
       (M7_original_mul_out[6]));
  DFKCNQD1 \M5_original_u_mul_reg_Product_reg[5] (.CP (clk), .CN
       (M5_original_u_mul_reg_Sum1_shift[5]), .D (rst_n), .Q
       (M5_original_mul_out[5]));
  DFKCNQD1 \M1_original_u_mul_reg_Product_reg[6] (.CP (clk), .CN
       (M1_original_u_mul_reg_Sum1_shift[6]), .D (rst_n), .Q
       (M1_original_mul_out[6]));
  DFKCNQD1 \M4_original_u_mul_reg_Product_reg[1] (.CP (clk), .CN
       (M4_original_u_mul_result[1]), .D (rst_n), .Q
       (M4_original_mul_out[1]));
  DFKCNQD1 \M6_original_u_mul_reg_Product_reg[6] (.CP (clk), .CN
       (M6_original_u_mul_result[6]), .D (rst_n), .Q
       (M6_original_mul_out[6]));
  DFKCNQD1 \M8_original_u_mul_reg_Product_reg[6] (.CP (clk), .CN
       (M8_original_u_mul_result[6]), .D (rst_n), .Q
       (M8_original_mul_out[6]));
  DFKCNQD1 \M5_original_u_mul_reg_Product_reg[8] (.CP (clk), .CN
       (M5_original_u_mul_reg_Sum1_shift[8]), .D (rst_n), .Q
       (M5_original_mul_out[8]));
  DFKCNQD1 \M9_original_u_mul_reg_Product_reg[1] (.CP (clk), .CN
       (M9_original_u_mul_result[1]), .D (rst_n), .Q
       (M9_original_mul_out[1]));
  DFKCNQD1 \M1_original_u_mul_reg_Product_reg[2] (.CP (clk), .CN
       (M1_original_u_mul_result[2]), .D (rst_n), .Q
       (M1_original_mul_out[2]));
  DFKCNQD1 \M4_original_u_mul_reg_Product_reg[6] (.CP (clk), .CN
       (M4_original_u_mul_result[6]), .D (rst_n), .Q
       (M4_original_mul_out[6]));
  DFKCNQD1 \M5_original_u_mul_reg_Product_reg[6] (.CP (clk), .CN
       (M5_original_u_mul_reg_Sum1_shift[6]), .D (rst_n), .Q
       (M5_original_mul_out[6]));
  DFKCNQD1 \M4_original_u_mul_reg_Product_reg[2] (.CP (clk), .CN
       (M4_original_u_mul_result[2]), .D (rst_n), .Q
       (M4_original_mul_out[2]));
  DFKCNQD1 \M9_original_u_mul_reg_Product_reg[5] (.CP (clk), .CN
       (M9_original_u_mul_reg_Sum1_shift[5]), .D (rst_n), .Q
       (M9_original_mul_out[5]));
  DFKCNQD1 \M5_original_u_mul_reg_Product_reg[2] (.CP (clk), .CN
       (M5_original_u_mul_result[2]), .D (rst_n), .Q
       (M5_original_mul_out[2]));
  DFKCNQD1 \M9_original_u_mul_reg_Product_reg[6] (.CP (clk), .CN
       (M9_original_u_mul_reg_Sum1_shift[6]), .D (rst_n), .Q
       (M9_original_mul_out[6]));
  DFKCNQD1 \M7_original_u_mul_reg_Product_reg[7] (.CP (clk), .CN
       (M7_original_u_mul_reg_Sum1_shift[7]), .D (rst_n), .Q
       (M7_original_mul_out[7]));
  DFKCNQD1 \M9_original_u_mul_reg_Product_reg[7] (.CP (clk), .CN
       (M9_original_u_mul_reg_Sum1_shift[7]), .D (rst_n), .Q
       (M9_original_mul_out[7]));
  DFKCNQD1 \M1_original_u_mul_reg_Product_reg[7] (.CP (clk), .CN
       (M1_original_u_mul_reg_Sum1_shift[7]), .D (rst_n), .Q
       (M1_original_mul_out[7]));
  DFKCNQD1 \M5_original_u_mul_reg_Product_reg[3] (.CP (clk), .CN
       (M5_original_u_mul_result[3]), .D (rst_n), .Q
       (M5_original_mul_out[3]));
  DFKCNQD1 \M7_original_u_mul_reg_Product_reg[1] (.CP (clk), .CN
       (M7_original_u_mul_result[1]), .D (rst_n), .Q
       (M7_original_mul_out[1]));
  DFKCNQD1 \M6_original_u_mul_reg_Product_reg[5] (.CP (clk), .CN
       (M6_original_u_mul_result[5]), .D (rst_n), .Q
       (M6_original_mul_out[5]));
  DFKCNQD1 \M7_original_u_mul_reg_Product_reg[3] (.CP (clk), .CN
       (M7_original_u_mul_result[3]), .D (rst_n), .Q
       (M7_original_mul_out[3]));
  DFKCNQD1 \M9_original_u_mul_reg_Product_reg[8] (.CP (clk), .CN
       (M9_original_u_mul_reg_Sum1_shift[8]), .D (rst_n), .Q
       (M9_original_mul_out[8]));
  DFKCNQD1 \M9_original_u_mul_reg_Product_reg[2] (.CP (clk), .CN
       (M9_original_u_mul_result[2]), .D (rst_n), .Q
       (M9_original_mul_out[2]));
  DFKCNQD1 \M5_original_u_mul_reg_Product1_shift_reg[4] (.CP (clk), .CN
       (M5_original_u_mul_reg_Product1[4]), .D (rst_n), .Q
       (M5_original_u_mul_reg_Product1_shift[4]));
  DFKCNQD1 \M4_original_u_mul_reg_Product1_shift_reg[1] (.CP (clk), .CN
       (M4_original_u_mul_reg_Product1[1]), .D (rst_n), .Q
       (M4_original_u_mul_result[1]));
  DFKCNQD1 \M1_original_u_mul_reg_Product1_shift_reg[4] (.CP (clk), .CN
       (M1_original_u_mul_reg_Product1[4]), .D (rst_n), .Q
       (M1_original_u_mul_reg_Product1_shift[4]));
  DFKCNQD1 \M5_original_u_mul_reg_Product1_shift_reg[2] (.CP (clk), .CN
       (M5_original_u_mul_reg_Product1[2]), .D (rst_n), .Q
       (M5_original_u_mul_result[2]));
  DFKCNQD1 \M7_original_u_mul_reg_Sum1_shift_reg[7] (.CP (clk), .CN
       (M7_original_u_mul_Sum1[3]), .D (rst_n), .Q
       (M7_original_u_mul_reg_Sum1_shift[7]));
  DFKCNQD1 \M5_original_u_mul_reg_Sum1_shift_reg[8] (.CP (clk), .CN
       (M5_original_u_mul_Sum1[4]), .D (rst_n), .Q
       (M5_original_u_mul_reg_Sum1_shift[8]));
  DFKCNQD1 \M9_original_u_mul_reg_Sum1_shift_reg[8] (.CP (clk), .CN
       (M9_original_u_mul_Sum1[4]), .D (rst_n), .Q
       (M9_original_u_mul_reg_Sum1_shift[8]));
  DFKCNQD1 \M6_original_u_mul_reg_Product1_shift_reg[2] (.CP (clk), .CN
       (M6_original_u_mul_reg_Product1[2]), .D (rst_n), .Q
       (M6_original_u_mul_result[2]));
  DFKCNQD1 \M1_original_u_mul_reg_Sum1_shift_reg[5] (.CP (clk), .CN
       (M1_original_u_mul_Sum1[1]), .D (rst_n), .Q
       (M1_original_u_mul_reg_Sum1_shift[5]));
  DFKCNQD1 \M1_original_u_mul_reg_Sum1_shift_reg[8] (.CP (clk), .CN
       (M1_original_u_mul_Sum1[4]), .D (rst_n), .Q
       (M1_original_u_mul_reg_Sum1_shift[8]));
  DFKCNQD1 \M1_original_u_mul_reg_Sum1_shift_reg[7] (.CP (clk), .CN
       (M1_original_u_mul_Sum1[3]), .D (rst_n), .Q
       (M1_original_u_mul_reg_Sum1_shift[7]));
  DFKCNQD1 \M1_original_u_mul_reg_Sum1_shift_reg[6] (.CP (clk), .CN
       (M1_original_u_mul_Sum1[2]), .D (rst_n), .Q
       (M1_original_u_mul_reg_Sum1_shift[6]));
  DFKCNQD1 \M5_original_u_mul_reg_Sum1_shift_reg[5] (.CP (clk), .CN
       (M5_original_u_mul_Sum1[1]), .D (rst_n), .Q
       (M5_original_u_mul_reg_Sum1_shift[5]));
  DFKCNQD1 \M6_original_u_mul_reg_Sum1_shift_reg[4] (.CP (clk), .CN
       (M6_original_u_mul_Sum1[0]), .D (rst_n), .Q
       (M6_original_u_mul_result[4]));
  DFKCNQD1 \M8_original_u_mul_reg_Sum1_shift_reg[6] (.CP (clk), .CN
       (M8_original_u_mul_Sum1[2]), .D (rst_n), .Q
       (M8_original_u_mul_result[6]));
  DFKCNQD1 \M5_original_u_mul_reg_Product1_shift_reg[3] (.CP (clk), .CN
       (M5_original_u_mul_reg_Product1[3]), .D (rst_n), .Q
       (M5_original_u_mul_result[3]));
  DFKCNQD1 \M9_original_u_mul_reg_Product1_shift_reg[2] (.CP (clk), .CN
       (M9_original_u_mul_reg_Product1[2]), .D (rst_n), .Q
       (M9_original_u_mul_result[2]));
  DFKCNQD1 \M4_original_u_mul_reg_Product1_shift_reg[2] (.CP (clk), .CN
       (M4_original_u_mul_reg_Product1[2]), .D (rst_n), .Q
       (M4_original_u_mul_result[2]));
  DFKCNQD1 \M4_original_u_mul_reg_Sum1_shift_reg[4] (.CP (clk), .CN
       (M4_original_u_mul_Sum1[0]), .D (rst_n), .Q
       (M4_original_u_mul_result[4]));
  DFKCNQD1 \M4_original_u_mul_reg_Product1_shift_reg[0] (.CP (clk), .CN
       (M4_original_u_mul_reg_Product1[0]), .D (rst_n), .Q
       (M4_original_u_mul_result[0]));
  DFKCNQD1 \M6_original_u_mul_reg_Product1_shift_reg[1] (.CP (clk), .CN
       (M6_original_u_mul_reg_Product1[1]), .D (rst_n), .Q
       (M6_original_u_mul_result[1]));
  DFKCNQD1 \M7_original_u_mul_reg_Product1_shift_reg[1] (.CP (clk), .CN
       (M7_original_u_mul_reg_Product1[1]), .D (rst_n), .Q
       (M7_original_u_mul_result[1]));
  DFKCNQD1 \M5_original_u_mul_reg_Sum1_shift_reg[6] (.CP (clk), .CN
       (M5_original_u_mul_Sum1[2]), .D (rst_n), .Q
       (M5_original_u_mul_reg_Sum1_shift[6]));
  DFKCNQD1 \M7_original_u_mul_reg_Product1_shift_reg[2] (.CP (clk), .CN
       (M7_original_u_mul_reg_Product1[2]), .D (rst_n), .Q
       (M7_original_u_mul_result[2]));
  DFKCNQD1 \M9_original_u_mul_reg_Sum1_shift_reg[5] (.CP (clk), .CN
       (M9_original_u_mul_Sum1[1]), .D (rst_n), .Q
       (M9_original_u_mul_reg_Sum1_shift[5]));
  DFKCNQD1 \M6_original_u_mul_reg_Product1_shift_reg[0] (.CP (clk), .CN
       (M6_original_u_mul_reg_Product1[0]), .D (rst_n), .Q
       (M6_original_u_mul_result[0]));
  DFKCNQD1 \M5_original_u_mul_reg_Product1_shift_reg[1] (.CP (clk), .CN
       (M5_original_u_mul_reg_Product1[1]), .D (rst_n), .Q
       (M5_original_u_mul_result[1]));
  DFKCNQD1 \M9_original_u_mul_reg_Product1_shift_reg[3] (.CP (clk), .CN
       (M9_original_u_mul_reg_Product1[3]), .D (rst_n), .Q
       (M9_original_u_mul_result[3]));
  DFKCNQD1 \M7_original_u_mul_reg_Sum1_shift_reg[6] (.CP (clk), .CN
       (M7_original_u_mul_Sum1[2]), .D (rst_n), .Q
       (M7_original_u_mul_reg_Sum1_shift[6]));
  DFKCNQD1 \M6_original_u_mul_reg_Product1_shift_reg[3] (.CP (clk), .CN
       (M6_original_u_mul_reg_Product1[3]), .D (rst_n), .Q
       (M6_original_u_mul_result[3]));
  DFKCNQD1 \M8_original_u_mul_reg_Product1_shift_reg[2] (.CP (clk), .CN
       (M8_original_u_mul_reg_Product1[2]), .D (rst_n), .Q
       (M8_original_u_mul_result[2]));
  DFKCNQD1 \M4_original_u_mul_reg_Sum1_shift_reg[7] (.CP (clk), .CN
       (M4_original_u_mul_Sum1[3]), .D (rst_n), .Q
       (M4_original_u_mul_result[7]));
  DFKCNQD1 \M6_original_u_mul_reg_Sum1_shift_reg[7] (.CP (clk), .CN
       (M6_original_u_mul_Sum1[3]), .D (rst_n), .Q
       (M6_original_u_mul_result[7]));
  DFKCNQD1 \M1_original_u_mul_reg_Product1_shift_reg[1] (.CP (clk), .CN
       (M1_original_u_mul_reg_Product1[1]), .D (rst_n), .Q
       (M1_original_u_mul_result[1]));
  DFKCNQD1 \M1_original_u_mul_reg_Product1_shift_reg[3] (.CP (clk), .CN
       (M1_original_u_mul_reg_Product1[3]), .D (rst_n), .Q
       (M1_original_u_mul_result[3]));
  DFKCNQD1 \M6_original_u_mul_reg_Sum1_shift_reg[6] (.CP (clk), .CN
       (M6_original_u_mul_Sum1[2]), .D (rst_n), .Q
       (M6_original_u_mul_result[6]));
  DFKCNQD1 \M8_original_u_mul_reg_Product1_shift_reg[1] (.CP (clk), .CN
       (M8_original_u_mul_reg_Product1[1]), .D (rst_n), .Q
       (M8_original_u_mul_result[1]));
  DFKCNQD1 \M8_original_u_mul_reg_Product1_shift_reg[3] (.CP (clk), .CN
       (M8_original_u_mul_reg_Product1[3]), .D (rst_n), .Q
       (M8_original_u_mul_result[3]));
  DFKCNQD1 \M9_original_u_mul_reg_Sum1_shift_reg[6] (.CP (clk), .CN
       (M9_original_u_mul_Sum1[2]), .D (rst_n), .Q
       (M9_original_u_mul_reg_Sum1_shift[6]));
  DFKCNQD1 \M9_original_u_mul_reg_Product1_shift_reg[1] (.CP (clk), .CN
       (M9_original_u_mul_reg_Product1[1]), .D (rst_n), .Q
       (M9_original_u_mul_result[1]));
  DFKCNQD1 \M7_original_u_mul_reg_Product1_shift_reg[3] (.CP (clk), .CN
       (M7_original_u_mul_reg_Product1[3]), .D (rst_n), .Q
       (M7_original_u_mul_result[3]));
  DFKCNQD1 \M7_original_u_mul_reg_Product1_shift_reg[4] (.CP (clk), .CN
       (M7_original_u_mul_reg_Product1[4]), .D (rst_n), .Q
       (M7_original_u_mul_reg_Product1_shift[4]));
  DFKCNQD1 \M4_original_u_mul_reg_Sum1_shift_reg[5] (.CP (clk), .CN
       (M4_original_u_mul_Sum1[1]), .D (rst_n), .Q
       (M4_original_u_mul_result[5]));
  DFKCNQD1 \M4_original_u_mul_reg_Sum1_shift_reg[6] (.CP (clk), .CN
       (M4_original_u_mul_Sum1[2]), .D (rst_n), .Q
       (M4_original_u_mul_result[6]));
  DFKCNQD1 \M6_original_u_mul_reg_Sum1_shift_reg[5] (.CP (clk), .CN
       (M6_original_u_mul_Sum1[1]), .D (rst_n), .Q
       (M6_original_u_mul_result[5]));
  DFKCNQD1 \M8_original_u_mul_reg_Sum1_shift_reg[5] (.CP (clk), .CN
       (M8_original_u_mul_Sum1[1]), .D (rst_n), .Q
       (M8_original_u_mul_result[5]));
  DFKCNQD1 \M7_original_u_mul_reg_Sum1_shift_reg[5] (.CP (clk), .CN
       (M7_original_u_mul_Sum1[1]), .D (rst_n), .Q
       (M7_original_u_mul_reg_Sum1_shift[5]));
  DFKCNQD1 \M9_original_u_mul_reg_Sum1_shift_reg[7] (.CP (clk), .CN
       (M9_original_u_mul_Sum1[3]), .D (rst_n), .Q
       (M9_original_u_mul_reg_Sum1_shift[7]));
  DFKCNQD1 \M1_original_u_mul_reg_Product1_shift_reg[2] (.CP (clk), .CN
       (M1_original_u_mul_reg_Product1[2]), .D (rst_n), .Q
       (M1_original_u_mul_result[2]));
  DFKCNQD1 \M9_original_u_mul_reg_Product1_shift_reg[4] (.CP (clk), .CN
       (M9_original_u_mul_reg_Product1[4]), .D (rst_n), .Q
       (M9_original_u_mul_reg_Product1_shift[4]));
  DFKCNQD1 \M8_original_u_mul_reg_Sum1_shift_reg[7] (.CP (clk), .CN
       (M8_original_u_mul_Sum1[3]), .D (rst_n), .Q
       (M8_original_u_mul_result[7]));
  DFKCNQD1 \M4_original_u_mul_reg_Product1_shift_reg[3] (.CP (clk), .CN
       (M4_original_u_mul_reg_Product1[3]), .D (rst_n), .Q
       (M4_original_u_mul_result[3]));
  DFKCNQD1 \M8_original_u_mul_reg_Sum1_shift_reg[4] (.CP (clk), .CN
       (M8_original_u_mul_Sum1[0]), .D (rst_n), .Q
       (M8_original_u_mul_result[4]));
  DFKCNQD1 \M8_original_u_mul_reg_Product1_shift_reg[0] (.CP (clk), .CN
       (M8_original_u_mul_reg_Product1[0]), .D (rst_n), .Q
       (M8_original_u_mul_result[0]));
  DFKCNQD1 \M5_original_u_mul_reg_Sum1_shift_reg[7] (.CP (clk), .CN
       (M5_original_u_mul_Sum1[3]), .D (rst_n), .Q
       (M5_original_u_mul_reg_Sum1_shift[7]));
  DFKCNQD1 \M7_original_u_mul_reg_Sum1_shift_reg[8] (.CP (clk), .CN
       (M7_original_u_mul_Sum1[4]), .D (rst_n), .Q
       (M7_original_u_mul_reg_Sum1_shift[8]));
  DFCNQD1 \u_div6_cnt_reg[1] (.CDN (rst_clk), .CP (clk), .D (n_6), .Q
       (u_div6_cnt[1]));
  EDFCND1 \u_div6_cnt_reg[2] (.CDN (rst_clk), .CP (clk), .D
       (u_div6_cnt[2]), .E (n_2), .Q (UNCONNECTED), .QN
       (u_div6_cnt[2]));
  DFKCNQD1 \M6_original_u_mul_reg_Product1_reg[1] (.CP (clk), .CN
       (M6_in1_wire[1]), .D (rst_n), .Q
       (M6_original_u_mul_reg_Product1[1]));
  DFKCNQD1 \M7_original_u_mul_reg_Product1_reg[4] (.CP (clk), .CN
       (M7_in1_wire[3]), .D (rst_n), .Q
       (M7_original_u_mul_reg_Product1[4]));
  DFKCNQD1 \M5_original_u_mul_reg_Product2_reg[3] (.CP (clk), .CN
       (M5_in1_wire[6]), .D (rst_n), .Q (M5_original_u_mul_Sum1[3]));
  DFKCNQD1 \M4_original_u_mul_reg_Product1_reg[2] (.CP (clk), .CN
       (M4_in1_wire[2]), .D (rst_n), .Q
       (M4_original_u_mul_reg_Product1[2]));
  DFKCNQD1 \M9_original_u_mul_reg_Product2_reg[1] (.CP (clk), .CN
       (M9_in1_wire[4]), .D (rst_n), .Q (M9_original_u_mul_Sum1[1]));
  DFKCNQD1 \M7_original_u_mul_reg_Product1_reg[2] (.CP (clk), .CN
       (M7_in1_wire[1]), .D (rst_n), .Q
       (M7_original_u_mul_reg_Product1[2]));
  DFKCNQD1 \M1_original_u_mul_reg_Product1_reg[4] (.CP (clk), .CN
       (M1_in1_wire[3]), .D (rst_n), .Q
       (M1_original_u_mul_reg_Product1[4]));
  DFKCNQD1 \M8_original_u_mul_reg_Product2_reg[3] (.CP (clk), .CN
       (M8_in1_wire[7]), .D (rst_n), .Q (M8_original_u_mul_Sum1[3]));
  DFKCNQD1 \M1_original_u_mul_reg_Product1_reg[1] (.CP (clk), .CN
       (M1_in1_wire[0]), .D (rst_n), .Q
       (M1_original_u_mul_reg_Product1[1]));
  DFKCNQD1 \M1_original_u_mul_reg_Product2_reg[4] (.CP (clk), .CN
       (M1_in1_wire[7]), .D (rst_n), .Q (M1_original_u_mul_Sum1[4]));
  DFKCNQD1 \M6_original_u_mul_reg_Product2_reg[1] (.CP (clk), .CN
       (M6_in1_wire[5]), .D (rst_n), .Q (M6_original_u_mul_Sum1[1]));
  DFKCNQD1 \M1_original_u_mul_reg_Product1_reg[2] (.CP (clk), .CN
       (M1_in1_wire[1]), .D (rst_n), .Q
       (M1_original_u_mul_reg_Product1[2]));
  DFKCNQD1 \M1_original_u_mul_reg_Product2_reg[2] (.CP (clk), .CN
       (M1_in1_wire[5]), .D (rst_n), .Q (M1_original_u_mul_Sum1[2]));
  DFKCNQD1 \M9_original_u_mul_reg_Product1_reg[3] (.CP (clk), .CN
       (M9_in1_wire[2]), .D (rst_n), .Q
       (M9_original_u_mul_reg_Product1[3]));
  DFKCNQD1 \M5_original_u_mul_reg_Product2_reg[2] (.CP (clk), .CN
       (M5_in1_wire[5]), .D (rst_n), .Q (M5_original_u_mul_Sum1[2]));
  DFKCNQD1 \M5_original_u_mul_reg_Product1_reg[2] (.CP (clk), .CN
       (M5_in1_wire[1]), .D (rst_n), .Q
       (M5_original_u_mul_reg_Product1[2]));
  DFKCNQD1 \M7_original_u_mul_reg_Product2_reg[1] (.CP (clk), .CN
       (M7_in1_wire[4]), .D (rst_n), .Q (M7_original_u_mul_Sum1[1]));
  DFKCNQD1 \M6_original_u_mul_reg_Product1_reg[3] (.CP (clk), .CN
       (M6_in1_wire[3]), .D (rst_n), .Q
       (M6_original_u_mul_reg_Product1[3]));
  DFKCNQD1 \M1_original_u_mul_reg_Product1_reg[3] (.CP (clk), .CN
       (M1_in1_wire[2]), .D (rst_n), .Q
       (M1_original_u_mul_reg_Product1[3]));
  DFKCNQD1 \M4_original_u_mul_reg_Product2_reg[0] (.CP (clk), .CN
       (M4_in1_wire[4]), .D (rst_n), .Q (M4_original_u_mul_Sum1[0]));
  DFKCNQD1 \M9_original_u_mul_reg_Product2_reg[3] (.CP (clk), .CN
       (M9_in1_wire[6]), .D (rst_n), .Q (M9_original_u_mul_Sum1[3]));
  DFKCNQD1 \M8_original_u_mul_reg_Product1_reg[0] (.CP (clk), .CN
       (M8_in1_wire[0]), .D (rst_n), .Q
       (M8_original_u_mul_reg_Product1[0]));
  DFKCNQD1 \M1_original_u_mul_reg_Product2_reg[3] (.CP (clk), .CN
       (M1_in1_wire[6]), .D (rst_n), .Q (M1_original_u_mul_Sum1[3]));
  DFKCNQD1 \M6_original_u_mul_reg_Product1_reg[2] (.CP (clk), .CN
       (M6_in1_wire[2]), .D (rst_n), .Q
       (M6_original_u_mul_reg_Product1[2]));
  DFKCNQD1 \M9_original_u_mul_reg_Product1_reg[4] (.CP (clk), .CN
       (M9_in1_wire[3]), .D (rst_n), .Q
       (M9_original_u_mul_reg_Product1[4]));
  DFKCNQD1 \M6_original_u_mul_reg_Product2_reg[0] (.CP (clk), .CN
       (M6_in1_wire[4]), .D (rst_n), .Q (M6_original_u_mul_Sum1[0]));
  DFKCNQD1 \M4_original_u_mul_reg_Product1_reg[3] (.CP (clk), .CN
       (M4_in1_wire[3]), .D (rst_n), .Q
       (M4_original_u_mul_reg_Product1[3]));
  DFKCNQD1 \M5_original_u_mul_reg_Product2_reg[1] (.CP (clk), .CN
       (M5_in1_wire[4]), .D (rst_n), .Q (M5_original_u_mul_Sum1[1]));
  DFKCNQD1 \M7_original_u_mul_reg_Product1_reg[3] (.CP (clk), .CN
       (M7_in1_wire[2]), .D (rst_n), .Q
       (M7_original_u_mul_reg_Product1[3]));
  DFKCNQD1 \M8_original_u_mul_reg_Product1_reg[3] (.CP (clk), .CN
       (M8_in1_wire[3]), .D (rst_n), .Q
       (M8_original_u_mul_reg_Product1[3]));
  DFKCNQD1 \M8_original_u_mul_reg_Product1_reg[2] (.CP (clk), .CN
       (M8_in1_wire[2]), .D (rst_n), .Q
       (M8_original_u_mul_reg_Product1[2]));
  DFKCNQD1 \M6_original_u_mul_reg_Product1_reg[0] (.CP (clk), .CN
       (M6_in1_wire[0]), .D (rst_n), .Q
       (M6_original_u_mul_reg_Product1[0]));
  DFKCNQD1 \M4_original_u_mul_reg_Product2_reg[2] (.CP (clk), .CN
       (M4_in1_wire[6]), .D (rst_n), .Q (M4_original_u_mul_Sum1[2]));
  DFKCNQD1 \M8_original_u_mul_reg_Product2_reg[2] (.CP (clk), .CN
       (M8_in1_wire[6]), .D (rst_n), .Q (M8_original_u_mul_Sum1[2]));
  DFKCNQD1 \M9_original_u_mul_reg_Product1_reg[1] (.CP (clk), .CN
       (M9_in1_wire[0]), .D (rst_n), .Q
       (M9_original_u_mul_reg_Product1[1]));
  DFKCNQD1 \M9_original_u_mul_reg_Product2_reg[2] (.CP (clk), .CN
       (M9_in1_wire[5]), .D (rst_n), .Q (M9_original_u_mul_Sum1[2]));
  DFKCNQD1 \M4_original_u_mul_reg_Product1_reg[0] (.CP (clk), .CN
       (M4_in1_wire[0]), .D (rst_n), .Q
       (M4_original_u_mul_reg_Product1[0]));
  DFKCNQD1 \M5_original_u_mul_reg_Product1_reg[4] (.CP (clk), .CN
       (M5_in1_wire[3]), .D (rst_n), .Q
       (M5_original_u_mul_reg_Product1[4]));
  DFKCNQD1 \M8_original_u_mul_reg_Product1_reg[1] (.CP (clk), .CN
       (M8_in1_wire[1]), .D (rst_n), .Q
       (M8_original_u_mul_reg_Product1[1]));
  DFKCNQD1 \M4_original_u_mul_reg_Product2_reg[1] (.CP (clk), .CN
       (M4_in1_wire[5]), .D (rst_n), .Q (M4_original_u_mul_Sum1[1]));
  DFKCNQD1 \M5_original_u_mul_reg_Product2_reg[4] (.CP (clk), .CN
       (M5_in1_wire[7]), .D (rst_n), .Q (M5_original_u_mul_Sum1[4]));
  DFKCNQD1 \M7_original_u_mul_reg_Product1_reg[1] (.CP (clk), .CN
       (M7_in1_wire[0]), .D (rst_n), .Q
       (M7_original_u_mul_reg_Product1[1]));
  DFKCNQD1 \M4_original_u_mul_reg_Product1_reg[1] (.CP (clk), .CN
       (M4_in1_wire[1]), .D (rst_n), .Q
       (M4_original_u_mul_reg_Product1[1]));
  DFKCNQD1 \M7_original_u_mul_reg_Product2_reg[2] (.CP (clk), .CN
       (M7_in1_wire[5]), .D (rst_n), .Q (M7_original_u_mul_Sum1[2]));
  DFKCNQD1 \M5_original_u_mul_reg_Product1_reg[1] (.CP (clk), .CN
       (M5_in1_wire[0]), .D (rst_n), .Q
       (M5_original_u_mul_reg_Product1[1]));
  DFKCNQD1 \M9_original_u_mul_reg_Product1_reg[2] (.CP (clk), .CN
       (M9_in1_wire[1]), .D (rst_n), .Q
       (M9_original_u_mul_reg_Product1[2]));
  DFKCNQD1 \M5_original_u_mul_reg_Product1_reg[3] (.CP (clk), .CN
       (M5_in1_wire[2]), .D (rst_n), .Q
       (M5_original_u_mul_reg_Product1[3]));
  DFKCNQD1 \M7_original_u_mul_reg_Product2_reg[4] (.CP (clk), .CN
       (M7_in1_wire[7]), .D (rst_n), .Q (M7_original_u_mul_Sum1[4]));
  DFKCNQD1 \M4_original_u_mul_reg_Product2_reg[3] (.CP (clk), .CN
       (M4_in1_wire[7]), .D (rst_n), .Q (M4_original_u_mul_Sum1[3]));
  DFKCNQD1 \M6_original_u_mul_reg_Product2_reg[3] (.CP (clk), .CN
       (M6_in1_wire[7]), .D (rst_n), .Q (M6_original_u_mul_Sum1[3]));
  DFKCNQD1 \M1_original_u_mul_reg_Product2_reg[1] (.CP (clk), .CN
       (M1_in1_wire[4]), .D (rst_n), .Q (M1_original_u_mul_Sum1[1]));
  INR2XD0 g4323__2802(.A1 (n_3), .B1 (n_5), .ZN (n_6));
  DFKCNQD1 \M8_original_u_mul_reg_Product2_reg[0] (.CP (clk), .CN
       (M8_in1_wire[4]), .D (rst_n), .Q (M8_original_u_mul_Sum1[0]));
  DFKCNQD1 \M9_original_u_mul_reg_Product2_reg[4] (.CP (clk), .CN
       (M9_in1_wire[7]), .D (rst_n), .Q (M9_original_u_mul_Sum1[4]));
  DFKCNQD1 \M6_original_u_mul_reg_Product2_reg[2] (.CP (clk), .CN
       (M6_in1_wire[6]), .D (rst_n), .Q (M6_original_u_mul_Sum1[2]));
  DFKCNQD1 \M8_original_u_mul_reg_Product2_reg[1] (.CP (clk), .CN
       (M8_in1_wire[5]), .D (rst_n), .Q (M8_original_u_mul_Sum1[1]));
  DFKCNQD1 \M7_original_u_mul_reg_Product2_reg[3] (.CP (clk), .CN
       (M7_in1_wire[6]), .D (rst_n), .Q (M7_original_u_mul_Sum1[3]));
  NR2XD0 g4325__1705(.A1 (n_5), .A2 (u_div6_cnt[0]), .ZN (n_4));
  HA1D0 g4324__5122(.A (u_div6_cnt[1]), .B (u_div6_cnt[0]), .CO (n_2),
       .S (n_3));
  DFKCNQD1 \M7_d1_q_reg[4] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[4]), .Q (M7_in1_wire[4]));
  DFKCNQD1 \M4_d1_q_reg[7] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[7]), .Q (M4_in1_wire[7]));
  DFKCNQD1 \M1_d1_q_reg[1] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[1]), .Q (M1_in1_wire[1]));
  DFKCNQD1 \M7_d1_q_reg[2] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[2]), .Q (M7_in1_wire[2]));
  DFKCNQD1 \M7_d1_q_reg[5] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[5]), .Q (M7_in1_wire[5]));
  DFKCNQD1 \M8_d1_q_reg[2] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[2]), .Q (M8_in1_wire[2]));
  DFKCNQD1 \M9_d1_q_reg[0] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[0]), .Q (M9_in1_wire[0]));
  DFKCNQD1 \M6_d1_q_reg[2] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[2]), .Q (M6_in1_wire[2]));
  DFKCNQD1 \M6_d1_q_reg[1] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[1]), .Q (M6_in1_wire[1]));
  DFKCNQD1 \M1_d1_q_reg[6] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[6]), .Q (M1_in1_wire[6]));
  DFKCNQD1 \M6_d1_q_reg[3] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[3]), .Q (M6_in1_wire[3]));
  DFKCNQD1 \M8_d1_q_reg[3] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[3]), .Q (M8_in1_wire[3]));
  DFKCNQD1 \M4_d1_q_reg[6] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[6]), .Q (M4_in1_wire[6]));
  DFKCNQD1 \M8_d1_q_reg[5] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[5]), .Q (M8_in1_wire[5]));
  DFKCNQD1 \M4_d1_q_reg[1] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[1]), .Q (M4_in1_wire[1]));
  DFKCNQD1 \M7_d1_q_reg[7] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[7]), .Q (M7_in1_wire[7]));
  DFKCNQD1 \M6_d1_q_reg[4] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[4]), .Q (M6_in1_wire[4]));
  DFKCNQD1 \M9_d1_q_reg[3] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[3]), .Q (M9_in1_wire[3]));
  DFKCNQD1 \M5_d1_q_reg[2] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[2]), .Q (M5_in1_wire[2]));
  DFKCNQD1 \M9_d1_q_reg[6] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[6]), .Q (M9_in1_wire[6]));
  DFKCNQD1 \M9_d1_q_reg[1] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[1]), .Q (M9_in1_wire[1]));
  DFKCNQD1 \M5_d1_q_reg[6] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[6]), .Q (M5_in1_wire[6]));
  DFKCNQD1 \M5_d1_q_reg[0] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[0]), .Q (M5_in1_wire[0]));
  DFKCNQD1 \M4_d1_q_reg[4] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[4]), .Q (M4_in1_wire[4]));
  DFKCNQD1 \M7_d1_q_reg[0] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[0]), .Q (M7_in1_wire[0]));
  DFKCNQD1 \M9_d1_q_reg[4] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[4]), .Q (M9_in1_wire[4]));
  DFKCNQD1 \M1_d1_q_reg[3] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[3]), .Q (M1_in1_wire[3]));
  DFKCNQD1 \M6_d1_q_reg[6] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[6]), .Q (M6_in1_wire[6]));
  DFKCNQD1 \M7_d1_q_reg[3] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[3]), .Q (M7_in1_wire[3]));
  DFKCNQD1 \M4_d1_q_reg[0] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[0]), .Q (M4_in1_wire[0]));
  DFKCNQD1 \M1_d1_q_reg[7] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[7]), .Q (M1_in1_wire[7]));
  DFKCNQD1 \M9_d1_q_reg[7] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[7]), .Q (M9_in1_wire[7]));
  DFKCNQD1 \M7_d1_q_reg[1] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[1]), .Q (M7_in1_wire[1]));
  DFKCNQD1 \M5_d1_q_reg[1] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[1]), .Q (M5_in1_wire[1]));
  DFKCNQD1 \M1_d1_q_reg[2] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[2]), .Q (M1_in1_wire[2]));
  DFKCNQD1 \M9_d1_q_reg[5] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[5]), .Q (M9_in1_wire[5]));
  DFKCNQD1 \M5_d1_q_reg[7] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[7]), .Q (M5_in1_wire[7]));
  DFKCNQD1 \M1_d1_q_reg[4] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[4]), .Q (M1_in1_wire[4]));
  DFKCNQD1 \M7_d1_q_reg[6] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[6]), .Q (M7_in1_wire[6]));
  DFKCNQD1 \M6_d1_q_reg[5] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[5]), .Q (M6_in1_wire[5]));
  DFKCNQD1 \M1_d1_q_reg[5] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[5]), .Q (M1_in1_wire[5]));
  DFKCNQD1 \M6_d1_q_reg[0] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[0]), .Q (M6_in1_wire[0]));
  DFKCNQD1 \M6_d1_q_reg[7] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[7]), .Q (M6_in1_wire[7]));
  DFKCNQD1 \M4_d1_q_reg[2] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[2]), .Q (M4_in1_wire[2]));
  DFKCNQD1 \M8_d1_q_reg[7] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[7]), .Q (M8_in1_wire[7]));
  DFKCNQD1 \M5_d1_q_reg[4] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[4]), .Q (M5_in1_wire[4]));
  DFKCNQD1 \M5_d1_q_reg[5] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[5]), .Q (M5_in1_wire[5]));
  DFKCNQD1 \M8_d1_q_reg[0] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[0]), .Q (M8_in1_wire[0]));
  DFKCNQD1 \M8_d1_q_reg[1] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[1]), .Q (M8_in1_wire[1]));
  DFKCNQD1 \M5_d1_q_reg[3] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[3]), .Q (M5_in1_wire[3]));
  DFKCNQD1 \M8_d1_q_reg[6] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[6]), .Q (M8_in1_wire[6]));
  DFKCNQD1 \M4_d1_q_reg[3] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[3]), .Q (M4_in1_wire[3]));
  DFKCNQD1 \M9_d1_q_reg[2] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[2]), .Q (M9_in1_wire[2]));
  DFKCNQD1 \M8_d1_q_reg[4] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[4]), .Q (M8_in1_wire[4]));
  DFKCNQD1 \M1_d1_q_reg[0] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[0]), .Q (M1_in1_wire[0]));
  DFKCNQD1 \M4_d1_q_reg[5] (.CP (slow_clk_out), .CN (rst_n), .D
       (pixel_in[5]), .Q (M4_in1_wire[5]));
  AN3XD1 g4382__8246(.A1 (n_1), .A2 (u_div6_cnt[2]), .A3
       (u_div6_cnt[1]), .Z (n_5));
  DFCND1 \u_div6_cnt_reg[0] (.CDN (rst_clk), .CP (clk), .D (n_4), .Q
       (u_div6_cnt[0]), .QN (n_1));
  EDFCND1 u_div6_slow_clk_reg(.CDN (rst_clk), .CP (clk), .D (n_0), .E
       (n_5), .Q (slow_clk_out), .QN (n_0));
  FA1D0 g2(.A (\Munits[1].Mxs_original_u_adder_a_reg [1]), .B
       (\Munits[2].Mxs_original_u_adder_b_reg [2]), .CI (n_24), .CO
       (n_440), .S (n_441));
  FA1D0 g5099(.A (\Munits[1].Mxs_original_u_adder_a_reg [2]), .B
       (\Munits[1].Mxs_original_u_adder_b_reg [2]), .CI (n_8), .CO
       (n_442), .S (n_443));
endmodule
