Fitter report for FirIPCore
Mon Oct 06 10:49:47 2014
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Fitter DSP Block Usage Summary
 26. DSP Block Details
 27. Other Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Fitter Summary                                                                 ;
+------------------------------------+-------------------------------------------+
; Fitter Status                      ; Successful - Mon Oct 06 10:49:47 2014     ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; FirIPCore                                 ;
; Top-level Entity Name              ; FirIPCore                                 ;
; Family                             ; Cyclone IV E                              ;
; Device                             ; EP4CE15F17C8                              ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 777 / 15,408 ( 5 % )                      ;
;     Total combinational functions  ; 665 / 15,408 ( 4 % )                      ;
;     Dedicated logic registers      ; 556 / 15,408 ( 4 % )                      ;
; Total registers                    ; 556                                       ;
; Total pins                         ; 39 / 166 ( 23 % )                         ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 252 / 516,096 ( < 1 % )                   ;
; Embedded Multiplier 9-bit elements ; 6 / 112 ( 5 % )                           ;
; Total PLLs                         ; 0 / 4 ( 0 % )                             ;
+------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE15F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; Yout[0]  ; Incomplete set of assignments ;
; Yout[1]  ; Incomplete set of assignments ;
; Yout[2]  ; Incomplete set of assignments ;
; Yout[3]  ; Incomplete set of assignments ;
; Yout[4]  ; Incomplete set of assignments ;
; Yout[5]  ; Incomplete set of assignments ;
; Yout[6]  ; Incomplete set of assignments ;
; Yout[7]  ; Incomplete set of assignments ;
; Yout[8]  ; Incomplete set of assignments ;
; Yout[9]  ; Incomplete set of assignments ;
; Yout[10] ; Incomplete set of assignments ;
; Yout[11] ; Incomplete set of assignments ;
; Yout[12] ; Incomplete set of assignments ;
; Yout[13] ; Incomplete set of assignments ;
; Yout[14] ; Incomplete set of assignments ;
; Yout[15] ; Incomplete set of assignments ;
; Yout[16] ; Incomplete set of assignments ;
; Yout[17] ; Incomplete set of assignments ;
; Yout[18] ; Incomplete set of assignments ;
; Yout[19] ; Incomplete set of assignments ;
; Yout[20] ; Incomplete set of assignments ;
; Yout[21] ; Incomplete set of assignments ;
; Yout[22] ; Incomplete set of assignments ;
; Yout[23] ; Incomplete set of assignments ;
; Yout[24] ; Incomplete set of assignments ;
; clk      ; Incomplete set of assignments ;
; reset_n  ; Incomplete set of assignments ;
; Xin[0]   ; Incomplete set of assignments ;
; Xin[1]   ; Incomplete set of assignments ;
; Xin[2]   ; Incomplete set of assignments ;
; Xin[3]   ; Incomplete set of assignments ;
; Xin[4]   ; Incomplete set of assignments ;
; Xin[5]   ; Incomplete set of assignments ;
; Xin[6]   ; Incomplete set of assignments ;
; Xin[7]   ; Incomplete set of assignments ;
; Xin[8]   ; Incomplete set of assignments ;
; Xin[9]   ; Incomplete set of assignments ;
; Xin[10]  ; Incomplete set of assignments ;
; Xin[11]  ; Incomplete set of assignments ;
+----------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                       ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                  ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[0]~_Duplicate_1                         ; Q                ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[0]~_Duplicate_2                         ; Q                ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[0]~_Duplicate_3                         ; Q                ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_1                         ; Q                ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~0             ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                   ;                  ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_2                         ; Q                ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_3                         ; Q                ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_4                         ; Q                ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_5                         ; Q                ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_6                         ; Q                ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_7                         ; Q                ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[1]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[10]~_Duplicate_1                        ; Q                ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[10]~1            ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                   ;                  ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[10]~_Duplicate_2                        ; Q                ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[10]~_Duplicate_3                        ; Q                ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[10]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[10]~_Duplicate_4                        ; Q                ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[10]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|data_reg[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|data_reg[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|data_reg[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|data_reg[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|data_reg[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|data_reg[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|data_reg[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|data_reg[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|data_reg[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|data_reg[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|data_reg[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|data_reg[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|data_reg[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[18]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[19]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[20]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[21]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[22]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[23]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|coef_reg[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|coef_reg[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|coef_reg[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|coef_reg[3]~_Duplicate_1                         ; Q                ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|coef_reg[3]~0             ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                   ;                  ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|coef_reg[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|coef_reg[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|data_reg[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|data_reg[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|data_reg[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|data_reg[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|data_reg[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|data_reg[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|data_reg[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|data_reg[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|data_reg[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|data_reg[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|data_reg[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|data_reg[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|data_reg[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[18]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[19]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[20]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[21]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[22]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[23]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[24]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|data_reg[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|data_reg[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|data_reg[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|data_reg[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|data_reg[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|data_reg[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|data_reg[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|data_reg[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|data_reg[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|data_reg[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|data_reg[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|data_reg[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|data_reg[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_out2  ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[14]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[15]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[16]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[17]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[18]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[19]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[20]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[21]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[22]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[23]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[24]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                       ; DATAOUT          ;                       ;
+--------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1534 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1534 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1122    ; 0                 ; N/A                     ; Source File       ;
; pzdyqx:nabboc                  ; 196     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 206     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/ModemPrograms/Chapter_4/E4_5_FirIpCore/FirIPCore/output_files/FirIPCore.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 777 / 15,408 ( 5 % )     ;
;     -- Combinational with no register       ; 221                      ;
;     -- Register only                        ; 112                      ;
;     -- Combinational with a register        ; 444                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 137                      ;
;     -- 3 input functions                    ; 262                      ;
;     -- <=2 input functions                  ; 266                      ;
;     -- Register only                        ; 112                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 538                      ;
;     -- arithmetic mode                      ; 127                      ;
;                                             ;                          ;
; Total registers*                            ; 556 / 16,166 ( 3 % )     ;
;     -- Dedicated logic registers            ; 556 / 15,408 ( 4 % )     ;
;     -- I/O registers                        ; 0 / 758 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 66 / 963 ( 7 % )         ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 39 / 166 ( 23 % )        ;
;     -- Clock pins                           ; 2 / 7 ( 29 % )           ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )           ;
;                                             ;                          ;
; Global signals                              ; 5                        ;
; M9Ks                                        ; 4 / 56 ( 7 % )           ;
; Total block memory bits                     ; 252 / 516,096 ( < 1 % )  ;
; Total block memory implementation bits      ; 36,864 / 516,096 ( 7 % ) ;
; Embedded Multiplier 9-bit elements          ; 6 / 112 ( 5 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )            ;
; Global clocks                               ; 5 / 20 ( 25 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%             ;
; Peak interconnect usage (total/H/V)         ; 5% / 6% / 6%             ;
; Maximum fan-out                             ; 414                      ;
; Highest non-global fan-out                  ; 243                      ;
; Total fan-out                               ; 4000                     ;
; Average fan-out                             ; 2.84                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                        ;
+---------------------------------------------+---------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                 ; pzdyqx:nabboc         ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                   ; Low                   ; Low                            ;
;                                             ;                     ;                       ;                       ;                                ;
; Total logic elements                        ; 516 / 15408 ( 3 % ) ; 123 / 15408 ( < 1 % ) ; 138 / 15408 ( < 1 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 114                 ; 51                    ; 56                    ; 0                              ;
;     -- Register only                        ; 97                  ; 1                     ; 14                    ; 0                              ;
;     -- Combinational with a register        ; 305                 ; 71                    ; 68                    ; 0                              ;
;                                             ;                     ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 32                  ; 52                    ; 53                    ; 0                              ;
;     -- 3 input functions                    ; 202                 ; 24                    ; 36                    ; 0                              ;
;     -- <=2 input functions                  ; 185                 ; 46                    ; 35                    ; 0                              ;
;     -- Register only                        ; 97                  ; 1                     ; 14                    ; 0                              ;
;                                             ;                     ;                       ;                       ;                                ;
; Logic elements by mode                      ;                     ;                       ;                       ;                                ;
;     -- normal mode                          ; 304                 ; 118                   ; 116                   ; 0                              ;
;     -- arithmetic mode                      ; 115                 ; 4                     ; 8                     ; 0                              ;
;                                             ;                     ;                       ;                       ;                                ;
; Total registers                             ; 402                 ; 72                    ; 82                    ; 0                              ;
;     -- Dedicated logic registers            ; 402 / 15408 ( 3 % ) ; 72 / 15408 ( < 1 % )  ; 82 / 15408 ( < 1 % )  ; 0 / 15408 ( 0 % )              ;
;                                             ;                     ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 39 / 963 ( 4 % )    ; 16 / 963 ( 2 % )      ; 15 / 963 ( 2 % )      ; 0 / 963 ( 0 % )                ;
;                                             ;                     ;                       ;                       ;                                ;
; Virtual pins                                ; 0                   ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 39                  ; 0                     ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 6 / 112 ( 5 % )     ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 252                 ; 0                     ; 0                     ; 0                              ;
; Total RAM block bits                        ; 36864               ; 0                     ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 4 / 56 ( 7 % )      ; 0 / 56 ( 0 % )        ; 0 / 56 ( 0 % )        ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 3 / 24 ( 12 % )     ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                     ;                       ;                       ;                                ;
; Connections                                 ;                     ;                       ;                       ;                                ;
;     -- Input Connections                    ; 87                  ; 72                    ; 119                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 32                    ; 93                    ; 0                              ;
;     -- Output Connections                   ; 146                 ; 89                    ; 43                    ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 88                    ; 42                    ; 0                              ;
;                                             ;                     ;                       ;                       ;                                ;
; Internal Connections                        ;                     ;                       ;                       ;                                ;
;     -- Total Connections                    ; 3070                ; 648                   ; 708                   ; 5                              ;
;     -- Registered Connections               ; 1258                ; 383                   ; 477                   ; 0                              ;
;                                             ;                     ;                       ;                       ;                                ;
; External Connections                        ;                     ;                       ;                       ;                                ;
;     -- Top                                  ; 0                   ; 116                   ; 117                   ; 0                              ;
;     -- pzdyqx:nabboc                        ; 116                 ; 0                     ; 45                    ; 0                              ;
;     -- sld_hub:auto_hub                     ; 117                 ; 45                    ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                     ; 0                     ; 0                              ;
;                                             ;                     ;                       ;                       ;                                ;
; Partition Interface                         ;                     ;                       ;                       ;                                ;
;     -- Input Ports                          ; 18                  ; 11                    ; 15                    ; 0                              ;
;     -- Output Ports                         ; 26                  ; 4                     ; 33                    ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                     ; 0                     ; 0                              ;
;                                             ;                     ;                       ;                       ;                                ;
; Registered Ports                            ;                     ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                   ; 3                     ; 4                     ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 3                     ; 22                    ; 0                              ;
;                                             ;                     ;                       ;                       ;                                ;
; Port Connectivity                           ;                     ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                     ; 3                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                     ; 1                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 2                     ; 2                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                     ; 21                    ; 0                              ;
+---------------------------------------------+---------------------+-----------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Xin[0]  ; M1    ; 2        ; 0            ; 14           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Xin[10] ; D8    ; 8        ; 14           ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Xin[11] ; C6    ; 8        ; 11           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Xin[1]  ; C8    ; 8        ; 14           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Xin[2]  ; A6    ; 8        ; 9            ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Xin[3]  ; G2    ; 1        ; 0            ; 21           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Xin[4]  ; B6    ; 8        ; 9            ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Xin[5]  ; E8    ; 8        ; 14           ; 29           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Xin[6]  ; B7    ; 8        ; 11           ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Xin[7]  ; G1    ; 1        ; 0            ; 21           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Xin[8]  ; F8    ; 8        ; 14           ; 29           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; Xin[9]  ; A7    ; 8        ; 11           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; clk     ; E1    ; 1        ; 0            ; 14           ; 7            ; 414                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; reset_n ; M2    ; 2        ; 0            ; 14           ; 14           ; 231                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Yout[0]  ; L1    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[10] ; K9    ; 4        ; 23           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[11] ; L9    ; 4        ; 23           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[12] ; K1    ; 2        ; 0            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[13] ; E9    ; 7        ; 21           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[14] ; M9    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[15] ; P8    ; 3        ; 21           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[16] ; R11   ; 4        ; 26           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[17] ; T6    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[18] ; T11   ; 4        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[19] ; T7    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[1]  ; T5    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[20] ; R12   ; 4        ; 26           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[21] ; N9    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[22] ; M8    ; 3        ; 19           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[23] ; L2    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[24] ; R6    ; 3        ; 16           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[2]  ; R10   ; 4        ; 26           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[3]  ; M7    ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[4]  ; L13   ; 5        ; 41           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[5]  ; L8    ; 3        ; 19           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[6]  ; R5    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[7]  ; L3    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[8]  ; R7    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Yout[9]  ; N8    ; 3        ; 19           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L4n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L6p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                                      ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                                      ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                                      ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                                      ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R16n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T17p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; Yout[13]                ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T13p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; Xin[1]                  ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T12n, DATA2                       ; Use as regular IO        ; Xin[5]                  ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T12p, DATA3                       ; Use as regular IO        ; Xin[8]                  ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T11n, PADD18                      ; Use as regular IO        ; Xin[9]                  ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T11p, DATA4                       ; Use as regular IO        ; Xin[6]                  ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T9n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO        ; Xin[2]                  ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T9p, DATA13                       ; Use as regular IO        ; Xin[4]                  ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 7 / 14 ( 50 % )  ; 2.5V          ; --           ;
; 2        ; 6 / 18 ( 33 % )  ; 2.5V          ; --           ;
; 3        ; 11 / 25 ( 44 % ) ; 2.5V          ; --           ;
; 4        ; 8 / 27 ( 30 % )  ; 2.5V          ; --           ;
; 5        ; 1 / 20 ( 5 % )   ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )   ; 2.5V          ; --           ;
; 7        ; 1 / 24 ( 4 % )   ; 2.5V          ; --           ;
; 8        ; 9 / 24 ( 38 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 356        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 358        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 354        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 349        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 339        ; 8        ; Xin[2]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 334        ; 8        ; Xin[9]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 307        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 296        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 292        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 300        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 284        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 301        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 359        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 355        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 351        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 340        ; 8        ; Xin[4]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 335        ; 8        ; Xin[6]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 308        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 297        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 293        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 282        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 285        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 241        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 338        ; 8        ; Xin[11]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 329        ; 8        ; Xin[1]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 309        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 281        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 274        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 357        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 352        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 330        ; 8        ; Xin[10]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 310        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 278        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 261        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 39         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 348        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 345        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 332        ; 8        ; Xin[5]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 315        ; 7        ; Yout[13]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 290        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 289        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 226        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 333        ; 8        ; Xin[8]                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 306        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F15      ; 240        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 27         ; 1        ; Xin[7]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 24         ; 1        ; Xin[3]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 235        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 34         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 33         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 36         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 35         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 55         ; 2        ; Yout[12]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ; 138        ; 4        ; Yout[10]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K10      ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 58         ; 2        ; Yout[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 57         ; 2        ; Yout[23]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 51         ; 2        ; Yout[7]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 128        ; 3        ; Yout[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L9       ; 139        ; 4        ; Yout[11]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L10      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 203        ; 5        ; Yout[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 41         ; 2        ; Xin[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 40         ; 2        ; reset_n                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 120        ; 3        ; Yout[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M8       ; 131        ; 3        ; Yout[22]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M9       ; 140        ; 4        ; Yout[14]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 132        ; 3        ; Yout[9]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 141        ; 4        ; Yout[21]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 133        ; 3        ; Yout[15]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 121        ; 3        ; Yout[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R6       ; 123        ; 3        ; Yout[24]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 126        ; 3        ; Yout[8]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R8       ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 143        ; 4        ; Yout[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 145        ; 4        ; Yout[16]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 147        ; 4        ; Yout[20]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 101        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 122        ; 3        ; Yout[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T6       ; 124        ; 3        ; Yout[17]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 127        ; 3        ; Yout[19]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 144        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 146        ; 4        ; Yout[18]                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 149        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                               ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                 ; Library Name ;
+--------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FirIPCore                                                               ; 777 (4)     ; 556 (3)                   ; 0 (0)         ; 252         ; 4    ; 6            ; 0       ; 3         ; 39   ; 0            ; 221 (1)      ; 112 (0)           ; 444 (3)          ; |FirIPCore                                                                                                                                                                                          ;              ;
;    |fir:u0|                                                              ; 512 (0)     ; 399 (0)                   ; 0 (0)         ; 252         ; 4    ; 6            ; 0       ; 3         ; 0    ; 0            ; 113 (0)      ; 97 (0)            ; 302 (0)          ; |FirIPCore|fir:u0                                                                                                                                                                                   ;              ;
;       |fir_ast:fir_ast_inst|                                             ; 512 (0)     ; 399 (0)                   ; 0 (0)         ; 252         ; 4    ; 6            ; 0       ; 3         ; 0    ; 0            ; 113 (0)      ; 97 (0)            ; 302 (0)          ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst                                                                                                                                                              ;              ;
;          |auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl|       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl                                                                                                      ;              ;
;          |auk_dspip_avalon_streaming_sink_fir_121:sink|                  ; 55 (34)     ; 34 (18)                   ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (4)        ; 12 (12)           ; 34 (18)          ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink                                                                                                                 ;              ;
;             |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                    ; 21 (0)      ; 16 (0)                    ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 16 (0)           ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                         ;              ;
;                |scfifo_8hh1:auto_generated|                              ; 21 (2)      ; 16 (1)                    ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (1)        ; 0 (0)             ; 16 (1)           ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated                                              ;              ;
;                   |a_dpfifo_3s81:dpfifo|                                 ; 19 (11)     ; 15 (7)                    ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 15 (7)           ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo                         ;              ;
;                      |altsyncram_osf1:FIFOram|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 96          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|altsyncram_osf1:FIFOram ;              ;
;                      |cntr_ao7:usedw_counter|                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_ao7:usedw_counter  ;              ;
;                      |cntr_tnb:rd_ptr_msb|                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_tnb:rd_ptr_msb     ;              ;
;                      |cntr_unb:wr_ptr|                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_unb:wr_ptr         ;              ;
;          |auk_dspip_avalon_streaming_source_fir_121:source|              ; 53 (53)     ; 53 (53)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 50 (50)           ; 3 (3)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_121:source                                                                                                             ;              ;
;          |fir_st:fircore|                                                ; 413 (0)     ; 309 (0)                   ; 0 (0)         ; 156         ; 3    ; 6            ; 0       ; 3         ; 0    ; 0            ; 104 (0)      ; 35 (0)            ; 274 (0)          ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore                                                                                                                                               ;              ;
;             |lc_store_cen:Uaccum_reg|                                    ; 26 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 25 (25)          ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg                                                                                                                       ;              ;
;             |lc_store_cen:Udata_comp|                                    ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp                                                                                                                       ;              ;
;             |lc_store_cen:Ures_reg|                                      ; 26 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 25 (25)          ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Ures_reg                                                                                                                         ;              ;
;             |mac_tl:Umtl_0_n|                                            ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n                                                                                                                               ;              ;
;             |mac_tl:Umtl_1_n|                                            ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n                                                                                                                               ;              ;
;             |mac_tl:Umtl_2_n|                                            ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n                                                                                                                               ;              ;
;             |maccum_cen:Usa|                                             ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa                                                                                                                                ;              ;
;             |mcv_ctrl_nc:ctrl|                                           ; 24 (24)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 22 (22)          ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl                                                                                                                              ;              ;
;             |mlu_inf_2reg:Umlu_0_n|                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n                                                                                                                         ;              ;
;                |lpm_mult:Mult0|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0                                                                                                          ;              ;
;                   |mult_t5t:auto_generated|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated                                                                                  ;              ;
;             |mlu_inf_2reg:Umlu_1_n|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n                                                                                                                         ;              ;
;                |lpm_mult:Mult0|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0                                                                                                          ;              ;
;                   |mult_v5t:auto_generated|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated                                                                                  ;              ;
;             |mlu_inf_2reg:Umlu_2_n|                                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 3 (3)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n                                                                                                                         ;              ;
;                |lpm_mult:Mult0|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|lpm_mult:Mult0                                                                                                          ;              ;
;                   |mult_v5t:auto_generated|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|lpm_mult:Mult0|mult_v5t:auto_generated                                                                                  ;              ;
;             |msft_data:tdl_ff_0_ch_0_n|                                  ; 13 (12)     ; 1 (0)                     ; 0 (0)         ; 120         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 1 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n                                                                                                                     ;              ;
;                |altshift_taps:in_reg_rtl_0|                              ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 120         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0                                                                                          ;              ;
;                   |shift_taps_pnm:auto_generated|                        ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 120         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated                                                            ;              ;
;                      |altsyncram_sd81:altsyncram2|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 120         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2                                ;              ;
;                      |cntr_4pf:cntr1|                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|cntr_4pf:cntr1                                             ;              ;
;             |msft_data:tdl_ff_1_ch_0_n|                                  ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_1_ch_0_n                                                                                                                     ;              ;
;             |msft_data:tdl_ff_2_ch_0_n|                                  ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_2_ch_0_n                                                                                                                     ;              ;
;             |msft_data:tdl_ff_3_ch_0_n|                                  ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n                                                                                                                     ;              ;
;             |msft_data:tdl_ff_4_ch_0_n|                                  ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_4_ch_0_n                                                                                                                     ;              ;
;             |msft_data:tdl_ff_5_ch_0_n|                                  ; 20 (12)     ; 4 (0)                     ; 0 (0)         ; 36          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (12)      ; 1 (0)             ; 3 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n                                                                                                                     ;              ;
;                |altshift_taps:in_reg_rtl_0|                              ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 36          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (0)             ; 3 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0                                                                                          ;              ;
;                   |shift_taps_lnm:auto_generated|                        ; 8 (3)       ; 4 (2)                     ; 0 (0)         ; 36          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 1 (1)             ; 3 (1)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated                                                            ;              ;
;                      |altsyncram_rk31:altsyncram4|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|altsyncram_rk31:altsyncram4                                ;              ;
;                      |cntr_6pf:cntr1|                                    ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|cntr_6pf:cntr1                                             ;              ;
;             |msft_lt_32:Ucoef_0_n|                                       ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_0_n                                                                                                                          ;              ;
;             |msft_lt_32:Ucoef_1_n|                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_1_n                                                                                                                          ;              ;
;             |msft_lt_32:Ucoef_2_n|                                       ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 2 (2)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_2_n                                                                                                                          ;              ;
;             |mux_2to1_cen:tdl_mux|                                       ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mux_2to1_cen:tdl_mux                                                                                                                          ;              ;
;             |mux_2to1_comb:sym_mux|                                      ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mux_2to1_comb:sym_mux                                                                                                                         ;              ;
;             |sadd_cen:U_0_sym_add|                                       ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_0_sym_add                                                                                                                          ;              ;
;             |sadd_cen:U_1_sym_add|                                       ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_1_sym_add                                                                                                                          ;              ;
;             |sadd_cen:U_2_sym_add|                                       ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_cen:U_2_sym_add                                                                                                                          ;              ;
;             |sadd_reg_top_cen:Uaddl_0_n_0_n|                             ; 49 (49)     ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 49 (49)          ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n                                                                                                                ;              ;
;             |sadd_reg_top_cen:Uaddl_0_n_1_n|                             ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n                                                                                                                ;              ;
;             |sadd_reg_top_cen:Uaddl_1_n_0_n|                             ; 50 (50)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 25 (25)           ; 25 (25)          ; |FirIPCore|fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n                                                                                                                ;              ;
;    |pzdyqx:nabboc|                                                       ; 123 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (0)       ; 1 (0)             ; 71 (0)           ; |FirIPCore|pzdyqx:nabboc                                                                                                                                                                            ;              ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                     ; 123 (13)    ; 72 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (4)       ; 1 (1)             ; 71 (8)           ; |FirIPCore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                               ;              ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1| ; 53 (23)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (15)      ; 0 (0)             ; 28 (8)           ; |FirIPCore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                 ;              ;
;             |LQYT7093:MBPH5020|                                          ; 30 (30)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 20 (20)          ; |FirIPCore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                               ;              ;
;          |KIFI3548:TPOO7242|                                             ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |FirIPCore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                             ;              ;
;          |LQYT7093:LRYQ7721|                                             ; 22 (22)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (13)          ; |FirIPCore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                             ;              ;
;          |PUDL0439:ESUL0435|                                             ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; |FirIPCore|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                             ;              ;
;    |sld_hub:auto_hub|                                                    ; 138 (1)     ; 82 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (1)       ; 14 (0)            ; 68 (0)           ; |FirIPCore|sld_hub:auto_hub                                                                                                                                                                         ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                     ; 137 (98)    ; 82 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (44)      ; 14 (14)           ; 68 (43)          ; |FirIPCore|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                            ;              ;
;          |sld_rom_sr:hub_info_reg|                                       ; 19 (19)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 9 (9)            ; |FirIPCore|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                    ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                     ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |FirIPCore|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                  ;              ;
+--------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Yout[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Yout[24] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; reset_n  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; Xin[0]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; Xin[1]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Xin[2]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Xin[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Xin[4]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Xin[5]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Xin[6]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Xin[7]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Xin[8]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Xin[9]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; Xin[10]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; Xin[11]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                         ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                                         ;                   ;         ;
; reset_n                                                                                                     ;                   ;         ;
; Xin[0]                                                                                                      ;                   ;         ;
; Xin[1]                                                                                                      ;                   ;         ;
;      - fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[1]         ; 0                 ; 6       ;
; Xin[2]                                                                                                      ;                   ;         ;
;      - fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[2]~feeder  ; 1                 ; 6       ;
; Xin[3]                                                                                                      ;                   ;         ;
;      - fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[3]~feeder  ; 0                 ; 6       ;
; Xin[4]                                                                                                      ;                   ;         ;
;      - fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[4]~feeder  ; 1                 ; 6       ;
; Xin[5]                                                                                                      ;                   ;         ;
;      - fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[5]         ; 1                 ; 6       ;
; Xin[6]                                                                                                      ;                   ;         ;
;      - fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[6]~feeder  ; 1                 ; 6       ;
; Xin[7]                                                                                                      ;                   ;         ;
;      - fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[7]~feeder  ; 1                 ; 6       ;
; Xin[8]                                                                                                      ;                   ;         ;
;      - fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[8]~feeder  ; 0                 ; 6       ;
; Xin[9]                                                                                                      ;                   ;         ;
;      - fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[9]         ; 0                 ; 6       ;
; Xin[10]                                                                                                     ;                   ;         ;
;      - fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[10]        ; 1                 ; 6       ;
; Xin[11]                                                                                                     ;                   ;         ;
;      - fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[11]~feeder ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                 ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                         ; JTAG_X1_Y15_N0     ; 109     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                         ; JTAG_X1_Y15_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                  ; PIN_E1             ; 412     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl|stall_reg                                                                        ; FF_X20_Y11_N11     ; 242     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|Selector4~1                                                                                 ; LCCOMB_X17_Y15_N12 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|data_take                                                                                   ; LCCOMB_X16_Y15_N12 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|_~1 ; LCCOMB_X16_Y15_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|_~4 ; LCCOMB_X17_Y15_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|sink_state.run1                                                                             ; FF_X16_Y15_N27     ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_121:source|Mux1~0                                                                                  ; LCCOMB_X19_Y9_N14  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_121:source|stall_controller_comb~0                                                                 ; LCCOMB_X17_Y15_N2  ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[21]~25                                                                                          ; LCCOMB_X19_Y16_N0  ; 53      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Ures_reg|q[2]~1                                                                                              ; LCCOMB_X20_Y11_N4  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|acc_rst_out                                                                                              ; FF_X20_Y15_N15     ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|coef_ld                                                                                                  ; FF_X20_Y15_N13     ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|sty[1]~1                                                                                                 ; LCCOMB_X19_Y15_N4  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                                  ; LCCOMB_X21_Y27_N4  ; 17      ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_0                                                  ; FF_X11_Y17_N27     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_1                                                  ; FF_X11_Y17_N9      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_2                                                  ; FF_X11_Y16_N27     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_3                                                  ; FF_X10_Y16_N25     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_4                                                  ; FF_X11_Y16_N1      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_5                                                  ; FF_X4_Y14_N3       ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_6                                                  ; FF_X4_Y14_N1       ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                  ; FF_X1_Y14_N17      ; 20      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                               ; FF_X21_Y27_N7      ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:13:QXXQ6833_1                                     ; LCCOMB_X11_Y17_N4  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                              ; LCCOMB_X23_Y20_N8  ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                           ; LCCOMB_X22_Y18_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                ; FF_X21_Y17_N17     ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                               ; FF_X21_Y17_N27     ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                    ; LCCOMB_X23_Y17_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                   ; LCCOMB_X23_Y18_N20 ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                               ; LCCOMB_X21_Y17_N16 ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                               ; LCCOMB_X21_Y17_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; reset_n                                                                                                                                                              ; PIN_M2             ; 113     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; reset_n                                                                                                                                                              ; PIN_M2             ; 119     ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                ; FF_X23_Y20_N29     ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                     ; LCCOMB_X22_Y17_N14 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                       ; LCCOMB_X26_Y18_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                     ; LCCOMB_X24_Y17_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                        ; LCCOMB_X23_Y18_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                       ; LCCOMB_X23_Y18_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                        ; LCCOMB_X22_Y17_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                          ; LCCOMB_X22_Y20_N0  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13                                                                                   ; LCCOMB_X27_Y18_N2  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14                                                                                   ; LCCOMB_X27_Y19_N26 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                 ; LCCOMB_X23_Y20_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~13                                                                  ; LCCOMB_X27_Y19_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~22                                                             ; LCCOMB_X26_Y19_N30 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~23                                                             ; LCCOMB_X26_Y19_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                     ; FF_X23_Y19_N25     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                    ; FF_X24_Y19_N5      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                     ; FF_X23_Y17_N29     ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                     ; FF_X23_Y17_N15     ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                     ; FF_X23_Y20_N19     ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                              ; LCCOMB_X23_Y19_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                    ; FF_X27_Y19_N9      ; 21      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                        ; JTAG_X1_Y15_N0    ; 109     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; clk                                                                                                                 ; PIN_E1            ; 412     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0 ; LCCOMB_X21_Y27_N4 ; 17      ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7 ; FF_X1_Y14_N17     ; 20      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; reset_n                                                                                                             ; PIN_M2            ; 119     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                       ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl|stall_reg                                                                                                              ; 243     ;
; reset_n~input                                                                                                                                                                                              ; 112     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                        ; 88      ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|data_ld                                                                                                                                        ; 73      ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[21]~25                                                                                                                                ; 53      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; 39      ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|coef_ld                                                                                                                                        ; 37      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; 28      ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|acc_rst_out                                                                                                                                    ; 26      ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_121:source|stall_controller_comb~0                                                                                                       ; 26      ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Ures_reg|q[2]~1                                                                                                                                    ; 25      ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_121:source|Mux1~0                                                                                                                        ; 25      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                               ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; 21      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                     ; 19      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                      ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                           ; 15      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                     ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                  ; 14      ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|sink_state.run1                                                                                                                   ; 14      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|BMIN0175[0]                                                                                                                                   ; 13      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                         ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                              ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                          ; 12      ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|data_take                                                                                                                         ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                           ; 11      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                               ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                  ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                  ; 10      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                   ; 10      ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|Selector4~1                                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                  ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                            ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                            ; 9       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                    ; 9       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_0_n|reg3[1]                                                                                                                                    ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                            ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                            ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                            ; 8       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal9~0                                                                        ; 8       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                   ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                         ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                          ; 7       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[0]                                                                                                                                   ; 7       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[6]                                                                                                                                   ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[4]                                                                                                                                   ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[0]                                                                     ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[1]                                                                                                                                   ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                   ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                   ; 6       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_0_n|reg2[0]                                                                                                                                    ; 6       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|coef_reg[0]                                                                                                                               ; 6       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|sink_stall_int~0                                                                                                                  ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~23                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~22                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                      ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[7]                                                                                                                                   ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[5]                                                                                                                                   ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[9]                                                                                                                                   ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[2]                                                                                                                                   ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                 ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[10]                                                                    ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[1]                                                                     ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[4]                                                                     ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[7]                                                                     ; 5       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                            ; 5       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                            ; 5       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                                            ; 5       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_0_n|reg0[10]                                                                                                                                   ; 5       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|tdl_wait[1]                                                                                                                                    ; 5       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a24                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~13                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                      ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|Equal3~0                                                                                                                                      ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[8]                                                                                                                                   ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[10]                                                                                                                                  ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[3]                                                                                                                                   ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal6~0                                                                        ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal3~0                                                                        ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                          ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                     ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                     ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[11]                                                                    ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[14]                                                                    ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[2]                                                                     ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[5]                                                                     ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[8]                                                                     ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|tdl_rdy                                                                                                                                        ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|Selector4~0                                                                                                                       ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|sink_out_state.empty_and_ready                                                                                                    ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[0] ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|sink_start                                                                                                                        ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl|source_stall_reg                                                                                                       ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl|sink_stall_reg                                                                                                         ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a48                                    ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a12                                    ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a25                                    ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a26                                    ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a27                                    ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a28                                    ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a29                                    ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a30                                    ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a31                                    ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a32                                    ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a33                                    ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a34                                    ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a35                                    ; 4       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0                                     ; 4       ;
; ~QIC_CREATED_GND~I                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                           ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|Equal8~0                                                                                                                                      ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|Equal5~0                                                                                                                                      ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[11]                                                                                                                                  ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal0~1                                                                        ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal0~0                                                                        ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Equal0~0                                                                                                                                      ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|AMGP4450                                                                                                                                                        ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[15]                                                                    ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[13]                                                                    ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[12]                                                                    ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[17]                                                                    ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[3]                                                                     ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[6]                                                                     ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[9]                                                                     ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[18]                                                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|rd_ptr_lsb                                ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|sty[1]~1                                                                                                                                       ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_0_n|reg2[1]                                                                                                                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|dffe_af                                                        ; 3       ;
; count[0]                                                                                                                                                                                                   ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[2] ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[1] ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|_~1                                       ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|usedw_is_0_dff                            ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|usedw_is_1_dff                            ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|empty_dff                                 ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a1                                     ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a2                                     ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a3                                     ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a4                                     ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a5                                     ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a6                                     ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a7                                     ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a8                                     ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a9                                     ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a10                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a11                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|altsyncram_rk31:altsyncram4|ram_block5a0                                     ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a37                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a38                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a39                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a40                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a41                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a42                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a43                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a44                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a45                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a46                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a47                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a49                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a50                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a51                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a52                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a53                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a54                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a55                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a56                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a57                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a58                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a59                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a36                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a1                                     ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a2                                     ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a3                                     ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a4                                     ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a5                                     ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a6                                     ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a7                                     ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a8                                     ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a9                                     ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a10                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a11                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a13                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a14                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a15                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a16                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a17                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a18                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a19                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a20                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a21                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a22                                    ; 3       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a23                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                           ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:13:QXXQ6833_1                                                                           ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_0                                                                                        ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_1                                                                                        ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_2                                                                                        ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_3                                                                                        ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_4                                                                                        ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_5                                                                                        ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal12~0                                                                       ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_6                                                                                        ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113~7                                                                                                                                    ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_1                                                                                                                                                      ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                     ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                      ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                     ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                     ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[16]                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|_~4                                       ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|ram_read_address[2]~2                     ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[1]    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|ram_read_address[1]~1                     ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[0]    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|ram_read_address[0]~0                     ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2]        ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1]        ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0]        ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mux_2to1_comb:sym_mux|data_out[11]~11                                                                                                                           ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q[11]                                                                                                                                   ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_1_n|reg0[2]                                                                                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_0_n|reg0[1]                                                                                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_2_n|reg0[0]                                                                                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_2_n|reg1[6]                                                                                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_2_n|reg0[5]                                                                                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_0_n|reg1[0]                                                                                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_1_n|reg1[2]                                                                                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[23]                                                                                                                      ; 2       ;
; count[1]                                                                                                                                                                                                   ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|tdl_wait[3]                                                                                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_ready_s                                                                                                                   ; 2       ;
; ast_sink_valid                                                                                                                                                                                             ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|tdl_wait[2]                                                                                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|sink_stall_s                                                                                                                      ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|sink_out_state.normal                                                                                                             ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|done_int                                                                                                                                       ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|done                                                                                                                                           ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_121:source|valid_ctrl_int                                                                                                                ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|cntr_6pf:cntr1|add_sub6_result_int[2]~4                                      ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|sty[4]                                                                                                                                         ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[24]                                                                                                                                   ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[23]                                                                                                                                   ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[22]                                                                                                                                   ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[21]                                                                                                                                   ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[20]                                                                                                                                   ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[19]                                                                                                                                   ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[18]                                                                                                                                   ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[17]                                                                                                                                   ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[16]                                                                                                                                   ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[15]                                                                                                                                   ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[14]                                                                                                                                   ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[13]                                                                                                                                   ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[12]                                                                                                                                   ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[11]                                                                                                                                   ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[10]                                                                                                                                   ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[9]                                                                                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[8]                                                                                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[7]                                                                                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[6]                                                                                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[5]                                                                                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[4]                                                                                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[3]                                                                                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[2]                                                                                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[1]                                                                                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[0]                                                                                                                                    ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[24]                                                                                                                                        ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[23]                                                                                                                                        ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[22]                                                                                                                                        ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[21]                                                                                                                                        ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[20]                                                                                                                                        ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[19]                                                                                                                                        ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[18]                                                                                                                                        ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[17]                                                                                                                                        ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[16]                                                                                                                                        ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[15]                                                                                                                                        ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[14]                                                                                                                                        ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[13]                                                                                                                                        ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[12]                                                                                                                                        ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[11]                                                                                                                                        ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[10]                                                                                                                                        ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[9]                                                                                                                                         ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[8]                                                                                                                                         ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[7]                                                                                                                                         ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[6]                                                                                                                                         ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[5]                                                                                                                                         ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[4]                                                                                                                                         ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[3]                                                                                                                                         ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[2]                                                                                                                                         ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[1]                                                                                                                                         ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|maccum_cen:Usa|accum[0]                                                                                                                                         ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_source_fir_121:source|was_stalled                                                                                                                   ; 2       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl|source_stall_reg~feeder                                                                                                ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                                                  ; 1       ;
; altera_reserved_tck~input                                                                                                                                                                                  ; 1       ;
; altera_reserved_tms~input                                                                                                                                                                                  ; 1       ;
; Xin[11]~input                                                                                                                                                                                              ; 1       ;
; Xin[10]~input                                                                                                                                                                                              ; 1       ;
; Xin[9]~input                                                                                                                                                                                               ; 1       ;
; Xin[8]~input                                                                                                                                                                                               ; 1       ;
; Xin[7]~input                                                                                                                                                                                               ; 1       ;
; Xin[6]~input                                                                                                                                                                                               ; 1       ;
; Xin[5]~input                                                                                                                                                                                               ; 1       ;
; Xin[4]~input                                                                                                                                                                                               ; 1       ;
; Xin[3]~input                                                                                                                                                                                               ; 1       ;
; Xin[2]~input                                                                                                                                                                                               ; 1       ;
; Xin[1]~input                                                                                                                                                                                               ; 1       ;
; Xin[0]~input                                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6                                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~12                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~5                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~5                                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9                                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4                                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3                                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2                                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1                                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0                                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~4                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~12                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~11                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~10                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~7                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~6                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~5                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~4                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~2                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~20                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~18                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~17                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~16                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~15                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~14                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~12                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~11                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                           ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|QXXQ6833_0                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:1:QXXQ6833_1                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:2:QXXQ6833_1                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:3:QXXQ6833_1                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:4:QXXQ6833_1                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:5:QXXQ6833_1                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:6:QXXQ6833_1                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:7:QXXQ6833_1                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:8:QXXQ6833_1                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:9:QXXQ6833_1                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:10:QXXQ6833_1                                                                           ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:11:QXXQ6833_1                                                                           ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:12:QXXQ6833_1                                                                           ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_0~0                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_1~0                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_2~0                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_3~0                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_4~0                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_5~0                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_6~0                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~20                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~12                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~11                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                  ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~10                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                  ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~9                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                  ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~8                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~7                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~6                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~5                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~4                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~3                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113~10                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113~9                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~12                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|Equal6~0                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~11                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~10                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~9                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~8                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~7                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~6                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~5                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~4                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~3                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~2                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|Equal0~4                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal0~6                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal0~5                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal0~4                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal0~3                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~19                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|Equal0~2                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~18                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~17                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~16                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~15                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~14                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~13                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~12                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~11                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~10                                                                     ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~9                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~8                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~7                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~6                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~5                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~4                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~3                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~2                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~1                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113~8                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|Equal0~3                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|Equal0~2                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|Equal0~1                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|Equal0~0                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196~2                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~1                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196~0                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028~3                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028~2                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028~0                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113~6                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|Equal2~2                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|Equal2~1                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638~0                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113~5                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113~4                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113~3                                                                                                                                    ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|Equal2~0                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|Equal0~0                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082~0                                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|AMGP4450~0                                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|tdo~1                                                                                                                                                           ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|tdo~0                                                                                                                                                           ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]~2                                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]~1                                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Add0~8                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Add0~7                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Add0~6                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Add0~5                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Add0~4                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Add0~3                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Add0~2                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Add0~1                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|Add0~0                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]~0                                                                                                                                 ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                   ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|dffe3a[1]~_wirecell                                                          ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|rd_ptr_lsb~0                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|dffe3a[1]~0                                                                  ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_2_n|reg0[6]~1                                                                                                                                  ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_1_n|reg0[2]~0                                                                                                                                  ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_0_n|reg0[1]~1                                                                                                                                  ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_2_n|reg0[0]~0                                                                                                                                  ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_0_n|reg2[1]~1                                                                                                                                  ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_1_n|reg1[2]~0                                                                                                                                  ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_0_n|reg2[0]~0                                                                                                                                  ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_0_n|reg0[10]~0                                                                                                                                 ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|coef_reg[11]~2                                                                                                                            ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|coef_reg[5]~1                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|coef_reg[0]~0                                                                                                                             ; 1       ;
; count[0]~1                                                                                                                                                                                                 ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_ready_s~0                                                                                                                 ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl|stall_reg~0                                                                                                            ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_controller_fir_121:intf_ctrl|sink_stall_reg~0                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|Selector5~2                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|sty~4                                                                                                                                          ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[11]                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[10]                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[9]                                                                                                               ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[8]                                                                                                               ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[7]                                                                                                               ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[6]                                                                                                               ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[5]                                                                                                               ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[4]                                                                                                               ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[3]                                                                                                               ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[2]                                                                                                               ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[1]                                                                                                               ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|cntr_6pf:cntr1|trigger_mux_w[1]~1                                            ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|cntr_6pf:cntr1|trigger_mux_w[0]~0                                            ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|low_addressa[2]                           ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|low_addressa[1]                           ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|low_addressa[0]                           ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|at_sink_data_int[0]                                                                                                               ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|sty~3                                                                                                                                          ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|in_reg~11                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|neinyesfmd~11                                                                                                                     ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|in_reg~10                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|neinyesfmd~10                                                                                                                     ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|in_reg~9                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|neinyesfmd~9                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|in_reg~8                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|neinyesfmd~8                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|in_reg~7                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|neinyesfmd~7                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|in_reg~6                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|neinyesfmd~6                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|in_reg~5                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|neinyesfmd~5                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|in_reg~4                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|neinyesfmd~4                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|in_reg~3                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|neinyesfmd~3                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|in_reg~2                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|neinyesfmd~2                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|in_reg~1                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|neinyesfmd~1                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|dffe3a[1]                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|dffe3a[0]                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|in_reg~0                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|data_ld~0                                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|neinyesfmd~0                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|sty~2                                                                                                                                          ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|sty[3]                                                                                                                                         ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_2_ch_0_n|in_reg~11                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~23                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~22                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_2_ch_0_n|in_reg~10                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~21                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~20                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_2_ch_0_n|in_reg~9                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~19                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~18                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_2_ch_0_n|in_reg~8                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~17                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~16                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_2_ch_0_n|in_reg~7                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~15                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~14                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_2_ch_0_n|in_reg~6                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~13                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~12                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_2_ch_0_n|in_reg~5                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~11                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~10                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_2_ch_0_n|in_reg~4                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~9                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~8                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_2_ch_0_n|in_reg~3                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~7                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~6                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_2_ch_0_n|in_reg~2                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~5                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~4                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_2_ch_0_n|in_reg~1                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~3                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~2                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_2_ch_0_n|in_reg~0                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~1                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_3_ch_0_n|in_reg~0                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_1_ch_0_n|in_reg~11                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_4_ch_0_n|in_reg~11                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_1_ch_0_n|in_reg~10                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_4_ch_0_n|in_reg~10                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_1_ch_0_n|in_reg~9                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_4_ch_0_n|in_reg~9                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_1_ch_0_n|in_reg~8                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_4_ch_0_n|in_reg~8                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_1_ch_0_n|in_reg~7                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_4_ch_0_n|in_reg~7                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_1_ch_0_n|in_reg~6                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_4_ch_0_n|in_reg~6                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_1_ch_0_n|in_reg~5                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_4_ch_0_n|in_reg~5                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_1_ch_0_n|in_reg~4                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_4_ch_0_n|in_reg~4                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_1_ch_0_n|in_reg~3                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_4_ch_0_n|in_reg~3                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_1_ch_0_n|in_reg~2                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_4_ch_0_n|in_reg~2                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_1_ch_0_n|in_reg~1                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_4_ch_0_n|in_reg~1                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_1_ch_0_n|in_reg~0                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_4_ch_0_n|in_reg~0                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q~11                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|in_reg~11                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q~10                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|in_reg~10                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q~9                                                                                                                                     ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|in_reg~9                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q~8                                                                                                                                     ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|in_reg~8                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q~7                                                                                                                                     ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|in_reg~7                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q~6                                                                                                                                     ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|in_reg~6                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q~5                                                                                                                                     ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|in_reg~5                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q~4                                                                                                                                     ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|in_reg~4                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q~3                                                                                                                                     ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|in_reg~3                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q~2                                                                                                                                     ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|in_reg~2                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q~1                                                                                                                                     ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|in_reg~1                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q~0                                                                                                                                     ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|in_reg~0                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|rdy_int~0                                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|sty~0                                                                                                                                          ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|sty[2]                                                                                                                                         ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mux_2to1_comb:sym_mux|data_out[10]~10                                                                                                                           ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mux_2to1_comb:sym_mux|data_out[9]~9                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mux_2to1_comb:sym_mux|data_out[8]~8                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mux_2to1_comb:sym_mux|data_out[7]~7                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mux_2to1_comb:sym_mux|data_out[6]~6                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mux_2to1_comb:sym_mux|data_out[5]~5                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mux_2to1_comb:sym_mux|data_out[4]~4                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mux_2to1_comb:sym_mux|data_out[3]~3                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mux_2to1_comb:sym_mux|data_out[2]~2                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mux_2to1_comb:sym_mux|data_out[1]~1                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mux_2to1_comb:sym_mux|data_out[0]~0                                                                                                                             ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_2_n|reg0[6]                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_0_n|reg0[0]                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_lt_32:Ucoef_0_n|reg1[1]                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q[10]                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q[9]                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q[8]                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q[7]                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q[6]                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q[5]                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q[4]                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q[3]                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q[2]                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q[1]                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Udata_comp|q[0]                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|dly_p~5                                                                                                                                        ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|sty[1]                                                                                                                                         ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|dly_p~4                                                                                                                                        ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|coef_reg[11]                                                                                                                              ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|coef_reg[7]                                                                                                                               ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|coef_reg[6]                                                                                                                               ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|coef_reg[5]                                                                                                                               ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|coef_reg[0]~_Duplicate_3                                                                                                                  ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|dly_p~3                                                                                                                                        ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|dly_p[4]                                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|tdl_rdy~1                                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|tdl_rdy~0                                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|dly_p~2                                                                                                                                        ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|dly_p[3]                                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~24                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~24                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~23                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~23                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~23                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~22                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~22                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~22                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~21                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~21                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~21                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~20                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~20                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~20                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~19                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~19                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~19                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~18                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~18                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~18                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~17                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~17                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~17                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~16                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~16                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~16                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~15                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~15                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~15                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~14                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~14                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~14                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~13                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~13                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~13                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~12                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~12                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~12                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~11                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~11                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~11                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~10                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~10                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~10                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~9                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~9                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~9                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~8                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~8                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~8                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~7                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~7                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~7                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~6                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~6                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~6                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~5                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~5                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~5                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~4                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~4                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~4                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~3                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~3                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~3                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~2                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~2                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~2                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~1                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~1                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~1                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|dffe_af~1                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|dffe_af~0                                                      ; 1       ;
; count[1]~0                                                                                                                                                                                                 ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|tdl_wait~2                                                                                                                                     ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|dd~2                                                                                                                                           ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|dly_p~1                                                                                                                                        ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|dly_p[2]                                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_2_n|neinyesfmd~0                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_1_n|neinyesfmd~0                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mac_tl:Umtl_0_n|neinyesfmd~0                                                                                                                                    ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[24]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[24]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[23]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[23]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[22]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[22]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[22]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[21]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[21]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[21]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[20]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[20]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[20]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[19]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[19]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[19]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[18]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[18]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[18]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[17]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[17]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[17]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[16]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[16]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[16]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[15]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[15]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[15]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[14]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[14]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[14]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[13]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[13]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[13]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[12]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[12]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[12]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[11]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[11]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[11]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[10]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[10]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[10]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[9]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[9]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[9]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[8]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[8]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[8]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[7]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[7]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[7]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[6]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[6]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[6]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[5]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[5]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[5]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[4]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[4]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[4]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[3]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[3]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[3]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[2]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[2]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[2]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[1]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[1]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[1]                                                                                                                       ; 1       ;
; Equal0~0                                                                                                                                                                                                   ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|tdl_wait~1                                                                                                                                     ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|dd~1                                                                                                                                           ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|dd[2]                                                                                                                                          ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|dly_p~0                                                                                                                                        ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|dly_p[1]                                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_1_n|ain_reg[0]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|bin_reg[0]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_0_n_0_n|ain_reg[0]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[24]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[23]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[22]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[21]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[20]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[19]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[18]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[17]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[16]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[15]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[14]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[13]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[12]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[11]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[10]                                                                                                                      ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[9]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[8]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[7]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[6]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[5]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[4]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[3]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[2]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|sadd_reg_top_cen:Uaddl_1_n_0_n|bin_reg[1]                                                                                                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|_~3                                       ; 1       ;
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|sink_comb_update_1~0                                                                                                              ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+
; Name                                                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+
; fir:u0|fir_ast:fir_ast_inst|auk_dspip_avalon_streaming_sink_fir_121:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8hh1:auto_generated|a_dpfifo_3s81:dpfifo|altsyncram_osf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 14           ; 8            ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 112  ; 8                           ; 12                          ; 8                           ; 12                          ; 96                  ; 1    ; None ; M9K_X13_Y17_N0                 ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 60           ; 2            ; 60           ; yes                    ; no                      ; yes                    ; yes                     ; 120  ; 2                           ; 60                          ; 2                           ; 60                          ; 120                 ; 2    ; None ; M9K_X25_Y21_N0, M9K_X25_Y22_N0 ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_5_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_lnm:auto_generated|altsyncram_rk31:altsyncram4|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 3            ; 12           ; 3            ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 36   ; 3                           ; 12                          ; 3                           ; 12                          ; 36                  ; 1    ; None ; M9K_X25_Y23_N0                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 112               ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 56                ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 56                ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 112               ;
; Signed Embedded Multipliers           ; 3           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                 ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|mlu_out[0]                                          ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_0_n|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y14_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|mlu_out[0]                                          ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_1_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y13_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|mlu_out[0]                                          ; Simple Multiplier (18-bit) ; DSPOUT_X18_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mlu_inf_2reg:Umlu_2_n|lpm_mult:Mult0|mult_v5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X18_Y16_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 974 / 47,787 ( 2 % )   ;
; C16 interconnects           ; 23 / 1,804 ( 1 % )     ;
; C4 interconnects            ; 528 / 31,272 ( 2 % )   ;
; Direct links                ; 141 / 47,787 ( < 1 % ) ;
; Global clocks               ; 5 / 20 ( 25 % )        ;
; Local interconnects         ; 368 / 15,408 ( 2 % )   ;
; R24 interconnects           ; 15 / 1,775 ( < 1 % )   ;
; R4 interconnects            ; 620 / 41,310 ( 2 % )   ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.77) ; Number of LABs  (Total = 66) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 5                            ;
; 2                                           ; 4                            ;
; 3                                           ; 2                            ;
; 4                                           ; 0                            ;
; 5                                           ; 2                            ;
; 6                                           ; 1                            ;
; 7                                           ; 1                            ;
; 8                                           ; 6                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 4                            ;
; 13                                          ; 2                            ;
; 14                                          ; 3                            ;
; 15                                          ; 5                            ;
; 16                                          ; 31                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.24) ; Number of LABs  (Total = 66) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 28                           ;
; 1 Clock                            ; 61                           ;
; 1 Clock enable                     ; 31                           ;
; 1 Sync. clear                      ; 4                            ;
; 1 Sync. load                       ; 6                            ;
; 2 Async. clears                    ; 1                            ;
; 2 Clock enables                    ; 14                           ;
; 2 Clocks                           ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 19.61) ; Number of LABs  (Total = 66) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 0                            ;
; 2                                            ; 4                            ;
; 3                                            ; 0                            ;
; 4                                            ; 4                            ;
; 5                                            ; 0                            ;
; 6                                            ; 2                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 1                            ;
; 12                                           ; 4                            ;
; 13                                           ; 1                            ;
; 14                                           ; 2                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 7                            ;
; 20                                           ; 3                            ;
; 21                                           ; 4                            ;
; 22                                           ; 0                            ;
; 23                                           ; 2                            ;
; 24                                           ; 1                            ;
; 25                                           ; 4                            ;
; 26                                           ; 2                            ;
; 27                                           ; 1                            ;
; 28                                           ; 3                            ;
; 29                                           ; 3                            ;
; 30                                           ; 2                            ;
; 31                                           ; 2                            ;
; 32                                           ; 9                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.59) ; Number of LABs  (Total = 66) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 9                            ;
; 2                                               ; 3                            ;
; 3                                               ; 7                            ;
; 4                                               ; 3                            ;
; 5                                               ; 5                            ;
; 6                                               ; 4                            ;
; 7                                               ; 3                            ;
; 8                                               ; 2                            ;
; 9                                               ; 2                            ;
; 10                                              ; 1                            ;
; 11                                              ; 2                            ;
; 12                                              ; 8                            ;
; 13                                              ; 11                           ;
; 14                                              ; 0                            ;
; 15                                              ; 3                            ;
; 16                                              ; 1                            ;
; 17                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.26) ; Number of LABs  (Total = 66) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 4                            ;
; 3                                            ; 7                            ;
; 4                                            ; 4                            ;
; 5                                            ; 0                            ;
; 6                                            ; 2                            ;
; 7                                            ; 1                            ;
; 8                                            ; 2                            ;
; 9                                            ; 3                            ;
; 10                                           ; 3                            ;
; 11                                           ; 2                            ;
; 12                                           ; 3                            ;
; 13                                           ; 2                            ;
; 14                                           ; 1                            ;
; 15                                           ; 3                            ;
; 16                                           ; 3                            ;
; 17                                           ; 1                            ;
; 18                                           ; 0                            ;
; 19                                           ; 6                            ;
; 20                                           ; 3                            ;
; 21                                           ; 2                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 2                            ;
; 28                                           ; 2                            ;
; 29                                           ; 2                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 43        ; 0            ; 0            ; 43        ; 43        ; 0            ; 25           ; 0            ; 0            ; 14           ; 0            ; 25           ; 14           ; 0            ; 0            ; 0            ; 25           ; 0            ; 0            ; 0            ; 0            ; 0            ; 43        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 43           ; 43           ; 43           ; 43           ; 43           ; 0         ; 43           ; 43           ; 0         ; 0         ; 43           ; 18           ; 43           ; 43           ; 29           ; 43           ; 18           ; 29           ; 43           ; 43           ; 43           ; 18           ; 43           ; 43           ; 43           ; 43           ; 43           ; 0         ; 43           ; 43           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Yout[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[9]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[10]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[11]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[12]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[13]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[14]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[15]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[16]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[17]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[18]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[19]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[20]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[21]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[22]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[23]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Yout[24]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset_n             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Xin[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Xin[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Xin[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Xin[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Xin[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Xin[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Xin[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Xin[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Xin[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Xin[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Xin[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Xin[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                        ; Destination Register                                                                                                                                                                     ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|data_ld                                                                                                    ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~porta_datain_reg0 ; 0.068             ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0 ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~porta_datain_reg0 ; 0.068             ;
; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mux_2to1_cen:tdl_mux|data_out[11]                                                                                           ; fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|msft_data:tdl_ff_0_ch_0_n|altshift_taps:in_reg_rtl_0|shift_taps_pnm:auto_generated|altsyncram_sd81:altsyncram2|ram_block3a0~porta_datain_reg0 ; 0.068             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 paths that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Mon Oct 06 10:49:32 2014
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FirIPCore -c FirIPCore
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP4CE15F17C8 for design "FirIPCore"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 39 pins of 39 total pins
    Info (169086): Pin Yout[0] not assigned to an exact location on the device
    Info (169086): Pin Yout[1] not assigned to an exact location on the device
    Info (169086): Pin Yout[2] not assigned to an exact location on the device
    Info (169086): Pin Yout[3] not assigned to an exact location on the device
    Info (169086): Pin Yout[4] not assigned to an exact location on the device
    Info (169086): Pin Yout[5] not assigned to an exact location on the device
    Info (169086): Pin Yout[6] not assigned to an exact location on the device
    Info (169086): Pin Yout[7] not assigned to an exact location on the device
    Info (169086): Pin Yout[8] not assigned to an exact location on the device
    Info (169086): Pin Yout[9] not assigned to an exact location on the device
    Info (169086): Pin Yout[10] not assigned to an exact location on the device
    Info (169086): Pin Yout[11] not assigned to an exact location on the device
    Info (169086): Pin Yout[12] not assigned to an exact location on the device
    Info (169086): Pin Yout[13] not assigned to an exact location on the device
    Info (169086): Pin Yout[14] not assigned to an exact location on the device
    Info (169086): Pin Yout[15] not assigned to an exact location on the device
    Info (169086): Pin Yout[16] not assigned to an exact location on the device
    Info (169086): Pin Yout[17] not assigned to an exact location on the device
    Info (169086): Pin Yout[18] not assigned to an exact location on the device
    Info (169086): Pin Yout[19] not assigned to an exact location on the device
    Info (169086): Pin Yout[20] not assigned to an exact location on the device
    Info (169086): Pin Yout[21] not assigned to an exact location on the device
    Info (169086): Pin Yout[22] not assigned to an exact location on the device
    Info (169086): Pin Yout[23] not assigned to an exact location on the device
    Info (169086): Pin Yout[24] not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin reset_n not assigned to an exact location on the device
    Info (169086): Pin Xin[0] not assigned to an exact location on the device
    Info (169086): Pin Xin[1] not assigned to an exact location on the device
    Info (169086): Pin Xin[2] not assigned to an exact location on the device
    Info (169086): Pin Xin[3] not assigned to an exact location on the device
    Info (169086): Pin Xin[4] not assigned to an exact location on the device
    Info (169086): Pin Xin[5] not assigned to an exact location on the device
    Info (169086): Pin Xin[6] not assigned to an exact location on the device
    Info (169086): Pin Xin[7] not assigned to an exact location on the device
    Info (169086): Pin Xin[8] not assigned to an exact location on the device
    Info (169086): Pin Xin[9] not assigned to an exact location on the device
    Info (169086): Pin Xin[10] not assigned to an exact location on the device
    Info (169086): Pin Xin[11] not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'FirIPCore.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000       tS_CLK
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node reset_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|data_ld
        Info (176357): Destination node fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|dly_p[5]
        Info (176357): Destination node fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|mcv_ctrl_nc:ctrl|sty[4]
        Info (176357): Destination node fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[0]
        Info (176357): Destination node fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[1]
        Info (176357): Destination node fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[2]
        Info (176357): Destination node fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[3]
        Info (176357): Destination node fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[4]
        Info (176357): Destination node fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[5]
        Info (176357): Destination node fir:u0|fir_ast:fir_ast_inst|fir_st:fircore|lc_store_cen:Uaccum_reg|q[6]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 59 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 74 registers into blocks of type Embedded multiplier output
    Extra Info (176220): Created 15 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 37 (unused VREF, 2.5V VCCIO, 12 input, 25 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file D:/ModemPrograms/Chapter_4/E4_5_FirIpCore/FirIPCore/output_files/FirIPCore.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 651 megabytes
    Info: Processing ended: Mon Oct 06 10:49:48 2014
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/ModemPrograms/Chapter_4/E4_5_FirIpCore/FirIPCore/output_files/FirIPCore.fit.smsg.


