$date
	Mon Aug 25 15:11:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! y1 $end
$var wire 1 " y0 $end
$var reg 1 # in $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 1 # in $end
$var wire 1 $ sel $end
$var wire 1 ! y1 $end
$var wire 1 " y0 $end
$var wire 1 % n1 $end
$scope module a $end
$var wire 1 $ a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$scope module b $end
$var wire 1 # b $end
$var wire 1 " y $end
$var wire 1 % a $end
$upscope $end
$scope module n $end
$var wire 1 $ a $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
0#
0"
0!
$end
#5
1"
1#
#15
0"
0#
0%
1$
#30
1!
1#
