#Description:-    
##1.This system contains 10 blocks:-       
###1) Clock Domain 1 (REF_CLK)     
####• RegFile     
####• ALU    
####• Clock Gating    
####• SYS_CTRL    
###Clock Domain 2 (UART_CLK)    
####• UART_TX      
####• UART_RX       
####• PULSE_GEN        
####• Clock Dividers      
###Data Synchronizers        
####• RST Synchronizer         
####• Data Synchronizer      
####• ASYNC FIFO       
   
