
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version O-2018.06 for linux64 - May 21, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
################################################################################
## DO NOT EDIT THESE FILES BY HAND
##
## CONFIGURATION HAS BEEN MOVED TO THE MAKEFILE
################################################################################
set search_path [ list "./" "/afs/umich.edu/class/eecs470/lib/synopsys/" ]
./ /afs/umich.edu/class/eecs470/lib/synopsys/
set target_library "lec25dscc25_TT.db"
lec25dscc25_TT.db
set link_library [concat  "*" $target_library]
* lec25dscc25_TT.db
#/***********************************************************/
#/* Set some flags to suppress warnings we don't care about */
set suppress_errors [concat $suppress_errors "UID-401"]
UID-401
suppress_message {"VER-130"}
#/***********************************************************/
#/* The following lines are set from environment variables
#/* automatically by the Makefile
#/***********************************************************/
lappend search_path ../
./ /afs/umich.edu/class/eecs470/lib/synopsys/ ../
set headers [getenv HEADERS]
sys_defs.svh ISA.svh
set sources [getenv FU_SYNFILES]
verilog/utility/wand_sel.v	verilog/utility/ps.v	verilog/func/functional_unit.sv	verilog/func/adder.sv	verilog/func/branch.sv	verilog/lsq.sv	verilog/func/mult.sv
read_file -f sverilog [list ${headers} ${sources}]
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Loading sverilog files: '/afs/umich.edu/user/b/r/brenf/group9w20/sys_defs.svh' '/afs/umich.edu/user/b/r/brenf/group9w20/ISA.svh' '/afs/umich.edu/user/b/r/brenf/group9w20/verilog/utility/wand_sel.v' '/afs/umich.edu/user/b/r/brenf/group9w20/verilog/utility/ps.v' '/afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/functional_unit.sv' '/afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/adder.sv' '/afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/branch.sv' '/afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv' '/afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/mult.sv' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /afs/umich.edu/user/b/r/brenf/group9w20/sys_defs.svh
Compiling source file /afs/umich.edu/user/b/r/brenf/group9w20/ISA.svh
Compiling source file /afs/umich.edu/user/b/r/brenf/group9w20/verilog/utility/wand_sel.v
Compiling source file /afs/umich.edu/user/b/r/brenf/group9w20/verilog/utility/ps.v
Module 'wand_sel' was not elaborated because it contains the 'template' attribute.  Instead, it has been saved as a template.
Compiling source file /afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/functional_unit.sv
Module 'priority_selector' was not elaborated because it contains the 'template' attribute.  Instead, it has been saved as a template.
Compiling source file /afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/adder.sv
Compiling source file /afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/branch.sv
Compiling source file /afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv
Compiling source file /afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/mult.sv
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/mult.sv:132: Parameter keyword used in local parameter declaration. (VER-329)
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/adder.sv:15: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/adder.sv:16: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/adder.sv:35: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 24 in file
	'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/adder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine adder_fu line 24 in file
		'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/adder.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       out_reg       | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine adder_fu line 39 in file
		'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/adder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    cur_instr_reg    | Flip-flop |  113  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/adder.sv:24: Netlist for always_comb block contains a latch. (ELAB-974)
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/branch.sv:15: unsigned to signed assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/branch.sv:16: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 21 in file
	'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/branch.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            22            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine branch_fu line 21 in file
		'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/branch.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       out_reg       | Latch |  71   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine branch_fu line 78 in file
		'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/branch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    cur_instr_reg    | Flip-flop |  139  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/branch.sv:21: Netlist for always_comb block contains a latch. (ELAB-974)
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv:131: signed to unsigned assignment occurs. (VER-318)
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv:195: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv:196: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv:199: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv:203: signed to unsigned conversion occurs. (VER-318)
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv:236: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mem_fu line 86 in file
		'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       out_reg       | Latch |  304  |  Y  | N  | N  | N  | -  | -  | -  |
|   n_lsq_idxs_reg    | Latch |  12   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine mem_fu line 284 in file
		'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
|   store_queue_reg   | Flip-flop |  848  |  Y  | N  | N  | N  | Y  | N  | N  |
|   load_queue_reg    | Flip-flop |  960  |  Y  | N  | N  | N  | Y  | N  | N  |
|    str_head_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|    str_tail_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|    cur_instr_reg    | Flip-flop |  424  |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    mem_fu/51     |   8    |    1    |      3       |
|    mem_fu/167    |   8    |   64    |      3       |
|    mem_fu/167    |   8    |   64    |      3       |
|    mem_fu/167    |   8    |   64    |      3       |
|    mem_fu/167    |   8    |   64    |      3       |
|    mem_fu/205    |   8    |    1    |      3       |
|    mem_fu/206    |   8    |   32    |      3       |
|    mem_fu/205    |   8    |    1    |      3       |
|    mem_fu/206    |   8    |   32    |      3       |
|    mem_fu/205    |   8    |    1    |      3       |
|    mem_fu/206    |   8    |   32    |      3       |
|    mem_fu/205    |   8    |    1    |      3       |
|    mem_fu/206    |   8    |   32    |      3       |
|    mem_fu/205    |   8    |    1    |      3       |
|    mem_fu/206    |   8    |   32    |      3       |
|    mem_fu/205    |   8    |    1    |      3       |
|    mem_fu/206    |   8    |   32    |      3       |
|    mem_fu/205    |   8    |    1    |      3       |
|    mem_fu/206    |   8    |   32    |      3       |
|    mem_fu/205    |   8    |    1    |      3       |
|    mem_fu/206    |   8    |   32    |      3       |
|    mem_fu/216    |   8    |    1    |      3       |
|    mem_fu/216    |   8    |    1    |      3       |
|    mem_fu/216    |   8    |    1    |      3       |
|    mem_fu/216    |   8    |    1    |      3       |
|    mem_fu/238    |   8    |    1    |      3       |
|    mem_fu/242    |   8    |    5    |      3       |
|    mem_fu/243    |   8    |   32    |      3       |
======================================================
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/lsq.sv:86: Netlist for always_comb block contains a latch. (ELAB-974)

Statistics for case statements in always block at line 38 in file
	'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/mult.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine mult_fu line 38 in file
		'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/mult.sv'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|       out_reg       | Latch |  32   |  Y  | N  | N  | N  | -  | -  | -  |
|      sign_reg       | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine mult_fu line 56 in file
		'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    cur_instr_reg    | Flip-flop |  107  |  Y  | N  | N  | N  | N  | N  | N  |
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     m_reset_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/mult.sv:38: Netlist for always_comb block contains a latch. (ELAB-974)

Inferred memory devices in process
	in routine mult_stage line 145 in file
		'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   prod_in_reg_reg   | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|  partial_prod_reg   | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|   mplier_out_reg    | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|    mcand_out_reg    | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mult_stage line 153 in file
		'/afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/functional_unit.db:functional_unit'
Loaded 7 designs.
Current design is 'functional_unit'.
functional_unit adder_fu branch_fu mem_fu mult_fu mult mult_stage
set design_name functional_unit
functional_unit
set clock_name [getenv CLOCK_NET_NAME]
clock
set reset_name [getenv RESET_NET_NAME]
reset
set CLK_PERIOD [getenv CLOCK_PERIOD]
10	
#/***********************************************************/
#/* The rest of this file may be left alone for most small  */
#/* to moderate sized designs.  You may need to alter it    */
#/* when synthesizing your final project.                   */
#/***********************************************************/
set SYN_DIR ./
./
#/***********************************************************/
#/* Set some flags for optimisation */
set compile_top_all_paths "true"
true
set auto_wire_load_selection "false"
false
set compile_seqmap_synchronous_extraction "true"
true
# uncomment this and change number appropriately if on multi-core machine
#set_host_options -max_cores 2
#/***********************************************************/
#/*  Clk Periods/uncertainty/transition                     */
set CLK_TRANSITION 0.1
0.1
set CLK_UNCERTAINTY 0.1
0.1
set CLK_LATENCY 0.1
0.1
#/* Input/output Delay values */
set AVG_INPUT_DELAY 0.1
0.1
set AVG_OUTPUT_DELAY 0.1
0.1
#/* Critical Range (ns) */
set CRIT_RANGE 1.0
1.0
#/***********************************************************/
#/* Design Constrains: Not all used                         */
set MAX_TRANSITION 1.0
1.0
set FAST_TRANSITION 0.1
0.1
set MAX_FANOUT 32
32
set MID_FANOUT 8
8
set LOW_FANOUT 1
1
set HIGH_DRIVE 0
0
set HIGH_LOAD 1.0
1.0
set AVG_LOAD 0.1
0.1
set AVG_FANOUT_LOAD 10
10
#/***********************************************************/
#/*BASIC_INPUT = cb18os120_tsmc_max/nd02d1/A1
#BASIC_OUTPUT = cb18os120_tsmc_max/nd02d1/ZN*/
set DRIVING_CELL dffacs1
dffacs1
#/* DONT_USE_LIST = {   } */
#/*************operation cons**************/
#/*OP_WCASE = WCCOM;
#OP_BCASE = BCCOM;*/
set WIRE_LOAD "tsmcwire"
tsmcwire
set LOGICLIB lec25dscc25_TT
lec25dscc25_TT
#/*****************************/
#/* Sourcing the file that sets the Search path and the libraries(target,link) */
set sys_clk $clock_name
clock
set netlist_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".vg"]
./functional_unit.vg
set ddc_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".ddc"]
./functional_unit.ddc
set rep_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".rep"]
./functional_unit.rep
set dc_shell_status [ set chk_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".chk"] ]
./functional_unit.chk
#/* if we didnt find errors at this point, run */
if {  $dc_shell_status != [list] } {
   current_design $design_name
  link
  set_wire_load_model -name $WIRE_LOAD -lib $LOGICLIB $design_name
  set_wire_load_mode top
  set_fix_multiple_port_nets -outputs -buffer_constants
  create_clock -period $CLK_PERIOD -name $sys_clk [find port $sys_clk]
  set_clock_uncertainty $CLK_UNCERTAINTY $sys_clk
  set_fix_hold $sys_clk
  group_path -from [all_inputs] -name input_grp
  group_path -to [all_outputs] -name output_grp
  set_driving_cell  -lib_cell $DRIVING_CELL [all_inputs]
  remove_driving_cell [find port $sys_clk]
  set_fanout_load $AVG_FANOUT_LOAD [all_outputs]
  set_load $AVG_LOAD [all_outputs]
  set_input_delay $AVG_INPUT_DELAY -clock $sys_clk [all_inputs]
  remove_input_delay -clock $sys_clk [find port $sys_clk]
  set_output_delay $AVG_OUTPUT_DELAY -clock $sys_clk [all_outputs]
  set_dont_touch $reset_name
  set_resistance 0 $reset_name
  set_drive 0 $reset_name
  set_critical_range $CRIT_RANGE [current_design]
  set_max_delay $CLK_PERIOD [all_outputs]
  set MAX_FANOUT $MAX_FANOUT
  set MAX_TRANSITION $MAX_TRANSITION
  uniquify
  ungroup -all #-flatten
  redirect $chk_file { check_design }
  compile -map_effort medium
  write -hier -format verilog -output $netlist_file $design_name
  write -hier -format ddc -output $ddc_file $design_name
  redirect $rep_file { report_design -nosplit }
  redirect -append $rep_file { report_area }
  redirect -append $rep_file { report_timing -max_paths 2 -input_pins -nets -transition_time -nosplit }
  redirect -append $rep_file { report_constraint -max_delay -verbose -nosplit }
  remove_design -all
  read_file -format verilog $netlist_file
  current_design $design_name
  redirect -append $rep_file { report_reference -nosplit }
  quit
} else {
   quit
}
Current design is 'functional_unit'.

  Linking design 'functional_unit'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (7 designs)               /afs/umich.edu/user/b/r/brenf/group9w20/verilog/func/functional_unit.db, etc
  lec25dscc25_TT (library)    /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db

Information: Building the design 'priority_selector' instantiated from design 'functional_unit' with
	the parameters "4,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'priority_selector' instantiated from design 'mem_fu' with
	the parameters "4,8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'wand_sel' instantiated from design 'priority_selector_REQS4_WIDTH16' with
	the parameters "16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'wand_sel' instantiated from design 'priority_selector_REQS4_WIDTH8' with
	the parameters "8". (HDL-193)
Presto compilation completed successfully.
Current design is 'functional_unit'.
Information: Uniquified 4 instances of design 'adder_fu'. (OPT-1056)
Information: Uniquified 4 instances of design 'branch_fu'. (OPT-1056)
Information: Uniquified 4 instances of design 'mult_fu'. (OPT-1056)
Information: Uniquified 4 instances of design 'mult'. (OPT-1056)
Information: Uniquified 16 instances of design 'mult_stage'. (OPT-1056)
Information: Uniquified 2 instances of design 'priority_selector_REQS4_WIDTH8'. (OPT-1056)
Information: Uniquified 4 instances of design 'wand_sel_WIDTH16'. (OPT-1056)
Information: Uniquified 8 instances of design 'wand_sel_WIDTH8'. (OPT-1056)
Warning: Can't find cell '#-flatten' in design 'functional_unit'. (UID-95)
Error: Value for list 'cell_list' must have 1 elements. (CMD-036)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 1624 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'wand_sel_WIDTH16_0'
  Processing 'priority_selector_REQS4_WIDTH16'
  Processing 'wand_sel_WIDTH8_0'
  Processing 'priority_selector_REQS4_WIDTH8_0'
  Processing 'priority_selector_REQS4_WIDTH8_1'
  Processing 'mem_fu'
Information: The register 'store_queue_reg[7][sent_to_mem]' will be removed. (OPT-1207)
Information: The register 'store_queue_reg[7][ready_for_mem]' will be removed. (OPT-1207)
Information: The register 'store_queue_reg[6][sent_to_mem]' will be removed. (OPT-1207)
Information: The register 'store_queue_reg[6][ready_for_mem]' will be removed. (OPT-1207)
Information: The register 'store_queue_reg[5][sent_to_mem]' will be removed. (OPT-1207)
Information: The register 'store_queue_reg[5][ready_for_mem]' will be removed. (OPT-1207)
Information: The register 'store_queue_reg[4][sent_to_mem]' will be removed. (OPT-1207)
Information: The register 'store_queue_reg[4][ready_for_mem]' will be removed. (OPT-1207)
Information: The register 'store_queue_reg[3][sent_to_mem]' will be removed. (OPT-1207)
Information: The register 'store_queue_reg[3][ready_for_mem]' will be removed. (OPT-1207)
Information: The register 'store_queue_reg[2][sent_to_mem]' will be removed. (OPT-1207)
Information: The register 'store_queue_reg[2][ready_for_mem]' will be removed. (OPT-1207)
Information: The register 'store_queue_reg[1][sent_to_mem]' will be removed. (OPT-1207)
Information: The register 'store_queue_reg[1][ready_for_mem]' will be removed. (OPT-1207)
Information: The register 'store_queue_reg[0][sent_to_mem]' will be removed. (OPT-1207)
Information: The register 'store_queue_reg[0][ready_for_mem]' will be removed. (OPT-1207)
Information: The register 'load_queue_reg[7][sent_to_mem]' will be removed. (OPT-1207)
Information: The register 'load_queue_reg[7][ready_for_mem]' will be removed. (OPT-1207)
Information: The register 'load_queue_reg[6][sent_to_mem]' will be removed. (OPT-1207)
Information: The register 'load_queue_reg[6][ready_for_mem]' will be removed. (OPT-1207)
Information: The register 'load_queue_reg[5][sent_to_mem]' will be removed. (OPT-1207)
Information: The register 'load_queue_reg[5][ready_for_mem]' will be removed. (OPT-1207)
Information: The register 'load_queue_reg[4][sent_to_mem]' will be removed. (OPT-1207)
Information: The register 'load_queue_reg[4][ready_for_mem]' will be removed. (OPT-1207)
Information: The register 'load_queue_reg[3][sent_to_mem]' will be removed. (OPT-1207)
Information: The register 'load_queue_reg[3][ready_for_mem]' will be removed. (OPT-1207)
Information: The register 'load_queue_reg[2][sent_to_mem]' will be removed. (OPT-1207)
Information: The register 'load_queue_reg[2][ready_for_mem]' will be removed. (OPT-1207)
Information: The register 'load_queue_reg[1][sent_to_mem]' will be removed. (OPT-1207)
Information: The register 'load_queue_reg[1][ready_for_mem]' will be removed. (OPT-1207)
Information: The register 'load_queue_reg[0][sent_to_mem]' will be removed. (OPT-1207)
Information: The register 'load_queue_reg[0][ready_for_mem]' will be removed. (OPT-1207)
  Processing 'branch_fu_3'
  Processing 'mult_stage_12'
Information: The register 'mplier_out_reg[63]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[62]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[61]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[60]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[59]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[58]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[57]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[56]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[55]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[54]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[53]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[52]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[51]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'mplier_out_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mcand_out_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'mult_3'
  Processing 'mult_fu_3'
  Processing 'mult_2'
  Processing 'mult_fu_2'
  Processing 'adder_fu_3'
  Processing 'functional_unit'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mem_fu_DW01_add_0'
  Processing 'mem_fu_DW01_cmp6_0'
  Processing 'mem_fu_DW01_cmp6_1'
  Processing 'mem_fu_DW01_cmp6_2'
  Processing 'mem_fu_DW01_cmp6_3'
  Processing 'mem_fu_DW01_cmp6_4'
  Processing 'mem_fu_DW01_cmp6_5'
  Processing 'mem_fu_DW01_cmp6_6'
  Processing 'mem_fu_DW01_cmp6_7'
  Processing 'mem_fu_DW01_cmp6_8'
  Processing 'mem_fu_DW01_cmp6_9'
  Processing 'mem_fu_DW01_cmp6_10'
  Processing 'mem_fu_DW01_cmp6_11'
  Processing 'mem_fu_DW01_cmp6_12'
  Processing 'mem_fu_DW01_cmp6_13'
  Processing 'mem_fu_DW01_cmp6_14'
  Processing 'mem_fu_DW01_cmp6_15'
  Processing 'mem_fu_DW01_cmp6_16'
  Processing 'mem_fu_DW01_cmp6_17'
  Processing 'mem_fu_DW01_cmp6_18'
  Processing 'mem_fu_DW01_cmp6_19'
  Processing 'mem_fu_DW01_cmp6_20'
  Processing 'mem_fu_DW01_cmp6_21'
  Processing 'mem_fu_DW01_cmp6_22'
  Processing 'mem_fu_DW01_cmp6_23'
  Processing 'mem_fu_DW01_cmp6_24'
  Processing 'mem_fu_DW01_cmp6_25'
  Processing 'mem_fu_DW01_cmp6_26'
  Processing 'mem_fu_DW01_cmp6_27'
  Processing 'mem_fu_DW01_cmp6_28'
  Processing 'mem_fu_DW01_cmp6_29'
  Processing 'mem_fu_DW01_cmp6_30'
  Processing 'mem_fu_DW01_cmp6_31'
  Processing 'mem_fu_DW01_cmp6_32'
  Processing 'mem_fu_DW01_cmp6_33'
  Processing 'mem_fu_DW01_cmp6_34'
  Processing 'mem_fu_DW01_cmp6_35'
  Processing 'mem_fu_DW01_cmp6_36'
  Processing 'mem_fu_DW01_cmp6_37'
  Processing 'mem_fu_DW01_cmp6_38'
  Processing 'mem_fu_DW01_cmp6_39'
  Processing 'mem_fu_DW01_cmp6_40'
  Processing 'mem_fu_DW01_cmp6_41'
  Processing 'mem_fu_DW01_cmp6_42'
  Processing 'mem_fu_DW01_cmp6_43'
  Processing 'mem_fu_DW01_cmp6_44'
  Processing 'mem_fu_DW01_cmp6_45'
  Processing 'mem_fu_DW01_cmp6_46'
  Processing 'mem_fu_DW01_cmp6_47'
  Processing 'mem_fu_DW01_cmp6_48'
  Processing 'mem_fu_DW01_cmp6_49'
  Processing 'mem_fu_DW01_cmp6_50'
  Processing 'mem_fu_DW01_cmp6_51'
  Processing 'mem_fu_DW01_cmp6_52'
  Processing 'mem_fu_DW01_cmp6_53'
  Processing 'mem_fu_DW01_cmp6_54'
  Processing 'mem_fu_DW01_cmp6_55'
  Processing 'mem_fu_DW01_cmp6_56'
  Processing 'mem_fu_DW01_cmp6_57'
  Processing 'mem_fu_DW01_cmp6_58'
  Processing 'mem_fu_DW01_cmp6_59'
  Processing 'mem_fu_DW01_cmp6_60'
  Processing 'mem_fu_DW01_cmp6_61'
  Processing 'mem_fu_DW01_cmp6_62'
  Processing 'mem_fu_DW01_cmp6_63'
  Processing 'mem_fu_DW01_add_1'
  Processing 'mem_fu_DW01_add_2'
  Processing 'mem_fu_DW01_add_3'
  Processing 'mem_fu_DW01_add_4'
  Processing 'mem_fu_DW01_add_5'
  Processing 'mem_fu_DW01_add_6'
  Processing 'mem_fu_DW01_add_7'
  Processing 'mem_fu_DW01_add_8'
  Processing 'mem_fu_DW01_add_9'
  Processing 'mem_fu_DW01_add_10'
  Processing 'mem_fu_DW01_add_11'
  Processing 'mem_fu_DW01_add_12'
  Processing 'branch_fu_3_DW01_add_0'
  Processing 'branch_fu_3_DW01_add_1'
  Processing 'branch_fu_3_DW01_add_2'
  Processing 'branch_fu_3_DW01_cmp2_0'
  Processing 'branch_fu_3_DW01_cmp6_0'
  Processing 'branch_fu_2_DW01_add_0'
  Processing 'branch_fu_2_DW01_add_1'
  Processing 'branch_fu_2_DW01_add_2'
  Processing 'branch_fu_2_DW01_cmp2_0'
  Processing 'branch_fu_2_DW01_cmp6_0'
  Processing 'branch_fu_1_DW01_add_0'
  Processing 'branch_fu_1_DW01_add_1'
  Processing 'branch_fu_1_DW01_add_2'
  Processing 'branch_fu_1_DW01_cmp2_0'
  Processing 'branch_fu_1_DW01_cmp6_0'
  Processing 'branch_fu_0_DW01_add_0'
  Processing 'branch_fu_0_DW01_add_1'
  Processing 'branch_fu_0_DW01_add_2'
  Processing 'branch_fu_0_DW01_cmp2_0'
  Processing 'branch_fu_0_DW01_cmp6_0'
  Processing 'mult_fu_3_DW01_add_0'
  Processing 'mult_stage_12_DW01_add_0'
  Processing 'mult_stage_13_DW01_add_0'
  Processing 'mult_stage_14_DW01_add_0'
  Processing 'mult_stage_15_DW01_add_0'
  Processing 'mult_fu_2_DW01_add_0'
  Processing 'mult_stage_8_DW01_add_0'
  Processing 'mult_stage_9_DW01_add_0'
  Processing 'mult_stage_10_DW01_add_0'
  Processing 'mult_stage_11_DW01_add_0'
  Processing 'mult_fu_1_DW01_add_0'
  Processing 'mult_stage_4_DW01_add_0'
  Processing 'mult_stage_5_DW01_add_0'
  Processing 'mult_stage_6_DW01_add_0'
  Processing 'mult_stage_7_DW01_add_0'
  Processing 'mult_fu_0_DW01_add_0'
  Processing 'mult_stage_0_DW01_add_0'
  Processing 'mult_stage_1_DW01_add_0'
  Processing 'mult_stage_2_DW01_add_0'
  Processing 'mult_stage_3_DW01_add_0'
  Processing 'adder_fu_3_DW_rash_0'
  Processing 'adder_fu_3_DW_rash_1'
  Processing 'adder_fu_3_DW01_ash_0'
  Processing 'adder_fu_3_DW01_cmp2_0'
  Processing 'adder_fu_3_DW01_cmp2_1'
  Processing 'adder_fu_3_DW01_sub_0'
  Processing 'adder_fu_3_DW01_add_0'
  Processing 'adder_fu_3_DW01_add_1'
  Processing 'adder_fu_2_DW_rash_0'
  Processing 'adder_fu_2_DW_rash_1'
  Processing 'adder_fu_2_DW01_ash_0'
  Processing 'adder_fu_2_DW01_cmp2_0'
  Processing 'adder_fu_2_DW01_cmp2_1'
  Processing 'adder_fu_2_DW01_sub_0'
  Processing 'adder_fu_2_DW01_add_0'
  Processing 'adder_fu_2_DW01_add_1'
  Processing 'adder_fu_1_DW_rash_0'
  Processing 'adder_fu_1_DW_rash_1'
  Processing 'adder_fu_1_DW01_ash_0'
  Processing 'adder_fu_1_DW01_cmp2_0'
  Processing 'adder_fu_1_DW01_cmp2_1'
  Processing 'adder_fu_1_DW01_sub_0'
  Processing 'adder_fu_1_DW01_add_0'
  Processing 'adder_fu_1_DW01_add_1'
  Processing 'adder_fu_0_DW_rash_0'
  Processing 'adder_fu_0_DW_rash_1'
  Processing 'adder_fu_0_DW01_ash_0'
  Processing 'adder_fu_0_DW01_cmp2_0'
  Processing 'adder_fu_0_DW01_cmp2_1'
  Processing 'adder_fu_0_DW01_sub_0'
  Processing 'adder_fu_0_DW01_add_0'
  Processing 'adder_fu_0_DW01_add_1'
  Processing 'mem_fu_DW01_sub_0'
  Processing 'DW01_sub_width4'
  Processing 'mult_stage_12_DW02_mult_0'
  Processing 'mult_stage_12_DW01_add_1'
  Processing 'mult_stage_13_DW02_mult_0'
  Processing 'mult_stage_13_DW01_add_1'
  Processing 'mult_stage_14_DW02_mult_0'
  Processing 'mult_stage_14_DW01_add_1'
  Processing 'mult_stage_8_DW02_mult_0'
  Processing 'mult_stage_8_DW01_add_1'
  Processing 'mult_stage_9_DW02_mult_0'
  Processing 'mult_stage_9_DW01_add_1'
  Processing 'mult_stage_10_DW02_mult_0'
  Processing 'mult_stage_10_DW01_add_1'
  Processing 'mult_stage_4_DW02_mult_0'
  Processing 'mult_stage_4_DW01_add_1'
  Processing 'mult_stage_5_DW02_mult_0'
  Processing 'mult_stage_5_DW01_add_1'
  Processing 'mult_stage_6_DW02_mult_0'
  Processing 'mult_stage_6_DW01_add_1'
  Processing 'mult_stage_0_DW02_mult_0'
  Processing 'mult_stage_0_DW01_add_1'
  Processing 'mult_stage_1_DW02_mult_0'
  Processing 'mult_stage_1_DW01_add_1'
  Processing 'mult_stage_2_DW02_mult_0'
  Processing 'mult_stage_2_DW01_add_1'
  Processing 'mult_stage_15_DW02_mult_0'
  Processing 'mult_stage_15_DW01_add_1'
  Processing 'mult_stage_11_DW02_mult_0'
  Processing 'mult_stage_11_DW01_add_1'
  Processing 'mult_stage_7_DW02_mult_0'
  Processing 'mult_stage_7_DW01_add_1'
  Processing 'mult_stage_3_DW02_mult_0'
  Processing 'mult_stage_3_DW01_add_1'

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:30 8813793.8   1169.90 2586780.8   26175.7                                0.00  
    0:01:30 8813793.8   1169.90 2586780.8   26175.7                                0.00  

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:55 9801096.4   1169.90 2585883.8   20063.4                                0.00  
    0:01:55 9801096.4   1169.90 2585883.8   20063.4                                0.00  
    0:01:56 10526565.6      2.63     402.1   11750.8                                0.00  
    0:01:57 10693954.7      2.63     389.0   11473.3                                0.00  
    0:01:58 11321749.1      2.63     369.9    8348.4                                0.00  
    0:01:59 11743021.4      2.39     362.9    4483.9                                0.00  
    0:02:31 11224404.7      0.91      85.9      62.4                                0.00  
    0:02:31 11223683.1      0.90      85.6      62.4                                0.00  
    0:02:31 11223683.1      0.90      85.6      62.4                                0.00  
    0:02:32 11223649.9      0.90      85.5      62.4                                0.00  
    0:02:33 11223649.9      0.90      85.5      62.4                                0.00  
    0:03:09 7541136.8      1.99     250.2      23.5                                0.00  
    0:03:17 7515255.6      1.92     238.1      23.5                                0.00  
    0:03:26 7515849.9      1.66     214.7      20.4                                0.00  
    0:03:29 7515863.9      1.73     219.4      20.4                                0.00  
    0:03:32 7517058.2      1.50     199.2      20.4                                0.00  
    0:03:35 7516967.0      1.61     208.0      20.4                                0.00  
    0:03:38 7517431.5      1.56     200.5      20.4                                0.00  
    0:03:40 7517514.4      1.42     202.2      20.4                                0.00  
    0:03:43 7518377.1      1.51     192.4      20.4                                0.00  
    0:03:45 7518800.1      1.77     202.9      20.4                                0.00  
    0:03:46 7519073.8      1.35     187.4      20.4                                0.00  
    0:03:47 7520633.1      1.33     182.4      20.4                                0.00  
    0:03:48 7523693.8      1.30     177.8      20.4                                0.00  
    0:03:49 7525377.5      1.26     172.5      20.4                                0.00  
    0:03:49 7528181.0      1.20     164.6      20.4                                0.00  
    0:03:50 7530246.3      1.16     153.9      20.4                                0.00  
    0:03:51 7530337.6      1.13     150.8      20.4                                0.00  
    0:03:52 7531332.9      1.11     145.6      20.4                                0.00  
    0:03:53 7532145.8      1.09     142.2      20.4                                0.00  
    0:03:54 7521529.4      1.09     142.2      20.4                                0.00  
    0:03:54 7521529.4      1.09     142.2      20.4                                0.00  
    0:03:55 7521894.4      1.09     142.2      19.0                                0.00  
    0:03:55 7521977.3      1.09     142.2      18.7                                0.00  
    0:03:56 7521977.3      1.09     142.2      18.7                                0.00  
    0:03:56 7521977.3      1.09     142.2      18.7                                0.00  
    0:03:56 7521977.3      1.09     142.2      18.7                                0.00  
    0:03:56 7524847.2      0.96     133.4      18.7 mults[0]/multiplier/mstage[0].ms/partial_prod_reg[61]/DIN      0.00  
    0:03:56 7526680.3      0.92     132.1      18.7 mults[3]/multiplier/mstage[0].ms/partial_prod_reg[63]/DIN      0.00  
    0:03:57 7528679.2      0.89     127.4      18.7 mults[2]/multiplier/mstage[0].ms/partial_prod_reg[61]/DIN      0.00  
    0:03:57 7530586.9      0.84     124.0      18.7                                0.00  
    0:03:57 7531416.4      0.81     121.4      18.7                                0.00  
    0:03:58 7533794.1      0.79     118.4      18.7                                0.00  
    0:03:58 7536531.2      0.77     115.1      18.7                                0.00  
    0:03:58 7537866.6      0.75     109.5      18.7                                0.00  
    0:03:59 7540918.9      0.73     108.5      24.7                                0.00  
    0:03:59 7542304.1      0.71     107.1      24.7                                0.00  
    0:03:59 7543888.3      0.70     104.9      24.7                                0.00  
    0:03:59 7544883.7      0.69     102.8      24.7                                0.00  
    0:04:00 7546600.6      0.67     101.7      25.7                                0.00  
    0:04:00 7547537.9      0.67     100.5      26.7                                0.00  
    0:04:00 7548848.4      0.65      99.0      26.7                                0.00  
    0:04:01 7550167.2      0.64      97.4      26.7                                0.00  
    0:04:01 7551958.8      0.63      95.1      26.7                                0.00  
    0:04:01 7552995.6      0.63      94.6      26.7                                0.00  
    0:04:01 7554671.1      0.62      94.0      26.8                                0.00  
    0:04:02 7555177.0      0.61      92.6      26.8                                0.00  
    0:04:02 7555392.7      0.61      92.0      26.8                                0.00  
    0:04:02 7555550.3      0.60      91.4      26.8                                0.00  
    0:04:02 7559092.0      0.60      90.7      32.0                                0.00  
    0:04:02 7559548.2      0.59      90.3      32.0                                0.00  
    0:04:03 7560502.0      0.59      89.1      32.0                                0.00  
    0:04:03 7562044.8      0.58      87.5      31.9                                0.00  
    0:04:03 7562733.2      0.57      87.0      31.9                                0.00  
    0:04:03 7563040.1      0.57      86.2      31.9                                0.00  
    0:04:04 7564300.9      0.56      84.7      31.9                                0.00  
    0:04:04 7565420.6      0.55      83.7      31.9                                0.00  
    0:04:04 7566333.0      0.55      82.9      31.9                                0.00  
    0:04:04 7567643.5      0.54      80.0      31.9                                0.00  
    0:04:04 7568141.2      0.54      79.3      31.9                                0.00  
    0:04:05 7568555.9      0.53      78.6      31.9                                0.00  
    0:04:05 7569260.9      0.53      78.0      31.9                                0.00  
    0:04:05 7569717.1      0.52      77.2      31.9                                0.00  
    0:04:05 7570828.6      0.51      76.6      32.0                                0.00  
    0:04:06 7572305.0      0.51      75.2      32.0                                0.00  
    0:04:06 7574727.0      0.50      73.8      32.0                                0.00  
    0:04:06 7575871.6      0.49      71.9      33.0                                0.00  
    0:04:06 7581387.4      0.48      69.1      46.0                                0.00  
    0:04:07 7585045.2      0.47      66.8      52.0                                0.00  
    0:04:07 7586140.1      0.47      66.5      52.0                                0.00  
    0:04:07 7588993.3      0.46      65.1      52.0                                0.00  
    0:04:08 7590619.0      0.45      63.4      52.1                                0.00  
    0:04:08 7593024.4      0.44      59.9      51.2                                0.00  
    0:04:08 7596242.7      0.43      57.4      51.2                                0.00  
    0:04:09 7598540.2      0.42      56.2      51.2                                0.00  
    0:04:09 7599228.6      0.42      55.7      51.2                                0.00  
    0:04:09 7599626.8      0.41      54.7      51.3                                0.00  
    0:04:09 7600837.8      0.41      54.1      51.3                                0.00  
    0:04:09 7602372.2      0.41      53.4      51.3                                0.00  
    0:04:10 7603002.6      0.41      52.9      51.4                                0.00  
    0:04:10 7603492.0      0.41      52.5      51.4                                0.00  
    0:04:10 7603890.1      0.40      52.0      51.4                                0.00  
    0:04:10 7604056.0      0.40      51.0      51.4                                0.00  
    0:04:10 7604288.2      0.40      50.8      51.4                                0.00  
    0:04:11 7605399.7      0.40      49.4      51.4                                0.00  
    0:04:11 7605797.8      0.39      48.9      51.4                                0.00  
    0:04:11 7607008.8      0.39      48.0      51.4                                0.00  
    0:04:11 7607116.6      0.39      47.5      51.3                                0.00  
    0:04:11 7607846.5      0.39      47.0      51.3                                0.00  
    0:04:11 7608543.3      0.39      46.4      51.3                                0.00  
    0:04:12 7609049.2      0.39      45.8      51.3                                0.00  
    0:04:12 7611769.8      0.39      44.8      51.3                                0.00  
    0:04:12 7611877.6      0.39      44.7      51.3                                0.00  
    0:04:12 7612466.5      0.39      44.2      51.3                                0.00  
    0:04:12 7613403.8      0.39      43.4      51.3                                0.00  
    0:04:12 7615402.8      0.39      42.1      51.3                                0.00  
    0:04:13 7616812.8      0.39      40.9      51.3                                0.00  
    0:04:13 7618040.4      0.39      40.5      52.3                                0.00  
    0:04:13 7618720.5      0.39      40.0      52.3                                0.00  
    0:04:13 7619641.2      0.38      39.7      52.3                                0.00  
    0:04:13 7621996.8      0.38      38.6      52.3                                0.00  
    0:04:14 7623614.2      0.38      37.9      52.3                                0.00  
    0:04:14 7625654.7      0.38      37.2      52.3                                0.00  
    0:04:14 7626061.1      0.38      37.0      52.3                                0.00  
    0:04:14 7628889.5      0.38      36.0      52.3                                0.00  
    0:04:15 7631502.2      0.38      35.1      52.4                                0.00  
    0:04:15 7632862.5      0.38      34.6      52.4                                0.00  
    0:04:15 7634164.7      0.38      33.8      52.4                                0.00  
    0:04:15 7636644.8      0.38      33.0      52.4                                0.00  
    0:04:16 7641065.7      0.38      31.9      52.4                                0.00  
    0:04:16 7644632.3      0.38      30.8      52.4                                0.00  
    0:04:16 7647203.6      0.38      29.8      52.4                                0.00  
    0:04:16 7648995.1      0.38      29.4      52.4                                0.00  
    0:04:17 7652876.9      0.38      28.3      52.4                                0.00  
    0:04:17 7657132.0      0.38      27.1      52.4                                0.00  
    0:04:17 7661752.0      0.38      25.9      52.4                                0.00  
    0:04:17 7665666.9      0.38      25.0      52.4                                0.00  
    0:04:18 7669117.4      0.38      24.4      52.4                                0.00  
    0:04:18 7675578.8      0.38      23.3      52.4                                0.00  
    0:04:18 7682944.2      0.38      22.1      52.4                                0.00  
    0:04:18 7687307.1      0.38      21.3      52.4                                0.00  
    0:04:19 7694382.2      0.38      20.5      52.4                                0.00  
    0:04:19 7697144.3      0.38      19.9      52.4                                0.00  
    0:04:19 7698794.9      0.38      19.7      52.4                                0.00  
    0:04:19 7700511.8      0.38      19.6      52.4                                0.00  
    0:04:20 7703215.8      0.38      19.4      52.4                                0.00  
    0:04:20 7705919.8      0.38      19.0      52.4                                0.00  
    0:04:20 7708607.2      0.38      18.5      52.4                                0.00  
    0:04:20 7709693.8      0.38      18.4      52.4                                0.00  
    0:04:21 7710647.6      0.38      18.2      52.4                                0.00  
    0:04:21 7710979.4      0.38      18.2      52.4                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:04:21 7710979.4      0.38      18.2      52.4                                0.00  
    0:04:21 7711419.0      0.32      15.6      53.4 mems/load_queue_reg[7][age_addr_match][3]/CLRB      0.00  
    0:04:21 7711974.7      0.29      14.2      51.6 mems/load_queue_reg[4][age_addr_match][2]/CLRB      0.00  
    0:04:21 7712082.5      0.28      11.5      51.6 mems/load_queue_reg[6][age_addr_match][3]/CLRB      0.00  
    0:04:22 7714778.2      0.21       8.5      51.6 mems/load_queue_reg[1][age_addr_match][7]/CLRB      0.00  
    0:04:22 7714736.8      0.17       6.6      39.6 mems/load_queue_reg[0][age_addr_match][6]/CLRB      0.00  
    0:04:22 7716370.8      0.14       4.7      40.0 mems/load_queue_reg[6][age_addr_match][3]/CLRB      0.00  
    0:04:22 7717764.2      0.12       4.0      40.0 mems/load_queue_reg[6][age_addr_match][3]/CLRB      0.00  
    0:04:23 7718942.0      0.11       3.5      40.0 mems/load_queue_reg[6][age_addr_match][3]/CLRB      0.00  
    0:04:23 7719854.4      0.09       0.4      40.0 mems/load_queue_reg[6][age_addr_match][3]/CLRB      0.00  
    0:04:23 7722525.2      0.03       0.1      40.0 mems/load_queue_reg[5][age_addr_match][4]/CLRB      0.00  
    0:04:24 7723354.7      0.00       0.0      40.0                                0.00  
    0:04:24 7715458.4      0.00       0.0      40.0                                0.00  


  Beginning Design Rule Fixing  (min_path)  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:04:27 7715458.4      0.00       0.0      40.0                             -219.13  
    0:04:29 7711568.3      0.00       0.0      12.3 lsq_in[2][pc][26]           -219.13  
    0:04:29 7714023.5      0.00       0.0       0.0                             -219.13  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:04:29 7714023.5      0.00       0.0       0.0                             -219.13  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:04:29 7714023.5      0.00       0.0       0.0                             -219.13  
    0:04:30 7714023.5      0.00       0.0       0.0                             -219.13  
    0:04:37 7618355.9      0.06       0.5       0.0                             -219.12  
    0:04:42 7567668.9      0.05       0.3       0.0                             -219.12  
    0:04:46 7540861.4      0.05       0.3       0.0                             -219.12  
    0:04:49 7529365.3      0.04       0.5       0.0                             -219.12  
    0:04:51 7524338.9      0.03       0.5       0.0                             -219.12  
    0:04:52 7520448.8      0.03       0.5       0.0                             -219.12  
    0:04:53 7518018.6      0.03       0.4       0.0                             -219.12  
    0:04:53 7516392.9      0.04       0.5       0.0                             -219.12  
    0:04:54 7515007.7      0.04       0.5       0.0                             -219.12  
    0:04:54 7513871.4      0.04       0.5       0.0                             -219.12  
    0:04:55 7512950.7      0.04       0.5       0.0                             -219.12  
    0:04:55 7512088.1      0.04       0.5       0.0                             -219.12  
    0:04:55 7511524.1      0.04       0.5       0.0                             -219.12  
    0:04:55 7510993.2      0.04       0.5       0.0                             -219.12  
    0:04:56 7510595.1      0.04       0.5       0.0                             -219.12  
    0:04:56 7510197.0      0.04       0.5       0.0                             -219.12  
    0:04:56 7510197.0      0.04       0.5       0.0                             -219.12  
    0:04:56 7504225.0      0.04       0.5       0.0                             -219.12  
    0:04:57 7505013.0      0.00       0.0       0.0 mults[2]/multiplier/mstage[2].ms/partial_prod_reg[61]/DIN   -219.12  
    0:04:58 7505270.1      0.00       0.0       0.0                             -219.12  
    0:05:02 7437524.6      0.44      16.4       0.0                             -208.31  
    0:05:03 7428788.0      0.43      16.8       0.0                             -203.60  
    0:05:04 7427513.6      0.43      17.9       0.0                             -203.54  
    0:05:04 7427411.4      0.43      17.9       0.0                             -203.54  
    0:05:04 7427411.4      0.43      17.9       0.0                             -203.54  
    0:05:04 7427411.4      0.43      17.9       0.0                             -203.54  
    0:05:04 7427411.4      0.43      17.9       0.0                             -203.54  
    0:05:04 7427411.4      0.43      17.9       0.0                             -203.54  
    0:05:05 7429285.9      0.25      13.8       0.0 mults[3]/multiplier/mstage[0].ms/partial_prod_reg[61]/DIN   -203.54  
    0:05:05 7431160.4      0.20      12.2       0.0 mults[3]/multiplier/mstage[0].ms/partial_prod_reg[61]/DIN   -203.50  
    0:05:05 7432860.8      0.19      11.0       0.0 mults[2]/multiplier/mstage[1].ms/partial_prod_reg[61]/DIN   -203.31  
    0:05:05 7434179.6      0.17      10.2       0.0 mults[2]/multiplier/mstage[0].ms/partial_prod_reg[63]/DIN   -203.44  
    0:05:06 7435730.7      0.16       9.6       0.0 mults[3]/multiplier/mstage[0].ms/partial_prod_reg[63]/DIN   -203.39  
    0:05:06 7437580.3      0.14       8.2       0.0 mults[2]/multiplier/mstage[0].ms/partial_prod_reg[63]/DIN   -203.37  
    0:05:06 7438973.8      0.13       7.8       0.0 mults[1]/multiplier/mstage[3].ms/partial_prod_reg[63]/DIN   -203.27  
    0:05:07 7440889.8      0.13       7.1       0.0 mults[3]/multiplier/mstage[0].ms/partial_prod_reg[61]/DIN   -203.30  
    0:05:07 7441926.6      0.12       6.9       0.0 mults[0]/multiplier/mstage[0].ms/partial_prod_reg[63]/DIN   -203.30  
    0:05:07 7443403.0      0.11       6.6       0.0 mults[2]/multiplier/mstage[0].ms/partial_prod_reg[63]/DIN   -203.26  
    0:05:08 7453099.1      0.08       2.4       0.0 mults[2]/multiplier/mstage[0].ms/partial_prod_reg[63]/DIN   -203.20  
    0:05:09 7461202.7      0.03       0.7       0.0 mults[0]/multiplier/mstage[1].ms/partial_prod_reg[63]/DIN   -203.66  
    0:05:10 7463699.3      0.02       0.4       0.0                             -203.82  
    0:05:10 7463815.4      0.02       0.3       0.0                             -203.91  
    0:05:10 7464130.6      0.01       0.2       0.0                             -204.08  
    0:05:10 7464512.1      0.01       0.1       0.0                             -203.96  
    0:05:10 7464777.6      0.01       0.1       0.0                             -203.96  
    0:05:11 7465383.0      0.00       0.0       0.0                             -203.94  
    0:05:12 7467257.6      0.00       0.0       0.0 mults[3]/multiplier/mstage[1].ms/mplier_out_reg[15]/DIN   -200.58  
    0:05:12 7467547.9      0.00       0.0       0.0 branches[2]/cur_instr_reg[offset][24]/DIN   -199.23  
    0:05:13 7468460.3      0.00       0.0       0.0 mems/cur_instr_reg[3][op1_value][20]/CLRB   -196.63  
    0:05:14 7468667.6      0.00       0.0       0.0 branches[2]/cur_instr_reg[offset][7]/DIN   -195.45  
    0:05:14 7469737.6      0.00       0.0       0.0 branches[0]/cur_instr_reg[pc][31]/DIN   -192.72  
    0:05:15 7470086.0      0.00       0.0       0.0 mems/cur_instr_reg[2][op2_value][26]/CLRB   -190.96  
    0:05:15 7472060.0      0.00       0.0       0.0 mems/cur_instr_reg[0][op2_value][24]/CLRB   -186.78  
    0:05:15 7474133.6      0.00       0.0       0.0 mults[0]/cur_instr_reg[op2_value][7]/DIN   -182.66  
    0:05:16 7475817.4      0.00       0.0       0.0 mults[2]/multiplier/mstage[2].ms/mplier_out_reg[4]/DIN   -179.38  
    0:05:16 7478081.8      0.00       0.0       0.0 mults[3]/multiplier/mstage[0].ms/mplier_out_reg[5]/DIN   -175.21  
    0:05:17 7480072.4      0.00       0.0       0.0 mems/cur_instr_reg[1][op1_value][7]/CLRB   -170.74  
    0:05:17 7482005.0      0.00       0.0       0.0 mults[3]/multiplier/mstage[1].ms/mplier_out_reg[9]/DIN   -166.61  
    0:05:17 7483921.0      0.00       0.0       0.0 mults[0]/multiplier/mstage[2].ms/mplier_out_reg[11]/DIN   -162.39  
    0:05:18 7485372.5      0.00       0.0       0.0 mults[2]/multiplier/mstage[1].ms/mplier_out_reg[10]/DIN   -158.95  
    0:05:18 7486749.4      0.00       0.0       0.0 mults[1]/multiplier/mstage[0].ms/mplier_out_reg[7]/DIN   -155.51  
    0:05:18 7488259.0      0.00       0.0       0.0 mults[3]/multiplier/mstage[2].ms/mplier_out_reg[6]/DIN   -151.99  
    0:05:19 7489718.8      0.00       0.0       0.0 adders[0]/cur_instr_reg[pc][14]/DIN   -148.55  
    0:05:20 7489718.8      0.00       0.0       0.0 mults[3]/cur_instr_reg[pc][5]/DIN   -147.36  
    0:05:21 7489718.8      0.00       0.0       0.0 mults[2]/cur_instr_reg[pc][17]/DIN   -146.18  
    0:05:22 7489893.0      0.00       0.0       0.0 mults[1]/cur_instr_reg[pc][5]/DIN   -144.73  
    0:05:22 7491750.9      0.00       0.0       0.0 mems/cur_instr_reg[0][offset][24]/CLRB   -140.72  
    0:05:22 7493749.9      0.00       0.0       0.0 mems/cur_instr_reg[1][op1_value][30]/CLRB   -136.47  
    0:05:22 7495566.4      0.00       0.0       0.0 mults[2]/cur_instr_reg[pc][2]/DIN   -132.50  
    0:05:23 7495956.2      0.00       0.0       0.0 mults[3]/cur_instr_reg[op2_value][16]/DIN   -130.93  
    0:05:24 7496205.0      0.00       0.0       0.0 adders[0]/cur_instr_reg[dest_prf][0]/DIN   -129.67  
    0:05:24 7496619.8      0.00       0.0       0.0 branches[0]/cur_instr_reg[offset][25]/DIN   -127.97  
    0:05:25 7496619.8      0.00       0.0       0.0 branches[3]/cur_instr_reg[offset][20]/DIN   -126.78  
    0:05:25 7496835.4      0.00       0.0       0.0 mults[3]/multiplier/mstage[3].ms/mcand_out_reg[61]/DIN   -125.39  
    0:05:26 7498933.9      0.00       0.0       0.0 mults[0]/multiplier/mstage[0].ms/mplier_out_reg[3]/DIN   -121.41  
    0:05:27 7500982.6      0.00       0.0       0.0 mults[0]/multiplier/mstage[1].ms/mplier_out_reg[14]/DIN   -117.14  
    0:05:28 7503114.3      0.00       0.0       0.0 mults[0]/multiplier/mstage[2].ms/mcand_out_reg[47]/DIN   -112.48  
    0:05:29 7503329.9      0.00       0.0       0.0 branches[3]/cur_instr_reg[pc][22]/DIN   -110.87  
    0:05:29 7503329.9      0.00       0.0       0.0 branches[2]/cur_instr_reg[pc][22]/DIN   -109.65  
    0:05:30 7503329.9      0.00       0.0       0.0 branches[1]/cur_instr_reg[pc][23]/DIN   -108.44  
    0:05:30 7503429.5      0.00       0.0       0.0 mults[2]/cur_instr_reg[op1_value][16]/DIN   -107.32  
    0:05:31 7503918.8      0.00       0.0       0.0 mults[1]/multiplier/mstage[1].ms/mcand_out_reg[54]/DIN   -105.78  
    0:05:32 7504449.7      0.00       0.0       0.0 mults[1]/cur_instr_reg[op1_value][29]/DIN   -104.02  
    0:05:33 7504623.9      0.00       0.0       0.0 branches[1]/cur_instr_reg[offset][3]/DIN   -102.98  
    0:05:33 7505793.4      0.00       0.0       0.0 mults[1]/multiplier/mstage[3].ms/mplier_out_reg[22]/DIN    -99.96  
    0:05:34 7507717.7      0.00       0.0       0.0 mults[1]/multiplier/mstage[3].ms/mcand_out_reg[52]/DIN    -95.43  
    0:05:35 7508970.1      0.00       0.0       0.0 mults[0]/multiplier/mstage[1].ms/mplier_out_reg[17]/DIN    -92.41  
    0:05:35 7511101.8      0.00       0.0       0.0 mults[3]/multiplier/mstage[2].ms/mcand_out_reg[36]/DIN    -88.15  
    0:05:36 7511690.7      0.00       0.0       0.0 mults[0]/cur_instr_reg[pc][23]/DIN    -85.94  
    0:05:37 7513565.2      0.00       0.0       0.0 mults[1]/multiplier/mstage[1].ms/mcand_out_reg[48]/DIN    -82.45  
    0:05:38 7515356.8      0.00       0.0       0.0 adders[1]/cur_instr_reg[pc][30]/DIN    -79.00  
    0:05:38 7516053.5      0.00       0.0       0.0 mults[3]/multiplier/mstage[0].ms/mplier_out_reg[0]/DIN    -76.71  
    0:05:39 7518052.5      0.00       0.0       0.0 mems/cur_instr_reg[3][op2_value][31]/CLRB    -72.61  
    0:05:40 7520026.5      0.00       0.0       0.0 mults[0]/multiplier/mstage[3].ms/mplier_out_reg[4]/DIN    -68.07  
    0:05:41 7522373.9      0.00       0.0       0.0 adders[2]/cur_instr_reg[rob_entry][1]/DIN    -63.77  
    0:05:41 7522490.0      0.00       0.0       0.0 mems/cur_instr_reg[3][op1_value][11]/CLRB    -62.40  
    0:05:42 7524430.9      0.00       0.0       0.0 mults[0]/multiplier/mstage[0].ms/mcand_out_reg[36]/DIN    -58.44  
    0:05:43 7525998.5      0.00       0.0       0.0 mults[2]/multiplier/mstage[1].ms/mcand_out_reg[34]/DIN    -54.71  
    0:05:43 7527566.2      0.00       0.0       0.0 mults[2]/multiplier/mstage[3].ms/mplier_out_reg[11]/DIN    -50.88  
    0:05:43 7529324.6      0.00       0.0       0.0 mults[2]/multiplier/mstage[0].ms/mcand_out_reg[31]/DIN    -46.79  
    0:05:44 7531282.1      0.00       0.0       0.0 mems/cur_instr_reg[1][op2_value][26]/CLRB    -42.58  
    0:05:44 7533214.6      0.00       0.0       0.0 mults[1]/multiplier/mstage[1].ms/mplier_out_reg[26]/DIN    -38.09  
    0:05:44 7535188.7      0.00       0.0       0.0 mults[3]/multiplier/mstage[2].ms/mplier_out_reg[18]/DIN    -33.48  
    0:05:45 7536872.5      0.00       0.0       0.0 mults[1]/multiplier/mstage[2].ms/mcand_out_reg[35]/DIN    -29.60  
    0:05:45 7538622.6      0.00       0.0       0.0 mults[1]/multiplier/mstage[1].ms/mcand_out_reg[40]/DIN    -25.56  
    0:05:46 7541028.0      0.00       0.0       0.0 mults[2]/multiplier/mstage[3].ms/mcand_out_reg[37]/DIN    -21.29  
    0:05:47 7543093.3      0.00       0.0       0.0 mems/cur_instr_reg[1][op2_value][24]/CLRB    -16.94  
    0:05:47 7545067.3      0.00       0.0       0.0 mults[2]/multiplier/mstage[2].ms/mplier_out_reg[25]/DIN    -12.63  
    0:05:48 7546983.3      0.00       0.0       0.0 mems/cur_instr_reg[2][op1_value][4]/CLRB     -8.12  
    0:05:49 7548949.1      0.00       0.0       0.0 mems/cur_instr_reg[0][op1_value][16]/CLRB     -3.72  
    0:05:49 7550782.2      0.00       0.0       0.0                               -0.00  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:05:49 7550782.2      0.00       0.0       0.0                               -0.00  
    0:05:52 7574703.2      0.00       0.0       0.0                               -0.00  
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'functional_unit' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'mults[0]/multiplier/mstage[1].ms/clock': 7266 load(s), 1 driver(s)
Writing verilog file '/afs/umich.edu/user/b/r/brenf/group9w20/synth/functional_unit.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 16 nets to module mult_stage_3_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_2_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_1_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_0_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 96 nets to module mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_7_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_7 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_6_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_6 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_5_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_5 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_4_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_4 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 96 nets to module mult_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_11_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_11 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_10_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_10 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_9_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_9 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_8_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_8 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 96 nets to module mult_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_15_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_15 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_14_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_14 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_13_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_13 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_12_DW02_mult_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module mult_stage_12 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 96 nets to module mult_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 3 nets to module branch_fu_0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 3 nets to module branch_fu_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 3 nets to module branch_fu_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 3 nets to module branch_fu_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 8 nets to module functional_unit using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Writing ddc file './functional_unit.ddc'.
Removing design 'functional_unit'
Removing design 'adder_fu_3'
Removing design 'branch_fu_3'
Removing design 'mult_fu_2'
Removing design 'mult_fu_3'
Removing design 'mult_2'
Removing design 'mult_3'
Removing design 'mult_stage_12'
Removing design 'priority_selector_REQS4_WIDTH8_0'
Removing design 'priority_selector_REQS4_WIDTH8_1'
Removing design 'wand_sel_WIDTH16_0'
Removing design 'wand_sel_WIDTH8_0'
Removing design 'adder_fu_2'
Removing design 'adder_fu_1'
Removing design 'adder_fu_0'
Removing design 'branch_fu_2'
Removing design 'branch_fu_1'
Removing design 'branch_fu_0'
Removing design 'mult_fu_1'
Removing design 'mult_fu_0'
Removing design 'mult_1'
Removing design 'mult_0'
Removing design 'mult_stage_13'
Removing design 'mult_stage_14'
Removing design 'mult_stage_15'
Removing design 'mult_stage_8'
Removing design 'mult_stage_9'
Removing design 'mult_stage_10'
Removing design 'mult_stage_11'
Removing design 'mult_stage_4'
Removing design 'mult_stage_5'
Removing design 'mult_stage_6'
Removing design 'mult_stage_7'
Removing design 'mult_stage_0'
Removing design 'mult_stage_1'
Removing design 'mult_stage_2'
Removing design 'mult_stage_3'
Removing design 'wand_sel_WIDTH16_1'
Removing design 'wand_sel_WIDTH16_2'
Removing design 'wand_sel_WIDTH16_3'
Removing design 'wand_sel_WIDTH8_1'
Removing design 'wand_sel_WIDTH8_2'
Removing design 'wand_sel_WIDTH8_3'
Removing design 'wand_sel_WIDTH8_4'
Removing design 'wand_sel_WIDTH8_5'
Removing design 'wand_sel_WIDTH8_6'
Removing design 'wand_sel_WIDTH8_7'
Removing design 'branch_fu_3_DW01_add_0'
Removing design 'branch_fu_3_DW01_add_1'
Removing design 'branch_fu_3_DW01_add_2'
Removing design 'branch_fu_3_DW01_cmp6_0'
Removing design 'branch_fu_2_DW01_add_0'
Removing design 'branch_fu_2_DW01_add_1'
Removing design 'branch_fu_2_DW01_add_2'
Removing design 'branch_fu_2_DW01_cmp6_0'
Removing design 'branch_fu_1_DW01_add_0'
Removing design 'branch_fu_1_DW01_add_1'
Removing design 'branch_fu_1_DW01_add_2'
Removing design 'branch_fu_1_DW01_cmp6_0'
Removing design 'branch_fu_0_DW01_add_0'
Removing design 'branch_fu_0_DW01_add_1'
Removing design 'branch_fu_0_DW01_add_2'
Removing design 'branch_fu_0_DW01_cmp6_0'
Removing design 'mult_fu_3_DW01_add_0'
Removing design 'mult_stage_12_DW01_add_0'
Removing design 'mult_fu_2_DW01_add_0'
Removing design 'mult_stage_8_DW01_add_0'
Removing design 'mult_fu_1_DW01_add_0'
Removing design 'mult_stage_4_DW01_add_0'
Removing design 'mult_fu_0_DW01_add_0'
Removing design 'mult_stage_0_DW01_add_0'
Removing design 'adder_fu_3_DW01_ash_0'
Removing design 'adder_fu_3_DW01_sub_0'
Removing design 'adder_fu_3_DW01_add_0'
Removing design 'adder_fu_3_DW01_add_1'
Removing design 'adder_fu_2_DW01_ash_0'
Removing design 'adder_fu_2_DW01_sub_0'
Removing design 'adder_fu_2_DW01_add_0'
Removing design 'adder_fu_2_DW01_add_1'
Removing design 'adder_fu_1_DW01_ash_0'
Removing design 'adder_fu_1_DW01_sub_0'
Removing design 'adder_fu_1_DW01_add_0'
Removing design 'adder_fu_1_DW01_add_1'
Removing design 'adder_fu_0_DW01_ash_0'
Removing design 'adder_fu_0_DW01_sub_0'
Removing design 'adder_fu_0_DW01_add_0'
Removing design 'adder_fu_0_DW01_add_1'
Removing design 'mult_stage_12_DW02_mult_0'
Removing design 'mult_stage_12_DW01_add_1'
Removing design 'mult_stage_13_DW02_mult_0'
Removing design 'mult_stage_13_DW01_add_1'
Removing design 'mult_stage_14_DW02_mult_0'
Removing design 'mult_stage_14_DW01_add_1'
Removing design 'mult_stage_8_DW02_mult_0'
Removing design 'mult_stage_8_DW01_add_1'
Removing design 'mult_stage_9_DW02_mult_0'
Removing design 'mult_stage_9_DW01_add_1'
Removing design 'mult_stage_10_DW02_mult_0'
Removing design 'mult_stage_10_DW01_add_1'
Removing design 'mult_stage_4_DW02_mult_0'
Removing design 'mult_stage_4_DW01_add_1'
Removing design 'mult_stage_5_DW02_mult_0'
Removing design 'mult_stage_5_DW01_add_1'
Removing design 'mult_stage_6_DW02_mult_0'
Removing design 'mult_stage_6_DW01_add_1'
Removing design 'mult_stage_0_DW02_mult_0'
Removing design 'mult_stage_0_DW01_add_1'
Removing design 'mult_stage_1_DW02_mult_0'
Removing design 'mult_stage_1_DW01_add_1'
Removing design 'mult_stage_2_DW02_mult_0'
Removing design 'mult_stage_2_DW01_add_1'
Removing design 'mult_stage_15_DW02_mult_0'
Removing design 'mult_stage_15_DW01_add_1'
Removing design 'mult_stage_11_DW02_mult_0'
Removing design 'mult_stage_11_DW01_add_1'
Removing design 'mult_stage_7_DW02_mult_0'
Removing design 'mult_stage_7_DW01_add_1'
Removing design 'mult_stage_3_DW02_mult_0'
Removing design 'mult_stage_3_DW01_add_1'
Removing design 'mult_stage_3_DW01_add_2'
Removing design 'mult_stage_2_DW01_add_2'
Removing design 'mult_stage_1_DW01_add_2'
Removing design 'mult_stage_7_DW01_add_2'
Removing design 'mult_stage_6_DW01_add_2'
Removing design 'mult_stage_5_DW01_add_2'
Removing design 'mult_stage_11_DW01_add_2'
Removing design 'mult_stage_10_DW01_add_2'
Removing design 'mult_stage_9_DW01_add_2'
Removing design 'mult_stage_15_DW01_add_2'
Removing design 'mult_stage_14_DW01_add_2'
Removing design 'mult_stage_13_DW01_add_2'
Removing design 'mem_fu'
Removing design 'mem_fu_DW01_add_0'
Removing design 'mem_fu_DW01_cmp6_9'
Removing design 'mem_fu_DW01_cmp6_11'
Removing design 'mem_fu_DW01_cmp6_12'
Removing design 'mem_fu_DW01_cmp6_14'
Removing design 'mem_fu_DW01_cmp6_15'
Removing design 'mem_fu_DW01_cmp6_24'
Removing design 'mem_fu_DW01_cmp6_25'
Removing design 'mem_fu_DW01_cmp6_26'
Removing design 'mem_fu_DW01_cmp6_27'
Removing design 'mem_fu_DW01_cmp6_28'
Removing design 'mem_fu_DW01_cmp6_29'
Removing design 'mem_fu_DW01_cmp6_30'
Removing design 'mem_fu_DW01_cmp6_31'
Removing design 'mem_fu_DW01_cmp6_32'
Removing design 'mem_fu_DW01_cmp6_33'
Removing design 'mem_fu_DW01_cmp6_34'
Removing design 'mem_fu_DW01_cmp6_35'
Removing design 'mem_fu_DW01_cmp6_36'
Removing design 'mem_fu_DW01_cmp6_37'
Removing design 'mem_fu_DW01_cmp6_38'
Removing design 'mem_fu_DW01_cmp6_39'
Removing design 'mem_fu_DW01_cmp6_40'
Removing design 'mem_fu_DW01_cmp6_41'
Removing design 'mem_fu_DW01_cmp6_42'
Removing design 'mem_fu_DW01_cmp6_43'
Removing design 'mem_fu_DW01_cmp6_44'
Removing design 'mem_fu_DW01_cmp6_45'
Removing design 'mem_fu_DW01_cmp6_46'
Removing design 'mem_fu_DW01_cmp6_47'
Removing design 'mem_fu_DW01_cmp6_48'
Removing design 'mem_fu_DW01_cmp6_49'
Removing design 'mem_fu_DW01_cmp6_50'
Removing design 'mem_fu_DW01_cmp6_51'
Removing design 'mem_fu_DW01_cmp6_52'
Removing design 'mem_fu_DW01_cmp6_53'
Removing design 'mem_fu_DW01_cmp6_54'
Removing design 'mem_fu_DW01_cmp6_55'
Removing design 'mem_fu_DW01_cmp6_56'
Removing design 'mem_fu_DW01_cmp6_57'
Removing design 'mem_fu_DW01_cmp6_58'
Removing design 'mem_fu_DW01_cmp6_59'
Removing design 'mem_fu_DW01_cmp6_60'
Removing design 'mem_fu_DW01_cmp6_61'
Removing design 'mem_fu_DW01_cmp6_62'
Removing design 'mem_fu_DW01_cmp6_63'
Removing design 'mem_fu_DW01_add_1'
Removing design 'mem_fu_DW01_add_2'
Removing design 'mem_fu_DW01_add_3'
Removing design 'mem_fu_DW01_add_4'
Removing design 'mem_fu_DW01_add_5'
Removing design 'mem_fu_DW01_add_6'
Removing design 'mem_fu_DW01_add_7'
Removing design 'mem_fu_DW01_add_8'
Removing design 'mem_fu_DW01_add_9'
Removing design 'mem_fu_DW01_add_10'
Removing design 'mem_fu_DW01_cmp6_64'
Removing design 'mem_fu_DW01_add_13'
Removing design 'mem_fu_DW01_cmp6_65'
Removing design 'mem_fu_DW01_cmp6_66'
Removing design 'mem_fu_DW01_cmp6_67'
Removing design 'mem_fu_DW01_cmp6_68'
Removing design 'mem_fu_DW01_cmp6_69'
Removing design 'mem_fu_DW01_cmp6_70'
Removing design 'mem_fu_DW01_cmp6_71'
Removing design 'mem_fu_DW01_cmp6_72'
Removing design 'mem_fu_DW01_cmp6_73'
Removing design 'mem_fu_DW01_cmp6_74'
Removing design 'mem_fu_DW01_cmp6_75'
Removing design 'mem_fu_DW01_cmp6_76'
Removing design 'mem_fu_DW01_cmp6_77'
Removing design 'mem_fu_DW01_cmp6_78'
Removing design 'mem_fu_DW01_cmp6_79'
Removing design 'mem_fu_DW01_cmp6_80'
Removing design 'mem_fu_DW01_add_14'
Removing design 'mem_fu_DW01_cmp6_81'
Removing design 'mem_fu_DW01_cmp6_82'
Removing design 'priority_selector_REQS4_WIDTH16'
Removing library 'lec25dscc25_TT'
Removing library 'gtech'
Removing library 'standard.sldb'
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Loading verilog file '/afs/umich.edu/user/b/r/brenf/group9w20/synth/functional_unit.vg'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /afs/umich.edu/user/b/r/brenf/group9w20/synth/functional_unit.vg
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/afs/umich.edu/user/b/r/brenf/group9w20/synth/adder_fu_0_DW01_ash_0.db:adder_fu_0_DW01_ash_0'
Loaded 210 designs.
Current design is 'adder_fu_0_DW01_ash_0'.
Current design is 'functional_unit'.

Thank you...
