Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Jul 14 16:51:04 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : xa7s6-cpga196
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  215         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (130)
6. checking no_output_delay (85)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (130)
--------------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (85)
--------------------------------
 There are 85 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.818        0.000                      0                  390        0.143        0.000                      0                  390        4.500        0.000                       0                   262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.818        0.000                      0                  390        0.143        0.000                      0                  390        4.500        0.000                       0                   262  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_259_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.484ns (9.799%)  route 4.455ns (90.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=79, routed)          2.125     3.291    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X5Y29          LUT2 (Prop_lut2_I0_O)        0.105     3.396 r  bd_0_i/hls_inst/inst/reg_259[31]_i_1/O
                         net (fo=32, routed)          2.331     5.726    bd_0_i/hls_inst/inst/reg_259[31]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  bd_0_i/hls_inst/inst/reg_259_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y27         FDRE                                         r  bd_0_i/hls_inst/inst/reg_259_reg[2]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X13Y27         FDRE (Setup_fdre_C_CE)      -0.168    10.544    bd_0_i/hls_inst/inst/reg_259_reg[2]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_259_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 0.484ns (9.799%)  route 4.455ns (90.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=79, routed)          2.125     3.291    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X5Y29          LUT2 (Prop_lut2_I0_O)        0.105     3.396 r  bd_0_i/hls_inst/inst/reg_259[31]_i_1/O
                         net (fo=32, routed)          2.331     5.726    bd_0_i/hls_inst/inst/reg_259[31]_i_1_n_0
    SLICE_X13Y27         FDRE                                         r  bd_0_i/hls_inst/inst/reg_259_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y27         FDRE                                         r  bd_0_i/hls_inst/inst/reg_259_reg[3]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X13Y27         FDRE (Setup_fdre_C_CE)      -0.168    10.544    bd_0_i/hls_inst/inst/reg_259_reg[3]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_259_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.484ns (10.266%)  route 4.231ns (89.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=79, routed)          2.125     3.291    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X5Y29          LUT2 (Prop_lut2_I0_O)        0.105     3.396 r  bd_0_i/hls_inst/inst/reg_259[31]_i_1/O
                         net (fo=32, routed)          2.106     5.502    bd_0_i/hls_inst/inst/reg_259[31]_i_1_n_0
    SLICE_X15Y28         FDRE                                         r  bd_0_i/hls_inst/inst/reg_259_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y28         FDRE                                         r  bd_0_i/hls_inst/inst/reg_259_reg[0]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X15Y28         FDRE (Setup_fdre_C_CE)      -0.168    10.544    bd_0_i/hls_inst/inst/reg_259_reg[0]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_259_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.715ns  (logic 0.484ns (10.266%)  route 4.231ns (89.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=79, routed)          2.125     3.291    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X5Y29          LUT2 (Prop_lut2_I0_O)        0.105     3.396 r  bd_0_i/hls_inst/inst/reg_259[31]_i_1/O
                         net (fo=32, routed)          2.106     5.502    bd_0_i/hls_inst/inst/reg_259[31]_i_1_n_0
    SLICE_X15Y28         FDRE                                         r  bd_0_i/hls_inst/inst/reg_259_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y28         FDRE                                         r  bd_0_i/hls_inst/inst/reg_259_reg[1]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X15Y28         FDRE (Setup_fdre_C_CE)      -0.168    10.544    bd_0_i/hls_inst/inst/reg_259_reg[1]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.867ns  (logic 2.206ns (45.324%)  route 2.661ns (54.676%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y30         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/Q
                         net (fo=3, routed)           1.179     2.399    bd_0_i/hls_inst/inst/or_ln13_reg_561[11]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.105     2.504 r  bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14/O
                         net (fo=1, routed)           0.388     2.892    bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     3.328 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.328    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.426 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.426    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.524 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.524    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.724 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_10/O[2]
                         net (fo=3, routed)           0.698     4.421    bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_10_n_5
    SLICE_X6Y34          LUT3 (Prop_lut3_I1_O)        0.253     4.674 r  bd_0_i/hls_inst/inst/t1_reg_566[27]_i_2/O
                         net (fo=1, routed)           0.397     5.071    bd_0_i/hls_inst/inst/t1_reg_566[27]_i_2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.389 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.389    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.654 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.654    bd_0_i/hls_inst/inst/t1_fu_460_p2[29]
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[29]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/t1_reg_566_reg[29]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 2.201ns (45.267%)  route 2.661ns (54.733%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y30         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/Q
                         net (fo=3, routed)           1.179     2.399    bd_0_i/hls_inst/inst/or_ln13_reg_561[11]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.105     2.504 r  bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14/O
                         net (fo=1, routed)           0.388     2.892    bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     3.328 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.328    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.426 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.426    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.524 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.524    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.724 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_10/O[2]
                         net (fo=3, routed)           0.698     4.421    bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_10_n_5
    SLICE_X6Y34          LUT3 (Prop_lut3_I1_O)        0.253     4.674 r  bd_0_i/hls_inst/inst/t1_reg_566[27]_i_2/O
                         net (fo=1, routed)           0.397     5.071    bd_0_i/hls_inst/inst/t1_reg_566[27]_i_2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.389 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.389    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.649 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.649    bd_0_i/hls_inst/inst/t1_fu_460_p2[31]
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/t1_reg_566_reg[31]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -5.649    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 2.141ns (44.584%)  route 2.661ns (55.416%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y30         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/Q
                         net (fo=3, routed)           1.179     2.399    bd_0_i/hls_inst/inst/or_ln13_reg_561[11]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.105     2.504 r  bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14/O
                         net (fo=1, routed)           0.388     2.892    bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     3.328 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.328    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.426 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.426    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.524 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.524    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.724 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_10/O[2]
                         net (fo=3, routed)           0.698     4.421    bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_10_n_5
    SLICE_X6Y34          LUT3 (Prop_lut3_I1_O)        0.253     4.674 r  bd_0_i/hls_inst/inst/t1_reg_566[27]_i_2/O
                         net (fo=1, routed)           0.397     5.071    bd_0_i/hls_inst/inst/t1_reg_566[27]_i_2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.389 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.389    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.589 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.589    bd_0_i/hls_inst/inst/t1_fu_460_p2[30]
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[30]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/t1_reg_566_reg[30]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -5.589    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 2.122ns (44.363%)  route 2.661ns (55.637%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y30         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/Q
                         net (fo=3, routed)           1.179     2.399    bd_0_i/hls_inst/inst/or_ln13_reg_561[11]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.105     2.504 r  bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14/O
                         net (fo=1, routed)           0.388     2.892    bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     3.328 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.328    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.426 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.426    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.524 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.524    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10_n_0
    SLICE_X8Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.724 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_10/O[2]
                         net (fo=3, routed)           0.698     4.421    bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_10_n_5
    SLICE_X6Y34          LUT3 (Prop_lut3_I1_O)        0.253     4.674 r  bd_0_i/hls_inst/inst/t1_reg_566[27]_i_2/O
                         net (fo=1, routed)           0.397     5.071    bd_0_i/hls_inst/inst/t1_reg_566[27]_i_2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.389 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.389    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.570 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.570    bd_0_i/hls_inst/inst/t1_fu_460_p2[28]
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[28]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/t1_reg_566_reg[28]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -5.570    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 2.108ns (44.200%)  route 2.661ns (55.800%))
  Logic Levels:           7  (CARRY4=5 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y30         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/Q
                         net (fo=3, routed)           1.179     2.399    bd_0_i/hls_inst/inst/or_ln13_reg_561[11]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.105     2.504 r  bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14/O
                         net (fo=1, routed)           0.388     2.892    bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     3.328 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.328    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.528 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/O[2]
                         net (fo=3, routed)           0.698     4.225    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_5
    SLICE_X6Y32          LUT3 (Prop_lut3_I1_O)        0.253     4.478 r  bd_0_i/hls_inst/inst/t1_reg_566[19]_i_2/O
                         net (fo=1, routed)           0.397     4.875    bd_0_i/hls_inst/inst/t1_reg_566[19]_i_2_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.193 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.193    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.291 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.556 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.556    bd_0_i/hls_inst/inst/t1_fu_460_p2[25]
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[25]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/t1_reg_566_reg[25]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 2.103ns (44.142%)  route 2.661ns (55.858%))
  Logic Levels:           7  (CARRY4=5 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y30         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/Q
                         net (fo=3, routed)           1.179     2.399    bd_0_i/hls_inst/inst/or_ln13_reg_561[11]
    SLICE_X6Y31          LUT3 (Prop_lut3_I1_O)        0.105     2.504 r  bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14/O
                         net (fo=1, routed)           0.388     2.892    bd_0_i/hls_inst/inst/t1_reg_566[19]_i_14_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     3.328 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.328    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.528 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/O[2]
                         net (fo=3, routed)           0.698     4.225    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_5
    SLICE_X6Y32          LUT3 (Prop_lut3_I1_O)        0.253     4.478 r  bd_0_i/hls_inst/inst/t1_reg_566[19]_i_2/O
                         net (fo=1, routed)           0.397     4.875    bd_0_i/hls_inst/inst/t1_reg_566[19]_i_2_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     5.193 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.193    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.291 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.291    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     5.551 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.551    bd_0_i/hls_inst/inst/t1_fu_460_p2[27]
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -5.551    
  -------------------------------------------------------------------
                         slack                                  5.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.362%)  route 0.099ns (34.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y28         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[0]/Q
                         net (fo=1, routed)           0.099     0.630    bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525[0]
    SLICE_X14Y28         LUT3 (Prop_lut3_I2_O)        0.045     0.675 r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572[0]_i_1/O
                         net (fo=1, routed)           0.000     0.675    bd_0_i/hls_inst/inst/or_ln15_3_fu_483_p2[0]
    SLICE_X14Y28         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y28         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[0]/C
                         clock pessimism              0.000     0.411    
    SLICE_X14Y28         FDRE (Hold_fdre_C_D)         0.121     0.532    bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.486%)  route 0.098ns (34.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y29         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[6]/Q
                         net (fo=2, routed)           0.098     0.629    bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530[6]
    SLICE_X14Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.674 r  bd_0_i/hls_inst/inst/or_ln13_reg_561[6]_i_1/O
                         net (fo=1, routed)           0.000     0.674    bd_0_i/hls_inst/inst/or_ln13_fu_438_p2[6]
    SLICE_X14Y29         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y29         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[6]/C
                         clock pessimism              0.000     0.411    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.120     0.531    bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.906%)  route 0.101ns (35.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[12]/Q
                         net (fo=1, routed)           0.101     0.632    bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525[12]
    SLICE_X14Y31         LUT3 (Prop_lut3_I2_O)        0.045     0.677 r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572[12]_i_1/O
                         net (fo=1, routed)           0.000     0.677    bd_0_i/hls_inst/inst/or_ln15_3_fu_483_p2[12]
    SLICE_X14Y31         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y31         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[12]/C
                         clock pessimism              0.000     0.411    
    SLICE_X14Y31         FDRE (Hold_fdre_C_D)         0.120     0.531    bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.906%)  route 0.101ns (35.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X9Y36          FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[26]/Q
                         net (fo=1, routed)           0.101     0.632    bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525[26]
    SLICE_X10Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.677 r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572[26]_i_1/O
                         net (fo=1, routed)           0.000     0.677    bd_0_i/hls_inst/inst/or_ln15_3_fu_483_p2[26]
    SLICE_X10Y36         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y36         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[26]/C
                         clock pessimism              0.000     0.411    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.120     0.531    bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.283%)  route 0.095ns (33.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y35         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[24]/Q
                         net (fo=2, routed)           0.095     0.626    bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530[24]
    SLICE_X13Y35         LUT3 (Prop_lut3_I0_O)        0.045     0.671 r  bd_0_i/hls_inst/inst/or_ln13_reg_561[24]_i_1/O
                         net (fo=1, routed)           0.000     0.671    bd_0_i/hls_inst/inst/or_ln13_fu_438_p2[24]
    SLICE_X13Y35         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y35         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[24]/C
                         clock pessimism              0.000     0.411    
    SLICE_X13Y35         FDRE (Hold_fdre_C_D)         0.092     0.503    bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/reg_259_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.847%)  route 0.096ns (34.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y34          FDRE                                         r  bd_0_i/hls_inst/inst/reg_259_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/reg_259_reg[20]/Q
                         net (fo=3, routed)           0.096     0.628    bd_0_i/hls_inst/inst/reg_259[20]
    SLICE_X5Y34          LUT3 (Prop_lut3_I1_O)        0.045     0.673 r  bd_0_i/hls_inst/inst/or_ln13_reg_561[20]_i_1/O
                         net (fo=1, routed)           0.000     0.673    bd_0_i/hls_inst/inst/or_ln13_fu_438_p2[20]
    SLICE_X5Y34          FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X5Y34          FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[20]/C
                         clock pessimism              0.000     0.411    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.091     0.502    bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.790%)  route 0.106ns (36.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y28         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[0]/Q
                         net (fo=2, routed)           0.106     0.637    bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530[0]
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.045     0.682 r  bd_0_i/hls_inst/inst/or_ln13_reg_561[0]_i_1/O
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/or_ln13_fu_438_p2[0]
    SLICE_X12Y28         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y28         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
                         clock pessimism              0.000     0.411    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.092     0.503    bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.793%)  route 0.106ns (36.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y33         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[16]/Q
                         net (fo=1, routed)           0.106     0.637    bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525[16]
    SLICE_X13Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.682 r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572[16]_i_1/O
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/or_ln15_3_fu_483_p2[16]
    SLICE_X13Y34         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y34         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[16]/C
                         clock pessimism              0.000     0.411    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.091     0.502    bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.479%)  route 0.112ns (37.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y30         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[8]/Q
                         net (fo=1, routed)           0.112     0.643    bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525[8]
    SLICE_X17Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.688 r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572[8]_i_1/O
                         net (fo=1, routed)           0.000     0.688    bd_0_i/hls_inst/inst/or_ln15_3_fu_483_p2[8]
    SLICE_X17Y30         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y30         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[8]/C
                         clock pessimism              0.000     0.411    
    SLICE_X17Y30         FDRE (Hold_fdre_C_D)         0.091     0.502    bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.768%)  route 0.115ns (38.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y30         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y30         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[11]/Q
                         net (fo=1, routed)           0.115     0.646    bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525[11]
    SLICE_X12Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.691 r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572[11]_i_1/O
                         net (fo=1, routed)           0.000     0.691    bd_0_i/hls_inst/inst/or_ln15_3_fu_483_p2[11]
    SLICE_X12Y30         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y30         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[11]/C
                         clock pessimism              0.000     0.411    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.091     0.502    bd_0_i/hls_inst/inst/or_ln15_3_reg_572_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y29   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y29   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y28   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y37  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y35  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y37  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y28  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y30  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y30  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y30  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y28   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y28   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y28   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y28   bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wvarsin_q1[1]
                            (input port)
  Destination:            wvarsout_d1[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.011ns  (logic 1.651ns (41.162%)  route 2.360ns (58.838%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[1] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[1]
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.336 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.336    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.436 r  bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.436    bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.536 r  bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.536    bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.636 r  bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.736 r  bd_0_i/hls_inst/inst/wvarsout_d1[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.736    bd_0_i/hls_inst/inst/wvarsout_d1[19]_INST_0_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.836 r  bd_0_i/hls_inst/inst/wvarsout_d1[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    bd_0_i/hls_inst/inst/wvarsout_d1[23]_INST_0_i_1_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.936 r  bd_0_i/hls_inst/inst/wvarsout_d1[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    bd_0_i/hls_inst/inst/wvarsout_d1[27]_INST_0_i_1_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.193 r  bd_0_i/hls_inst/inst/wvarsout_d1[31]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.786     2.979    bd_0_i/hls_inst/inst/data2[29]
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.245     3.224 r  bd_0_i/hls_inst/inst/wvarsout_d1[29]_INST_0/O
                         net (fo=0)                   0.787     4.011    wvarsout_d1[29]
                                                                      r  wvarsout_d1[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvarsin_q1[1]
                            (input port)
  Destination:            wvarsout_d1[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.918ns  (logic 1.551ns (39.591%)  route 2.367ns (60.409%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[1] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[1]
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.336 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.336    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.436 r  bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.436    bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.536 r  bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.536    bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.636 r  bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.736 r  bd_0_i/hls_inst/inst/wvarsout_d1[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.736    bd_0_i/hls_inst/inst/wvarsout_d1[19]_INST_0_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.836 r  bd_0_i/hls_inst/inst/wvarsout_d1[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    bd_0_i/hls_inst/inst/wvarsout_d1[23]_INST_0_i_1_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.093 r  bd_0_i/hls_inst/inst/wvarsout_d1[27]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.793     2.886    bd_0_i/hls_inst/inst/data2[25]
    SLICE_X12Y34         LUT5 (Prop_lut5_I4_O)        0.245     3.131 r  bd_0_i/hls_inst/inst/wvarsout_d1[25]_INST_0/O
                         net (fo=0)                   0.787     3.918    wvarsout_d1[25]
                                                                      r  wvarsout_d1[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvarsin_q1[1]
                            (input port)
  Destination:            wvarsout_d1[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.832ns  (logic 1.492ns (38.931%)  route 2.340ns (61.069%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[1] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[1]
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.336 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.336    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.436 r  bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.436    bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.536 r  bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.536    bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.636 r  bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.736 r  bd_0_i/hls_inst/inst/wvarsout_d1[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.736    bd_0_i/hls_inst/inst/wvarsout_d1[19]_INST_0_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.836 r  bd_0_i/hls_inst/inst/wvarsout_d1[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    bd_0_i/hls_inst/inst/wvarsout_d1[23]_INST_0_i_1_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     2.035 r  bd_0_i/hls_inst/inst/wvarsout_d1[27]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.766     2.801    bd_0_i/hls_inst/inst/data2[26]
    SLICE_X10Y37         LUT5 (Prop_lut5_I4_O)        0.244     3.045 r  bd_0_i/hls_inst/inst/wvarsout_d1[26]_INST_0/O
                         net (fo=0)                   0.787     3.832    wvarsout_d1[26]
                                                                      r  wvarsout_d1[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvarsin_q1[1]
                            (input port)
  Destination:            wvarsout_d1[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.803ns  (logic 1.592ns (41.859%)  route 2.211ns (58.141%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[1] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[1]
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.336 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.336    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.436 r  bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.436    bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.536 r  bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.536    bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.636 r  bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.736 r  bd_0_i/hls_inst/inst/wvarsout_d1[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.736    bd_0_i/hls_inst/inst/wvarsout_d1[19]_INST_0_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.836 r  bd_0_i/hls_inst/inst/wvarsout_d1[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    bd_0_i/hls_inst/inst/wvarsout_d1[23]_INST_0_i_1_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.936 r  bd_0_i/hls_inst/inst/wvarsout_d1[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    bd_0_i/hls_inst/inst/wvarsout_d1[27]_INST_0_i_1_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     2.135 r  bd_0_i/hls_inst/inst/wvarsout_d1[31]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.637     2.772    bd_0_i/hls_inst/inst/data2[30]
    SLICE_X10Y36         LUT5 (Prop_lut5_I4_O)        0.244     3.016 r  bd_0_i/hls_inst/inst/wvarsout_d1[30]_INST_0/O
                         net (fo=0)                   0.787     3.803    wvarsout_d1[30]
                                                                      r  wvarsout_d1[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvarsin_q1[1]
                            (input port)
  Destination:            wvarsout_d1[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.777ns  (logic 1.565ns (41.433%)  route 2.212ns (58.567%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[1] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[1]
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.336 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.336    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.436 r  bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.436    bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.536 r  bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.536    bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.636 r  bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.736 r  bd_0_i/hls_inst/inst/wvarsout_d1[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.736    bd_0_i/hls_inst/inst/wvarsout_d1[19]_INST_0_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.836 r  bd_0_i/hls_inst/inst/wvarsout_d1[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    bd_0_i/hls_inst/inst/wvarsout_d1[23]_INST_0_i_1_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.936 r  bd_0_i/hls_inst/inst/wvarsout_d1[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    bd_0_i/hls_inst/inst/wvarsout_d1[27]_INST_0_i_1_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     2.114 r  bd_0_i/hls_inst/inst/wvarsout_d1[31]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.638     2.752    bd_0_i/hls_inst/inst/data2[28]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.238     2.990 r  bd_0_i/hls_inst/inst/wvarsout_d1[28]_INST_0/O
                         net (fo=0)                   0.787     3.777    wvarsout_d1[28]
                                                                      r  wvarsout_d1[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvarsin_q1[1]
                            (input port)
  Destination:            wvarsout_d1[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.765ns  (logic 1.561ns (41.463%)  route 2.204ns (58.537%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[1] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[1]
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.336 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.336    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.436 r  bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.436    bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.536 r  bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.536    bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.636 r  bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.736 r  bd_0_i/hls_inst/inst/wvarsout_d1[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.736    bd_0_i/hls_inst/inst/wvarsout_d1[19]_INST_0_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.836 r  bd_0_i/hls_inst/inst/wvarsout_d1[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    bd_0_i/hls_inst/inst/wvarsout_d1[23]_INST_0_i_1_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     2.098 r  bd_0_i/hls_inst/inst/wvarsout_d1[27]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.630     2.728    bd_0_i/hls_inst/inst/data2[27]
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.250     2.978 r  bd_0_i/hls_inst/inst/wvarsout_d1[27]_INST_0/O
                         net (fo=0)                   0.787     3.765    wvarsout_d1[27]
                                                                      r  wvarsout_d1[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvarsin_q1[1]
                            (input port)
  Destination:            wvarsout_d1[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.647ns  (logic 1.265ns (34.686%)  route 2.382ns (65.314%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[1] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[1]
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.336 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.336    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.436 r  bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.436    bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.536 r  bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.536    bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.636 r  bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     1.814 r  bd_0_i/hls_inst/inst/wvarsout_d1[19]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.808     2.622    bd_0_i/hls_inst/inst/data2[16]
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.238     2.860 r  bd_0_i/hls_inst/inst/wvarsout_d1[16]_INST_0/O
                         net (fo=0)                   0.787     3.647    wvarsout_d1[16]
                                                                      r  wvarsout_d1[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvarsin_q1[1]
                            (input port)
  Destination:            wvarsout_d1[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.631ns  (logic 1.261ns (34.731%)  route 2.370ns (65.269%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[1] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[1]
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.336 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.336    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.436 r  bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.436    bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.536 r  bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.536    bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.798 r  bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.796     2.594    bd_0_i/hls_inst/inst/data2[15]
    SLICE_X14Y32         LUT5 (Prop_lut5_I4_O)        0.250     2.844 r  bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0/O
                         net (fo=0)                   0.787     3.631    wvarsout_d1[15]
                                                                      r  wvarsout_d1[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvarsin_q1[1]
                            (input port)
  Destination:            wvarsout_d1[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.619ns  (logic 1.464ns (40.457%)  route 2.155ns (59.543%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[1] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[1]
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.336 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.336    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.436 r  bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.436    bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.536 r  bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.536    bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.636 r  bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.736 r  bd_0_i/hls_inst/inst/wvarsout_d1[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.736    bd_0_i/hls_inst/inst/wvarsout_d1[19]_INST_0_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.998 r  bd_0_i/hls_inst/inst/wvarsout_d1[23]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.581     2.579    bd_0_i/hls_inst/inst/data2[23]
    SLICE_X12Y36         LUT5 (Prop_lut5_I4_O)        0.253     2.832 r  bd_0_i/hls_inst/inst/wvarsout_d1[23]_INST_0/O
                         net (fo=0)                   0.787     3.619    wvarsout_d1[23]
                                                                      r  wvarsout_d1[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvarsin_q1[1]
                            (input port)
  Destination:            wvarsout_d1[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.600ns  (logic 1.661ns (46.144%)  route 1.939ns (53.856%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[1] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[1]
    SLICE_X10Y28         LUT2 (Prop_lut2_I0_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.892    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_4_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.336 r  bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.336    bd_0_i/hls_inst/inst/wvarsout_d1[3]_INST_0_i_1_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.436 r  bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.436    bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0_i_1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.536 r  bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.536    bd_0_i/hls_inst/inst/wvarsout_d1[11]_INST_0_i_1_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.636 r  bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.636    bd_0_i/hls_inst/inst/wvarsout_d1[15]_INST_0_i_1_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.736 r  bd_0_i/hls_inst/inst/wvarsout_d1[19]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.736    bd_0_i/hls_inst/inst/wvarsout_d1[19]_INST_0_i_1_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.836 r  bd_0_i/hls_inst/inst/wvarsout_d1[23]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.836    bd_0_i/hls_inst/inst/wvarsout_d1[23]_INST_0_i_1_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.936 r  bd_0_i/hls_inst/inst/wvarsout_d1[27]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    bd_0_i/hls_inst/inst/wvarsout_d1[27]_INST_0_i_1_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     2.198 r  bd_0_i/hls_inst/inst/wvarsout_d1[31]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.365     2.563    bd_0_i/hls_inst/inst/data2[31]
    SLICE_X7Y36          LUT5 (Prop_lut5_I4_O)        0.250     2.813 r  bd_0_i/hls_inst/inst/wvarsout_d1[31]_INST_0/O
                         net (fo=0)                   0.787     3.600    wvarsout_d1[31]
                                                                      r  wvarsout_d1[31] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.823ns  (logic 0.042ns (5.106%)  route 0.781ns (94.894%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.390     0.390    bd_0_i/hls_inst/inst/ap_start
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.042     0.432 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.390     0.823    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvarsin_q0[23]
                            (input port)
  Destination:            wvarsout_d1[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.824ns  (logic 0.043ns (5.221%)  route 0.781ns (94.779%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q0[23] (IN)
                         net (fo=8, unset)            0.390     0.390    bd_0_i/hls_inst/inst/wvarsin_q0[23]
    SLICE_X12Y36         LUT5 (Prop_lut5_I2_O)        0.043     0.433 r  bd_0_i/hls_inst/inst/wvarsout_d1[23]_INST_0/O
                         net (fo=0)                   0.390     0.824    wvarsout_d1[23]
                                                                      r  wvarsout_d1[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvarsin_q0[1]
                            (input port)
  Destination:            wvarsout_d1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.825ns  (logic 0.044ns (5.336%)  route 0.781ns (94.664%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q0[1] (IN)
                         net (fo=8, unset)            0.390     0.390    bd_0_i/hls_inst/inst/wvarsin_q0[1]
    SLICE_X13Y28         LUT5 (Prop_lut5_I2_O)        0.044     0.434 r  bd_0_i/hls_inst/inst/wvarsout_d1[1]_INST_0/O
                         net (fo=0)                   0.390     0.825    wvarsout_d1[1]
                                                                      r  wvarsout_d1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvarsin_q0[2]
                            (input port)
  Destination:            wvarsout_d1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.825ns  (logic 0.044ns (5.336%)  route 0.781ns (94.664%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q0[2] (IN)
                         net (fo=8, unset)            0.390     0.390    bd_0_i/hls_inst/inst/wvarsin_q0[2]
    SLICE_X9Y28          LUT5 (Prop_lut5_I2_O)        0.044     0.434 r  bd_0_i/hls_inst/inst/wvarsout_d1[2]_INST_0/O
                         net (fo=0)                   0.390     0.825    wvarsout_d1[2]
                                                                      r  wvarsout_d1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            wvarsin_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.045ns (5.451%)  route 0.781ns (94.549%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.390     0.390    bd_0_i/hls_inst/inst/ap_start
    SLICE_X4Y29          LUT5 (Prop_lut5_I0_O)        0.045     0.435 r  bd_0_i/hls_inst/inst/wvarsin_ce0_INST_0/O
                         net (fo=0)                   0.390     0.826    wvarsin_ce0
                                                                      r  wvarsin_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvarsin_q1[0]
                            (input port)
  Destination:            wvarsout_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.045ns (5.451%)  route 0.781ns (94.549%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[0] (IN)
                         net (fo=10, unset)           0.390     0.390    bd_0_i/hls_inst/inst/wvarsin_q1[0]
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.435 r  bd_0_i/hls_inst/inst/wvarsout_d0[0]_INST_0/O
                         net (fo=0)                   0.390     0.826    wvarsout_d0[0]
                                                                      r  wvarsout_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvarsin_q1[10]
                            (input port)
  Destination:            wvarsout_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.045ns (5.451%)  route 0.781ns (94.549%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[10] (IN)
                         net (fo=10, unset)           0.390     0.390    bd_0_i/hls_inst/inst/wvarsin_q1[10]
    SLICE_X13Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.435 r  bd_0_i/hls_inst/inst/wvarsout_d0[10]_INST_0/O
                         net (fo=0)                   0.390     0.826    wvarsout_d0[10]
                                                                      r  wvarsout_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvarsin_q1[11]
                            (input port)
  Destination:            wvarsout_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.045ns (5.451%)  route 0.781ns (94.549%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[11] (IN)
                         net (fo=10, unset)           0.390     0.390    bd_0_i/hls_inst/inst/wvarsin_q1[11]
    SLICE_X13Y30         LUT6 (Prop_lut6_I5_O)        0.045     0.435 r  bd_0_i/hls_inst/inst/wvarsout_d0[11]_INST_0/O
                         net (fo=0)                   0.390     0.826    wvarsout_d0[11]
                                                                      r  wvarsout_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvarsin_q1[12]
                            (input port)
  Destination:            wvarsout_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.045ns (5.451%)  route 0.781ns (94.549%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[12] (IN)
                         net (fo=10, unset)           0.390     0.390    bd_0_i/hls_inst/inst/wvarsin_q1[12]
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.435 r  bd_0_i/hls_inst/inst/wvarsout_d0[12]_INST_0/O
                         net (fo=0)                   0.390     0.826    wvarsout_d0[12]
                                                                      r  wvarsout_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvarsin_q1[13]
                            (input port)
  Destination:            wvarsout_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.045ns (5.451%)  route 0.781ns (94.549%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[13] (IN)
                         net (fo=10, unset)           0.390     0.390    bd_0_i/hls_inst/inst/wvarsin_q1[13]
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.435 r  bd_0_i/hls_inst/inst/wvarsout_d0[13]_INST_0/O
                         net (fo=0)                   0.390     0.826    wvarsout_d0[13]
                                                                      r  wvarsout_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvarsout_d0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.627ns  (logic 0.589ns (8.888%)  route 6.038ns (91.112%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=106, routed)         2.768     3.934    bd_0_i/hls_inst/inst/ap_CS_fsm_state3
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.105     4.039 r  bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2/O
                         net (fo=32, routed)          2.482     6.522    bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I3_O)        0.105     6.627 r  bd_0_i/hls_inst/inst/wvarsout_d0[2]_INST_0/O
                         net (fo=0)                   0.787     7.414    wvarsout_d0[2]
                                                                      r  wvarsout_d0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvarsout_d0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 0.589ns (8.892%)  route 6.035ns (91.108%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=106, routed)         2.768     3.934    bd_0_i/hls_inst/inst/ap_CS_fsm_state3
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.105     4.039 r  bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2/O
                         net (fo=32, routed)          2.479     6.519    bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.105     6.624 r  bd_0_i/hls_inst/inst/wvarsout_d0[3]_INST_0/O
                         net (fo=0)                   0.787     7.411    wvarsout_d0[3]
                                                                      r  wvarsout_d0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvarsout_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 0.589ns (8.980%)  route 5.970ns (91.020%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=106, routed)         2.768     3.934    bd_0_i/hls_inst/inst/ap_CS_fsm_state3
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.105     4.039 r  bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2/O
                         net (fo=32, routed)          2.415     6.454    bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2_n_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I3_O)        0.105     6.559 r  bd_0_i/hls_inst/inst/wvarsout_d0[13]_INST_0/O
                         net (fo=0)                   0.787     7.346    wvarsout_d0[13]
                                                                      r  wvarsout_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvarsout_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.415ns  (logic 0.589ns (9.182%)  route 5.826ns (90.818%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=106, routed)         2.768     3.934    bd_0_i/hls_inst/inst/ap_CS_fsm_state3
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.105     4.039 r  bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2/O
                         net (fo=32, routed)          2.270     6.310    bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I3_O)        0.105     6.415 r  bd_0_i/hls_inst/inst/wvarsout_d0[5]_INST_0/O
                         net (fo=0)                   0.787     7.202    wvarsout_d0[5]
                                                                      r  wvarsout_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvarsout_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.396ns  (logic 0.589ns (9.209%)  route 5.807ns (90.791%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=106, routed)         2.768     3.934    bd_0_i/hls_inst/inst/ap_CS_fsm_state3
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.105     4.039 r  bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2/O
                         net (fo=32, routed)          2.251     6.291    bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2_n_0
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.105     6.396 r  bd_0_i/hls_inst/inst/wvarsout_d0[10]_INST_0/O
                         net (fo=0)                   0.787     7.183    wvarsout_d0[10]
                                                                      r  wvarsout_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvarsout_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.384ns  (logic 0.589ns (9.226%)  route 5.795ns (90.774%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=106, routed)         2.768     3.934    bd_0_i/hls_inst/inst/ap_CS_fsm_state3
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.105     4.039 r  bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2/O
                         net (fo=32, routed)          2.240     6.279    bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I3_O)        0.105     6.384 r  bd_0_i/hls_inst/inst/wvarsout_d0[9]_INST_0/O
                         net (fo=0)                   0.787     7.171    wvarsout_d0[9]
                                                                      r  wvarsout_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvarsout_d0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.360ns  (logic 0.589ns (9.260%)  route 5.771ns (90.740%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=106, routed)         2.768     3.934    bd_0_i/hls_inst/inst/ap_CS_fsm_state3
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.105     4.039 r  bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2/O
                         net (fo=32, routed)          2.216     6.255    bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I3_O)        0.105     6.360 r  bd_0_i/hls_inst/inst/wvarsout_d0[4]_INST_0/O
                         net (fo=0)                   0.787     7.147    wvarsout_d0[4]
                                                                      r  wvarsout_d0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvarsout_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.357ns  (logic 0.589ns (9.266%)  route 5.768ns (90.734%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=106, routed)         2.768     3.934    bd_0_i/hls_inst/inst/ap_CS_fsm_state3
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.105     4.039 r  bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2/O
                         net (fo=32, routed)          2.212     6.252    bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2_n_0
    SLICE_X16Y30         LUT6 (Prop_lut6_I3_O)        0.105     6.357 r  bd_0_i/hls_inst/inst/wvarsout_d0[8]_INST_0/O
                         net (fo=0)                   0.787     7.144    wvarsout_d0[8]
                                                                      r  wvarsout_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvarsout_d0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.296ns  (logic 0.589ns (9.356%)  route 5.707ns (90.644%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=106, routed)         2.768     3.934    bd_0_i/hls_inst/inst/ap_CS_fsm_state3
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.105     4.039 r  bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2/O
                         net (fo=32, routed)          2.151     6.191    bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.105     6.296 r  bd_0_i/hls_inst/inst/wvarsout_d0[1]_INST_0/O
                         net (fo=0)                   0.787     7.083    wvarsout_d0[1]
                                                                      r  wvarsout_d0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvarsout_d0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.254ns  (logic 0.589ns (9.418%)  route 5.665ns (90.582%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.379     1.166 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=106, routed)         2.768     3.934    bd_0_i/hls_inst/inst/ap_CS_fsm_state3
    SLICE_X5Y30          LUT3 (Prop_lut3_I1_O)        0.105     4.039 r  bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2/O
                         net (fo=32, routed)          2.110     6.149    bd_0_i/hls_inst/inst/wvarsout_d0[31]_INST_0_i_2_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I3_O)        0.105     6.254 r  bd_0_i/hls_inst/inst/wvarsout_d0[6]_INST_0/O
                         net (fo=0)                   0.787     7.041    wvarsout_d0[6]
                                                                      r  wvarsout_d0[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.141ns (26.540%)  route 0.390ns (73.460%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/Q
                         net (fo=43, unset)           0.390     0.922    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.141ns (26.540%)  route 0.390ns (73.460%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/Q
                         net (fo=43, unset)           0.390     0.922    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvarsout_d1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.638ns  (logic 0.186ns (29.146%)  route 0.452ns (70.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y29         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[7]/Q
                         net (fo=2, routed)           0.062     0.593    bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530[7]
    SLICE_X14Y29         LUT5 (Prop_lut5_I0_O)        0.045     0.638 r  bd_0_i/hls_inst/inst/wvarsout_d1[7]_INST_0/O
                         net (fo=0)                   0.390     1.028    wvarsout_d1[7]
                                                                      r  wvarsout_d1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvarsout_d1[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.186ns (27.216%)  route 0.497ns (72.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[14]/Q
                         net (fo=2, routed)           0.107     0.638    bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530[14]
    SLICE_X14Y31         LUT5 (Prop_lut5_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/wvarsout_d1[14]_INST_0/O
                         net (fo=0)                   0.390     1.074    wvarsout_d1[14]
                                                                      r  wvarsout_d1[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/reg_259_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvarsout_d0[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.684ns  (logic 0.186ns (27.176%)  route 0.498ns (72.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y36          FDRE                                         r  bd_0_i/hls_inst/inst/reg_259_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/reg_259_reg[28]/Q
                         net (fo=3, routed)           0.108     0.639    bd_0_i/hls_inst/inst/reg_259[28]
    SLICE_X5Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.684 r  bd_0_i/hls_inst/inst/wvarsout_d0[28]_INST_0/O
                         net (fo=0)                   0.390     1.075    wvarsout_d0[28]
                                                                      r  wvarsout_d0[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvarsout_d1[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.700ns  (logic 0.209ns (29.864%)  route 0.491ns (70.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X6Y32          FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDRE (Prop_fdre_C_Q)         0.164     0.554 r  bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[19]/Q
                         net (fo=2, routed)           0.101     0.655    bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530[19]
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.045     0.700 r  bd_0_i/hls_inst/inst/wvarsout_d1[19]_INST_0/O
                         net (fo=0)                   0.390     1.090    wvarsout_d1[19]
                                                                      r  wvarsout_d1[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvarsout_d1[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.186ns (26.110%)  route 0.526ns (73.890%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/Q
                         net (fo=43, routed)          0.136     0.667    bd_0_i/hls_inst/inst/ap_done
    SLICE_X10Y37         LUT5 (Prop_lut5_I3_O)        0.045     0.712 r  bd_0_i/hls_inst/inst/wvarsout_d1[26]_INST_0/O
                         net (fo=0)                   0.390     1.103    wvarsout_d1[26]
                                                                      r  wvarsout_d1[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvarsout_d1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.721ns  (logic 0.186ns (25.787%)  route 0.535ns (74.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y29         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[6]/Q
                         net (fo=2, routed)           0.145     0.676    bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530[6]
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.045     0.721 r  bd_0_i/hls_inst/inst/wvarsout_d1[6]_INST_0/O
                         net (fo=0)                   0.390     1.112    wvarsout_d1[6]
                                                                      r  wvarsout_d1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvarsout_d1[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.722ns  (logic 0.226ns (31.298%)  route 0.496ns (68.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y33         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[16]/Q
                         net (fo=2, routed)           0.106     0.624    bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530[16]
    SLICE_X14Y33         LUT5 (Prop_lut5_I0_O)        0.098     0.722 r  bd_0_i/hls_inst/inst/wvarsout_d1[16]_INST_0/O
                         net (fo=0)                   0.390     1.112    wvarsout_d1[16]
                                                                      r  wvarsout_d1[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wvarsout_d1[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.723ns  (logic 0.186ns (25.737%)  route 0.537ns (74.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530_reg[10]/Q
                         net (fo=2, routed)           0.146     0.678    bd_0_i/hls_inst/inst/wvarsin_load_2_reg_530[10]
    SLICE_X13Y30         LUT5 (Prop_lut5_I0_O)        0.045     0.723 r  bd_0_i/hls_inst/inst/wvarsout_d1[10]_INST_0/O
                         net (fo=0)                   0.390     1.113    wvarsout_d1[10]
                                                                      r  wvarsout_d1[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           264 Endpoints
Min Delay           264 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wvarsin_q1[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.367ns  (logic 2.042ns (46.758%)  route 2.325ns (53.242%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[3] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[3]
    SLICE_X9Y28          LUT3 (Prop_lut3_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14/O
                         net (fo=1, routed)           0.404     1.296    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.732 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.732    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.997 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/O[1]
                         net (fo=3, routed)           0.706     2.702    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_6
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.250     2.952 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3/O
                         net (fo=1, routed)           0.429     3.381    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     3.710 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.710    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.808 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.808    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.906 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.906    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.004 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.004    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.102 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.102    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.367 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.367    bd_0_i/hls_inst/inst/t1_fu_460_p2[29]
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[29]/C

Slack:                    inf
  Source:                 wvarsin_q1[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.362ns  (logic 2.037ns (46.697%)  route 2.325ns (53.303%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[3] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[3]
    SLICE_X9Y28          LUT3 (Prop_lut3_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14/O
                         net (fo=1, routed)           0.404     1.296    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.732 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.732    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.997 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/O[1]
                         net (fo=3, routed)           0.706     2.702    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_6
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.250     2.952 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3/O
                         net (fo=1, routed)           0.429     3.381    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     3.710 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.710    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.808 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.808    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.906 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.906    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.004 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.004    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.102 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.102    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.362 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.362    bd_0_i/hls_inst/inst/t1_fu_460_p2[31]
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]/C

Slack:                    inf
  Source:                 wvarsin_q1[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.302ns  (logic 1.977ns (45.953%)  route 2.325ns (54.047%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[3] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[3]
    SLICE_X9Y28          LUT3 (Prop_lut3_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14/O
                         net (fo=1, routed)           0.404     1.296    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.732 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.732    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.997 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/O[1]
                         net (fo=3, routed)           0.706     2.702    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_6
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.250     2.952 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3/O
                         net (fo=1, routed)           0.429     3.381    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     3.710 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.710    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.808 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.808    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.906 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.906    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.004 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.004    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.102 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.102    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.302 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.302    bd_0_i/hls_inst/inst/t1_fu_460_p2[30]
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[30]/C

Slack:                    inf
  Source:                 wvarsin_q1[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.283ns  (logic 1.958ns (45.714%)  route 2.325ns (54.286%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[3] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[3]
    SLICE_X9Y28          LUT3 (Prop_lut3_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14/O
                         net (fo=1, routed)           0.404     1.296    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.732 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.732    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.997 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/O[1]
                         net (fo=3, routed)           0.706     2.702    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_6
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.250     2.952 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3/O
                         net (fo=1, routed)           0.429     3.381    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     3.710 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.710    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.808 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.808    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.906 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.906    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.004 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.004    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.102 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.102    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.283 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.283    bd_0_i/hls_inst/inst/t1_fu_460_p2[28]
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y35          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[28]/C

Slack:                    inf
  Source:                 wvarsin_q1[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.269ns  (logic 1.944ns (45.536%)  route 2.325ns (54.464%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[3] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[3]
    SLICE_X9Y28          LUT3 (Prop_lut3_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14/O
                         net (fo=1, routed)           0.404     1.296    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.732 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.732    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.997 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/O[1]
                         net (fo=3, routed)           0.706     2.702    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_6
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.250     2.952 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3/O
                         net (fo=1, routed)           0.429     3.381    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     3.710 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.710    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.808 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.808    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.906 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.906    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.004 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.004    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.269 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.269    bd_0_i/hls_inst/inst/t1_fu_460_p2[25]
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[25]/C

Slack:                    inf
  Source:                 wvarsin_q1[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.264ns  (logic 1.939ns (45.472%)  route 2.325ns (54.528%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[3] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[3]
    SLICE_X9Y28          LUT3 (Prop_lut3_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14/O
                         net (fo=1, routed)           0.404     1.296    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.732 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.732    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.997 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/O[1]
                         net (fo=3, routed)           0.706     2.702    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_6
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.250     2.952 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3/O
                         net (fo=1, routed)           0.429     3.381    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     3.710 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.710    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.808 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.808    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.906 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.906    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.004 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.004    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.264 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/t1_fu_460_p2[27]
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]/C

Slack:                    inf
  Source:                 wvarsin_q1[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 1.879ns (44.694%)  route 2.325ns (55.306%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[3] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[3]
    SLICE_X9Y28          LUT3 (Prop_lut3_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14/O
                         net (fo=1, routed)           0.404     1.296    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.732 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.732    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.997 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/O[1]
                         net (fo=3, routed)           0.706     2.702    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_6
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.250     2.952 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3/O
                         net (fo=1, routed)           0.429     3.381    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     3.710 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.710    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.808 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.808    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.906 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.906    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.004 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.004    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.204 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.204    bd_0_i/hls_inst/inst/t1_fu_460_p2[26]
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[26]/C

Slack:                    inf
  Source:                 wvarsin_q1[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.185ns  (logic 1.860ns (44.442%)  route 2.325ns (55.558%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[3] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[3]
    SLICE_X9Y28          LUT3 (Prop_lut3_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14/O
                         net (fo=1, routed)           0.404     1.296    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.732 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.732    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.997 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/O[1]
                         net (fo=3, routed)           0.706     2.702    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_6
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.250     2.952 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3/O
                         net (fo=1, routed)           0.429     3.381    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     3.710 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.710    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.808 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.808    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.906 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.906    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.004 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.004    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     4.185 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.185    bd_0_i/hls_inst/inst/t1_fu_460_p2[24]
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y34          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[24]/C

Slack:                    inf
  Source:                 wvarsin_q1[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.171ns  (logic 1.846ns (44.256%)  route 2.325ns (55.744%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[3] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[3]
    SLICE_X9Y28          LUT3 (Prop_lut3_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14/O
                         net (fo=1, routed)           0.404     1.296    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.732 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.732    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.997 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/O[1]
                         net (fo=3, routed)           0.706     2.702    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_6
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.250     2.952 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3/O
                         net (fo=1, routed)           0.429     3.381    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     3.710 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.710    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.808 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.808    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.906 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.906    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.171 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.171    bd_0_i/hls_inst/inst/t1_fu_460_p2[21]
    SLICE_X7Y33          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y33          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[21]/C

Slack:                    inf
  Source:                 wvarsin_q1[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.166ns  (logic 1.841ns (44.189%)  route 2.325ns (55.811%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[3] (IN)
                         net (fo=10, unset)           0.787     0.787    bd_0_i/hls_inst/inst/wvarsin_q1[3]
    SLICE_X9Y28          LUT3 (Prop_lut3_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14/O
                         net (fo=1, routed)           0.404     1.296    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_14_n_0
    SLICE_X8Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     1.732 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.732    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.997 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/O[1]
                         net (fo=3, routed)           0.706     2.702    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_6
    SLICE_X6Y30          LUT3 (Prop_lut3_I1_O)        0.250     2.952 r  bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3/O
                         net (fo=1, routed)           0.429     3.381    bd_0_i/hls_inst/inst/t1_reg_566[11]_i_3_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     3.710 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.710    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.808 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.808    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.906 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.906    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.166 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.166    bd_0_i/hls_inst/inst/t1_fu_460_p2[23]
    SLICE_X7Y33          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748     0.748    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y33          FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=5, unset)            0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=5, unset)            0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X4Y29          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X4Y29          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=5, unset)            0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y28          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=5, unset)            0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X12Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=5, unset)            0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X10Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y35         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=5, unset)            0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X12Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y37         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C

Slack:                    inf
  Source:                 wvarsin_q1[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[0] (IN)
                         net (fo=10, unset)           0.390     0.390    bd_0_i/hls_inst/inst/wvarsin_q1[0]
    SLICE_X13Y28         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y28         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[0]/C

Slack:                    inf
  Source:                 wvarsin_q1[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[10] (IN)
                         net (fo=10, unset)           0.390     0.390    bd_0_i/hls_inst/inst/wvarsin_q1[10]
    SLICE_X12Y32         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y32         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[10]/C

Slack:                    inf
  Source:                 wvarsin_q1[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[11] (IN)
                         net (fo=10, unset)           0.390     0.390    bd_0_i/hls_inst/inst/wvarsin_q1[11]
    SLICE_X13Y30         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y30         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[11]/C

Slack:                    inf
  Source:                 wvarsin_q1[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvarsin_q1[12] (IN)
                         net (fo=10, unset)           0.390     0.390    bd_0_i/hls_inst/inst/wvarsin_q1[12]
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y31         FDRE                                         r  bd_0_i/hls_inst/inst/wvarsin_load_1_reg_525_reg[12]/C





