0.7
2020.2
Nov  8 2024
22:36:55
/home/yonggi/Project_verilog/risc-v-ver.3/core_pkg.sv,1751614546,systemVerilog,/home/yonggi/Project_verilog/risc-v-ver.3/interface/EX2MEM_if.sv;/home/yonggi/Project_verilog/risc-v-ver.3/interface/ID2EX_if.sv;/home/yonggi/Project_verilog/risc-v-ver.3/interface/IF2ID_if.sv;/home/yonggi/Project_verilog/risc-v-ver.3/interface/MEM2WB_if.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline/EX_to_MEM_Reg.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline/ID_to_EX_Reg.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline/IF_to_ID_Reg.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline/MEM_to_WB_Reg.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage/IF_stage.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage/instruction_memory.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage/program_counter.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/ID_stage.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/immediate_generator.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/register_file.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage/EX_stage.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage/alu.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage/branch_comparator.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage/branch_determination.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/4.MEM_Stage/MEM_stage.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/4.MEM_Stage/data_memory.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/5.WB_Stage/WB_stage.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/6.Control_Unit/alu_control_unit.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/6.Control_Unit/main_control_unit.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/7.Hazard_Unit/forwarding_unit.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/7.Hazard_Unit/hazard_detection_unit.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/riscv_core.sv;/home/yonggi/Project_verilog/risc-v-ver.3/tb/tb_riscv_core.sv,/home/yonggi/Project_verilog/risc-v-ver.3/interface/EX2MEM_if.sv,,$unit_core_pkg_sv_512539640;core_pkg,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/interface/EX2MEM_if.sv,1751560797,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage/EX_stage.sv,,EX2MEM_if,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/interface/ID2EX_if.sv,1751485521,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/ID_stage.sv,,ID2EX_if,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/interface/IF2ID_if.sv,1751485493,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage/IF_stage.sv,,IF2ID_if,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/interface/MEM2WB_if.sv,1751566473,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/4.MEM_Stage/MEM_stage.sv,,MEM2WB_if,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline/EX_to_MEM_Reg.sv,1751558375,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/interface/ID2EX_if.sv,,EX_to_MEM_Reg,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline/ID_to_EX_Reg.sv,1751615060,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/interface/IF2ID_if.sv,,ID_to_EX_Reg,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline/IF_to_ID_Reg.sv,1751615013,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/interface/MEM2WB_if.sv,,IF_to_ID_Reg,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline/MEM_to_WB_Reg.sv,1751567434,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/5.WB_Stage/WB_stage.sv,,MEM_to_WB_Reg,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage/IF_stage.sv,1751613050,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline/IF_to_ID_Reg.sv,,IF_stage,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage/instruction_memory.sv,1751596893,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/6.Control_Unit/main_control_unit.sv,,instruction_memory,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage/program_counter.sv,1751613062,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/register_file.sv,,program_counter,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/ID_stage.sv,1751570574,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline/ID_to_EX_Reg.sv,,ID_stage,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/immediate_generator.sv,1751464436,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage/instruction_memory.sv,,immediate_generator,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/register_file.sv,1751615605,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/riscv_core.sv,,register_file,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage/EX_stage.sv,1751613071,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline/EX_to_MEM_Reg.sv,,EX_stage,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage/alu.sv,1751596668,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/6.Control_Unit/alu_control_unit.sv,,alu,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage/branch_comparator.sv,1751610394,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage/branch_determination.sv,,branch_comparator,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage/branch_determination.sv,1751610711,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/4.MEM_Stage/data_memory.sv,,branch_determination,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/4.MEM_Stage/MEM_stage.sv,1751567326,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/0.Pipeline/MEM_to_WB_Reg.sv,,MEM_stage,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/4.MEM_Stage/data_memory.sv,1751615689,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/7.Hazard_Unit/forwarding_unit.sv,,data_memory,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/5.WB_Stage/WB_stage.sv,1751597148,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage/alu.sv,,WB_stage,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/6.Control_Unit/alu_control_unit.sv,1751556787,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage/branch_comparator.sv,,alu_control_unit,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/6.Control_Unit/main_control_unit.sv,1751474500,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/1.IF_Stage/program_counter.sv,,main_control_unit,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/7.Hazard_Unit/forwarding_unit.sv,1751607383,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/7.Hazard_Unit/hazard_detection_unit.sv,,forwarding_unit,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/7.Hazard_Unit/hazard_detection_unit.sv,1751614375,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/2.ID_Stage/immediate_generator.sv,,hazard_detection_unit,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/riscv_core.sv,1751614859,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/tb/tb_riscv_core.sv,,riscv_core,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/tb/tb_riscv_core.sv,1751615119,systemVerilog,,,,tb_riscv_core,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/vivado_sim_project/riscv_simulation.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
