Loading plugins phase: Elapsed time ==> 0s.225ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_42xx.cydsn\dc801_42xx.cyprj -d CY8C4245AXI-483 -s C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_42xx.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.539ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.138ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  dc801_42xx.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_42xx.cydsn\dc801_42xx.cyprj -dcpsoc3 dc801_42xx.v -verilog
======================================================================

======================================================================
Compiling:  dc801_42xx.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_42xx.cydsn\dc801_42xx.cyprj -dcpsoc3 dc801_42xx.v -verilog
======================================================================

======================================================================
Compiling:  dc801_42xx.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_42xx.cydsn\dc801_42xx.cyprj -dcpsoc3 -verilog dc801_42xx.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Sep 12 12:05:55 2015


======================================================================
Compiling:  dc801_42xx.v
Program  :   vpp
Options  :    -yv2 -q10 dc801_42xx.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Sep 12 12:05:55 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file '..\..\lib\PWM_CMP3_Library\PWM_CMP3_Library.cylib\PWM_3CMP_v1_00\PWM_3CMP_v1_00.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'dc801_42xx.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  dc801_42xx.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_42xx.cydsn\dc801_42xx.cyprj -dcpsoc3 -verilog dc801_42xx.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Sep 12 12:05:55 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_42xx.cydsn\codegentemp\dc801_42xx.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_42xx.cydsn\codegentemp\dc801_42xx.v'.
Linking 'C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_42xx.cydsn\codegentemp\..\..\lib\PWM_CMP3_Library\PWM_CMP3_Library.cylib\PWM_3CMP_v1_00\PWM_3CMP_v1_00.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  dc801_42xx.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_42xx.cydsn\dc801_42xx.cyprj -dcpsoc3 -verilog dc801_42xx.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Sep 12 12:05:56 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_42xx.cydsn\codegentemp\dc801_42xx.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_42xx.cydsn\codegentemp\dc801_42xx.v'.
Linking 'C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_42xx.cydsn\codegentemp\..\..\lib\PWM_CMP3_Library\PWM_CMP3_Library.cylib\PWM_3CMP_v1_00\PWM_3CMP_v1_00.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPI:Net_459\
	\SPI:Net_1194\
	\SPI:Net_1196\
	\SPI:Net_1257\
	\SPI:uncfg_rx_irq\
	\SPI:Net_1099\
	\SPI:Net_1258\
	\SPI:Net_547\
	\SPI:Net_891\
	\SPI:Net_1001\
	\SPI:Net_899\
	\CSD:Net_545\
	\CSD:Net_544\
	\UART:Net_452\
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	\UART:Net_547\
	\UART:Net_891\
	\UART:Net_1001\
	\UART:Net_899\
	\SPIS_1:BSPIS:dpMISO_fifo_not_empty\
	\SPIS_1:BSPIS:control_7\
	\SPIS_1:BSPIS:control_6\
	\SPIS_1:BSPIS:control_5\
	\SPIS_1:BSPIS:control_4\
	\SPIS_1:BSPIS:control_3\
	\SPIS_1:BSPIS:control_2\
	\SPIS_1:BSPIS:control_1\
	\SPIS_1:BSPIS:control_0\
	\SPIS_1:Net_182\
	\SPIS_1:BSPIS:dpcounter_zero\
	Net_2662


Deleted 34 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:Net_66\ to \PWM_1:Net_75\
Aliasing \PWM_1:Net_82\ to \PWM_1:Net_75\
Aliasing \PWM_1:Net_72\ to \PWM_1:Net_75\
Aliasing \PWM_2:Net_81\ to \PWM_1:Net_81\
Aliasing \PWM_2:Net_75\ to \PWM_1:Net_75\
Aliasing \PWM_2:Net_69\ to \PWM_1:Net_69\
Aliasing \PWM_2:Net_66\ to \PWM_1:Net_75\
Aliasing \PWM_2:Net_82\ to \PWM_1:Net_75\
Aliasing \PWM_2:Net_72\ to \PWM_1:Net_75\
Aliasing \PWM_3:Net_81\ to \PWM_1:Net_81\
Aliasing \PWM_3:Net_75\ to \PWM_1:Net_75\
Aliasing \PWM_3:Net_69\ to \PWM_1:Net_69\
Aliasing \PWM_3:Net_66\ to \PWM_1:Net_75\
Aliasing \PWM_3:Net_82\ to \PWM_1:Net_75\
Aliasing \PWM_3:Net_72\ to \PWM_1:Net_75\
Aliasing \PWM_4:Net_81\ to \PWM_1:Net_81\
Aliasing \PWM_4:Net_75\ to \PWM_1:Net_75\
Aliasing \PWM_4:Net_69\ to \PWM_1:Net_69\
Aliasing \PWM_4:Net_66\ to \PWM_1:Net_75\
Aliasing \PWM_4:Net_82\ to \PWM_1:Net_75\
Aliasing \PWM_4:Net_72\ to \PWM_1:Net_75\
Aliasing \PWM_3CMP_1:reset\ to \PWM_1:Net_75\
Aliasing zero to \PWM_1:Net_75\
Aliasing \PWM_3CMP_2:reset\ to \PWM_1:Net_75\
Aliasing \SPI:tmpOE__ss_s_net_0\ to \PWM_1:Net_69\
Aliasing one to \PWM_1:Net_69\
Aliasing \SPI:Net_452\ to \PWM_1:Net_75\
Aliasing \SPI:Net_1195\ to \PWM_1:Net_75\
Aliasing \SPI:tmpOE__miso_s_net_0\ to \PWM_1:Net_69\
Aliasing \SPI:tmpOE__sclk_s_net_0\ to \PWM_1:Net_69\
Aliasing \SPI:tmpOE__mosi_s_net_0\ to \PWM_1:Net_69\
Aliasing \SPI:Net_747\ to \PWM_1:Net_75\
Aliasing tmpOE__Pin_1_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__Pin_2_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__Pin_3_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__Pin_4_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__Pin_5_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__Pin_6_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__Pin_7_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__Pin_8_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__MOSI_1_net_0 to \PWM_1:Net_69\
Aliasing \CSD:Net_104\ to \PWM_1:Net_75\
Aliasing \CSD:Net_312\ to \PWM_1:Net_75\
Aliasing \CSD:tmpOE__Cmod_net_0\ to \PWM_1:Net_69\
Aliasing \CSD:IDAC2:Net_3\ to \PWM_1:Net_69\
Aliasing \CSD:tmpOE__Sns_net_3\ to \PWM_1:Net_69\
Aliasing \CSD:tmpOE__Sns_net_2\ to \PWM_1:Net_69\
Aliasing \CSD:tmpOE__Sns_net_1\ to \PWM_1:Net_69\
Aliasing \CSD:tmpOE__Sns_net_0\ to \PWM_1:Net_69\
Aliasing \CSD:IDAC1:Net_3\ to \PWM_1:Net_69\
Aliasing \UART:Net_459\ to \PWM_1:Net_75\
Aliasing \UART:Net_1194\ to \PWM_1:Net_75\
Aliasing \UART:Net_1195\ to \PWM_1:Net_75\
Aliasing \UART:Net_1196\ to \PWM_1:Net_75\
Aliasing \UART:tmpOE__tx_net_0\ to \PWM_1:Net_69\
Aliasing \UART:tmpOE__rx_net_0\ to \PWM_1:Net_69\
Aliasing \UART:Net_747\ to \PWM_1:Net_75\
Aliasing Net_2395 to \PWM_1:Net_75\
Aliasing \SPIS_1:BSPIS:tx_status_5\ to \PWM_1:Net_75\
Aliasing \SPIS_1:BSPIS:tx_status_4\ to \PWM_1:Net_75\
Aliasing \SPIS_1:BSPIS:tx_status_3\ to \PWM_1:Net_75\
Aliasing \SPIS_1:BSPIS:rx_status_2\ to \PWM_1:Net_75\
Aliasing \SPIS_1:BSPIS:rx_status_1\ to \PWM_1:Net_75\
Aliasing \SPIS_1:BSPIS:rx_status_0\ to \PWM_1:Net_75\
Aliasing \SPIS_1:BSPIS:reset\ to \PWM_1:Net_75\
Aliasing \SPIS_1:BSPIS:sR8:Dp:cs_addr_1\ to \PWM_1:Net_75\
Aliasing tmpOE__MISO_1_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__SCLK_1_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__Pin_9_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__Pin_10_net_0 to \PWM_1:Net_69\
Aliasing \PWM_3CMP_1:State_2\\D\ to \PWM_1:Net_75\
Aliasing \PWM_3CMP_2:State_2\\D\ to \PWM_1:Net_75\
Removing Lhs of wire \PWM_1:Net_81\[1] = Net_2687[13]
Removing Lhs of wire \PWM_1:Net_66\[4] = \PWM_1:Net_75\[2]
Removing Lhs of wire \PWM_1:Net_82\[5] = \PWM_1:Net_75\[2]
Removing Lhs of wire \PWM_1:Net_72\[6] = \PWM_1:Net_75\[2]
Removing Lhs of wire \PWM_2:Net_81\[15] = Net_2687[13]
Removing Lhs of wire \PWM_2:Net_75\[16] = \PWM_1:Net_75\[2]
Removing Lhs of wire \PWM_2:Net_69\[17] = \PWM_1:Net_69\[3]
Removing Lhs of wire \PWM_2:Net_66\[18] = \PWM_1:Net_75\[2]
Removing Lhs of wire \PWM_2:Net_82\[19] = \PWM_1:Net_75\[2]
Removing Lhs of wire \PWM_2:Net_72\[20] = \PWM_1:Net_75\[2]
Removing Lhs of wire \PWM_3:Net_81\[28] = Net_2687[13]
Removing Lhs of wire \PWM_3:Net_75\[29] = \PWM_1:Net_75\[2]
Removing Lhs of wire \PWM_3:Net_69\[30] = \PWM_1:Net_69\[3]
Removing Lhs of wire \PWM_3:Net_66\[31] = \PWM_1:Net_75\[2]
Removing Lhs of wire \PWM_3:Net_82\[32] = \PWM_1:Net_75\[2]
Removing Lhs of wire \PWM_3:Net_72\[33] = \PWM_1:Net_75\[2]
Removing Lhs of wire \PWM_4:Net_81\[41] = Net_2687[13]
Removing Lhs of wire \PWM_4:Net_75\[42] = \PWM_1:Net_75\[2]
Removing Lhs of wire \PWM_4:Net_69\[43] = \PWM_1:Net_69\[3]
Removing Lhs of wire \PWM_4:Net_66\[44] = \PWM_1:Net_75\[2]
Removing Lhs of wire \PWM_4:Net_82\[45] = \PWM_1:Net_75\[2]
Removing Lhs of wire \PWM_4:Net_72\[46] = \PWM_1:Net_75\[2]
Removing Lhs of wire \PWM_3CMP_1:reset\[61] = \PWM_1:Net_75\[2]
Removing Rhs of wire zero[62] = \PWM_1:Net_75\[2]
Removing Lhs of wire \PWM_3CMP_2:reset\[100] = zero[62]
Removing Lhs of wire \SPI:tmpOE__ss_s_net_0\[136] = \PWM_1:Net_69\[3]
Removing Rhs of wire one[140] = \PWM_1:Net_69\[3]
Removing Lhs of wire \SPI:Net_652\[142] = \SPI:Net_1193\[137]
Removing Lhs of wire \SPI:Net_452\[143] = zero[62]
Removing Lhs of wire \SPI:Net_1195\[145] = zero[62]
Removing Lhs of wire \SPI:Net_654\[147] = zero[62]
Removing Lhs of wire \SPI:Net_1170\[150] = \SPI:Net_847\[133]
Removing Rhs of wire \SPI:Net_990\[151] = \SPI:Net_387\[152]
Removing Rhs of wire \SPI:Net_909\[153] = \SPI:Net_252\[154]
Removing Lhs of wire \SPI:Net_663\[155] = zero[62]
Removing Lhs of wire \SPI:tmpOE__miso_s_net_0\[157] = one[140]
Removing Lhs of wire \SPI:tmpOE__sclk_s_net_0\[166] = one[140]
Removing Lhs of wire \SPI:tmpOE__mosi_s_net_0\[171] = one[140]
Removing Lhs of wire \SPI:Net_1175\[175] = zero[62]
Removing Lhs of wire \SPI:Net_747\[176] = zero[62]
Removing Lhs of wire tmpOE__Pin_1_net_0[201] = one[140]
Removing Lhs of wire tmpOE__Pin_2_net_0[207] = one[140]
Removing Lhs of wire tmpOE__Pin_3_net_0[213] = one[140]
Removing Lhs of wire tmpOE__Pin_4_net_0[219] = one[140]
Removing Lhs of wire tmpOE__Pin_5_net_0[225] = one[140]
Removing Lhs of wire tmpOE__Pin_6_net_0[231] = one[140]
Removing Lhs of wire tmpOE__Pin_7_net_0[237] = one[140]
Removing Lhs of wire tmpOE__Pin_8_net_0[243] = one[140]
Removing Lhs of wire tmpOE__MOSI_1_net_0[249] = one[140]
Removing Lhs of wire \CSD:Net_104\[265] = zero[62]
Removing Lhs of wire \CSD:Net_312\[269] = zero[62]
Removing Lhs of wire \CSD:tmpOE__Cmod_net_0\[272] = one[140]
Removing Lhs of wire \CSD:IDAC2:Net_3\[279] = one[140]
Removing Lhs of wire \CSD:tmpOE__Sns_net_3\[281] = one[140]
Removing Lhs of wire \CSD:tmpOE__Sns_net_2\[282] = one[140]
Removing Lhs of wire \CSD:tmpOE__Sns_net_1\[283] = one[140]
Removing Lhs of wire \CSD:tmpOE__Sns_net_0\[284] = one[140]
Removing Lhs of wire \CSD:IDAC1:Net_3\[296] = one[140]
Removing Lhs of wire \UART:Net_459\[302] = zero[62]
Removing Lhs of wire \UART:Net_652\[303] = zero[62]
Removing Lhs of wire \UART:Net_1194\[305] = zero[62]
Removing Lhs of wire \UART:Net_1195\[306] = zero[62]
Removing Lhs of wire \UART:Net_1196\[307] = zero[62]
Removing Rhs of wire \UART:Net_654\[308] = \UART:Net_1197\[309]
Removing Lhs of wire \UART:Net_1170\[312] = \UART:Net_847\[301]
Removing Lhs of wire \UART:Net_990\[313] = zero[62]
Removing Lhs of wire \UART:Net_909\[314] = zero[62]
Removing Lhs of wire \UART:Net_663\[315] = zero[62]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[317] = one[140]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[326] = one[140]
Removing Lhs of wire \UART:Net_1175\[330] = zero[62]
Removing Lhs of wire \UART:Net_747\[331] = zero[62]
Removing Lhs of wire \SPIS_1:BSPIS:cnt_reset\[356] = zero[62]
Removing Lhs of wire Net_2395[357] = zero[62]
Removing Rhs of wire \SPIS_1:BSPIS:tx_load\[359] = \SPIS_1:BSPIS:load\[360]
Removing Rhs of wire \SPIS_1:BSPIS:tx_load\[359] = \SPIS_1:BSPIS:dpcounter_one\[378]
Removing Lhs of wire \SPIS_1:BSPIS:prc_clk_src\[367] = Net_2393[368]
Removing Rhs of wire \SPIS_1:Net_81\[371] = \SPIS_1:Net_176\[462]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_2\[391] = \SPIS_1:BSPIS:miso_tx_empty_reg_fin\[381]
Removing Rhs of wire \SPIS_1:BSPIS:tx_status_1\[392] = \SPIS_1:BSPIS:dpMISO_fifo_not_full\[393]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_6\[394] = \SPIS_1:BSPIS:byte_complete\[361]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_3\[397] = \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\[396]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_5\[398] = \SPIS_1:BSPIS:rx_buf_overrun\[364]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_6\[399] = \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\[386]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_5\[400] = zero[62]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_4\[401] = zero[62]
Removing Lhs of wire \SPIS_1:BSPIS:tx_status_3\[402] = zero[62]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_2\[403] = zero[62]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_1\[404] = zero[62]
Removing Lhs of wire \SPIS_1:BSPIS:rx_status_0\[405] = zero[62]
Removing Lhs of wire \SPIS_1:BSPIS:mosi_fin\[406] = \SPIS_1:Net_75\[407]
Removing Lhs of wire \SPIS_1:Net_75\[407] = Net_2392[250]
Removing Lhs of wire \SPIS_1:BSPIS:reset\[433] = zero[62]
Removing Lhs of wire \SPIS_1:BSPIS:sR8:Dp:cs_addr_1\[434] = zero[62]
Removing Lhs of wire tmpOE__MISO_1_net_0[466] = one[140]
Removing Lhs of wire tmpOE__SCLK_1_net_0[472] = one[140]
Removing Lhs of wire tmpOE__Pin_9_net_0[477] = one[140]
Removing Lhs of wire tmpOE__Pin_10_net_0[483] = one[140]
Removing Lhs of wire \PWM_3CMP_1:State_2\\D\[488] = zero[62]
Removing Lhs of wire \PWM_3CMP_2:State_2\\D\[491] = zero[62]
Removing Lhs of wire \SPIS_1:BSPIS:dpcounter_one_reg\\D\[494] = \SPIS_1:BSPIS:dpcounter_one_fin\[362]
Removing Lhs of wire \SPIS_1:BSPIS:mosi_buf_overrun_fin\\D\[495] = \SPIS_1:BSPIS:mosi_buf_overrun_reg\[365]
Removing Lhs of wire \SPIS_1:BSPIS:mosi_tmp\\D\[496] = Net_2392[250]

------------------------------------------------------
Aliased 0 equations, 103 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SPIS_1:BSPIS:tx_load\' (cost = 6):
\SPIS_1:BSPIS:tx_load\ <= ((not \SPIS_1:BSPIS:count_3\ and not \SPIS_1:BSPIS:count_2\ and not \SPIS_1:BSPIS:count_1\ and \SPIS_1:BSPIS:count_0\));

Note:  Expanding virtual equation for '\SPIS_1:BSPIS:byte_complete\' (cost = 1):
\SPIS_1:BSPIS:byte_complete\ <= ((not \SPIS_1:BSPIS:dpcounter_one_reg\ and \SPIS_1:BSPIS:dpcounter_one_fin\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 3 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SPIS_1:BSPIS:inv_ss\ to one
Removing Lhs of wire \SPIS_1:BSPIS:inv_ss\[358] = one[140]
Removing Rhs of wire Net_2394[387] = \SPIS_1:BSPIS:miso_from_dp\[388]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_42xx.cydsn\dc801_42xx.cyprj -dcpsoc3 dc801_42xx.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.797ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.2.0.6175, Family: PSoC3, Started at: Saturday, 12 September 2015 12:05:56
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\true\Desktop\projects\dc801-2015-badge\firmware\DC801\dc801_42xx.cydsn\dc801_42xx.cyprj -d CY8C4245AXI-483 dc801_42xx.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \PWM_3CMP_1:State_2\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3CMP_2:State_2\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 6: Automatic-assigning  clock 'CSD_SampleClk'. Signal=\CSD:Net_420_ff6\
    Fixed Function Clock 5: Automatic-assigning  clock 'CSD_SenseClk'. Signal=\CSD:Net_429_ff5\
    Fixed Function Clock 2: Automatic-assigning  clock 'SPI_SCBCLK'. Signal=\SPI:Net_847_ff2\
    Fixed Function Clock 8: Automatic-assigning  clock 'PWMCLK'. Signal=Net_2687_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'PWMCLK'. Signal=Net_2687_ff9
    Fixed Function Clock 10: Automatic-assigning  clock 'PWMCLK'. Signal=Net_2687_ff10
    Fixed Function Clock 11: Automatic-assigning  clock 'PWMCLK'. Signal=Net_2687_ff11
    Digital Clock 0: Automatic-assigning  clock 'PWM8CLK'. Fanout=6, Signal=Net_2736_digital
    Digital Clock 1: Automatic-assigning  clock 'SPIS_1_IntClock'. Fanout=1, Signal=\SPIS_1:Net_81_digital\
    Fixed Function Clock 3: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff3\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPIS_1:BSPIS:ClkEn\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:DpClkEn\: with output requested to be asynchronous
        ClockIn: SCLK_1(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK_1(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPIS_1:BSPIS:PrcClkEn\: with output requested to be asynchronous
        ClockIn: SCLK_1(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SCLK_1(0):iocell.fb, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 11 pin(s) will be assigned a location by the fitter: \SPI:miso_s(0)\, \SPI:mosi_s(0)\, \SPI:sclk_s(0)\, \SPI:ss_s(0)\, \UART:rx(0)\, \UART:tx(0)\, MISO_1(0), MOSI_1(0), Pin_9(0), Pin_10(0), SCLK_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = MISO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_1(0)__PA ,
            input => Net_2394 ,
            pad => MISO_1(0)_PAD );

    Pin : Name = MOSI_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI_1(0)__PA ,
            fb => Net_2392 ,
            pad => MOSI_1(0)_PAD );

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            input => Net_2588 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_10(0)__PA ,
            input => Net_2744 ,
            pad => Pin_10(0)_PAD );

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            input => Net_2599 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            input => Net_2610 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            input => Net_2621 ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_5(0)__PA ,
            input => Net_2625 ,
            pad => Pin_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_6(0)__PA ,
            input => Net_2626 ,
            pad => Pin_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7(0)__PA ,
            input => Net_2739 ,
            pad => Pin_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_8(0)__PA ,
            input => Net_2742 ,
            pad => Pin_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_9(0)__PA ,
            input => Net_2743 ,
            pad => Pin_9(0)_PAD );

    Pin : Name = SCLK_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK_1(0)__PA ,
            fb => Net_2393 ,
            pad => SCLK_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CSD:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:Cmod(0)\__PA ,
            analog_term => \CSD:Net_398\ ,
            pad => \CSD:Cmod(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CSD:Sns(0)\
        Attributes:
            Alias: Button0__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:Sns(0)\__PA ,
            analog_term => \CSD:Net_245_0\ ,
            pad => \CSD:Sns(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CSD:Sns(1)\
        Attributes:
            Alias: Button1__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:Sns(1)\__PA ,
            analog_term => \CSD:Net_245_0\ ,
            pad => \CSD:Sns(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CSD:Sns(2)\
        Attributes:
            Alias: Button2__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:Sns(2)\__PA ,
            analog_term => \CSD:Net_245_0\ ,
            pad => \CSD:Sns(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CSD:Sns(3)\
        Attributes:
            Alias: Button3__BTN
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CSD:Sns(3)\__PA ,
            analog_term => \CSD:Net_245_0\ ,
            pad => \CSD:Sns(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI:miso_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:miso_s(0)\__PA ,
            input => \SPI:Net_1055\ ,
            pad => \SPI:miso_s(0)_PAD\ );

    Pin : Name = \SPI:mosi_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:mosi_s(0)\__PA ,
            fb => \SPI:Net_909\ ,
            pad => \SPI:mosi_s(0)_PAD\ );

    Pin : Name = \SPI:sclk_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:sclk_s(0)\__PA ,
            fb => \SPI:Net_990\ ,
            pad => \SPI:sclk_s(0)_PAD\ );

    Pin : Name = \SPI:ss_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI:ss_s(0)\__PA ,
            fb => \SPI:Net_1193\ ,
            pad => \SPI:ss_s(0)_PAD\ );

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:Net_654\ ,
            pad => \UART:rx(0)_PAD\ );

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            input => \UART:Net_1062\ ,
            pad => \UART:tx(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_2739, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3CMP_1:pwm2_n\
        );
        Output = Net_2739 (fanout=1)

    MacroCell: Name=Net_2744, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3CMP_2:pwm2_n\
        );
        Output = Net_2744 (fanout=1)

    MacroCell: Name=\PWM_3CMP_1:State_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2736_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PWM_3CMP_1:pwm2_n\ * !\PWM_3CMP_1:State_1\ * 
              !\PWM_3CMP_1:State_0\
            + \PWM_3CMP_1:State_1\ * \PWM_3CMP_1:z0\
            + \PWM_3CMP_1:State_0\ * \PWM_3CMP_1:z0\
        );
        Output = \PWM_3CMP_1:State_0\ (fanout=3)

    MacroCell: Name=\PWM_3CMP_1:State_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2736_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PWM_3CMP_1:pwm2_n\ * !\PWM_3CMP_1:State_1\ * 
              !\PWM_3CMP_1:State_0\
            + \PWM_3CMP_1:State_1\ * \PWM_3CMP_1:z0\
            + \PWM_3CMP_1:State_0\ * \PWM_3CMP_1:z0\
        );
        Output = \PWM_3CMP_1:State_1\ (fanout=3)

    MacroCell: Name=\PWM_3CMP_2:State_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2736_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PWM_3CMP_2:pwm2_n\ * !\PWM_3CMP_2:State_1\ * 
              !\PWM_3CMP_2:State_0\
            + \PWM_3CMP_2:State_1\ * \PWM_3CMP_2:z0\
            + \PWM_3CMP_2:State_0\ * \PWM_3CMP_2:z0\
        );
        Output = \PWM_3CMP_2:State_0\ (fanout=3)

    MacroCell: Name=\PWM_3CMP_2:State_1\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2736_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PWM_3CMP_2:pwm2_n\ * !\PWM_3CMP_2:State_1\ * 
              !\PWM_3CMP_2:State_0\
            + \PWM_3CMP_2:State_1\ * \PWM_3CMP_2:z0\
            + \PWM_3CMP_2:State_0\ * \PWM_3CMP_2:z0\
        );
        Output = \PWM_3CMP_2:State_1\ (fanout=3)

    MacroCell: Name=\SPIS_1:BSPIS:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS_1:BSPIS:byte_complete\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_1:Net_81_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS_1:BSPIS:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPIS_1:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpMOSI_fifo_full\ * !\SPIS_1:BSPIS:count_3\ * 
              !\SPIS_1:BSPIS:count_2\ * !\SPIS_1:BSPIS:count_1\ * 
              \SPIS_1:BSPIS:count_0\
        );
        Output = \SPIS_1:BSPIS:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_1:Net_81_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS_1:BSPIS:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2393)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2392
        );
        Output = \SPIS_1:BSPIS:mosi_tmp\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_2392 * !\SPIS_1:BSPIS:count_3\ * !\SPIS_1:BSPIS:count_2\ * 
              !\SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:count_0\
            + \SPIS_1:BSPIS:count_3\ * \SPIS_1:BSPIS:mosi_tmp\
            + \SPIS_1:BSPIS:count_2\ * \SPIS_1:BSPIS:mosi_tmp\
            + \SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:mosi_tmp\
            + !\SPIS_1:BSPIS:count_0\ * \SPIS_1:BSPIS:mosi_tmp\
        );
        Output = \SPIS_1:BSPIS:mosi_to_dp\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS_1:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS_1:BSPIS:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS_1:BSPIS:rx_status_4\ (fanout=1)

    MacroCell: Name=\SPIS_1:BSPIS:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:count_3\ * !\SPIS_1:BSPIS:count_2\ * 
              !\SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:count_0\
        );
        Output = \SPIS_1:BSPIS:tx_load\ (fanout=3)

    MacroCell: Name=\SPIS_1:BSPIS:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:dpcounter_one_reg\ * 
              \SPIS_1:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS_1:BSPIS:tx_status_0\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_3CMP_1:datapath:u0\
        PORT MAP (
            clock => Net_2736_digital ,
            cs_addr_1 => \PWM_3CMP_1:State_1\ ,
            cs_addr_0 => \PWM_3CMP_1:State_0\ ,
            cl0_comb => Net_2625 ,
            z0_comb => \PWM_3CMP_1:z0\ ,
            cl1_comb => Net_2626 ,
            z1_comb => \PWM_3CMP_1:pwm2_n\ );
        Properties:
        {
            a0_init = "00000001"
            a1_init = "00000001"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000010100000001000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000010000000000000000000000000000"
            d0_init = "00000001"
            d1_init = "00000001"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_3CMP_2:datapath:u0\
        PORT MAP (
            clock => Net_2736_digital ,
            cs_addr_1 => \PWM_3CMP_2:State_1\ ,
            cs_addr_0 => \PWM_3CMP_2:State_0\ ,
            cl0_comb => Net_2742 ,
            z0_comb => \PWM_3CMP_2:z0\ ,
            cl1_comb => Net_2743 ,
            z1_comb => \PWM_3CMP_2:pwm2_n\ );
        Properties:
        {
            a0_init = "00000001"
            a1_init = "00000001"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000010100000001000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000010000000000000000000000000000"
            d0_init = "00000001"
            d1_init = "00000001"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPIS_1:BSPIS:sR8:Dp:u0\
        PORT MAP (
            clock => Net_2393 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_0 => \SPIS_1:BSPIS:tx_load\ ,
            route_si => \SPIS_1:BSPIS:mosi_to_dp\ ,
            f1_load => \SPIS_1:BSPIS:tx_load\ ,
            so_comb => Net_2394 ,
            f0_bus_stat_comb => \SPIS_1:BSPIS:tx_status_1\ ,
            f0_blk_stat_comb => \SPIS_1:BSPIS:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \SPIS_1:BSPIS:dpMOSI_fifo_full\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPIS_1:BSPIS:RxStsReg\
        PORT MAP (
            clock => \SPIS_1:Net_81_digital\ ,
            status_6 => \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\ ,
            status_5 => \SPIS_1:BSPIS:rx_buf_overrun\ ,
            status_4 => \SPIS_1:BSPIS:rx_status_4\ ,
            status_3 => \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIS_1:BSPIS:TxStsReg\
        PORT MAP (
            clock => \SPIS_1:Net_81_digital\ ,
            status_6 => \SPIS_1:BSPIS:byte_complete\ ,
            status_2 => \SPIS_1:BSPIS:miso_tx_empty_reg_fin\ ,
            status_1 => \SPIS_1:BSPIS:tx_status_1\ ,
            status_0 => \SPIS_1:BSPIS:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\SPIS_1:BSPIS:sync_1\
        PORT MAP (
            clock => \SPIS_1:Net_81_digital\ ,
            in => \SPIS_1:BSPIS:tx_load\ ,
            out => \SPIS_1:BSPIS:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:sync_2\
        PORT MAP (
            clock => \SPIS_1:Net_81_digital\ ,
            in => \SPIS_1:BSPIS:dpMISO_fifo_empty\ ,
            out => \SPIS_1:BSPIS:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:sync_3\
        PORT MAP (
            clock => \SPIS_1:Net_81_digital\ ,
            in => \SPIS_1:BSPIS:mosi_buf_overrun\ ,
            out => \SPIS_1:BSPIS:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPIS_1:BSPIS:sync_4\
        PORT MAP (
            clock => \SPIS_1:Net_81_digital\ ,
            in => \SPIS_1:BSPIS:dpMOSI_fifo_full\ ,
            out => \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIS_1:BSPIS:BitCounter\
        PORT MAP (
            clock => Net_2393 ,
            count_6 => \SPIS_1:BSPIS:count_6\ ,
            count_5 => \SPIS_1:BSPIS:count_5\ ,
            count_4 => \SPIS_1:BSPIS:count_4\ ,
            count_3 => \SPIS_1:BSPIS:count_3\ ,
            count_2 => \SPIS_1:BSPIS:count_2\ ,
            count_1 => \SPIS_1:BSPIS:count_1\ ,
            count_0 => \SPIS_1:BSPIS:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CSD:ISR\
        PORT MAP (
            interrupt => \CSD:Net_248\ );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    2 :    4 :  50.00%
Pins                          :   26 :   10 :   36 :  72.22%
UDB Macrocells                :   17 :   15 :   32 :  53.13%
UDB Unique Pterms             :   24 :   40 :   64 :  37.50%
UDB Total Pterms              :   28 :      :      : 
UDB Datapath Cells            :    3 :    1 :    4 :  75.00%
UDB Status Cells              :    3 :    1 :    4 :  75.00%
            StatusI Registers :    2 
                   Sync Cells :    4 (in 1 status cell)
UDB Control Cells             :    1 :    3 :    4 :  25.00%
                 Count7 Cells :    1 
Interrupts                    :    1 :   31 :   32 :   3.13%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    1 :    0 :    1 : 100.00%
CapSense Blocks               :    1 :    0 :    1 : 100.00%
8-bit CapSense IDACs          :    1 :    0 :    1 : 100.00%
7-bit CapSense IDACs          :    1 :    0 :    1 : 100.00%
Temperature Sensors           :    0 :    1 :    1 :   0.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    4 :    0 :    4 : 100.00%
Serial Communication Blocks   :    2 :    0 :    2 : 100.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.562ms
Tech mapping phase: Elapsed time ==> 0s.606ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0232634s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.056ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0053211 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \CSD:Net_245_0\ {
    source
    swhv_3
    amuxbusa
    P2_P40
    p2_0
    P2_P41
    p2_1
    P2_P42
    p2_2
    P2_P43
    p2_3
  }
  Net: \CSD:Net_398\ {
    Net_2110
    swh_2
    p4_2
    P4_P42
  }
}
Map of item to net {
  source                                           -> \CSD:Net_245_0\
  swhv_3                                           -> \CSD:Net_245_0\
  amuxbusa                                         -> \CSD:Net_245_0\
  P2_P40                                           -> \CSD:Net_245_0\
  p2_0                                             -> \CSD:Net_245_0\
  P2_P41                                           -> \CSD:Net_245_0\
  p2_1                                             -> \CSD:Net_245_0\
  P2_P42                                           -> \CSD:Net_245_0\
  p2_2                                             -> \CSD:Net_245_0\
  P2_P43                                           -> \CSD:Net_245_0\
  p2_3                                             -> \CSD:Net_245_0\
  Net_2110                                         -> \CSD:Net_398\
  swh_2                                            -> \CSD:Net_398\
  p4_2                                             -> \CSD:Net_398\
  P4_P42                                           -> \CSD:Net_398\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.146ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.50
                   Pterms :            3.00
               Macrocells :            2.13
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.004ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 230, final cost is 230 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       7.00 :       4.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_2392 * !\SPIS_1:BSPIS:count_3\ * !\SPIS_1:BSPIS:count_2\ * 
              !\SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:count_0\
            + \SPIS_1:BSPIS:count_3\ * \SPIS_1:BSPIS:mosi_tmp\
            + \SPIS_1:BSPIS:count_2\ * \SPIS_1:BSPIS:mosi_tmp\
            + \SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:mosi_tmp\
            + !\SPIS_1:BSPIS:count_0\ * \SPIS_1:BSPIS:mosi_tmp\
        );
        Output = \SPIS_1:BSPIS:mosi_to_dp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIS_1:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_1:Net_81_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPIS_1:BSPIS:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpMOSI_fifo_full\ * !\SPIS_1:BSPIS:count_3\ * 
              !\SPIS_1:BSPIS:count_2\ * !\SPIS_1:BSPIS:count_1\ * 
              \SPIS_1:BSPIS:count_0\
        );
        Output = \SPIS_1:BSPIS:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIS_1:BSPIS:mosi_tmp\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2393)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2392
        );
        Output = \SPIS_1:BSPIS:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =\SPIS_1:BSPIS:sync_2\
    PORT MAP (
        clock => \SPIS_1:Net_81_digital\ ,
        in => \SPIS_1:BSPIS:dpMISO_fifo_empty\ ,
        out => \SPIS_1:BSPIS:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:sync_4\
    PORT MAP (
        clock => \SPIS_1:Net_81_digital\ ,
        in => \SPIS_1:BSPIS:dpMOSI_fifo_full\ ,
        out => \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:sync_3\
    PORT MAP (
        clock => \SPIS_1:Net_81_digital\ ,
        in => \SPIS_1:BSPIS:mosi_buf_overrun\ ,
        out => \SPIS_1:BSPIS:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPIS_1:BSPIS:sync_1\
    PORT MAP (
        clock => \SPIS_1:Net_81_digital\ ,
        in => \SPIS_1:BSPIS:tx_load\ ,
        out => \SPIS_1:BSPIS:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPIS_1:BSPIS:tx_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:count_3\ * !\SPIS_1:BSPIS:count_2\ * 
              !\SPIS_1:BSPIS:count_1\ * \SPIS_1:BSPIS:count_0\
        );
        Output = \SPIS_1:BSPIS:tx_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIS_1:BSPIS:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIS_1:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPIS_1:BSPIS:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPIS_1:BSPIS:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIS_1:Net_81_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\
        );
        Output = \SPIS_1:BSPIS:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPIS_1:BSPIS:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPIS_1:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPIS_1:BSPIS:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPIS_1:BSPIS:sR8:Dp:u0\
    PORT MAP (
        clock => Net_2393 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_0 => \SPIS_1:BSPIS:tx_load\ ,
        route_si => \SPIS_1:BSPIS:mosi_to_dp\ ,
        f1_load => \SPIS_1:BSPIS:tx_load\ ,
        so_comb => Net_2394 ,
        f0_bus_stat_comb => \SPIS_1:BSPIS:tx_status_1\ ,
        f0_blk_stat_comb => \SPIS_1:BSPIS:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \SPIS_1:BSPIS:dpMOSI_fifo_full\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: True

statusicell: Name =\SPIS_1:BSPIS:RxStsReg\
    PORT MAP (
        clock => \SPIS_1:Net_81_digital\ ,
        status_6 => \SPIS_1:BSPIS:dpMOSI_fifo_full_reg\ ,
        status_5 => \SPIS_1:BSPIS:rx_buf_overrun\ ,
        status_4 => \SPIS_1:BSPIS:rx_status_4\ ,
        status_3 => \SPIS_1:BSPIS:dpMOSI_fifo_not_empty\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_2744, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3CMP_2:pwm2_n\
        );
        Output = Net_2744 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3CMP_2:State_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2736_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PWM_3CMP_2:pwm2_n\ * !\PWM_3CMP_2:State_1\ * 
              !\PWM_3CMP_2:State_0\
            + \PWM_3CMP_2:State_1\ * \PWM_3CMP_2:z0\
            + \PWM_3CMP_2:State_0\ * \PWM_3CMP_2:z0\
        );
        Output = \PWM_3CMP_2:State_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_3CMP_2:State_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2736_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PWM_3CMP_2:pwm2_n\ * !\PWM_3CMP_2:State_1\ * 
              !\PWM_3CMP_2:State_0\
            + \PWM_3CMP_2:State_1\ * \PWM_3CMP_2:z0\
            + \PWM_3CMP_2:State_0\ * \PWM_3CMP_2:z0\
        );
        Output = \PWM_3CMP_2:State_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2739, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_3CMP_1:pwm2_n\
        );
        Output = Net_2739 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_3CMP_2:datapath:u0\
    PORT MAP (
        clock => Net_2736_digital ,
        cs_addr_1 => \PWM_3CMP_2:State_1\ ,
        cs_addr_0 => \PWM_3CMP_2:State_0\ ,
        cl0_comb => Net_2742 ,
        z0_comb => \PWM_3CMP_2:z0\ ,
        cl1_comb => Net_2743 ,
        z1_comb => \PWM_3CMP_2:pwm2_n\ );
    Properties:
    {
        a0_init = "00000001"
        a1_init = "00000001"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000010100000001000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000010000000000000000000000000000"
        d0_init = "00000001"
        d1_init = "00000001"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SPIS_1:BSPIS:BitCounter\
    PORT MAP (
        clock => Net_2393 ,
        count_6 => \SPIS_1:BSPIS:count_6\ ,
        count_5 => \SPIS_1:BSPIS:count_5\ ,
        count_4 => \SPIS_1:BSPIS:count_4\ ,
        count_3 => \SPIS_1:BSPIS:count_3\ ,
        count_2 => \SPIS_1:BSPIS:count_2\ ,
        count_1 => \SPIS_1:BSPIS:count_1\ ,
        count_0 => \SPIS_1:BSPIS:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3CMP_1:State_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2736_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PWM_3CMP_1:pwm2_n\ * !\PWM_3CMP_1:State_1\ * 
              !\PWM_3CMP_1:State_0\
            + \PWM_3CMP_1:State_1\ * \PWM_3CMP_1:z0\
            + \PWM_3CMP_1:State_0\ * \PWM_3CMP_1:z0\
        );
        Output = \PWM_3CMP_1:State_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_3CMP_1:State_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2736_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\PWM_3CMP_1:pwm2_n\ * !\PWM_3CMP_1:State_1\ * 
              !\PWM_3CMP_1:State_0\
            + \PWM_3CMP_1:State_1\ * \PWM_3CMP_1:z0\
            + \PWM_3CMP_1:State_0\ * \PWM_3CMP_1:z0\
        );
        Output = \PWM_3CMP_1:State_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIS_1:BSPIS:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:dpcounter_one_reg\ * 
              \SPIS_1:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPIS_1:BSPIS:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIS_1:BSPIS:byte_complete\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIS_1:BSPIS:dpcounter_one_fin\ * 
              !\SPIS_1:BSPIS:dpcounter_one_reg\
        );
        Output = \SPIS_1:BSPIS:byte_complete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_3CMP_1:datapath:u0\
    PORT MAP (
        clock => Net_2736_digital ,
        cs_addr_1 => \PWM_3CMP_1:State_1\ ,
        cs_addr_0 => \PWM_3CMP_1:State_0\ ,
        cl0_comb => Net_2625 ,
        z0_comb => \PWM_3CMP_1:z0\ ,
        cl1_comb => Net_2626 ,
        z1_comb => \PWM_3CMP_1:pwm2_n\ );
    Properties:
    {
        a0_init = "00000001"
        a1_init = "00000001"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000010100000001000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000010000000000000000000000000000"
        d0_init = "00000001"
        d1_init = "00000001"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIS_1:BSPIS:TxStsReg\
    PORT MAP (
        clock => \SPIS_1:Net_81_digital\ ,
        status_6 => \SPIS_1:BSPIS:byte_complete\ ,
        status_2 => \SPIS_1:BSPIS:miso_tx_empty_reg_fin\ ,
        status_1 => \SPIS_1:BSPIS:tx_status_1\ ,
        status_0 => \SPIS_1:BSPIS:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =\CSD:ISR\
        PORT MAP (
            interrupt => \CSD:Net_248\ );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        input => Net_2588 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        input => Net_2599 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        input => Net_2610 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        input => Net_2621 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \SPI:mosi_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:mosi_s(0)\__PA ,
        fb => \SPI:Net_909\ ,
        pad => \SPI:mosi_s(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \SPI:miso_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:miso_s(0)\__PA ,
        input => \SPI:Net_1055\ ,
        pad => \SPI:miso_s(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \SPI:sclk_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:sclk_s(0)\__PA ,
        fb => \SPI:Net_990\ ,
        pad => \SPI:sclk_s(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \SPI:ss_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI:ss_s(0)\__PA ,
        fb => \SPI:Net_1193\ ,
        pad => \SPI:ss_s(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_5(0)__PA ,
        input => Net_2625 ,
        pad => Pin_5(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_6(0)__PA ,
        input => Net_2626 ,
        pad => Pin_6(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7(0)__PA ,
        input => Net_2739 ,
        pad => Pin_7(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_8(0)__PA ,
        input => Net_2742 ,
        pad => Pin_8(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MOSI_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI_1(0)__PA ,
        fb => Net_2392 ,
        pad => MOSI_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_9(0)__PA ,
        input => Net_2743 ,
        pad => Pin_9(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCLK_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK_1(0)__PA ,
        fb => Net_2393 ,
        pad => SCLK_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_10(0)__PA ,
        input => Net_2744 ,
        pad => Pin_10(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CSD:Sns(0)\
    Attributes:
        Alias: Button0__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:Sns(0)\__PA ,
        analog_term => \CSD:Net_245_0\ ,
        pad => \CSD:Sns(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CSD:Sns(1)\
    Attributes:
        Alias: Button1__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:Sns(1)\__PA ,
        analog_term => \CSD:Net_245_0\ ,
        pad => \CSD:Sns(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CSD:Sns(2)\
    Attributes:
        Alias: Button2__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:Sns(2)\__PA ,
        analog_term => \CSD:Net_245_0\ ,
        pad => \CSD:Sns(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CSD:Sns(3)\
    Attributes:
        Alias: Button3__BTN
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:Sns(3)\__PA ,
        analog_term => \CSD:Net_245_0\ ,
        pad => \CSD:Sns(3)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MISO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO_1(0)__PA ,
        input => Net_2394 ,
        pad => MISO_1(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:Net_654\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        input => \UART:Net_1062\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CSD:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CSD:Cmod(0)\__PA ,
        analog_term => \CSD:Net_398\ ,
        pad => \CSD:Cmod(0)_PAD\ ,
        input => __ONE__ );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_6 => \CSD:Net_420_ff6\ ,
            ff_div_5 => \CSD:Net_429_ff5\ ,
            ff_div_2 => \SPI:Net_847_ff2\ ,
            ff_div_8 => Net_2687_ff8 ,
            ff_div_9 => Net_2687_ff9 ,
            ff_div_10 => Net_2687_ff10 ,
            ff_div_11 => Net_2687_ff11 ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 ,
            ff_div_3 => \UART:Net_847_ff3\ );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: 
    SCB Block @ [FFB(SCB,0)]: 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff3\ ,
            interrupt => Net_2654 ,
            rx => \UART:Net_654\ ,
            tx => \UART:Net_1062\ ,
            rts => \UART:Net_1053\ ,
            mosi_m => \UART:Net_1061\ ,
            select_m_3 => \UART:ss_3\ ,
            select_m_2 => \UART:ss_2\ ,
            select_m_1 => \UART:ss_1\ ,
            select_m_0 => \UART:ss_0\ ,
            sclk_m => \UART:Net_1059\ ,
            miso_s => \UART:Net_1055\ ,
            tx_req => Net_2657 ,
            rx_req => Net_2656 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ [FFB(SCB,1)]: 
    m0s8scbcell: Name =\SPI:SCB\
        PORT MAP (
            clock => \SPI:Net_847_ff2\ ,
            interrupt => Net_2650 ,
            tx => \SPI:Net_1062\ ,
            rts => \SPI:Net_1053\ ,
            mosi_m => \SPI:Net_1061\ ,
            select_m_3 => \SPI:ss_3\ ,
            select_m_2 => \SPI:ss_2\ ,
            select_m_1 => \SPI:ss_1\ ,
            select_m_0 => \SPI:ss_0\ ,
            sclk_m => \SPI:Net_1059\ ,
            mosi_s => \SPI:Net_909\ ,
            miso_s => \SPI:Net_1055\ ,
            select_s => \SPI:Net_1193\ ,
            sclk_s => \SPI:Net_990\ ,
            tx_req => Net_2653 ,
            rx_req => Net_2652 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 1
        }
CSD Fixed Block group 0: 
    PSoC4 CSD Fixed Block @ [FFB(CSD,0)]: 
    p4csdcell: Name =\CSD:CSD_FFB\
        PORT MAP (
            source => \CSD:Net_245_0\ ,
            shield => \CSD:Net_241\ ,
            csh => \CSD:Net_246\ ,
            cmod => \CSD:Net_398\ ,
            sense_out => \CSD:Net_329\ ,
            sample_out => \CSD:Net_328\ ,
            clk1 => \CSD:Net_429_ff5\ ,
            clk2 => \CSD:Net_420_ff6\ ,
            irq => \CSD:Net_248\ );
        Properties:
        {
            cy_registers = ""
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            sensors_count = 4
            shield_count = 1
        }
8-bit CapSense IDAC group 0: 
    PSoC4 8-bit CapSense IDAC @ [FFB(CSIDAC8,0)]: 
    p4csidac8cell: Name =\CSD:IDAC1:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
7-bit CapSense IDAC group 0: 
    PSoC4 7-bit CapSense IDAC @ [FFB(CSIDAC7,0)]: 
    p4csidac7cell: Name =\CSD:IDAC2:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 7
        }
TCPWM Block group 0: 
    Tcpwm Block @ [FFB(TCPWM,0)]: 
    m0s8tcpwmcell: Name =\PWM_4:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_2687_ff11 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_2619 ,
            tr_overflow => Net_2618 ,
            tr_compare_match => Net_2620 ,
            line_out => Net_2621 ,
            line_out_compl => Net_2622 ,
            interrupt => Net_2617 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ [FFB(TCPWM,1)]: 
    m0s8tcpwmcell: Name =\PWM_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_2687_ff8 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_2586 ,
            tr_overflow => Net_2585 ,
            tr_compare_match => Net_2587 ,
            line_out => Net_2588 ,
            line_out_compl => Net_2589 ,
            interrupt => Net_2584 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ [FFB(TCPWM,2)]: 
    m0s8tcpwmcell: Name =\PWM_2:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_2687_ff9 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_2597 ,
            tr_overflow => Net_2596 ,
            tr_compare_match => Net_2598 ,
            line_out => Net_2599 ,
            line_out_compl => Net_2600 ,
            interrupt => Net_2595 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ [FFB(TCPWM,3)]: 
    m0s8tcpwmcell: Name =\PWM_3:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_2687_ff10 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_2608 ,
            tr_overflow => Net_2607 ,
            tr_compare_match => Net_2609 ,
            line_out => Net_2610 ,
            line_out_compl => Net_2611 ,
            interrupt => Net_2606 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp Fixed Block group 0: empty
Temperature Sensor group 0: empty
SAR Fixed Block group 0: empty
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_2736_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => \SPIS_1:Net_81_digital\ ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |        Pin_1(0) | In(Net_2588)
     |   1 |     * |      NONE |         CMOS_OUT |        Pin_2(0) | In(Net_2599)
     |   2 |     * |      NONE |         CMOS_OUT |        Pin_3(0) | In(Net_2610)
     |   3 |     * |      NONE |         CMOS_OUT |        Pin_4(0) | In(Net_2621)
     |   4 |       |      NONE |     HI_Z_DIGITAL | \SPI:mosi_s(0)\ | FB(\SPI:Net_909\)
     |   5 |       |      NONE |         CMOS_OUT | \SPI:miso_s(0)\ | In(\SPI:Net_1055\)
     |   6 |       |      NONE |     HI_Z_DIGITAL | \SPI:sclk_s(0)\ | FB(\SPI:Net_990\)
     |   7 |       |      NONE |     HI_Z_DIGITAL |   \SPI:ss_s(0)\ | FB(\SPI:Net_1193\)
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |        Pin_5(0) | In(Net_2625)
     |   1 |     * |      NONE |         CMOS_OUT |        Pin_6(0) | In(Net_2626)
     |   2 |     * |      NONE |         CMOS_OUT |        Pin_7(0) | In(Net_2739)
     |   3 |     * |      NONE |         CMOS_OUT |        Pin_8(0) | In(Net_2742)
     |   4 |       |      NONE |     HI_Z_DIGITAL |       MOSI_1(0) | FB(Net_2392)
     |   5 |       |      NONE |         CMOS_OUT |        Pin_9(0) | In(Net_2743)
     |   6 |       |      NONE |     HI_Z_DIGITAL |       SCLK_1(0) | FB(Net_2393)
     |   7 |       |      NONE |         CMOS_OUT |       Pin_10(0) | In(Net_2744)
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |    \CSD:Sns(0)\ | Analog(\CSD:Net_245_0\)
     |   1 |     * |      NONE |      HI_Z_ANALOG |    \CSD:Sns(1)\ | Analog(\CSD:Net_245_0\)
     |   2 |     * |      NONE |      HI_Z_ANALOG |    \CSD:Sns(2)\ | Analog(\CSD:Net_245_0\)
     |   3 |     * |      NONE |      HI_Z_ANALOG |    \CSD:Sns(3)\ | Analog(\CSD:Net_245_0\)
     |   5 |       |      NONE |         CMOS_OUT |       MISO_1(0) | In(Net_2394)
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------
   4 |   0 |       |      NONE |     HI_Z_DIGITAL |    \UART:rx(0)\ | FB(\UART:Net_654\)
     |   1 |       |      NONE |         CMOS_OUT |    \UART:tx(0)\ | In(\UART:Net_1062\)
     |   2 |     * |      NONE |      HI_Z_ANALOG |   \CSD:Cmod(0)\ | In(__ONE__), Analog(\CSD:Net_398\)
--------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.008ms
Digital Placement phase: Elapsed time ==> 0s.904ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.908ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.260ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.048ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in dc801_42xx_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.457ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.238ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.686ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.754ms
API generation phase: Elapsed time ==> 2s.088ms
Dependency generation phase: Elapsed time ==> 0s.017ms
Cleanup phase: Elapsed time ==> 0s.001ms
