# Introdution
## lab02 : Introduction to AI Models
## lab04 : Introduction to Chisel Programming - Datapath Design
## lab05 : Introduction to Chisel Programming - FSM Design
## lab06 : RISC-V Assembly
## lab07 : RISC-V ISA Emulator
## lab08 : RISC-V Implementation(Single Cycle CPU)
## lab09 : RISC-V Implementation(5-stage pipeline CPU)
## lab11 : Bus Protocol and SOC Design
## lab14 : Memory-Mapped Systolic-Array-Based AI Accelerator
## Note
- Group work(Hw9-4, Hw7-2) is not included in this repository.
- Fixes needed:
  - hw2-2-3, hw2-4-3 (with minor errors)
  - hw2-4, hw5-2-3 (my design is not robust)
