Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 23:13:02 2025
| Host         : Freddie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  4           
TIMING-18  Warning   Missing input or output delay                              31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     66.246        0.000                      0                  562        0.223        0.000                      0                  562       48.750        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              66.246        0.000                      0                  562        0.223        0.000                      0                  562       48.750        0.000                       0                   179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       66.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             66.246ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_timer_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        33.746ns  (logic 5.724ns (16.962%)  route 28.022ns (83.038%))
  Logic Levels:           34  (CARRY4=1 LUT3=2 LUT4=3 LUT5=3 LUT6=25)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.612     5.196    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.419     5.615 f  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=33, routed)          2.009     7.624    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X63Y78         LUT3 (Prop_lut3_I0_O)        0.325     7.949 r  game_data_path/game_cu/D_player_x_pos_q[0]_i_5/O
                         net (fo=2, routed)           1.222     9.171    game_data_path/game_cu/D_player_x_pos_q[0]_i_5_n_0
    SLICE_X63Y73         LUT5 (Prop_lut5_I2_O)        0.326     9.497 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_3/O
                         net (fo=7, routed)           0.453     9.950    game_data_path/game_cu/D_player_x_pos_q[2]_i_3_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.074 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_11/O
                         net (fo=2, routed)           0.846    10.919    game_data_path/game_cu/game_alu/multiplier/M_fa_a[32]
    SLICE_X65Y72         LUT5 (Prop_lut5_I3_O)        0.152    11.071 r  game_data_path/game_cu/D_check_right_bound_q[4]_i_7/O
                         net (fo=3, routed)           0.867    11.938    game_data_path/game_cu/game_alu/multiplier/p_2112_in
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.350    12.288 r  game_data_path/game_cu/D_check_right_bound_q[5]_i_5/O
                         net (fo=6, routed)           0.876    13.164    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.328    13.492 r  game_data_path/game_cu/D_check_right_bound_q[6]_i_8/O
                         net (fo=3, routed)           0.656    14.148    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.272 r  game_data_path/game_cu/D_check_right_bound_q[7]_i_8/O
                         net (fo=3, routed)           0.816    15.087    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.211 r  game_data_path/game_cu/D_check_right_bound_q[8]_i_5/O
                         net (fo=5, routed)           0.671    15.882    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.006 r  game_data_path/game_cu/D_check_right_bound_q[9]_i_8/O
                         net (fo=3, routed)           1.031    17.037    game_data_path/game_cu/game_alu/multiplier/p_1447_in
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    17.161 r  game_data_path/game_cu/D_check_right_bound_q[10]_i_5/O
                         net (fo=5, routed)           0.725    17.886    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X60Y74         LUT4 (Prop_lut4_I1_O)        0.124    18.010 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_10/O
                         net (fo=2, routed)           1.097    19.106    game_data_path/game_cu/game_alu/multiplier/p_1443_in
    SLICE_X59Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.230 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_6/O
                         net (fo=4, routed)           0.844    20.075    game_data_path/game_cu/game_alu/multiplier/p_1170_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I3_O)        0.124    20.199 r  game_data_path/game_cu/D_check_right_bound_q[13]_i_8/O
                         net (fo=3, routed)           1.227    21.426    game_data_path/game_cu/game_alu/multiplier/p_1005_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    21.550 r  game_data_path/game_cu/D_check_right_bound_q[14]_i_8/O
                         net (fo=3, routed)           0.841    22.391    game_data_path/game_cu/game_alu/multiplier/p_907_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I3_O)        0.124    22.515 r  game_data_path/game_cu/D_check_right_bound_q[15]_i_5/O
                         net (fo=5, routed)           0.759    23.273    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X54Y75         LUT4 (Prop_lut4_I1_O)        0.124    23.397 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_10/O
                         net (fo=2, routed)           0.584    23.982    game_data_path/game_cu/game_alu/multiplier/p_903_in
    SLICE_X55Y76         LUT6 (Prop_lut6_I1_O)        0.124    24.106 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_6/O
                         net (fo=4, routed)           0.554    24.660    game_data_path/game_cu/game_alu/multiplier/p_690_in
    SLICE_X55Y77         LUT4 (Prop_lut4_I0_O)        0.124    24.784 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_10/O
                         net (fo=2, routed)           0.808    25.592    game_data_path/game_cu/game_alu/multiplier/p_722_in
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124    25.716 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_6/O
                         net (fo=4, routed)           0.836    26.551    game_data_path/game_cu/game_alu/multiplier/p_533_in
    SLICE_X55Y80         LUT6 (Prop_lut6_I3_O)        0.124    26.675 r  game_data_path/game_cu/D_check_right_bound_q[20]_i_8/O
                         net (fo=3, routed)           0.837    27.512    game_data_path/game_cu/game_alu/multiplier/p_424_in
    SLICE_X56Y80         LUT6 (Prop_lut6_I3_O)        0.124    27.636 r  game_data_path/game_cu/D_check_right_bound_q[21]_i_5/O
                         net (fo=5, routed)           0.680    28.317    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y81         LUT6 (Prop_lut6_I4_O)        0.124    28.441 r  game_data_path/game_cu/D_check_right_bound_q[22]_i_6/O
                         net (fo=4, routed)           0.643    29.083    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X57Y82         LUT6 (Prop_lut6_I2_O)        0.124    29.207 r  game_data_path/game_cu/D_check_right_bound_q[23]_i_5/O
                         net (fo=5, routed)           1.258    30.466    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124    30.590 r  game_data_path/game_cu/D_check_right_bound_q[24]_i_5/O
                         net (fo=5, routed)           0.986    31.575    game_data_path/game_cu/game_alu/multiplier/p_248_in
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    31.699 r  game_data_path/game_cu/D_check_right_bound_q[25]_i_8/O
                         net (fo=3, routed)           0.712    32.411    game_data_path/game_cu/game_alu/multiplier/p_159_in
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.535 r  game_data_path/game_cu/D_check_right_bound_q[26]_i_5/O
                         net (fo=5, routed)           1.001    33.537    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.124    33.661 r  game_data_path/game_cu/D_check_right_bound_q[27]_i_5/O
                         net (fo=5, routed)           0.689    34.349    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X64Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.473 r  game_data_path/game_cu/D_check_right_bound_q[28]_i_5/O
                         net (fo=5, routed)           0.976    35.450    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124    35.574 r  game_data_path/game_cu/D_check_right_bound_q[29]_i_5/O
                         net (fo=6, routed)           0.602    36.176    game_data_path/game_cu/game_alu/multiplier/p_58_in
    SLICE_X65Y82         LUT6 (Prop_lut6_I0_O)        0.124    36.300 r  game_data_path/game_cu/D_check_right_bound_q[31]_i_18/O
                         net (fo=3, routed)           0.926    37.226    game_data_path/game_cu/game_alu/multiplier/p_35_in
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.124    37.350 r  game_data_path/game_cu/D_check_right_bound_q[30]_i_2/O
                         net (fo=1, routed)           0.427    37.777    game_data_path/game_cu/D_check_right_bound_q[30]_i_2_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I0_O)        0.124    37.901 r  game_data_path/game_cu/D_check_right_bound_q[30]_i_1/O
                         net (fo=2, routed)           0.565    38.466    game_data_path/game_cu/D[30]
    SLICE_X61Y82         LUT5 (Prop_lut5_I2_O)        0.124    38.590 r  game_data_path/game_cu/D_bullet_timer_q[28]_i_3/O
                         net (fo=1, routed)           0.000    38.590    game_data_path/game_cu/D_bullet_timer_q[28]_i_3_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    38.942 r  game_data_path/game_cu/D_bullet_timer_q_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    38.942    game_data_path/game_regfile/D_bullet_timer_q_reg[31]_0[3]
    SLICE_X61Y82         FDRE                                         r  game_data_path/game_regfile/D_bullet_timer_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.500   104.904    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  game_data_path/game_regfile/D_bullet_timer_q_reg[31]/C
                         clock pessimism              0.258   105.162    
                         clock uncertainty           -0.035   105.127    
    SLICE_X61Y82         FDRE (Setup_fdre_C_D)        0.062   105.189    game_data_path/game_regfile/D_bullet_timer_q_reg[31]
  -------------------------------------------------------------------
                         required time                        105.189    
                         arrival time                         -38.942    
  -------------------------------------------------------------------
                         slack                                 66.246    

Slack (MET) :             66.316ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_right_bound_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        33.535ns  (logic 5.248ns (15.649%)  route 28.287ns (84.351%))
  Logic Levels:           32  (LUT3=2 LUT4=3 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.612     5.196    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.419     5.615 f  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=33, routed)          2.009     7.624    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X63Y78         LUT3 (Prop_lut3_I0_O)        0.325     7.949 r  game_data_path/game_cu/D_player_x_pos_q[0]_i_5/O
                         net (fo=2, routed)           1.222     9.171    game_data_path/game_cu/D_player_x_pos_q[0]_i_5_n_0
    SLICE_X63Y73         LUT5 (Prop_lut5_I2_O)        0.326     9.497 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_3/O
                         net (fo=7, routed)           0.453     9.950    game_data_path/game_cu/D_player_x_pos_q[2]_i_3_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.074 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_11/O
                         net (fo=2, routed)           0.846    10.919    game_data_path/game_cu/game_alu/multiplier/M_fa_a[32]
    SLICE_X65Y72         LUT5 (Prop_lut5_I3_O)        0.152    11.071 r  game_data_path/game_cu/D_check_right_bound_q[4]_i_7/O
                         net (fo=3, routed)           0.867    11.938    game_data_path/game_cu/game_alu/multiplier/p_2112_in
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.350    12.288 r  game_data_path/game_cu/D_check_right_bound_q[5]_i_5/O
                         net (fo=6, routed)           0.876    13.164    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.328    13.492 r  game_data_path/game_cu/D_check_right_bound_q[6]_i_8/O
                         net (fo=3, routed)           0.656    14.148    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.272 r  game_data_path/game_cu/D_check_right_bound_q[7]_i_8/O
                         net (fo=3, routed)           0.816    15.087    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.211 r  game_data_path/game_cu/D_check_right_bound_q[8]_i_5/O
                         net (fo=5, routed)           0.671    15.882    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.006 r  game_data_path/game_cu/D_check_right_bound_q[9]_i_8/O
                         net (fo=3, routed)           1.031    17.037    game_data_path/game_cu/game_alu/multiplier/p_1447_in
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    17.161 r  game_data_path/game_cu/D_check_right_bound_q[10]_i_5/O
                         net (fo=5, routed)           0.725    17.886    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X60Y74         LUT4 (Prop_lut4_I1_O)        0.124    18.010 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_10/O
                         net (fo=2, routed)           1.097    19.106    game_data_path/game_cu/game_alu/multiplier/p_1443_in
    SLICE_X59Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.230 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_6/O
                         net (fo=4, routed)           0.844    20.075    game_data_path/game_cu/game_alu/multiplier/p_1170_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I3_O)        0.124    20.199 r  game_data_path/game_cu/D_check_right_bound_q[13]_i_8/O
                         net (fo=3, routed)           1.227    21.426    game_data_path/game_cu/game_alu/multiplier/p_1005_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    21.550 r  game_data_path/game_cu/D_check_right_bound_q[14]_i_8/O
                         net (fo=3, routed)           0.841    22.391    game_data_path/game_cu/game_alu/multiplier/p_907_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I3_O)        0.124    22.515 r  game_data_path/game_cu/D_check_right_bound_q[15]_i_5/O
                         net (fo=5, routed)           0.759    23.273    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X54Y75         LUT4 (Prop_lut4_I1_O)        0.124    23.397 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_10/O
                         net (fo=2, routed)           0.584    23.982    game_data_path/game_cu/game_alu/multiplier/p_903_in
    SLICE_X55Y76         LUT6 (Prop_lut6_I1_O)        0.124    24.106 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_6/O
                         net (fo=4, routed)           0.554    24.660    game_data_path/game_cu/game_alu/multiplier/p_690_in
    SLICE_X55Y77         LUT4 (Prop_lut4_I0_O)        0.124    24.784 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_10/O
                         net (fo=2, routed)           0.808    25.592    game_data_path/game_cu/game_alu/multiplier/p_722_in
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124    25.716 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_6/O
                         net (fo=4, routed)           0.836    26.551    game_data_path/game_cu/game_alu/multiplier/p_533_in
    SLICE_X55Y80         LUT6 (Prop_lut6_I3_O)        0.124    26.675 r  game_data_path/game_cu/D_check_right_bound_q[20]_i_8/O
                         net (fo=3, routed)           0.837    27.512    game_data_path/game_cu/game_alu/multiplier/p_424_in
    SLICE_X56Y80         LUT6 (Prop_lut6_I3_O)        0.124    27.636 r  game_data_path/game_cu/D_check_right_bound_q[21]_i_5/O
                         net (fo=5, routed)           0.680    28.317    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y81         LUT6 (Prop_lut6_I4_O)        0.124    28.441 r  game_data_path/game_cu/D_check_right_bound_q[22]_i_6/O
                         net (fo=4, routed)           0.643    29.083    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X57Y82         LUT6 (Prop_lut6_I2_O)        0.124    29.207 r  game_data_path/game_cu/D_check_right_bound_q[23]_i_5/O
                         net (fo=5, routed)           1.258    30.466    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124    30.590 r  game_data_path/game_cu/D_check_right_bound_q[24]_i_5/O
                         net (fo=5, routed)           0.986    31.575    game_data_path/game_cu/game_alu/multiplier/p_248_in
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    31.699 r  game_data_path/game_cu/D_check_right_bound_q[25]_i_8/O
                         net (fo=3, routed)           0.712    32.411    game_data_path/game_cu/game_alu/multiplier/p_159_in
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.535 r  game_data_path/game_cu/D_check_right_bound_q[26]_i_5/O
                         net (fo=5, routed)           1.001    33.537    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.124    33.661 r  game_data_path/game_cu/D_check_right_bound_q[27]_i_5/O
                         net (fo=5, routed)           0.689    34.349    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X64Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.473 r  game_data_path/game_cu/D_check_right_bound_q[28]_i_5/O
                         net (fo=5, routed)           0.976    35.450    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124    35.574 r  game_data_path/game_cu/D_check_right_bound_q[29]_i_5/O
                         net (fo=6, routed)           0.602    36.176    game_data_path/game_cu/game_alu/multiplier/p_58_in
    SLICE_X65Y82         LUT6 (Prop_lut6_I0_O)        0.124    36.300 r  game_data_path/game_cu/D_check_right_bound_q[31]_i_18/O
                         net (fo=3, routed)           0.651    36.951    game_data_path/game_cu/game_alu/multiplier/p_35_in
    SLICE_X64Y82         LUT6 (Prop_lut6_I4_O)        0.124    37.075 r  game_data_path/game_cu/D_check_right_bound_q[31]_i_4/O
                         net (fo=1, routed)           0.736    37.811    game_data_path/game_cu/D_check_right_bound_q[31]_i_4_n_0
    SLICE_X64Y81         LUT6 (Prop_lut6_I1_O)        0.124    37.935 r  game_data_path/game_cu/D_check_right_bound_q[31]_i_2/O
                         net (fo=2, routed)           0.796    38.731    game_data_path/game_regfile/D[31]
    SLICE_X63Y82         FDRE                                         r  game_data_path/game_regfile/D_check_right_bound_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.501   104.905    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  game_data_path/game_regfile/D_check_right_bound_q_reg[31]/C
                         clock pessimism              0.258   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X63Y82         FDRE (Setup_fdre_C_D)       -0.081   105.047    game_data_path/game_regfile/D_check_right_bound_q_reg[31]
  -------------------------------------------------------------------
                         required time                        105.047    
                         arrival time                         -38.731    
  -------------------------------------------------------------------
                         slack                                 66.316    

Slack (MET) :             66.350ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_timer_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        33.642ns  (logic 5.620ns (16.705%)  route 28.022ns (83.295%))
  Logic Levels:           34  (CARRY4=1 LUT3=2 LUT4=3 LUT5=3 LUT6=25)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.612     5.196    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.419     5.615 f  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=33, routed)          2.009     7.624    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X63Y78         LUT3 (Prop_lut3_I0_O)        0.325     7.949 r  game_data_path/game_cu/D_player_x_pos_q[0]_i_5/O
                         net (fo=2, routed)           1.222     9.171    game_data_path/game_cu/D_player_x_pos_q[0]_i_5_n_0
    SLICE_X63Y73         LUT5 (Prop_lut5_I2_O)        0.326     9.497 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_3/O
                         net (fo=7, routed)           0.453     9.950    game_data_path/game_cu/D_player_x_pos_q[2]_i_3_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.074 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_11/O
                         net (fo=2, routed)           0.846    10.919    game_data_path/game_cu/game_alu/multiplier/M_fa_a[32]
    SLICE_X65Y72         LUT5 (Prop_lut5_I3_O)        0.152    11.071 r  game_data_path/game_cu/D_check_right_bound_q[4]_i_7/O
                         net (fo=3, routed)           0.867    11.938    game_data_path/game_cu/game_alu/multiplier/p_2112_in
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.350    12.288 r  game_data_path/game_cu/D_check_right_bound_q[5]_i_5/O
                         net (fo=6, routed)           0.876    13.164    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.328    13.492 r  game_data_path/game_cu/D_check_right_bound_q[6]_i_8/O
                         net (fo=3, routed)           0.656    14.148    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.272 r  game_data_path/game_cu/D_check_right_bound_q[7]_i_8/O
                         net (fo=3, routed)           0.816    15.087    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.211 r  game_data_path/game_cu/D_check_right_bound_q[8]_i_5/O
                         net (fo=5, routed)           0.671    15.882    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.006 r  game_data_path/game_cu/D_check_right_bound_q[9]_i_8/O
                         net (fo=3, routed)           1.031    17.037    game_data_path/game_cu/game_alu/multiplier/p_1447_in
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    17.161 r  game_data_path/game_cu/D_check_right_bound_q[10]_i_5/O
                         net (fo=5, routed)           0.725    17.886    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X60Y74         LUT4 (Prop_lut4_I1_O)        0.124    18.010 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_10/O
                         net (fo=2, routed)           1.097    19.106    game_data_path/game_cu/game_alu/multiplier/p_1443_in
    SLICE_X59Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.230 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_6/O
                         net (fo=4, routed)           0.844    20.075    game_data_path/game_cu/game_alu/multiplier/p_1170_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I3_O)        0.124    20.199 r  game_data_path/game_cu/D_check_right_bound_q[13]_i_8/O
                         net (fo=3, routed)           1.227    21.426    game_data_path/game_cu/game_alu/multiplier/p_1005_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    21.550 r  game_data_path/game_cu/D_check_right_bound_q[14]_i_8/O
                         net (fo=3, routed)           0.841    22.391    game_data_path/game_cu/game_alu/multiplier/p_907_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I3_O)        0.124    22.515 r  game_data_path/game_cu/D_check_right_bound_q[15]_i_5/O
                         net (fo=5, routed)           0.759    23.273    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X54Y75         LUT4 (Prop_lut4_I1_O)        0.124    23.397 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_10/O
                         net (fo=2, routed)           0.584    23.982    game_data_path/game_cu/game_alu/multiplier/p_903_in
    SLICE_X55Y76         LUT6 (Prop_lut6_I1_O)        0.124    24.106 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_6/O
                         net (fo=4, routed)           0.554    24.660    game_data_path/game_cu/game_alu/multiplier/p_690_in
    SLICE_X55Y77         LUT4 (Prop_lut4_I0_O)        0.124    24.784 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_10/O
                         net (fo=2, routed)           0.808    25.592    game_data_path/game_cu/game_alu/multiplier/p_722_in
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124    25.716 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_6/O
                         net (fo=4, routed)           0.836    26.551    game_data_path/game_cu/game_alu/multiplier/p_533_in
    SLICE_X55Y80         LUT6 (Prop_lut6_I3_O)        0.124    26.675 r  game_data_path/game_cu/D_check_right_bound_q[20]_i_8/O
                         net (fo=3, routed)           0.837    27.512    game_data_path/game_cu/game_alu/multiplier/p_424_in
    SLICE_X56Y80         LUT6 (Prop_lut6_I3_O)        0.124    27.636 r  game_data_path/game_cu/D_check_right_bound_q[21]_i_5/O
                         net (fo=5, routed)           0.680    28.317    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y81         LUT6 (Prop_lut6_I4_O)        0.124    28.441 r  game_data_path/game_cu/D_check_right_bound_q[22]_i_6/O
                         net (fo=4, routed)           0.643    29.083    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X57Y82         LUT6 (Prop_lut6_I2_O)        0.124    29.207 r  game_data_path/game_cu/D_check_right_bound_q[23]_i_5/O
                         net (fo=5, routed)           1.258    30.466    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124    30.590 r  game_data_path/game_cu/D_check_right_bound_q[24]_i_5/O
                         net (fo=5, routed)           0.986    31.575    game_data_path/game_cu/game_alu/multiplier/p_248_in
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    31.699 r  game_data_path/game_cu/D_check_right_bound_q[25]_i_8/O
                         net (fo=3, routed)           0.712    32.411    game_data_path/game_cu/game_alu/multiplier/p_159_in
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.535 r  game_data_path/game_cu/D_check_right_bound_q[26]_i_5/O
                         net (fo=5, routed)           1.001    33.537    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.124    33.661 r  game_data_path/game_cu/D_check_right_bound_q[27]_i_5/O
                         net (fo=5, routed)           0.689    34.349    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X64Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.473 r  game_data_path/game_cu/D_check_right_bound_q[28]_i_5/O
                         net (fo=5, routed)           0.976    35.450    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124    35.574 r  game_data_path/game_cu/D_check_right_bound_q[29]_i_5/O
                         net (fo=6, routed)           0.602    36.176    game_data_path/game_cu/game_alu/multiplier/p_58_in
    SLICE_X65Y82         LUT6 (Prop_lut6_I0_O)        0.124    36.300 r  game_data_path/game_cu/D_check_right_bound_q[31]_i_18/O
                         net (fo=3, routed)           0.926    37.226    game_data_path/game_cu/game_alu/multiplier/p_35_in
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.124    37.350 r  game_data_path/game_cu/D_check_right_bound_q[30]_i_2/O
                         net (fo=1, routed)           0.427    37.777    game_data_path/game_cu/D_check_right_bound_q[30]_i_2_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I0_O)        0.124    37.901 r  game_data_path/game_cu/D_check_right_bound_q[30]_i_1/O
                         net (fo=2, routed)           0.565    38.466    game_data_path/game_cu/D[30]
    SLICE_X61Y82         LUT5 (Prop_lut5_I2_O)        0.124    38.590 r  game_data_path/game_cu/D_bullet_timer_q[28]_i_3/O
                         net (fo=1, routed)           0.000    38.590    game_data_path/game_cu/D_bullet_timer_q[28]_i_3_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    38.838 r  game_data_path/game_cu/D_bullet_timer_q_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    38.838    game_data_path/game_regfile/D_bullet_timer_q_reg[31]_0[2]
    SLICE_X61Y82         FDRE                                         r  game_data_path/game_regfile/D_bullet_timer_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.500   104.904    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  game_data_path/game_regfile/D_bullet_timer_q_reg[30]/C
                         clock pessimism              0.258   105.162    
                         clock uncertainty           -0.035   105.127    
    SLICE_X61Y82         FDRE (Setup_fdre_C_D)        0.062   105.189    game_data_path/game_regfile/D_bullet_timer_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.189    
                         arrival time                         -38.838    
  -------------------------------------------------------------------
                         slack                                 66.350    

Slack (MET) :             66.656ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_right_bound_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        33.206ns  (logic 5.248ns (15.804%)  route 27.958ns (84.196%))
  Logic Levels:           32  (LUT3=2 LUT4=3 LUT5=2 LUT6=25)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.612     5.196    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.419     5.615 f  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=33, routed)          2.009     7.624    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X63Y78         LUT3 (Prop_lut3_I0_O)        0.325     7.949 r  game_data_path/game_cu/D_player_x_pos_q[0]_i_5/O
                         net (fo=2, routed)           1.222     9.171    game_data_path/game_cu/D_player_x_pos_q[0]_i_5_n_0
    SLICE_X63Y73         LUT5 (Prop_lut5_I2_O)        0.326     9.497 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_3/O
                         net (fo=7, routed)           0.453     9.950    game_data_path/game_cu/D_player_x_pos_q[2]_i_3_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.074 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_11/O
                         net (fo=2, routed)           0.846    10.919    game_data_path/game_cu/game_alu/multiplier/M_fa_a[32]
    SLICE_X65Y72         LUT5 (Prop_lut5_I3_O)        0.152    11.071 r  game_data_path/game_cu/D_check_right_bound_q[4]_i_7/O
                         net (fo=3, routed)           0.867    11.938    game_data_path/game_cu/game_alu/multiplier/p_2112_in
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.350    12.288 r  game_data_path/game_cu/D_check_right_bound_q[5]_i_5/O
                         net (fo=6, routed)           0.876    13.164    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.328    13.492 r  game_data_path/game_cu/D_check_right_bound_q[6]_i_8/O
                         net (fo=3, routed)           0.656    14.148    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.272 r  game_data_path/game_cu/D_check_right_bound_q[7]_i_8/O
                         net (fo=3, routed)           0.816    15.087    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.211 r  game_data_path/game_cu/D_check_right_bound_q[8]_i_5/O
                         net (fo=5, routed)           0.671    15.882    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.006 r  game_data_path/game_cu/D_check_right_bound_q[9]_i_8/O
                         net (fo=3, routed)           1.031    17.037    game_data_path/game_cu/game_alu/multiplier/p_1447_in
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    17.161 r  game_data_path/game_cu/D_check_right_bound_q[10]_i_5/O
                         net (fo=5, routed)           0.725    17.886    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X60Y74         LUT4 (Prop_lut4_I1_O)        0.124    18.010 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_10/O
                         net (fo=2, routed)           1.097    19.106    game_data_path/game_cu/game_alu/multiplier/p_1443_in
    SLICE_X59Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.230 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_6/O
                         net (fo=4, routed)           0.844    20.075    game_data_path/game_cu/game_alu/multiplier/p_1170_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I3_O)        0.124    20.199 r  game_data_path/game_cu/D_check_right_bound_q[13]_i_8/O
                         net (fo=3, routed)           1.227    21.426    game_data_path/game_cu/game_alu/multiplier/p_1005_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    21.550 r  game_data_path/game_cu/D_check_right_bound_q[14]_i_8/O
                         net (fo=3, routed)           0.841    22.391    game_data_path/game_cu/game_alu/multiplier/p_907_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I3_O)        0.124    22.515 r  game_data_path/game_cu/D_check_right_bound_q[15]_i_5/O
                         net (fo=5, routed)           0.759    23.273    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X54Y75         LUT4 (Prop_lut4_I1_O)        0.124    23.397 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_10/O
                         net (fo=2, routed)           0.584    23.982    game_data_path/game_cu/game_alu/multiplier/p_903_in
    SLICE_X55Y76         LUT6 (Prop_lut6_I1_O)        0.124    24.106 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_6/O
                         net (fo=4, routed)           0.554    24.660    game_data_path/game_cu/game_alu/multiplier/p_690_in
    SLICE_X55Y77         LUT4 (Prop_lut4_I0_O)        0.124    24.784 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_10/O
                         net (fo=2, routed)           0.808    25.592    game_data_path/game_cu/game_alu/multiplier/p_722_in
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124    25.716 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_6/O
                         net (fo=4, routed)           0.836    26.551    game_data_path/game_cu/game_alu/multiplier/p_533_in
    SLICE_X55Y80         LUT6 (Prop_lut6_I3_O)        0.124    26.675 r  game_data_path/game_cu/D_check_right_bound_q[20]_i_8/O
                         net (fo=3, routed)           0.837    27.512    game_data_path/game_cu/game_alu/multiplier/p_424_in
    SLICE_X56Y80         LUT6 (Prop_lut6_I3_O)        0.124    27.636 r  game_data_path/game_cu/D_check_right_bound_q[21]_i_5/O
                         net (fo=5, routed)           0.680    28.317    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y81         LUT6 (Prop_lut6_I4_O)        0.124    28.441 r  game_data_path/game_cu/D_check_right_bound_q[22]_i_6/O
                         net (fo=4, routed)           0.643    29.083    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X57Y82         LUT6 (Prop_lut6_I2_O)        0.124    29.207 r  game_data_path/game_cu/D_check_right_bound_q[23]_i_5/O
                         net (fo=5, routed)           1.258    30.466    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124    30.590 r  game_data_path/game_cu/D_check_right_bound_q[24]_i_5/O
                         net (fo=5, routed)           0.986    31.575    game_data_path/game_cu/game_alu/multiplier/p_248_in
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    31.699 r  game_data_path/game_cu/D_check_right_bound_q[25]_i_8/O
                         net (fo=3, routed)           0.712    32.411    game_data_path/game_cu/game_alu/multiplier/p_159_in
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.535 r  game_data_path/game_cu/D_check_right_bound_q[26]_i_5/O
                         net (fo=5, routed)           1.001    33.537    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.124    33.661 r  game_data_path/game_cu/D_check_right_bound_q[27]_i_5/O
                         net (fo=5, routed)           0.689    34.349    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X64Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.473 r  game_data_path/game_cu/D_check_right_bound_q[28]_i_5/O
                         net (fo=5, routed)           0.976    35.450    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124    35.574 r  game_data_path/game_cu/D_check_right_bound_q[29]_i_5/O
                         net (fo=6, routed)           0.602    36.176    game_data_path/game_cu/game_alu/multiplier/p_58_in
    SLICE_X65Y82         LUT6 (Prop_lut6_I0_O)        0.124    36.300 r  game_data_path/game_cu/D_check_right_bound_q[31]_i_18/O
                         net (fo=3, routed)           0.926    37.226    game_data_path/game_cu/game_alu/multiplier/p_35_in
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.124    37.350 r  game_data_path/game_cu/D_check_right_bound_q[30]_i_2/O
                         net (fo=1, routed)           0.427    37.777    game_data_path/game_cu/D_check_right_bound_q[30]_i_2_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I0_O)        0.124    37.901 r  game_data_path/game_cu/D_check_right_bound_q[30]_i_1/O
                         net (fo=2, routed)           0.500    38.402    game_data_path/game_regfile/D[30]
    SLICE_X62Y80         FDRE                                         r  game_data_path/game_regfile/D_check_right_bound_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.498   104.902    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  game_data_path/game_regfile/D_check_right_bound_q_reg[30]/C
                         clock pessimism              0.258   105.160    
                         clock uncertainty           -0.035   105.125    
    SLICE_X62Y80         FDRE (Setup_fdre_C_D)       -0.067   105.058    game_data_path/game_regfile/D_check_right_bound_q_reg[30]
  -------------------------------------------------------------------
                         required time                        105.058    
                         arrival time                         -38.402    
  -------------------------------------------------------------------
                         slack                                 66.656    

Slack (MET) :             67.680ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_timer_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        32.312ns  (logic 5.475ns (16.944%)  route 26.837ns (83.056%))
  Logic Levels:           33  (CARRY4=1 LUT3=2 LUT4=3 LUT5=3 LUT6=24)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.612     5.196    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.419     5.615 f  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=33, routed)          2.009     7.624    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X63Y78         LUT3 (Prop_lut3_I0_O)        0.325     7.949 r  game_data_path/game_cu/D_player_x_pos_q[0]_i_5/O
                         net (fo=2, routed)           1.222     9.171    game_data_path/game_cu/D_player_x_pos_q[0]_i_5_n_0
    SLICE_X63Y73         LUT5 (Prop_lut5_I2_O)        0.326     9.497 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_3/O
                         net (fo=7, routed)           0.453     9.950    game_data_path/game_cu/D_player_x_pos_q[2]_i_3_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.074 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_11/O
                         net (fo=2, routed)           0.846    10.919    game_data_path/game_cu/game_alu/multiplier/M_fa_a[32]
    SLICE_X65Y72         LUT5 (Prop_lut5_I3_O)        0.152    11.071 r  game_data_path/game_cu/D_check_right_bound_q[4]_i_7/O
                         net (fo=3, routed)           0.867    11.938    game_data_path/game_cu/game_alu/multiplier/p_2112_in
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.350    12.288 r  game_data_path/game_cu/D_check_right_bound_q[5]_i_5/O
                         net (fo=6, routed)           0.876    13.164    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.328    13.492 r  game_data_path/game_cu/D_check_right_bound_q[6]_i_8/O
                         net (fo=3, routed)           0.656    14.148    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.272 r  game_data_path/game_cu/D_check_right_bound_q[7]_i_8/O
                         net (fo=3, routed)           0.816    15.087    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.211 r  game_data_path/game_cu/D_check_right_bound_q[8]_i_5/O
                         net (fo=5, routed)           0.671    15.882    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.006 r  game_data_path/game_cu/D_check_right_bound_q[9]_i_8/O
                         net (fo=3, routed)           1.031    17.037    game_data_path/game_cu/game_alu/multiplier/p_1447_in
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    17.161 r  game_data_path/game_cu/D_check_right_bound_q[10]_i_5/O
                         net (fo=5, routed)           0.725    17.886    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X60Y74         LUT4 (Prop_lut4_I1_O)        0.124    18.010 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_10/O
                         net (fo=2, routed)           1.097    19.106    game_data_path/game_cu/game_alu/multiplier/p_1443_in
    SLICE_X59Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.230 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_6/O
                         net (fo=4, routed)           0.844    20.075    game_data_path/game_cu/game_alu/multiplier/p_1170_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I3_O)        0.124    20.199 r  game_data_path/game_cu/D_check_right_bound_q[13]_i_8/O
                         net (fo=3, routed)           1.227    21.426    game_data_path/game_cu/game_alu/multiplier/p_1005_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    21.550 r  game_data_path/game_cu/D_check_right_bound_q[14]_i_8/O
                         net (fo=3, routed)           0.841    22.391    game_data_path/game_cu/game_alu/multiplier/p_907_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I3_O)        0.124    22.515 r  game_data_path/game_cu/D_check_right_bound_q[15]_i_5/O
                         net (fo=5, routed)           0.759    23.273    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X54Y75         LUT4 (Prop_lut4_I1_O)        0.124    23.397 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_10/O
                         net (fo=2, routed)           0.584    23.982    game_data_path/game_cu/game_alu/multiplier/p_903_in
    SLICE_X55Y76         LUT6 (Prop_lut6_I1_O)        0.124    24.106 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_6/O
                         net (fo=4, routed)           0.554    24.660    game_data_path/game_cu/game_alu/multiplier/p_690_in
    SLICE_X55Y77         LUT4 (Prop_lut4_I0_O)        0.124    24.784 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_10/O
                         net (fo=2, routed)           0.808    25.592    game_data_path/game_cu/game_alu/multiplier/p_722_in
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124    25.716 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_6/O
                         net (fo=4, routed)           0.836    26.551    game_data_path/game_cu/game_alu/multiplier/p_533_in
    SLICE_X55Y80         LUT6 (Prop_lut6_I3_O)        0.124    26.675 r  game_data_path/game_cu/D_check_right_bound_q[20]_i_8/O
                         net (fo=3, routed)           0.837    27.512    game_data_path/game_cu/game_alu/multiplier/p_424_in
    SLICE_X56Y80         LUT6 (Prop_lut6_I3_O)        0.124    27.636 r  game_data_path/game_cu/D_check_right_bound_q[21]_i_5/O
                         net (fo=5, routed)           0.680    28.317    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y81         LUT6 (Prop_lut6_I4_O)        0.124    28.441 r  game_data_path/game_cu/D_check_right_bound_q[22]_i_6/O
                         net (fo=4, routed)           0.643    29.083    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X57Y82         LUT6 (Prop_lut6_I2_O)        0.124    29.207 r  game_data_path/game_cu/D_check_right_bound_q[23]_i_5/O
                         net (fo=5, routed)           1.258    30.466    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124    30.590 r  game_data_path/game_cu/D_check_right_bound_q[24]_i_5/O
                         net (fo=5, routed)           0.986    31.575    game_data_path/game_cu/game_alu/multiplier/p_248_in
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    31.699 r  game_data_path/game_cu/D_check_right_bound_q[25]_i_8/O
                         net (fo=3, routed)           0.712    32.411    game_data_path/game_cu/game_alu/multiplier/p_159_in
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.535 r  game_data_path/game_cu/D_check_right_bound_q[26]_i_5/O
                         net (fo=5, routed)           1.001    33.537    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.124    33.661 r  game_data_path/game_cu/D_check_right_bound_q[27]_i_5/O
                         net (fo=5, routed)           0.689    34.349    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X64Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.473 r  game_data_path/game_cu/D_check_right_bound_q[28]_i_5/O
                         net (fo=5, routed)           0.976    35.450    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124    35.574 r  game_data_path/game_cu/D_check_right_bound_q[29]_i_5/O
                         net (fo=6, routed)           0.614    36.188    game_data_path/game_cu/game_alu/multiplier/p_58_in
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124    36.312 r  game_data_path/game_cu/D_check_right_bound_q[29]_i_2/O
                         net (fo=1, routed)           0.412    36.723    game_data_path/game_cu/D_check_right_bound_q[29]_i_2_n_0
    SLICE_X63Y82         LUT6 (Prop_lut6_I0_O)        0.124    36.847 r  game_data_path/game_cu/D_check_right_bound_q[29]_i_1/O
                         net (fo=2, routed)           0.310    37.157    game_data_path/game_cu/D[29]
    SLICE_X61Y82         LUT5 (Prop_lut5_I2_O)        0.124    37.281 r  game_data_path/game_cu/D_bullet_timer_q[28]_i_4/O
                         net (fo=1, routed)           0.000    37.281    game_data_path/game_cu/D_bullet_timer_q[28]_i_4_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    37.508 r  game_data_path/game_cu/D_bullet_timer_q_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    37.508    game_data_path/game_regfile/D_bullet_timer_q_reg[31]_0[1]
    SLICE_X61Y82         FDRE                                         r  game_data_path/game_regfile/D_bullet_timer_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.500   104.904    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  game_data_path/game_regfile/D_bullet_timer_q_reg[29]/C
                         clock pessimism              0.258   105.162    
                         clock uncertainty           -0.035   105.127    
    SLICE_X61Y82         FDRE (Setup_fdre_C_D)        0.062   105.189    game_data_path/game_regfile/D_bullet_timer_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.189    
                         arrival time                         -37.508    
  -------------------------------------------------------------------
                         slack                                 67.680    

Slack (MET) :             67.822ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_right_bound_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        32.042ns  (logic 5.124ns (15.991%)  route 26.918ns (84.009%))
  Logic Levels:           31  (LUT3=2 LUT4=3 LUT5=2 LUT6=24)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.612     5.196    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.419     5.615 f  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=33, routed)          2.009     7.624    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X63Y78         LUT3 (Prop_lut3_I0_O)        0.325     7.949 r  game_data_path/game_cu/D_player_x_pos_q[0]_i_5/O
                         net (fo=2, routed)           1.222     9.171    game_data_path/game_cu/D_player_x_pos_q[0]_i_5_n_0
    SLICE_X63Y73         LUT5 (Prop_lut5_I2_O)        0.326     9.497 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_3/O
                         net (fo=7, routed)           0.453     9.950    game_data_path/game_cu/D_player_x_pos_q[2]_i_3_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.074 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_11/O
                         net (fo=2, routed)           0.846    10.919    game_data_path/game_cu/game_alu/multiplier/M_fa_a[32]
    SLICE_X65Y72         LUT5 (Prop_lut5_I3_O)        0.152    11.071 r  game_data_path/game_cu/D_check_right_bound_q[4]_i_7/O
                         net (fo=3, routed)           0.867    11.938    game_data_path/game_cu/game_alu/multiplier/p_2112_in
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.350    12.288 r  game_data_path/game_cu/D_check_right_bound_q[5]_i_5/O
                         net (fo=6, routed)           0.876    13.164    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.328    13.492 r  game_data_path/game_cu/D_check_right_bound_q[6]_i_8/O
                         net (fo=3, routed)           0.656    14.148    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.272 r  game_data_path/game_cu/D_check_right_bound_q[7]_i_8/O
                         net (fo=3, routed)           0.816    15.087    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.211 r  game_data_path/game_cu/D_check_right_bound_q[8]_i_5/O
                         net (fo=5, routed)           0.671    15.882    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.006 r  game_data_path/game_cu/D_check_right_bound_q[9]_i_8/O
                         net (fo=3, routed)           1.031    17.037    game_data_path/game_cu/game_alu/multiplier/p_1447_in
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    17.161 r  game_data_path/game_cu/D_check_right_bound_q[10]_i_5/O
                         net (fo=5, routed)           0.725    17.886    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X60Y74         LUT4 (Prop_lut4_I1_O)        0.124    18.010 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_10/O
                         net (fo=2, routed)           1.097    19.106    game_data_path/game_cu/game_alu/multiplier/p_1443_in
    SLICE_X59Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.230 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_6/O
                         net (fo=4, routed)           0.844    20.075    game_data_path/game_cu/game_alu/multiplier/p_1170_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I3_O)        0.124    20.199 r  game_data_path/game_cu/D_check_right_bound_q[13]_i_8/O
                         net (fo=3, routed)           1.227    21.426    game_data_path/game_cu/game_alu/multiplier/p_1005_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    21.550 r  game_data_path/game_cu/D_check_right_bound_q[14]_i_8/O
                         net (fo=3, routed)           0.841    22.391    game_data_path/game_cu/game_alu/multiplier/p_907_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I3_O)        0.124    22.515 r  game_data_path/game_cu/D_check_right_bound_q[15]_i_5/O
                         net (fo=5, routed)           0.759    23.273    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X54Y75         LUT4 (Prop_lut4_I1_O)        0.124    23.397 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_10/O
                         net (fo=2, routed)           0.584    23.982    game_data_path/game_cu/game_alu/multiplier/p_903_in
    SLICE_X55Y76         LUT6 (Prop_lut6_I1_O)        0.124    24.106 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_6/O
                         net (fo=4, routed)           0.554    24.660    game_data_path/game_cu/game_alu/multiplier/p_690_in
    SLICE_X55Y77         LUT4 (Prop_lut4_I0_O)        0.124    24.784 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_10/O
                         net (fo=2, routed)           0.808    25.592    game_data_path/game_cu/game_alu/multiplier/p_722_in
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124    25.716 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_6/O
                         net (fo=4, routed)           0.836    26.551    game_data_path/game_cu/game_alu/multiplier/p_533_in
    SLICE_X55Y80         LUT6 (Prop_lut6_I3_O)        0.124    26.675 r  game_data_path/game_cu/D_check_right_bound_q[20]_i_8/O
                         net (fo=3, routed)           0.837    27.512    game_data_path/game_cu/game_alu/multiplier/p_424_in
    SLICE_X56Y80         LUT6 (Prop_lut6_I3_O)        0.124    27.636 r  game_data_path/game_cu/D_check_right_bound_q[21]_i_5/O
                         net (fo=5, routed)           0.680    28.317    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y81         LUT6 (Prop_lut6_I4_O)        0.124    28.441 r  game_data_path/game_cu/D_check_right_bound_q[22]_i_6/O
                         net (fo=4, routed)           0.643    29.083    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X57Y82         LUT6 (Prop_lut6_I2_O)        0.124    29.207 r  game_data_path/game_cu/D_check_right_bound_q[23]_i_5/O
                         net (fo=5, routed)           1.258    30.466    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124    30.590 r  game_data_path/game_cu/D_check_right_bound_q[24]_i_5/O
                         net (fo=5, routed)           0.986    31.575    game_data_path/game_cu/game_alu/multiplier/p_248_in
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    31.699 r  game_data_path/game_cu/D_check_right_bound_q[25]_i_8/O
                         net (fo=3, routed)           0.712    32.411    game_data_path/game_cu/game_alu/multiplier/p_159_in
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.535 r  game_data_path/game_cu/D_check_right_bound_q[26]_i_5/O
                         net (fo=5, routed)           1.001    33.537    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.124    33.661 r  game_data_path/game_cu/D_check_right_bound_q[27]_i_5/O
                         net (fo=5, routed)           0.689    34.349    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X64Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.473 r  game_data_path/game_cu/D_check_right_bound_q[28]_i_5/O
                         net (fo=5, routed)           0.976    35.450    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124    35.574 r  game_data_path/game_cu/D_check_right_bound_q[29]_i_5/O
                         net (fo=6, routed)           0.614    36.188    game_data_path/game_cu/game_alu/multiplier/p_58_in
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.124    36.312 r  game_data_path/game_cu/D_check_right_bound_q[29]_i_2/O
                         net (fo=1, routed)           0.412    36.723    game_data_path/game_cu/D_check_right_bound_q[29]_i_2_n_0
    SLICE_X63Y82         LUT6 (Prop_lut6_I0_O)        0.124    36.847 r  game_data_path/game_cu/D_check_right_bound_q[29]_i_1/O
                         net (fo=2, routed)           0.391    37.238    game_data_path/game_regfile/D[29]
    SLICE_X63Y82         FDRE                                         r  game_data_path/game_regfile/D_check_right_bound_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.501   104.905    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  game_data_path/game_regfile/D_check_right_bound_q_reg[29]/C
                         clock pessimism              0.258   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X63Y82         FDRE (Setup_fdre_C_D)       -0.067   105.061    game_data_path/game_regfile/D_check_right_bound_q_reg[29]
  -------------------------------------------------------------------
                         required time                        105.061    
                         arrival time                         -37.238    
  -------------------------------------------------------------------
                         slack                                 67.822    

Slack (MET) :             68.188ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_timer_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        31.805ns  (logic 5.371ns (16.887%)  route 26.434ns (83.113%))
  Logic Levels:           32  (CARRY4=1 LUT3=2 LUT4=3 LUT5=3 LUT6=23)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.612     5.196    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.419     5.615 f  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=33, routed)          2.009     7.624    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X63Y78         LUT3 (Prop_lut3_I0_O)        0.325     7.949 r  game_data_path/game_cu/D_player_x_pos_q[0]_i_5/O
                         net (fo=2, routed)           1.222     9.171    game_data_path/game_cu/D_player_x_pos_q[0]_i_5_n_0
    SLICE_X63Y73         LUT5 (Prop_lut5_I2_O)        0.326     9.497 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_3/O
                         net (fo=7, routed)           0.453     9.950    game_data_path/game_cu/D_player_x_pos_q[2]_i_3_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.074 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_11/O
                         net (fo=2, routed)           0.846    10.919    game_data_path/game_cu/game_alu/multiplier/M_fa_a[32]
    SLICE_X65Y72         LUT5 (Prop_lut5_I3_O)        0.152    11.071 r  game_data_path/game_cu/D_check_right_bound_q[4]_i_7/O
                         net (fo=3, routed)           0.867    11.938    game_data_path/game_cu/game_alu/multiplier/p_2112_in
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.350    12.288 r  game_data_path/game_cu/D_check_right_bound_q[5]_i_5/O
                         net (fo=6, routed)           0.876    13.164    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.328    13.492 r  game_data_path/game_cu/D_check_right_bound_q[6]_i_8/O
                         net (fo=3, routed)           0.656    14.148    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.272 r  game_data_path/game_cu/D_check_right_bound_q[7]_i_8/O
                         net (fo=3, routed)           0.816    15.087    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.211 r  game_data_path/game_cu/D_check_right_bound_q[8]_i_5/O
                         net (fo=5, routed)           0.671    15.882    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.006 r  game_data_path/game_cu/D_check_right_bound_q[9]_i_8/O
                         net (fo=3, routed)           1.031    17.037    game_data_path/game_cu/game_alu/multiplier/p_1447_in
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    17.161 r  game_data_path/game_cu/D_check_right_bound_q[10]_i_5/O
                         net (fo=5, routed)           0.725    17.886    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X60Y74         LUT4 (Prop_lut4_I1_O)        0.124    18.010 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_10/O
                         net (fo=2, routed)           1.097    19.106    game_data_path/game_cu/game_alu/multiplier/p_1443_in
    SLICE_X59Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.230 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_6/O
                         net (fo=4, routed)           0.844    20.075    game_data_path/game_cu/game_alu/multiplier/p_1170_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I3_O)        0.124    20.199 r  game_data_path/game_cu/D_check_right_bound_q[13]_i_8/O
                         net (fo=3, routed)           1.227    21.426    game_data_path/game_cu/game_alu/multiplier/p_1005_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    21.550 r  game_data_path/game_cu/D_check_right_bound_q[14]_i_8/O
                         net (fo=3, routed)           0.841    22.391    game_data_path/game_cu/game_alu/multiplier/p_907_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I3_O)        0.124    22.515 r  game_data_path/game_cu/D_check_right_bound_q[15]_i_5/O
                         net (fo=5, routed)           0.759    23.273    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X54Y75         LUT4 (Prop_lut4_I1_O)        0.124    23.397 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_10/O
                         net (fo=2, routed)           0.584    23.982    game_data_path/game_cu/game_alu/multiplier/p_903_in
    SLICE_X55Y76         LUT6 (Prop_lut6_I1_O)        0.124    24.106 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_6/O
                         net (fo=4, routed)           0.554    24.660    game_data_path/game_cu/game_alu/multiplier/p_690_in
    SLICE_X55Y77         LUT4 (Prop_lut4_I0_O)        0.124    24.784 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_10/O
                         net (fo=2, routed)           0.808    25.592    game_data_path/game_cu/game_alu/multiplier/p_722_in
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124    25.716 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_6/O
                         net (fo=4, routed)           0.836    26.551    game_data_path/game_cu/game_alu/multiplier/p_533_in
    SLICE_X55Y80         LUT6 (Prop_lut6_I3_O)        0.124    26.675 r  game_data_path/game_cu/D_check_right_bound_q[20]_i_8/O
                         net (fo=3, routed)           0.837    27.512    game_data_path/game_cu/game_alu/multiplier/p_424_in
    SLICE_X56Y80         LUT6 (Prop_lut6_I3_O)        0.124    27.636 r  game_data_path/game_cu/D_check_right_bound_q[21]_i_5/O
                         net (fo=5, routed)           0.680    28.317    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y81         LUT6 (Prop_lut6_I4_O)        0.124    28.441 r  game_data_path/game_cu/D_check_right_bound_q[22]_i_6/O
                         net (fo=4, routed)           0.643    29.083    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X57Y82         LUT6 (Prop_lut6_I2_O)        0.124    29.207 r  game_data_path/game_cu/D_check_right_bound_q[23]_i_5/O
                         net (fo=5, routed)           1.258    30.466    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124    30.590 r  game_data_path/game_cu/D_check_right_bound_q[24]_i_5/O
                         net (fo=5, routed)           0.986    31.575    game_data_path/game_cu/game_alu/multiplier/p_248_in
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    31.699 r  game_data_path/game_cu/D_check_right_bound_q[25]_i_8/O
                         net (fo=3, routed)           0.712    32.411    game_data_path/game_cu/game_alu/multiplier/p_159_in
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.535 r  game_data_path/game_cu/D_check_right_bound_q[26]_i_5/O
                         net (fo=5, routed)           1.001    33.537    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.124    33.661 r  game_data_path/game_cu/D_check_right_bound_q[27]_i_5/O
                         net (fo=5, routed)           0.689    34.349    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X64Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.473 r  game_data_path/game_cu/D_check_right_bound_q[28]_i_5/O
                         net (fo=5, routed)           0.984    35.458    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124    35.582 r  game_data_path/game_cu/D_check_right_bound_q[28]_i_2/O
                         net (fo=1, routed)           0.443    36.025    game_data_path/game_cu/D_check_right_bound_q[28]_i_2_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I0_O)        0.124    36.149 r  game_data_path/game_cu/D_check_right_bound_q[28]_i_1/O
                         net (fo=2, routed)           0.482    36.630    game_data_path/game_cu/D[28]
    SLICE_X61Y82         LUT5 (Prop_lut5_I2_O)        0.124    36.754 r  game_data_path/game_cu/D_bullet_timer_q[28]_i_5/O
                         net (fo=1, routed)           0.000    36.754    game_data_path/game_cu/D_bullet_timer_q[28]_i_5_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    37.001 r  game_data_path/game_cu/D_bullet_timer_q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    37.001    game_data_path/game_regfile/D_bullet_timer_q_reg[31]_0[0]
    SLICE_X61Y82         FDRE                                         r  game_data_path/game_regfile/D_bullet_timer_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.500   104.904    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  game_data_path/game_regfile/D_bullet_timer_q_reg[28]/C
                         clock pessimism              0.258   105.162    
                         clock uncertainty           -0.035   105.127    
    SLICE_X61Y82         FDRE (Setup_fdre_C_D)        0.062   105.189    game_data_path/game_regfile/D_bullet_timer_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.189    
                         arrival time                         -37.001    
  -------------------------------------------------------------------
                         slack                                 68.188    

Slack (MET) :             68.317ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_right_bound_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        31.534ns  (logic 5.000ns (15.856%)  route 26.534ns (84.144%))
  Logic Levels:           30  (LUT3=2 LUT4=3 LUT5=2 LUT6=23)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.612     5.196    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.419     5.615 f  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=33, routed)          2.009     7.624    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X63Y78         LUT3 (Prop_lut3_I0_O)        0.325     7.949 r  game_data_path/game_cu/D_player_x_pos_q[0]_i_5/O
                         net (fo=2, routed)           1.222     9.171    game_data_path/game_cu/D_player_x_pos_q[0]_i_5_n_0
    SLICE_X63Y73         LUT5 (Prop_lut5_I2_O)        0.326     9.497 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_3/O
                         net (fo=7, routed)           0.453     9.950    game_data_path/game_cu/D_player_x_pos_q[2]_i_3_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.074 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_11/O
                         net (fo=2, routed)           0.846    10.919    game_data_path/game_cu/game_alu/multiplier/M_fa_a[32]
    SLICE_X65Y72         LUT5 (Prop_lut5_I3_O)        0.152    11.071 r  game_data_path/game_cu/D_check_right_bound_q[4]_i_7/O
                         net (fo=3, routed)           0.867    11.938    game_data_path/game_cu/game_alu/multiplier/p_2112_in
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.350    12.288 r  game_data_path/game_cu/D_check_right_bound_q[5]_i_5/O
                         net (fo=6, routed)           0.876    13.164    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.328    13.492 r  game_data_path/game_cu/D_check_right_bound_q[6]_i_8/O
                         net (fo=3, routed)           0.656    14.148    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.272 r  game_data_path/game_cu/D_check_right_bound_q[7]_i_8/O
                         net (fo=3, routed)           0.816    15.087    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.211 r  game_data_path/game_cu/D_check_right_bound_q[8]_i_5/O
                         net (fo=5, routed)           0.671    15.882    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.006 r  game_data_path/game_cu/D_check_right_bound_q[9]_i_8/O
                         net (fo=3, routed)           1.031    17.037    game_data_path/game_cu/game_alu/multiplier/p_1447_in
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    17.161 r  game_data_path/game_cu/D_check_right_bound_q[10]_i_5/O
                         net (fo=5, routed)           0.725    17.886    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X60Y74         LUT4 (Prop_lut4_I1_O)        0.124    18.010 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_10/O
                         net (fo=2, routed)           1.097    19.106    game_data_path/game_cu/game_alu/multiplier/p_1443_in
    SLICE_X59Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.230 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_6/O
                         net (fo=4, routed)           0.844    20.075    game_data_path/game_cu/game_alu/multiplier/p_1170_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I3_O)        0.124    20.199 r  game_data_path/game_cu/D_check_right_bound_q[13]_i_8/O
                         net (fo=3, routed)           1.227    21.426    game_data_path/game_cu/game_alu/multiplier/p_1005_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    21.550 r  game_data_path/game_cu/D_check_right_bound_q[14]_i_8/O
                         net (fo=3, routed)           0.841    22.391    game_data_path/game_cu/game_alu/multiplier/p_907_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I3_O)        0.124    22.515 r  game_data_path/game_cu/D_check_right_bound_q[15]_i_5/O
                         net (fo=5, routed)           0.759    23.273    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X54Y75         LUT4 (Prop_lut4_I1_O)        0.124    23.397 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_10/O
                         net (fo=2, routed)           0.584    23.982    game_data_path/game_cu/game_alu/multiplier/p_903_in
    SLICE_X55Y76         LUT6 (Prop_lut6_I1_O)        0.124    24.106 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_6/O
                         net (fo=4, routed)           0.554    24.660    game_data_path/game_cu/game_alu/multiplier/p_690_in
    SLICE_X55Y77         LUT4 (Prop_lut4_I0_O)        0.124    24.784 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_10/O
                         net (fo=2, routed)           0.808    25.592    game_data_path/game_cu/game_alu/multiplier/p_722_in
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124    25.716 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_6/O
                         net (fo=4, routed)           0.836    26.551    game_data_path/game_cu/game_alu/multiplier/p_533_in
    SLICE_X55Y80         LUT6 (Prop_lut6_I3_O)        0.124    26.675 r  game_data_path/game_cu/D_check_right_bound_q[20]_i_8/O
                         net (fo=3, routed)           0.837    27.512    game_data_path/game_cu/game_alu/multiplier/p_424_in
    SLICE_X56Y80         LUT6 (Prop_lut6_I3_O)        0.124    27.636 r  game_data_path/game_cu/D_check_right_bound_q[21]_i_5/O
                         net (fo=5, routed)           0.680    28.317    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y81         LUT6 (Prop_lut6_I4_O)        0.124    28.441 r  game_data_path/game_cu/D_check_right_bound_q[22]_i_6/O
                         net (fo=4, routed)           0.643    29.083    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X57Y82         LUT6 (Prop_lut6_I2_O)        0.124    29.207 r  game_data_path/game_cu/D_check_right_bound_q[23]_i_5/O
                         net (fo=5, routed)           1.258    30.466    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124    30.590 r  game_data_path/game_cu/D_check_right_bound_q[24]_i_5/O
                         net (fo=5, routed)           0.986    31.575    game_data_path/game_cu/game_alu/multiplier/p_248_in
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    31.699 r  game_data_path/game_cu/D_check_right_bound_q[25]_i_8/O
                         net (fo=3, routed)           0.712    32.411    game_data_path/game_cu/game_alu/multiplier/p_159_in
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.535 r  game_data_path/game_cu/D_check_right_bound_q[26]_i_5/O
                         net (fo=5, routed)           1.001    33.537    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.124    33.661 r  game_data_path/game_cu/D_check_right_bound_q[27]_i_5/O
                         net (fo=5, routed)           0.689    34.349    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X64Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.473 r  game_data_path/game_cu/D_check_right_bound_q[28]_i_5/O
                         net (fo=5, routed)           0.984    35.458    game_data_path/game_cu/game_alu/multiplier/p_86_in
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124    35.582 r  game_data_path/game_cu/D_check_right_bound_q[28]_i_2/O
                         net (fo=1, routed)           0.443    36.025    game_data_path/game_cu/D_check_right_bound_q[28]_i_2_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I0_O)        0.124    36.149 r  game_data_path/game_cu/D_check_right_bound_q[28]_i_1/O
                         net (fo=2, routed)           0.581    36.730    game_data_path/game_regfile/D[28]
    SLICE_X62Y82         FDRE                                         r  game_data_path/game_regfile/D_check_right_bound_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.501   104.905    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  game_data_path/game_regfile/D_check_right_bound_q_reg[28]/C
                         clock pessimism              0.258   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X62Y82         FDRE (Setup_fdre_C_D)       -0.081   105.047    game_data_path/game_regfile/D_check_right_bound_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.047    
                         arrival time                         -36.730    
  -------------------------------------------------------------------
                         slack                                 68.317    

Slack (MET) :             69.596ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_right_bound_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        30.269ns  (logic 4.876ns (16.109%)  route 25.393ns (83.891%))
  Logic Levels:           29  (LUT3=2 LUT4=3 LUT5=2 LUT6=22)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.612     5.196    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.419     5.615 f  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=33, routed)          2.009     7.624    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X63Y78         LUT3 (Prop_lut3_I0_O)        0.325     7.949 r  game_data_path/game_cu/D_player_x_pos_q[0]_i_5/O
                         net (fo=2, routed)           1.222     9.171    game_data_path/game_cu/D_player_x_pos_q[0]_i_5_n_0
    SLICE_X63Y73         LUT5 (Prop_lut5_I2_O)        0.326     9.497 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_3/O
                         net (fo=7, routed)           0.453     9.950    game_data_path/game_cu/D_player_x_pos_q[2]_i_3_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.074 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_11/O
                         net (fo=2, routed)           0.846    10.919    game_data_path/game_cu/game_alu/multiplier/M_fa_a[32]
    SLICE_X65Y72         LUT5 (Prop_lut5_I3_O)        0.152    11.071 r  game_data_path/game_cu/D_check_right_bound_q[4]_i_7/O
                         net (fo=3, routed)           0.867    11.938    game_data_path/game_cu/game_alu/multiplier/p_2112_in
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.350    12.288 r  game_data_path/game_cu/D_check_right_bound_q[5]_i_5/O
                         net (fo=6, routed)           0.876    13.164    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.328    13.492 r  game_data_path/game_cu/D_check_right_bound_q[6]_i_8/O
                         net (fo=3, routed)           0.656    14.148    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.272 r  game_data_path/game_cu/D_check_right_bound_q[7]_i_8/O
                         net (fo=3, routed)           0.816    15.087    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.211 r  game_data_path/game_cu/D_check_right_bound_q[8]_i_5/O
                         net (fo=5, routed)           0.671    15.882    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.006 r  game_data_path/game_cu/D_check_right_bound_q[9]_i_8/O
                         net (fo=3, routed)           1.031    17.037    game_data_path/game_cu/game_alu/multiplier/p_1447_in
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    17.161 r  game_data_path/game_cu/D_check_right_bound_q[10]_i_5/O
                         net (fo=5, routed)           0.725    17.886    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X60Y74         LUT4 (Prop_lut4_I1_O)        0.124    18.010 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_10/O
                         net (fo=2, routed)           1.097    19.106    game_data_path/game_cu/game_alu/multiplier/p_1443_in
    SLICE_X59Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.230 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_6/O
                         net (fo=4, routed)           0.844    20.075    game_data_path/game_cu/game_alu/multiplier/p_1170_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I3_O)        0.124    20.199 r  game_data_path/game_cu/D_check_right_bound_q[13]_i_8/O
                         net (fo=3, routed)           1.227    21.426    game_data_path/game_cu/game_alu/multiplier/p_1005_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    21.550 r  game_data_path/game_cu/D_check_right_bound_q[14]_i_8/O
                         net (fo=3, routed)           0.841    22.391    game_data_path/game_cu/game_alu/multiplier/p_907_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I3_O)        0.124    22.515 r  game_data_path/game_cu/D_check_right_bound_q[15]_i_5/O
                         net (fo=5, routed)           0.759    23.273    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X54Y75         LUT4 (Prop_lut4_I1_O)        0.124    23.397 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_10/O
                         net (fo=2, routed)           0.584    23.982    game_data_path/game_cu/game_alu/multiplier/p_903_in
    SLICE_X55Y76         LUT6 (Prop_lut6_I1_O)        0.124    24.106 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_6/O
                         net (fo=4, routed)           0.554    24.660    game_data_path/game_cu/game_alu/multiplier/p_690_in
    SLICE_X55Y77         LUT4 (Prop_lut4_I0_O)        0.124    24.784 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_10/O
                         net (fo=2, routed)           0.808    25.592    game_data_path/game_cu/game_alu/multiplier/p_722_in
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124    25.716 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_6/O
                         net (fo=4, routed)           0.836    26.551    game_data_path/game_cu/game_alu/multiplier/p_533_in
    SLICE_X55Y80         LUT6 (Prop_lut6_I3_O)        0.124    26.675 r  game_data_path/game_cu/D_check_right_bound_q[20]_i_8/O
                         net (fo=3, routed)           0.837    27.512    game_data_path/game_cu/game_alu/multiplier/p_424_in
    SLICE_X56Y80         LUT6 (Prop_lut6_I3_O)        0.124    27.636 r  game_data_path/game_cu/D_check_right_bound_q[21]_i_5/O
                         net (fo=5, routed)           0.680    28.317    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y81         LUT6 (Prop_lut6_I4_O)        0.124    28.441 r  game_data_path/game_cu/D_check_right_bound_q[22]_i_6/O
                         net (fo=4, routed)           0.643    29.083    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X57Y82         LUT6 (Prop_lut6_I2_O)        0.124    29.207 r  game_data_path/game_cu/D_check_right_bound_q[23]_i_5/O
                         net (fo=5, routed)           1.258    30.466    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124    30.590 r  game_data_path/game_cu/D_check_right_bound_q[24]_i_5/O
                         net (fo=5, routed)           0.986    31.575    game_data_path/game_cu/game_alu/multiplier/p_248_in
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    31.699 r  game_data_path/game_cu/D_check_right_bound_q[25]_i_8/O
                         net (fo=3, routed)           0.712    32.411    game_data_path/game_cu/game_alu/multiplier/p_159_in
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.535 r  game_data_path/game_cu/D_check_right_bound_q[26]_i_5/O
                         net (fo=5, routed)           1.001    33.537    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.124    33.661 r  game_data_path/game_cu/D_check_right_bound_q[27]_i_5/O
                         net (fo=5, routed)           0.691    34.351    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X63Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.475 r  game_data_path/game_cu/D_check_right_bound_q[27]_i_2/O
                         net (fo=1, routed)           0.300    34.775    game_data_path/game_cu/game_alu/multiplier/p_52_in
    SLICE_X62Y82         LUT6 (Prop_lut6_I0_O)        0.124    34.899 r  game_data_path/game_cu/D_check_right_bound_q[27]_i_1/O
                         net (fo=2, routed)           0.566    35.465    game_data_path/game_regfile/D[27]
    SLICE_X62Y82         FDRE                                         r  game_data_path/game_regfile/D_check_right_bound_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.501   104.905    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  game_data_path/game_regfile/D_check_right_bound_q_reg[27]/C
                         clock pessimism              0.258   105.163    
                         clock uncertainty           -0.035   105.128    
    SLICE_X62Y82         FDRE (Setup_fdre_C_D)       -0.067   105.061    game_data_path/game_regfile/D_check_right_bound_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.061    
                         arrival time                         -35.465    
  -------------------------------------------------------------------
                         slack                                 69.596    

Slack (MET) :             69.604ns  (required time - arrival time)
  Source:                 game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_timer_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        30.387ns  (logic 5.248ns (17.271%)  route 25.139ns (82.729%))
  Logic Levels:           31  (CARRY4=1 LUT3=2 LUT4=3 LUT5=3 LUT6=22)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.612     5.196    game_data_path/game_cu/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.419     5.615 f  game_data_path/game_cu/FSM_sequential_D_game_fsm_q_reg[2]/Q
                         net (fo=33, routed)          2.009     7.624    game_data_path/game_cu/D_game_fsm_q[2]
    SLICE_X63Y78         LUT3 (Prop_lut3_I0_O)        0.325     7.949 r  game_data_path/game_cu/D_player_x_pos_q[0]_i_5/O
                         net (fo=2, routed)           1.222     9.171    game_data_path/game_cu/D_player_x_pos_q[0]_i_5_n_0
    SLICE_X63Y73         LUT5 (Prop_lut5_I2_O)        0.326     9.497 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_3/O
                         net (fo=7, routed)           0.453     9.950    game_data_path/game_cu/D_player_x_pos_q[2]_i_3_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124    10.074 r  game_data_path/game_cu/D_player_x_pos_q[3]_i_11/O
                         net (fo=2, routed)           0.846    10.919    game_data_path/game_cu/game_alu/multiplier/M_fa_a[32]
    SLICE_X65Y72         LUT5 (Prop_lut5_I3_O)        0.152    11.071 r  game_data_path/game_cu/D_check_right_bound_q[4]_i_7/O
                         net (fo=3, routed)           0.867    11.938    game_data_path/game_cu/game_alu/multiplier/p_2112_in
    SLICE_X64Y74         LUT3 (Prop_lut3_I1_O)        0.350    12.288 r  game_data_path/game_cu/D_check_right_bound_q[5]_i_5/O
                         net (fo=6, routed)           0.876    13.164    game_data_path/game_cu/game_alu/multiplier/p_2110_in
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.328    13.492 r  game_data_path/game_cu/D_check_right_bound_q[6]_i_8/O
                         net (fo=3, routed)           0.656    14.148    game_data_path/game_cu/game_alu/multiplier/p_1831_in
    SLICE_X65Y75         LUT6 (Prop_lut6_I1_O)        0.124    14.272 r  game_data_path/game_cu/D_check_right_bound_q[7]_i_8/O
                         net (fo=3, routed)           0.816    15.087    game_data_path/game_cu/game_alu/multiplier/p_1698_in
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.211 r  game_data_path/game_cu/D_check_right_bound_q[8]_i_5/O
                         net (fo=5, routed)           0.671    15.882    game_data_path/game_cu/game_alu/multiplier/p_1696_in
    SLICE_X62Y76         LUT6 (Prop_lut6_I5_O)        0.124    16.006 r  game_data_path/game_cu/D_check_right_bound_q[9]_i_8/O
                         net (fo=3, routed)           1.031    17.037    game_data_path/game_cu/game_alu/multiplier/p_1447_in
    SLICE_X60Y74         LUT6 (Prop_lut6_I3_O)        0.124    17.161 r  game_data_path/game_cu/D_check_right_bound_q[10]_i_5/O
                         net (fo=5, routed)           0.725    17.886    game_data_path/game_cu/game_alu/multiplier/p_1445_in
    SLICE_X60Y74         LUT4 (Prop_lut4_I1_O)        0.124    18.010 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_10/O
                         net (fo=2, routed)           1.097    19.106    game_data_path/game_cu/game_alu/multiplier/p_1443_in
    SLICE_X59Y74         LUT6 (Prop_lut6_I1_O)        0.124    19.230 r  game_data_path/game_cu/D_check_right_bound_q[12]_i_6/O
                         net (fo=4, routed)           0.844    20.075    game_data_path/game_cu/game_alu/multiplier/p_1170_in
    SLICE_X59Y72         LUT6 (Prop_lut6_I3_O)        0.124    20.199 r  game_data_path/game_cu/D_check_right_bound_q[13]_i_8/O
                         net (fo=3, routed)           1.227    21.426    game_data_path/game_cu/game_alu/multiplier/p_1005_in
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    21.550 r  game_data_path/game_cu/D_check_right_bound_q[14]_i_8/O
                         net (fo=3, routed)           0.841    22.391    game_data_path/game_cu/game_alu/multiplier/p_907_in
    SLICE_X56Y74         LUT6 (Prop_lut6_I3_O)        0.124    22.515 r  game_data_path/game_cu/D_check_right_bound_q[15]_i_5/O
                         net (fo=5, routed)           0.759    23.273    game_data_path/game_cu/game_alu/multiplier/p_905_in
    SLICE_X54Y75         LUT4 (Prop_lut4_I1_O)        0.124    23.397 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_10/O
                         net (fo=2, routed)           0.584    23.982    game_data_path/game_cu/game_alu/multiplier/p_903_in
    SLICE_X55Y76         LUT6 (Prop_lut6_I1_O)        0.124    24.106 r  game_data_path/game_cu/D_check_right_bound_q[17]_i_6/O
                         net (fo=4, routed)           0.554    24.660    game_data_path/game_cu/game_alu/multiplier/p_690_in
    SLICE_X55Y77         LUT4 (Prop_lut4_I0_O)        0.124    24.784 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_10/O
                         net (fo=2, routed)           0.808    25.592    game_data_path/game_cu/game_alu/multiplier/p_722_in
    SLICE_X55Y78         LUT6 (Prop_lut6_I1_O)        0.124    25.716 r  game_data_path/game_cu/D_check_right_bound_q[19]_i_6/O
                         net (fo=4, routed)           0.836    26.551    game_data_path/game_cu/game_alu/multiplier/p_533_in
    SLICE_X55Y80         LUT6 (Prop_lut6_I3_O)        0.124    26.675 r  game_data_path/game_cu/D_check_right_bound_q[20]_i_8/O
                         net (fo=3, routed)           0.837    27.512    game_data_path/game_cu/game_alu/multiplier/p_424_in
    SLICE_X56Y80         LUT6 (Prop_lut6_I3_O)        0.124    27.636 r  game_data_path/game_cu/D_check_right_bound_q[21]_i_5/O
                         net (fo=5, routed)           0.680    28.317    game_data_path/game_cu/game_alu/multiplier/p_422_in
    SLICE_X57Y81         LUT6 (Prop_lut6_I4_O)        0.124    28.441 r  game_data_path/game_cu/D_check_right_bound_q[22]_i_6/O
                         net (fo=4, routed)           0.643    29.083    game_data_path/game_cu/game_alu/multiplier/p_335_in
    SLICE_X57Y82         LUT6 (Prop_lut6_I2_O)        0.124    29.207 r  game_data_path/game_cu/D_check_right_bound_q[23]_i_5/O
                         net (fo=5, routed)           1.258    30.466    game_data_path/game_cu/game_alu/multiplier/p_301_in
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124    30.590 r  game_data_path/game_cu/D_check_right_bound_q[24]_i_5/O
                         net (fo=5, routed)           0.986    31.575    game_data_path/game_cu/game_alu/multiplier/p_248_in
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    31.699 r  game_data_path/game_cu/D_check_right_bound_q[25]_i_8/O
                         net (fo=3, routed)           0.712    32.411    game_data_path/game_cu/game_alu/multiplier/p_159_in
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.124    32.535 r  game_data_path/game_cu/D_check_right_bound_q[26]_i_5/O
                         net (fo=5, routed)           1.001    33.537    game_data_path/game_cu/game_alu/multiplier/p_157_in
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.124    33.661 r  game_data_path/game_cu/D_check_right_bound_q[27]_i_5/O
                         net (fo=5, routed)           0.691    34.351    game_data_path/game_cu/game_alu/multiplier/p_119_in
    SLICE_X63Y83         LUT6 (Prop_lut6_I0_O)        0.124    34.475 r  game_data_path/game_cu/D_check_right_bound_q[27]_i_2/O
                         net (fo=1, routed)           0.300    34.775    game_data_path/game_cu/game_alu/multiplier/p_52_in
    SLICE_X62Y82         LUT6 (Prop_lut6_I0_O)        0.124    34.899 r  game_data_path/game_cu/D_check_right_bound_q[27]_i_1/O
                         net (fo=2, routed)           0.312    35.211    game_data_path/game_cu/D[27]
    SLICE_X61Y81         LUT5 (Prop_lut5_I2_O)        0.124    35.335 r  game_data_path/game_cu/D_bullet_timer_q[24]_i_2/O
                         net (fo=1, routed)           0.000    35.335    game_data_path/game_cu/D_bullet_timer_q[24]_i_2_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    35.583 r  game_data_path/game_cu/D_bullet_timer_q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    35.583    game_data_path/game_regfile/D_bullet_timer_q_reg[27]_0[3]
    SLICE_X61Y81         FDRE                                         r  game_data_path/game_regfile/D_bullet_timer_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.498   104.902    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  game_data_path/game_regfile/D_bullet_timer_q_reg[27]/C
                         clock pessimism              0.258   105.160    
                         clock uncertainty           -0.035   105.125    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)        0.062   105.187    game_data_path/game_regfile/D_bullet_timer_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.187    
                         arrival time                         -35.583    
  -------------------------------------------------------------------
                         slack                                 69.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.158%)  route 0.128ns (40.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.590     1.534    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  game_data_path/ram_mode/driver/D_ctr_q_reg[4]/Q
                         net (fo=5, routed)           0.128     1.803    game_data_path/ram_mode/driver/D_ctr_q[4]
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.848 r  game_data_path/ram_mode/driver/D_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.848    game_data_path/ram_mode/driver/D_ctr_q[4]_i_1_n_0
    SLICE_X59Y60         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.860     2.049    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[4]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.091     1.625    game_data_path/ram_mode/driver/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.100%)  route 0.164ns (43.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.591     1.535    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[3]/Q
                         net (fo=6, routed)           0.164     1.862    game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[7]_0[3]
    SLICE_X64Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.907 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.907    game_data_path/ram_mode/driver/D_pixel_address_ctr_d0_in[4]
    SLICE_X64Y60         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.861     2.051    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.121     1.672    game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.212ns (54.539%)  route 0.177ns (45.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.591     1.535    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=9, routed)           0.177     1.875    game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[7]_0[0]
    SLICE_X64Y60         LUT5 (Prop_lut5_I2_O)        0.048     1.923 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.923    game_data_path/ram_mode/driver/D_pixel_address_ctr_d0_in[2]
    SLICE_X64Y60         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.861     2.051    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[2]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.131     1.682    game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.186%)  route 0.177ns (45.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.591     1.535    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=9, routed)           0.177     1.875    game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[7]_0[0]
    SLICE_X64Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.920 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.920    game_data_path/ram_mode/driver/D_pixel_address_ctr_d0_in[1]
    SLICE_X64Y60         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.861     2.051    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[1]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.120     1.671    game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_player_writer_pointer_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_player_writer_pointer_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.588     1.532    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  game_data_path/ram_mode/ram/D_player_writer_pointer_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  game_data_path/ram_mode/ram/D_player_writer_pointer_q_reg[5]/Q
                         net (fo=11, routed)          0.193     1.865    game_data_path/ram_mode/ram/D_player_writer_pointer_q[5]
    SLICE_X61Y64         LUT5 (Prop_lut5_I1_O)        0.042     1.907 r  game_data_path/ram_mode/ram/D_player_writer_pointer_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.907    game_data_path/ram_mode/ram/D_player_writer_pointer_q[6]_i_1_n_0
    SLICE_X61Y64         FDRE                                         r  game_data_path/ram_mode/ram/D_player_writer_pointer_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.856     2.046    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  game_data_path/ram_mode/ram/D_player_writer_pointer_q_reg[6]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.107     1.639    game_data_path/ram_mode/ram/D_player_writer_pointer_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.589     1.533    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.674 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.201     1.875    reset_cond/D_stage_d[2]
    SLICE_X61Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X61Y62         FDPE (Hold_fdpe_C_D)         0.070     1.603    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.500%)  route 0.199ns (58.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.589     1.533    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDPE (Prop_fdpe_C_Q)         0.141     1.674 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.199     1.873    reset_cond/D_stage_d[1]
    SLICE_X61Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X61Y62         FDPE (Hold_fdpe_C_D)         0.066     1.599    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.230ns (54.430%)  route 0.193ns (45.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.591     1.535    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  game_data_path/ram_mode/driver/FSM_sequential_D_state_q_reg[1]/Q
                         net (fo=16, routed)          0.193     1.855    game_data_path/ram_mode/driver/D_state_q[1]
    SLICE_X64Y61         LUT4 (Prop_lut4_I0_O)        0.102     1.957 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.957    game_data_path/ram_mode/driver/D_pixel_address_ctr_d0_in[5]
    SLICE_X64Y61         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.861     2.051    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[5]/C
                         clock pessimism             -0.501     1.551    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.131     1.682    game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.590     1.534    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 f  game_data_path/ram_mode/driver/D_ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.185     1.860    game_data_path/ram_mode/driver/D_ctr_q[6]
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.045     1.905 r  game_data_path/ram_mode/driver/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.905    game_data_path/ram_mode/driver/D_ctr_q[2]_i_1_n_0
    SLICE_X58Y60         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.860     2.049    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X58Y60         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[2]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X58Y60         FDRE (Hold_fdre_C_D)         0.092     1.626    game_data_path/ram_mode/driver/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 btn_cond_right/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            btn_cond_right/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.587     1.531    btn_cond_right/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  btn_cond_right/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  btn_cond_right/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.134     1.805    btn_cond_right/D_ctr_q_reg[10]
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.916 r  btn_cond_right/D_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.916    btn_cond_right/D_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X62Y67         FDRE                                         r  btn_cond_right/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.855     2.045    btn_cond_right/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  btn_cond_right/D_ctr_q_reg[10]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.105     1.636    btn_cond_right/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X58Y64   btn_cond_left/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X58Y66   btn_cond_left/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X58Y66   btn_cond_left/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X58Y67   btn_cond_left/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X58Y67   btn_cond_left/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X58Y64   btn_cond_left/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X58Y64   btn_cond_left/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X58Y64   btn_cond_left/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X58Y65   btn_cond_left/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y62   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y62   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y62   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y62   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y62   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y62   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y62   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y62   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y63   game_data_path/ram_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y63   game_data_path/ram_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y62   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y62   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y62   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y62   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y62   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y62   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y62   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y62   game_data_path/ram_mode/ram/ram/mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y63   game_data_path/ram_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X60Y63   game_data_path/ram_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.057ns  (logic 4.498ns (44.728%)  route 5.559ns (55.272%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.620     5.204    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.419     5.623 f  game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[3]/Q
                         net (fo=28, routed)          1.219     6.842    game_data_path/ram_mode/ram/ram/Q[3]
    SLICE_X61Y62         LUT4 (Prop_lut4_I0_O)        0.325     7.167 r  game_data_path/ram_mode/ram/ram/led_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           4.340    11.507    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.754    15.261 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.261    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.620ns  (logic 4.726ns (49.132%)  route 4.893ns (50.868%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.620     5.204    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.419     5.623 f  game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[3]/Q
                         net (fo=28, routed)          1.219     6.842    game_data_path/ram_mode/ram/ram/Q[3]
    SLICE_X61Y62         LUT4 (Prop_lut4_I0_O)        0.325     7.167 r  game_data_path/ram_mode/ram/ram/led_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.844     8.011    game_data_path/ram_mode/driver/data_OBUF_inst_i_1_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.326     8.337 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.571     8.908    game_data_path/ram_mode/driver/data_OBUF_inst_i_2_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.032 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.260    11.291    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    14.824 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    14.824    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.500ns  (logic 4.471ns (47.064%)  route 5.029ns (52.936%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.620     5.204    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.419     5.623 f  game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[3]/Q
                         net (fo=28, routed)          0.875     6.498    game_data_path/ram_mode/ram/D_fsm_q[3]
    SLICE_X59Y63         LUT4 (Prop_lut4_I3_O)        0.325     6.823 r  game_data_path/ram_mode/ram/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.154    10.977    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         3.727    14.704 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.704    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.386ns  (logic 4.350ns (46.351%)  route 5.036ns (53.649%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.620     5.204    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[0]/Q
                         net (fo=27, routed)          1.067     6.727    game_data_path/ram_mode/ram/D_fsm_q[0]
    SLICE_X59Y63         LUT5 (Prop_lut5_I2_O)        0.154     6.881 r  game_data_path/ram_mode/ram/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.968    10.850    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         3.740    14.590 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.590    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 4.002ns (58.470%)  route 2.842ns (41.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.609     5.193    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y72         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.456     5.649 r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]/Q
                         net (fo=5, routed)           2.842     8.491    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    12.037 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    12.037    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.759ns  (logic 4.005ns (59.265%)  route 2.753ns (40.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.609     5.193    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y72         FDRE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.456     5.649 r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]/Q
                         net (fo=6, routed)           2.753     8.402    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    11.952 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    11.952    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.411ns  (logic 4.007ns (62.502%)  route 2.404ns (37.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.609     5.193    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y72         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.456     5.649 r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]/Q
                         net (fo=5, routed)           2.404     8.053    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    11.604 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    11.604    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.399ns  (logic 4.002ns (62.537%)  route 2.397ns (37.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.609     5.193    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y72         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.456     5.649 r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]/Q
                         net (fo=6, routed)           2.397     8.046    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    11.592 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    11.592    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.215ns  (logic 4.186ns (67.353%)  route 2.029ns (32.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.623     5.207    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.478     5.685 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[7]/Q
                         net (fo=5, routed)           2.029     7.714    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.708    11.422 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    11.422    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.063ns  (logic 4.178ns (68.902%)  route 1.885ns (31.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.623     5.207    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.478     5.685 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[5]/Q
                         net (fo=4, routed)           1.885     7.570    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         3.700    11.270 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000    11.270    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.423ns (79.616%)  route 0.364ns (20.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.591     1.535    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.148     1.683 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[2]/Q
                         net (fo=7, routed)           0.364     2.047    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.275     3.323 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     3.323    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.387ns (76.417%)  route 0.428ns (23.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.591     1.535    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[3]/Q
                         net (fo=6, routed)           0.428     2.127    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.350 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     3.350    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.390ns (75.867%)  route 0.442ns (24.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.591     1.535    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=9, routed)           0.442     2.141    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.367 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     3.367    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.399ns (76.030%)  route 0.441ns (23.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.591     1.535    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[4]/Q
                         net (fo=9, routed)           0.441     2.140    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.374 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.374    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.391ns (75.512%)  route 0.451ns (24.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.591     1.535    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[1]/Q
                         net (fo=8, routed)           0.451     2.150    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.376 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.376    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.394ns (75.399%)  route 0.455ns (24.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.591     1.535    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[6]/Q
                         net (fo=5, routed)           0.455     2.154    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.383 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     3.383    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.430ns (76.539%)  route 0.438ns (23.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.591     1.535    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.148     1.683 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[5]/Q
                         net (fo=4, routed)           0.438     2.121    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.282     3.404 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.404    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.434ns (74.029%)  route 0.503ns (25.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.591     1.535    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.148     1.683 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[7]/Q
                         net (fo=5, routed)           0.503     2.186    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.472 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     3.472    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.387ns (66.876%)  route 0.687ns (33.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.583     1.527    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y72         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]/Q
                         net (fo=6, routed)           0.687     2.355    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     3.601 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     3.601    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.392ns (66.616%)  route 0.698ns (33.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.583     1.527    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y72         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]/Q
                         net (fo=5, routed)           0.698     2.366    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.617 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000     3.617    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.139ns  (logic 1.634ns (22.886%)  route 5.505ns (77.114%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.570     6.080    reset_cond/rst_n_IBUF
    SLICE_X60Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.204 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.935     7.139    reset_cond/M_reset_cond_in
    SLICE_X60Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.946ns  (logic 1.634ns (23.524%)  route 5.312ns (76.476%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.570     6.080    reset_cond/rst_n_IBUF
    SLICE_X60Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.204 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.741     6.946    reset_cond/M_reset_cond_in
    SLICE_X61Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.946ns  (logic 1.634ns (23.524%)  route 5.312ns (76.476%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.570     6.080    reset_cond/rst_n_IBUF
    SLICE_X60Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.204 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.741     6.946    reset_cond/M_reset_cond_in
    SLICE_X61Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.946ns  (logic 1.634ns (23.524%)  route 5.312ns (76.476%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.570     6.080    reset_cond/rst_n_IBUF
    SLICE_X60Y57         LUT1 (Prop_lut1_I0_O)        0.124     6.204 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.741     6.946    reset_cond/M_reset_cond_in
    SLICE_X61Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.502ns  (logic 1.529ns (27.790%)  route 3.973ns (72.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           3.973     5.502    btn_cond_right/sync/D[0]
    SLICE_X60Y66         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.501     4.905    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X60Y66         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.017ns  (logic 1.502ns (49.780%)  route 1.515ns (50.220%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           1.515     3.017    btn_cond_left/sync/D[0]
    SLICE_X60Y71         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.496     4.900    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.270ns (30.570%)  route 0.612ns (69.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.612     0.882    btn_cond_left/sync/D[0]
    SLICE_X60Y71         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.850     2.039    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X60Y71         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.136ns  (logic 0.296ns (13.879%)  route 1.839ns (86.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           1.839     2.136    btn_cond_right/sync/D[0]
    SLICE_X60Y66         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.855     2.044    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X60Y66         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.686ns  (logic 0.322ns (12.002%)  route 2.364ns (87.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.089     2.367    reset_cond/rst_n_IBUF
    SLICE_X60Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.412 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.274     2.686    reset_cond/M_reset_cond_in
    SLICE_X61Y62         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y62         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.686ns  (logic 0.322ns (12.002%)  route 2.364ns (87.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.089     2.367    reset_cond/rst_n_IBUF
    SLICE_X60Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.412 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.274     2.686    reset_cond/M_reset_cond_in
    SLICE_X61Y62         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y62         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.686ns  (logic 0.322ns (12.002%)  route 2.364ns (87.998%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.089     2.367    reset_cond/rst_n_IBUF
    SLICE_X60Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.412 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.274     2.686    reset_cond/M_reset_cond_in
    SLICE_X61Y62         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.858     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y62         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.767ns  (logic 0.322ns (11.653%)  route 2.444ns (88.347%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.089     2.367    reset_cond/rst_n_IBUF
    SLICE_X60Y57         LUT1 (Prop_lut1_I0_O)        0.045     2.412 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.355     2.767    reset_cond/M_reset_cond_in
    SLICE_X60Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.853     2.042    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





