** Name: SimpleTwoStageOpAmp_SimpleOpAmp3_5

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp3_5 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 inputVoltageBiasXXnXX1 inputVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=5e-6 W=43e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX0 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=8e-6 W=25e-6
mDiodeTransistorNmos3 FirstStageYinnerSourceLoad1 FirstStageYinnerSourceLoad1 sourceNmos sourceNmos nmos4 L=1e-6 W=100e-6
mDiodeTransistorPmos4 ibias ibias sourcePmos sourcePmos pmos4 L=3e-6 W=10e-6
mDiodeTransistorPmos5 outInputVoltageBiasXXpXX1 outInputVoltageBiasXXpXX1 VoltageBiasXXpXX1Yinner VoltageBiasXXpXX1Yinner pmos4 L=3e-6 W=18e-6
mDiodeTransistorPmos6 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=3e-6 W=581e-6
mNormalTransistorNmos7 out outFirstStage sourceNmos sourceNmos nmos4 L=1e-6 W=599e-6
mNormalTransistorNmos8 outFirstStage inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 nmos4 L=5e-6 W=490e-6
mNormalTransistorNmos9 outInputVoltageBiasXXpXX1 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=8e-6 W=90e-6
mNormalTransistorNmos10 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourceNmos sourceNmos nmos4 L=1e-6 W=100e-6
mNormalTransistorPmos11 inputVoltageBiasXXnXX1 ibias sourcePmos sourcePmos pmos4 L=3e-6 W=86e-6
mNormalTransistorPmos12 out outInputVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=3e-6 W=581e-6
mNormalTransistorPmos13 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=3e-6 W=550e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX0 ibias sourcePmos sourcePmos pmos4 L=3e-6 W=14e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=3e-6 W=550e-6
mNormalTransistorPmos16 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=3e-6 W=497e-6
mNormalTransistorPmos17 VoltageBiasXXpXX1Yinner outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=3e-6 W=18e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.80001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp3_5

** Expected Performance Values: 
** Gain: 101 dB
** Power consumption: 11.5461 mW
** Area: 13099 (mu_m)^2
** Transit frequency: 93.5111 MHz
** Transit frequency with error factor: 93.3525 MHz
** Slew rate: 124.849 V/mu_s
** Phase margin: 55.004Â°
** CMRR: 100 dB
** negPSRR: 101 dB
** posPSRR: 131 dB
** VoutMax: 3.06001 V
** VoutMin: 0.180001 V
** VcmMax: 3.75 V
** VcmMin: 0.190001 V


** Expected Currents: 
** NormalTransistorNmos: 50.5411 muA
** NormalTransistorPmos: -14.2289 muA
** NormalTransistorPmos: -87.4069 muA
** DiodeTransistorNmos: 252.568 muA
** NormalTransistorNmos: 252.568 muA
** NormalTransistorNmos: 252.568 muA
** NormalTransistorPmos: -505.134 muA
** NormalTransistorPmos: -252.567 muA
** NormalTransistorPmos: -252.567 muA
** NormalTransistorNmos: 1631.89 muA
** NormalTransistorPmos: -1631.88 muA
** DiodeTransistorPmos: -1631.89 muA
** DiodeTransistorNmos: 14.2281 muA
** DiodeTransistorNmos: 87.4061 muA
** DiodeTransistorPmos: -50.5419 muA
** NormalTransistorPmos: -50.5429 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.02501  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXnXX1: 0.751001  V
** out: 2.5  V
** outFirstStage: 0.584001  V
** outInputVoltageBiasXXpXX1: 2.49201  V
** outSourceVoltageBiasXXpXX1: 3.74601  V
** outVoltageBiasXXnXX0: 0.636001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 0.577001  V
** innerTransistorStack2Load1: 0.172001  V
** sourceTransconductance: 3.34101  V
** inner: 3.74001  V


.END