// Seed: 2887069001
module module_0 (
    output tri  id_0,
    input  tri0 id_1,
    output tri  id_2,
    input  tri1 id_3,
    output wire id_4,
    input  wire id_5,
    output tri  id_6,
    output tri1 id_7
);
  logic [1 : -1] id_9;
  ;
endmodule
module module_1 (
    input wor id_0
    , id_5,
    input uwire id_1,
    input supply0 id_2,
    output tri0 id_3
);
  parameter id_6 = 1;
  assign id_5 = (id_5);
  xor primCall (id_3, id_0, id_2, id_1);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    input tri id_1,
    output supply1 id_2,
    input uwire id_3,
    output wire id_4,
    input supply1 id_5,
    input wor id_6,
    output wor id_7,
    input uwire id_8,
    input wor id_9,
    output tri1 id_10,
    input supply1 id_11,
    input tri0 id_12,
    output tri id_13,
    output tri1 id_14,
    input wand id_15,
    input tri id_16,
    input tri0 id_17,
    input supply0 id_18
);
  assign id_14 = -1;
  logic id_20, id_21, id_22, id_23;
  assign id_23[-1] = 1;
  tri  id_24  =  id_3  ,  id_25  =  1  ,  id_26  =  {  1  {  id_21  ==  -1  }  }  >=  id_21  ,  id_27  =  id_25  ?  1  :  -1  ,  id_28  =  1  ,  id_29  =  1  ,  id_30  =  id_3  ,  id_31  =  -1  -  1 'b0 ?  1  :  (  id_5  )  !==  id_30  ,  id_32  =  -1  ,  id_33  =  id_11  ?  ~  1  :  id_26  ;
  wire ["" : 1 'b0] id_34 = id_32;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_0,
      id_17,
      id_14,
      id_3,
      id_4,
      id_14
  );
  assign modCall_1.id_3 = 0;
  assign id_28 = 1;
  wire id_35;
endmodule
