library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;


entity Binary_Counter is
port (a : in std_logic;
		b : out std_logic );
end Binary_Counter;

architecture counter of Binary_Counter is
 signal Check : std_logic_vector(2 downto 0):="000";
 signal t : std_logic ;

begin 
	process(a)
		begin
		
		if(a'event and a='1') then
		
			if(Check = "101")then
				Check <= "000" ;
			else
				Check <= Check + 1;
			end if;
		
			if(Check = "101") then
				if(t = '1')then
					t <= '0' ;
				else
				   t <= '1' ;
				end if;
			end if;
			
		end if;
		b <= t ;
	end process;
end counter ;