simSeconds 0.058864482882999995
simTicks 58864458718.115
finalTick 886964146477048.2
simFreq 1000000000000.0
hostSeconds 159.69323798000002
hostTickRate 367308946.1726949
hostMemory 54692735.84022
simInsts 110000020.569047
simOps 112506312.97814098
hostInstRate 706624.523669
hostOpRate 722828.7111590002
system.clk_domain.clock 999.9999999999999
system.cpu_clk_domain.clock 499.99999999999994
system.cpu_voltage_domain.voltage 1.0
system.l2.demandHits::switch_cpus.inst 820.5607920000001
system.l2.demandHits::switch_cpus.data 747911.822701
system.l2.demandHits::total 748732.383493
system.l2.overallHits::switch_cpus.inst 820.5607920000001
system.l2.overallHits::switch_cpus.data 747911.822701
system.l2.overallHits::total 748732.383493
system.l2.demandMisses::cpu.inst 2.5277060000000002
system.l2.demandMisses::cpu.data 2.102329
system.l2.demandMisses::switch_cpus.inst 40.762084
system.l2.demandMisses::switch_cpus.data 192841.88402
system.l2.demandMisses::total 192881.104938
system.l2.overallMisses::cpu.inst 2.5277060000000002
system.l2.overallMisses::cpu.data 2.102329
system.l2.overallMisses::switch_cpus.inst 40.762084
system.l2.overallMisses::switch_cpus.data 192841.88402
system.l2.overallMisses::total 192881.104938
system.l2.demandMissLatency::switch_cpus.inst 3993329.4535000003
system.l2.demandMissLatency::switch_cpus.data 18264838747.3965
system.l2.demandMissLatency::total 18268717746.667
system.l2.overallMissLatency::switch_cpus.inst 3993329.4535000003
system.l2.overallMissLatency::switch_cpus.data 18264838747.3965
system.l2.overallMissLatency::total 18268717746.667
system.l2.demandAccesses::cpu.inst 2.5277060000000002
system.l2.demandAccesses::cpu.data 2.102329
system.l2.demandAccesses::switch_cpus.inst 861.322876
system.l2.demandAccesses::switch_cpus.data 940753.706721
system.l2.demandAccesses::total 941613.488431
system.l2.overallAccesses::cpu.inst 2.5277060000000002
system.l2.overallAccesses::cpu.data 2.102329
system.l2.overallAccesses::switch_cpus.inst 861.322876
system.l2.overallAccesses::switch_cpus.data 940753.706721
system.l2.overallAccesses::total 941613.488431
system.l2.demandMissRate::cpu.inst 1.0
system.l2.demandMissRate::cpu.data 0.718588
system.l2.demandMissRate::switch_cpus.inst 0.139818804477
system.l2.demandMissRate::switch_cpus.data 0.25559958459000004
system.l2.demandMissRate::total 0.255277151251
system.l2.overallMissRate::cpu.inst 1.0
system.l2.overallMissRate::cpu.data 0.718588
system.l2.overallMissRate::switch_cpus.inst 0.139818804477
system.l2.overallMissRate::switch_cpus.data 0.25559958459000004
system.l2.overallMissRate::total 0.255277151251
system.l2.demandAvgMissLatency::switch_cpus.inst 95323.02103033589
system.l2.demandAvgMissLatency::switch_cpus.data 93895.78133979757
system.l2.demandAvgMissLatency::total 93896.45599588004
system.l2.overallAvgMissLatency::switch_cpus.inst 95323.02103033589
system.l2.overallAvgMissLatency::switch_cpus.data 93895.78133979757
system.l2.overallAvgMissLatency::total 93896.45599588004
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 133514.205125
system.l2.writebacks::total 133514.205125
system.l2.demandMshrMisses::switch_cpus.inst 40.762084
system.l2.demandMshrMisses::switch_cpus.data 192841.88402
system.l2.demandMshrMisses::total 192881.104938
system.l2.overallMshrMisses::switch_cpus.inst 40.762084
system.l2.overallMshrMisses::switch_cpus.data 192841.88402
system.l2.overallMshrMisses::total 192881.104938
system.l2.demandMshrMissLatency::switch_cpus.inst 3585708.6135
system.l2.demandMshrMissLatency::switch_cpus.data 16336421110.5065
system.l2.demandMshrMissLatency::total 16339907900.597002
system.l2.overallMshrMissLatency::switch_cpus.inst 3585708.6135
system.l2.overallMshrMissLatency::switch_cpus.data 16336421110.5065
system.l2.overallMshrMissLatency::total 16339907900.597002
system.l2.demandMshrMissRate::switch_cpus.inst 0.139818804477
system.l2.demandMshrMissRate::switch_cpus.data 0.25559958459000004
system.l2.demandMshrMissRate::total 0.255277151251
system.l2.overallMshrMissRate::switch_cpus.inst 0.139818804477
system.l2.overallMshrMissRate::switch_cpus.data 0.25559958459000004
system.l2.overallMshrMissRate::total 0.255277151251
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 85323.02103033588
system.l2.demandAvgMshrMissLatency::switch_cpus.data 83895.7882537774
system.l2.demandAvgMshrMissLatency::total 83896.46290882153
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 85323.02103033588
system.l2.overallAvgMshrMissLatency::switch_cpus.data 83895.7882537774
system.l2.overallAvgMshrMissLatency::total 83896.46290882153
system.l2.replacements 183218.1136
system.l2.ReadCleanReq.hits::switch_cpus.inst 820.5607920000001
system.l2.ReadCleanReq.hits::total 820.5607920000001
system.l2.ReadCleanReq.misses::cpu.inst 2.5277060000000002
system.l2.ReadCleanReq.misses::switch_cpus.inst 40.762084
system.l2.ReadCleanReq.misses::total 40.924312
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 3993329.4535000003
system.l2.ReadCleanReq.missLatency::total 3993329.4535000003
system.l2.ReadCleanReq.accesses::cpu.inst 2.5277060000000002
system.l2.ReadCleanReq.accesses::switch_cpus.inst 861.322876
system.l2.ReadCleanReq.accesses::total 861.4851039999999
system.l2.ReadCleanReq.missRate::cpu.inst 1.0
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.139818804477
system.l2.ReadCleanReq.missRate::total 0.139818804477
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 95323.02103033589
system.l2.ReadCleanReq.avgMissLatency::total 94749.9374062975
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 40.762084
system.l2.ReadCleanReq.mshrMisses::total 40.762084
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 3585708.6135
system.l2.ReadCleanReq.mshrMissLatency::total 3585708.6135
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.139818804477
system.l2.ReadCleanReq.mshrMissRate::total 0.132093669345
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 85323.02103033588
system.l2.ReadCleanReq.avgMshrMissLatency::total 85323.02103033588
system.l2.ReadExReq.hits::switch_cpus.data 127870.30187199997
system.l2.ReadExReq.hits::total 127870.30187199997
system.l2.ReadExReq.misses::switch_cpus.data 41469.46888000001
system.l2.ReadExReq.misses::total 41469.46888000001
system.l2.ReadExReq.missLatency::switch_cpus.data 3652933499.602
system.l2.ReadExReq.missLatency::total 3652933499.602
system.l2.ReadExReq.accesses::switch_cpus.data 169339.770752
system.l2.ReadExReq.accesses::total 169339.770752
system.l2.ReadExReq.missRate::switch_cpus.data 0.27916204402800004
system.l2.ReadExReq.missRate::total 0.27916204402800004
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 89005.57628827504
system.l2.ReadExReq.avgMissLatency::total 89005.57628827504
system.l2.ReadExReq.mshrMisses::switch_cpus.data 41469.46888000001
system.l2.ReadExReq.mshrMisses::total 41469.46888000001
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 3238239137.3620005
system.l2.ReadExReq.mshrMissLatency::total 3238239137.3620005
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.27916204402800004
system.l2.ReadExReq.mshrMissRate::total 0.27916204402800004
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 79005.58371966059
system.l2.ReadExReq.avgMshrMissLatency::total 79005.58371966059
system.l2.ReadSharedReq.hits::switch_cpus.data 620041.5208289999
system.l2.ReadSharedReq.hits::total 620041.5208289999
system.l2.ReadSharedReq.misses::cpu.data 1.8303079999999998
system.l2.ReadSharedReq.misses::switch_cpus.data 151372.49625400003
system.l2.ReadSharedReq.misses::total 151372.49625400003
system.l2.ReadSharedReq.missLatency::switch_cpus.data 14611912061.370497
system.l2.ReadSharedReq.missLatency::total 14611912061.370497
system.l2.ReadSharedReq.accesses::cpu.data 1.8303079999999998
system.l2.ReadSharedReq.accesses::switch_cpus.data 771414.0170829999
system.l2.ReadSharedReq.accesses::total 771414.0170829999
system.l2.ReadSharedReq.missRate::cpu.data 0.718588
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.239979824364
system.l2.ReadSharedReq.missRate::total 0.239979824364
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 95615.20535980219
system.l2.ReadSharedReq.avgMissLatency::total 95615.20535980219
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 151372.49625400003
system.l2.ReadSharedReq.mshrMisses::total 151372.49625400003
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 13098187975.580498
system.l2.ReadSharedReq.mshrMissLatency::total 13098187975.580498
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.239979824364
system.l2.ReadSharedReq.mshrMissRate::total 0.239979824364
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 85615.21018094657
system.l2.ReadSharedReq.avgMshrMissLatency::total 85615.21018094657
system.l2.WritebackClean.hits::writebacks 849.619756
system.l2.WritebackClean.hits::total 849.619756
system.l2.WritebackClean.accesses::writebacks 849.619756
system.l2.WritebackClean.accesses::total 849.619756
system.l2.WritebackDirty.hits::writebacks 749337.769095
system.l2.WritebackDirty.hits::total 749337.769095
system.l2.WritebackDirty.accesses::writebacks 749337.769095
system.l2.WritebackDirty.accesses::total 749337.769095
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 58864458718.115
system.l2.tags.tagsInUse 31819.900601396865
system.l2.tags.totalRefs 2060486.878915
system.l2.tags.sampledRefs 215986.140549
system.l2.tags.avgRefs 10.428154791441
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 7.584590982111998
system.l2.tags.occupancies::cpu.inst 0.263933381458
system.l2.tags.occupancies::cpu.data 1.5933240630370002
system.l2.tags.occupancies::switch_cpus.inst 36.578076129889
system.l2.tags.occupancies::switch_cpus.data 31774.141707753086
system.l2.tags.avgOccs::writebacks 0.000231582811
system.l2.tags.avgOccs::cpu.inst 8.067187e-06
system.l2.tags.avgOccs::cpu.data 4.8615418e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.001116403468
system.l2.tags.avgOccs::switch_cpus.data 0.9696697572049999
system.l2.tags.avgOccs::total 0.971066218499
system.l2.tags.occupanciesTaskId::1024 32768.0
system.l2.tags.ageTaskId_1024::0 23.538400999999997
system.l2.tags.ageTaskId_1024::1 221.04963600000002
system.l2.tags.ageTaskId_1024::2 2453.499468
system.l2.tags.ageTaskId_1024::3 17753.881559
system.l2.tags.ratioOccsTaskId::1024 1.0
system.l2.tags.tagAccesses 15258458.878307998
system.l2.tags.dataAccesses 15258458.878307998
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 58864458718.115
system.mem_ctrls.avgPriority_writebacks::samples 133514.205125
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 40.762084
system.mem_ctrls.avgPriority_switch_cpus.data::samples 192754.09887499997
system.mem_ctrls.priorityMinLatency 1.8749999999999996e-08
system.mem_ctrls.priorityMaxLatency 0.001429720840078
system.mem_ctrls.numReadWriteTurnArounds 7887.524621
system.mem_ctrls.numWriteReadTurnArounds 7887.495429
system.mem_ctrls.numStayReadState 517081.21947
system.mem_ctrls.numStayWriteState 125831.85558899998
system.mem_ctrls.readReqs 192881.104938
system.mem_ctrls.writeReqs 133514.205125
system.mem_ctrls.readBursts 192881.104938
system.mem_ctrls.writeBursts 133514.205125
system.mem_ctrls.servicedByWrQ 87.78514500000001
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.18392171
system.mem_ctrls.avgWrQLen 22.935504039999998
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 192881.104938
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 133514.205125
system.mem_ctrls.rdQLenPdf::0 147826.20275499998
system.mem_ctrls.rdQLenPdf::1 40933.84989499999
system.mem_ctrls.rdQLenPdf::2 3976.793604
system.mem_ctrls.rdQLenPdf::3 56.181374999999996
system.mem_ctrls.rdQLenPdf::4 0.292164
system.mem_ctrls.rdQLenPdf::5 0.0
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.0
system.mem_ctrls.wrQLenPdf::1 0.026949
system.mem_ctrls.wrQLenPdf::2 0.026949
system.mem_ctrls.wrQLenPdf::3 0.060263000000000004
system.mem_ctrls.wrQLenPdf::4 0.060263000000000004
system.mem_ctrls.wrQLenPdf::5 0.060263000000000004
system.mem_ctrls.wrQLenPdf::6 0.060263000000000004
system.mem_ctrls.wrQLenPdf::7 0.060263000000000004
system.mem_ctrls.wrQLenPdf::8 0.060263000000000004
system.mem_ctrls.wrQLenPdf::9 0.060263000000000004
system.mem_ctrls.wrQLenPdf::10 0.140426
system.mem_ctrls.wrQLenPdf::11 0.140426
system.mem_ctrls.wrQLenPdf::12 0.140426
system.mem_ctrls.wrQLenPdf::13 0.140426
system.mem_ctrls.wrQLenPdf::14 0.140426
system.mem_ctrls.wrQLenPdf::15 3328.3936989999997
system.mem_ctrls.wrQLenPdf::16 3435.5655900000006
system.mem_ctrls.wrQLenPdf::17 6823.984004999999
system.mem_ctrls.wrQLenPdf::18 7865.346946000001
system.mem_ctrls.wrQLenPdf::19 7913.9962780000005
system.mem_ctrls.wrQLenPdf::20 7932.378756
system.mem_ctrls.wrQLenPdf::21 7925.423772
system.mem_ctrls.wrQLenPdf::22 7946.988447
system.mem_ctrls.wrQLenPdf::23 7945.83419
system.mem_ctrls.wrQLenPdf::24 7933.413998000002
system.mem_ctrls.wrQLenPdf::25 8085.484354999999
system.mem_ctrls.wrQLenPdf::26 7977.346881
system.mem_ctrls.wrQLenPdf::27 8030.979120000002
system.mem_ctrls.wrQLenPdf::28 8053.510339999999
system.mem_ctrls.wrQLenPdf::29 8335.471399999999
system.mem_ctrls.wrQLenPdf::30 8091.684349000001
system.mem_ctrls.wrQLenPdf::31 7985.541556999999
system.mem_ctrls.wrQLenPdf::32 7889.600628
system.mem_ctrls.wrQLenPdf::33 11.878184
system.mem_ctrls.wrQLenPdf::34 0.204761
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.rdPerTurnAround::samples 7887.495429
system.mem_ctrls.rdPerTurnAround::mean 22.367113538223002
system.mem_ctrls.rdPerTurnAround::gmean 20.954402116864
system.mem_ctrls.rdPerTurnAround::stdev 54.055019535742005
system.mem_ctrls.rdPerTurnAround::0-511 277.88475000000005
system.mem_ctrls.rdPerTurnAround::512-1023 1.7756090000000002
system.mem_ctrls.rdPerTurnAround::14336-14847 0.149278
system.mem_ctrls.rdPerTurnAround::total 7887.495429
system.mem_ctrls.wrPerTurnAround::samples 7887.524621
system.mem_ctrls.wrPerTurnAround::mean 15.630953603595998
system.mem_ctrls.wrPerTurnAround::gmean 15.599913901467003
system.mem_ctrls.wrPerTurnAround::stdev 0.9904899237749999
system.mem_ctrls.wrPerTurnAround::16 4419.864701
system.mem_ctrls.wrPerTurnAround::18 2890.2129030000006
system.mem_ctrls.wrPerTurnAround::19 436.42595400000005
system.mem_ctrls.wrPerTurnAround::total 7887.524621
system.mem_ctrls.bytesReadWrQ 5618.249280000001
system.mem_ctrls.bytesReadSys 12344390.716032
system.mem_ctrls.bytesWrittenSys 8544909.128
system.mem_ctrls.avgRdBWSys 188160228.77767017
system.mem_ctrls.avgWrBWSys 130483308.1688776
system.mem_ctrls.totGap 58864597143.45051
system.mem_ctrls.avgGap 241879.58874887993
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 2608.773376
system.mem_ctrls.requestorReadBytes::switch_cpus.data 12336262.412223998
system.mem_ctrls.requestorWriteBytes::writebacks 8545032.768128
system.mem_ctrls.requestorReadRate::switch_cpus.inst 64394.5185299863
system.mem_ctrls.requestorReadRate::switch_cpus.data 188031509.3685691
system.mem_ctrls.requestorWriteRate::writebacks 130485313.1492164
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 40.762084
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 192841.88402
system.mem_ctrls.requestorWriteAccesses::writebacks 133514.205125
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 1903530.0275
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 8373496842.593499
system.mem_ctrls.requestorWriteTotalLat::writebacks 1334850341031.851
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 44080.58114640001
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 42600.766974460006
system.mem_ctrls.requestorWriteAvgLat::writebacks 11176635.63236193
system.mem_ctrls.dram.bytesRead::cpu.inst 161.77318400000001
system.mem_ctrls.dram.bytesRead::cpu.data 134.549056
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 2608.773376
system.mem_ctrls.dram.bytesRead::switch_cpus.data 12341872.876096
system.mem_ctrls.dram.bytesRead::total 12344383.014848
system.mem_ctrls.dram.bytesInstRead::cpu.inst 161.77318400000001
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 2608.773376
system.mem_ctrls.dram.bytesInstRead::total 2619.155968
system.mem_ctrls.dram.bytesWritten::writebacks 8544909.128
system.mem_ctrls.dram.bytesWritten::total 8544909.128
system.mem_ctrls.dram.numReads::cpu.inst 2.5277060000000002
system.mem_ctrls.dram.numReads::cpu.data 2.102329
system.mem_ctrls.dram.numReads::switch_cpus.inst 40.762084
system.mem_ctrls.dram.numReads::switch_cpus.data 192841.763689
system.mem_ctrls.dram.numReads::total 192880.984607
system.mem_ctrls.dram.numWrites::writebacks 133514.205125
system.mem_ctrls.dram.numWrites::total 133514.205125
system.mem_ctrls.dram.bwRead::cpu.inst 26308.642679
system.mem_ctrls.dram.bwRead::cpu.data 22317.298417999995
system.mem_ctrls.dram.bwRead::switch_cpus.inst 64394.62504800002
system.mem_ctrls.dram.bwRead::switch_cpus.data 188120566.25796202
system.mem_ctrls.dram.bwRead::total 188160093.085438
system.mem_ctrls.dram.bwInstRead::cpu.inst 26308.642679
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 64394.62504800002
system.mem_ctrls.dram.bwInstRead::total 67012.25494200001
system.mem_ctrls.dram.bwWrite::writebacks 130483308.29671296
system.mem_ctrls.dram.bwWrite::total 130483308.29671296
system.mem_ctrls.dram.bwTotal::writebacks 130483308.29671296
system.mem_ctrls.dram.bwTotal::cpu.inst 26308.642679
system.mem_ctrls.dram.bwTotal::cpu.data 22317.298417999995
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 64394.62504800002
system.mem_ctrls.dram.bwTotal::switch_cpus.data 188120566.25796202
system.mem_ctrls.dram.bwTotal::total 318643401.37766296
system.mem_ctrls.dram.readBursts 192793.32110899998
system.mem_ctrls.dram.writeBursts 133516.137002
system.mem_ctrls.dram.perBankRdBursts::0 11707.444783999998
system.mem_ctrls.dram.perBankRdBursts::1 12797.745047
system.mem_ctrls.dram.perBankRdBursts::2 11907.949983
system.mem_ctrls.dram.perBankRdBursts::3 12260.084294000002
system.mem_ctrls.dram.perBankRdBursts::4 12073.082285
system.mem_ctrls.dram.perBankRdBursts::5 12114.364856999999
system.mem_ctrls.dram.perBankRdBursts::6 12650.076479000003
system.mem_ctrls.dram.perBankRdBursts::7 12082.806399
system.mem_ctrls.dram.perBankRdBursts::8 12173.032285999998
system.mem_ctrls.dram.perBankRdBursts::9 11484.731286000004
system.mem_ctrls.dram.perBankRdBursts::10 12141.164633999999
system.mem_ctrls.dram.perBankRdBursts::11 11864.782962
system.mem_ctrls.dram.perBankRdBursts::12 12096.959047
system.mem_ctrls.dram.perBankRdBursts::13 11877.627588999998
system.mem_ctrls.dram.perBankRdBursts::14 11849.824984
system.mem_ctrls.dram.perBankRdBursts::15 11711.644193000002
system.mem_ctrls.dram.perBankWrBursts::0 8191.011694000002
system.mem_ctrls.dram.perBankWrBursts::1 8844.419484
system.mem_ctrls.dram.perBankWrBursts::2 8317.896629
system.mem_ctrls.dram.perBankWrBursts::3 8489.872575000001
system.mem_ctrls.dram.perBankWrBursts::4 8463.016774
system.mem_ctrls.dram.perBankWrBursts::5 8299.837318
system.mem_ctrls.dram.perBankWrBursts::6 8782.294654000003
system.mem_ctrls.dram.perBankWrBursts::7 8329.6019
system.mem_ctrls.dram.perBankWrBursts::8 8419.328593999999
system.mem_ctrls.dram.perBankWrBursts::9 8023.56797
system.mem_ctrls.dram.perBankWrBursts::10 8368.39864
system.mem_ctrls.dram.perBankWrBursts::11 8227.356881
system.mem_ctrls.dram.perBankWrBursts::12 8274.120248
system.mem_ctrls.dram.perBankWrBursts::13 8226.771001000001
system.mem_ctrls.dram.perBankWrBursts::14 8122.8031
system.mem_ctrls.dram.perBankWrBursts::15 8135.83954
system.mem_ctrls.dram.totQLat 4760489850.83175
system.mem_ctrls.dram.totBusLat 963966605.5450002
system.mem_ctrls.dram.totMemAccLat 8375364621.6255
system.mem_ctrls.dram.avgQLat 23872.27773837
system.mem_ctrls.dram.avgBusLat 5000.0
system.mem_ctrls.dram.avgMemAccLat 42622.27773837
system.mem_ctrls.dram.readRowHits 52807.97179
system.mem_ctrls.dram.writeRowHits 21531.450167
system.mem_ctrls.dram.readRowHitRate 27.8553257
system.mem_ctrls.dram.writeRowHitRate 12.20044196
system.mem_ctrls.dram.bytesPerActivate::samples 251970.658634
system.mem_ctrls.dram.bytesPerActivate::mean 143.74881864833498
system.mem_ctrls.dram.bytesPerActivate::gmean 127.291506916344
system.mem_ctrls.dram.bytesPerActivate::stdev 79.112104669418
system.mem_ctrls.dram.bytesPerActivate::0-127 228066.13019300002
system.mem_ctrls.dram.bytesPerActivate::128-255 17472.183965
system.mem_ctrls.dram.bytesPerActivate::256-383 2052.514488
system.mem_ctrls.dram.bytesPerActivate::384-511 983.394061
system.mem_ctrls.dram.bytesPerActivate::512-639 545.6383360000001
system.mem_ctrls.dram.bytesPerActivate::640-767 297.343107
system.mem_ctrls.dram.bytesPerActivate::896-1023 364.52634500000005
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1517.5719099999997
system.mem_ctrls.dram.bytesPerActivate::total 251970.658634
system.mem_ctrls.dram.dramBytesRead 12338772.550975999
system.mem_ctrls.dram.dramBytesWritten 8545032.768128
system.mem_ctrls.dram.avgRdBW 188.07103606358697
system.mem_ctrls.dram.avgWrBW 130.48531313290403
system.mem_ctrls.dram.peakBW 12800.000000000002
system.mem_ctrls.dram.busUtil 2.48918944
system.mem_ctrls.dram.busUtilRead 1.4690698599999998
system.mem_ctrls.dram.busUtilWrite 1.02035737
system.mem_ctrls.dram.pageHitRate 24.447683440000002
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 58864458718.115
system.mem_ctrls.dram.rank0.actEnergy 913418760.1119001
system.mem_ctrls.dram.rank0.preEnergy 485497314.164445
system.mem_ctrls.dram.rank0.readEnergy 696817345.7763
system.mem_ctrls.dram.rank0.writeEnergy 353487853.31363994
system.mem_ctrls.dram.rank0.refreshEnergy 4646760638.217361
system.mem_ctrls.dram.rank0.actBackEnergy 21368366176.933826
system.mem_ctrls.dram.rank0.preBackEnergy 4609538479.716001
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 33073886568.233475
system.mem_ctrls.dram.rank0.averagePower 557.227740531545
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 11778520619.08825
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1965634787.7399998
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 45120303311.28675
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 885647909.22594
system.mem_ctrls.dram.rank1.preEnergy 470732093.3572951
system.mem_ctrls.dram.rank1.readEnergy 679726336.24434
system.mem_ctrls.dram.rank1.writeEnergy 343467147.18276006
system.mem_ctrls.dram.rank1.refreshEnergy 4646760638.217361
system.mem_ctrls.dram.rank1.actBackEnergy 21395175800.684074
system.mem_ctrls.dram.rank1.preBackEnergy 4586961954.452641
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 33008471879.364403
system.mem_ctrls.dram.rank1.averagePower 556.370422167889
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 11719436413.614504
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1965634787.7399998
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 45179387516.76051
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 58864458718.115
system.membus.transDist::ReadResp 151411.62949700005
system.membus.transDist::WritebackDirty 133514.205125
system.membus.transDist::CleanEvict 49454.41815999999
system.membus.transDist::ReadExReq 41469.46888000001
system.membus.transDist::ReadExResp 41469.436224
system.membus.transDist::ReadSharedReq 151411.71717200003
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 568730.7128300001
system.membus.pktCount::total 568730.7128300001
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 20889292.142848
system.membus.pktSize::total 20889292.142848
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 192881.104938
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 192881.104938
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 192881.104938
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 58864458718.115
system.membus.reqLayer0.occupancy 959845929.5429999
system.membus.reqLayer0.utilization 6.58e-05
system.membus.respLayer1.occupancy 1059467812.7694999
system.membus.respLayer1.utilization 0.0001316
system.membus.snoop_filter.totRequests 375849.728223
system.membus.snoop_filter.hitSingleRequests 182989.25860600002
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 117728917.43622999
system.switch_cpus.cpi 1.177219696309
system.switch_cpus.ipc 0.8769582208830001
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 119184061.76638003
system.switch_cpus.instsIssued 114850484.57328698
system.switch_cpus.squashedInstsIssued 1697.115933
system.switch_cpus.squashedInstsExamined 16903860.077568002
system.switch_cpus.squashedOperandsExamined 12277226.044039998
system.switch_cpus.numIssuedDist::samples 117722465.02216102
system.switch_cpus.numIssuedDist::mean 0.9995463744720001
system.switch_cpus.numIssuedDist::stdev 1.1615697429110001
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 55870804.573387995
system.switch_cpus.numIssuedDist::1 27922492.638398
system.switch_cpus.numIssuedDist::2 18796016.221770998
system.switch_cpus.numIssuedDist::3 12789067.780746
system.switch_cpus.numIssuedDist::4 1495223.039023
system.switch_cpus.numIssuedDist::5 466196.22173000005
system.switch_cpus.numIssuedDist::6 156187.527055
system.switch_cpus.numIssuedDist::7 92058.43836300001
system.switch_cpus.numIssuedDist::8 134418.581687
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 8.0
system.switch_cpus.numIssuedDist::total 117722465.02216102
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 787.4974510000001
system.switch_cpus.statFuBusy::MemWrite 213.997791
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 0.0
system.switch_cpus.statIssuedInstType_0::IntAlu 83232668.699065
system.switch_cpus.statIssuedInstType_0::IntMult 1056136.24813
system.switch_cpus.statIssuedInstType_0::IntDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::FloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::FloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::FloatMult 0.0
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatMisc 57099.806534999996
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 10845.417484000001
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 50893.372808
system.switch_cpus.statIssuedInstType_0::SimdCmp 9856.280147000001
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdMisc 114155.67615199999
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 37523.625136
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 23968801.683652997
system.switch_cpus.statIssuedInstType_0::MemWrite 6312503.764177
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 114850484.57328698
system.switch_cpus.issueRate 0.9994978823200001
system.switch_cpus.fuBusy 1001.4952420000002
system.switch_cpus.fuBusyRate 8.661301e-06
system.switch_cpus.intInstQueueReads 345817955.57862806
system.switch_cpus.intInstQueueWrites 135278724.02806696
system.switch_cpus.intInstQueueWakeupAccesses 111779715.837605
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 1608177.8600229998
system.switch_cpus.vecInstQueueWrites 809211.8192219998
system.switch_cpus.vecInstQueueWakeupAccesses 781068.49456
system.switch_cpus.intAluAccesses 114047350.73152201
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 804135.337007
system.switch_cpus.numSquashedInsts 1370487.9997799997
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 589.3088740000001
system.switch_cpus.idleCycles 6615.777665
system.switch_cpus.MemDepUnit__0.insertedLoads 24446970.362553
system.switch_cpus.MemDepUnit__0.insertedStores 6473285.691323001
system.switch_cpus.MemDepUnit__0.conflictingLoads 947328.61848
system.switch_cpus.MemDepUnit__0.conflictingStores 0.0
system.switch_cpus.MemDepUnit__0.MDPLookups 2887727.152725
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 21559243.209827997
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 457811.59539899987
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 302809.74083100003
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 99281.153945
system.switch_cpus.branchPred.lookups_0::CallDirect 37149.468085
system.switch_cpus.branchPred.lookups_0::CallIndirect 40983.753767
system.switch_cpus.branchPred.lookups_0::DirectCond 19898071.387215998
system.switch_cpus.branchPred.lookups_0::DirectUncond 843980.5124169998
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 6086.865006
system.switch_cpus.branchPred.lookups_0::total 20925553.140436005
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 23597.053582999997
system.switch_cpus.branchPred.squashes_0::CallDirect 1108.798211
system.switch_cpus.branchPred.squashes_0::CallIndirect 1340.6982429999998
system.switch_cpus.branchPred.squashes_0::DirectCond 4930992.5230169995
system.switch_cpus.branchPred.squashes_0::DirectUncond 167402.109962
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 216.92073799999997
system.switch_cpus.branchPred.squashes_0::total 5124658.103754
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 0.9592700000000001
system.switch_cpus.branchPred.corrected_0::CallDirect 29.230748
system.switch_cpus.branchPred.corrected_0::CallIndirect 89.438671
system.switch_cpus.branchPred.corrected_0::DirectCond 1455548.417056
system.switch_cpus.branchPred.corrected_0::DirectUncond 126.56905199999999
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 21.903432
system.switch_cpus.branchPred.corrected_0::total 1455816.518229
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 75684.100362
system.switch_cpus.branchPred.committed_0::CallDirect 36040.669874
system.switch_cpus.branchPred.committed_0::CallIndirect 39643.055523999996
system.switch_cpus.branchPred.committed_0::DirectCond 14967077.705772
system.switch_cpus.branchPred.committed_0::DirectUncond 676578.1293839999
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 5869.944268000001
system.switch_cpus.branchPred.committed_0::total 15800893.605183998
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.000658
system.switch_cpus.branchPred.mispredicted_0::CallDirect 25.500112
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 83.669258
system.switch_cpus.branchPred.mispredicted_0::DirectCond 1392254.562563
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 91.378834
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 20.582853
system.switch_cpus.branchPred.mispredicted_0::total 1392475.694278
system.switch_cpus.branchPred.targetProvider_0::NoTarget 9890489.155601
system.switch_cpus.branchPred.targetProvider_0::BTB 10889123.743779002
system.switch_cpus.branchPred.targetProvider_0::RAS 99281.151971
system.switch_cpus.branchPred.targetProvider_0::Indirect 46659.08908500001
system.switch_cpus.branchPred.targetProvider_0::total 20925553.140436005
system.switch_cpus.branchPred.targetWrong_0::NoBranch 677364.034635
system.switch_cpus.branchPred.targetWrong_0::Return 778444.2878770002
system.switch_cpus.branchPred.targetWrong_0::CallDirect 0.957954
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 7.237763
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 1455816.518229
system.switch_cpus.branchPred.condPredicted 19898071.387215998
system.switch_cpus.branchPred.condPredictedTaken 10029015.087568
system.switch_cpus.branchPred.condIncorrect 1455816.518229
system.switch_cpus.branchPred.predTakenBTBMiss 5376.030063
system.switch_cpus.branchPred.NotTakenMispredicted 677372.2303520002
system.switch_cpus.branchPred.TakenMispredicted 778444.2878770002
system.switch_cpus.branchPred.BTBLookups 20925553.140436005
system.switch_cpus.branchPred.BTBUpdates 677259.9289790001
system.switch_cpus.branchPred.BTBHits 20006422.681601997
system.switch_cpus.branchPred.BTBHitRatio 0.953805378006
system.switch_cpus.branchPred.BTBMispredicted 6938.077518000001
system.switch_cpus.branchPred.indirectLookups 47070.618773
system.switch_cpus.branchPred.indirectHits 46659.08908500001
system.switch_cpus.branchPred.indirectMisses 411.5296879999999
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 99281.153945
system.switch_cpus.branchPred.btb.lookups::CallDirect 37149.468085
system.switch_cpus.branchPred.btb.lookups::CallIndirect 40983.753767
system.switch_cpus.branchPred.btb.lookups::DirectCond 19898071.387215998
system.switch_cpus.branchPred.btb.lookups::DirectUncond 843980.5124169998
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 6086.865006
system.switch_cpus.branchPred.btb.lookups::total 20925553.140436005
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 99281.153945
system.switch_cpus.branchPred.btb.misses::CallDirect 53.216058000000004
system.switch_cpus.branchPred.btb.misses::CallIndirect 40983.753767
system.switch_cpus.branchPred.btb.misses::DirectCond 772573.4490499999
system.switch_cpus.branchPred.btb.misses::DirectUncond 152.021008
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 6086.865006
system.switch_cpus.branchPred.btb.misses::total 919130.458834
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 29.230748
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 677104.129179
system.switch_cpus.branchPred.btb.updates::DirectUncond 126.56905199999999
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 677259.9289790001
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 29.230748
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 677104.129179
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 126.56905199999999
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 677259.9289790001
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 58864458718.115
system.switch_cpus.branchPred.indirectBranchPred.lookups 47070.618773
system.switch_cpus.branchPred.indirectBranchPred.hits 46659.08908500001
system.switch_cpus.branchPred.indirectBranchPred.misses 411.5296879999999
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 111.34210300000001
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 47181.960876
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 101730.27543500002
system.switch_cpus.branchPred.ras.pops 101730.65039900003
system.switch_cpus.branchPred.ras.squashes 26046.550037
system.switch_cpus.branchPred.ras.used 75684.100362
system.switch_cpus.branchPred.ras.correct 75684.09970400001
system.switch_cpus.branchPred.ras.incorrect 0.000658
system.switch_cpus.commit.commitSquashedInsts 16905158.007561002
system.switch_cpus.commit.branchMispredicts 1455660.7184289997
system.switch_cpus.commit.numCommittedDist::samples 111445111.93638001
system.switch_cpus.commit.numCommittedDist::mean 0.942809051261
system.switch_cpus.commit.numCommittedDist::stdev 1.143552522861
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 59015914.90216
system.switch_cpus.commit.numCommittedDist::1 21849043.592499003
system.switch_cpus.commit.numCommittedDist::2 11303468.911052
system.switch_cpus.commit.numCommittedDist::3 19276684.530669
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.9999999999999996
system.switch_cpus.commit.numCommittedDist::total 111445111.93638001
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 75683.725398
system.switch_cpus.commit.committedInstType_0::No_OpClass 0.0
system.switch_cpus.commit.committedInstType_0::IntAlu 74503334.655994
system.switch_cpus.commit.committedInstType_0::IntMult 1001093.136498
system.switch_cpus.commit.committedInstType_0::IntDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::FloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::FloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::FloatMult 0.0
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatMisc 57085.50992
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 10576.20305
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 50576.327914
system.switch_cpus.commit.committedInstType_0::SimdCmp 8281.405428
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 108500.78785700002
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 37474.673962999994
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 20953895.860121995
system.switch_cpus.commit.committedInstType_0::MemWrite 5555216.445863999
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 102286035.00661
system.switch_cpus.commit.commitEligibleSamples 19276684.530669
system.switch_cpus.commit.memOrderViolationEvents 14.003340999999999
system.switch_cpus.commit.PNDLoadViolations 6052.297314999999
system.switch_cpus.commitStats0.numInsts 100005837.31556998
system.switch_cpus.commitStats0.numOps 102286035.00661
system.switch_cpus.commitStats0.numInstsNotNOP 99999999.75799799
system.switch_cpus.commitStats0.numOpsNotNOP 102280197.449038
system.switch_cpus.commitStats0.cpi 1.177219696309
system.switch_cpus.commitStats0.ipc 0.8769582208830001
system.switch_cpus.commitStats0.numMemRefs 26509112.305986
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 88118944.489651
system.switch_cpus.commitStats0.numLoadInsts 20953895.860121995
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 5555216.445863999
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 774822.9491980001
system.switch_cpus.commitStats0.committedInstType::No_OpClass 0.0
system.switch_cpus.commitStats0.committedInstType::IntAlu 74503334.655994
system.switch_cpus.commitStats0.committedInstType::IntMult 1001093.136498
system.switch_cpus.commitStats0.committedInstType::IntDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMisc 57085.50992
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 10576.20305
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 50576.327914
system.switch_cpus.commitStats0.committedInstType::SimdCmp 8281.405428
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 108500.78785700002
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 37474.673962999994
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 20953895.860121995
system.switch_cpus.commitStats0.committedInstType::MemWrite 5555216.445863999
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 102286035.00661
system.switch_cpus.commitStats0.committedControl::IsControl 15800893.803725999
system.switch_cpus.commitStats0.committedControl::IsDirectControl 15679696.703572003
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 121197.10015400001
system.switch_cpus.commitStats0.committedControl::IsCondControl 14967077.968039999
system.switch_cpus.commitStats0.committedControl::IsUncondControl 833815.8356860001
system.switch_cpus.commitStats0.committedControl::IsCall 75683.725398
system.switch_cpus.commitStats0.committedControl::IsReturn 75684.100362
system.switch_cpus.decode.idleCycles 35488224.436166
system.switch_cpus.decode.blockedCycles 22311758.875638004
system.switch_cpus.decode.runCycles 57441308.563708
system.switch_cpus.decode.unblockCycles 1019054.965532
system.switch_cpus.decode.squashCycles 1462118.181117
system.switch_cpus.decode.branchResolved 10331024.388723
system.switch_cpus.decode.branchMispred 167.03383699999998
system.switch_cpus.decode.decodedInsts 124997100.771809
system.switch_cpus.decode.squashedInsts 108.97582899999999
system.switch_cpus.executeStats0.numInsts 113479997.23224798
system.switch_cpus.executeStats0.numNop 5846.623412999999
system.switch_cpus.executeStats0.numBranches 17568380.302494
system.switch_cpus.executeStats0.numLoadInsts 23478391.831752993
system.switch_cpus.executeStats0.numStoreInsts 6230215.723077999
system.switch_cpus.executeStats0.instRate 0.9880597436020002
system.switch_cpus.executeStats0.numCCRegReads 53445643.646145
system.switch_cpus.executeStats0.numCCRegWrites 53891821.223142
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 151836475.51031703
system.switch_cpus.executeStats0.numIntRegWrites 73192523.09737
system.switch_cpus.executeStats0.numMemRefs 29708607.554831
system.switch_cpus.executeStats0.numMiscRegReads 10543985.608848
system.switch_cpus.executeStats0.numMiscRegWrites 1.0
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 24857.089782000003
system.switch_cpus.executeStats0.numVecPredRegWrites 9678.677012
system.switch_cpus.executeStats0.numVecRegReads 619423.8867519998
system.switch_cpus.executeStats0.numVecRegWrites 320476.86108099995
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 11035063.984835
system.switch_cpus.fetch.cycles 76561639.48652199
system.switch_cpus.fetch.squashCycles 2924547.961834
system.switch_cpus.fetch.cacheLines 38814456.984410994
system.switch_cpus.fetch.icacheSquashes 509658.38288199995
system.switch_cpus.fetch.nisnDist::samples 117722465.02216102
system.switch_cpus.fetch.nisnDist::mean 1.119576356334
system.switch_cpus.fetch.nisnDist::stdev 1.257384235228
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 55736928.150165
system.switch_cpus.fetch.nisnDist::1 26570594.351587
system.switch_cpus.fetch.nisnDist::2 3298130.9551390004
system.switch_cpus.fetch.nisnDist::3 32116811.56527
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.9999999999999996
system.switch_cpus.fetch.nisnDist::total 117722465.02216102
system.switch_cpus.fetchStats0.numInsts 126905309.33368202
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 1.0969601183309998
system.switch_cpus.fetchStats0.numBranches 20925553.140436005
system.switch_cpus.fetchStats0.branchRate 0.175584009901
system.switch_cpus.fetchStats0.icacheStallCycles 39698551.554721996
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 1462118.181117
system.switch_cpus.iew.blockCycles 6559631.26942
system.switch_cpus.iew.unblockCycles 1006089.4096930001
system.switch_cpus.iew.dispatchedInsts 119189908.38979301
system.switch_cpus.iew.dispSquashedInsts 251652.53024599998
system.switch_cpus.iew.dispLoadInsts 24446970.362553
system.switch_cpus.iew.dispStoreInsts 6473285.691323001
system.switch_cpus.iew.dispNonSpecInsts 0.0
system.switch_cpus.iew.iqFullEvents 11033.927529999999
system.switch_cpus.iew.lsqFullEvents 979967.738587
system.switch_cpus.iew.predictedTakenIncorrect 855938.17845
system.switch_cpus.iew.predictedNotTakenIncorrect 742082.801674
system.switch_cpus.iew.branchMispredicts 1598020.9801240002
system.switch_cpus.iew.instsToCommit 112861081.51239702
system.switch_cpus.iew.writebackCount 112560784.332165
system.switch_cpus.iew.producerInst 60892198.923646
system.switch_cpus.iew.consumerInst 99016188.56938502
system.switch_cpus.iew.wbRate 0.9804467374740001
system.switch_cpus.iew.wbFanout 0.629137832939
system.switch_cpus.lsq0.forwLoads 241873.13471999997
system.switch_cpus.lsq0.squashedLoads 3493074.0804439997
system.switch_cpus.lsq0.ignoredResponses 917.658916
system.switch_cpus.lsq0.memOrderViolation 9052.353711000003
system.switch_cpus.lsq0.squashedStores 918069.4748730003
system.switch_cpus.lsq0.rescheduledLoads 18080.611891
system.switch_cpus.lsq0.blockedByCache 4445.495824
system.switch_cpus.lsq0.loadToUse::samples 20953895.410750996
system.switch_cpus.lsq0.loadToUse::mean 5.9985072803740005
system.switch_cpus.lsq0.loadToUse::stdev 20.303459802760997
system.switch_cpus.lsq0.loadToUse::0-9 19879903.346768
system.switch_cpus.lsq0.loadToUse::10-19 82786.18699500001
system.switch_cpus.lsq0.loadToUse::20-29 683352.693938
system.switch_cpus.lsq0.loadToUse::30-39 78824.76783900001
system.switch_cpus.lsq0.loadToUse::40-49 1500.230762
system.switch_cpus.lsq0.loadToUse::50-59 2312.2095619999996
system.switch_cpus.lsq0.loadToUse::60-69 1915.118493
system.switch_cpus.lsq0.loadToUse::70-79 2035.5898260000004
system.switch_cpus.lsq0.loadToUse::80-89 2004.327921
system.switch_cpus.lsq0.loadToUse::90-99 2531.264791
system.switch_cpus.lsq0.loadToUse::100-109 8019.148011
system.switch_cpus.lsq0.loadToUse::110-119 6199.7797820000005
system.switch_cpus.lsq0.loadToUse::120-129 9951.311381
system.switch_cpus.lsq0.loadToUse::130-139 10030.272807
system.switch_cpus.lsq0.loadToUse::140-149 44678.493227
system.switch_cpus.lsq0.loadToUse::150-159 6799.707695
system.switch_cpus.lsq0.loadToUse::160-169 6891.269922999999
system.switch_cpus.lsq0.loadToUse::170-179 47692.231443000004
system.switch_cpus.lsq0.loadToUse::180-189 4494.661385999999
system.switch_cpus.lsq0.loadToUse::190-199 4903.628167
system.switch_cpus.lsq0.loadToUse::200-209 50549.99111299999
system.switch_cpus.lsq0.loadToUse::210-219 2236.7310179999995
system.switch_cpus.lsq0.loadToUse::220-229 221.31171299999997
system.switch_cpus.lsq0.loadToUse::230-239 245.645751
system.switch_cpus.lsq0.loadToUse::240-249 259.798333
system.switch_cpus.lsq0.loadToUse::250-259 284.79983500000003
system.switch_cpus.lsq0.loadToUse::260-269 789.2565600000001
system.switch_cpus.lsq0.loadToUse::270-279 385.44434099999995
system.switch_cpus.lsq0.loadToUse::280-289 328.731941
system.switch_cpus.lsq0.loadToUse::290-299 608.4429059999999
system.switch_cpus.lsq0.loadToUse::overflows 11159.908777
system.switch_cpus.lsq0.loadToUse::min_value 1.1150860000000002
system.switch_cpus.lsq0.loadToUse::max_value 1788.4901359999997
system.switch_cpus.lsq0.loadToUse::total 20953895.410750996
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 58864458718.115
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 58864458718.115
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 58864458718.115
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 58864458718.115
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 58864458718.115
system.switch_cpus.rename.squashCycles 1462118.181117
system.switch_cpus.rename.idleCycles 36438787.82416201
system.switch_cpus.rename.blockCycles 19426506.238835
system.switch_cpus.rename.serializeStallCycles 20.292605000000002
system.switch_cpus.rename.runCycles 57340167.088851005
system.switch_cpus.rename.unblockCycles 3054865.396591
system.switch_cpus.rename.renamedInsts 123512641.57341701
system.switch_cpus.rename.ROBFullEvents 434687.575442
system.switch_cpus.rename.IQFullEvents 52384.731211
system.switch_cpus.rename.LQFullEvents 404721.00468700007
system.switch_cpus.rename.SQFullEvents 2099266.41298
system.switch_cpus.rename.fullRegistersEvents 62715.035883000004
system.switch_cpus.rename.renamedOperands 158558071.526395
system.switch_cpus.rename.lookups 235305046.216005
system.switch_cpus.rename.intLookups 164597196.728097
system.switch_cpus.rename.vecLookups 627397.83498
system.switch_cpus.rename.vecPredLookups 19371.287218000005
system.switch_cpus.rename.committedMaps 130105176.68205397
system.switch_cpus.rename.undoneMaps 28452886.876927998
system.switch_cpus.rename.serializing 3.1735719999999996
system.switch_cpus.rename.tempSerializing 0.0
system.switch_cpus.rename.skidInsts 885089.2189159999
system.switch_cpus.rob.reads 211358158.35309398
system.switch_cpus.rob.writes 244676946.67505002
system.switch_cpus.rob.squashedLoads 3599339.2863680003
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 938038.4703870001
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999999.75799799
system.switch_cpus.thread_0.numOps 102280197.449038
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 772273.456655
system.tol2bus.transDist::WritebackDirty 882851.9742200001
system.tol2bus.transDist::WritebackClean 849.619756
system.tol2bus.transDist::CleanEvict 241119.58217500002
system.tol2bus.transDist::ReadExReq 169339.770752
system.tol2bus.transDist::ReadExResp 169339.793481
system.tol2bus.transDist::ReadCleanReq 861.4851039999999
system.tol2bus.transDist::ReadSharedReq 771414.0170829999
system.tol2bus.pktCount::total 2824829.7739020004
system.tol2bus.pktSize::total 108275235.70387201
system.tol2bus.snoops 183218.1136
system.tol2bus.snoopTraffic 8544909.128
system.tol2bus.snoopFanout::samples 1124831.62898
system.tol2bus.snoopFanout::mean 0.00028060838499999993
system.tol2bus.snoopFanout::stdev 0.016432342889
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1124558.458346
system.tol2bus.snoopFanout::1 273.170634
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9993420000000001
system.tol2bus.snoopFanout::total 1124831.62898
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 58864458718.115
system.tol2bus.reqLayer0.occupancy 1691795677.8165
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 1310840.397258
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 1411130202.824302
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 1883216.5779309997
system.tol2bus.snoop_filter.hitSingleRequests 941602.9742179998
system.tol2bus.snoop_filter.hitMultiRequests 23.768651999999996
system.tol2bus.snoop_filter.totSnoops 249.49031499999998
system.tol2bus.snoop_filter.hitSingleSnoops 249.49031499999998
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.tags.ageTaskId_1024::4 12316.030936000001
system.mem_ctrls.rdPerTurnAround::12-15 4.67925
system.mem_ctrls.rdPerTurnAround::16-19 462.360195
system.mem_ctrls.rdPerTurnAround::20-23 1284.463494
system.mem_ctrls.rdPerTurnAround::24-27 750.760539
system.mem_ctrls.rdPerTurnAround::28-31 206.915538
system.mem_ctrls.rdPerTurnAround::32-35 58.348713
system.mem_ctrls.rdPerTurnAround::36-39 25.997918999999996
system.mem_ctrls.rdPerTurnAround::40-43 20.28138
system.mem_ctrls.rdPerTurnAround::44-47 11.769410999999998
system.mem_ctrls.rdPerTurnAround::48-51 6.224295
system.mem_ctrls.rdPerTurnAround::52-55 5.938539
system.mem_ctrls.rdPerTurnAround::56-59 2.7136620000000002
system.mem_ctrls.rdPerTurnAround::60-63 1.6280849999999998
system.mem_ctrls.rdPerTurnAround::64-67 4.044237
system.mem_ctrls.rdPerTurnAround::68-71 1.4242500000000002
system.mem_ctrls.rdPerTurnAround::72-75 0.29862900000000003
system.mem_ctrls.rdPerTurnAround::84-87 0.120744
system.mem_ctrls.rdPerTurnAround::100-103 0.120744
system.mem_ctrls.wrPerTurnAround::17 113.307184
system.mem_ctrls.wrPerTurnAround::20 25.690979999999996
system.mem_ctrls.wrPerTurnAround::21 1.875206
system.mem_ctrls.wrPerTurnAround::22 0.14769300000000002
system.mem_ctrls.dram.bytesPerActivate::768-895 262.703897
system.mem_ctrls.rdPerTurnAround::15872-16383 0.346284
system.mem_ctrls.rdPerTurnAround::76-79 0.254463
system.mem_ctrls.rdPerTurnAround::80-83 0.566067
system.mem_ctrls.rdPerTurnAround::92-95 0.254463
system.mem_ctrls.rdPerTurnAround::108-111 0.254463
system.mem_ctrls.dram.bytesPerActivate::64-127 12.897126
system.mem_ctrls.dram.bytesPerActivate::192-255 12.816012
system.mem_ctrls.dram.bytesPerActivate::320-383 12.978240000000001
system.mem_ctrls.dram.bytesPerActivate::448-511 13.140468
system.mem_ctrls.dram.bytesPerActivate::576-639 12.816012
system.mem_ctrls.dram.bytesPerActivate::704-767 12.816012
system.mem_ctrls.dram.bytesPerActivate::768-831 213.978732
system.mem_ctrls.dram.bytesPerActivate::832-895 5.596866
system.mem_ctrls.dram.bytesPerActivate::896-959 157.523388
system.mem_ctrls.rdPerTurnAround::1024-1535 0.268559
system.mem_ctrls.rdPerTurnAround::12-13 0.24470799999999998
system.mem_ctrls.rdPerTurnAround::14-15 5.904062
system.mem_ctrls.rdPerTurnAround::16-17 129.033217
system.mem_ctrls.rdPerTurnAround::18-19 447.012201
system.mem_ctrls.rdPerTurnAround::20-21 696.0451929999999
system.mem_ctrls.rdPerTurnAround::22-23 640.926448
system.mem_ctrls.rdPerTurnAround::24-25 443.763054
system.mem_ctrls.rdPerTurnAround::26-27 244.43746900000002
system.mem_ctrls.rdPerTurnAround::28-29 124.14162200000001
system.mem_ctrls.rdPerTurnAround::30-31 55.101349000000006
system.mem_ctrls.rdPerTurnAround::32-33 19.522532
system.mem_ctrls.rdPerTurnAround::34-35 8.861059000000001
system.mem_ctrls.rdPerTurnAround::36-37 3.0159000000000002
system.mem_ctrls.rdPerTurnAround::38-39 0.938201
system.mem_ctrls.rdPerTurnAround::42-43 0.2052
system.mem_ctrls.rdPerTurnAround::44-45 0.028534
system.l2.ReadExReq.misses::cpu.data 0.272021
system.l2.ReadExReq.accesses::cpu.data 0.272021
system.l2.ReadExReq.missRate::cpu.data 0.260389
system.mem_ctrls.rdPerTurnAround::0-2047 50.731142
system.mem_ctrls.rdPerTurnAround::32768-34815 0.000658
system.mem_ctrls.rdPerTurnAround::0-63 450.01343799999995
system.mem_ctrls.rdPerTurnAround::832-895 0.000658
system.mem_ctrls.rdPerTurnAround::1536-1599 0.000658
system.mem_ctrls.rdPerTurnAround::1728-1791 0.000658
system.mem_ctrls.rdPerTurnAround::14848-15359 0.066359
system.mem_ctrls.rdPerTurnAround::0-15 0.38769499999999996
system.mem_ctrls.rdPerTurnAround::16-31 278.91886
system.mem_ctrls.rdPerTurnAround::32-47 11.29854
system.mem_ctrls.rdPerTurnAround::48-63 2.935405
system.mem_ctrls.rdPerTurnAround::64-79 1.1077
system.mem_ctrls.rdPerTurnAround::80-95 0.33231
system.mem_ctrls.rdPerTurnAround::96-111 0.44308
system.mem_ctrls.rdPerTurnAround::112-127 0.55385
system.mem_ctrls.rdPerTurnAround::128-143 0.22154
system.mem_ctrls.rdPerTurnAround::144-159 0.055385
system.mem_ctrls.rdPerTurnAround::160-175 0.166155
system.mem_ctrls.rdPerTurnAround::176-191 0.055385
system.mem_ctrls.rdPerTurnAround::272-287 0.055385
system.mem_ctrls.rdPerTurnAround::0-1023 1201.0573089999998
system.mem_ctrls.rdPerTurnAround::16384-17407 0.032582
system.mem_ctrls.rdPerTurnAround::8-15 0.619058
system.mem_ctrls.rdPerTurnAround::16-23 121.987008
system.mem_ctrls.rdPerTurnAround::24-31 61.449652
system.mem_ctrls.rdPerTurnAround::32-39 5.86476
system.mem_ctrls.rdPerTurnAround::40-47 1.9223379999999999
system.mem_ctrls.rdPerTurnAround::48-55 1.107788
system.mem_ctrls.rdPerTurnAround::56-63 0.716804
system.mem_ctrls.rdPerTurnAround::64-71 0.358402
system.mem_ctrls.rdPerTurnAround::72-79 0.260656
system.mem_ctrls.rdPerTurnAround::80-87 0.195492
system.mem_ctrls.rdPerTurnAround::88-95 0.195492
system.mem_ctrls.rdPerTurnAround::96-103 0.195492
system.mem_ctrls.rdPerTurnAround::104-111 0.130328
system.mem_ctrls.rdPerTurnAround::112-119 0.130328
system.mem_ctrls.rdPerTurnAround::120-127 0.130328
system.mem_ctrls.rdPerTurnAround::128-135 0.065164
system.mem_ctrls.rdPerTurnAround::144-151 0.032582
system.mem_ctrls.rdPerTurnAround::24576-25599 0.024607
system.mem_ctrls.rdPerTurnAround::17408-18431 0.113477
system.mem_ctrls.rdPerTurnAround::12800-13311 0.070359
system.mem_ctrls.rdPerTurnAround::40-41 0.405717
system.mem_ctrls.rdPerTurnAround::48-49 0.070359
system.mem_ctrls.rdPerTurnAround::15360-15871 0.088333
system.mem_ctrls.rdPerTurnAround::56-57 0.088333
system.l2.InvalidateReq.hits::switch_cpus.data 0.026949
system.l2.InvalidateReq.hits::total 0.026949
system.l2.InvalidateReq.accesses::switch_cpus.data 0.026949
system.l2.InvalidateReq.accesses::total 0.026949
system.mem_ctrls.rdPerTurnAround::2048-3071 0.026949
system.mem_ctrls.rdPerTurnAround::19456-20479 0.026949
system.tol2bus.transDist::InvalidateReq 0.026949
system.tol2bus.transDist::InvalidateResp 0.026949
CPI 1.1772891772113634

Per-Address PND Load Violations:
