{
    "eid": "2-s2.0-85066616138",
    "title": "Design of a CMOS Low-Power Limiting Amplifier with RSSI Integrated Circuit for Low-Frequency Wake-Up Receivers",
    "cover-date": "2018-07-02",
    "subject-areas": [
        {
            "@_fa": "true",
            "$": "Electrical and Electronic Engineering",
            "@code": "2208",
            "@abbrev": "ENGI"
        }
    ],
    "keywords": [
        "Limiting Amplifier",
        "Low Frequency",
        "Low Power Integrated Circuit",
        "RSSI",
        "Wake Up Receiver"
    ],
    "authors": [
        "Pattrakorn Chokchalermwat",
        "Boonchuay Supmonchai"
    ],
    "citedby-count": 2,
    "ref-count": 8,
    "ref-list": [
        "Wake-up-receiver concepts-capabilities and limitations",
        "A programmable true piecewise approximation logarithmic amplifier",
        "A 2-v 10.7-mhz CMOS limiting amplifier rssi",
        "Systematic design of RSSI and logarithmic amplifiers circuits",
        "A low-power low frequency wake-up receiver for tire pressure monitoring system",
        "A 1mw CMOS limiting amplifier and rssi for zigbee applications",
        "CMOS limiters with rssis for bluetooth receivers",
        "A CMOS logarithmic if amplifier with unbalanced source-coupled pairs"
    ],
    "affiliation": {
        "affiliation-city": "Bangkok",
        "@id": "60028190",
        "affilname": "Chulalongkorn University",
        "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60028190",
        "affiliation-country": "Thailand"
    },
    "funding": []
}