src/xx-fill/wasmsimd-x64.c
src/qs8-vadd/wasmsimd.c.in
src/qs8-vadd/gen/minmax-wasmsimd-x32.c
src/qs8-vadd/gen/minmax-wasmsimd-x8.c
src/qs8-vadd/gen/minmax-wasmsimd-x24.c
src/qs8-vadd/gen/minmax-wasmsimd-x16.c
src/f32-raddstoreexpminusmax/wasmsimd-p5.c.in
src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x20-acc2.c
src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x16-acc2.c
src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x8-acc2.c
src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x8.c
src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x20-acc5.c
src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x12-acc2.c
src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x16-acc4.c
src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x12-acc3.c
src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x4.c
src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x20.c
src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x16.c
src/f32-raddstoreexpminusmax/gen/wasmsimd-p5-x12.c
src/qs8-igemm/MRx4c8-wasmsimd-mul16.c.in
src/qs8-igemm/gen/2x4c8-minmax-fp32-wasmsimd-mul16-ld128.c
src/qs8-igemm/gen/1x4c8-minmax-fp32-wasmsimd-mul16-ld128.c
src/qs8-igemm/gen/3x4c8-minmax-fp32-wasmsimd-mul16-ld64.c
src/qs8-igemm/gen/2x4c8-minmax-fp32-wasmsimd-mul16-ld64.c
src/qs8-igemm/gen/1x4c8-minmax-fp32-wasmsimd-mul16-ld64.c
src/qs8-igemm/gen/3x4c8-minmax-fp32-wasmsimd-mul16-ld128.c
src/qs8-igemm/MRx4c8-wasmsimd-mul32.c.in
src/x32-zip/x2-wasmsimd.c
src/x32-zip/x4-wasmsimd.c
src/x32-zip/xm-wasmsimd.c
src/x32-zip/x3-wasmsimd.c
src/qs8-requantization/fp32-wasmsimd.c
src/qs8-requantization/gemmlowp-wasmsimd.c
src/f32-dwconv2d-chw/5x5s2p2-wasmsimd-splat.c.in
src/f32-dwconv2d-chw/3x3s2p1-wasmsimd-splat.c.in
src/f32-dwconv2d-chw/5x5s2p2-wasmsimd-loadsplat.c.in
src/f32-dwconv2d-chw/5x5p2-wasmsimd-splat.c.in
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-5x4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-2x4-acc2.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-4x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-1x4-acc5.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-loadsplat-2x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-2x4-acc3.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-1x4-acc2.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-5x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-4x4.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-splat-2x4-acc2.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-loadsplat-1x4.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-loadsplat-3x4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-1x4-acc3.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-loadsplat-1x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-1x4-acc4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-1x4-acc3.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-2x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-3x4-acc2.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-6x4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-1x4-acc4.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-splat-1x4-acc3.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-loadsplat-2x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-1x4-acc3.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-3x4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-2x4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-1x4-acc4.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-loadsplat-1x4-acc4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-1x4-acc5.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-2x4-acc3.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-1x4-acc2.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-3x4.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-splat-1x4-acc4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-2x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-2x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-3x4-acc2.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-1x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-4x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-1x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-1x4-acc4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-2x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-1x4.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-loadsplat-4x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-2x4-acc3.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-5x4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-1x4-acc4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-1x4-acc3.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-1x4-acc4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-1x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-3x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-2x4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-1x4-acc3.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-4x4.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-splat-1x4-acc4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-1x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-4x4-acc2.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-6x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-2x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-3x4-acc2.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-2x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-1x4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-3x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-1x4-acc5.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-1x4-acc5.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-3x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-3x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-2x4-acc2.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-2x4-acc2.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-6x4.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-splat-2x4-acc2.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-2x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-1x4-acc3.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-loadsplat-1x4-acc3.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-1x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-1x4-acc4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-1x4-acc3.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-4x4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-5x4.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-splat-1x4-acc3.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-2x4-acc3.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-4x4-acc2.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-1x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-1x4-acc5.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-1x4-acc2.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-loadsplat-1x4-acc4.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-splat-4x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-1x4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-3x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-2x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-3x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-1x4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-2x4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-loadsplat-1x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-2x4-acc3.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-2x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-5x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-3x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-1x4-acc3.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-2x4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-2x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-4x4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-1x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-3x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-1x4-acc4.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-splat-2x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-2x4-acc3.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-loadsplat-2x4-acc2.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-5x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-1x4-acc4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-1x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-1x4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-4x4.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-splat-3x4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-splat-1x4-acc2.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-splat-1x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-1x4-acc5.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-6x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-3x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-1x4-acc3.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-loadsplat-1x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-2x4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-1x4-acc4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-3x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-2x4-acc2.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-splat-1x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-2x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-3x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-1x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-1x4-acc4.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-loadsplat-2x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-1x4-acc3.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-splat-4x4.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-loadsplat-3x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-2x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-4x4.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-loadsplat-1x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-4x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-loadsplat-1x4-acc2.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-loadsplat-1x4-acc3.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-1x4-acc5.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-arm-splat-1x4-acc2.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-x86-splat-1x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-5x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-5x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-3x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-4x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-2x4-acc3.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-2x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-arm-splat-3x4-acc2.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-1x4.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-loadsplat-1x4-acc4.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-loadsplat-4x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-1x4.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-splat-3x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-1x4-acc2.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-splat-2x4.c
src/f32-dwconv2d-chw/gen/3x3p1-minmax-wasmsimd-x86-loadsplat-1x4-acc3.c
src/f32-dwconv2d-chw/gen/5x5s2p2-minmax-wasmsimd-x86-splat-1x4-acc3.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-2x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-2x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-splat-2x4-acc3.c
src/f32-dwconv2d-chw/gen/3x3s2p1-minmax-wasmsimd-arm-splat-1x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-splat-3x4.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-arm-loadsplat-1x4-acc5.c
src/f32-dwconv2d-chw/gen/5x5p2-minmax-wasmsimd-x86-loadsplat-3x4.c
src/f32-dwconv2d-chw/5x5p2-wasmsimd-loadsplat.c.in
src/f32-dwconv2d-chw/3x3s2p1-wasmsimd-loadsplat.c.in
src/f32-dwconv2d-chw/3x3p1-wasmsimd-splat.c.in
src/f32-dwconv2d-chw/3x3p1-wasmsimd-loadsplat.c.in
src/f32-vrnd/vrndne-wasmsimd-addsub.c.in
src/f32-vrnd/vrndu-wasmsimd-cvt.c.in
src/f32-vrnd/vrndd-wasmsimd-addsub.c.in
src/f32-vrnd/vrndz-wasmsimd-addsub.c.in
src/f32-vrnd/gen/vrndz-wasmsimd-addsub-x8.c
src/f32-vrnd/gen/vrndu-wasmsimd-addsub-x8.c
src/f32-vrnd/gen/vrndz-wasmsimd-cvt-x4.c
src/f32-vrnd/gen/vrndne-wasmsimd-addsub-x8.c
src/f32-vrnd/gen/vrndd-wasmsimd-cvt-x4.c
src/f32-vrnd/gen/vrndu-wasmsimd-cvt-x8.c
src/f32-vrnd/gen/vrndd-wasmsimd-addsub-x8.c
src/f32-vrnd/gen/vrndu-wasmsimd-addsub-x4.c
src/f32-vrnd/gen/vrndz-wasmsimd-addsub-x4.c
src/f32-vrnd/gen/vrndu-wasmsimd-cvt-x4.c
src/f32-vrnd/gen/vrndd-wasmsimd-addsub-x4.c
src/f32-vrnd/gen/vrndz-wasmsimd-cvt-x8.c
src/f32-vrnd/gen/vrndne-wasmsimd-addsub-x4.c
src/f32-vrnd/gen/vrndd-wasmsimd-cvt-x8.c
src/f32-vrnd/vrndu-wasmsimd-addsub.c.in
src/f32-vrnd/vrndz-wasmsimd-cvt.c.in
src/f32-vrnd/vrndd-wasmsimd-cvt.c.in
src/x32-unpool/wasmsimd.c
src/qc8-dwconv/gen/up16x9-minmax-fp32-wasmsimd-mul16.c
src/qc8-dwconv/gen/up16x25-minmax-fp32-wasmsimd-mul16.c
src/qc8-dwconv/gen/up8x9-minmax-fp32-wasmsimd-mul16.c
src/qc8-dwconv/gen/up24x25-minmax-fp32-wasmsimd-mul16.c
src/qc8-dwconv/gen/up24x9-minmax-fp32-wasmsimd-mul16.c
src/qc8-dwconv/gen/up8x25-minmax-fp32-wasmsimd-mul16.c
src/qc8-gemm/gen/2x4c8-minmax-fp32-wasmsimd-mul16-ld128.c
src/qc8-gemm/gen/1x4c8-minmax-fp32-wasmsimd-mul16-ld128.c
src/qc8-gemm/gen/3x4c8-minmax-fp32-wasmsimd-mul16-ld64.c
src/qc8-gemm/gen/2x4c8-minmax-fp32-wasmsimd-mul16-ld64.c
src/qc8-gemm/gen/1x4c8-minmax-fp32-wasmsimd-mul16-ld64.c
src/qc8-gemm/gen/3x4c8-minmax-fp32-wasmsimd-mul16-ld128.c
src/qu8-vadd/gen/minmax-wasmsimd-x8.c
src/qu8-vadd/gen/minmax-wasmsimd-x16.c
src/xx-pad/wasmsimd.c
src/qu8-igemm/gen/1x4c8-minmax-fp32-wasmsimd-mul32-ld128.c
src/qu8-igemm/gen/2x4c8-minmax-fp32-wasmsimd-mul32-ld128.c
src/qu8-igemm/gen/3x4c8-minmax-fp32-wasmsimd-mul32-ld128.c
src/qu8-igemm/gen/1x4c8-minmax-fp32-wasmsimd-mul32-ld64.c
src/qu8-igemm/gen/3x4c8-minmax-fp32-wasmsimd-mul32-ld64.c
src/qu8-igemm/gen/2x4c8-minmax-fp32-wasmsimd-mul32-ld64.c
src/f32-ibilinear/wasmsimd.c.in
src/f32-ibilinear/gen/wasmsimd-c4.c
src/f32-ibilinear/gen/wasmsimd-c8.c
src/qs8-gavgpool/unipass-wasmsimd.c.in
src/qs8-gavgpool/gen/7x-minmax-wasmsimd-c16-acc2.c
src/qs8-gavgpool/gen/7p7x-minmax-wasmsimd-c24-acc2.c
src/qs8-gavgpool/gen/7p7x-minmax-wasmsimd-c8-acc2.c
src/qs8-gavgpool/gen/7p7x-minmax-wasmsimd-c16-acc2.c
src/qs8-gavgpool/gen/7x-minmax-wasmsimd-c8-acc2.c
src/qs8-gavgpool/gen/7x-minmax-wasmsimd-c24-acc2.c
src/qs8-gavgpool/multipass-wasmsimd.c.in
src/qu8-dwconv/gen/up16x9-minmax-fp32-wasmsimd-mul16.c
src/qu8-dwconv/gen/up16x25-minmax-fp32-wasmsimd-mul16.c
src/qu8-dwconv/gen/up8x9-minmax-fp32-wasmsimd-mul16.c
src/qu8-dwconv/gen/up24x25-minmax-fp32-wasmsimd-mul16.c
src/qu8-dwconv/gen/up24x9-minmax-fp32-wasmsimd-mul16.c
src/qu8-dwconv/gen/up8x25-minmax-fp32-wasmsimd-mul16.c
src/f32-gemm/wasmsimd-loadsplat.c.in
src/f32-gemm/gen-inc/3x8s4inc-minmax-wasmsimd-x86.c
src/f32-gemm/gen-inc/1x4inc-minmax-wasm.c
src/f32-gemm/gen-inc/5x8inc-minmax-wasmsimd-arm-loadsplat.c
src/f32-gemm/gen-inc/2x4inc-minmax-wasm.c
src/f32-gemm/gen-inc/4x8inc-minmax-wasmsimd-x86-splat.c
src/f32-gemm/gen-inc/3x8inc-minmax-wasmsimd-arm-loadsplat.c
src/f32-gemm/gen-inc/4x8inc-minmax-wasmsimd-arm-loadsplat.c
src/f32-gemm/gen-inc/3x8s4inc-minmax-wasmsimd-arm.c
src/f32-gemm/gen-inc/4x8inc-minmax-wasmsimd-arm-splat.c
src/f32-gemm/gen-inc/3x8inc-minmax-wasmsimd-arm-splat.c
src/f32-gemm/gen-inc/6x8s4inc-minmax-wasmsimd-x86.c
src/f32-gemm/gen-inc/3x8inc-minmax-wasmsimd-x86-splat.c
src/f32-gemm/gen-inc/5x8s4inc-minmax-wasmsimd-arm.c
src/f32-gemm/gen-inc/5x8inc-minmax-wasmsimd-x86-loadsplat.c
src/f32-gemm/gen-inc/4x4inc-minmax-wasm.c
src/f32-gemm/gen-inc/6x8s4inc-minmax-wasmsimd-arm.c
src/f32-gemm/gen-inc/5x8s4inc-minmax-wasmsimd-x86.c
src/f32-gemm/gen-inc/3x8inc-minmax-wasmsimd-x86-loadsplat.c
src/f32-gemm/gen-inc/4x8inc-minmax-wasmsimd-x86-loadsplat.c
src/f32-gemm/gen-inc/1x8inc-minmax-wasmsimd-x86-splat.c
src/f32-gemm/gen-inc/5x8inc-minmax-wasmsimd-arm-splat.c
src/f32-gemm/gen-inc/4x8s4inc-minmax-wasmsimd-x86.c
src/f32-gemm/gen-inc/1x8inc-minmax-wasmsimd-arm-splat.c
src/f32-gemm/gen-inc/6x8inc-minmax-wasmsimd-x86-loadsplat.c
src/f32-gemm/gen-inc/5x8inc-minmax-wasmsimd-x86-splat.c
src/f32-gemm/gen-inc/1x8inc-minmax-wasmsimd-x86-loadsplat.c
src/f32-gemm/gen-inc/4x8s4inc-minmax-wasmsimd-arm.c
src/f32-gemm/gen-inc/6x8inc-minmax-wasmsimd-arm-loadsplat.c
src/f32-gemm/gen-inc/1x8s4inc-minmax-wasmsimd-x86.c
src/f32-gemm/gen-inc/1x8inc-minmax-wasmsimd-arm-loadsplat.c
src/f32-gemm/gen-inc/1x8s4inc-minmax-wasmsimd-arm.c
src/f32-gemm/gen-inc/6x8inc-minmax-wasmsimd-arm-splat.c
src/f32-gemm/gen-inc/6x8inc-minmax-wasmsimd-x86-splat.c
src/f32-gemm/wasmsimd-s4.c.in
src/f32-gemm/gen/5x8s4-minmax-wasmsimd-arm.c
src/f32-gemm/gen/4x4-wasm.c
src/f32-gemm/gen/1x8-minmax-wasmsimd-x86-loadsplat.c
src/f32-gemm/gen/3x8-minmax-wasmsimd-x86-splat.c
src/f32-gemm/gen/4x2c4-wasmsimd.c
src/f32-gemm/gen/4x4-relu-wasm.c
src/f32-gemm/gen/3x8-minmax-wasmsimd-arm-splat.c
src/f32-gemm/gen/4x8-minmax-wasmsimd-x86-splat.c
src/f32-gemm/gen/5x8s4-minmax-wasmsimd-x86.c
src/f32-gemm/gen/4x4-minmax-wasm.c
src/f32-gemm/gen/3x8-minmax-wasmsimd-x86-loadsplat.c
src/f32-gemm/gen/4x8-wasmsimd-splat.c
src/f32-gemm/gen/4x8-minmax-wasmsimd-arm-splat.c
src/f32-gemm/gen/1x8-minmax-wasmsimd-arm-loadsplat.c
src/f32-gemm/gen/1x8-relu-wasmsimd-splat.c
src/f32-gemm/gen/4x2-relu-wasm.c
src/f32-gemm/gen/4x2-wasm.c
src/f32-gemm/gen/5x8-relu-wasmsimd-splat.c
src/f32-gemm/gen/2x4-wasm.c
src/f32-gemm/gen/4x2c4-relu-wasmsimd.c
src/f32-gemm/gen/5x8-minmax-wasmsimd-arm-splat.c
src/f32-gemm/gen/2x4-minmax-wasm.c
src/f32-gemm/gen/5x8-minmax-wasmsimd-x86-splat.c
src/f32-gemm/gen/1x8-wasmsimd-splat.c
src/f32-gemm/gen/3x8-minmax-wasmsimd-arm-loadsplat.c
src/f32-gemm/gen/6x8-minmax-wasmsimd-arm-splat.c
src/f32-gemm/gen/4x8-minmax-wasmsimd-x86-loadsplat.c
src/f32-gemm/gen/1x8s4-minmax-wasmsimd-arm.c
src/f32-gemm/gen/5x8-minmax-wasmsimd-arm-loadsplat.c
src/f32-gemm/gen/6x8s4-minmax-wasmsimd-x86.c
src/f32-gemm/gen/6x8-minmax-wasmsimd-x86-splat.c
src/f32-gemm/gen/1x8-minmax-wasmsimd-arm-splat.c
src/f32-gemm/gen/1x8s4-minmax-wasmsimd-x86.c
src/f32-gemm/gen/1x8-minmax-wasmsimd-x86-splat.c
src/f32-gemm/gen/6x8-minmax-wasmsimd-x86-loadsplat.c
src/f32-gemm/gen/6x8s4-minmax-wasmsimd-arm.c
src/f32-gemm/gen/5x8-minmax-wasmsimd-x86-loadsplat.c
src/f32-gemm/gen/1x4-minmax-wasm.c
src/f32-gemm/gen/3x8s4-minmax-wasmsimd-arm.c
src/f32-gemm/gen/2x4-relu-wasm.c
src/f32-gemm/gen/4x8s4-minmax-wasmsimd-x86.c
src/f32-gemm/gen/4x2c4-minmax-wasmsimd-x86.c
src/f32-gemm/gen/4x8-minmax-wasmsimd-arm-loadsplat.c
src/f32-gemm/gen/5x8-wasmsimd-splat.c
src/f32-gemm/gen/1x4-wasm.c
src/f32-gemm/gen/4x8-relu-wasmsimd-splat.c
src/f32-gemm/gen/4x2-minmax-wasm.c
src/f32-gemm/gen/6x8-minmax-wasmsimd-arm-loadsplat.c
src/f32-gemm/gen/3x8s4-minmax-wasmsimd-x86.c
src/f32-gemm/gen/4x2c4-minmax-wasmsimd-arm.c
src/f32-gemm/gen/4x8s4-minmax-wasmsimd-arm.c
src/f32-gemm/gen/1x4-relu-wasm.c
src/f32-gemm/MRx2c4-wasmsimd.c.in
src/f32-gemm/wasmsimd-splat.c.in
src/f32-gavgpool-cw/wasmsimd-x86-x4.c
src/f32-gavgpool-cw/wasmsimd-arm-x4.c
src/f32-ppmm/gen/4x8-minmax-wasmsimd-x86-splat.c
src/f32-ppmm/gen/4x8-minmax-wasmsimd-arm-splat.c
src/f32-ppmm/wasmsimd-splat.c.in
src/f32-maxpool/9p8x-minmax-wasm-c1.c
src/f32-maxpool/9p8x-minmax-wasmsimd-arm-c4.c
src/f32-maxpool/9p8x-minmax-wasmsimd-x86-c4.c
src/f32-gavgpool/7x-minmax-wasmsimd-arm-c4.c
src/f32-gavgpool/7p7x-minmax-wasmsimd-x86-c4.c
src/f32-gavgpool/7x-minmax-wasm-c1.c
src/f32-gavgpool/7p7x-minmax-wasm-c1.c
src/f32-gavgpool/7p7x-minmax-wasmsimd-arm-c4.c
src/f32-gavgpool/7x-minmax-wasmsimd-x86-c4.c
src/qc8-igemm/gen/2x4c8-minmax-fp32-wasmsimd-mul16-ld128.c
src/qc8-igemm/gen/1x4c8-minmax-fp32-wasmsimd-mul16-ld128.c
src/qc8-igemm/gen/3x4c8-minmax-fp32-wasmsimd-mul16-ld64.c
src/qc8-igemm/gen/2x4c8-minmax-fp32-wasmsimd-mul16-ld64.c
src/qc8-igemm/gen/1x4c8-minmax-fp32-wasmsimd-mul16-ld64.c
src/qc8-igemm/gen/3x4c8-minmax-fp32-wasmsimd-mul16-ld128.c
src/math/expm1minus-wasmsimd-rr2-lut16-p3-max.c
src/math/expm1minus-wasmsimd-rr2-lut16-p3-andnot.c
src/math/roundne-wasmsimd-addsub.c
src/math/roundd-wasmsimd-addsub.c
src/math/roundd-wasmsimd-cvt.c
src/math/roundz-wasmsimd-addsub.c
src/math/sigmoid-wasmsimd-rr2-p5-div.c
src/math/sigmoid-wasmsimd-rr2-lut64-p2-div.c
src/math/expm1minus-wasmsimd-rr2-p6-max.c
src/math/roundz-wasmsimd-cvt.c
src/math/roundu-wasmsimd-addsub.c
src/math/roundu-wasmsimd-cvt.c
src/math/expm1minus-wasmsimd-rr2-p6-andnot.c
src/f32-vunary/wasmsimd.c.in
src/f32-vunary/gen/vneg-wasmsimd-x4.c
src/f32-vunary/gen/vabs-wasmsimd-x8.c
src/f32-vunary/gen/vsqr-wasmsimd-x8.c
src/f32-vunary/gen/vneg-wasmsimd-x8.c
src/f32-vunary/gen/vabs-wasmsimd-x4.c
src/f32-vunary/gen/vsqr-wasmsimd-x4.c
src/qu8-requantization/fp32-wasmsimd.c
src/qu8-requantization/gemmlowp-wasmsimd.c
src/f32-avgpool/9x-minmax-wasm-c1.c
src/f32-avgpool/9x-minmax-wasmsimd-x86-c4.c
src/f32-avgpool/9x-minmax-wasmsimd-arm-c4.c
src/f32-avgpool/9p8x-minmax-wasm-c1.c
src/f32-avgpool/9p8x-minmax-wasmsimd-arm-c4.c
src/f32-avgpool/9p8x-minmax-wasmsimd-x86-c4.c
src/f32-spmm/wasmsimd.c.in
src/f32-spmm/gen/4x1-minmax-wasmsimd-x86.c
src/f32-spmm/gen/16x1-minmax-wasmsimd-arm-x4.c
src/f32-spmm/gen/4x1-minmax-wasmsimd-arm-x2.c
src/f32-spmm/gen/8x1-minmax-wasmsimd-arm-x2.c
src/f32-spmm/gen/8x1-minmax-wasmsimd-x86-pipelined-x2.c
src/f32-spmm/gen/8x1-minmax-wasmsimd-x86-pipelined.c
src/f32-spmm/gen/4x1-minmax-wasmsimd-arm.c
src/f32-spmm/gen/32x1-minmax-wasmsimd-arm-x4.c
src/f32-spmm/gen/4x1-minmax-wasmsimd-arm-pipelined.c
src/f32-spmm/gen/32x1-minmax-wasmsimd-x86-pipelined-x2.c
src/f32-spmm/gen/32x1-minmax-wasmsimd-x86-x4.c
src/f32-spmm/gen/8x1-minmax-wasmsimd-arm.c
src/f32-spmm/gen/4x1-minmax-wasmsimd-x86-pipelined-x2.c
src/f32-spmm/gen/16x1-minmax-wasmsimd-x86.c
src/f32-spmm/gen/16x1-minmax-wasmsimd-arm.c
src/f32-spmm/gen/8x1-minmax-wasmsimd-arm-pipelined.c
src/f32-spmm/gen/16x1-minmax-wasmsimd-arm-pipelined-x2.c
src/f32-spmm/gen/16x1-minmax-wasmsimd-x86-x4.c
src/f32-spmm/gen/8x1-minmax-wasmsimd-x86-x2.c
src/f32-spmm/gen/4x1-minmax-wasmsimd-x86-pipelined.c
src/f32-spmm/gen/4x1-minmax-wasmsimd-x86-x2.c
src/f32-spmm/gen/8x1-minmax-wasmsimd-x86.c
src/f32-spmm/gen/32x1-minmax-wasmsimd-arm.c
src/f32-spmm/gen/16x1-minmax-wasmsimd-arm-x2.c
src/f32-spmm/gen/8x1-minmax-wasmsimd-arm-pipelined-x2.c
src/f32-spmm/gen/8x1-minmax-wasmsimd-arm-x4.c
src/f32-spmm/gen/4x1-minmax-wasmsimd-arm-x4.c
src/f32-spmm/gen/32x1-minmax-wasmsimd-x86.c
src/f32-spmm/gen/32x1-minmax-wasmsimd-arm-x2.c
src/f32-spmm/gen/32x1-minmax-wasmsimd-arm-pipelined-x2.c
src/f32-spmm/gen/32x1-minmax-wasmsimd-arm-pipelined.c
src/f32-spmm/gen/16x1-minmax-wasmsimd-x86-pipelined.c
src/f32-spmm/gen/4x1-minmax-wasmsimd-arm-pipelined-x2.c
src/f32-spmm/gen/32x1-minmax-wasmsimd-x86-x2.c
src/f32-spmm/gen/16x1-minmax-wasmsimd-x86-x2.c
src/f32-spmm/gen/4x1-minmax-wasmsimd-x86-x4.c
src/f32-spmm/gen/8x1-minmax-wasmsimd-x86-x4.c
src/f32-spmm/gen/32x1-minmax-wasmsimd-x86-pipelined.c
src/f32-spmm/gen/16x1-minmax-wasmsimd-arm-pipelined.c
src/f32-spmm/gen/16x1-minmax-wasmsimd-x86-pipelined-x2.c
src/f32-spmm/wasmsimd-pipelined.c.in
src/qu8-vaddc/gen/minmax-wasmsimd-x8.c
src/qu8-vaddc/gen/minmax-wasmsimd-x16.c
src/f32-ibilinear-chw/wasmsimd.c.in
src/f32-ibilinear-chw/gen/wasmsimd-p4.c
src/f32-ibilinear-chw/gen/wasmsimd-p8.c
src/qu8-gemm/gen/1x4c8-minmax-fp32-wasmsimd-mul32-ld128.c
src/qu8-gemm/gen/2x4c8-minmax-fp32-wasmsimd-mul32-ld128.c
src/qu8-gemm/gen/3x4c8-minmax-fp32-wasmsimd-mul32-ld128.c
src/qu8-gemm/gen/1x4c8-minmax-fp32-wasmsimd-mul32-ld64.c
src/qu8-gemm/gen/3x4c8-minmax-fp32-wasmsimd-mul32-ld64.c
src/qu8-gemm/gen/2x4c8-minmax-fp32-wasmsimd-mul32-ld64.c
src/qu8-vmul/gen/minmax-fp32-wasmsimd-mul32-ld64-x8.c
src/qu8-vmul/gen/minmax-fp32-wasmsimd-mul32-ld64-x16.c
src/qu8-vmulc/gen/minmax-fp32-wasmsimd-mul32-ld64-x8.c
src/qu8-vmulc/gen/minmax-fp32-wasmsimd-mul32-ld64-x16.c
src/f32-vlrelu/wasm.c.in
src/f32-vlrelu/wasmsimd-minmax.c.in
src/f32-vlrelu/gen/vlrelu-wasmsimd-minmax-x8.c
src/f32-vlrelu/gen/vlrelu-wasm-x4.c
src/f32-vlrelu/gen/vlrelu-wasmsimd-bitselect-x8.c
src/f32-vlrelu/gen/vlrelu-wasmsimd-minmax-x4.c
src/f32-vlrelu/gen/vlrelu-wasmsimd-bitselect-x4.c
src/f32-vlrelu/gen/vlrelu-wasm-x2.c
src/f32-vlrelu/gen/vlrelu-wasm-x1.c
src/f32-vlrelu/wasmsimd-bitselect.c.in
src/f32-vhswish/wasmsimd.c.in
src/f32-vhswish/gen/vhswish-wasm-x2.c
src/f32-vhswish/gen/vhswish-wasmsimd-x4.c
src/f32-vhswish/gen/vhswish-wasm-x1.c
src/f32-vhswish/gen/vhswish-wasm-x4.c
src/f32-vhswish/gen/vhswish-wasmsimd-x8.c
src/f32-vhswish/gen/vhswish-wasmsimd-x16.c
src/qs8-gemm/MRx4c8-wasmsimd-mul16.c.in
src/qs8-gemm/gen/2x4c8-minmax-fp32-wasmsimd-mul16-ld128.c
src/qs8-gemm/gen/1x4c8-xw-minmax-fp32-wasmsimd-mul16.c
src/qs8-gemm/gen/1x4c8-minmax-fp32-wasmsimd-mul16-ld128.c
src/qs8-gemm/gen/2x4c8-xw-minmax-fp32-wasmsimd-mul16.c
src/qs8-gemm/gen/3x4c8-xw-minmax-fp32-wasmsimd-mul16.c
src/qs8-gemm/gen/3x4c8-minmax-fp32-wasmsimd-mul16-ld64.c
src/qs8-gemm/gen/2x4c8-minmax-fp32-wasmsimd-mul16-ld64.c
src/qs8-gemm/gen/1x4c8-minmax-fp32-wasmsimd-mul16-ld64.c
src/qs8-gemm/gen/3x4c8-minmax-fp32-wasmsimd-mul16-ld128.c
src/qs8-gemm/MRx4c8-wasmsimd-mul32.c.in
src/f32-vmulcaddc/wasmsimd.c.in
src/f32-vmulcaddc/gen/c4-minmax-wasmsimd-x86-2x.c
src/f32-vmulcaddc/gen/c8-minmax-wasmsimd-x86-2x.c
src/f32-vmulcaddc/gen/c4-minmax-wasm-2x.c
src/f32-vmulcaddc/gen/c1-minmax-wasm-2x.c
src/f32-vmulcaddc/gen/c8-minmax-wasmsimd-arm-2x.c
src/f32-vmulcaddc/gen/c4-minmax-wasmsimd-arm-2x.c
src/f32-vmulcaddc/gen/c2-minmax-wasm-2x.c
src/qs8-vmul/wasmsimd-mul32-ld64.c.in
src/qs8-vmul/gen/minmax-fp32-wasmsimd-mul32-ld64-x8.c
src/qs8-vmul/gen/minmax-fp32-wasmsimd-mul32-ld64-x16.c
src/x32-packx/x4-wasmsimd.c
src/f32-velu/wasmsimd-rr2-lut16-p3.c.in
src/f32-velu/gen/velu-wasmsimd-arm-rr2-p6-x16.c
src/f32-velu/gen/velu-wasmsimd-x86-rr2-lut16-p3-x8.c
src/f32-velu/gen/velu-wasm-rr2-p6-x4.c
src/f32-velu/gen/velu-wasmsimd-arm-rr2-p6-x12.c
src/f32-velu/gen/velu-wasm-rr2-lut16-p3-x3.c
src/f32-velu/gen/velu-wasmsimd-x86-rr2-lut16-p3-x16.c
src/f32-velu/gen/velu-wasmsimd-arm-rr2-p6-x4.c
src/f32-velu/gen/velu-wasmsimd-x86-rr2-lut16-p3-x12.c
src/f32-velu/gen/velu-wasmsimd-arm-rr2-lut16-p3-x4.c
src/f32-velu/gen/velu-wasmsimd-x86-rr2-lut16-p3-x24.c
src/f32-velu/gen/velu-wasm-rr2-p6-x3.c
src/f32-velu/gen/velu-wasm-rr2-lut16-p3-x4.c
src/f32-velu/gen/velu-wasmsimd-x86-rr2-lut16-p3-x20.c
src/f32-velu/gen/velu-wasmsimd-arm-rr2-p6-x24.c
src/f32-velu/gen/velu-wasmsimd-arm-rr2-p6-x20.c
src/f32-velu/gen/velu-wasmsimd-x86-rr2-p6-x4.c
src/f32-velu/gen/velu-wasm-rr2-p6-x2.c
src/f32-velu/gen/velu-wasmsimd-x86-rr2-p6-x16.c
src/f32-velu/gen/velu-wasm-rr2-lut16-p3-x5.c
src/f32-velu/gen/velu-wasmsimd-x86-rr2-p6-x12.c
src/f32-velu/gen/velu-wasm-rr2-lut16-p3-x1.c
src/f32-velu/gen/velu-wasmsimd-x86-rr2-lut16-p3-x4.c
src/f32-velu/gen/velu-wasm-rr2-p6-x6.c
src/f32-velu/gen/velu-wasmsimd-arm-rr2-p6-x8.c
src/f32-velu/gen/velu-wasmsimd-arm-rr2-lut16-p3-x20.c
src/f32-velu/gen/velu-wasmsimd-arm-rr2-lut16-p3-x8.c
src/f32-velu/gen/velu-wasmsimd-arm-rr2-lut16-p3-x24.c
src/f32-velu/gen/velu-wasm-rr2-lut16-p3-x6.c
src/f32-velu/gen/velu-wasm-rr2-p6-x1.c
src/f32-velu/gen/velu-wasmsimd-arm-rr2-lut16-p3-x12.c
src/f32-velu/gen/velu-wasm-rr2-p6-x5.c
src/f32-velu/gen/velu-wasmsimd-arm-rr2-lut16-p3-x16.c
src/f32-velu/gen/velu-wasm-rr2-lut16-p3-x2.c
src/f32-velu/gen/velu-wasmsimd-x86-rr2-p6-x24.c
src/f32-velu/gen/velu-wasmsimd-x86-rr2-p6-x8.c
src/f32-velu/gen/velu-wasmsimd-x86-rr2-p6-x20.c
src/f32-velu/wasmsimd-rr2-p6.c.in
src/f32-rmax/wasmsimd-arm.c
src/f32-rmax/wasmsimd-x86.c
src/qs8-vmulc/wasmsimd-mul32-ld64.c.in
src/qs8-vmulc/gen/minmax-fp32-wasmsimd-mul32-ld64-x8.c
src/qs8-vmulc/gen/minmax-fp32-wasmsimd-mul32-ld64-x16.c
src/f32-prelu/wasm.c.in
src/f32-prelu/wasmsimd-minmax.c.in
src/f32-prelu/gen/wasmsimd-minmax-1x16.c
src/f32-prelu/gen/wasm-2x1.c
src/f32-prelu/gen/wasmsimd-bitselect-4x4.c
src/f32-prelu/gen/wasmsimd-bitselect-1x4.c
src/f32-prelu/gen/wasmsimd-bitselect-2x4.c
src/f32-prelu/gen/wasmsimd-minmax-4x8.c
src/f32-prelu/gen/wasmsimd-minmax-2x8.c
src/f32-prelu/gen/wasmsimd-minmax-1x8.c
src/f32-prelu/gen/wasmsimd-bitselect-1x16.c
src/f32-prelu/gen/wasmsimd-bitselect-2x16.c
src/f32-prelu/gen/wasmsimd-bitselect-4x8.c
src/f32-prelu/gen/wasmsimd-bitselect-2x8.c
src/f32-prelu/gen/wasmsimd-minmax-4x16.c
src/f32-prelu/gen/wasmsimd-bitselect-1x8.c
src/f32-prelu/gen/wasm-2x4.c
src/f32-prelu/gen/wasmsimd-bitselect-4x16.c
src/f32-prelu/gen/wasmsimd-minmax-4x4.c
src/f32-prelu/gen/wasmsimd-minmax-2x16.c
src/f32-prelu/gen/wasmsimd-minmax-1x4.c
src/f32-prelu/gen/wasmsimd-minmax-2x4.c
src/f32-prelu/wasmsimd-bitselect.c.in
src/qs8-vaddc/wasmsimd.c.in
src/qs8-vaddc/gen/minmax-wasmsimd-x32.c
src/qs8-vaddc/gen/minmax-wasmsimd-x8.c
src/qs8-vaddc/gen/minmax-wasmsimd-x24.c
src/qs8-vaddc/gen/minmax-wasmsimd-x16.c
src/f32-vbinary/vopc-wasmsimd.c.in
src/f32-vbinary/gen/vminc-wasm-x1.c
src/f32-vbinary/gen/vdivc-relu-wasmsimd-x16.c
src/f32-vbinary/gen/vrsubc-relu-wasmsimd-x4.c
src/f32-vbinary/gen/vadd-relu-wasmsimd-x8.c
src/f32-vbinary/gen/vadd-relu-wasm-x4.c
src/f32-vbinary/gen/vminc-wasmsimd-x86-x16.c
src/f32-vbinary/gen/vrdivc-minmax-wasmsimd-x86-x8.c
src/f32-vbinary/gen/vrdivc-wasmsimd-x4.c
src/f32-vbinary/gen/vrdivc-relu-wasm-x4.c
src/f32-vbinary/gen/vsub-minmax-wasmsimd-x86-x4.c
src/f32-vbinary/gen/vdiv-wasmsimd-x8.c
src/f32-vbinary/gen/vminc-wasmsimd-x86-x8.c
src/f32-vbinary/gen/vrsubc-minmax-wasmsimd-x86-x16.c
src/f32-vbinary/gen/vmax-wasmsimd-arm-x8.c
src/f32-vbinary/gen/vmin-wasmsimd-arm-x4.c
src/f32-vbinary/gen/vdiv-minmax-wasmsimd-x86-x4.c
src/f32-vbinary/gen/vaddc-relu-wasmsimd-x4.c
src/f32-vbinary/gen/vrsubc-minmax-wasmsimd-x86-x8.c
src/f32-vbinary/gen/vdivc-minmax-wasmsimd-x86-x16.c
src/f32-vbinary/gen/vadd-minmax-wasmsimd-arm-x4.c
src/f32-vbinary/gen/vsub-relu-wasmsimd-x16.c
src/f32-vbinary/gen/vrdivc-minmax-wasm-x4.c
src/f32-vbinary/gen/vrsubc-minmax-wasm-x1.c
src/f32-vbinary/gen/vsub-relu-wasm-x4.c
src/f32-vbinary/gen/vdivc-minmax-wasm-x1.c
src/f32-vbinary/gen/vdiv-minmax-wasmsimd-x86-x16.c
src/f32-vbinary/gen/vrdivc-relu-wasmsimd-x16.c
src/f32-vbinary/gen/vsub-minmax-wasm-x4.c
src/f32-vbinary/gen/vaddc-relu-wasm-x1.c
src/f32-vbinary/gen/vadd-wasmsimd-x4.c
src/f32-vbinary/gen/vsubc-minmax-wasm-x4.c
src/f32-vbinary/gen/vmulc-minmax-wasmsimd-arm-x8.c
src/f32-vbinary/gen/vmul-minmax-wasmsimd-x86-x4.c
src/f32-vbinary/gen/vsubc-relu-wasmsimd-x8.c
src/f32-vbinary/gen/vmaxc-wasmsimd-x86-x4.c
src/f32-vbinary/gen/vmulc-relu-wasmsimd-x4.c
src/f32-vbinary/gen/vaddc-wasmsimd-x4.c
src/f32-vbinary/gen/vsubc-minmax-wasmsimd-arm-x8.c
src/f32-vbinary/gen/vmax-wasm-x8.c
src/f32-vbinary/gen/vaddc-minmax-wasmsimd-arm-x4.c
src/f32-vbinary/gen/vdivc-minmax-wasmsimd-arm-x8.c
src/f32-vbinary/gen/vaddc-minmax-wasm-x4.c
src/f32-vbinary/gen/vmax-wasm-x2.c
src/f32-vbinary/gen/vdiv-relu-wasmsimd-x8.c
src/f32-vbinary/gen/vmul-minmax-wasmsimd-x86-x16.c
src/f32-vbinary/gen/vsqrdiff-wasmsimd-x16.c
src/f32-vbinary/gen/vmul-wasmsimd-x8.c
src/f32-vbinary/gen/vsubc-wasmsimd-x4.c
src/f32-vbinary/gen/vaddc-minmax-wasmsimd-x86-x16.c
src/f32-vbinary/gen/vmul-minmax-wasm-x1.c
src/f32-vbinary/gen/vsub-relu-wasmsimd-x4.c
src/f32-vbinary/gen/vmul-relu-wasmsimd-x4.c
src/f32-vbinary/gen/vsub-minmax-wasmsimd-x86-x16.c
src/f32-vbinary/gen/vmin-wasmsimd-x86-x16.c
src/f32-vbinary/gen/vaddc-wasmsimd-x16.c
src/f32-vbinary/gen/vmulc-minmax-wasm-x1.c
src/f32-vbinary/gen/vsubc-relu-wasm-x4.c
src/f32-vbinary/gen/vmulc-wasmsimd-x4.c
src/f32-vbinary/gen/vdivc-minmax-wasmsimd-x86-x8.c
src/f32-vbinary/gen/vmin-wasm-x4.c
src/f32-vbinary/gen/vaddc-minmax-wasmsimd-x86-x4.c
src/f32-vbinary/gen/vsqrdiffc-wasmsimd-x8.c
src/f32-vbinary/gen/vadd-minmax-wasm-x4.c
src/f32-vbinary/gen/vminc-wasm-x2.c
src/f32-vbinary/gen/vmax-wasmsimd-arm-x16.c
src/f32-vbinary/gen/vsqrdiff-wasmsimd-x8.c
src/f32-vbinary/gen/vsqrdiffc-wasmsimd-x16.c
src/f32-vbinary/gen/vmaxc-wasmsimd-arm-x16.c
src/f32-vbinary/gen/vminc-wasm-x8.c
src/f32-vbinary/gen/vmulc-relu-wasm-x4.c
src/f32-vbinary/gen/vmulc-minmax-wasmsimd-arm-x16.c
src/f32-vbinary/gen/vaddc-relu-wasmsimd-x16.c
src/f32-vbinary/gen/vdivc-wasmsimd-x4.c
src/f32-vbinary/gen/vrsubc-minmax-wasm-x8.c
src/f32-vbinary/gen/vsub-wasmsimd-x4.c
src/f32-vbinary/gen/vmul-minmax-wasmsimd-arm-x4.c
src/f32-vbinary/gen/vmulc-minmax-wasmsimd-x86-x8.c
src/f32-vbinary/gen/vrsubc-minmax-wasm-x2.c
src/f32-vbinary/gen/vrdivc-minmax-wasmsimd-arm-x16.c
src/f32-vbinary/gen/vsubc-minmax-wasmsimd-x86-x8.c
src/f32-vbinary/gen/vrsubc-relu-wasm-x4.c
src/f32-vbinary/gen/vsubc-minmax-wasmsimd-arm-x16.c
src/f32-vbinary/gen/vrdivc-relu-wasmsimd-x8.c
src/f32-vbinary/gen/vmaxc-wasm-x4.c
src/f32-vbinary/gen/vmaxc-wasmsimd-arm-x4.c
src/f32-vbinary/gen/vrsubc-relu-wasmsimd-x16.c
src/f32-vbinary/gen/vdiv-minmax-wasmsimd-arm-x4.c
src/f32-vbinary/gen/vmin-wasmsimd-x86-x4.c
src/f32-vbinary/gen/vrsubc-wasmsimd-x4.c
src/f32-vbinary/gen/vmax-wasmsimd-x86-x8.c
src/f32-vbinary/gen/vrsubc-minmax-wasmsimd-arm-x8.c
src/f32-vbinary/gen/vmul-relu-wasm-x4.c
src/f32-vbinary/gen/vaddc-relu-wasm-x8.c
src/f32-vbinary/gen/vdivc-minmax-wasm-x2.c
src/f32-vbinary/gen/vadd-minmax-wasmsimd-x86-x4.c
src/f32-vbinary/gen/vdiv-minmax-wasm-x4.c
src/f32-vbinary/gen/vdivc-minmax-wasm-x8.c
src/f32-vbinary/gen/vaddc-relu-wasm-x2.c
src/f32-vbinary/gen/vdivc-relu-wasm-x4.c
src/f32-vbinary/gen/vdivc-relu-wasmsimd-x4.c
src/f32-vbinary/gen/vmulc-minmax-wasm-x8.c
src/f32-vbinary/gen/vmul-minmax-wasm-x2.c
src/f32-vbinary/gen/vmul-minmax-wasm-x8.c
src/f32-vbinary/gen/vadd-minmax-wasmsimd-arm-x16.c
src/f32-vbinary/gen/vdiv-relu-wasm-x4.c
src/f32-vbinary/gen/vmulc-minmax-wasm-x2.c
src/f32-vbinary/gen/vrdivc-minmax-wasmsimd-arm-x8.c
src/f32-vbinary/gen/vsubc-relu-wasmsimd-x16.c
src/f32-vbinary/gen/vmax-wasm-x1.c
src/f32-vbinary/gen/vminc-wasmsimd-arm-x8.c
src/f32-vbinary/gen/vsub-minmax-wasmsimd-arm-x4.c
src/f32-vbinary/gen/vrsubc-minmax-wasmsimd-x86-x4.c
src/f32-vbinary/gen/vaddc-relu-wasmsimd-x8.c
src/f32-vbinary/gen/vmin-wasmsimd-arm-x8.c
src/f32-vbinary/gen/vdiv-minmax-wasmsimd-x86-x8.c
src/f32-vbinary/gen/vrsubc-relu-wasm-x1.c
src/f32-vbinary/gen/vmax-wasmsimd-arm-x4.c
src/f32-vbinary/gen/vmaxc-wasm-x1.c
src/f32-vbinary/gen/vsub-relu-wasm-x8.c
src/f32-vbinary/gen/vrdivc-minmax-wasm-x2.c
src/f32-vbinary/gen/vmax-wasmsimd-x86-x16.c
src/f32-vbinary/gen/vmulc-relu-wasmsimd-x16.c
src/f32-vbinary/gen/vmul-relu-wasmsimd-x16.c
src/f32-vbinary/gen/vrdivc-minmax-wasm-x8.c
src/f32-vbinary/gen/vsub-relu-wasm-x2.c
src/f32-vbinary/gen/vmulc-minmax-wasmsimd-x86-x16.c
src/f32-vbinary/gen/vadd-minmax-wasmsimd-arm-x8.c
src/f32-vbinary/gen/vmulc-wasmsimd-x16.c
src/f32-vbinary/gen/vmaxc-wasmsimd-x86-x16.c
src/f32-vbinary/gen/vrsubc-relu-wasmsimd-x8.c
src/f32-vbinary/gen/vmulc-relu-wasm-x1.c
src/f32-vbinary/gen/vmin-wasm-x1.c
src/f32-vbinary/gen/vdiv-wasmsimd-x4.c
src/f32-vbinary/gen/vminc-wasmsimd-x86-x4.c
src/f32-vbinary/gen/vrdivc-minmax-wasmsimd-x86-x16.c
src/f32-vbinary/gen/vrdivc-relu-wasm-x8.c
src/f32-vbinary/gen/vsub-minmax-wasmsimd-x86-x8.c
src/f32-vbinary/gen/vadd-relu-wasm-x2.c
src/f32-vbinary/gen/vadd-minmax-wasm-x1.c
src/f32-vbinary/gen/vrdivc-minmax-wasmsimd-x86-x4.c
src/f32-vbinary/gen/vrdivc-wasmsimd-x8.c
src/f32-vbinary/gen/vadd-relu-wasm-x8.c
src/f32-vbinary/gen/vadd-relu-wasmsimd-x4.c
src/f32-vbinary/gen/vsubc-minmax-wasmsimd-x86-x16.c
src/f32-vbinary/gen/vrsubc-wasmsimd-x16.c
src/f32-vbinary/gen/vrdivc-relu-wasm-x2.c
src/f32-vbinary/gen/vdiv-relu-wasmsimd-x4.c
src/f32-vbinary/gen/vmul-wasmsimd-x4.c
src/f32-vbinary/gen/vaddc-minmax-wasm-x8.c
src/f32-vbinary/gen/vdivc-minmax-wasmsimd-arm-x4.c
src/f32-vbinary/gen/vmul-wasmsimd-x16.c
src/f32-vbinary/gen/vaddc-minmax-wasmsimd-arm-x8.c
src/f32-vbinary/gen/vmax-wasm-x4.c
src/f32-vbinary/gen/vaddc-minmax-wasm-x2.c
src/f32-vbinary/gen/vsubc-relu-wasm-x8.c
src/f32-vbinary/gen/vsub-relu-wasmsimd-x8.c
src/f32-vbinary/gen/vdiv-relu-wasm-x1.c
src/f32-vbinary/gen/vdivc-wasmsimd-x16.c
src/f32-vbinary/gen/vsubc-relu-wasm-x2.c
src/f32-vbinary/gen/vmul-relu-wasmsimd-x8.c
src/f32-vbinary/gen/vsubc-wasmsimd-x8.c
src/f32-vbinary/gen/vadd-relu-wasmsimd-x16.c
src/f32-vbinary/gen/vsub-minmax-wasm-x2.c
src/f32-vbinary/gen/vsubc-minmax-wasm-x8.c
src/f32-vbinary/gen/vadd-wasmsimd-x8.c
src/f32-vbinary/gen/vmulc-minmax-wasmsimd-arm-x4.c
src/f32-vbinary/gen/vmul-minmax-wasmsimd-x86-x8.c
src/f32-vbinary/gen/vsub-minmax-wasm-x8.c
src/f32-vbinary/gen/vdiv-wasmsimd-x16.c
src/f32-vbinary/gen/vdivc-relu-wasm-x1.c
src/f32-vbinary/gen/vadd-minmax-wasmsimd-x86-x16.c
src/f32-vbinary/gen/vdiv-minmax-wasm-x1.c
src/f32-vbinary/gen/vsubc-minmax-wasm-x2.c
src/f32-vbinary/gen/vmulc-relu-wasmsimd-x8.c
src/f32-vbinary/gen/vaddc-wasmsimd-x8.c
src/f32-vbinary/gen/vsubc-minmax-wasmsimd-arm-x4.c
src/f32-vbinary/gen/vmaxc-wasmsimd-x86-x8.c
src/f32-vbinary/gen/vsubc-relu-wasmsimd-x4.c
src/f32-vbinary/gen/vmul-relu-wasm-x1.c
src/f32-vbinary/gen/vsub-wasmsimd-x8.c
src/f32-vbinary/gen/vmul-minmax-wasmsimd-arm-x8.c
src/f32-vbinary/gen/vrdivc-minmax-wasm-x1.c
src/f32-vbinary/gen/vmulc-minmax-wasmsimd-x86-x4.c
src/f32-vbinary/gen/vrsubc-minmax-wasm-x4.c
src/f32-vbinary/gen/vsub-relu-wasm-x1.c
src/f32-vbinary/gen/vdivc-wasmsimd-x8.c
src/f32-vbinary/gen/vmaxc-wasmsimd-arm-x8.c
src/f32-vbinary/gen/vminc-wasmsimd-arm-x16.c
src/f32-vbinary/gen/vsubc-minmax-wasmsimd-x86-x4.c
src/f32-vbinary/gen/vrsubc-relu-wasm-x8.c
src/f32-vbinary/gen/vrdivc-relu-wasmsimd-x4.c
src/f32-vbinary/gen/vadd-wasmsimd-x16.c
src/f32-vbinary/gen/vmaxc-wasm-x8.c
src/f32-vbinary/gen/vmaxc-wasm-x2.c
src/f32-vbinary/gen/vrdivc-wasmsimd-x16.c
src/f32-vbinary/gen/vrsubc-relu-wasm-x2.c
src/f32-vbinary/gen/vadd-minmax-wasm-x8.c
src/f32-vbinary/gen/vmin-wasm-x2.c
src/f32-vbinary/gen/vadd-relu-wasm-x1.c
src/f32-vbinary/gen/vrsubc-minmax-wasmsimd-arm-x16.c
src/f32-vbinary/gen/vsqrdiffc-wasmsimd-x4.c
src/f32-vbinary/gen/vdiv-relu-wasmsimd-x16.c
src/f32-vbinary/gen/vmin-wasm-x8.c
src/f32-vbinary/gen/vadd-minmax-wasm-x2.c
src/f32-vbinary/gen/vaddc-minmax-wasmsimd-x86-x8.c
src/f32-vbinary/gen/vdivc-minmax-wasmsimd-arm-x16.c
src/f32-vbinary/gen/vrdivc-relu-wasm-x1.c
src/f32-vbinary/gen/vmulc-wasmsimd-x8.c
src/f32-vbinary/gen/vdivc-minmax-wasmsimd-x86-x4.c
src/f32-vbinary/gen/vminc-wasm-x4.c
src/f32-vbinary/gen/vmulc-relu-wasm-x8.c
src/f32-vbinary/gen/vsub-wasmsimd-x16.c
src/f32-vbinary/gen/vsqrdiff-wasmsimd-x4.c
src/f32-vbinary/gen/vmulc-relu-wasm-x2.c
src/f32-vbinary/gen/vmul-minmax-wasm-x4.c
src/f32-vbinary/gen/vdiv-relu-wasm-x8.c
src/f32-vbinary/gen/vdiv-minmax-wasmsimd-arm-x16.c
src/f32-vbinary/gen/vmulc-minmax-wasm-x4.c
src/f32-vbinary/gen/vsubc-relu-wasm-x1.c
src/f32-vbinary/gen/vdiv-relu-wasm-x2.c
src/f32-vbinary/gen/vdivc-relu-wasmsimd-x8.c
src/f32-vbinary/gen/vsub-minmax-wasmsimd-arm-x8.c
src/f32-vbinary/gen/vminc-wasmsimd-arm-x4.c
src/f32-vbinary/gen/vaddc-minmax-wasm-x1.c
src/f32-vbinary/gen/vrdivc-minmax-wasmsimd-arm-x4.c
src/f32-vbinary/gen/vmul-relu-wasm-x8.c
src/f32-vbinary/gen/vrsubc-minmax-wasmsimd-arm-x4.c
src/f32-vbinary/gen/vrsubc-wasmsimd-x8.c
src/f32-vbinary/gen/vmul-minmax-wasmsimd-arm-x16.c
src/f32-vbinary/gen/vmul-relu-wasm-x2.c
src/f32-vbinary/gen/vmax-wasmsimd-x86-x4.c
src/f32-vbinary/gen/vdiv-minmax-wasmsimd-arm-x8.c
src/f32-vbinary/gen/vmin-wasmsimd-x86-x8.c
src/f32-vbinary/gen/vsub-minmax-wasm-x1.c
src/f32-vbinary/gen/vdivc-relu-wasm-x8.c
src/f32-vbinary/gen/vaddc-minmax-wasmsimd-arm-x16.c
src/f32-vbinary/gen/vdiv-minmax-wasm-x8.c
src/f32-vbinary/gen/vdivc-minmax-wasm-x4.c
src/f32-vbinary/gen/vsubc-wasmsimd-x16.c
src/f32-vbinary/gen/vdivc-relu-wasm-x2.c
src/f32-vbinary/gen/vadd-minmax-wasmsimd-x86-x8.c
src/f32-vbinary/gen/vsubc-minmax-wasm-x1.c
src/f32-vbinary/gen/vaddc-relu-wasm-x4.c
src/f32-vbinary/gen/vmin-wasmsimd-arm-x16.c
src/f32-vbinary/gen/vsub-minmax-wasmsimd-arm-x16.c
src/f32-vbinary/gen/vdiv-minmax-wasm-x2.c
src/f32-vbinary/vop-wasmsimd.c.in
src/qs8-dwconv/gen/up24x9-minmax-gemmlowp-wasmsimd-mul16.c
src/qs8-dwconv/gen/up16x9-minmax-fp32-wasmsimd-mul16.c
src/qs8-dwconv/gen/up16x25-minmax-fp32-wasmsimd-mul16.c
src/qs8-dwconv/gen/up8x9-minmax-fp32-wasmsimd-mul16.c
src/qs8-dwconv/gen/up24x25-minmax-fp32-wasmsimd-mul16.c
src/qs8-dwconv/gen/up16x9-minmax-gemmlowp-wasmsimd-mul16.c
src/qs8-dwconv/gen/up16x25-minmax-gemmlowp-wasmsimd-mul16.c
src/qs8-dwconv/gen/up24x9-minmax-fp32-wasmsimd-mul16.c
src/qs8-dwconv/gen/up8x25-minmax-fp32-wasmsimd-mul16.c
src/qs8-dwconv/gen/up24x25-minmax-gemmlowp-wasmsimd-mul16.c
src/qs8-dwconv/gen/up8x9-minmax-gemmlowp-wasmsimd-mul16.c
src/qs8-dwconv/gen/up8x25-minmax-gemmlowp-wasmsimd-mul16.c
src/qs8-dwconv/unipass-wasmsimd-mul16.c.in
src/f32-argmaxpool/9x-wasmsimd-c4.c
src/f32-argmaxpool/9p8x-wasmsimd-c4.c
src/f32-argmaxpool/4x-wasmsimd-c4.c
src/f32-vsqrt/gen/wasmsimd-sqrt-x4.c
src/f32-vsqrt/gen/wasmsimd-sqrt-x8.c
src/f32-vsqrt/wasmsimd-sqrt.c.in
src/f32-pavgpool/9x-minmax-wasm-c1.c
src/f32-pavgpool/9x-minmax-wasmsimd-x86-c4.c
src/f32-pavgpool/9x-minmax-wasmsimd-arm-c4.c
src/f32-pavgpool/9p8x-minmax-wasm-c1.c
src/f32-pavgpool/9p8x-minmax-wasmsimd-arm-c4.c
src/f32-pavgpool/9p8x-minmax-wasmsimd-x86-c4.c
src/f32-vrelu/wasm.c.in
src/f32-vrelu/wasm_shr_x1.S
src/f32-vrelu/wasmsimd.c.in
src/f32-vrelu/wasm_shr_x2.S
src/f32-vrelu/gen/vrelu-wasmsimd-x8.c
src/f32-vrelu/gen/vrelu-wasmsimd-x16.c
src/f32-vrelu/gen/vrelu-wasm-x4.c
src/f32-vrelu/gen/vrelu-wasmsimd-x4.c
src/f32-vrelu/gen/vrelu-wasm-x1.c
src/f32-vrelu/gen/vrelu-wasm-x8.c
src/f32-vrelu/gen/vrelu-wasm-x2.c
src/f32-vrelu/wasm_shr_x4.S
src/f32-igemm/wasmsimd-loadsplat.c.in
src/f32-igemm/wasmsimd-s4.c.in
src/f32-igemm/gen/5x8s4-minmax-wasmsimd-arm.c
src/f32-igemm/gen/4x4-wasm.c
src/f32-igemm/gen/1x8-minmax-wasmsimd-x86-loadsplat.c
src/f32-igemm/gen/3x8-minmax-wasmsimd-x86-splat.c
src/f32-igemm/gen/4x2c4-wasmsimd.c
src/f32-igemm/gen/4x4-relu-wasm.c
src/f32-igemm/gen/3x8-minmax-wasmsimd-arm-splat.c
src/f32-igemm/gen/4x8-minmax-wasmsimd-x86-splat.c
src/f32-igemm/gen/5x8s4-minmax-wasmsimd-x86.c
src/f32-igemm/gen/4x4-minmax-wasm.c
src/f32-igemm/gen/3x8-minmax-wasmsimd-x86-loadsplat.c
src/f32-igemm/gen/4x8-wasmsimd-splat.c
src/f32-igemm/gen/4x8-minmax-wasmsimd-arm-splat.c
src/f32-igemm/gen/1x8-minmax-wasmsimd-arm-loadsplat.c
src/f32-igemm/gen/1x8-relu-wasmsimd-splat.c
src/f32-igemm/gen/4x2-relu-wasm.c
src/f32-igemm/gen/4x2-wasm.c
src/f32-igemm/gen/5x8-relu-wasmsimd-splat.c
src/f32-igemm/gen/2x4-wasm.c
src/f32-igemm/gen/4x2c4-relu-wasmsimd.c
src/f32-igemm/gen/5x8-minmax-wasmsimd-arm-splat.c
src/f32-igemm/gen/2x4-minmax-wasm.c
src/f32-igemm/gen/5x8-minmax-wasmsimd-x86-splat.c
src/f32-igemm/gen/1x8-wasmsimd-splat.c
src/f32-igemm/gen/3x8-minmax-wasmsimd-arm-loadsplat.c
src/f32-igemm/gen/6x8-minmax-wasmsimd-arm-splat.c
src/f32-igemm/gen/4x8-minmax-wasmsimd-x86-loadsplat.c
src/f32-igemm/gen/1x8s4-minmax-wasmsimd-arm.c
src/f32-igemm/gen/5x8-minmax-wasmsimd-arm-loadsplat.c
src/f32-igemm/gen/6x8s4-minmax-wasmsimd-x86.c
src/f32-igemm/gen/6x8-minmax-wasmsimd-x86-splat.c
src/f32-igemm/gen/1x8-minmax-wasmsimd-arm-splat.c
src/f32-igemm/gen/1x8s4-minmax-wasmsimd-x86.c
src/f32-igemm/gen/1x8-minmax-wasmsimd-x86-splat.c
src/f32-igemm/gen/6x8-minmax-wasmsimd-x86-loadsplat.c
src/f32-igemm/gen/6x8s4-minmax-wasmsimd-arm.c
src/f32-igemm/gen/5x8-minmax-wasmsimd-x86-loadsplat.c
src/f32-igemm/gen/1x4-minmax-wasm.c
src/f32-igemm/gen/3x8s4-minmax-wasmsimd-arm.c
src/f32-igemm/gen/2x4-relu-wasm.c
src/f32-igemm/gen/4x8s4-minmax-wasmsimd-x86.c
src/f32-igemm/gen/4x2c4-minmax-wasmsimd-x86.c
src/f32-igemm/gen/4x8-minmax-wasmsimd-arm-loadsplat.c
src/f32-igemm/gen/5x8-wasmsimd-splat.c
src/f32-igemm/gen/1x4-wasm.c
src/f32-igemm/gen/4x8-relu-wasmsimd-splat.c
src/f32-igemm/gen/4x2-minmax-wasm.c
src/f32-igemm/gen/6x8-minmax-wasmsimd-arm-loadsplat.c
src/f32-igemm/gen/3x8s4-minmax-wasmsimd-x86.c
src/f32-igemm/gen/4x2c4-minmax-wasmsimd-arm.c
src/f32-igemm/gen/4x8s4-minmax-wasmsimd-arm.c
src/f32-igemm/gen/1x4-relu-wasm.c
src/f32-igemm/MRx2c4-wasmsimd.c.in
src/f32-igemm/wasmsimd-splat.c.in
src/f32-vsigmoid/wasmsimd-p5-div.c.in
src/f32-vsigmoid/wasmsimd-lut64-p2-div.c.in
src/f32-vsigmoid/gen/vsigmoid-wasmsimd-lut64-p2-div-x12.c
src/f32-vsigmoid/gen/vsigmoid-wasmsimd-lut64-p2-div-x16.c
src/f32-vsigmoid/gen/vsigmoid-wasmsimd-lut64-p2-div-x4.c
src/f32-vsigmoid/gen/vsigmoid-wasmsimd-lut64-p2-div-x20.c
src/f32-vsigmoid/gen/vsigmoid-wasmsimd-lut64-p2-div-x24.c
src/f32-vsigmoid/gen/vsigmoid-wasmsimd-p5-div-x4.c
src/f32-vsigmoid/gen/vsigmoid-wasmsimd-p5-div-x16.c
src/f32-vsigmoid/gen/vsigmoid-wasmsimd-p5-div-x12.c
src/f32-vsigmoid/gen/vsigmoid-wasmsimd-p5-div-x24.c
src/f32-vsigmoid/gen/vsigmoid-wasmsimd-p5-div-x20.c
src/f32-vsigmoid/gen/vsigmoid-wasmsimd-p5-div-x8.c
src/f32-vsigmoid/gen/vsigmoid-wasmsimd-lut64-p2-div-x8.c
src/f32-vclamp/wasmsimd.c.in
src/f32-vclamp/gen/vclamp-wasmsimd-arm-x4.c
src/f32-vclamp/gen/vclamp-wasmsimd-x86-x4.c
src/f32-vclamp/gen/vclamp-wasm-x4.c
src/f32-vclamp/gen/vclamp-wasm-x1.c
src/f32-vclamp/gen/vclamp-wasmsimd-arm-x8.c
src/f32-vclamp/gen/vclamp-wasm-x2.c
src/f32-vclamp/gen/vclamp-wasmsimd-x86-x8.c
src/f32-conv-hwc2chw/3x3s2p1c3x4-wasmsimd-2x2.c
src/f32-dwconv/gen/up4x4-minmax-wasmsimd-x86.c
src/f32-dwconv/gen/up8x9-minmax-wasmsimd-x86-acc2.c
src/f32-dwconv/gen/up8x9-minmax-wasmsimd-arm-acc2.c
src/f32-dwconv/gen/up1x9-wasm.c
src/f32-dwconv/gen/up1x9-wasm-acc2.c
src/f32-dwconv/gen/up1x25-minmax-wasm.c
src/f32-dwconv/gen/up4x25-minmax-wasmsimd-arm-acc2.c
src/f32-dwconv/gen/up1x9-minmax-wasm.c
src/f32-dwconv/gen/up4x25-minmax-wasmsimd-x86-acc2.c
src/f32-dwconv/gen/up4x4-wasmsimd.c
src/f32-dwconv/gen/up1x9-minmax-wasm-acc2.c
src/f32-dwconv/gen/up1x4-minmax-wasm-acc2.c
src/f32-dwconv/gen/up2x9-wasm-acc2.c
src/f32-dwconv/gen/up4x9-wasmsimd.c
src/f32-dwconv/gen/up4x4-minmax-wasmsimd-arm.c
src/f32-dwconv/gen/up2x25-minmax-wasm-acc2.c
src/f32-dwconv/gen/up2x4-wasm.c
src/f32-dwconv/gen/up8x4-minmax-wasmsimd-arm.c
src/f32-dwconv/gen/up8x25-wasmsimd.c
src/f32-dwconv/gen/up1x4-minmax-wasm.c
src/f32-dwconv/gen/up8x9-wasmsimd.c
src/f32-dwconv/gen/up8x4-minmax-wasmsimd-x86.c
src/f32-dwconv/gen/up8x4-minmax-wasmsimd-arm-acc2.c
src/f32-dwconv/gen/up8x4-minmax-wasmsimd-x86-acc2.c
src/f32-dwconv/gen/up8x4-wasmsimd.c
src/f32-dwconv/gen/up1x25-wasm.c
src/f32-dwconv/gen/up1x25-minmax-wasm-acc2.c
src/f32-dwconv/gen/up8x25-minmax-wasmsimd-x86.c
src/f32-dwconv/gen/up1x4-wasm-acc2.c
src/f32-dwconv/gen/up1x4-wasm.c
src/f32-dwconv/gen/up2x9-minmax-wasm.c
src/f32-dwconv/gen/up8x9-minmax-wasmsimd-arm.c
src/f32-dwconv/gen/up2x25-wasm-acc2.c
src/f32-dwconv/gen/up4x25-minmax-wasmsimd-x86.c
src/f32-dwconv/gen/up2x9-wasm.c
src/f32-dwconv/gen/up8x9-minmax-wasmsimd-x86.c
src/f32-dwconv/gen/up4x25-minmax-wasmsimd-arm.c
src/f32-dwconv/gen/up4x4-minmax-wasmsimd-arm-acc2.c
src/f32-dwconv/gen/up4x4-minmax-wasmsimd-x86-acc2.c
src/f32-dwconv/gen/up2x25-wasm.c
src/f32-dwconv/gen/up8x25-minmax-wasmsimd-arm.c
src/f32-dwconv/gen/up2x4-wasm-acc2.c
src/f32-dwconv/gen/up2x25-minmax-wasm.c
src/f32-dwconv/gen/up4x9-minmax-wasmsimd-x86-acc2.c
src/f32-dwconv/gen/up4x9-minmax-wasmsimd-arm-acc2.c
src/f32-dwconv/gen/up2x4-minmax-wasm.c
src/f32-dwconv/gen/up8x25-minmax-wasmsimd-arm-acc2.c
src/f32-dwconv/gen/up8x25-minmax-wasmsimd-x86-acc2.c
src/f32-dwconv/gen/up4x9-minmax-wasmsimd-x86.c
src/f32-dwconv/gen/up1x25-wasm-acc2.c
src/f32-dwconv/gen/up2x9-minmax-wasm-acc2.c
src/f32-dwconv/gen/up2x4-minmax-wasm-acc2.c
src/f32-dwconv/gen/up4x9-minmax-wasmsimd-arm.c
src/f32-dwconv/gen/up4x25-wasmsimd.c
src/f32-dwconv/up-wasmsimd.c.in
