# Basys3Verilog

This chapter is excluded due to simulation based tasks. All information given on the page is sufficient to understand what is glitch and when it occurs.
