#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28331e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2802320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x28096b0 .functor NOT 1, L_0x285f380, C4<0>, C4<0>, C4<0>;
L_0x285f160 .functor XOR 2, L_0x285f020, L_0x285f0c0, C4<00>, C4<00>;
L_0x285f270 .functor XOR 2, L_0x285f160, L_0x285f1d0, C4<00>, C4<00>;
v0x285baa0_0 .net *"_ivl_10", 1 0, L_0x285f1d0;  1 drivers
v0x285bba0_0 .net *"_ivl_12", 1 0, L_0x285f270;  1 drivers
v0x285bc80_0 .net *"_ivl_2", 1 0, L_0x285ef80;  1 drivers
v0x285bd40_0 .net *"_ivl_4", 1 0, L_0x285f020;  1 drivers
v0x285be20_0 .net *"_ivl_6", 1 0, L_0x285f0c0;  1 drivers
v0x285bf50_0 .net *"_ivl_8", 1 0, L_0x285f160;  1 drivers
v0x285c030_0 .net "a", 0 0, v0x2859a40_0;  1 drivers
v0x285c0d0_0 .net "b", 0 0, v0x2859ae0_0;  1 drivers
v0x285c170_0 .net "c", 0 0, v0x2859b80_0;  1 drivers
v0x285c210_0 .var "clk", 0 0;
v0x285c2b0_0 .net "d", 0 0, v0x2859cc0_0;  1 drivers
v0x285c350_0 .net "out_pos_dut", 0 0, L_0x285edb0;  1 drivers
v0x285c3f0_0 .net "out_pos_ref", 0 0, L_0x285da30;  1 drivers
v0x285c490_0 .net "out_sop_dut", 0 0, L_0x285e2b0;  1 drivers
v0x285c530_0 .net "out_sop_ref", 0 0, L_0x28346f0;  1 drivers
v0x285c5d0_0 .var/2u "stats1", 223 0;
v0x285c670_0 .var/2u "strobe", 0 0;
v0x285c820_0 .net "tb_match", 0 0, L_0x285f380;  1 drivers
v0x285c8f0_0 .net "tb_mismatch", 0 0, L_0x28096b0;  1 drivers
v0x285c990_0 .net "wavedrom_enable", 0 0, v0x2859f90_0;  1 drivers
v0x285ca60_0 .net "wavedrom_title", 511 0, v0x285a030_0;  1 drivers
L_0x285ef80 .concat [ 1 1 0 0], L_0x285da30, L_0x28346f0;
L_0x285f020 .concat [ 1 1 0 0], L_0x285da30, L_0x28346f0;
L_0x285f0c0 .concat [ 1 1 0 0], L_0x285edb0, L_0x285e2b0;
L_0x285f1d0 .concat [ 1 1 0 0], L_0x285da30, L_0x28346f0;
L_0x285f380 .cmp/eeq 2, L_0x285ef80, L_0x285f270;
S_0x28063e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2802320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2809a90 .functor AND 1, v0x2859b80_0, v0x2859cc0_0, C4<1>, C4<1>;
L_0x2809e70 .functor NOT 1, v0x2859a40_0, C4<0>, C4<0>, C4<0>;
L_0x280a250 .functor NOT 1, v0x2859ae0_0, C4<0>, C4<0>, C4<0>;
L_0x280a4d0 .functor AND 1, L_0x2809e70, L_0x280a250, C4<1>, C4<1>;
L_0x28212b0 .functor AND 1, L_0x280a4d0, v0x2859b80_0, C4<1>, C4<1>;
L_0x28346f0 .functor OR 1, L_0x2809a90, L_0x28212b0, C4<0>, C4<0>;
L_0x285ceb0 .functor NOT 1, v0x2859ae0_0, C4<0>, C4<0>, C4<0>;
L_0x285cf20 .functor OR 1, L_0x285ceb0, v0x2859cc0_0, C4<0>, C4<0>;
L_0x285d030 .functor AND 1, v0x2859b80_0, L_0x285cf20, C4<1>, C4<1>;
L_0x285d0f0 .functor NOT 1, v0x2859a40_0, C4<0>, C4<0>, C4<0>;
L_0x285d1c0 .functor OR 1, L_0x285d0f0, v0x2859ae0_0, C4<0>, C4<0>;
L_0x285d230 .functor AND 1, L_0x285d030, L_0x285d1c0, C4<1>, C4<1>;
L_0x285d3b0 .functor NOT 1, v0x2859ae0_0, C4<0>, C4<0>, C4<0>;
L_0x285d420 .functor OR 1, L_0x285d3b0, v0x2859cc0_0, C4<0>, C4<0>;
L_0x285d340 .functor AND 1, v0x2859b80_0, L_0x285d420, C4<1>, C4<1>;
L_0x285d5b0 .functor NOT 1, v0x2859a40_0, C4<0>, C4<0>, C4<0>;
L_0x285d6b0 .functor OR 1, L_0x285d5b0, v0x2859cc0_0, C4<0>, C4<0>;
L_0x285d770 .functor AND 1, L_0x285d340, L_0x285d6b0, C4<1>, C4<1>;
L_0x285d920 .functor XNOR 1, L_0x285d230, L_0x285d770, C4<0>, C4<0>;
v0x2808fe0_0 .net *"_ivl_0", 0 0, L_0x2809a90;  1 drivers
v0x28093e0_0 .net *"_ivl_12", 0 0, L_0x285ceb0;  1 drivers
v0x28097c0_0 .net *"_ivl_14", 0 0, L_0x285cf20;  1 drivers
v0x2809ba0_0 .net *"_ivl_16", 0 0, L_0x285d030;  1 drivers
v0x2809f80_0 .net *"_ivl_18", 0 0, L_0x285d0f0;  1 drivers
v0x280a360_0 .net *"_ivl_2", 0 0, L_0x2809e70;  1 drivers
v0x280a5e0_0 .net *"_ivl_20", 0 0, L_0x285d1c0;  1 drivers
v0x2857fb0_0 .net *"_ivl_24", 0 0, L_0x285d3b0;  1 drivers
v0x2858090_0 .net *"_ivl_26", 0 0, L_0x285d420;  1 drivers
v0x2858170_0 .net *"_ivl_28", 0 0, L_0x285d340;  1 drivers
v0x2858250_0 .net *"_ivl_30", 0 0, L_0x285d5b0;  1 drivers
v0x2858330_0 .net *"_ivl_32", 0 0, L_0x285d6b0;  1 drivers
v0x2858410_0 .net *"_ivl_36", 0 0, L_0x285d920;  1 drivers
L_0x7fc4dd121018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28584d0_0 .net *"_ivl_38", 0 0, L_0x7fc4dd121018;  1 drivers
v0x28585b0_0 .net *"_ivl_4", 0 0, L_0x280a250;  1 drivers
v0x2858690_0 .net *"_ivl_6", 0 0, L_0x280a4d0;  1 drivers
v0x2858770_0 .net *"_ivl_8", 0 0, L_0x28212b0;  1 drivers
v0x2858850_0 .net "a", 0 0, v0x2859a40_0;  alias, 1 drivers
v0x2858910_0 .net "b", 0 0, v0x2859ae0_0;  alias, 1 drivers
v0x28589d0_0 .net "c", 0 0, v0x2859b80_0;  alias, 1 drivers
v0x2858a90_0 .net "d", 0 0, v0x2859cc0_0;  alias, 1 drivers
v0x2858b50_0 .net "out_pos", 0 0, L_0x285da30;  alias, 1 drivers
v0x2858c10_0 .net "out_sop", 0 0, L_0x28346f0;  alias, 1 drivers
v0x2858cd0_0 .net "pos0", 0 0, L_0x285d230;  1 drivers
v0x2858d90_0 .net "pos1", 0 0, L_0x285d770;  1 drivers
L_0x285da30 .functor MUXZ 1, L_0x7fc4dd121018, L_0x285d230, L_0x285d920, C4<>;
S_0x2858f10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2802320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2859a40_0 .var "a", 0 0;
v0x2859ae0_0 .var "b", 0 0;
v0x2859b80_0 .var "c", 0 0;
v0x2859c20_0 .net "clk", 0 0, v0x285c210_0;  1 drivers
v0x2859cc0_0 .var "d", 0 0;
v0x2859db0_0 .var/2u "fail", 0 0;
v0x2859e50_0 .var/2u "fail1", 0 0;
v0x2859ef0_0 .net "tb_match", 0 0, L_0x285f380;  alias, 1 drivers
v0x2859f90_0 .var "wavedrom_enable", 0 0;
v0x285a030_0 .var "wavedrom_title", 511 0;
E_0x2814d40/0 .event negedge, v0x2859c20_0;
E_0x2814d40/1 .event posedge, v0x2859c20_0;
E_0x2814d40 .event/or E_0x2814d40/0, E_0x2814d40/1;
S_0x2859240 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2858f10;
 .timescale -12 -12;
v0x2859480_0 .var/2s "i", 31 0;
E_0x2814be0 .event posedge, v0x2859c20_0;
S_0x2859580 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2858f10;
 .timescale -12 -12;
v0x2859780_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2859860 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2858f10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x285a210 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2802320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x285dbe0 .functor AND 1, v0x2859b80_0, v0x2859cc0_0, C4<1>, C4<1>;
L_0x285e0e0 .functor AND 1, L_0x285de90, L_0x285df30, C4<1>, C4<1>;
L_0x285e1f0 .functor AND 1, L_0x285e0e0, v0x2859b80_0, C4<1>, C4<1>;
L_0x285e2b0 .functor OR 1, L_0x285dbe0, L_0x285e1f0, C4<0>, C4<0>;
L_0x285e4b0 .functor OR 1, L_0x285e410, v0x2859cc0_0, C4<0>, C4<0>;
L_0x285e570 .functor AND 1, v0x2859b80_0, L_0x285e4b0, C4<1>, C4<1>;
L_0x285e850 .functor AND 1, L_0x285e670, v0x2859ae0_0, C4<1>, C4<1>;
L_0x285e910 .functor OR 1, L_0x285e570, L_0x285e850, C4<0>, C4<0>;
L_0x285eb10 .functor OR 1, L_0x285ea70, v0x2859cc0_0, C4<0>, C4<0>;
L_0x285ebd0 .functor AND 1, v0x2859b80_0, L_0x285eb10, C4<1>, C4<1>;
L_0x285ecf0 .functor XNOR 1, L_0x285e910, L_0x285ebd0, C4<0>, C4<0>;
v0x285a3d0_0 .net *"_ivl_0", 0 0, L_0x285dbe0;  1 drivers
v0x285a4b0_0 .net *"_ivl_13", 0 0, L_0x285e410;  1 drivers
v0x285a570_0 .net *"_ivl_14", 0 0, L_0x285e4b0;  1 drivers
v0x285a660_0 .net *"_ivl_16", 0 0, L_0x285e570;  1 drivers
v0x285a740_0 .net *"_ivl_19", 0 0, L_0x285e670;  1 drivers
v0x285a850_0 .net *"_ivl_20", 0 0, L_0x285e850;  1 drivers
v0x285a930_0 .net *"_ivl_25", 0 0, L_0x285ea70;  1 drivers
v0x285a9f0_0 .net *"_ivl_26", 0 0, L_0x285eb10;  1 drivers
v0x285aad0_0 .net *"_ivl_3", 0 0, L_0x285de90;  1 drivers
v0x285ac20_0 .net *"_ivl_30", 0 0, L_0x285ecf0;  1 drivers
L_0x7fc4dd121060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x285ace0_0 .net *"_ivl_32", 0 0, L_0x7fc4dd121060;  1 drivers
v0x285adc0_0 .net *"_ivl_5", 0 0, L_0x285df30;  1 drivers
v0x285ae80_0 .net *"_ivl_6", 0 0, L_0x285e0e0;  1 drivers
v0x285af60_0 .net *"_ivl_8", 0 0, L_0x285e1f0;  1 drivers
v0x285b040_0 .net "a", 0 0, v0x2859a40_0;  alias, 1 drivers
v0x285b0e0_0 .net "b", 0 0, v0x2859ae0_0;  alias, 1 drivers
v0x285b1d0_0 .net "c", 0 0, v0x2859b80_0;  alias, 1 drivers
v0x285b3d0_0 .net "d", 0 0, v0x2859cc0_0;  alias, 1 drivers
v0x285b4c0_0 .net "out_pos", 0 0, L_0x285edb0;  alias, 1 drivers
v0x285b580_0 .net "out_sop", 0 0, L_0x285e2b0;  alias, 1 drivers
v0x285b640_0 .net "pos0", 0 0, L_0x285e910;  1 drivers
v0x285b700_0 .net "pos1", 0 0, L_0x285ebd0;  1 drivers
L_0x285de90 .reduce/nor v0x2859a40_0;
L_0x285df30 .reduce/nor v0x2859ae0_0;
L_0x285e410 .reduce/nor v0x2859ae0_0;
L_0x285e670 .reduce/nor v0x2859a40_0;
L_0x285ea70 .reduce/nor v0x2859a40_0;
L_0x285edb0 .functor MUXZ 1, L_0x7fc4dd121060, L_0x285e910, L_0x285ecf0, C4<>;
S_0x285b880 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2802320;
 .timescale -12 -12;
E_0x27fe9f0 .event anyedge, v0x285c670_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x285c670_0;
    %nor/r;
    %assign/vec4 v0x285c670_0, 0;
    %wait E_0x27fe9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2858f10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2859db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2859e50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2858f10;
T_4 ;
    %wait E_0x2814d40;
    %load/vec4 v0x2859ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2859db0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2858f10;
T_5 ;
    %wait E_0x2814be0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2859cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859ae0_0, 0;
    %assign/vec4 v0x2859a40_0, 0;
    %wait E_0x2814be0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2859cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859ae0_0, 0;
    %assign/vec4 v0x2859a40_0, 0;
    %wait E_0x2814be0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2859cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859ae0_0, 0;
    %assign/vec4 v0x2859a40_0, 0;
    %wait E_0x2814be0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2859cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859ae0_0, 0;
    %assign/vec4 v0x2859a40_0, 0;
    %wait E_0x2814be0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2859cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859ae0_0, 0;
    %assign/vec4 v0x2859a40_0, 0;
    %wait E_0x2814be0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2859cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859ae0_0, 0;
    %assign/vec4 v0x2859a40_0, 0;
    %wait E_0x2814be0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2859cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859ae0_0, 0;
    %assign/vec4 v0x2859a40_0, 0;
    %wait E_0x2814be0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2859cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859ae0_0, 0;
    %assign/vec4 v0x2859a40_0, 0;
    %wait E_0x2814be0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2859cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859ae0_0, 0;
    %assign/vec4 v0x2859a40_0, 0;
    %wait E_0x2814be0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2859cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859ae0_0, 0;
    %assign/vec4 v0x2859a40_0, 0;
    %wait E_0x2814be0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2859cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859ae0_0, 0;
    %assign/vec4 v0x2859a40_0, 0;
    %wait E_0x2814be0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2859cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859ae0_0, 0;
    %assign/vec4 v0x2859a40_0, 0;
    %wait E_0x2814be0;
    %load/vec4 v0x2859db0_0;
    %store/vec4 v0x2859e50_0, 0, 1;
    %fork t_1, S_0x2859240;
    %jmp t_0;
    .scope S_0x2859240;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2859480_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2859480_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2814be0;
    %load/vec4 v0x2859480_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2859cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859ae0_0, 0;
    %assign/vec4 v0x2859a40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2859480_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2859480_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2858f10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2814d40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2859cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859ae0_0, 0;
    %assign/vec4 v0x2859a40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2859db0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2859e50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2802320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285c210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285c670_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2802320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x285c210_0;
    %inv;
    %store/vec4 v0x285c210_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2802320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2859c20_0, v0x285c8f0_0, v0x285c030_0, v0x285c0d0_0, v0x285c170_0, v0x285c2b0_0, v0x285c530_0, v0x285c490_0, v0x285c3f0_0, v0x285c350_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2802320;
T_9 ;
    %load/vec4 v0x285c5d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x285c5d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x285c5d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x285c5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x285c5d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x285c5d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x285c5d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x285c5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x285c5d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x285c5d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2802320;
T_10 ;
    %wait E_0x2814d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x285c5d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x285c5d0_0, 4, 32;
    %load/vec4 v0x285c820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x285c5d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x285c5d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x285c5d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x285c5d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x285c530_0;
    %load/vec4 v0x285c530_0;
    %load/vec4 v0x285c490_0;
    %xor;
    %load/vec4 v0x285c530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x285c5d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x285c5d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x285c5d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x285c5d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x285c3f0_0;
    %load/vec4 v0x285c3f0_0;
    %load/vec4 v0x285c350_0;
    %xor;
    %load/vec4 v0x285c3f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x285c5d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x285c5d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x285c5d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x285c5d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/ece241_2013_q2/iter0/response7/top_module.sv";
