---
layout: default
title: "1.6 çµ±åˆãƒ¡ãƒ¢ãƒªï¼šHBMï¼‹FeRAMã«ã‚ˆã‚‹ãƒ¢ãƒã‚¤ãƒ«ã‚¨ãƒƒã‚¸AI"
---

---

# 1.6 çµ±åˆãƒ¡ãƒ¢ãƒªï¼šHBMï¼‹FeRAMã«ã‚ˆã‚‹ãƒ¢ãƒã‚¤ãƒ«ã‚¨ãƒƒã‚¸AI

---

ç¾åœ¨ã€ãƒ¢ãƒã‚¤ãƒ«ã‚¨ãƒƒã‚¸AIå‘ã‘ãƒ¡ãƒ¢ãƒªã¨ã—ã¦ **HBM** ã®æ¡ç”¨ãŒæ¤œè¨ã•ã‚Œã¦ã„ã‚‹ã€‚  
æˆ‘ã€…ã¯ **FeRAM** ã‚’å®Ÿè£…ã—ã€ä¸æ®ç™ºæ©Ÿèƒ½ã‚’ä»˜ä¸ã™ã‚‹ã“ã¨ã§ã€ä½å¾…æ©Ÿé›»åŠ›ã¨ **ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ãƒˆãƒ¬ã‚¸ãƒ¥ãƒ¼ãƒ ï¼ˆé›»æºæ–­å¾Œã‚‚çŠ¶æ…‹ã‚’ä¿æŒã—ã€å³æ™‚å¾©å¸°ï¼ç¬æ™‚å†é–‹ã§ãã‚‹æ©Ÿèƒ½ï¼‰** ã‚’å®Ÿç¾ã—ã€ãƒ¢ãƒã‚¤ãƒ«ã‚¨ãƒƒã‚¸AIã®å¯èƒ½æ€§ã‚’ã•ã‚‰ã«åºƒã’ã‚‹ã€‚  
*HBM is now being considered for memory in mobile edge AI systems. By implementing FeRAM to add non-volatility, we enable low standby power and instant resume (the ability to retain state across power-off and resume instantly), thereby broadening the potential of mobile edge AI.*

å°†æ¥çš„ã«ã¯ **HBMï¼‹FeFET** ãŒã‚¢ãƒ‰ãƒãƒ³ã‚¹ãƒˆè§£ã¨ã—ã¦æœŸå¾…ã•ã‚Œã‚‹ã€‚  
ã¾ãŸã€å¤§å®¹é‡ãƒ¢ãƒ‡ãƒ«ã‚„ãƒ­ã‚°ç”¨é€”ãŒå¿…é ˆã®å ´åˆã«ã¯ã€**3D NAND ã‚’ã‚¹ãƒˆãƒ¬ãƒ¼ã‚¸å±¤ã¨ã—ã¦ã‚ªãƒ—ã‚·ãƒ§ãƒ³çš„ã«è¿½åŠ **ã§ãã‚‹ã€‚  
*In the future, HBMï¼‹FeFET is expected to become the advanced solution. In addition, when large model storage or log retention is required, 3D NAND can be added as an optional storage tier.*

---

## ğŸ¯ 1.6.1 ç›®æ¨™ã¨åˆ¶ç´„ / Goals & Constraints

- **ç›®æ¨™**: å¸¯åŸŸç¢ºä¿ãƒ»ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·å®‰å®šåŒ–ãƒ»ä½å¾…æ©Ÿé›»åŠ›ãƒ»ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ãƒˆãƒ¬ã‚¸ãƒ¥ãƒ¼ãƒ   
*Goals: secure bandwidth, stabilize latency, minimize standby power, enable instant resume.*  

- **åˆ¶ç´„**: å®Ÿè£…é¢ç©ãƒ»BOMã‚³ã‚¹ãƒˆãƒ»ç†±è¨­è¨ˆãƒ»FeRAMè€ä¹…æ€§  
*Constraints: die area, BOM, thermal design, endurance.*  

---

## ğŸ—ï¸ 1.6.2 ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ / Architecture

- **HBM** = é«˜å¸¯åŸŸãƒ¯ãƒ¼ã‚­ãƒ³ã‚°ã‚»ãƒƒãƒˆ  
*HBM = high-bandwidth working set*  

- **FeRAM** = ãƒã‚§ãƒƒã‚¯ãƒã‚¤ãƒ³ãƒˆï¼ãƒ¡ã‚¿ãƒ‡ãƒ¼ã‚¿ï¼ä½é »åº¦ãƒ‡ãƒ¼ã‚¿ç”¨ã®ä¸æ®ç™ºå±¤  
*FeRAM = persistent tier for checkpoints, metadata, and low-update data*  

- **çµ±åˆ** = ã‚³ãƒ³ãƒˆãƒ­ãƒ¼ãƒ©ï¼‹ãƒãƒªã‚·ãƒ¼ã‚¨ãƒ³ã‚¸ãƒ³ã«ã‚ˆã‚‹éšå±¤ç®¡ç†  
*Integration = managed by controller and policy engine*  

```mermaid
flowchart TD
  CPU["ğŸ–¥ï¸ CPU / Accelerator"]
  HBM["âš¡ HBM: high-bandwidth working set"]
  NV["ğŸ’¾ FeRAM: persistent tier (ckpt / metadata)"]

  CPU --> HBM
  HBM <---> NV
  note1{{Policy Engine<br/>tiering / ckpt / telemetry}}
  NV -. metrics .-> note1
  HBM -. metrics .-> note1
```

---

## âš™ï¸ 1.6.3 ãƒãƒªã‚·ãƒ¼è¨­è¨ˆ / Policy Design

ãƒ‡ãƒ¼ã‚¿ã‚’ **Hot / Warm / Cold** ã«åˆ†é¡ã—ã€ã‚¢ã‚¯ã‚»ã‚¹é »åº¦ã«å¿œã˜ã¦éšå±¤é…ç½®ã™ã‚‹ã€‚  
*Data is categorized into Hot / Warm / Cold, and placed across tiers according to access frequency.*  

- ğŸ”¥ **Tiering**: Hot=HBMã€Warm/Cold=FeRAM  
*Tiering: hotâ†’HBM; warm/coldâ†’FeRAM*  

- â±ï¸ **Checkpoint**: é–“éš” $T_{\mathrm{ckpt}}$ ã‚’è¨­å®šã€å·®åˆ†æ›¸è¾¼ã¿å„ªå…ˆ  
*Checkpoint: choose $T_{\mathrm{ckpt}}$ from resume targets; prefer delta writes*  

- â™»ï¸ **Refreshé€£æº**: FeRAMä¿è­·é ˜åŸŸã®HBMãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥æŠ‘åˆ¶  
*Refresh coupling: reduce HBM refresh for FeRAM-backed cold regions*  

- ğŸ›¡ï¸ **Wearç®¡ç†**: æ›¸è¾¼ã¿åˆ¶å¾¡ãƒ»ã‚¦ã‚§ã‚¢ãƒ¬ãƒ™ãƒªãƒ³ã‚°ãƒ»ECC  
*Wear: throttle writes, wear-leveling, ECC*  

- ğŸ“¡ **ãƒ†ãƒ¬ãƒ¡ãƒˆãƒª**: å¸¯åŸŸ/é…å»¶/æ›¸è¾¼ã¿/æ¸©åº¦ã‚’å¸¸æ™‚åé›†  
*Telemetry: continuously collect bandwidth, latency, writes, and temperature*  

---

## ğŸ“ 1.6.4 ã‚µã‚¤ã‚¸ãƒ³ã‚°æŒ‡é‡ / Sizing Guidelines

| é …ç›® / Item | æŒ‡é‡ / Guideline | è£œè¶³ / Note |
|-------------|------------------|-------------|
| **HBMå¸¯åŸŸ** | $B_{\mathrm{HBM}} \ge \text{p95å¸¯åŸŸ}$ï¼ˆä½™è£•1.1â€“1.3ï¼‰ | *p95 = 95th percentile, covering almost all accesses* |
| **FeRAMå®¹é‡** | $C_{\mathrm{Fe}} \ge C_{\mathrm{ckpt}} + C_{\mathrm{meta}} + C_{\mathrm{cold}}$ ï¼ˆ+20%ä½™è£•æ¨å¥¨ï¼‰ | *ckpt=checkpoint, meta=metadata* |
| **Checkpointé–“éš”** | $T_{\mathrm{ckpt}} \approx \tfrac{C_{\mathrm{ckpt}}}{W_{\mathrm{Fe}}/k}$ | *$k$ = compression/delta factor* |
| **è€ä¹…ãƒã‚§ãƒƒã‚¯** | å¹´é–“æ›¸æ› $N_{\mathrm{year}}$ ãŒ 10Â¹Â²â€“10Â¹Â³ å†…ã«åã¾ã‚‹ã“ã¨ | *FeRAM endurance check* |

ï¼ˆè£œè¶³: **HBMå¸¯åŸŸ** = ãƒã‚¹å¹…Ã—è»¢é€ãƒ¬ãƒ¼ãƒˆÃ—ã‚¹ã‚¿ãƒƒã‚¯æ•°ã€‚HBM2 â‰ˆ 256â€“410 GB/s, HBM3 â‰ˆ 819 GB/s, HBM3E â‰ˆ 1.2 TB/sï¼‰  
*Note: HBM bandwidth = bus width Ã— transfer rate Ã— stack count. HBM2 â‰ˆ 256â€“410 GB/s, HBM3 â‰ˆ 819 GB/s, HBM3E â‰ˆ 1.2 TB/s (per stack).*  

---

## ğŸ› ï¸ 1.6.5 å®Ÿè£…ãƒãƒ¼ãƒˆ / Implementation Notes

- ğŸ“¦ **ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸**: CPU/HBM/FeRAM ã‚’ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶çµ±åˆ â†’ åºƒå¸¯åŸŸãƒ»ä½ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·  
*Package: CPU/HBM/FeRAM are integrated on a silicon interposer â†’ wide bandwidth, low latency*  

- ğŸ”Œ **ã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹**: HBM=åºƒå¸¯åŸŸI/Fã€FeRAM=NVMãƒã‚¹ç›´çµ  
*Interface: HBM = wide parallel I/F; FeRAM = direct NVM bus connection*  

- ğŸ§© **CPUè¨­è¨ˆçµ±åˆ**: **SystemDK** ã«ã‚ˆã‚‹ãƒˆãƒƒãƒ—ãƒ€ã‚¦ãƒ³è¨­è¨ˆã§ä¸€è²«æœ€é©åŒ–  
*CPU design integration via SystemDK top-down approach*  

- ğŸ”’ **ä¿¡é ¼æ€§**: ECC, ãƒªãƒ†ãƒ³ã‚·ãƒ§ãƒ³ç›£è¦–, æ¸©åº¦ã‚¬ãƒ¼ãƒ‰, ã‚¹ã‚¯ãƒ©ãƒ–  
*Reliability: ECC, retention monitors, thermal guard, scrubbing*  

- ğŸ”‘ **ã‚»ã‚­ãƒ¥ãƒªãƒ†ã‚£**: ãƒã‚§ãƒƒã‚¯ãƒã‚¤ãƒ³ãƒˆæš—å·åŒ–ï¼‹æ”¹ã–ã‚“æ¤œçŸ¥  
*Security: checkpoint encryption and tamper detection*  

---

## ğŸ“Š 1.6.6 è©•ä¾¡è¨ˆç”» / Evaluation Plan

ä»£è¡¨ãƒ¯ãƒ¼ã‚¯ãƒ­ãƒ¼ãƒ‰ã§ (å¸¯åŸŸ, p95é…å»¶, å¾…æ©Ÿé›»åŠ›, ãƒ¬ã‚¸ãƒ¥ãƒ¼ãƒ æ™‚é–“, å¹´é–“æ›¸æ›æ•°) ã‚’æ¸¬å®šã—ã€å°å…¥å‰å¾Œã‚’æ¯”è¼ƒã™ã‚‹ã€‚  
*Measure bandwidth, p95 latency, standby power, resume time, and annual writes under workloads; compare against baseline.*  

---

## ğŸš€ 1.6.7 å°†æ¥å±•é–‹ / Path to HBMï¼‹FeFET

åŒã˜ãƒãƒªã‚·ãƒ¼ã§FeFETã«ç½®æ›å¯èƒ½ã€‚éç ´å£Šãƒªãƒ¼ãƒ‰ãƒ»é«˜å¯†åº¦ã®åˆ©ç‚¹ã‚’æ´»ã‹ã—ã€æ¤œè¨¼æœŸé–“çŸ­ç¸®ã€‚  
*FeFET can be swapped in under the same policy. Non-destructive read and high density reduce validation cost.*  

---

## ğŸ§­ 1.6.8 SystemDKã«ã‚ˆã‚‹çµ±åˆè¨­è¨ˆ / SystemDK-based Integration

CPU/ã‚¢ã‚¯ã‚»ãƒ©ãƒ¬ãƒ¼ã‚¿ã€HBMã€FeRAMã‚’å«ã‚€ãƒ¡ãƒ¢ãƒªéšå±¤ã®è¨­è¨ˆã¯ã€**SystemDK** ã«ã‚ˆã‚‹ãƒˆãƒƒãƒ—ãƒ€ã‚¦ãƒ³è¨­è¨ˆã§çµ±åˆã•ã‚Œã‚‹ã€‚  
*Design of memory hierarchy (CPU, HBM, FeRAM) is integrated via SystemDK in a top-down manner.*  

- ğŸ–¥ï¸ **å…¨ä½“ã‚¢ãƒ¼ã‚­**: CPUâ€“HBMâ€“FeRAMâ€“NAND éšå±¤  
*System architecture: CPUâ€“HBMâ€“FeRAMâ€“NAND*  

- ğŸ”Œ **I/Fä»•æ§˜**: å¸¯åŸŸãƒ»ãƒã‚¹å¹…ãƒ»ã‚¯ãƒ­ãƒƒã‚¯ãƒ‰ãƒ¡ã‚¤ãƒ³  
*Interface specs: bandwidth, bus width, clock domains*  

- ğŸ“¦ **ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸çµ±åˆ**: ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ãƒ»ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆé…ç½®  
*Package integration: interposer, chiplet placement*  

- ğŸ› ï¸ **OS/ãƒŸãƒ‰ãƒ«ã‚¦ã‚§ã‚¢**: ckptç®¡ç†ãƒ»é›»åŠ›åˆ¶å¾¡ãƒ»ã‚»ã‚­ãƒ¥ãƒªãƒ†ã‚£  
*OS/middleware: checkpoint management, power, security*  

```mermaid
flowchart TB
    subgraph Interposer["ğŸ§© Silicon Interposer"]
        CPU["CPU / Accelerator"]
        HBM["HBM Stacks"]
        FeRAM["FeRAM Chiplet / NVM Layer"]
    end

    SystemDK["SystemDK Top-down Design & Control"]

    SystemDK --> CPU
    SystemDK --> HBM
    SystemDK --> FeRAM

    note1["Defines: Architecture, Interfaces, Package, OS policies"]
    SystemDK -.-> note1
```
---

## é–¢é€£æ–‡æ›¸ / Related Documents

ğŸ“˜ **VSRAMã‚¢ãƒ¼ã‚«ã‚¤ãƒ– (2001)**  
2001å¹´ã«é‡ç”£ã•ã‚ŒãŸ **ã‚¨ãƒ—ã‚½ãƒ³è£½ãƒ¢ãƒã‚¤ãƒ«ç”¨ç–‘ä¼¼SRAMï¼ˆVSRAMï¼‰** ãŒã€  
ã‚·ãƒ£ãƒ¼ãƒ—è£½ Flash ã¨çµ„ã¿åˆã‚ã›ã‚‰ã‚Œã‚‹ã“ã¨ã§ã€ä¸–ç•Œåˆã® **ã‚«ãƒ¡ãƒ©ä»˜ãæºå¸¯é›»è©±** ãŒå®Ÿç¾ã—ãŸè¨˜éŒ²ã§ã™ã€‚  
*This is a record of Epsonâ€™s pseudo-SRAM (VSRAM) for mobile devices, mass-produced in 2001,  
which enabled the worldâ€™s first camera-equipped mobile phone in combination with Sharpâ€™s Flash.*  

ğŸ‘‰ [ã“ã¡ã‚‰ã‹ã‚‰å‚ç…§ / Access here](https://samizo-aitl.github.io/Edusemi-Plus/archive/in2001/VSRAM_2001/)

ğŸ’¾ **Hybrid Memory (HBM+FeRAM)**  
HBMã¯é«˜å¸¯åŸŸãƒ»å¤§å®¹é‡ã‚’æä¾›ã—ã€FeRAMã¯ä¸æ®ç™ºãƒ»ä½é›»åŠ›ãƒ»ç¬æ™‚å¾©å¸°ã‚’è£œå®Œã€‚  
*HBM provides high bandwidth and capacity, while FeRAM complements with non-volatility,  
low standby power, and instant resume.*  

**SystemDK** ã«ã‚ˆã‚‹ãƒˆãƒƒãƒ—ãƒ€ã‚¦ãƒ³å”èª¿è¨­è¨ˆï¼ˆãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆï¼ã‚³ãƒ³ãƒˆãƒ­ãƒ¼ãƒ©ï¼OSï¼‰ã§ã€  
ã‚¹ã‚¿ãƒ³ãƒã‚¤é›»åŠ›ã¨å†èµ·å‹•æ™‚é–“ã‚’å‰Šæ¸›ã™ã‚‹ãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰æ§‹æˆã‚’æ¤œè¨ãƒ»æ•™æåŒ–ã€‚  
*Using **SystemDK** top-down co-design (chiplets / controllers / OS),  
we explore and document hybrid memory architectures that reduce standby power and reboot time.*  

[ğŸ“„ HBM+FeRAM Chiplet Integration (PDF)](./HBM_FeRAM_Chiplet_MobileEdgeAI.pdf)
