`timescale 1ns / 1ps

module riscv (
    input clk
);

    // Program Counter (PC)
    reg [31:0] PC = 0;
    
    // Fetch Stage
    

endmodule
