<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Compile Report</h1>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)</p>
        <p>Date: Mon May 15 12:57:52 2023
</p>
        <h2>Device Selection</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Family</td>
                <td>PolarFireSoC</td>
            </tr>
            <tr>
                <td>Device</td>
                <td>MPFS250T_ES</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCVG484</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Core Voltage</td>
                <td>1.05V</td>
            </tr>
            <tr>
                <td>Part Range</td>
                <td>EXT</td>
            </tr>
            <tr>
                <td>Default I/O technology</td>
                <td>LVCMOS 1.8V</td>
            </tr>
            <tr>
                <td>FPGA Hardware Breakpoint Auto Instantation</td>
                <td>Off</td>
            </tr>
        </table>
        <h2>Source Files</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Topcell</td>
                <td>barrett</td>
            </tr>
            <tr>
                <td>Format</td>
                <td>Verilog</td>
            </tr>
            <tr>
                <td>Source</td>
                <td>F:\MPFS_Projects\MPFS_ICICLE\synthesis\barrett.vm</td>
            </tr>
        </table>
        <h2>Options</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Limit the number of high fanout nets to display to</td>
                <td>10</td>
            </tr>
        </table>
        <h2>Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>4LUT</td>
                <td>640</td>
                <td>254196</td>
                <td>0.25</td>
            </tr>
            <tr>
                <td>DFF</td>
                <td>524</td>
                <td>254196</td>
                <td>0.21</td>
            </tr>
            <tr>
                <td>I/O Register</td>
                <td>0</td>
                <td>432</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>User I/O</td>
                <td>70</td>
                <td>144</td>
                <td>48.61</td>
            </tr>
            <tr>
                <td>-- Single-ended I/O</td>
                <td>70</td>
                <td>144</td>
                <td>48.61</td>
            </tr>
            <tr>
                <td>-- Differential I/O Pairs</td>
                <td>0</td>
                <td>72</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>uSRAM</td>
                <td>0</td>
                <td>2352</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>LSRAM</td>
                <td>0</td>
                <td>812</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>Math</td>
                <td>12</td>
                <td>784</td>
                <td>1.53</td>
            </tr>
            <tr>
                <td>H-Chip Global</td>
                <td>1</td>
                <td>48</td>
                <td>2.08</td>
            </tr>
            <tr>
                <td>PLL</td>
                <td>0</td>
                <td>8</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>DLL</td>
                <td>0</td>
                <td>8</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>Transceiver Lanes</td>
                <td>0</td>
                <td>4</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>Transceiver PCIe</td>
                <td>0</td>
                <td>2</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>MSS</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
        </table>
        <h2>Detailed Logic Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>4LUT</th>
                <th>DFF</th>
            </tr>
            <tr>
                <td>Fabric Logic</td>
                <td>208</td>
                <td>92</td>
            </tr>
            <tr>
                <td>uSRAM Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>LSRAM Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Math Interface Logic</td>
                <td>432</td>
                <td>432</td>
            </tr>
            <tr>
                <td>Total Used</td>
                <td>640</td>
                <td>524</td>
            </tr>
        </table>
        <h2>Detailed Carry Chains Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>13</td>
                <td>1</td>
            </tr>
            <tr>
                <td>23</td>
                <td>2</td>
            </tr>
            <tr>
                <td>25</td>
                <td>1</td>
            </tr>
            <tr>
                <td>27</td>
                <td>1</td>
            </tr>
            <tr>
                <td>33</td>
                <td>1</td>
            </tr>
            <tr>
                <td>34</td>
                <td>1</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>7</td>
            </tr>
        </table>
        <h2>Detailed Math Chains Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>1</td>
                <td>3</td>
            </tr>
            <tr>
                <td>3</td>
                <td>1</td>
            </tr>
            <tr>
                <td>6</td>
                <td>1</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>5</td>
            </tr>
        </table>
        <h2>I/O Function</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>w/o register</th>
                <th>w/ register</th>
                <th>w/ DDR register</th>
            </tr>
            <tr>
                <td>Input I/O</td>
                <td>47</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Output I/O</td>
                <td>23</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Bidirectional I/O</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Input I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Output I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
        </table>
        <h2>Nets assigned to chip global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>98</td>
                <td>INT_NET</td>
                <td>Net   : NN_1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: I_1/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
        </table>
        <h2>Nets assigned to row global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
        </table>
        <h2>High fanout nets</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>13</td>
                <td>INT_NET</td>
                <td>Net   : un3_clto22_5_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: un3_clto22_5</td>
            </tr>
            <tr>
                <td>13</td>
                <td>INT_NET</td>
                <td>Net   : un3_clto22_6_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: un3_clto22_6</td>
            </tr>
            <tr>
                <td>13</td>
                <td>INT_NET</td>
                <td>Net   : un3_clto22_7_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: un3_clto22_7</td>
            </tr>
            <tr>
                <td>3</td>
                <td>INT_NET</td>
                <td>Net   : albl_mult[13]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: albl_mult_mulonly_0[23:0]/MACC_PHYS_INST</td>
            </tr>
            <tr>
                <td>3</td>
                <td>INT_NET</td>
                <td>Net   : z_Z[22]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: z[22]</td>
            </tr>
            <tr>
                <td>3</td>
                <td>INT_NET</td>
                <td>Net   : z_Z[21]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: z[21]</td>
            </tr>
            <tr>
                <td>3</td>
                <td>INT_NET</td>
                <td>Net   : z_Z[20]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: z[20]</td>
            </tr>
            <tr>
                <td>3</td>
                <td>INT_NET</td>
                <td>Net   : z_Z[19]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: z[19]</td>
            </tr>
            <tr>
                <td>3</td>
                <td>INT_NET</td>
                <td>Net   : z_Z[18]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: z[18]</td>
            </tr>
            <tr>
                <td>3</td>
                <td>INT_NET</td>
                <td>Net   : z_Z[17]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: z[17]</td>
            </tr>
        </table>
        <h2>High fanout nets (through buffer trees)</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>13</td>
                <td>INT_NET</td>
                <td>Net   : un3_clto22_5_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: un3_clto22_5</td>
            </tr>
            <tr>
                <td>13</td>
                <td>INT_NET</td>
                <td>Net   : un3_clto22_6_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: un3_clto22_6</td>
            </tr>
            <tr>
                <td>13</td>
                <td>INT_NET</td>
                <td>Net   : un3_clto22_7_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: un3_clto22_7</td>
            </tr>
            <tr>
                <td>3</td>
                <td>INT_NET</td>
                <td>Net   : albl_mult[13]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: albl_mult_mulonly_0[23:0]/MACC_PHYS_INST</td>
            </tr>
            <tr>
                <td>3</td>
                <td>INT_NET</td>
                <td>Net   : z_Z[22]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: z[22]</td>
            </tr>
            <tr>
                <td>3</td>
                <td>INT_NET</td>
                <td>Net   : z_Z[21]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: z[21]</td>
            </tr>
            <tr>
                <td>3</td>
                <td>INT_NET</td>
                <td>Net   : z_Z[20]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: z[20]</td>
            </tr>
            <tr>
                <td>3</td>
                <td>INT_NET</td>
                <td>Net   : z_Z[19]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: z[19]</td>
            </tr>
            <tr>
                <td>3</td>
                <td>INT_NET</td>
                <td>Net   : z_Z[18]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: z[18]</td>
            </tr>
            <tr>
                <td>3</td>
                <td>INT_NET</td>
                <td>Net   : z_Z[17]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: z[17]</td>
            </tr>
        </table>
    </body>
</html>
