.device CCGM1A1

.config 0 
CLKIN.REF0 000
CLKIN.REF0_INV 0
GPIO.BANK_CFG 0
GPIO.BANK_E1 1
GPIO.BANK_E2 1
GPIO.BANK_N1 1
GPIO.BANK_N2 0
GPIO.BANK_S1 0
GPIO.BANK_S2 0
GPIO.BANK_W1 1
GPIO.BANK_W2 1
PLL0.CFG_A_AO_SW 01000
PLL0.CFG_A_CI_FILTER_CONST 00010
PLL0.CFG_A_COARSE_TUNE 100
PLL0.CFG_A_CP_FILTER_CONST 00100
PLL0.CFG_A_ENFORCE_LOCK 0
PLL0.CFG_A_EN_COARSE_TUNE 1
PLL0.CFG_A_EN_USR_CFG 0
PLL0.CFG_A_FAST_LOCK 1
PLL0.CFG_A_FILTER_SHIFT 10
PLL0.CFG_A_FINE_TUNE 00011001000
PLL0.CFG_A_K 000000000001
PLL0.CFG_A_LOCK_DETECT_WIN 0
PLL0.CFG_A_M1 000010
PLL0.CFG_A_M2 0011101011
PLL0.CFG_A_N1 000010
PLL0.CFG_A_N2 0000101111
PLL0.CFG_A_OPEN_LOOP 0
PLL0.CFG_A_OP_LOCK 0
PLL0.CFG_A_PDIV0_MUX 1
PLL0.CFG_A_PDIV1_SEL 1
PLL0.CFG_A_PFD_SEL 0
PLL0.CFG_A_PLL_EN_SEL 0
PLL0.CFG_A_SAR_LIMIT 010
PLL0.CFG_A_SYNC_BYPASS 0
PLL0.CLK180_DOUB 0
PLL0.CLK270_DOUB 0
PLL0.CLK_OUT_EN 1
PLL0.LOCK_REQ 0
PLL0.PLL_EN 1
PLL0.PLL_RST 1

.tile 0 0 13
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 13
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 0101
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 011

.tile 0 0 14
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 14
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 1010
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 011
SB_BIG.P05.Y4 010

.tile 0 0 15
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 15
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 0101
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 011
SB_SML.P05.Y4 10

.tile 0 20 15
SB_SML.P05.Y1 01
SB_SML.P05.Y4 11
SB_SML.P05.YDIAG 011

.tile 0 22 15
SB_SML.P05.Y1 11

.tile 0 24 15
SB_SML.P05.Y1 11

.tile 0 26 15
SB_SML.P05.Y1 11

.tile 0 28 15
SB_SML.P05.Y1 11

.tile 0 30 15
SB_SML.P05.Y1 11

.tile 0 32 15
SB_SML.P05.Y1 11

.tile 0 34 15
SB_SML.P05.Y1 11

.tile 0 36 15
SB_SML.P05.Y1 11

.tile 0 38 15
SB_SML.P05.Y1 11

.tile 0 40 15
SB_SML.P05.Y1 11

.tile 0 42 15
SB_SML.P05.Y1 11

.tile 0 44 15
SB_SML.P05.Y1 11

.tile 0 46 15
SB_SML.P05.Y1 11

.tile 0 48 15
SB_SML.P05.Y1 11

.tile 0 50 15
SB_SML.P05.Y1 11

.tile 0 52 15
SB_SML.P05.Y1 11

.tile 0 54 15
SB_SML.P05.Y1 11

.tile 0 56 15
SB_SML.P05.Y1 11

.tile 0 58 15
SB_SML.P05.Y1 11

.tile 0 60 15
SB_SML.P05.Y1 11

.tile 0 62 15
SB_SML.P05.Y1 11

.tile 0 64 15
SB_SML.P05.Y1 11

.tile 0 66 15
SB_SML.P05.Y1 11

.tile 0 68 15
SB_SML.P05.Y1 11

.tile 0 70 15
SB_SML.P05.Y1 11

.tile 0 72 15
SB_SML.P05.Y1 11

.tile 0 74 15
SB_SML.P05.Y1 11

.tile 0 76 15
SB_SML.P05.Y1 11

.tile 0 78 15
SB_SML.P05.Y1 11

.tile 0 80 15
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 1010
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 000
SB_SML.P05.Y1 11

.tile 0 81 15
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 0 16
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 16
CPE1.C_BR 1
CPE1.C_O1 11
CPE1.C_O2 01
CPE1.C_RAM_O1 1
CPE1.C_SN 100
CPE1.INIT_L02 1010
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 101
SB_BIG.P05.Y2 000
SB_BIG.P05.Y4 000

.tile 0 0 17
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 17
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 0101
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 001
SB_SML.P05.Y2 10

.tile 0 2 17
IM1.P05 101
IM4.P05 101

.tile 0 20 17
SB_SML.P05.Y4 11

.tile 0 80 17
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 1010
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 000
SB_BIG.P05.YDIAG 100
SB_SML.P05.Y1 01
SB_SML.P05.YDIAG 100

.tile 0 81 17
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 0 18
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 18
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 1010
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 001

.tile 0 3 18
IM1.P05 101
IM4.P05 101

.tile 0 80 18
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 1010
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 18
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_SML.P05.Y3 01
SB_SML.P05.Y4 10
SB_SML.P05.YDIAG 011

.tile 0 0 19
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 19
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 0101
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 011

.tile 0 4 19
IM1.P05 101
IM4.P05 101

.tile 0 20 19
SB_SML.P05.Y1 01
SB_SML.P05.Y4 11
SB_SML.P05.YDIAG 011

.tile 0 22 19
SB_SML.P05.Y1 11

.tile 0 24 19
SB_SML.P05.Y1 11

.tile 0 26 19
SB_SML.P05.Y1 11

.tile 0 28 19
SB_SML.P05.Y1 11

.tile 0 30 19
SB_SML.P05.Y1 11

.tile 0 32 19
SB_SML.P05.Y1 11

.tile 0 34 19
SB_SML.P05.Y1 11

.tile 0 36 19
SB_SML.P05.Y1 11

.tile 0 38 19
SB_SML.P05.Y1 11

.tile 0 40 19
SB_SML.P05.Y1 11

.tile 0 42 19
SB_SML.P05.Y1 11

.tile 0 44 19
SB_SML.P05.Y1 11

.tile 0 46 19
SB_SML.P05.Y1 11

.tile 0 48 19
SB_SML.P05.Y1 11

.tile 0 50 19
SB_SML.P05.Y1 11

.tile 0 52 19
SB_SML.P05.Y1 11

.tile 0 54 19
SB_SML.P05.Y1 11

.tile 0 56 19
SB_SML.P05.Y1 11

.tile 0 58 19
SB_SML.P05.Y1 11

.tile 0 60 19
SB_SML.P05.Y1 11

.tile 0 62 19
SB_SML.P05.Y1 11

.tile 0 64 19
SB_SML.P05.Y1 11

.tile 0 66 19
SB_SML.P05.Y1 11

.tile 0 68 19
SB_SML.P05.Y1 11

.tile 0 70 19
SB_SML.P05.Y1 11

.tile 0 72 19
SB_SML.P05.Y1 11

.tile 0 74 19
SB_SML.P05.Y1 11

.tile 0 76 19
SB_SML.P05.Y1 11

.tile 0 78 19
SB_SML.P05.Y1 11

.tile 0 80 19
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 1010
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 000
SB_SML.P05.Y1 11

.tile 0 81 19
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_BIG.P05.Y4 011

.tile 0 0 20
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 20
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 1010
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 011
SB_BIG.P05.Y4 010

.tile 0 5 20
IM1.P05 101
IM4.P05 101

.tile 0 80 20
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 0101
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 20
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_SML.P05.Y3 01
SB_SML.P05.Y4 10
SB_SML.P05.YDIAG 011

.tile 0 0 21
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 21
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 0101
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 011
SB_SML.P05.Y4 10

.tile 0 6 21
IM1.P05 101
IM4.P05 101

.tile 0 20 21
SB_SML.P05.Y1 01
SB_SML.P05.Y4 11
SB_SML.P05.YDIAG 011

.tile 0 22 21
SB_SML.P05.Y1 11

.tile 0 24 21
SB_SML.P05.Y1 11

.tile 0 26 21
SB_SML.P05.Y1 11

.tile 0 28 21
SB_SML.P05.Y1 11

.tile 0 30 21
SB_SML.P05.Y1 11

.tile 0 32 21
SB_SML.P05.Y1 11

.tile 0 34 21
SB_SML.P05.Y1 11

.tile 0 36 21
SB_SML.P05.Y1 11

.tile 0 38 21
SB_SML.P05.Y1 11

.tile 0 40 21
SB_SML.P05.Y1 11

.tile 0 42 21
SB_SML.P05.Y1 11

.tile 0 44 21
SB_SML.P05.Y1 11

.tile 0 46 21
SB_SML.P05.Y1 11

.tile 0 48 21
SB_SML.P05.Y1 11

.tile 0 50 21
SB_SML.P05.Y1 11

.tile 0 52 21
SB_SML.P05.Y1 11

.tile 0 54 21
SB_SML.P05.Y1 11

.tile 0 56 21
SB_SML.P05.Y1 11

.tile 0 58 21
SB_SML.P05.Y1 11

.tile 0 60 21
SB_SML.P05.Y1 11

.tile 0 62 21
SB_SML.P05.Y1 11

.tile 0 64 21
SB_SML.P05.Y1 11

.tile 0 66 21
SB_SML.P05.Y1 11

.tile 0 68 21
SB_SML.P05.Y1 11

.tile 0 70 21
SB_SML.P05.Y1 11

.tile 0 72 21
SB_SML.P05.Y1 11

.tile 0 74 21
SB_SML.P05.Y1 11

.tile 0 76 21
SB_SML.P05.Y1 11

.tile 0 78 21
SB_SML.P05.Y1 11

.tile 0 80 21
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 0101
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 000
SB_SML.P05.Y1 11

.tile 0 81 21
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_BIG.P05.Y4 011

.tile 0 0 22
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 22
CPE1.C_BR 1
CPE1.C_O1 11
CPE1.C_O2 01
CPE1.C_RAM_O1 1
CPE1.C_SN 100
CPE1.INIT_L02 1010
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 101
SB_BIG.P05.Y4 000

.tile 0 7 22
IM1.P05 101
IM4.P05 101

.tile 0 80 22
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 1010
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 22
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_SML.P05.Y3 01
SB_SML.P05.Y4 10
SB_SML.P05.YDIAG 011

.tile 0 0 23
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 23
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 1010
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 011

.tile 0 2 23
IM1.P05 101
IM4.P05 101

.tile 0 8 23
IM1.P05 101
IM4.P05 101

.tile 0 20 23
SB_SML.P05.Y4 11

.tile 0 80 23
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 0101
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 000
SB_BIG.P05.YDIAG 100
SB_SML.P05.Y1 01
SB_SML.P05.YDIAG 100

.tile 0 81 23
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_BIG.P05.Y4 011

.tile 0 0 24
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 24
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 0101
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 011
SB_BIG.P05.Y4 010

.tile 0 3 24
IM1.P05 101
IM4.P05 101

.tile 0 9 24
IM1.P05 101
IM4.P05 101

.tile 0 80 24
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 0101
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 24
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_SML.P05.Y3 01
SB_SML.P05.Y4 10
SB_SML.P05.YDIAG 011

.tile 0 0 25
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 25
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 1010
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 011
SB_SML.P05.Y4 10

.tile 0 4 25
IM1.P05 101
IM4.P05 101

.tile 0 10 25
IM1.P05 101
IM4.P05 101

.tile 0 20 25
SB_SML.P05.Y4 11

.tile 0 80 25
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 1010
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 25
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_BIG.P05.Y3 001
SB_BIG.P05.Y4 101
SB_BIG.P05.YDIAG 011

.tile 0 0 26
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 26
CPE1.C_BR 1
CPE1.C_O1 11
CPE1.C_O2 01
CPE1.C_RAM_O1 1
CPE1.C_SN 100
CPE1.INIT_L02 0101
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 101
SB_BIG.P05.Y2 000
SB_BIG.P05.Y4 000

.tile 0 5 26
IM1.P05 101
IM4.P05 101

.tile 0 11 26
IM1.P05 101
IM4.P05 101

.tile 0 80 26
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 0101
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 26
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_SML.P05.Y3 01
SB_SML.P05.Y4 10
SB_SML.P05.YDIAG 011

.tile 0 0 27
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 27
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 1010
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 001
SB_SML.P05.Y2 10

.tile 0 2 27
IM1.P05 101
IM4.P05 101

.tile 0 6 27
IM1.P05 101
IM4.P05 101

.tile 0 12 27
IM1.P05 101
IM4.P05 101

.tile 0 20 27
SB_SML.P05.Y4 11

.tile 0 80 27
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 1010
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 27
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_BIG.P05.Y3 001
SB_BIG.P05.Y4 100
SB_BIG.P05.YDIAG 011

.tile 0 0 28
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 28
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 0101
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 001
SB_BIG.P05.Y2 010

.tile 0 3 28
IM1.P05 101
IM4.P05 101

.tile 0 7 28
IM1.P05 101
IM4.P05 101

.tile 0 13 28
IM1.P05 101
IM4.P05 101

.tile 0 80 28
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 1010
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 28
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_SML.P05.Y3 01
SB_SML.P05.Y4 10
SB_SML.P05.YDIAG 011

.tile 0 0 29
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 29
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 1010
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 001

.tile 0 4 29
IM1.P05 101
IM4.P05 101

.tile 0 8 29
IM1.P05 101
IM4.P05 101

.tile 0 14 29
IM1.P05 101
IM4.P05 101

.tile 0 20 29
SB_SML.P05.Y4 11

.tile 0 80 29
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 0101
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 29
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_BIG.P05.Y3 001
SB_BIG.P05.Y4 011
SB_BIG.P05.YDIAG 011

.tile 0 0 30
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 30
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 0101
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 101

.tile 0 5 30
IM1.P05 101
IM4.P05 101

.tile 0 9 30
IM1.P05 101
IM4.P05 101

.tile 0 15 30
IM1.P05 101
IM4.P05 101

.tile 0 80 30
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 0101
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 30
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_SML.P05.Y3 01
SB_SML.P05.Y4 10
SB_SML.P05.YDIAG 011

.tile 0 2 31
IM1.P05 101
IM4.P05 101

.tile 0 6 31
IM1.P05 101
IM4.P05 101

.tile 0 10 31
IM1.P05 101
IM4.P05 101

.tile 0 16 31
IM1.P05 101
IM4.P05 101

.tile 0 20 31
SB_SML.P05.Y4 11

.tile 0 81 31
SB_BIG.P05.Y4 111
SB_DRIVE.P05.D4 1

.tile 0 3 32
IM1.P05 101
IM4.P05 101

.tile 0 7 32
IM1.P05 101
IM4.P05 101

.tile 0 11 32
IM1.P05 101
IM4.P05 101

.tile 0 17 32
IM1.P05 101
IM4.P05 101

.tile 0 4 33
IM1.P05 101
IM4.P05 101

.tile 0 8 33
IM1.P05 101
IM4.P05 101

.tile 0 12 33
IM1.P05 101
IM4.P05 101

.tile 0 18 33
IM1.P05 101
IM4.P05 101

.tile 0 20 33
SB_SML.P05.Y4 11

.tile 0 5 34
IM1.P05 101
IM4.P05 101

.tile 0 9 34
IM1.P05 101
IM4.P05 101

.tile 0 13 34
IM1.P05 101
IM4.P05 101

.tile 0 19 34
IM1.P05 101
IM4.P05 101

.tile 0 0 35
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_SML.P09.Y1 01
SB_SML.P09.Y4 10
SB_SML.P09.YDIAG 011

.tile 0 1 35
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 1010
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 111
IM1.P09 000

.tile 0 6 35
IM1.P05 101
IM4.P05 101

.tile 0 10 35
IM1.P05 101
IM4.P05 101

.tile 0 14 35
IM1.P05 101
IM4.P05 101

.tile 0 20 35
IM1.P05 011
SB_SML.P05.Y4 11

.tile 0 80 35
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 0101
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 000
SB_BIG.P05.YDIAG 100
SB_SML.P05.Y1 01
SB_SML.P05.YDIAG 100

.tile 0 81 35
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 0 36
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_BIG.P09.Y4 101

.tile 0 1 36
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 0101
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 111
IM1.P09 011

.tile 0 7 36
IM1.P05 101
IM4.P05 101

.tile 0 11 36
IM1.P05 101
IM4.P05 101

.tile 0 15 36
IM1.P05 101
IM4.P05 101

.tile 0 20 36
SB_BIG.P05.Y4 010

.tile 0 80 36
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 0101
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 36
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_SML.P05.Y3 01
SB_SML.P05.Y4 10
SB_SML.P05.YDIAG 011

.tile 0 0 37
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 37
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 0101
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 101
SB_BIG.P09.Y4 110

.tile 0 8 37
IM1.P05 101
IM4.P05 101

.tile 0 12 37
IM1.P05 101
IM4.P05 101

.tile 0 16 37
IM1.P05 101
IM4.P05 101

.tile 0 20 37
SB_SML.P05.Y4 11

.tile 0 80 37
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 1010
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 37
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_BIG.P05.Y2 001
SB_BIG.P05.Y3 001
SB_BIG.P05.Y4 100
SB_BIG.P05.YDIAG 011

.tile 0 0 38
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 38
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 0101
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 101

.tile 0 2 38
IM1.P05 101
IM4.P05 101

.tile 0 9 38
IM1.P05 101
IM4.P05 101

.tile 0 13 38
IM1.P05 101
IM4.P05 101

.tile 0 17 38
IM1.P05 101
IM4.P05 101

.tile 0 80 38
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 0101
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 38
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_SML.P05.Y2 10
SB_SML.P05.Y3 01
SB_SML.P05.YDIAG 001

.tile 0 0 39
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT23_14_SEL 1
GPIO.SLEW 1

.tile 0 2 39
IM1.P05 101
IM4.P05 101

.tile 0 3 39
IM1.P05 101
IM4.P05 101

.tile 0 10 39
IM1.P05 101
IM4.P05 101

.tile 0 14 39
IM1.P05 101
IM4.P05 101

.tile 0 18 39
IM1.P05 101
IM4.P05 101

.tile 0 20 39
SB_SML.P05.Y4 11

.tile 0 80 39
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 0101
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 000
SB_BIG.P05.Y2 001
SB_BIG.P05.YDIAG 100
SB_SML.P05.Y1 01
SB_SML.P05.YDIAG 100

.tile 0 81 39
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 0 40
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT23_14_SEL 1
GPIO.SLEW 1

.tile 0 3 40
IM1.P05 101
IM4.P05 101

.tile 0 4 40
IM1.P05 101
IM4.P05 101

.tile 0 11 40
IM1.P05 101
IM4.P05 101

.tile 0 15 40
IM1.P05 101
IM4.P05 101

.tile 0 19 40
IM1.P05 101
IM4.P05 101

.tile 0 80 40
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 0101
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 001

.tile 0 81 40
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_SML.P05.Y4 10
SB_SML.P05.YDIAG 011

.tile 0 0 41
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT23_14_SEL 1
GPIO.SLEW 1

.tile 0 4 41
IM1.P05 101
IM4.P05 101

.tile 0 5 41
IM1.P05 101
IM4.P05 101

.tile 0 12 41
IM1.P05 101
IM4.P05 101

.tile 0 16 41
IM1.P05 101
IM4.P05 101

.tile 0 20 41
CPE1.C_BR 1
CPE1.C_O1 01
CPE1.C_SN 000
IM1.P01 011
IM1.P05 110
SB_SML.P05.Y1 00
SB_SML.P05.Y4 00

.tile 0 22 41
SB_SML.P05.Y1 11

.tile 0 24 41
SB_SML.P05.Y1 11

.tile 0 26 41
SB_SML.P05.Y1 11

.tile 0 28 41
SB_SML.P05.Y1 11

.tile 0 30 41
SB_SML.P05.Y1 11

.tile 0 32 41
SB_SML.P05.Y1 11

.tile 0 34 41
SB_SML.P05.Y1 11

.tile 0 36 41
SB_SML.P05.Y1 11

.tile 0 38 41
SB_SML.P05.Y1 11

.tile 0 40 41
SB_SML.P05.Y1 11

.tile 0 42 41
SB_SML.P05.Y1 11

.tile 0 44 41
SB_SML.P05.Y1 11

.tile 0 46 41
SB_SML.P05.Y1 11

.tile 0 48 41
SB_SML.P05.Y1 11

.tile 0 50 41
SB_SML.P05.Y1 11

.tile 0 52 41
SB_SML.P05.Y1 11

.tile 0 54 41
SB_SML.P05.Y1 11

.tile 0 56 41
SB_SML.P05.Y1 11

.tile 0 58 41
SB_SML.P05.Y1 11

.tile 0 60 41
SB_SML.P05.Y1 11

.tile 0 62 41
SB_SML.P05.Y1 11

.tile 0 64 41
SB_SML.P05.Y1 11

.tile 0 66 41
SB_SML.P05.Y1 11

.tile 0 68 41
SB_SML.P05.Y1 11

.tile 0 70 41
SB_SML.P05.Y1 11

.tile 0 72 41
SB_SML.P05.Y1 11

.tile 0 74 41
SB_SML.P05.Y1 11

.tile 0 76 41
SB_SML.P05.Y1 11

.tile 0 78 41
SB_SML.P05.Y1 11

.tile 0 80 41
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 0101
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 000
SB_BIG.P05.Y2 011
SB_SML.P05.Y1 11

.tile 0 81 41
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_BIG.P05.Y1 010
SB_BIG.P05.Y2 001
SB_BIG.P05.Y4 001
SB_BIG.P05.YDIAG 000
SB_DRIVE.P05.D4 1

.tile 0 0 42
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT23_14_SEL 1
GPIO.SLEW 1
SB_BIG.P09.Y4 111
SB_DRIVE.P09.D4 1

.tile 0 5 42
IM1.P05 101
IM4.P05 101

.tile 0 6 42
IM1.P05 101
IM4.P05 101

.tile 0 13 42
IM1.P05 101
IM4.P05 101

.tile 0 17 42
IM1.P05 101
IM4.P05 101

.tile 0 20 42
SB_BIG.P01.Y4 011

.tile 0 80 42
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 1010
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 001

.tile 0 81 42
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 0 43
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 43
CPE1.C_BR 1
CPE1.C_O1 11
CPE1.C_O2 01
CPE1.C_RAM_O1 1
CPE1.C_SN 100
CPE1.INIT_L02 0101
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 101
IM4.P05 101
SB_BIG.P01.Y2 000

.tile 0 6 43
IM1.P05 101
IM4.P05 101

.tile 0 7 43
IM1.P05 101
IM4.P05 101

.tile 0 14 43
IM1.P05 101
IM4.P05 101

.tile 0 18 43
IM1.P05 101
IM4.P05 101

.tile 0 80 43
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 0101
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 43
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_BIG.P05.Y2 011
SB_BIG.P05.Y3 001
SB_BIG.P05.YDIAG 001

.tile 0 0 44
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 44
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 0101
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 011
SB_SML.P01.Y2 10

.tile 0 2 44
IM1.P05 101
IM4.P05 101

.tile 0 7 44
IM1.P05 101
IM4.P05 101

.tile 0 8 44
IM1.P05 101
IM4.P05 101

.tile 0 15 44
IM1.P05 101
IM4.P05 101

.tile 0 19 44
IM1.P05 101
IM4.P05 101

.tile 0 20 44
SB_BIG.P01.Y4 111

.tile 0 80 44
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 1010
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 44
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_SML.P05.Y2 10
SB_SML.P05.Y3 01
SB_SML.P05.YDIAG 001

.tile 0 0 45
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 45
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 0101
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P01 001
IM1.P05 110
SB_BIG.P05.Y4 101
SB_BIG.P09.Y4 111
SB_DRIVE.P09.D4 1

.tile 0 3 45
IM1.P05 101
IM4.P05 101

.tile 0 8 45
IM1.P05 101
IM4.P05 101

.tile 0 9 45
IM1.P05 101
IM4.P05 101

.tile 0 16 45
IM1.P05 101
IM4.P05 101

.tile 0 20 45
IM1.P05 011

.tile 0 80 45
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 1010
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 45
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_BIG.P05.Y2 011
SB_BIG.P05.Y3 001
SB_BIG.P05.YDIAG 001

.tile 0 0 46
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 46
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 0101
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 011
SB_SML.P01.Y2 11

.tile 0 4 46
IM1.P05 101
IM4.P05 101

.tile 0 9 46
IM1.P05 101
IM4.P05 101

.tile 0 10 46
IM1.P05 101
IM4.P05 101

.tile 0 17 46
IM1.P05 101
IM4.P05 101

.tile 0 20 46
SB_BIG.P05.Y4 110

.tile 0 80 46
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 0101
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 46
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_SML.P05.Y2 10
SB_SML.P05.Y3 01
SB_SML.P05.YDIAG 001

.tile 0 0 47
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 47
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 1010
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P01 001
IM1.P05 110
SB_BIG.P05.Y4 100

.tile 0 5 47
IM1.P05 101
IM4.P05 101

.tile 0 10 47
IM1.P05 101
IM4.P05 101

.tile 0 11 47
IM1.P05 101
IM4.P05 101

.tile 0 18 47
IM1.P05 101
IM4.P05 101

.tile 0 80 47
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 0101
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 47
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_BIG.P05.Y2 011
SB_BIG.P05.Y3 001
SB_BIG.P05.YDIAG 001

.tile 0 0 48
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 48
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 1010
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P05 011

.tile 0 6 48
IM1.P05 101
IM4.P05 101

.tile 0 11 48
IM1.P05 101
IM4.P05 101

.tile 0 12 48
IM1.P05 101
IM4.P05 101

.tile 0 19 48
IM1.P05 101
IM4.P05 101

.tile 0 80 48
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 1010
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 48
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_SML.P05.Y2 10
SB_SML.P05.Y3 01
SB_SML.P05.YDIAG 001

.tile 0 0 49
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 49
CPE1.C_O1 11
CPE1.C_RAM_O1 1
CPE1.INIT_L02 1010
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P01 010
IM1.P05 110
SB_BIG.P05.Y4 011
SB_DRIVE.P05.D2 1

.tile 0 2 49
SB_SML.P01.Y3 01
SB_SML.P01.Y4 10
SB_SML.P01.YDIAG 011

.tile 0 7 49
IM1.P05 101
IM4.P05 101

.tile 0 12 49
IM1.P05 101
IM4.P05 101

.tile 0 13 49
IM1.P05 101
IM4.P05 101

.tile 0 20 49
IM1.P05 011

.tile 0 80 49
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 1010
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 49
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_BIG.P05.Y2 011
SB_BIG.P05.Y3 001
SB_BIG.P05.YDIAG 001

.tile 0 0 50
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1

.tile 0 1 50
CPE1.C_O1 11
CPE1.C_O2 11
CPE1.C_RAM_O1 1
CPE1.INIT_L00 1010
CPE1.INIT_L02 0101
CPE1.INIT_L10 1010
CPE1.INIT_L11 1010
CPE1.INIT_L20 1100
IM1.P01 101
IM1.P05 011
IM4.P01 101
SB_BIG.P05.Y1 000
SB_BIG.P05.YDIAG 000
SB_SML.P05.Y2 01
SB_SML.P05.YDIAG 100

.tile 0 2 50
SB_BIG.P01.Y4 011

.tile 0 8 50
IM1.P05 101
IM4.P05 101

.tile 0 13 50
IM1.P05 101
IM4.P05 101

.tile 0 14 50
IM1.P05 101
IM4.P05 101

.tile 0 20 50
SB_BIG.P05.Y4 101

.tile 0 80 50
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 0101
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 50
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_SML.P05.Y2 10
SB_SML.P05.Y3 01
SB_SML.P05.YDIAG 001

.tile 0 0 51
GPIO.DELAY_IBF 0000000000000001
GPIO.INPUT_ENABLE 1

.tile 0 1 51
SB_BIG.P05.Y2 010
SB_BIG.P05.Y4 001
SB_BIG.P05.YDIAG 001

.tile 0 2 51
IM1.P01 011

.tile 0 9 51
IM1.P05 101
IM4.P05 101

.tile 0 14 51
IM1.P05 101
IM4.P05 101

.tile 0 15 51
IM1.P05 101
IM4.P05 101

.tile 0 80 51
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 0101
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 51
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_BIG.P05.Y2 011
SB_BIG.P05.Y3 001
SB_BIG.P05.YDIAG 001

.tile 0 0 52
GPIO.DELAY_IBF 0000000000000001
GPIO.INPUT_ENABLE 1
IOES1.SB_IN_09 0
SB_BIG.P09.Y4 000
SB_DRIVE.P09.D4 1

.tile 0 2 52
SB_BIG.P01.Y4 001
SB_BIG.P01.YDIAG 111
SB_BIG.P02.Y4 011
SB_BIG.P02.YDIAG 011

.tile 0 10 52
IM1.P05 101
IM4.P05 101

.tile 0 15 52
IM1.P05 101
IM4.P05 101

.tile 0 16 52
IM1.P05 101
IM4.P05 101

.tile 0 80 52
CPE3.C_O1 11
CPE3.C_RAM_O1 1
CPE3.INIT_L02 1010
CPE3.INIT_L11 1010
CPE3.INIT_L20 1100
IM3.P05 010

.tile 0 81 52
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.OUT_SIGNAL 1
GPIO.SLEW 1
SB_SML.P05.Y2 10
SB_SML.P05.Y3 01
SB_SML.P05.YDIAG 001

.tile 0 1 53
SB_DRIVE.P09.D2 1

.tile 0 11 53
IM1.P05 101
IM4.P05 101

.tile 0 16 53
IM1.P05 101
IM4.P05 101

.tile 0 17 53
IM1.P05 101
IM4.P05 101

.tile 0 2 54
SB_BIG.P02.Y4 111

.tile 0 12 54
IM1.P05 101
IM4.P05 101

.tile 0 17 54
IM1.P05 101
IM4.P05 101

.tile 0 18 54
IM1.P05 101
IM4.P05 101

.tile 0 20 54
SB_BIG.P01.Y4 111
SB_BIG.P05.Y4 011
SB_DRIVE.P01.D4 1
SB_DRIVE.P05.D2 1
SB_DRIVE.P05.D4 1

.tile 0 1 55
SB_BIG.P09.Y4 111

.tile 0 13 55
IM1.P05 101
IM4.P05 101

.tile 0 18 55
IM1.P05 101
IM4.P05 101

.tile 0 19 55
IM1.P05 101
IM4.P05 101

.tile 0 14 56
IM1.P05 101
IM4.P05 101

.tile 0 19 56
IM1.P05 101
IM4.P05 101

.tile 0 20 56
IM1.P05 101
IM4.P05 101
SB_BIG.P05.Y4 011

.tile 0 15 57
IM1.P05 101
IM4.P05 101

.tile 0 20 57
IM1.P05 101
IM4.P05 101

.tile 0 21 57
IM1.P05 101
IM4.P05 101

.tile 0 16 58
IM1.P05 101
IM4.P05 101

.tile 0 20 58
SB_BIG.P05.Y4 011

.tile 0 21 58
IM1.P05 101
IM4.P05 101

.tile 0 22 58
IM1.P05 101
IM4.P05 101

.tile 0 17 59
IM1.P05 101
IM4.P05 101

.tile 0 22 59
IM1.P05 101
IM4.P05 101

.tile 0 23 59
IM1.P05 101
IM4.P05 101

.tile 0 18 60
IM1.P05 101
IM4.P05 101

.tile 0 20 60
SB_BIG.P05.Y4 011

.tile 0 23 60
IM1.P05 101
IM4.P05 101

.tile 0 24 60
IM1.P05 101
IM4.P05 101

.tile 0 19 61
IM1.P05 101
IM4.P05 101

.tile 0 24 61
IM1.P05 101
IM4.P05 101

.tile 0 25 61
IM1.P05 101
IM4.P05 101

.tile 0 2 62
SB_DRIVE.P02.D2 1

.tile 0 20 62
IM1.P01 011
IM1.P05 110
SB_BIG.P05.Y4 011
SB_DRIVE.P01.D2 1

.tile 0 25 62
IM1.P05 101
IM4.P05 101

.tile 0 26 62
IM1.P05 101
IM4.P05 101

.tile 0 20 63
SB_SML.P01.Y4 10

.tile 0 26 63
IM1.P05 101
IM4.P05 101

.tile 0 27 63
IM1.P05 101
IM4.P05 101

.tile 0 2 64
SB_BIG.P02.Y3 110
SB_BIG.P02.Y4 001
SB_BIG.P02.YDIAG 010

.tile 0 10 64
SB_BIG.P02.Y3 111
SB_DRIVE.P02.D3 1

.tile 0 18 64
SB_DRIVE.P02.D1 1

.tile 0 20 64
CPE2.C_RAM_I1 1
SB_BIG.P01.Y4 001
SB_BIG.P01.YDIAG 111
SB_BIG.P02.Y3 000
SB_BIG.P02.YDIAG 010
SB_BIG.P03.YDIAG 101
SB_BIG.P04.YDIAG 101
SB_BIG.P05.Y4 001
SB_BIG.P05.YDIAG 101

.tile 0 27 64
IM1.P05 101
IM4.P05 010

.tile 0 28 64
IM1.P05 101
IM4.P05 010
SB_SML.P05.Y3 11

.tile 0 29 64
SB_BIG.P05.Y3 011

.tile 0 30 64
SB_SML.P05.Y3 11

.tile 0 31 64
SB_BIG.P05.Y3 011

.tile 0 32 64
SB_SML.P05.Y3 11

.tile 0 33 64
SB_BIG.P05.Y3 001
SB_BIG.P05.YDIAG 111
SB_BIG.P06.YDIAG 100

.tile 0 34 64
SB_SML.P05.Y3 10

.tile 0 35 64
SB_BIG.P05.Y3 001
SB_BIG.P05.YDIAG 100

.tile 0 1 65
SB_BIG.P09.Y3 101
SB_BIG.P09.Y4 001
SB_BIG.P09.YDIAG 010
SB_DRIVE.P09.D4 1

.tile 0 7 65
SB_BIG.P09.Y3 111
SB_DRIVE.P09.D3 1

.tile 0 17 65
SB_BIG.P09.Y3 111
SB_DRIVE.P09.D3 1

.tile 0 27 65
SB_BIG.P09.Y3 111
SB_DRIVE.P09.D3 1

.tile 0 34 65
SB_SML.P06.Y3 11
SB_SML.P06.YDIAG 010

.tile 0 36 65
GPIO.DELAY_IBF 0000000000000001
GPIO.INPUT_ENABLE 1
IOES1.SB_IN_05 0
SB_SML.P05.Y3 00
SB_SML.P05.YDIAG 010
SB_SML.P06.Y3 10

.tile 0 37 65
GPIO.DELAY_IBF 0000000000000001
GPIO.INPUT_ENABLE 1
IOES1.SB_IN_07 0
SB_BIG.P06.Y3 001
SB_BIG.P06.YDIAG 111
SB_BIG.P07.Y4 000
SB_BIG.P07.YDIAG 011
SB_BIG.P09.Y3 010
SB_DRIVE.P09.D3 1

.tile 0 38 65
GPIO.DELAY_IBF 0000000000000001
GPIO.INPUT_ENABLE 1
IOES1.SB_IN_09 0
SB_SML.P09.Y3 00

.tile 0 41 65
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.SLEW 1

.tile 0 42 65
GPIO.DELAY_OBF 0000000000000001
GPIO.OE_ENABLE 1
GPIO.SLEW 1

