<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-2308</identifier><datestamp>2011-12-15T09:11:49Z</datestamp><dc:title>Applicability of dual layer metal nanocrystal flash memory for NAND 2 or 3-bit/cell operation : understanding the anomalous breakdown and optimization of P/E conditions</dc:title><dc:creator>SINGH, P</dc:creator><dc:creator>SANDHYA, C</dc:creator><dc:creator>AULUCK, K</dc:creator><dc:creator>BISHT, G</dc:creator><dc:creator>SIVATHEJA, M</dc:creator><dc:creator>HOFMANN, R</dc:creator><dc:creator>MUKHOPADHYAY, G</dc:creator><dc:creator>MAHAPATRA, S</dc:creator><dc:creator>SINGH, PK</dc:creator><dc:creator>BISHT, KAG</dc:creator><dc:creator>SIVATHEJA, M</dc:creator><dc:creator>MUKHOPADHYAY, G</dc:creator><dc:creator>MAHAPATRA, S</dc:creator><dc:creator>HOFMANN, R</dc:creator><dc:subject>nonvolatile</dc:subject><dc:subject>reliability</dc:subject><dc:subject>performance</dc:subject><dc:subject>al2o3</dc:subject><dc:subject>sonos</dc:subject><dc:subject>nc</dc:subject><dc:subject>component</dc:subject><dc:subject>metal nanocrystal</dc:subject><dc:subject>flash memory</dc:subject><dc:subject>mlc</dc:subject><dc:subject>reliability</dc:subject><dc:description>Large memory window (6-9V) program/erase (P/E) cycling endurance is studied for evaluating their suitability for MLC operation. Effect of NC area coverage and device size is evaluated using statistical method. Constant voltage stress (CVS) measurements and 2-D simulations are extensively used to evaluate the impact of carrier; type, fluence, and energy on the defect generation process in the gate stack. Degradation during P and E are isolated to allow individual optimization for improving the cycling reliability. P/E cycling endurance &gt;10(4) at 8V MW and &gt;2.5x10(3) at 9V MW are shown for first time in metal NC memory devices using the proposed distributed cycling scheme.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2011-10-24T22:51:56Z</dc:date><dc:date>2011-12-15T09:11:49Z</dc:date><dc:date>2011-10-24T22:51:56Z</dc:date><dc:date>2011-12-15T09:11:49Z</dc:date><dc:date>2010</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM,981-987</dc:identifier><dc:identifier>978-1-4244-5431-0</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/IRPS.2010.5488690</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15535</dc:identifier><dc:identifier>http://hdl.handle.net/100/2308</dc:identifier><dc:source>International Reliability Physics Symposium,Monterey, CA,APR 10-14, 2011</dc:source><dc:language>English</dc:language></oai_dc:dc>