#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat May 27 14:56:08 2023
# Process ID: 199505
# Current directory: /home/g_robert/tmp_PSI/projet-info/processeur/processeur.runs/synth_1
# Command line: vivado -log CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl
# Log file: /home/g_robert/tmp_PSI/projet-info/processeur/processeur.runs/synth_1/CPU.vds
# Journal file: /home/g_robert/tmp_PSI/projet-info/processeur/processeur.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 199576 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1255.266 ; gain = 83.809 ; free physical = 109345 ; free virtual = 136987
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/CPU.vhd:40]
INFO: [Synth 8-3491] module 'registers' declared at '/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/registers.vhd:36' bound to instance 'REGS' of component 'registers' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/CPU.vhd:135]
INFO: [Synth 8-638] synthesizing module 'registers' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/registers.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'registers' (1#1) [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/registers.vhd:49]
INFO: [Synth 8-3491] module 'code_bench' declared at '/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/code_bench.vhd:36' bound to instance 'ASM' of component 'code_bench' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/CPU.vhd:144]
INFO: [Synth 8-638] synthesizing module 'code_bench' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/code_bench.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'code_bench' (2#1) [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/code_bench.vhd:50]
INFO: [Synth 8-3491] module 'compteur_8bits' declared at '/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/compteur_8bits.vhd:36' bound to instance 'CONT' of component 'compteur_8bits' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/CPU.vhd:155]
INFO: [Synth 8-638] synthesizing module 'compteur_8bits' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/compteur_8bits.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'compteur_8bits' (3#1) [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/compteur_8bits.vhd:46]
INFO: [Synth 8-3491] module 'sync' declared at '/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/sync.vhd:36' bound to instance 'LIDI' of component 'sync' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/CPU.vhd:165]
INFO: [Synth 8-638] synthesizing module 'sync' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/sync.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'sync' (4#1) [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/sync.vhd:44]
INFO: [Synth 8-3491] module 'MUX_DI' declared at '/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/MUX_DI.vhd:34' bound to instance 'DI_MUX' of component 'MUX_DI' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/CPU.vhd:177]
INFO: [Synth 8-638] synthesizing module 'MUX_DI' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/MUX_DI.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_DI' (5#1) [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/MUX_DI.vhd:42]
INFO: [Synth 8-3491] module 'LC_ALU' declared at '/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/LC_ALU.vhd:34' bound to instance 'ALU_LC' of component 'LC_ALU' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/CPU.vhd:183]
INFO: [Synth 8-638] synthesizing module 'LC_ALU' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/LC_ALU.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'LC_ALU' (6#1) [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/LC_ALU.vhd:41]
INFO: [Synth 8-3491] module 'ALU' declared at '/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/ALU.vhd:36' bound to instance 'UAL' of component 'ALU' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/CPU.vhd:187]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/ALU.vhd:48]
WARNING: [Synth 8-3848] Net N in module/entity ALU does not have driver. [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/ALU.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/ALU.vhd:48]
INFO: [Synth 8-3491] module 'MUX_EX' declared at '/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/MUX_EX.vhd:34' bound to instance 'EX_MUX' of component 'MUX_EX' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/CPU.vhd:196]
INFO: [Synth 8-638] synthesizing module 'MUX_EX' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/MUX_EX.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'MUX_EX' (8#1) [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/MUX_EX.vhd:43]
INFO: [Synth 8-3491] module 'sync' declared at '/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/sync.vhd:36' bound to instance 'DIEX' of component 'sync' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/CPU.vhd:203]
INFO: [Synth 8-3491] module 'sync' declared at '/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/sync.vhd:36' bound to instance 'EXMEM' of component 'sync' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/CPU.vhd:214]
INFO: [Synth 8-3491] module 'sync' declared at '/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/sync.vhd:36' bound to instance 'MEMRE' of component 'sync' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/CPU.vhd:225]
INFO: [Synth 8-3491] module 'LC' declared at '/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/LC.vhd:34' bound to instance 'writeback' of component 'LC' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/CPU.vhd:236]
INFO: [Synth 8-638] synthesizing module 'LC' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/LC.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LC' (9#1) [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/LC.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'CPU' (10#1) [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/CPU.vhd:40]
WARNING: [Synth 8-3331] design ALU has unconnected port N
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1299.891 ; gain = 128.434 ; free physical = 109357 ; free virtual = 136999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1299.891 ; gain = 128.434 ; free physical = 109358 ; free virtual = 137001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1307.895 ; gain = 136.438 ; free physical = 109357 ; free virtual = 136999
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "regs_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/compteur_8bits.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'aux_reg' [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/ALU.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1323.910 ; gain = 152.453 ; free physical = 109347 ; free virtual = 136989
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 33    
+---Muxes : 
	 257 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
Module code_bench 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	 257 Input     32 Bit        Muxes := 1     
Module compteur_8bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module LC_ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MUX_EX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element EXMEM/C_OUT_reg was removed.  [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/sync.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element MEMRE/C_OUT_reg was removed.  [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/sync.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'LIDI/C_OUT_reg' and it is trimmed from '8' to '4' bits. [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/sync.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'MEMRE/A_OUT_reg' and it is trimmed from '8' to '4' bits. [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/sync.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'EXMEM/A_OUT_reg' and it is trimmed from '8' to '4' bits. [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/sync.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'DIEX/A_OUT_reg' and it is trimmed from '8' to '4' bits. [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/sync.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'LIDI/A_OUT_reg' and it is trimmed from '8' to '4' bits. [/home/g_robert/tmp_PSI/projet-info/processeur/processeur.srcs/sources_1/new/sync.vhd:49]
WARNING: [Synth 8-3332] Sequential element (UAL/aux_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (UAL/aux_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (UAL/aux_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (UAL/aux_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (UAL/aux_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (UAL/aux_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (UAL/aux_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (UAL/aux_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (UAL/aux_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (UAL/aux_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (UAL/aux_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (UAL/aux_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (UAL/aux_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (UAL/aux_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (UAL/aux_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (UAL/aux_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (ASM/OUTPUT_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (LIDI/A_OUT_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (LIDI/A_OUT_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (LIDI/A_OUT_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (LIDI/A_OUT_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (DIEX/A_OUT_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (DIEX/A_OUT_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (DIEX/A_OUT_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (DIEX/A_OUT_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXMEM/A_OUT_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXMEM/A_OUT_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXMEM/A_OUT_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXMEM/A_OUT_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MEMRE/A_OUT_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MEMRE/A_OUT_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MEMRE/A_OUT_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MEMRE/A_OUT_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (LIDI/B_OUT_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (LIDI/B_OUT_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (LIDI/B_OUT_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (LIDI/B_OUT_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (LIDI/B_OUT_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (LIDI/B_OUT_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (LIDI/B_OUT_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (LIDI/B_OUT_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXMEM/B_OUT_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXMEM/B_OUT_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXMEM/B_OUT_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXMEM/B_OUT_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXMEM/B_OUT_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXMEM/B_OUT_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXMEM/B_OUT_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXMEM/B_OUT_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MEMRE/B_OUT_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MEMRE/B_OUT_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MEMRE/B_OUT_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MEMRE/B_OUT_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MEMRE/B_OUT_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MEMRE/B_OUT_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MEMRE/B_OUT_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (MEMRE/B_OUT_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (REGS/regs_reg[0][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (REGS/regs_reg[0][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (REGS/regs_reg[0][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (REGS/regs_reg[0][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (REGS/regs_reg[0][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (REGS/regs_reg[0][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (REGS/regs_reg[0][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (REGS/regs_reg[0][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (REGS/regs_reg[1][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (REGS/regs_reg[1][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (REGS/regs_reg[1][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (REGS/regs_reg[1][4]) is unused and will be removed from module CPU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1413.996 ; gain = 242.539 ; free physical = 109157 ; free virtual = 136809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1413.996 ; gain = 242.539 ; free physical = 109157 ; free virtual = 136810
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1413.996 ; gain = 242.539 ; free physical = 109157 ; free virtual = 136810
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1413.996 ; gain = 242.539 ; free physical = 109157 ; free virtual = 136809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1413.996 ; gain = 242.539 ; free physical = 109157 ; free virtual = 136809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1413.996 ; gain = 242.539 ; free physical = 109157 ; free virtual = 136809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1413.996 ; gain = 242.539 ; free physical = 109157 ; free virtual = 136809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1413.996 ; gain = 242.539 ; free physical = 109157 ; free virtual = 136809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1413.996 ; gain = 242.539 ; free physical = 109157 ; free virtual = 136809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1413.996 ; gain = 242.539 ; free physical = 109157 ; free virtual = 136809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 278 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1413.996 ; gain = 242.539 ; free physical = 109157 ; free virtual = 136809
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1414.004 ; gain = 242.539 ; free physical = 109157 ; free virtual = 136809
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1498.020 ; gain = 338.207 ; free physical = 109119 ; free virtual = 136776
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/g_robert/tmp_PSI/projet-info/processeur/processeur.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1522.031 ; gain = 0.000 ; free physical = 109119 ; free virtual = 136777
INFO: [Common 17-206] Exiting Vivado at Sat May 27 14:56:49 2023...
