/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:54:21 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_aud_fmm_ms_ctrl.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 7:47p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_AUD_FMM_MS_CTRL_H__
#define BCHP_AUD_FMM_MS_CTRL_H__

/***************************************************************************
 *AUD_FMM_MS_CTRL - FMM-MS Control
 ***************************************************************************/
#define BCHP_AUD_FMM_MS_CTRL_STRM_ENA            0x0061c000 /* Stream enable */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_BYPASS         0x0061c004 /* Microsequencer bypass control */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_CTRL           0x0061c008 /* Microsequencer execution control */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_STATUS         0x0061c00c /* Microsequencer processor status */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG            0x0061c010 /* Microsequencer Message */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_SET        0x0061c014 /* Message Set Register */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_CLEAR      0x0061c018 /* Message Set Register */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_FLAGS          0x0061c01c /* Microsequencer Flags */
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0      0x0061c020 /* Stream 0 hardware SPDIF configuration */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0    0x0061c024 /* Stream 0 hardware channel status bits lower */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_0    0x0061c028 /* Stream 0 hardware channel status bits upper */
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1      0x0061c030 /* Stream 1 hardware SPDIF configuration */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1    0x0061c034 /* Stream 1 hardware channel status bits lower */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_1    0x0061c038 /* Stream 1 hardware channel status bits upper */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0    0x0061c800 /* Stream Control 0 */
#define BCHP_AUD_FMM_MS_CTRL_FW_RAMP_AMOUNT_0    0x0061c804 /* Underflow Ramp Amount 0 */
#define BCHP_AUD_FMM_MS_CTRL_FW_CBIT_CTRL_0      0x0061c808 /* Stream 0 channel status control */
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0          0x0061c80c /* Stream 0 pause/null burst control */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1    0x0061c848 /* Stream Control 1 */
#define BCHP_AUD_FMM_MS_CTRL_FW_RAMP_AMOUNT_1    0x0061c84c /* Underflow Ramp Amount 1 */
#define BCHP_AUD_FMM_MS_CTRL_FW_CBIT_CTRL_1      0x0061c850 /* Stream 1 channel status control */
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1          0x0061c854 /* Stream 1 pause/null burst control */
#define BCHP_AUD_FMM_MS_CTRL_FW_VERSION          0x0061c920 /* Microsequencer firmware version */

/***************************************************************************
 *STRM_ENA - Stream enable
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: STRM_ENA :: reserved0 [31:02] */
#define BCHP_AUD_FMM_MS_CTRL_STRM_ENA_reserved0_MASK               0xfffffffc
#define BCHP_AUD_FMM_MS_CTRL_STRM_ENA_reserved0_SHIFT              2

/* AUD_FMM_MS_CTRL :: STRM_ENA :: STREAM1_ENA [01:01] */
#define BCHP_AUD_FMM_MS_CTRL_STRM_ENA_STREAM1_ENA_MASK             0x00000002
#define BCHP_AUD_FMM_MS_CTRL_STRM_ENA_STREAM1_ENA_SHIFT            1
#define BCHP_AUD_FMM_MS_CTRL_STRM_ENA_STREAM1_ENA_Enable           1
#define BCHP_AUD_FMM_MS_CTRL_STRM_ENA_STREAM1_ENA_Disable          0

/* AUD_FMM_MS_CTRL :: STRM_ENA :: STREAM0_ENA [00:00] */
#define BCHP_AUD_FMM_MS_CTRL_STRM_ENA_STREAM0_ENA_MASK             0x00000001
#define BCHP_AUD_FMM_MS_CTRL_STRM_ENA_STREAM0_ENA_SHIFT            0
#define BCHP_AUD_FMM_MS_CTRL_STRM_ENA_STREAM0_ENA_Enable           1
#define BCHP_AUD_FMM_MS_CTRL_STRM_ENA_STREAM0_ENA_Disable          0

/***************************************************************************
 *USEQ_BYPASS - Microsequencer bypass control
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: USEQ_BYPASS :: reserved0 [31:02] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_BYPASS_reserved0_MASK            0xfffffffc
#define BCHP_AUD_FMM_MS_CTRL_USEQ_BYPASS_reserved0_SHIFT           2

/* AUD_FMM_MS_CTRL :: USEQ_BYPASS :: STREAM1 [01:01] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_BYPASS_STREAM1_MASK              0x00000002
#define BCHP_AUD_FMM_MS_CTRL_USEQ_BYPASS_STREAM1_SHIFT             1
#define BCHP_AUD_FMM_MS_CTRL_USEQ_BYPASS_STREAM1_Bypass            1
#define BCHP_AUD_FMM_MS_CTRL_USEQ_BYPASS_STREAM1_No_bypass         0

/* AUD_FMM_MS_CTRL :: USEQ_BYPASS :: STREAM0 [00:00] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_BYPASS_STREAM0_MASK              0x00000001
#define BCHP_AUD_FMM_MS_CTRL_USEQ_BYPASS_STREAM0_SHIFT             0
#define BCHP_AUD_FMM_MS_CTRL_USEQ_BYPASS_STREAM0_Bypass            1
#define BCHP_AUD_FMM_MS_CTRL_USEQ_BYPASS_STREAM0_No_bypass         0

/***************************************************************************
 *USEQ_CTRL - Microsequencer execution control
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: USEQ_CTRL :: reserved0 [31:05] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_CTRL_reserved0_MASK              0xffffffe0
#define BCHP_AUD_FMM_MS_CTRL_USEQ_CTRL_reserved0_SHIFT             5

/* AUD_FMM_MS_CTRL :: USEQ_CTRL :: WAKE [04:04] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_CTRL_WAKE_MASK                   0x00000010
#define BCHP_AUD_FMM_MS_CTRL_USEQ_CTRL_WAKE_SHIFT                  4
#define BCHP_AUD_FMM_MS_CTRL_USEQ_CTRL_WAKE_Wake                   1
#define BCHP_AUD_FMM_MS_CTRL_USEQ_CTRL_WAKE_No_wake                0

/* AUD_FMM_MS_CTRL :: USEQ_CTRL :: reserved_for_eco1 [03:02] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_CTRL_reserved_for_eco1_MASK      0x0000000c
#define BCHP_AUD_FMM_MS_CTRL_USEQ_CTRL_reserved_for_eco1_SHIFT     2

/* AUD_FMM_MS_CTRL :: USEQ_CTRL :: CFG_CTRL [01:00] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_CTRL_CFG_CTRL_MASK               0x00000003
#define BCHP_AUD_FMM_MS_CTRL_USEQ_CTRL_CFG_CTRL_SHIFT              0
#define BCHP_AUD_FMM_MS_CTRL_USEQ_CTRL_CFG_CTRL_Configuration_bits 3
#define BCHP_AUD_FMM_MS_CTRL_USEQ_CTRL_CFG_CTRL_Instruction_memory 2
#define BCHP_AUD_FMM_MS_CTRL_USEQ_CTRL_CFG_CTRL_Reserved           1
#define BCHP_AUD_FMM_MS_CTRL_USEQ_CTRL_CFG_CTRL_No_external_access 0

/***************************************************************************
 *USEQ_STATUS - Microsequencer processor status
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: USEQ_STATUS :: reserved0 [31:18] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_STATUS_reserved0_MASK            0xfffc0000
#define BCHP_AUD_FMM_MS_CTRL_USEQ_STATUS_reserved0_SHIFT           18

/* AUD_FMM_MS_CTRL :: USEQ_STATUS :: ILLEGAL_FLAG [17:17] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_STATUS_ILLEGAL_FLAG_MASK         0x00020000
#define BCHP_AUD_FMM_MS_CTRL_USEQ_STATUS_ILLEGAL_FLAG_SHIFT        17

/* AUD_FMM_MS_CTRL :: USEQ_STATUS :: WAIT_FLAG [16:16] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_STATUS_WAIT_FLAG_MASK            0x00010000
#define BCHP_AUD_FMM_MS_CTRL_USEQ_STATUS_WAIT_FLAG_SHIFT           16

/* AUD_FMM_MS_CTRL :: USEQ_STATUS :: reserved1 [15:09] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_STATUS_reserved1_MASK            0x0000fe00
#define BCHP_AUD_FMM_MS_CTRL_USEQ_STATUS_reserved1_SHIFT           9

/* AUD_FMM_MS_CTRL :: USEQ_STATUS :: PC [08:00] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_STATUS_PC_MASK                   0x000001ff
#define BCHP_AUD_FMM_MS_CTRL_USEQ_STATUS_PC_SHIFT                  0

/***************************************************************************
 *USEQ_MSG - Microsequencer Message
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: USEQ_MSG :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_reserved0_MASK               0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_reserved0_SHIFT              16

/* AUD_FMM_MS_CTRL :: USEQ_MSG :: STREAM1 [15:08] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_STREAM1_MASK                 0x0000ff00
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_STREAM1_SHIFT                8

/* AUD_FMM_MS_CTRL :: USEQ_MSG :: STREAM0 [07:00] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_STREAM0_MASK                 0x000000ff
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_STREAM0_SHIFT                0

/***************************************************************************
 *USEQ_MSG_SET - Message Set Register
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: USEQ_MSG_SET :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_SET_reserved0_MASK           0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_SET_reserved0_SHIFT          16

/* AUD_FMM_MS_CTRL :: USEQ_MSG_SET :: STREAM1 [15:08] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_SET_STREAM1_MASK             0x0000ff00
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_SET_STREAM1_SHIFT            8

/* AUD_FMM_MS_CTRL :: USEQ_MSG_SET :: STREAM0 [07:00] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_SET_STREAM0_MASK             0x000000ff
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_SET_STREAM0_SHIFT            0

/***************************************************************************
 *USEQ_MSG_CLEAR - Message Set Register
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: USEQ_MSG_CLEAR :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_CLEAR_reserved0_MASK         0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_CLEAR_reserved0_SHIFT        16

/* AUD_FMM_MS_CTRL :: USEQ_MSG_CLEAR :: STREAM1 [15:08] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_CLEAR_STREAM1_MASK           0x0000ff00
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_CLEAR_STREAM1_SHIFT          8

/* AUD_FMM_MS_CTRL :: USEQ_MSG_CLEAR :: STREAM0 [07:00] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_CLEAR_STREAM0_MASK           0x000000ff
#define BCHP_AUD_FMM_MS_CTRL_USEQ_MSG_CLEAR_STREAM0_SHIFT          0

/***************************************************************************
 *USEQ_FLAGS - Microsequencer Flags
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: USEQ_FLAGS :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_FLAGS_reserved0_MASK             0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_USEQ_FLAGS_reserved0_SHIFT            16

/* AUD_FMM_MS_CTRL :: USEQ_FLAGS :: STREAM1 [15:08] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_FLAGS_STREAM1_MASK               0x0000ff00
#define BCHP_AUD_FMM_MS_CTRL_USEQ_FLAGS_STREAM1_SHIFT              8

/* AUD_FMM_MS_CTRL :: USEQ_FLAGS :: STREAM0 [07:00] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_FLAGS_STREAM0_MASK               0x000000ff
#define BCHP_AUD_FMM_MS_CTRL_USEQ_FLAGS_STREAM0_SHIFT              0

/***************************************************************************
 *HW_SPDIF_CFG_0 - Stream 0 hardware SPDIF configuration
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: HW_SPDIF_CFG_0 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_reserved0_MASK         0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_reserved0_SHIFT        16

/* AUD_FMM_MS_CTRL :: HW_SPDIF_CFG_0 :: CP_TOGGLE_RATE [15:08] */
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_CP_TOGGLE_RATE_MASK    0x0000ff00
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_CP_TOGGLE_RATE_SHIFT   8

/* AUD_FMM_MS_CTRL :: HW_SPDIF_CFG_0 :: DITHER_WIDTH [07:04] */
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_DITHER_WIDTH_MASK      0x000000f0
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_DITHER_WIDTH_SHIFT     4
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_DITHER_WIDTH_RES_16    0
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_DITHER_WIDTH_RES_17    1
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_DITHER_WIDTH_RES_18    2
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_DITHER_WIDTH_RES_19    3
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_DITHER_WIDTH_RES_20    4
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_DITHER_WIDTH_RES_21    5
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_DITHER_WIDTH_RES_22    6
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_DITHER_WIDTH_RES_23    7
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_DITHER_WIDTH_RES_24    8

/* AUD_FMM_MS_CTRL :: HW_SPDIF_CFG_0 :: DITHER_ENA [03:03] */
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_DITHER_ENA_MASK        0x00000008
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_DITHER_ENA_SHIFT       3
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_DITHER_ENA_Enable      1
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_DITHER_ENA_Disable     0

/* AUD_FMM_MS_CTRL :: HW_SPDIF_CFG_0 :: HOLD_CSTAT [02:02] */
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_HOLD_CSTAT_MASK        0x00000004
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_HOLD_CSTAT_SHIFT       2
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_HOLD_CSTAT_Hold        1
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_HOLD_CSTAT_Update      0

/* AUD_FMM_MS_CTRL :: HW_SPDIF_CFG_0 :: VALIDITY [01:01] */
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_VALIDITY_MASK          0x00000002
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_VALIDITY_SHIFT         1

/* AUD_FMM_MS_CTRL :: HW_SPDIF_CFG_0 :: ENABLE [00:00] */
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_ENABLE_MASK            0x00000001
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_ENABLE_SHIFT           0
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_ENABLE_Enable          1
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_0_ENABLE_Disable         0

/***************************************************************************
 *HW_CHANSTAT_LO_0 - Stream 0 hardware channel status bits lower
 ***************************************************************************/
/* union - case PCM [31:00] */
/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: PCM :: BITS_31_to_30 [31:30] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_BITS_31_to_30_MASK 0xc0000000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_BITS_31_to_30_SHIFT 30

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: PCM :: ACCURACY [29:28] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_ACCURACY_MASK    0x30000000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_ACCURACY_SHIFT   28

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: PCM :: FREQ [27:24] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_FREQ_MASK        0x0f000000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_FREQ_SHIFT       24

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: PCM :: CHANNUM_LEFT [23:20] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_CHANNUM_LEFT_MASK 0x00f00000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_CHANNUM_LEFT_SHIFT 20

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: PCM :: SOURCE [19:16] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_SOURCE_MASK      0x000f0000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_SOURCE_SHIFT     16

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: PCM :: CATEGORY [15:08] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_CATEGORY_MASK    0x0000ff00
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_CATEGORY_SHIFT   8

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: PCM :: CMODE [07:06] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_CMODE_MASK       0x000000c0
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_CMODE_SHIFT      6

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: PCM :: EMPH [05:03] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_EMPH_MASK        0x00000038
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_EMPH_SHIFT       3

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: PCM :: CP [02:02] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_CP_MASK          0x00000004
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_CP_SHIFT         2

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: PCM :: COMP_LIN [01:01] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_COMP_LIN_MASK    0x00000002
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_COMP_LIN_SHIFT   1

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: PCM :: PRO_CONS [00:00] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_PRO_CONS_MASK    0x00000001
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_PCM_PRO_CONS_SHIFT   0

/* union - case Compressed [31:00] */
/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: Compressed :: BITS_31_to_30 [31:30] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_BITS_31_to_30_MASK 0xc0000000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_BITS_31_to_30_SHIFT 30

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: Compressed :: ACCURACY [29:28] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_ACCURACY_MASK 0x30000000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_ACCURACY_SHIFT 28

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: Compressed :: FREQ [27:24] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_FREQ_MASK 0x0f000000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_FREQ_SHIFT 24

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: Compressed :: CHANNUM_LEFT [23:20] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_CHANNUM_LEFT_MASK 0x00f00000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_CHANNUM_LEFT_SHIFT 20

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: Compressed :: SOURCE [19:16] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_SOURCE_MASK 0x000f0000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_SOURCE_SHIFT 16

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: Compressed :: CATEGORY [15:08] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_CATEGORY_MASK 0x0000ff00
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_CATEGORY_SHIFT 8

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: Compressed :: CMODE [07:06] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_CMODE_MASK 0x000000c0
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_CMODE_SHIFT 6

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: Compressed :: EMPH [05:03] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_EMPH_MASK 0x00000038
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_EMPH_SHIFT 3

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: Compressed :: CP [02:02] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_CP_MASK   0x00000004
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_CP_SHIFT  2

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: Compressed :: COMP_LIN [01:01] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_COMP_LIN_MASK 0x00000002
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_COMP_LIN_SHIFT 1

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: Compressed :: PRO_CONS [00:00] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_PRO_CONS_MASK 0x00000001
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Compressed_PRO_CONS_SHIFT 0

/* union - case Raw [31:00] */
/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_0 :: Raw :: BITS_31_to_0 [31:00] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Raw_BITS_31_to_0_MASK 0xffffffff
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_0_Raw_BITS_31_to_0_SHIFT 0

/***************************************************************************
 *HW_CHANSTAT_HI_0 - Stream 0 hardware channel status bits upper
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_HI_0 :: CHANNUM_RIGHT [31:28] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_0_CHANNUM_RIGHT_MASK   0xf0000000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_0_CHANNUM_RIGHT_SHIFT  28

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_HI_0 :: reserved0 [27:10] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_0_reserved0_MASK       0x0ffffc00
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_0_reserved0_SHIFT      10

/* union - case PCM [09:00] */
/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_HI_0 :: PCM :: CGMS_A [09:08] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_0_PCM_CGMS_A_MASK      0x00000300
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_0_PCM_CGMS_A_SHIFT     8

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_HI_0 :: PCM :: ORIG_FREQ [07:04] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_0_PCM_ORIG_FREQ_MASK   0x000000f0
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_0_PCM_ORIG_FREQ_SHIFT  4

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_HI_0 :: PCM :: LENGTH [03:01] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_0_PCM_LENGTH_MASK      0x0000000e
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_0_PCM_LENGTH_SHIFT     1

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_HI_0 :: PCM :: MAX_LEN [00:00] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_0_PCM_MAX_LEN_MASK     0x00000001
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_0_PCM_MAX_LEN_SHIFT    0

/* union - case Compressed [09:00] */
/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_HI_0 :: Compressed :: BITS_41_to_32 [09:00] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_0_Compressed_BITS_41_to_32_MASK 0x000003ff
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_0_Compressed_BITS_41_to_32_SHIFT 0

/* union - case Raw [09:00] */
/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_HI_0 :: Raw :: BITS_41_to_32 [09:00] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_0_Raw_BITS_41_to_32_MASK 0x000003ff
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_0_Raw_BITS_41_to_32_SHIFT 0

/***************************************************************************
 *HW_SPDIF_CFG_1 - Stream 1 hardware SPDIF configuration
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: HW_SPDIF_CFG_1 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_reserved0_MASK         0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_reserved0_SHIFT        16

/* AUD_FMM_MS_CTRL :: HW_SPDIF_CFG_1 :: CP_TOGGLE_RATE [15:08] */
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_CP_TOGGLE_RATE_MASK    0x0000ff00
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_CP_TOGGLE_RATE_SHIFT   8

/* AUD_FMM_MS_CTRL :: HW_SPDIF_CFG_1 :: DITHER_WIDTH [07:04] */
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_DITHER_WIDTH_MASK      0x000000f0
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_DITHER_WIDTH_SHIFT     4
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_DITHER_WIDTH_RES_16    0
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_DITHER_WIDTH_RES_17    1
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_DITHER_WIDTH_RES_18    2
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_DITHER_WIDTH_RES_19    3
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_DITHER_WIDTH_RES_20    4
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_DITHER_WIDTH_RES_21    5
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_DITHER_WIDTH_RES_22    6
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_DITHER_WIDTH_RES_23    7
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_DITHER_WIDTH_RES_24    8

/* AUD_FMM_MS_CTRL :: HW_SPDIF_CFG_1 :: DITHER_ENA [03:03] */
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_DITHER_ENA_MASK        0x00000008
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_DITHER_ENA_SHIFT       3
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_DITHER_ENA_Enable      1
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_DITHER_ENA_Disable     0

/* AUD_FMM_MS_CTRL :: HW_SPDIF_CFG_1 :: HOLD_CSTAT [02:02] */
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_HOLD_CSTAT_MASK        0x00000004
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_HOLD_CSTAT_SHIFT       2
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_HOLD_CSTAT_Hold        1
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_HOLD_CSTAT_Update      0

/* AUD_FMM_MS_CTRL :: HW_SPDIF_CFG_1 :: VALIDITY [01:01] */
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_VALIDITY_MASK          0x00000002
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_VALIDITY_SHIFT         1

/* AUD_FMM_MS_CTRL :: HW_SPDIF_CFG_1 :: ENABLE [00:00] */
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_ENABLE_MASK            0x00000001
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_ENABLE_SHIFT           0
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_ENABLE_Enable          1
#define BCHP_AUD_FMM_MS_CTRL_HW_SPDIF_CFG_1_ENABLE_Disable         0

/***************************************************************************
 *HW_CHANSTAT_LO_1 - Stream 1 hardware channel status bits lower
 ***************************************************************************/
/* union - case PCM [31:00] */
/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: PCM :: BITS_31_to_30 [31:30] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_BITS_31_to_30_MASK 0xc0000000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_BITS_31_to_30_SHIFT 30

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: PCM :: ACCURACY [29:28] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_ACCURACY_MASK    0x30000000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_ACCURACY_SHIFT   28

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: PCM :: FREQ [27:24] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_FREQ_MASK        0x0f000000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_FREQ_SHIFT       24

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: PCM :: CHANNUM_LEFT [23:20] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_CHANNUM_LEFT_MASK 0x00f00000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_CHANNUM_LEFT_SHIFT 20

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: PCM :: SOURCE [19:16] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_SOURCE_MASK      0x000f0000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_SOURCE_SHIFT     16

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: PCM :: CATEGORY [15:08] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_CATEGORY_MASK    0x0000ff00
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_CATEGORY_SHIFT   8

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: PCM :: CMODE [07:06] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_CMODE_MASK       0x000000c0
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_CMODE_SHIFT      6

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: PCM :: EMPH [05:03] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_EMPH_MASK        0x00000038
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_EMPH_SHIFT       3

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: PCM :: CP [02:02] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_CP_MASK          0x00000004
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_CP_SHIFT         2

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: PCM :: COMP_LIN [01:01] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_COMP_LIN_MASK    0x00000002
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_COMP_LIN_SHIFT   1

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: PCM :: PRO_CONS [00:00] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_PRO_CONS_MASK    0x00000001
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_PCM_PRO_CONS_SHIFT   0

/* union - case Compressed [31:00] */
/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: Compressed :: BITS_31_to_30 [31:30] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_BITS_31_to_30_MASK 0xc0000000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_BITS_31_to_30_SHIFT 30

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: Compressed :: ACCURACY [29:28] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_ACCURACY_MASK 0x30000000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_ACCURACY_SHIFT 28

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: Compressed :: FREQ [27:24] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_FREQ_MASK 0x0f000000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_FREQ_SHIFT 24

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: Compressed :: CHANNUM_LEFT [23:20] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_CHANNUM_LEFT_MASK 0x00f00000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_CHANNUM_LEFT_SHIFT 20

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: Compressed :: SOURCE [19:16] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_SOURCE_MASK 0x000f0000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_SOURCE_SHIFT 16

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: Compressed :: CATEGORY [15:08] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_CATEGORY_MASK 0x0000ff00
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_CATEGORY_SHIFT 8

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: Compressed :: CMODE [07:06] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_CMODE_MASK 0x000000c0
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_CMODE_SHIFT 6

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: Compressed :: EMPH [05:03] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_EMPH_MASK 0x00000038
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_EMPH_SHIFT 3

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: Compressed :: CP [02:02] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_CP_MASK   0x00000004
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_CP_SHIFT  2

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: Compressed :: COMP_LIN [01:01] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_COMP_LIN_MASK 0x00000002
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_COMP_LIN_SHIFT 1

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: Compressed :: PRO_CONS [00:00] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_PRO_CONS_MASK 0x00000001
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Compressed_PRO_CONS_SHIFT 0

/* union - case Raw [31:00] */
/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_LO_1 :: Raw :: BITS_31_to_0 [31:00] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Raw_BITS_31_to_0_MASK 0xffffffff
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_LO_1_Raw_BITS_31_to_0_SHIFT 0

/***************************************************************************
 *HW_CHANSTAT_HI_1 - Stream 1 hardware channel status bits upper
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_HI_1 :: CHANNUM_RIGHT [31:28] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_1_CHANNUM_RIGHT_MASK   0xf0000000
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_1_CHANNUM_RIGHT_SHIFT  28

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_HI_1 :: reserved0 [27:10] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_1_reserved0_MASK       0x0ffffc00
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_1_reserved0_SHIFT      10

/* union - case PCM [09:00] */
/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_HI_1 :: PCM :: CGMS_A [09:08] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_1_PCM_CGMS_A_MASK      0x00000300
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_1_PCM_CGMS_A_SHIFT     8

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_HI_1 :: PCM :: ORIG_FREQ [07:04] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_1_PCM_ORIG_FREQ_MASK   0x000000f0
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_1_PCM_ORIG_FREQ_SHIFT  4

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_HI_1 :: PCM :: LENGTH [03:01] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_1_PCM_LENGTH_MASK      0x0000000e
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_1_PCM_LENGTH_SHIFT     1

/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_HI_1 :: PCM :: MAX_LEN [00:00] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_1_PCM_MAX_LEN_MASK     0x00000001
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_1_PCM_MAX_LEN_SHIFT    0

/* union - case Compressed [09:00] */
/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_HI_1 :: Compressed :: BITS_41_to_32 [09:00] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_1_Compressed_BITS_41_to_32_MASK 0x000003ff
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_1_Compressed_BITS_41_to_32_SHIFT 0

/* union - case Raw [09:00] */
/* AUD_FMM_MS_CTRL :: HW_CHANSTAT_HI_1 :: Raw :: BITS_41_to_32 [09:00] */
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_1_Raw_BITS_41_to_32_MASK 0x000003ff
#define BCHP_AUD_FMM_MS_CTRL_HW_CHANSTAT_HI_1_Raw_BITS_41_to_32_SHIFT 0

/***************************************************************************
 *FW_STREAM_CTRL_0 - Stream Control 0
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_0 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_reserved0_MASK       0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_reserved0_SHIFT      16

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_0 :: RESERVED [15:11] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_RESERVED_MASK        0x0000f800
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_RESERVED_SHIFT       11

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_0 :: CSTAT_ONLY [10:10] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_CSTAT_ONLY_MASK      0x00000400
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_CSTAT_ONLY_SHIFT     10
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_CSTAT_ONLY_Enable    1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_CSTAT_ONLY_Disable   0

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_0 :: OVERWRITE_DATA [09:09] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_OVERWRITE_DATA_MASK  0x00000200
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_OVERWRITE_DATA_SHIFT 9
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_OVERWRITE_DATA_Enable 1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_OVERWRITE_DATA_Disable 0

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_0 :: DITHER_ENA [08:08] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_DITHER_ENA_MASK      0x00000100
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_DITHER_ENA_SHIFT     8
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_DITHER_ENA_Enable    1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_DITHER_ENA_Disable   0

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_0 :: CHAN_OVERRIDE [07:07] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_CHAN_OVERRIDE_MASK   0x00000080
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_CHAN_OVERRIDE_SHIFT  7
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_CHAN_OVERRIDE_Override 1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_CHAN_OVERRIDE_Use_CBit_buffer 0

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_0 :: VALIDITY [06:06] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_VALIDITY_MASK        0x00000040
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_VALIDITY_SHIFT       6

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_0 :: COMP_OR_LINEAR [05:05] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_COMP_OR_LINEAR_MASK  0x00000020
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_COMP_OR_LINEAR_SHIFT 5
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_COMP_OR_LINEAR_Compressed 1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_COMP_OR_LINEAR_Linear 0

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_0 :: SPDIF_OR_PCM [04:04] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_SPDIF_OR_PCM_MASK    0x00000010
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_SPDIF_OR_PCM_SHIFT   4
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_SPDIF_OR_PCM_SPDIF   1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_SPDIF_OR_PCM_PCM     0

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_0 :: FLUSH_ON_UFLOW [03:03] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_FLUSH_ON_UFLOW_MASK  0x00000008
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_FLUSH_ON_UFLOW_SHIFT 3
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_FLUSH_ON_UFLOW_Enable 1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_FLUSH_ON_UFLOW_Disable 0

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_0 :: INSERT_ON_UFLOW [02:02] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_INSERT_ON_UFLOW_MASK 0x00000004
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_INSERT_ON_UFLOW_SHIFT 2
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_INSERT_ON_UFLOW_Insert 1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_INSERT_ON_UFLOW_Wait 0

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_0 :: INSERT_WHEN_DISA [01:01] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_INSERT_WHEN_DISA_MASK 0x00000002
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_INSERT_WHEN_DISA_SHIFT 1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_INSERT_WHEN_DISA_Insert 1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_INSERT_WHEN_DISA_No_Insert 0

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_0 :: STREAM_ENA [00:00] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_STREAM_ENA_MASK      0x00000001
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_STREAM_ENA_SHIFT     0
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_STREAM_ENA_Enable    1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_0_STREAM_ENA_Disable   0

/***************************************************************************
 *FW_RAMP_AMOUNT_0 - Underflow Ramp Amount 0
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: FW_RAMP_AMOUNT_0 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_FW_RAMP_AMOUNT_0_reserved0_MASK       0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_FW_RAMP_AMOUNT_0_reserved0_SHIFT      16

/* AUD_FMM_MS_CTRL :: FW_RAMP_AMOUNT_0 :: STEPSIZE [15:00] */
#define BCHP_AUD_FMM_MS_CTRL_FW_RAMP_AMOUNT_0_STEPSIZE_MASK        0x0000ffff
#define BCHP_AUD_FMM_MS_CTRL_FW_RAMP_AMOUNT_0_STEPSIZE_SHIFT       0

/***************************************************************************
 *FW_CBIT_CTRL_0 - Stream 0 channel status control
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: FW_CBIT_CTRL_0 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_FW_CBIT_CTRL_0_reserved0_MASK         0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_FW_CBIT_CTRL_0_reserved0_SHIFT        16

/* AUD_FMM_MS_CTRL :: FW_CBIT_CTRL_0 :: CP_TOGGLE_RATE [15:08] */
#define BCHP_AUD_FMM_MS_CTRL_FW_CBIT_CTRL_0_CP_TOGGLE_RATE_MASK    0x0000ff00
#define BCHP_AUD_FMM_MS_CTRL_FW_CBIT_CTRL_0_CP_TOGGLE_RATE_SHIFT   8

/* AUD_FMM_MS_CTRL :: FW_CBIT_CTRL_0 :: OFFSET [07:00] */
#define BCHP_AUD_FMM_MS_CTRL_FW_CBIT_CTRL_0_OFFSET_MASK            0x000000ff
#define BCHP_AUD_FMM_MS_CTRL_FW_CBIT_CTRL_0_OFFSET_SHIFT           0

/***************************************************************************
 *FW_BURST_0 - Stream 0 pause/null burst control
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: FW_BURST_0 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_reserved0_MASK             0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_reserved0_SHIFT            16

/* AUD_FMM_MS_CTRL :: FW_BURST_0 :: RESERVED [15:06] */
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_RESERVED_MASK              0x0000ffc0
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_RESERVED_SHIFT             6

/* AUD_FMM_MS_CTRL :: FW_BURST_0 :: STOP [05:05] */
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_STOP_MASK                  0x00000020
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_STOP_SHIFT                 5
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_STOP_Enable                1
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_STOP_Disable               0

/* AUD_FMM_MS_CTRL :: FW_BURST_0 :: TYPE [04:04] */
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_TYPE_MASK                  0x00000010
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_TYPE_SHIFT                 4
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_TYPE_Null                  0
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_TYPE_Pause                 1

/* AUD_FMM_MS_CTRL :: FW_BURST_0 :: REP_PERIOD [03:00] */
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_REP_PERIOD_MASK            0x0000000f
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_REP_PERIOD_SHIFT           0
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_REP_PERIOD_None            0
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_REP_PERIOD_PER_3           1
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_REP_PERIOD_PER_32          5
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_REP_PERIOD_PER_64          6
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_REP_PERIOD_PER_1024        10
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_0_REP_PERIOD_PER_4096        12

/***************************************************************************
 *FW_RESERVED0_%i - Reserved
 ***************************************************************************/
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED0_i_ARRAY_BASE             0x0061c810
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED0_i_ARRAY_START            4
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED0_i_ARRAY_END              17
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED0_i_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *FW_RESERVED0_%i - Reserved
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: FW_RESERVED0_i :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED0_i_reserved0_MASK         0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED0_i_reserved0_SHIFT        16

/* AUD_FMM_MS_CTRL :: FW_RESERVED0_i :: RESERVED [15:00] */
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED0_i_RESERVED_MASK          0x0000ffff
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED0_i_RESERVED_SHIFT         0


/***************************************************************************
 *FW_STREAM_CTRL_1 - Stream Control 1
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_1 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_reserved0_MASK       0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_reserved0_SHIFT      16

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_1 :: RESERVED [15:11] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_RESERVED_MASK        0x0000f800
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_RESERVED_SHIFT       11

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_1 :: CSTAT_ONLY [10:10] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_CSTAT_ONLY_MASK      0x00000400
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_CSTAT_ONLY_SHIFT     10
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_CSTAT_ONLY_Enable    1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_CSTAT_ONLY_Disable   0

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_1 :: OVERWRITE_DATA [09:09] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_OVERWRITE_DATA_MASK  0x00000200
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_OVERWRITE_DATA_SHIFT 9
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_OVERWRITE_DATA_Enable 1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_OVERWRITE_DATA_Disable 0

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_1 :: DITHER_ENA [08:08] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_DITHER_ENA_MASK      0x00000100
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_DITHER_ENA_SHIFT     8
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_DITHER_ENA_Enable    1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_DITHER_ENA_Disable   0

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_1 :: CHAN_OVERRIDE [07:07] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_CHAN_OVERRIDE_MASK   0x00000080
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_CHAN_OVERRIDE_SHIFT  7
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_CHAN_OVERRIDE_Override 1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_CHAN_OVERRIDE_Use_CBit_buffer 0

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_1 :: VALIDITY [06:06] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_VALIDITY_MASK        0x00000040
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_VALIDITY_SHIFT       6

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_1 :: COMP_OR_LINEAR [05:05] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_COMP_OR_LINEAR_MASK  0x00000020
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_COMP_OR_LINEAR_SHIFT 5
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_COMP_OR_LINEAR_Compressed 1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_COMP_OR_LINEAR_Linear 0

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_1 :: SPDIF_OR_PCM [04:04] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_SPDIF_OR_PCM_MASK    0x00000010
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_SPDIF_OR_PCM_SHIFT   4
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_SPDIF_OR_PCM_SPDIF   1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_SPDIF_OR_PCM_PCM     0

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_1 :: FLUSH_ON_UFLOW [03:03] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_FLUSH_ON_UFLOW_MASK  0x00000008
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_FLUSH_ON_UFLOW_SHIFT 3
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_FLUSH_ON_UFLOW_Enable 1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_FLUSH_ON_UFLOW_Disable 0

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_1 :: INSERT_ON_UFLOW [02:02] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_INSERT_ON_UFLOW_MASK 0x00000004
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_INSERT_ON_UFLOW_SHIFT 2
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_INSERT_ON_UFLOW_Insert 1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_INSERT_ON_UFLOW_Wait 0

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_1 :: INSERT_WHEN_DISA [01:01] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_INSERT_WHEN_DISA_MASK 0x00000002
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_INSERT_WHEN_DISA_SHIFT 1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_INSERT_WHEN_DISA_Insert 1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_INSERT_WHEN_DISA_No_Insert 0

/* AUD_FMM_MS_CTRL :: FW_STREAM_CTRL_1 :: STREAM_ENA [00:00] */
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_STREAM_ENA_MASK      0x00000001
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_STREAM_ENA_SHIFT     0
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_STREAM_ENA_Enable    1
#define BCHP_AUD_FMM_MS_CTRL_FW_STREAM_CTRL_1_STREAM_ENA_Disable   0

/***************************************************************************
 *FW_RAMP_AMOUNT_1 - Underflow Ramp Amount 1
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: FW_RAMP_AMOUNT_1 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_FW_RAMP_AMOUNT_1_reserved0_MASK       0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_FW_RAMP_AMOUNT_1_reserved0_SHIFT      16

/* AUD_FMM_MS_CTRL :: FW_RAMP_AMOUNT_1 :: STEPSIZE [15:00] */
#define BCHP_AUD_FMM_MS_CTRL_FW_RAMP_AMOUNT_1_STEPSIZE_MASK        0x0000ffff
#define BCHP_AUD_FMM_MS_CTRL_FW_RAMP_AMOUNT_1_STEPSIZE_SHIFT       0

/***************************************************************************
 *FW_CBIT_CTRL_1 - Stream 1 channel status control
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: FW_CBIT_CTRL_1 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_FW_CBIT_CTRL_1_reserved0_MASK         0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_FW_CBIT_CTRL_1_reserved0_SHIFT        16

/* AUD_FMM_MS_CTRL :: FW_CBIT_CTRL_1 :: CP_TOGGLE_RATE [15:08] */
#define BCHP_AUD_FMM_MS_CTRL_FW_CBIT_CTRL_1_CP_TOGGLE_RATE_MASK    0x0000ff00
#define BCHP_AUD_FMM_MS_CTRL_FW_CBIT_CTRL_1_CP_TOGGLE_RATE_SHIFT   8

/* AUD_FMM_MS_CTRL :: FW_CBIT_CTRL_1 :: OFFSET [07:00] */
#define BCHP_AUD_FMM_MS_CTRL_FW_CBIT_CTRL_1_OFFSET_MASK            0x000000ff
#define BCHP_AUD_FMM_MS_CTRL_FW_CBIT_CTRL_1_OFFSET_SHIFT           0

/***************************************************************************
 *FW_BURST_1 - Stream 1 pause/null burst control
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: FW_BURST_1 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_reserved0_MASK             0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_reserved0_SHIFT            16

/* AUD_FMM_MS_CTRL :: FW_BURST_1 :: RESERVED [15:06] */
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_RESERVED_MASK              0x0000ffc0
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_RESERVED_SHIFT             6

/* AUD_FMM_MS_CTRL :: FW_BURST_1 :: STOP [05:05] */
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_STOP_MASK                  0x00000020
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_STOP_SHIFT                 5
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_STOP_Enable                1
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_STOP_Disable               0

/* AUD_FMM_MS_CTRL :: FW_BURST_1 :: TYPE [04:04] */
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_TYPE_MASK                  0x00000010
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_TYPE_SHIFT                 4
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_TYPE_Null                  0
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_TYPE_Pause                 1

/* AUD_FMM_MS_CTRL :: FW_BURST_1 :: REP_PERIOD [03:00] */
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_REP_PERIOD_MASK            0x0000000f
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_REP_PERIOD_SHIFT           0
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_REP_PERIOD_None            0
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_REP_PERIOD_PER_3           1
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_REP_PERIOD_PER_32          5
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_REP_PERIOD_PER_64          6
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_REP_PERIOD_PER_1024        10
#define BCHP_AUD_FMM_MS_CTRL_FW_BURST_1_REP_PERIOD_PER_4096        12

/***************************************************************************
 *FW_RESERVED1_%i - Reserved
 ***************************************************************************/
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED1_i_ARRAY_BASE             0x0061c858
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED1_i_ARRAY_START            4
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED1_i_ARRAY_END              17
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED1_i_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *FW_RESERVED1_%i - Reserved
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: FW_RESERVED1_i :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED1_i_reserved0_MASK         0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED1_i_reserved0_SHIFT        16

/* AUD_FMM_MS_CTRL :: FW_RESERVED1_i :: RESERVED [15:00] */
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED1_i_RESERVED_MASK          0x0000ffff
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED1_i_RESERVED_SHIFT         0


/***************************************************************************
 *FW_RESERVED2_%i - Reserved
 ***************************************************************************/
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED2_i_ARRAY_BASE             0x0061c890
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED2_i_ARRAY_START            0
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED2_i_ARRAY_END              17
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED2_i_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *FW_RESERVED2_%i - Reserved
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: FW_RESERVED2_i :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED2_i_reserved0_MASK         0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED2_i_reserved0_SHIFT        16

/* AUD_FMM_MS_CTRL :: FW_RESERVED2_i :: RESERVED [15:00] */
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED2_i_RESERVED_MASK          0x0000ffff
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED2_i_RESERVED_SHIFT         0


/***************************************************************************
 *FW_RESERVED3_%i - Reserved
 ***************************************************************************/
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED3_i_ARRAY_BASE             0x0061c8d8
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED3_i_ARRAY_START            0
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED3_i_ARRAY_END              17
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED3_i_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *FW_RESERVED3_%i - Reserved
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: FW_RESERVED3_i :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED3_i_reserved0_MASK         0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED3_i_reserved0_SHIFT        16

/* AUD_FMM_MS_CTRL :: FW_RESERVED3_i :: RESERVED [15:00] */
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED3_i_RESERVED_MASK          0x0000ffff
#define BCHP_AUD_FMM_MS_CTRL_FW_RESERVED3_i_RESERVED_SHIFT         0


/***************************************************************************
 *FW_VERSION - Microsequencer firmware version
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: FW_VERSION :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_FW_VERSION_reserved0_MASK             0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_FW_VERSION_reserved0_SHIFT            16

/* AUD_FMM_MS_CTRL :: FW_VERSION :: MAJOR [15:08] */
#define BCHP_AUD_FMM_MS_CTRL_FW_VERSION_MAJOR_MASK                 0x0000ff00
#define BCHP_AUD_FMM_MS_CTRL_FW_VERSION_MAJOR_SHIFT                8

/* AUD_FMM_MS_CTRL :: FW_VERSION :: MINOR [07:00] */
#define BCHP_AUD_FMM_MS_CTRL_FW_VERSION_MINOR_MASK                 0x000000ff
#define BCHP_AUD_FMM_MS_CTRL_FW_VERSION_MINOR_SHIFT                0

/***************************************************************************
 *FW_SCRATCH%i - Reserved
 ***************************************************************************/
#define BCHP_AUD_FMM_MS_CTRL_FW_SCRATCHi_ARRAY_BASE                0x0061c924
#define BCHP_AUD_FMM_MS_CTRL_FW_SCRATCHi_ARRAY_START               0
#define BCHP_AUD_FMM_MS_CTRL_FW_SCRATCHi_ARRAY_END                 6
#define BCHP_AUD_FMM_MS_CTRL_FW_SCRATCHi_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *FW_SCRATCH%i - Reserved
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: FW_SCRATCHi :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_FW_SCRATCHi_reserved0_MASK            0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_FW_SCRATCHi_reserved0_SHIFT           16

/* AUD_FMM_MS_CTRL :: FW_SCRATCHi :: RESERVED [15:00] */
#define BCHP_AUD_FMM_MS_CTRL_FW_SCRATCHi_RESERVED_MASK             0x0000ffff
#define BCHP_AUD_FMM_MS_CTRL_FW_SCRATCHi_RESERVED_SHIFT            0


/***************************************************************************
 *FW_CBITS%i - CBIT buffers
 ***************************************************************************/
#define BCHP_AUD_FMM_MS_CTRL_FW_CBITSi_ARRAY_BASE                  0x0061c940
#define BCHP_AUD_FMM_MS_CTRL_FW_CBITSi_ARRAY_START                 0
#define BCHP_AUD_FMM_MS_CTRL_FW_CBITSi_ARRAY_END                   47
#define BCHP_AUD_FMM_MS_CTRL_FW_CBITSi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *FW_CBITS%i - CBIT buffers
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: FW_CBITSi :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_FW_CBITSi_reserved0_MASK              0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_FW_CBITSi_reserved0_SHIFT             16

/* AUD_FMM_MS_CTRL :: FW_CBITSi :: TWO_BYTES [15:00] */
#define BCHP_AUD_FMM_MS_CTRL_FW_CBITSi_TWO_BYTES_MASK              0x0000ffff
#define BCHP_AUD_FMM_MS_CTRL_FW_CBITSi_TWO_BYTES_SHIFT             0


/***************************************************************************
 *USEQ_INST%i - Microsequencer Instructions
 ***************************************************************************/
#define BCHP_AUD_FMM_MS_CTRL_USEQ_INSTi_ARRAY_BASE                 0x0061d000
#define BCHP_AUD_FMM_MS_CTRL_USEQ_INSTi_ARRAY_START                0
#define BCHP_AUD_FMM_MS_CTRL_USEQ_INSTi_ARRAY_END                  767
#define BCHP_AUD_FMM_MS_CTRL_USEQ_INSTi_ARRAY_ELEMENT_SIZE         32

/***************************************************************************
 *USEQ_INST%i - Microsequencer Instructions
 ***************************************************************************/
/* AUD_FMM_MS_CTRL :: USEQ_INSTi :: reserved0 [31:16] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_INSTi_reserved0_MASK             0xffff0000
#define BCHP_AUD_FMM_MS_CTRL_USEQ_INSTi_reserved0_SHIFT            16

/* AUD_FMM_MS_CTRL :: USEQ_INSTi :: INST [15:00] */
#define BCHP_AUD_FMM_MS_CTRL_USEQ_INSTi_INST_MASK                  0x0000ffff
#define BCHP_AUD_FMM_MS_CTRL_USEQ_INSTi_INST_SHIFT                 0


#endif /* #ifndef BCHP_AUD_FMM_MS_CTRL_H__ */

/* End of File */
