$date
	Sat Sep 22 15:37:10 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SimpleCircuit_test $end
$var wire 1 ! out $end
$var reg 4 " counter [3:0] $end
$scope module circuit_under_test $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
b0 "
0!
$end
#1
1%
b1 "
#2
1&
1$
0%
b10 "
#3
1!
1%
b11 "
#4
0!
1#
0$
0%
b100 "
#5
1!
1%
b101 "
#6
0!
1$
0%
b110 "
#7
1!
1%
b111 "
#8
0&
0!
0#
0$
0%
b1000 "
