 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : UART_TOP
Version: K-2015.06
Date   : Fri Aug  2 02:34:42 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: P_DATA[6] (input port clocked by MASTER_CLK)
  Endpoint: Tx_OUT (output port clocked by MASTER_CLK)
  Path Group: INOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 r
  P_DATA[6] (in)                                          0.34    2604.51 r
  serial/P_DATA[6] (serializer_test_1)                    0.00    2604.51 r
  serial/U8/Y (MX4XLM)                                    0.76    2605.27 r
  serial/U16/Y (MX2X2M)                                   0.44    2605.71 r
  serial/U15/Y (NOR2BX2M)                                 0.54    2606.25 r
  serial/ser_data (serializer_test_1)                     0.00    2606.25 r
  MUX/ser_data (MUX)                                      0.00    2606.25 r
  MUX/U3/Y (AOI211X4M)                                    0.30    2606.56 f
  MUX/U4/Y (INVX8M)                                       0.83    2607.39 r
  MUX/Tx_OUT (MUX)                                        0.00    2607.39 r
  Tx_OUT (out)                                            0.00    2607.39 r
  data arrival time                                               2607.39

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  output external delay                               -2604.17    6076.14
  data required time                                              6076.14
  --------------------------------------------------------------------------
  data required time                                              6076.14
  data arrival time                                              -2607.39
  --------------------------------------------------------------------------
  slack (MET)                                                     3468.75


  Startpoint: data_valid (input port clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 r
  data_valid (in)                                         0.34    2604.51 r
  FSM/data_valid (FSM_test_1)                             0.00    2604.51 r
  FSM/U7/Y (OAI21X2M)                                     0.32    2604.83 f
  FSM/U11/Y (AOI21X1M)                                    0.68    2605.52 r
  FSM/current_state_reg[0]/D (SDFFRX2M)                   0.00    2605.52 r
  data arrival time                                               2605.52

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  FSM/current_state_reg[0]/CK (SDFFRX2M)                  0.00    8680.31 r
  library setup time                                     -0.39    8679.91
  data required time                                              8679.91
  --------------------------------------------------------------------------
  data required time                                              8679.91
  data arrival time                                              -2605.52
  --------------------------------------------------------------------------
  slack (MET)                                                     6074.40


  Startpoint: party_en (input port clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.17    2604.17 f
  party_en (in)                                           0.10    2604.27 f
  FSM/party_en (FSM_test_1)                               0.00    2604.27 f
  FSM/U19/Y (NAND3BX2M)                                   0.41    2604.68 f
  FSM/U18/Y (AOI2B1X1M)                                   0.68    2605.36 r
  FSM/current_state_reg[2]/D (SDFFRQX4M)                  0.00    2605.36 r
  data arrival time                                               2605.36

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  FSM/current_state_reg[2]/CK (SDFFRQX4M)                 0.00    8680.31 r
  library setup time                                     -0.38    8679.93
  data required time                                              8679.93
  --------------------------------------------------------------------------
  data required time                                              8679.93
  data arrival time                                              -2605.36
  --------------------------------------------------------------------------
  slack (MET)                                                     6074.57


  Startpoint: FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: serial/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[2]/CK (SDFFRQX4M)                 0.00       0.00 r
  FSM/current_state_reg[2]/Q (SDFFRQX4M)                  0.84       0.84 f
  FSM/U10/Y (NOR3X6M)                                     0.84       1.69 r
  FSM/ser_en (FSM_test_1)                                 0.00       1.69 r
  serial/ser_en (serializer_test_1)                       0.00       1.69 r
  serial/U13/Y (INVX2M)                                   0.70       2.39 f
  serial/U14/Y (NOR2X2M)                                  0.89       3.28 r
  serial/U20/Y (AND2X2M)                                  0.41       3.69 r
  serial/U19/Y (OAI21X2M)                                 0.25       3.94 f
  serial/counter_reg[2]/D (SDFFRX1M)                      0.00       3.94 f
  data arrival time                                                  3.94

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  serial/counter_reg[2]/CK (SDFFRX1M)                     0.00    8680.31 r
  library setup time                                     -0.48    8679.83
  data required time                                              8679.83
  --------------------------------------------------------------------------
  data required time                                              8679.83
  data arrival time                                                 -3.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.89


  Startpoint: FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: serial/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[2]/CK (SDFFRQX4M)                 0.00       0.00 r
  FSM/current_state_reg[2]/Q (SDFFRQX4M)                  0.84       0.84 f
  FSM/U10/Y (NOR3X6M)                                     0.84       1.69 r
  FSM/ser_en (FSM_test_1)                                 0.00       1.69 r
  serial/ser_en (serializer_test_1)                       0.00       1.69 r
  serial/U13/Y (INVX2M)                                   0.70       2.39 f
  serial/U14/Y (NOR2X2M)                                  0.89       3.28 r
  serial/U4/Y (OAI32X2M)                                  0.44       3.72 f
  serial/counter_reg[1]/D (SDFFRX4M)                      0.00       3.72 f
  data arrival time                                                  3.72

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  serial/counter_reg[1]/CK (SDFFRX4M)                     0.00    8680.31 r
  library setup time                                     -0.39    8679.92
  data required time                                              8679.92
  --------------------------------------------------------------------------
  data required time                                              8679.92
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.19


  Startpoint: serial/counter_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  serial/counter_reg[2]/CK (SDFFRX1M)                     0.00       0.00 r
  serial/counter_reg[2]/Q (SDFFRX1M)                      0.93       0.93 r
  serial/U21/Y (DLY1X1M)                                  0.86       1.79 r
  serial/U9/Y (AND3X1M)                                   0.77       2.55 r
  serial/ser_done (serializer_test_1)                     0.00       2.55 r
  FSM/ser_done (FSM_test_1)                               0.00       2.55 r
  FSM/U19/Y (NAND3BX2M)                                   0.40       2.96 f
  FSM/U18/Y (AOI2B1X1M)                                   0.68       3.63 r
  FSM/current_state_reg[2]/D (SDFFRQX4M)                  0.00       3.63 r
  data arrival time                                                  3.63

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  FSM/current_state_reg[2]/CK (SDFFRQX4M)                 0.00    8680.31 r
  library setup time                                     -0.38    8679.93
  data required time                                              8679.93
  --------------------------------------------------------------------------
  data required time                                              8679.93
  data arrival time                                                 -3.63
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.29


  Startpoint: serial/counter_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  serial/counter_reg[2]/CK (SDFFRX1M)                     0.00       0.00 r
  serial/counter_reg[2]/Q (SDFFRX1M)                      0.93       0.93 r
  serial/U21/Y (DLY1X1M)                                  0.86       1.79 r
  serial/U9/Y (AND3X1M)                                   0.77       2.55 r
  serial/ser_done (serializer_test_1)                     0.00       2.55 r
  FSM/ser_done (FSM_test_1)                               0.00       2.55 r
  FSM/U17/Y (OR2X2M)                                      0.37       2.92 r
  FSM/U11/Y (AOI21X1M)                                    0.39       3.31 f
  FSM/current_state_reg[0]/D (SDFFRX2M)                   0.00       3.31 f
  data arrival time                                                  3.31

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  FSM/current_state_reg[0]/CK (SDFFRX2M)                  0.00    8680.31 r
  library setup time                                     -0.54    8679.77
  data required time                                              8679.77
  --------------------------------------------------------------------------
  data required time                                              8679.77
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.45


  Startpoint: FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[0]/CK (SDFFRX2M)                  0.00       0.00 r
  FSM/current_state_reg[0]/Q (SDFFRX2M)                   1.09       1.09 r
  FSM/U9/Y (NOR2X4M)                                      0.45       1.54 f
  FSM/U8/Y (AOI21X2M)                                     0.88       2.42 r
  FSM/U20/Y (OAI21BX1M)                                   0.58       3.00 f
  FSM/current_state_reg[1]/D (SDFFRX4M)                   0.00       3.00 f
  data arrival time                                                  3.00

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  FSM/current_state_reg[1]/CK (SDFFRX4M)                  0.00    8680.31 r
  library setup time                                     -0.42    8679.89
  data required time                                              8679.89
  --------------------------------------------------------------------------
  data required time                                              8679.89
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.89


  Startpoint: FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: serial/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[2]/CK (SDFFRQX4M)                 0.00       0.00 r
  FSM/current_state_reg[2]/Q (SDFFRQX4M)                  0.84       0.84 f
  FSM/U10/Y (NOR3X6M)                                     0.84       1.69 r
  FSM/ser_en (FSM_test_1)                                 0.00       1.69 r
  serial/ser_en (serializer_test_1)                       0.00       1.69 r
  serial/U13/Y (INVX2M)                                   0.70       2.39 f
  serial/U18/Y (XNOR2X2M)                                 0.49       2.88 r
  serial/counter_reg[0]/D (SDFFRX4M)                      0.00       2.88 r
  data arrival time                                                  2.88

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  serial/counter_reg[0]/CK (SDFFRX4M)                     0.00    8680.31 r
  library setup time                                     -0.32    8679.98
  data required time                                              8679.98
  --------------------------------------------------------------------------
  data required time                                              8679.98
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.11


  Startpoint: FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: serial/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[2]/CK (SDFFRQX4M)                 0.00       0.00 r
  FSM/current_state_reg[2]/Q (SDFFRQX4M)                  0.84       0.84 f
  FSM/test_so (FSM_test_1)                                0.00       0.84 f
  serial/test_si (serializer_test_1)                      0.00       0.84 f
  serial/counter_reg[0]/SI (SDFFRX4M)                     0.00       0.84 f
  data arrival time                                                  0.84

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  serial/counter_reg[0]/CK (SDFFRX4M)                     0.00    8680.31 r
  library setup time                                     -0.67    8679.64
  data required time                                              8679.64
  --------------------------------------------------------------------------
  data required time                                              8679.64
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.79


  Startpoint: FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[0]/CK (SDFFRX2M)                  0.00       0.00 r
  FSM/current_state_reg[0]/QN (SDFFRX2M)                  0.99       0.99 r
  FSM/current_state_reg[1]/SI (SDFFRX4M)                  0.00       0.99 r
  data arrival time                                                  0.99

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  FSM/current_state_reg[1]/CK (SDFFRX4M)                  0.00    8680.31 r
  library setup time                                     -0.44    8679.86
  data required time                                              8679.86
  --------------------------------------------------------------------------
  data required time                                              8679.86
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.88


  Startpoint: FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[1]/CK (SDFFRX4M)                  0.00       0.00 r
  FSM/current_state_reg[1]/Q (SDFFRX4M)                   0.64       0.64 f
  FSM/current_state_reg[2]/SI (SDFFRQX4M)                 0.00       0.64 f
  data arrival time                                                  0.64

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  FSM/current_state_reg[2]/CK (SDFFRQX4M)                 0.00    8680.31 r
  library setup time                                     -0.52    8679.78
  data required time                                              8679.78
  --------------------------------------------------------------------------
  data required time                                              8679.78
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.14


  Startpoint: serial/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: serial/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  serial/counter_reg[0]/CK (SDFFRX4M)      0.00       0.00 r
  serial/counter_reg[0]/QN (SDFFRX4M)      0.46       0.46 f
  serial/counter_reg[1]/SI (SDFFRX4M)      0.00       0.46 f
  data arrival time                                   0.46

  clock MASTER_CLK (rise edge)          8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.25    8680.31
  serial/counter_reg[1]/CK (SDFFRX4M)      0.00    8680.31 r
  library setup time                      -0.61    8679.70
  data required time                               8679.70
  -----------------------------------------------------------
  data required time                               8679.70
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                      8679.23


  Startpoint: serial/counter_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: serial/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  serial/counter_reg[1]/CK (SDFFRX4M)      0.00       0.00 r
  serial/counter_reg[1]/QN (SDFFRX4M)      0.41       0.41 f
  serial/counter_reg[2]/SI (SDFFRX1M)      0.00       0.41 f
  data arrival time                                   0.41

  clock MASTER_CLK (rise edge)          8680.56    8680.56
  clock network delay (ideal)              0.00    8680.56
  clock uncertainty                       -0.25    8680.31
  serial/counter_reg[2]/CK (SDFFRX1M)      0.00    8680.31 r
  library setup time                      -0.57    8679.74
  data required time                               8679.74
  -----------------------------------------------------------
  data required time                               8679.74
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                      8679.33


  Startpoint: FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: Tx_OUT (output port clocked by MASTER_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[2]/CK (SDFFRQX4M)                 0.00       0.00 r
  FSM/current_state_reg[2]/Q (SDFFRQX4M)                  0.84       0.84 f
  FSM/U10/Y (NOR3X6M)                                     0.84       1.69 r
  FSM/ser_en (FSM_test_1)                                 0.00       1.69 r
  serial/ser_en (serializer_test_1)                       0.00       1.69 r
  serial/U13/Y (INVX2M)                                   0.70       2.39 f
  serial/U15/Y (NOR2BX2M)                                 0.59       2.98 r
  serial/ser_data (serializer_test_1)                     0.00       2.98 r
  MUX/ser_data (MUX)                                      0.00       2.98 r
  MUX/U3/Y (AOI211X4M)                                    0.30       3.29 f
  MUX/U4/Y (INVX8M)                                       0.83       4.12 r
  MUX/Tx_OUT (MUX)                                        0.00       4.12 r
  Tx_OUT (out)                                            0.00       4.12 r
  data arrival time                                                  4.12

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  output external delay                               -2604.17    6076.14
  data required time                                              6076.14
  --------------------------------------------------------------------------
  data required time                                              6076.14
  data arrival time                                                 -4.12
  --------------------------------------------------------------------------
  slack (MET)                                                     6072.02


  Startpoint: FSM/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: busy (output port clocked by MASTER_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_TOP           tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FSM/current_state_reg[2]/CK (SDFFRQX4M)                 0.00       0.00 r
  FSM/current_state_reg[2]/Q (SDFFRQX4M)                  0.84       0.84 f
  FSM/U6/Y (AO22X1M)                                      0.95       1.80 f
  FSM/U16/Y (INVX8M)                                      0.95       2.74 r
  FSM/busy (FSM_test_1)                                   0.00       2.74 r
  busy (out)                                              0.00       2.74 r
  data arrival time                                                  2.74

  clock MASTER_CLK (rise edge)                         8680.56    8680.56
  clock network delay (ideal)                             0.00    8680.56
  clock uncertainty                                      -0.25    8680.31
  output external delay                               -2604.17    6076.14
  data required time                                              6076.14
  --------------------------------------------------------------------------
  data required time                                              6076.14
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                     6073.40


1
