Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 21:34:34 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_148_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 SharedReg553_instance/s10_reg_c_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg829_instance/Y_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.132ns (3.683%)  route 3.452ns (96.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.581ns = ( 6.581 - 4.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.012ns (routing 0.937ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.853ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=72389, routed)       2.012     3.043    SharedReg553_instance/clk_IBUF_BUFG
    SLICE_X141Y343       FDCE                                         r  SharedReg553_instance/s10_reg_c_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y343       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.123 r  SharedReg553_instance/s10_reg_c_rep__2/Q
                         net (fo=115, routed)         3.393     6.516    SharedReg829_instance/s10_reg_c_rep__2
    SLICE_X139Y401       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     6.568 r  SharedReg829_instance/s10_reg_gate__0/O
                         net (fo=1, routed)           0.059     6.627    SharedReg829_instance/s10_reg_gate__0_n_0
    SLICE_X139Y401       FDCE                                         r  SharedReg829_instance/Y_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X5Y5 (CLOCK_ROOT)    net (fo=72389, routed)       1.842     6.581    SharedReg829_instance/clk_IBUF_BUFG
    SLICE_X139Y401       FDCE                                         r  SharedReg829_instance/Y_reg[32]/C
                         clock pessimism              0.376     6.957    
                         clock uncertainty           -0.035     6.922    
    SLICE_X139Y401       FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.947    SharedReg829_instance/Y_reg[32]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                  0.320    




