{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "074f54ea_61456ffb",
        "filename": "include/drivers/nxp/dcfg/scfg.h",
        "patchSetId": 3
      },
      "lineNbr": 35,
      "author": {
        "id": 1000209
      },
      "writtenOn": "2021-11-09T08:16:33Z",
      "side": 1,
      "message": "Please put it in the GIC driver/nxp/gic files.",
      "revId": "15899b74f524d5503f4a92066a35104d85c183d6",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "29fa55ac_51b4c5c4",
        "filename": "include/drivers/nxp/dcfg/scfg.h",
        "patchSetId": 3
      },
      "lineNbr": 35,
      "author": {
        "id": 1000493
      },
      "writtenOn": "2021-11-10T02:35:25Z",
      "side": 1,
      "message": "Hi, Pankaj,\n\nthe following bitmask definition is for the register for \"CFG_GIC400_ADDR_ALIGN\" register, it is a SCFG register, so I think we need to put the register bit definition in scfg header file. thanks.\n\nJiafei.",
      "parentUuid": "074f54ea_61456ffb",
      "revId": "15899b74f524d5503f4a92066a35104d85c183d6",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}