INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lerogo/Desktop/组原实验/hhl2/hhl2/rom/rom.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dataout' is not allowed [C:/Users/lerogo/Desktop/组原实验/hhl2/hhl2/rom/rom.srcs/sources_1/new/rom.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lerogo/Desktop/组原实验/hhl2/hhl2/rom/rom.srcs/sim_1/new/rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lerogo/Desktop/组原实验/hhl2/hhl2/rom/rom.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
