{
  "module_name": "amd5536udc.h",
  "hash_id": "d73cbf576560304afbb379cf54574c41c8b8c22deb2b0042d229c0f86c1544c3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/usb/gadget/udc/amd5536udc.h",
  "human_readable_source": "\n \n\n#ifndef AMD5536UDC_H\n#define AMD5536UDC_H\n\n \n \n\n#include <linux/extcon.h>\n#include <linux/usb/ch9.h>\n#include <linux/usb/gadget.h>\n\n \n#define UDC_RDE_TIMER_SECONDS\t\t1\n#define UDC_RDE_TIMER_DIV\t\t10\n#define UDC_POLLSTALL_TIMER_USECONDS\t500\n\n \n#define UDC_HSA0_REV 1\n#define UDC_HSB1_REV 2\n\n \n#define UDC_BCM_REV 10\n\n \n#define UDC_SETCONFIG_DWORD0\t\t\t0x00000900\n#define UDC_SETCONFIG_DWORD0_VALUE_MASK\t\t0xffff0000\n#define UDC_SETCONFIG_DWORD0_VALUE_OFS\t\t16\n\n#define UDC_SETCONFIG_DWORD1\t\t\t0x00000000\n\n \n#define UDC_SETINTF_DWORD0\t\t\t0x00000b00\n#define UDC_SETINTF_DWORD0_ALT_MASK\t\t0xffff0000\n#define UDC_SETINTF_DWORD0_ALT_OFS\t\t16\n\n#define UDC_SETINTF_DWORD1\t\t\t0x00000000\n#define UDC_SETINTF_DWORD1_INTF_MASK\t\t0x0000ffff\n#define UDC_SETINTF_DWORD1_INTF_OFS\t\t0\n\n \n#define UDC_MSCRES_DWORD0\t\t\t0x0000ff21\n#define UDC_MSCRES_DWORD1\t\t\t0x00000000\n\n \n#define UDC_CSR_ADDR\t\t\t\t0x500\n\n \n \n#define UDC_CSR_NE_NUM_MASK\t\t\t0x0000000f\n#define UDC_CSR_NE_NUM_OFS\t\t\t0\n \n#define UDC_CSR_NE_DIR_MASK\t\t\t0x00000010\n#define UDC_CSR_NE_DIR_OFS\t\t\t4\n \n#define UDC_CSR_NE_TYPE_MASK\t\t\t0x00000060\n#define UDC_CSR_NE_TYPE_OFS\t\t\t5\n \n#define UDC_CSR_NE_CFG_MASK\t\t\t0x00000780\n#define UDC_CSR_NE_CFG_OFS\t\t\t7\n \n#define UDC_CSR_NE_INTF_MASK\t\t\t0x00007800\n#define UDC_CSR_NE_INTF_OFS\t\t\t11\n \n#define UDC_CSR_NE_ALT_MASK\t\t\t0x00078000\n#define UDC_CSR_NE_ALT_OFS\t\t\t15\n\n \n#define UDC_CSR_NE_MAX_PKT_MASK\t\t\t0x3ff80000\n#define UDC_CSR_NE_MAX_PKT_OFS\t\t\t19\n\n \n#define UDC_DEVCFG_ADDR\t\t\t\t0x400\n\n#define UDC_DEVCFG_SOFTRESET\t\t\t31\n#define UDC_DEVCFG_HNPSFEN\t\t\t30\n#define UDC_DEVCFG_DMARST\t\t\t29\n#define UDC_DEVCFG_SET_DESC\t\t\t18\n#define UDC_DEVCFG_CSR_PRG\t\t\t17\n#define UDC_DEVCFG_STATUS\t\t\t7\n#define UDC_DEVCFG_DIR\t\t\t\t6\n#define UDC_DEVCFG_PI\t\t\t\t5\n#define UDC_DEVCFG_SS\t\t\t\t4\n#define UDC_DEVCFG_SP\t\t\t\t3\n#define UDC_DEVCFG_RWKP\t\t\t\t2\n\n#define UDC_DEVCFG_SPD_MASK\t\t\t0x3\n#define UDC_DEVCFG_SPD_OFS\t\t\t0\n#define UDC_DEVCFG_SPD_HS\t\t\t0x0\n#define UDC_DEVCFG_SPD_FS\t\t\t0x1\n#define UDC_DEVCFG_SPD_LS\t\t\t0x2\n \n\n\n \n#define UDC_DEVCTL_ADDR\t\t\t\t0x404\n\n#define UDC_DEVCTL_THLEN_MASK\t\t\t0xff000000\n#define UDC_DEVCTL_THLEN_OFS\t\t\t24\n\n#define UDC_DEVCTL_BRLEN_MASK\t\t\t0x00ff0000\n#define UDC_DEVCTL_BRLEN_OFS\t\t\t16\n\n#define UDC_DEVCTL_SRX_FLUSH\t\t\t14\n#define UDC_DEVCTL_CSR_DONE\t\t\t13\n#define UDC_DEVCTL_DEVNAK\t\t\t12\n#define UDC_DEVCTL_SD\t\t\t\t10\n#define UDC_DEVCTL_MODE\t\t\t\t9\n#define UDC_DEVCTL_BREN\t\t\t\t8\n#define UDC_DEVCTL_THE\t\t\t\t7\n#define UDC_DEVCTL_BF\t\t\t\t6\n#define UDC_DEVCTL_BE\t\t\t\t5\n#define UDC_DEVCTL_DU\t\t\t\t4\n#define UDC_DEVCTL_TDE\t\t\t\t3\n#define UDC_DEVCTL_RDE\t\t\t\t2\n#define UDC_DEVCTL_RES\t\t\t\t0\n\n\n \n#define UDC_DEVSTS_ADDR\t\t\t\t0x408\n\n#define UDC_DEVSTS_TS_MASK\t\t\t0xfffc0000\n#define UDC_DEVSTS_TS_OFS\t\t\t18\n\n#define UDC_DEVSTS_SESSVLD\t\t\t17\n#define UDC_DEVSTS_PHY_ERROR\t\t\t16\n#define UDC_DEVSTS_RXFIFO_EMPTY\t\t\t15\n\n#define UDC_DEVSTS_ENUM_SPEED_MASK\t\t0x00006000\n#define UDC_DEVSTS_ENUM_SPEED_OFS\t\t13\n#define UDC_DEVSTS_ENUM_SPEED_FULL\t\t1\n#define UDC_DEVSTS_ENUM_SPEED_HIGH\t\t0\n\n#define UDC_DEVSTS_SUSP\t\t\t\t12\n\n#define UDC_DEVSTS_ALT_MASK\t\t\t0x00000f00\n#define UDC_DEVSTS_ALT_OFS\t\t\t8\n\n#define UDC_DEVSTS_INTF_MASK\t\t\t0x000000f0\n#define UDC_DEVSTS_INTF_OFS\t\t\t4\n\n#define UDC_DEVSTS_CFG_MASK\t\t\t0x0000000f\n#define UDC_DEVSTS_CFG_OFS\t\t\t0\n\n\n \n#define UDC_DEVINT_ADDR\t\t\t\t0x40c\n\n#define UDC_DEVINT_SVC\t\t\t\t7\n#define UDC_DEVINT_ENUM\t\t\t\t6\n#define UDC_DEVINT_SOF\t\t\t\t5\n#define UDC_DEVINT_US\t\t\t\t4\n#define UDC_DEVINT_UR\t\t\t\t3\n#define UDC_DEVINT_ES\t\t\t\t2\n#define UDC_DEVINT_SI\t\t\t\t1\n#define UDC_DEVINT_SC\t\t\t\t0\n\n \n#define UDC_DEVINT_MSK_ADDR\t\t\t0x410\n\n#define UDC_DEVINT_MSK\t\t\t\t0x7f\n\n \n#define UDC_EPINT_ADDR\t\t\t\t0x414\n\n#define UDC_EPINT_OUT_MASK\t\t\t0xffff0000\n#define UDC_EPINT_OUT_OFS\t\t\t16\n#define UDC_EPINT_IN_MASK\t\t\t0x0000ffff\n#define UDC_EPINT_IN_OFS\t\t\t0\n\n#define UDC_EPINT_IN_EP0\t\t\t0\n#define UDC_EPINT_IN_EP1\t\t\t1\n#define UDC_EPINT_IN_EP2\t\t\t2\n#define UDC_EPINT_IN_EP3\t\t\t3\n#define UDC_EPINT_OUT_EP0\t\t\t16\n#define UDC_EPINT_OUT_EP1\t\t\t17\n#define UDC_EPINT_OUT_EP2\t\t\t18\n#define UDC_EPINT_OUT_EP3\t\t\t19\n\n#define UDC_EPINT_EP0_ENABLE_MSK\t\t0x001e001e\n\n \n#define UDC_EPINT_MSK_ADDR\t\t\t0x418\n\n#define UDC_EPINT_OUT_MSK_MASK\t\t\t0xffff0000\n#define UDC_EPINT_OUT_MSK_OFS\t\t\t16\n#define UDC_EPINT_IN_MSK_MASK\t\t\t0x0000ffff\n#define UDC_EPINT_IN_MSK_OFS\t\t\t0\n\n#define UDC_EPINT_MSK_DISABLE_ALL\t\t0xffffffff\n \n#define UDC_EPDATAINT_MSK_DISABLE\t\t0xfffefffe\n \n#define UDC_DEV_MSK_DISABLE\t\t\t0x7f\n\n \n#define UDC_EPREGS_ADDR\t\t\t\t0x0\n#define UDC_EPIN_REGS_ADDR\t\t\t0x0\n#define UDC_EPOUT_REGS_ADDR\t\t\t0x200\n\n#define UDC_EPCTL_ADDR\t\t\t\t0x0\n\n#define UDC_EPCTL_RRDY\t\t\t\t9\n#define UDC_EPCTL_CNAK\t\t\t\t8\n#define UDC_EPCTL_SNAK\t\t\t\t7\n#define UDC_EPCTL_NAK\t\t\t\t6\n\n#define UDC_EPCTL_ET_MASK\t\t\t0x00000030\n#define UDC_EPCTL_ET_OFS\t\t\t4\n#define UDC_EPCTL_ET_CONTROL\t\t\t0\n#define UDC_EPCTL_ET_ISO\t\t\t1\n#define UDC_EPCTL_ET_BULK\t\t\t2\n#define UDC_EPCTL_ET_INTERRUPT\t\t\t3\n\n#define UDC_EPCTL_P\t\t\t\t3\n#define UDC_EPCTL_SN\t\t\t\t2\n#define UDC_EPCTL_F\t\t\t\t1\n#define UDC_EPCTL_S\t\t\t\t0\n\n \n#define UDC_EPSTS_ADDR\t\t\t\t0x4\n\n#define UDC_EPSTS_RX_PKT_SIZE_MASK\t\t0x007ff800\n#define UDC_EPSTS_RX_PKT_SIZE_OFS\t\t11\n\n#define UDC_EPSTS_TDC\t\t\t\t10\n#define UDC_EPSTS_HE\t\t\t\t9\n#define UDC_EPSTS_BNA\t\t\t\t7\n#define UDC_EPSTS_IN\t\t\t\t6\n\n#define UDC_EPSTS_OUT_MASK\t\t\t0x00000030\n#define UDC_EPSTS_OUT_OFS\t\t\t4\n#define UDC_EPSTS_OUT_DATA\t\t\t1\n#define UDC_EPSTS_OUT_DATA_CLEAR\t\t0x10\n#define UDC_EPSTS_OUT_SETUP\t\t\t2\n#define UDC_EPSTS_OUT_SETUP_CLEAR\t\t0x20\n#define UDC_EPSTS_OUT_CLEAR\t\t\t0x30\n\n \n#define UDC_EPIN_BUFF_SIZE_ADDR\t\t\t0x8\n#define UDC_EPOUT_FRAME_NUMBER_ADDR\t\t0x8\n\n#define UDC_EPIN_BUFF_SIZE_MASK\t\t\t0x0000ffff\n#define UDC_EPIN_BUFF_SIZE_OFS\t\t\t0\n \n#define UDC_EPIN0_BUFF_SIZE\t\t\t32\n \n#define UDC_FS_EPIN0_BUFF_SIZE\t\t\t32\n\n \n#define UDC_EPIN_BUFF_SIZE_MULT\t\t\t2\n\n \n#define UDC_EPIN_BUFF_SIZE\t\t\t256\n \n#define UDC_EPIN_SMALLINT_BUFF_SIZE\t\t32\n\n \n#define UDC_FS_EPIN_BUFF_SIZE\t\t\t32\n\n#define UDC_EPOUT_FRAME_NUMBER_MASK\t\t0x0000ffff\n#define UDC_EPOUT_FRAME_NUMBER_OFS\t\t0\n\n \n#define UDC_EPOUT_BUFF_SIZE_ADDR\t\t0x0c\n#define UDC_EP_MAX_PKT_SIZE_ADDR\t\t0x0c\n\n#define UDC_EPOUT_BUFF_SIZE_MASK\t\t0xffff0000\n#define UDC_EPOUT_BUFF_SIZE_OFS\t\t\t16\n#define UDC_EP_MAX_PKT_SIZE_MASK\t\t0x0000ffff\n#define UDC_EP_MAX_PKT_SIZE_OFS\t\t\t0\n \n#define UDC_EP0IN_MAX_PKT_SIZE\t\t\t64\n \n#define UDC_EP0OUT_MAX_PKT_SIZE\t\t\t64\n \n#define UDC_FS_EP0IN_MAX_PKT_SIZE\t\t64\n \n#define UDC_FS_EP0OUT_MAX_PKT_SIZE\t\t64\n\n \n#define UDC_DMA_STP_STS_CFG_MASK\t\t0x0fff0000\n#define UDC_DMA_STP_STS_CFG_OFS\t\t\t16\n#define UDC_DMA_STP_STS_CFG_ALT_MASK\t\t0x000f0000\n#define UDC_DMA_STP_STS_CFG_ALT_OFS\t\t16\n#define UDC_DMA_STP_STS_CFG_INTF_MASK\t\t0x00f00000\n#define UDC_DMA_STP_STS_CFG_INTF_OFS\t\t20\n#define UDC_DMA_STP_STS_CFG_NUM_MASK\t\t0x0f000000\n#define UDC_DMA_STP_STS_CFG_NUM_OFS\t\t24\n#define UDC_DMA_STP_STS_RX_MASK\t\t\t0x30000000\n#define UDC_DMA_STP_STS_RX_OFS\t\t\t28\n#define UDC_DMA_STP_STS_BS_MASK\t\t\t0xc0000000\n#define UDC_DMA_STP_STS_BS_OFS\t\t\t30\n#define UDC_DMA_STP_STS_BS_HOST_READY\t\t0\n#define UDC_DMA_STP_STS_BS_DMA_BUSY\t\t1\n#define UDC_DMA_STP_STS_BS_DMA_DONE\t\t2\n#define UDC_DMA_STP_STS_BS_HOST_BUSY\t\t3\n \n#define UDC_DMA_IN_STS_TXBYTES_MASK\t\t0x0000ffff\n#define UDC_DMA_IN_STS_TXBYTES_OFS\t\t0\n#define\tUDC_DMA_IN_STS_FRAMENUM_MASK\t\t0x07ff0000\n#define UDC_DMA_IN_STS_FRAMENUM_OFS\t\t0\n#define UDC_DMA_IN_STS_L\t\t\t27\n#define UDC_DMA_IN_STS_TX_MASK\t\t\t0x30000000\n#define UDC_DMA_IN_STS_TX_OFS\t\t\t28\n#define UDC_DMA_IN_STS_BS_MASK\t\t\t0xc0000000\n#define UDC_DMA_IN_STS_BS_OFS\t\t\t30\n#define UDC_DMA_IN_STS_BS_HOST_READY\t\t0\n#define UDC_DMA_IN_STS_BS_DMA_BUSY\t\t1\n#define UDC_DMA_IN_STS_BS_DMA_DONE\t\t2\n#define UDC_DMA_IN_STS_BS_HOST_BUSY\t\t3\n \n#define UDC_DMA_OUT_STS_RXBYTES_MASK\t\t0x0000ffff\n#define UDC_DMA_OUT_STS_RXBYTES_OFS\t\t0\n#define UDC_DMA_OUT_STS_FRAMENUM_MASK\t\t0x07ff0000\n#define UDC_DMA_OUT_STS_FRAMENUM_OFS\t\t0\n#define UDC_DMA_OUT_STS_L\t\t\t27\n#define UDC_DMA_OUT_STS_RX_MASK\t\t\t0x30000000\n#define UDC_DMA_OUT_STS_RX_OFS\t\t\t28\n#define UDC_DMA_OUT_STS_BS_MASK\t\t\t0xc0000000\n#define UDC_DMA_OUT_STS_BS_OFS\t\t\t30\n#define UDC_DMA_OUT_STS_BS_HOST_READY\t\t0\n#define UDC_DMA_OUT_STS_BS_DMA_BUSY\t\t1\n#define UDC_DMA_OUT_STS_BS_DMA_DONE\t\t2\n#define UDC_DMA_OUT_STS_BS_HOST_BUSY\t\t3\n \n#define UDC_EP0IN_MAXPACKET\t\t\t1000\n \n#define UDC_DMA_MAXPACKET\t\t\t65536\n\n \n#define DMA_DONT_USE\t\t\t\t(~(dma_addr_t) 0 )\n\n \n#define UDC_EP_SUBPTR_ADDR\t\t\t0x10\n#define UDC_EP_DESPTR_ADDR\t\t\t0x14\n#define UDC_EP_WRITE_CONFIRM_ADDR\t\t0x1c\n\n \n#define UDC_EP_NUM\t\t\t\t32\n#define UDC_EPIN_NUM\t\t\t\t16\n#define UDC_EPIN_NUM_USED\t\t\t5\n#define UDC_EPOUT_NUM\t\t\t\t16\n \n#define UDC_USED_EP_NUM\t\t\t\t9\n \n#define UDC_CSR_EP_OUT_IX_OFS\t\t\t12\n\n#define UDC_EP0OUT_IX\t\t\t\t16\n#define UDC_EP0IN_IX\t\t\t\t0\n\n \n#define UDC_RXFIFO_ADDR\t\t\t\t0x800\n#define UDC_RXFIFO_SIZE\t\t\t\t0x400\n\n \n#define UDC_TXFIFO_ADDR\t\t\t\t0xc00\n#define UDC_TXFIFO_SIZE\t\t\t\t0x600\n\n \n#define UDC_EPIN_STATUS_IX\t\t\t1\n#define UDC_EPIN_IX\t\t\t\t2\n#define UDC_EPOUT_IX\t\t\t\t18\n\n \n#define UDC_DWORD_BYTES\t\t\t\t4\n#define UDC_BITS_PER_BYTE_SHIFT\t\t\t3\n#define UDC_BYTE_MASK\t\t\t\t0xff\n#define UDC_BITS_PER_BYTE\t\t\t8\n\n \n \nstruct udc_csrs {\n\n\t \n\tu32 sca;\n\n\t \n\tu32 ne[UDC_USED_EP_NUM];\n} __attribute__ ((packed));\n\n \nstruct udc_regs {\n\n\t \n\tu32 cfg;\n\n\t \n\tu32 ctl;\n\n\t \n\tu32 sts;\n\n\t \n\tu32 irqsts;\n\n\t \n\tu32 irqmsk;\n\n\t \n\tu32 ep_irqsts;\n\n\t \n\tu32 ep_irqmsk;\n} __attribute__ ((packed));\n\n \nstruct udc_ep_regs {\n\n\t \n\tu32 ctl;\n\n\t \n\tu32 sts;\n\n\t \n\tu32 bufin_framenum;\n\n\t \n\tu32 bufout_maxpkt;\n\n\t \n\tu32 subptr;\n\n\t \n\tu32 desptr;\n\n\t \n\tu32 reserved;\n\n\t \n\tu32 confirm;\n\n} __attribute__ ((packed));\n\n \nstruct udc_stp_dma {\n\t \n\tu32\tstatus;\n\t \n\tu32\t_reserved;\n\t \n\tu32\tdata12;\n\t \n\tu32\tdata34;\n} __attribute__ ((aligned (16)));\n\n \nstruct udc_data_dma {\n\t \n\tu32\tstatus;\n\t \n\tu32\t_reserved;\n\t \n\tu32\tbufptr;\n\t \n\tu32\tnext;\n} __attribute__ ((aligned (16)));\n\n \nstruct udc_request {\n\t \n\tstruct usb_request\t\treq;\n\n\t \n\tunsigned\t\t\tdma_going : 1,\n\t\t\t\t\tdma_done : 1;\n\t \n\tdma_addr_t\t\t\ttd_phys;\n\t \n\tstruct udc_data_dma\t\t*td_data;\n\t \n\tstruct udc_data_dma\t\t*td_data_last;\n\tstruct list_head\t\tqueue;\n\n\t \n\tunsigned\t\t\tchain_len;\n\n};\n\n \nstruct udc_ep {\n\tstruct usb_ep\t\t\tep;\n\tstruct udc_ep_regs __iomem\t*regs;\n\tu32 __iomem\t\t\t*txfifo;\n\tu32 __iomem\t\t\t*dma;\n\tdma_addr_t\t\t\ttd_phys;\n\tdma_addr_t\t\t\ttd_stp_dma;\n\tstruct udc_stp_dma\t\t*td_stp;\n\tstruct udc_data_dma\t\t*td;\n\t \n\tstruct udc_request\t\t*req;\n\tunsigned\t\t\treq_used;\n\tunsigned\t\t\treq_completed;\n\t \n\tstruct udc_request\t\t*bna_dummy_req;\n\tunsigned\t\t\tbna_occurred;\n\n\t \n\tunsigned\t\t\tnaking;\n\n\tstruct udc\t\t\t*dev;\n\n\t \n\tstruct list_head\t\tqueue;\n\tunsigned\t\t\thalted;\n\tunsigned\t\t\tcancel_transfer;\n\tunsigned\t\t\tnum : 5,\n\t\t\t\t\tfifo_depth : 14,\n\t\t\t\t\tin : 1;\n};\n\n \nstruct udc {\n\tstruct usb_gadget\t\tgadget;\n\tspinlock_t\t\t\tlock;\t \n\t \n\tstruct udc_ep\t\t\tep[UDC_EP_NUM];\n\tstruct usb_gadget_driver\t*driver;\n\t \n\tunsigned\t\t\tstall_ep0in : 1,\n\t\t\t\t\twaiting_zlp_ack_ep0in : 1,\n\t\t\t\t\tset_cfg_not_acked : 1,\n\t\t\t\t\tdata_ep_enabled : 1,\n\t\t\t\t\tdata_ep_queued : 1,\n\t\t\t\t\tsys_suspended : 1,\n\t\t\t\t\tconnected;\n\n\tu16\t\t\t\tchiprev;\n\n\t \n\tstruct pci_dev\t\t\t*pdev;\n\tstruct udc_csrs __iomem\t\t*csr;\n\tstruct udc_regs __iomem\t\t*regs;\n\tstruct udc_ep_regs __iomem\t*ep_regs;\n\tu32 __iomem\t\t\t*rxfifo;\n\tu32 __iomem\t\t\t*txfifo;\n\n\t \n\tstruct dma_pool\t\t\t*data_requests;\n\tstruct dma_pool\t\t\t*stp_requests;\n\n\t \n\tunsigned long\t\t\tphys_addr;\n\tvoid __iomem\t\t\t*virt_addr;\n\tunsigned\t\t\tirq;\n\n\t \n\tu16\t\t\t\tcur_config;\n\tu16\t\t\t\tcur_intf;\n\tu16\t\t\t\tcur_alt;\n\n\t \n\tstruct device\t\t\t*dev;\n\tstruct phy\t\t\t*udc_phy;\n\tstruct extcon_dev\t\t*edev;\n\tstruct extcon_specific_cable_nb\textcon_nb;\n\tstruct notifier_block\t\tnb;\n\tstruct delayed_work\t\tdrd_work;\n\tu32\t\t\t\tconn_type;\n};\n\n#define to_amd5536_udc(g)\t(container_of((g), struct udc, gadget))\n\n \nunion udc_setup_data {\n\tu32\t\t\tdata[2];\n\tstruct usb_ctrlrequest\trequest;\n};\n\n \nint udc_enable_dev_setup_interrupts(struct udc *dev);\nint udc_mask_unused_interrupts(struct udc *dev);\nirqreturn_t udc_irq(int irq, void *pdev);\nvoid gadget_release(struct device *pdev);\nvoid empty_req_queue(struct udc_ep *ep);\nvoid udc_basic_init(struct udc *dev);\nvoid free_dma_pools(struct udc *dev);\nint init_dma_pools(struct udc *dev);\nvoid udc_remove(struct udc *dev);\nint udc_probe(struct udc *dev);\n\n \nstatic bool use_dma = 1;\n \nstatic bool use_dma_ppb = 1;\n \nstatic bool use_dma_ppb_du;\n \nstatic bool use_fullspeed;\n\n \nmodule_param(use_dma, bool, S_IRUGO);\nMODULE_PARM_DESC(use_dma, \"true for DMA\");\nmodule_param(use_dma_ppb, bool, S_IRUGO);\nMODULE_PARM_DESC(use_dma_ppb, \"true for DMA in packet per buffer mode\");\nmodule_param(use_dma_ppb_du, bool, S_IRUGO);\nMODULE_PARM_DESC(use_dma_ppb_du,\n\t\"true for DMA in packet per buffer mode with descriptor update\");\nmodule_param(use_fullspeed, bool, S_IRUGO);\nMODULE_PARM_DESC(use_fullspeed, \"true for fullspeed only\");\n \n#define AMD_ADDBITS(u32Val, bitfield_val, bitfield_stub_name)\t\t\\\n\t(((u32Val) & (((u32) ~((u32) bitfield_stub_name##_MASK))))\t\\\n\t| (((bitfield_val) << ((u32) bitfield_stub_name##_OFS))\t\t\\\n\t\t& ((u32) bitfield_stub_name##_MASK)))\n\n \n#define AMD_INIT_SETBITS(u32Val, bitfield_val, bitfield_stub_name)\t\\\n\t((u32Val)\t\t\t\t\t\t\t\\\n\t| (((bitfield_val) << ((u32) bitfield_stub_name##_OFS))\t\t\\\n\t\t& ((u32) bitfield_stub_name##_MASK)))\n\n \n#define AMD_GETBITS(u32Val, bitfield_stub_name)\t\t\t\t\\\n\t((u32Val & ((u32) bitfield_stub_name##_MASK))\t\t\t\\\n\t\t>> ((u32) bitfield_stub_name##_OFS))\n\n \n#define AMD_BIT(bit_stub_name) (1 << bit_stub_name)\n#define AMD_UNMASK_BIT(bit_stub_name) (~AMD_BIT(bit_stub_name))\n#define AMD_CLEAR_BIT(bit_stub_name) (~AMD_BIT(bit_stub_name))\n\n \n\n#define DBG(udc , args...)\tdev_dbg(udc->dev, args)\n\n#ifdef UDC_VERBOSE\n#define VDBG\t\t\tDBG\n#else\n#define VDBG(udc , args...)\tdo {} while (0)\n#endif\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}