# Makefile (ls)

include ../../Makefile.common

OBJ = $(OBJ_DIR)/utils/ls/ls.o

$(OBJ_DIR)/utils/ls/ls.o: ../../utils/ls/ls.c
	$(CC) -c $(CFLAGS) $(INCLUDES) -o $@ $<
