

================================================================
== Vitis HLS Report for 'xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s'
================================================================
* Date:           Sun Feb 25 01:46:33 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        canny_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.251 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2081161|  2081161|  20.812 ms|  20.812 ms|  2081161|  2081161|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop   |  2081160|  2081160|      1927|          -|          -|  1080|        no|
        | + colLoop  |     1924|     1924|         6|          1|          1|  1920|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    260|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|      71|      2|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    115|    -|
|Register         |        -|    -|     383|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     454|    473|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+----+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------+---------------------+---------+----+----+----+-----+
    |mul_17s_15ns_32_2_1_U137  |mul_17s_15ns_32_2_1  |        0|   1|  71|   2|    0|
    +--------------------------+---------------------+---------+----+----+----+-----+
    |Total                     |                     |        0|   1|  71|   2|    0|
    +--------------------------+---------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_V_1_fu_147_p2                   |         +|   0|  0|  12|          11|           1|
    |j_V_1_fu_158_p2                   |         +|   0|  0|  12|          11|           1|
    |tg67x_fu_250_p2                   |         +|   0|  0|  39|          32|          32|
    |sub_ln481_fu_188_p2               |         -|   0|  0|  24|           1|          17|
    |sub_ln482_fu_218_p2               |         -|   0|  0|  24|           1|          17|
    |and_ln495_fu_279_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter5  |       and|   0|  0|   2|           1|           1|
    |icmp_ln450_fu_153_p2              |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln457_fu_164_p2              |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln491_fu_238_p2              |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln495_fu_255_p2              |      icmp|   0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln495_fu_293_p2                |        or|   0|  0|   2|           1|           1|
    |angle_V_fu_307_p3                 |    select|   0|  0|   8|           1|           8|
    |select_ln482_fu_224_p3            |    select|   0|  0|  17|           1|          17|
    |select_ln495_1_fu_299_p3          |    select|   0|  0|   8|           1|           6|
    |select_ln495_fu_285_p3            |    select|   0|  0|   7|           1|           7|
    |xa_fu_194_p3                      |    select|   0|  0|  17|           1|          17|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |xor_ln491_fu_273_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln498_fu_261_p2               |       xor|   0|  0|  16|          16|          16|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 260|         173|         236|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5  |   9|          2|    1|          2|
    |gradx2_mat_44_blk_n      |   9|          2|    1|          2|
    |grady2_mat_47_blk_n      |   9|          2|    1|          2|
    |i_V_reg_125              |   9|          2|   11|         22|
    |imgheight_blk_n          |   9|          2|    1|          2|
    |imgwidth_blk_n           |   9|          2|    1|          2|
    |j_V_reg_136              |   9|          2|   11|         22|
    |phase_mat_49_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 115|         25|   31|         65|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |angle_V_reg_386                    |   8|   0|    8|          0|
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |i_V_1_reg_325                      |  11|   0|   11|          0|
    |i_V_reg_125                        |  11|   0|   11|          0|
    |icmp_ln457_reg_339                 |   1|   0|    1|          0|
    |imgheight_read_reg_315             |  11|   0|   11|          0|
    |imgwidth_read_reg_320              |  11|   0|   11|          0|
    |j_V_reg_136                        |  11|   0|   11|          0|
    |select_ln482_reg_375               |  17|   0|   17|          0|
    |tg22x_reg_380                      |  32|   0|   32|          0|
    |tmp_6_reg_360                      |   1|   0|    1|          0|
    |tmp_6_reg_360_pp0_iter2_reg        |   1|   0|    1|          0|
    |tmp_V_11_reg_349                   |  16|   0|   16|          0|
    |tmp_V_reg_343                      |  16|   0|   16|          0|
    |tmp_reg_355                        |   1|   0|    1|          0|
    |trunc_ln494_reg_370                |  16|   0|   16|          0|
    |trunc_ln494_reg_370_pp0_iter3_reg  |  16|   0|   16|          0|
    |icmp_ln457_reg_339                 |  64|  32|    1|          0|
    |tmp_V_11_reg_349                   |  64|  32|   16|          0|
    |tmp_V_reg_343                      |  64|  32|   16|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 383|  96|  224|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760>|  return value|
|gradx2_mat_44_dout     |   in|   16|     ap_fifo|                                               gradx2_mat_44|       pointer|
|gradx2_mat_44_empty_n  |   in|    1|     ap_fifo|                                               gradx2_mat_44|       pointer|
|gradx2_mat_44_read     |  out|    1|     ap_fifo|                                               gradx2_mat_44|       pointer|
|grady2_mat_47_dout     |   in|   16|     ap_fifo|                                               grady2_mat_47|       pointer|
|grady2_mat_47_empty_n  |   in|    1|     ap_fifo|                                               grady2_mat_47|       pointer|
|grady2_mat_47_read     |  out|    1|     ap_fifo|                                               grady2_mat_47|       pointer|
|phase_mat_49_din       |  out|    8|     ap_fifo|                                                phase_mat_49|       pointer|
|phase_mat_49_full_n    |   in|    1|     ap_fifo|                                                phase_mat_49|       pointer|
|phase_mat_49_write     |  out|    1|     ap_fifo|                                                phase_mat_49|       pointer|
|imgheight_dout         |   in|   11|     ap_fifo|                                                   imgheight|       pointer|
|imgheight_empty_n      |   in|    1|     ap_fifo|                                                   imgheight|       pointer|
|imgheight_read         |  out|    1|     ap_fifo|                                                   imgheight|       pointer|
|imgwidth_dout          |   in|   11|     ap_fifo|                                                    imgwidth|       pointer|
|imgwidth_empty_n       |   in|    1|     ap_fifo|                                                    imgwidth|       pointer|
|imgwidth_read          |  out|    1|     ap_fifo|                                                    imgwidth|       pointer|
+-----------------------+-----+-----+------------+------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 9 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx2_mat_44, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady2_mat_47, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %phase_mat_49, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %imgwidth, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %imgheight, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%imgheight_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %imgheight"   --->   Operation 15 'read' 'imgheight_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%imgwidth_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %imgwidth"   --->   Operation 16 'read' 'imgwidth_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %phase_mat_49, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady2_mat_47, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx2_mat_44, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%br_ln450 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:450]   --->   Operation 20 'br' 'br_ln450' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_V = phi i11 0, void %entry, i11 %i_V_1, void %._crit_edge.loopexit.i"   --->   Operation 21 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.63ns)   --->   "%i_V_1 = add i11 %i_V, i11 1"   --->   Operation 22 'add' 'i_V_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.88ns)   --->   "%icmp_ln450 = icmp_eq  i11 %i_V, i11 %imgheight_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:450]   --->   Operation 23 'icmp' 'icmp_ln450' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln450 = br i1 %icmp_ln450, void %.split4.i, void %.exit" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:450]   --->   Operation 24 'br' 'br_ln450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln445 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:445]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln445' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln445 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:445]   --->   Operation 26 'specloopname' 'specloopname_ln445' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%br_ln457 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:457]   --->   Operation 27 'br' 'br_ln457' <Predicate = (!icmp_ln450)> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln450)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.88>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%j_V = phi i11 0, void %.split4.i, i11 %j_V_1, void %0"   --->   Operation 29 'phi' 'j_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.63ns)   --->   "%j_V_1 = add i11 %j_V, i11 1"   --->   Operation 30 'add' 'j_V_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.88ns)   --->   "%icmp_ln457 = icmp_eq  i11 %j_V, i11 %imgwidth_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:457]   --->   Operation 31 'icmp' 'icmp_ln457' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln457 = br i1 %icmp_ln457, void %0, void %._crit_edge.loopexit.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:457]   --->   Operation 32 'br' 'br_ln457' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 33 [1/1] (3.63ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %gradx2_mat_44" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'read' 'tmp_V' <Predicate = (!icmp_ln457)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 34 [1/1] (3.63ns)   --->   "%tmp_V_11 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %grady2_mat_47" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'read' 'tmp_V_11' <Predicate = (!icmp_ln457)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V, i32 15" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:481]   --->   Operation 35 'bitselect' 'tmp' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V_11, i32 15" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:482]   --->   Operation 36 'bitselect' 'tmp_6' <Predicate = (!icmp_ln457)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.20>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln481 = sext i16 %tmp_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:481]   --->   Operation 37 'sext' 'sext_ln481' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (2.07ns)   --->   "%sub_ln481 = sub i17 0, i17 %sext_ln481" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:481]   --->   Operation 38 'sub' 'sub_ln481' <Predicate = (!icmp_ln457 & tmp)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.78ns)   --->   "%xa = select i1 %tmp, i17 %sub_ln481, i17 %sext_ln481" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:481]   --->   Operation 39 'select' 'xa' <Predicate = (!icmp_ln457)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln481_1 = sext i17 %xa" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:481]   --->   Operation 40 'sext' 'sext_ln481_1' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_5 : Operation 41 [2/2] (3.34ns)   --->   "%tg22x = mul i32 %sext_ln481_1, i32 13573" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:489]   --->   Operation 41 'mul' 'tg22x' <Predicate = (!icmp_ln457)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln494 = trunc i17 %xa" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:494]   --->   Operation 42 'trunc' 'trunc_ln494' <Predicate = (!icmp_ln457)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln482 = sext i16 %tmp_V_11" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:482]   --->   Operation 43 'sext' 'sext_ln482' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (2.07ns)   --->   "%sub_ln482 = sub i17 0, i17 %sext_ln482" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:482]   --->   Operation 44 'sub' 'sub_ln482' <Predicate = (!icmp_ln457 & tmp_6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.78ns)   --->   "%select_ln482 = select i1 %tmp_6, i17 %sub_ln482, i17 %sext_ln482" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:482]   --->   Operation 45 'select' 'select_ln482' <Predicate = (!icmp_ln457)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 46 [1/2] (3.34ns)   --->   "%tg22x = mul i32 %sext_ln481_1, i32 13573" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:489]   --->   Operation 46 'mul' 'tg22x' <Predicate = (!icmp_ln457)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specfucore_ln485 = specfucore void @_ssdm_op_SpecFUCore, i32 %tg22x, i64 12, i64 2, i64 18446744073709551615" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:485]   --->   Operation 47 'specfucore' 'specfucore_ln485' <Predicate = (!icmp_ln457)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%ya = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %select_ln482, i15 0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:482]   --->   Operation 48 'bitconcatenate' 'ya' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln491 = icmp_slt  i32 %ya, i32 %tg22x" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:491]   --->   Operation 49 'icmp' 'icmp_ln491' <Predicate = (!icmp_ln457)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln494, i16 0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:494]   --->   Operation 50 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (2.55ns)   --->   "%tg67x = add i32 %tg22x, i32 %shl_ln" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:494]   --->   Operation 51 'add' 'tg67x' <Predicate = (!icmp_ln457)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln495 = icmp_sgt  i32 %ya, i32 %tg67x" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:495]   --->   Operation 52 'icmp' 'icmp_ln495' <Predicate = (!icmp_ln457)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node angle_V)   --->   "%xor_ln498 = xor i16 %tmp_V_11, i16 %tmp_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:498]   --->   Operation 53 'xor' 'xor_ln498' <Predicate = (!icmp_ln457)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node angle_V)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %xor_ln498, i32 15" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:499]   --->   Operation 54 'bitselect' 'tmp_7' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln495)   --->   "%xor_ln491 = xor i1 %icmp_ln491, i1 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:491]   --->   Operation 55 'xor' 'xor_ln491' <Predicate = (!icmp_ln457)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln495 = and i1 %icmp_ln495, i1 %xor_ln491" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:495]   --->   Operation 56 'and' 'and_ln495' <Predicate = (!icmp_ln457)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node angle_V)   --->   "%select_ln495 = select i1 %and_ln495, i8 90, i8 0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:495]   --->   Operation 57 'select' 'select_ln495' <Predicate = (!icmp_ln457)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node angle_V)   --->   "%or_ln495 = or i1 %and_ln495, i1 %icmp_ln491" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:495]   --->   Operation 58 'or' 'or_ln495' <Predicate = (!icmp_ln457)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node angle_V)   --->   "%select_ln495_1 = select i1 %tmp_7, i8 45, i8 135" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:495]   --->   Operation 59 'select' 'select_ln495_1' <Predicate = (!icmp_ln457)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (1.24ns) (out node of the LUT)   --->   "%angle_V = select i1 %or_ln495, i8 %select_ln495, i8 %select_ln495_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:495]   --->   Operation 60 'select' 'angle_V' <Predicate = (!icmp_ln457)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.50>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln445 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:445]   --->   Operation 61 'specpipeline' 'specpipeline_ln445' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln445 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:445]   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln445' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln445 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:445]   --->   Operation 63 'specloopname' 'specloopname_ln445' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:485]   --->   Operation 64 'specregionbegin' 'rbegin_i' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin_i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:489]   --->   Operation 65 'specregionend' 'rend_i' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (3.50ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %phase_mat_49, i8 %angle_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 66 'write' 'write_ln174' <Predicate = (!icmp_ln457)> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 5760> <FIFO>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!icmp_ln457)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gradx2_mat_44]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ grady2_mat_47]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ phase_mat_49]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgheight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgwidth]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
imgheight_read          (read             ) [ 0011111111]
imgwidth_read           (read             ) [ 0011111111]
specinterface_ln0       (specinterface    ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
specinterface_ln0       (specinterface    ) [ 0000000000]
br_ln450                (br               ) [ 0111111111]
i_V                     (phi              ) [ 0010000000]
i_V_1                   (add              ) [ 0111111111]
icmp_ln450              (icmp             ) [ 0011111111]
br_ln450                (br               ) [ 0000000000]
speclooptripcount_ln445 (speclooptripcount) [ 0000000000]
specloopname_ln445      (specloopname     ) [ 0000000000]
br_ln457                (br               ) [ 0011111111]
ret_ln0                 (ret              ) [ 0000000000]
j_V                     (phi              ) [ 0001000000]
j_V_1                   (add              ) [ 0011111111]
icmp_ln457              (icmp             ) [ 0011111111]
br_ln457                (br               ) [ 0000000000]
tmp_V                   (read             ) [ 0001011100]
tmp_V_11                (read             ) [ 0001011100]
tmp                     (bitselect        ) [ 0001010000]
tmp_6                   (bitselect        ) [ 0001011000]
sext_ln481              (sext             ) [ 0000000000]
sub_ln481               (sub              ) [ 0000000000]
xa                      (select           ) [ 0000000000]
sext_ln481_1            (sext             ) [ 0001001000]
trunc_ln494             (trunc            ) [ 0001001100]
sext_ln482              (sext             ) [ 0000000000]
sub_ln482               (sub              ) [ 0000000000]
select_ln482            (select           ) [ 0001000100]
tg22x                   (mul              ) [ 0001000100]
specfucore_ln485        (specfucore       ) [ 0000000000]
ya                      (bitconcatenate   ) [ 0000000000]
icmp_ln491              (icmp             ) [ 0000000000]
shl_ln                  (bitconcatenate   ) [ 0000000000]
tg67x                   (add              ) [ 0000000000]
icmp_ln495              (icmp             ) [ 0000000000]
xor_ln498               (xor              ) [ 0000000000]
tmp_7                   (bitselect        ) [ 0000000000]
xor_ln491               (xor              ) [ 0000000000]
and_ln495               (and              ) [ 0000000000]
select_ln495            (select           ) [ 0000000000]
or_ln495                (or               ) [ 0000000000]
select_ln495_1          (select           ) [ 0000000000]
angle_V                 (select           ) [ 0001000010]
specpipeline_ln445      (specpipeline     ) [ 0000000000]
speclooptripcount_ln445 (speclooptripcount) [ 0000000000]
specloopname_ln445      (specloopname     ) [ 0000000000]
rbegin_i                (specregionbegin  ) [ 0000000000]
rend_i                  (specregionend    ) [ 0000000000]
write_ln174             (write            ) [ 0000000000]
br_ln0                  (br               ) [ 0011111111]
br_ln0                  (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gradx2_mat_44">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradx2_mat_44"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="grady2_mat_47">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="grady2_mat_47"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="phase_mat_49">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phase_mat_49"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imgheight">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgheight"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="imgwidth">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgwidth"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i17.i15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="imgheight_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="11" slack="0"/>
<pin id="96" dir="0" index="1" bw="11" slack="0"/>
<pin id="97" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgheight_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="imgwidth_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="0" index="1" bw="11" slack="0"/>
<pin id="103" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imgwidth_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_V_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_V_11_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_11/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln174_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="1"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/8 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_V_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="11" slack="1"/>
<pin id="127" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_V (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_V_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="11" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="j_V_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="1"/>
<pin id="138" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j_V (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="j_V_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="11" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_V_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln450_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="0"/>
<pin id="155" dir="0" index="1" bw="11" slack="1"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln450/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="j_V_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V_1/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln457_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="0" index="1" bw="11" slack="2"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln457/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_6_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sext_ln481_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="1"/>
<pin id="187" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln481/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sub_ln481_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln481/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="xa_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="17" slack="0"/>
<pin id="197" dir="0" index="2" bw="17" slack="0"/>
<pin id="198" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xa/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln481_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="17" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln481_1/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="17" slack="0"/>
<pin id="207" dir="0" index="1" bw="15" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tg22x/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln494_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="17" slack="0"/>
<pin id="213" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln494/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sext_ln482_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="2"/>
<pin id="217" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln482/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sub_ln482_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln482/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln482_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="2"/>
<pin id="226" dir="0" index="1" bw="17" slack="0"/>
<pin id="227" dir="0" index="2" bw="17" slack="0"/>
<pin id="228" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln482/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="ya_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="17" slack="1"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ya/7 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln491_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln491/7 "/>
</bind>
</comp>

<comp id="243" class="1004" name="shl_ln_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="2"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tg67x_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tg67x/7 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln495_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln495/7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="xor_ln498_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="3"/>
<pin id="263" dir="0" index="1" bw="16" slack="3"/>
<pin id="264" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln498/7 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_7_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="0"/>
<pin id="268" dir="0" index="2" bw="5" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="273" class="1004" name="xor_ln491_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln491/7 "/>
</bind>
</comp>

<comp id="279" class="1004" name="and_ln495_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln495/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln495_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="0" index="2" bw="8" slack="0"/>
<pin id="289" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln495/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="or_ln495_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln495/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="select_ln495_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="0" index="2" bw="8" slack="0"/>
<pin id="303" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln495_1/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="angle_V_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="0" index="2" bw="8" slack="0"/>
<pin id="311" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="angle_V/7 "/>
</bind>
</comp>

<comp id="315" class="1005" name="imgheight_read_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="1"/>
<pin id="317" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="imgheight_read "/>
</bind>
</comp>

<comp id="320" class="1005" name="imgwidth_read_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="2"/>
<pin id="322" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="imgwidth_read "/>
</bind>
</comp>

<comp id="325" class="1005" name="i_V_1_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="0"/>
<pin id="327" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V_1 "/>
</bind>
</comp>

<comp id="330" class="1005" name="icmp_ln450_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln450 "/>
</bind>
</comp>

<comp id="334" class="1005" name="j_V_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V_1 "/>
</bind>
</comp>

<comp id="339" class="1005" name="icmp_ln457_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln457 "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_V_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="1"/>
<pin id="345" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="349" class="1005" name="tmp_V_11_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="2"/>
<pin id="351" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_11 "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="360" class="1005" name="tmp_6_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="2"/>
<pin id="362" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="365" class="1005" name="sext_ln481_1_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln481_1 "/>
</bind>
</comp>

<comp id="370" class="1005" name="trunc_ln494_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="2"/>
<pin id="372" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln494 "/>
</bind>
</comp>

<comp id="375" class="1005" name="select_ln482_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="17" slack="1"/>
<pin id="377" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="select_ln482 "/>
</bind>
</comp>

<comp id="380" class="1005" name="tg22x_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tg22x "/>
</bind>
</comp>

<comp id="386" class="1005" name="angle_V_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="angle_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="92" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="129" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="129" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="140" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="140" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="44" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="106" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="112" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="188" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="185" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="194" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="215" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="60" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="62" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="64" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="66" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="231" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="270"><net_src comp="44" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="261" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="46" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="277"><net_src comp="238" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="68" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="255" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="273" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="70" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="72" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="279" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="238" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="265" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="74" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="76" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="312"><net_src comp="293" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="285" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="299" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="94" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="323"><net_src comp="100" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="328"><net_src comp="147" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="333"><net_src comp="153" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="158" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="342"><net_src comp="164" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="106" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="352"><net_src comp="112" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="358"><net_src comp="169" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="363"><net_src comp="177" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="368"><net_src comp="201" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="373"><net_src comp="211" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="378"><net_src comp="224" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="383"><net_src comp="205" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="389"><net_src comp="307" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="118" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: phase_mat_49 | {8 }
 - Input state : 
	Port: xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> : gradx2_mat_44 | {4 }
	Port: xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> : grady2_mat_47 | {4 }
	Port: xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> : imgheight | {1 }
	Port: xFAngleKernel<2, 0, 1080, 1920, 3, 0, 1, 5, 1, 1920, 5760> : imgwidth | {1 }
  - Chain level:
	State 1
	State 2
		i_V_1 : 1
		icmp_ln450 : 1
		br_ln450 : 2
	State 3
		j_V_1 : 1
		icmp_ln457 : 1
		br_ln457 : 2
	State 4
	State 5
		sub_ln481 : 1
		xa : 2
		sext_ln481_1 : 3
		tg22x : 4
		trunc_ln494 : 3
	State 6
		sub_ln482 : 1
		select_ln482 : 2
		specfucore_ln485 : 1
	State 7
		icmp_ln491 : 1
		tg67x : 1
		icmp_ln495 : 2
		xor_ln491 : 2
		and_ln495 : 3
		select_ln495 : 3
		or_ln495 : 3
		select_ln495_1 : 1
		angle_V : 3
	State 8
		rend_i : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|    mul   |         grp_fu_205        |    1    |    71   |    2    |
|----------|---------------------------|---------|---------|---------|
|          |        i_V_1_fu_147       |    0    |    0    |    12   |
|    add   |        j_V_1_fu_158       |    0    |    0    |    12   |
|          |        tg67x_fu_250       |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|          |     icmp_ln450_fu_153     |    0    |    0    |    11   |
|   icmp   |     icmp_ln457_fu_164     |    0    |    0    |    11   |
|          |     icmp_ln491_fu_238     |    0    |    0    |    18   |
|          |     icmp_ln495_fu_255     |    0    |    0    |    18   |
|----------|---------------------------|---------|---------|---------|
|          |         xa_fu_194         |    0    |    0    |    17   |
|          |    select_ln482_fu_224    |    0    |    0    |    17   |
|  select  |    select_ln495_fu_285    |    0    |    0    |    8    |
|          |   select_ln495_1_fu_299   |    0    |    0    |    8    |
|          |       angle_V_fu_307      |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|    sub   |      sub_ln481_fu_188     |    0    |    0    |    23   |
|          |      sub_ln482_fu_218     |    0    |    0    |    23   |
|----------|---------------------------|---------|---------|---------|
|    xor   |      xor_ln498_fu_261     |    0    |    0    |    16   |
|          |      xor_ln491_fu_273     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    and   |      and_ln495_fu_279     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    or    |      or_ln495_fu_293      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          | imgheight_read_read_fu_94 |    0    |    0    |    0    |
|   read   | imgwidth_read_read_fu_100 |    0    |    0    |    0    |
|          |     tmp_V_read_fu_106     |    0    |    0    |    0    |
|          |    tmp_V_11_read_fu_112   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |  write_ln174_write_fu_118 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_169        |    0    |    0    |    0    |
| bitselect|        tmp_6_fu_177       |    0    |    0    |    0    |
|          |        tmp_7_fu_265       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln481_fu_185     |    0    |    0    |    0    |
|   sext   |    sext_ln481_1_fu_201    |    0    |    0    |    0    |
|          |     sext_ln482_fu_215     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln494_fu_211    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|         ya_fu_231         |    0    |    0    |    0    |
|          |       shl_ln_fu_243       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    71   |   249   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    angle_V_reg_386   |    8   |
|     i_V_1_reg_325    |   11   |
|      i_V_reg_125     |   11   |
|  icmp_ln450_reg_330  |    1   |
|  icmp_ln457_reg_339  |    1   |
|imgheight_read_reg_315|   11   |
| imgwidth_read_reg_320|   11   |
|     j_V_1_reg_334    |   11   |
|      j_V_reg_136     |   11   |
| select_ln482_reg_375 |   17   |
| sext_ln481_1_reg_365 |   32   |
|     tg22x_reg_380    |   32   |
|     tmp_6_reg_360    |    1   |
|   tmp_V_11_reg_349   |   16   |
|     tmp_V_reg_343    |   16   |
|      tmp_reg_355     |    1   |
|  trunc_ln494_reg_370 |   16   |
+----------------------+--------+
|         Total        |   207  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_205 |  p0  |   2  |  17  |   34   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   34   ||  1.588  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   71   |   249  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   207  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   278  |   258  |
+-----------+--------+--------+--------+--------+
