<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo_18x8k_oreg" module="FIFO" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2016 11 21 11:29:38.918" version="5.1" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="fifo_18x8k_oreg.lpc" type="lpc" modified="2016 11 21 11:29:34.000"/>
		<File name="fifo_18x8k_oreg.vhd" type="top_level_vhdl" modified="2016 11 21 11:29:34.000"/>
		<File name="fifo_18x8k_oreg_tmpl.vhd" type="template_vhdl" modified="2016 11 21 11:29:34.000"/>
		<File name="tb_fifo_18x8k_oreg_tmpl.vhd" type="testbench_vhdl" modified="2016 11 21 11:29:35.000"/>
  </Package>
</DiamondModule>
