<module name="PSRAM0_FW" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CBA_CONTROL_i_j" acronym="CBA_CONTROL_i_j" offset="0x0" width="32" description="The Firewall i Region j Control Register defines the control fields for the firewall. Offset = 0h + (i * 400h) + (j * 20h), where: i = 0h to 7Fh, j = 0h to 1Fh">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CACHE_MODE" width="1" begin="9" end="9" resetval="0xX" description="Cache mode for region.Set to 1 to check cache permissions. Set to 0 to ignore cache permissions." range="" rwaccess="RW"/>
    <bitfield id="BACKGROUND" width="1" begin="8" end="8" resetval="0xX" description="Background enable for region.There can be 1 backgroun region per FW and foreground regions can have overlapping addresses only with the background region." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LOCK" width="1" begin="4" end="4" resetval="0xX" description="Lock region.Once set region values cannot be modified." range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="4" begin="3" end="0" resetval="0xX" description="Enable region.A value of 0xA enables, others disable." range="" rwaccess="RW"/>
  </register>
  <register id="CBA_PERMISSION_i_j_0" acronym="CBA_PERMISSION_i_j_0" offset="0x4" width="32" description="The Firewall i Region j Permission 0 to Permission 2 Registers define the permissions for the firewall. Offset = 4h + (i * 400h) + (j * 20h), where: i = 0h to 7Fh, j = 0h to 1Fh">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0xX" description="Allowed privid." range="" rwaccess="RW"/>
    <bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0xX" description="Non-secure user debug allowed." range="" rwaccess="RW"/>
    <bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0xX" description="Non-secure user cacheable allowed." range="" rwaccess="RW"/>
    <bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0xX" description="Non-secure user read allowed." range="" rwaccess="RW"/>
    <bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0xX" description="Non-secure user write allowed." range="" rwaccess="RW"/>
    <bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0xX" description="Non-secure supervisor debug allowed." range="" rwaccess="RW"/>
    <bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0xX" description="Non-secure supervisor cacheable allowed." range="" rwaccess="RW"/>
    <bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0xX" description="Non-secure supervisor read allowed." range="" rwaccess="RW"/>
    <bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0xX" description="Non-secure supervisor write allowed." range="" rwaccess="RW"/>
    <bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0xX" description="Secure user debug allowed." range="" rwaccess="RW"/>
    <bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0xX" description="Secure user cacheable allowed." range="" rwaccess="RW"/>
    <bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0xX" description="Secure user read allowed." range="" rwaccess="RW"/>
    <bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0xX" description="Secure user write allowed." range="" rwaccess="RW"/>
    <bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0xX" description="Secure supervisor debug allowed." range="" rwaccess="RW"/>
    <bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0xX" description="Secure supervisor cacheable allowed." range="" rwaccess="RW"/>
    <bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0xX" description="Secure supervisor read allowed." range="" rwaccess="RW"/>
    <bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0xX" description="Secure supervisor write allowed." range="" rwaccess="RW"/>
  </register>
  <register id="CBA_PERMISSION_i_j_1" acronym="CBA_PERMISSION_i_j_1" offset="0x8" width="32" description="The Firewall i Region j Permission 0 to Permission 2 Registers define the permissions for the firewall. Offset = 4h + (i * 400h) + (j * 20h), where: i = 0h to 7Fh, j = 0h to 1Fh">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRIV_ID" width="8" begin="23" end="16" resetval="0xX" description="Allowed privid." range="" rwaccess="RW"/>
    <bitfield id="NONSEC_USER_DEBUG" width="1" begin="15" end="15" resetval="0xX" description="Non-secure user debug allowed." range="" rwaccess="RW"/>
    <bitfield id="NONSEC_USER_CACHEABLE" width="1" begin="14" end="14" resetval="0xX" description="Non-secure user cacheable allowed." range="" rwaccess="RW"/>
    <bitfield id="NONSEC_USER_READ" width="1" begin="13" end="13" resetval="0xX" description="Non-secure user read allowed." range="" rwaccess="RW"/>
    <bitfield id="NONSEC_USER_WRITE" width="1" begin="12" end="12" resetval="0xX" description="Non-secure user write allowed." range="" rwaccess="RW"/>
    <bitfield id="NONSEC_SUPV_DEBUG" width="1" begin="11" end="11" resetval="0xX" description="Non-secure supervisor debug allowed." range="" rwaccess="RW"/>
    <bitfield id="NONSEC_SUPV_CACHEABLE" width="1" begin="10" end="10" resetval="0xX" description="Non-secure supervisor cacheable allowed." range="" rwaccess="RW"/>
    <bitfield id="NONSEC_SUPV_READ" width="1" begin="9" end="9" resetval="0xX" description="Non-secure supervisor read allowed." range="" rwaccess="RW"/>
    <bitfield id="NONSEC_SUPV_WRITE" width="1" begin="8" end="8" resetval="0xX" description="Non-secure supervisor write allowed." range="" rwaccess="RW"/>
    <bitfield id="SEC_USER_DEBUG" width="1" begin="7" end="7" resetval="0xX" description="Secure user debug allowed." range="" rwaccess="RW"/>
    <bitfield id="SEC_USER_CACHEABLE" width="1" begin="6" end="6" resetval="0xX" description="Secure user cacheable allowed." range="" rwaccess="RW"/>
    <bitfield id="SEC_USER_READ" width="1" begin="5" end="5" resetval="0xX" description="Secure user read allowed." range="" rwaccess="RW"/>
    <bitfield id="SEC_USER_WRITE" width="1" begin="4" end="4" resetval="0xX" description="Secure user write allowed." range="" rwaccess="RW"/>
    <bitfield id="SEC_SUPV_DEBUG" width="1" begin="3" end="3" resetval="0xX" description="Secure supervisor debug allowed." range="" rwaccess="RW"/>
    <bitfield id="SEC_SUPV_CACHEABLE" width="1" begin="2" end="2" resetval="0xX" description="Secure supervisor cacheable allowed." range="" rwaccess="RW"/>
    <bitfield id="SEC_SUPV_READ" width="1" begin="1" end="1" resetval="0xX" description="Secure supervisor read allowed." range="" rwaccess="RW"/>
    <bitfield id="SEC_SUPV_WRITE" width="1" begin="0" end="0" resetval="0xX" description="Secure supervisor write allowed." range="" rwaccess="RW"/>
  </register>
  <register id="CBA_START_ADDR_l_i_j" acronym="CBA_START_ADDR_l_i_j" offset="0x10" width="32" description="The Firewall i Region j Start Address Low Register defines the start address bits 31 to 0 for the firewall. Offset = 10h + (i * 400h) + (j * 20h), where: i = 0h to 7Fh, j = 0h to 1Fh">
    <bitfield id="ADDR_L" width="20" begin="31" end="12" resetval="0xX" description="Start address bits 31 to 12.Lowest 12 bits are forced to 0 as address must be 4KB aligned." range="" rwaccess="RW"/>
    <bitfield id="ADDR_LSB" width="12" begin="11" end="0" resetval="0x0" description="Start address bits 11 to 0 are forced to 0 as address must be 4KB aligned." range="" rwaccess="R"/>
  </register>
  <register id="CBA_START_ADDR_H_i_j" acronym="CBA_START_ADDR_H_i_j" offset="0x14" width="32" description="The Firewall i Region j Start Address High Register defines the start address bits 47 to 32 for the firewall. Offset = 14h + (i * 400h) + (j * 20h), where: i = 0h to 7Fh, j = 0h to 1Fh">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDR_H" width="16" begin="15" end="0" resetval="0xX" description="Start address bits 47 to 32." range="" rwaccess="RW"/>
  </register>
  <register id="CBA_END_ADDR_l_i_j" acronym="CBA_END_ADDR_l_i_j" offset="0x18" width="32" description="The Firewall i Region j End Address Low Register defines the end address bits 31 to 0 to include for the firewall. Offset = 18h + (i * 400h) + (j * 20h), where: i = 0h to 7Fh, j = 0h to 1Fh">
    <bitfield id="END_ADDR_L" width="20" begin="31" end="12" resetval="0xX" description="End address bits 31 to 12 to include in the match.Lowest 12 bits are forced to 1s as address must be 4KB aligned." range="" rwaccess="RW"/>
    <bitfield id="END_ADDR_LSB" width="12" begin="11" end="0" resetval="0x0" description="End address bits 11 to 0 are forced to 1s as address must be 4KB aligned minus 1." range="" rwaccess="R"/>
  </register>
  <register id="CBA_END_ADDR_H_i_j" acronym="CBA_END_ADDR_H_i_j" offset="0x1C" width="32" description="The Firewall i Region j End Address High Register defines the end address bits 47 to 32 to include for the firewall. Offset = 1Ch + (i * 400h) + (j * 20h), where: i = 0h to 7Fh, j = 0h to 1Fh">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="END_ADDR_H" width="16" begin="15" end="0" resetval="0xX" description="End address bits 47 to 32 to include in the match." range="" rwaccess="RW"/>
  </register>
</module>
