##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for CyMASTER_CLK
		4.3::Critical Path Report for TIMER_CLOCK
		4.4::Critical Path Report for UART_IntClock
		4.5::Critical Path Report for UART_TEST_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (TIMER_CLOCK:R vs. TIMER_CLOCK:R)
		5.2::Critical Path Report for (UART_TEST_IntClock:R vs. UART_TEST_IntClock:R)
		5.3::Critical Path Report for (UART_TEST_IntClock:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. TIMER_CLOCK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK           | Frequency: 37.48 MHz  | Target: 24.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK        | Frequency: 57.64 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 24.00 MHz  | 
Clock: TIMER_CLOCK         | Frequency: 29.86 MHz  | Target: 1.00 MHz   | 
Clock: UART_IntClock       | Frequency: 44.83 MHz  | Target: 0.92 MHz   | 
Clock: UART_TEST_IntClock  | Frequency: 43.08 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           TIMER_CLOCK         41666.7          14983       N/A              N/A         N/A              N/A         N/A              N/A         
TIMER_CLOCK         TIMER_CLOCK         1e+006           966510      N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock       UART_IntClock       1.08333e+006     1061025     N/A              N/A         N/A              N/A         N/A              N/A         
UART_TEST_IntClock  UART_IntClock       41666.7          24317       N/A              N/A         N/A              N/A         N/A              N/A         
UART_TEST_IntClock  UART_TEST_IntClock  1.08333e+006     1060123     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase      
-----------  ------------  --------------------  
Rx_1(0)_PAD  42269         UART_TEST_IntClock:R  
Tx_1(0)_PAD  34514         UART_IntClock:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 37.48 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 14983p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. TIMER_CLOCK:R#2)   41667
- Setup time                                          -5090
---------------------------------------------------   ----- 
End-of-path required time (ps)                        36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21594
-------------------------------------   ----- 
End-of-path arrival time (ps)           21594
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1            datapathcell1   2684   5264  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/co_msb               datapathcell1   9710  14974  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/ci                   datapathcell2      0  14974  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/co_msb               datapathcell2   3310  18284  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/ci                   datapathcell3      0  18284  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/co_msb               datapathcell3   3310  21594  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/ci                   datapathcell4      0  21594  14983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 57.64 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:txn\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24317p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (period of common ancestor clock between UART_TEST_IntClock UART_IntClock)   41667
- Setup time                                                                                -5210
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12140
-------------------------------------   ----- 
End-of-path arrival time (ps)           12140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:txn\/clock_0                              macrocell36         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_TEST:BUART:txn\/q                 macrocell36     1250   1250  24317  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell12     5295   6545  24317  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell12     3350   9895  24317  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2244  12140  24317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for TIMER_CLOCK
*****************************************
Clock: TIMER_CLOCK
Frequency: 29.86 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 966510p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (TIMER_CLOCK:R#1 vs. TIMER_CLOCK:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28400
-------------------------------------   ----- 
End-of-path arrival time (ps)           28400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3930  12070  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21780  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21780  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  25090  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  25090  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3310  28400  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  28400  966510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell4       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 44.83 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10788
-------------------------------------   ----- 
End-of-path arrival time (ps)           10788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q                       macrocell20     1250   1250  1061025  RISE       1
\UART:BUART:counter_load_not\/main_3           macrocell4      3899   5149  1061025  RISE       1
\UART:BUART:counter_load_not\/q                macrocell4      3350   8499  1061025  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2289  10788  1061025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_TEST_IntClock
************************************************
Clock: UART_TEST_IntClock
Frequency: 43.08 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_state_0\/q
Path End       : \UART_TEST:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TEST:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060123p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11691
-------------------------------------   ----- 
End-of-path arrival time (ps)           11691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_state_0\/q                      macrocell31     1250   1250  1060123  RISE       1
\UART_TEST:BUART:counter_load_not\/main_1           macrocell28     4786   6036  1060123  RISE       1
\UART_TEST:BUART:counter_load_not\/q                macrocell28     3350   9386  1060123  RISE       1
\UART_TEST:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2304  11691  1060123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (TIMER_CLOCK:R vs. TIMER_CLOCK:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 966510p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (TIMER_CLOCK:R#1 vs. TIMER_CLOCK:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28400
-------------------------------------   ----- 
End-of-path arrival time (ps)           28400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3930  12070  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell1   9710  21780  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell2      0  21780  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell2   3310  25090  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell3      0  25090  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell3   3310  28400  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell4      0  28400  966510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (UART_TEST_IntClock:R vs. UART_TEST_IntClock:R)
*****************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_state_0\/q
Path End       : \UART_TEST:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TEST:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060123p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11691
-------------------------------------   ----- 
End-of-path arrival time (ps)           11691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_state_0\/q                      macrocell31     1250   1250  1060123  RISE       1
\UART_TEST:BUART:counter_load_not\/main_1           macrocell28     4786   6036  1060123  RISE       1
\UART_TEST:BUART:counter_load_not\/q                macrocell28     3350   9386  1060123  RISE       1
\UART_TEST:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2304  11691  1060123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1


5.3::Critical Path Report for (UART_TEST_IntClock:R vs. UART_IntClock:R)
************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:txn\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24317p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (period of common ancestor clock between UART_TEST_IntClock UART_IntClock)   41667
- Setup time                                                                                -5210
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12140
-------------------------------------   ----- 
End-of-path arrival time (ps)           12140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:txn\/clock_0                              macrocell36         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_TEST:BUART:txn\/q                 macrocell36     1250   1250  24317  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell12     5295   6545  24317  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell12     3350   9895  24317  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2244  12140  24317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10788
-------------------------------------   ----- 
End-of-path arrival time (ps)           10788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q                       macrocell20     1250   1250  1061025  RISE       1
\UART:BUART:counter_load_not\/main_3           macrocell4      3899   5149  1061025  RISE       1
\UART:BUART:counter_load_not\/q                macrocell4      3350   8499  1061025  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2289  10788  1061025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. TIMER_CLOCK:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 14983p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. TIMER_CLOCK:R#2)   41667
- Setup time                                          -5090
---------------------------------------------------   ----- 
End-of-path required time (ps)                        36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21594
-------------------------------------   ----- 
End-of-path arrival time (ps)           21594
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1            datapathcell1   2684   5264  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/co_msb               datapathcell1   9710  14974  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/ci                   datapathcell2      0  14974  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/co_msb               datapathcell2   3310  18284  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/ci                   datapathcell3      0  18284  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/co_msb               datapathcell3   3310  21594  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/ci                   datapathcell4      0  21594  14983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 14983p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. TIMER_CLOCK:R#2)   41667
- Setup time                                          -5090
---------------------------------------------------   ----- 
End-of-path required time (ps)                        36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21594
-------------------------------------   ----- 
End-of-path arrival time (ps)           21594
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1            datapathcell1   2684   5264  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/co_msb               datapathcell1   9710  14974  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/ci                   datapathcell2      0  14974  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/co_msb               datapathcell2   3310  18284  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/ci                   datapathcell3      0  18284  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/co_msb               datapathcell3   3310  21594  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/ci                   datapathcell4      0  21594  14983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 18293p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. TIMER_CLOCK:R#2)   41667
- Setup time                                          -5090
---------------------------------------------------   ----- 
End-of-path required time (ps)                        36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18284
-------------------------------------   ----- 
End-of-path arrival time (ps)           18284
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1            datapathcell1   2684   5264  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/co_msb               datapathcell1   9710  14974  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/ci                   datapathcell2      0  14974  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/co_msb               datapathcell2   3310  18284  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/ci                   datapathcell3      0  18284  18293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/clock                     datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 21603p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. TIMER_CLOCK:R#2)   41667
- Setup time                                          -5090
---------------------------------------------------   ----- 
End-of-path required time (ps)                        36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14974
-------------------------------------   ----- 
End-of-path arrival time (ps)           14974
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1            datapathcell1   2684   5264  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/co_msb               datapathcell1   9710  14974  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/ci                   datapathcell2      0  14974  21603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 23625p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. TIMER_CLOCK:R#2)    41667
- Setup time                                          -11520
---------------------------------------------------   ------ 
End-of-path required time (ps)                         30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6522
-------------------------------------   ---- 
End-of-path arrival time (ps)           6522
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1            datapathcell4   3942   6522  23625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 23626p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. TIMER_CLOCK:R#2)    41667
- Setup time                                          -11520
---------------------------------------------------   ------ 
End-of-path required time (ps)                         30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6520
-------------------------------------   ---- 
End-of-path arrival time (ps)           6520
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1            datapathcell3   3940   6520  23626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/clock                     datapathcell3       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:txn\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24317p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (period of common ancestor clock between UART_TEST_IntClock UART_IntClock)   41667
- Setup time                                                                                -5210
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12140
-------------------------------------   ----- 
End-of-path arrival time (ps)           12140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:txn\/clock_0                              macrocell36         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_TEST:BUART:txn\/q                 macrocell36     1250   1250  24317  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell12     5295   6545  24317  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell12     3350   9895  24317  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2244  12140  24317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 24862p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. TIMER_CLOCK:R#2)    41667
- Setup time                                          -11520
---------------------------------------------------   ------ 
End-of-path required time (ps)                         30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1            datapathcell2   2705   5285  24862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 24883p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24 vs. TIMER_CLOCK:R#2)    41667
- Setup time                                          -11520
---------------------------------------------------   ------ 
End-of-path required time (ps)                         30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5264
-------------------------------------   ---- 
End-of-path arrival time (ps)           5264
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  14983  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1            datapathcell1   2684   5264  24883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:nrstSts:stsreg\/status_0
Capture Clock  : \TIMER:TimerUDB:nrstSts:stsreg\/clock
Path slack     : 27917p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. TIMER_CLOCK:R#2)   41667
- Setup time                                          -1570
---------------------------------------------------   ----- 
End-of-path required time (ps)                        40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12180
-------------------------------------   ----- 
End-of-path arrival time (ps)           12180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\TIMER:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  14983  RISE       1
\TIMER:TimerUDB:status_tc\/main_0                     macrocell3     3926   6506  27917  RISE       1
\TIMER:TimerUDB:status_tc\/q                          macrocell3     3350   9856  27917  RISE       1
\TIMER:TimerUDB:nrstSts:stsreg\/status_0              statusicell1   2323  12180  27917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:nrstSts:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:txn\/q
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 29058p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (period of common ancestor clock between UART_TEST_IntClock UART_IntClock)   41667
- Setup time                                                                                -3510
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9099
-------------------------------------   ---- 
End-of-path arrival time (ps)           9099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:txn\/clock_0                              macrocell36         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\UART_TEST:BUART:txn\/q      macrocell36   1250   1250  24317  RISE       1
\UART:BUART:rx_last\/main_0  macrocell10   7849   9099  29058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell10         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:txn\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 31067p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (period of common ancestor clock between UART_TEST_IntClock UART_IntClock)   41667
- Setup time                                                                                -3510
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7090
-------------------------------------   ---- 
End-of-path arrival time (ps)           7090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:txn\/clock_0                              macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART_TEST:BUART:txn\/q         macrocell36   1250   1250  24317  RISE       1
\UART:BUART:rx_state_0\/main_0  macrocell13   5840   7090  31067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:txn\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 31067p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (period of common ancestor clock between UART_TEST_IntClock UART_IntClock)   41667
- Setup time                                                                                -3510
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7090
-------------------------------------   ---- 
End-of-path arrival time (ps)           7090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:txn\/clock_0                              macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART_TEST:BUART:txn\/q         macrocell36   1250   1250  24317  RISE       1
\UART:BUART:rx_state_2\/main_0  macrocell14   5840   7090  31067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:txn\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 31975p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (period of common ancestor clock between UART_TEST_IntClock UART_IntClock)   41667
- Setup time                                                                                -3510
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6181
-------------------------------------   ---- 
End-of-path arrival time (ps)           6181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:txn\/clock_0                              macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_TEST:BUART:txn\/q          macrocell36   1250   1250  24317  RISE       1
\UART:BUART:rx_status_3\/main_0  macrocell17   4931   6181  31975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:txn\/q
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 34322p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (period of common ancestor clock between UART_TEST_IntClock UART_IntClock)   41667
- Setup time                                                                                -3510
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:txn\/clock_0                              macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_TEST:BUART:txn\/q          macrocell36   1250   1250  24317  RISE       1
\UART:BUART:pollcount_0\/main_0  macrocell5    2585   3835  34322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell5          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:txn\/q
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 34322p

Capture Clock Arrival Time                                                                      0
+ Clock path delay                                                                              0
+ Cycle adjust (period of common ancestor clock between UART_TEST_IntClock UART_IntClock)   41667
- Setup time                                                                                -3510
-----------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:txn\/clock_0                              macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_TEST:BUART:txn\/q          macrocell36   1250   1250  24317  RISE       1
\UART:BUART:pollcount_1\/main_0  macrocell6    2585   3835  34322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell6          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 976407p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (TIMER_CLOCK:R#1 vs. TIMER_CLOCK:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12073
-------------------------------------   ----- 
End-of-path arrival time (ps)           12073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell2   3933  12073  976407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 976410p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (TIMER_CLOCK:R#1 vs. TIMER_CLOCK:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12070
-------------------------------------   ----- 
End-of-path arrival time (ps)           12070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell1   3930  12070  976410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 977461p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (TIMER_CLOCK:R#1 vs. TIMER_CLOCK:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11019
-------------------------------------   ----- 
End-of-path arrival time (ps)           11019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell3   2879  11019  977461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/clock                     datapathcell3       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 977464p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (TIMER_CLOCK:R#1 vs. TIMER_CLOCK:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell1   2320   2320  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell2      0   2320  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell2   1430   3750  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell3      0   3750  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell3   1430   5180  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell4      0   5180  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell4   2960   8140  966510  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell4   2876  11016  977464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT32:timerdp:u3\/clock                     datapathcell4       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_state_0\/q
Path End       : \UART_TEST:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_TEST:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1060123p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11691
-------------------------------------   ----- 
End-of-path arrival time (ps)           11691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_state_0\/q                      macrocell31     1250   1250  1060123  RISE       1
\UART_TEST:BUART:counter_load_not\/main_1           macrocell28     4786   6036  1060123  RISE       1
\UART_TEST:BUART:counter_load_not\/q                macrocell28     3350   9386  1060123  RISE       1
\UART_TEST:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2304  11691  1060123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061025p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1071813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10788
-------------------------------------   ----- 
End-of-path arrival time (ps)           10788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q                       macrocell20     1250   1250  1061025  RISE       1
\UART:BUART:counter_load_not\/main_3           macrocell4      3899   5149  1061025  RISE       1
\UART:BUART:counter_load_not\/q                macrocell4      3350   8499  1061025  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2289  10788  1061025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1062926p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14117
-------------------------------------   ----- 
End-of-path arrival time (ps)           14117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell7   5680   5680  1062926  RISE       1
\UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell21     2787   8467  1062926  RISE       1
\UART:BUART:tx_bitclk_enable_pre\/q           macrocell21     3350  11817  1062926  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell6   2300  14117  1062926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_TEST:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_TEST:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1063416p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077043

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13627
-------------------------------------   ----- 
End-of-path arrival time (ps)           13627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TEST:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell9   5680   5680  1063416  RISE       1
\UART_TEST:BUART:tx_bitclk_enable_pre\/main_0      macrocell30     2290   7970  1063416  RISE       1
\UART_TEST:BUART:tx_bitclk_enable_pre\/q           macrocell30     3350  11320  1063416  RISE       1
\UART_TEST:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell8   2307  13627  1063416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:sTX:TxShifter:u0\/clock                   datapathcell8       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1066133p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15630
-------------------------------------   ----- 
End-of-path arrival time (ps)           15630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  1066133  RISE       1
\UART:BUART:tx_status_0\/main_2                 macrocell25     4677   9957  1066133  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell25     3350  13307  1066133  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell3    2323  15630  1066133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TEST:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_TEST:BUART:sTX:TxSts\/clock
Path slack     : 1067187p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14577
-------------------------------------   ----- 
End-of-path arrival time (ps)           14577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:sTX:TxShifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TEST:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  1067187  RISE       1
\UART_TEST:BUART:tx_status_0\/main_2                 macrocell34     3631   8911  1067187  RISE       1
\UART_TEST:BUART:tx_status_0\/q                      macrocell34     3350  12261  1067187  RISE       1
\UART_TEST:BUART:sTX:TxSts\/status_0                 statusicell4    2315  14577  1067187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:sTX:TxSts\/clock                          statusicell4        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1067453p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14310
-------------------------------------   ----- 
End-of-path arrival time (ps)           14310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  1067453  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell18     2822   8102  1067453  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell18     3350  11452  1067453  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    2858  14310  1067453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068162p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8871
-------------------------------------   ---- 
End-of-path arrival time (ps)           8871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell8      1250   1250  1068162  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   7621   8871  1068162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1068474p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -4220
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079113

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10640
-------------------------------------   ----- 
End-of-path arrival time (ps)           10640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell7          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q   macrocell7    1250   1250  1068474  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell9    3172   4422  1068474  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell9    3350   7772  1068474  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2868  10640  1068474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1069866p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9957
-------------------------------------   ---- 
End-of-path arrival time (ps)           9957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  1066133  RISE       1
\UART:BUART:tx_state_0\/main_2                  macrocell22     4677   9957  1069866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1070234p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9589
-------------------------------------   ---- 
End-of-path arrival time (ps)           9589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell6   7280   7280  1070234  RISE       1
\UART:BUART:txn\/main_3                macrocell27     2309   9589  1070234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell27         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_TEST:BUART:txn\/main_3
Capture Clock  : \UART_TEST:BUART:txn\/clock_0
Path slack     : 1070239p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9584
-------------------------------------   ---- 
End-of-path arrival time (ps)           9584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:sTX:TxShifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TEST:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   7280   7280  1070239  RISE       1
\UART_TEST:BUART:txn\/main_3                macrocell36     2304   9584  1070239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:txn\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1070420p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9404
-------------------------------------   ---- 
End-of-path arrival time (ps)           9404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell8    1250   1250  1068162  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell11   8154   9404  1070420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1070420p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9404
-------------------------------------   ---- 
End-of-path arrival time (ps)           9404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell8    1250   1250  1068162  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell17   8154   9404  1070420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_state_0\/q
Path End       : \UART_TEST:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_TEST:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070433p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_state_0\/q                macrocell31     1250   1250  1060123  RISE       1
\UART_TEST:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   5360   6610  1070433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:sTX:TxShifter:u0\/clock                   datapathcell8       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1070438p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9385
-------------------------------------   ---- 
End-of-path arrival time (ps)           9385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell8    1250   1250  1068162  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell13   8135   9385  1070438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1070438p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9385
-------------------------------------   ---- 
End-of-path arrival time (ps)           9385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell8    1250   1250  1068162  RISE       1
\UART:BUART:rx_state_2\/main_3   macrocell14   8135   9385  1070438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1070438p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9385
-------------------------------------   ---- 
End-of-path arrival time (ps)           9385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell8    1250   1250  1068162  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell15   8135   9385  1070438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_state_1\/q
Path End       : \UART_TEST:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_TEST:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070449p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6595
-------------------------------------   ---- 
End-of-path arrival time (ps)           6595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_state_1\/q                macrocell32     1250   1250  1060282  RISE       1
\UART_TEST:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   5345   6595  1070449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:sTX:TxShifter:u0\/clock                   datapathcell8       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_TEST:BUART:tx_state_0\/main_2
Capture Clock  : \UART_TEST:BUART:tx_state_0\/clock_0
Path slack     : 1070912p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8911
-------------------------------------   ---- 
End-of-path arrival time (ps)           8911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:sTX:TxShifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TEST:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  1067187  RISE       1
\UART_TEST:BUART:tx_state_0\/main_2                  macrocell31     3631   8911  1070912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1071359p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8464
-------------------------------------   ---- 
End-of-path arrival time (ps)           8464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell7   5680   5680  1062926  RISE       1
\UART:BUART:tx_bitclk\/main_0                 macrocell20     2784   8464  1071359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_TEST:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_TEST:BUART:tx_bitclk\/clock_0
Path slack     : 1071853p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7970
-------------------------------------   ---- 
End-of-path arrival time (ps)           7970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_TEST:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell9   5680   5680  1063416  RISE       1
\UART_TEST:BUART:tx_bitclk\/main_0                 macrocell29     2290   7970  1071853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_bitclk\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072352p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell22     1250   1250  1061333  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell6   3441   4691  1072352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_state_0\/q
Path End       : \UART_TEST:BUART:tx_state_1\/main_1
Capture Clock  : \UART_TEST:BUART:tx_state_1\/clock_0
Path slack     : 1072477p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7346
-------------------------------------   ---- 
End-of-path arrival time (ps)           7346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_state_0\/q       macrocell31   1250   1250  1060123  RISE       1
\UART_TEST:BUART:tx_state_1\/main_1  macrocell32   6096   7346  1072477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_state_0\/q
Path End       : \UART_TEST:BUART:tx_state_2\/main_1
Capture Clock  : \UART_TEST:BUART:tx_state_2\/clock_0
Path slack     : 1072477p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7346
-------------------------------------   ---- 
End-of-path arrival time (ps)           7346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_state_0\/q       macrocell31   1250   1250  1060123  RISE       1
\UART_TEST:BUART:tx_state_2\/main_1  macrocell33   6096   7346  1072477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_2\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072532p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell23     1250   1250  1061680  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell6   3261   4511  1072532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1072590p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7233
-------------------------------------   ---- 
End-of-path arrival time (ps)           7233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell10   1250   1250  1072590  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell14   5983   7233  1072590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072609p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell7          0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q       macrocell7      1250   1250  1068474  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   3175   4425  1072609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072620p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell13     1250   1250  1068502  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   3163   4413  1072620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_state_1\/q
Path End       : \UART_TEST:BUART:tx_state_0\/main_0
Capture Clock  : \UART_TEST:BUART:tx_state_0\/clock_0
Path slack     : 1073221p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6602
-------------------------------------   ---- 
End-of-path arrival time (ps)           6602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_state_1\/q       macrocell32   1250   1250  1060282  RISE       1
\UART_TEST:BUART:tx_state_0\/main_0  macrocell31   5352   6602  1073221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073427p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6396
-------------------------------------   ---- 
End-of-path arrival time (ps)           6396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073427  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell11   4286   6396  1073427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073628p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6195
-------------------------------------   ---- 
End-of-path arrival time (ps)           6195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell6    1250   1250  1066865  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell13   4945   6195  1073628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073643p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6181
-------------------------------------   ---- 
End-of-path arrival time (ps)           6181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell5          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell5    1250   1250  1066877  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell17   4931   6181  1073643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_state_0\/q
Path End       : \UART_TEST:BUART:txn\/main_2
Capture Clock  : \UART_TEST:BUART:txn\/clock_0
Path slack     : 1073787p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_state_0\/q  macrocell31   1250   1250  1060123  RISE       1
\UART_TEST:BUART:txn\/main_2    macrocell36   4786   6036  1073787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:txn\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_state_1\/q
Path End       : \UART_TEST:BUART:txn\/main_1
Capture Clock  : \UART_TEST:BUART:txn\/clock_0
Path slack     : 1073947p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_state_1\/q  macrocell32   1250   1250  1060282  RISE       1
\UART_TEST:BUART:txn\/main_1    macrocell36   4627   5877  1073947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:txn\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073951p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5872
-------------------------------------   ---- 
End-of-path arrival time (ps)           5872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell24   1250   1250  1061679  RISE       1
\UART:BUART:tx_state_2\/main_2  macrocell24   4622   5872  1073951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073951p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5872
-------------------------------------   ---- 
End-of-path arrival time (ps)           5872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell24   1250   1250  1061679  RISE       1
\UART:BUART:txn\/main_4    macrocell27   4622   5872  1073951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell27         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5867
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073427  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell13   3757   5867  1073957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1073957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5867
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073427  RISE       1
\UART:BUART:rx_state_2\/main_8         macrocell14   3757   5867  1073957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5867
-------------------------------------   ---- 
End-of-path arrival time (ps)           5867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1073427  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell15   3757   5867  1073957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074112p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5712
-------------------------------------   ---- 
End-of-path arrival time (ps)           5712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell20   1250   1250  1061025  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell22   4462   5712  1074112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_state_0\/q
Path End       : \UART_TEST:BUART:tx_state_0\/main_1
Capture Clock  : \UART_TEST:BUART:tx_state_0\/clock_0
Path slack     : 1074493p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5330
-------------------------------------   ---- 
End-of-path arrival time (ps)           5330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_0\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_state_0\/q       macrocell31   1250   1250  1060123  RISE       1
\UART_TEST:BUART:tx_state_0\/main_1  macrocell31   4080   5330  1074493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074496p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074496  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell11   3217   5327  1074496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell24   1250   1250  1061679  RISE       1
\UART:BUART:tx_state_0\/main_3  macrocell22   4073   5323  1074500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074496  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell13   3213   5323  1074500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074496  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell14   3213   5323  1074500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1074496  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell15   3213   5323  1074500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074522p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell6    1250   1250  1066865  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell17   4051   5301  1074522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074565p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5259
-------------------------------------   ---- 
End-of-path arrival time (ps)           5259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell5          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell5    1250   1250  1066877  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell13   4009   5259  1074565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074646p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074646  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell11   3067   5177  1074646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074654p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074646  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell13   3060   5170  1074654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074654p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074646  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell14   3060   5170  1074654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074654p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1074646  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell15   3060   5170  1074654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1074668p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081763

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7095
-------------------------------------   ---- 
End-of-path arrival time (ps)           7095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell17    1250   1250  1074668  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   5845   7095  1074668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074674p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell20   1250   1250  1061025  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell23   3899   5149  1074674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell22   1250   1250  1061333  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell22   3593   4843  1074981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074982p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell22   1250   1250  1061333  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell23   3592   4842  1074982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_bitclk\/q
Path End       : \UART_TEST:BUART:tx_state_1\/main_3
Capture Clock  : \UART_TEST:BUART:tx_state_1\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_bitclk\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_bitclk\/q        macrocell29   1250   1250  1062319  RISE       1
\UART_TEST:BUART:tx_state_1\/main_3  macrocell32   3492   4742  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_bitclk\/q
Path End       : \UART_TEST:BUART:tx_state_2\/main_3
Capture Clock  : \UART_TEST:BUART:tx_state_2\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_bitclk\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_bitclk\/q        macrocell29   1250   1250  1062319  RISE       1
\UART_TEST:BUART:tx_state_2\/main_3  macrocell33   3492   4742  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_2\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075096p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell20   1250   1250  1061025  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell24   3477   4727  1075096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075096p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell20   1250   1250  1061025  RISE       1
\UART:BUART:txn\/main_5   macrocell27   3477   4727  1075096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell27         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075117p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell22   1250   1250  1061333  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell24   3456   4706  1075117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075117p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell22   1250   1250  1061333  RISE       1
\UART:BUART:txn\/main_2    macrocell27   3456   4706  1075117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell27         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_state_2\/q
Path End       : \UART_TEST:BUART:tx_state_0\/main_3
Capture Clock  : \UART_TEST:BUART:tx_state_0\/clock_0
Path slack     : 1075171p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_2\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_state_2\/q       macrocell33   1250   1250  1061517  RISE       1
\UART_TEST:BUART:tx_state_0\/main_3  macrocell31   3403   4653  1075171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_state_2\/q
Path End       : \UART_TEST:BUART:txn\/main_4
Capture Clock  : \UART_TEST:BUART:txn\/clock_0
Path slack     : 1075182p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_2\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_state_2\/q  macrocell33   1250   1250  1061517  RISE       1
\UART_TEST:BUART:txn\/main_4    macrocell36   3392   4642  1075182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:txn\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075318p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell23   1250   1250  1061680  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell22   3255   4505  1075318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075328p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell24   1250   1250  1061679  RISE       1
\UART:BUART:tx_state_1\/main_2  macrocell23   3245   4495  1075328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell23   1250   1250  1061680  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell24   3245   4495  1075329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell23   1250   1250  1061680  RISE       1
\UART:BUART:txn\/main_1    macrocell27   3245   4495  1075329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell27         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell23   1250   1250  1061680  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell23   3245   4495  1075329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075387p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1075387  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell8    2326   4436  1075387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075399p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1075399  RISE       1
\UART:BUART:pollcount_0\/main_2        macrocell5    2314   4424  1075399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell5          0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075399p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1075399  RISE       1
\UART:BUART:pollcount_1\/main_2        macrocell6    2314   4424  1075399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell6          0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075399p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1075399  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell8    2314   4424  1075399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075401p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1075401  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell5    2312   4422  1075401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell5          0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075401p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1075401  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell6    2312   4422  1075401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell6          0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075401p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1075401  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell8    2312   4422  1075401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075401p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell7          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell7    1250   1250  1068474  RISE       1
\UART:BUART:rx_load_fifo\/main_0    macrocell11   3172   4422  1075401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075401p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell7          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q      macrocell7    1250   1250  1068474  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell16   3172   4422  1075401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075401p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell7          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell7    1250   1250  1068474  RISE       1
\UART:BUART:rx_status_3\/main_1     macrocell17   3172   4422  1075401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075412p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4411
-------------------------------------   ---- 
End-of-path arrival time (ps)           4411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell13   1250   1250  1068502  RISE       1
\UART:BUART:rx_state_0\/main_2  macrocell13   3161   4411  1075412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075412p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4411
-------------------------------------   ---- 
End-of-path arrival time (ps)           4411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell13   1250   1250  1068502  RISE       1
\UART:BUART:rx_state_2\/main_2  macrocell14   3161   4411  1075412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075412p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4411
-------------------------------------   ---- 
End-of-path arrival time (ps)           4411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell13   1250   1250  1068502  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell15   3161   4411  1075412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075421p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell7          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell7    1250   1250  1068474  RISE       1
\UART:BUART:rx_state_0\/main_1      macrocell13   3152   4402  1075421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075421p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell7          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell7    1250   1250  1068474  RISE       1
\UART:BUART:rx_state_2\/main_1      macrocell14   3152   4402  1075421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075421p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell7          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell7    1250   1250  1068474  RISE       1
\UART:BUART:rx_state_3\/main_0      macrocell15   3152   4402  1075421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075430p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4394
-------------------------------------   ---- 
End-of-path arrival time (ps)           4394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell13   1250   1250  1068502  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell11   3144   4394  1075430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075430p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4394
-------------------------------------   ---- 
End-of-path arrival time (ps)           4394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell13   1250   1250  1068502  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell16   3144   4394  1075430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075430p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4394
-------------------------------------   ---- 
End-of-path arrival time (ps)           4394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell13   1250   1250  1068502  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell17   3144   4394  1075430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075778p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell27         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell27   1250   1250  1075778  RISE       1
\UART:BUART:txn\/main_0  macrocell27   2795   4045  1075778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell27         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075862p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3961
-------------------------------------   ---- 
End-of-path arrival time (ps)           3961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell14   1250   1250  1068935  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell11   2711   3961  1075862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075862p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3961
-------------------------------------   ---- 
End-of-path arrival time (ps)           3961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell14   1250   1250  1068935  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell16   2711   3961  1075862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075862p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3961
-------------------------------------   ---- 
End-of-path arrival time (ps)           3961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell14   1250   1250  1068935  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell17   2711   3961  1075862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075877p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell15   1250   1250  1068966  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell13   2696   3946  1075877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075877p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell15   1250   1250  1068966  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell14   2696   3946  1075877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075877p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell15   1250   1250  1068966  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell15   2696   3946  1075877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075879p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell14   1250   1250  1068935  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell13   2694   3944  1075879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075879p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell14   1250   1250  1068935  RISE       1
\UART:BUART:rx_state_2\/main_5  macrocell14   2694   3944  1075879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075879p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell14   1250   1250  1068935  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell15   2694   3944  1075879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075894p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell15   1250   1250  1068966  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell11   2679   3929  1075894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075894p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell15   1250   1250  1068966  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell16   2679   3929  1075894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075894p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell15   1250   1250  1068966  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell17   2679   3929  1075894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_state_1\/q
Path End       : \UART_TEST:BUART:tx_state_1\/main_0
Capture Clock  : \UART_TEST:BUART:tx_state_1\/clock_0
Path slack     : 1075944p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_state_1\/q       macrocell32   1250   1250  1060282  RISE       1
\UART_TEST:BUART:tx_state_1\/main_0  macrocell32   2630   3880  1075944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_state_1\/q
Path End       : \UART_TEST:BUART:tx_state_2\/main_0
Capture Clock  : \UART_TEST:BUART:tx_state_2\/clock_0
Path slack     : 1075944p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_state_1\/q       macrocell32   1250   1250  1060282  RISE       1
\UART_TEST:BUART:tx_state_2\/main_0  macrocell33   2630   3880  1075944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_2\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell6          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell6    1250   1250  1066865  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell6    2628   3878  1075945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell6          0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell5          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell5    1250   1250  1066877  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell5    2619   3869  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell5          0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell5          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell5    1250   1250  1066877  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell6    2619   3869  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell6          0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_bitclk\/q
Path End       : \UART_TEST:BUART:txn\/main_5
Capture Clock  : \UART_TEST:BUART:txn\/clock_0
Path slack     : 1075983p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_bitclk\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_bitclk\/q  macrocell29   1250   1250  1062319  RISE       1
\UART_TEST:BUART:txn\/main_5   macrocell36   2590   3840  1075983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:txn\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_bitclk\/q
Path End       : \UART_TEST:BUART:tx_state_0\/main_4
Capture Clock  : \UART_TEST:BUART:tx_state_0\/clock_0
Path slack     : 1075985p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_bitclk\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_bitclk\/q        macrocell29   1250   1250  1062319  RISE       1
\UART_TEST:BUART:tx_state_0\/main_4  macrocell31   2589   3839  1075985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_0\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:txn\/q
Path End       : \UART_TEST:BUART:txn\/main_0
Capture Clock  : \UART_TEST:BUART:txn\/clock_0
Path slack     : 1075990p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:txn\/clock_0                              macrocell36         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_TEST:BUART:txn\/q       macrocell36   1250   1250  1075990  RISE       1
\UART_TEST:BUART:txn\/main_0  macrocell36   2583   3833  1075990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:txn\/clock_0                              macrocell36         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076130p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -1930
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1081403

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell11     1250   1250  1070294  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   4023   5273  1076130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_state_2\/q
Path End       : \UART_TEST:BUART:tx_state_1\/main_2
Capture Clock  : \UART_TEST:BUART:tx_state_1\/clock_0
Path slack     : 1076270p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_2\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_state_2\/q       macrocell33   1250   1250  1061517  RISE       1
\UART_TEST:BUART:tx_state_1\/main_2  macrocell32   2303   3553  1076270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_1\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_TEST:BUART:tx_state_2\/q
Path End       : \UART_TEST:BUART:tx_state_2\/main_2
Capture Clock  : \UART_TEST:BUART:tx_state_2\/clock_0
Path slack     : 1076270p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_TEST_IntClock:R#1 vs. UART_TEST_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_2\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_TEST:BUART:tx_state_2\/q       macrocell33   1250   1250  1061517  RISE       1
\UART_TEST:BUART:tx_state_2\/main_2  macrocell33   2303   3553  1076270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_TEST:BUART:tx_state_2\/clock_0                       macrocell33         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

