#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 28 12:01:41 2020
# Process ID: 7396
# Current directory: D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15536 D:\PDF学习资料\大学课程\计算机设计与实践\CPU\2020CPU\单周期\1.xpr
# Log file: D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/vivado.log
# Journal file: D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.xpr
INFO: [Project 1-313] Project file moved from 'D:/Lab4_Handouts_20200504_161045/1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 692.902 ; gain = 112.047
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mycpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mycpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mycpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/CtrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/DATAMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATAMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
ERROR: [VRFC 10-1412] syntax error near wire [D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/top.v:27]
ERROR: [VRFC 10-2790] Verilog 2000 keyword wire used in incorrect context [D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/top.v:27]
INFO: [VRFC 10-2458] undeclared symbol debug_wb_pc, assumed default net type wire [D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/top.v:33]
ERROR: [VRFC 10-2865] module 'top' ignored due to previous errors [D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.srcs/sources_1/new/top.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/PDF学习资料/大学课程/计算机设计与实践/CPU/2020CPU/单周期/1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
