{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 16:01:01 2013 " "Info: Processing started: Tue Oct 08 16:01:01 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TP1 -c fpga1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TP1 -c fpga1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "cle0 sortie3 20.600 ns Longest " "Info: Longest tpd from source pin \"cle0\" to destination pin \"sortie3\" is 20.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns cle0 1 PIN PIN_19 4 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_19; Fanout = 4; PIN Node = 'cle0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cle0 } "NODE_NAME" } } { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 152 216 384 168 "cle0" "" } { 248 624 680 260 "cle\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(1.400 ns) 9.700 ns add4group:inst\|Add4:inst\|51~1 2 COMB LC8_B24 1 " "Info: 2: + IC(5.200 ns) + CELL(1.400 ns) = 9.700 ns; Loc. = LC8_B24; Fanout = 1; COMB Node = 'add4group:inst\|Add4:inst\|51~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { cle0 add4group:inst|Add4:inst|51~1 } "NODE_NAME" } } { "Add4.gdf" "" { Schematic "G:/l3info/tparc/max2lib/combinatoire/Add4.gdf" { { 648 616 680 688 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 12.200 ns add4group:inst\|Add4:inst\|1~0 3 COMB LC1_B24 1 " "Info: 3: + IC(0.600 ns) + CELL(1.900 ns) = 12.200 ns; Loc. = LC1_B24; Fanout = 1; COMB Node = 'add4group:inst\|Add4:inst\|1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { add4group:inst|Add4:inst|51~1 add4group:inst|Add4:inst|1~0 } "NODE_NAME" } } { "Add4.gdf" "" { Schematic "G:/l3info/tparc/max2lib/combinatoire/Add4.gdf" { { 400 616 680 472 "1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 15.900 ns sel4:inst1\|inst\[3\]~3 4 COMB LC1_B22 1 " "Info: 4: + IC(1.800 ns) + CELL(1.900 ns) = 15.900 ns; Loc. = LC1_B22; Fanout = 1; COMB Node = 'sel4:inst1\|inst\[3\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { add4group:inst|Add4:inst|1~0 sel4:inst1|inst[3]~3 } "NODE_NAME" } } { "sel4.bdf" "" { Schematic "H:/tparc/max2lib/sel4.bdf" { { 136 584 632 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(3.900 ns) 20.600 ns sortie3 5 PIN PIN_81 0 " "Info: 5: + IC(0.800 ns) + CELL(3.900 ns) = 20.600 ns; Loc. = PIN_81; Fanout = 0; PIN Node = 'sortie3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { sel4:inst1|inst[3]~3 sortie3 } "NODE_NAME" } } { "fpga1.bdf" "" { Schematic "H:/tparc/TP1/exo3/partie2/fpga1.bdf" { { 72 1264 1440 88 "sortie3" "" } { 160 1088 1152 176 "sortie\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.200 ns ( 59.22 % ) " "Info: Total cell delay = 12.200 ns ( 59.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.400 ns ( 40.78 % ) " "Info: Total interconnect delay = 8.400 ns ( 40.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.600 ns" { cle0 add4group:inst|Add4:inst|51~1 add4group:inst|Add4:inst|1~0 sel4:inst1|inst[3]~3 sortie3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.600 ns" { cle0 {} cle0~out {} add4group:inst|Add4:inst|51~1 {} add4group:inst|Add4:inst|1~0 {} sel4:inst1|inst[3]~3 {} sortie3 {} } { 0.000ns 0.000ns 5.200ns 0.600ns 1.800ns 0.800ns } { 0.000ns 3.100ns 1.400ns 1.900ns 1.900ns 3.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 16:01:01 2013 " "Info: Processing ended: Tue Oct 08 16:01:01 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
