\hypertarget{struct_s_cn_s_c_b___type}{}\section{S\+Cn\+S\+C\+B\+\_\+\+Type Struct Reference}
\label{struct_s_cn_s_c_b___type}\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}


Structure type to access the System Control and ID Register not in the S\+CB.  




{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_s_cn_s_c_b___type_affae06cd6df5e9fe9a92994052fd3bec}\label{struct_s_cn_s_c_b___type_affae06cd6df5e9fe9a92994052fd3bec}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}1\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_cn_s_c_b___type_acf9b76331abd768af25a10b3625da4b4}{I\+C\+TR}}
\item 
\mbox{\Hypertarget{struct_s_cn_s_c_b___type_aaa45b15c650670f4f84000a1f419ca00}\label{struct_s_cn_s_c_b___type_aaa45b15c650670f4f84000a1f419ca00}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}1\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_cn_s_c_b___type_afabed911b9f91f9df848999e1b5d6504}{A\+C\+T\+LR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control and ID Register not in the S\+CB. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_cn_s_c_b___type_afabed911b9f91f9df848999e1b5d6504}\label{struct_s_cn_s_c_b___type_afabed911b9f91f9df848999e1b5d6504}} 
\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}!A\+C\+T\+LR@{A\+C\+T\+LR}}
\index{A\+C\+T\+LR@{A\+C\+T\+LR}!S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+C\+T\+LR}{ACTLR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t A\+C\+T\+LR}

Offset\+: 0x008 (R/W) Auxiliary Control Register \mbox{\Hypertarget{struct_s_cn_s_c_b___type_acf9b76331abd768af25a10b3625da4b4}\label{struct_s_cn_s_c_b___type_acf9b76331abd768af25a10b3625da4b4}} 
\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}!I\+C\+TR@{I\+C\+TR}}
\index{I\+C\+TR@{I\+C\+TR}!S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+TR}{ICTR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t I\+C\+TR}

Offset\+: 0x004 (R/ ) Interrupt Controller Type Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}}\end{DoxyCompactItemize}
