`timescale 1ns / 1ps

module nm32_fft_ahb_wrapper #(
    parameter [31:0] BASE_ADDR = 32'h0000_0000,
    parameter [31:0] ADDR_MASK = 32'h0000_0FFF // 4KB address space
)(
    input  wire        hclk,
    input  wire        hresetn,
    
    // AHB slave bus inputs
    input  wire        slv_hsel,
    input  wire [31:0] slv_haddr,
    input  wire        slv_hwrite,
    input  wire [1:0]  slv_htrans,
    input  wire [2:0]  slv_hsize,
    input  wire [2:0]  slv_hburst,
    input  wire [31:0] slv_hwdata,
    input  wire [3:0]  slv_hprot,
    input  wire        slv_hready,
    input  wire [3:0]  slv_hmaster,
    input  wire        slv_hmastlock,
    
    // AHB slave outputs
    output wire        slv_hready_out,
    output wire [1:0]  slv_hresp,
    output wire [31:0] slv_hrdata,
    output wire [15:0] slv_hsplit,
    output wire        slv_err
);

    // -----------------------------------------------------------------------
    // Wrapper Interface Wires
    // -----------------------------------------------------------------------
    wire [31:0] s_wrap_addr;
    wire        s_wrap_take;
    wire [31:0] s_wrap_wdata;
    wire        s_wrap_ask;
    wire        s_wrap_take_ok;
    wire        s_wrap_ask_ok;
    reg  [31:0] s_wrap_rdata;
    
    wire        slv_running;
    
    // -----------------------------------------------------------------------
    // Instantiate the AHB Protocol Layer (Reference IP)
    // -----------------------------------------------------------------------
    ahb_slave_wait #(
        .NUM_SLV(1),
        .ADDR_LOW(BASE_ADDR),
        .ADDR_HIGH(BASE_ADDR | ADDR_MASK)
    ) ahb_protocol_inst (
        .hresetn(hresetn),
        .hclk(hclk),
        .remap(1'b0),
        
        .slv_hsel(slv_hsel),
        .slv_haddr(slv_haddr),
        .slv_hwrite(slv_hwrite),
        .slv_htrans(slv_htrans),
        .slv_hsize(slv_hsize),
        .slv_hburst(slv_hburst),
        .slv_hwdata(slv_hwdata),
        .slv_hprot(slv_hprot),
        .slv_hready(slv_hready),
        .slv_hmaster(slv_hmaster),
        .slv_hmastlock(slv_hmastlock),
        
        .slv_hready_out(slv_hready_out),
        .slv_hresp(slv_hresp),
        .slv_hrdata(slv_hrdata),
        .slv_hsplit(slv_hsplit),
        .slv_err(slv_err),
        
        // Unused wrapper inputs mapped to 1
        .mst_running(1'b1),
        .prior_in(1'b1),
        .slv_running(slv_running),
        
        .s_wrap_addr(s_wrap_addr),
        .s_wrap_take(s_wrap_take),
        .s_wrap_wdata(s_wrap_wdata),
        .s_wrap_ask(s_wrap_ask),
        .s_wrap_take_ok(s_wrap_take_ok),
        .s_wrap_ask_ok(s_wrap_ask_ok),
        .s_wrap_rdata(s_wrap_rdata)
    );

    // -----------------------------------------------------------------------
    // Instantiate FFT Top Module
    // -----------------------------------------------------------------------
    wire clk = hclk;
    wire rst = ~hresetn; // Active-high reset for FFT module
    
    reg  start;
    wire ext_we;
    wire [8:0] ext_addr;
    wire [31:0] ext_din;
    wire [31:0] ext_dout;
    wire done;

    nm32_fft_top fft_engine (
        .clk(clk),
        .rst(rst),
        .start(start),
        .ext_we(ext_we),
        .ext_addr(ext_addr),
        .ext_din(ext_din),
        .ext_dout(ext_dout),
        .done(done)
    );

    // -----------------------------------------------------------------------
    // Address Decoding & Glue Logic (Synchronous)
    // -----------------------------------------------------------------------
    // Memory Map relative to BASE_ADDR:
    // 0x000 - 0x7FC : 512x32 Data RAM
    // 0x800         : Control Register (Bit 0 = Start, Bit 1 = Done)
    
    wire [11:0] local_addr = s_wrap_addr[11:0];
    
    wire is_ctrl_reg = (local_addr == 12'h800);
    wire is_data_ram = (local_addr < 12'h800);
    
    // Map internal memory directly
    // Word aligned address mapping (byte address / 4)
    assign ext_addr = local_addr[10:2]; 
    assign ext_din  = s_wrap_wdata;
    assign ext_we   = (is_data_ram && s_wrap_take);
    
    // Synchronous reads (Zero Wait States)
    // The ahb_slave_wait asserts s_wrap_ask during the data phase of a read.
    // However, our internal RAM is synchronous. If we provide ext_addr NOW,
    // the output is ready NEXT cycle. 
    // Wait... if ahb_slave_wait registers haddr, s_wrap_addr is available in the data phase.
    // This means by the time we use s_wrap_addr to index ram, we must output it instantly
    // for zero wait state. The internal RAM takes 1 cycle. We might need a bypass or
    // we can use 1 wait state for reads. 
    // Let's use 1 Wait State for Reads if needed.
    // No, ahb_slave_wait expects s_wrap_rdata combinationally during the data phase if s_wrap_ask_ok is 1.
    // If the RAM is synchronous, we cannot provide it combinationally. We must stall!
    // To stall, we set s_wrap_ask_ok = 0 for 1 cycle.
    
    reg read_stall;
    always @(posedge hclk or negedge hresetn) begin
        if (!hresetn) begin
            read_stall <= 1'b0;
        end else begin
            if (s_wrap_ask && is_data_ram && !read_stall) begin
                read_stall <= 1'b1; // Wait 1 cycle for RAM
            end else if (read_stall) begin
                read_stall <= 1'b0;
            end
        end
    end
    
    // Accept writes immediately (Zero wait state for writes).
    assign s_wrap_take_ok = 1'b1; 
    
    // Accept reads immediately if Control Reg, or after 1 cycle stall if Data RAM
    assign s_wrap_ask_ok = is_ctrl_reg ? 1'b1 : (is_data_ram ? read_stall : 1'b1);

    // Read Data Mux
    always @(*) begin
        s_wrap_rdata = 32'b0;
        if (is_ctrl_reg) begin
            s_wrap_rdata[1] = done_latched;
            s_wrap_rdata[0] = 1'b0; // start is write-only/auto-clears
        end else if (is_data_ram) begin
            s_wrap_rdata = ext_dout; // Ready after 1 cycle stall
        end
    end
    
    // START Pulse Generation & DONE Latching
    reg done_latched;
    always @(posedge hclk or negedge hresetn) begin
        if (!hresetn) begin
            start <= 1'b0;
            done_latched <= 1'b0;
        end else begin
            // Start Pulse
            if (is_ctrl_reg && s_wrap_take && s_wrap_wdata[0]) begin
                start <= 1'b1;
            end else begin
                start <= 1'b0;
            end
            
            // Latch Done
            if (start) begin
                done_latched <= 1'b0; // Clear on start
            end else if (done) begin
                done_latched <= 1'b1; // Latch on done pulse
            end
        end
    end

endmodule
