Cortex_M4/Control/ACTLR:0x0
Cortex_M4/Control/ACTLR/DISOOFP:0x0
Cortex_M4/Control/ACTLR/DISFPCA:0x0
Cortex_M4/Control/ACTLR/DISFOLD:0x0
Cortex_M4/Control/ACTLR/DISDEFWBUF:0x0
Cortex_M4/Control/ACTLR/DISMCYCINT:0x0
Cortex_M4/Control/ICSR:0x0
Cortex_M4/Control/ICSR/NMIPENDSET:0x0
Cortex_M4/Control/ICSR/PENDSVSET:0x0
Cortex_M4/Control/ICSR/PENDSVCLR:0x0
Cortex_M4/Control/ICSR/PENDSTSET:0x0
Cortex_M4/Control/ICSR/PENDSTCLR:0x0
Cortex_M4/Control/ICSR/ISRPREEMPT:0x0
Cortex_M4/Control/ICSR/ISRPENDING:0x0
Cortex_M4/Control/ICSR/VECTPENDING:0x0
Cortex_M4/Control/ICSR/RETTOBASE:0x0
Cortex_M4/Control/ICSR/VECTACTIVE:0x0
Cortex_M4/Control/VTOR:0x0
Cortex_M4/Control/VTOR/TBLOFF:0x0
Cortex_M4/Control/VTOR/TBLBASE:0x0
Cortex_M4/Control/DEMCR:0x10007f0
Cortex_M4/Control/DEMCR/MON_EN:0x0
Cortex_M4/Control/DEMCR/MON_PEND:0x0
Cortex_M4/Control/AIRCR:0xfa050300
Cortex_M4/Control/AIRCR/VECTKEY:0xfa05
Cortex_M4/Control/AIRCR/VECTKEYSTAT:0xfa05
Cortex_M4/Control/AIRCR/ENDIANNESS:0x0
Cortex_M4/Control/AIRCR/PRIGROUP:0x3
Cortex_M4/Control/AIRCR/SYSRESETREQ:0x0
Cortex_M4/Control/AIRCR/VECTCLRACTIVE:0x0
Cortex_M4/Control/SCR:0x0
Cortex_M4/Control/SCR/SEVONPEND:0x0
Cortex_M4/Control/SCR/SLEEPDEEP:0x0
Cortex_M4/Control/SCR/SLEEPONEXIT:0x0
Cortex_M4/Control/CCR:0x210
Cortex_M4/Control/CCR/STKALIGN:0x1
Cortex_M4/Control/CCR/BFHFNMIGN:0x0
Cortex_M4/Control/CCR/DIV_0_TRP:0x1
Cortex_M4/Control/CCR/UNALIGN_TRP:0x0
Cortex_M4/Control/CCR/USERSETMPEND:0x0
Cortex_M4/Control/CCR/NONBASETHRDENA:0x0
Cortex_M4/Control/SHPR1:0x0
Cortex_M4/Control/SHPR1/PRI_7:0x0
Cortex_M4/Control/SHPR1/PRI_6:0x0
Cortex_M4/Control/SHPR1/PRI_5:0x0
Cortex_M4/Control/SHPR1/PRI_4:0x0
Cortex_M4/Control/SHPR2:0x0
Cortex_M4/Control/SHPR2/PRI_11:0x0
Cortex_M4/Control/SHPR2/PRI_10:0x0
Cortex_M4/Control/SHPR2/PRI_9:0x0
Cortex_M4/Control/SHPR2/PRI_8:0x0
Cortex_M4/Control/SHPR3:0x0
Cortex_M4/Control/SHPR3/PRI_15:0x0
Cortex_M4/Control/SHPR3/PRI_14:0x0
Cortex_M4/Control/SHPR3/PRI_13:0x0
Cortex_M4/Control/SHPR3/PRI_12:0x0
Cortex_M4/Control/SHCSR:0x0
Cortex_M4/Control/SHCSR/USGFAULTENA:0x0
Cortex_M4/Control/SHCSR/BUSFAULTENA:0x0
Cortex_M4/Control/SHCSR/MEMFAULTENA:0x0
Cortex_M4/Control/SHCSR/SVCALLPENDED:0x0
Cortex_M4/Control/SHCSR/BUSFAULTPENDED:0x0
Cortex_M4/Control/SHCSR/MEMFAULTPENDED:0x0
Cortex_M4/Control/SHCSR/USGFAULTPENDED:0x0
Cortex_M4/Control/SHCSR/SYSTICKACT:0x0
Cortex_M4/Control/SHCSR/PENDSVACT:0x0
Cortex_M4/Control/SHCSR/MONITORACT:0x0
Cortex_M4/Control/SHCSR/SVCALLACT:0x0
Cortex_M4/Control/SHCSR/USGFAULTACT:0x0
Cortex_M4/Control/SHCSR/BUSFAULTACT:0x0
Cortex_M4/Control/SHCSR/MEMFAULTACT:0x0
Cortex_M4/Control/CFSR:0x0
Cortex_M4/Control/CFSR/DIVBYZERO:0x0
Cortex_M4/Control/CFSR/UNALIGNED:0x0
Cortex_M4/Control/CFSR/NOCP:0x0
Cortex_M4/Control/CFSR/INVPC:0x0
Cortex_M4/Control/CFSR/INVSTATE:0x0
Cortex_M4/Control/CFSR/UNDEFINSTR:0x0
Cortex_M4/Control/CFSR/BFARVALID:0x0
Cortex_M4/Control/CFSR/LSPERR:0x0
Cortex_M4/Control/CFSR/STKERR:0x0
Cortex_M4/Control/CFSR/UNSTKERR:0x0
Cortex_M4/Control/CFSR/IMPRECISERR:0x0
Cortex_M4/Control/CFSR/PRECISERR:0x0
Cortex_M4/Control/CFSR/IBUSERR:0x0
Cortex_M4/Control/CFSR/MMARVALID:0x0
Cortex_M4/Control/CFSR/MLSPERR:0x0
Cortex_M4/Control/CFSR/MSTKERR:0x0
Cortex_M4/Control/CFSR/MUNSTKERR:0x0
Cortex_M4/Control/CFSR/DACCVIOL:0x0
Cortex_M4/Control/CFSR/IACCVIOL:0x0
Cortex_M4/Control/HFSR:0x0
Cortex_M4/Control/HFSR/DEBUGEVT:0x0
Cortex_M4/Control/HFSR/FORCED:0x0
Cortex_M4/Control/HFSR/VECTTBL:0x0
Cortex_M4/Control/DFSR:0x0
Cortex_M4/Control/DFSR/EXTERNAL:0x0
Cortex_M4/Control/DFSR/VCATCH:0x0
Cortex_M4/Control/DFSR/DWTTRAP:0x0
Cortex_M4/Control/DFSR/BKPT:0x0
Cortex_M4/Control/DFSR/HALTED:0x0
Cortex_M4/Control/MMFAR:0xe000edf8
Cortex_M4/Control/BFAR:0xe000edf8
Cortex_M4/Control/AFSR:0x0
Cortex_M4/Control/CPACR:0x0
Cortex_M4/Control/CPACR/CP11:0x0
Cortex_M4/Control/CPACR/CP10:0x0
Cortex_M4/Control/CPACR/CP7:0x0
Cortex_M4/Control/CPACR/CP6:0x0
Cortex_M4/Control/CPACR/CP5:0x0
Cortex_M4/Control/CPACR/CP4:0x0
Cortex_M4/Control/CPACR/CP3:0x0
Cortex_M4/Control/CPACR/CP2:0x0
Cortex_M4/Control/CPACR/CP1:0x0
Cortex_M4/Control/CPACR/CP0:0x0
Cortex_M4/Control/STIR:null
Cortex_M4/Control/STIR/INTID:null
Cortex_M4/FPE/FPCCR:0x0
Cortex_M4/FPE/FPCCR/ASPEN:0x0
Cortex_M4/FPE/FPCCR/LSPEN:0x0
Cortex_M4/FPE/FPCCR/MONRDY:0x0
Cortex_M4/FPE/FPCCR/BFRDY:0x0
Cortex_M4/FPE/FPCCR/MMRDY:0x0
Cortex_M4/FPE/FPCCR/HFRDY:0x0
Cortex_M4/FPE/FPCCR/THREAD:0x0
Cortex_M4/FPE/FPCCR/USER:0x0
Cortex_M4/FPE/FPCCR/LSPACT:0x0
Cortex_M4/FPE/FPCAR:0x0
Cortex_M4/FPE/FPDSCR:0x0
Cortex_M4/FPE/FPDSCR/AHP:0x0
Cortex_M4/FPE/FPDSCR/DN:0x0
Cortex_M4/FPE/FPDSCR/FZ:0x0
Cortex_M4/FPE/FPDSCR/RMode:0x0
Cortex_M4/FPE/MVFR0:0x0
Cortex_M4/FPE/MVFR0/FP_Rounding_modes:0x0
Cortex_M4/FPE/MVFR0/Short_vectors:0x0
Cortex_M4/FPE/MVFR0/Square_root:0x0
Cortex_M4/FPE/MVFR0/Divide:0x0
Cortex_M4/FPE/MVFR0/FP_exception_trapping:0x0
Cortex_M4/FPE/MVFR0/Double_precision:0x0
Cortex_M4/FPE/MVFR0/Single_precision:0x0
Cortex_M4/FPE/MVFR0/A_SIMD:0x0
Cortex_M4/FPE/MVFR1:0x0
Cortex_M4/FPE/MVFR1/FP_fused_MAC:0x0
Cortex_M4/FPE/MVFR1/FP_HPFP:0x0
Cortex_M4/FPE/MVFR1/D_NaN:0x0
Cortex_M4/FPE/MVFR1/FtZ:0x0
Cortex_M4/ID/CPUID:0x410fc241
Cortex_M4/ID/CPUID/Implementer:0x41
Cortex_M4/ID/CPUID/Variant:0x0
Cortex_M4/ID/CPUID/Constant:0xf
Cortex_M4/ID/CPUID/Partno:0xc24
Cortex_M4/ID/CPUID/Revision:0x1
Cortex_M4/ID/ID_PFR0:0x30
Cortex_M4/ID/ID_PFR0/State1:0x3
Cortex_M4/ID/ID_PFR1:0x200
Cortex_M4/ID/ID_PFR1/M_Profile:0x2
Cortex_M4/ID/ID_DFR0:0x100000
Cortex_M4/ID/ID_DFR0/M_Profile:0x1
Cortex_M4/ID/ID_AFR0:0x0
Cortex_M4/ID/ID_MMFR0:0x100030
Cortex_M4/ID/ID_MMFR0/Auxiliary_registers:0x1
Cortex_M4/ID/ID_MMFR0/Shareability_levels:0x0
Cortex_M4/ID/ID_MMFR0/Outermost_shareability:0x0
Cortex_M4/ID/ID_MMFR0/PMSA:0x3
Cortex_M4/ID/ID_MMFR1:0x0
Cortex_M4/ID/ID_MMFR2:0x1000000
Cortex_M4/ID/ID_MMFR2/WFI:0x1
Cortex_M4/ID/ID_MMFR3:0x0
Cortex_M4/ID/ID_ISAR0:0x1101110
Cortex_M4/ID/ID_ISAR0/Divide_instrs:0x1
Cortex_M4/ID/ID_ISAR0/Debug_instrs:0x1
Cortex_M4/ID/ID_ISAR0/Coproc_instrs:0x0
Cortex_M4/ID/ID_ISAR0/CmpBranch_instrs:0x1
Cortex_M4/ID/ID_ISAR0/Bitfield_instrs:0x1
Cortex_M4/ID/ID_ISAR0/BitCount_instrs:0x1
Cortex_M4/ID/ID_ISAR1:0x2112000
Cortex_M4/ID/ID_ISAR1/Interwork_instrs:0x2
Cortex_M4/ID/ID_ISAR1/Immediate_instrs:0x1
Cortex_M4/ID/ID_ISAR1/IfThen_instrs:0x1
Cortex_M4/ID/ID_ISAR1/Extend_instrs:0x2
Cortex_M4/ID/ID_ISAR2:0x21232231
Cortex_M4/ID/ID_ISAR2/Reversal_instrs:0x2
Cortex_M4/ID/ID_ISAR2/MultU_instrs:0x2
Cortex_M4/ID/ID_ISAR2/MultS_instrs:0x3
Cortex_M4/ID/ID_ISAR2/Mult_instrs:0x2
Cortex_M4/ID/ID_ISAR2/MultiAccessInt_instrs:0x2
Cortex_M4/ID/ID_ISAR2/MultiAccessInt_instrs:0x3
Cortex_M4/ID/ID_ISAR2/LoadStore_instrs:0x1
Cortex_M4/ID/ID_ISAR3:0x1111131
Cortex_M4/ID/ID_ISAR3/TrueNOP_instrs:0x1
Cortex_M4/ID/ID_ISAR3/ThumbCopy_instrs:0x1
Cortex_M4/ID/ID_ISAR3/TabBranch_instrs:0x1
Cortex_M4/ID/ID_ISAR3/SynchPrim_instrs:0x1
Cortex_M4/ID/ID_ISAR3/SVC_instrs:0x1
Cortex_M4/ID/ID_ISAR3/SIMD_instrs:0x3
Cortex_M4/ID/ID_ISAR3/Saturate_instrs:0x1
Cortex_M4/ID/ID_ISAR4:0x1310132
Cortex_M4/ID/ID_ISAR4/PSR_M_instrs:0x1
Cortex_M4/ID/ID_ISAR4/SynchPrim_instrs_frac:0x3
Cortex_M4/ID/ID_ISAR4/Barrier_instrs:0x1
Cortex_M4/ID/ID_ISAR4/Writeback_instrs:0x1
Cortex_M4/ID/ID_ISAR4/WithShifts_instrs:0x3
Cortex_M4/ID/ID_ISAR4/Unpriv_instrs:0x2
Cortex_M4/MPU/MPU_TYPE:0x800
Cortex_M4/MPU/MPU_TYPE/SEPARATE:0x0
Cortex_M4/MPU/MPU_TYPE/DREGION:0x8
Cortex_M4/MPU/MPU_TYPE/IREGION:0x0
Cortex_M4/MPU/MPU_CTRL:0x0
Cortex_M4/MPU/MPU_CTRL/ENABLE:0x0
Cortex_M4/MPU/MPU_CTRL/HFNMIENA:0x0
Cortex_M4/MPU/MPU_CTRL/PRIVDEFENA:0x0
Cortex_M4/MPU/MPU_RNR:0x0
Cortex_M4/MPU/MPU_RNR/REGION:0x0
Cortex_M4/MPU/MPU_RBAR:0x0
Cortex_M4/MPU/MPU_RBAR/REGION:0x0
Cortex_M4/MPU/MPU_RBAR/VALID:0x0
Cortex_M4/MPU/MPU_RBAR/ADDR:0x0
Cortex_M4/MPU/MPU_RASR:0x0
Cortex_M4/MPU/MPU_RASR/ENABLE:0x0
Cortex_M4/MPU/MPU_RASR/SIZE:0x0
Cortex_M4/MPU/MPU_RASR/SRD:0x0
Cortex_M4/MPU/MPU_RASR/B:0x0
Cortex_M4/MPU/MPU_RASR/C:0x0
Cortex_M4/MPU/MPU_RASR/S:0x0
Cortex_M4/MPU/MPU_RASR/TEX:0x0
Cortex_M4/MPU/MPU_RASR/AP:0x0
Cortex_M4/MPU/MPU_RASR/XN:0x0
Cortex_M4/MPU/MPU_RBAR_A1:0x0
Cortex_M4/MPU/MPU_RBAR_A1/REGION:0x0
Cortex_M4/MPU/MPU_RBAR_A1/VALID:0x0
Cortex_M4/MPU/MPU_RBAR_A1/ADDR:0x0
Cortex_M4/MPU/MPU_RASR_A1:0x0
Cortex_M4/MPU/MPU_RASR_A1/ENABLE:0x0
Cortex_M4/MPU/MPU_RASR_A1/SIZE:0x0
Cortex_M4/MPU/MPU_RASR_A1/SRD:0x0
Cortex_M4/MPU/MPU_RASR_A1/B:0x0
Cortex_M4/MPU/MPU_RASR_A1/C:0x0
Cortex_M4/MPU/MPU_RASR_A1/S:0x0
Cortex_M4/MPU/MPU_RASR_A1/TEX:0x0
Cortex_M4/MPU/MPU_RASR_A1/AP:0x0
Cortex_M4/MPU/MPU_RASR_A1/XN:0x0
Cortex_M4/MPU/MPU_RBAR_A2:0x0
Cortex_M4/MPU/MPU_RBAR_A2/REGION:0x0
Cortex_M4/MPU/MPU_RBAR_A2/VALID:0x0
Cortex_M4/MPU/MPU_RBAR_A2/ADDR:0x0
Cortex_M4/MPU/MPU_RASR_A2:0x0
Cortex_M4/MPU/MPU_RASR_A2/ENABLE:0x0
Cortex_M4/MPU/MPU_RASR_A2/SIZE:0x0
Cortex_M4/MPU/MPU_RASR_A2/SRD:0x0
Cortex_M4/MPU/MPU_RASR_A2/B:0x0
Cortex_M4/MPU/MPU_RASR_A2/C:0x0
Cortex_M4/MPU/MPU_RASR_A2/S:0x0
Cortex_M4/MPU/MPU_RASR_A2/TEX:0x0
Cortex_M4/MPU/MPU_RASR_A2/AP:0x0
Cortex_M4/MPU/MPU_RASR_A2/XN:0x0
Cortex_M4/MPU/MPU_RBAR_A3:0x0
Cortex_M4/MPU/MPU_RBAR_A3/REGION:0x0
Cortex_M4/MPU/MPU_RBAR_A3/VALID:0x0
Cortex_M4/MPU/MPU_RBAR_A3/ADDR:0x0
Cortex_M4/MPU/MPU_RASR_A3:0x0
Cortex_M4/MPU/MPU_RASR_A3/ENABLE:0x0
Cortex_M4/MPU/MPU_RASR_A3/SIZE:0x0
Cortex_M4/MPU/MPU_RASR_A3/SRD:0x0
Cortex_M4/MPU/MPU_RASR_A3/B:0x0
Cortex_M4/MPU/MPU_RASR_A3/C:0x0
Cortex_M4/MPU/MPU_RASR_A3/S:0x0
Cortex_M4/MPU/MPU_RASR_A3/TEX:0x0
Cortex_M4/MPU/MPU_RASR_A3/AP:0x0
Cortex_M4/MPU/MPU_RASR_A3/XN:0x0
Cortex_M4/NVIC/NVIC_ISER0:0x0
Cortex_M4/NVIC/NVIC_ISER0/SETENA:0x0
Cortex_M4/NVIC/NVIC_ISER1:0x0
Cortex_M4/NVIC/NVIC_ISER1/SETENA:0x0
Cortex_M4/NVIC/NVIC_ISER2:0x0
Cortex_M4/NVIC/NVIC_ISER2/SETENA:0x0
Cortex_M4/NVIC/NVIC_ISER3:0x0
Cortex_M4/NVIC/NVIC_ISER3/SETENA:0x0
Cortex_M4/NVIC/NVIC_ISER4:0x0
Cortex_M4/NVIC/NVIC_ISER4/SETENA:0x0
Cortex_M4/NVIC/NVIC_ISER5:0x0
Cortex_M4/NVIC/NVIC_ISER5/SETENA:0x0
Cortex_M4/NVIC/NVIC_ISER6:0x0
Cortex_M4/NVIC/NVIC_ISER6/SETENA:0x0
Cortex_M4/NVIC/NVIC_ISER7:0x0
Cortex_M4/NVIC/NVIC_ISER7/SETENA:0x0
Cortex_M4/NVIC/NVIC_ICER0:0x0
Cortex_M4/NVIC/NVIC_ICER0/CLRENA:0x0
Cortex_M4/NVIC/NVIC_ICER1:0x0
Cortex_M4/NVIC/NVIC_ICER1/CLRENA:0x0
Cortex_M4/NVIC/NVIC_ICER2:0x0
Cortex_M4/NVIC/NVIC_ICER2/CLRENA:0x0
Cortex_M4/NVIC/NVIC_ICER3:0x0
Cortex_M4/NVIC/NVIC_ICER3/CLRENA:0x0
Cortex_M4/NVIC/NVIC_ICER4:0x0
Cortex_M4/NVIC/NVIC_ICER4/CLRENA:0x0
Cortex_M4/NVIC/NVIC_ICER5:0x0
Cortex_M4/NVIC/NVIC_ICER5/CLRENA:0x0
Cortex_M4/NVIC/NVIC_ICER6:0x0
Cortex_M4/NVIC/NVIC_ICER6/CLRENA:0x0
Cortex_M4/NVIC/NVIC_ICER7:0x0
Cortex_M4/NVIC/NVIC_ICER7/CLRENA:0x0
Cortex_M4/NVIC/NVIC_ISPR0:0x0
Cortex_M4/NVIC/NVIC_ISPR0/SETPEND:0x0
Cortex_M4/NVIC/NVIC_ISPR1:0x0
Cortex_M4/NVIC/NVIC_ISPR1/SETPEND:0x0
Cortex_M4/NVIC/NVIC_ISPR2:0x0
Cortex_M4/NVIC/NVIC_ISPR2/SETPEND:0x0
Cortex_M4/NVIC/NVIC_ISPR3:0x0
Cortex_M4/NVIC/NVIC_ISPR3/SETPEND:0x0
Cortex_M4/NVIC/NVIC_ISPR4:0x0
Cortex_M4/NVIC/NVIC_ISPR4/SETPEND:0x0
Cortex_M4/NVIC/NVIC_ISPR5:0x0
Cortex_M4/NVIC/NVIC_ISPR5/SETPEND:0x0
Cortex_M4/NVIC/NVIC_ISPR6:0x0
Cortex_M4/NVIC/NVIC_ISPR6/SETPEND:0x0
Cortex_M4/NVIC/NVIC_ISPR7:0x0
Cortex_M4/NVIC/NVIC_ISPR7/SETPEND:0x0
Cortex_M4/NVIC/NVIC_ICPR0:0x0
Cortex_M4/NVIC/NVIC_ICPR0/CLRPEND:0x0
Cortex_M4/NVIC/NVIC_ICPR1:0x0
Cortex_M4/NVIC/NVIC_ICPR1/CLRPEND:0x0
Cortex_M4/NVIC/NVIC_ICPR2:0x0
Cortex_M4/NVIC/NVIC_ICPR2/CLRPEND:0x0
Cortex_M4/NVIC/NVIC_ICPR3:0x0
Cortex_M4/NVIC/NVIC_ICPR3/CLRPEND:0x0
Cortex_M4/NVIC/NVIC_ICPR4:0x0
Cortex_M4/NVIC/NVIC_ICPR4/CLRPEND:0x0
Cortex_M4/NVIC/NVIC_ICPR5:0x0
Cortex_M4/NVIC/NVIC_ICPR5/CLRPEND:0x0
Cortex_M4/NVIC/NVIC_ICPR6:0x0
Cortex_M4/NVIC/NVIC_ICPR6/CLRPEND:0x0
Cortex_M4/NVIC/NVIC_ICPR7:0x0
Cortex_M4/NVIC/NVIC_ICPR7/CLRPEND:0x0
Cortex_M4/NVIC/NVIC_IABR0:0x0
Cortex_M4/NVIC/NVIC_IABR0/ACTIVE:0x0
Cortex_M4/NVIC/NVIC_IABR1:0x0
Cortex_M4/NVIC/NVIC_IABR1/ACTIVE:0x0
Cortex_M4/NVIC/NVIC_IABR2:0x0
Cortex_M4/NVIC/NVIC_IABR2/ACTIVE:0x0
Cortex_M4/NVIC/NVIC_IABR3:0x0
Cortex_M4/NVIC/NVIC_IABR3/ACTIVE:0x0
Cortex_M4/NVIC/NVIC_IABR4:0x0
Cortex_M4/NVIC/NVIC_IABR4/ACTIVE:0x0
Cortex_M4/NVIC/NVIC_IABR5:0x0
Cortex_M4/NVIC/NVIC_IABR5/ACTIVE:0x0
Cortex_M4/NVIC/NVIC_IABR6:0x0
Cortex_M4/NVIC/NVIC_IABR6/ACTIVE:0x0
Cortex_M4/NVIC/NVIC_IABR7:0x0
Cortex_M4/NVIC/NVIC_IABR7/ACTIVE:0x0
Cortex_M4/NVIC/NVIC_IPR0:0x0
Cortex_M4/NVIC/NVIC_IPR0/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR0/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR0/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR0/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR1:0x0
Cortex_M4/NVIC/NVIC_IPR1/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR1/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR1/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR1/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR2:0x0
Cortex_M4/NVIC/NVIC_IPR2/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR2/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR2/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR2/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR3:0x0
Cortex_M4/NVIC/NVIC_IPR3/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR3/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR3/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR3/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR4:0x0
Cortex_M4/NVIC/NVIC_IPR4/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR4/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR4/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR4/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR5:0x0
Cortex_M4/NVIC/NVIC_IPR5/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR5/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR5/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR5/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR6:0x0
Cortex_M4/NVIC/NVIC_IPR6/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR6/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR6/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR6/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR7:0x0
Cortex_M4/NVIC/NVIC_IPR7/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR7/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR7/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR7/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR8:0x0
Cortex_M4/NVIC/NVIC_IPR8/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR8/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR8/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR8/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR9:0x0
Cortex_M4/NVIC/NVIC_IPR9/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR9/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR9/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR9/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR10:0x0
Cortex_M4/NVIC/NVIC_IPR10/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR10/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR10/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR10/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR11:0x0
Cortex_M4/NVIC/NVIC_IPR11/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR11/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR11/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR11/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR12:0x0
Cortex_M4/NVIC/NVIC_IPR12/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR12/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR12/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR12/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR13:0x0
Cortex_M4/NVIC/NVIC_IPR13/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR13/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR13/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR13/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR14:0x0
Cortex_M4/NVIC/NVIC_IPR14/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR14/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR14/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR14/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR15:0x0
Cortex_M4/NVIC/NVIC_IPR15/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR15/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR15/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR15/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR16:0x0
Cortex_M4/NVIC/NVIC_IPR16/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR16/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR16/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR16/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR17:0x0
Cortex_M4/NVIC/NVIC_IPR17/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR17/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR17/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR17/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR18:0x0
Cortex_M4/NVIC/NVIC_IPR18/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR18/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR18/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR18/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR19:0x0
Cortex_M4/NVIC/NVIC_IPR19/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR19/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR19/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR19/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR20:0x0
Cortex_M4/NVIC/NVIC_IPR20/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR20/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR20/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR20/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR21:0x0
Cortex_M4/NVIC/NVIC_IPR21/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR21/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR21/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR21/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR22:0x0
Cortex_M4/NVIC/NVIC_IPR22/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR22/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR22/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR22/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR23:0x0
Cortex_M4/NVIC/NVIC_IPR23/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR23/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR23/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR23/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR24:0x0
Cortex_M4/NVIC/NVIC_IPR24/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR24/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR24/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR24/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR25:0x0
Cortex_M4/NVIC/NVIC_IPR25/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR25/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR25/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR25/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR26:0x0
Cortex_M4/NVIC/NVIC_IPR26/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR26/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR26/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR26/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR27:0x0
Cortex_M4/NVIC/NVIC_IPR27/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR27/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR27/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR27/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR28:0x0
Cortex_M4/NVIC/NVIC_IPR28/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR28/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR28/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR28/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR29:0x0
Cortex_M4/NVIC/NVIC_IPR29/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR29/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR29/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR29/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR30:0x0
Cortex_M4/NVIC/NVIC_IPR30/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR30/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR30/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR30/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR31:0x0
Cortex_M4/NVIC/NVIC_IPR31/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR31/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR31/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR31/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR32:0x0
Cortex_M4/NVIC/NVIC_IPR32/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR32/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR32/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR32/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR33:0x0
Cortex_M4/NVIC/NVIC_IPR33/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR33/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR33/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR33/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR34:0x0
Cortex_M4/NVIC/NVIC_IPR34/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR34/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR34/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR34/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR35:0x0
Cortex_M4/NVIC/NVIC_IPR35/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR35/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR35/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR35/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR36:0x0
Cortex_M4/NVIC/NVIC_IPR36/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR36/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR36/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR36/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR37:0x0
Cortex_M4/NVIC/NVIC_IPR37/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR37/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR37/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR37/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR38:0x0
Cortex_M4/NVIC/NVIC_IPR38/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR38/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR38/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR38/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR39:0x0
Cortex_M4/NVIC/NVIC_IPR39/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR39/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR39/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR39/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR40:0x0
Cortex_M4/NVIC/NVIC_IPR40/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR40/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR40/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR40/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR41:0x0
Cortex_M4/NVIC/NVIC_IPR41/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR41/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR41/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR41/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR42:0x0
Cortex_M4/NVIC/NVIC_IPR42/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR42/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR42/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR42/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR43:0x0
Cortex_M4/NVIC/NVIC_IPR43/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR43/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR43/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR43/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR44:0x0
Cortex_M4/NVIC/NVIC_IPR44/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR44/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR44/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR44/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR45:0x0
Cortex_M4/NVIC/NVIC_IPR45/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR45/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR45/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR45/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR46:0x0
Cortex_M4/NVIC/NVIC_IPR46/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR46/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR46/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR46/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR47:0x0
Cortex_M4/NVIC/NVIC_IPR47/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR47/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR47/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR47/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR48:0x0
Cortex_M4/NVIC/NVIC_IPR48/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR48/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR48/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR48/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR49:0x0
Cortex_M4/NVIC/NVIC_IPR49/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR49/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR49/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR49/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR50:0x0
Cortex_M4/NVIC/NVIC_IPR50/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR50/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR50/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR50/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR51:0x0
Cortex_M4/NVIC/NVIC_IPR51/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR51/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR51/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR51/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR52:0x0
Cortex_M4/NVIC/NVIC_IPR52/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR52/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR52/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR52/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR53:0x0
Cortex_M4/NVIC/NVIC_IPR53/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR53/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR53/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR53/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR54:0x0
Cortex_M4/NVIC/NVIC_IPR54/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR54/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR54/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR54/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR55:0x0
Cortex_M4/NVIC/NVIC_IPR55/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR55/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR55/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR55/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR56:0x0
Cortex_M4/NVIC/NVIC_IPR56/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR56/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR56/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR56/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR57:0x0
Cortex_M4/NVIC/NVIC_IPR57/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR57/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR57/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR57/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR58:0x0
Cortex_M4/NVIC/NVIC_IPR58/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR58/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR58/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR58/PRI_N0:0x0
Cortex_M4/NVIC/NVIC_IPR59:0x0
Cortex_M4/NVIC/NVIC_IPR59/PRI_N3:0x0
Cortex_M4/NVIC/NVIC_IPR59/PRI_N2:0x0
Cortex_M4/NVIC/NVIC_IPR59/PRI_N1:0x0
Cortex_M4/NVIC/NVIC_IPR59/PRI_N0:0x0
Cortex_M4/NVIC_STIR/STIR:null
Cortex_M4/NVIC_STIR/STIR/INTID:null
Cortex_M4/SysTick/STCSR:0x10007
Cortex_M4/SysTick/STCSR/COUNTFLAG:0x1
Cortex_M4/SysTick/STCSR/CLKSOURCE:0x1
Cortex_M4/SysTick/STCSR/TICKINT:0x1
Cortex_M4/SysTick/STCSR/ENABLE:0x1
Cortex_M4/SysTick/STRVR:0x3e7f
Cortex_M4/SysTick/STRVR/RELOAD:0x3e7f
Cortex_M4/SysTick/STCVR:0x3201
Cortex_M4/SysTick/STCVR/CURRENT:0x3201
Cortex_M4/SysTick/STCR:0x400003e8
Cortex_M4/SysTick/STCR/NOREF:0x0
Cortex_M4/SysTick/STCR/SKEW:0x1
Cortex_M4/SysTick/STCR/TENMS:0x3e8
STM32WL5x_CM4/ADC/ISR:0x0
STM32WL5x_CM4/ADC/ISR/ADRDY:0x0
STM32WL5x_CM4/ADC/ISR/EOSMP:0x0
STM32WL5x_CM4/ADC/ISR/EOC:0x0
STM32WL5x_CM4/ADC/ISR/EOS:0x0
STM32WL5x_CM4/ADC/ISR/OVR:0x0
STM32WL5x_CM4/ADC/ISR/AWD1:0x0
STM32WL5x_CM4/ADC/ISR/AWD2:0x0
STM32WL5x_CM4/ADC/ISR/AWD3:0x0
STM32WL5x_CM4/ADC/ISR/EOCAL:0x0
STM32WL5x_CM4/ADC/ISR/CCRDY:0x0
STM32WL5x_CM4/ADC/IER:0x0
STM32WL5x_CM4/ADC/IER/ADRDYIE:0x0
STM32WL5x_CM4/ADC/IER/EOSMPIE:0x0
STM32WL5x_CM4/ADC/IER/EOCIE:0x0
STM32WL5x_CM4/ADC/IER/EOSIE:0x0
STM32WL5x_CM4/ADC/IER/OVRIE:0x0
STM32WL5x_CM4/ADC/IER/AWD1IE:0x0
STM32WL5x_CM4/ADC/IER/AWD2IE:0x0
STM32WL5x_CM4/ADC/IER/AWD3IE:0x0
STM32WL5x_CM4/ADC/IER/EOCALIE:0x0
STM32WL5x_CM4/ADC/IER/CCRDYIE:0x0
STM32WL5x_CM4/ADC/CR:0x0
STM32WL5x_CM4/ADC/CR/ADEN:0x0
STM32WL5x_CM4/ADC/CR/ADDIS:0x0
STM32WL5x_CM4/ADC/CR/ADSTART:0x0
STM32WL5x_CM4/ADC/CR/ADSTP:0x0
STM32WL5x_CM4/ADC/CR/ADVREGEN:0x0
STM32WL5x_CM4/ADC/CR/ADCAL:0x0
STM32WL5x_CM4/ADC/CFGR1:0x0
STM32WL5x_CM4/ADC/CFGR1/DMAEN:0x0
STM32WL5x_CM4/ADC/CFGR1/DMACFG:0x0
STM32WL5x_CM4/ADC/CFGR1/SCANDIR:0x0
STM32WL5x_CM4/ADC/CFGR1/RES:0x0
STM32WL5x_CM4/ADC/CFGR1/ALIGN:0x0
STM32WL5x_CM4/ADC/CFGR1/EXTSEL:0x0
STM32WL5x_CM4/ADC/CFGR1/EXTEN:0x0
STM32WL5x_CM4/ADC/CFGR1/OVRMOD:0x0
STM32WL5x_CM4/ADC/CFGR1/CONT:0x0
STM32WL5x_CM4/ADC/CFGR1/WAIT:0x0
STM32WL5x_CM4/ADC/CFGR1/AUTOFF:0x0
STM32WL5x_CM4/ADC/CFGR1/DISCEN:0x0
STM32WL5x_CM4/ADC/CFGR1/CHSELRMOD:0x0
STM32WL5x_CM4/ADC/CFGR1/AWD1SGL:0x0
STM32WL5x_CM4/ADC/CFGR1/AWD1EN:0x0
STM32WL5x_CM4/ADC/CFGR1/AWD1CH:0x0
STM32WL5x_CM4/ADC/CFGR2:0x0
STM32WL5x_CM4/ADC/CFGR2/OVSE:0x0
STM32WL5x_CM4/ADC/CFGR2/OVSR0:0x0
STM32WL5x_CM4/ADC/CFGR2/OVSR1:0x0
STM32WL5x_CM4/ADC/CFGR2/OVSR2:0x0
STM32WL5x_CM4/ADC/CFGR2/OVSS0:0x0
STM32WL5x_CM4/ADC/CFGR2/OVSS1:0x0
STM32WL5x_CM4/ADC/CFGR2/OVSS2:0x0
STM32WL5x_CM4/ADC/CFGR2/OVSS3:0x0
STM32WL5x_CM4/ADC/CFGR2/TOVS:0x0
STM32WL5x_CM4/ADC/CFGR2/LFTRIG:0x0
STM32WL5x_CM4/ADC/CFGR2/CKMODE:0x0
STM32WL5x_CM4/ADC/SMPR:0x0
STM32WL5x_CM4/ADC/SMPR/SMP1:0x0
STM32WL5x_CM4/ADC/SMPR/SMP2:0x0
STM32WL5x_CM4/ADC/SMPR/SMPSEL:0x0
STM32WL5x_CM4/ADC/AWD1TR:0x0
STM32WL5x_CM4/ADC/AWD1TR/LT1:0x0
STM32WL5x_CM4/ADC/AWD1TR/HT1:0x0
STM32WL5x_CM4/ADC/AWD2TR:0x0
STM32WL5x_CM4/ADC/AWD2TR/LT2:0x0
STM32WL5x_CM4/ADC/AWD2TR/HT2:0x0
STM32WL5x_CM4/ADC/CHSELR0:0x0
STM32WL5x_CM4/ADC/CHSELR0/CHSEL:0x0
STM32WL5x_CM4/ADC/CHSELR1:0x0
STM32WL5x_CM4/ADC/CHSELR1/SQ1:0x0
STM32WL5x_CM4/ADC/CHSELR1/SQ2:0x0
STM32WL5x_CM4/ADC/CHSELR1/SQ3:0x0
STM32WL5x_CM4/ADC/CHSELR1/SQ4:0x0
STM32WL5x_CM4/ADC/CHSELR1/SQ5:0x0
STM32WL5x_CM4/ADC/CHSELR1/SQ6:0x0
STM32WL5x_CM4/ADC/CHSELR1/SQ7:0x0
STM32WL5x_CM4/ADC/CHSELR1/SQ8:0x0
STM32WL5x_CM4/ADC/AWD3TR:0x0
STM32WL5x_CM4/ADC/AWD3TR/LT3:0x0
STM32WL5x_CM4/ADC/AWD3TR/HT3:0x0
STM32WL5x_CM4/ADC/DR:0x0
STM32WL5x_CM4/ADC/DR/DATA:0x0
STM32WL5x_CM4/ADC/AWD2CR:0x0
STM32WL5x_CM4/ADC/AWD2CR/AWD2CH:0x0
STM32WL5x_CM4/ADC/AWD3CR:0x0
STM32WL5x_CM4/ADC/AWD3CR/AWD3CH:0x0
STM32WL5x_CM4/ADC/CALFACT:0x0
STM32WL5x_CM4/ADC/CALFACT/CALFACT:0x0
STM32WL5x_CM4/ADC/CCR:0x0
STM32WL5x_CM4/ADC/CCR/PRESC0:0x0
STM32WL5x_CM4/ADC/CCR/PRESC1:0x0
STM32WL5x_CM4/ADC/CCR/PRESC2:0x0
STM32WL5x_CM4/ADC/CCR/PRESC3:0x0
STM32WL5x_CM4/ADC/CCR/VREFEN:0x0
STM32WL5x_CM4/ADC/CCR/TSEN:0x0
STM32WL5x_CM4/ADC/CCR/VBATEN:0x0
STM32WL5x_CM4/AES/CR:0x0
STM32WL5x_CM4/AES/CR/NPBLB:0x0
STM32WL5x_CM4/AES/CR/KEYSIZE:0x0
STM32WL5x_CM4/AES/CR/CHMOD2:0x0
STM32WL5x_CM4/AES/CR/GCMPH:0x0
STM32WL5x_CM4/AES/CR/DMAOUTEN:0x0
STM32WL5x_CM4/AES/CR/DMAINEN:0x0
STM32WL5x_CM4/AES/CR/ERRIE:0x0
STM32WL5x_CM4/AES/CR/CCFIE:0x0
STM32WL5x_CM4/AES/CR/ERRC:0x0
STM32WL5x_CM4/AES/CR/CCFC:0x0
STM32WL5x_CM4/AES/CR/CHMOD10:0x0
STM32WL5x_CM4/AES/CR/MODE:0x0
STM32WL5x_CM4/AES/CR/DATATYPE:0x0
STM32WL5x_CM4/AES/CR/EN:0x0
STM32WL5x_CM4/AES/SR:0x0
STM32WL5x_CM4/AES/SR/BUSY:0x0
STM32WL5x_CM4/AES/SR/WRERR:0x0
STM32WL5x_CM4/AES/SR/RDERR:0x0
STM32WL5x_CM4/AES/SR/CCF:0x0
STM32WL5x_CM4/AES/DINR:0x0
STM32WL5x_CM4/AES/DINR/AES_DINR:0x0
STM32WL5x_CM4/AES/DOUTR:0x0
STM32WL5x_CM4/AES/DOUTR/AES_DOUTR:0x0
STM32WL5x_CM4/AES/KEYR0:null
STM32WL5x_CM4/AES/KEYR0/AES_KEYR0:null
STM32WL5x_CM4/AES/KEYR1:null
STM32WL5x_CM4/AES/KEYR1/AES_KEYR1:null
STM32WL5x_CM4/AES/KEYR2:null
STM32WL5x_CM4/AES/KEYR2/AES_KEYR2:null
STM32WL5x_CM4/AES/KEYR3:null
STM32WL5x_CM4/AES/KEYR3/AES_KEYR3:null
STM32WL5x_CM4/AES/IVR0:0x0
STM32WL5x_CM4/AES/IVR0/AES_IVR0:0x0
STM32WL5x_CM4/AES/IVR1:0x0
STM32WL5x_CM4/AES/IVR1/AES_IVR1:0x0
STM32WL5x_CM4/AES/IVR2:0x0
STM32WL5x_CM4/AES/IVR2/AES_IVR2:0x0
STM32WL5x_CM4/AES/IVR3:0x0
STM32WL5x_CM4/AES/IVR3/AES_IVR3:0x0
STM32WL5x_CM4/AES/KEYR4:null
STM32WL5x_CM4/AES/KEYR4/AES_KEYR4:null
STM32WL5x_CM4/AES/KEYR5:null
STM32WL5x_CM4/AES/KEYR5/AES_KEYR5:null
STM32WL5x_CM4/AES/KEYR6:null
STM32WL5x_CM4/AES/KEYR6/AES_KEYR6:null
STM32WL5x_CM4/AES/KEYR7:null
STM32WL5x_CM4/AES/KEYR7/AES_KEYR7:null
STM32WL5x_CM4/AES/SUSP0R:0x0
STM32WL5x_CM4/AES/SUSP0R/AES_SUSP0R:0x0
STM32WL5x_CM4/AES/SUSP1R:0x0
STM32WL5x_CM4/AES/SUSP1R/AES_SUSP1R:0x0
STM32WL5x_CM4/AES/SUSP2R:0x0
STM32WL5x_CM4/AES/SUSP2R/AES_SUSP2R:0x0
STM32WL5x_CM4/AES/SUSP3R:0x0
STM32WL5x_CM4/AES/SUSP3R/AES_SUSP3R:0x0
STM32WL5x_CM4/AES/SUSP4R:0x0
STM32WL5x_CM4/AES/SUSP4R/AES_SUSP4R:0x0
STM32WL5x_CM4/AES/SUSP5R:0x0
STM32WL5x_CM4/AES/SUSP5R/AES_SUSP5R:0x0
STM32WL5x_CM4/AES/SUSP6R:0x0
STM32WL5x_CM4/AES/SUSP6R/AES_SUSP6R:0x0
STM32WL5x_CM4/AES/SUSP7R:0x0
STM32WL5x_CM4/AES/SUSP7R/AES_SUSP7R:0x0
STM32WL5x_CM4/COMP/COMP1_CSR:0x0
STM32WL5x_CM4/COMP/COMP1_CSR/LOCK:0x0
STM32WL5x_CM4/COMP/COMP1_CSR/VALUE:0x0
STM32WL5x_CM4/COMP/COMP1_CSR/INMESEL:0x0
STM32WL5x_CM4/COMP/COMP1_CSR/SCALEN:0x0
STM32WL5x_CM4/COMP/COMP1_CSR/BRGEN:0x0
STM32WL5x_CM4/COMP/COMP1_CSR/BLANKING:0x0
STM32WL5x_CM4/COMP/COMP1_CSR/HYST:0x0
STM32WL5x_CM4/COMP/COMP1_CSR/POLARITY:0x0
STM32WL5x_CM4/COMP/COMP1_CSR/INPSEL:0x0
STM32WL5x_CM4/COMP/COMP1_CSR/INMSEL:0x0
STM32WL5x_CM4/COMP/COMP1_CSR/PWRMODE:0x0
STM32WL5x_CM4/COMP/COMP1_CSR/EN:0x0
STM32WL5x_CM4/COMP/COMP2_CSR:0x0
STM32WL5x_CM4/COMP/COMP2_CSR/LOCK:0x0
STM32WL5x_CM4/COMP/COMP2_CSR/VALUE:0x0
STM32WL5x_CM4/COMP/COMP2_CSR/INMESEL:0x0
STM32WL5x_CM4/COMP/COMP2_CSR/SCALEN:0x0
STM32WL5x_CM4/COMP/COMP2_CSR/BRGEN:0x0
STM32WL5x_CM4/COMP/COMP2_CSR/BLANKING:0x0
STM32WL5x_CM4/COMP/COMP2_CSR/HYST:0x0
STM32WL5x_CM4/COMP/COMP2_CSR/POLARITY:0x0
STM32WL5x_CM4/COMP/COMP2_CSR/WINMODE:0x0
STM32WL5x_CM4/COMP/COMP2_CSR/INPSEL:0x0
STM32WL5x_CM4/COMP/COMP2_CSR/INMSEL:0x0
STM32WL5x_CM4/COMP/COMP2_CSR/PWRMODE:0x0
STM32WL5x_CM4/COMP/COMP2_CSR/EN:0x0
STM32WL5x_CM4/CRC/DR:0x0
STM32WL5x_CM4/CRC/DR/DR:0x0
STM32WL5x_CM4/CRC/IDR:0x0
STM32WL5x_CM4/CRC/IDR/IDR:0x0
STM32WL5x_CM4/CRC/CR:0x0
STM32WL5x_CM4/CRC/CR/REV_OUT:0x0
STM32WL5x_CM4/CRC/CR/REV_IN:0x0
STM32WL5x_CM4/CRC/CR/POLYSIZE:0x0
STM32WL5x_CM4/CRC/CR/RESET:0x0
STM32WL5x_CM4/CRC/INIT:0x0
STM32WL5x_CM4/CRC/INIT/CRC_INIT:0x0
STM32WL5x_CM4/CRC/POL:0x0
STM32WL5x_CM4/CRC/POL/POL:0x0
STM32WL5x_CM4/DAC/CR:0x0
STM32WL5x_CM4/DAC/CR/CEN1:0x0
STM32WL5x_CM4/DAC/CR/DMAUDRIE1:0x0
STM32WL5x_CM4/DAC/CR/DMAEN1:0x0
STM32WL5x_CM4/DAC/CR/MAMP1:0x0
STM32WL5x_CM4/DAC/CR/WAVE1:0x0
STM32WL5x_CM4/DAC/CR/TSEL13:0x0
STM32WL5x_CM4/DAC/CR/TSEL12:0x0
STM32WL5x_CM4/DAC/CR/TSEL11:0x0
STM32WL5x_CM4/DAC/CR/TSEL10:0x0
STM32WL5x_CM4/DAC/CR/TEN1:0x0
STM32WL5x_CM4/DAC/CR/EN1:0x0
STM32WL5x_CM4/DAC/SWTRGR:0x0
STM32WL5x_CM4/DAC/SWTRGR/SWTRIG1:0x0
STM32WL5x_CM4/DAC/DHR12R1:0x0
STM32WL5x_CM4/DAC/DHR12R1/DACC1DHR:0x0
STM32WL5x_CM4/DAC/DHR12L1:0x0
STM32WL5x_CM4/DAC/DHR12L1/DACC1DHR:0x0
STM32WL5x_CM4/DAC/DHR8R1:0x0
STM32WL5x_CM4/DAC/DHR8R1/DACC1DHR:0x0
STM32WL5x_CM4/DAC/DHR12RD:0x0
STM32WL5x_CM4/DAC/DHR12RD/DACC1DHR:0x0
STM32WL5x_CM4/DAC/DHR12LD:0x0
STM32WL5x_CM4/DAC/DHR12LD/DACC1DHR:0x0
STM32WL5x_CM4/DAC/DHR8RD:0x0
STM32WL5x_CM4/DAC/DHR8RD/DACC1DHR:0x0
STM32WL5x_CM4/DAC/DOR1:0x0
STM32WL5x_CM4/DAC/DOR1/DACC1DOR:0x0
STM32WL5x_CM4/DAC/SR:0x0
STM32WL5x_CM4/DAC/SR/BWST1:0x0
STM32WL5x_CM4/DAC/SR/CAL_FLAG1:0x0
STM32WL5x_CM4/DAC/SR/DMAUDR1:0x0
STM32WL5x_CM4/DAC/CCR:0x14
STM32WL5x_CM4/DAC/CCR/OTRIM1:0x14
STM32WL5x_CM4/DAC/MCR:0x0
STM32WL5x_CM4/DAC/MCR/MODE1:0x0
STM32WL5x_CM4/DAC/SHSR1:0x0
STM32WL5x_CM4/DAC/SHSR1/TSAMPLE1:0x0
STM32WL5x_CM4/DAC/SHHR:0x1
STM32WL5x_CM4/DAC/SHHR/THOLD1:0x1
STM32WL5x_CM4/DAC/SHRR:0x1
STM32WL5x_CM4/DAC/SHRR/TREFRESH1:0x1
STM32WL5x_CM4/DBGMCU/IDCODER:0x10036497
STM32WL5x_CM4/DBGMCU/IDCODER/DEV_ID:0x497
STM32WL5x_CM4/DBGMCU/IDCODER/REV_ID:0x1003
STM32WL5x_CM4/DBGMCU/CR:0x7
STM32WL5x_CM4/DBGMCU/CR/DBG_SLEEP:0x1
STM32WL5x_CM4/DBGMCU/CR/DBG_STOP:0x1
STM32WL5x_CM4/DBGMCU/CR/DBG_STANDBY:0x1
STM32WL5x_CM4/DBGMCU/APB1FZR1:0x0
STM32WL5x_CM4/DBGMCU/APB1FZR1/DBG_TIM2_STOP:0x0
STM32WL5x_CM4/DBGMCU/APB1FZR1/DBG_RTC_STOP:0x0
STM32WL5x_CM4/DBGMCU/APB1FZR1/DBG_WWDG_STOP:0x0
STM32WL5x_CM4/DBGMCU/APB1FZR1/DBG_IWDG_STOP:0x0
STM32WL5x_CM4/DBGMCU/APB1FZR1/DBG_I2C1_STOP:0x0
STM32WL5x_CM4/DBGMCU/APB1FZR1/DBG_I2C2_STOP:0x0
STM32WL5x_CM4/DBGMCU/APB1FZR1/DBG_I2C3_STOP:0x0
STM32WL5x_CM4/DBGMCU/APB1FZR1/DBG_LPTIM1_STOP:0x0
STM32WL5x_CM4/DBGMCU/C2APB1FZR1:0x0
STM32WL5x_CM4/DBGMCU/C2APB1FZR1/DBG_TIM2_STOP:0x0
STM32WL5x_CM4/DBGMCU/C2APB1FZR1/DBG_RTC_STOP:0x0
STM32WL5x_CM4/DBGMCU/C2APB1FZR1/DBG_IWDG_STOP:0x0
STM32WL5x_CM4/DBGMCU/C2APB1FZR1/DBG_I2C1_STOP:0x0
STM32WL5x_CM4/DBGMCU/C2APB1FZR1/DBG_I2C2_STOP:0x0
STM32WL5x_CM4/DBGMCU/C2APB1FZR1/DBG_I2C3_STOP:0x0
STM32WL5x_CM4/DBGMCU/C2APB1FZR1/DBG_LPTIM1_STOP:0x0
STM32WL5x_CM4/DBGMCU/APB1FZR2:0x0
STM32WL5x_CM4/DBGMCU/APB1FZR2/DBG_LPTIM2_STOP:0x0
STM32WL5x_CM4/DBGMCU/APB1FZR2/DBG_LPTIM3_STOP:0x0
STM32WL5x_CM4/DBGMCU/C2APB1FZR2:0x0
STM32WL5x_CM4/DBGMCU/C2APB1FZR2/DBG_LPTIM2_STOP:0x0
STM32WL5x_CM4/DBGMCU/C2APB1FZR2/DBG_LPTIM3_STOP:0x0
STM32WL5x_CM4/DBGMCU/APB2FZR:0x0
STM32WL5x_CM4/DBGMCU/APB2FZR/DBG_TIM1_STOP:0x0
STM32WL5x_CM4/DBGMCU/APB2FZR/DBG_TIM16_STOP:0x0
STM32WL5x_CM4/DBGMCU/APB2FZR/DBG_TIM17_STOP:0x0
STM32WL5x_CM4/DBGMCU/C2APB2FZR:0x0
STM32WL5x_CM4/DBGMCU/C2APB2FZR/DBG_TIM1_STOP:0x0
STM32WL5x_CM4/DBGMCU/C2APB2FZR/DBG_TIM16_STOP:0x0
STM32WL5x_CM4/DBGMCU/C2APB2FZR/DBG_TIM17_STOP:0x0
STM32WL5x_CM4/DMA1/ISR:0x0
STM32WL5x_CM4/DMA1/ISR/TEIF7:0x0
STM32WL5x_CM4/DMA1/ISR/HTIF7:0x0
STM32WL5x_CM4/DMA1/ISR/TCIF7:0x0
STM32WL5x_CM4/DMA1/ISR/GIF7:0x0
STM32WL5x_CM4/DMA1/ISR/TEIF6:0x0
STM32WL5x_CM4/DMA1/ISR/HTIF6:0x0
STM32WL5x_CM4/DMA1/ISR/TCIF6:0x0
STM32WL5x_CM4/DMA1/ISR/GIF6:0x0
STM32WL5x_CM4/DMA1/ISR/TEIF5:0x0
STM32WL5x_CM4/DMA1/ISR/HTIF5:0x0
STM32WL5x_CM4/DMA1/ISR/TCIF5:0x0
STM32WL5x_CM4/DMA1/ISR/GIF5:0x0
STM32WL5x_CM4/DMA1/ISR/TEIF4:0x0
STM32WL5x_CM4/DMA1/ISR/HTIF4:0x0
STM32WL5x_CM4/DMA1/ISR/TCIF4:0x0
STM32WL5x_CM4/DMA1/ISR/GIF4:0x0
STM32WL5x_CM4/DMA1/ISR/TEIF3:0x0
STM32WL5x_CM4/DMA1/ISR/HTIF3:0x0
STM32WL5x_CM4/DMA1/ISR/TCIF3:0x0
STM32WL5x_CM4/DMA1/ISR/GIF3:0x0
STM32WL5x_CM4/DMA1/ISR/TEIF2:0x0
STM32WL5x_CM4/DMA1/ISR/HTIF2:0x0
STM32WL5x_CM4/DMA1/ISR/TCIF2:0x0
STM32WL5x_CM4/DMA1/ISR/GIF2:0x0
STM32WL5x_CM4/DMA1/ISR/TEIF1:0x0
STM32WL5x_CM4/DMA1/ISR/HTIF1:0x0
STM32WL5x_CM4/DMA1/ISR/TCIF1:0x0
STM32WL5x_CM4/DMA1/ISR/GIF1:0x0
STM32WL5x_CM4/DMA1/IFCR:null
STM32WL5x_CM4/DMA1/IFCR/TEIF7:null
STM32WL5x_CM4/DMA1/IFCR/HTIF7:null
STM32WL5x_CM4/DMA1/IFCR/TCIF7:null
STM32WL5x_CM4/DMA1/IFCR/GIF7:null
STM32WL5x_CM4/DMA1/IFCR/TEIF6:null
STM32WL5x_CM4/DMA1/IFCR/HTIF6:null
STM32WL5x_CM4/DMA1/IFCR/TCIF6:null
STM32WL5x_CM4/DMA1/IFCR/GIF6:null
STM32WL5x_CM4/DMA1/IFCR/TEIF5:null
STM32WL5x_CM4/DMA1/IFCR/HTIF5:null
STM32WL5x_CM4/DMA1/IFCR/TCIF5:null
STM32WL5x_CM4/DMA1/IFCR/GIF5:null
STM32WL5x_CM4/DMA1/IFCR/TEIF4:null
STM32WL5x_CM4/DMA1/IFCR/HTIF4:null
STM32WL5x_CM4/DMA1/IFCR/TCIF4:null
STM32WL5x_CM4/DMA1/IFCR/GIF4:null
STM32WL5x_CM4/DMA1/IFCR/TEIF3:null
STM32WL5x_CM4/DMA1/IFCR/HTIF3:null
STM32WL5x_CM4/DMA1/IFCR/TCIF3:null
STM32WL5x_CM4/DMA1/IFCR/GIF3:null
STM32WL5x_CM4/DMA1/IFCR/TEIF2:null
STM32WL5x_CM4/DMA1/IFCR/HTIF2:null
STM32WL5x_CM4/DMA1/IFCR/TCIF2:null
STM32WL5x_CM4/DMA1/IFCR/GIF2:null
STM32WL5x_CM4/DMA1/IFCR/TEIF1:null
STM32WL5x_CM4/DMA1/IFCR/HTIF1:null
STM32WL5x_CM4/DMA1/IFCR/TCIF1:null
STM32WL5x_CM4/DMA1/IFCR/GIF1:null
STM32WL5x_CM4/DMA1/CCR1:0x0
STM32WL5x_CM4/DMA1/CCR1/PRIV:0x0
STM32WL5x_CM4/DMA1/CCR1/DSEC:0x0
STM32WL5x_CM4/DMA1/CCR1/SSEC:0x0
STM32WL5x_CM4/DMA1/CCR1/SECM:0x0
STM32WL5x_CM4/DMA1/CCR1/MEM2MEM:0x0
STM32WL5x_CM4/DMA1/CCR1/PL:0x0
STM32WL5x_CM4/DMA1/CCR1/MSIZE:0x0
STM32WL5x_CM4/DMA1/CCR1/PSIZE:0x0
STM32WL5x_CM4/DMA1/CCR1/MINC:0x0
STM32WL5x_CM4/DMA1/CCR1/PINC:0x0
STM32WL5x_CM4/DMA1/CCR1/CIRC:0x0
STM32WL5x_CM4/DMA1/CCR1/DIR:0x0
STM32WL5x_CM4/DMA1/CCR1/TEIE:0x0
STM32WL5x_CM4/DMA1/CCR1/HTIE:0x0
STM32WL5x_CM4/DMA1/CCR1/TCIE:0x0
STM32WL5x_CM4/DMA1/CCR1/EN:0x0
STM32WL5x_CM4/DMA1/CNDTR1:0x0
STM32WL5x_CM4/DMA1/CNDTR1/NDT:0x0
STM32WL5x_CM4/DMA1/CPAR1:0x0
STM32WL5x_CM4/DMA1/CPAR1/PA:0x0
STM32WL5x_CM4/DMA1/CMAR1:0x0
STM32WL5x_CM4/DMA1/CMAR1/MA:0x0
STM32WL5x_CM4/DMA1/CCR2:0x0
STM32WL5x_CM4/DMA1/CCR2/PRIV:0x0
STM32WL5x_CM4/DMA1/CCR2/DSEC:0x0
STM32WL5x_CM4/DMA1/CCR2/SSEC:0x0
STM32WL5x_CM4/DMA1/CCR2/SECM:0x0
STM32WL5x_CM4/DMA1/CCR2/MEM2MEM:0x0
STM32WL5x_CM4/DMA1/CCR2/PL:0x0
STM32WL5x_CM4/DMA1/CCR2/MSIZE:0x0
STM32WL5x_CM4/DMA1/CCR2/PSIZE:0x0
STM32WL5x_CM4/DMA1/CCR2/MINC:0x0
STM32WL5x_CM4/DMA1/CCR2/PINC:0x0
STM32WL5x_CM4/DMA1/CCR2/CIRC:0x0
STM32WL5x_CM4/DMA1/CCR2/DIR:0x0
STM32WL5x_CM4/DMA1/CCR2/TEIE:0x0
STM32WL5x_CM4/DMA1/CCR2/HTIE:0x0
STM32WL5x_CM4/DMA1/CCR2/TCIE:0x0
STM32WL5x_CM4/DMA1/CCR2/EN:0x0
STM32WL5x_CM4/DMA1/CNDTR2:0x0
STM32WL5x_CM4/DMA1/CNDTR2/NDT:0x0
STM32WL5x_CM4/DMA1/CPAR2:0x0
STM32WL5x_CM4/DMA1/CPAR2/PA:0x0
STM32WL5x_CM4/DMA1/CMAR2:0x0
STM32WL5x_CM4/DMA1/CMAR2/MA:0x0
STM32WL5x_CM4/DMA1/CCR3:0x0
STM32WL5x_CM4/DMA1/CCR3/PRIV:0x0
STM32WL5x_CM4/DMA1/CCR3/DSEC:0x0
STM32WL5x_CM4/DMA1/CCR3/SSEC:0x0
STM32WL5x_CM4/DMA1/CCR3/SECM:0x0
STM32WL5x_CM4/DMA1/CCR3/MEM2MEM:0x0
STM32WL5x_CM4/DMA1/CCR3/PL:0x0
STM32WL5x_CM4/DMA1/CCR3/MSIZE:0x0
STM32WL5x_CM4/DMA1/CCR3/PSIZE:0x0
STM32WL5x_CM4/DMA1/CCR3/MINC:0x0
STM32WL5x_CM4/DMA1/CCR3/PINC:0x0
STM32WL5x_CM4/DMA1/CCR3/CIRC:0x0
STM32WL5x_CM4/DMA1/CCR3/DIR:0x0
STM32WL5x_CM4/DMA1/CCR3/TEIE:0x0
STM32WL5x_CM4/DMA1/CCR3/HTIE:0x0
STM32WL5x_CM4/DMA1/CCR3/TCIE:0x0
STM32WL5x_CM4/DMA1/CCR3/EN:0x0
STM32WL5x_CM4/DMA1/CNDTR3:0x0
STM32WL5x_CM4/DMA1/CNDTR3/NDT:0x0
STM32WL5x_CM4/DMA1/CPAR3:0x0
STM32WL5x_CM4/DMA1/CPAR3/PA:0x0
STM32WL5x_CM4/DMA1/CMAR3:0x0
STM32WL5x_CM4/DMA1/CMAR3/MA:0x0
STM32WL5x_CM4/DMA1/CCR4:0x0
STM32WL5x_CM4/DMA1/CCR4/PRIV:0x0
STM32WL5x_CM4/DMA1/CCR4/DSEC:0x0
STM32WL5x_CM4/DMA1/CCR4/SSEC:0x0
STM32WL5x_CM4/DMA1/CCR4/SECM:0x0
STM32WL5x_CM4/DMA1/CCR4/MEM2MEM:0x0
STM32WL5x_CM4/DMA1/CCR4/PL:0x0
STM32WL5x_CM4/DMA1/CCR4/MSIZE:0x0
STM32WL5x_CM4/DMA1/CCR4/PSIZE:0x0
STM32WL5x_CM4/DMA1/CCR4/MINC:0x0
STM32WL5x_CM4/DMA1/CCR4/PINC:0x0
STM32WL5x_CM4/DMA1/CCR4/CIRC:0x0
STM32WL5x_CM4/DMA1/CCR4/DIR:0x0
STM32WL5x_CM4/DMA1/CCR4/TEIE:0x0
STM32WL5x_CM4/DMA1/CCR4/HTIE:0x0
STM32WL5x_CM4/DMA1/CCR4/TCIE:0x0
STM32WL5x_CM4/DMA1/CCR4/EN:0x0
STM32WL5x_CM4/DMA1/CNDTR4:0x0
STM32WL5x_CM4/DMA1/CNDTR4/NDT:0x0
STM32WL5x_CM4/DMA1/CPAR4:0x0
STM32WL5x_CM4/DMA1/CPAR4/PA:0x0
STM32WL5x_CM4/DMA1/CMAR4:0x0
STM32WL5x_CM4/DMA1/CMAR4/MA:0x0
STM32WL5x_CM4/DMA1/CCR5:0x0
STM32WL5x_CM4/DMA1/CCR5/PRIV:0x0
STM32WL5x_CM4/DMA1/CCR5/DSEC:0x0
STM32WL5x_CM4/DMA1/CCR5/SSEC:0x0
STM32WL5x_CM4/DMA1/CCR5/SECM:0x0
STM32WL5x_CM4/DMA1/CCR5/MEM2MEM:0x0
STM32WL5x_CM4/DMA1/CCR5/PL:0x0
STM32WL5x_CM4/DMA1/CCR5/MSIZE:0x0
STM32WL5x_CM4/DMA1/CCR5/PSIZE:0x0
STM32WL5x_CM4/DMA1/CCR5/MINC:0x0
STM32WL5x_CM4/DMA1/CCR5/PINC:0x0
STM32WL5x_CM4/DMA1/CCR5/CIRC:0x0
STM32WL5x_CM4/DMA1/CCR5/DIR:0x0
STM32WL5x_CM4/DMA1/CCR5/TEIE:0x0
STM32WL5x_CM4/DMA1/CCR5/HTIE:0x0
STM32WL5x_CM4/DMA1/CCR5/TCIE:0x0
STM32WL5x_CM4/DMA1/CCR5/EN:0x0
STM32WL5x_CM4/DMA1/CNDTR5:0x0
STM32WL5x_CM4/DMA1/CNDTR5/NDT:0x0
STM32WL5x_CM4/DMA1/CPAR5:0x0
STM32WL5x_CM4/DMA1/CPAR5/PA:0x0
STM32WL5x_CM4/DMA1/CMAR5:0x0
STM32WL5x_CM4/DMA1/CMAR5/MA:0x0
STM32WL5x_CM4/DMA1/CCR6:0x0
STM32WL5x_CM4/DMA1/CCR6/PRIV:0x0
STM32WL5x_CM4/DMA1/CCR6/DSEC:0x0
STM32WL5x_CM4/DMA1/CCR6/SSEC:0x0
STM32WL5x_CM4/DMA1/CCR6/SECM:0x0
STM32WL5x_CM4/DMA1/CCR6/MEM2MEM:0x0
STM32WL5x_CM4/DMA1/CCR6/PL:0x0
STM32WL5x_CM4/DMA1/CCR6/MSIZE:0x0
STM32WL5x_CM4/DMA1/CCR6/PSIZE:0x0
STM32WL5x_CM4/DMA1/CCR6/MINC:0x0
STM32WL5x_CM4/DMA1/CCR6/PINC:0x0
STM32WL5x_CM4/DMA1/CCR6/CIRC:0x0
STM32WL5x_CM4/DMA1/CCR6/DIR:0x0
STM32WL5x_CM4/DMA1/CCR6/TEIE:0x0
STM32WL5x_CM4/DMA1/CCR6/HTIE:0x0
STM32WL5x_CM4/DMA1/CCR6/TCIE:0x0
STM32WL5x_CM4/DMA1/CCR6/EN:0x0
STM32WL5x_CM4/DMA1/CNDTR6:0x0
STM32WL5x_CM4/DMA1/CNDTR6/NDT:0x0
STM32WL5x_CM4/DMA1/CPAR6:0x0
STM32WL5x_CM4/DMA1/CPAR6/PA:0x0
STM32WL5x_CM4/DMA1/CMAR6:0x0
STM32WL5x_CM4/DMA1/CMAR6/MA:0x0
STM32WL5x_CM4/DMA1/CCR7:0x0
STM32WL5x_CM4/DMA1/CCR7/PRIV:0x0
STM32WL5x_CM4/DMA1/CCR7/DSEC:0x0
STM32WL5x_CM4/DMA1/CCR7/SSEC:0x0
STM32WL5x_CM4/DMA1/CCR7/SECM:0x0
STM32WL5x_CM4/DMA1/CCR7/MEM2MEM:0x0
STM32WL5x_CM4/DMA1/CCR7/PL:0x0
STM32WL5x_CM4/DMA1/CCR7/MSIZE:0x0
STM32WL5x_CM4/DMA1/CCR7/PSIZE:0x0
STM32WL5x_CM4/DMA1/CCR7/MINC:0x0
STM32WL5x_CM4/DMA1/CCR7/PINC:0x0
STM32WL5x_CM4/DMA1/CCR7/CIRC:0x0
STM32WL5x_CM4/DMA1/CCR7/DIR:0x0
STM32WL5x_CM4/DMA1/CCR7/TEIE:0x0
STM32WL5x_CM4/DMA1/CCR7/HTIE:0x0
STM32WL5x_CM4/DMA1/CCR7/TCIE:0x0
STM32WL5x_CM4/DMA1/CCR7/EN:0x0
STM32WL5x_CM4/DMA1/CNDTR7:0x0
STM32WL5x_CM4/DMA1/CNDTR7/NDT:0x0
STM32WL5x_CM4/DMA1/CPAR7:0x0
STM32WL5x_CM4/DMA1/CPAR7/PA:0x0
STM32WL5x_CM4/DMA1/CMAR7:0x0
STM32WL5x_CM4/DMA1/CMAR7/MA:0x0
STM32WL5x_CM4/DMA2/ISR:0x0
STM32WL5x_CM4/DMA2/ISR/TEIF7:0x0
STM32WL5x_CM4/DMA2/ISR/HTIF7:0x0
STM32WL5x_CM4/DMA2/ISR/TCIF7:0x0
STM32WL5x_CM4/DMA2/ISR/GIF7:0x0
STM32WL5x_CM4/DMA2/ISR/TEIF6:0x0
STM32WL5x_CM4/DMA2/ISR/HTIF6:0x0
STM32WL5x_CM4/DMA2/ISR/TCIF6:0x0
STM32WL5x_CM4/DMA2/ISR/GIF6:0x0
STM32WL5x_CM4/DMA2/ISR/TEIF5:0x0
STM32WL5x_CM4/DMA2/ISR/HTIF5:0x0
STM32WL5x_CM4/DMA2/ISR/TCIF5:0x0
STM32WL5x_CM4/DMA2/ISR/GIF5:0x0
STM32WL5x_CM4/DMA2/ISR/TEIF4:0x0
STM32WL5x_CM4/DMA2/ISR/HTIF4:0x0
STM32WL5x_CM4/DMA2/ISR/TCIF4:0x0
STM32WL5x_CM4/DMA2/ISR/GIF4:0x0
STM32WL5x_CM4/DMA2/ISR/TEIF3:0x0
STM32WL5x_CM4/DMA2/ISR/HTIF3:0x0
STM32WL5x_CM4/DMA2/ISR/TCIF3:0x0
STM32WL5x_CM4/DMA2/ISR/GIF3:0x0
STM32WL5x_CM4/DMA2/ISR/TEIF2:0x0
STM32WL5x_CM4/DMA2/ISR/HTIF2:0x0
STM32WL5x_CM4/DMA2/ISR/TCIF2:0x0
STM32WL5x_CM4/DMA2/ISR/GIF2:0x0
STM32WL5x_CM4/DMA2/ISR/TEIF1:0x0
STM32WL5x_CM4/DMA2/ISR/HTIF1:0x0
STM32WL5x_CM4/DMA2/ISR/TCIF1:0x0
STM32WL5x_CM4/DMA2/ISR/GIF1:0x0
STM32WL5x_CM4/DMA2/IFCR:null
STM32WL5x_CM4/DMA2/IFCR/TEIF7:null
STM32WL5x_CM4/DMA2/IFCR/HTIF7:null
STM32WL5x_CM4/DMA2/IFCR/TCIF7:null
STM32WL5x_CM4/DMA2/IFCR/GIF7:null
STM32WL5x_CM4/DMA2/IFCR/TEIF6:null
STM32WL5x_CM4/DMA2/IFCR/HTIF6:null
STM32WL5x_CM4/DMA2/IFCR/TCIF6:null
STM32WL5x_CM4/DMA2/IFCR/GIF6:null
STM32WL5x_CM4/DMA2/IFCR/TEIF5:null
STM32WL5x_CM4/DMA2/IFCR/HTIF5:null
STM32WL5x_CM4/DMA2/IFCR/TCIF5:null
STM32WL5x_CM4/DMA2/IFCR/GIF5:null
STM32WL5x_CM4/DMA2/IFCR/TEIF4:null
STM32WL5x_CM4/DMA2/IFCR/HTIF4:null
STM32WL5x_CM4/DMA2/IFCR/TCIF4:null
STM32WL5x_CM4/DMA2/IFCR/GIF4:null
STM32WL5x_CM4/DMA2/IFCR/TEIF3:null
STM32WL5x_CM4/DMA2/IFCR/HTIF3:null
STM32WL5x_CM4/DMA2/IFCR/TCIF3:null
STM32WL5x_CM4/DMA2/IFCR/GIF3:null
STM32WL5x_CM4/DMA2/IFCR/TEIF2:null
STM32WL5x_CM4/DMA2/IFCR/HTIF2:null
STM32WL5x_CM4/DMA2/IFCR/TCIF2:null
STM32WL5x_CM4/DMA2/IFCR/GIF2:null
STM32WL5x_CM4/DMA2/IFCR/TEIF1:null
STM32WL5x_CM4/DMA2/IFCR/HTIF1:null
STM32WL5x_CM4/DMA2/IFCR/TCIF1:null
STM32WL5x_CM4/DMA2/IFCR/GIF1:null
STM32WL5x_CM4/DMA2/CCR1:0x0
STM32WL5x_CM4/DMA2/CCR1/PRIV:0x0
STM32WL5x_CM4/DMA2/CCR1/DSEC:0x0
STM32WL5x_CM4/DMA2/CCR1/SSEC:0x0
STM32WL5x_CM4/DMA2/CCR1/SECM:0x0
STM32WL5x_CM4/DMA2/CCR1/MEM2MEM:0x0
STM32WL5x_CM4/DMA2/CCR1/PL:0x0
STM32WL5x_CM4/DMA2/CCR1/MSIZE:0x0
STM32WL5x_CM4/DMA2/CCR1/PSIZE:0x0
STM32WL5x_CM4/DMA2/CCR1/MINC:0x0
STM32WL5x_CM4/DMA2/CCR1/PINC:0x0
STM32WL5x_CM4/DMA2/CCR1/CIRC:0x0
STM32WL5x_CM4/DMA2/CCR1/DIR:0x0
STM32WL5x_CM4/DMA2/CCR1/TEIE:0x0
STM32WL5x_CM4/DMA2/CCR1/HTIE:0x0
STM32WL5x_CM4/DMA2/CCR1/TCIE:0x0
STM32WL5x_CM4/DMA2/CCR1/EN:0x0
STM32WL5x_CM4/DMA2/CNDTR1:0x0
STM32WL5x_CM4/DMA2/CNDTR1/NDT:0x0
STM32WL5x_CM4/DMA2/CPAR1:0x0
STM32WL5x_CM4/DMA2/CPAR1/PA:0x0
STM32WL5x_CM4/DMA2/CMAR1:0x0
STM32WL5x_CM4/DMA2/CMAR1/MA:0x0
STM32WL5x_CM4/DMA2/CCR2:0x0
STM32WL5x_CM4/DMA2/CCR2/PRIV:0x0
STM32WL5x_CM4/DMA2/CCR2/DSEC:0x0
STM32WL5x_CM4/DMA2/CCR2/SSEC:0x0
STM32WL5x_CM4/DMA2/CCR2/SECM:0x0
STM32WL5x_CM4/DMA2/CCR2/MEM2MEM:0x0
STM32WL5x_CM4/DMA2/CCR2/PL:0x0
STM32WL5x_CM4/DMA2/CCR2/MSIZE:0x0
STM32WL5x_CM4/DMA2/CCR2/PSIZE:0x0
STM32WL5x_CM4/DMA2/CCR2/MINC:0x0
STM32WL5x_CM4/DMA2/CCR2/PINC:0x0
STM32WL5x_CM4/DMA2/CCR2/CIRC:0x0
STM32WL5x_CM4/DMA2/CCR2/DIR:0x0
STM32WL5x_CM4/DMA2/CCR2/TEIE:0x0
STM32WL5x_CM4/DMA2/CCR2/HTIE:0x0
STM32WL5x_CM4/DMA2/CCR2/TCIE:0x0
STM32WL5x_CM4/DMA2/CCR2/EN:0x0
STM32WL5x_CM4/DMA2/CNDTR2:0x0
STM32WL5x_CM4/DMA2/CNDTR2/NDT:0x0
STM32WL5x_CM4/DMA2/CPAR2:0x0
STM32WL5x_CM4/DMA2/CPAR2/PA:0x0
STM32WL5x_CM4/DMA2/CMAR2:0x0
STM32WL5x_CM4/DMA2/CMAR2/MA:0x0
STM32WL5x_CM4/DMA2/CCR3:0x0
STM32WL5x_CM4/DMA2/CCR3/PRIV:0x0
STM32WL5x_CM4/DMA2/CCR3/DSEC:0x0
STM32WL5x_CM4/DMA2/CCR3/SSEC:0x0
STM32WL5x_CM4/DMA2/CCR3/SECM:0x0
STM32WL5x_CM4/DMA2/CCR3/MEM2MEM:0x0
STM32WL5x_CM4/DMA2/CCR3/PL:0x0
STM32WL5x_CM4/DMA2/CCR3/MSIZE:0x0
STM32WL5x_CM4/DMA2/CCR3/PSIZE:0x0
STM32WL5x_CM4/DMA2/CCR3/MINC:0x0
STM32WL5x_CM4/DMA2/CCR3/PINC:0x0
STM32WL5x_CM4/DMA2/CCR3/CIRC:0x0
STM32WL5x_CM4/DMA2/CCR3/DIR:0x0
STM32WL5x_CM4/DMA2/CCR3/TEIE:0x0
STM32WL5x_CM4/DMA2/CCR3/HTIE:0x0
STM32WL5x_CM4/DMA2/CCR3/TCIE:0x0
STM32WL5x_CM4/DMA2/CCR3/EN:0x0
STM32WL5x_CM4/DMA2/CNDTR3:0x0
STM32WL5x_CM4/DMA2/CNDTR3/NDT:0x0
STM32WL5x_CM4/DMA2/CPAR3:0x0
STM32WL5x_CM4/DMA2/CPAR3/PA:0x0
STM32WL5x_CM4/DMA2/CMAR3:0x0
STM32WL5x_CM4/DMA2/CMAR3/MA:0x0
STM32WL5x_CM4/DMA2/CCR4:0x0
STM32WL5x_CM4/DMA2/CCR4/PRIV:0x0
STM32WL5x_CM4/DMA2/CCR4/DSEC:0x0
STM32WL5x_CM4/DMA2/CCR4/SSEC:0x0
STM32WL5x_CM4/DMA2/CCR4/SECM:0x0
STM32WL5x_CM4/DMA2/CCR4/MEM2MEM:0x0
STM32WL5x_CM4/DMA2/CCR4/PL:0x0
STM32WL5x_CM4/DMA2/CCR4/MSIZE:0x0
STM32WL5x_CM4/DMA2/CCR4/PSIZE:0x0
STM32WL5x_CM4/DMA2/CCR4/MINC:0x0
STM32WL5x_CM4/DMA2/CCR4/PINC:0x0
STM32WL5x_CM4/DMA2/CCR4/CIRC:0x0
STM32WL5x_CM4/DMA2/CCR4/DIR:0x0
STM32WL5x_CM4/DMA2/CCR4/TEIE:0x0
STM32WL5x_CM4/DMA2/CCR4/HTIE:0x0
STM32WL5x_CM4/DMA2/CCR4/TCIE:0x0
STM32WL5x_CM4/DMA2/CCR4/EN:0x0
STM32WL5x_CM4/DMA2/CNDTR4:0x0
STM32WL5x_CM4/DMA2/CNDTR4/NDT:0x0
STM32WL5x_CM4/DMA2/CPAR4:0x0
STM32WL5x_CM4/DMA2/CPAR4/PA:0x0
STM32WL5x_CM4/DMA2/CMAR4:0x0
STM32WL5x_CM4/DMA2/CMAR4/MA:0x0
STM32WL5x_CM4/DMA2/CCR5:0x0
STM32WL5x_CM4/DMA2/CCR5/PRIV:0x0
STM32WL5x_CM4/DMA2/CCR5/DSEC:0x0
STM32WL5x_CM4/DMA2/CCR5/SSEC:0x0
STM32WL5x_CM4/DMA2/CCR5/SECM:0x0
STM32WL5x_CM4/DMA2/CCR5/MEM2MEM:0x0
STM32WL5x_CM4/DMA2/CCR5/PL:0x0
STM32WL5x_CM4/DMA2/CCR5/MSIZE:0x0
STM32WL5x_CM4/DMA2/CCR5/PSIZE:0x0
STM32WL5x_CM4/DMA2/CCR5/MINC:0x0
STM32WL5x_CM4/DMA2/CCR5/PINC:0x0
STM32WL5x_CM4/DMA2/CCR5/CIRC:0x0
STM32WL5x_CM4/DMA2/CCR5/DIR:0x0
STM32WL5x_CM4/DMA2/CCR5/TEIE:0x0
STM32WL5x_CM4/DMA2/CCR5/HTIE:0x0
STM32WL5x_CM4/DMA2/CCR5/TCIE:0x0
STM32WL5x_CM4/DMA2/CCR5/EN:0x0
STM32WL5x_CM4/DMA2/CNDTR5:0x0
STM32WL5x_CM4/DMA2/CNDTR5/NDT:0x0
STM32WL5x_CM4/DMA2/CPAR5:0x0
STM32WL5x_CM4/DMA2/CPAR5/PA:0x0
STM32WL5x_CM4/DMA2/CMAR5:0x0
STM32WL5x_CM4/DMA2/CMAR5/MA:0x0
STM32WL5x_CM4/DMA2/CCR6:0x0
STM32WL5x_CM4/DMA2/CCR6/PRIV:0x0
STM32WL5x_CM4/DMA2/CCR6/DSEC:0x0
STM32WL5x_CM4/DMA2/CCR6/SSEC:0x0
STM32WL5x_CM4/DMA2/CCR6/SECM:0x0
STM32WL5x_CM4/DMA2/CCR6/MEM2MEM:0x0
STM32WL5x_CM4/DMA2/CCR6/PL:0x0
STM32WL5x_CM4/DMA2/CCR6/MSIZE:0x0
STM32WL5x_CM4/DMA2/CCR6/PSIZE:0x0
STM32WL5x_CM4/DMA2/CCR6/MINC:0x0
STM32WL5x_CM4/DMA2/CCR6/PINC:0x0
STM32WL5x_CM4/DMA2/CCR6/CIRC:0x0
STM32WL5x_CM4/DMA2/CCR6/DIR:0x0
STM32WL5x_CM4/DMA2/CCR6/TEIE:0x0
STM32WL5x_CM4/DMA2/CCR6/HTIE:0x0
STM32WL5x_CM4/DMA2/CCR6/TCIE:0x0
STM32WL5x_CM4/DMA2/CCR6/EN:0x0
STM32WL5x_CM4/DMA2/CNDTR6:0x0
STM32WL5x_CM4/DMA2/CNDTR6/NDT:0x0
STM32WL5x_CM4/DMA2/CPAR6:0x0
STM32WL5x_CM4/DMA2/CPAR6/PA:0x0
STM32WL5x_CM4/DMA2/CMAR6:0x0
STM32WL5x_CM4/DMA2/CMAR6/MA:0x0
STM32WL5x_CM4/DMA2/CCR7:0x0
STM32WL5x_CM4/DMA2/CCR7/PRIV:0x0
STM32WL5x_CM4/DMA2/CCR7/DSEC:0x0
STM32WL5x_CM4/DMA2/CCR7/SSEC:0x0
STM32WL5x_CM4/DMA2/CCR7/SECM:0x0
STM32WL5x_CM4/DMA2/CCR7/MEM2MEM:0x0
STM32WL5x_CM4/DMA2/CCR7/PL:0x0
STM32WL5x_CM4/DMA2/CCR7/MSIZE:0x0
STM32WL5x_CM4/DMA2/CCR7/PSIZE:0x0
STM32WL5x_CM4/DMA2/CCR7/MINC:0x0
STM32WL5x_CM4/DMA2/CCR7/PINC:0x0
STM32WL5x_CM4/DMA2/CCR7/CIRC:0x0
STM32WL5x_CM4/DMA2/CCR7/DIR:0x0
STM32WL5x_CM4/DMA2/CCR7/TEIE:0x0
STM32WL5x_CM4/DMA2/CCR7/HTIE:0x0
STM32WL5x_CM4/DMA2/CCR7/TCIE:0x0
STM32WL5x_CM4/DMA2/CCR7/EN:0x0
STM32WL5x_CM4/DMA2/CNDTR7:0x0
STM32WL5x_CM4/DMA2/CNDTR7/NDT:0x0
STM32WL5x_CM4/DMA2/CPAR7:0x0
STM32WL5x_CM4/DMA2/CPAR7/PA:0x0
STM32WL5x_CM4/DMA2/CMAR7:0x0
STM32WL5x_CM4/DMA2/CMAR7/MA:0x0
STM32WL5x_CM4/DMAMUX/C0CR:0x0
STM32WL5x_CM4/DMAMUX/C0CR/SYNC_ID:0x0
STM32WL5x_CM4/DMAMUX/C0CR/NBREQ:0x0
STM32WL5x_CM4/DMAMUX/C0CR/SPOL:0x0
STM32WL5x_CM4/DMAMUX/C0CR/SE:0x0
STM32WL5x_CM4/DMAMUX/C0CR/EGE:0x0
STM32WL5x_CM4/DMAMUX/C0CR/SOIE:0x0
STM32WL5x_CM4/DMAMUX/C0CR/DMAREQ_ID:0x0
STM32WL5x_CM4/DMAMUX/C1CR:0x0
STM32WL5x_CM4/DMAMUX/C1CR/SYNC_ID:0x0
STM32WL5x_CM4/DMAMUX/C1CR/NBREQ:0x0
STM32WL5x_CM4/DMAMUX/C1CR/SPOL:0x0
STM32WL5x_CM4/DMAMUX/C1CR/SE:0x0
STM32WL5x_CM4/DMAMUX/C1CR/EGE:0x0
STM32WL5x_CM4/DMAMUX/C1CR/SOIE:0x0
STM32WL5x_CM4/DMAMUX/C1CR/DMAREQ_ID:0x0
STM32WL5x_CM4/DMAMUX/C2CR:0x0
STM32WL5x_CM4/DMAMUX/C2CR/SYNC_ID:0x0
STM32WL5x_CM4/DMAMUX/C2CR/NBREQ:0x0
STM32WL5x_CM4/DMAMUX/C2CR/SPOL:0x0
STM32WL5x_CM4/DMAMUX/C2CR/SE:0x0
STM32WL5x_CM4/DMAMUX/C2CR/EGE:0x0
STM32WL5x_CM4/DMAMUX/C2CR/SOIE:0x0
STM32WL5x_CM4/DMAMUX/C2CR/DMAREQ_ID:0x0
STM32WL5x_CM4/DMAMUX/C3CR:0x0
STM32WL5x_CM4/DMAMUX/C3CR/SYNC_ID:0x0
STM32WL5x_CM4/DMAMUX/C3CR/NBREQ:0x0
STM32WL5x_CM4/DMAMUX/C3CR/SPOL:0x0
STM32WL5x_CM4/DMAMUX/C3CR/SE:0x0
STM32WL5x_CM4/DMAMUX/C3CR/EGE:0x0
STM32WL5x_CM4/DMAMUX/C3CR/SOIE:0x0
STM32WL5x_CM4/DMAMUX/C3CR/DMAREQ_ID:0x0
STM32WL5x_CM4/DMAMUX/C4CR:0x0
STM32WL5x_CM4/DMAMUX/C4CR/SYNC_ID:0x0
STM32WL5x_CM4/DMAMUX/C4CR/NBREQ:0x0
STM32WL5x_CM4/DMAMUX/C4CR/SPOL:0x0
STM32WL5x_CM4/DMAMUX/C4CR/SE:0x0
STM32WL5x_CM4/DMAMUX/C4CR/EGE:0x0
STM32WL5x_CM4/DMAMUX/C4CR/SOIE:0x0
STM32WL5x_CM4/DMAMUX/C4CR/DMAREQ_ID:0x0
STM32WL5x_CM4/DMAMUX/C5CR:0x0
STM32WL5x_CM4/DMAMUX/C5CR/SYNC_ID:0x0
STM32WL5x_CM4/DMAMUX/C5CR/NBREQ:0x0
STM32WL5x_CM4/DMAMUX/C5CR/SPOL:0x0
STM32WL5x_CM4/DMAMUX/C5CR/SE:0x0
STM32WL5x_CM4/DMAMUX/C5CR/EGE:0x0
STM32WL5x_CM4/DMAMUX/C5CR/SOIE:0x0
STM32WL5x_CM4/DMAMUX/C5CR/DMAREQ_ID:0x0
STM32WL5x_CM4/DMAMUX/C6CR:0x0
STM32WL5x_CM4/DMAMUX/C6CR/SYNC_ID:0x0
STM32WL5x_CM4/DMAMUX/C6CR/NBREQ:0x0
STM32WL5x_CM4/DMAMUX/C6CR/SPOL:0x0
STM32WL5x_CM4/DMAMUX/C6CR/SE:0x0
STM32WL5x_CM4/DMAMUX/C6CR/EGE:0x0
STM32WL5x_CM4/DMAMUX/C6CR/SOIE:0x0
STM32WL5x_CM4/DMAMUX/C6CR/DMAREQ_ID:0x0
STM32WL5x_CM4/DMAMUX/C7CR:0x0
STM32WL5x_CM4/DMAMUX/C7CR/SYNC_ID:0x0
STM32WL5x_CM4/DMAMUX/C7CR/NBREQ:0x0
STM32WL5x_CM4/DMAMUX/C7CR/SPOL:0x0
STM32WL5x_CM4/DMAMUX/C7CR/SE:0x0
STM32WL5x_CM4/DMAMUX/C7CR/EGE:0x0
STM32WL5x_CM4/DMAMUX/C7CR/SOIE:0x0
STM32WL5x_CM4/DMAMUX/C7CR/DMAREQ_ID:0x0
STM32WL5x_CM4/DMAMUX/C8CR:0x0
STM32WL5x_CM4/DMAMUX/C8CR/SYNC_ID:0x0
STM32WL5x_CM4/DMAMUX/C8CR/NBREQ:0x0
STM32WL5x_CM4/DMAMUX/C8CR/SPOL:0x0
STM32WL5x_CM4/DMAMUX/C8CR/SE:0x0
STM32WL5x_CM4/DMAMUX/C8CR/EGE:0x0
STM32WL5x_CM4/DMAMUX/C8CR/SOIE:0x0
STM32WL5x_CM4/DMAMUX/C8CR/DMAREQ_ID:0x0
STM32WL5x_CM4/DMAMUX/C9CR:0x0
STM32WL5x_CM4/DMAMUX/C9CR/SYNC_ID:0x0
STM32WL5x_CM4/DMAMUX/C9CR/NBREQ:0x0
STM32WL5x_CM4/DMAMUX/C9CR/SPOL:0x0
STM32WL5x_CM4/DMAMUX/C9CR/SE:0x0
STM32WL5x_CM4/DMAMUX/C9CR/EGE:0x0
STM32WL5x_CM4/DMAMUX/C9CR/SOIE:0x0
STM32WL5x_CM4/DMAMUX/C9CR/DMAREQ_ID:0x0
STM32WL5x_CM4/DMAMUX/C10CR:0x0
STM32WL5x_CM4/DMAMUX/C10CR/SYNC_ID:0x0
STM32WL5x_CM4/DMAMUX/C10CR/NBREQ:0x0
STM32WL5x_CM4/DMAMUX/C10CR/SPOL:0x0
STM32WL5x_CM4/DMAMUX/C10CR/SE:0x0
STM32WL5x_CM4/DMAMUX/C10CR/EGE:0x0
STM32WL5x_CM4/DMAMUX/C10CR/SOIE:0x0
STM32WL5x_CM4/DMAMUX/C10CR/DMAREQ_ID:0x0
STM32WL5x_CM4/DMAMUX/C11CR:0x0
STM32WL5x_CM4/DMAMUX/C11CR/SYNC_ID:0x0
STM32WL5x_CM4/DMAMUX/C11CR/NBREQ:0x0
STM32WL5x_CM4/DMAMUX/C11CR/SPOL:0x0
STM32WL5x_CM4/DMAMUX/C11CR/SE:0x0
STM32WL5x_CM4/DMAMUX/C11CR/EGE:0x0
STM32WL5x_CM4/DMAMUX/C11CR/SOIE:0x0
STM32WL5x_CM4/DMAMUX/C11CR/DMAREQ_ID:0x0
STM32WL5x_CM4/DMAMUX/C12CR:0x0
STM32WL5x_CM4/DMAMUX/C12CR/SYNC_ID:0x0
STM32WL5x_CM4/DMAMUX/C12CR/NBREQ:0x0
STM32WL5x_CM4/DMAMUX/C12CR/SPOL:0x0
STM32WL5x_CM4/DMAMUX/C12CR/SE:0x0
STM32WL5x_CM4/DMAMUX/C12CR/EGE:0x0
STM32WL5x_CM4/DMAMUX/C12CR/SOIE:0x0
STM32WL5x_CM4/DMAMUX/C12CR/DMAREQ_ID:0x0
STM32WL5x_CM4/DMAMUX/C13CR:0x0
STM32WL5x_CM4/DMAMUX/C13CR/SYNC_ID:0x0
STM32WL5x_CM4/DMAMUX/C13CR/NBREQ:0x0
STM32WL5x_CM4/DMAMUX/C13CR/SPOL:0x0
STM32WL5x_CM4/DMAMUX/C13CR/SE:0x0
STM32WL5x_CM4/DMAMUX/C13CR/EGE:0x0
STM32WL5x_CM4/DMAMUX/C13CR/SOIE:0x0
STM32WL5x_CM4/DMAMUX/C13CR/DMAREQ_ID:0x0
STM32WL5x_CM4/DMAMUX/CSR:0x0
STM32WL5x_CM4/DMAMUX/CSR/SOF13:0x0
STM32WL5x_CM4/DMAMUX/CSR/SOF12:0x0
STM32WL5x_CM4/DMAMUX/CSR/SOF11:0x0
STM32WL5x_CM4/DMAMUX/CSR/SOF10:0x0
STM32WL5x_CM4/DMAMUX/CSR/SOF9:0x0
STM32WL5x_CM4/DMAMUX/CSR/SOF8:0x0
STM32WL5x_CM4/DMAMUX/CSR/SOF7:0x0
STM32WL5x_CM4/DMAMUX/CSR/SOF6:0x0
STM32WL5x_CM4/DMAMUX/CSR/SOF5:0x0
STM32WL5x_CM4/DMAMUX/CSR/SOF4:0x0
STM32WL5x_CM4/DMAMUX/CSR/SOF3:0x0
STM32WL5x_CM4/DMAMUX/CSR/SOF2:0x0
STM32WL5x_CM4/DMAMUX/CSR/SOF1:0x0
STM32WL5x_CM4/DMAMUX/CSR/SOF0:0x0
STM32WL5x_CM4/DMAMUX/CCFR:null
STM32WL5x_CM4/DMAMUX/CCFR/CSOF13:null
STM32WL5x_CM4/DMAMUX/CCFR/CSOF12:null
STM32WL5x_CM4/DMAMUX/CCFR/CSOF11:null
STM32WL5x_CM4/DMAMUX/CCFR/CSOF10:null
STM32WL5x_CM4/DMAMUX/CCFR/CSOF9:null
STM32WL5x_CM4/DMAMUX/CCFR/CSOF8:null
STM32WL5x_CM4/DMAMUX/CCFR/CSOF7:null
STM32WL5x_CM4/DMAMUX/CCFR/CSOF6:null
STM32WL5x_CM4/DMAMUX/CCFR/CSOF5:null
STM32WL5x_CM4/DMAMUX/CCFR/CSOF4:null
STM32WL5x_CM4/DMAMUX/CCFR/CSOF3:null
STM32WL5x_CM4/DMAMUX/CCFR/CSOF2:null
STM32WL5x_CM4/DMAMUX/CCFR/CSOF1:null
STM32WL5x_CM4/DMAMUX/CCFR/CSOF0:null
STM32WL5x_CM4/DMAMUX/RG0CR:0x0
STM32WL5x_CM4/DMAMUX/RG0CR/GNBREQ:0x0
STM32WL5x_CM4/DMAMUX/RG0CR/GPOL:0x0
STM32WL5x_CM4/DMAMUX/RG0CR/GE:0x0
STM32WL5x_CM4/DMAMUX/RG0CR/OIE:0x0
STM32WL5x_CM4/DMAMUX/RG0CR/SIG_ID:0x0
STM32WL5x_CM4/DMAMUX/RG1CR:0x0
STM32WL5x_CM4/DMAMUX/RG1CR/GNBREQ:0x0
STM32WL5x_CM4/DMAMUX/RG1CR/GPOL:0x0
STM32WL5x_CM4/DMAMUX/RG1CR/GE:0x0
STM32WL5x_CM4/DMAMUX/RG1CR/OIE:0x0
STM32WL5x_CM4/DMAMUX/RG1CR/SIG_ID:0x0
STM32WL5x_CM4/DMAMUX/RG2CR:0x0
STM32WL5x_CM4/DMAMUX/RG2CR/GNBREQ:0x0
STM32WL5x_CM4/DMAMUX/RG2CR/GPOL:0x0
STM32WL5x_CM4/DMAMUX/RG2CR/GE:0x0
STM32WL5x_CM4/DMAMUX/RG2CR/OIE:0x0
STM32WL5x_CM4/DMAMUX/RG2CR/SIG_ID:0x0
STM32WL5x_CM4/DMAMUX/RG3CR:0x0
STM32WL5x_CM4/DMAMUX/RG3CR/GNBREQ:0x0
STM32WL5x_CM4/DMAMUX/RG3CR/GPOL:0x0
STM32WL5x_CM4/DMAMUX/RG3CR/GE:0x0
STM32WL5x_CM4/DMAMUX/RG3CR/OIE:0x0
STM32WL5x_CM4/DMAMUX/RG3CR/SIG_ID:0x0
STM32WL5x_CM4/DMAMUX/RGSR:0x0
STM32WL5x_CM4/DMAMUX/RGSR/OF3:0x0
STM32WL5x_CM4/DMAMUX/RGSR/OF2:0x0
STM32WL5x_CM4/DMAMUX/RGSR/OF1:0x0
STM32WL5x_CM4/DMAMUX/RGSR/OF0:0x0
STM32WL5x_CM4/DMAMUX/RGCFR:null
STM32WL5x_CM4/DMAMUX/RGCFR/COF3:null
STM32WL5x_CM4/DMAMUX/RGCFR/COF2:null
STM32WL5x_CM4/DMAMUX/RGCFR/COF1:null
STM32WL5x_CM4/DMAMUX/RGCFR/COF0:null
STM32WL5x_CM4/EXTI/RTSR1:0x0
STM32WL5x_CM4/EXTI/RTSR1/RT:0x0
STM32WL5x_CM4/EXTI/RTSR1/RT21:0x0
STM32WL5x_CM4/EXTI/FTSR1:0x0
STM32WL5x_CM4/EXTI/FTSR1/FT:0x0
STM32WL5x_CM4/EXTI/FTSR1/FT21:0x0
STM32WL5x_CM4/EXTI/SWIER1:0x0
STM32WL5x_CM4/EXTI/SWIER1/SWI:0x0
STM32WL5x_CM4/EXTI/SWIER1/SWI21:0x0
STM32WL5x_CM4/EXTI/PR1:0x0
STM32WL5x_CM4/EXTI/PR1/PIF:0x0
STM32WL5x_CM4/EXTI/PR1/PIF21:0x0
STM32WL5x_CM4/EXTI/RTSR2:0x0
STM32WL5x_CM4/EXTI/RTSR2/RT34:0x0
STM32WL5x_CM4/EXTI/RTSR2/RT40:0x0
STM32WL5x_CM4/EXTI/RTSR2/RT41:0x0
STM32WL5x_CM4/EXTI/RTSR2/RT45:0x0
STM32WL5x_CM4/EXTI/FTSR2:0x0
STM32WL5x_CM4/EXTI/FTSR2/FT34:0x0
STM32WL5x_CM4/EXTI/FTSR2/FT40:0x0
STM32WL5x_CM4/EXTI/FTSR2/FT41:0x0
STM32WL5x_CM4/EXTI/FTSR2/FT45:0x0
STM32WL5x_CM4/EXTI/SWIER2:0x0
STM32WL5x_CM4/EXTI/SWIER2/SWI34:0x0
STM32WL5x_CM4/EXTI/SWIER2/SWI40:0x0
STM32WL5x_CM4/EXTI/SWIER2/SWI41:0x0
STM32WL5x_CM4/EXTI/SWIER2/SWI45:0x0
STM32WL5x_CM4/EXTI/PR2:0x0
STM32WL5x_CM4/EXTI/PR2/PIF34:0x0
STM32WL5x_CM4/EXTI/PR2/PIF40:0x0
STM32WL5x_CM4/EXTI/PR2/PIF41:0x0
STM32WL5x_CM4/EXTI/PR2/PIF45:0x0
STM32WL5x_CM4/EXTI/C1IMR1:0x0
STM32WL5x_CM4/EXTI/C1IMR1/IM:0x0
STM32WL5x_CM4/EXTI/C1EMR1:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM0:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM1:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM2:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM3:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM4:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM5:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM6:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM7:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM8:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM9:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM10:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM11:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM12:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM13:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM14:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM15:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM17:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM18:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM19:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM20:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM21:0x0
STM32WL5x_CM4/EXTI/C1EMR1/EM22:0x0
STM32WL5x_CM4/EXTI/C1IMR2:0x0
STM32WL5x_CM4/EXTI/C1IMR2/IM34:0x0
STM32WL5x_CM4/EXTI/C1IMR2/IM36:0x0
STM32WL5x_CM4/EXTI/C1IMR2/IM37:0x0
STM32WL5x_CM4/EXTI/C1IMR2/IM38:0x0
STM32WL5x_CM4/EXTI/C1IMR2/IM39:0x0
STM32WL5x_CM4/EXTI/C1IMR2/IM40:0x0
STM32WL5x_CM4/EXTI/C1IMR2/IM41:0x0
STM32WL5x_CM4/EXTI/C1IMR2/IM42:0x0
STM32WL5x_CM4/EXTI/C1IMR2/IM43:0x0
STM32WL5x_CM4/EXTI/C1IMR2/IM44:0x0
STM32WL5x_CM4/EXTI/C1IMR2/IM45:0x0
STM32WL5x_CM4/EXTI/C1IMR2/IM46:0x0
STM32WL5x_CM4/EXTI/C1EMR2:0x0
STM32WL5x_CM4/EXTI/C1EMR2/EM40:0x0
STM32WL5x_CM4/EXTI/C1EMR2/EM41:0x0
STM32WL5x_CM4/EXTI/C2IMR1:0x0
STM32WL5x_CM4/EXTI/C2IMR1/IM:0x0
STM32WL5x_CM4/EXTI/C2EMR1:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM0:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM1:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM2:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM3:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM4:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM5:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM6:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM7:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM8:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM9:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM10:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM11:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM12:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM13:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM14:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM15:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM17:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM18:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM19:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM20:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM21:0x0
STM32WL5x_CM4/EXTI/C2EMR1/EM22:0x0
STM32WL5x_CM4/EXTI/C2IMR2:0x0
STM32WL5x_CM4/EXTI/C2IMR2/IM34:0x0
STM32WL5x_CM4/EXTI/C2IMR2/IM36:0x0
STM32WL5x_CM4/EXTI/C2IMR2/IM37:0x0
STM32WL5x_CM4/EXTI/C2IMR2/IM38:0x0
STM32WL5x_CM4/EXTI/C2IMR2/IM39:0x0
STM32WL5x_CM4/EXTI/C2IMR2/IM40:0x0
STM32WL5x_CM4/EXTI/C2IMR2/IM41:0x0
STM32WL5x_CM4/EXTI/C2IMR2/IM42:0x0
STM32WL5x_CM4/EXTI/C2IMR2/IM43:0x0
STM32WL5x_CM4/EXTI/C2IMR2/IM44:0x0
STM32WL5x_CM4/EXTI/C2IMR2/IM45:0x0
STM32WL5x_CM4/EXTI/C2IMR2/IM46:0x0
STM32WL5x_CM4/EXTI/C2EMR2:0x0
STM32WL5x_CM4/EXTI/C2EMR2/EM40:0x0
STM32WL5x_CM4/EXTI/C2EMR2/EM41:0x0
STM32WL5x_CM4/FLASH/ACR:0x600
STM32WL5x_CM4/FLASH/ACR/LATENCY:0x0
STM32WL5x_CM4/FLASH/ACR/PRFTEN:0x0
STM32WL5x_CM4/FLASH/ACR/ICEN:0x1
STM32WL5x_CM4/FLASH/ACR/DCEN:0x1
STM32WL5x_CM4/FLASH/ACR/ICRST:0x0
STM32WL5x_CM4/FLASH/ACR/DCRST:0x0
STM32WL5x_CM4/FLASH/ACR/PES:0x0
STM32WL5x_CM4/FLASH/ACR/EMPTY:0x0
STM32WL5x_CM4/FLASH/ACR2:0x4
STM32WL5x_CM4/FLASH/ACR2/PRIVMODE:0x0
STM32WL5x_CM4/FLASH/ACR2/HDPADIS:0x0
STM32WL5x_CM4/FLASH/ACR2/C2SWDBGEN:0x1
STM32WL5x_CM4/FLASH/KEYR:null
STM32WL5x_CM4/FLASH/KEYR/KEY:null
STM32WL5x_CM4/FLASH/OPTKEYR:null
STM32WL5x_CM4/FLASH/OPTKEYR/OPTKEY:null
STM32WL5x_CM4/FLASH/SR:0x0
STM32WL5x_CM4/FLASH/SR/EOP:0x0
STM32WL5x_CM4/FLASH/SR/OPERR:0x0
STM32WL5x_CM4/FLASH/SR/PROGERR:0x0
STM32WL5x_CM4/FLASH/SR/WRPERR:0x0
STM32WL5x_CM4/FLASH/SR/PGAERR:0x0
STM32WL5x_CM4/FLASH/SR/SIZERR:0x0
STM32WL5x_CM4/FLASH/SR/PGSERR:0x0
STM32WL5x_CM4/FLASH/SR/MISERR:0x0
STM32WL5x_CM4/FLASH/SR/FASTERR:0x0
STM32WL5x_CM4/FLASH/SR/OPTVN:0x0
STM32WL5x_CM4/FLASH/SR/RDERR:0x0
STM32WL5x_CM4/FLASH/SR/OPTVERR:0x0
STM32WL5x_CM4/FLASH/SR/BSY:0x0
STM32WL5x_CM4/FLASH/SR/CFGBSY:0x0
STM32WL5x_CM4/FLASH/SR/PESD:0x0
STM32WL5x_CM4/FLASH/CR:0xc0000000
STM32WL5x_CM4/FLASH/CR/PG:0x0
STM32WL5x_CM4/FLASH/CR/PER:0x0
STM32WL5x_CM4/FLASH/CR/MER:0x0
STM32WL5x_CM4/FLASH/CR/PNB:0x0
STM32WL5x_CM4/FLASH/CR/STRT:0x0
STM32WL5x_CM4/FLASH/CR/OPTSTRT:0x0
STM32WL5x_CM4/FLASH/CR/FSTPG:0x0
STM32WL5x_CM4/FLASH/CR/EOPIE:0x0
STM32WL5x_CM4/FLASH/CR/ERRIE:0x0
STM32WL5x_CM4/FLASH/CR/RDERRIE:0x0
STM32WL5x_CM4/FLASH/CR/OBL_LAUNCH:0x0
STM32WL5x_CM4/FLASH/CR/OPTLOCK:0x1
STM32WL5x_CM4/FLASH/CR/LOCK:0x1
STM32WL5x_CM4/FLASH/ECCR:0x0
STM32WL5x_CM4/FLASH/ECCR/ADDR_ECC:0x0
STM32WL5x_CM4/FLASH/ECCR/SYSF_ECC:0x0
STM32WL5x_CM4/FLASH/ECCR/ECCCIE:0x0
STM32WL5x_CM4/FLASH/ECCR/CPUID:0x0
STM32WL5x_CM4/FLASH/ECCR/ECCC:0x0
STM32WL5x_CM4/FLASH/ECCR/ECCD:0x0
STM32WL5x_CM4/FLASH/OPTR:0x3ffff0aa
STM32WL5x_CM4/FLASH/OPTR/RDP:0xaa
STM32WL5x_CM4/FLASH/OPTR/ESE:0x0
STM32WL5x_CM4/FLASH/OPTR/BOR_LEV:0x0
STM32WL5x_CM4/FLASH/OPTR/nRST_STOP:0x1
STM32WL5x_CM4/FLASH/OPTR/nRST_STDBY:0x1
STM32WL5x_CM4/FLASH/OPTR/nRST_SHDW:0x1
STM32WL5x_CM4/FLASH/OPTR/IWDG_SW:0x1
STM32WL5x_CM4/FLASH/OPTR/IWDG_STOP:0x1
STM32WL5x_CM4/FLASH/OPTR/IWDG_STDBY:0x1
STM32WL5x_CM4/FLASH/OPTR/WWDG_SW:0x1
STM32WL5x_CM4/FLASH/OPTR/nBOOT1:0x1
STM32WL5x_CM4/FLASH/OPTR/SRAM2_PE:0x1
STM32WL5x_CM4/FLASH/OPTR/SRAM2_RST:0x1
STM32WL5x_CM4/FLASH/OPTR/nSWBOOT0:0x1
STM32WL5x_CM4/FLASH/OPTR/nBOOT0:0x1
STM32WL5x_CM4/FLASH/OPTR/BOOT_LOCK:0x0
STM32WL5x_CM4/FLASH/OPTR/C2BOOT_LOCK:0x0
STM32WL5x_CM4/FLASH/PCROP1ASR:0xff
STM32WL5x_CM4/FLASH/PCROP1ASR/PCROP1A_STRT:0xff
STM32WL5x_CM4/FLASH/PCROP1AER:0x80000000
STM32WL5x_CM4/FLASH/PCROP1AER/PCROP1A_END:0x0
STM32WL5x_CM4/FLASH/PCROP1AER/PCROP_RDP:0x1
STM32WL5x_CM4/FLASH/WRP1AR:0x7f
STM32WL5x_CM4/FLASH/WRP1AR/WRP1A_STRT:0x7f
STM32WL5x_CM4/FLASH/WRP1AR/WRP1A_END:0x0
STM32WL5x_CM4/FLASH/WRP1BR:0x7f
STM32WL5x_CM4/FLASH/WRP1BR/WRP1B_STRT:0x7f
STM32WL5x_CM4/FLASH/WRP1BR/WRP1B_END:0x0
STM32WL5x_CM4/FLASH/PCROP1BSR:0xff
STM32WL5x_CM4/FLASH/PCROP1BSR/PCROP1B_STRT:0xff
STM32WL5x_CM4/FLASH/PCROP1BER:0x0
STM32WL5x_CM4/FLASH/PCROP1BER/PCROP1B_END:0x0
STM32WL5x_CM4/FLASH/IPCCBR:0xffffffff
STM32WL5x_CM4/FLASH/IPCCBR/IPCCDBA:0x3fff
STM32WL5x_CM4/FLASH/C2ACR:0x600
STM32WL5x_CM4/FLASH/C2ACR/PRFTEN:0x0
STM32WL5x_CM4/FLASH/C2ACR/ICEN:0x1
STM32WL5x_CM4/FLASH/C2ACR/ICRST:0x0
STM32WL5x_CM4/FLASH/C2ACR/PES:0x0
STM32WL5x_CM4/FLASH/C2SR:0x0
STM32WL5x_CM4/FLASH/C2SR/EOP:0x0
STM32WL5x_CM4/FLASH/C2SR/OPERR:0x0
STM32WL5x_CM4/FLASH/C2SR/PROGERR:0x0
STM32WL5x_CM4/FLASH/C2SR/WRPERR:0x0
STM32WL5x_CM4/FLASH/C2SR/PGAERR:0x0
STM32WL5x_CM4/FLASH/C2SR/SIZERR:0x0
STM32WL5x_CM4/FLASH/C2SR/PGSERR:0x0
STM32WL5x_CM4/FLASH/C2SR/MISERR:0x0
STM32WL5x_CM4/FLASH/C2SR/FASTERR:0x0
STM32WL5x_CM4/FLASH/C2SR/RDERR:0x0
STM32WL5x_CM4/FLASH/C2SR/BSY:0x0
STM32WL5x_CM4/FLASH/C2SR/CFGBSY:0x0
STM32WL5x_CM4/FLASH/C2SR/PESD:0x0
STM32WL5x_CM4/FLASH/C2CR:0x0
STM32WL5x_CM4/FLASH/C2CR/PG:0x0
STM32WL5x_CM4/FLASH/C2CR/PER:0x0
STM32WL5x_CM4/FLASH/C2CR/MER:0x0
STM32WL5x_CM4/FLASH/C2CR/PNB:0x0
STM32WL5x_CM4/FLASH/C2CR/STRT:0x0
STM32WL5x_CM4/FLASH/C2CR/FSTPG:0x0
STM32WL5x_CM4/FLASH/C2CR/EOPIE:0x0
STM32WL5x_CM4/FLASH/C2CR/ERRIE:0x0
STM32WL5x_CM4/FLASH/C2CR/RDERRIE:0x0
STM32WL5x_CM4/FLASH/SFR:0x80ff00ff
STM32WL5x_CM4/FLASH/SFR/SFSA:0x7f
STM32WL5x_CM4/FLASH/SFR/FSD:0x1
STM32WL5x_CM4/FLASH/SFR/DDS:0x0
STM32WL5x_CM4/FLASH/SFR/HDPSA:0x7f
STM32WL5x_CM4/FLASH/SFR/HDPAD:0x1
STM32WL5x_CM4/FLASH/SFR/SUBGHSPISD:0x1
STM32WL5x_CM4/FLASH/SRRVR:0xfeff8000
STM32WL5x_CM4/FLASH/SRRVR/SBRV:0x8000
STM32WL5x_CM4/FLASH/SRRVR/SBRSA:0x1f
STM32WL5x_CM4/FLASH/SRRVR/BRSD:0x1
STM32WL5x_CM4/FLASH/SRRVR/SNBRSA:0x1f
STM32WL5x_CM4/FLASH/SRRVR/NBRSD:0x1
STM32WL5x_CM4/FLASH/SRRVR/C2OPT:0x1
STM32WL5x_CM4/GPIOA/MODER:0xabfe7ffb
STM32WL5x_CM4/GPIOA/MODER/MODER15:0x2
STM32WL5x_CM4/GPIOA/MODER/MODER14:0x2
STM32WL5x_CM4/GPIOA/MODER/MODER13:0x2
STM32WL5x_CM4/GPIOA/MODER/MODER12:0x3
STM32WL5x_CM4/GPIOA/MODER/MODER11:0x3
STM32WL5x_CM4/GPIOA/MODER/MODER10:0x3
STM32WL5x_CM4/GPIOA/MODER/MODER9:0x3
STM32WL5x_CM4/GPIOA/MODER/MODER8:0x2
STM32WL5x_CM4/GPIOA/MODER/MODER7:0x1
STM32WL5x_CM4/GPIOA/MODER/MODER6:0x3
STM32WL5x_CM4/GPIOA/MODER/MODER5:0x3
STM32WL5x_CM4/GPIOA/MODER/MODER4:0x3
STM32WL5x_CM4/GPIOA/MODER/MODER3:0x3
STM32WL5x_CM4/GPIOA/MODER/MODER2:0x3
STM32WL5x_CM4/GPIOA/MODER/MODER1:0x2
STM32WL5x_CM4/GPIOA/MODER/MODER0:0x3
STM32WL5x_CM4/GPIOA/OTYPER:0x0
STM32WL5x_CM4/GPIOA/OTYPER/OT15:0x0
STM32WL5x_CM4/GPIOA/OTYPER/OT14:0x0
STM32WL5x_CM4/GPIOA/OTYPER/OT13:0x0
STM32WL5x_CM4/GPIOA/OTYPER/OT12:0x0
STM32WL5x_CM4/GPIOA/OTYPER/OT11:0x0
STM32WL5x_CM4/GPIOA/OTYPER/OT10:0x0
STM32WL5x_CM4/GPIOA/OTYPER/OT9:0x0
STM32WL5x_CM4/GPIOA/OTYPER/OT8:0x0
STM32WL5x_CM4/GPIOA/OTYPER/OT7:0x0
STM32WL5x_CM4/GPIOA/OTYPER/OT6:0x0
STM32WL5x_CM4/GPIOA/OTYPER/OT5:0x0
STM32WL5x_CM4/GPIOA/OTYPER/OT4:0x0
STM32WL5x_CM4/GPIOA/OTYPER/OT3:0x0
STM32WL5x_CM4/GPIOA/OTYPER/OT2:0x0
STM32WL5x_CM4/GPIOA/OTYPER/OT1:0x0
STM32WL5x_CM4/GPIOA/OTYPER/OT0:0x0
STM32WL5x_CM4/GPIOA/OSPEEDR:0xc000000
STM32WL5x_CM4/GPIOA/OSPEEDR/OSPEEDR15:0x0
STM32WL5x_CM4/GPIOA/OSPEEDR/OSPEEDR14:0x0
STM32WL5x_CM4/GPIOA/OSPEEDR/OSPEEDR13:0x3
STM32WL5x_CM4/GPIOA/OSPEEDR/OSPEEDR12:0x0
STM32WL5x_CM4/GPIOA/OSPEEDR/OSPEEDR11:0x0
STM32WL5x_CM4/GPIOA/OSPEEDR/OSPEEDR10:0x0
STM32WL5x_CM4/GPIOA/OSPEEDR/OSPEEDR9:0x0
STM32WL5x_CM4/GPIOA/OSPEEDR/OSPEEDR8:0x0
STM32WL5x_CM4/GPIOA/OSPEEDR/OSPEEDR7:0x0
STM32WL5x_CM4/GPIOA/OSPEEDR/OSPEEDR6:0x0
STM32WL5x_CM4/GPIOA/OSPEEDR/OSPEEDR5:0x0
STM32WL5x_CM4/GPIOA/OSPEEDR/OSPEEDR4:0x0
STM32WL5x_CM4/GPIOA/OSPEEDR/OSPEEDR3:0x0
STM32WL5x_CM4/GPIOA/OSPEEDR/OSPEEDR2:0x0
STM32WL5x_CM4/GPIOA/OSPEEDR/OSPEEDR1:0x0
STM32WL5x_CM4/GPIOA/OSPEEDR/OSPEEDR0:0x0
STM32WL5x_CM4/GPIOA/PUPDR:0x64000000
STM32WL5x_CM4/GPIOA/PUPDR/PUPDR15:0x1
STM32WL5x_CM4/GPIOA/PUPDR/PUPDR14:0x2
STM32WL5x_CM4/GPIOA/PUPDR/PUPDR13:0x1
STM32WL5x_CM4/GPIOA/PUPDR/PUPDR12:0x0
STM32WL5x_CM4/GPIOA/PUPDR/PUPDR11:0x0
STM32WL5x_CM4/GPIOA/PUPDR/PUPDR10:0x0
STM32WL5x_CM4/GPIOA/PUPDR/PUPDR9:0x0
STM32WL5x_CM4/GPIOA/PUPDR/PUPDR8:0x0
STM32WL5x_CM4/GPIOA/PUPDR/PUPDR7:0x0
STM32WL5x_CM4/GPIOA/PUPDR/PUPDR6:0x0
STM32WL5x_CM4/GPIOA/PUPDR/PUPDR5:0x0
STM32WL5x_CM4/GPIOA/PUPDR/PUPDR4:0x0
STM32WL5x_CM4/GPIOA/PUPDR/PUPDR3:0x0
STM32WL5x_CM4/GPIOA/PUPDR/PUPDR2:0x0
STM32WL5x_CM4/GPIOA/PUPDR/PUPDR1:0x0
STM32WL5x_CM4/GPIOA/PUPDR/PUPDR0:0x0
STM32WL5x_CM4/GPIOA/IDR:0xc000
STM32WL5x_CM4/GPIOA/IDR/IDR15:0x1
STM32WL5x_CM4/GPIOA/IDR/IDR14:0x1
STM32WL5x_CM4/GPIOA/IDR/IDR13:0x0
STM32WL5x_CM4/GPIOA/IDR/IDR12:0x0
STM32WL5x_CM4/GPIOA/IDR/IDR11:0x0
STM32WL5x_CM4/GPIOA/IDR/IDR10:0x0
STM32WL5x_CM4/GPIOA/IDR/IDR9:0x0
STM32WL5x_CM4/GPIOA/IDR/IDR8:0x0
STM32WL5x_CM4/GPIOA/IDR/IDR7:0x0
STM32WL5x_CM4/GPIOA/IDR/IDR6:0x0
STM32WL5x_CM4/GPIOA/IDR/IDR5:0x0
STM32WL5x_CM4/GPIOA/IDR/IDR4:0x0
STM32WL5x_CM4/GPIOA/IDR/IDR3:0x0
STM32WL5x_CM4/GPIOA/IDR/IDR2:0x0
STM32WL5x_CM4/GPIOA/IDR/IDR1:0x0
STM32WL5x_CM4/GPIOA/IDR/IDR0:0x0
STM32WL5x_CM4/GPIOA/ODR:0x0
STM32WL5x_CM4/GPIOA/ODR/ODR15:0x0
STM32WL5x_CM4/GPIOA/ODR/ODR14:0x0
STM32WL5x_CM4/GPIOA/ODR/ODR13:0x0
STM32WL5x_CM4/GPIOA/ODR/ODR12:0x0
STM32WL5x_CM4/GPIOA/ODR/ODR11:0x0
STM32WL5x_CM4/GPIOA/ODR/ODR10:0x0
STM32WL5x_CM4/GPIOA/ODR/ODR9:0x0
STM32WL5x_CM4/GPIOA/ODR/ODR8:0x0
STM32WL5x_CM4/GPIOA/ODR/ODR7:0x0
STM32WL5x_CM4/GPIOA/ODR/ODR6:0x0
STM32WL5x_CM4/GPIOA/ODR/ODR5:0x0
STM32WL5x_CM4/GPIOA/ODR/ODR4:0x0
STM32WL5x_CM4/GPIOA/ODR/ODR3:0x0
STM32WL5x_CM4/GPIOA/ODR/ODR2:0x0
STM32WL5x_CM4/GPIOA/ODR/ODR1:0x0
STM32WL5x_CM4/GPIOA/ODR/ODR0:0x0
STM32WL5x_CM4/GPIOA/BSRR:null
STM32WL5x_CM4/GPIOA/BSRR/BR15:null
STM32WL5x_CM4/GPIOA/BSRR/BR14:null
STM32WL5x_CM4/GPIOA/BSRR/BR13:null
STM32WL5x_CM4/GPIOA/BSRR/BR12:null
STM32WL5x_CM4/GPIOA/BSRR/BR11:null
STM32WL5x_CM4/GPIOA/BSRR/BR10:null
STM32WL5x_CM4/GPIOA/BSRR/BR9:null
STM32WL5x_CM4/GPIOA/BSRR/BR8:null
STM32WL5x_CM4/GPIOA/BSRR/BR7:null
STM32WL5x_CM4/GPIOA/BSRR/BR6:null
STM32WL5x_CM4/GPIOA/BSRR/BR5:null
STM32WL5x_CM4/GPIOA/BSRR/BR4:null
STM32WL5x_CM4/GPIOA/BSRR/BR3:null
STM32WL5x_CM4/GPIOA/BSRR/BR2:null
STM32WL5x_CM4/GPIOA/BSRR/BR1:null
STM32WL5x_CM4/GPIOA/BSRR/BR0:null
STM32WL5x_CM4/GPIOA/BSRR/BS15:null
STM32WL5x_CM4/GPIOA/BSRR/BS14:null
STM32WL5x_CM4/GPIOA/BSRR/BS13:null
STM32WL5x_CM4/GPIOA/BSRR/BS12:null
STM32WL5x_CM4/GPIOA/BSRR/BS11:null
STM32WL5x_CM4/GPIOA/BSRR/BS10:null
STM32WL5x_CM4/GPIOA/BSRR/BS9:null
STM32WL5x_CM4/GPIOA/BSRR/BS8:null
STM32WL5x_CM4/GPIOA/BSRR/BS7:null
STM32WL5x_CM4/GPIOA/BSRR/BS6:null
STM32WL5x_CM4/GPIOA/BSRR/BS5:null
STM32WL5x_CM4/GPIOA/BSRR/BS4:null
STM32WL5x_CM4/GPIOA/BSRR/BS3:null
STM32WL5x_CM4/GPIOA/BSRR/BS2:null
STM32WL5x_CM4/GPIOA/BSRR/BS1:null
STM32WL5x_CM4/GPIOA/BSRR/BS0:null
STM32WL5x_CM4/GPIOA/LCKR:0x0
STM32WL5x_CM4/GPIOA/LCKR/LCKK:0x0
STM32WL5x_CM4/GPIOA/LCKR/LCK15:0x0
STM32WL5x_CM4/GPIOA/LCKR/LCK14:0x0
STM32WL5x_CM4/GPIOA/LCKR/LCK13:0x0
STM32WL5x_CM4/GPIOA/LCKR/LCK12:0x0
STM32WL5x_CM4/GPIOA/LCKR/LCK11:0x0
STM32WL5x_CM4/GPIOA/LCKR/LCK10:0x0
STM32WL5x_CM4/GPIOA/LCKR/LCK9:0x0
STM32WL5x_CM4/GPIOA/LCKR/LCK8:0x0
STM32WL5x_CM4/GPIOA/LCKR/LCK7:0x0
STM32WL5x_CM4/GPIOA/LCKR/LCK6:0x0
STM32WL5x_CM4/GPIOA/LCKR/LCK5:0x0
STM32WL5x_CM4/GPIOA/LCKR/LCK4:0x0
STM32WL5x_CM4/GPIOA/LCKR/LCK3:0x0
STM32WL5x_CM4/GPIOA/LCKR/LCK2:0x0
STM32WL5x_CM4/GPIOA/LCKR/LCK1:0x0
STM32WL5x_CM4/GPIOA/LCKR/LCK0:0x0
STM32WL5x_CM4/GPIOA/AFRL:0x50
STM32WL5x_CM4/GPIOA/AFRL/AFRL7:0x0
STM32WL5x_CM4/GPIOA/AFRL/AFRL6:0x0
STM32WL5x_CM4/GPIOA/AFRL/AFRL5:0x0
STM32WL5x_CM4/GPIOA/AFRL/AFRL4:0x0
STM32WL5x_CM4/GPIOA/AFRL/AFRL3:0x0
STM32WL5x_CM4/GPIOA/AFRL/AFRL2:0x0
STM32WL5x_CM4/GPIOA/AFRL/AFRL1:0x5
STM32WL5x_CM4/GPIOA/AFRL/AFRL0:0x0
STM32WL5x_CM4/GPIOA/AFRH:0x1
STM32WL5x_CM4/GPIOA/AFRH/AFRH15:0x0
STM32WL5x_CM4/GPIOA/AFRH/AFRH14:0x0
STM32WL5x_CM4/GPIOA/AFRH/AFRH13:0x0
STM32WL5x_CM4/GPIOA/AFRH/AFRH12:0x0
STM32WL5x_CM4/GPIOA/AFRH/AFRH11:0x0
STM32WL5x_CM4/GPIOA/AFRH/AFRH10:0x0
STM32WL5x_CM4/GPIOA/AFRH/AFRH9:0x0
STM32WL5x_CM4/GPIOA/AFRH/AFRH8:0x1
STM32WL5x_CM4/GPIOA/BRR:0x0
STM32WL5x_CM4/GPIOA/BRR/BR0:0x0
STM32WL5x_CM4/GPIOA/BRR/BR1:0x0
STM32WL5x_CM4/GPIOA/BRR/BR2:0x0
STM32WL5x_CM4/GPIOA/BRR/BR3:0x0
STM32WL5x_CM4/GPIOA/BRR/BR4:0x0
STM32WL5x_CM4/GPIOA/BRR/BR5:0x0
STM32WL5x_CM4/GPIOA/BRR/BR6:0x0
STM32WL5x_CM4/GPIOA/BRR/BR7:0x0
STM32WL5x_CM4/GPIOA/BRR/BR8:0x0
STM32WL5x_CM4/GPIOA/BRR/BR9:0x0
STM32WL5x_CM4/GPIOA/BRR/BR10:0x0
STM32WL5x_CM4/GPIOA/BRR/BR11:0x0
STM32WL5x_CM4/GPIOA/BRR/BR12:0x0
STM32WL5x_CM4/GPIOA/BRR/BR13:0x0
STM32WL5x_CM4/GPIOA/BRR/BR14:0x0
STM32WL5x_CM4/GPIOA/BRR/BR15:0x0
STM32WL5x_CM4/GPIOB/MODER:0xfdffaabf
STM32WL5x_CM4/GPIOB/MODER/MODER15:0x3
STM32WL5x_CM4/GPIOB/MODER/MODER14:0x3
STM32WL5x_CM4/GPIOB/MODER/MODER13:0x3
STM32WL5x_CM4/GPIOB/MODER/MODER12:0x1
STM32WL5x_CM4/GPIOB/MODER/MODER11:0x3
STM32WL5x_CM4/GPIOB/MODER/MODER10:0x3
STM32WL5x_CM4/GPIOB/MODER/MODER9:0x3
STM32WL5x_CM4/GPIOB/MODER/MODER8:0x3
STM32WL5x_CM4/GPIOB/MODER/MODER7:0x2
STM32WL5x_CM4/GPIOB/MODER/MODER6:0x2
STM32WL5x_CM4/GPIOB/MODER/MODER5:0x2
STM32WL5x_CM4/GPIOB/MODER/MODER4:0x2
STM32WL5x_CM4/GPIOB/MODER/MODER3:0x2
STM32WL5x_CM4/GPIOB/MODER/MODER2:0x3
STM32WL5x_CM4/GPIOB/MODER/MODER1:0x3
STM32WL5x_CM4/GPIOB/MODER/MODER0:0x3
STM32WL5x_CM4/GPIOB/OTYPER:0x0
STM32WL5x_CM4/GPIOB/OTYPER/OT15:0x0
STM32WL5x_CM4/GPIOB/OTYPER/OT14:0x0
STM32WL5x_CM4/GPIOB/OTYPER/OT13:0x0
STM32WL5x_CM4/GPIOB/OTYPER/OT12:0x0
STM32WL5x_CM4/GPIOB/OTYPER/OT11:0x0
STM32WL5x_CM4/GPIOB/OTYPER/OT10:0x0
STM32WL5x_CM4/GPIOB/OTYPER/OT9:0x0
STM32WL5x_CM4/GPIOB/OTYPER/OT8:0x0
STM32WL5x_CM4/GPIOB/OTYPER/OT7:0x0
STM32WL5x_CM4/GPIOB/OTYPER/OT6:0x0
STM32WL5x_CM4/GPIOB/OTYPER/OT5:0x0
STM32WL5x_CM4/GPIOB/OTYPER/OT4:0x0
STM32WL5x_CM4/GPIOB/OTYPER/OT3:0x0
STM32WL5x_CM4/GPIOB/OTYPER/OT2:0x0
STM32WL5x_CM4/GPIOB/OTYPER/OT1:0x0
STM32WL5x_CM4/GPIOB/OTYPER/OT0:0x0
STM32WL5x_CM4/GPIOB/OSPEEDR:0xc0
STM32WL5x_CM4/GPIOB/OSPEEDR/OSPEEDR15:0x0
STM32WL5x_CM4/GPIOB/OSPEEDR/OSPEEDR14:0x0
STM32WL5x_CM4/GPIOB/OSPEEDR/OSPEEDR13:0x0
STM32WL5x_CM4/GPIOB/OSPEEDR/OSPEEDR12:0x0
STM32WL5x_CM4/GPIOB/OSPEEDR/OSPEEDR11:0x0
STM32WL5x_CM4/GPIOB/OSPEEDR/OSPEEDR10:0x0
STM32WL5x_CM4/GPIOB/OSPEEDR/OSPEEDR9:0x0
STM32WL5x_CM4/GPIOB/OSPEEDR/OSPEEDR8:0x0
STM32WL5x_CM4/GPIOB/OSPEEDR/OSPEEDR7:0x0
STM32WL5x_CM4/GPIOB/OSPEEDR/OSPEEDR6:0x0
STM32WL5x_CM4/GPIOB/OSPEEDR/OSPEEDR5:0x0
STM32WL5x_CM4/GPIOB/OSPEEDR/OSPEEDR4:0x0
STM32WL5x_CM4/GPIOB/OSPEEDR/OSPEEDR3:0x3
STM32WL5x_CM4/GPIOB/OSPEEDR/OSPEEDR2:0x0
STM32WL5x_CM4/GPIOB/OSPEEDR/OSPEEDR1:0x0
STM32WL5x_CM4/GPIOB/OSPEEDR/OSPEEDR0:0x0
STM32WL5x_CM4/GPIOB/PUPDR:0x0
STM32WL5x_CM4/GPIOB/PUPDR/PUPDR15:0x0
STM32WL5x_CM4/GPIOB/PUPDR/PUPDR14:0x0
STM32WL5x_CM4/GPIOB/PUPDR/PUPDR13:0x0
STM32WL5x_CM4/GPIOB/PUPDR/PUPDR12:0x0
STM32WL5x_CM4/GPIOB/PUPDR/PUPDR11:0x0
STM32WL5x_CM4/GPIOB/PUPDR/PUPDR10:0x0
STM32WL5x_CM4/GPIOB/PUPDR/PUPDR9:0x0
STM32WL5x_CM4/GPIOB/PUPDR/PUPDR8:0x0
STM32WL5x_CM4/GPIOB/PUPDR/PUPDR7:0x0
STM32WL5x_CM4/GPIOB/PUPDR/PUPDR6:0x0
STM32WL5x_CM4/GPIOB/PUPDR/PUPDR5:0x0
STM32WL5x_CM4/GPIOB/PUPDR/PUPDR4:0x0
STM32WL5x_CM4/GPIOB/PUPDR/PUPDR3:0x0
STM32WL5x_CM4/GPIOB/PUPDR/PUPDR2:0x0
STM32WL5x_CM4/GPIOB/PUPDR/PUPDR1:0x0
STM32WL5x_CM4/GPIOB/PUPDR/PUPDR0:0x0
STM32WL5x_CM4/GPIOB/IDR:0x1070
STM32WL5x_CM4/GPIOB/IDR/IDR15:0x0
STM32WL5x_CM4/GPIOB/IDR/IDR14:0x0
STM32WL5x_CM4/GPIOB/IDR/IDR13:0x0
STM32WL5x_CM4/GPIOB/IDR/IDR12:0x1
STM32WL5x_CM4/GPIOB/IDR/IDR11:0x0
STM32WL5x_CM4/GPIOB/IDR/IDR10:0x0
STM32WL5x_CM4/GPIOB/IDR/IDR9:0x0
STM32WL5x_CM4/GPIOB/IDR/IDR8:0x0
STM32WL5x_CM4/GPIOB/IDR/IDR7:0x0
STM32WL5x_CM4/GPIOB/IDR/IDR6:0x1
STM32WL5x_CM4/GPIOB/IDR/IDR5:0x1
STM32WL5x_CM4/GPIOB/IDR/IDR4:0x1
STM32WL5x_CM4/GPIOB/IDR/IDR3:0x0
STM32WL5x_CM4/GPIOB/IDR/IDR2:0x0
STM32WL5x_CM4/GPIOB/IDR/IDR1:0x0
STM32WL5x_CM4/GPIOB/IDR/IDR0:0x0
STM32WL5x_CM4/GPIOB/ODR:0x1000
STM32WL5x_CM4/GPIOB/ODR/ODR15:0x0
STM32WL5x_CM4/GPIOB/ODR/ODR14:0x0
STM32WL5x_CM4/GPIOB/ODR/ODR13:0x0
STM32WL5x_CM4/GPIOB/ODR/ODR12:0x1
STM32WL5x_CM4/GPIOB/ODR/ODR11:0x0
STM32WL5x_CM4/GPIOB/ODR/ODR10:0x0
STM32WL5x_CM4/GPIOB/ODR/ODR9:0x0
STM32WL5x_CM4/GPIOB/ODR/ODR8:0x0
STM32WL5x_CM4/GPIOB/ODR/ODR7:0x0
STM32WL5x_CM4/GPIOB/ODR/ODR6:0x0
STM32WL5x_CM4/GPIOB/ODR/ODR5:0x0
STM32WL5x_CM4/GPIOB/ODR/ODR4:0x0
STM32WL5x_CM4/GPIOB/ODR/ODR3:0x0
STM32WL5x_CM4/GPIOB/ODR/ODR2:0x0
STM32WL5x_CM4/GPIOB/ODR/ODR1:0x0
STM32WL5x_CM4/GPIOB/ODR/ODR0:0x0
STM32WL5x_CM4/GPIOB/BSRR:null
STM32WL5x_CM4/GPIOB/BSRR/BR15:null
STM32WL5x_CM4/GPIOB/BSRR/BR14:null
STM32WL5x_CM4/GPIOB/BSRR/BR13:null
STM32WL5x_CM4/GPIOB/BSRR/BR12:null
STM32WL5x_CM4/GPIOB/BSRR/BR11:null
STM32WL5x_CM4/GPIOB/BSRR/BR10:null
STM32WL5x_CM4/GPIOB/BSRR/BR9:null
STM32WL5x_CM4/GPIOB/BSRR/BR8:null
STM32WL5x_CM4/GPIOB/BSRR/BR7:null
STM32WL5x_CM4/GPIOB/BSRR/BR6:null
STM32WL5x_CM4/GPIOB/BSRR/BR5:null
STM32WL5x_CM4/GPIOB/BSRR/BR4:null
STM32WL5x_CM4/GPIOB/BSRR/BR3:null
STM32WL5x_CM4/GPIOB/BSRR/BR2:null
STM32WL5x_CM4/GPIOB/BSRR/BR1:null
STM32WL5x_CM4/GPIOB/BSRR/BR0:null
STM32WL5x_CM4/GPIOB/BSRR/BS15:null
STM32WL5x_CM4/GPIOB/BSRR/BS14:null
STM32WL5x_CM4/GPIOB/BSRR/BS13:null
STM32WL5x_CM4/GPIOB/BSRR/BS12:null
STM32WL5x_CM4/GPIOB/BSRR/BS11:null
STM32WL5x_CM4/GPIOB/BSRR/BS10:null
STM32WL5x_CM4/GPIOB/BSRR/BS9:null
STM32WL5x_CM4/GPIOB/BSRR/BS8:null
STM32WL5x_CM4/GPIOB/BSRR/BS7:null
STM32WL5x_CM4/GPIOB/BSRR/BS6:null
STM32WL5x_CM4/GPIOB/BSRR/BS5:null
STM32WL5x_CM4/GPIOB/BSRR/BS4:null
STM32WL5x_CM4/GPIOB/BSRR/BS3:null
STM32WL5x_CM4/GPIOB/BSRR/BS2:null
STM32WL5x_CM4/GPIOB/BSRR/BS1:null
STM32WL5x_CM4/GPIOB/BSRR/BS0:null
STM32WL5x_CM4/GPIOB/LCKR:0x0
STM32WL5x_CM4/GPIOB/LCKR/LCKK:0x0
STM32WL5x_CM4/GPIOB/LCKR/LCK15:0x0
STM32WL5x_CM4/GPIOB/LCKR/LCK14:0x0
STM32WL5x_CM4/GPIOB/LCKR/LCK13:0x0
STM32WL5x_CM4/GPIOB/LCKR/LCK12:0x0
STM32WL5x_CM4/GPIOB/LCKR/LCK11:0x0
STM32WL5x_CM4/GPIOB/LCKR/LCK10:0x0
STM32WL5x_CM4/GPIOB/LCKR/LCK9:0x0
STM32WL5x_CM4/GPIOB/LCKR/LCK8:0x0
STM32WL5x_CM4/GPIOB/LCKR/LCK7:0x0
STM32WL5x_CM4/GPIOB/LCKR/LCK6:0x0
STM32WL5x_CM4/GPIOB/LCKR/LCK5:0x0
STM32WL5x_CM4/GPIOB/LCKR/LCK4:0x0
STM32WL5x_CM4/GPIOB/LCKR/LCK3:0x0
STM32WL5x_CM4/GPIOB/LCKR/LCK2:0x0
STM32WL5x_CM4/GPIOB/LCKR/LCK1:0x0
STM32WL5x_CM4/GPIOB/LCKR/LCK0:0x0
STM32WL5x_CM4/GPIOB/AFRL:0x77550000
STM32WL5x_CM4/GPIOB/AFRL/AFRL7:0x7
STM32WL5x_CM4/GPIOB/AFRL/AFRL6:0x7
STM32WL5x_CM4/GPIOB/AFRL/AFRL5:0x5
STM32WL5x_CM4/GPIOB/AFRL/AFRL4:0x5
STM32WL5x_CM4/GPIOB/AFRL/AFRL3:0x0
STM32WL5x_CM4/GPIOB/AFRL/AFRL2:0x0
STM32WL5x_CM4/GPIOB/AFRL/AFRL1:0x0
STM32WL5x_CM4/GPIOB/AFRL/AFRL0:0x0
STM32WL5x_CM4/GPIOB/AFRH:0x0
STM32WL5x_CM4/GPIOB/AFRH/AFRH15:0x0
STM32WL5x_CM4/GPIOB/AFRH/AFRH14:0x0
STM32WL5x_CM4/GPIOB/AFRH/AFRH13:0x0
STM32WL5x_CM4/GPIOB/AFRH/AFRH12:0x0
STM32WL5x_CM4/GPIOB/AFRH/AFRH11:0x0
STM32WL5x_CM4/GPIOB/AFRH/AFRH10:0x0
STM32WL5x_CM4/GPIOB/AFRH/AFRH9:0x0
STM32WL5x_CM4/GPIOB/AFRH/AFRH8:0x0
STM32WL5x_CM4/GPIOB/BRR:0x0
STM32WL5x_CM4/GPIOB/BRR/BR0:0x0
STM32WL5x_CM4/GPIOB/BRR/BR1:0x0
STM32WL5x_CM4/GPIOB/BRR/BR2:0x0
STM32WL5x_CM4/GPIOB/BRR/BR3:0x0
STM32WL5x_CM4/GPIOB/BRR/BR4:0x0
STM32WL5x_CM4/GPIOB/BRR/BR5:0x0
STM32WL5x_CM4/GPIOB/BRR/BR6:0x0
STM32WL5x_CM4/GPIOB/BRR/BR7:0x0
STM32WL5x_CM4/GPIOB/BRR/BR8:0x0
STM32WL5x_CM4/GPIOB/BRR/BR9:0x0
STM32WL5x_CM4/GPIOB/BRR/BR10:0x0
STM32WL5x_CM4/GPIOB/BRR/BR11:0x0
STM32WL5x_CM4/GPIOB/BRR/BR12:0x0
STM32WL5x_CM4/GPIOB/BRR/BR13:0x0
STM32WL5x_CM4/GPIOB/BRR/BR14:0x0
STM32WL5x_CM4/GPIOB/BRR/BR15:0x0
STM32WL5x_CM4/GPIOC/MODER:0xfc003fff
STM32WL5x_CM4/GPIOC/MODER/MODER15:0x3
STM32WL5x_CM4/GPIOC/MODER/MODER14:0x3
STM32WL5x_CM4/GPIOC/MODER/MODER13:0x3
STM32WL5x_CM4/GPIOC/MODER/MODER6:0x3
STM32WL5x_CM4/GPIOC/MODER/MODER5:0x3
STM32WL5x_CM4/GPIOC/MODER/MODER4:0x3
STM32WL5x_CM4/GPIOC/MODER/MODER3:0x3
STM32WL5x_CM4/GPIOC/MODER/MODER2:0x3
STM32WL5x_CM4/GPIOC/MODER/MODER1:0x3
STM32WL5x_CM4/GPIOC/MODER/MODER0:0x3
STM32WL5x_CM4/GPIOC/OTYPER:0xfc003fff
STM32WL5x_CM4/GPIOC/OTYPER/OT15:0x0
STM32WL5x_CM4/GPIOC/OTYPER/OT14:0x0
STM32WL5x_CM4/GPIOC/OTYPER/OT13:0x1
STM32WL5x_CM4/GPIOC/OTYPER/OT6:0x1
STM32WL5x_CM4/GPIOC/OTYPER/OT5:0x1
STM32WL5x_CM4/GPIOC/OTYPER/OT4:0x1
STM32WL5x_CM4/GPIOC/OTYPER/OT3:0x1
STM32WL5x_CM4/GPIOC/OTYPER/OT2:0x1
STM32WL5x_CM4/GPIOC/OTYPER/OT1:0x1
STM32WL5x_CM4/GPIOC/OTYPER/OT0:0x1
STM32WL5x_CM4/GPIOC/OSPEEDR:0xfc003fff
STM32WL5x_CM4/GPIOC/OSPEEDR/OSPEEDR15:0x3
STM32WL5x_CM4/GPIOC/OSPEEDR/OSPEEDR14:0x3
STM32WL5x_CM4/GPIOC/OSPEEDR/OSPEEDR13:0x3
STM32WL5x_CM4/GPIOC/OSPEEDR/OSPEEDR6:0x3
STM32WL5x_CM4/GPIOC/OSPEEDR/OSPEEDR5:0x3
STM32WL5x_CM4/GPIOC/OSPEEDR/OSPEEDR4:0x3
STM32WL5x_CM4/GPIOC/OSPEEDR/OSPEEDR3:0x3
STM32WL5x_CM4/GPIOC/OSPEEDR/OSPEEDR2:0x3
STM32WL5x_CM4/GPIOC/OSPEEDR/OSPEEDR1:0x3
STM32WL5x_CM4/GPIOC/OSPEEDR/OSPEEDR0:0x3
STM32WL5x_CM4/GPIOC/PUPDR:0xfc003fff
STM32WL5x_CM4/GPIOC/PUPDR/PUPDR15:0x3
STM32WL5x_CM4/GPIOC/PUPDR/PUPDR14:0x3
STM32WL5x_CM4/GPIOC/PUPDR/PUPDR13:0x3
STM32WL5x_CM4/GPIOC/PUPDR/PUPDR6:0x3
STM32WL5x_CM4/GPIOC/PUPDR/PUPDR5:0x3
STM32WL5x_CM4/GPIOC/PUPDR/PUPDR4:0x3
STM32WL5x_CM4/GPIOC/PUPDR/PUPDR3:0x3
STM32WL5x_CM4/GPIOC/PUPDR/PUPDR2:0x3
STM32WL5x_CM4/GPIOC/PUPDR/PUPDR1:0x3
STM32WL5x_CM4/GPIOC/PUPDR/PUPDR0:0x3
STM32WL5x_CM4/GPIOC/IDR:0xfc003fff
STM32WL5x_CM4/GPIOC/IDR/IDR15:0x0
STM32WL5x_CM4/GPIOC/IDR/IDR14:0x0
STM32WL5x_CM4/GPIOC/IDR/IDR13:0x1
STM32WL5x_CM4/GPIOC/IDR/IDR6:0x1
STM32WL5x_CM4/GPIOC/IDR/IDR5:0x1
STM32WL5x_CM4/GPIOC/IDR/IDR4:0x1
STM32WL5x_CM4/GPIOC/IDR/IDR3:0x1
STM32WL5x_CM4/GPIOC/IDR/IDR2:0x1
STM32WL5x_CM4/GPIOC/IDR/IDR1:0x1
STM32WL5x_CM4/GPIOC/IDR/IDR0:0x1
STM32WL5x_CM4/GPIOC/ODR:0xfc003fff
STM32WL5x_CM4/GPIOC/ODR/ODR15:0x0
STM32WL5x_CM4/GPIOC/ODR/ODR14:0x0
STM32WL5x_CM4/GPIOC/ODR/ODR13:0x1
STM32WL5x_CM4/GPIOC/ODR/ODR6:0x1
STM32WL5x_CM4/GPIOC/ODR/ODR5:0x1
STM32WL5x_CM4/GPIOC/ODR/ODR4:0x1
STM32WL5x_CM4/GPIOC/ODR/ODR3:0x1
STM32WL5x_CM4/GPIOC/ODR/ODR2:0x1
STM32WL5x_CM4/GPIOC/ODR/ODR1:0x1
STM32WL5x_CM4/GPIOC/ODR/ODR0:0x1
STM32WL5x_CM4/GPIOC/BSRR:null
STM32WL5x_CM4/GPIOC/BSRR/BR15:null
STM32WL5x_CM4/GPIOC/BSRR/BR14:null
STM32WL5x_CM4/GPIOC/BSRR/BR13:null
STM32WL5x_CM4/GPIOC/BSRR/BR6:null
STM32WL5x_CM4/GPIOC/BSRR/BR5:null
STM32WL5x_CM4/GPIOC/BSRR/BR4:null
STM32WL5x_CM4/GPIOC/BSRR/BR3:null
STM32WL5x_CM4/GPIOC/BSRR/BR2:null
STM32WL5x_CM4/GPIOC/BSRR/BR1:null
STM32WL5x_CM4/GPIOC/BSRR/BR0:null
STM32WL5x_CM4/GPIOC/BSRR/BS15:null
STM32WL5x_CM4/GPIOC/BSRR/BS14:null
STM32WL5x_CM4/GPIOC/BSRR/BS13:null
STM32WL5x_CM4/GPIOC/BSRR/BS6:null
STM32WL5x_CM4/GPIOC/BSRR/BS5:null
STM32WL5x_CM4/GPIOC/BSRR/BS4:null
STM32WL5x_CM4/GPIOC/BSRR/BS3:null
STM32WL5x_CM4/GPIOC/BSRR/BS2:null
STM32WL5x_CM4/GPIOC/BSRR/BS1:null
STM32WL5x_CM4/GPIOC/BSRR/BS0:null
STM32WL5x_CM4/GPIOC/LCKR:0xfc003fff
STM32WL5x_CM4/GPIOC/LCKR/LCKK:0x0
STM32WL5x_CM4/GPIOC/LCKR/LCK15:0x0
STM32WL5x_CM4/GPIOC/LCKR/LCK14:0x0
STM32WL5x_CM4/GPIOC/LCKR/LCK13:0x1
STM32WL5x_CM4/GPIOC/LCKR/LCK6:0x1
STM32WL5x_CM4/GPIOC/LCKR/LCK5:0x1
STM32WL5x_CM4/GPIOC/LCKR/LCK4:0x1
STM32WL5x_CM4/GPIOC/LCKR/LCK3:0x1
STM32WL5x_CM4/GPIOC/LCKR/LCK2:0x1
STM32WL5x_CM4/GPIOC/LCKR/LCK1:0x1
STM32WL5x_CM4/GPIOC/LCKR/LCK0:0x1
STM32WL5x_CM4/GPIOC/AFRL:0xfc003fff
STM32WL5x_CM4/GPIOC/AFRL/AFRL7:0xf
STM32WL5x_CM4/GPIOC/AFRL/AFRL6:0xc
STM32WL5x_CM4/GPIOC/AFRL/AFRL5:0x0
STM32WL5x_CM4/GPIOC/AFRL/AFRL4:0x0
STM32WL5x_CM4/GPIOC/AFRL/AFRL3:0x3
STM32WL5x_CM4/GPIOC/AFRL/AFRL2:0xf
STM32WL5x_CM4/GPIOC/AFRL/AFRL1:0xf
STM32WL5x_CM4/GPIOC/AFRL/AFRL0:0xf
STM32WL5x_CM4/GPIOC/AFRH:0xfc003fff
STM32WL5x_CM4/GPIOC/AFRH/AFRH15:0xf
STM32WL5x_CM4/GPIOC/AFRH/AFRH14:0xc
STM32WL5x_CM4/GPIOC/AFRH/AFRH13:0x0
STM32WL5x_CM4/GPIOC/AFRH/AFRH12:0x0
STM32WL5x_CM4/GPIOC/AFRH/AFRH11:0x3
STM32WL5x_CM4/GPIOC/AFRH/AFRH10:0xf
STM32WL5x_CM4/GPIOC/AFRH/AFRH9:0xf
STM32WL5x_CM4/GPIOC/AFRH/AFRH8:0xf
STM32WL5x_CM4/GPIOC/BRR:0xfc003fff
STM32WL5x_CM4/GPIOC/BRR/BR0:0x1
STM32WL5x_CM4/GPIOC/BRR/BR1:0x1
STM32WL5x_CM4/GPIOC/BRR/BR2:0x1
STM32WL5x_CM4/GPIOC/BRR/BR3:0x1
STM32WL5x_CM4/GPIOC/BRR/BR4:0x1
STM32WL5x_CM4/GPIOC/BRR/BR5:0x1
STM32WL5x_CM4/GPIOC/BRR/BR6:0x1
STM32WL5x_CM4/GPIOC/BRR/BR13:0x1
STM32WL5x_CM4/GPIOC/BRR/BR14:0x0
STM32WL5x_CM4/GPIOC/BRR/BR15:0x0
STM32WL5x_CM4/GPIOH/MODER:0xc0
STM32WL5x_CM4/GPIOH/MODER/MODER3:0x3
STM32WL5x_CM4/GPIOH/OTYPER:0xc0
STM32WL5x_CM4/GPIOH/OTYPER/OT3:0x0
STM32WL5x_CM4/GPIOH/OSPEEDR:0xc0
STM32WL5x_CM4/GPIOH/OSPEEDR/OSPEEDR3:0x3
STM32WL5x_CM4/GPIOH/PUPDR:0xc0
STM32WL5x_CM4/GPIOH/PUPDR/PUPDR3:0x3
STM32WL5x_CM4/GPIOH/IDR:0xc0
STM32WL5x_CM4/GPIOH/IDR/IDR3:0x0
STM32WL5x_CM4/GPIOH/ODR:0xc0
STM32WL5x_CM4/GPIOH/ODR/ODR3:0x0
STM32WL5x_CM4/GPIOH/BSRR:null
STM32WL5x_CM4/GPIOH/BSRR/BR3:null
STM32WL5x_CM4/GPIOH/BSRR/BS3:null
STM32WL5x_CM4/GPIOH/LCKR:0xc0
STM32WL5x_CM4/GPIOH/LCKR/LCKK:0x0
STM32WL5x_CM4/GPIOH/LCKR/LCK3:0x0
STM32WL5x_CM4/GPIOH/AFRL:0xc0
STM32WL5x_CM4/GPIOH/AFRL/AFRL3:0x0
STM32WL5x_CM4/GPIOH/AFRH:0xc0
STM32WL5x_CM4/GPIOH/AFRH/AFRH15:0x0
STM32WL5x_CM4/GPIOH/AFRH/AFRH14:0x0
STM32WL5x_CM4/GPIOH/AFRH/AFRH13:0x0
STM32WL5x_CM4/GPIOH/AFRH/AFRH12:0x0
STM32WL5x_CM4/GPIOH/AFRH/AFRH11:0x0
STM32WL5x_CM4/GPIOH/AFRH/AFRH10:0x0
STM32WL5x_CM4/GPIOH/AFRH/AFRH9:0xc
STM32WL5x_CM4/GPIOH/AFRH/AFRH8:0x0
STM32WL5x_CM4/GPIOH/BRR:0xc0
STM32WL5x_CM4/GPIOH/BRR/BR3:0x0
STM32WL5x_CM4/HSEM/HSEM_R0:0x0
STM32WL5x_CM4/HSEM/HSEM_R0/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_R0/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_R0/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_R1:0x0
STM32WL5x_CM4/HSEM/HSEM_R1/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_R1/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_R1/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_R2:0x0
STM32WL5x_CM4/HSEM/HSEM_R2/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_R2/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_R2/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_R3:0x0
STM32WL5x_CM4/HSEM/HSEM_R3/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_R3/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_R3/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_R4:0x0
STM32WL5x_CM4/HSEM/HSEM_R4/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_R4/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_R4/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_R5:0x0
STM32WL5x_CM4/HSEM/HSEM_R5/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_R5/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_R5/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_R6:0x0
STM32WL5x_CM4/HSEM/HSEM_R6/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_R6/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_R6/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_R7:0x0
STM32WL5x_CM4/HSEM/HSEM_R7/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_R7/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_R7/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_R8:0x0
STM32WL5x_CM4/HSEM/HSEM_R8/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_R8/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_R8/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_R9:0x0
STM32WL5x_CM4/HSEM/HSEM_R9/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_R9/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_R9/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_R10:0x0
STM32WL5x_CM4/HSEM/HSEM_R10/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_R10/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_R10/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_R11:0x0
STM32WL5x_CM4/HSEM/HSEM_R11/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_R11/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_R11/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_R12:0x0
STM32WL5x_CM4/HSEM/HSEM_R12/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_R12/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_R12/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_R13:0x0
STM32WL5x_CM4/HSEM/HSEM_R13/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_R13/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_R13/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_R14:0x0
STM32WL5x_CM4/HSEM/HSEM_R14/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_R14/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_R14/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_R15:0x0
STM32WL5x_CM4/HSEM/HSEM_R15/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_R15/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_R15/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR0:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR0/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR0/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR0/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR1:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR1/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR1/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR1/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR2:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR2/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR2/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR2/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR3:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR3/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR3/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR3/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR4:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR4/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR4/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR4/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR5:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR5/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR5/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR5/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR6:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR6/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR6/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR6/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR7:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR7/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR7/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR7/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR8:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR8/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR8/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR8/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR9:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR9/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR9/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR9/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR10:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR10/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR10/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR10/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR11:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR11/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR11/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR11/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR12:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR12/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR12/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR12/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR13:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR13/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR13/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR13/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR14:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR14/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR14/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR14/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR15:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR15/PROCID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR15/COREID:0x0
STM32WL5x_CM4/HSEM/HSEM_RLR15/LOCK:0x0
STM32WL5x_CM4/HSEM/HSEM_C1IER:0x0
STM32WL5x_CM4/HSEM/HSEM_C1IER/ISE0:0x0
STM32WL5x_CM4/HSEM/HSEM_C1IER/ISE1:0x0
STM32WL5x_CM4/HSEM/HSEM_C1IER/ISE2:0x0
STM32WL5x_CM4/HSEM/HSEM_C1IER/ISE3:0x0
STM32WL5x_CM4/HSEM/HSEM_C1IER/ISE4:0x0
STM32WL5x_CM4/HSEM/HSEM_C1IER/ISE5:0x0
STM32WL5x_CM4/HSEM/HSEM_C1IER/ISE6:0x0
STM32WL5x_CM4/HSEM/HSEM_C1IER/ISE7:0x0
STM32WL5x_CM4/HSEM/HSEM_C1IER/ISE8:0x0
STM32WL5x_CM4/HSEM/HSEM_C1IER/ISE9:0x0
STM32WL5x_CM4/HSEM/HSEM_C1IER/ISE10:0x0
STM32WL5x_CM4/HSEM/HSEM_C1IER/ISE11:0x0
STM32WL5x_CM4/HSEM/HSEM_C1IER/ISE12:0x0
STM32WL5x_CM4/HSEM/HSEM_C1IER/ISE13:0x0
STM32WL5x_CM4/HSEM/HSEM_C1IER/ISE14:0x0
STM32WL5x_CM4/HSEM/HSEM_C1IER/ISE15:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ICR:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ICR/ISC0:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ICR/ISC1:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ICR/ISC2:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ICR/ISC3:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ICR/ISC4:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ICR/ISC5:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ICR/ISC6:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ICR/ISC7:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ICR/ISC8:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ICR/ISC9:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ICR/ISC10:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ICR/ISC11:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ICR/ISC12:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ICR/ISC13:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ICR/ISC14:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ICR/ISC15:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ISR:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ISR/ISF0:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ISR/ISF1:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ISR/ISF2:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ISR/ISF3:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ISR/ISF4:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ISR/ISF5:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ISR/ISF6:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ISR/ISF7:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ISR/ISF8:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ISR/ISF9:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ISR/ISF10:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ISR/ISF11:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ISR/ISF12:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ISR/ISF13:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ISR/ISF14:0x0
STM32WL5x_CM4/HSEM/HSEM_C1ISR/ISF15:0x0
STM32WL5x_CM4/HSEM/HSEM_C1MISR:0x0
STM32WL5x_CM4/HSEM/HSEM_C1MISR/MISF0:0x0
STM32WL5x_CM4/HSEM/HSEM_C1MISR/MISF1:0x0
STM32WL5x_CM4/HSEM/HSEM_C1MISR/MISF2:0x0
STM32WL5x_CM4/HSEM/HSEM_C1MISR/MISF3:0x0
STM32WL5x_CM4/HSEM/HSEM_C1MISR/MISF4:0x0
STM32WL5x_CM4/HSEM/HSEM_C1MISR/MISF5:0x0
STM32WL5x_CM4/HSEM/HSEM_C1MISR/MISF6:0x0
STM32WL5x_CM4/HSEM/HSEM_C1MISR/MISF7:0x0
STM32WL5x_CM4/HSEM/HSEM_C1MISR/MISF8:0x0
STM32WL5x_CM4/HSEM/HSEM_C1MISR/MISF9:0x0
STM32WL5x_CM4/HSEM/HSEM_C1MISR/MISF10:0x0
STM32WL5x_CM4/HSEM/HSEM_C1MISR/MISF11:0x0
STM32WL5x_CM4/HSEM/HSEM_C1MISR/MISF12:0x0
STM32WL5x_CM4/HSEM/HSEM_C1MISR/MISF13:0x0
STM32WL5x_CM4/HSEM/HSEM_C1MISR/MISF14:0x0
STM32WL5x_CM4/HSEM/HSEM_C1MISR/MISF15:0x0
STM32WL5x_CM4/HSEM/HSEM_C2IER:0x0
STM32WL5x_CM4/HSEM/HSEM_C2IER/ISE0:0x0
STM32WL5x_CM4/HSEM/HSEM_C2IER/ISE1:0x0
STM32WL5x_CM4/HSEM/HSEM_C2IER/ISE2:0x0
STM32WL5x_CM4/HSEM/HSEM_C2IER/ISE3:0x0
STM32WL5x_CM4/HSEM/HSEM_C2IER/ISE4:0x0
STM32WL5x_CM4/HSEM/HSEM_C2IER/ISE5:0x0
STM32WL5x_CM4/HSEM/HSEM_C2IER/ISE6:0x0
STM32WL5x_CM4/HSEM/HSEM_C2IER/ISE7:0x0
STM32WL5x_CM4/HSEM/HSEM_C2IER/ISE8:0x0
STM32WL5x_CM4/HSEM/HSEM_C2IER/ISE9:0x0
STM32WL5x_CM4/HSEM/HSEM_C2IER/ISE10:0x0
STM32WL5x_CM4/HSEM/HSEM_C2IER/ISE11:0x0
STM32WL5x_CM4/HSEM/HSEM_C2IER/ISE12:0x0
STM32WL5x_CM4/HSEM/HSEM_C2IER/ISE13:0x0
STM32WL5x_CM4/HSEM/HSEM_C2IER/ISE14:0x0
STM32WL5x_CM4/HSEM/HSEM_C2IER/ISE15:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ICR:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ICR/ISC0:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ICR/ISC1:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ICR/ISC2:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ICR/ISC3:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ICR/ISC4:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ICR/ISC5:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ICR/ISC6:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ICR/ISC7:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ICR/ISC8:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ICR/ISC9:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ICR/ISC10:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ICR/ISC11:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ICR/ISC12:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ICR/ISC13:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ICR/ISC14:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ICR/ISC15:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ISR:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ISR/ISF0:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ISR/ISF1:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ISR/ISF2:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ISR/ISF3:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ISR/ISF4:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ISR/ISF5:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ISR/ISF6:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ISR/ISF7:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ISR/ISF8:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ISR/ISF9:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ISR/ISF10:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ISR/ISF11:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ISR/ISF12:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ISR/ISF13:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ISR/ISF14:0x0
STM32WL5x_CM4/HSEM/HSEM_C2ISR/ISF15:0x0
STM32WL5x_CM4/HSEM/HSEM_C2MISR:0x0
STM32WL5x_CM4/HSEM/HSEM_C2MISR/MISF0:0x0
STM32WL5x_CM4/HSEM/HSEM_C2MISR/MISF1:0x0
STM32WL5x_CM4/HSEM/HSEM_C2MISR/MISF2:0x0
STM32WL5x_CM4/HSEM/HSEM_C2MISR/MISF3:0x0
STM32WL5x_CM4/HSEM/HSEM_C2MISR/MISF4:0x0
STM32WL5x_CM4/HSEM/HSEM_C2MISR/MISF5:0x0
STM32WL5x_CM4/HSEM/HSEM_C2MISR/MISF6:0x0
STM32WL5x_CM4/HSEM/HSEM_C2MISR/MISF7:0x0
STM32WL5x_CM4/HSEM/HSEM_C2MISR/MISF8:0x0
STM32WL5x_CM4/HSEM/HSEM_C2MISR/MISF9:0x0
STM32WL5x_CM4/HSEM/HSEM_C2MISR/MISF10:0x0
STM32WL5x_CM4/HSEM/HSEM_C2MISR/MISF11:0x0
STM32WL5x_CM4/HSEM/HSEM_C2MISR/MISF12:0x0
STM32WL5x_CM4/HSEM/HSEM_C2MISR/MISF13:0x0
STM32WL5x_CM4/HSEM/HSEM_C2MISR/MISF14:0x0
STM32WL5x_CM4/HSEM/HSEM_C2MISR/MISF15:0x0
STM32WL5x_CM4/HSEM/HSEM_CR:null
STM32WL5x_CM4/HSEM/HSEM_CR/COREID:null
STM32WL5x_CM4/HSEM/HSEM_CR/KEY:null
STM32WL5x_CM4/HSEM/HSEM_KEYR:0x0
STM32WL5x_CM4/HSEM/HSEM_KEYR/KEY:0x0
STM32WL5x_CM4/I2C1/CR1:0x0
STM32WL5x_CM4/I2C1/CR1/PE:0x0
STM32WL5x_CM4/I2C1/CR1/TXIE:0x0
STM32WL5x_CM4/I2C1/CR1/RXIE:0x0
STM32WL5x_CM4/I2C1/CR1/ADDRIE:0x0
STM32WL5x_CM4/I2C1/CR1/NACKIE:0x0
STM32WL5x_CM4/I2C1/CR1/STOPIE:0x0
STM32WL5x_CM4/I2C1/CR1/TCIE:0x0
STM32WL5x_CM4/I2C1/CR1/ERRIE:0x0
STM32WL5x_CM4/I2C1/CR1/DNF:0x0
STM32WL5x_CM4/I2C1/CR1/ANFOFF:0x0
STM32WL5x_CM4/I2C1/CR1/TXDMAEN:0x0
STM32WL5x_CM4/I2C1/CR1/RXDMAEN:0x0
STM32WL5x_CM4/I2C1/CR1/SBC:0x0
STM32WL5x_CM4/I2C1/CR1/NOSTRETCH:0x0
STM32WL5x_CM4/I2C1/CR1/WUPEN:0x0
STM32WL5x_CM4/I2C1/CR1/GCEN:0x0
STM32WL5x_CM4/I2C1/CR1/SMBHEN:0x0
STM32WL5x_CM4/I2C1/CR1/SMBDEN:0x0
STM32WL5x_CM4/I2C1/CR1/ALERTEN:0x0
STM32WL5x_CM4/I2C1/CR1/PECEN:0x0
STM32WL5x_CM4/I2C1/CR2:0x0
STM32WL5x_CM4/I2C1/CR2/PECBYTE:0x0
STM32WL5x_CM4/I2C1/CR2/AUTOEND:0x0
STM32WL5x_CM4/I2C1/CR2/RELOAD:0x0
STM32WL5x_CM4/I2C1/CR2/NBYTES:0x0
STM32WL5x_CM4/I2C1/CR2/NACK:0x0
STM32WL5x_CM4/I2C1/CR2/STOP:0x0
STM32WL5x_CM4/I2C1/CR2/START:0x0
STM32WL5x_CM4/I2C1/CR2/HEAD10R:0x0
STM32WL5x_CM4/I2C1/CR2/ADD10:0x0
STM32WL5x_CM4/I2C1/CR2/RD_WRN:0x0
STM32WL5x_CM4/I2C1/CR2/SADD:0x0
STM32WL5x_CM4/I2C1/OAR1:0x0
STM32WL5x_CM4/I2C1/OAR1/OA1:0x0
STM32WL5x_CM4/I2C1/OAR1/OA1MODE:0x0
STM32WL5x_CM4/I2C1/OAR1/OA1EN:0x0
STM32WL5x_CM4/I2C1/OAR2:0x0
STM32WL5x_CM4/I2C1/OAR2/OA2:0x0
STM32WL5x_CM4/I2C1/OAR2/OA2MSK:0x0
STM32WL5x_CM4/I2C1/OAR2/OA2EN:0x0
STM32WL5x_CM4/I2C1/TIMINGR:0x0
STM32WL5x_CM4/I2C1/TIMINGR/SCLL:0x0
STM32WL5x_CM4/I2C1/TIMINGR/SCLH:0x0
STM32WL5x_CM4/I2C1/TIMINGR/SDADEL:0x0
STM32WL5x_CM4/I2C1/TIMINGR/SCLDEL:0x0
STM32WL5x_CM4/I2C1/TIMINGR/PRESC:0x0
STM32WL5x_CM4/I2C1/TIMEOUTR:0x0
STM32WL5x_CM4/I2C1/TIMEOUTR/TIMEOUTA:0x0
STM32WL5x_CM4/I2C1/TIMEOUTR/TIDLE:0x0
STM32WL5x_CM4/I2C1/TIMEOUTR/TIMOUTEN:0x0
STM32WL5x_CM4/I2C1/TIMEOUTR/TIMEOUTB:0x0
STM32WL5x_CM4/I2C1/TIMEOUTR/TEXTEN:0x0
STM32WL5x_CM4/I2C1/ISR:0x1
STM32WL5x_CM4/I2C1/ISR/ADDCODE:0x0
STM32WL5x_CM4/I2C1/ISR/DIR:0x0
STM32WL5x_CM4/I2C1/ISR/BUSY:0x0
STM32WL5x_CM4/I2C1/ISR/ALERT:0x0
STM32WL5x_CM4/I2C1/ISR/TIMEOUT:0x0
STM32WL5x_CM4/I2C1/ISR/PECERR:0x0
STM32WL5x_CM4/I2C1/ISR/OVR:0x0
STM32WL5x_CM4/I2C1/ISR/ARLO:0x0
STM32WL5x_CM4/I2C1/ISR/BERR:0x0
STM32WL5x_CM4/I2C1/ISR/TCR:0x0
STM32WL5x_CM4/I2C1/ISR/TC:0x0
STM32WL5x_CM4/I2C1/ISR/STOPF:0x0
STM32WL5x_CM4/I2C1/ISR/NACKF:0x0
STM32WL5x_CM4/I2C1/ISR/ADDR:0x0
STM32WL5x_CM4/I2C1/ISR/RXNE:0x0
STM32WL5x_CM4/I2C1/ISR/TXIS:0x0
STM32WL5x_CM4/I2C1/ISR/TXE:0x1
STM32WL5x_CM4/I2C1/ICR:null
STM32WL5x_CM4/I2C1/ICR/ALERTCF:null
STM32WL5x_CM4/I2C1/ICR/TIMOUTCF:null
STM32WL5x_CM4/I2C1/ICR/PECCF:null
STM32WL5x_CM4/I2C1/ICR/OVRCF:null
STM32WL5x_CM4/I2C1/ICR/ARLOCF:null
STM32WL5x_CM4/I2C1/ICR/BERRCF:null
STM32WL5x_CM4/I2C1/ICR/STOPCF:null
STM32WL5x_CM4/I2C1/ICR/NACKCF:null
STM32WL5x_CM4/I2C1/ICR/ADDRCF:null
STM32WL5x_CM4/I2C1/PECR:0x0
STM32WL5x_CM4/I2C1/PECR/PEC:0x0
STM32WL5x_CM4/I2C1/RXDR:0x0
STM32WL5x_CM4/I2C1/RXDR/RXDATA:0x0
STM32WL5x_CM4/I2C1/TXDR:0x0
STM32WL5x_CM4/I2C1/TXDR/TXDATA:0x0
STM32WL5x_CM4/I2C2/CR1:0x0
STM32WL5x_CM4/I2C2/CR1/PE:0x0
STM32WL5x_CM4/I2C2/CR1/TXIE:0x0
STM32WL5x_CM4/I2C2/CR1/RXIE:0x0
STM32WL5x_CM4/I2C2/CR1/ADDRIE:0x0
STM32WL5x_CM4/I2C2/CR1/NACKIE:0x0
STM32WL5x_CM4/I2C2/CR1/STOPIE:0x0
STM32WL5x_CM4/I2C2/CR1/TCIE:0x0
STM32WL5x_CM4/I2C2/CR1/ERRIE:0x0
STM32WL5x_CM4/I2C2/CR1/DNF:0x0
STM32WL5x_CM4/I2C2/CR1/ANFOFF:0x0
STM32WL5x_CM4/I2C2/CR1/TXDMAEN:0x0
STM32WL5x_CM4/I2C2/CR1/RXDMAEN:0x0
STM32WL5x_CM4/I2C2/CR1/SBC:0x0
STM32WL5x_CM4/I2C2/CR1/NOSTRETCH:0x0
STM32WL5x_CM4/I2C2/CR1/WUPEN:0x0
STM32WL5x_CM4/I2C2/CR1/GCEN:0x0
STM32WL5x_CM4/I2C2/CR1/SMBHEN:0x0
STM32WL5x_CM4/I2C2/CR1/SMBDEN:0x0
STM32WL5x_CM4/I2C2/CR1/ALERTEN:0x0
STM32WL5x_CM4/I2C2/CR1/PECEN:0x0
STM32WL5x_CM4/I2C2/CR2:0x0
STM32WL5x_CM4/I2C2/CR2/PECBYTE:0x0
STM32WL5x_CM4/I2C2/CR2/AUTOEND:0x0
STM32WL5x_CM4/I2C2/CR2/RELOAD:0x0
STM32WL5x_CM4/I2C2/CR2/NBYTES:0x0
STM32WL5x_CM4/I2C2/CR2/NACK:0x0
STM32WL5x_CM4/I2C2/CR2/STOP:0x0
STM32WL5x_CM4/I2C2/CR2/START:0x0
STM32WL5x_CM4/I2C2/CR2/HEAD10R:0x0
STM32WL5x_CM4/I2C2/CR2/ADD10:0x0
STM32WL5x_CM4/I2C2/CR2/RD_WRN:0x0
STM32WL5x_CM4/I2C2/CR2/SADD:0x0
STM32WL5x_CM4/I2C2/OAR1:0x0
STM32WL5x_CM4/I2C2/OAR1/OA1:0x0
STM32WL5x_CM4/I2C2/OAR1/OA1MODE:0x0
STM32WL5x_CM4/I2C2/OAR1/OA1EN:0x0
STM32WL5x_CM4/I2C2/OAR2:0x0
STM32WL5x_CM4/I2C2/OAR2/OA2:0x0
STM32WL5x_CM4/I2C2/OAR2/OA2MSK:0x0
STM32WL5x_CM4/I2C2/OAR2/OA2EN:0x0
STM32WL5x_CM4/I2C2/TIMINGR:0x0
STM32WL5x_CM4/I2C2/TIMINGR/SCLL:0x0
STM32WL5x_CM4/I2C2/TIMINGR/SCLH:0x0
STM32WL5x_CM4/I2C2/TIMINGR/SDADEL:0x0
STM32WL5x_CM4/I2C2/TIMINGR/SCLDEL:0x0
STM32WL5x_CM4/I2C2/TIMINGR/PRESC:0x0
STM32WL5x_CM4/I2C2/TIMEOUTR:0x0
STM32WL5x_CM4/I2C2/TIMEOUTR/TIMEOUTA:0x0
STM32WL5x_CM4/I2C2/TIMEOUTR/TIDLE:0x0
STM32WL5x_CM4/I2C2/TIMEOUTR/TIMOUTEN:0x0
STM32WL5x_CM4/I2C2/TIMEOUTR/TIMEOUTB:0x0
STM32WL5x_CM4/I2C2/TIMEOUTR/TEXTEN:0x0
STM32WL5x_CM4/I2C2/ISR:0x1
STM32WL5x_CM4/I2C2/ISR/ADDCODE:0x0
STM32WL5x_CM4/I2C2/ISR/DIR:0x0
STM32WL5x_CM4/I2C2/ISR/BUSY:0x0
STM32WL5x_CM4/I2C2/ISR/ALERT:0x0
STM32WL5x_CM4/I2C2/ISR/TIMEOUT:0x0
STM32WL5x_CM4/I2C2/ISR/PECERR:0x0
STM32WL5x_CM4/I2C2/ISR/OVR:0x0
STM32WL5x_CM4/I2C2/ISR/ARLO:0x0
STM32WL5x_CM4/I2C2/ISR/BERR:0x0
STM32WL5x_CM4/I2C2/ISR/TCR:0x0
STM32WL5x_CM4/I2C2/ISR/TC:0x0
STM32WL5x_CM4/I2C2/ISR/STOPF:0x0
STM32WL5x_CM4/I2C2/ISR/NACKF:0x0
STM32WL5x_CM4/I2C2/ISR/ADDR:0x0
STM32WL5x_CM4/I2C2/ISR/RXNE:0x0
STM32WL5x_CM4/I2C2/ISR/TXIS:0x0
STM32WL5x_CM4/I2C2/ISR/TXE:0x1
STM32WL5x_CM4/I2C2/ICR:null
STM32WL5x_CM4/I2C2/ICR/ALERTCF:null
STM32WL5x_CM4/I2C2/ICR/TIMOUTCF:null
STM32WL5x_CM4/I2C2/ICR/PECCF:null
STM32WL5x_CM4/I2C2/ICR/OVRCF:null
STM32WL5x_CM4/I2C2/ICR/ARLOCF:null
STM32WL5x_CM4/I2C2/ICR/BERRCF:null
STM32WL5x_CM4/I2C2/ICR/STOPCF:null
STM32WL5x_CM4/I2C2/ICR/NACKCF:null
STM32WL5x_CM4/I2C2/ICR/ADDRCF:null
STM32WL5x_CM4/I2C2/PECR:0x0
STM32WL5x_CM4/I2C2/PECR/PEC:0x0
STM32WL5x_CM4/I2C2/RXDR:0x0
STM32WL5x_CM4/I2C2/RXDR/RXDATA:0x0
STM32WL5x_CM4/I2C2/TXDR:0x0
STM32WL5x_CM4/I2C2/TXDR/TXDATA:0x0
STM32WL5x_CM4/I2C3/CR1:0x0
STM32WL5x_CM4/I2C3/CR1/PE:0x0
STM32WL5x_CM4/I2C3/CR1/TXIE:0x0
STM32WL5x_CM4/I2C3/CR1/RXIE:0x0
STM32WL5x_CM4/I2C3/CR1/ADDRIE:0x0
STM32WL5x_CM4/I2C3/CR1/NACKIE:0x0
STM32WL5x_CM4/I2C3/CR1/STOPIE:0x0
STM32WL5x_CM4/I2C3/CR1/TCIE:0x0
STM32WL5x_CM4/I2C3/CR1/ERRIE:0x0
STM32WL5x_CM4/I2C3/CR1/DNF:0x0
STM32WL5x_CM4/I2C3/CR1/ANFOFF:0x0
STM32WL5x_CM4/I2C3/CR1/TXDMAEN:0x0
STM32WL5x_CM4/I2C3/CR1/RXDMAEN:0x0
STM32WL5x_CM4/I2C3/CR1/SBC:0x0
STM32WL5x_CM4/I2C3/CR1/NOSTRETCH:0x0
STM32WL5x_CM4/I2C3/CR1/WUPEN:0x0
STM32WL5x_CM4/I2C3/CR1/GCEN:0x0
STM32WL5x_CM4/I2C3/CR1/SMBHEN:0x0
STM32WL5x_CM4/I2C3/CR1/SMBDEN:0x0
STM32WL5x_CM4/I2C3/CR1/ALERTEN:0x0
STM32WL5x_CM4/I2C3/CR1/PECEN:0x0
STM32WL5x_CM4/I2C3/CR2:0x0
STM32WL5x_CM4/I2C3/CR2/PECBYTE:0x0
STM32WL5x_CM4/I2C3/CR2/AUTOEND:0x0
STM32WL5x_CM4/I2C3/CR2/RELOAD:0x0
STM32WL5x_CM4/I2C3/CR2/NBYTES:0x0
STM32WL5x_CM4/I2C3/CR2/NACK:0x0
STM32WL5x_CM4/I2C3/CR2/STOP:0x0
STM32WL5x_CM4/I2C3/CR2/START:0x0
STM32WL5x_CM4/I2C3/CR2/HEAD10R:0x0
STM32WL5x_CM4/I2C3/CR2/ADD10:0x0
STM32WL5x_CM4/I2C3/CR2/RD_WRN:0x0
STM32WL5x_CM4/I2C3/CR2/SADD:0x0
STM32WL5x_CM4/I2C3/OAR1:0x0
STM32WL5x_CM4/I2C3/OAR1/OA1:0x0
STM32WL5x_CM4/I2C3/OAR1/OA1MODE:0x0
STM32WL5x_CM4/I2C3/OAR1/OA1EN:0x0
STM32WL5x_CM4/I2C3/OAR2:0x0
STM32WL5x_CM4/I2C3/OAR2/OA2:0x0
STM32WL5x_CM4/I2C3/OAR2/OA2MSK:0x0
STM32WL5x_CM4/I2C3/OAR2/OA2EN:0x0
STM32WL5x_CM4/I2C3/TIMINGR:0x0
STM32WL5x_CM4/I2C3/TIMINGR/SCLL:0x0
STM32WL5x_CM4/I2C3/TIMINGR/SCLH:0x0
STM32WL5x_CM4/I2C3/TIMINGR/SDADEL:0x0
STM32WL5x_CM4/I2C3/TIMINGR/SCLDEL:0x0
STM32WL5x_CM4/I2C3/TIMINGR/PRESC:0x0
STM32WL5x_CM4/I2C3/TIMEOUTR:0x0
STM32WL5x_CM4/I2C3/TIMEOUTR/TIMEOUTA:0x0
STM32WL5x_CM4/I2C3/TIMEOUTR/TIDLE:0x0
STM32WL5x_CM4/I2C3/TIMEOUTR/TIMOUTEN:0x0
STM32WL5x_CM4/I2C3/TIMEOUTR/TIMEOUTB:0x0
STM32WL5x_CM4/I2C3/TIMEOUTR/TEXTEN:0x0
STM32WL5x_CM4/I2C3/ISR:0x1
STM32WL5x_CM4/I2C3/ISR/ADDCODE:0x0
STM32WL5x_CM4/I2C3/ISR/DIR:0x0
STM32WL5x_CM4/I2C3/ISR/BUSY:0x0
STM32WL5x_CM4/I2C3/ISR/ALERT:0x0
STM32WL5x_CM4/I2C3/ISR/TIMEOUT:0x0
STM32WL5x_CM4/I2C3/ISR/PECERR:0x0
STM32WL5x_CM4/I2C3/ISR/OVR:0x0
STM32WL5x_CM4/I2C3/ISR/ARLO:0x0
STM32WL5x_CM4/I2C3/ISR/BERR:0x0
STM32WL5x_CM4/I2C3/ISR/TCR:0x0
STM32WL5x_CM4/I2C3/ISR/TC:0x0
STM32WL5x_CM4/I2C3/ISR/STOPF:0x0
STM32WL5x_CM4/I2C3/ISR/NACKF:0x0
STM32WL5x_CM4/I2C3/ISR/ADDR:0x0
STM32WL5x_CM4/I2C3/ISR/RXNE:0x0
STM32WL5x_CM4/I2C3/ISR/TXIS:0x0
STM32WL5x_CM4/I2C3/ISR/TXE:0x1
STM32WL5x_CM4/I2C3/ICR:null
STM32WL5x_CM4/I2C3/ICR/ALERTCF:null
STM32WL5x_CM4/I2C3/ICR/TIMOUTCF:null
STM32WL5x_CM4/I2C3/ICR/PECCF:null
STM32WL5x_CM4/I2C3/ICR/OVRCF:null
STM32WL5x_CM4/I2C3/ICR/ARLOCF:null
STM32WL5x_CM4/I2C3/ICR/BERRCF:null
STM32WL5x_CM4/I2C3/ICR/STOPCF:null
STM32WL5x_CM4/I2C3/ICR/NACKCF:null
STM32WL5x_CM4/I2C3/ICR/ADDRCF:null
STM32WL5x_CM4/I2C3/PECR:0x0
STM32WL5x_CM4/I2C3/PECR/PEC:0x0
STM32WL5x_CM4/I2C3/RXDR:0x0
STM32WL5x_CM4/I2C3/RXDR/RXDATA:0x0
STM32WL5x_CM4/I2C3/TXDR:0x0
STM32WL5x_CM4/I2C3/TXDR/TXDATA:0x0
STM32WL5x_CM4/IPCC/C1CR:0x0
STM32WL5x_CM4/IPCC/C1CR/RXOIE:0x0
STM32WL5x_CM4/IPCC/C1CR/TXFIE:0x0
STM32WL5x_CM4/IPCC/C1MR:0x0
STM32WL5x_CM4/IPCC/C1MR/CH1OM:0x0
STM32WL5x_CM4/IPCC/C1MR/CH2OM:0x0
STM32WL5x_CM4/IPCC/C1MR/CH3OM:0x0
STM32WL5x_CM4/IPCC/C1MR/CH4OM:0x0
STM32WL5x_CM4/IPCC/C1MR/CH5OM:0x0
STM32WL5x_CM4/IPCC/C1MR/CH6OM:0x0
STM32WL5x_CM4/IPCC/C1MR/CH1FM:0x0
STM32WL5x_CM4/IPCC/C1MR/CH2FM:0x0
STM32WL5x_CM4/IPCC/C1MR/CH3FM:0x0
STM32WL5x_CM4/IPCC/C1MR/CH4FM:0x0
STM32WL5x_CM4/IPCC/C1MR/CH5FM:0x0
STM32WL5x_CM4/IPCC/C1MR/CH6FM:0x0
STM32WL5x_CM4/IPCC/C1SCR:0x0
STM32WL5x_CM4/IPCC/C1SCR/CH1C:0x0
STM32WL5x_CM4/IPCC/C1SCR/CH2C:0x0
STM32WL5x_CM4/IPCC/C1SCR/CH3C:0x0
STM32WL5x_CM4/IPCC/C1SCR/CH4C:0x0
STM32WL5x_CM4/IPCC/C1SCR/CH5C:0x0
STM32WL5x_CM4/IPCC/C1SCR/CH6C:0x0
STM32WL5x_CM4/IPCC/C1SCR/CH1S:0x0
STM32WL5x_CM4/IPCC/C1SCR/CH2S:0x0
STM32WL5x_CM4/IPCC/C1SCR/CH3S:0x0
STM32WL5x_CM4/IPCC/C1SCR/CH4S:0x0
STM32WL5x_CM4/IPCC/C1SCR/CH5S:0x0
STM32WL5x_CM4/IPCC/C1SCR/CH6S:0x0
STM32WL5x_CM4/IPCC/IC1TOC2SR:0x0
STM32WL5x_CM4/IPCC/IC1TOC2SR/CH1F:0x0
STM32WL5x_CM4/IPCC/IC1TOC2SR/CH2F:0x0
STM32WL5x_CM4/IPCC/IC1TOC2SR/CH3F:0x0
STM32WL5x_CM4/IPCC/IC1TOC2SR/CH4F:0x0
STM32WL5x_CM4/IPCC/IC1TOC2SR/CH5F:0x0
STM32WL5x_CM4/IPCC/IC1TOC2SR/CH6F:0x0
STM32WL5x_CM4/IPCC/C2CR:0x0
STM32WL5x_CM4/IPCC/C2CR/RXOIE:0x0
STM32WL5x_CM4/IPCC/C2CR/TXFIE:0x0
STM32WL5x_CM4/IPCC/C2MR:0x0
STM32WL5x_CM4/IPCC/C2MR/CH1OM:0x0
STM32WL5x_CM4/IPCC/C2MR/CH2OM:0x0
STM32WL5x_CM4/IPCC/C2MR/CH3OM:0x0
STM32WL5x_CM4/IPCC/C2MR/CH4OM:0x0
STM32WL5x_CM4/IPCC/C2MR/CH5OM:0x0
STM32WL5x_CM4/IPCC/C2MR/CH6OM:0x0
STM32WL5x_CM4/IPCC/C2MR/CH1FM:0x0
STM32WL5x_CM4/IPCC/C2MR/CH2FM:0x0
STM32WL5x_CM4/IPCC/C2MR/CH3FM:0x0
STM32WL5x_CM4/IPCC/C2MR/CH4FM:0x0
STM32WL5x_CM4/IPCC/C2MR/CH5FM:0x0
STM32WL5x_CM4/IPCC/C2MR/CH6FM:0x0
STM32WL5x_CM4/IPCC/C2SCR:0x0
STM32WL5x_CM4/IPCC/C2SCR/CH1C:0x0
STM32WL5x_CM4/IPCC/C2SCR/CH2C:0x0
STM32WL5x_CM4/IPCC/C2SCR/CH3C:0x0
STM32WL5x_CM4/IPCC/C2SCR/CH4C:0x0
STM32WL5x_CM4/IPCC/C2SCR/CH5C:0x0
STM32WL5x_CM4/IPCC/C2SCR/CH6C:0x0
STM32WL5x_CM4/IPCC/C2SCR/CH1S:0x0
STM32WL5x_CM4/IPCC/C2SCR/CH2S:0x0
STM32WL5x_CM4/IPCC/C2SCR/CH3S:0x0
STM32WL5x_CM4/IPCC/C2SCR/CH4S:0x0
STM32WL5x_CM4/IPCC/C2SCR/CH5S:0x0
STM32WL5x_CM4/IPCC/C2SCR/CH6S:0x0
STM32WL5x_CM4/IPCC/C2TOC1SR:0x0
STM32WL5x_CM4/IPCC/C2TOC1SR/CH1F:0x0
STM32WL5x_CM4/IPCC/C2TOC1SR/CH2F:0x0
STM32WL5x_CM4/IPCC/C2TOC1SR/CH3F:0x0
STM32WL5x_CM4/IPCC/C2TOC1SR/CH4F:0x0
STM32WL5x_CM4/IPCC/C2TOC1SR/CH5F:0x0
STM32WL5x_CM4/IPCC/C2TOC1SR/CH6F:0x0
STM32WL5x_CM4/IPCC/HWCFGR:0x0
STM32WL5x_CM4/IPCC/HWCFGR/CHANNELS:0x0
STM32WL5x_CM4/IPCC/VERR:0x0
STM32WL5x_CM4/IPCC/VERR/MINREV:0x0
STM32WL5x_CM4/IPCC/VERR/MAJREV:0x0
STM32WL5x_CM4/IPCC/IPIDR:0x0
STM32WL5x_CM4/IPCC/IPIDR/ID:0x0
STM32WL5x_CM4/IPCC/SIDR:0x0
STM32WL5x_CM4/IPCC/SIDR/SID:0x0
STM32WL5x_CM4/IWDG/KR:null
STM32WL5x_CM4/IWDG/KR/KEY:null
STM32WL5x_CM4/IWDG/PR:0x0
STM32WL5x_CM4/IWDG/PR/PR:0x0
STM32WL5x_CM4/IWDG/RLR:0xfff
STM32WL5x_CM4/IWDG/RLR/RL:0xfff
STM32WL5x_CM4/IWDG/SR:0x0
STM32WL5x_CM4/IWDG/SR/WVU:0x0
STM32WL5x_CM4/IWDG/SR/RVU:0x0
STM32WL5x_CM4/IWDG/SR/PVU:0x0
STM32WL5x_CM4/IWDG/WINR:0xfff
STM32WL5x_CM4/IWDG/WINR/WIN:0xfff
STM32WL5x_CM4/LPTIM1/ISR:0x0
STM32WL5x_CM4/LPTIM1/ISR/REPOK:0x0
STM32WL5x_CM4/LPTIM1/ISR/UE:0x0
STM32WL5x_CM4/LPTIM1/ISR/DOWN:0x0
STM32WL5x_CM4/LPTIM1/ISR/UP:0x0
STM32WL5x_CM4/LPTIM1/ISR/ARROK:0x0
STM32WL5x_CM4/LPTIM1/ISR/CMPOK:0x0
STM32WL5x_CM4/LPTIM1/ISR/EXTTRIG:0x0
STM32WL5x_CM4/LPTIM1/ISR/ARRM:0x0
STM32WL5x_CM4/LPTIM1/ISR/CMPM:0x0
STM32WL5x_CM4/LPTIM1/ICR:null
STM32WL5x_CM4/LPTIM1/ICR/REPOKCF:null
STM32WL5x_CM4/LPTIM1/ICR/UECF:null
STM32WL5x_CM4/LPTIM1/ICR/DOWNCF:null
STM32WL5x_CM4/LPTIM1/ICR/UPCF:null
STM32WL5x_CM4/LPTIM1/ICR/ARROKCF:null
STM32WL5x_CM4/LPTIM1/ICR/CMPOKCF:null
STM32WL5x_CM4/LPTIM1/ICR/EXTTRIGCF:null
STM32WL5x_CM4/LPTIM1/ICR/ARRMCF:null
STM32WL5x_CM4/LPTIM1/ICR/CMPMCF:null
STM32WL5x_CM4/LPTIM1/IER:0x0
STM32WL5x_CM4/LPTIM1/IER/REPOKIE:0x0
STM32WL5x_CM4/LPTIM1/IER/UEIE:0x0
STM32WL5x_CM4/LPTIM1/IER/DOWNIE:0x0
STM32WL5x_CM4/LPTIM1/IER/UPIE:0x0
STM32WL5x_CM4/LPTIM1/IER/ARROKIE:0x0
STM32WL5x_CM4/LPTIM1/IER/CMPOKIE:0x0
STM32WL5x_CM4/LPTIM1/IER/EXTTRIGIE:0x0
STM32WL5x_CM4/LPTIM1/IER/ARRMIE:0x0
STM32WL5x_CM4/LPTIM1/IER/CMPMIE:0x0
STM32WL5x_CM4/LPTIM1/CFGR:0x0
STM32WL5x_CM4/LPTIM1/CFGR/ENC:0x0
STM32WL5x_CM4/LPTIM1/CFGR/COUNTMODE:0x0
STM32WL5x_CM4/LPTIM1/CFGR/PRELOAD:0x0
STM32WL5x_CM4/LPTIM1/CFGR/WAVPOL:0x0
STM32WL5x_CM4/LPTIM1/CFGR/WAVE:0x0
STM32WL5x_CM4/LPTIM1/CFGR/TIMOUT:0x0
STM32WL5x_CM4/LPTIM1/CFGR/TRIGEN:0x0
STM32WL5x_CM4/LPTIM1/CFGR/TRIGSEL:0x0
STM32WL5x_CM4/LPTIM1/CFGR/PRESC:0x0
STM32WL5x_CM4/LPTIM1/CFGR/TRGFLT:0x0
STM32WL5x_CM4/LPTIM1/CFGR/CKFLT:0x0
STM32WL5x_CM4/LPTIM1/CFGR/CKPOL:0x0
STM32WL5x_CM4/LPTIM1/CFGR/CKSEL:0x0
STM32WL5x_CM4/LPTIM1/CR:0x0
STM32WL5x_CM4/LPTIM1/CR/RSTARE:0x0
STM32WL5x_CM4/LPTIM1/CR/COUNTRST:0x0
STM32WL5x_CM4/LPTIM1/CR/CNTSTRT:0x0
STM32WL5x_CM4/LPTIM1/CR/SNGSTRT:0x0
STM32WL5x_CM4/LPTIM1/CR/ENABLE:0x0
STM32WL5x_CM4/LPTIM1/CMP:0x0
STM32WL5x_CM4/LPTIM1/CMP/CMP:0x0
STM32WL5x_CM4/LPTIM1/ARR:0x0
STM32WL5x_CM4/LPTIM1/ARR/ARR:0x0
STM32WL5x_CM4/LPTIM1/CNT:0x0
STM32WL5x_CM4/LPTIM1/CNT/CNT:0x0
STM32WL5x_CM4/LPTIM1/LPTIM1_OR:0x0
STM32WL5x_CM4/LPTIM1/LPTIM1_OR/OR_1:0x0
STM32WL5x_CM4/LPTIM1/LPTIM1_OR/OR_0:0x0
STM32WL5x_CM4/LPTIM1/RCR:0x0
STM32WL5x_CM4/LPTIM1/RCR/REP:0x0
STM32WL5x_CM4/LPTIM2/ISR:0x0
STM32WL5x_CM4/LPTIM2/ISR/REPOK:0x0
STM32WL5x_CM4/LPTIM2/ISR/UE:0x0
STM32WL5x_CM4/LPTIM2/ISR/DOWN:0x0
STM32WL5x_CM4/LPTIM2/ISR/UP:0x0
STM32WL5x_CM4/LPTIM2/ISR/ARROK:0x0
STM32WL5x_CM4/LPTIM2/ISR/CMPOK:0x0
STM32WL5x_CM4/LPTIM2/ISR/EXTTRIG:0x0
STM32WL5x_CM4/LPTIM2/ISR/ARRM:0x0
STM32WL5x_CM4/LPTIM2/ISR/CMPM:0x0
STM32WL5x_CM4/LPTIM2/ICR:null
STM32WL5x_CM4/LPTIM2/ICR/REPOKCF:null
STM32WL5x_CM4/LPTIM2/ICR/UECF:null
STM32WL5x_CM4/LPTIM2/ICR/DOWNCF:null
STM32WL5x_CM4/LPTIM2/ICR/UPCF:null
STM32WL5x_CM4/LPTIM2/ICR/ARROKCF:null
STM32WL5x_CM4/LPTIM2/ICR/CMPOKCF:null
STM32WL5x_CM4/LPTIM2/ICR/EXTTRIGCF:null
STM32WL5x_CM4/LPTIM2/ICR/ARRMCF:null
STM32WL5x_CM4/LPTIM2/ICR/CMPMCF:null
STM32WL5x_CM4/LPTIM2/IER:0x0
STM32WL5x_CM4/LPTIM2/IER/REPOKIE:0x0
STM32WL5x_CM4/LPTIM2/IER/UEIE:0x0
STM32WL5x_CM4/LPTIM2/IER/DOWNIE:0x0
STM32WL5x_CM4/LPTIM2/IER/UPIE:0x0
STM32WL5x_CM4/LPTIM2/IER/ARROKIE:0x0
STM32WL5x_CM4/LPTIM2/IER/CMPOKIE:0x0
STM32WL5x_CM4/LPTIM2/IER/EXTTRIGIE:0x0
STM32WL5x_CM4/LPTIM2/IER/ARRMIE:0x0
STM32WL5x_CM4/LPTIM2/IER/CMPMIE:0x0
STM32WL5x_CM4/LPTIM2/CFGR:0x0
STM32WL5x_CM4/LPTIM2/CFGR/ENC:0x0
STM32WL5x_CM4/LPTIM2/CFGR/COUNTMODE:0x0
STM32WL5x_CM4/LPTIM2/CFGR/PRELOAD:0x0
STM32WL5x_CM4/LPTIM2/CFGR/WAVPOL:0x0
STM32WL5x_CM4/LPTIM2/CFGR/WAVE:0x0
STM32WL5x_CM4/LPTIM2/CFGR/TIMOUT:0x0
STM32WL5x_CM4/LPTIM2/CFGR/TRIGEN:0x0
STM32WL5x_CM4/LPTIM2/CFGR/TRIGSEL:0x0
STM32WL5x_CM4/LPTIM2/CFGR/PRESC:0x0
STM32WL5x_CM4/LPTIM2/CFGR/TRGFLT:0x0
STM32WL5x_CM4/LPTIM2/CFGR/CKFLT:0x0
STM32WL5x_CM4/LPTIM2/CFGR/CKPOL:0x0
STM32WL5x_CM4/LPTIM2/CFGR/CKSEL:0x0
STM32WL5x_CM4/LPTIM2/CR:0x0
STM32WL5x_CM4/LPTIM2/CR/RSTARE:0x0
STM32WL5x_CM4/LPTIM2/CR/COUNTRST:0x0
STM32WL5x_CM4/LPTIM2/CR/CNTSTRT:0x0
STM32WL5x_CM4/LPTIM2/CR/SNGSTRT:0x0
STM32WL5x_CM4/LPTIM2/CR/ENABLE:0x0
STM32WL5x_CM4/LPTIM2/CMP:0x0
STM32WL5x_CM4/LPTIM2/CMP/CMP:0x0
STM32WL5x_CM4/LPTIM2/ARR:0x0
STM32WL5x_CM4/LPTIM2/ARR/ARR:0x0
STM32WL5x_CM4/LPTIM2/CNT:0x0
STM32WL5x_CM4/LPTIM2/CNT/CNT:0x0
STM32WL5x_CM4/LPTIM2/LPTIM2_OR:0x0
STM32WL5x_CM4/LPTIM2/LPTIM2_OR/OR_1:0x0
STM32WL5x_CM4/LPTIM2/LPTIM2_OR/OR_0:0x0
STM32WL5x_CM4/LPTIM2/RCR:0x0
STM32WL5x_CM4/LPTIM2/RCR/REP:0x0
STM32WL5x_CM4/LPTIM3/ISR:0x0
STM32WL5x_CM4/LPTIM3/ISR/REPOK:0x0
STM32WL5x_CM4/LPTIM3/ISR/UE:0x0
STM32WL5x_CM4/LPTIM3/ISR/DOWN:0x0
STM32WL5x_CM4/LPTIM3/ISR/UP:0x0
STM32WL5x_CM4/LPTIM3/ISR/ARROK:0x0
STM32WL5x_CM4/LPTIM3/ISR/CMPOK:0x0
STM32WL5x_CM4/LPTIM3/ISR/EXTTRIG:0x0
STM32WL5x_CM4/LPTIM3/ISR/ARRM:0x0
STM32WL5x_CM4/LPTIM3/ISR/CMPM:0x0
STM32WL5x_CM4/LPTIM3/ICR:null
STM32WL5x_CM4/LPTIM3/ICR/REPOKCF:null
STM32WL5x_CM4/LPTIM3/ICR/UECF:null
STM32WL5x_CM4/LPTIM3/ICR/DOWNCF:null
STM32WL5x_CM4/LPTIM3/ICR/UPCF:null
STM32WL5x_CM4/LPTIM3/ICR/ARROKCF:null
STM32WL5x_CM4/LPTIM3/ICR/CMPOKCF:null
STM32WL5x_CM4/LPTIM3/ICR/EXTTRIGCF:null
STM32WL5x_CM4/LPTIM3/ICR/ARRMCF:null
STM32WL5x_CM4/LPTIM3/ICR/CMPMCF:null
STM32WL5x_CM4/LPTIM3/IER:0x0
STM32WL5x_CM4/LPTIM3/IER/REPOKIE:0x0
STM32WL5x_CM4/LPTIM3/IER/UEIE:0x0
STM32WL5x_CM4/LPTIM3/IER/DOWNIE:0x0
STM32WL5x_CM4/LPTIM3/IER/UPIE:0x0
STM32WL5x_CM4/LPTIM3/IER/ARROKIE:0x0
STM32WL5x_CM4/LPTIM3/IER/CMPOKIE:0x0
STM32WL5x_CM4/LPTIM3/IER/EXTTRIGIE:0x0
STM32WL5x_CM4/LPTIM3/IER/ARRMIE:0x0
STM32WL5x_CM4/LPTIM3/IER/CMPMIE:0x0
STM32WL5x_CM4/LPTIM3/CFGR:0x0
STM32WL5x_CM4/LPTIM3/CFGR/ENC:0x0
STM32WL5x_CM4/LPTIM3/CFGR/COUNTMODE:0x0
STM32WL5x_CM4/LPTIM3/CFGR/PRELOAD:0x0
STM32WL5x_CM4/LPTIM3/CFGR/WAVPOL:0x0
STM32WL5x_CM4/LPTIM3/CFGR/WAVE:0x0
STM32WL5x_CM4/LPTIM3/CFGR/TIMOUT:0x0
STM32WL5x_CM4/LPTIM3/CFGR/TRIGEN:0x0
STM32WL5x_CM4/LPTIM3/CFGR/TRIGSEL:0x0
STM32WL5x_CM4/LPTIM3/CFGR/PRESC:0x0
STM32WL5x_CM4/LPTIM3/CFGR/TRGFLT:0x0
STM32WL5x_CM4/LPTIM3/CFGR/CKFLT:0x0
STM32WL5x_CM4/LPTIM3/CFGR/CKPOL:0x0
STM32WL5x_CM4/LPTIM3/CFGR/CKSEL:0x0
STM32WL5x_CM4/LPTIM3/CR:0x0
STM32WL5x_CM4/LPTIM3/CR/RSTARE:0x0
STM32WL5x_CM4/LPTIM3/CR/COUNTRST:0x0
STM32WL5x_CM4/LPTIM3/CR/CNTSTRT:0x0
STM32WL5x_CM4/LPTIM3/CR/SNGSTRT:0x0
STM32WL5x_CM4/LPTIM3/CR/ENABLE:0x0
STM32WL5x_CM4/LPTIM3/CMP:0x0
STM32WL5x_CM4/LPTIM3/CMP/CMP:0x0
STM32WL5x_CM4/LPTIM3/ARR:0x0
STM32WL5x_CM4/LPTIM3/ARR/ARR:0x0
STM32WL5x_CM4/LPTIM3/CNT:0x0
STM32WL5x_CM4/LPTIM3/CNT/CNT:0x0
STM32WL5x_CM4/LPTIM3/LPTIM3_OR:0x0
STM32WL5x_CM4/LPTIM3/LPTIM3_OR/OR_1:0x0
STM32WL5x_CM4/LPTIM3/LPTIM3_OR/OR_0:0x0
STM32WL5x_CM4/LPTIM3/RCR:0x0
STM32WL5x_CM4/LPTIM3/RCR/REP:0x0
STM32WL5x_CM4/LPUART/CR1_enabled:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/RXFFIE:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/TXFEIE:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/FIFOEN:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/M1:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/DEAT:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/DEDT:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/CMIE:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/MME:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/M0:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/WAKE:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/PCE:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/PS:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/PEIE:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/TXFNFIE:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/TCIE:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/RXNEIE:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/IDLEIE:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/TE:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/RE:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/UESM:0x0
STM32WL5x_CM4/LPUART/CR1_enabled/UE:0x0
STM32WL5x_CM4/LPUART/CR1_disabled:0x0
STM32WL5x_CM4/LPUART/CR1_disabled/FIFOEN:0x0
STM32WL5x_CM4/LPUART/CR1_disabled/M1:0x0
STM32WL5x_CM4/LPUART/CR1_disabled/DEAT:0x0
STM32WL5x_CM4/LPUART/CR1_disabled/DEDT:0x0
STM32WL5x_CM4/LPUART/CR1_disabled/CMIE:0x0
STM32WL5x_CM4/LPUART/CR1_disabled/MME:0x0
STM32WL5x_CM4/LPUART/CR1_disabled/M0:0x0
STM32WL5x_CM4/LPUART/CR1_disabled/WAKE:0x0
STM32WL5x_CM4/LPUART/CR1_disabled/PCE:0x0
STM32WL5x_CM4/LPUART/CR1_disabled/PS:0x0
STM32WL5x_CM4/LPUART/CR1_disabled/PEIE:0x0
STM32WL5x_CM4/LPUART/CR1_disabled/TXEIE:0x0
STM32WL5x_CM4/LPUART/CR1_disabled/TCIE:0x0
STM32WL5x_CM4/LPUART/CR1_disabled/RXFNEIE:0x0
STM32WL5x_CM4/LPUART/CR1_disabled/IDLEIE:0x0
STM32WL5x_CM4/LPUART/CR1_disabled/TE:0x0
STM32WL5x_CM4/LPUART/CR1_disabled/RE:0x0
STM32WL5x_CM4/LPUART/CR1_disabled/UESM:0x0
STM32WL5x_CM4/LPUART/CR1_disabled/UE:0x0
STM32WL5x_CM4/LPUART/CR2:0x0
STM32WL5x_CM4/LPUART/CR2/ADD:0x0
STM32WL5x_CM4/LPUART/CR2/MSBFIRST:0x0
STM32WL5x_CM4/LPUART/CR2/DATAINV:0x0
STM32WL5x_CM4/LPUART/CR2/TXINV:0x0
STM32WL5x_CM4/LPUART/CR2/RXINV:0x0
STM32WL5x_CM4/LPUART/CR2/SWAP:0x0
STM32WL5x_CM4/LPUART/CR2/STOP:0x0
STM32WL5x_CM4/LPUART/CR2/ADDM7:0x0
STM32WL5x_CM4/LPUART/CR3:0x0
STM32WL5x_CM4/LPUART/CR3/TXFTCFG:0x0
STM32WL5x_CM4/LPUART/CR3/RXFTIE:0x0
STM32WL5x_CM4/LPUART/CR3/RXFTCFG:0x0
STM32WL5x_CM4/LPUART/CR3/TXFTIE:0x0
STM32WL5x_CM4/LPUART/CR3/WUFIE:0x0
STM32WL5x_CM4/LPUART/CR3/WUS:0x0
STM32WL5x_CM4/LPUART/CR3/DEP:0x0
STM32WL5x_CM4/LPUART/CR3/DEM:0x0
STM32WL5x_CM4/LPUART/CR3/DDRE:0x0
STM32WL5x_CM4/LPUART/CR3/OVRDIS:0x0
STM32WL5x_CM4/LPUART/CR3/CTSIE:0x0
STM32WL5x_CM4/LPUART/CR3/CTSE:0x0
STM32WL5x_CM4/LPUART/CR3/RTSE:0x0
STM32WL5x_CM4/LPUART/CR3/DMAT:0x0
STM32WL5x_CM4/LPUART/CR3/DMAR:0x0
STM32WL5x_CM4/LPUART/CR3/HDSEL:0x0
STM32WL5x_CM4/LPUART/CR3/EIE:0x0
STM32WL5x_CM4/LPUART/BRR:0x0
STM32WL5x_CM4/LPUART/BRR/BRR:0x0
STM32WL5x_CM4/LPUART/RQR:null
STM32WL5x_CM4/LPUART/RQR/TXFRQ:null
STM32WL5x_CM4/LPUART/RQR/RXFRQ:null
STM32WL5x_CM4/LPUART/RQR/MMRQ:null
STM32WL5x_CM4/LPUART/RQR/SBKRQ:null
STM32WL5x_CM4/LPUART/ISR_enabled:0xc0
STM32WL5x_CM4/LPUART/ISR_enabled/TXFT:0x0
STM32WL5x_CM4/LPUART/ISR_enabled/RXFT:0x0
STM32WL5x_CM4/LPUART/ISR_enabled/RXFF:0x0
STM32WL5x_CM4/LPUART/ISR_enabled/TXFE:0x0
STM32WL5x_CM4/LPUART/ISR_enabled/REACK:0x0
STM32WL5x_CM4/LPUART/ISR_enabled/TEACK:0x0
STM32WL5x_CM4/LPUART/ISR_enabled/WUF:0x0
STM32WL5x_CM4/LPUART/ISR_enabled/RWU:0x0
STM32WL5x_CM4/LPUART/ISR_enabled/SBKF:0x0
STM32WL5x_CM4/LPUART/ISR_enabled/CMF:0x0
STM32WL5x_CM4/LPUART/ISR_enabled/BUSY:0x0
STM32WL5x_CM4/LPUART/ISR_enabled/CTS:0x0
STM32WL5x_CM4/LPUART/ISR_enabled/CTSIF:0x0
STM32WL5x_CM4/LPUART/ISR_enabled/TXFNF:0x1
STM32WL5x_CM4/LPUART/ISR_enabled/TC:0x1
STM32WL5x_CM4/LPUART/ISR_enabled/RXFNE:0x0
STM32WL5x_CM4/LPUART/ISR_enabled/IDLE:0x0
STM32WL5x_CM4/LPUART/ISR_enabled/ORE:0x0
STM32WL5x_CM4/LPUART/ISR_enabled/NE:0x0
STM32WL5x_CM4/LPUART/ISR_enabled/FE:0x0
STM32WL5x_CM4/LPUART/ISR_enabled/PE:0x0
STM32WL5x_CM4/LPUART/ISR_disabled:0xc0
STM32WL5x_CM4/LPUART/ISR_disabled/REACK:0x0
STM32WL5x_CM4/LPUART/ISR_disabled/TEACK:0x0
STM32WL5x_CM4/LPUART/ISR_disabled/WUF:0x0
STM32WL5x_CM4/LPUART/ISR_disabled/RWU:0x0
STM32WL5x_CM4/LPUART/ISR_disabled/SBKF:0x0
STM32WL5x_CM4/LPUART/ISR_disabled/CMF:0x0
STM32WL5x_CM4/LPUART/ISR_disabled/BUSY:0x0
STM32WL5x_CM4/LPUART/ISR_disabled/CTS:0x0
STM32WL5x_CM4/LPUART/ISR_disabled/CTSIF:0x0
STM32WL5x_CM4/LPUART/ISR_disabled/TXE:0x1
STM32WL5x_CM4/LPUART/ISR_disabled/TC:0x1
STM32WL5x_CM4/LPUART/ISR_disabled/RXFNE:0x0
STM32WL5x_CM4/LPUART/ISR_disabled/IDLE:0x0
STM32WL5x_CM4/LPUART/ISR_disabled/ORE:0x0
STM32WL5x_CM4/LPUART/ISR_disabled/NE:0x0
STM32WL5x_CM4/LPUART/ISR_disabled/FE:0x0
STM32WL5x_CM4/LPUART/ISR_disabled/PE:0x0
STM32WL5x_CM4/LPUART/ICR:null
STM32WL5x_CM4/LPUART/ICR/WUCF:null
STM32WL5x_CM4/LPUART/ICR/CMCF:null
STM32WL5x_CM4/LPUART/ICR/CTSCF:null
STM32WL5x_CM4/LPUART/ICR/TCCF:null
STM32WL5x_CM4/LPUART/ICR/IDLECF:null
STM32WL5x_CM4/LPUART/ICR/ORECF:null
STM32WL5x_CM4/LPUART/ICR/NECF:null
STM32WL5x_CM4/LPUART/ICR/FECF:null
STM32WL5x_CM4/LPUART/ICR/PECF:null
STM32WL5x_CM4/LPUART/RDR:0x0
STM32WL5x_CM4/LPUART/RDR/RDR:0x0
STM32WL5x_CM4/LPUART/TDR:0x0
STM32WL5x_CM4/LPUART/TDR/TDR:0x0
STM32WL5x_CM4/LPUART/PRESC:0x0
STM32WL5x_CM4/LPUART/PRESC/PRESCALER:0x0
STM32WL5x_CM4/MPU/MPU_TYPER:0x800
STM32WL5x_CM4/MPU/MPU_TYPER/SEPARATE:0x0
STM32WL5x_CM4/MPU/MPU_TYPER/DREGION:0x8
STM32WL5x_CM4/MPU/MPU_TYPER/IREGION:0x0
STM32WL5x_CM4/MPU/MPU_CTRL:0x0
STM32WL5x_CM4/MPU/MPU_CTRL/ENABLE:0x0
STM32WL5x_CM4/MPU/MPU_CTRL/HFNMIENA:0x0
STM32WL5x_CM4/MPU/MPU_CTRL/PRIVDEFENA:0x0
STM32WL5x_CM4/MPU/MPU_RNR:0x0
STM32WL5x_CM4/MPU/MPU_RNR/REGION:0x0
STM32WL5x_CM4/MPU/MPU_RBAR:0x0
STM32WL5x_CM4/MPU/MPU_RBAR/REGION:0x0
STM32WL5x_CM4/MPU/MPU_RBAR/VALID:0x0
STM32WL5x_CM4/MPU/MPU_RBAR/ADDR:0x0
STM32WL5x_CM4/MPU/MPU_RASR:0x0
STM32WL5x_CM4/MPU/MPU_RASR/ENABLE:0x0
STM32WL5x_CM4/MPU/MPU_RASR/SIZE:0x0
STM32WL5x_CM4/MPU/MPU_RASR/SRD:0x0
STM32WL5x_CM4/MPU/MPU_RASR/B:0x0
STM32WL5x_CM4/MPU/MPU_RASR/C:0x0
STM32WL5x_CM4/MPU/MPU_RASR/S:0x0
STM32WL5x_CM4/MPU/MPU_RASR/TEX:0x0
STM32WL5x_CM4/MPU/MPU_RASR/AP:0x0
STM32WL5x_CM4/MPU/MPU_RASR/XN:0x0
STM32WL5x_CM4/NVIC/ISER0:0x0
STM32WL5x_CM4/NVIC/ISER0/SETENA:0x0
STM32WL5x_CM4/NVIC/ISER1:0x0
STM32WL5x_CM4/NVIC/ISER1/SETENA:0x0
STM32WL5x_CM4/NVIC/ICER0:0x0
STM32WL5x_CM4/NVIC/ICER0/CLRENA:0x0
STM32WL5x_CM4/NVIC/ICER1:0x0
STM32WL5x_CM4/NVIC/ICER1/CLRENA:0x0
STM32WL5x_CM4/NVIC/ISPR0:0x0
STM32WL5x_CM4/NVIC/ISPR0/SETPEND:0x0
STM32WL5x_CM4/NVIC/ISPR1:0x0
STM32WL5x_CM4/NVIC/ISPR1/SETPEND:0x0
STM32WL5x_CM4/NVIC/ICPR0:0x0
STM32WL5x_CM4/NVIC/ICPR0/CLRPEND:0x0
STM32WL5x_CM4/NVIC/ICPR1:0x0
STM32WL5x_CM4/NVIC/ICPR1/CLRPEND:0x0
STM32WL5x_CM4/NVIC/IABR0:0x0
STM32WL5x_CM4/NVIC/IABR0/ACTIVE:0x0
STM32WL5x_CM4/NVIC/IABR1:0x0
STM32WL5x_CM4/NVIC/IABR1/ACTIVE:0x0
STM32WL5x_CM4/NVIC/IPR0:0x0
STM32WL5x_CM4/NVIC/IPR0/IPR_N0:0x0
STM32WL5x_CM4/NVIC/IPR0/IPR_N1:0x0
STM32WL5x_CM4/NVIC/IPR0/IPR_N2:0x0
STM32WL5x_CM4/NVIC/IPR0/IPR_N3:0x0
STM32WL5x_CM4/NVIC/IPR1:0x0
STM32WL5x_CM4/NVIC/IPR1/IPR_N0:0x0
STM32WL5x_CM4/NVIC/IPR1/IPR_N1:0x0
STM32WL5x_CM4/NVIC/IPR1/IPR_N2:0x0
STM32WL5x_CM4/NVIC/IPR1/IPR_N3:0x0
STM32WL5x_CM4/NVIC/IPR2:0x0
STM32WL5x_CM4/NVIC/IPR2/IPR_N0:0x0
STM32WL5x_CM4/NVIC/IPR2/IPR_N1:0x0
STM32WL5x_CM4/NVIC/IPR2/IPR_N2:0x0
STM32WL5x_CM4/NVIC/IPR2/IPR_N3:0x0
STM32WL5x_CM4/NVIC/IPR3:0x0
STM32WL5x_CM4/NVIC/IPR3/IPR_N0:0x0
STM32WL5x_CM4/NVIC/IPR3/IPR_N1:0x0
STM32WL5x_CM4/NVIC/IPR3/IPR_N2:0x0
STM32WL5x_CM4/NVIC/IPR3/IPR_N3:0x0
STM32WL5x_CM4/NVIC/IPR4:0x0
STM32WL5x_CM4/NVIC/IPR4/IPR_N0:0x0
STM32WL5x_CM4/NVIC/IPR4/IPR_N1:0x0
STM32WL5x_CM4/NVIC/IPR4/IPR_N2:0x0
STM32WL5x_CM4/NVIC/IPR4/IPR_N3:0x0
STM32WL5x_CM4/NVIC/IPR5:0x0
STM32WL5x_CM4/NVIC/IPR5/IPR_N0:0x0
STM32WL5x_CM4/NVIC/IPR5/IPR_N1:0x0
STM32WL5x_CM4/NVIC/IPR5/IPR_N2:0x0
STM32WL5x_CM4/NVIC/IPR5/IPR_N3:0x0
STM32WL5x_CM4/NVIC/IPR6:0x0
STM32WL5x_CM4/NVIC/IPR6/IPR_N0:0x0
STM32WL5x_CM4/NVIC/IPR6/IPR_N1:0x0
STM32WL5x_CM4/NVIC/IPR6/IPR_N2:0x0
STM32WL5x_CM4/NVIC/IPR6/IPR_N3:0x0
STM32WL5x_CM4/NVIC/IPR7:0x0
STM32WL5x_CM4/NVIC/IPR7/IPR_N0:0x0
STM32WL5x_CM4/NVIC/IPR7/IPR_N1:0x0
STM32WL5x_CM4/NVIC/IPR7/IPR_N2:0x0
STM32WL5x_CM4/NVIC/IPR7/IPR_N3:0x0
STM32WL5x_CM4/NVIC/IPR8:0x0
STM32WL5x_CM4/NVIC/IPR8/IPR_N0:0x0
STM32WL5x_CM4/NVIC/IPR8/IPR_N1:0x0
STM32WL5x_CM4/NVIC/IPR8/IPR_N2:0x0
STM32WL5x_CM4/NVIC/IPR8/IPR_N3:0x0
STM32WL5x_CM4/NVIC/IPR9:0x0
STM32WL5x_CM4/NVIC/IPR9/IPR_N0:0x0
STM32WL5x_CM4/NVIC/IPR9/IPR_N1:0x0
STM32WL5x_CM4/NVIC/IPR9/IPR_N2:0x0
STM32WL5x_CM4/NVIC/IPR9/IPR_N3:0x0
STM32WL5x_CM4/NVIC/IPR10:0x0
STM32WL5x_CM4/NVIC/IPR10/IPR_N0:0x0
STM32WL5x_CM4/NVIC/IPR10/IPR_N1:0x0
STM32WL5x_CM4/NVIC/IPR10/IPR_N2:0x0
STM32WL5x_CM4/NVIC/IPR10/IPR_N3:0x0
STM32WL5x_CM4/NVIC/IPR11:0x0
STM32WL5x_CM4/NVIC/IPR11/IPR_N0:0x0
STM32WL5x_CM4/NVIC/IPR11/IPR_N1:0x0
STM32WL5x_CM4/NVIC/IPR11/IPR_N2:0x0
STM32WL5x_CM4/NVIC/IPR11/IPR_N3:0x0
STM32WL5x_CM4/NVIC/IPR12:0x0
STM32WL5x_CM4/NVIC/IPR12/IPR_N0:0x0
STM32WL5x_CM4/NVIC/IPR12/IPR_N1:0x0
STM32WL5x_CM4/NVIC/IPR12/IPR_N2:0x0
STM32WL5x_CM4/NVIC/IPR12/IPR_N3:0x0
STM32WL5x_CM4/NVIC/IPR13:0x0
STM32WL5x_CM4/NVIC/IPR13/IPR_N0:0x0
STM32WL5x_CM4/NVIC/IPR13/IPR_N1:0x0
STM32WL5x_CM4/NVIC/IPR13/IPR_N2:0x0
STM32WL5x_CM4/NVIC/IPR13/IPR_N3:0x0
STM32WL5x_CM4/NVIC/IPR14:0x0
STM32WL5x_CM4/NVIC/IPR14/IPR_N0:0x0
STM32WL5x_CM4/NVIC/IPR14/IPR_N1:0x0
STM32WL5x_CM4/NVIC/IPR14/IPR_N2:0x0
STM32WL5x_CM4/NVIC/IPR14/IPR_N3:0x0
STM32WL5x_CM4/NVIC/IPR15:0x0
STM32WL5x_CM4/NVIC/IPR15/IPR_N0:0x0
STM32WL5x_CM4/NVIC/IPR15/IPR_N1:0x0
STM32WL5x_CM4/NVIC/IPR15/IPR_N2:0x0
STM32WL5x_CM4/NVIC/IPR15/IPR_N3:0x0
STM32WL5x_CM4/NVIC/IPR16:0x0
STM32WL5x_CM4/NVIC/IPR16/IPR_N0:0x0
STM32WL5x_CM4/NVIC/IPR16/IPR_N1:0x0
STM32WL5x_CM4/NVIC/IPR16/IPR_N2:0x0
STM32WL5x_CM4/NVIC/IPR16/IPR_N3:0x0
STM32WL5x_CM4/NVIC/IPR17:0x0
STM32WL5x_CM4/NVIC/IPR17/IPR_N0:0x0
STM32WL5x_CM4/NVIC/IPR17/IPR_N1:0x0
STM32WL5x_CM4/NVIC/IPR17/IPR_N2:0x0
STM32WL5x_CM4/NVIC/IPR17/IPR_N3:0x0
STM32WL5x_CM4/NVIC_STIR/STIR:0x0
STM32WL5x_CM4/NVIC_STIR/STIR/INTID:0x0
STM32WL5x_CM4/PKA/CR:0x0
STM32WL5x_CM4/PKA/CR/ADDRERRIE:0x0
STM32WL5x_CM4/PKA/CR/RAMERRIE:0x0
STM32WL5x_CM4/PKA/CR/PROCENDIE:0x0
STM32WL5x_CM4/PKA/CR/MODE:0x0
STM32WL5x_CM4/PKA/CR/START:0x0
STM32WL5x_CM4/PKA/CR/EN:0x0
STM32WL5x_CM4/PKA/SR:0x0
STM32WL5x_CM4/PKA/SR/ADDRERRF:0x0
STM32WL5x_CM4/PKA/SR/RAMERRF:0x0
STM32WL5x_CM4/PKA/SR/PROCENDF:0x0
STM32WL5x_CM4/PKA/SR/BUSY:0x0
STM32WL5x_CM4/PKA/CLRFR:null
STM32WL5x_CM4/PKA/CLRFR/ADDRERRFC:null
STM32WL5x_CM4/PKA/CLRFR/RAMERRFC:null
STM32WL5x_CM4/PKA/CLRFR/PROCENDFC:null
STM32WL5x_CM4/PWR/CR1:0x500
STM32WL5x_CM4/PWR/CR1/LPR:0x0
STM32WL5x_CM4/PWR/CR1/VOS:0x2
STM32WL5x_CM4/PWR/CR1/DBP:0x1
STM32WL5x_CM4/PWR/CR1/FPDS:0x0
STM32WL5x_CM4/PWR/CR1/FPDR:0x0
STM32WL5x_CM4/PWR/CR1/SUBGHZSPINSSSEL:0x0
STM32WL5x_CM4/PWR/CR1/LPMS:0x0
STM32WL5x_CM4/PWR/CR2:0x0
STM32WL5x_CM4/PWR/CR2/PVME3:0x0
STM32WL5x_CM4/PWR/CR2/PLS:0x0
STM32WL5x_CM4/PWR/CR2/PVDE:0x0
STM32WL5x_CM4/PWR/CR3:0x8000
STM32WL5x_CM4/PWR/CR3/EIWUL:0x1
STM32WL5x_CM4/PWR/CR3/EC2H:0x0
STM32WL5x_CM4/PWR/CR3/EWRFIRQ:0x0
STM32WL5x_CM4/PWR/CR3/EWRFBUSY:0x0
STM32WL5x_CM4/PWR/CR3/APC:0x0
STM32WL5x_CM4/PWR/CR3/RRS:0x0
STM32WL5x_CM4/PWR/CR3/EWPVD:0x0
STM32WL5x_CM4/PWR/CR3/EULPEN:0x0
STM32WL5x_CM4/PWR/CR3/EWUP3:0x0
STM32WL5x_CM4/PWR/CR3/EWUP2:0x0
STM32WL5x_CM4/PWR/CR3/EWUP1:0x0
STM32WL5x_CM4/PWR/CR4:0x0
STM32WL5x_CM4/PWR/CR4/C2BOOT:0x0
STM32WL5x_CM4/PWR/CR4/WRFBUSYP:0x0
STM32WL5x_CM4/PWR/CR4/VBRS:0x0
STM32WL5x_CM4/PWR/CR4/VBE:0x0
STM32WL5x_CM4/PWR/CR4/WP3:0x0
STM32WL5x_CM4/PWR/CR4/WP2:0x0
STM32WL5x_CM4/PWR/CR4/WP1:0x0
STM32WL5x_CM4/PWR/SR1:0x0
STM32WL5x_CM4/PWR/SR1/WUFI:0x0
STM32WL5x_CM4/PWR/SR1/C2HF:0x0
STM32WL5x_CM4/PWR/SR1/WRFBUSYF:0x0
STM32WL5x_CM4/PWR/SR1/WPVDF:0x0
STM32WL5x_CM4/PWR/SR1/WUF3:0x0
STM32WL5x_CM4/PWR/SR1/WUF2:0x0
STM32WL5x_CM4/PWR/SR1/WUF1:0x0
STM32WL5x_CM4/PWR/SR2:0x1f7
STM32WL5x_CM4/PWR/SR2/PVMO3:0x0
STM32WL5x_CM4/PWR/SR2/PVDO:0x0
STM32WL5x_CM4/PWR/SR2/VOSF:0x0
STM32WL5x_CM4/PWR/SR2/REGLPF:0x0
STM32WL5x_CM4/PWR/SR2/REGLPS:0x1
STM32WL5x_CM4/PWR/SR2/FLASHRDY:0x1
STM32WL5x_CM4/PWR/SR2/REGMRS:0x1
STM32WL5x_CM4/PWR/SR2/RFEOLF:0x1
STM32WL5x_CM4/PWR/SR2/LDORDY:0x1
STM32WL5x_CM4/PWR/SR2/SMPSRDY:0x0
STM32WL5x_CM4/PWR/SR2/RFBUSYMS:0x1
STM32WL5x_CM4/PWR/SR2/RFBUSYS:0x1
STM32WL5x_CM4/PWR/SR2/C2BOOTS:0x1
STM32WL5x_CM4/PWR/SCR:null
STM32WL5x_CM4/PWR/SCR/CC2HF:null
STM32WL5x_CM4/PWR/SCR/CWRFBUSYF:null
STM32WL5x_CM4/PWR/SCR/CWPVDF:null
STM32WL5x_CM4/PWR/SCR/CWUF3:null
STM32WL5x_CM4/PWR/SCR/CWUF2:null
STM32WL5x_CM4/PWR/SCR/CWUF1:null
STM32WL5x_CM4/PWR/CR5:0x0
STM32WL5x_CM4/PWR/CR5/SMPSEN:0x0
STM32WL5x_CM4/PWR/CR5/RFEOLEN:0x0
STM32WL5x_CM4/PWR/PUCRA:0x0
STM32WL5x_CM4/PWR/PUCRA/PU15:0x0
STM32WL5x_CM4/PWR/PUCRA/PU14:0x0
STM32WL5x_CM4/PWR/PUCRA/PU13:0x0
STM32WL5x_CM4/PWR/PUCRA/PU12:0x0
STM32WL5x_CM4/PWR/PUCRA/PU11:0x0
STM32WL5x_CM4/PWR/PUCRA/PU10:0x0
STM32WL5x_CM4/PWR/PUCRA/PU9:0x0
STM32WL5x_CM4/PWR/PUCRA/PU8:0x0
STM32WL5x_CM4/PWR/PUCRA/PU7:0x0
STM32WL5x_CM4/PWR/PUCRA/PU6:0x0
STM32WL5x_CM4/PWR/PUCRA/PU5:0x0
STM32WL5x_CM4/PWR/PUCRA/PU4:0x0
STM32WL5x_CM4/PWR/PUCRA/PU3:0x0
STM32WL5x_CM4/PWR/PUCRA/PU2:0x0
STM32WL5x_CM4/PWR/PUCRA/PU1:0x0
STM32WL5x_CM4/PWR/PUCRA/PU0:0x0
STM32WL5x_CM4/PWR/PDCRA:0x0
STM32WL5x_CM4/PWR/PDCRA/PD15:0x0
STM32WL5x_CM4/PWR/PDCRA/PD14:0x0
STM32WL5x_CM4/PWR/PDCRA/PD13:0x0
STM32WL5x_CM4/PWR/PDCRA/PD12:0x0
STM32WL5x_CM4/PWR/PDCRA/PD11:0x0
STM32WL5x_CM4/PWR/PDCRA/PD10:0x0
STM32WL5x_CM4/PWR/PDCRA/PD9:0x0
STM32WL5x_CM4/PWR/PDCRA/PD8:0x0
STM32WL5x_CM4/PWR/PDCRA/PD7:0x0
STM32WL5x_CM4/PWR/PDCRA/PD6:0x0
STM32WL5x_CM4/PWR/PDCRA/PD5:0x0
STM32WL5x_CM4/PWR/PDCRA/PD4:0x0
STM32WL5x_CM4/PWR/PDCRA/PD3:0x0
STM32WL5x_CM4/PWR/PDCRA/PD2:0x0
STM32WL5x_CM4/PWR/PDCRA/PD1:0x0
STM32WL5x_CM4/PWR/PDCRA/PD0:0x0
STM32WL5x_CM4/PWR/PUCRB:0x0
STM32WL5x_CM4/PWR/PUCRB/PU15:0x0
STM32WL5x_CM4/PWR/PUCRB/PU14:0x0
STM32WL5x_CM4/PWR/PUCRB/PU13:0x0
STM32WL5x_CM4/PWR/PUCRB/PU12:0x0
STM32WL5x_CM4/PWR/PUCRB/PU11:0x0
STM32WL5x_CM4/PWR/PUCRB/PU10:0x0
STM32WL5x_CM4/PWR/PUCRB/PU9:0x0
STM32WL5x_CM4/PWR/PUCRB/PU8:0x0
STM32WL5x_CM4/PWR/PUCRB/PU7:0x0
STM32WL5x_CM4/PWR/PUCRB/PU6:0x0
STM32WL5x_CM4/PWR/PUCRB/PU5:0x0
STM32WL5x_CM4/PWR/PUCRB/PU4:0x0
STM32WL5x_CM4/PWR/PUCRB/PU3:0x0
STM32WL5x_CM4/PWR/PUCRB/PU2:0x0
STM32WL5x_CM4/PWR/PUCRB/PU1:0x0
STM32WL5x_CM4/PWR/PUCRB/PU0:0x0
STM32WL5x_CM4/PWR/PDCRB:0x0
STM32WL5x_CM4/PWR/PDCRB/PD15:0x0
STM32WL5x_CM4/PWR/PDCRB/PD14:0x0
STM32WL5x_CM4/PWR/PDCRB/PD13:0x0
STM32WL5x_CM4/PWR/PDCRB/PD12:0x0
STM32WL5x_CM4/PWR/PDCRB/PD11:0x0
STM32WL5x_CM4/PWR/PDCRB/PD10:0x0
STM32WL5x_CM4/PWR/PDCRB/PD9:0x0
STM32WL5x_CM4/PWR/PDCRB/PD8:0x0
STM32WL5x_CM4/PWR/PDCRB/PD7:0x0
STM32WL5x_CM4/PWR/PDCRB/PD6:0x0
STM32WL5x_CM4/PWR/PDCRB/PD5:0x0
STM32WL5x_CM4/PWR/PDCRB/PD4:0x0
STM32WL5x_CM4/PWR/PDCRB/PD3:0x0
STM32WL5x_CM4/PWR/PDCRB/PD2:0x0
STM32WL5x_CM4/PWR/PDCRB/PD1:0x0
STM32WL5x_CM4/PWR/PDCRB/PD0:0x0
STM32WL5x_CM4/PWR/PUCRC:0x0
STM32WL5x_CM4/PWR/PUCRC/PU15:0x0
STM32WL5x_CM4/PWR/PUCRC/PU14:0x0
STM32WL5x_CM4/PWR/PUCRC/PU13:0x0
STM32WL5x_CM4/PWR/PUCRC/PU2:0x0
STM32WL5x_CM4/PWR/PUCRC/PU1:0x0
STM32WL5x_CM4/PWR/PUCRC/PU0:0x0
STM32WL5x_CM4/PWR/PUCRC/PU3:0x0
STM32WL5x_CM4/PWR/PUCRC/PU4:0x0
STM32WL5x_CM4/PWR/PUCRC/PU5:0x0
STM32WL5x_CM4/PWR/PUCRC/PU6:0x0
STM32WL5x_CM4/PWR/PDCRC:0x0
STM32WL5x_CM4/PWR/PDCRC/PD15:0x0
STM32WL5x_CM4/PWR/PDCRC/PD14:0x0
STM32WL5x_CM4/PWR/PDCRC/PD13:0x0
STM32WL5x_CM4/PWR/PDCRC/PD2:0x0
STM32WL5x_CM4/PWR/PDCRC/PD1:0x0
STM32WL5x_CM4/PWR/PDCRC/PD0:0x0
STM32WL5x_CM4/PWR/PDCRC/PD3:0x0
STM32WL5x_CM4/PWR/PDCRC/PD4:0x0
STM32WL5x_CM4/PWR/PDCRC/PD5:0x0
STM32WL5x_CM4/PWR/PDCRC/PD6:0x0
STM32WL5x_CM4/PWR/PUCRH:0x0
STM32WL5x_CM4/PWR/PUCRH/PU3:0x0
STM32WL5x_CM4/PWR/PDCRH:0x0
STM32WL5x_CM4/PWR/PDCRH/PD3:0x0
STM32WL5x_CM4/PWR/C2CR1:0x7
STM32WL5x_CM4/PWR/C2CR1/FPDS:0x0
STM32WL5x_CM4/PWR/C2CR1/FPDR:0x0
STM32WL5x_CM4/PWR/C2CR1/LPMS:0x7
STM32WL5x_CM4/PWR/C2CR3:0x0
STM32WL5x_CM4/PWR/C2CR3/EIWUL:0x0
STM32WL5x_CM4/PWR/C2CR3/EWRFIRQ:0x0
STM32WL5x_CM4/PWR/C2CR3/EWRFBUSY:0x0
STM32WL5x_CM4/PWR/C2CR3/APC:0x0
STM32WL5x_CM4/PWR/C2CR3/EWPVD:0x0
STM32WL5x_CM4/PWR/C2CR3/EWUP3:0x0
STM32WL5x_CM4/PWR/C2CR3/EWUP2:0x0
STM32WL5x_CM4/PWR/C2CR3/EWUP1:0x0
STM32WL5x_CM4/PWR/EXTSCR:0xa400
STM32WL5x_CM4/PWR/EXTSCR/C2DS:0x1
STM32WL5x_CM4/PWR/EXTSCR/C1DS:0x0
STM32WL5x_CM4/PWR/EXTSCR/C2STOPF:0x1
STM32WL5x_CM4/PWR/EXTSCR/C2STOP2F:0x0
STM32WL5x_CM4/PWR/EXTSCR/C2SBF:0x0
STM32WL5x_CM4/PWR/EXTSCR/C1STOPF:0x1
STM32WL5x_CM4/PWR/EXTSCR/C1STOP2F:0x0
STM32WL5x_CM4/PWR/EXTSCR/C1SBF:0x0
STM32WL5x_CM4/PWR/EXTSCR/C2CSSF:0x0
STM32WL5x_CM4/PWR/EXTSCR/C1CSSF:0x0
STM32WL5x_CM4/PWR/SECCFGR:0x0
STM32WL5x_CM4/PWR/SECCFGR/C2EWILA:0x0
STM32WL5x_CM4/PWR/SUBGHZSPICR:0x8000
STM32WL5x_CM4/PWR/SUBGHZSPICR/NSS:0x1
STM32WL5x_CM4/PWR/RSSCMDR:0x0
STM32WL5x_CM4/PWR/RSSCMDR/RSSCMD:0x0
STM32WL5x_CM4/RCC/CR:0x563
STM32WL5x_CM4/RCC/CR/PLLRDY:0x0
STM32WL5x_CM4/RCC/CR/PLLON:0x0
STM32WL5x_CM4/RCC/CR/HSEBYPPWR:0x0
STM32WL5x_CM4/RCC/CR/HSEPRE:0x0
STM32WL5x_CM4/RCC/CR/CSSON:0x0
STM32WL5x_CM4/RCC/CR/HSERDY:0x0
STM32WL5x_CM4/RCC/CR/HSEON:0x0
STM32WL5x_CM4/RCC/CR/HSIKERDY:0x0
STM32WL5x_CM4/RCC/CR/HSIASFS:0x0
STM32WL5x_CM4/RCC/CR/HSIRDY:0x1
STM32WL5x_CM4/RCC/CR/HSIKERON:0x0
STM32WL5x_CM4/RCC/CR/HSION:0x1
STM32WL5x_CM4/RCC/CR/MSIRANGE:0x6
STM32WL5x_CM4/RCC/CR/MSIRGSEL:0x0
STM32WL5x_CM4/RCC/CR/MSIPLLEN:0x0
STM32WL5x_CM4/RCC/CR/MSIRDY:0x1
STM32WL5x_CM4/RCC/CR/MSION:0x1
STM32WL5x_CM4/RCC/ICSCR:0x408d0089
STM32WL5x_CM4/RCC/ICSCR/HSITRIM:0x40
STM32WL5x_CM4/RCC/ICSCR/HSICAL:0x8d
STM32WL5x_CM4/RCC/ICSCR/MSITRIM:0x0
STM32WL5x_CM4/RCC/ICSCR/MSICAL:0x89
STM32WL5x_CM4/RCC/CFGR:0x70005
STM32WL5x_CM4/RCC/CFGR/MCOPRE:0x0
STM32WL5x_CM4/RCC/CFGR/MCOSEL:0x0
STM32WL5x_CM4/RCC/CFGR/PPRE2F:0x1
STM32WL5x_CM4/RCC/CFGR/PPRE1F:0x1
STM32WL5x_CM4/RCC/CFGR/HPREF:0x1
STM32WL5x_CM4/RCC/CFGR/STOPWUCK:0x0
STM32WL5x_CM4/RCC/CFGR/PPRE2:0x0
STM32WL5x_CM4/RCC/CFGR/PPRE1:0x0
STM32WL5x_CM4/RCC/CFGR/HPRE:0x0
STM32WL5x_CM4/RCC/CFGR/SWS:0x1
STM32WL5x_CM4/RCC/CFGR/SW:0x1
STM32WL5x_CM4/RCC/PLLCFGR:0x22040100
STM32WL5x_CM4/RCC/PLLCFGR/PLLR:0x1
STM32WL5x_CM4/RCC/PLLCFGR/PLLREN:0x0
STM32WL5x_CM4/RCC/PLLCFGR/PLLQ:0x1
STM32WL5x_CM4/RCC/PLLCFGR/PLLQEN:0x0
STM32WL5x_CM4/RCC/PLLCFGR/PLLP:0x2
STM32WL5x_CM4/RCC/PLLCFGR/PLLPEN:0x0
STM32WL5x_CM4/RCC/PLLCFGR/PLLN:0x1
STM32WL5x_CM4/RCC/PLLCFGR/PLLM:0x0
STM32WL5x_CM4/RCC/PLLCFGR/PLLSRC:0x0
STM32WL5x_CM4/RCC/CIER:0x0
STM32WL5x_CM4/RCC/CIER/LSECSSIE:0x0
STM32WL5x_CM4/RCC/CIER/PLLRDYIE:0x0
STM32WL5x_CM4/RCC/CIER/HSERDYIE:0x0
STM32WL5x_CM4/RCC/CIER/HSIRDYIE:0x0
STM32WL5x_CM4/RCC/CIER/MSIRDYIE:0x0
STM32WL5x_CM4/RCC/CIER/LSERDYIE:0x0
STM32WL5x_CM4/RCC/CIER/LSIRDYIE:0x0
STM32WL5x_CM4/RCC/CIFR:0x0
STM32WL5x_CM4/RCC/CIFR/LSECSSF:0x0
STM32WL5x_CM4/RCC/CIFR/CSSF:0x0
STM32WL5x_CM4/RCC/CIFR/PLLRDYF:0x0
STM32WL5x_CM4/RCC/CIFR/HSERDYF:0x0
STM32WL5x_CM4/RCC/CIFR/HSIRDYF:0x0
STM32WL5x_CM4/RCC/CIFR/MSIRDYF:0x0
STM32WL5x_CM4/RCC/CIFR/LSERDYF:0x0
STM32WL5x_CM4/RCC/CIFR/LSIRDYF:0x0
STM32WL5x_CM4/RCC/CICR:null
STM32WL5x_CM4/RCC/CICR/LSECSSC:null
STM32WL5x_CM4/RCC/CICR/CSSC:null
STM32WL5x_CM4/RCC/CICR/PLLRDYC:null
STM32WL5x_CM4/RCC/CICR/HSERDYC:null
STM32WL5x_CM4/RCC/CICR/HSIRDYC:null
STM32WL5x_CM4/RCC/CICR/MSIRDYC:null
STM32WL5x_CM4/RCC/CICR/LSERDYC:null
STM32WL5x_CM4/RCC/CICR/LSIRDYC:null
STM32WL5x_CM4/RCC/AHB1RSTR:0x0
STM32WL5x_CM4/RCC/AHB1RSTR/CRCRST:0x0
STM32WL5x_CM4/RCC/AHB1RSTR/DMAMUX1RST:0x0
STM32WL5x_CM4/RCC/AHB1RSTR/DMA2RST:0x0
STM32WL5x_CM4/RCC/AHB1RSTR/DMA1RST:0x0
STM32WL5x_CM4/RCC/AHB2RSTR:0x0
STM32WL5x_CM4/RCC/AHB2RSTR/GPIOHRST:0x0
STM32WL5x_CM4/RCC/AHB2RSTR/GPIOCRST:0x0
STM32WL5x_CM4/RCC/AHB2RSTR/GPIOBRST:0x0
STM32WL5x_CM4/RCC/AHB2RSTR/GPIOARST:0x0
STM32WL5x_CM4/RCC/AHB3RSTR:0x0
STM32WL5x_CM4/RCC/AHB3RSTR/FLASHRST:0x0
STM32WL5x_CM4/RCC/AHB3RSTR/IPCCRST:0x0
STM32WL5x_CM4/RCC/AHB3RSTR/HSEMRST:0x0
STM32WL5x_CM4/RCC/AHB3RSTR/RNGRST:0x0
STM32WL5x_CM4/RCC/AHB3RSTR/AESRST:0x0
STM32WL5x_CM4/RCC/AHB3RSTR/PKARST:0x0
STM32WL5x_CM4/RCC/APB1RSTR1:0x0
STM32WL5x_CM4/RCC/APB1RSTR1/LPTIM1RST:0x0
STM32WL5x_CM4/RCC/APB1RSTR1/DACRST:0x0
STM32WL5x_CM4/RCC/APB1RSTR1/I2C3RST:0x0
STM32WL5x_CM4/RCC/APB1RSTR1/I2C2RST:0x0
STM32WL5x_CM4/RCC/APB1RSTR1/I2C1RST:0x0
STM32WL5x_CM4/RCC/APB1RSTR1/USART2RST:0x0
STM32WL5x_CM4/RCC/APB1RSTR1/SPI2S2RST:0x0
STM32WL5x_CM4/RCC/APB1RSTR1/TIM2RST:0x0
STM32WL5x_CM4/RCC/APB1RSTR2:0x0
STM32WL5x_CM4/RCC/APB1RSTR2/LPTIM3RST:0x0
STM32WL5x_CM4/RCC/APB1RSTR2/LPTIM2RST:0x0
STM32WL5x_CM4/RCC/APB1RSTR2/LPUART1RST:0x0
STM32WL5x_CM4/RCC/APB2RSTR:0x0
STM32WL5x_CM4/RCC/APB2RSTR/TIM17RST:0x0
STM32WL5x_CM4/RCC/APB2RSTR/TIM16RST:0x0
STM32WL5x_CM4/RCC/APB2RSTR/USART1RST:0x0
STM32WL5x_CM4/RCC/APB2RSTR/SPI1RST:0x0
STM32WL5x_CM4/RCC/APB2RSTR/TIM1RST:0x0
STM32WL5x_CM4/RCC/APB2RSTR/ADCRST:0x0
STM32WL5x_CM4/RCC/APB3RSTR:0x0
STM32WL5x_CM4/RCC/APB3RSTR/SUBGHZSPIRST:0x0
STM32WL5x_CM4/RCC/AHB1ENR:0x0
STM32WL5x_CM4/RCC/AHB1ENR/CRCEN:0x0
STM32WL5x_CM4/RCC/AHB1ENR/DMAMUX1EN:0x0
STM32WL5x_CM4/RCC/AHB1ENR/DMA2EN:0x0
STM32WL5x_CM4/RCC/AHB1ENR/DMA1EN:0x0
STM32WL5x_CM4/RCC/AHB2ENR:0x3
STM32WL5x_CM4/RCC/AHB2ENR/GPIOHEN:0x0
STM32WL5x_CM4/RCC/AHB2ENR/GPIOCEN:0x0
STM32WL5x_CM4/RCC/AHB2ENR/GPIOBEN:0x1
STM32WL5x_CM4/RCC/AHB2ENR/GPIOAEN:0x1
STM32WL5x_CM4/RCC/AHB3ENR:0x2080000
STM32WL5x_CM4/RCC/AHB3ENR/FLASHEN:0x1
STM32WL5x_CM4/RCC/AHB3ENR/IPCCEN:0x0
STM32WL5x_CM4/RCC/AHB3ENR/HSEMEN:0x1
STM32WL5x_CM4/RCC/AHB3ENR/RNGEN:0x0
STM32WL5x_CM4/RCC/AHB3ENR/AESEN:0x0
STM32WL5x_CM4/RCC/AHB3ENR/PKAEN:0x0
STM32WL5x_CM4/RCC/APB1ENR1:0x400
STM32WL5x_CM4/RCC/APB1ENR1/LPTIM1EN:0x0
STM32WL5x_CM4/RCC/APB1ENR1/DAC1EN:0x0
STM32WL5x_CM4/RCC/APB1ENR1/I2C3EN:0x0
STM32WL5x_CM4/RCC/APB1ENR1/I2C2EN:0x0
STM32WL5x_CM4/RCC/APB1ENR1/I2C1EN:0x0
STM32WL5x_CM4/RCC/APB1ENR1/USART2EN:0x0
STM32WL5x_CM4/RCC/APB1ENR1/SPI2S2EN:0x0
STM32WL5x_CM4/RCC/APB1ENR1/WWDGEN:0x0
STM32WL5x_CM4/RCC/APB1ENR1/RTCAPBEN:0x1
STM32WL5x_CM4/RCC/APB1ENR1/TIM2EN:0x0
STM32WL5x_CM4/RCC/APB1ENR2:0x0
STM32WL5x_CM4/RCC/APB1ENR2/LPTIM3EN:0x0
STM32WL5x_CM4/RCC/APB1ENR2/LPTIM2EN:0x0
STM32WL5x_CM4/RCC/APB1ENR2/LPUART1EN:0x0
STM32WL5x_CM4/RCC/APB2ENR:0x5800
STM32WL5x_CM4/RCC/APB2ENR/TIM17EN:0x0
STM32WL5x_CM4/RCC/APB2ENR/TIM16EN:0x0
STM32WL5x_CM4/RCC/APB2ENR/USART1EN:0x1
STM32WL5x_CM4/RCC/APB2ENR/SPI1EN:0x1
STM32WL5x_CM4/RCC/APB2ENR/TIM1EN:0x1
STM32WL5x_CM4/RCC/APB2ENR/ADCEN:0x0
STM32WL5x_CM4/RCC/APB3ENR:0x0
STM32WL5x_CM4/RCC/APB3ENR/SUBGHZSPIEN:0x0
STM32WL5x_CM4/RCC/AHB1SMENR:0x1007
STM32WL5x_CM4/RCC/AHB1SMENR/CRCSMEN:0x1
STM32WL5x_CM4/RCC/AHB1SMENR/DMAMUX1SMEN:0x1
STM32WL5x_CM4/RCC/AHB1SMENR/DMA2SMEN:0x1
STM32WL5x_CM4/RCC/AHB1SMENR/DMA1SMEN:0x1
STM32WL5x_CM4/RCC/AHB2SMENR:0x87
STM32WL5x_CM4/RCC/AHB2SMENR/GPIOHSMEN:0x1
STM32WL5x_CM4/RCC/AHB2SMENR/GPIOCSMEN:0x1
STM32WL5x_CM4/RCC/AHB2SMENR/GPIOBSMEN:0x1
STM32WL5x_CM4/RCC/AHB2SMENR/GPIOASMEN:0x1
STM32WL5x_CM4/RCC/AHB3SMENR:0x3870000
STM32WL5x_CM4/RCC/AHB3SMENR/FLASHSMEN:0x1
STM32WL5x_CM4/RCC/AHB3SMENR/SRAM2SMEN:0x1
STM32WL5x_CM4/RCC/AHB3SMENR/SRAM1SMEN:0x1
STM32WL5x_CM4/RCC/AHB3SMENR/RNGSMEN:0x1
STM32WL5x_CM4/RCC/AHB3SMENR/AESSMEN:0x1
STM32WL5x_CM4/RCC/AHB3SMENR/PKASMEN:0x1
STM32WL5x_CM4/RCC/APB1SMENR1:0xa0e24c01
STM32WL5x_CM4/RCC/APB1SMENR1/LPTIM1SMEN:0x1
STM32WL5x_CM4/RCC/APB1SMENR1/DACSMEN:0x1
STM32WL5x_CM4/RCC/APB1SMENR1/I2C3SMEN:0x1
STM32WL5x_CM4/RCC/APB1SMENR1/I2C2SMEN:0x1
STM32WL5x_CM4/RCC/APB1SMENR1/I2C1SMEN:0x1
STM32WL5x_CM4/RCC/APB1SMENR1/USART2SMEN:0x1
STM32WL5x_CM4/RCC/APB1SMENR1/SPI2S2SMEN:0x1
STM32WL5x_CM4/RCC/APB1SMENR1/WWDGSMEN:0x1
STM32WL5x_CM4/RCC/APB1SMENR1/RTCAPBSMEN:0x1
STM32WL5x_CM4/RCC/APB1SMENR1/TIM2SMEN:0x1
STM32WL5x_CM4/RCC/APB1SMENR2:0x61
STM32WL5x_CM4/RCC/APB1SMENR2/LPTIM3SMEN:0x1
STM32WL5x_CM4/RCC/APB1SMENR2/LPTIM2SMEN:0x1
STM32WL5x_CM4/RCC/APB1SMENR2/LPUART1SMEN:0x1
STM32WL5x_CM4/RCC/APB2SMENR:0x65a00
STM32WL5x_CM4/RCC/APB2SMENR/TIM17SMEN:0x1
STM32WL5x_CM4/RCC/APB2SMENR/TIM16SMEN:0x1
STM32WL5x_CM4/RCC/APB2SMENR/USART1SMEN:0x1
STM32WL5x_CM4/RCC/APB2SMENR/SPI1SMEN:0x1
STM32WL5x_CM4/RCC/APB2SMENR/TIM1SMEN:0x1
STM32WL5x_CM4/RCC/APB2SMENR/ADCSMEN:0x1
STM32WL5x_CM4/RCC/APB3SMENR:0x1
STM32WL5x_CM4/RCC/APB3SMENR/SUBGHZSPISMEN:0x1
STM32WL5x_CM4/RCC/CCIPR:0x0
STM32WL5x_CM4/RCC/CCIPR/RNGSEL:0x0
STM32WL5x_CM4/RCC/CCIPR/ADCSEL:0x0
STM32WL5x_CM4/RCC/CCIPR/LPTIM3SEL:0x0
STM32WL5x_CM4/RCC/CCIPR/LPTIM2SEL:0x0
STM32WL5x_CM4/RCC/CCIPR/LPTIM1SEL:0x0
STM32WL5x_CM4/RCC/CCIPR/I2C3SEL:0x0
STM32WL5x_CM4/RCC/CCIPR/I2C2SEL:0x0
STM32WL5x_CM4/RCC/CCIPR/I2C1SEL:0x0
STM32WL5x_CM4/RCC/CCIPR/LPUART1SEL:0x0
STM32WL5x_CM4/RCC/CCIPR/SPI2S2SEL:0x0
STM32WL5x_CM4/RCC/CCIPR/USART2SEL:0x0
STM32WL5x_CM4/RCC/CCIPR/USART1SEL:0x0
STM32WL5x_CM4/RCC/BDCR:0x8a83
STM32WL5x_CM4/RCC/BDCR/LSCOSEL:0x0
STM32WL5x_CM4/RCC/BDCR/LSCOEN:0x0
STM32WL5x_CM4/RCC/BDCR/BDRST:0x0
STM32WL5x_CM4/RCC/BDCR/RTCEN:0x1
STM32WL5x_CM4/RCC/BDCR/LSESYSRDY:0x1
STM32WL5x_CM4/RCC/BDCR/RTCSEL:0x2
STM32WL5x_CM4/RCC/BDCR/LSESYSEN:0x1
STM32WL5x_CM4/RCC/BDCR/LSECSSD:0x0
STM32WL5x_CM4/RCC/BDCR/LSECSSON:0x0
STM32WL5x_CM4/RCC/BDCR/LSEDRV:0x0
STM32WL5x_CM4/RCC/BDCR/LSEBYP:0x0
STM32WL5x_CM4/RCC/BDCR/LSERDY:0x1
STM32WL5x_CM4/RCC/BDCR/LSEON:0x1
STM32WL5x_CM4/RCC/CSR:0x1c01c603
STM32WL5x_CM4/RCC/CSR/LPWRRSTF:0x0
STM32WL5x_CM4/RCC/CSR/WWDGRSTF:0x0
STM32WL5x_CM4/RCC/CSR/IWDGRSTF:0x0
STM32WL5x_CM4/RCC/CSR/SFTRSTF:0x1
STM32WL5x_CM4/RCC/CSR/BORRSTF:0x1
STM32WL5x_CM4/RCC/CSR/PINRSTF:0x1
STM32WL5x_CM4/RCC/CSR/OBLRSTF:0x0
STM32WL5x_CM4/RCC/CSR/RFILARSTF:0x0
STM32WL5x_CM4/RCC/CSR/RMVF:0x0
STM32WL5x_CM4/RCC/CSR/RFRST:0x1
STM32WL5x_CM4/RCC/CSR/RFRSTF:0x1
STM32WL5x_CM4/RCC/CSR/MSISRANGE:0x6
STM32WL5x_CM4/RCC/CSR/LSIPRE:0x0
STM32WL5x_CM4/RCC/CSR/LSIRDY:0x1
STM32WL5x_CM4/RCC/CSR/LSION:0x1
STM32WL5x_CM4/RCC/EXTCFGR:0x30000
STM32WL5x_CM4/RCC/EXTCFGR/C2HPREF:0x1
STM32WL5x_CM4/RCC/EXTCFGR/SHDHPREF:0x1
STM32WL5x_CM4/RCC/EXTCFGR/C2HPRE:0x0
STM32WL5x_CM4/RCC/EXTCFGR/SHDHPRE:0x0
STM32WL5x_CM4/RCC/C2AHB1ENR:0x0
STM32WL5x_CM4/RCC/C2AHB1ENR/CRCEN:0x0
STM32WL5x_CM4/RCC/C2AHB1ENR/DMAMUX1EN:0x0
STM32WL5x_CM4/RCC/C2AHB1ENR/DMA2EN:0x0
STM32WL5x_CM4/RCC/C2AHB1ENR/DMA1EN:0x0
STM32WL5x_CM4/RCC/C2AHB2ENR:0x0
STM32WL5x_CM4/RCC/C2AHB2ENR/GPIOHEN:0x0
STM32WL5x_CM4/RCC/C2AHB2ENR/GPIOCEN:0x0
STM32WL5x_CM4/RCC/C2AHB2ENR/GPIOBEN:0x0
STM32WL5x_CM4/RCC/C2AHB2ENR/GPIOAEN:0x0
STM32WL5x_CM4/RCC/C2AHB3ENR:0x2080000
STM32WL5x_CM4/RCC/C2AHB3ENR/FLASHEN:0x1
STM32WL5x_CM4/RCC/C2AHB3ENR/IPCCEN:0x0
STM32WL5x_CM4/RCC/C2AHB3ENR/HSEMEN:0x1
STM32WL5x_CM4/RCC/C2AHB3ENR/RNGEN:0x0
STM32WL5x_CM4/RCC/C2AHB3ENR/AESEN:0x0
STM32WL5x_CM4/RCC/C2AHB3ENR/PKAEN:0x0
STM32WL5x_CM4/RCC/C2APB1ENR1:0x0
STM32WL5x_CM4/RCC/C2APB1ENR1/LPTIM1EN:0x0
STM32WL5x_CM4/RCC/C2APB1ENR1/DAC1EN:0x0
STM32WL5x_CM4/RCC/C2APB1ENR1/I2C3EN:0x0
STM32WL5x_CM4/RCC/C2APB1ENR1/I2C2EN:0x0
STM32WL5x_CM4/RCC/C2APB1ENR1/I2C1EN:0x0
STM32WL5x_CM4/RCC/C2APB1ENR1/USART2EN:0x0
STM32WL5x_CM4/RCC/C2APB1ENR1/SPI2S2EN:0x0
STM32WL5x_CM4/RCC/C2APB1ENR1/RTCAPBEN:0x0
STM32WL5x_CM4/RCC/C2APB1ENR1/TIM2EN:0x0
STM32WL5x_CM4/RCC/C2APB1ENR2:0x0
STM32WL5x_CM4/RCC/C2APB1ENR2/LPTIM3EN:0x0
STM32WL5x_CM4/RCC/C2APB1ENR2/LPTIM2EN:0x0
STM32WL5x_CM4/RCC/C2APB1ENR2/LPUART1EN:0x0
STM32WL5x_CM4/RCC/C2APB2ENR:0x0
STM32WL5x_CM4/RCC/C2APB2ENR/TIM17EN:0x0
STM32WL5x_CM4/RCC/C2APB2ENR/TIM16EN:0x0
STM32WL5x_CM4/RCC/C2APB2ENR/USART1EN:0x0
STM32WL5x_CM4/RCC/C2APB2ENR/SPI1EN:0x0
STM32WL5x_CM4/RCC/C2APB2ENR/TIM1EN:0x0
STM32WL5x_CM4/RCC/C2APB2ENR/ADCEN:0x0
STM32WL5x_CM4/RCC/C2APB3ENR:0x0
STM32WL5x_CM4/RCC/C2APB3ENR/SUBGHZSPIEN:0x0
STM32WL5x_CM4/RCC/C2AHB1SMENR:0x1007
STM32WL5x_CM4/RCC/C2AHB1SMENR/CRCSMEN:0x1
STM32WL5x_CM4/RCC/C2AHB1SMENR/DMAMUX1SMEN:0x1
STM32WL5x_CM4/RCC/C2AHB1SMENR/DMA2SMEN:0x1
STM32WL5x_CM4/RCC/C2AHB1SMENR/DMA1SMEN:0x1
STM32WL5x_CM4/RCC/C2AHB2SMENR:0x87
STM32WL5x_CM4/RCC/C2AHB2SMENR/GPIOHSMEN:0x1
STM32WL5x_CM4/RCC/C2AHB2SMENR/GPIOCSMEN:0x1
STM32WL5x_CM4/RCC/C2AHB2SMENR/GPIOBSMEN:0x1
STM32WL5x_CM4/RCC/C2AHB2SMENR/GPIOASMEN:0x1
STM32WL5x_CM4/RCC/C2AHB3SMENR:0x3870000
STM32WL5x_CM4/RCC/C2AHB3SMENR/FLASHSMEN:0x1
STM32WL5x_CM4/RCC/C2AHB3SMENR/SRAM2SMEN:0x1
STM32WL5x_CM4/RCC/C2AHB3SMENR/SRAM1SMEN:0x1
STM32WL5x_CM4/RCC/C2AHB3SMENR/RNGSMEN:0x1
STM32WL5x_CM4/RCC/C2AHB3SMENR/AESSMEN:0x1
STM32WL5x_CM4/RCC/C2AHB3SMENR/PKASMEN:0x1
STM32WL5x_CM4/RCC/C2APB1SMENR1:0xa0e24401
STM32WL5x_CM4/RCC/C2APB1SMENR1/LPTIM1SMEN:0x1
STM32WL5x_CM4/RCC/C2APB1SMENR1/DAC1SMEN:0x1
STM32WL5x_CM4/RCC/C2APB1SMENR1/I2C3SMEN:0x1
STM32WL5x_CM4/RCC/C2APB1SMENR1/I2C2SMEN:0x1
STM32WL5x_CM4/RCC/C2APB1SMENR1/I2C1SMEN:0x1
STM32WL5x_CM4/RCC/C2APB1SMENR1/USART2SMEN:0x1
STM32WL5x_CM4/RCC/C2APB1SMENR1/SPI2S2SMEN:0x1
STM32WL5x_CM4/RCC/C2APB1SMENR1/RTCAPBSMEN:0x1
STM32WL5x_CM4/RCC/C2APB1SMENR1/TIM2SMEN:0x1
STM32WL5x_CM4/RCC/C2APB1SMENR2:0x61
STM32WL5x_CM4/RCC/C2APB1SMENR2/LPTIM3SMEN:0x1
STM32WL5x_CM4/RCC/C2APB1SMENR2/LPTIM2SMEN:0x1
STM32WL5x_CM4/RCC/C2APB1SMENR2/LPUART1SMEN:0x1
STM32WL5x_CM4/RCC/C2APB2SMENR:0x65a00
STM32WL5x_CM4/RCC/C2APB2SMENR/TIM17SMEN:0x1
STM32WL5x_CM4/RCC/C2APB2SMENR/TIM16SMEN:0x1
STM32WL5x_CM4/RCC/C2APB2SMENR/USART1SMEN:0x1
STM32WL5x_CM4/RCC/C2APB2SMENR/SPI1SMEN:0x1
STM32WL5x_CM4/RCC/C2APB2SMENR/TIM1SMEN:0x1
STM32WL5x_CM4/RCC/C2APB2SMENR/ADCSMEN:0x1
STM32WL5x_CM4/RCC/C2APB3SMENR:0x1
STM32WL5x_CM4/RCC/C2APB3SMENR/SUBGHZSPISMEN:0x1
STM32WL5x_CM4/RNG/CR:0x0
STM32WL5x_CM4/RNG/CR/RNGEN:0x0
STM32WL5x_CM4/RNG/CR/IE:0x0
STM32WL5x_CM4/RNG/CR/CED:0x0
STM32WL5x_CM4/RNG/CR/RNG_CONFIG3:0x0
STM32WL5x_CM4/RNG/CR/NISTC:0x0
STM32WL5x_CM4/RNG/CR/RNG_CONFIG2:0x0
STM32WL5x_CM4/RNG/CR/CLKDIV:0x0
STM32WL5x_CM4/RNG/CR/RNG_CONFIG1:0x0
STM32WL5x_CM4/RNG/CR/CONDRST:0x0
STM32WL5x_CM4/RNG/CR/CONFIGLOCK:0x0
STM32WL5x_CM4/RNG/SR:0x0
STM32WL5x_CM4/RNG/SR/SEIS:0x0
STM32WL5x_CM4/RNG/SR/CEIS:0x0
STM32WL5x_CM4/RNG/SR/SECS:0x0
STM32WL5x_CM4/RNG/SR/CECS:0x0
STM32WL5x_CM4/RNG/SR/DRDY:0x0
STM32WL5x_CM4/RNG/DR:0x0
STM32WL5x_CM4/RNG/DR/RNDATA:0x0
STM32WL5x_CM4/RNG/HTCR:0x0
STM32WL5x_CM4/RNG/HTCR/HTCFG:0x0
STM32WL5x_CM4/RTC/TR:0x0
STM32WL5x_CM4/RTC/TR/PM:0x0
STM32WL5x_CM4/RTC/TR/HT:0x0
STM32WL5x_CM4/RTC/TR/HU:0x0
STM32WL5x_CM4/RTC/TR/MNT:0x0
STM32WL5x_CM4/RTC/TR/MNU:0x0
STM32WL5x_CM4/RTC/TR/ST:0x0
STM32WL5x_CM4/RTC/TR/SU:0x0
STM32WL5x_CM4/RTC/DR:0x2101
STM32WL5x_CM4/RTC/DR/YT:0x0
STM32WL5x_CM4/RTC/DR/YU:0x0
STM32WL5x_CM4/RTC/DR/WDU:0x1
STM32WL5x_CM4/RTC/DR/MT:0x0
STM32WL5x_CM4/RTC/DR/MU:0x1
STM32WL5x_CM4/RTC/DR/DT:0x0
STM32WL5x_CM4/RTC/DR/DU:0x1
STM32WL5x_CM4/RTC/SSR:0xffffaaa1
STM32WL5x_CM4/RTC/SSR/SS:0xffffaaa1
STM32WL5x_CM4/RTC/ICSR:0x127
STM32WL5x_CM4/RTC/ICSR/RECALPF:0x0
STM32WL5x_CM4/RTC/ICSR/BCDU:0x0
STM32WL5x_CM4/RTC/ICSR/BIN:0x1
STM32WL5x_CM4/RTC/ICSR/INIT:0x0
STM32WL5x_CM4/RTC/ICSR/INITF:0x0
STM32WL5x_CM4/RTC/ICSR/RSF:0x1
STM32WL5x_CM4/RTC/ICSR/INITS:0x0
STM32WL5x_CM4/RTC/ICSR/SHPF:0x0
STM32WL5x_CM4/RTC/ICSR/WUTWF:0x1
STM32WL5x_CM4/RTC/PRER:0x7f0000
STM32WL5x_CM4/RTC/PRER/PREDIV_A:0x7f
STM32WL5x_CM4/RTC/PRER/PREDIV_S:0x0
STM32WL5x_CM4/RTC/WUTR:0xffff
STM32WL5x_CM4/RTC/WUTR/WUTOCLR:0x0
STM32WL5x_CM4/RTC/WUTR/WUT:0xffff
STM32WL5x_CM4/RTC/CR:0x40000000
STM32WL5x_CM4/RTC/CR/OUT2EN:0x0
STM32WL5x_CM4/RTC/CR/TAMPALRM_TYPE:0x1
STM32WL5x_CM4/RTC/CR/TAMPALRM_PU:0x0
STM32WL5x_CM4/RTC/CR/TAMPOE:0x0
STM32WL5x_CM4/RTC/CR/TAMPTS:0x0
STM32WL5x_CM4/RTC/CR/ITSE:0x0
STM32WL5x_CM4/RTC/CR/COE:0x0
STM32WL5x_CM4/RTC/CR/OSEL:0x0
STM32WL5x_CM4/RTC/CR/POL:0x0
STM32WL5x_CM4/RTC/CR/COSEL:0x0
STM32WL5x_CM4/RTC/CR/BKP:0x0
STM32WL5x_CM4/RTC/CR/SUB1H:0x0
STM32WL5x_CM4/RTC/CR/ADD1H:0x0
STM32WL5x_CM4/RTC/CR/TSIE:0x0
STM32WL5x_CM4/RTC/CR/WUTIE:0x0
STM32WL5x_CM4/RTC/CR/ALRBIE:0x0
STM32WL5x_CM4/RTC/CR/ALRAIE:0x0
STM32WL5x_CM4/RTC/CR/TSE:0x0
STM32WL5x_CM4/RTC/CR/WUTE:0x0
STM32WL5x_CM4/RTC/CR/ALRBE:0x0
STM32WL5x_CM4/RTC/CR/ALRAE:0x0
STM32WL5x_CM4/RTC/CR/SSRUIE:0x0
STM32WL5x_CM4/RTC/CR/FMT:0x0
STM32WL5x_CM4/RTC/CR/BYPSHAD:0x0
STM32WL5x_CM4/RTC/CR/REFCKON:0x0
STM32WL5x_CM4/RTC/CR/TSEDGE:0x0
STM32WL5x_CM4/RTC/CR/WUCKSEL:0x0
STM32WL5x_CM4/RTC/WPR:null
STM32WL5x_CM4/RTC/WPR/KEY:null
STM32WL5x_CM4/RTC/CALR:0x0
STM32WL5x_CM4/RTC/CALR/CALP:0x0
STM32WL5x_CM4/RTC/CALR/CALW8:0x0
STM32WL5x_CM4/RTC/CALR/CALW16:0x0
STM32WL5x_CM4/RTC/CALR/LPCAL:0x0
STM32WL5x_CM4/RTC/CALR/CALM:0x0
STM32WL5x_CM4/RTC/SHIFTR:null
STM32WL5x_CM4/RTC/SHIFTR/ADD1S:null
STM32WL5x_CM4/RTC/SHIFTR/SUBFS:null
STM32WL5x_CM4/RTC/TSTR:0x0
STM32WL5x_CM4/RTC/TSTR/PM:0x0
STM32WL5x_CM4/RTC/TSTR/HT:0x0
STM32WL5x_CM4/RTC/TSTR/HU:0x0
STM32WL5x_CM4/RTC/TSTR/MNT:0x0
STM32WL5x_CM4/RTC/TSTR/MNU:0x0
STM32WL5x_CM4/RTC/TSTR/ST:0x0
STM32WL5x_CM4/RTC/TSTR/SU:0x0
STM32WL5x_CM4/RTC/TSDR:0x0
STM32WL5x_CM4/RTC/TSDR/WDU:0x0
STM32WL5x_CM4/RTC/TSDR/MT:0x0
STM32WL5x_CM4/RTC/TSDR/MU:0x0
STM32WL5x_CM4/RTC/TSDR/DT:0x0
STM32WL5x_CM4/RTC/TSDR/DU:0x0
STM32WL5x_CM4/RTC/TSSSR:0x0
STM32WL5x_CM4/RTC/TSSSR/SS:0x0
STM32WL5x_CM4/RTC/ALRMAR:0x0
STM32WL5x_CM4/RTC/ALRMAR/MSK4:0x0
STM32WL5x_CM4/RTC/ALRMAR/WDSEL:0x0
STM32WL5x_CM4/RTC/ALRMAR/DT:0x0
STM32WL5x_CM4/RTC/ALRMAR/DU:0x0
STM32WL5x_CM4/RTC/ALRMAR/MSK3:0x0
STM32WL5x_CM4/RTC/ALRMAR/PM:0x0
STM32WL5x_CM4/RTC/ALRMAR/HT:0x0
STM32WL5x_CM4/RTC/ALRMAR/HU:0x0
STM32WL5x_CM4/RTC/ALRMAR/MSK2:0x0
STM32WL5x_CM4/RTC/ALRMAR/MNT:0x0
STM32WL5x_CM4/RTC/ALRMAR/MNU:0x0
STM32WL5x_CM4/RTC/ALRMAR/MSK1:0x0
STM32WL5x_CM4/RTC/ALRMAR/ST:0x0
STM32WL5x_CM4/RTC/ALRMAR/SU:0x0
STM32WL5x_CM4/RTC/ALRMASSR:0x0
STM32WL5x_CM4/RTC/ALRMASSR/SSCLR:0x0
STM32WL5x_CM4/RTC/ALRMASSR/MASKSS:0x0
STM32WL5x_CM4/RTC/ALRMASSR/SS:0x0
STM32WL5x_CM4/RTC/ALRMBR:0x0
STM32WL5x_CM4/RTC/ALRMBR/MSK4:0x0
STM32WL5x_CM4/RTC/ALRMBR/WDSEL:0x0
STM32WL5x_CM4/RTC/ALRMBR/DT:0x0
STM32WL5x_CM4/RTC/ALRMBR/DU:0x0
STM32WL5x_CM4/RTC/ALRMBR/MSK3:0x0
STM32WL5x_CM4/RTC/ALRMBR/PM:0x0
STM32WL5x_CM4/RTC/ALRMBR/HT:0x0
STM32WL5x_CM4/RTC/ALRMBR/HU:0x0
STM32WL5x_CM4/RTC/ALRMBR/MSK2:0x0
STM32WL5x_CM4/RTC/ALRMBR/MNT:0x0
STM32WL5x_CM4/RTC/ALRMBR/MNU:0x0
STM32WL5x_CM4/RTC/ALRMBR/MSK1:0x0
STM32WL5x_CM4/RTC/ALRMBR/ST:0x0
STM32WL5x_CM4/RTC/ALRMBR/SU:0x0
STM32WL5x_CM4/RTC/ALRMBSSR:0x0
STM32WL5x_CM4/RTC/ALRMBSSR/SSCLR:0x0
STM32WL5x_CM4/RTC/ALRMBSSR/MASKSS:0x0
STM32WL5x_CM4/RTC/ALRMBSSR/SS:0x0
STM32WL5x_CM4/RTC/SR:0x0
STM32WL5x_CM4/RTC/SR/SSRUF:0x0
STM32WL5x_CM4/RTC/SR/ITSF:0x0
STM32WL5x_CM4/RTC/SR/TSOVF:0x0
STM32WL5x_CM4/RTC/SR/TSF:0x0
STM32WL5x_CM4/RTC/SR/WUTF:0x0
STM32WL5x_CM4/RTC/SR/ALRBF:0x0
STM32WL5x_CM4/RTC/SR/ALRAF:0x0
STM32WL5x_CM4/RTC/MISR:0x0
STM32WL5x_CM4/RTC/MISR/SSRUMF:0x0
STM32WL5x_CM4/RTC/MISR/ITSMF:0x0
STM32WL5x_CM4/RTC/MISR/TSOVMF:0x0
STM32WL5x_CM4/RTC/MISR/TSMF:0x0
STM32WL5x_CM4/RTC/MISR/WUTMF:0x0
STM32WL5x_CM4/RTC/MISR/ALRBMF:0x0
STM32WL5x_CM4/RTC/MISR/ALRAMF:0x0
STM32WL5x_CM4/RTC/SCR:null
STM32WL5x_CM4/RTC/SCR/CSSRUF:null
STM32WL5x_CM4/RTC/SCR/CITSF:null
STM32WL5x_CM4/RTC/SCR/CTSOVF:null
STM32WL5x_CM4/RTC/SCR/CTSF:null
STM32WL5x_CM4/RTC/SCR/CWUTF:null
STM32WL5x_CM4/RTC/SCR/CALRBF:null
STM32WL5x_CM4/RTC/SCR/CALRAF:null
STM32WL5x_CM4/RTC/ALRABINR:0x0
STM32WL5x_CM4/RTC/ALRABINR/SS:0x0
STM32WL5x_CM4/RTC/ALRBBINR:0x0
STM32WL5x_CM4/RTC/ALRBBINR/SS:0x0
STM32WL5x_CM4/SCB/CPUID:0x410fc241
STM32WL5x_CM4/SCB/CPUID/Revision:0x1
STM32WL5x_CM4/SCB/CPUID/PartNo:0xc24
STM32WL5x_CM4/SCB/CPUID/Constant:0xf
STM32WL5x_CM4/SCB/CPUID/Variant:0x0
STM32WL5x_CM4/SCB/CPUID/Implementer:0x41
STM32WL5x_CM4/SCB/ICSR:0x0
STM32WL5x_CM4/SCB/ICSR/VECTACTIVE:0x0
STM32WL5x_CM4/SCB/ICSR/RETTOBASE:0x0
STM32WL5x_CM4/SCB/ICSR/VECTPENDING:0x0
STM32WL5x_CM4/SCB/ICSR/ISRPENDING:0x0
STM32WL5x_CM4/SCB/ICSR/PENDSTCLR:0x0
STM32WL5x_CM4/SCB/ICSR/PENDSTSET:0x0
STM32WL5x_CM4/SCB/ICSR/PENDSVCLR:0x0
STM32WL5x_CM4/SCB/ICSR/PENDSVSET:0x0
STM32WL5x_CM4/SCB/ICSR/NMIPENDSET:0x0
STM32WL5x_CM4/SCB/VTOR:0x0
STM32WL5x_CM4/SCB/VTOR/TBLOFF:0x0
STM32WL5x_CM4/SCB/AIRCR:0xfa050300
STM32WL5x_CM4/SCB/AIRCR/VECTRESET:0x0
STM32WL5x_CM4/SCB/AIRCR/VECTCLRACTIVE:0x0
STM32WL5x_CM4/SCB/AIRCR/SYSRESETREQ:0x0
STM32WL5x_CM4/SCB/AIRCR/PRIGROUP:0x3
STM32WL5x_CM4/SCB/AIRCR/ENDIANESS:0x0
STM32WL5x_CM4/SCB/AIRCR/VECTKEYSTAT:0xfa05
STM32WL5x_CM4/SCB/SCR:0x0
STM32WL5x_CM4/SCB/SCR/SLEEPONEXIT:0x0
STM32WL5x_CM4/SCB/SCR/SLEEPDEEP:0x0
STM32WL5x_CM4/SCB/SCR/SEVEONPEND:0x0
STM32WL5x_CM4/SCB/CCR:0x210
STM32WL5x_CM4/SCB/CCR/NONBASETHRDENA:0x0
STM32WL5x_CM4/SCB/CCR/USERSETMPEND:0x0
STM32WL5x_CM4/SCB/CCR/UNALIGN__TRP:0x0
STM32WL5x_CM4/SCB/CCR/DIV_0_TRP:0x1
STM32WL5x_CM4/SCB/CCR/BFHFNMIGN:0x0
STM32WL5x_CM4/SCB/CCR/STKALIGN:0x1
STM32WL5x_CM4/SCB/SHPR1:0x0
STM32WL5x_CM4/SCB/SHPR1/PRI_4:0x0
STM32WL5x_CM4/SCB/SHPR1/PRI_5:0x0
STM32WL5x_CM4/SCB/SHPR1/PRI_6:0x0
STM32WL5x_CM4/SCB/SHPR2:0x0
STM32WL5x_CM4/SCB/SHPR2/PRI_11:0x0
STM32WL5x_CM4/SCB/SHPR3:0x0
STM32WL5x_CM4/SCB/SHPR3/PRI_14:0x0
STM32WL5x_CM4/SCB/SHPR3/PRI_15:0x0
STM32WL5x_CM4/SCB/SHCSR:0x0
STM32WL5x_CM4/SCB/SHCSR/MEMFAULTACT:0x0
STM32WL5x_CM4/SCB/SHCSR/BUSFAULTACT:0x0
STM32WL5x_CM4/SCB/SHCSR/USGFAULTACT:0x0
STM32WL5x_CM4/SCB/SHCSR/SVCALLACT:0x0
STM32WL5x_CM4/SCB/SHCSR/MONITORACT:0x0
STM32WL5x_CM4/SCB/SHCSR/PENDSVACT:0x0
STM32WL5x_CM4/SCB/SHCSR/SYSTICKACT:0x0
STM32WL5x_CM4/SCB/SHCSR/USGFAULTPENDED:0x0
STM32WL5x_CM4/SCB/SHCSR/MEMFAULTPENDED:0x0
STM32WL5x_CM4/SCB/SHCSR/BUSFAULTPENDED:0x0
STM32WL5x_CM4/SCB/SHCSR/SVCALLPENDED:0x0
STM32WL5x_CM4/SCB/SHCSR/MEMFAULTENA:0x0
STM32WL5x_CM4/SCB/SHCSR/BUSFAULTENA:0x0
STM32WL5x_CM4/SCB/SHCSR/USGFAULTENA:0x0
STM32WL5x_CM4/SCB/CFSR_UFSR_BFSR_MMFSR:0x0
STM32WL5x_CM4/SCB/CFSR_UFSR_BFSR_MMFSR/IACCVIOL:0x0
STM32WL5x_CM4/SCB/CFSR_UFSR_BFSR_MMFSR/MUNSTKERR:0x0
STM32WL5x_CM4/SCB/CFSR_UFSR_BFSR_MMFSR/MSTKERR:0x0
STM32WL5x_CM4/SCB/CFSR_UFSR_BFSR_MMFSR/MLSPERR:0x0
STM32WL5x_CM4/SCB/CFSR_UFSR_BFSR_MMFSR/MMARVALID:0x0
STM32WL5x_CM4/SCB/CFSR_UFSR_BFSR_MMFSR/IBUSERR:0x0
STM32WL5x_CM4/SCB/CFSR_UFSR_BFSR_MMFSR/PRECISERR:0x0
STM32WL5x_CM4/SCB/CFSR_UFSR_BFSR_MMFSR/IMPRECISERR:0x0
STM32WL5x_CM4/SCB/CFSR_UFSR_BFSR_MMFSR/UNSTKERR:0x0
STM32WL5x_CM4/SCB/CFSR_UFSR_BFSR_MMFSR/STKERR:0x0
STM32WL5x_CM4/SCB/CFSR_UFSR_BFSR_MMFSR/LSPERR:0x0
STM32WL5x_CM4/SCB/CFSR_UFSR_BFSR_MMFSR/BFARVALID:0x0
STM32WL5x_CM4/SCB/CFSR_UFSR_BFSR_MMFSR/UNDEFINSTR:0x0
STM32WL5x_CM4/SCB/CFSR_UFSR_BFSR_MMFSR/INVSTATE:0x0
STM32WL5x_CM4/SCB/CFSR_UFSR_BFSR_MMFSR/INVPC:0x0
STM32WL5x_CM4/SCB/CFSR_UFSR_BFSR_MMFSR/NOCP:0x0
STM32WL5x_CM4/SCB/CFSR_UFSR_BFSR_MMFSR/UNALIGNED:0x0
STM32WL5x_CM4/SCB/CFSR_UFSR_BFSR_MMFSR/DIVBYZERO:0x0
STM32WL5x_CM4/SCB/HFSR:0x0
STM32WL5x_CM4/SCB/HFSR/VECTTBL:0x0
STM32WL5x_CM4/SCB/HFSR/FORCED:0x0
STM32WL5x_CM4/SCB/HFSR/DEBUG_VT:0x0
STM32WL5x_CM4/SCB/MMFAR:0xe000edf8
STM32WL5x_CM4/SCB/MMFAR/MMFAR:0xe000edf8
STM32WL5x_CM4/SCB/BFAR:0xe000edf8
STM32WL5x_CM4/SCB/BFAR/BFAR:0xe000edf8
STM32WL5x_CM4/SCB/AFSR:0x0
STM32WL5x_CM4/SCB/AFSR/IMPDEF:0x0
STM32WL5x_CM4/SCB_ACTRL/ACTRL:0x0
STM32WL5x_CM4/SCB_ACTRL/ACTRL/DISMCYCINT:0x0
STM32WL5x_CM4/SCB_ACTRL/ACTRL/DISDEFWBUF:0x0
STM32WL5x_CM4/SCB_ACTRL/ACTRL/DISFOLD:0x0
STM32WL5x_CM4/SCB_ACTRL/ACTRL/DISFPCA:0x0
STM32WL5x_CM4/SCB_ACTRL/ACTRL/DISOOFP:0x0
STM32WL5x_CM4/SPI1/CR1:0x304
STM32WL5x_CM4/SPI1/CR1/BIDIMODE:0x0
STM32WL5x_CM4/SPI1/CR1/BIDIOE:0x0
STM32WL5x_CM4/SPI1/CR1/CRCEN:0x0
STM32WL5x_CM4/SPI1/CR1/CRCNEXT:0x0
STM32WL5x_CM4/SPI1/CR1/DFF:0x0
STM32WL5x_CM4/SPI1/CR1/RXONLY:0x0
STM32WL5x_CM4/SPI1/CR1/SSM:0x1
STM32WL5x_CM4/SPI1/CR1/SSI:0x1
STM32WL5x_CM4/SPI1/CR1/LSBFIRST:0x0
STM32WL5x_CM4/SPI1/CR1/SPE:0x0
STM32WL5x_CM4/SPI1/CR1/BR:0x0
STM32WL5x_CM4/SPI1/CR1/MSTR:0x1
STM32WL5x_CM4/SPI1/CR1/CPOL:0x0
STM32WL5x_CM4/SPI1/CR1/CPHA:0x0
STM32WL5x_CM4/SPI1/CR2:0x1308
STM32WL5x_CM4/SPI1/CR2/RXDMAEN:0x0
STM32WL5x_CM4/SPI1/CR2/TXDMAEN:0x0
STM32WL5x_CM4/SPI1/CR2/SSOE:0x0
STM32WL5x_CM4/SPI1/CR2/NSSP:0x1
STM32WL5x_CM4/SPI1/CR2/FRF:0x0
STM32WL5x_CM4/SPI1/CR2/ERRIE:0x0
STM32WL5x_CM4/SPI1/CR2/RXNEIE:0x0
STM32WL5x_CM4/SPI1/CR2/TXEIE:0x0
STM32WL5x_CM4/SPI1/CR2/DS:0x3
STM32WL5x_CM4/SPI1/CR2/FRXTH:0x1
STM32WL5x_CM4/SPI1/CR2/LDMA_RX:0x0
STM32WL5x_CM4/SPI1/CR2/LDMA_TX:0x0
STM32WL5x_CM4/SPI1/SR:0x2
STM32WL5x_CM4/SPI1/SR/RXNE:0x0
STM32WL5x_CM4/SPI1/SR/TXE:0x1
STM32WL5x_CM4/SPI1/SR/CHSIDE:0x0
STM32WL5x_CM4/SPI1/SR/UDR:0x0
STM32WL5x_CM4/SPI1/SR/CRCERR:0x0
STM32WL5x_CM4/SPI1/SR/MODF:0x0
STM32WL5x_CM4/SPI1/SR/OVR:0x0
STM32WL5x_CM4/SPI1/SR/BSY:0x0
STM32WL5x_CM4/SPI1/SR/TIFRFE:0x0
STM32WL5x_CM4/SPI1/SR/FRLVL:0x0
STM32WL5x_CM4/SPI1/SR/FTLVL:0x0
STM32WL5x_CM4/SPI1/DR:0x0
STM32WL5x_CM4/SPI1/DR/DR:0x0
STM32WL5x_CM4/SPI1/CRCPR:0x7
STM32WL5x_CM4/SPI1/CRCPR/CRCPOLY:0x7
STM32WL5x_CM4/SPI1/RXCRCR:0x0
STM32WL5x_CM4/SPI1/RXCRCR/RxCRC:0x0
STM32WL5x_CM4/SPI1/TXCRCR:0x0
STM32WL5x_CM4/SPI1/TXCRCR/TxCRC:0x0
STM32WL5x_CM4/SPI1/I2SCFGR:0x0
STM32WL5x_CM4/SPI1/I2SCFGR/CHLEN:0x0
STM32WL5x_CM4/SPI1/I2SCFGR/DATLEN:0x0
STM32WL5x_CM4/SPI1/I2SCFGR/CKPOL:0x0
STM32WL5x_CM4/SPI1/I2SCFGR/I2SSTD:0x0
STM32WL5x_CM4/SPI1/I2SCFGR/PCMSYNC:0x0
STM32WL5x_CM4/SPI1/I2SCFGR/I2SCFG:0x0
STM32WL5x_CM4/SPI1/I2SCFGR/I2SE:0x0
STM32WL5x_CM4/SPI1/I2SCFGR/I2SMOD:0x0
STM32WL5x_CM4/SPI1/I2SCFGR/ASTRTEN:0x0
STM32WL5x_CM4/SPI1/I2SPR:0x0
STM32WL5x_CM4/SPI1/I2SPR/I2SDIV:0x0
STM32WL5x_CM4/SPI1/I2SPR/ODD:0x0
STM32WL5x_CM4/SPI1/I2SPR/MCKOE:0x0
STM32WL5x_CM4/SPI2/CR1:0x0
STM32WL5x_CM4/SPI2/CR1/BIDIMODE:0x0
STM32WL5x_CM4/SPI2/CR1/BIDIOE:0x0
STM32WL5x_CM4/SPI2/CR1/CRCEN:0x0
STM32WL5x_CM4/SPI2/CR1/CRCNEXT:0x0
STM32WL5x_CM4/SPI2/CR1/DFF:0x0
STM32WL5x_CM4/SPI2/CR1/RXONLY:0x0
STM32WL5x_CM4/SPI2/CR1/SSM:0x0
STM32WL5x_CM4/SPI2/CR1/SSI:0x0
STM32WL5x_CM4/SPI2/CR1/LSBFIRST:0x0
STM32WL5x_CM4/SPI2/CR1/SPE:0x0
STM32WL5x_CM4/SPI2/CR1/BR:0x0
STM32WL5x_CM4/SPI2/CR1/MSTR:0x0
STM32WL5x_CM4/SPI2/CR1/CPOL:0x0
STM32WL5x_CM4/SPI2/CR1/CPHA:0x0
STM32WL5x_CM4/SPI2/CR2:0x0
STM32WL5x_CM4/SPI2/CR2/RXDMAEN:0x0
STM32WL5x_CM4/SPI2/CR2/TXDMAEN:0x0
STM32WL5x_CM4/SPI2/CR2/SSOE:0x0
STM32WL5x_CM4/SPI2/CR2/NSSP:0x0
STM32WL5x_CM4/SPI2/CR2/FRF:0x0
STM32WL5x_CM4/SPI2/CR2/ERRIE:0x0
STM32WL5x_CM4/SPI2/CR2/RXNEIE:0x0
STM32WL5x_CM4/SPI2/CR2/TXEIE:0x0
STM32WL5x_CM4/SPI2/CR2/DS:0x0
STM32WL5x_CM4/SPI2/CR2/FRXTH:0x0
STM32WL5x_CM4/SPI2/CR2/LDMA_RX:0x0
STM32WL5x_CM4/SPI2/CR2/LDMA_TX:0x0
STM32WL5x_CM4/SPI2/SR:0x0
STM32WL5x_CM4/SPI2/SR/RXNE:0x0
STM32WL5x_CM4/SPI2/SR/TXE:0x0
STM32WL5x_CM4/SPI2/SR/CHSIDE:0x0
STM32WL5x_CM4/SPI2/SR/UDR:0x0
STM32WL5x_CM4/SPI2/SR/CRCERR:0x0
STM32WL5x_CM4/SPI2/SR/MODF:0x0
STM32WL5x_CM4/SPI2/SR/OVR:0x0
STM32WL5x_CM4/SPI2/SR/BSY:0x0
STM32WL5x_CM4/SPI2/SR/TIFRFE:0x0
STM32WL5x_CM4/SPI2/SR/FRLVL:0x0
STM32WL5x_CM4/SPI2/SR/FTLVL:0x0
STM32WL5x_CM4/SPI2/DR:0x0
STM32WL5x_CM4/SPI2/DR/DR:0x0
STM32WL5x_CM4/SPI2/CRCPR:0x0
STM32WL5x_CM4/SPI2/CRCPR/CRCPOLY:0x0
STM32WL5x_CM4/SPI2/RXCRCR:0x0
STM32WL5x_CM4/SPI2/RXCRCR/RxCRC:0x0
STM32WL5x_CM4/SPI2/TXCRCR:0x0
STM32WL5x_CM4/SPI2/TXCRCR/TxCRC:0x0
STM32WL5x_CM4/SPI2/I2SCFGR:0x0
STM32WL5x_CM4/SPI2/I2SCFGR/CHLEN:0x0
STM32WL5x_CM4/SPI2/I2SCFGR/DATLEN:0x0
STM32WL5x_CM4/SPI2/I2SCFGR/CKPOL:0x0
STM32WL5x_CM4/SPI2/I2SCFGR/I2SSTD:0x0
STM32WL5x_CM4/SPI2/I2SCFGR/PCMSYNC:0x0
STM32WL5x_CM4/SPI2/I2SCFGR/I2SCFG:0x0
STM32WL5x_CM4/SPI2/I2SCFGR/I2SE:0x0
STM32WL5x_CM4/SPI2/I2SCFGR/I2SMOD:0x0
STM32WL5x_CM4/SPI2/I2SCFGR/ASTRTEN:0x0
STM32WL5x_CM4/SPI2/I2SPR:0x0
STM32WL5x_CM4/SPI2/I2SPR/I2SDIV:0x0
STM32WL5x_CM4/SPI2/I2SPR/ODD:0x0
STM32WL5x_CM4/SPI2/I2SPR/MCKOE:0x0
STM32WL5x_CM4/SPI3/CR1:0x0
STM32WL5x_CM4/SPI3/CR1/BIDIMODE:0x0
STM32WL5x_CM4/SPI3/CR1/BIDIOE:0x0
STM32WL5x_CM4/SPI3/CR1/CRCEN:0x0
STM32WL5x_CM4/SPI3/CR1/CRCNEXT:0x0
STM32WL5x_CM4/SPI3/CR1/DFF:0x0
STM32WL5x_CM4/SPI3/CR1/RXONLY:0x0
STM32WL5x_CM4/SPI3/CR1/SSM:0x0
STM32WL5x_CM4/SPI3/CR1/SSI:0x0
STM32WL5x_CM4/SPI3/CR1/LSBFIRST:0x0
STM32WL5x_CM4/SPI3/CR1/SPE:0x0
STM32WL5x_CM4/SPI3/CR1/BR:0x0
STM32WL5x_CM4/SPI3/CR1/MSTR:0x0
STM32WL5x_CM4/SPI3/CR1/CPOL:0x0
STM32WL5x_CM4/SPI3/CR1/CPHA:0x0
STM32WL5x_CM4/SPI3/CR2:0x0
STM32WL5x_CM4/SPI3/CR2/RXDMAEN:0x0
STM32WL5x_CM4/SPI3/CR2/TXDMAEN:0x0
STM32WL5x_CM4/SPI3/CR2/SSOE:0x0
STM32WL5x_CM4/SPI3/CR2/NSSP:0x0
STM32WL5x_CM4/SPI3/CR2/FRF:0x0
STM32WL5x_CM4/SPI3/CR2/ERRIE:0x0
STM32WL5x_CM4/SPI3/CR2/RXNEIE:0x0
STM32WL5x_CM4/SPI3/CR2/TXEIE:0x0
STM32WL5x_CM4/SPI3/CR2/DS:0x0
STM32WL5x_CM4/SPI3/CR2/FRXTH:0x0
STM32WL5x_CM4/SPI3/CR2/LDMA_RX:0x0
STM32WL5x_CM4/SPI3/CR2/LDMA_TX:0x0
STM32WL5x_CM4/SPI3/SR:0x0
STM32WL5x_CM4/SPI3/SR/RXNE:0x0
STM32WL5x_CM4/SPI3/SR/TXE:0x0
STM32WL5x_CM4/SPI3/SR/CHSIDE:0x0
STM32WL5x_CM4/SPI3/SR/UDR:0x0
STM32WL5x_CM4/SPI3/SR/CRCERR:0x0
STM32WL5x_CM4/SPI3/SR/MODF:0x0
STM32WL5x_CM4/SPI3/SR/OVR:0x0
STM32WL5x_CM4/SPI3/SR/BSY:0x0
STM32WL5x_CM4/SPI3/SR/TIFRFE:0x0
STM32WL5x_CM4/SPI3/SR/FRLVL:0x0
STM32WL5x_CM4/SPI3/SR/FTLVL:0x0
STM32WL5x_CM4/SPI3/DR:0x0
STM32WL5x_CM4/SPI3/DR/DR:0x0
STM32WL5x_CM4/SPI3/CRCPR:0x0
STM32WL5x_CM4/SPI3/CRCPR/CRCPOLY:0x0
STM32WL5x_CM4/SPI3/RXCRCR:0x0
STM32WL5x_CM4/SPI3/RXCRCR/RxCRC:0x0
STM32WL5x_CM4/SPI3/TXCRCR:0x0
STM32WL5x_CM4/SPI3/TXCRCR/TxCRC:0x0
STM32WL5x_CM4/SPI3/I2SCFGR:0x0
STM32WL5x_CM4/SPI3/I2SCFGR/CHLEN:0x0
STM32WL5x_CM4/SPI3/I2SCFGR/DATLEN:0x0
STM32WL5x_CM4/SPI3/I2SCFGR/CKPOL:0x0
STM32WL5x_CM4/SPI3/I2SCFGR/I2SSTD:0x0
STM32WL5x_CM4/SPI3/I2SCFGR/PCMSYNC:0x0
STM32WL5x_CM4/SPI3/I2SCFGR/I2SCFG:0x0
STM32WL5x_CM4/SPI3/I2SCFGR/I2SE:0x0
STM32WL5x_CM4/SPI3/I2SCFGR/I2SMOD:0x0
STM32WL5x_CM4/SPI3/I2SCFGR/ASTRTEN:0x0
STM32WL5x_CM4/SPI3/I2SPR:0x0
STM32WL5x_CM4/SPI3/I2SPR/I2SDIV:0x0
STM32WL5x_CM4/SPI3/I2SPR/ODD:0x0
STM32WL5x_CM4/SPI3/I2SPR/MCKOE:0x0
STM32WL5x_CM4/STK/CTRL:0x10007
STM32WL5x_CM4/STK/CTRL/ENABLE:0x1
STM32WL5x_CM4/STK/CTRL/TICKINT:0x1
STM32WL5x_CM4/STK/CTRL/CLKSOURCE:0x1
STM32WL5x_CM4/STK/CTRL/COUNTFLAG:0x1
STM32WL5x_CM4/STK/LOAD:0x3e7f
STM32WL5x_CM4/STK/LOAD/RELOAD:0x3e7f
STM32WL5x_CM4/STK/VAL:0x3201
STM32WL5x_CM4/STK/VAL/CURRENT:0x3201
STM32WL5x_CM4/STK/CALIB:0x400003e8
STM32WL5x_CM4/STK/CALIB/TENMS:0x3e8
STM32WL5x_CM4/STK/CALIB/SKEW:0x1
STM32WL5x_CM4/STK/CALIB/NOREF:0x0
STM32WL5x_CM4/SYSCFG/MEMRMP:0x1
STM32WL5x_CM4/SYSCFG/MEMRMP/MEM_MODE:0x1
STM32WL5x_CM4/SYSCFG/CFGR1:0x0
STM32WL5x_CM4/SYSCFG/CFGR1/I2C3_FMP:0x0
STM32WL5x_CM4/SYSCFG/CFGR1/I2C2_FMP:0x0
STM32WL5x_CM4/SYSCFG/CFGR1/I2C1_FMP:0x0
STM32WL5x_CM4/SYSCFG/CFGR1/I2C_PB9_FMP:0x0
STM32WL5x_CM4/SYSCFG/CFGR1/I2C_PB8_FMP:0x0
STM32WL5x_CM4/SYSCFG/CFGR1/I2C_PB7_FMP:0x0
STM32WL5x_CM4/SYSCFG/CFGR1/I2C_PB6_FMP:0x0
STM32WL5x_CM4/SYSCFG/CFGR1/BOOSTEN:0x0
STM32WL5x_CM4/SYSCFG/EXTICR1:0x0
STM32WL5x_CM4/SYSCFG/EXTICR1/EXTI3:0x0
STM32WL5x_CM4/SYSCFG/EXTICR1/EXTI2:0x0
STM32WL5x_CM4/SYSCFG/EXTICR1/EXTI1:0x0
STM32WL5x_CM4/SYSCFG/EXTICR1/EXTI0:0x0
STM32WL5x_CM4/SYSCFG/EXTICR2:0x0
STM32WL5x_CM4/SYSCFG/EXTICR2/EXTI7:0x0
STM32WL5x_CM4/SYSCFG/EXTICR2/EXTI6:0x0
STM32WL5x_CM4/SYSCFG/EXTICR2/EXTI5:0x0
STM32WL5x_CM4/SYSCFG/EXTICR2/EXTI4:0x0
STM32WL5x_CM4/SYSCFG/EXTICR3:0x0
STM32WL5x_CM4/SYSCFG/EXTICR3/EXTI11:0x0
STM32WL5x_CM4/SYSCFG/EXTICR3/EXTI10:0x0
STM32WL5x_CM4/SYSCFG/EXTICR3/EXTI9:0x0
STM32WL5x_CM4/SYSCFG/EXTICR3/EXTI8:0x0
STM32WL5x_CM4/SYSCFG/EXTICR4:0x0
STM32WL5x_CM4/SYSCFG/EXTICR4/EXTI15:0x0
STM32WL5x_CM4/SYSCFG/EXTICR4/EXTI14:0x0
STM32WL5x_CM4/SYSCFG/EXTICR4/EXTI13:0x0
STM32WL5x_CM4/SYSCFG/EXTICR4/EXTI12:0x0
STM32WL5x_CM4/SYSCFG/SCSR:0x0
STM32WL5x_CM4/SYSCFG/SCSR/PKASRAMBSY:0x0
STM32WL5x_CM4/SYSCFG/SCSR/SRAMBSY:0x0
STM32WL5x_CM4/SYSCFG/SCSR/SRAM2ER:0x0
STM32WL5x_CM4/SYSCFG/CFGR2:0x0
STM32WL5x_CM4/SYSCFG/CFGR2/SPF:0x0
STM32WL5x_CM4/SYSCFG/CFGR2/ECCL:0x0
STM32WL5x_CM4/SYSCFG/CFGR2/PVDL:0x0
STM32WL5x_CM4/SYSCFG/CFGR2/SPL:0x0
STM32WL5x_CM4/SYSCFG/CFGR2/CLL:0x0
STM32WL5x_CM4/SYSCFG/SWPR:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P31WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P30WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P29WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P28WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P27WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P26WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P25WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P24WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P23WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P22WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P21WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P20WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P19WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P18WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P17WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P16WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P15WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P14WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P13WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P12WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P11WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P10WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P9WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P8WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P7WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P6WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P5WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P4WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P3WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P2WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P1WP:0x0
STM32WL5x_CM4/SYSCFG/SWPR/P0WP:0x0
STM32WL5x_CM4/SYSCFG/SKR:null
STM32WL5x_CM4/SYSCFG/SKR/KEY:null
STM32WL5x_CM4/SYSCFG/IMR1:0x0
STM32WL5x_CM4/SYSCFG/IMR1/RTCSTAMPTAMPLSECSSIM:0x0
STM32WL5x_CM4/SYSCFG/IMR1/RTCSSRUIM:0x0
STM32WL5x_CM4/SYSCFG/IMR1/EXTI5IM:0x0
STM32WL5x_CM4/SYSCFG/IMR1/EXTI6IM:0x0
STM32WL5x_CM4/SYSCFG/IMR1/EXTI7IM:0x0
STM32WL5x_CM4/SYSCFG/IMR1/EXTI8IM:0x0
STM32WL5x_CM4/SYSCFG/IMR1/EXTI9IM:0x0
STM32WL5x_CM4/SYSCFG/IMR1/EXTI10IM:0x0
STM32WL5x_CM4/SYSCFG/IMR1/EXTI11IM:0x0
STM32WL5x_CM4/SYSCFG/IMR1/EXTI12IM:0x0
STM32WL5x_CM4/SYSCFG/IMR1/EXTI13IM:0x0
STM32WL5x_CM4/SYSCFG/IMR1/EXTI14IM:0x0
STM32WL5x_CM4/SYSCFG/IMR1/EXTI15IM:0x0
STM32WL5x_CM4/SYSCFG/IMR2:0x0
STM32WL5x_CM4/SYSCFG/IMR2/PVM3IM:0x0
STM32WL5x_CM4/SYSCFG/IMR2/PVDIM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/RTCSTAMPTAMPLSECSSIM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/RTCALARMIM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/RTCSSRUIM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/RTCWKUPIM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/RCCIM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/FLASHIM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/PKAIM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/AESIM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/COMPIM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/ADCIM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/DACIM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/EXTI0IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/EXTI1IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/EXTI2IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/EXTI3IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/EXTI4IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/EXTI5IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/EXTI6IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/EXTI7IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/EXTI8IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/EXTI9IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/EXTI10IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/EXTI11IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/EXTI12IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/EXTI13IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/EXTI14IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR1/EXTI15IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR2:0x0
STM32WL5x_CM4/SYSCFG/C2IMR2/DMA1CH1IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR2/DMA1CH2IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR2/DMA1CH3IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR2/DMA1CH4IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR2/DMA1CH5IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR2/DMA1CH6IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR2/DMA1CH7IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR2/DMA2CH1IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR2/DMA2CH2IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR2/DMA2CH3IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR2/DMA2CH4IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR2/DMA2CH5IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR2/DMA2CH6IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR2/DMA2CH7IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR2/DMAMUX1IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR2/PVM3IM:0x0
STM32WL5x_CM4/SYSCFG/C2IMR2/PVDIM:0x0
STM32WL5x_CM4/SYSCFG/RFDCR:0x0
STM32WL5x_CM4/SYSCFG/RFDCR/RFTBSEL:0x0
STM32WL5x_CM4/SYSCFG_continue/IMR1:0x0
STM32WL5x_CM4/SYSCFG_continue/IMR1/EXTI15IM:0x0
STM32WL5x_CM4/SYSCFG_continue/IMR1/EXTI14IM:0x0
STM32WL5x_CM4/SYSCFG_continue/IMR1/EXTI13IM:0x0
STM32WL5x_CM4/SYSCFG_continue/IMR1/EXTI12IM:0x0
STM32WL5x_CM4/SYSCFG_continue/IMR1/EXTI11IM:0x0
STM32WL5x_CM4/SYSCFG_continue/IMR1/EXTI10IM:0x0
STM32WL5x_CM4/SYSCFG_continue/IMR1/EXTI9IM:0x0
STM32WL5x_CM4/SYSCFG_continue/IMR1/EXTI8IM:0x0
STM32WL5x_CM4/SYSCFG_continue/IMR1/EXTI7IM:0x0
STM32WL5x_CM4/SYSCFG_continue/IMR1/EXTI6IM:0x0
STM32WL5x_CM4/SYSCFG_continue/IMR1/EXTI5IM:0x0
STM32WL5x_CM4/SYSCFG_continue/IMR1/RTCSSRUIM:0x0
STM32WL5x_CM4/SYSCFG_continue/IMR1/RTCSTAMPTAMPLSECSSIM:0x0
STM32WL5x_CM4/SYSCFG_continue/IMR2:0x0
STM32WL5x_CM4/SYSCFG_continue/IMR2/PVDIM:0x0
STM32WL5x_CM4/SYSCFG_continue/IMR2/PVM3IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/EXTI15IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/EXTI14IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/EXTI13IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/EXTI12IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/EXTI11IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/EXTI10IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/EXTI9IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/EXTI8IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/EXTI7IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/EXTI6IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/EXTI5IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/EXTI4IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/EXTI3IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/EXTI2IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/EXTI1IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/EXTI0IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/DAC1IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/ADCIM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/COMPIM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/FLASHIM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/RCCIM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/RTCWKUPIM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/RTCSSRUIM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/RTCALARMIM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/RTCSTAMPTAMPLSECSSIM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/AES1IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR1/PKAIM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR2:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR2/PVDIM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR2/PVM3IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR2/DMAMUX1IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR2/DMA2CH7IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR2/DMA2CH6IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR2/DMA2CH5IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR2/DMA2CH4IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR2/DMA2CH3IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR2/DMA2CH2IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR2/DMA2CH1IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR2/DMA1CH7IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR2/DMA1CH6IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR2/DMA1CH5IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR2/DMA1CH4IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR2/DMA1CH3IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR2/DMA1CH2IM:0x0
STM32WL5x_CM4/SYSCFG_continue/C2IMR2/DMA1CH1IM:0x0
STM32WL5x_CM4/TAMP/CR1:0xffff0000
STM32WL5x_CM4/TAMP/CR1/TAMP1E:0x0
STM32WL5x_CM4/TAMP/CR1/TAMP2E:0x0
STM32WL5x_CM4/TAMP/CR1/TAMP3E:0x0
STM32WL5x_CM4/TAMP/CR1/ITAMP3E:0x1
STM32WL5x_CM4/TAMP/CR1/ITAMP5E:0x1
STM32WL5x_CM4/TAMP/CR1/ITAMP6E:0x1
STM32WL5x_CM4/TAMP/CR1/ITAMP8E:0x1
STM32WL5x_CM4/TAMP/CR2:0x0
STM32WL5x_CM4/TAMP/CR2/TAMP1NOER:0x0
STM32WL5x_CM4/TAMP/CR2/TAMP2NOER:0x0
STM32WL5x_CM4/TAMP/CR2/TAMP3NOER:0x0
STM32WL5x_CM4/TAMP/CR2/TAMP1MSK:0x0
STM32WL5x_CM4/TAMP/CR2/TAMP2MSK:0x0
STM32WL5x_CM4/TAMP/CR2/TAMP3MSK:0x0
STM32WL5x_CM4/TAMP/CR2/BKERASE:0x0
STM32WL5x_CM4/TAMP/CR2/TAMP1TRG:0x0
STM32WL5x_CM4/TAMP/CR2/TAMP2TRG:0x0
STM32WL5x_CM4/TAMP/CR2/TAMP3TRG:0x0
STM32WL5x_CM4/TAMP/CR3:0x0
STM32WL5x_CM4/TAMP/CR3/ITAMP3NOER:0x0
STM32WL5x_CM4/TAMP/CR3/ITAMP5NOER:0x0
STM32WL5x_CM4/TAMP/CR3/ITAMP6NOER:0x0
STM32WL5x_CM4/TAMP/CR3/ITAMP8NOER:0x0
STM32WL5x_CM4/TAMP/FLTCR:0x0
STM32WL5x_CM4/TAMP/FLTCR/TAMPFREQ:0x0
STM32WL5x_CM4/TAMP/FLTCR/TAMPFLT:0x0
STM32WL5x_CM4/TAMP/FLTCR/TAMPPRCH:0x0
STM32WL5x_CM4/TAMP/FLTCR/TAMPPUDIS:0x0
STM32WL5x_CM4/TAMP/IER:0x0
STM32WL5x_CM4/TAMP/IER/TAMP1IE:0x0
STM32WL5x_CM4/TAMP/IER/TAMP2IE:0x0
STM32WL5x_CM4/TAMP/IER/TAMP3IE:0x0
STM32WL5x_CM4/TAMP/IER/ITAMP3IE:0x0
STM32WL5x_CM4/TAMP/IER/ITAMP5IE:0x0
STM32WL5x_CM4/TAMP/IER/ITAMP6IE:0x0
STM32WL5x_CM4/TAMP/IER/ITAMP8IE:0x0
STM32WL5x_CM4/TAMP/SR:0x0
STM32WL5x_CM4/TAMP/SR/TAMP1F:0x0
STM32WL5x_CM4/TAMP/SR/TAMP2F:0x0
STM32WL5x_CM4/TAMP/SR/TAMP3F:0x0
STM32WL5x_CM4/TAMP/SR/ITAMP3F:0x0
STM32WL5x_CM4/TAMP/SR/ITAMP5F:0x0
STM32WL5x_CM4/TAMP/SR/ITAMP6F:0x0
STM32WL5x_CM4/TAMP/SR/ITAMP8F:0x0
STM32WL5x_CM4/TAMP/MISR:0x0
STM32WL5x_CM4/TAMP/MISR/TAMP1MF:0x0
STM32WL5x_CM4/TAMP/MISR/TAMP2MF:0x0
STM32WL5x_CM4/TAMP/MISR/TAMP3MF:0x0
STM32WL5x_CM4/TAMP/MISR/ITAMP3MF:0x0
STM32WL5x_CM4/TAMP/MISR/ITAMP5MF:0x0
STM32WL5x_CM4/TAMP/MISR/ITAMP6MF:0x0
STM32WL5x_CM4/TAMP/MISR/ITAMP8MF:0x0
STM32WL5x_CM4/TAMP/SCR:null
STM32WL5x_CM4/TAMP/SCR/CTAMP1F:null
STM32WL5x_CM4/TAMP/SCR/CTAMP2F:null
STM32WL5x_CM4/TAMP/SCR/CTAMP3F:null
STM32WL5x_CM4/TAMP/SCR/CITAMP3F:null
STM32WL5x_CM4/TAMP/SCR/CITAMP5F:null
STM32WL5x_CM4/TAMP/SCR/CITAMP6F:null
STM32WL5x_CM4/TAMP/SCR/CITAMP8F:null
STM32WL5x_CM4/TAMP/COUNTR:0x0
STM32WL5x_CM4/TAMP/COUNTR/COUNT:0x0
STM32WL5x_CM4/TAMP/BKP0R:0x0
STM32WL5x_CM4/TAMP/BKP0R/BKP:0x0
STM32WL5x_CM4/TAMP/BKP1R:0x0
STM32WL5x_CM4/TAMP/BKP1R/BKP:0x0
STM32WL5x_CM4/TAMP/BKP2R:0x0
STM32WL5x_CM4/TAMP/BKP2R/BKP:0x0
STM32WL5x_CM4/TAMP/BKP3R:0x0
STM32WL5x_CM4/TAMP/BKP3R/BKP:0x0
STM32WL5x_CM4/TAMP/BKP4R:0x0
STM32WL5x_CM4/TAMP/BKP4R/BKP:0x0
STM32WL5x_CM4/TAMP/BKP5R:0x0
STM32WL5x_CM4/TAMP/BKP5R/BKP:0x0
STM32WL5x_CM4/TAMP/BKP6R:0x0
STM32WL5x_CM4/TAMP/BKP6R/BKP:0x0
STM32WL5x_CM4/TAMP/BKP7R:0x0
STM32WL5x_CM4/TAMP/BKP7R/BKP:0x0
STM32WL5x_CM4/TAMP/BKP8R:0x0
STM32WL5x_CM4/TAMP/BKP8R/BKP:0x0
STM32WL5x_CM4/TAMP/BKP9R:0x0
STM32WL5x_CM4/TAMP/BKP9R/BKP:0x0
STM32WL5x_CM4/TAMP/BKP10R:0x0
STM32WL5x_CM4/TAMP/BKP10R/BKP:0x0
STM32WL5x_CM4/TAMP/BKP11R:0x0
STM32WL5x_CM4/TAMP/BKP11R/BKP:0x0
STM32WL5x_CM4/TAMP/BKP12R:0x0
STM32WL5x_CM4/TAMP/BKP12R/BKP:0x0
STM32WL5x_CM4/TAMP/BKP13R:0x0
STM32WL5x_CM4/TAMP/BKP13R/BKP:0x0
STM32WL5x_CM4/TAMP/BKP14R:0x0
STM32WL5x_CM4/TAMP/BKP14R/BKP:0x0
STM32WL5x_CM4/TAMP/BKP15R:0x0
STM32WL5x_CM4/TAMP/BKP15R/BKP:0x0
STM32WL5x_CM4/TAMP/BKP16R:0x0
STM32WL5x_CM4/TAMP/BKP16R/BKP:0x0
STM32WL5x_CM4/TAMP/BKP17R:0x0
STM32WL5x_CM4/TAMP/BKP17R/BKP:0x0
STM32WL5x_CM4/TAMP/BKP18R:0x0
STM32WL5x_CM4/TAMP/BKP18R/BKP:0x0
STM32WL5x_CM4/TAMP/BKP19R:0x0
STM32WL5x_CM4/TAMP/BKP19R/BKP:0x0
STM32WL5x_CM4/TIM1/CR1:0x0
STM32WL5x_CM4/TIM1/CR1/UIFREMAP:0x0
STM32WL5x_CM4/TIM1/CR1/CKD:0x0
STM32WL5x_CM4/TIM1/CR1/ARPE:0x0
STM32WL5x_CM4/TIM1/CR1/CMS:0x0
STM32WL5x_CM4/TIM1/CR1/DIR:0x0
STM32WL5x_CM4/TIM1/CR1/OPM:0x0
STM32WL5x_CM4/TIM1/CR1/URS:0x0
STM32WL5x_CM4/TIM1/CR1/UDIS:0x0
STM32WL5x_CM4/TIM1/CR1/CEN:0x0
STM32WL5x_CM4/TIM1/CR2:0x0
STM32WL5x_CM4/TIM1/CR2/MMS2:0x0
STM32WL5x_CM4/TIM1/CR2/OIS6:0x0
STM32WL5x_CM4/TIM1/CR2/OIS5:0x0
STM32WL5x_CM4/TIM1/CR2/OIS4:0x0
STM32WL5x_CM4/TIM1/CR2/OIS3N:0x0
STM32WL5x_CM4/TIM1/CR2/OIS3:0x0
STM32WL5x_CM4/TIM1/CR2/OIS2N:0x0
STM32WL5x_CM4/TIM1/CR2/OIS2:0x0
STM32WL5x_CM4/TIM1/CR2/OIS1N:0x0
STM32WL5x_CM4/TIM1/CR2/OIS1:0x0
STM32WL5x_CM4/TIM1/CR2/TI1S:0x0
STM32WL5x_CM4/TIM1/CR2/MMS:0x0
STM32WL5x_CM4/TIM1/CR2/CCDS:0x0
STM32WL5x_CM4/TIM1/CR2/CCUS:0x0
STM32WL5x_CM4/TIM1/CR2/CCPC:0x0
STM32WL5x_CM4/TIM1/SMCR:0x7
STM32WL5x_CM4/TIM1/SMCR/TS3_4:0x0
STM32WL5x_CM4/TIM1/SMCR/SMS_3:0x0
STM32WL5x_CM4/TIM1/SMCR/ETP:0x0
STM32WL5x_CM4/TIM1/SMCR/ECE:0x0
STM32WL5x_CM4/TIM1/SMCR/ETPS:0x0
STM32WL5x_CM4/TIM1/SMCR/ETF:0x0
STM32WL5x_CM4/TIM1/SMCR/MSM:0x0
STM32WL5x_CM4/TIM1/SMCR/TS:0x0
STM32WL5x_CM4/TIM1/SMCR/OCCS:0x0
STM32WL5x_CM4/TIM1/SMCR/SMS:0x7
STM32WL5x_CM4/TIM1/DIER:0x0
STM32WL5x_CM4/TIM1/DIER/TDE:0x0
STM32WL5x_CM4/TIM1/DIER/COMDE:0x0
STM32WL5x_CM4/TIM1/DIER/CC4DE:0x0
STM32WL5x_CM4/TIM1/DIER/CC3DE:0x0
STM32WL5x_CM4/TIM1/DIER/CC2DE:0x0
STM32WL5x_CM4/TIM1/DIER/CC1DE:0x0
STM32WL5x_CM4/TIM1/DIER/UDE:0x0
STM32WL5x_CM4/TIM1/DIER/BIE:0x0
STM32WL5x_CM4/TIM1/DIER/TIE:0x0
STM32WL5x_CM4/TIM1/DIER/COMIE:0x0
STM32WL5x_CM4/TIM1/DIER/CC4IE:0x0
STM32WL5x_CM4/TIM1/DIER/CC3IE:0x0
STM32WL5x_CM4/TIM1/DIER/CC2IE:0x0
STM32WL5x_CM4/TIM1/DIER/CC1IE:0x0
STM32WL5x_CM4/TIM1/DIER/UIE:0x0
STM32WL5x_CM4/TIM1/SR:0x1
STM32WL5x_CM4/TIM1/SR/CC6IF:0x0
STM32WL5x_CM4/TIM1/SR/CC5IF:0x0
STM32WL5x_CM4/TIM1/SR/SBIF:0x0
STM32WL5x_CM4/TIM1/SR/CC4OF:0x0
STM32WL5x_CM4/TIM1/SR/CC3OF:0x0
STM32WL5x_CM4/TIM1/SR/CC2OF:0x0
STM32WL5x_CM4/TIM1/SR/CC1OF:0x0
STM32WL5x_CM4/TIM1/SR/B2IF:0x0
STM32WL5x_CM4/TIM1/SR/BIF:0x0
STM32WL5x_CM4/TIM1/SR/TIF:0x0
STM32WL5x_CM4/TIM1/SR/COMIF:0x0
STM32WL5x_CM4/TIM1/SR/CC4IF:0x0
STM32WL5x_CM4/TIM1/SR/CC3IF:0x0
STM32WL5x_CM4/TIM1/SR/CC2IF:0x0
STM32WL5x_CM4/TIM1/SR/CC1IF:0x0
STM32WL5x_CM4/TIM1/SR/UIF:0x1
STM32WL5x_CM4/TIM1/EGR:null
STM32WL5x_CM4/TIM1/EGR/B2G:null
STM32WL5x_CM4/TIM1/EGR/BG:null
STM32WL5x_CM4/TIM1/EGR/TG:null
STM32WL5x_CM4/TIM1/EGR/COM:null
STM32WL5x_CM4/TIM1/EGR/CC4G:null
STM32WL5x_CM4/TIM1/EGR/CC3G:null
STM32WL5x_CM4/TIM1/EGR/CC2G:null
STM32WL5x_CM4/TIM1/EGR/CC1G:null
STM32WL5x_CM4/TIM1/EGR/UG:null
STM32WL5x_CM4/TIM1/CCMR1_Output:0x0
STM32WL5x_CM4/TIM1/CCMR1_Output/OC2M_3:0x0
STM32WL5x_CM4/TIM1/CCMR1_Output/OC1M_3:0x0
STM32WL5x_CM4/TIM1/CCMR1_Output/OC2CE:0x0
STM32WL5x_CM4/TIM1/CCMR1_Output/OC2M:0x0
STM32WL5x_CM4/TIM1/CCMR1_Output/OC2PE:0x0
STM32WL5x_CM4/TIM1/CCMR1_Output/OC2FE:0x0
STM32WL5x_CM4/TIM1/CCMR1_Output/CC2S:0x0
STM32WL5x_CM4/TIM1/CCMR1_Output/OC1CE:0x0
STM32WL5x_CM4/TIM1/CCMR1_Output/OC1M:0x0
STM32WL5x_CM4/TIM1/CCMR1_Output/OC1PE:0x0
STM32WL5x_CM4/TIM1/CCMR1_Output/OC1FE:0x0
STM32WL5x_CM4/TIM1/CCMR1_Output/CC1S:0x0
STM32WL5x_CM4/TIM1/CCMR1_Input:0x0
STM32WL5x_CM4/TIM1/CCMR1_Input/IC2F:0x0
STM32WL5x_CM4/TIM1/CCMR1_Input/IC2PSC:0x0
STM32WL5x_CM4/TIM1/CCMR1_Input/CC2S:0x0
STM32WL5x_CM4/TIM1/CCMR1_Input/IC1F:0x0
STM32WL5x_CM4/TIM1/CCMR1_Input/IC1PSC:0x0
STM32WL5x_CM4/TIM1/CCMR1_Input/CC1S:0x0
STM32WL5x_CM4/TIM1/CCMR2_Output:0x0
STM32WL5x_CM4/TIM1/CCMR2_Output/OC4M_3:0x0
STM32WL5x_CM4/TIM1/CCMR2_Output/OC3M_3:0x0
STM32WL5x_CM4/TIM1/CCMR2_Output/OC4CE:0x0
STM32WL5x_CM4/TIM1/CCMR2_Output/OC4M:0x0
STM32WL5x_CM4/TIM1/CCMR2_Output/OC4PE:0x0
STM32WL5x_CM4/TIM1/CCMR2_Output/OC4FE:0x0
STM32WL5x_CM4/TIM1/CCMR2_Output/CC4S:0x0
STM32WL5x_CM4/TIM1/CCMR2_Output/OC3CE:0x0
STM32WL5x_CM4/TIM1/CCMR2_Output/OC3M:0x0
STM32WL5x_CM4/TIM1/CCMR2_Output/OC3PE:0x0
STM32WL5x_CM4/TIM1/CCMR2_Output/OC3FE:0x0
STM32WL5x_CM4/TIM1/CCMR2_Output/CC3S:0x0
STM32WL5x_CM4/TIM1/CCMR2_Input:0x0
STM32WL5x_CM4/TIM1/CCMR2_Input/IC4F:0x0
STM32WL5x_CM4/TIM1/CCMR2_Input/IC4PSC:0x0
STM32WL5x_CM4/TIM1/CCMR2_Input/CC4S:0x0
STM32WL5x_CM4/TIM1/CCMR2_Input/IC3F:0x0
STM32WL5x_CM4/TIM1/CCMR2_Input/IC3PSC:0x0
STM32WL5x_CM4/TIM1/CCMR2_Input/CC3S:0x0
STM32WL5x_CM4/TIM1/CCER:0x0
STM32WL5x_CM4/TIM1/CCER/CC6P:0x0
STM32WL5x_CM4/TIM1/CCER/CC6E:0x0
STM32WL5x_CM4/TIM1/CCER/CC5P:0x0
STM32WL5x_CM4/TIM1/CCER/CC5E:0x0
STM32WL5x_CM4/TIM1/CCER/CC4P:0x0
STM32WL5x_CM4/TIM1/CCER/CC4E:0x0
STM32WL5x_CM4/TIM1/CCER/CC3NP:0x0
STM32WL5x_CM4/TIM1/CCER/CC3NE:0x0
STM32WL5x_CM4/TIM1/CCER/CC3P:0x0
STM32WL5x_CM4/TIM1/CCER/CC3E:0x0
STM32WL5x_CM4/TIM1/CCER/CC2NP:0x0
STM32WL5x_CM4/TIM1/CCER/CC2NE:0x0
STM32WL5x_CM4/TIM1/CCER/CC2P:0x0
STM32WL5x_CM4/TIM1/CCER/CC2E:0x0
STM32WL5x_CM4/TIM1/CCER/CC1NP:0x0
STM32WL5x_CM4/TIM1/CCER/CC1NE:0x0
STM32WL5x_CM4/TIM1/CCER/CC1P:0x0
STM32WL5x_CM4/TIM1/CCER/CC1E:0x0
STM32WL5x_CM4/TIM1/CNT:0x0
STM32WL5x_CM4/TIM1/CNT/UIFCPY:0x0
STM32WL5x_CM4/TIM1/CNT/CNT:0x0
STM32WL5x_CM4/TIM1/PSC:0x0
STM32WL5x_CM4/TIM1/PSC/PSC:0x0
STM32WL5x_CM4/TIM1/ARR:0xffff
STM32WL5x_CM4/TIM1/ARR/ARR:0xffff
STM32WL5x_CM4/TIM1/RCR:0x0
STM32WL5x_CM4/TIM1/RCR/REP:0x0
STM32WL5x_CM4/TIM1/CCR1:0x0
STM32WL5x_CM4/TIM1/CCR1/CCR1:0x0
STM32WL5x_CM4/TIM1/CCR2:0x0
STM32WL5x_CM4/TIM1/CCR2/CCR2:0x0
STM32WL5x_CM4/TIM1/CCR3:0x0
STM32WL5x_CM4/TIM1/CCR3/CCR3:0x0
STM32WL5x_CM4/TIM1/CCR4:0x0
STM32WL5x_CM4/TIM1/CCR4/CCR4:0x0
STM32WL5x_CM4/TIM1/BDTR:0x2002000
STM32WL5x_CM4/TIM1/BDTR/BK2BID:0x0
STM32WL5x_CM4/TIM1/BDTR/BKBID:0x0
STM32WL5x_CM4/TIM1/BDTR/BK2DSRM:0x0
STM32WL5x_CM4/TIM1/BDTR/BKDSRM:0x0
STM32WL5x_CM4/TIM1/BDTR/BK2P:0x1
STM32WL5x_CM4/TIM1/BDTR/BK2E:0x0
STM32WL5x_CM4/TIM1/BDTR/BK2F:0x0
STM32WL5x_CM4/TIM1/BDTR/BKF:0x0
STM32WL5x_CM4/TIM1/BDTR/MOE:0x0
STM32WL5x_CM4/TIM1/BDTR/AOE:0x0
STM32WL5x_CM4/TIM1/BDTR/BKP:0x1
STM32WL5x_CM4/TIM1/BDTR/BKE:0x0
STM32WL5x_CM4/TIM1/BDTR/OSSR:0x0
STM32WL5x_CM4/TIM1/BDTR/OSSI:0x0
STM32WL5x_CM4/TIM1/BDTR/LOCK:0x0
STM32WL5x_CM4/TIM1/BDTR/DT:0x0
STM32WL5x_CM4/TIM1/DCR:0x0
STM32WL5x_CM4/TIM1/DCR/DBL:0x0
STM32WL5x_CM4/TIM1/DCR/DBA:0x0
STM32WL5x_CM4/TIM1/DMAR:0x0
STM32WL5x_CM4/TIM1/DMAR/DMAB:0x0
STM32WL5x_CM4/TIM1/OR1:0x0
STM32WL5x_CM4/TIM1/OR1/TI1_RMP:0x0
STM32WL5x_CM4/TIM1/OR1/TIM1_ETR_ADC1_RMP:0x0
STM32WL5x_CM4/TIM1/CCMR3OutputComparemode:0x0
STM32WL5x_CM4/TIM1/CCMR3OutputComparemode/OC6M_3:0x0
STM32WL5x_CM4/TIM1/CCMR3OutputComparemode/OC5M_3:0x0
STM32WL5x_CM4/TIM1/CCMR3OutputComparemode/OC6CE:0x0
STM32WL5x_CM4/TIM1/CCMR3OutputComparemode/OC6M:0x0
STM32WL5x_CM4/TIM1/CCMR3OutputComparemode/OC6PE:0x0
STM32WL5x_CM4/TIM1/CCMR3OutputComparemode/OC6FE:0x0
STM32WL5x_CM4/TIM1/CCMR3OutputComparemode/OC5CE:0x0
STM32WL5x_CM4/TIM1/CCMR3OutputComparemode/OC5M:0x0
STM32WL5x_CM4/TIM1/CCMR3OutputComparemode/OC5PE:0x0
STM32WL5x_CM4/TIM1/CCMR3OutputComparemode/OC5FE:0x0
STM32WL5x_CM4/TIM1/CCR5:0x0
STM32WL5x_CM4/TIM1/CCR5/GC5C3:0x0
STM32WL5x_CM4/TIM1/CCR5/GC5C2:0x0
STM32WL5x_CM4/TIM1/CCR5/GC5C1:0x0
STM32WL5x_CM4/TIM1/CCR5/CCR5:0x0
STM32WL5x_CM4/TIM1/CCR6:0x0
STM32WL5x_CM4/TIM1/CCR6/CCR6:0x0
STM32WL5x_CM4/TIM1/AF1:0x1
STM32WL5x_CM4/TIM1/AF1/ResETRSEL:0x0
STM32WL5x_CM4/TIM1/AF1/BKCMP2P:0x0
STM32WL5x_CM4/TIM1/AF1/BKCMP1P:0x0
STM32WL5x_CM4/TIM1/AF1/BKINP:0x0
STM32WL5x_CM4/TIM1/AF1/BKCMP2E:0x0
STM32WL5x_CM4/TIM1/AF1/BKCMP1E:0x0
STM32WL5x_CM4/TIM1/AF1/BKINE:0x1
STM32WL5x_CM4/TIM1/AF2:0x1
STM32WL5x_CM4/TIM1/AF2/BK2CMP2P:0x0
STM32WL5x_CM4/TIM1/AF2/BK2CMP1P:0x0
STM32WL5x_CM4/TIM1/AF2/BK2INP:0x0
STM32WL5x_CM4/TIM1/AF2/BK2CMP2E:0x0
STM32WL5x_CM4/TIM1/AF2/BK2CMP1E:0x0
STM32WL5x_CM4/TIM1/AF2/BK2INE:0x1
STM32WL5x_CM4/TIM1/TISEL:0x0
STM32WL5x_CM4/TIM1/TISEL/TI4SEL:0x0
STM32WL5x_CM4/TIM1/TISEL/TI3SEL:0x0
STM32WL5x_CM4/TIM1/TISEL/TI2SEL:0x0
STM32WL5x_CM4/TIM1/TISEL/TI1SEL:0x0
STM32WL5x_CM4/TIM2/CR1:0x0
STM32WL5x_CM4/TIM2/CR1/UIFREMAP:0x0
STM32WL5x_CM4/TIM2/CR1/CKD:0x0
STM32WL5x_CM4/TIM2/CR1/ARPE:0x0
STM32WL5x_CM4/TIM2/CR1/CMS:0x0
STM32WL5x_CM4/TIM2/CR1/DIR:0x0
STM32WL5x_CM4/TIM2/CR1/OPM:0x0
STM32WL5x_CM4/TIM2/CR1/URS:0x0
STM32WL5x_CM4/TIM2/CR1/UDIS:0x0
STM32WL5x_CM4/TIM2/CR1/CEN:0x0
STM32WL5x_CM4/TIM2/CR2:0x0
STM32WL5x_CM4/TIM2/CR2/TI1S:0x0
STM32WL5x_CM4/TIM2/CR2/MMS:0x0
STM32WL5x_CM4/TIM2/CR2/CCDS:0x0
STM32WL5x_CM4/TIM2/SMCR:0x0
STM32WL5x_CM4/TIM2/SMCR/SMS_3:0x0
STM32WL5x_CM4/TIM2/SMCR/ETP:0x0
STM32WL5x_CM4/TIM2/SMCR/ECE:0x0
STM32WL5x_CM4/TIM2/SMCR/ETPS:0x0
STM32WL5x_CM4/TIM2/SMCR/ETF:0x0
STM32WL5x_CM4/TIM2/SMCR/MSM:0x0
STM32WL5x_CM4/TIM2/SMCR/TS:0x0
STM32WL5x_CM4/TIM2/SMCR/OCCS:0x0
STM32WL5x_CM4/TIM2/SMCR/SMS:0x0
STM32WL5x_CM4/TIM2/DIER:0x0
STM32WL5x_CM4/TIM2/DIER/CC4DE:0x0
STM32WL5x_CM4/TIM2/DIER/CC3DE:0x0
STM32WL5x_CM4/TIM2/DIER/CC2DE:0x0
STM32WL5x_CM4/TIM2/DIER/CC1DE:0x0
STM32WL5x_CM4/TIM2/DIER/UDE:0x0
STM32WL5x_CM4/TIM2/DIER/TIE:0x0
STM32WL5x_CM4/TIM2/DIER/CC4IE:0x0
STM32WL5x_CM4/TIM2/DIER/CC3IE:0x0
STM32WL5x_CM4/TIM2/DIER/CC2IE:0x0
STM32WL5x_CM4/TIM2/DIER/CC1IE:0x0
STM32WL5x_CM4/TIM2/DIER/UIE:0x0
STM32WL5x_CM4/TIM2/SR:0x0
STM32WL5x_CM4/TIM2/SR/CC4OF:0x0
STM32WL5x_CM4/TIM2/SR/CC3OF:0x0
STM32WL5x_CM4/TIM2/SR/CC2OF:0x0
STM32WL5x_CM4/TIM2/SR/CC1OF:0x0
STM32WL5x_CM4/TIM2/SR/TIF:0x0
STM32WL5x_CM4/TIM2/SR/CC4IF:0x0
STM32WL5x_CM4/TIM2/SR/CC3IF:0x0
STM32WL5x_CM4/TIM2/SR/CC2IF:0x0
STM32WL5x_CM4/TIM2/SR/CC1IF:0x0
STM32WL5x_CM4/TIM2/SR/UIF:0x0
STM32WL5x_CM4/TIM2/EGR:null
STM32WL5x_CM4/TIM2/EGR/TG:null
STM32WL5x_CM4/TIM2/EGR/CC4G:null
STM32WL5x_CM4/TIM2/EGR/CC3G:null
STM32WL5x_CM4/TIM2/EGR/CC2G:null
STM32WL5x_CM4/TIM2/EGR/CC1G:null
STM32WL5x_CM4/TIM2/EGR/UG:null
STM32WL5x_CM4/TIM2/CCMR1_Output:0x0
STM32WL5x_CM4/TIM2/CCMR1_Output/OC2M_3:0x0
STM32WL5x_CM4/TIM2/CCMR1_Output/OC1M_3:0x0
STM32WL5x_CM4/TIM2/CCMR1_Output/OC2CE:0x0
STM32WL5x_CM4/TIM2/CCMR1_Output/OC2M:0x0
STM32WL5x_CM4/TIM2/CCMR1_Output/OC2PE:0x0
STM32WL5x_CM4/TIM2/CCMR1_Output/OC2FE:0x0
STM32WL5x_CM4/TIM2/CCMR1_Output/CC2S:0x0
STM32WL5x_CM4/TIM2/CCMR1_Output/OC1CE:0x0
STM32WL5x_CM4/TIM2/CCMR1_Output/OC1M:0x0
STM32WL5x_CM4/TIM2/CCMR1_Output/OC1PE:0x0
STM32WL5x_CM4/TIM2/CCMR1_Output/OC1FE:0x0
STM32WL5x_CM4/TIM2/CCMR1_Output/CC1S:0x0
STM32WL5x_CM4/TIM2/CCMR1_Input:0x0
STM32WL5x_CM4/TIM2/CCMR1_Input/IC2F:0x0
STM32WL5x_CM4/TIM2/CCMR1_Input/IC2PSC:0x0
STM32WL5x_CM4/TIM2/CCMR1_Input/CC2S:0x0
STM32WL5x_CM4/TIM2/CCMR1_Input/IC1F:0x0
STM32WL5x_CM4/TIM2/CCMR1_Input/IC1PSC:0x0
STM32WL5x_CM4/TIM2/CCMR1_Input/CC1S:0x0
STM32WL5x_CM4/TIM2/CCMR2_Output:0x0
STM32WL5x_CM4/TIM2/CCMR2_Output/OC4M_3:0x0
STM32WL5x_CM4/TIM2/CCMR2_Output/OC3M_3:0x0
STM32WL5x_CM4/TIM2/CCMR2_Output/OC4CE:0x0
STM32WL5x_CM4/TIM2/CCMR2_Output/OC4M:0x0
STM32WL5x_CM4/TIM2/CCMR2_Output/OC4PE:0x0
STM32WL5x_CM4/TIM2/CCMR2_Output/OC4FE:0x0
STM32WL5x_CM4/TIM2/CCMR2_Output/CC4S:0x0
STM32WL5x_CM4/TIM2/CCMR2_Output/OC3CE:0x0
STM32WL5x_CM4/TIM2/CCMR2_Output/OC3M:0x0
STM32WL5x_CM4/TIM2/CCMR2_Output/OC3PE:0x0
STM32WL5x_CM4/TIM2/CCMR2_Output/OC3FE:0x0
STM32WL5x_CM4/TIM2/CCMR2_Output/CC3S:0x0
STM32WL5x_CM4/TIM2/CCMR2_Input:0x0
STM32WL5x_CM4/TIM2/CCMR2_Input/IC4F:0x0
STM32WL5x_CM4/TIM2/CCMR2_Input/IC4PSC:0x0
STM32WL5x_CM4/TIM2/CCMR2_Input/CC4S:0x0
STM32WL5x_CM4/TIM2/CCMR2_Input/IC3F:0x0
STM32WL5x_CM4/TIM2/CCMR2_Input/IC3PSC:0x0
STM32WL5x_CM4/TIM2/CCMR2_Input/CC3S:0x0
STM32WL5x_CM4/TIM2/CCER:0x0
STM32WL5x_CM4/TIM2/CCER/CC4NP:0x0
STM32WL5x_CM4/TIM2/CCER/CC4P:0x0
STM32WL5x_CM4/TIM2/CCER/CC4E:0x0
STM32WL5x_CM4/TIM2/CCER/CC3NP:0x0
STM32WL5x_CM4/TIM2/CCER/CC3P:0x0
STM32WL5x_CM4/TIM2/CCER/CC3E:0x0
STM32WL5x_CM4/TIM2/CCER/CC2NP:0x0
STM32WL5x_CM4/TIM2/CCER/CC2P:0x0
STM32WL5x_CM4/TIM2/CCER/CC2E:0x0
STM32WL5x_CM4/TIM2/CCER/CC1NP:0x0
STM32WL5x_CM4/TIM2/CCER/CC1P:0x0
STM32WL5x_CM4/TIM2/CCER/CC1E:0x0
STM32WL5x_CM4/TIM2/CNT:0x0
STM32WL5x_CM4/TIM2/CNT/CNT_H:0x0
STM32WL5x_CM4/TIM2/CNT/CNT_L:0x0
STM32WL5x_CM4/TIM2/PSC:0x0
STM32WL5x_CM4/TIM2/PSC/PSC:0x0
STM32WL5x_CM4/TIM2/ARR:0x0
STM32WL5x_CM4/TIM2/ARR/ARR_H:0x0
STM32WL5x_CM4/TIM2/ARR/ARR_L:0x0
STM32WL5x_CM4/TIM2/CCR1:0x0
STM32WL5x_CM4/TIM2/CCR1/CCR1_H:0x0
STM32WL5x_CM4/TIM2/CCR1/CCR1_L:0x0
STM32WL5x_CM4/TIM2/CCR2:0x0
STM32WL5x_CM4/TIM2/CCR2/CCR2_H:0x0
STM32WL5x_CM4/TIM2/CCR2/CCR2_L:0x0
STM32WL5x_CM4/TIM2/CCR3:0x0
STM32WL5x_CM4/TIM2/CCR3/CCR3_H:0x0
STM32WL5x_CM4/TIM2/CCR3/CCR3_L:0x0
STM32WL5x_CM4/TIM2/CCR4:0x0
STM32WL5x_CM4/TIM2/CCR4/CCR4_H:0x0
STM32WL5x_CM4/TIM2/CCR4/CCR4_L:0x0
STM32WL5x_CM4/TIM2/DCR:0x0
STM32WL5x_CM4/TIM2/DCR/DBL:0x0
STM32WL5x_CM4/TIM2/DCR/DBA:0x0
STM32WL5x_CM4/TIM2/DMAR:0x0
STM32WL5x_CM4/TIM2/DMAR/DMAB:0x0
STM32WL5x_CM4/TIM2/TIM2_OR1:0x0
STM32WL5x_CM4/TIM2/TIM2_OR1/TI4_RMP:0x0
STM32WL5x_CM4/TIM2/TIM2_OR1/ETR_RMP:0x0
STM32WL5x_CM4/TIM2/TIM2_AF1:0x0
STM32WL5x_CM4/TIM2/TIM2_AF1/ETRSEL:0x0
STM32WL5x_CM4/TIM2/TIM2_TISEL:0x0
STM32WL5x_CM4/TIM2/TIM2_TISEL/TI1SEL:0x0
STM32WL5x_CM4/TIM2/TIM2_TISEL/TI2SEL:0x0
STM32WL5x_CM4/TIM16/CR1:0x0
STM32WL5x_CM4/TIM16/CR1/UIFREMAP:0x0
STM32WL5x_CM4/TIM16/CR1/CKD:0x0
STM32WL5x_CM4/TIM16/CR1/ARPE:0x0
STM32WL5x_CM4/TIM16/CR1/OPM:0x0
STM32WL5x_CM4/TIM16/CR1/URS:0x0
STM32WL5x_CM4/TIM16/CR1/UDIS:0x0
STM32WL5x_CM4/TIM16/CR1/CEN:0x0
STM32WL5x_CM4/TIM16/CR2:0x0
STM32WL5x_CM4/TIM16/CR2/OIS1N:0x0
STM32WL5x_CM4/TIM16/CR2/OIS1:0x0
STM32WL5x_CM4/TIM16/CR2/CCDS:0x0
STM32WL5x_CM4/TIM16/CR2/CCUS:0x0
STM32WL5x_CM4/TIM16/CR2/CCPC:0x0
STM32WL5x_CM4/TIM16/DIER:0x0
STM32WL5x_CM4/TIM16/DIER/COMDE:0x0
STM32WL5x_CM4/TIM16/DIER/CC1DE:0x0
STM32WL5x_CM4/TIM16/DIER/UDE:0x0
STM32WL5x_CM4/TIM16/DIER/BIE:0x0
STM32WL5x_CM4/TIM16/DIER/COMIE:0x0
STM32WL5x_CM4/TIM16/DIER/CC1IE:0x0
STM32WL5x_CM4/TIM16/DIER/UIE:0x0
STM32WL5x_CM4/TIM16/SR:0x0
STM32WL5x_CM4/TIM16/SR/CC1OF:0x0
STM32WL5x_CM4/TIM16/SR/BIF:0x0
STM32WL5x_CM4/TIM16/SR/COMIF:0x0
STM32WL5x_CM4/TIM16/SR/CC1IF:0x0
STM32WL5x_CM4/TIM16/SR/UIF:0x0
STM32WL5x_CM4/TIM16/EGR:null
STM32WL5x_CM4/TIM16/EGR/BG:null
STM32WL5x_CM4/TIM16/EGR/COMG:null
STM32WL5x_CM4/TIM16/EGR/CC1G:null
STM32WL5x_CM4/TIM16/EGR/UG:null
STM32WL5x_CM4/TIM16/CCMR1_Output:0x0
STM32WL5x_CM4/TIM16/CCMR1_Output/OC1M_3:0x0
STM32WL5x_CM4/TIM16/CCMR1_Output/OC1M:0x0
STM32WL5x_CM4/TIM16/CCMR1_Output/OC1PE:0x0
STM32WL5x_CM4/TIM16/CCMR1_Output/OC1FE:0x0
STM32WL5x_CM4/TIM16/CCMR1_Output/CC1S:0x0
STM32WL5x_CM4/TIM16/CCMR1_Input:0x0
STM32WL5x_CM4/TIM16/CCMR1_Input/IC1F:0x0
STM32WL5x_CM4/TIM16/CCMR1_Input/IC1PSC:0x0
STM32WL5x_CM4/TIM16/CCMR1_Input/CC1S:0x0
STM32WL5x_CM4/TIM16/CCER:0x0
STM32WL5x_CM4/TIM16/CCER/CC1NP:0x0
STM32WL5x_CM4/TIM16/CCER/CC1NE:0x0
STM32WL5x_CM4/TIM16/CCER/CC1P:0x0
STM32WL5x_CM4/TIM16/CCER/CC1E:0x0
STM32WL5x_CM4/TIM16/CNT:0x0
STM32WL5x_CM4/TIM16/CNT/UIFCPYorRes:0x0
STM32WL5x_CM4/TIM16/CNT/CNT:0x0
STM32WL5x_CM4/TIM16/PSC:0x0
STM32WL5x_CM4/TIM16/PSC/PSC:0x0
STM32WL5x_CM4/TIM16/ARR:0x0
STM32WL5x_CM4/TIM16/ARR/ARR:0x0
STM32WL5x_CM4/TIM16/RCR:0x0
STM32WL5x_CM4/TIM16/RCR/REP:0x0
STM32WL5x_CM4/TIM16/CCR1:0x0
STM32WL5x_CM4/TIM16/CCR1/CCR1:0x0
STM32WL5x_CM4/TIM16/BDTR:0x0
STM32WL5x_CM4/TIM16/BDTR/BKBID:0x0
STM32WL5x_CM4/TIM16/BDTR/BKDSRM:0x0
STM32WL5x_CM4/TIM16/BDTR/BKF:0x0
STM32WL5x_CM4/TIM16/BDTR/MOE:0x0
STM32WL5x_CM4/TIM16/BDTR/AOE:0x0
STM32WL5x_CM4/TIM16/BDTR/BKP:0x0
STM32WL5x_CM4/TIM16/BDTR/BKE:0x0
STM32WL5x_CM4/TIM16/BDTR/OSSR:0x0
STM32WL5x_CM4/TIM16/BDTR/OSSI:0x0
STM32WL5x_CM4/TIM16/BDTR/LOCK:0x0
STM32WL5x_CM4/TIM16/BDTR/DT:0x0
STM32WL5x_CM4/TIM16/DCR:0x0
STM32WL5x_CM4/TIM16/DCR/DBL:0x0
STM32WL5x_CM4/TIM16/DCR/DBA:0x0
STM32WL5x_CM4/TIM16/DMAR:0x0
STM32WL5x_CM4/TIM16/DMAR/DMAB:0x0
STM32WL5x_CM4/TIM16/TIM16_OR1:0x0
STM32WL5x_CM4/TIM16/TIM16_OR1/TI1_RMP:0x0
STM32WL5x_CM4/TIM16/TIM16_AF1:0x0
STM32WL5x_CM4/TIM16/TIM16_AF1/BKCMP2P:0x0
STM32WL5x_CM4/TIM16/TIM16_AF1/BKCMP1P:0x0
STM32WL5x_CM4/TIM16/TIM16_AF1/BKINP:0x0
STM32WL5x_CM4/TIM16/TIM16_AF1/BKCMP2E:0x0
STM32WL5x_CM4/TIM16/TIM16_AF1/BKCMP1E:0x0
STM32WL5x_CM4/TIM16/TIM16_AF1/BKINE:0x0
STM32WL5x_CM4/TIM16/TIM16_TISEL:0x0
STM32WL5x_CM4/TIM16/TIM16_TISEL/TISEL:0x0
STM32WL5x_CM4/TIM17/CR1:0x0
STM32WL5x_CM4/TIM17/CR1/UIFREMAP:0x0
STM32WL5x_CM4/TIM17/CR1/CKD:0x0
STM32WL5x_CM4/TIM17/CR1/ARPE:0x0
STM32WL5x_CM4/TIM17/CR1/OPM:0x0
STM32WL5x_CM4/TIM17/CR1/URS:0x0
STM32WL5x_CM4/TIM17/CR1/UDIS:0x0
STM32WL5x_CM4/TIM17/CR1/CEN:0x0
STM32WL5x_CM4/TIM17/CR2:0x0
STM32WL5x_CM4/TIM17/CR2/OIS1N:0x0
STM32WL5x_CM4/TIM17/CR2/OIS1:0x0
STM32WL5x_CM4/TIM17/CR2/CCDS:0x0
STM32WL5x_CM4/TIM17/CR2/CCUS:0x0
STM32WL5x_CM4/TIM17/CR2/CCPC:0x0
STM32WL5x_CM4/TIM17/DIER:0x0
STM32WL5x_CM4/TIM17/DIER/COMDE:0x0
STM32WL5x_CM4/TIM17/DIER/CC1DE:0x0
STM32WL5x_CM4/TIM17/DIER/UDE:0x0
STM32WL5x_CM4/TIM17/DIER/BIE:0x0
STM32WL5x_CM4/TIM17/DIER/COMIE:0x0
STM32WL5x_CM4/TIM17/DIER/CC1IE:0x0
STM32WL5x_CM4/TIM17/DIER/UIE:0x0
STM32WL5x_CM4/TIM17/SR:0x0
STM32WL5x_CM4/TIM17/SR/CC1OF:0x0
STM32WL5x_CM4/TIM17/SR/BIF:0x0
STM32WL5x_CM4/TIM17/SR/COMIF:0x0
STM32WL5x_CM4/TIM17/SR/CC1IF:0x0
STM32WL5x_CM4/TIM17/SR/UIF:0x0
STM32WL5x_CM4/TIM17/EGR:null
STM32WL5x_CM4/TIM17/EGR/BG:null
STM32WL5x_CM4/TIM17/EGR/COMG:null
STM32WL5x_CM4/TIM17/EGR/CC1G:null
STM32WL5x_CM4/TIM17/EGR/UG:null
STM32WL5x_CM4/TIM17/CCMR1_Output:0x0
STM32WL5x_CM4/TIM17/CCMR1_Output/OC1M_3:0x0
STM32WL5x_CM4/TIM17/CCMR1_Output/OC1M:0x0
STM32WL5x_CM4/TIM17/CCMR1_Output/OC1PE:0x0
STM32WL5x_CM4/TIM17/CCMR1_Output/OC1FE:0x0
STM32WL5x_CM4/TIM17/CCMR1_Output/CC1S:0x0
STM32WL5x_CM4/TIM17/CCMR1_Input:0x0
STM32WL5x_CM4/TIM17/CCMR1_Input/IC1F:0x0
STM32WL5x_CM4/TIM17/CCMR1_Input/IC1PSC:0x0
STM32WL5x_CM4/TIM17/CCMR1_Input/CC1S:0x0
STM32WL5x_CM4/TIM17/CCER:0x0
STM32WL5x_CM4/TIM17/CCER/CC1NP:0x0
STM32WL5x_CM4/TIM17/CCER/CC1NE:0x0
STM32WL5x_CM4/TIM17/CCER/CC1P:0x0
STM32WL5x_CM4/TIM17/CCER/CC1E:0x0
STM32WL5x_CM4/TIM17/CNT:0x0
STM32WL5x_CM4/TIM17/CNT/UIFCPYorRes:0x0
STM32WL5x_CM4/TIM17/CNT/CNT:0x0
STM32WL5x_CM4/TIM17/PSC:0x0
STM32WL5x_CM4/TIM17/PSC/PSC:0x0
STM32WL5x_CM4/TIM17/ARR:0x0
STM32WL5x_CM4/TIM17/ARR/ARR:0x0
STM32WL5x_CM4/TIM17/RCR:0x0
STM32WL5x_CM4/TIM17/RCR/REP:0x0
STM32WL5x_CM4/TIM17/CCR1:0x0
STM32WL5x_CM4/TIM17/CCR1/CCR1:0x0
STM32WL5x_CM4/TIM17/BDTR:0x0
STM32WL5x_CM4/TIM17/BDTR/BKBID:0x0
STM32WL5x_CM4/TIM17/BDTR/BKDSRM:0x0
STM32WL5x_CM4/TIM17/BDTR/BKF:0x0
STM32WL5x_CM4/TIM17/BDTR/MOE:0x0
STM32WL5x_CM4/TIM17/BDTR/AOE:0x0
STM32WL5x_CM4/TIM17/BDTR/BKP:0x0
STM32WL5x_CM4/TIM17/BDTR/BKE:0x0
STM32WL5x_CM4/TIM17/BDTR/OSSR:0x0
STM32WL5x_CM4/TIM17/BDTR/OSSI:0x0
STM32WL5x_CM4/TIM17/BDTR/LOCK:0x0
STM32WL5x_CM4/TIM17/BDTR/DT:0x0
STM32WL5x_CM4/TIM17/DCR:0x0
STM32WL5x_CM4/TIM17/DCR/DBL:0x0
STM32WL5x_CM4/TIM17/DCR/DBA:0x0
STM32WL5x_CM4/TIM17/DMAR:0x0
STM32WL5x_CM4/TIM17/DMAR/DMAB:0x0
STM32WL5x_CM4/TIM17/TIM17_OR1:0x0
STM32WL5x_CM4/TIM17/TIM17_OR1/TI1_RMP:0x0
STM32WL5x_CM4/TIM17/TIM17_AF1:0x0
STM32WL5x_CM4/TIM17/TIM17_AF1/BKCMP2P:0x0
STM32WL5x_CM4/TIM17/TIM17_AF1/BKCMP1P:0x0
STM32WL5x_CM4/TIM17/TIM17_AF1/BKINP:0x0
STM32WL5x_CM4/TIM17/TIM17_AF1/BKCMP2E:0x0
STM32WL5x_CM4/TIM17/TIM17_AF1/BKCMP1E:0x0
STM32WL5x_CM4/TIM17/TIM17_AF1/BKINE:0x0
STM32WL5x_CM4/TIM17/TIM17_TISEL:0x0
STM32WL5x_CM4/TIM17/TIM17_TISEL/TISEL:0x0
STM32WL5x_CM4/TZIC/IER1:0x0
STM32WL5x_CM4/TZIC/IER1/TZICIE:0x0
STM32WL5x_CM4/TZIC/IER1/TZSCIE:0x0
STM32WL5x_CM4/TZIC/IER1/AESIE:0x0
STM32WL5x_CM4/TZIC/IER1/RNGIE:0x0
STM32WL5x_CM4/TZIC/IER1/SUBGHZSPIIE:0x0
STM32WL5x_CM4/TZIC/IER1/PWRIE:0x0
STM32WL5x_CM4/TZIC/IER1/FLASHIFIE:0x0
STM32WL5x_CM4/TZIC/IER1/DMA1IE:0x0
STM32WL5x_CM4/TZIC/IER1/DMA2IE:0x0
STM32WL5x_CM4/TZIC/IER1/DMAMUX1IE:0x0
STM32WL5x_CM4/TZIC/IER1/FLASHIE:0x0
STM32WL5x_CM4/TZIC/IER1/SRAM1IE:0x0
STM32WL5x_CM4/TZIC/IER1/SRAM2IE:0x0
STM32WL5x_CM4/TZIC/IER1/PKAIE:0x0
STM32WL5x_CM4/TZIC/MISR1:0x0
STM32WL5x_CM4/TZIC/MISR1/TZICMF:0x0
STM32WL5x_CM4/TZIC/MISR1/TZSCMF:0x0
STM32WL5x_CM4/TZIC/MISR1/AESMF:0x0
STM32WL5x_CM4/TZIC/MISR1/RNGMF:0x0
STM32WL5x_CM4/TZIC/MISR1/SUBGHZSPIMF:0x0
STM32WL5x_CM4/TZIC/MISR1/PWRMF:0x0
STM32WL5x_CM4/TZIC/MISR1/FLASHIFMF:0x0
STM32WL5x_CM4/TZIC/MISR1/DMA1MF:0x0
STM32WL5x_CM4/TZIC/MISR1/DMA2MF:0x0
STM32WL5x_CM4/TZIC/MISR1/DMAMUX1MF:0x0
STM32WL5x_CM4/TZIC/MISR1/FLASHMF:0x0
STM32WL5x_CM4/TZIC/MISR1/SRAM1MF:0x0
STM32WL5x_CM4/TZIC/MISR1/SRAM2MF:0x0
STM32WL5x_CM4/TZIC/MISR1/PKAMF:0x0
STM32WL5x_CM4/TZIC/ICR1:0x0
STM32WL5x_CM4/TZIC/ICR1/TZICCF:0x0
STM32WL5x_CM4/TZIC/ICR1/TZSCCF:0x0
STM32WL5x_CM4/TZIC/ICR1/AESCF:0x0
STM32WL5x_CM4/TZIC/ICR1/RNGCF:0x0
STM32WL5x_CM4/TZIC/ICR1/SUBGHZSPICF:0x0
STM32WL5x_CM4/TZIC/ICR1/PWRCF:0x0
STM32WL5x_CM4/TZIC/ICR1/FLASHIFCF:0x0
STM32WL5x_CM4/TZIC/ICR1/DMA1CF:0x0
STM32WL5x_CM4/TZIC/ICR1/DMA2CF:0x0
STM32WL5x_CM4/TZIC/ICR1/DMAMUX1CF:0x0
STM32WL5x_CM4/TZIC/ICR1/FLASHCF:0x0
STM32WL5x_CM4/TZIC/ICR1/SRAM1CF:0x0
STM32WL5x_CM4/TZIC/ICR1/SRAM2CF:0x0
STM32WL5x_CM4/TZIC/ICR1/PKACF:0x0
STM32WL5x_CM4/TZSC/TZSC_CR:0x0
STM32WL5x_CM4/TZSC/TZSC_CR/LCK:0x0
STM32WL5x_CM4/TZSC/TZSC_SECCFGR1:0x0
STM32WL5x_CM4/TZSC/TZSC_SECCFGR1/AESSEC:0x0
STM32WL5x_CM4/TZSC/TZSC_SECCFGR1/RNGSEC:0x0
STM32WL5x_CM4/TZSC/TZSC_SECCFGR1/PKASEC:0x0
STM32WL5x_CM4/TZSC/TZSC_PRIVCFGR1:0x0
STM32WL5x_CM4/TZSC/TZSC_PRIVCFGR1/AESPRIV:0x0
STM32WL5x_CM4/TZSC/TZSC_PRIVCFGR1/RNGPRIV:0x0
STM32WL5x_CM4/TZSC/TZSC_PRIVCFGR1/SUBGHZSPIPRIV:0x0
STM32WL5x_CM4/TZSC/TZSC_PRIVCFGR1/PKAPRIV:0x0
STM32WL5x_CM4/TZSC/TZSC_MPCWM1_UPWMR:0xfff0000
STM32WL5x_CM4/TZSC/TZSC_MPCWM1_UPWMR/LGTH:0xfff
STM32WL5x_CM4/TZSC/TZSC_MPCWM1_UPWWMR:0xfff0000
STM32WL5x_CM4/TZSC/TZSC_MPCWM1_UPWWMR/LGTH:0xfff
STM32WL5x_CM4/TZSC/TZSC_MPCWM2_UPWMR:0xfff0000
STM32WL5x_CM4/TZSC/TZSC_MPCWM2_UPWMR/LGTH:0xfff
STM32WL5x_CM4/TZSC/TZSC_MPCWM3_UPWMR:0xfff0000
STM32WL5x_CM4/TZSC/TZSC_MPCWM3_UPWMR/LGTH:0xfff
STM32WL5x_CM4/USART1/CR1:0xd
STM32WL5x_CM4/USART1/CR1/RXFFIE:0x0
STM32WL5x_CM4/USART1/CR1/TXFEIE:0x0
STM32WL5x_CM4/USART1/CR1/FIFOEN:0x0
STM32WL5x_CM4/USART1/CR1/M1:0x0
STM32WL5x_CM4/USART1/CR1/EOBIE:0x0
STM32WL5x_CM4/USART1/CR1/RTOIE:0x0
STM32WL5x_CM4/USART1/CR1/DEAT4:0x0
STM32WL5x_CM4/USART1/CR1/DEAT3:0x0
STM32WL5x_CM4/USART1/CR1/DEAT2:0x0
STM32WL5x_CM4/USART1/CR1/DEAT1:0x0
STM32WL5x_CM4/USART1/CR1/DEAT0:0x0
STM32WL5x_CM4/USART1/CR1/DEDT4:0x0
STM32WL5x_CM4/USART1/CR1/DEDT3:0x0
STM32WL5x_CM4/USART1/CR1/DEDT2:0x0
STM32WL5x_CM4/USART1/CR1/DEDT1:0x0
STM32WL5x_CM4/USART1/CR1/DEDT0:0x0
STM32WL5x_CM4/USART1/CR1/OVER8:0x0
STM32WL5x_CM4/USART1/CR1/CMIE:0x0
STM32WL5x_CM4/USART1/CR1/MME:0x0
STM32WL5x_CM4/USART1/CR1/M:0x0
STM32WL5x_CM4/USART1/CR1/WAKE:0x0
STM32WL5x_CM4/USART1/CR1/PCE:0x0
STM32WL5x_CM4/USART1/CR1/PS:0x0
STM32WL5x_CM4/USART1/CR1/PEIE:0x0
STM32WL5x_CM4/USART1/CR1/TXEIE:0x0
STM32WL5x_CM4/USART1/CR1/TCIE:0x0
STM32WL5x_CM4/USART1/CR1/RXNEIE:0x0
STM32WL5x_CM4/USART1/CR1/IDLEIE:0x0
STM32WL5x_CM4/USART1/CR1/TE:0x1
STM32WL5x_CM4/USART1/CR1/RE:0x1
STM32WL5x_CM4/USART1/CR1/UESM:0x0
STM32WL5x_CM4/USART1/CR1/UE:0x1
STM32WL5x_CM4/USART1/CR2:0x0
STM32WL5x_CM4/USART1/CR2/ADD7_4:0x0
STM32WL5x_CM4/USART1/CR2/ADD3_0:0x0
STM32WL5x_CM4/USART1/CR2/RTOEN:0x0
STM32WL5x_CM4/USART1/CR2/ABRMOD1:0x0
STM32WL5x_CM4/USART1/CR2/ABRMOD0:0x0
STM32WL5x_CM4/USART1/CR2/ABREN:0x0
STM32WL5x_CM4/USART1/CR2/MSBFIRST:0x0
STM32WL5x_CM4/USART1/CR2/DATAINV:0x0
STM32WL5x_CM4/USART1/CR2/TXINV:0x0
STM32WL5x_CM4/USART1/CR2/RXINV:0x0
STM32WL5x_CM4/USART1/CR2/SWAP:0x0
STM32WL5x_CM4/USART1/CR2/LINEN:0x0
STM32WL5x_CM4/USART1/CR2/STOP:0x0
STM32WL5x_CM4/USART1/CR2/CLKEN:0x0
STM32WL5x_CM4/USART1/CR2/CPOL:0x0
STM32WL5x_CM4/USART1/CR2/CPHA:0x0
STM32WL5x_CM4/USART1/CR2/LBCL:0x0
STM32WL5x_CM4/USART1/CR2/LBDIE:0x0
STM32WL5x_CM4/USART1/CR2/LBDL:0x0
STM32WL5x_CM4/USART1/CR2/ADDM7:0x0
STM32WL5x_CM4/USART1/CR2/DIS_NSS:0x0
STM32WL5x_CM4/USART1/CR2/SLVEN:0x0
STM32WL5x_CM4/USART1/CR3:0x0
STM32WL5x_CM4/USART1/CR3/TXFTCFG:0x0
STM32WL5x_CM4/USART1/CR3/RXFTIE:0x0
STM32WL5x_CM4/USART1/CR3/RXFTCFG:0x0
STM32WL5x_CM4/USART1/CR3/TCBGTIE:0x0
STM32WL5x_CM4/USART1/CR3/TXFTIE:0x0
STM32WL5x_CM4/USART1/CR3/WUFIE:0x0
STM32WL5x_CM4/USART1/CR3/WUS:0x0
STM32WL5x_CM4/USART1/CR3/SCARCNT2_0:0x0
STM32WL5x_CM4/USART1/CR3/DEP:0x0
STM32WL5x_CM4/USART1/CR3/DEM:0x0
STM32WL5x_CM4/USART1/CR3/DDRE:0x0
STM32WL5x_CM4/USART1/CR3/OVRDIS:0x0
STM32WL5x_CM4/USART1/CR3/ONEBIT:0x0
STM32WL5x_CM4/USART1/CR3/CTSIE:0x0
STM32WL5x_CM4/USART1/CR3/CTSE:0x0
STM32WL5x_CM4/USART1/CR3/RTSE:0x0
STM32WL5x_CM4/USART1/CR3/DMAT:0x0
STM32WL5x_CM4/USART1/CR3/DMAR:0x0
STM32WL5x_CM4/USART1/CR3/SCEN:0x0
STM32WL5x_CM4/USART1/CR3/NACK:0x0
STM32WL5x_CM4/USART1/CR3/HDSEL:0x0
STM32WL5x_CM4/USART1/CR3/IRLP:0x0
STM32WL5x_CM4/USART1/CR3/IREN:0x0
STM32WL5x_CM4/USART1/CR3/EIE:0x0
STM32WL5x_CM4/USART1/BRR:0x8b
STM32WL5x_CM4/USART1/BRR/BRR:0x8b
STM32WL5x_CM4/USART1/GTPR:0x0
STM32WL5x_CM4/USART1/GTPR/GT:0x0
STM32WL5x_CM4/USART1/GTPR/PSC:0x0
STM32WL5x_CM4/USART1/RTOR:0x0
STM32WL5x_CM4/USART1/RTOR/BLEN:0x0
STM32WL5x_CM4/USART1/RTOR/RTO:0x0
STM32WL5x_CM4/USART1/RQR:0x0
STM32WL5x_CM4/USART1/RQR/TXFRQ:0x0
STM32WL5x_CM4/USART1/RQR/RXFRQ:0x0
STM32WL5x_CM4/USART1/RQR/MMRQ:0x0
STM32WL5x_CM4/USART1/RQR/SBKRQ:0x0
STM32WL5x_CM4/USART1/RQR/ABRRQ:0x0
STM32WL5x_CM4/USART1/ISR:0x6200c2
STM32WL5x_CM4/USART1/ISR/TXFT:0x0
STM32WL5x_CM4/USART1/ISR/RXFT:0x0
STM32WL5x_CM4/USART1/ISR/TCBGT:0x0
STM32WL5x_CM4/USART1/ISR/RXFF:0x0
STM32WL5x_CM4/USART1/ISR/TXFE:0x0
STM32WL5x_CM4/USART1/ISR/REACK:0x1
STM32WL5x_CM4/USART1/ISR/TEACK:0x1
STM32WL5x_CM4/USART1/ISR/WUF:0x0
STM32WL5x_CM4/USART1/ISR/RWU:0x0
STM32WL5x_CM4/USART1/ISR/SBKF:0x0
STM32WL5x_CM4/USART1/ISR/CMF:0x1
STM32WL5x_CM4/USART1/ISR/BUSY:0x0
STM32WL5x_CM4/USART1/ISR/ABRF:0x0
STM32WL5x_CM4/USART1/ISR/ABRE:0x0
STM32WL5x_CM4/USART1/ISR/UDR:0x0
STM32WL5x_CM4/USART1/ISR/EOBF:0x0
STM32WL5x_CM4/USART1/ISR/RTOF:0x0
STM32WL5x_CM4/USART1/ISR/CTS:0x0
STM32WL5x_CM4/USART1/ISR/CTSIF:0x0
STM32WL5x_CM4/USART1/ISR/LBDF:0x0
STM32WL5x_CM4/USART1/ISR/TXE:0x1
STM32WL5x_CM4/USART1/ISR/TC:0x1
STM32WL5x_CM4/USART1/ISR/RXNE:0x0
STM32WL5x_CM4/USART1/ISR/IDLE:0x0
STM32WL5x_CM4/USART1/ISR/ORE:0x0
STM32WL5x_CM4/USART1/ISR/NE:0x0
STM32WL5x_CM4/USART1/ISR/FE:0x1
STM32WL5x_CM4/USART1/ISR/PE:0x0
STM32WL5x_CM4/USART1/ICR:null
STM32WL5x_CM4/USART1/ICR/WUCF:null
STM32WL5x_CM4/USART1/ICR/CMCF:null
STM32WL5x_CM4/USART1/ICR/UDRCF:null
STM32WL5x_CM4/USART1/ICR/EOBCF:null
STM32WL5x_CM4/USART1/ICR/RTOCF:null
STM32WL5x_CM4/USART1/ICR/CTSCF:null
STM32WL5x_CM4/USART1/ICR/LBDCF:null
STM32WL5x_CM4/USART1/ICR/TCBGTCF:null
STM32WL5x_CM4/USART1/ICR/TCCF:null
STM32WL5x_CM4/USART1/ICR/TXFECF:null
STM32WL5x_CM4/USART1/ICR/IDLECF:null
STM32WL5x_CM4/USART1/ICR/ORECF:null
STM32WL5x_CM4/USART1/ICR/NECF:null
STM32WL5x_CM4/USART1/ICR/FECF:null
STM32WL5x_CM4/USART1/ICR/PECF:null
STM32WL5x_CM4/USART1/RDR:0x0
STM32WL5x_CM4/USART1/RDR/RDR:0x0
STM32WL5x_CM4/USART1/TDR:0xa
STM32WL5x_CM4/USART1/TDR/TDR:0xa
STM32WL5x_CM4/USART1/PRESC:0x0
STM32WL5x_CM4/USART1/PRESC/PRESCALER:0x0
STM32WL5x_CM4/USART2/CR1:0x0
STM32WL5x_CM4/USART2/CR1/RXFFIE:0x0
STM32WL5x_CM4/USART2/CR1/TXFEIE:0x0
STM32WL5x_CM4/USART2/CR1/FIFOEN:0x0
STM32WL5x_CM4/USART2/CR1/M1:0x0
STM32WL5x_CM4/USART2/CR1/EOBIE:0x0
STM32WL5x_CM4/USART2/CR1/RTOIE:0x0
STM32WL5x_CM4/USART2/CR1/DEAT4:0x0
STM32WL5x_CM4/USART2/CR1/DEAT3:0x0
STM32WL5x_CM4/USART2/CR1/DEAT2:0x0
STM32WL5x_CM4/USART2/CR1/DEAT1:0x0
STM32WL5x_CM4/USART2/CR1/DEAT0:0x0
STM32WL5x_CM4/USART2/CR1/DEDT4:0x0
STM32WL5x_CM4/USART2/CR1/DEDT3:0x0
STM32WL5x_CM4/USART2/CR1/DEDT2:0x0
STM32WL5x_CM4/USART2/CR1/DEDT1:0x0
STM32WL5x_CM4/USART2/CR1/DEDT0:0x0
STM32WL5x_CM4/USART2/CR1/OVER8:0x0
STM32WL5x_CM4/USART2/CR1/CMIE:0x0
STM32WL5x_CM4/USART2/CR1/MME:0x0
STM32WL5x_CM4/USART2/CR1/M:0x0
STM32WL5x_CM4/USART2/CR1/WAKE:0x0
STM32WL5x_CM4/USART2/CR1/PCE:0x0
STM32WL5x_CM4/USART2/CR1/PS:0x0
STM32WL5x_CM4/USART2/CR1/PEIE:0x0
STM32WL5x_CM4/USART2/CR1/TXEIE:0x0
STM32WL5x_CM4/USART2/CR1/TCIE:0x0
STM32WL5x_CM4/USART2/CR1/RXNEIE:0x0
STM32WL5x_CM4/USART2/CR1/IDLEIE:0x0
STM32WL5x_CM4/USART2/CR1/TE:0x0
STM32WL5x_CM4/USART2/CR1/RE:0x0
STM32WL5x_CM4/USART2/CR1/UESM:0x0
STM32WL5x_CM4/USART2/CR1/UE:0x0
STM32WL5x_CM4/USART2/CR2:0x0
STM32WL5x_CM4/USART2/CR2/ADD7_4:0x0
STM32WL5x_CM4/USART2/CR2/ADD3_0:0x0
STM32WL5x_CM4/USART2/CR2/RTOEN:0x0
STM32WL5x_CM4/USART2/CR2/ABRMOD1:0x0
STM32WL5x_CM4/USART2/CR2/ABRMOD0:0x0
STM32WL5x_CM4/USART2/CR2/ABREN:0x0
STM32WL5x_CM4/USART2/CR2/MSBFIRST:0x0
STM32WL5x_CM4/USART2/CR2/DATAINV:0x0
STM32WL5x_CM4/USART2/CR2/TXINV:0x0
STM32WL5x_CM4/USART2/CR2/RXINV:0x0
STM32WL5x_CM4/USART2/CR2/SWAP:0x0
STM32WL5x_CM4/USART2/CR2/LINEN:0x0
STM32WL5x_CM4/USART2/CR2/STOP:0x0
STM32WL5x_CM4/USART2/CR2/CLKEN:0x0
STM32WL5x_CM4/USART2/CR2/CPOL:0x0
STM32WL5x_CM4/USART2/CR2/CPHA:0x0
STM32WL5x_CM4/USART2/CR2/LBCL:0x0
STM32WL5x_CM4/USART2/CR2/LBDIE:0x0
STM32WL5x_CM4/USART2/CR2/LBDL:0x0
STM32WL5x_CM4/USART2/CR2/ADDM7:0x0
STM32WL5x_CM4/USART2/CR2/DIS_NSS:0x0
STM32WL5x_CM4/USART2/CR2/SLVEN:0x0
STM32WL5x_CM4/USART2/CR3:0x0
STM32WL5x_CM4/USART2/CR3/TXFTCFG:0x0
STM32WL5x_CM4/USART2/CR3/RXFTIE:0x0
STM32WL5x_CM4/USART2/CR3/RXFTCFG:0x0
STM32WL5x_CM4/USART2/CR3/TCBGTIE:0x0
STM32WL5x_CM4/USART2/CR3/TXFTIE:0x0
STM32WL5x_CM4/USART2/CR3/WUFIE:0x0
STM32WL5x_CM4/USART2/CR3/WUS:0x0
STM32WL5x_CM4/USART2/CR3/SCARCNT2_0:0x0
STM32WL5x_CM4/USART2/CR3/DEP:0x0
STM32WL5x_CM4/USART2/CR3/DEM:0x0
STM32WL5x_CM4/USART2/CR3/DDRE:0x0
STM32WL5x_CM4/USART2/CR3/OVRDIS:0x0
STM32WL5x_CM4/USART2/CR3/ONEBIT:0x0
STM32WL5x_CM4/USART2/CR3/CTSIE:0x0
STM32WL5x_CM4/USART2/CR3/CTSE:0x0
STM32WL5x_CM4/USART2/CR3/RTSE:0x0
STM32WL5x_CM4/USART2/CR3/DMAT:0x0
STM32WL5x_CM4/USART2/CR3/DMAR:0x0
STM32WL5x_CM4/USART2/CR3/SCEN:0x0
STM32WL5x_CM4/USART2/CR3/NACK:0x0
STM32WL5x_CM4/USART2/CR3/HDSEL:0x0
STM32WL5x_CM4/USART2/CR3/IRLP:0x0
STM32WL5x_CM4/USART2/CR3/IREN:0x0
STM32WL5x_CM4/USART2/CR3/EIE:0x0
STM32WL5x_CM4/USART2/BRR:0x0
STM32WL5x_CM4/USART2/BRR/BRR:0x0
STM32WL5x_CM4/USART2/GTPR:0x0
STM32WL5x_CM4/USART2/GTPR/GT:0x0
STM32WL5x_CM4/USART2/GTPR/PSC:0x0
STM32WL5x_CM4/USART2/RTOR:0x0
STM32WL5x_CM4/USART2/RTOR/BLEN:0x0
STM32WL5x_CM4/USART2/RTOR/RTO:0x0
STM32WL5x_CM4/USART2/RQR:0x0
STM32WL5x_CM4/USART2/RQR/TXFRQ:0x0
STM32WL5x_CM4/USART2/RQR/RXFRQ:0x0
STM32WL5x_CM4/USART2/RQR/MMRQ:0x0
STM32WL5x_CM4/USART2/RQR/SBKRQ:0x0
STM32WL5x_CM4/USART2/RQR/ABRRQ:0x0
STM32WL5x_CM4/USART2/ISR:0xc0
STM32WL5x_CM4/USART2/ISR/TXFT:0x0
STM32WL5x_CM4/USART2/ISR/RXFT:0x0
STM32WL5x_CM4/USART2/ISR/TCBGT:0x0
STM32WL5x_CM4/USART2/ISR/RXFF:0x0
STM32WL5x_CM4/USART2/ISR/TXFE:0x0
STM32WL5x_CM4/USART2/ISR/REACK:0x0
STM32WL5x_CM4/USART2/ISR/TEACK:0x0
STM32WL5x_CM4/USART2/ISR/WUF:0x0
STM32WL5x_CM4/USART2/ISR/RWU:0x0
STM32WL5x_CM4/USART2/ISR/SBKF:0x0
STM32WL5x_CM4/USART2/ISR/CMF:0x0
STM32WL5x_CM4/USART2/ISR/BUSY:0x0
STM32WL5x_CM4/USART2/ISR/ABRF:0x0
STM32WL5x_CM4/USART2/ISR/ABRE:0x0
STM32WL5x_CM4/USART2/ISR/UDR:0x0
STM32WL5x_CM4/USART2/ISR/EOBF:0x0
STM32WL5x_CM4/USART2/ISR/RTOF:0x0
STM32WL5x_CM4/USART2/ISR/CTS:0x0
STM32WL5x_CM4/USART2/ISR/CTSIF:0x0
STM32WL5x_CM4/USART2/ISR/LBDF:0x0
STM32WL5x_CM4/USART2/ISR/TXE:0x1
STM32WL5x_CM4/USART2/ISR/TC:0x1
STM32WL5x_CM4/USART2/ISR/RXNE:0x0
STM32WL5x_CM4/USART2/ISR/IDLE:0x0
STM32WL5x_CM4/USART2/ISR/ORE:0x0
STM32WL5x_CM4/USART2/ISR/NE:0x0
STM32WL5x_CM4/USART2/ISR/FE:0x0
STM32WL5x_CM4/USART2/ISR/PE:0x0
STM32WL5x_CM4/USART2/ICR:null
STM32WL5x_CM4/USART2/ICR/WUCF:null
STM32WL5x_CM4/USART2/ICR/CMCF:null
STM32WL5x_CM4/USART2/ICR/UDRCF:null
STM32WL5x_CM4/USART2/ICR/EOBCF:null
STM32WL5x_CM4/USART2/ICR/RTOCF:null
STM32WL5x_CM4/USART2/ICR/CTSCF:null
STM32WL5x_CM4/USART2/ICR/LBDCF:null
STM32WL5x_CM4/USART2/ICR/TCBGTCF:null
STM32WL5x_CM4/USART2/ICR/TCCF:null
STM32WL5x_CM4/USART2/ICR/TXFECF:null
STM32WL5x_CM4/USART2/ICR/IDLECF:null
STM32WL5x_CM4/USART2/ICR/ORECF:null
STM32WL5x_CM4/USART2/ICR/NECF:null
STM32WL5x_CM4/USART2/ICR/FECF:null
STM32WL5x_CM4/USART2/ICR/PECF:null
STM32WL5x_CM4/USART2/RDR:0x0
STM32WL5x_CM4/USART2/RDR/RDR:0x0
STM32WL5x_CM4/USART2/TDR:0x0
STM32WL5x_CM4/USART2/TDR/TDR:0x0
STM32WL5x_CM4/USART2/PRESC:0x0
STM32WL5x_CM4/USART2/PRESC/PRESCALER:0x0
STM32WL5x_CM4/VREFBUF/CSR:0x2
STM32WL5x_CM4/VREFBUF/CSR/VRR:0x0
STM32WL5x_CM4/VREFBUF/CSR/VRS:0x0
STM32WL5x_CM4/VREFBUF/CSR/HIZ:0x1
STM32WL5x_CM4/VREFBUF/CSR/ENVR:0x0
STM32WL5x_CM4/VREFBUF/CCR:0x3f
STM32WL5x_CM4/VREFBUF/CCR/TRIM:0x3f
STM32WL5x_CM4/WWDG/CR:0x7f
STM32WL5x_CM4/WWDG/CR/WDGA:0x0
STM32WL5x_CM4/WWDG/CR/T:0x7f
STM32WL5x_CM4/WWDG/CFR:0x7f
STM32WL5x_CM4/WWDG/CFR/WDGTB:0x0
STM32WL5x_CM4/WWDG/CFR/EWI:0x0
STM32WL5x_CM4/WWDG/CFR/W:0x7f
STM32WL5x_CM4/WWDG/SR:0x0
STM32WL5x_CM4/WWDG/SR/EWIF:0x0
