{"top":"global.PISO4",
"namespaces":{
  "global":{
    "modules":{
      "DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          }
        },
        "connections":[
          ["self.CLK","inst0.clk"],
          ["self.I","inst0.in.0"],
          ["self.O","inst0.out.0"]
        ]
      },
      "Mux2xNone":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["S","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",1]}
          }
        },
        "connections":[
          ["self.I0","inst0.in.data.0.0"],
          ["self.I1","inst0.in.data.1.0"],
          ["self.S","inst0.in.sel.0"],
          ["self.O","inst0.out.0"]
        ]
      },
      "PISO4":{
        "type":["Record",[
          ["SI","BitIn"],
          ["PI",["Array",4,"BitIn"]],
          ["LOAD","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "inst0":{
            "modref":"global.Mux2xNone"
          },
          "inst1":{
            "modref":"global.Mux2xNone"
          },
          "inst2":{
            "modref":"global.Mux2xNone"
          },
          "inst3":{
            "modref":"global.Mux2xNone"
          },
          "inst4":{
            "modref":"global.Register4"
          }
        },
        "connections":[
          ["self.SI","inst0.I0"],
          ["self.PI.0","inst0.I1"],
          ["inst4.I.0","inst0.O"],
          ["self.LOAD","inst0.S"],
          ["inst4.O.0","inst1.I0"],
          ["self.PI.1","inst1.I1"],
          ["inst4.I.1","inst1.O"],
          ["self.LOAD","inst1.S"],
          ["inst4.O.1","inst2.I0"],
          ["self.PI.2","inst2.I1"],
          ["inst4.I.2","inst2.O"],
          ["self.LOAD","inst2.S"],
          ["inst4.O.2","inst3.I0"],
          ["self.PI.3","inst3.I1"],
          ["inst4.I.3","inst3.O"],
          ["self.LOAD","inst3.S"],
          ["self.CLK","inst4.CLK"],
          ["self.O","inst4.O.3"]
        ]
      },
      "Register4":{
        "type":["Record",[
          ["I",["Array",4,"BitIn"]],
          ["O",["Array",4,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "inst0":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse"
          },
          "inst1":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse"
          },
          "inst2":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse"
          },
          "inst3":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse"
          }
        },
        "connections":[
          ["self.CLK","inst0.CLK"],
          ["self.I.0","inst0.I"],
          ["self.O.0","inst0.O"],
          ["self.CLK","inst1.CLK"],
          ["self.I.1","inst1.I"],
          ["self.O.1","inst1.O"],
          ["self.CLK","inst2.CLK"],
          ["self.I.2","inst2.I"],
          ["self.O.2","inst2.O"],
          ["self.CLK","inst3.CLK"],
          ["self.I.3","inst3.I"],
          ["self.O.3","inst3.O"]
        ]
      }
    }
  }
}
}