Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Mar 27 15:46:05 2017
| Host         : DESKTOP-MTFSQ99 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopTrivial_timing_summary_routed.rpt -rpx TopTrivial_timing_summary_routed.rpx
| Design       : TopTrivial
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.480        0.000                      0                  116        0.140        0.000                      0                  116        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.480        0.000                      0                  116        0.140        0.000                      0                  116        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.480ns  (required time - arrival time)
  Source:                 binTO_BCD/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/int_rg_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 0.823ns (19.695%)  route 3.356ns (80.305%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.729     5.332    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y91         FDRE                                         r  binTO_BCD/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  binTO_BCD/c_s_reg[0]/Q
                         net (fo=53, routed)          0.842     6.629    binTO_BCD/c_s[0]
    SLICE_X84Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.753 f  binTO_BCD/int_rg_c[15]_i_3/O
                         net (fo=15, routed)          1.071     7.825    binTO_BCD/int_rg_c[15]_i_3_n_0
    SLICE_X85Y86         LUT5 (Prop_lut5_I2_O)        0.124     7.949 r  binTO_BCD/int_rg_c[0]_i_2/O
                         net (fo=1, routed)           0.801     8.750    binTO_BCD/int_rg_c[0]_i_2_n_0
    SLICE_X81Y87         LUT5 (Prop_lut5_I2_O)        0.119     8.869 r  binTO_BCD/int_rg_c[0]_i_1/O
                         net (fo=1, routed)           0.642     9.510    binTO_BCD/int_rg_n[0]
    SLICE_X81Y87         FDRE                                         r  binTO_BCD/int_rg_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.599    15.022    binTO_BCD/clk_IBUF_BUFG
    SLICE_X81Y87         FDRE                                         r  binTO_BCD/int_rg_c_reg[0]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X81Y87         FDRE (Setup_fdre_C_D)       -0.255    14.990    binTO_BCD/int_rg_c_reg[0]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  5.480    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 binTO_BCD/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/int_rg_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 1.155ns (27.404%)  route 3.060ns (72.596%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.729     5.332    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y91         FDRE                                         r  binTO_BCD/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  binTO_BCD/c_s_reg[0]/Q
                         net (fo=53, routed)          1.070     6.858    binTO_BCD/c_s[0]
    SLICE_X81Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.982 f  binTO_BCD/int_rg_c[7]_i_12/O
                         net (fo=2, routed)           0.546     7.528    binTO_BCD/int_rg_c[7]_i_12_n_0
    SLICE_X81Y88         LUT2 (Prop_lut2_I0_O)        0.119     7.647 f  binTO_BCD/int_rg_c[5]_i_3/O
                         net (fo=8, routed)           0.768     8.415    binTO_BCD/int_rg_c[5]_i_3_n_0
    SLICE_X79Y87         LUT5 (Prop_lut5_I0_O)        0.332     8.747 r  binTO_BCD/int_rg_c[3]_i_5/O
                         net (fo=1, routed)           0.676     9.422    binTO_BCD/int_rg_c[3]_i_5_n_0
    SLICE_X84Y87         LUT6 (Prop_lut6_I5_O)        0.124     9.546 r  binTO_BCD/int_rg_c[3]_i_1/O
                         net (fo=1, routed)           0.000     9.546    binTO_BCD/int_rg_n[3]
    SLICE_X84Y87         FDRE                                         r  binTO_BCD/int_rg_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.606    15.029    binTO_BCD/clk_IBUF_BUFG
    SLICE_X84Y87         FDRE                                         r  binTO_BCD/int_rg_c_reg[3]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X84Y87         FDRE (Setup_fdre_C_D)        0.077    15.345    binTO_BCD/int_rg_c_reg[3]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 binTO_BCD/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/int_rg_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.058ns (26.728%)  route 2.900ns (73.272%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.729     5.332    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y91         FDRE                                         r  binTO_BCD/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  binTO_BCD/c_s_reg[0]/Q
                         net (fo=53, routed)          0.994     6.782    binTO_BCD/c_s[0]
    SLICE_X84Y86         LUT3 (Prop_lut3_I1_O)        0.150     6.932 f  binTO_BCD/int_rg_c[15]_i_6/O
                         net (fo=9, routed)           0.856     7.788    binTO_BCD/int_rg_c[15]_i_6_n_0
    SLICE_X84Y87         LUT6 (Prop_lut6_I3_O)        0.328     8.116 r  binTO_BCD/int_rg_c[4]_i_2/O
                         net (fo=1, routed)           1.050     9.166    binTO_BCD/int_rg_c[4]_i_2_n_0
    SLICE_X81Y88         LUT6 (Prop_lut6_I2_O)        0.124     9.290 r  binTO_BCD/int_rg_c[4]_i_1/O
                         net (fo=1, routed)           0.000     9.290    binTO_BCD/int_rg_n[4]
    SLICE_X81Y88         FDRE                                         r  binTO_BCD/int_rg_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.600    15.023    binTO_BCD/clk_IBUF_BUFG
    SLICE_X81Y88         FDRE                                         r  binTO_BCD/int_rg_c_reg[4]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X81Y88         FDRE (Setup_fdre_C_D)        0.029    15.275    binTO_BCD/int_rg_c_reg[4]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 binTO_BCD/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/int_rg_c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 1.058ns (27.502%)  route 2.789ns (72.498%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.729     5.332    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y91         FDRE                                         r  binTO_BCD/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  binTO_BCD/c_s_reg[0]/Q
                         net (fo=53, routed)          0.842     6.629    binTO_BCD/c_s[0]
    SLICE_X84Y88         LUT5 (Prop_lut5_I2_O)        0.150     6.779 f  binTO_BCD/int_rg_c[3]_i_3/O
                         net (fo=5, routed)           1.009     7.788    binTO_BCD/int_rg_c[3]_i_3_n_0
    SLICE_X84Y85         LUT5 (Prop_lut5_I0_O)        0.328     8.116 r  binTO_BCD/int_rg_c[5]_i_2/O
                         net (fo=1, routed)           0.938     9.055    binTO_BCD/int_rg_c[5]_i_2_n_0
    SLICE_X81Y87         LUT6 (Prop_lut6_I3_O)        0.124     9.179 r  binTO_BCD/int_rg_c[5]_i_1/O
                         net (fo=1, routed)           0.000     9.179    binTO_BCD/int_rg_n[5]
    SLICE_X81Y87         FDRE                                         r  binTO_BCD/int_rg_c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.599    15.022    binTO_BCD/clk_IBUF_BUFG
    SLICE_X81Y87         FDRE                                         r  binTO_BCD/int_rg_c_reg[5]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X81Y87         FDRE (Setup_fdre_C_D)        0.031    15.276    binTO_BCD/int_rg_c_reg[5]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 binTO_BCD/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/int_rg_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.058ns (28.035%)  route 2.716ns (71.965%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.729     5.332    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y91         FDRE                                         r  binTO_BCD/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  binTO_BCD/c_s_reg[0]/Q
                         net (fo=53, routed)          0.842     6.629    binTO_BCD/c_s[0]
    SLICE_X84Y88         LUT5 (Prop_lut5_I2_O)        0.150     6.779 f  binTO_BCD/int_rg_c[3]_i_3/O
                         net (fo=5, routed)           0.849     7.628    binTO_BCD/int_rg_c[3]_i_3_n_0
    SLICE_X84Y86         LUT5 (Prop_lut5_I0_O)        0.328     7.956 r  binTO_BCD/int_rg_c[1]_i_2/O
                         net (fo=1, routed)           1.025     8.982    binTO_BCD/int_rg_c[1]_i_2_n_0
    SLICE_X81Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.106 r  binTO_BCD/int_rg_c[1]_i_1/O
                         net (fo=1, routed)           0.000     9.106    binTO_BCD/int_rg_n[1]
    SLICE_X81Y87         FDRE                                         r  binTO_BCD/int_rg_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.599    15.022    binTO_BCD/clk_IBUF_BUFG
    SLICE_X81Y87         FDRE                                         r  binTO_BCD/int_rg_c_reg[1]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X81Y87         FDRE (Setup_fdre_C_D)        0.029    15.274    binTO_BCD/int_rg_c_reg[1]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 binTO_BCD/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/int_rg_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.828ns (22.270%)  route 2.890ns (77.730%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.729     5.332    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y91         FDRE                                         r  binTO_BCD/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  binTO_BCD/c_s_reg[0]/Q
                         net (fo=53, routed)          1.354     7.142    binTO_BCD/c_s[0]
    SLICE_X81Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.266 r  binTO_BCD/int_rg_c[6]_i_6/O
                         net (fo=1, routed)           1.014     8.280    binTO_BCD/int_rg_c[6]_i_6_n_0
    SLICE_X81Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.404 r  binTO_BCD/int_rg_c[6]_i_2/O
                         net (fo=1, routed)           0.522     8.926    binTO_BCD/int_rg_c[6]_i_2_n_0
    SLICE_X83Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.050 r  binTO_BCD/int_rg_c[6]_i_1/O
                         net (fo=1, routed)           0.000     9.050    binTO_BCD/int_rg_n[6]
    SLICE_X83Y89         FDRE                                         r  binTO_BCD/int_rg_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.608    15.031    binTO_BCD/clk_IBUF_BUFG
    SLICE_X83Y89         FDRE                                         r  binTO_BCD/int_rg_c_reg[6]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X83Y89         FDRE (Setup_fdre_C_D)        0.029    15.299    binTO_BCD/int_rg_c_reg[6]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 binTO_BCD/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/int_rg_c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 1.155ns (31.218%)  route 2.545ns (68.782%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.729     5.332    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y91         FDRE                                         r  binTO_BCD/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  binTO_BCD/c_s_reg[0]/Q
                         net (fo=53, routed)          1.070     6.858    binTO_BCD/c_s[0]
    SLICE_X81Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.982 f  binTO_BCD/int_rg_c[7]_i_12/O
                         net (fo=2, routed)           0.546     7.528    binTO_BCD/int_rg_c[7]_i_12_n_0
    SLICE_X81Y88         LUT2 (Prop_lut2_I0_O)        0.119     7.647 f  binTO_BCD/int_rg_c[5]_i_3/O
                         net (fo=8, routed)           0.588     8.235    binTO_BCD/int_rg_c[5]_i_3_n_0
    SLICE_X84Y88         LUT6 (Prop_lut6_I5_O)        0.332     8.567 r  binTO_BCD/int_rg_c[7]_i_2/O
                         net (fo=1, routed)           0.340     8.907    binTO_BCD/int_rg_c[7]_i_2_n_0
    SLICE_X85Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.031 r  binTO_BCD/int_rg_c[7]_i_1/O
                         net (fo=1, routed)           0.000     9.031    binTO_BCD/int_rg_n[7]
    SLICE_X85Y88         FDRE                                         r  binTO_BCD/int_rg_c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.607    15.030    binTO_BCD/clk_IBUF_BUFG
    SLICE_X85Y88         FDRE                                         r  binTO_BCD/int_rg_c_reg[7]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X85Y88         FDRE (Setup_fdre_C_D)        0.031    15.300    binTO_BCD/int_rg_c_reg[7]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                          -9.031    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.417ns  (required time - arrival time)
  Source:                 binTO_BCD/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/int_rg_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 1.031ns (29.052%)  route 2.518ns (70.948%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.729     5.332    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y91         FDRE                                         r  binTO_BCD/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.456     5.788 f  binTO_BCD/c_s_reg[0]/Q
                         net (fo=53, routed)          1.070     6.858    binTO_BCD/c_s[0]
    SLICE_X81Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.982 f  binTO_BCD/int_rg_c[7]_i_12/O
                         net (fo=2, routed)           0.546     7.528    binTO_BCD/int_rg_c[7]_i_12_n_0
    SLICE_X81Y88         LUT2 (Prop_lut2_I0_O)        0.119     7.647 f  binTO_BCD/int_rg_c[5]_i_3/O
                         net (fo=8, routed)           0.901     8.548    binTO_BCD/int_rg_c[5]_i_3_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I0_O)        0.332     8.880 r  binTO_BCD/int_rg_c[2]_i_1/O
                         net (fo=1, routed)           0.000     8.880    binTO_BCD/int_rg_n[2]
    SLICE_X85Y87         FDRE                                         r  binTO_BCD/int_rg_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.606    15.029    binTO_BCD/clk_IBUF_BUFG
    SLICE_X85Y87         FDRE                                         r  binTO_BCD/int_rg_c_reg[2]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X85Y87         FDRE (Setup_fdre_C_D)        0.029    15.297    binTO_BCD/int_rg_c_reg[2]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  6.417    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 binTO_BCD/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.704ns (21.365%)  route 2.591ns (78.635%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.731     5.334    binTO_BCD/clk_IBUF_BUFG
    SLICE_X86Y91         FDRE                                         r  binTO_BCD/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  binTO_BCD/c_s_reg[1]/Q
                         net (fo=29, routed)          1.116     6.906    binTO_BCD/c_s_reg_n_0_[1]
    SLICE_X83Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.030 r  binTO_BCD/c_s[1]_i_2/O
                         net (fo=3, routed)           0.800     7.830    binTO_BCD/c_s[1]_i_2_n_0
    SLICE_X85Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.954 r  binTO_BCD/BCD0[3]_i_1/O
                         net (fo=20, routed)          0.675     8.629    binTO_BCD/BCD0[3]_i_1_n_0
    SLICE_X86Y92         FDRE                                         r  binTO_BCD/BCD2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.611    15.034    binTO_BCD/clk_IBUF_BUFG
    SLICE_X86Y92         FDRE                                         r  binTO_BCD/BCD2_reg[0]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X86Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.068    binTO_BCD/BCD2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 binTO_BCD/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.704ns (21.365%)  route 2.591ns (78.635%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.731     5.334    binTO_BCD/clk_IBUF_BUFG
    SLICE_X86Y91         FDRE                                         r  binTO_BCD/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  binTO_BCD/c_s_reg[1]/Q
                         net (fo=29, routed)          1.116     6.906    binTO_BCD/c_s_reg_n_0_[1]
    SLICE_X83Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.030 r  binTO_BCD/c_s[1]_i_2/O
                         net (fo=3, routed)           0.800     7.830    binTO_BCD/c_s[1]_i_2_n_0
    SLICE_X85Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.954 r  binTO_BCD/BCD0[3]_i_1/O
                         net (fo=20, routed)          0.675     8.629    binTO_BCD/BCD0[3]_i_1_n_0
    SLICE_X86Y92         FDRE                                         r  binTO_BCD/BCD3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.611    15.034    binTO_BCD/clk_IBUF_BUFG
    SLICE_X86Y92         FDRE                                         r  binTO_BCD/BCD3_reg[0]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X86Y92         FDRE (Setup_fdre_C_CE)      -0.205    15.068    binTO_BCD/BCD3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                  6.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 binTO_BCD/int_rg_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/int_rg_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.603     1.522    binTO_BCD/clk_IBUF_BUFG
    SLICE_X85Y87         FDRE                                         r  binTO_BCD/int_rg_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  binTO_BCD/int_rg_c_reg[2]/Q
                         net (fo=1, routed)           0.087     1.750    binTO_BCD/int_rg_c[2]
    SLICE_X84Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.795 r  binTO_BCD/int_rg_c[3]_i_1/O
                         net (fo=1, routed)           0.000     1.795    binTO_BCD/int_rg_n[3]
    SLICE_X84Y87         FDRE                                         r  binTO_BCD/int_rg_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.874     2.039    binTO_BCD/clk_IBUF_BUFG
    SLICE_X84Y87         FDRE                                         r  binTO_BCD/int_rg_c_reg[3]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X84Y87         FDRE (Hold_fdre_C_D)         0.120     1.655    binTO_BCD/int_rg_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 binTO_BCD/index_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/index_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.743%)  route 0.081ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.605     1.524    binTO_BCD/clk_IBUF_BUFG
    SLICE_X83Y91         FDRE                                         r  binTO_BCD/index_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  binTO_BCD/index_c_reg[3]/Q
                         net (fo=3, routed)           0.081     1.746    binTO_BCD/index_c[3]
    SLICE_X82Y91         LUT5 (Prop_lut5_I4_O)        0.045     1.791 r  binTO_BCD/index_c[4]_i_1/O
                         net (fo=1, routed)           0.000     1.791    binTO_BCD/index_c[4]_i_1_n_0
    SLICE_X82Y91         FDRE                                         r  binTO_BCD/index_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.877     2.042    binTO_BCD/clk_IBUF_BUFG
    SLICE_X82Y91         FDRE                                         r  binTO_BCD/index_c_reg[4]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X82Y91         FDRE (Hold_fdre_C_D)         0.091     1.628    binTO_BCD/index_c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 binTO_BCD/BCD0_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.605     1.524    binTO_BCD/clk_IBUF_BUFG
    SLICE_X84Y91         FDRE                                         r  binTO_BCD/BCD0_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  binTO_BCD/BCD0_c_reg[2]/Q
                         net (fo=4, routed)           0.062     1.751    binTO_BCD/BCD0_c[2]
    SLICE_X85Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.796 r  binTO_BCD/BCD0_c[1]_i_1/O
                         net (fo=2, routed)           0.000     1.796    binTO_BCD/BCD0_c[1]_i_1_n_0
    SLICE_X85Y91         FDRE                                         r  binTO_BCD/BCD0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.877     2.042    binTO_BCD/clk_IBUF_BUFG
    SLICE_X85Y91         FDRE                                         r  binTO_BCD/BCD0_reg[1]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X85Y91         FDRE (Hold_fdre_C_D)         0.092     1.629    binTO_BCD/BCD0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 binTO_BCD/int_rg_c_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/int_rg_c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.236%)  route 0.118ns (38.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.603     1.522    binTO_BCD/clk_IBUF_BUFG
    SLICE_X85Y87         FDRE                                         r  binTO_BCD/int_rg_c_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  binTO_BCD/int_rg_c_reg[10]/Q
                         net (fo=1, routed)           0.118     1.781    binTO_BCD/int_rg_c[10]
    SLICE_X86Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.826 r  binTO_BCD/int_rg_c[11]_i_1/O
                         net (fo=1, routed)           0.000     1.826    binTO_BCD/int_rg_n[11]
    SLICE_X86Y88         FDRE                                         r  binTO_BCD/int_rg_c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.877     2.042    binTO_BCD/clk_IBUF_BUFG
    SLICE_X86Y88         FDRE                                         r  binTO_BCD/int_rg_c_reg[11]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.091     1.653    binTO_BCD/int_rg_c_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 binTO_BCD/BCD0_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.270%)  route 0.072ns (25.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.605     1.524    binTO_BCD/clk_IBUF_BUFG
    SLICE_X84Y91         FDRE                                         r  binTO_BCD/BCD0_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  binTO_BCD/BCD0_c_reg[1]/Q
                         net (fo=4, routed)           0.072     1.761    binTO_BCD/BCD0_c[1]
    SLICE_X85Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.806 r  binTO_BCD/BCD0_c[2]_i_1/O
                         net (fo=2, routed)           0.000     1.806    binTO_BCD/BCD0_c[2]_i_1_n_0
    SLICE_X85Y91         FDRE                                         r  binTO_BCD/BCD0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.877     2.042    binTO_BCD/clk_IBUF_BUFG
    SLICE_X85Y91         FDRE                                         r  binTO_BCD/BCD0_reg[2]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X85Y91         FDRE (Hold_fdre_C_D)         0.092     1.629    binTO_BCD/BCD0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 binTO_BCD/BCD3_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD3_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.513%)  route 0.143ns (43.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.606     1.525    binTO_BCD/clk_IBUF_BUFG
    SLICE_X87Y91         FDRE                                         r  binTO_BCD/BCD3_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  binTO_BCD/BCD3_c_reg[0]/Q
                         net (fo=5, routed)           0.143     1.809    binTO_BCD/BCD3_c[0]
    SLICE_X86Y91         LUT6 (Prop_lut6_I1_O)        0.045     1.854 r  binTO_BCD/BCD3_c[3]_i_1/O
                         net (fo=2, routed)           0.000     1.854    binTO_BCD/BCD3_c[3]_i_1_n_0
    SLICE_X86Y91         FDRE                                         r  binTO_BCD/BCD3_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.878     2.043    binTO_BCD/clk_IBUF_BUFG
    SLICE_X86Y91         FDRE                                         r  binTO_BCD/BCD3_c_reg[3]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X86Y91         FDRE (Hold_fdre_C_D)         0.092     1.630    binTO_BCD/BCD3_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 binTO_BCD/BCD0_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.605     1.524    binTO_BCD/clk_IBUF_BUFG
    SLICE_X84Y91         FDRE                                         r  binTO_BCD/BCD0_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  binTO_BCD/BCD0_c_reg[0]/Q
                         net (fo=5, routed)           0.128     1.816    binTO_BCD/BCD0_c[0]
    SLICE_X85Y91         LUT4 (Prop_lut4_I0_O)        0.048     1.864 r  binTO_BCD/BCD0_c[0]_i_1/O
                         net (fo=2, routed)           0.000     1.864    binTO_BCD/BCD0_c[0]_i_1_n_0
    SLICE_X85Y91         FDRE                                         r  binTO_BCD/BCD0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.877     2.042    binTO_BCD/clk_IBUF_BUFG
    SLICE_X85Y91         FDRE                                         r  binTO_BCD/BCD0_reg[0]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X85Y91         FDRE (Hold_fdre_C_D)         0.101     1.638    binTO_BCD/BCD0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 binTO_BCD/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD2_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.768%)  route 0.154ns (45.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.606     1.525    binTO_BCD/clk_IBUF_BUFG
    SLICE_X86Y91         FDRE                                         r  binTO_BCD/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  binTO_BCD/c_s_reg[1]/Q
                         net (fo=29, routed)          0.154     1.820    binTO_BCD/c_s_reg_n_0_[1]
    SLICE_X87Y91         LUT6 (Prop_lut6_I3_O)        0.045     1.865 r  binTO_BCD/BCD2_c[3]_i_1/O
                         net (fo=2, routed)           0.000     1.865    binTO_BCD/BCD2_c[3]_i_1_n_0
    SLICE_X87Y91         FDRE                                         r  binTO_BCD/BCD2_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.878     2.043    binTO_BCD/clk_IBUF_BUFG
    SLICE_X87Y91         FDRE                                         r  binTO_BCD/BCD2_c_reg[3]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X87Y91         FDRE (Hold_fdre_C_D)         0.092     1.630    binTO_BCD/BCD2_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 binTO_BCD/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/BCD3_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.768%)  route 0.154ns (45.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.606     1.525    binTO_BCD/clk_IBUF_BUFG
    SLICE_X86Y91         FDRE                                         r  binTO_BCD/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  binTO_BCD/c_s_reg[1]/Q
                         net (fo=29, routed)          0.154     1.820    binTO_BCD/c_s_reg_n_0_[1]
    SLICE_X87Y91         LUT5 (Prop_lut5_I4_O)        0.045     1.865 r  binTO_BCD/BCD3_c[0]_i_1/O
                         net (fo=2, routed)           0.000     1.865    binTO_BCD/BCD3_c[0]_i_1_n_0
    SLICE_X87Y91         FDRE                                         r  binTO_BCD/BCD3_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.878     2.043    binTO_BCD/clk_IBUF_BUFG
    SLICE_X87Y91         FDRE                                         r  binTO_BCD/BCD3_c_reg[0]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X87Y91         FDRE (Hold_fdre_C_D)         0.092     1.630    binTO_BCD/BCD3_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 binTO_BCD/int_rg_c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binTO_BCD/int_rg_c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.603     1.522    binTO_BCD/clk_IBUF_BUFG
    SLICE_X84Y87         FDRE                                         r  binTO_BCD/int_rg_c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y87         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  binTO_BCD/int_rg_c_reg[8]/Q
                         net (fo=1, routed)           0.135     1.821    binTO_BCD/int_rg_c[8]
    SLICE_X85Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.866 r  binTO_BCD/int_rg_c[9]_i_1/O
                         net (fo=1, routed)           0.000     1.866    binTO_BCD/int_rg_n[9]
    SLICE_X85Y87         FDRE                                         r  binTO_BCD/int_rg_c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.874     2.039    binTO_BCD/clk_IBUF_BUFG
    SLICE_X85Y87         FDRE                                         r  binTO_BCD/int_rg_c_reg[9]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X85Y87         FDRE (Hold_fdre_C_D)         0.092     1.627    binTO_BCD/int_rg_c_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y89    DispCont/div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y91    DispCont/div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y91    DispCont/div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y92    DispCont/div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y92    DispCont/div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y92    DispCont/div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y90    DispCont/div_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y91    DispCont/div_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y91    DispCont/div_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    binTO_BCD/int_rg_c_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    binTO_BCD/int_rg_c_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y88    binTO_BCD/int_rg_c_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y88    binTO_BCD/int_rg_c_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y88    binTO_BCD/int_rg_c_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y88    binTO_BCD/int_rg_c_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y89    DispCont/div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y91    DispCont/div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y91    DispCont/div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y92    DispCont/div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    binTO_BCD/BCD0_c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    binTO_BCD/BCD0_c_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    binTO_BCD/BCD0_c_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    binTO_BCD/BCD0_c_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y91    binTO_BCD/BCD0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y91    binTO_BCD/BCD0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y91    binTO_BCD/BCD0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y91    binTO_BCD/BCD0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    binTO_BCD/c_s_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    binTO_BCD/BCD1_c_reg[0]/C



