// Seed: 2949648570
module module_0 (
    output uwire id_0,
    input  uwire id_1
);
  assign id_0 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd88,
    parameter id_2 = 32'd20
) (
    output tri0 id_0,
    input supply0 _id_1,
    output supply1 _id_2,
    input tri0 id_3
);
  wire id_5;
  assign id_2 = id_5;
  logic [id_2 : id_1] id_6;
  ;
  always_comb @(posedge -1) begin : LABEL_0
    #1;
  end
  logic [-1 : 1] id_7;
  ;
  module_0 modCall_1 (
      id_0,
      id_3
  );
endmodule
module module_2 (
    input wor id_0,
    output supply0 id_1,
    input wand id_2,
    input wire id_3,
    input tri id_4,
    output tri id_5,
    output supply1 id_6,
    output wor id_7,
    output tri id_8,
    inout wor id_9,
    output tri1 id_10,
    input tri1 id_11,
    output wor id_12,
    input wand id_13,
    input wire id_14,
    input tri id_15,
    input wire id_16,
    output supply1 id_17,
    input supply0 id_18
);
  parameter id_20 = -1;
  module_0 modCall_1 (
      id_5,
      id_11
  );
  assign modCall_1.id_0 = 0;
endmodule
