$comment
	File created using the following command:
		vcd file historia4.msim.vcd -direction
$end
$date
	Wed Apr 11 19:07:35 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module historia4_vlg_vec_tst $end
$var reg 1 ! botao $end
$var reg 1 " clk_1khz $end
$var reg 1 # clk_153khz $end
$var wire 1 $ off $end
$var wire 1 % rst $end
$var wire 1 & Standby $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Standby~output_o $end
$var wire 1 . off~output_o $end
$var wire 1 / rst~output_o $end
$var wire 1 0 clk_153khz~input_o $end
$var wire 1 1 clk_153khz~inputclkctrl_outclk $end
$var wire 1 2 clk_1khz~input_o $end
$var wire 1 3 clk_1khz~inputclkctrl_outclk $end
$var wire 1 4 botao~input_o $end
$var wire 1 5 inst|OP1~q $end
$var wire 1 6 inst|OP2~feeder_combout $end
$var wire 1 7 inst|OP2~q $end
$var wire 1 8 inst|OP3~feeder_combout $end
$var wire 1 9 inst|OP3~q $end
$var wire 1 : inst1|Selector1~2_combout $end
$var wire 1 ; inst1|Selector0~0_combout $end
$var wire 1 < inst1|est.desligado~q $end
$var wire 1 = inst1|Selector0~1_combout $end
$var wire 1 > inst1|Selector1~0_combout $end
$var wire 1 ? inst1|Selector0~2_combout $end
$var wire 1 @ inst1|est.espera~q $end
$var wire 1 A inst1|Selector2~0_combout $end
$var wire 1 B inst1|est.ligado~q $end
$var wire 1 C inst1|Selector1~1_combout $end
$var wire 1 D inst1|est.reset~q $end
$var wire 1 E inst1|Standby~combout $end
$var wire 1 F inst5|TMonoestavel|cont~2_combout $end
$var wire 1 G inst5|TMonoestavel|cont[17]~1_combout $end
$var wire 1 H inst5|TMonoestavel|Add0~0_combout $end
$var wire 1 I inst5|TMonoestavel|cont~17_combout $end
$var wire 1 J inst5|TMonoestavel|Add0~1 $end
$var wire 1 K inst5|TMonoestavel|Add0~2_combout $end
$var wire 1 L inst5|TMonoestavel|cont~16_combout $end
$var wire 1 M inst5|TMonoestavel|Add0~3 $end
$var wire 1 N inst5|TMonoestavel|Add0~4_combout $end
$var wire 1 O inst5|TMonoestavel|cont~15_combout $end
$var wire 1 P inst5|TMonoestavel|Add0~5 $end
$var wire 1 Q inst5|TMonoestavel|Add0~6_combout $end
$var wire 1 R inst5|TMonoestavel|cont~14_combout $end
$var wire 1 S inst5|TMonoestavel|Add0~7 $end
$var wire 1 T inst5|TMonoestavel|Add0~8_combout $end
$var wire 1 U inst5|TMonoestavel|cont~13_combout $end
$var wire 1 V inst5|TMonoestavel|Add0~9 $end
$var wire 1 W inst5|TMonoestavel|Add0~10_combout $end
$var wire 1 X inst5|TMonoestavel|cont~12_combout $end
$var wire 1 Y inst5|TMonoestavel|Add0~11 $end
$var wire 1 Z inst5|TMonoestavel|Add0~12_combout $end
$var wire 1 [ inst5|TMonoestavel|cont~11_combout $end
$var wire 1 \ inst5|TMonoestavel|Add0~13 $end
$var wire 1 ] inst5|TMonoestavel|Add0~14_combout $end
$var wire 1 ^ inst5|TMonoestavel|cont~10_combout $end
$var wire 1 _ inst5|TMonoestavel|Add0~15 $end
$var wire 1 ` inst5|TMonoestavel|Add0~16_combout $end
$var wire 1 a inst5|TMonoestavel|cont~9_combout $end
$var wire 1 b inst5|TMonoestavel|Add0~17 $end
$var wire 1 c inst5|TMonoestavel|Add0~18_combout $end
$var wire 1 d inst5|TMonoestavel|cont~8_combout $end
$var wire 1 e inst5|TMonoestavel|Add0~19 $end
$var wire 1 f inst5|TMonoestavel|Add0~20_combout $end
$var wire 1 g inst5|TMonoestavel|cont~7_combout $end
$var wire 1 h inst5|TMonoestavel|Add0~21 $end
$var wire 1 i inst5|TMonoestavel|Add0~22_combout $end
$var wire 1 j inst5|TMonoestavel|cont~6_combout $end
$var wire 1 k inst5|TMonoestavel|Add0~23 $end
$var wire 1 l inst5|TMonoestavel|Add0~24_combout $end
$var wire 1 m inst5|TMonoestavel|cont~5_combout $end
$var wire 1 n inst5|TMonoestavel|Add0~25 $end
$var wire 1 o inst5|TMonoestavel|Add0~26_combout $end
$var wire 1 p inst5|TMonoestavel|cont~4_combout $end
$var wire 1 q inst5|TMonoestavel|Add0~27 $end
$var wire 1 r inst5|TMonoestavel|Add0~28_combout $end
$var wire 1 s inst5|TMonoestavel|cont~3_combout $end
$var wire 1 t inst5|TMonoestavel|Add0~29 $end
$var wire 1 u inst5|TMonoestavel|Add0~30_combout $end
$var wire 1 v inst5|TMonoestavel|cont~18_combout $end
$var wire 1 w inst5|TMonoestavel|Add0~31 $end
$var wire 1 x inst5|TMonoestavel|Add0~32_combout $end
$var wire 1 y inst5|TMonoestavel|cont~0_combout $end
$var wire 1 z inst5|TMonoestavel|Add0~33 $end
$var wire 1 { inst5|TMonoestavel|Add0~34_combout $end
$var wire 1 | inst5|TMonoestavel|Equal0~0_combout $end
$var wire 1 } inst5|TMonoestavel|Equal0~1_combout $end
$var wire 1 ~ inst5|TMonoestavel|Equal0~2_combout $end
$var wire 1 !! inst5|TMonoestavel|Equal0~3_combout $end
$var wire 1 "! inst5|TMonoestavel|Equal0~4_combout $end
$var wire 1 #! inst5|TMonoestavel|Equal0~5_combout $end
$var wire 1 $! inst5|TMonoestavel|triggered~feeder_combout $end
$var wire 1 %! inst5|TMonoestavel|triggered~q $end
$var wire 1 &! inst5|TMonoestavel|cont [17] $end
$var wire 1 '! inst5|TMonoestavel|cont [16] $end
$var wire 1 (! inst5|TMonoestavel|cont [15] $end
$var wire 1 )! inst5|TMonoestavel|cont [14] $end
$var wire 1 *! inst5|TMonoestavel|cont [13] $end
$var wire 1 +! inst5|TMonoestavel|cont [12] $end
$var wire 1 ,! inst5|TMonoestavel|cont [11] $end
$var wire 1 -! inst5|TMonoestavel|cont [10] $end
$var wire 1 .! inst5|TMonoestavel|cont [9] $end
$var wire 1 /! inst5|TMonoestavel|cont [8] $end
$var wire 1 0! inst5|TMonoestavel|cont [7] $end
$var wire 1 1! inst5|TMonoestavel|cont [6] $end
$var wire 1 2! inst5|TMonoestavel|cont [5] $end
$var wire 1 3! inst5|TMonoestavel|cont [4] $end
$var wire 1 4! inst5|TMonoestavel|cont [3] $end
$var wire 1 5! inst5|TMonoestavel|cont [2] $end
$var wire 1 6! inst5|TMonoestavel|cont [1] $end
$var wire 1 7! inst5|TMonoestavel|cont [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
x"
x#
1$
0%
1&
0'
1(
x)
1*
1+
1,
1-
1.
0/
x0
x1
x2
x3
x4
05
06
07
08
09
0:
1;
0<
1=
0>
0?
0@
0A
0B
0C
0D
1E
0F
0G
1H
0I
0J
0K
0L
1M
0N
0O
0P
0Q
0R
1S
0T
0U
0V
0W
0X
1Y
0Z
0[
0\
0]
0^
1_
0`
0a
0b
0c
0d
1e
0f
0g
0h
0i
0j
1k
0l
0m
0n
0o
0p
1q
0r
0s
0t
0u
0v
1w
0x
0y
0z
0{
1|
1}
1~
1!!
1"!
1#!
1$!
0%!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
$end
#1000000
