# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 260 \
    name node_attr_cpy1_V_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_0_0 \
    op interface \
    ports { node_attr_cpy1_V_0_0_address0 { O 6 vector } node_attr_cpy1_V_0_0_ce0 { O 1 bit } node_attr_cpy1_V_0_0_q0 { I 14 vector } node_attr_cpy1_V_0_0_address1 { O 6 vector } node_attr_cpy1_V_0_0_ce1 { O 1 bit } node_attr_cpy1_V_0_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 261 \
    name node_attr_1D_s_mat_0_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_0_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_0_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_0_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_0_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_0_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_0_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 262 \
    name node_attr_cpy1_V_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_1_0 \
    op interface \
    ports { node_attr_cpy1_V_1_0_address0 { O 6 vector } node_attr_cpy1_V_1_0_ce0 { O 1 bit } node_attr_cpy1_V_1_0_q0 { I 14 vector } node_attr_cpy1_V_1_0_address1 { O 6 vector } node_attr_cpy1_V_1_0_ce1 { O 1 bit } node_attr_cpy1_V_1_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 263 \
    name node_attr_1D_s_mat_1_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_1_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_1_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_1_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_1_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_1_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_1_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 264 \
    name node_attr_cpy1_V_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_2_0 \
    op interface \
    ports { node_attr_cpy1_V_2_0_address0 { O 6 vector } node_attr_cpy1_V_2_0_ce0 { O 1 bit } node_attr_cpy1_V_2_0_q0 { I 14 vector } node_attr_cpy1_V_2_0_address1 { O 6 vector } node_attr_cpy1_V_2_0_ce1 { O 1 bit } node_attr_cpy1_V_2_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 265 \
    name node_attr_1D_s_mat_2_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_2_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_2_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_2_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_2_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_2_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_2_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 266 \
    name node_attr_1D_s_mat_3_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_3_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_3_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_3_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_3_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_3_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_3_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 267 \
    name node_attr_1D_s_mat_4_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_4_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_4_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_4_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_4_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_4_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_4_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 268 \
    name node_attr_1D_s_mat_5_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_5_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_5_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_5_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_5_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_5_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_5_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 269 \
    name node_attr_cpy1_V_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_3_0 \
    op interface \
    ports { node_attr_cpy1_V_3_0_address0 { O 6 vector } node_attr_cpy1_V_3_0_ce0 { O 1 bit } node_attr_cpy1_V_3_0_q0 { I 14 vector } node_attr_cpy1_V_3_0_address1 { O 6 vector } node_attr_cpy1_V_3_0_ce1 { O 1 bit } node_attr_cpy1_V_3_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 270 \
    name node_attr_1D_s_mat_6_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_6_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_6_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_6_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_6_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_6_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_6_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 271 \
    name node_attr_cpy1_V_4_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_4_0 \
    op interface \
    ports { node_attr_cpy1_V_4_0_address0 { O 6 vector } node_attr_cpy1_V_4_0_ce0 { O 1 bit } node_attr_cpy1_V_4_0_q0 { I 14 vector } node_attr_cpy1_V_4_0_address1 { O 6 vector } node_attr_cpy1_V_4_0_ce1 { O 1 bit } node_attr_cpy1_V_4_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_4_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 272 \
    name node_attr_1D_s_mat_7_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_7_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_7_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_7_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_7_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_7_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_7_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 273 \
    name node_attr_cpy1_V_5_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_5_0 \
    op interface \
    ports { node_attr_cpy1_V_5_0_address0 { O 6 vector } node_attr_cpy1_V_5_0_ce0 { O 1 bit } node_attr_cpy1_V_5_0_q0 { I 14 vector } node_attr_cpy1_V_5_0_address1 { O 6 vector } node_attr_cpy1_V_5_0_ce1 { O 1 bit } node_attr_cpy1_V_5_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_5_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 274 \
    name node_attr_1D_s_mat_8_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_8_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_8_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_8_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_8_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_8_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_8_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 275 \
    name node_attr_cpy1_V_6_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_6_0 \
    op interface \
    ports { node_attr_cpy1_V_6_0_address0 { O 6 vector } node_attr_cpy1_V_6_0_ce0 { O 1 bit } node_attr_cpy1_V_6_0_q0 { I 14 vector } node_attr_cpy1_V_6_0_address1 { O 6 vector } node_attr_cpy1_V_6_0_ce1 { O 1 bit } node_attr_cpy1_V_6_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_6_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 276 \
    name node_attr_1D_s_mat_9_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_9_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_9_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_9_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_9_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_9_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_9_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 277 \
    name node_attr_cpy1_V_7_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_7_0 \
    op interface \
    ports { node_attr_cpy1_V_7_0_address0 { O 6 vector } node_attr_cpy1_V_7_0_ce0 { O 1 bit } node_attr_cpy1_V_7_0_q0 { I 14 vector } node_attr_cpy1_V_7_0_address1 { O 6 vector } node_attr_cpy1_V_7_0_ce1 { O 1 bit } node_attr_cpy1_V_7_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_7_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 278 \
    name node_attr_1D_s_mat_10_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_10_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_10_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_10_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_10_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_10_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_10_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 279 \
    name node_attr_cpy1_V_8_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_8_0 \
    op interface \
    ports { node_attr_cpy1_V_8_0_address0 { O 6 vector } node_attr_cpy1_V_8_0_ce0 { O 1 bit } node_attr_cpy1_V_8_0_q0 { I 14 vector } node_attr_cpy1_V_8_0_address1 { O 6 vector } node_attr_cpy1_V_8_0_ce1 { O 1 bit } node_attr_cpy1_V_8_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_8_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 280 \
    name node_attr_1D_s_mat_11_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_11_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_11_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_11_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_11_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_11_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_11_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 281 \
    name node_attr_cpy1_V_9_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_9_0 \
    op interface \
    ports { node_attr_cpy1_V_9_0_address0 { O 6 vector } node_attr_cpy1_V_9_0_ce0 { O 1 bit } node_attr_cpy1_V_9_0_q0 { I 14 vector } node_attr_cpy1_V_9_0_address1 { O 6 vector } node_attr_cpy1_V_9_0_ce1 { O 1 bit } node_attr_cpy1_V_9_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_9_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 282 \
    name node_attr_1D_s_mat_12_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_12_0_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_12_0_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_12_0_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_12_0_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_12_0_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_12_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 283 \
    name node_attr_1D_r_mat_0_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_0_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_0_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_0_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_0_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_0_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_0_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 284 \
    name node_attr_1D_r_mat_1_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_1_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_1_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_1_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_1_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_1_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_1_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 285 \
    name node_attr_1D_r_mat_2_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_2_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_2_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_2_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_2_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_2_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_2_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 286 \
    name node_attr_1D_r_mat_3_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_3_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_3_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_3_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_3_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_3_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_3_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 287 \
    name node_attr_1D_r_mat_4_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_4_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_4_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_4_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_4_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_4_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_4_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 288 \
    name node_attr_1D_r_mat_5_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_5_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_5_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_5_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_5_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_5_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_5_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 289 \
    name node_attr_1D_r_mat_6_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_6_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_6_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_6_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_6_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_6_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_6_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 290 \
    name node_attr_1D_r_mat_7_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_7_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_7_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_7_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_7_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_7_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_7_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 291 \
    name node_attr_1D_r_mat_8_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_8_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_8_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_8_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_8_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_8_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_8_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 292 \
    name node_attr_1D_r_mat_9_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_9_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_9_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_9_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_9_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_9_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_9_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 293 \
    name node_attr_1D_r_mat_10_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_10_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_10_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_10_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_10_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_10_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_10_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 294 \
    name node_attr_1D_r_mat_11_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_11_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_11_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_11_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_11_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_11_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_11_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 295 \
    name node_attr_cpy1_V_10_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_10_0 \
    op interface \
    ports { node_attr_cpy1_V_10_0_address0 { O 6 vector } node_attr_cpy1_V_10_0_ce0 { O 1 bit } node_attr_cpy1_V_10_0_q0 { I 14 vector } node_attr_cpy1_V_10_0_address1 { O 6 vector } node_attr_cpy1_V_10_0_ce1 { O 1 bit } node_attr_cpy1_V_10_0_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_10_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 296 \
    name node_attr_1D_r_mat_12_0_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_12_0_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_12_0_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_12_0_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_12_0_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_12_0_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_12_0_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_0_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 297 \
    name node_attr_cpy1_V_0_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_0_1 \
    op interface \
    ports { node_attr_cpy1_V_0_1_address0 { O 6 vector } node_attr_cpy1_V_0_1_ce0 { O 1 bit } node_attr_cpy1_V_0_1_q0 { I 14 vector } node_attr_cpy1_V_0_1_address1 { O 6 vector } node_attr_cpy1_V_0_1_ce1 { O 1 bit } node_attr_cpy1_V_0_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 298 \
    name node_attr_1D_s_mat_0_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_0_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_0_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_0_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_0_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_0_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_0_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 299 \
    name node_attr_cpy1_V_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_1_1 \
    op interface \
    ports { node_attr_cpy1_V_1_1_address0 { O 6 vector } node_attr_cpy1_V_1_1_ce0 { O 1 bit } node_attr_cpy1_V_1_1_q0 { I 14 vector } node_attr_cpy1_V_1_1_address1 { O 6 vector } node_attr_cpy1_V_1_1_ce1 { O 1 bit } node_attr_cpy1_V_1_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 300 \
    name node_attr_1D_s_mat_1_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_1_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_1_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_1_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_1_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_1_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_1_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 301 \
    name node_attr_cpy1_V_2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_2_1 \
    op interface \
    ports { node_attr_cpy1_V_2_1_address0 { O 6 vector } node_attr_cpy1_V_2_1_ce0 { O 1 bit } node_attr_cpy1_V_2_1_q0 { I 14 vector } node_attr_cpy1_V_2_1_address1 { O 6 vector } node_attr_cpy1_V_2_1_ce1 { O 1 bit } node_attr_cpy1_V_2_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 302 \
    name node_attr_1D_s_mat_2_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_2_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_2_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_2_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_2_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_2_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_2_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 303 \
    name node_attr_1D_s_mat_3_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_3_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_3_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_3_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_3_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_3_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_3_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 304 \
    name node_attr_1D_s_mat_4_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_4_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_4_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_4_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_4_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_4_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_4_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 305 \
    name node_attr_1D_s_mat_5_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_5_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_5_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_5_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_5_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_5_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_5_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 306 \
    name node_attr_cpy1_V_3_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_3_1 \
    op interface \
    ports { node_attr_cpy1_V_3_1_address0 { O 6 vector } node_attr_cpy1_V_3_1_ce0 { O 1 bit } node_attr_cpy1_V_3_1_q0 { I 14 vector } node_attr_cpy1_V_3_1_address1 { O 6 vector } node_attr_cpy1_V_3_1_ce1 { O 1 bit } node_attr_cpy1_V_3_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 307 \
    name node_attr_1D_s_mat_6_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_6_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_6_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_6_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_6_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_6_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_6_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 308 \
    name node_attr_cpy1_V_4_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_4_1 \
    op interface \
    ports { node_attr_cpy1_V_4_1_address0 { O 6 vector } node_attr_cpy1_V_4_1_ce0 { O 1 bit } node_attr_cpy1_V_4_1_q0 { I 14 vector } node_attr_cpy1_V_4_1_address1 { O 6 vector } node_attr_cpy1_V_4_1_ce1 { O 1 bit } node_attr_cpy1_V_4_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_4_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 309 \
    name node_attr_1D_s_mat_7_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_7_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_7_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_7_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_7_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_7_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_7_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 310 \
    name node_attr_cpy1_V_5_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_5_1 \
    op interface \
    ports { node_attr_cpy1_V_5_1_address0 { O 6 vector } node_attr_cpy1_V_5_1_ce0 { O 1 bit } node_attr_cpy1_V_5_1_q0 { I 14 vector } node_attr_cpy1_V_5_1_address1 { O 6 vector } node_attr_cpy1_V_5_1_ce1 { O 1 bit } node_attr_cpy1_V_5_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_5_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 311 \
    name node_attr_1D_s_mat_8_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_8_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_8_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_8_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_8_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_8_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_8_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 312 \
    name node_attr_cpy1_V_6_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_6_1 \
    op interface \
    ports { node_attr_cpy1_V_6_1_address0 { O 6 vector } node_attr_cpy1_V_6_1_ce0 { O 1 bit } node_attr_cpy1_V_6_1_q0 { I 14 vector } node_attr_cpy1_V_6_1_address1 { O 6 vector } node_attr_cpy1_V_6_1_ce1 { O 1 bit } node_attr_cpy1_V_6_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_6_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 313 \
    name node_attr_1D_s_mat_9_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_9_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_9_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_9_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_9_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_9_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_9_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 314 \
    name node_attr_cpy1_V_7_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_7_1 \
    op interface \
    ports { node_attr_cpy1_V_7_1_address0 { O 6 vector } node_attr_cpy1_V_7_1_ce0 { O 1 bit } node_attr_cpy1_V_7_1_q0 { I 14 vector } node_attr_cpy1_V_7_1_address1 { O 6 vector } node_attr_cpy1_V_7_1_ce1 { O 1 bit } node_attr_cpy1_V_7_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_7_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 315 \
    name node_attr_1D_s_mat_10_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_10_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_10_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_10_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_10_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_10_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_10_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 316 \
    name node_attr_cpy1_V_8_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_8_1 \
    op interface \
    ports { node_attr_cpy1_V_8_1_address0 { O 6 vector } node_attr_cpy1_V_8_1_ce0 { O 1 bit } node_attr_cpy1_V_8_1_q0 { I 14 vector } node_attr_cpy1_V_8_1_address1 { O 6 vector } node_attr_cpy1_V_8_1_ce1 { O 1 bit } node_attr_cpy1_V_8_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_8_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 317 \
    name node_attr_1D_s_mat_11_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_11_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_11_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_11_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_11_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_11_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_11_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 318 \
    name node_attr_cpy1_V_9_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_9_1 \
    op interface \
    ports { node_attr_cpy1_V_9_1_address0 { O 6 vector } node_attr_cpy1_V_9_1_ce0 { O 1 bit } node_attr_cpy1_V_9_1_q0 { I 14 vector } node_attr_cpy1_V_9_1_address1 { O 6 vector } node_attr_cpy1_V_9_1_ce1 { O 1 bit } node_attr_cpy1_V_9_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_9_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 319 \
    name node_attr_1D_s_mat_12_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_12_1_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_12_1_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_12_1_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_12_1_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_12_1_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_12_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 320 \
    name node_attr_1D_r_mat_0_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_0_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_0_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_0_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_0_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_0_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_0_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 321 \
    name node_attr_1D_r_mat_1_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_1_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_1_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_1_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_1_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_1_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_1_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 322 \
    name node_attr_1D_r_mat_2_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_2_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_2_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_2_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_2_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_2_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_2_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 323 \
    name node_attr_1D_r_mat_3_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_3_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_3_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_3_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_3_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_3_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_3_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 324 \
    name node_attr_1D_r_mat_4_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_4_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_4_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_4_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_4_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_4_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_4_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 325 \
    name node_attr_1D_r_mat_5_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_5_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_5_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_5_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_5_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_5_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_5_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 326 \
    name node_attr_1D_r_mat_6_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_6_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_6_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_6_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_6_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_6_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_6_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 327 \
    name node_attr_1D_r_mat_7_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_7_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_7_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_7_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_7_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_7_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_7_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 328 \
    name node_attr_1D_r_mat_8_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_8_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_8_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_8_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_8_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_8_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_8_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 329 \
    name node_attr_1D_r_mat_9_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_9_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_9_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_9_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_9_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_9_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_9_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 330 \
    name node_attr_1D_r_mat_10_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_10_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_10_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_10_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_10_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_10_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_10_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 331 \
    name node_attr_1D_r_mat_11_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_11_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_11_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_11_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_11_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_11_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_11_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 332 \
    name node_attr_cpy1_V_10_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_10_1 \
    op interface \
    ports { node_attr_cpy1_V_10_1_address0 { O 6 vector } node_attr_cpy1_V_10_1_ce0 { O 1 bit } node_attr_cpy1_V_10_1_q0 { I 14 vector } node_attr_cpy1_V_10_1_address1 { O 6 vector } node_attr_cpy1_V_10_1_ce1 { O 1 bit } node_attr_cpy1_V_10_1_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_10_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 333 \
    name node_attr_1D_r_mat_12_1_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_12_1_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_12_1_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_12_1_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_12_1_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_12_1_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_12_1_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_1_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 334 \
    name node_attr_cpy1_V_0_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_0_2 \
    op interface \
    ports { node_attr_cpy1_V_0_2_address0 { O 6 vector } node_attr_cpy1_V_0_2_ce0 { O 1 bit } node_attr_cpy1_V_0_2_q0 { I 14 vector } node_attr_cpy1_V_0_2_address1 { O 6 vector } node_attr_cpy1_V_0_2_ce1 { O 1 bit } node_attr_cpy1_V_0_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 335 \
    name node_attr_1D_s_mat_0_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_0_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_0_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_0_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_0_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_0_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_0_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_0_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 336 \
    name node_attr_cpy1_V_1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_1_2 \
    op interface \
    ports { node_attr_cpy1_V_1_2_address0 { O 6 vector } node_attr_cpy1_V_1_2_ce0 { O 1 bit } node_attr_cpy1_V_1_2_q0 { I 14 vector } node_attr_cpy1_V_1_2_address1 { O 6 vector } node_attr_cpy1_V_1_2_ce1 { O 1 bit } node_attr_cpy1_V_1_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 337 \
    name node_attr_1D_s_mat_1_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_1_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_1_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_1_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_1_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_1_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_1_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_1_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 338 \
    name node_attr_cpy1_V_2_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_2_2 \
    op interface \
    ports { node_attr_cpy1_V_2_2_address0 { O 6 vector } node_attr_cpy1_V_2_2_ce0 { O 1 bit } node_attr_cpy1_V_2_2_q0 { I 14 vector } node_attr_cpy1_V_2_2_address1 { O 6 vector } node_attr_cpy1_V_2_2_ce1 { O 1 bit } node_attr_cpy1_V_2_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 339 \
    name node_attr_1D_s_mat_2_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_2_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_2_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_2_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_2_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_2_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_2_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_2_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 340 \
    name node_attr_1D_s_mat_3_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_3_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_3_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_3_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_3_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_3_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_3_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_3_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 341 \
    name node_attr_1D_s_mat_4_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_4_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_4_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_4_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_4_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_4_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_4_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_4_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 342 \
    name node_attr_1D_s_mat_5_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_5_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_5_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_5_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_5_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_5_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_5_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_5_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 343 \
    name node_attr_cpy1_V_3_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_3_2 \
    op interface \
    ports { node_attr_cpy1_V_3_2_address0 { O 6 vector } node_attr_cpy1_V_3_2_ce0 { O 1 bit } node_attr_cpy1_V_3_2_q0 { I 14 vector } node_attr_cpy1_V_3_2_address1 { O 6 vector } node_attr_cpy1_V_3_2_ce1 { O 1 bit } node_attr_cpy1_V_3_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 344 \
    name node_attr_1D_s_mat_6_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_6_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_6_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_6_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_6_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_6_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_6_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_6_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 345 \
    name node_attr_cpy1_V_4_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_4_2 \
    op interface \
    ports { node_attr_cpy1_V_4_2_address0 { O 6 vector } node_attr_cpy1_V_4_2_ce0 { O 1 bit } node_attr_cpy1_V_4_2_q0 { I 14 vector } node_attr_cpy1_V_4_2_address1 { O 6 vector } node_attr_cpy1_V_4_2_ce1 { O 1 bit } node_attr_cpy1_V_4_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_4_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 346 \
    name node_attr_1D_s_mat_7_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_7_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_7_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_7_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_7_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_7_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_7_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_7_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 347 \
    name node_attr_cpy1_V_5_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_5_2 \
    op interface \
    ports { node_attr_cpy1_V_5_2_address0 { O 6 vector } node_attr_cpy1_V_5_2_ce0 { O 1 bit } node_attr_cpy1_V_5_2_q0 { I 14 vector } node_attr_cpy1_V_5_2_address1 { O 6 vector } node_attr_cpy1_V_5_2_ce1 { O 1 bit } node_attr_cpy1_V_5_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_5_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 348 \
    name node_attr_1D_s_mat_8_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_8_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_8_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_8_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_8_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_8_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_8_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_8_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 349 \
    name node_attr_cpy1_V_6_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_6_2 \
    op interface \
    ports { node_attr_cpy1_V_6_2_address0 { O 6 vector } node_attr_cpy1_V_6_2_ce0 { O 1 bit } node_attr_cpy1_V_6_2_q0 { I 14 vector } node_attr_cpy1_V_6_2_address1 { O 6 vector } node_attr_cpy1_V_6_2_ce1 { O 1 bit } node_attr_cpy1_V_6_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_6_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 350 \
    name node_attr_1D_s_mat_9_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_9_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_9_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_9_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_9_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_9_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_9_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_9_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 351 \
    name node_attr_cpy1_V_7_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_7_2 \
    op interface \
    ports { node_attr_cpy1_V_7_2_address0 { O 6 vector } node_attr_cpy1_V_7_2_ce0 { O 1 bit } node_attr_cpy1_V_7_2_q0 { I 14 vector } node_attr_cpy1_V_7_2_address1 { O 6 vector } node_attr_cpy1_V_7_2_ce1 { O 1 bit } node_attr_cpy1_V_7_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_7_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 352 \
    name node_attr_1D_s_mat_10_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_10_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_10_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_10_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_10_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_10_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_10_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_10_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 353 \
    name node_attr_cpy1_V_8_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_8_2 \
    op interface \
    ports { node_attr_cpy1_V_8_2_address0 { O 6 vector } node_attr_cpy1_V_8_2_ce0 { O 1 bit } node_attr_cpy1_V_8_2_q0 { I 14 vector } node_attr_cpy1_V_8_2_address1 { O 6 vector } node_attr_cpy1_V_8_2_ce1 { O 1 bit } node_attr_cpy1_V_8_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_8_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 354 \
    name node_attr_1D_s_mat_11_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_11_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_11_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_11_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_11_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_11_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_11_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_11_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 355 \
    name node_attr_cpy1_V_9_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_9_2 \
    op interface \
    ports { node_attr_cpy1_V_9_2_address0 { O 6 vector } node_attr_cpy1_V_9_2_ce0 { O 1 bit } node_attr_cpy1_V_9_2_q0 { I 14 vector } node_attr_cpy1_V_9_2_address1 { O 6 vector } node_attr_cpy1_V_9_2_ce1 { O 1 bit } node_attr_cpy1_V_9_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_9_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 356 \
    name node_attr_1D_s_mat_12_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_s_mat_12_2_0_V_1 \
    op interface \
    ports { node_attr_1D_s_mat_12_2_0_V_1_address0 { O 6 vector } node_attr_1D_s_mat_12_2_0_V_1_ce0 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_1_we0 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_1_d0 { O 14 vector } node_attr_1D_s_mat_12_2_0_V_1_address1 { O 6 vector } node_attr_1D_s_mat_12_2_0_V_1_ce1 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_1_we1 { O 1 bit } node_attr_1D_s_mat_12_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_s_mat_12_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 357 \
    name node_attr_1D_r_mat_0_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_0_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_0_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_0_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_0_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_0_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_0_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_0_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 358 \
    name node_attr_1D_r_mat_1_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_1_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_1_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_1_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_1_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_1_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_1_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_1_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 359 \
    name node_attr_1D_r_mat_2_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_2_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_2_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_2_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_2_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_2_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_2_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_2_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 360 \
    name node_attr_1D_r_mat_3_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_3_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_3_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_3_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_3_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_3_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_3_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_3_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 361 \
    name node_attr_1D_r_mat_4_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_4_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_4_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_4_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_4_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_4_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_4_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_4_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 362 \
    name node_attr_1D_r_mat_5_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_5_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_5_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_5_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_5_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_5_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_5_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_5_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 363 \
    name node_attr_1D_r_mat_6_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_6_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_6_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_6_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_6_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_6_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_6_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_6_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 364 \
    name node_attr_1D_r_mat_7_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_7_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_7_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_7_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_7_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_7_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_7_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_7_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 365 \
    name node_attr_1D_r_mat_8_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_8_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_8_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_8_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_8_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_8_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_8_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_8_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 366 \
    name node_attr_1D_r_mat_9_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_9_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_9_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_9_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_9_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_9_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_9_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_9_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 367 \
    name node_attr_1D_r_mat_10_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_10_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_10_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_10_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_10_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_10_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_10_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_10_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 368 \
    name node_attr_1D_r_mat_11_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_11_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_11_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_11_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_11_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_11_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_11_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_11_2_0_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 369 \
    name node_attr_cpy1_V_10_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename node_attr_cpy1_V_10_2 \
    op interface \
    ports { node_attr_cpy1_V_10_2_address0 { O 6 vector } node_attr_cpy1_V_10_2_ce0 { O 1 bit } node_attr_cpy1_V_10_2_q0 { I 14 vector } node_attr_cpy1_V_10_2_address1 { O 6 vector } node_attr_cpy1_V_10_2_ce1 { O 1 bit } node_attr_cpy1_V_10_2_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_cpy1_V_10_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 370 \
    name node_attr_1D_r_mat_12_2_0_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename node_attr_1D_r_mat_12_2_0_V_1 \
    op interface \
    ports { node_attr_1D_r_mat_12_2_0_V_1_address0 { O 6 vector } node_attr_1D_r_mat_12_2_0_V_1_ce0 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_1_we0 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_1_d0 { O 14 vector } node_attr_1D_r_mat_12_2_0_V_1_address1 { O 6 vector } node_attr_1D_r_mat_12_2_0_V_1_ce1 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_1_we1 { O 1 bit } node_attr_1D_r_mat_12_2_0_V_1_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'node_attr_1D_r_mat_12_2_0_V_1'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


