# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/ECE385/lab4/files/SV\ files {D:/ECE385/lab4/files/SV files/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:48 on Oct 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab4/files/SV files" D:/ECE385/lab4/files/SV files/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 20:46:48 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab4/files/SV\ files {D:/ECE385/lab4/files/SV files/Register_unit_X.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:48 on Oct 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab4/files/SV files" D:/ECE385/lab4/files/SV files/Register_unit_X.sv 
# -- Compiling module register_unit_X
# 
# Top level modules:
# 	register_unit_X
# End time: 20:46:48 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab4/files/SV\ files {D:/ECE385/lab4/files/SV files/Register_unit_B.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:48 on Oct 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab4/files/SV files" D:/ECE385/lab4/files/SV files/Register_unit_B.sv 
# -- Compiling module register_unit_B
# 
# Top level modules:
# 	register_unit_B
# End time: 20:46:48 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab4/files/SV\ files {D:/ECE385/lab4/files/SV files/Register_unit_A.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:48 on Oct 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab4/files/SV files" D:/ECE385/lab4/files/SV files/Register_unit_A.sv 
# -- Compiling module register_unit_A
# 
# Top level modules:
# 	register_unit_A
# End time: 20:46:48 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab4/files/SV\ files {D:/ECE385/lab4/files/SV files/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:48 on Oct 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab4/files/SV files" D:/ECE385/lab4/files/SV files/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 20:46:48 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab4/files/SV\ files {D:/ECE385/lab4/files/SV files/full_adder_9bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:48 on Oct 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab4/files/SV files" D:/ECE385/lab4/files/SV files/full_adder_9bit.sv 
# -- Compiling module full_adder_9bit
# -- Compiling module full_adder_1bit
# 
# Top level modules:
# 	full_adder_9bit
# End time: 20:46:48 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab4/files/SV\ files {D:/ECE385/lab4/files/SV files/Control_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:48 on Oct 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab4/files/SV files" D:/ECE385/lab4/files/SV files/Control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:46:48 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab4/files/SV\ files {D:/ECE385/lab4/files/SV files/addandsub_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:48 on Oct 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab4/files/SV files" D:/ECE385/lab4/files/SV files/addandsub_unit.sv 
# -- Compiling module addandsub_unit
# 
# Top level modules:
# 	addandsub_unit
# End time: 20:46:48 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab4/files/SV\ files {D:/ECE385/lab4/files/SV files/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:49 on Oct 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab4/files/SV files" D:/ECE385/lab4/files/SV files/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 20:46:49 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/ECE385/lab4/files/SV\ files {D:/ECE385/lab4/files/SV files/testbench_lab4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:46:49 on Oct 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab4/files/SV files" D:/ECE385/lab4/files/SV files/testbench_lab4.sv 
# -- Compiling module testbench_lab4
# 
# Top level modules:
# 	testbench_lab4
# End time: 20:46:49 on Oct 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_lab4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_lab4 
# Start time: 20:46:49 on Oct 02,2022
# Loading sv_std.std
# Loading work.testbench_lab4
# Loading work.Processor
# Loading work.addandsub_unit
# Loading work.full_adder_9bit
# Loading work.full_adder_1bit
# Loading work.register_unit_X
# Loading work.register_unit_A
# Loading work.register_unit_B
# Loading work.control_unit
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: li  Hostname: OLO  ProcessID: 21992
#           Attempting to use alternate WLF file "./wlftra8d7m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftra8d7m
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 4000 ns
# ** Warning: (vsim-8315) D:/ECE385/lab4/files/SV files/Control_unit.sv(20): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_lab4/processor0/con_unit
# ** Warning: (vsim-8315) D:/ECE385/lab4/files/SV files/Control_unit.sv(20): No condition is true in the unique/priority if/case statement.
#    Time: 50 ns  Iteration: 2  Instance: /testbench_lab4/processor0/con_unit
# ++Success!
# +-Success!
# --Success!
# -+Success!
# End time: 21:53:41 on Oct 02,2022, Elapsed time: 1:06:52
# Errors: 0, Warnings: 4
