Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 13 00:19:41 2022
| Host         : DESKTOP-ENDDUI1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      6 |            1 |
|      8 |            2 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             366 |           52 |
| Yes          | No                    | No                     |             112 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------+------------------------------------+------------------+----------------+
|      Clock Signal     |       Enable Signal       |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-----------------------+---------------------------+------------------------------------+------------------+----------------+
|  clk_100kHz/clk_out   |                           |                                    |                1 |              2 |
| ~clk_6_25Mhz_out_BUFG |                           |                                    |                1 |              2 |
|  clk_6_25Mhz_out_BUFG |                           |                                    |                2 |              6 |
|  clk_100kHz/clk_out   | an[3]_i_1_n_0             |                                    |                1 |              8 |
|  BASYS_CLK_IBUF_BUFG  |                           |                                    |                4 |              8 |
|  BASYS_CLK_IBUF_BUFG  |                           | clk_20kHz/J_MIC3_Pin1_OBUF         |                3 |             24 |
|  clk_100kHz/clk_out   |                           | count[13]_i_1_n_0                  |                5 |             26 |
| ~clk_6_25Mhz_out_BUFG |                           | display0/frame_counter[16]_i_1_n_0 |                5 |             34 |
| ~clk_6_25Mhz_out_BUFG | display0/delay[0]_i_1_n_0 |                                    |                5 |             40 |
| ~clk_6_25Mhz_out_BUFG | display0/state            |                                    |                8 |             64 |
|  BASYS_CLK_IBUF_BUFG  |                           | clk6p25m/count[0]_i_1__0_n_0       |                8 |             64 |
|  BASYS_CLK_IBUF_BUFG  |                           | clk_100kHz/clear                   |                8 |             64 |
|  BASYS_CLK_IBUF_BUFG  |                           | clk_20kHz/count[0]_i_1_n_0         |                8 |             64 |
| ~clk_6_25Mhz_out_BUFG |                           | display0/spi_word[39]_i_1_n_0      |               15 |             90 |
+-----------------------+---------------------------+------------------------------------+------------------+----------------+


