{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710999323972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710999323972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 11:05:23 2024 " "Processing started: Thu Mar 21 11:05:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710999323972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710999323972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HA -c HA " "Command: quartus_map --read_settings_files=on --write_settings_files=off HA -c HA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710999323972 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710999324262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.v 1 1 " "Found 1 design units, including 1 entities, in source file ha.v" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.v" "" { Text "E:/bb/verilog codes/structure/HA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.v 2 2 " "Found 2 design units, including 2 entities, in source file fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.v" "" { Text "E:/bb/verilog codes/structure/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324312 ""} { "Info" "ISGN_ENTITY_NAME" "2 FA_tb " "Found entity 2: FA_tb" {  } { { "FA.v" "" { Text "E:/bb/verilog codes/structure/FA.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.v 2 2 " "Found 2 design units, including 2 entities, in source file add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD4 " "Found entity 1: ADD4" {  } { { "ADD4.v" "" { Text "E:/bb/verilog codes/structure/ADD4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324312 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADD4_tb " "Found entity 2: ADD4_tb" {  } { { "ADD4.v" "" { Text "E:/bb/verilog codes/structure/ADD4.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aad16.v 2 2 " "Found 2 design units, including 2 entities, in source file aad16.v" { { "Info" "ISGN_ENTITY_NAME" "1 AAD16 " "Found entity 1: AAD16" {  } { { "AAD16.v" "" { Text "E:/bb/verilog codes/structure/AAD16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324312 ""} { "Info" "ISGN_ENTITY_NAME" "2 AAD16_tb " "Found entity 2: AAD16_tb" {  } { { "AAD16.v" "" { Text "E:/bb/verilog codes/structure/AAD16.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16.v 2 2 " "Found 2 design units, including 2 entities, in source file add16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD16 " "Found entity 1: ADD16" {  } { { "ADD16.V" "" { Text "E:/bb/verilog codes/structure/ADD16.V" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324312 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADD16_tb " "Found entity 2: ADD16_tb" {  } { { "ADD16.V" "" { Text "E:/bb/verilog codes/structure/ADD16.V" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 2 2 " "Found 2 design units, including 2 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "E:/bb/verilog codes/structure/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324322 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_tb " "Found entity 2: mux4_tb" {  } { { "mux4.v" "" { Text "E:/bb/verilog codes/structure/mux4.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 2 2 " "Found 2 design units, including 2 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "E:/bb/verilog codes/structure/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324322 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_tb " "Found entity 2: mux_tb" {  } { { "mux2.v" "" { Text "E:/bb/verilog codes/structure/mux2.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 2 2 " "Found 2 design units, including 2 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.v" "" { Text "E:/bb/verilog codes/structure/mux8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324322 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_tb " "Found entity 2: mux8_tb" {  } { { "mux8.v" "" { Text "E:/bb/verilog codes/structure/mux8.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux84.v 2 2 " "Found 2 design units, including 2 entities, in source file mux84.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux84 " "Found entity 1: mux84" {  } { { "mux84.v" "" { Text "E:/bb/verilog codes/structure/mux84.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324322 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux84_tb " "Found entity 2: mux84_tb" {  } { { "mux84.v" "" { Text "E:/bb/verilog codes/structure/mux84.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.v 2 2 " "Found 2 design units, including 2 entities, in source file mux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "mux16.v" "" { Text "E:/bb/verilog codes/structure/mux16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324332 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_tb " "Found entity 2: mux16_tb" {  } { { "mux16.v" "" { Text "E:/bb/verilog codes/structure/mux16.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4.v 2 2 " "Found 2 design units, including 2 entities, in source file decoder4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4 " "Found entity 1: decoder4" {  } { { "decoder4.v" "" { Text "E:/bb/verilog codes/structure/decoder4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324332 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_tb " "Found entity 2: decoder_tb" {  } { { "decoder4.v" "" { Text "E:/bb/verilog codes/structure/decoder4.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder8.v 2 2 " "Found 2 design units, including 2 entities, in source file decoder8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder8 " "Found entity 1: decoder8" {  } { { "decoder8.v" "" { Text "E:/bb/verilog codes/structure/decoder8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324332 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder8_tb " "Found entity 2: decoder8_tb" {  } { { "decoder8.v" "" { Text "E:/bb/verilog codes/structure/decoder8.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp1.v 2 2 " "Found 2 design units, including 2 entities, in source file comp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp1 " "Found entity 1: comp1" {  } { { "comp1.v" "" { Text "E:/bb/verilog codes/structure/comp1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324332 ""} { "Info" "ISGN_ENTITY_NAME" "2 comp1_tb " "Found entity 2: comp1_tb" {  } { { "comp1.v" "" { Text "E:/bb/verilog codes/structure/comp1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp4.v 2 2 " "Found 2 design units, including 2 entities, in source file comp4.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp4 " "Found entity 1: comp4" {  } { { "comp4.v" "" { Text "E:/bb/verilog codes/structure/comp4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324342 ""} { "Info" "ISGN_ENTITY_NAME" "2 comp4_tb " "Found entity 2: comp4_tb" {  } { { "comp4.v" "" { Text "E:/bb/verilog codes/structure/comp4.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp16.v 2 2 " "Found 2 design units, including 2 entities, in source file comp16.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp16 " "Found entity 1: comp16" {  } { { "comp16.v" "" { Text "E:/bb/verilog codes/structure/comp16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324342 ""} { "Info" "ISGN_ENTITY_NAME" "2 comp16_tb " "Found entity 2: comp16_tb" {  } { { "comp16.v" "" { Text "E:/bb/verilog codes/structure/comp16.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 2 2 " "Found 2 design units, including 2 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "E:/bb/verilog codes/structure/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324342 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_ff_tb " "Found entity 2: d_ff_tb" {  } { { "d_ff.v" "" { Text "E:/bb/verilog codes/structure/d_ff.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.v 2 2 " "Found 2 design units, including 2 entities, in source file shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.v" "" { Text "E:/bb/verilog codes/structure/shiftreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324342 ""} { "Info" "ISGN_ENTITY_NAME" "2 shiftreg_tb " "Found entity 2: shiftreg_tb" {  } { { "shiftreg.v" "" { Text "E:/bb/verilog codes/structure/shiftreg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_10.v 2 2 " "Found 2 design units, including 2 entities, in source file mod_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_10 " "Found entity 1: mod_10" {  } { { "mod_10.v" "" { Text "E:/bb/verilog codes/structure/mod_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324352 ""} { "Info" "ISGN_ENTITY_NAME" "2 mod_10_tb " "Found entity 2: mod_10_tb" {  } { { "mod_10.v" "" { Text "E:/bb/verilog codes/structure/mod_10.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod3.v 2 2 " "Found 2 design units, including 2 entities, in source file mod3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod3 " "Found entity 1: mod3" {  } { { "mod3.v" "" { Text "E:/bb/verilog codes/structure/mod3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324352 ""} { "Info" "ISGN_ENTITY_NAME" "2 mod3_tb " "Found entity 2: mod3_tb" {  } { { "mod3.v" "" { Text "E:/bb/verilog codes/structure/mod3.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity.v 2 2 " "Found 2 design units, including 2 entities, in source file parity.v" { { "Info" "ISGN_ENTITY_NAME" "1 parity " "Found entity 1: parity" {  } { { "parity.v" "" { Text "E:/bb/verilog codes/structure/parity.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324352 ""} { "Info" "ISGN_ENTITY_NAME" "2 parity_test " "Found entity 2: parity_test" {  } { { "parity.v" "" { Text "E:/bb/verilog codes/structure/parity.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operation.v 2 2 " "Found 2 design units, including 2 entities, in source file operation.v" { { "Info" "ISGN_ENTITY_NAME" "1 operation " "Found entity 1: operation" {  } { { "operation.v" "" { Text "E:/bb/verilog codes/structure/operation.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324352 ""} { "Info" "ISGN_ENTITY_NAME" "2 oper_tb " "Found entity 2: oper_tb" {  } { { "operation.v" "" { Text "E:/bb/verilog codes/structure/operation.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverse.v 2 2 " "Found 2 design units, including 2 entities, in source file reverse.v" { { "Info" "ISGN_ENTITY_NAME" "1 reverse " "Found entity 1: reverse" {  } { { "reverse.v" "" { Text "E:/bb/verilog codes/structure/reverse.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324362 ""} { "Info" "ISGN_ENTITY_NAME" "2 reverse_test " "Found entity 2: reverse_test" {  } { { "reverse.v" "" { Text "E:/bb/verilog codes/structure/reverse.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710999324362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710999324362 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "AB_AND packed operation.v(5) " "Verilog HDL Port Declaration warning at operation.v(5): data type declaration for \"AB_AND\" declares packed dimensions but the port declaration declaration does not" {  } { { "operation.v" "" { Text "E:/bb/verilog codes/structure/operation.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1710999324362 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "AB_AND operation.v(4) " "HDL info at operation.v(4): see declaration for object \"AB_AND\"" {  } { { "operation.v" "" { Text "E:/bb/verilog codes/structure/operation.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710999324362 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "AB_OR packed operation.v(5) " "Verilog HDL Port Declaration warning at operation.v(5): data type declaration for \"AB_OR\" declares packed dimensions but the port declaration declaration does not" {  } { { "operation.v" "" { Text "E:/bb/verilog codes/structure/operation.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1710999324362 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "AB_OR operation.v(4) " "HDL info at operation.v(4): see declaration for object \"AB_OR\"" {  } { { "operation.v" "" { Text "E:/bb/verilog codes/structure/operation.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710999324362 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "AB_XOR packed operation.v(5) " "Verilog HDL Port Declaration warning at operation.v(5): data type declaration for \"AB_XOR\" declares packed dimensions but the port declaration declaration does not" {  } { { "operation.v" "" { Text "E:/bb/verilog codes/structure/operation.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1710999324362 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "AB_XOR operation.v(4) " "HDL info at operation.v(4): see declaration for object \"AB_XOR\"" {  } { { "operation.v" "" { Text "E:/bb/verilog codes/structure/operation.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710999324362 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reverse " "Elaborating entity \"reverse\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710999324382 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710999324842 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710999324842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710999324872 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710999324872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710999324872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710999324902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 11:05:24 2024 " "Processing ended: Thu Mar 21 11:05:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710999324902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710999324902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710999324902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710999324902 ""}
