// Seed: 1781118567
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_7 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  module_0 modCall_1 (id_12);
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire _id_7;
  inout wire id_6;
  input wire id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4#(1, 1, 1, 1) [id_7] = -1;
endmodule
