library IEEE;

use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_UNSIGNED.all;

entity mux2_estrutural is
port(d0, d1: in STD_LOGIC_VECTOR(3 downto 0);
	s: in STD_LOGIC;
	y: out STD_LOGIC_VECTOR(3 down to 0));
end;

architecture synth of mux2_estrutural is

component tristate
port(a: in STD_LOGIC_VECTOR(3 downto 0);
en: in STD_LOGIC;
y: out STD_LOGIC_VECTOR(3 downto 0));
end component;

component inversor
port (a: in STD_LOGIC;
	 y: out STD_LOGIC);
end component;

signal notS: STD_LOGIC;

begin
	sInversor: inversor port map(s, nots);
	topTristate: tristate port map(d0, notS, y);
	bottomTristate: tristate port map(d1, s, y);

end;