# Smart Elevator Controller â€“ Verilog HDL

## ğŸ“Œ Overview
This project implements a **multi-floor smart elevator controller** using **Verilog HDL** and **FSM-based control logic**.  
The design tracks a target floor and ensures continuous movement until the destination is reached, with door operation restricted to the final stop.

The design is fully **Vivado 2024.2 compatible** and verified through simulation.

---

## âœ¨ Features
- Supports **4 floors (0â€“3)**
- FSM-based control architecture
- Target floor tracking
- Direction control (UP / DOWN / IDLE)
- Door opens **only at destination floor**
- Synthesizable Verilog-2001 code

---

## ğŸ§  FSM States
- `IDLE` â€“ Waiting for request  
- `MOVE_UP` â€“ Elevator moving upward  
- `MOVE_DOWN` â€“ Elevator moving downward  
- `DOOR_OPEN` â€“ Door open at target floor  
- `DOOR_CLOSE` â€“ Door closing  

---

## ğŸ”Œ Inputs & Outputs

### Inputs
| Signal | Description |
|------|------------|
| clk | System clock |
| rst_n | Active-low reset |
| req[3:0] | Floor request inputs |

### Outputs
| Signal | Description |
|------|------------|
| current_floor[1:0] | Current floor |
| direction[1:0] | 00-IDLE, 01-UP, 10-DOWN |
| door_open | Door status |

---

## ğŸ§ª Simulation
- Tool: **Xilinx Vivado 2024.2**
- Verified using a custom testbench
- Waveform confirms:
  - Continuous movement to target floor
  - Correct direction control
  - Door opening only at destination

---

## ğŸš€ How to Run
1. Open **Vivado**
2. Create a new RTL project
3. Add files from:
   - `src/` (Design sources)
   - `tb/` (Simulation sources)
4. Set `tb_elevator.v` as top module
5. Run **Behavioral Simulation**

---

## ğŸ“ˆ Future Enhancements
- SCAN / LOOK scheduling for multiple requests
- Emergency stop & overload detection
- Door and travel timers
- Seven-segment floor display

---

## ğŸ‘¨â€ğŸ’» Author
**Satwik Pal**  
NIT Jamshedpur
