0.7
2020.2
May  7 2023
15:10:42
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.sim/sim_1/synth/timing/xsim/Pipeline_tb_time_synth.v,1717091210,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sim_1/new/Pipeline_tb.v,,ALU;CPU;CodeMemory;ControlUnit;DecodeExecuteReg;ExecuteMemoryReg;FetchDecodeReg;HazardUnit;InstructionDecode;InstructionExecute;InstructionFetch;MemoryWriteBackReg;RAM;RAM_blk_mem_gen_generic_cstr;RAM_blk_mem_gen_prim_width;RAM_blk_mem_gen_prim_wrapper_init;RAM_blk_mem_gen_top;RAM_blk_mem_gen_v8_4_6;RAM_blk_mem_gen_v8_4_6_synth;RegisterFile;blk_mem_gen_generic_cstr;blk_mem_gen_prim_width;blk_mem_gen_prim_width__parameterized0;blk_mem_gen_prim_width__parameterized1;blk_mem_gen_prim_width__parameterized2;blk_mem_gen_prim_wrapper_init;blk_mem_gen_prim_wrapper_init__parameterized0;blk_mem_gen_prim_wrapper_init__parameterized1;blk_mem_gen_prim_wrapper_init__parameterized2;blk_mem_gen_top;blk_mem_gen_v8_4_6;blk_mem_gen_v8_4_6_synth;control_hazards;glbl;interruptController;memory_wrapper;top_level,,,../../../../../VeSPA_Pipeline.ip_user_files/ipstatic;../../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sim_1/new/Pipeline_tb.v,1716251750,verilog,,,,Pipeline_tb,,,../../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
