# Compile of add_sub.v was successful.
# Compile of full_adder.v was successful.
# Compile of learn_verilog_tb.v was successful.
# Compile of learnverilog.v was successful.
# Compile of multiply.v was successful.
# Compile of tb_multiplier.v was successful.
# Compile of ripple_carry_adder.v failed with 4 errors.
# Compile of full_adder_noCin.v was successful.
# 8 compiles, 1 failed with 4 errors.
# Compile of add_sub.v was successful.
# Compile of full_adder.v was successful.
# Compile of learn_verilog_tb.v was successful.
# Compile of learnverilog.v was successful.
# Compile of multiply.v was successful.
# Compile of tb_multiplier.v was successful.
# Compile of ripple_carry_adder.v was successful.
# Compile of full_adder_noCin.v was successful.
# 8 compiles, 0 failed with no errors.
do tb_mul.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:27:02 on Apr 24,2021
# vlog -reportprogress 300 ../sourcecode/full_adder_noCin.v 
# -- Compiling module full_adder_noCin
# 
# Top level modules:
# 	full_adder_noCin
# End time: 10:27:02 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:27:02 on Apr 24,2021
# vlog -reportprogress 300 ../sourcecode/ripple_carry_adder.v 
# -- Compiling module ripple_carry_adder
# 
# Top level modules:
# 	ripple_carry_adder
# End time: 10:27:02 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:27:02 on Apr 24,2021
# vlog -reportprogress 300 ../sourcecode/multiply.v 
# -- Compiling module multiply
# 
# Top level modules:
# 	multiply
# End time: 10:27:02 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:27:02 on Apr 24,2021
# vlog -reportprogress 300 ../sourcecode/tb_multiplier.v 
# -- Compiling module tb_multiplier
# 
# Top level modules:
# 	tb_multiplier
# End time: 10:27:02 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.tb_multiplier -t 100ps 
# Start time: 10:27:03 on Apr 24,2021
# Loading work.tb_multiplier
# Loading work.multiply
# Loading work.ripple_carry_adder
# Loading work.full_adder
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_multiplier/UUT/rc0/fa0 File: ../sourcecode/ripple_carry_adder.v Line: 12
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_multiplier/UUT/rc1/fa0 File: ../sourcecode/ripple_carry_adder.v Line: 12
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_multiplier/UUT/rc2/fa0 File: ../sourcecode/ripple_carry_adder.v Line: 12
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_mul.do PAUSED at line 13
# Compile of add_sub.v was successful.
# Compile of full_adder.v was successful.
# Compile of learn_verilog_tb.v was successful.
# Compile of learnverilog.v was successful.
# Compile of multiply.v was successful.
# Compile of tb_multiplier.v was successful.
# Compile of ripple_carry_adder.v was successful.
# Compile of full_adder_noCin.v was successful.
# 8 compiles, 0 failed with no errors.
do tb_mul.do
# End time: 10:28:00 on Apr 24,2021, Elapsed time: 0:00:57
# Errors: 3, Warnings: 5
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:28:00 on Apr 24,2021
# vlog -reportprogress 300 ../sourcecode/full_adder_noCin.v 
# -- Compiling module full_adder_noCin
# 
# Top level modules:
# 	full_adder_noCin
# End time: 10:28:01 on Apr 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:28:01 on Apr 24,2021
# vlog -reportprogress 300 ../sourcecode/ripple_carry_adder.v 
# -- Compiling module ripple_carry_adder
# 
# Top level modules:
# 	ripple_carry_adder
# End time: 10:28:01 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:28:01 on Apr 24,2021
# vlog -reportprogress 300 ../sourcecode/multiply.v 
# -- Compiling module multiply
# 
# Top level modules:
# 	multiply
# End time: 10:28:01 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:28:01 on Apr 24,2021
# vlog -reportprogress 300 ../sourcecode/tb_multiplier.v 
# -- Compiling module tb_multiplier
# 
# Top level modules:
# 	tb_multiplier
# End time: 10:28:01 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.tb_multiplier -t 100ps 
# Start time: 10:28:01 on Apr 24,2021
# Loading work.tb_multiplier
# Loading work.multiply
# Loading work.ripple_carry_adder
# Loading work.full_adder
# 0 ps
# 210 ns
# Compile of add_sub.v was successful.
# Compile of full_adder.v was successful.
# Compile of learn_verilog_tb.v was successful.
# Compile of learnverilog.v was successful.
# Compile of multiply.v was successful.
# Compile of tb_multiplier.v was successful.
# Compile of ripple_carry_adder.v was successful.
# 7 compiles, 0 failed with no errors.
