$date
	Fri Sep 21 09:07:21 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module behavioralDecoder $end
$var wire 1 ! address0 $end
$var wire 1 " address1 $end
$var wire 1 # enable $end
$var wire 1 $ out3 $end
$var wire 1 % out2 $end
$var wire 1 & out1 $end
$var wire 1 ' out0 $end
$upscope $end
$scope module testDecoder $end
$var wire 1 ( out3 $end
$var wire 1 ) out2 $end
$var wire 1 * out1 $end
$var wire 1 + out0 $end
$var wire 1 , naddr1 $end
$var wire 1 - naddr0 $end
$var reg 1 . addr0 $end
$var reg 1 / addr1 $end
$var reg 1 0 enable $end
$scope module decoder $end
$var wire 1 . address0 $end
$var wire 1 / address1 $end
$var wire 1 0 enable $end
$var wire 1 - naddress0 $end
$var wire 1 , naddress1 $end
$var wire 1 + out0 $end
$var wire 1 * out1 $end
$var wire 1 ) out2 $end
$var wire 1 ( out3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
0.
1-
1,
0+
0*
0)
0(
x'
x&
x%
x$
z#
z"
z!
$end
#1000000
0-
1.
#2000000
0,
1-
1/
0.
#3000000
0-
1.
#4000000
1+
1,
1-
0/
0.
10
#5000000
0+
0-
1*
1.
#6000000
0,
1)
1-
0*
1/
0.
#7000000
0)
0-
1(
1.
#8000000
