// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Queue1_DCacheCoreReq(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_instrId,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [16:0] io_enq_bits_tag,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_setIdx,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_0_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_0_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_0_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_1_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_1_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_1_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_2_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_2_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_2_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_3_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_3_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_3_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_4_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_4_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_4_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_5_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_5_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_5_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_6_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_6_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_6_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_7_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_7_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_7_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_8_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_8_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_8_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_9_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_9_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_9_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_10_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_10_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_10_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_11_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_11_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_11_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_12_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_12_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_12_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_13_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_13_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_13_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_14_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_14_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_14_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_perLaneAddr_15_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_perLaneAddr_15_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_perLaneAddr_15_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_data_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_4,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_5,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_6,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_7,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_8,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_9,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_10,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_11,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_12,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_13,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_14,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_data_15,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_spike_info_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_spike_info_vaddr,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_instrId,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [16:0] io_deq_bits_tag,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_setIdx,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_0_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_0_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_0_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_1_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_1_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_1_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_2_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_2_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_2_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_3_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_3_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_3_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_4_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_4_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_4_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_5_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_5_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_5_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_6_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_6_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_6_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_7_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_7_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_7_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_8_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_8_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_8_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_9_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_9_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_9_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_10_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_10_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_10_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_11_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_11_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_11_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_12_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_12_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_12_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_13_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_13_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_13_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_14_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_14_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_14_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_perLaneAddr_15_activeMask,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_perLaneAddr_15_blockOffset,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_perLaneAddr_15_wordOffset1H,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_data_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_4,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_5,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_6,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_7,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_8,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_9,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_10,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_11,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_12,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_13,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_14,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_data_15,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_spike_info_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_spike_info_vaddr	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  [770:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg          full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         io_enq_ready_0 = io_deq_ready | ~full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :286:{16,19}, :306:{24,39}
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    automatic logic do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      ram <=
        {io_enq_bits_spike_info_vaddr,
         io_enq_bits_spike_info_pc,
         io_enq_bits_data_15,
         io_enq_bits_data_14,
         io_enq_bits_data_13,
         io_enq_bits_data_12,
         io_enq_bits_data_11,
         io_enq_bits_data_10,
         io_enq_bits_data_9,
         io_enq_bits_data_8,
         io_enq_bits_data_7,
         io_enq_bits_data_6,
         io_enq_bits_data_5,
         io_enq_bits_data_4,
         io_enq_bits_data_3,
         io_enq_bits_data_2,
         io_enq_bits_data_1,
         io_enq_bits_data_0,
         io_enq_bits_perLaneAddr_15_wordOffset1H,
         io_enq_bits_perLaneAddr_15_blockOffset,
         io_enq_bits_perLaneAddr_15_activeMask,
         io_enq_bits_perLaneAddr_14_wordOffset1H,
         io_enq_bits_perLaneAddr_14_blockOffset,
         io_enq_bits_perLaneAddr_14_activeMask,
         io_enq_bits_perLaneAddr_13_wordOffset1H,
         io_enq_bits_perLaneAddr_13_blockOffset,
         io_enq_bits_perLaneAddr_13_activeMask,
         io_enq_bits_perLaneAddr_12_wordOffset1H,
         io_enq_bits_perLaneAddr_12_blockOffset,
         io_enq_bits_perLaneAddr_12_activeMask,
         io_enq_bits_perLaneAddr_11_wordOffset1H,
         io_enq_bits_perLaneAddr_11_blockOffset,
         io_enq_bits_perLaneAddr_11_activeMask,
         io_enq_bits_perLaneAddr_10_wordOffset1H,
         io_enq_bits_perLaneAddr_10_blockOffset,
         io_enq_bits_perLaneAddr_10_activeMask,
         io_enq_bits_perLaneAddr_9_wordOffset1H,
         io_enq_bits_perLaneAddr_9_blockOffset,
         io_enq_bits_perLaneAddr_9_activeMask,
         io_enq_bits_perLaneAddr_8_wordOffset1H,
         io_enq_bits_perLaneAddr_8_blockOffset,
         io_enq_bits_perLaneAddr_8_activeMask,
         io_enq_bits_perLaneAddr_7_wordOffset1H,
         io_enq_bits_perLaneAddr_7_blockOffset,
         io_enq_bits_perLaneAddr_7_activeMask,
         io_enq_bits_perLaneAddr_6_wordOffset1H,
         io_enq_bits_perLaneAddr_6_blockOffset,
         io_enq_bits_perLaneAddr_6_activeMask,
         io_enq_bits_perLaneAddr_5_wordOffset1H,
         io_enq_bits_perLaneAddr_5_blockOffset,
         io_enq_bits_perLaneAddr_5_activeMask,
         io_enq_bits_perLaneAddr_4_wordOffset1H,
         io_enq_bits_perLaneAddr_4_blockOffset,
         io_enq_bits_perLaneAddr_4_activeMask,
         io_enq_bits_perLaneAddr_3_wordOffset1H,
         io_enq_bits_perLaneAddr_3_blockOffset,
         io_enq_bits_perLaneAddr_3_activeMask,
         io_enq_bits_perLaneAddr_2_wordOffset1H,
         io_enq_bits_perLaneAddr_2_blockOffset,
         io_enq_bits_perLaneAddr_2_activeMask,
         io_enq_bits_perLaneAddr_1_wordOffset1H,
         io_enq_bits_perLaneAddr_1_blockOffset,
         io_enq_bits_perLaneAddr_1_activeMask,
         io_enq_bits_perLaneAddr_0_wordOffset1H,
         io_enq_bits_perLaneAddr_0_blockOffset,
         io_enq_bits_perLaneAddr_0_activeMask,
         io_enq_bits_setIdx,
         io_enq_bits_tag,
         io_enq_bits_param,
         io_enq_bits_opcode,
         io_enq_bits_instrId};	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (reset)	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:24];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        for (logic [4:0] i = 5'h0; i < 5'h19; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        end	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        ram =
          {_RANDOM[5'h0][31:1],
           _RANDOM[5'h1],
           _RANDOM[5'h2],
           _RANDOM[5'h3],
           _RANDOM[5'h4],
           _RANDOM[5'h5],
           _RANDOM[5'h6],
           _RANDOM[5'h7],
           _RANDOM[5'h8],
           _RANDOM[5'h9],
           _RANDOM[5'hA],
           _RANDOM[5'hB],
           _RANDOM[5'hC],
           _RANDOM[5'hD],
           _RANDOM[5'hE],
           _RANDOM[5'hF],
           _RANDOM[5'h10],
           _RANDOM[5'h11],
           _RANDOM[5'h12],
           _RANDOM[5'h13],
           _RANDOM[5'h14],
           _RANDOM[5'h15],
           _RANDOM[5'h16],
           _RANDOM[5'h17],
           _RANDOM[5'h18][3:0]};	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
        full = _RANDOM[5'h0][0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :286:16, :306:{24,39}
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
  assign io_deq_bits_instrId = ram[2:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_opcode = ram[5:3];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_param = ram[9:6];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_tag = ram[26:10];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_setIdx = ram[34:27];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_0_activeMask = ram[35];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_0_blockOffset = ram[40:36];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_0_wordOffset1H = ram[44:41];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_1_activeMask = ram[45];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_1_blockOffset = ram[50:46];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_1_wordOffset1H = ram[54:51];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_2_activeMask = ram[55];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_2_blockOffset = ram[60:56];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_2_wordOffset1H = ram[64:61];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_3_activeMask = ram[65];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_3_blockOffset = ram[70:66];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_3_wordOffset1H = ram[74:71];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_4_activeMask = ram[75];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_4_blockOffset = ram[80:76];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_4_wordOffset1H = ram[84:81];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_5_activeMask = ram[85];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_5_blockOffset = ram[90:86];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_5_wordOffset1H = ram[94:91];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_6_activeMask = ram[95];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_6_blockOffset = ram[100:96];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_6_wordOffset1H = ram[104:101];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_7_activeMask = ram[105];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_7_blockOffset = ram[110:106];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_7_wordOffset1H = ram[114:111];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_8_activeMask = ram[115];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_8_blockOffset = ram[120:116];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_8_wordOffset1H = ram[124:121];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_9_activeMask = ram[125];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_9_blockOffset = ram[130:126];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_9_wordOffset1H = ram[134:131];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_10_activeMask = ram[135];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_10_blockOffset = ram[140:136];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_10_wordOffset1H = ram[144:141];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_11_activeMask = ram[145];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_11_blockOffset = ram[150:146];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_11_wordOffset1H = ram[154:151];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_12_activeMask = ram[155];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_12_blockOffset = ram[160:156];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_12_wordOffset1H = ram[164:161];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_13_activeMask = ram[165];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_13_blockOffset = ram[170:166];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_13_wordOffset1H = ram[174:171];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_14_activeMask = ram[175];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_14_blockOffset = ram[180:176];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_14_wordOffset1H = ram[184:181];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_15_activeMask = ram[185];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_15_blockOffset = ram[190:186];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_perLaneAddr_15_wordOffset1H = ram[194:191];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_0 = ram[226:195];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_1 = ram[258:227];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_2 = ram[290:259];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_3 = ram[322:291];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_4 = ram[354:323];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_5 = ram[386:355];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_6 = ram[418:387];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_7 = ram[450:419];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_8 = ram[482:451];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_9 = ram[514:483];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_10 = ram[546:515];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_11 = ram[578:547];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_12 = ram[610:579];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_13 = ram[642:611];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_14 = ram[674:643];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_data_15 = ram[706:675];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_spike_info_pc = ram[738:707];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_spike_info_vaddr = ram[770:739];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

