TimeQuest Timing Analyzer report for cont_57
Sat Sep 20 23:46:32 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'div_clk:clk_div_1s|temp'
 12. Slow Model Setup: 'clk_50m'
 13. Slow Model Hold: 'clk_50m'
 14. Slow Model Hold: 'div_clk:clk_div_1s|temp'
 15. Slow Model Minimum Pulse Width: 'clk_50m'
 16. Slow Model Minimum Pulse Width: 'div_clk:clk_div_1s|temp'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'div_clk:clk_div_1s|temp'
 29. Fast Model Setup: 'clk_50m'
 30. Fast Model Hold: 'clk_50m'
 31. Fast Model Hold: 'div_clk:clk_div_1s|temp'
 32. Fast Model Minimum Pulse Width: 'clk_50m'
 33. Fast Model Minimum Pulse Width: 'div_clk:clk_div_1s|temp'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; cont_57                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-32        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                           ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; Clock Name              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                     ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; clk_50m                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50m }                 ;
; div_clk:clk_div_1s|temp ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_clk:clk_div_1s|temp } ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name              ; Note                                                          ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
; 337.27 MHz ; 337.27 MHz      ; div_clk:clk_div_1s|temp ;                                                               ;
; 1336.9 MHz ; 420.17 MHz      ; clk_50m                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; div_clk:clk_div_1s|temp ; -1.965 ; -13.176       ;
; clk_50m                 ; 0.252  ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Slow Model Hold Summary                          ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clk_50m                 ; -2.557 ; -2.557        ;
; div_clk:clk_div_1s|temp ; 0.391  ; 0.000         ;
+-------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------+
; Slow Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clk_50m                 ; -1.380 ; -3.380        ;
; div_clk:clk_div_1s|temp ; -0.500 ; -8.000        ;
+-------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'div_clk:clk_div_1s|temp'                                                                                                                                               ;
+--------+------------------------------------------+------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -1.965 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 3.001      ;
; -1.964 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 3.000      ;
; -1.823 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.859      ;
; -1.783 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.819      ;
; -1.759 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.795      ;
; -1.758 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.794      ;
; -1.730 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.766      ;
; -1.729 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.765      ;
; -1.717 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.753      ;
; -1.716 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.752      ;
; -1.710 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.746      ;
; -1.681 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.717      ;
; -1.623 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.659      ;
; -1.614 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.650      ;
; -1.613 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.649      ;
; -1.578 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.614      ;
; -1.575 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.611      ;
; -1.574 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.610      ;
; -1.574 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.610      ;
; -1.539 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.575      ;
; -1.515 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.551      ;
; -1.514 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.550      ;
; -1.514 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.550      ;
; -1.512 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.548      ;
; -1.494 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.530      ;
; -1.472 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.508      ;
; -1.466 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.502      ;
; -1.465 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.501      ;
; -1.461 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.497      ;
; -1.445 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.481      ;
; -1.436 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.472      ;
; -1.432 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.468      ;
; -1.330 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.366      ;
; -1.329 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.365      ;
; -1.326 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.362      ;
; -1.325 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.361      ;
; -1.308 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.344      ;
; -1.306 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.342      ;
; -1.279 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.315      ;
; -1.277 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.313      ;
; -1.266 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.302      ;
; -1.264 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.300      ;
; -1.246 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.282      ;
; -1.227 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.263      ;
; -1.223 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.259      ;
; -1.221 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.257      ;
; -1.217 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.253      ;
; -1.172 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.208      ;
; -1.170 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.206      ;
; -1.163 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.199      ;
; -1.161 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.197      ;
; -1.107 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.143      ;
; -1.103 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.139      ;
; -1.064 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.100      ;
; -1.062 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.098      ;
; -1.043 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.079      ;
; -1.041 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.077      ;
; -1.040 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.076      ;
; -1.011 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.047      ;
; -0.998 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 2.034      ;
; -0.904 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.940      ;
; -0.895 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.931      ;
; -0.796 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.832      ;
; -0.775 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.811      ;
+--------+------------------------------------------+------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_50m'                                                                                                                                      ;
+-------+------------------------------------+------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.252 ; div_clk:clk_div_1s|\P_div:count[0] ; div_clk:clk_div_1s|temp            ; clk_50m                 ; clk_50m     ; 1.000        ; 0.000      ; 0.784      ;
; 0.379 ; div_clk:clk_div_1s|\P_div:count[0] ; div_clk:clk_div_1s|\P_div:count[0] ; clk_50m                 ; clk_50m     ; 1.000        ; 0.000      ; 0.657      ;
; 2.827 ; div_clk:clk_div_1s|temp            ; div_clk:clk_div_1s|temp            ; div_clk:clk_div_1s|temp ; clk_50m     ; 0.500        ; 2.698      ; 0.657      ;
; 3.327 ; div_clk:clk_div_1s|temp            ; div_clk:clk_div_1s|temp            ; div_clk:clk_div_1s|temp ; clk_50m     ; 1.000        ; 2.698      ; 0.657      ;
+-------+------------------------------------+------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_50m'                                                                                                                                        ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -2.557 ; div_clk:clk_div_1s|temp            ; div_clk:clk_div_1s|temp            ; div_clk:clk_div_1s|temp ; clk_50m     ; 0.000        ; 2.698      ; 0.657      ;
; -2.057 ; div_clk:clk_div_1s|temp            ; div_clk:clk_div_1s|temp            ; div_clk:clk_div_1s|temp ; clk_50m     ; -0.500       ; 2.698      ; 0.657      ;
; 0.391  ; div_clk:clk_div_1s|\P_div:count[0] ; div_clk:clk_div_1s|\P_div:count[0] ; clk_50m                 ; clk_50m     ; 0.000        ; 0.000      ; 0.657      ;
; 0.518  ; div_clk:clk_div_1s|\P_div:count[0] ; div_clk:clk_div_1s|temp            ; clk_50m                 ; clk_50m     ; 0.000        ; 0.000      ; 0.784      ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'div_clk:clk_div_1s|temp'                                                                                                                                               ;
+-------+------------------------------------------+------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.391 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.657      ;
; 1.024 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.290      ;
; 1.284 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.550      ;
; 1.293 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.559      ;
; 1.299 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.565      ;
; 1.301 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.567      ;
; 1.303 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.569      ;
; 1.361 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.627      ;
; 1.363 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.629      ;
; 1.456 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.722      ;
; 1.490 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.756      ;
; 1.492 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.758      ;
; 1.545 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.811      ;
; 1.566 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.832      ;
; 1.585 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.851      ;
; 1.594 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.860      ;
; 1.600 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.866      ;
; 1.605 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.871      ;
; 1.607 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.873      ;
; 1.665 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.931      ;
; 1.674 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.940      ;
; 1.700 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.966      ;
; 1.737 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.003      ;
; 1.781 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.047      ;
; 1.810 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.076      ;
; 1.826 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.092      ;
; 1.839 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.105      ;
; 1.840 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.106      ;
; 1.911 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.177      ;
; 1.916 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.182      ;
; 1.930 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.196      ;
; 1.931 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.197      ;
; 1.933 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.199      ;
; 1.939 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.205      ;
; 1.948 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.214      ;
; 1.956 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.222      ;
; 1.968 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.234      ;
; 2.016 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.282      ;
; 2.046 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.312      ;
; 2.047 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.313      ;
; 2.049 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.315      ;
; 2.055 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.321      ;
; 2.067 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.333      ;
; 2.075 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.341      ;
; 2.075 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.341      ;
; 2.083 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.349      ;
; 2.084 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.350      ;
; 2.085 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.351      ;
; 2.131 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.397      ;
; 2.140 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.406      ;
; 2.183 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.449      ;
; 2.193 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.459      ;
; 2.212 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.478      ;
; 2.281 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.547      ;
; 2.282 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.548      ;
; 2.290 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.556      ;
; 2.418 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 2.684      ;
+-------+------------------------------------------+------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_50m'                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk_50m ; Rise       ; clk_50m                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_50m ; Rise       ; div_clk:clk_div_1s|\P_div:count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_50m ; Rise       ; div_clk:clk_div_1s|\P_div:count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_50m ; Rise       ; div_clk:clk_div_1s|temp            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_50m ; Rise       ; div_clk:clk_div_1s|temp            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; clk_50m|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; clk_50m~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; clk_50m~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; clk_div_1s|\P_div:count[0]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_div_1s|\P_div:count[0]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; clk_div_1s|temp|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_div_1s|temp|clk                ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'div_clk:clk_div_1s|temp'                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:ten_counter|count_sig[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:ten_counter|count_sig[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:ten_counter|count_sig[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:ten_counter|count_sig[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:ten_counter|count_sig[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:ten_counter|count_sig[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:ten_counter|count_sig[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:ten_counter|count_sig[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:units_counter|count_sig[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:units_counter|count_sig[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:units_counter|count_sig[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:units_counter|count_sig[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:units_counter|count_sig[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:units_counter|count_sig[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:units_counter|count_sig[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:units_counter|count_sig[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; clk_div_1s|temp|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; clk_div_1s|temp|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; clk_div_1s|temp~clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; clk_div_1s|temp~clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; clk_div_1s|temp~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; clk_div_1s|temp~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; ten_counter|count_sig[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; ten_counter|count_sig[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; ten_counter|count_sig[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; ten_counter|count_sig[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; ten_counter|count_sig[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; ten_counter|count_sig[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; ten_counter|count_sig[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; ten_counter|count_sig[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; units_counter|count_sig[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; units_counter|count_sig[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; units_counter|count_sig[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; units_counter|count_sig[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; units_counter|count_sig[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; units_counter|count_sig[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; units_counter|count_sig[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; units_counter|count_sig[3]|clk           ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; clr       ; div_clk:clk_div_1s|temp ; 6.498 ; 6.498 ; Rise       ; div_clk:clk_div_1s|temp ;
; en        ; div_clk:clk_div_1s|temp ; 1.877 ; 1.877 ; Rise       ; div_clk:clk_div_1s|temp ;
; ld        ; div_clk:clk_div_1s|temp ; 6.406 ; 6.406 ; Rise       ; div_clk:clk_div_1s|temp ;
; rst       ; div_clk:clk_div_1s|temp ; 2.260 ; 2.260 ; Rise       ; div_clk:clk_div_1s|temp ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; clr       ; div_clk:clk_div_1s|temp ; -5.398 ; -5.398 ; Rise       ; div_clk:clk_div_1s|temp ;
; en        ; div_clk:clk_div_1s|temp ; -0.242 ; -0.242 ; Rise       ; div_clk:clk_div_1s|temp ;
; ld        ; div_clk:clk_div_1s|temp ; -5.306 ; -5.306 ; Rise       ; div_clk:clk_div_1s|temp ;
; rst       ; div_clk:clk_div_1s|temp ; -1.160 ; -1.160 ; Rise       ; div_clk:clk_div_1s|temp ;
+-----------+-------------------------+--------+--------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port       ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------------+-------------------------+-------+-------+------------+-------------------------+
; carry_units_out ; div_clk:clk_div_1s|temp ; 7.025 ; 7.025 ; Rise       ; div_clk:clk_div_1s|temp ;
; clk_divided_out ; div_clk:clk_div_1s|temp ; 3.647 ;       ; Rise       ; div_clk:clk_div_1s|temp ;
; disp_ten[*]     ; div_clk:clk_div_1s|temp ; 7.504 ; 7.504 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[0]    ; div_clk:clk_div_1s|temp ; 7.501 ; 7.501 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[1]    ; div_clk:clk_div_1s|temp ; 7.105 ; 7.105 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[2]    ; div_clk:clk_div_1s|temp ; 7.352 ; 7.352 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[3]    ; div_clk:clk_div_1s|temp ; 7.504 ; 7.504 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[4]    ; div_clk:clk_div_1s|temp ; 7.325 ; 7.325 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[5]    ; div_clk:clk_div_1s|temp ; 7.357 ; 7.357 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[6]    ; div_clk:clk_div_1s|temp ; 7.410 ; 7.410 ; Rise       ; div_clk:clk_div_1s|temp ;
; disp_un[*]      ; div_clk:clk_div_1s|temp ; 7.645 ; 7.645 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[0]     ; div_clk:clk_div_1s|temp ; 7.408 ; 7.408 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[1]     ; div_clk:clk_div_1s|temp ; 7.417 ; 7.417 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[2]     ; div_clk:clk_div_1s|temp ; 7.257 ; 7.257 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[3]     ; div_clk:clk_div_1s|temp ; 7.417 ; 7.417 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[4]     ; div_clk:clk_div_1s|temp ; 7.344 ; 7.344 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[5]     ; div_clk:clk_div_1s|temp ; 7.645 ; 7.645 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[6]     ; div_clk:clk_div_1s|temp ; 7.409 ; 7.409 ; Rise       ; div_clk:clk_div_1s|temp ;
; load_ten_out    ; div_clk:clk_div_1s|temp ; 8.084 ; 8.084 ; Rise       ; div_clk:clk_div_1s|temp ;
; load_units_out  ; div_clk:clk_div_1s|temp ; 8.094 ; 8.094 ; Rise       ; div_clk:clk_div_1s|temp ;
; tens_out[*]     ; div_clk:clk_div_1s|temp ; 6.409 ; 6.409 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[0]    ; div_clk:clk_div_1s|temp ; 6.236 ; 6.236 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[1]    ; div_clk:clk_div_1s|temp ; 5.991 ; 5.991 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[2]    ; div_clk:clk_div_1s|temp ; 6.221 ; 6.221 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[3]    ; div_clk:clk_div_1s|temp ; 6.409 ; 6.409 ; Rise       ; div_clk:clk_div_1s|temp ;
; uns_out[*]      ; div_clk:clk_div_1s|temp ; 6.540 ; 6.540 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[0]     ; div_clk:clk_div_1s|temp ; 6.189 ; 6.189 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[1]     ; div_clk:clk_div_1s|temp ; 6.442 ; 6.442 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[2]     ; div_clk:clk_div_1s|temp ; 6.416 ; 6.416 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[3]     ; div_clk:clk_div_1s|temp ; 6.540 ; 6.540 ; Rise       ; div_clk:clk_div_1s|temp ;
; clk_divided_out ; div_clk:clk_div_1s|temp ;       ; 3.647 ; Fall       ; div_clk:clk_div_1s|temp ;
+-----------------+-------------------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port       ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------------+-------------------------+-------+-------+------------+-------------------------+
; carry_units_out ; div_clk:clk_div_1s|temp ; 6.719 ; 6.719 ; Rise       ; div_clk:clk_div_1s|temp ;
; clk_divided_out ; div_clk:clk_div_1s|temp ; 3.647 ;       ; Rise       ; div_clk:clk_div_1s|temp ;
; disp_ten[*]     ; div_clk:clk_div_1s|temp ; 6.581 ; 6.581 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[0]    ; div_clk:clk_div_1s|temp ; 6.900 ; 6.900 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[1]    ; div_clk:clk_div_1s|temp ; 6.850 ; 6.850 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[2]    ; div_clk:clk_div_1s|temp ; 7.095 ; 7.095 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[3]    ; div_clk:clk_div_1s|temp ; 6.896 ; 6.896 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[4]    ; div_clk:clk_div_1s|temp ; 7.083 ; 7.083 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[5]    ; div_clk:clk_div_1s|temp ; 7.100 ; 7.100 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[6]    ; div_clk:clk_div_1s|temp ; 6.581 ; 6.581 ; Rise       ; div_clk:clk_div_1s|temp ;
; disp_un[*]      ; div_clk:clk_div_1s|temp ; 6.937 ; 6.937 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[0]     ; div_clk:clk_div_1s|temp ; 7.057 ; 7.057 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[1]     ; div_clk:clk_div_1s|temp ; 7.064 ; 7.064 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[2]     ; div_clk:clk_div_1s|temp ; 6.937 ; 6.937 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[3]     ; div_clk:clk_div_1s|temp ; 7.064 ; 7.064 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[4]     ; div_clk:clk_div_1s|temp ; 7.068 ; 7.068 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[5]     ; div_clk:clk_div_1s|temp ; 7.293 ; 7.293 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[6]     ; div_clk:clk_div_1s|temp ; 7.056 ; 7.056 ; Rise       ; div_clk:clk_div_1s|temp ;
; load_ten_out    ; div_clk:clk_div_1s|temp ; 7.613 ; 7.613 ; Rise       ; div_clk:clk_div_1s|temp ;
; load_units_out  ; div_clk:clk_div_1s|temp ; 7.623 ; 7.623 ; Rise       ; div_clk:clk_div_1s|temp ;
; tens_out[*]     ; div_clk:clk_div_1s|temp ; 5.991 ; 5.991 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[0]    ; div_clk:clk_div_1s|temp ; 6.236 ; 6.236 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[1]    ; div_clk:clk_div_1s|temp ; 5.991 ; 5.991 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[2]    ; div_clk:clk_div_1s|temp ; 6.221 ; 6.221 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[3]    ; div_clk:clk_div_1s|temp ; 6.409 ; 6.409 ; Rise       ; div_clk:clk_div_1s|temp ;
; uns_out[*]      ; div_clk:clk_div_1s|temp ; 6.189 ; 6.189 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[0]     ; div_clk:clk_div_1s|temp ; 6.189 ; 6.189 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[1]     ; div_clk:clk_div_1s|temp ; 6.442 ; 6.442 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[2]     ; div_clk:clk_div_1s|temp ; 6.416 ; 6.416 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[3]     ; div_clk:clk_div_1s|temp ; 6.540 ; 6.540 ; Rise       ; div_clk:clk_div_1s|temp ;
; clk_divided_out ; div_clk:clk_div_1s|temp ;       ; 3.647 ; Fall       ; div_clk:clk_div_1s|temp ;
+-----------------+-------------------------+-------+-------+------------+-------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-----------------+--------+----+----+--------+
; Input Port ; Output Port     ; RR     ; RF ; FR ; FF     ;
+------------+-----------------+--------+----+----+--------+
; clr        ; load_ten_out    ; 11.617 ;    ;    ; 11.617 ;
; clr        ; load_units_out  ; 11.627 ;    ;    ; 11.627 ;
; en         ; carry_units_out ; 6.119  ;    ;    ; 6.119  ;
; ld         ; load_ten_out    ; 11.525 ;    ;    ; 11.525 ;
; ld         ; load_units_out  ; 11.535 ;    ;    ; 11.535 ;
; rst        ; load_ten_out    ; 7.379  ;    ;    ; 7.379  ;
; rst        ; load_units_out  ; 7.389  ;    ;    ; 7.389  ;
+------------+-----------------+--------+----+----+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-----------------+--------+----+----+--------+
; Input Port ; Output Port     ; RR     ; RF ; FR ; FF     ;
+------------+-----------------+--------+----+----+--------+
; clr        ; load_ten_out    ; 11.617 ;    ;    ; 11.617 ;
; clr        ; load_units_out  ; 11.627 ;    ;    ; 11.627 ;
; en         ; carry_units_out ; 6.119  ;    ;    ; 6.119  ;
; ld         ; load_ten_out    ; 11.525 ;    ;    ; 11.525 ;
; ld         ; load_units_out  ; 11.535 ;    ;    ; 11.535 ;
; rst        ; load_ten_out    ; 7.379  ;    ;    ; 7.379  ;
; rst        ; load_units_out  ; 7.389  ;    ;    ; 7.389  ;
+------------+-----------------+--------+----+----+--------+


+--------------------------------------------------+
; Fast Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; div_clk:clk_div_1s|temp ; -0.315 ; -1.459        ;
; clk_50m                 ; 0.641  ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Fast Model Hold Summary                          ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clk_50m                 ; -1.598 ; -1.598        ;
; div_clk:clk_div_1s|temp ; 0.215  ; 0.000         ;
+-------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------+
; Fast Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clk_50m                 ; -1.380 ; -3.380        ;
; div_clk:clk_div_1s|temp ; -0.500 ; -8.000        ;
+-------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'div_clk:clk_div_1s|temp'                                                                                                                                               ;
+--------+------------------------------------------+------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.315 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.347      ;
; -0.314 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.346      ;
; -0.279 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.311      ;
; -0.269 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.301      ;
; -0.238 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.270      ;
; -0.237 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.269      ;
; -0.235 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.267      ;
; -0.234 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.266      ;
; -0.233 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.265      ;
; -0.232 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.264      ;
; -0.230 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.262      ;
; -0.215 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.247      ;
; -0.179 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.211      ;
; -0.169 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.201      ;
; -0.164 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.196      ;
; -0.163 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.195      ;
; -0.158 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.190      ;
; -0.154 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.186      ;
; -0.152 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.184      ;
; -0.149 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.181      ;
; -0.129 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.161      ;
; -0.124 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.156      ;
; -0.123 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.155      ;
; -0.122 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.154      ;
; -0.119 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.151      ;
; -0.118 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.150      ;
; -0.116 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.148      ;
; -0.113 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.145      ;
; -0.113 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.145      ;
; -0.110 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.142      ;
; -0.098 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.130      ;
; -0.093 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.125      ;
; -0.052 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.084      ;
; -0.052 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.084      ;
; -0.049 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.081      ;
; -0.049 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.081      ;
; -0.045 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.077      ;
; -0.042 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.074      ;
; -0.037 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.069      ;
; -0.034 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.066      ;
; -0.029 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.061      ;
; -0.022 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.054      ;
; -0.009 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.041      ;
; -0.002 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.034      ;
; -0.001 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.033      ;
; 0.001  ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.031      ;
; 0.002  ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.030      ;
; 0.022  ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.010      ;
; 0.027  ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.005      ;
; 0.029  ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 1.003      ;
; 0.034  ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 0.998      ;
; 0.062  ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 0.970      ;
; 0.065  ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 0.967      ;
; 0.068  ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 0.964      ;
; 0.068  ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 0.964      ;
; 0.069  ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 0.963      ;
; 0.071  ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 0.961      ;
; 0.088  ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 0.944      ;
; 0.091  ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 0.941      ;
; 0.095  ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 0.937      ;
; 0.142  ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 0.890      ;
; 0.147  ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 0.885      ;
; 0.182  ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 0.850      ;
; 0.208  ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 1.000        ; 0.000      ; 0.824      ;
+--------+------------------------------------------+------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_50m'                                                                                                                                      ;
+-------+------------------------------------+------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.641 ; div_clk:clk_div_1s|\P_div:count[0] ; div_clk:clk_div_1s|temp            ; clk_50m                 ; clk_50m     ; 1.000        ; 0.000      ; 0.391      ;
; 0.665 ; div_clk:clk_div_1s|\P_div:count[0] ; div_clk:clk_div_1s|\P_div:count[0] ; clk_50m                 ; clk_50m     ; 1.000        ; 0.000      ; 0.367      ;
; 1.978 ; div_clk:clk_div_1s|temp            ; div_clk:clk_div_1s|temp            ; div_clk:clk_div_1s|temp ; clk_50m     ; 0.500        ; 1.672      ; 0.367      ;
; 2.478 ; div_clk:clk_div_1s|temp            ; div_clk:clk_div_1s|temp            ; div_clk:clk_div_1s|temp ; clk_50m     ; 1.000        ; 1.672      ; 0.367      ;
+-------+------------------------------------+------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_50m'                                                                                                                                        ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -1.598 ; div_clk:clk_div_1s|temp            ; div_clk:clk_div_1s|temp            ; div_clk:clk_div_1s|temp ; clk_50m     ; 0.000        ; 1.672      ; 0.367      ;
; -1.098 ; div_clk:clk_div_1s|temp            ; div_clk:clk_div_1s|temp            ; div_clk:clk_div_1s|temp ; clk_50m     ; -0.500       ; 1.672      ; 0.367      ;
; 0.215  ; div_clk:clk_div_1s|\P_div:count[0] ; div_clk:clk_div_1s|\P_div:count[0] ; clk_50m                 ; clk_50m     ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; div_clk:clk_div_1s|\P_div:count[0] ; div_clk:clk_div_1s|temp            ; clk_50m                 ; clk_50m     ; 0.000        ; 0.000      ; 0.391      ;
+--------+------------------------------------+------------------------------------+-------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'div_clk:clk_div_1s|temp'                                                                                                                                               ;
+-------+------------------------------------------+------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.215 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.454 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.606      ;
; 0.566 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.718      ;
; 0.570 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.722      ;
; 0.572 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.724      ;
; 0.572 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.724      ;
; 0.586 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.738      ;
; 0.611 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.763      ;
; 0.613 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.765      ;
; 0.637 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.789      ;
; 0.672 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.824      ;
; 0.685 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.837      ;
; 0.687 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.839      ;
; 0.698 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.850      ;
; 0.701 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.853      ;
; 0.704 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.856      ;
; 0.711 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.863      ;
; 0.732 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.884      ;
; 0.733 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.885      ;
; 0.734 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.886      ;
; 0.738 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.890      ;
; 0.758 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.910      ;
; 0.764 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.916      ;
; 0.805 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.957      ;
; 0.809 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.961      ;
; 0.809 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.961      ;
; 0.812 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.964      ;
; 0.817 ; cont_up_mod16:units_counter|count_sig[3] ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.969      ;
; 0.846 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 0.998      ;
; 0.848 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.000      ;
; 0.848 ; cont_up_mod16:units_counter|count_sig[1] ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.000      ;
; 0.851 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.003      ;
; 0.852 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.004      ;
; 0.855 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.007      ;
; 0.857 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.009      ;
; 0.858 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.010      ;
; 0.883 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.035      ;
; 0.889 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:units_counter|count_sig[0] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.041      ;
; 0.907 ; cont_up_mod16:ten_counter|count_sig[2]   ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.059      ;
; 0.909 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.061      ;
; 0.910 ; cont_up_mod16:units_counter|count_sig[2] ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.062      ;
; 0.921 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.073      ;
; 0.922 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.074      ;
; 0.926 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.078      ;
; 0.928 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.080      ;
; 0.929 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.081      ;
; 0.929 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:ten_counter|count_sig[1]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.081      ;
; 0.931 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.083      ;
; 0.947 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.099      ;
; 0.965 ; cont_up_mod16:units_counter|count_sig[0] ; cont_up_mod16:ten_counter|count_sig[3]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.117      ;
; 0.978 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.130      ;
; 0.981 ; cont_up_mod16:ten_counter|count_sig[0]   ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.133      ;
; 0.986 ; cont_up_mod16:ten_counter|count_sig[3]   ; cont_up_mod16:ten_counter|count_sig[2]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.138      ;
; 1.002 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:ten_counter|count_sig[0]   ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.154      ;
; 1.006 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:units_counter|count_sig[3] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.158      ;
; 1.008 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:units_counter|count_sig[1] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.160      ;
; 1.058 ; cont_up_mod16:ten_counter|count_sig[1]   ; cont_up_mod16:units_counter|count_sig[2] ; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 0.000        ; 0.000      ; 1.210      ;
+-------+------------------------------------------+------------------------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_50m'                                                                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk_50m ; Rise       ; clk_50m                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_50m ; Rise       ; div_clk:clk_div_1s|\P_div:count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_50m ; Rise       ; div_clk:clk_div_1s|\P_div:count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_50m ; Rise       ; div_clk:clk_div_1s|temp            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_50m ; Rise       ; div_clk:clk_div_1s|temp            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; clk_50m|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; clk_50m~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; clk_50m~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_50m~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; clk_div_1s|\P_div:count[0]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_div_1s|\P_div:count[0]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_50m ; Rise       ; clk_div_1s|temp|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_50m ; Rise       ; clk_div_1s|temp|clk                ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'div_clk:clk_div_1s|temp'                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:ten_counter|count_sig[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:ten_counter|count_sig[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:ten_counter|count_sig[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:ten_counter|count_sig[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:ten_counter|count_sig[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:ten_counter|count_sig[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:ten_counter|count_sig[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:ten_counter|count_sig[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:units_counter|count_sig[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:units_counter|count_sig[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:units_counter|count_sig[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:units_counter|count_sig[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:units_counter|count_sig[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:units_counter|count_sig[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:units_counter|count_sig[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; cont_up_mod16:units_counter|count_sig[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; clk_div_1s|temp|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; clk_div_1s|temp|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; clk_div_1s|temp~clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; clk_div_1s|temp~clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; clk_div_1s|temp~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; clk_div_1s|temp~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; ten_counter|count_sig[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; ten_counter|count_sig[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; ten_counter|count_sig[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; ten_counter|count_sig[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; ten_counter|count_sig[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; ten_counter|count_sig[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; ten_counter|count_sig[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; ten_counter|count_sig[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; units_counter|count_sig[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; units_counter|count_sig[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; units_counter|count_sig[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; units_counter|count_sig[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; units_counter|count_sig[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; units_counter|count_sig[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_clk:clk_div_1s|temp ; Rise       ; units_counter|count_sig[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_clk:clk_div_1s|temp ; Rise       ; units_counter|count_sig[3]|clk           ;
+--------+--------------+----------------+------------------+-------------------------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; clr       ; div_clk:clk_div_1s|temp ; 3.290 ; 3.290 ; Rise       ; div_clk:clk_div_1s|temp ;
; en        ; div_clk:clk_div_1s|temp ; 0.562 ; 0.562 ; Rise       ; div_clk:clk_div_1s|temp ;
; ld        ; div_clk:clk_div_1s|temp ; 3.222 ; 3.222 ; Rise       ; div_clk:clk_div_1s|temp ;
; rst       ; div_clk:clk_div_1s|temp ; 0.705 ; 0.705 ; Rise       ; div_clk:clk_div_1s|temp ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; clr       ; div_clk:clk_div_1s|temp ; -2.809 ; -2.809 ; Rise       ; div_clk:clk_div_1s|temp ;
; en        ; div_clk:clk_div_1s|temp ; 0.166  ; 0.166  ; Rise       ; div_clk:clk_div_1s|temp ;
; ld        ; div_clk:clk_div_1s|temp ; -2.741 ; -2.741 ; Rise       ; div_clk:clk_div_1s|temp ;
; rst       ; div_clk:clk_div_1s|temp ; -0.224 ; -0.224 ; Rise       ; div_clk:clk_div_1s|temp ;
+-----------+-------------------------+--------+--------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port       ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------------+-------------------------+-------+-------+------------+-------------------------+
; carry_units_out ; div_clk:clk_div_1s|temp ; 3.846 ; 3.846 ; Rise       ; div_clk:clk_div_1s|temp ;
; clk_divided_out ; div_clk:clk_div_1s|temp ; 1.943 ;       ; Rise       ; div_clk:clk_div_1s|temp ;
; disp_ten[*]     ; div_clk:clk_div_1s|temp ; 4.031 ; 4.031 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[0]    ; div_clk:clk_div_1s|temp ; 4.031 ; 4.031 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[1]    ; div_clk:clk_div_1s|temp ; 3.876 ; 3.876 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[2]    ; div_clk:clk_div_1s|temp ; 3.991 ; 3.991 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[3]    ; div_clk:clk_div_1s|temp ; 4.029 ; 4.029 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[4]    ; div_clk:clk_div_1s|temp ; 3.983 ; 3.983 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[5]    ; div_clk:clk_div_1s|temp ; 3.994 ; 3.994 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[6]    ; div_clk:clk_div_1s|temp ; 3.998 ; 3.998 ; Rise       ; div_clk:clk_div_1s|temp ;
; disp_un[*]      ; div_clk:clk_div_1s|temp ; 4.131 ; 4.131 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[0]     ; div_clk:clk_div_1s|temp ; 4.019 ; 4.019 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[1]     ; div_clk:clk_div_1s|temp ; 4.027 ; 4.027 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[2]     ; div_clk:clk_div_1s|temp ; 3.940 ; 3.940 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[3]     ; div_clk:clk_div_1s|temp ; 4.028 ; 4.028 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[4]     ; div_clk:clk_div_1s|temp ; 3.969 ; 3.969 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[5]     ; div_clk:clk_div_1s|temp ; 4.131 ; 4.131 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[6]     ; div_clk:clk_div_1s|temp ; 4.018 ; 4.018 ; Rise       ; div_clk:clk_div_1s|temp ;
; load_ten_out    ; div_clk:clk_div_1s|temp ; 4.285 ; 4.285 ; Rise       ; div_clk:clk_div_1s|temp ;
; load_units_out  ; div_clk:clk_div_1s|temp ; 4.295 ; 4.295 ; Rise       ; div_clk:clk_div_1s|temp ;
; tens_out[*]     ; div_clk:clk_div_1s|temp ; 3.556 ; 3.556 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[0]    ; div_clk:clk_div_1s|temp ; 3.492 ; 3.492 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[1]    ; div_clk:clk_div_1s|temp ; 3.382 ; 3.382 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[2]    ; div_clk:clk_div_1s|temp ; 3.491 ; 3.491 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[3]    ; div_clk:clk_div_1s|temp ; 3.556 ; 3.556 ; Rise       ; div_clk:clk_div_1s|temp ;
; uns_out[*]      ; div_clk:clk_div_1s|temp ; 3.651 ; 3.651 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[0]     ; div_clk:clk_div_1s|temp ; 3.459 ; 3.459 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[1]     ; div_clk:clk_div_1s|temp ; 3.584 ; 3.584 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[2]     ; div_clk:clk_div_1s|temp ; 3.568 ; 3.568 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[3]     ; div_clk:clk_div_1s|temp ; 3.651 ; 3.651 ; Rise       ; div_clk:clk_div_1s|temp ;
; clk_divided_out ; div_clk:clk_div_1s|temp ;       ; 1.943 ; Fall       ; div_clk:clk_div_1s|temp ;
+-----------------+-------------------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port       ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------------+-------------------------+-------+-------+------------+-------------------------+
; carry_units_out ; div_clk:clk_div_1s|temp ; 3.684 ; 3.684 ; Rise       ; div_clk:clk_div_1s|temp ;
; clk_divided_out ; div_clk:clk_div_1s|temp ; 1.943 ;       ; Rise       ; div_clk:clk_div_1s|temp ;
; disp_ten[*]     ; div_clk:clk_div_1s|temp ; 3.635 ; 3.635 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[0]    ; div_clk:clk_div_1s|temp ; 3.771 ; 3.771 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[1]    ; div_clk:clk_div_1s|temp ; 3.759 ; 3.759 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[2]    ; div_clk:clk_div_1s|temp ; 3.880 ; 3.880 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[3]    ; div_clk:clk_div_1s|temp ; 3.770 ; 3.770 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[4]    ; div_clk:clk_div_1s|temp ; 3.868 ; 3.868 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[5]    ; div_clk:clk_div_1s|temp ; 3.883 ; 3.883 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[6]    ; div_clk:clk_div_1s|temp ; 3.635 ; 3.635 ; Rise       ; div_clk:clk_div_1s|temp ;
; disp_un[*]      ; div_clk:clk_div_1s|temp ; 3.790 ; 3.790 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[0]     ; div_clk:clk_div_1s|temp ; 3.849 ; 3.849 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[1]     ; div_clk:clk_div_1s|temp ; 3.856 ; 3.856 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[2]     ; div_clk:clk_div_1s|temp ; 3.790 ; 3.790 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[3]     ; div_clk:clk_div_1s|temp ; 3.856 ; 3.856 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[4]     ; div_clk:clk_div_1s|temp ; 3.854 ; 3.854 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[5]     ; div_clk:clk_div_1s|temp ; 3.961 ; 3.961 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[6]     ; div_clk:clk_div_1s|temp ; 3.848 ; 3.848 ; Rise       ; div_clk:clk_div_1s|temp ;
; load_ten_out    ; div_clk:clk_div_1s|temp ; 4.068 ; 4.068 ; Rise       ; div_clk:clk_div_1s|temp ;
; load_units_out  ; div_clk:clk_div_1s|temp ; 4.078 ; 4.078 ; Rise       ; div_clk:clk_div_1s|temp ;
; tens_out[*]     ; div_clk:clk_div_1s|temp ; 3.382 ; 3.382 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[0]    ; div_clk:clk_div_1s|temp ; 3.492 ; 3.492 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[1]    ; div_clk:clk_div_1s|temp ; 3.382 ; 3.382 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[2]    ; div_clk:clk_div_1s|temp ; 3.491 ; 3.491 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[3]    ; div_clk:clk_div_1s|temp ; 3.556 ; 3.556 ; Rise       ; div_clk:clk_div_1s|temp ;
; uns_out[*]      ; div_clk:clk_div_1s|temp ; 3.459 ; 3.459 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[0]     ; div_clk:clk_div_1s|temp ; 3.459 ; 3.459 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[1]     ; div_clk:clk_div_1s|temp ; 3.584 ; 3.584 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[2]     ; div_clk:clk_div_1s|temp ; 3.568 ; 3.568 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[3]     ; div_clk:clk_div_1s|temp ; 3.651 ; 3.651 ; Rise       ; div_clk:clk_div_1s|temp ;
; clk_divided_out ; div_clk:clk_div_1s|temp ;       ; 1.943 ; Fall       ; div_clk:clk_div_1s|temp ;
+-----------------+-------------------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------+
; Propagation Delay                                      ;
+------------+-----------------+-------+----+----+-------+
; Input Port ; Output Port     ; RR    ; RF ; FR ; FF    ;
+------------+-----------------+-------+----+----+-------+
; clr        ; load_ten_out    ; 6.260 ;    ;    ; 6.260 ;
; clr        ; load_units_out  ; 6.270 ;    ;    ; 6.270 ;
; en         ; carry_units_out ; 3.129 ;    ;    ; 3.129 ;
; ld         ; load_ten_out    ; 6.192 ;    ;    ; 6.192 ;
; ld         ; load_units_out  ; 6.202 ;    ;    ; 6.202 ;
; rst        ; load_ten_out    ; 3.675 ;    ;    ; 3.675 ;
; rst        ; load_units_out  ; 3.685 ;    ;    ; 3.685 ;
+------------+-----------------+-------+----+----+-------+


+--------------------------------------------------------+
; Minimum Propagation Delay                              ;
+------------+-----------------+-------+----+----+-------+
; Input Port ; Output Port     ; RR    ; RF ; FR ; FF    ;
+------------+-----------------+-------+----+----+-------+
; clr        ; load_ten_out    ; 6.260 ;    ;    ; 6.260 ;
; clr        ; load_units_out  ; 6.270 ;    ;    ; 6.270 ;
; en         ; carry_units_out ; 3.129 ;    ;    ; 3.129 ;
; ld         ; load_ten_out    ; 6.192 ;    ;    ; 6.192 ;
; ld         ; load_units_out  ; 6.202 ;    ;    ; 6.202 ;
; rst        ; load_ten_out    ; 3.675 ;    ;    ; 3.675 ;
; rst        ; load_units_out  ; 3.685 ;    ;    ; 3.685 ;
+------------+-----------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                    ;
+--------------------------+---------+--------+----------+---------+---------------------+
; Clock                    ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack         ; -1.965  ; -2.557 ; N/A      ; N/A     ; -1.380              ;
;  clk_50m                 ; 0.252   ; -2.557 ; N/A      ; N/A     ; -1.380              ;
;  div_clk:clk_div_1s|temp ; -1.965  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS          ; -13.176 ; -2.557 ; 0.0      ; 0.0     ; -11.38              ;
;  clk_50m                 ; 0.000   ; -2.557 ; N/A      ; N/A     ; -3.380              ;
;  div_clk:clk_div_1s|temp ; -13.176 ; 0.000  ; N/A      ; N/A     ; -8.000              ;
+--------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+-------+-------+------------+-------------------------+
; clr       ; div_clk:clk_div_1s|temp ; 6.498 ; 6.498 ; Rise       ; div_clk:clk_div_1s|temp ;
; en        ; div_clk:clk_div_1s|temp ; 1.877 ; 1.877 ; Rise       ; div_clk:clk_div_1s|temp ;
; ld        ; div_clk:clk_div_1s|temp ; 6.406 ; 6.406 ; Rise       ; div_clk:clk_div_1s|temp ;
; rst       ; div_clk:clk_div_1s|temp ; 2.260 ; 2.260 ; Rise       ; div_clk:clk_div_1s|temp ;
+-----------+-------------------------+-------+-------+------------+-------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; Data Port ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+-----------+-------------------------+--------+--------+------------+-------------------------+
; clr       ; div_clk:clk_div_1s|temp ; -2.809 ; -2.809 ; Rise       ; div_clk:clk_div_1s|temp ;
; en        ; div_clk:clk_div_1s|temp ; 0.166  ; 0.166  ; Rise       ; div_clk:clk_div_1s|temp ;
; ld        ; div_clk:clk_div_1s|temp ; -2.741 ; -2.741 ; Rise       ; div_clk:clk_div_1s|temp ;
; rst       ; div_clk:clk_div_1s|temp ; -0.224 ; -0.224 ; Rise       ; div_clk:clk_div_1s|temp ;
+-----------+-------------------------+--------+--------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port       ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------------+-------------------------+-------+-------+------------+-------------------------+
; carry_units_out ; div_clk:clk_div_1s|temp ; 7.025 ; 7.025 ; Rise       ; div_clk:clk_div_1s|temp ;
; clk_divided_out ; div_clk:clk_div_1s|temp ; 3.647 ;       ; Rise       ; div_clk:clk_div_1s|temp ;
; disp_ten[*]     ; div_clk:clk_div_1s|temp ; 7.504 ; 7.504 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[0]    ; div_clk:clk_div_1s|temp ; 7.501 ; 7.501 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[1]    ; div_clk:clk_div_1s|temp ; 7.105 ; 7.105 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[2]    ; div_clk:clk_div_1s|temp ; 7.352 ; 7.352 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[3]    ; div_clk:clk_div_1s|temp ; 7.504 ; 7.504 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[4]    ; div_clk:clk_div_1s|temp ; 7.325 ; 7.325 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[5]    ; div_clk:clk_div_1s|temp ; 7.357 ; 7.357 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[6]    ; div_clk:clk_div_1s|temp ; 7.410 ; 7.410 ; Rise       ; div_clk:clk_div_1s|temp ;
; disp_un[*]      ; div_clk:clk_div_1s|temp ; 7.645 ; 7.645 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[0]     ; div_clk:clk_div_1s|temp ; 7.408 ; 7.408 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[1]     ; div_clk:clk_div_1s|temp ; 7.417 ; 7.417 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[2]     ; div_clk:clk_div_1s|temp ; 7.257 ; 7.257 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[3]     ; div_clk:clk_div_1s|temp ; 7.417 ; 7.417 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[4]     ; div_clk:clk_div_1s|temp ; 7.344 ; 7.344 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[5]     ; div_clk:clk_div_1s|temp ; 7.645 ; 7.645 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[6]     ; div_clk:clk_div_1s|temp ; 7.409 ; 7.409 ; Rise       ; div_clk:clk_div_1s|temp ;
; load_ten_out    ; div_clk:clk_div_1s|temp ; 8.084 ; 8.084 ; Rise       ; div_clk:clk_div_1s|temp ;
; load_units_out  ; div_clk:clk_div_1s|temp ; 8.094 ; 8.094 ; Rise       ; div_clk:clk_div_1s|temp ;
; tens_out[*]     ; div_clk:clk_div_1s|temp ; 6.409 ; 6.409 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[0]    ; div_clk:clk_div_1s|temp ; 6.236 ; 6.236 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[1]    ; div_clk:clk_div_1s|temp ; 5.991 ; 5.991 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[2]    ; div_clk:clk_div_1s|temp ; 6.221 ; 6.221 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[3]    ; div_clk:clk_div_1s|temp ; 6.409 ; 6.409 ; Rise       ; div_clk:clk_div_1s|temp ;
; uns_out[*]      ; div_clk:clk_div_1s|temp ; 6.540 ; 6.540 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[0]     ; div_clk:clk_div_1s|temp ; 6.189 ; 6.189 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[1]     ; div_clk:clk_div_1s|temp ; 6.442 ; 6.442 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[2]     ; div_clk:clk_div_1s|temp ; 6.416 ; 6.416 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[3]     ; div_clk:clk_div_1s|temp ; 6.540 ; 6.540 ; Rise       ; div_clk:clk_div_1s|temp ;
; clk_divided_out ; div_clk:clk_div_1s|temp ;       ; 3.647 ; Fall       ; div_clk:clk_div_1s|temp ;
+-----------------+-------------------------+-------+-------+------------+-------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port       ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+-----------------+-------------------------+-------+-------+------------+-------------------------+
; carry_units_out ; div_clk:clk_div_1s|temp ; 3.684 ; 3.684 ; Rise       ; div_clk:clk_div_1s|temp ;
; clk_divided_out ; div_clk:clk_div_1s|temp ; 1.943 ;       ; Rise       ; div_clk:clk_div_1s|temp ;
; disp_ten[*]     ; div_clk:clk_div_1s|temp ; 3.635 ; 3.635 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[0]    ; div_clk:clk_div_1s|temp ; 3.771 ; 3.771 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[1]    ; div_clk:clk_div_1s|temp ; 3.759 ; 3.759 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[2]    ; div_clk:clk_div_1s|temp ; 3.880 ; 3.880 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[3]    ; div_clk:clk_div_1s|temp ; 3.770 ; 3.770 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[4]    ; div_clk:clk_div_1s|temp ; 3.868 ; 3.868 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[5]    ; div_clk:clk_div_1s|temp ; 3.883 ; 3.883 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_ten[6]    ; div_clk:clk_div_1s|temp ; 3.635 ; 3.635 ; Rise       ; div_clk:clk_div_1s|temp ;
; disp_un[*]      ; div_clk:clk_div_1s|temp ; 3.790 ; 3.790 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[0]     ; div_clk:clk_div_1s|temp ; 3.849 ; 3.849 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[1]     ; div_clk:clk_div_1s|temp ; 3.856 ; 3.856 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[2]     ; div_clk:clk_div_1s|temp ; 3.790 ; 3.790 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[3]     ; div_clk:clk_div_1s|temp ; 3.856 ; 3.856 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[4]     ; div_clk:clk_div_1s|temp ; 3.854 ; 3.854 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[5]     ; div_clk:clk_div_1s|temp ; 3.961 ; 3.961 ; Rise       ; div_clk:clk_div_1s|temp ;
;  disp_un[6]     ; div_clk:clk_div_1s|temp ; 3.848 ; 3.848 ; Rise       ; div_clk:clk_div_1s|temp ;
; load_ten_out    ; div_clk:clk_div_1s|temp ; 4.068 ; 4.068 ; Rise       ; div_clk:clk_div_1s|temp ;
; load_units_out  ; div_clk:clk_div_1s|temp ; 4.078 ; 4.078 ; Rise       ; div_clk:clk_div_1s|temp ;
; tens_out[*]     ; div_clk:clk_div_1s|temp ; 3.382 ; 3.382 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[0]    ; div_clk:clk_div_1s|temp ; 3.492 ; 3.492 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[1]    ; div_clk:clk_div_1s|temp ; 3.382 ; 3.382 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[2]    ; div_clk:clk_div_1s|temp ; 3.491 ; 3.491 ; Rise       ; div_clk:clk_div_1s|temp ;
;  tens_out[3]    ; div_clk:clk_div_1s|temp ; 3.556 ; 3.556 ; Rise       ; div_clk:clk_div_1s|temp ;
; uns_out[*]      ; div_clk:clk_div_1s|temp ; 3.459 ; 3.459 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[0]     ; div_clk:clk_div_1s|temp ; 3.459 ; 3.459 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[1]     ; div_clk:clk_div_1s|temp ; 3.584 ; 3.584 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[2]     ; div_clk:clk_div_1s|temp ; 3.568 ; 3.568 ; Rise       ; div_clk:clk_div_1s|temp ;
;  uns_out[3]     ; div_clk:clk_div_1s|temp ; 3.651 ; 3.651 ; Rise       ; div_clk:clk_div_1s|temp ;
; clk_divided_out ; div_clk:clk_div_1s|temp ;       ; 1.943 ; Fall       ; div_clk:clk_div_1s|temp ;
+-----------------+-------------------------+-------+-------+------------+-------------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-----------------+--------+----+----+--------+
; Input Port ; Output Port     ; RR     ; RF ; FR ; FF     ;
+------------+-----------------+--------+----+----+--------+
; clr        ; load_ten_out    ; 11.617 ;    ;    ; 11.617 ;
; clr        ; load_units_out  ; 11.627 ;    ;    ; 11.627 ;
; en         ; carry_units_out ; 6.119  ;    ;    ; 6.119  ;
; ld         ; load_ten_out    ; 11.525 ;    ;    ; 11.525 ;
; ld         ; load_units_out  ; 11.535 ;    ;    ; 11.535 ;
; rst        ; load_ten_out    ; 7.379  ;    ;    ; 7.379  ;
; rst        ; load_units_out  ; 7.389  ;    ;    ; 7.389  ;
+------------+-----------------+--------+----+----+--------+


+--------------------------------------------------------+
; Minimum Progagation Delay                              ;
+------------+-----------------+-------+----+----+-------+
; Input Port ; Output Port     ; RR    ; RF ; FR ; FF    ;
+------------+-----------------+-------+----+----+-------+
; clr        ; load_ten_out    ; 6.260 ;    ;    ; 6.260 ;
; clr        ; load_units_out  ; 6.270 ;    ;    ; 6.270 ;
; en         ; carry_units_out ; 3.129 ;    ;    ; 3.129 ;
; ld         ; load_ten_out    ; 6.192 ;    ;    ; 6.192 ;
; ld         ; load_units_out  ; 6.202 ;    ;    ; 6.202 ;
; rst        ; load_ten_out    ; 3.675 ;    ;    ; 3.675 ;
; rst        ; load_units_out  ; 3.685 ;    ;    ; 3.685 ;
+------------+-----------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; clk_50m                 ; clk_50m                 ; 2        ; 0        ; 0        ; 0        ;
; div_clk:clk_div_1s|temp ; clk_50m                 ; 1        ; 1        ; 0        ; 0        ;
; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 163      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; clk_50m                 ; clk_50m                 ; 2        ; 0        ; 0        ; 0        ;
; div_clk:clk_div_1s|temp ; clk_50m                 ; 1        ; 1        ; 0        ; 0        ;
; div_clk:clk_div_1s|temp ; div_clk:clk_div_1s|temp ; 163      ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 39    ; 39   ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 92    ; 92   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Sep 20 23:46:32 2025
Info: Command: quartus_sta cont_57 -c cont_57
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cont_57.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name div_clk:clk_div_1s|temp div_clk:clk_div_1s|temp
    Info (332105): create_clock -period 1.000 -name clk_50m clk_50m
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.965
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.965       -13.176 div_clk:clk_div_1s|temp 
    Info (332119):     0.252         0.000 clk_50m 
Info (332146): Worst-case hold slack is -2.557
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.557        -2.557 clk_50m 
    Info (332119):     0.391         0.000 div_clk:clk_div_1s|temp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -3.380 clk_50m 
    Info (332119):    -0.500        -8.000 div_clk:clk_div_1s|temp 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.315
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.315        -1.459 div_clk:clk_div_1s|temp 
    Info (332119):     0.641         0.000 clk_50m 
Info (332146): Worst-case hold slack is -1.598
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.598        -1.598 clk_50m 
    Info (332119):     0.215         0.000 div_clk:clk_div_1s|temp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -3.380 clk_50m 
    Info (332119):    -0.500        -8.000 div_clk:clk_div_1s|temp 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4640 megabytes
    Info: Processing ended: Sat Sep 20 23:46:32 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


