#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Mar 18 04:35:32 2017
# Process ID: 11856
# Current directory: C:/Sim/VIDEO_R7/VIDEO_R6.runs/V1_IMPL
# Command line: vivado.exe -log VIDEO_R6_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source VIDEO_R6_wrapper.tcl -notrace
# Log file: C:/Sim/VIDEO_R7/VIDEO_R6.runs/V1_IMPL/VIDEO_R6_wrapper.vdi
# Journal file: C:/Sim/VIDEO_R7/VIDEO_R6.runs/V1_IMPL\vivado.jou
#-----------------------------------------------------------
source VIDEO_R6_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_clk_wiz_0_0/VIDEO_R6_clk_wiz_0_0.dcp' for cell 'VIDEO_R6_i/CLK_GEN_148MHZ'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_xlconstant_0_1/VIDEO_R6_xlconstant_0_1.dcp' for cell 'VIDEO_R6_i/OUTPUTS/GND'
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_fmc_imageon_hdmi_out_0_0/VIDEO_R6_fmc_imageon_hdmi_out_0_0.dcp' for cell 'VIDEO_R6_i/OUTPUTS/HDMI'
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_axi_iic_0_0/VIDEO_R6_axi_iic_0_0.dcp' for cell 'VIDEO_R6_i/OUTPUTS/IIC_HDMI'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_ILAS_V5_0/VIDEO_R6_ILAS_V5_0.dcp' for cell 'VIDEO_R6_i/OUTPUTS/ILA_HDMI'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_xlconcat_0_0/VIDEO_R6_xlconcat_0_0.dcp' for cell 'VIDEO_R6_i/PS_VIDEO/PS/INTER'
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_processing_system7_0_0/VIDEO_R6_processing_system7_0_0.dcp' for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_xbar_2/VIDEO_R6_xbar_2.dcp' for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_auto_cc_0/VIDEO_R6_auto_cc_0.dcp' for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_auto_cc_1/VIDEO_R6_auto_cc_1.dcp' for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_auto_pc_1/VIDEO_R6_auto_pc_1.dcp' for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_ila_0_0/VIDEO_R6_ila_0_0.dcp' for cell 'VIDEO_R6_i/PS_VIDEO/VIDEO/ILAS_V1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_ILAS_V1_0/VIDEO_R6_ILAS_V1_0.dcp' for cell 'VIDEO_R6_i/PS_VIDEO/VIDEO/ILAS_V2'
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_tpg_0_0/VIDEO_R6_v_tpg_0_0.dcp' for cell 'VIDEO_R6_i/PS_VIDEO/VIDEO/TPG'
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_axi_vdma_0_0/VIDEO_R6_axi_vdma_0_0.dcp' for cell 'VIDEO_R6_i/PS_VIDEO/VIDEO/VDMA1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_axis_subset_converter_0_0/VIDEO_R6_axis_subset_converter_0_0.dcp' for cell 'VIDEO_R6_i/PS_VIDEO/VIDEO/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_xbar_3/VIDEO_R6_xbar_3.dcp' for cell 'VIDEO_R6_i/PS_VIDEO/VIDEO/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_auto_pc_0/VIDEO_R6_auto_pc_0.dcp' for cell 'VIDEO_R6_i/PS_VIDEO/VIDEO/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_rst_PS7_150M_0/VIDEO_R6_rst_PS7_150M_0.dcp' for cell 'VIDEO_R6_i/SYSTEM_RESETS/rst_PS7_150M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_rst_PS7_75M_1/VIDEO_R6_rst_PS7_75M_1.dcp' for cell 'VIDEO_R6_i/SYSTEM_RESETS/rst_PS7_75M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_xlconstant_0_0/VIDEO_R6_xlconstant_0_0.dcp' for cell 'VIDEO_R6_i/VIDEO_PIPELINE/GND'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_ila_0_1/VIDEO_R6_ila_0_1.dcp' for cell 'VIDEO_R6_i/VIDEO_PIPELINE/ILS_V3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_cresample_0_0/VIDEO_R6_v_cresample_0_0.dcp' for cell 'VIDEO_R6_i/VIDEO_PIPELINE/RESAMPLER'
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_rgb2ycrcb_0_0/VIDEO_R6_v_rgb2ycrcb_0_0.dcp' for cell 'VIDEO_R6_i/VIDEO_PIPELINE/RGB_2_YCRCB'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_ccm_0_0/VIDEO_R6_v_ccm_0_0.dcp' for cell 'VIDEO_R6_i/VIDEO_PIPELINE/RGB_CCM'
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_tc_0_0/VIDEO_R6_v_tc_0_0.dcp' for cell 'VIDEO_R6_i/VIDEO_PIPELINE/TIMMING_CONTROLELR'
INFO: [Project 1-454] Reading design checkpoint 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_GND_0/VIDEO_R6_GND_0.dcp' for cell 'VIDEO_R6_i/VIDEO_PIPELINE/VCC'
INFO: [Project 1-454] Reading design checkpoint 'C:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_axi4s_vid_out_0_0/VIDEO_R6_v_axi4s_vid_out_0_0.dcp' for cell 'VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT'
INFO: [Netlist 29-17] Analyzing 1049 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. VIDEO_R6_i/CLK_GEN_148MHZ/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'VIDEO_R6_i/CLK_GEN_148MHZ/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Sim/VIDEO_R7/VIDEO_R6.runs/V1_IMPL/.Xil/Vivado-11856-SakinderLaptop1/dcp_13/VIDEO_R6_clk_wiz_0_0.edf:276]
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_processing_system7_0_0/VIDEO_R6_processing_system7_0_0.xdc] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.399990 which will be rounded to 0.400 to ensure it is an integer multiple of 1 picosecond [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_processing_system7_0_0/VIDEO_R6_processing_system7_0_0.xdc:21]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.199980 which will be rounded to 0.200 to ensure it is an integer multiple of 1 picosecond [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_processing_system7_0_0/VIDEO_R6_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_processing_system7_0_0/VIDEO_R6_processing_system7_0_0.xdc] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7/inst'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_axi_vdma_0_0/VIDEO_R6_axi_vdma_0_0.xdc] for cell 'VIDEO_R6_i/PS_VIDEO/VIDEO/VDMA1/U0'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_axi_vdma_0_0/VIDEO_R6_axi_vdma_0_0.xdc] for cell 'VIDEO_R6_i/PS_VIDEO/VIDEO/VDMA1/U0'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_axi_iic_0_0/VIDEO_R6_axi_iic_0_0_board.xdc] for cell 'VIDEO_R6_i/OUTPUTS/IIC_HDMI/U0'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_axi_iic_0_0/VIDEO_R6_axi_iic_0_0_board.xdc] for cell 'VIDEO_R6_i/OUTPUTS/IIC_HDMI/U0'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_clk_wiz_0_0/VIDEO_R6_clk_wiz_0_0_board.xdc] for cell 'VIDEO_R6_i/CLK_GEN_148MHZ/inst'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_clk_wiz_0_0/VIDEO_R6_clk_wiz_0_0_board.xdc] for cell 'VIDEO_R6_i/CLK_GEN_148MHZ/inst'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_clk_wiz_0_0/VIDEO_R6_clk_wiz_0_0.xdc] for cell 'VIDEO_R6_i/CLK_GEN_148MHZ/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_clk_wiz_0_0/VIDEO_R6_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_clk_wiz_0_0/VIDEO_R6_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1212.363 ; gain = 499.781
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_clk_wiz_0_0/VIDEO_R6_clk_wiz_0_0.xdc] for cell 'VIDEO_R6_i/CLK_GEN_148MHZ/inst'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_ILAS_V5_0/ila_v6_2/constraints/ila.xdc] for cell 'VIDEO_R6_i/OUTPUTS/ILA_HDMI/U0'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_ILAS_V5_0/ila_v6_2/constraints/ila.xdc] for cell 'VIDEO_R6_i/OUTPUTS/ILA_HDMI/U0'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_rst_PS7_150M_0/VIDEO_R6_rst_PS7_150M_0_board.xdc] for cell 'VIDEO_R6_i/SYSTEM_RESETS/rst_PS7_150M/U0'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_rst_PS7_150M_0/VIDEO_R6_rst_PS7_150M_0_board.xdc] for cell 'VIDEO_R6_i/SYSTEM_RESETS/rst_PS7_150M/U0'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_rst_PS7_150M_0/VIDEO_R6_rst_PS7_150M_0.xdc] for cell 'VIDEO_R6_i/SYSTEM_RESETS/rst_PS7_150M/U0'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_rst_PS7_150M_0/VIDEO_R6_rst_PS7_150M_0.xdc] for cell 'VIDEO_R6_i/SYSTEM_RESETS/rst_PS7_150M/U0'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_rst_PS7_75M_1/VIDEO_R6_rst_PS7_75M_1_board.xdc] for cell 'VIDEO_R6_i/SYSTEM_RESETS/rst_PS7_75M/U0'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_rst_PS7_75M_1/VIDEO_R6_rst_PS7_75M_1_board.xdc] for cell 'VIDEO_R6_i/SYSTEM_RESETS/rst_PS7_75M/U0'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_rst_PS7_75M_1/VIDEO_R6_rst_PS7_75M_1.xdc] for cell 'VIDEO_R6_i/SYSTEM_RESETS/rst_PS7_75M/U0'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_rst_PS7_75M_1/VIDEO_R6_rst_PS7_75M_1.xdc] for cell 'VIDEO_R6_i/SYSTEM_RESETS/rst_PS7_75M/U0'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'VIDEO_R6_i/PS_VIDEO/VIDEO/ILAS_V1/U0'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'VIDEO_R6_i/PS_VIDEO/VIDEO/ILAS_V1/U0'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_ILAS_V1_0/ila_v6_2/constraints/ila.xdc] for cell 'VIDEO_R6_i/PS_VIDEO/VIDEO/ILAS_V2/U0'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_ILAS_V1_0/ila_v6_2/constraints/ila.xdc] for cell 'VIDEO_R6_i/PS_VIDEO/VIDEO/ILAS_V2/U0'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'VIDEO_R6_i/VIDEO_PIPELINE/ILS_V3/U0'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'VIDEO_R6_i/VIDEO_PIPELINE/ILS_V3/U0'
Parsing XDC File [C:/Sim/VIDEO_R7/VIDEO_R6.srcs/VIDEO_V1/new/V1.xdc]
Finished Parsing XDC File [C:/Sim/VIDEO_R7/VIDEO_R6.srcs/VIDEO_V1/new/V1.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_processing_system7_0_0/VIDEO_R6_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_axi_vdma_0_0/VIDEO_R6_axi_vdma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_tpg_0_0/VIDEO_R6_v_tpg_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_rgb2ycrcb_0_0/VIDEO_R6_v_rgb2ycrcb_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_axi4s_vid_out_0_0/VIDEO_R6_v_axi4s_vid_out_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_cresample_0_0/VIDEO_R6_v_cresample_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_tc_0_0/VIDEO_R6_v_tc_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_axi_iic_0_0/VIDEO_R6_axi_iic_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_clk_wiz_0_0/VIDEO_R6_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_axis_subset_converter_0_0/VIDEO_R6_axis_subset_converter_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_ILAS_V5_0/VIDEO_R6_ILAS_V5_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_rst_PS7_150M_0/VIDEO_R6_rst_PS7_150M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_rst_PS7_75M_1/VIDEO_R6_rst_PS7_75M_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_xbar_2/VIDEO_R6_xbar_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_xbar_3/VIDEO_R6_xbar_3.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_ila_0_0/VIDEO_R6_ila_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_ILAS_V1_0/VIDEO_R6_ILAS_V1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_ccm_0_0/VIDEO_R6_v_ccm_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_ila_0_1/VIDEO_R6_ila_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_auto_pc_0/VIDEO_R6_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_auto_cc_0/VIDEO_R6_auto_cc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_auto_cc_1/VIDEO_R6_auto_cc_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_auto_pc_1/VIDEO_R6_auto_pc_1.dcp'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_axi_vdma_0_0/VIDEO_R6_axi_vdma_0_0_clocks.xdc] for cell 'VIDEO_R6_i/PS_VIDEO/VIDEO/VDMA1/U0'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_axi_vdma_0_0/VIDEO_R6_axi_vdma_0_0_clocks.xdc] for cell 'VIDEO_R6_i/PS_VIDEO/VIDEO/VDMA1/U0'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_tpg_0_0/VIDEO_R6_v_tpg_0_0.xdc] for cell 'VIDEO_R6_i/PS_VIDEO/VIDEO/TPG/inst'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_tpg_0_0/VIDEO_R6_v_tpg_0_0.xdc] for cell 'VIDEO_R6_i/PS_VIDEO/VIDEO/TPG/inst'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_rgb2ycrcb_0_0/VIDEO_R6_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'VIDEO_R6_i/VIDEO_PIPELINE/RGB_2_YCRCB/U0'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_rgb2ycrcb_0_0/VIDEO_R6_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'VIDEO_R6_i/VIDEO_PIPELINE/RGB_2_YCRCB/U0'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_axi4s_vid_out_0_0/VIDEO_R6_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_axi4s_vid_out_0_0/VIDEO_R6_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_cresample_0_0/VIDEO_R6_v_cresample_0_0_clocks.xdc] for cell 'VIDEO_R6_i/VIDEO_PIPELINE/RESAMPLER/U0'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_cresample_0_0/VIDEO_R6_v_cresample_0_0_clocks.xdc] for cell 'VIDEO_R6_i/VIDEO_PIPELINE/RESAMPLER/U0'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_tc_0_0/VIDEO_R6_v_tc_0_0_clocks.xdc] for cell 'VIDEO_R6_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_tc_0_0/VIDEO_R6_v_tc_0_0_clocks.xdc] for cell 'VIDEO_R6_i/VIDEO_PIPELINE/TIMMING_CONTROLELR/U0'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_ccm_0_0/VIDEO_R6_v_ccm_0_0_clocks.xdc] for cell 'VIDEO_R6_i/VIDEO_PIPELINE/RGB_CCM/U0'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_v_ccm_0_0/VIDEO_R6_v_ccm_0_0_clocks.xdc] for cell 'VIDEO_R6_i/VIDEO_PIPELINE/RGB_CCM/U0'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_auto_cc_0/VIDEO_R6_auto_cc_0_clocks.xdc] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_auto_cc_0/VIDEO_R6_auto_cc_0_clocks.xdc] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst'
Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_auto_cc_1/VIDEO_R6_auto_cc_1_clocks.xdc] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_auto_cc_1/VIDEO_R6_auto_cc_1_clocks.xdc] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2016.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'VIDEO_R6_i/PS_VIDEO/PS/PS7_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 420 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 264 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 148 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances

link_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 1218.164 ; gain = 961.387
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1218.164 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'avnet.com:interface:avnet_hdmi:1.0' found within IP repository 'c:/Sim/VIDEO_IP_R1'.
File in use: c:/Sim/VIDEO_IP_R1/avnet_hdmi/avnet_hdmi.xml
File ignored: c:/Sim/VIDEO_IP_R1/hdmi_out/avnet_hdmi/avnet_hdmi.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'avnet.com:interface:avnet_hdmi_rtl:1.0' found within IP repository 'c:/Sim/VIDEO_IP_R1'.
File in use: c:/Sim/VIDEO_IP_R1/avnet_hdmi/avnet_hdmi_rtl.xml
File ignored: c:/Sim/VIDEO_IP_R1/hdmi_out/avnet_hdmi/avnet_hdmi_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Sim/VIDEO_IP_R1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1223.973 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: af221455

Time (s): cpu = 00:00:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1223.973 ; gain = 5.809
Implement Debug Cores | Checksum: 1996b30ae

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 41 inverter(s) to 317 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1a1452213

Time (s): cpu = 00:00:09 ; elapsed = 00:01:14 . Memory (MB): peak = 1224.891 ; gain = 6.727

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 1600 cells.
Phase 3 Constant propagation | Checksum: 243831d5d

Time (s): cpu = 00:00:13 ; elapsed = 00:01:18 . Memory (MB): peak = 1224.891 ; gain = 6.727

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 4233 unconnected nets.
INFO: [Opt 31-11] Eliminated 2621 unconnected cells.
Phase 4 Sweep | Checksum: 1be9fcd11

Time (s): cpu = 00:00:18 ; elapsed = 00:01:23 . Memory (MB): peak = 1224.891 ; gain = 6.727

Phase 5 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 BUFG optimization | Checksum: 2322634c0

Time (s): cpu = 00:00:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1224.891 ; gain = 6.727

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1224.891 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2322634c0

Time (s): cpu = 00:00:21 ; elapsed = 00:01:26 . Memory (MB): peak = 1224.891 ; gain = 6.727

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 23 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 0 Total Ports: 46
Ending PowerOpt Patch Enables Task | Checksum: 1db0af7bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1567.195 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1db0af7bb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1567.195 ; gain = 342.305
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:37 . Memory (MB): peak = 1567.195 ; gain = 349.031
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1567.195 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Sim/VIDEO_R7/VIDEO_R6.runs/V1_IMPL/VIDEO_R6_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.195 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Sim/VIDEO_R7/VIDEO_R6.runs/V1_IMPL/VIDEO_R6_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/PS_VIDEO/VIDEO/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin VIDEO_R6_i/PS_VIDEO/VIDEO/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: VIDEO_R6_i/PS_VIDEO/VIDEO/VDMA1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB) which is driven by a register (VIDEO_R6_i/PS_VIDEO/VIDEO/VDMA1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[5]) which is driven by a register (VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[6]) which is driven by a register (VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[7]) which is driven by a register (VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[8]) which is driven by a register (VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[9]) which is driven by a register (VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[0]) which is driven by a register (VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[1]) which is driven by a register (VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[2]) which is driven by a register (VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[3]) which is driven by a register (VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[4]) which is driven by a register (VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[5]) which is driven by a register (VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[6]) which is driven by a register (VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[7]) which is driven by a register (VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[8]) which is driven by a register (VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[9]) which is driven by a register (VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[1]) which is driven by a register (VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[2]) which is driven by a register (VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[3]) which is driven by a register (VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRB[4]) which is driven by a register (VIDEO_R6_i/VIDEO_PIPELINE/VIDEO_OUT/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1567.195 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 155590d6f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 219cf2d5b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 219cf2d5b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1567.195 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 219cf2d5b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 23916366e

Time (s): cpu = 00:01:06 ; elapsed = 00:00:45 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23916366e

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2056f5b99

Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2524683fb

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a469abc0

Time (s): cpu = 00:01:14 ; elapsed = 00:00:51 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1e08b1a8a

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 2397aeaa0

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Place Remaining
Phase 3.7.1 Place Remaining | Checksum: 14dec71e2

Time (s): cpu = 00:01:27 ; elapsed = 00:01:04 . Memory (MB): peak = 1567.195 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 14dec71e2

Time (s): cpu = 00:01:27 ; elapsed = 00:01:04 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 19597c732

Time (s): cpu = 00:01:28 ; elapsed = 00:01:05 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 19597c732

Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: fc6837fb

Time (s): cpu = 00:01:32 ; elapsed = 00:01:08 . Memory (MB): peak = 1567.195 ; gain = 0.000
Phase 3 Detail Placement | Checksum: fc6837fb

Time (s): cpu = 00:01:33 ; elapsed = 00:01:08 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.501. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1497719dd

Time (s): cpu = 00:01:50 ; elapsed = 00:01:23 . Memory (MB): peak = 1567.195 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1497719dd

Time (s): cpu = 00:01:50 ; elapsed = 00:01:23 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1497719dd

Time (s): cpu = 00:01:51 ; elapsed = 00:01:23 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1497719dd

Time (s): cpu = 00:01:51 ; elapsed = 00:01:24 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 14fa82752

Time (s): cpu = 00:01:51 ; elapsed = 00:01:24 . Memory (MB): peak = 1567.195 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14fa82752

Time (s): cpu = 00:01:51 ; elapsed = 00:01:24 . Memory (MB): peak = 1567.195 ; gain = 0.000
Ending Placer Task | Checksum: cfec95d7

Time (s): cpu = 00:01:53 ; elapsed = 00:01:25 . Memory (MB): peak = 1567.195 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:00 ; elapsed = 00:01:29 . Memory (MB): peak = 1567.195 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1567.195 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Sim/VIDEO_R7/VIDEO_R6.runs/V1_IMPL/VIDEO_R6_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1567.195 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1567.195 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.327 . Memory (MB): peak = 1567.195 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1567.195 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 709660c9 ConstDB: 0 ShapeSum: 5f56350e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 640e0d06

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 640e0d06

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 640e0d06

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1567.195 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 640e0d06

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1567.195 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11bc1aaab

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1567.195 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.479  | TNS=0.000  | WHS=-0.333 | THS=-487.754|

Phase 2 Router Initialization | Checksum: 115045fcc

Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1601.641 ; gain = 34.445

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2706f331b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:47 . Memory (MB): peak = 1601.641 ; gain = 34.445

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1928
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1d7fad599

Time (s): cpu = 00:01:23 ; elapsed = 00:00:57 . Memory (MB): peak = 1601.641 ; gain = 34.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.031 | TNS=-0.124 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 135a00884

Time (s): cpu = 00:01:24 ; elapsed = 00:00:58 . Memory (MB): peak = 1601.641 ; gain = 34.445

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1a3ccf747

Time (s): cpu = 00:01:25 ; elapsed = 00:00:59 . Memory (MB): peak = 1601.641 ; gain = 34.445
Phase 4.1.2 GlobIterForTiming | Checksum: 222e580ed

Time (s): cpu = 00:01:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1601.641 ; gain = 34.445
Phase 4.1 Global Iteration 0 | Checksum: 222e580ed

Time (s): cpu = 00:01:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1601.641 ; gain = 34.445

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 2054aa14f

Time (s): cpu = 00:01:29 ; elapsed = 00:01:03 . Memory (MB): peak = 1601.641 ; gain = 34.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.107  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e59b999b

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 1601.641 ; gain = 34.445

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 19950b284

Time (s): cpu = 00:01:30 ; elapsed = 00:01:03 . Memory (MB): peak = 1601.641 ; gain = 34.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.107  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 103fc2c12

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1601.641 ; gain = 34.445
Phase 4 Rip-up And Reroute | Checksum: 103fc2c12

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1601.641 ; gain = 34.445

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 103fc2c12

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1601.641 ; gain = 34.445

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 103fc2c12

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1601.641 ; gain = 34.445
Phase 5 Delay and Skew Optimization | Checksum: 103fc2c12

Time (s): cpu = 00:01:31 ; elapsed = 00:01:04 . Memory (MB): peak = 1601.641 ; gain = 34.445

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1358b1a26

Time (s): cpu = 00:01:37 ; elapsed = 00:01:07 . Memory (MB): peak = 1601.641 ; gain = 34.445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.259  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14c94420c

Time (s): cpu = 00:01:37 ; elapsed = 00:01:08 . Memory (MB): peak = 1601.641 ; gain = 34.445
Phase 6 Post Hold Fix | Checksum: 14c94420c

Time (s): cpu = 00:01:37 ; elapsed = 00:01:08 . Memory (MB): peak = 1601.641 ; gain = 34.445

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.73071 %
  Global Horizontal Routing Utilization  = 4.92022 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15253f3c2

Time (s): cpu = 00:01:37 ; elapsed = 00:01:08 . Memory (MB): peak = 1601.641 ; gain = 34.445

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15253f3c2

Time (s): cpu = 00:01:38 ; elapsed = 00:01:08 . Memory (MB): peak = 1601.641 ; gain = 34.445

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a47cf93d

Time (s): cpu = 00:01:40 ; elapsed = 00:01:10 . Memory (MB): peak = 1601.641 ; gain = 34.445

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.259  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: a47cf93d

Time (s): cpu = 00:01:40 ; elapsed = 00:01:10 . Memory (MB): peak = 1601.641 ; gain = 34.445
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:42 ; elapsed = 00:01:11 . Memory (MB): peak = 1601.641 ; gain = 34.445

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:15 . Memory (MB): peak = 1601.641 ; gain = 34.445
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 1601.641 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Sim/VIDEO_R7/VIDEO_R6.runs/V1_IMPL/VIDEO_R6_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1601.641 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Sim/VIDEO_R7/VIDEO_R6.runs/V1_IMPL/VIDEO_R6_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1601.641 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Sim/VIDEO_R7/VIDEO_R6.runs/V1_IMPL/VIDEO_R6_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1661.598 ; gain = 59.957
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1670.359 ; gain = 8.762
Command: report_power -file VIDEO_R6_wrapper_power_routed.rpt -pb VIDEO_R6_wrapper_power_summary_routed.pb -rpx VIDEO_R6_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
130 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1731.770 ; gain = 61.410
INFO: [Common 17-206] Exiting Vivado at Sat Mar 18 04:41:39 2017...
