Running: xsim.dir/uart_transceiver_tb_behav/xsimk -simmode gui -wdb uart_transceiver_tb_behav.wdb -simrunnum 0 -socket 56195
Design successfully loaded
Design Loading Memory Usage: 32496 KB (Peak: 33060 KB)
Design Loading CPU Usage: 30 ms
Simulation completed
Simulation Memory Usage: 114492 KB (Peak: 179768 KB)
Simulation CPU Usage: 80 ms
