

================================================================
== Vitis HLS Report for 'example_gemv'
================================================================
* Date:           Fri Feb 19 14:44:36 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|   24|   24|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- example_gemv_label1  |       18|       18|         7|          3|          1|     5|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 7, States = { 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 12 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 5 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i32 %b, i64 0, i64 0" [example_gemv.c:11]   --->   Operation 13 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%b_load = load i3 %b_addr" [example_gemv.c:11]   --->   Operation 14 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 15 [1/2] (2.32ns)   --->   "%b_load = load i3 %b_addr" [example_gemv.c:11]   --->   Operation 15 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i32 %b, i64 0, i64 1" [example_gemv.c:11]   --->   Operation 16 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.32ns)   --->   "%b_load_1 = load i3 %b_addr_1" [example_gemv.c:11]   --->   Operation 17 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i32 %b, i64 0, i64 2" [example_gemv.c:11]   --->   Operation 18 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%b_load_2 = load i3 %b_addr_2" [example_gemv.c:11]   --->   Operation 19 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 20 [1/2] (2.32ns)   --->   "%b_load_1 = load i3 %b_addr_1" [example_gemv.c:11]   --->   Operation 20 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 21 [1/2] (2.32ns)   --->   "%b_load_2 = load i3 %b_addr_2" [example_gemv.c:11]   --->   Operation 21 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr i32 %b, i64 0, i64 3" [example_gemv.c:11]   --->   Operation 22 'getelementptr' 'b_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (2.32ns)   --->   "%b_load_3 = load i3 %b_addr_3" [example_gemv.c:11]   --->   Operation 23 'load' 'b_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr i32 %b, i64 0, i64 4" [example_gemv.c:11]   --->   Operation 24 'getelementptr' 'b_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (2.32ns)   --->   "%b_load_4 = load i3 %b_addr_4" [example_gemv.c:11]   --->   Operation 25 'load' 'b_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 26 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (2.32ns)   --->   "%b_load_3 = load i3 %b_addr_3" [example_gemv.c:11]   --->   Operation 33 'load' 'b_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 34 [1/2] (2.32ns)   --->   "%b_load_4 = load i3 %b_addr_4" [example_gemv.c:11]   --->   Operation 34 'load' 'b_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 35 [1/1] (1.58ns)   --->   "%br_ln6 = br void" [example_gemv.c:6]   --->   Operation 35 'br' 'br_ln6' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.88>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln6, void %.split2, i3 0, void" [example_gemv.c:6]   --->   Operation 36 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.13ns)   --->   "%icmp_ln6 = icmp_eq  i3 %i, i3 5" [example_gemv.c:6]   --->   Operation 37 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split2, void" [example_gemv.c:6]   --->   Operation 38 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i" [example_gemv.c:6]   --->   Operation 39 'zext' 'i_cast' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i, i2 0" [example_gemv.c:6]   --->   Operation 40 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (1.78ns)   --->   "%empty_5 = add i5 %p_shl, i5 %i_cast" [example_gemv.c:6]   --->   Operation 41 'add' 'empty_5' <Predicate = (!icmp_ln6)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln11_1 = add i5 %empty_5, i5 2" [example_gemv.c:11]   --->   Operation 42 'add' 'add_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln11_2 = zext i5 %add_ln11_1" [example_gemv.c:11]   --->   Operation 43 'zext' 'zext_ln11_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln11_2" [example_gemv.c:11]   --->   Operation 44 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 45 [2/2] (2.32ns)   --->   "%A_load_2 = load i5 %A_addr_2" [example_gemv.c:11]   --->   Operation 45 'load' 'A_load_2' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 46 [1/1] (1.78ns)   --->   "%add_ln11_2 = add i5 %empty_5, i5 3" [example_gemv.c:11]   --->   Operation 46 'add' 'add_ln11_2' <Predicate = (!icmp_ln6)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln11_3 = zext i5 %add_ln11_2" [example_gemv.c:11]   --->   Operation 47 'zext' 'zext_ln11_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln11_3" [example_gemv.c:11]   --->   Operation 48 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (2.32ns)   --->   "%A_load_3 = load i5 %A_addr_3" [example_gemv.c:11]   --->   Operation 49 'load' 'A_load_3' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 4.10>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i5 %empty_5" [example_gemv.c:11]   --->   Operation 50 'zext' 'zext_ln11' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln11" [example_gemv.c:11]   --->   Operation 51 'getelementptr' 'A_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 52 [2/2] (2.32ns)   --->   "%A_load = load i5 %A_addr" [example_gemv.c:11]   --->   Operation 52 'load' 'A_load' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 53 [1/2] (2.32ns)   --->   "%A_load_2 = load i5 %A_addr_2" [example_gemv.c:11]   --->   Operation 53 'load' 'A_load_2' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 54 [1/2] (2.32ns)   --->   "%A_load_3 = load i5 %A_addr_3" [example_gemv.c:11]   --->   Operation 54 'load' 'A_load_3' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 55 [1/1] (1.78ns)   --->   "%add_ln11_3 = add i5 %empty_5, i5 4" [example_gemv.c:11]   --->   Operation 55 'add' 'add_ln11_3' <Predicate = (!icmp_ln6)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln11_4 = zext i5 %add_ln11_3" [example_gemv.c:11]   --->   Operation 56 'zext' 'zext_ln11_4' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln11_4" [example_gemv.c:11]   --->   Operation 57 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 58 [2/2] (2.32ns)   --->   "%A_load_4 = load i5 %A_addr_4" [example_gemv.c:11]   --->   Operation 58 'load' 'A_load_4' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 59 [1/1] (1.65ns)   --->   "%add_ln6 = add i3 %i, i3 1" [example_gemv.c:6]   --->   Operation 59 'add' 'add_ln6' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/2] (2.32ns)   --->   "%A_load = load i5 %A_addr" [example_gemv.c:11]   --->   Operation 62 'load' 'A_load' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 63 [1/1] (1.78ns)   --->   "%add_ln11 = add i5 %empty_5, i5 1" [example_gemv.c:11]   --->   Operation 63 'add' 'add_ln11' <Predicate = (!icmp_ln6)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i5 %add_ln11" [example_gemv.c:11]   --->   Operation 64 'zext' 'zext_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln11_1" [example_gemv.c:11]   --->   Operation 65 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_7 : Operation 66 [2/2] (2.32ns)   --->   "%A_load_1 = load i5 %A_addr_1" [example_gemv.c:11]   --->   Operation 66 'load' 'A_load_1' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 67 [2/2] (6.91ns)   --->   "%mul_ln11_2 = mul i32 %b_load_2, i32 %A_load_2" [example_gemv.c:11]   --->   Operation 67 'mul' 'mul_ln11_2' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [2/2] (6.91ns)   --->   "%mul_ln11_3 = mul i32 %b_load_3, i32 %A_load_3" [example_gemv.c:11]   --->   Operation 68 'mul' 'mul_ln11_3' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/2] (2.32ns)   --->   "%A_load_4 = load i5 %A_addr_4" [example_gemv.c:11]   --->   Operation 69 'load' 'A_load_4' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 70 [2/2] (6.91ns)   --->   "%mul_ln11 = mul i32 %b_load, i32 %A_load" [example_gemv.c:11]   --->   Operation 70 'mul' 'mul_ln11' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/2] (2.32ns)   --->   "%A_load_1 = load i5 %A_addr_1" [example_gemv.c:11]   --->   Operation 71 'load' 'A_load_1' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 72 [1/2] (6.91ns)   --->   "%mul_ln11_2 = mul i32 %b_load_2, i32 %A_load_2" [example_gemv.c:11]   --->   Operation 72 'mul' 'mul_ln11_2' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/2] (6.91ns)   --->   "%mul_ln11_3 = mul i32 %b_load_3, i32 %A_load_3" [example_gemv.c:11]   --->   Operation 73 'mul' 'mul_ln11_3' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [2/2] (6.91ns)   --->   "%mul_ln11_4 = mul i32 %b_load_4, i32 %A_load_4" [example_gemv.c:11]   --->   Operation 74 'mul' 'mul_ln11_4' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 75 [1/2] (6.91ns)   --->   "%mul_ln11 = mul i32 %b_load, i32 %A_load" [example_gemv.c:11]   --->   Operation 75 'mul' 'mul_ln11' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [2/2] (6.91ns)   --->   "%mul_ln11_1 = mul i32 %b_load_1, i32 %A_load_1" [example_gemv.c:11]   --->   Operation 76 'mul' 'mul_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/2] (6.91ns)   --->   "%mul_ln11_4 = mul i32 %b_load_4, i32 %A_load_4" [example_gemv.c:11]   --->   Operation 77 'mul' 'mul_ln11_4' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 78 [1/2] (6.91ns)   --->   "%mul_ln11_1 = mul i32 %b_load_1, i32 %A_load_1" [example_gemv.c:11]   --->   Operation 78 'mul' 'mul_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_5 = add i32 %mul_ln11_3, i32 %mul_ln11_4" [example_gemv.c:11]   --->   Operation 79 'add' 'add_ln11_5' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 80 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_6 = add i32 %add_ln11_5, i32 %mul_ln11_2" [example_gemv.c:11]   --->   Operation 80 'add' 'add_ln11_6' <Predicate = (!icmp_ln6)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 11 <SV = 10> <Delay = 6.69>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%i_cast3 = zext i3 %i" [example_gemv.c:6]   --->   Operation 81 'zext' 'i_cast3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [example_gemv.c:8]   --->   Operation 82 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_4 = add i32 %mul_ln11_1, i32 %mul_ln11" [example_gemv.c:11]   --->   Operation 83 'add' 'add_ln11_4' <Predicate = (!icmp_ln6)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 84 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln11_7 = add i32 %add_ln11_6, i32 %add_ln11_4" [example_gemv.c:11]   --->   Operation 84 'add' 'add_ln11_7' <Predicate = (!icmp_ln6)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i32 %c, i64 0, i64 %i_cast3" [example_gemv.c:13]   --->   Operation 85 'getelementptr' 'c_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (2.32ns)   --->   "%store_ln13 = store i32 %add_ln11_7, i3 %c_addr" [example_gemv.c:13]   --->   Operation 86 'store' 'store_ln13' <Predicate = (!icmp_ln6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [example_gemv.c:15]   --->   Operation 88 'ret' 'ret_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('b_addr', example_gemv.c:11) [11]  (0 ns)
	'load' operation ('b_load', example_gemv.c:11) on array 'b' [12]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('b_load', example_gemv.c:11) on array 'b' [12]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('b_load_1', example_gemv.c:11) on array 'b' [14]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('b_load_3', example_gemv.c:11) on array 'b' [18]  (2.32 ns)

 <State 5>: 5.88ns
The critical path consists of the following:
	'phi' operation ('i', example_gemv.c:6) with incoming values : ('add_ln6', example_gemv.c:6) [23]  (0 ns)
	'add' operation ('empty_5', example_gemv.c:6) [34]  (1.78 ns)
	'add' operation ('add_ln11_1', example_gemv.c:11) [44]  (1.78 ns)
	'getelementptr' operation ('A_addr_2', example_gemv.c:11) [46]  (0 ns)
	'load' operation ('A_load_2', example_gemv.c:11) on array 'A' [47]  (2.32 ns)

 <State 6>: 4.1ns
The critical path consists of the following:
	'add' operation ('add_ln11_3', example_gemv.c:11) [54]  (1.78 ns)
	'getelementptr' operation ('A_addr_4', example_gemv.c:11) [56]  (0 ns)
	'load' operation ('A_load_4', example_gemv.c:11) on array 'A' [57]  (2.32 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_2', example_gemv.c:11) [48]  (6.91 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln11', example_gemv.c:11) [38]  (6.91 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln11', example_gemv.c:11) [38]  (6.91 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln11_1', example_gemv.c:11) [43]  (6.91 ns)

 <State 11>: 6.69ns
The critical path consists of the following:
	'add' operation ('add_ln11_4', example_gemv.c:11) [59]  (0 ns)
	'add' operation ('add_ln11_7', example_gemv.c:11) [62]  (4.37 ns)
	'store' operation ('store_ln13', example_gemv.c:13) of variable 'add_ln11_7', example_gemv.c:11 on array 'c' [64]  (2.32 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
