<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 128 inputs.</message_text>
		<phase>sched</phase>
		<order>53</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper SobelFilter_RAM_2048X8_1</message_text>
		<source_path>../SobelFilter.cpp</source_path>
		<source_line>131</source_line>
		<phase>sched</phase>
		<order>55</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper ROM_9X32</message_text>
		<source_path>../SobelFilter.cpp</source_path>
		<source_line>131</source_line>
		<phase>sched</phase>
		<order>56</order>
	</message>
	<resource>
		<res_id>135</res_id>
		<opcode>136</opcode>
		<opcode>137</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_RAM_2048X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>136</res_id>
		<opcode>138</opcode>
		<opcode>139</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_RAM_2048X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>137</res_id>
		<opcode>140</opcode>
		<opcode>141</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_RAM_2048X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>80</res_id>
		<opcode>81</opcode>
		<latency>0</latency>
		<delay>0.3086</delay>
		<module_name>SobelFilter_Add_9Ux3S_11S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>140.1345</unit_area>
		<comb_area>140.1345</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>71</res_id>
		<opcode>72</opcode>
		<latency>0</latency>
		<delay>0.2573</delay>
		<module_name>SobelFilter_LessThan_11Sx11S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>60.5340</unit_area>
		<comb_area>60.5340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>118</res_id>
		<opcode>119</opcode>
		<latency>0</latency>
		<delay>0.1415</delay>
		<module_name>SobelFilter_Add_3Sx2U_4S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>30.3354</unit_area>
		<comb_area>30.3354</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>74</res_id>
		<opcode>75</opcode>
		<latency>0</latency>
		<delay>0.2455</delay>
		<module_name>SobelFilter_LessThan_4Sx3S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>30.4380</unit_area>
		<comb_area>30.4380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>84</res_id>
		<opcode>85</opcode>
		<latency>0</latency>
		<delay>0.3131</delay>
		<module_name>SobelFilter_Add_12Sx10U_12S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>167.3577</unit_area>
		<comb_area>167.3577</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>79</res_id>
		<opcode>80</opcode>
		<latency>0</latency>
		<delay>0.2693</delay>
		<module_name>SobelFilter_Add_9Ux2U_10U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>61.3377</unit_area>
		<comb_area>61.3377</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>87</res_id>
		<opcode>88</opcode>
		<latency>0</latency>
		<delay>0.1622</delay>
		<module_name>SobelFilter_Mul_2Ux2U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>23.1021</unit_area>
		<comb_area>23.1021</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>89</res_id>
		<opcode>90</opcode>
		<latency>0</latency>
		<delay>0.1930</delay>
		<module_name>SobelFilter_Add_5Sx2U_5S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>36.7137</unit_area>
		<comb_area>36.7137</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>134</res_id>
		<opcode>135</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_ROM_9X32_filter2</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>91</res_id>
		<opcode>92</opcode>
		<latency>0</latency>
		<delay>0.8123</delay>
		<module_name>SobelFilter_Mul_9Ux8U_17U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>832.9581</unit_area>
		<comb_area>832.9581</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>107</res_id>
		<opcode>108</opcode>
		<latency>0</latency>
		<delay>0.8633</delay>
		<module_name>SobelFilter_Mul_11Sx8U_19S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>963.9954</unit_area>
		<comb_area>963.9954</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>103</res_id>
		<opcode>104</opcode>
		<latency>0</latency>
		<delay>0.3641</delay>
		<module_name>SobelFilter_Add_20Sx17U_20S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>322.2153</unit_area>
		<comb_area>322.2153</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>99</res_id>
		<opcode>100</opcode>
		<latency>0</latency>
		<delay>0.3487</delay>
		<module_name>SobelFilter_Add_20Sx16U_20S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>299.2329</unit_area>
		<comb_area>299.2329</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>105</res_id>
		<opcode>106</opcode>
		<latency>0</latency>
		<delay>5.0845</delay>
		<module_name>SobelFilter_Div_16Ux7U_8U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>/</label>
		<unit_area>1595.0367</unit_area>
		<comb_area>1595.0367</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>106</res_id>
		<opcode>107</opcode>
		<latency>0</latency>
		<delay>0.5990</delay>
		<module_name>SobelFilter_Mul_8Ux8U_8U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>306.7398</unit_area>
		<comb_area>306.7398</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>110</res_id>
		<opcode>111</opcode>
		<latency>0</latency>
		<delay>0.2741</delay>
		<module_name>SobelFilter_Add_8Ux8U_8U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>95.8797</unit_area>
		<comb_area>95.8797</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>117</res_id>
		<opcode>118</opcode>
		<latency>0</latency>
		<delay>0.0963</delay>
		<module_name>SobelFilter_Add_2Ux1U_2U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>119</res_id>
		<opcode>120</opcode>
		<latency>0</latency>
		<delay>0.1075</delay>
		<module_name>SobelFilter_LessThan_2Ux2U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>5.8140</unit_area>
		<comb_area>5.8140</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>121</res_id>
		<opcode>122</opcode>
		<latency>0</latency>
		<delay>0.3095</delay>
		<module_name>SobelFilter_Add_10Ux9U_11U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>126.3861</unit_area>
		<comb_area>126.3861</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter</thread>
		<op>
			<id>15084</id>
			<opcode>137</opcode>
			<source_loc>17126</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15085</id>
			<opcode>139</opcode>
			<source_loc>17132</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15086</id>
			<opcode>141</opcode>
			<source_loc>17138</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14965</id>
			<opcode>81</opcode>
			<source_loc>2340</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>14966</id>
			<opcode>72</opcode>
			<source_loc>2312</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14967</id>
			<opcode>119</opcode>
			<source_loc>2343</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>14968</id>
			<opcode>75</opcode>
			<source_loc>2307</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14969</id>
			<opcode>85</opcode>
			<source_loc>17176</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15087</id>
			<opcode>137</opcode>
			<source_loc>17176</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14970</id>
			<opcode>85</opcode>
			<source_loc>17181</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15088</id>
			<opcode>139</opcode>
			<source_loc>17181</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14971</id>
			<opcode>85</opcode>
			<source_loc>17186</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15089</id>
			<opcode>141</opcode>
			<source_loc>17186</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14972</id>
			<opcode>81</opcode>
			<source_loc>2377</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>14973</id>
			<opcode>72</opcode>
			<source_loc>2350</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14974</id>
			<opcode>80</opcode>
			<source_loc>2404,2443,2482</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="10">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14975</id>
			<opcode>85</opcode>
			<source_loc>17219,17243,17267</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15090</id>
			<opcode>136</opcode>
			<source_loc>17219,17243,17267</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14977</id>
			<opcode>80</opcode>
			<source_loc>2413,2452,2491</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="10">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14978</id>
			<opcode>85</opcode>
			<source_loc>17213,17237,17261</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15091</id>
			<opcode>138</opcode>
			<source_loc>17213,17237,17261</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14980</id>
			<opcode>80</opcode>
			<source_loc>2423,2462,2501</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="10">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14981</id>
			<opcode>85</opcode>
			<source_loc>17207,17231,17255</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15092</id>
			<opcode>140</opcode>
			<source_loc>17207,17231,17255</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14983</id>
			<opcode>88</opcode>
			<source_loc>17202,17226,17250</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14984</id>
			<opcode>90</opcode>
			<source_loc>17202,17226,17250</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15093</id>
			<opcode>135</opcode>
			<source_loc>17202,17226,17250</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>14989</id>
			<opcode>92</opcode>
			<source_loc>2426</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14987</id>
			<opcode>92</opcode>
			<source_loc>2407</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="17">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14986</id>
			<opcode>108</opcode>
			<source_loc>2416</source_loc>
			<port>
				<name>in2</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="18">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14988</id>
			<opcode>104</opcode>
			<source_loc>2417</source_loc>
			<port>
				<name>in2</name>
				<datatype W="18">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="17">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="19">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14990</id>
			<opcode>100</opcode>
			<source_loc>2427</source_loc>
			<port>
				<name>in2</name>
				<datatype W="19">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="19">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14991</id>
			<opcode>106</opcode>
			<source_loc>2429</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="7">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14992</id>
			<opcode>107</opcode>
			<source_loc>2435</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>14993</id>
			<opcode>111</opcode>
			<source_loc>2436</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>14997</id>
			<opcode>92</opcode>
			<source_loc>2465</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14995</id>
			<opcode>92</opcode>
			<source_loc>2446</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="17">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14994</id>
			<opcode>108</opcode>
			<source_loc>2455</source_loc>
			<port>
				<name>in2</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="18">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14996</id>
			<opcode>104</opcode>
			<source_loc>2456</source_loc>
			<port>
				<name>in2</name>
				<datatype W="18">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="17">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="19">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14998</id>
			<opcode>100</opcode>
			<source_loc>2466</source_loc>
			<port>
				<name>in2</name>
				<datatype W="19">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="19">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>14999</id>
			<opcode>106</opcode>
			<source_loc>2468</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="7">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15000</id>
			<opcode>107</opcode>
			<source_loc>2474</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>15001</id>
			<opcode>111</opcode>
			<source_loc>2475</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>15005</id>
			<opcode>92</opcode>
			<source_loc>2504</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15003</id>
			<opcode>92</opcode>
			<source_loc>2485</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="17">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15002</id>
			<opcode>108</opcode>
			<source_loc>2494</source_loc>
			<port>
				<name>in2</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="18">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15004</id>
			<opcode>104</opcode>
			<source_loc>2495</source_loc>
			<port>
				<name>in2</name>
				<datatype W="18">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="17">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="19">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15006</id>
			<opcode>100</opcode>
			<source_loc>2505</source_loc>
			<port>
				<name>in2</name>
				<datatype W="19">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="19">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15007</id>
			<opcode>106</opcode>
			<source_loc>2507</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="7">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15008</id>
			<opcode>107</opcode>
			<source_loc>2513</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>15009</id>
			<opcode>111</opcode>
			<source_loc>2514</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>15010</id>
			<opcode>118</opcode>
			<source_loc>2515</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15011</id>
			<opcode>120</opcode>
			<source_loc>2397</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15012</id>
			<opcode>118</opcode>
			<source_loc>2518</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15013</id>
			<opcode>120</opcode>
			<source_loc>2392</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15014</id>
			<opcode>111</opcode>
			<source_loc>2524</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>15015</id>
			<opcode>111</opcode>
			<source_loc>2529</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>15016</id>
			<opcode>111</opcode>
			<source_loc>2534</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>15017</id>
			<opcode>81</opcode>
			<source_loc>2559</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>15018</id>
			<opcode>72</opcode>
			<source_loc>2383</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15019</id>
			<opcode>122</opcode>
			<source_loc>17382</source_loc>
			<port>
				<name>in2</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15094</id>
			<opcode>136</opcode>
			<source_loc>17382</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15095</id>
			<opcode>137</opcode>
			<source_loc>17378</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15021</id>
			<opcode>122</opcode>
			<source_loc>17390</source_loc>
			<port>
				<name>in2</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15096</id>
			<opcode>138</opcode>
			<source_loc>17390</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15097</id>
			<opcode>139</opcode>
			<source_loc>17386</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15023</id>
			<opcode>122</opcode>
			<source_loc>17398</source_loc>
			<port>
				<name>in2</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15098</id>
			<opcode>140</opcode>
			<source_loc>17398</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15099</id>
			<opcode>141</opcode>
			<source_loc>17394</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15025</id>
			<opcode>85</opcode>
			<source_loc>17406</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15026</id>
			<opcode>122</opcode>
			<source_loc>17402</source_loc>
			<port>
				<name>in2</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15100</id>
			<opcode>136</opcode>
			<source_loc>17406</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15101</id>
			<opcode>137</opcode>
			<source_loc>17402</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15028</id>
			<opcode>85</opcode>
			<source_loc>17414</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15029</id>
			<opcode>122</opcode>
			<source_loc>17410</source_loc>
			<port>
				<name>in2</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15102</id>
			<opcode>138</opcode>
			<source_loc>17414</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15103</id>
			<opcode>139</opcode>
			<source_loc>17410</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15031</id>
			<opcode>85</opcode>
			<source_loc>17422</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15032</id>
			<opcode>122</opcode>
			<source_loc>17418</source_loc>
			<port>
				<name>in2</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15104</id>
			<opcode>140</opcode>
			<source_loc>17422</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15105</id>
			<opcode>141</opcode>
			<source_loc>17418</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15034</id>
			<opcode>85</opcode>
			<source_loc>17430</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15035</id>
			<opcode>85</opcode>
			<source_loc>17426</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15106</id>
			<opcode>136</opcode>
			<source_loc>17430</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15107</id>
			<opcode>137</opcode>
			<source_loc>17426</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15037</id>
			<opcode>85</opcode>
			<source_loc>17438,17454</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15038</id>
			<opcode>85</opcode>
			<source_loc>17434</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15108</id>
			<opcode>138</opcode>
			<source_loc>17438,17454</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15109</id>
			<opcode>139</opcode>
			<source_loc>17434</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15040</id>
			<opcode>85</opcode>
			<source_loc>17446,17450</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15041</id>
			<opcode>85</opcode>
			<source_loc>17442</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15110</id>
			<opcode>140</opcode>
			<source_loc>17446,17450</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15111</id>
			<opcode>141</opcode>
			<source_loc>17442</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15043</id>
			<opcode>85</opcode>
			<source_loc>17446,17450</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15112</id>
			<opcode>141</opcode>
			<source_loc>17446,17450</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15044</id>
			<opcode>85</opcode>
			<source_loc>17458</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15113</id>
			<opcode>137</opcode>
			<source_loc>17458</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15045</id>
			<opcode>85</opcode>
			<source_loc>17438,17454</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15114</id>
			<opcode>139</opcode>
			<source_loc>17438,17454</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15046</id>
			<opcode>81</opcode>
			<source_loc>2673</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>15047</id>
			<opcode>72</opcode>
			<source_loc>2565</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>128</res_id>
		<opcode>129</opcode>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>SobelFilter_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
		<op>
			<id>15149</id>
			<opcode>129</opcode>
			<source_loc>12610,12609,12608,12607,18809,12639,12640,12641,12643,12642,6086,12637,12670,12673,12672,12671,12669,12682,12683,12685,12684</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>129</res_id>
		<opcode>130</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>SobelFilter_N_Muxb_1_2_3_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>15150</id>
			<opcode>130</opcode>
			<source_loc>18811</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>130</res_id>
		<opcode>131</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>SobelFilter_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>15151</id>
			<opcode>131</opcode>
			<source_loc>11723</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>15152</id>
			<opcode>130</opcode>
			<source_loc>18812</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>131</res_id>
		<opcode>132</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>SobelFilter_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
		<op>
			<id>15153</id>
			<opcode>132</opcode>
			<source_loc>10572</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>15154</id>
			<opcode>131</opcode>
			<source_loc>10380</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>132</res_id>
		<opcode>133</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active_0</thread>
		<op>
			<id>15155</id>
			<opcode>133</opcode>
			<source_loc>10290</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<resource>
		<res_id>133</res_id>
		<opcode>134</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>SobelFilter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
		<op>
			<id>15156</id>
			<opcode>134</opcode>
			<source_loc>9950</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_vld_1</thread>
		<op>
			<id>15157</id>
			<opcode>132</opcode>
			<source_loc>9946</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_1</thread>
		<op>
			<id>15158</id>
			<opcode>131</opcode>
			<source_loc>9754</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_active_1</thread>
		<op>
			<id>15159</id>
			<opcode>133</opcode>
			<source_loc>9664</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
		<op>
			<id>15160</id>
			<opcode>134</opcode>
			<source_loc>9324</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_vld_2</thread>
		<op>
			<id>15161</id>
			<opcode>132</opcode>
			<source_loc>9320</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_2</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_2</thread>
		<op>
			<id>15162</id>
			<opcode>131</opcode>
			<source_loc>8824</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_active_2</thread>
		<op>
			<id>15163</id>
			<opcode>133</opcode>
			<source_loc>8673</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_2</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_2</thread>
		<op>
			<id>15164</id>
			<opcode>134</opcode>
			<source_loc>8025</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2048 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>57</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2048 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>58</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2048 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>59</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2048 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>60</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2048 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>61</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2048 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>62</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 9 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>63</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_rgb.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>7</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>8</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>9</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rst&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>../SobelFilter.h</source_path>
		<source_line>19</source_line>
		<phase>sched</phase>
		<order>10</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_result_r.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>11</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_result_g.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>12</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_result_b.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>13</order>
	</message>
	<sched_order>
		<thread>gen_prev_trig_reg_0</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_1</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_2</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_0</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_0</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_0</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_1</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_1</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_1</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_2</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_2</thread>
		<value>11</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_2</thread>
		<value>12</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req</thread>
		<value>13</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full</thread>
		<value>14</value>
	</sched_order>
	<sched_order>
		<thread>do_filter</thread>
		<value>15</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_0</thread>
		<value>16</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_0</thread>
		<value>17</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_1</thread>
		<value>18</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_1</thread>
		<value>19</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_2</thread>
		<value>20</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_2</thread>
		<value>21</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld</thread>
		<value>22</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy</thread>
		<value>23</value>
	</sched_order>
	<source_loc>
		<id>15177</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10277</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<io_op>
			<id>15178</id>
			<source_loc>10274</source_loc>
			<order>1</order>
			<sig_name>o_result_r_m_req_m_prev_trig_req</sig_name>
			<label>o_result_r.m_req.m_prev_trig_req:o_result_r_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15179</id>
			<source_loc>10278</source_loc>
			<order>2</order>
			<sig_name>o_result_r_m_req_m_trig_req</sig_name>
			<label>o_result_r.m_req.m_trig_req:o_result_r_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15180</id>
			<source_loc>15177</source_loc>
			<order>3</order>
			<sig_name>o_result_r_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_r_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>15180</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>15179</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>15178</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<reg_op>
			<id>15184</id>
			<source_loc>15178</source_loc>
			<name>o_result_r_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_r_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15185</id>
			<source_loc>15180</source_loc>
			<name>o_result_r_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_r_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>94</id>
			<thread>gen_prev_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>17811</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>94</id>
			<thread>gen_prev_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6099</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>15186</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9651</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<io_op>
			<id>15187</id>
			<source_loc>9648</source_loc>
			<order>1</order>
			<sig_name>o_result_g_m_req_m_prev_trig_req</sig_name>
			<label>o_result_g.m_req.m_prev_trig_req:o_result_g_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15188</id>
			<source_loc>9652</source_loc>
			<order>2</order>
			<sig_name>o_result_g_m_req_m_trig_req</sig_name>
			<label>o_result_g.m_req.m_trig_req:o_result_g_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15189</id>
			<source_loc>15186</source_loc>
			<order>3</order>
			<sig_name>o_result_g_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_g_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>5</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>15189</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>15188</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>15187</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<reg_op>
			<id>15193</id>
			<source_loc>15187</source_loc>
			<name>o_result_g_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_g_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>3</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15194</id>
			<source_loc>15189</source_loc>
			<name>o_result_g_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_g_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>5</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>113</id>
			<thread>gen_prev_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>17819</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>113</id>
			<thread>gen_prev_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6108</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>15195</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8660</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_2</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_2</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_2</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_2</thread>
		<io_op>
			<id>15196</id>
			<source_loc>8657</source_loc>
			<order>1</order>
			<sig_name>o_result_b_m_req_m_prev_trig_req</sig_name>
			<label>o_result_b.m_req.m_prev_trig_req:o_result_b_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15197</id>
			<source_loc>8661</source_loc>
			<order>2</order>
			<sig_name>o_result_b_m_req_m_trig_req</sig_name>
			<label>o_result_b.m_req.m_trig_req:o_result_b_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>7</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15198</id>
			<source_loc>15195</source_loc>
			<order>3</order>
			<sig_name>o_result_b_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_b_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>8</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_2</thread>
		<timing_path>
			<name>gen_prev_trig_reg_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>15198</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>15197</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>15196</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_2</thread>
		<timing_path>
			<name>gen_prev_trig_reg_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_2</thread>
		<reg_op>
			<id>15202</id>
			<source_loc>15196</source_loc>
			<name>o_result_b_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_b_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15203</id>
			<source_loc>15198</source_loc>
			<name>o_result_b_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_b_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>8</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>132</id>
			<thread>gen_prev_trig_reg_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>17827</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>132</id>
			<thread>gen_prev_trig_reg_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6117</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>15204</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10282,10282</sub_loc>
	</source_loc>
	<source_loc>
		<id>15205</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13412</opcode>
		<sub_loc>10282,10282</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_0</thread>
		<io_op>
			<id>15208</id>
			<source_loc>10288</source_loc>
			<order>1</order>
			<sig_name>o_result_r_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_r_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>9</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15209</id>
			<source_loc>10289</source_loc>
			<order>2</order>
			<sig_name>o_result_r_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_r_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>10</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>15210</id>
			<source_loc>15155</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_1</instance_name>
			<opcode>133</opcode>
			<label>^</label>
			<op>
				<id>11</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>15211</id>
			<source_loc>15205</source_loc>
			<order>4</order>
			<sig_name>o_result_r_m_req_active_s</sig_name>
			<label>o_result_r.m_req_active:o_result_r_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>15209</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>15211</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>15208</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>15211</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>15209</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>15208</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>SobelFilter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>SobelFilter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>91</id>
			<thread>gen_active_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>17810</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>91</id>
			<thread>gen_active_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6098</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>15214</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10569,10569</sub_loc>
	</source_loc>
	<source_loc>
		<id>15215</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13274</opcode>
		<sub_loc>10569,10569</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>67</res_id>
		<opcode>68</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_0</thread>
		<io_op>
			<id>15218</id>
			<source_loc>10570</source_loc>
			<order>1</order>
			<sig_name>o_result_r_m_unacked_req</sig_name>
			<label>o_result_r.m_unacked_req:o_result_r_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>15</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15219</id>
			<source_loc>10571</source_loc>
			<order>2</order>
			<sig_name>o_result_r_m_req_active_s</sig_name>
			<label>m_req_active:o_result_r_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>16</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>15220</id>
			<source_loc>15153</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_2</instance_name>
			<opcode>132</opcode>
			<label>|</label>
			<op>
				<id>17</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>15221</id>
			<source_loc>15215</source_loc>
			<order>4</order>
			<sig_name>o_result_r_vld</sig_name>
			<label>o_result_r.vld:o_result_r_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>18</id>
				<op_kind>output</op_kind>
				<object>o_result_r_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>15219</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>15219</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_vld</port_name>
				<state>3</state>
				<source_loc>15221</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>15218</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_vld</port_name>
				<state>3</state>
				<source_loc>15221</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>15218</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>SobelFilter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>SobelFilter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>82</id>
			<thread>gen_vld_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>17806</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>82</id>
			<thread>gen_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6093</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>15227</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9948,9948</sub_loc>
	</source_loc>
	<source_loc>
		<id>15228</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13359</opcode>
		<sub_loc>9948,9948</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_0</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_0</thread>
		<io_op>
			<id>15230</id>
			<source_loc>9949</source_loc>
			<order>1</order>
			<sig_name>o_result_r_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_r_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>21</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>15231</id>
			<source_loc>15156</source_loc>
			<order>2</order>
			<instance_name>SobelFilter_Not_1U_1U_1_3</instance_name>
			<opcode>134</opcode>
			<label>!</label>
			<op>
				<id>22</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>15232</id>
			<source_loc>15228</source_loc>
			<order>3</order>
			<sig_name>o_result_r_m_req_m_next_trig_req</sig_name>
			<label>o_result_r.m_req.m_next_trig_req:o_result_r_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>23</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>15230</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>15232</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>15230</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>SobelFilter_Not_1U_1U_1_3</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>99</id>
			<thread>gen_next_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>17813</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>99</id>
			<thread>gen_next_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6101</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>15235</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9656,9656</sub_loc>
	</source_loc>
	<source_loc>
		<id>15236</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13437</opcode>
		<sub_loc>9656,9656</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_1</thread>
		<io_op>
			<id>15239</id>
			<source_loc>9662</source_loc>
			<order>1</order>
			<sig_name>o_result_g_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_g_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>25</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15240</id>
			<source_loc>9663</source_loc>
			<order>2</order>
			<sig_name>o_result_g_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_g_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>26</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>15241</id>
			<source_loc>15159</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_4</instance_name>
			<opcode>133</opcode>
			<label>^</label>
			<op>
				<id>27</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>15242</id>
			<source_loc>15236</source_loc>
			<order>4</order>
			<sig_name>o_result_g_m_req_active_s</sig_name>
			<label>o_result_g.m_req_active:o_result_g_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>28</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>15240</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>15242</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>15239</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>15242</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>15240</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>15239</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>SobelFilter_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>SobelFilter_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>110</id>
			<thread>gen_active_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>17818</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>110</id>
			<thread>gen_active_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6107</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>15245</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9943,9943</sub_loc>
	</source_loc>
	<source_loc>
		<id>15246</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13271</opcode>
		<sub_loc>9943,9943</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_vld_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_1</thread>
		<io_op>
			<id>15249</id>
			<source_loc>9944</source_loc>
			<order>1</order>
			<sig_name>o_result_g_m_unacked_req</sig_name>
			<label>o_result_g.m_unacked_req:o_result_g_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>31</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15250</id>
			<source_loc>9945</source_loc>
			<order>2</order>
			<sig_name>o_result_g_m_req_active_s</sig_name>
			<label>m_req_active:o_result_g_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>32</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>15251</id>
			<source_loc>15157</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_5</instance_name>
			<opcode>132</opcode>
			<label>|</label>
			<op>
				<id>33</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>15252</id>
			<source_loc>15246</source_loc>
			<order>4</order>
			<sig_name>o_result_g_vld</sig_name>
			<label>o_result_g.vld:o_result_g_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>34</id>
				<op_kind>output</op_kind>
				<object>o_result_g_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>15250</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>15250</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_vld</port_name>
				<state>3</state>
				<source_loc>15252</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>15249</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_vld</port_name>
				<state>3</state>
				<source_loc>15252</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>15249</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>SobelFilter_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>SobelFilter_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>101</id>
			<thread>gen_vld_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>17814</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>101</id>
			<thread>gen_vld_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6102</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>15258</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9322,9322</sub_loc>
	</source_loc>
	<source_loc>
		<id>15259</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13375</opcode>
		<sub_loc>9322,9322</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_1</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_1</thread>
		<io_op>
			<id>15261</id>
			<source_loc>9323</source_loc>
			<order>1</order>
			<sig_name>o_result_g_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_g_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>37</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>15262</id>
			<source_loc>15160</source_loc>
			<order>2</order>
			<instance_name>SobelFilter_Not_1U_1U_1_6</instance_name>
			<opcode>134</opcode>
			<label>!</label>
			<op>
				<id>38</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>15263</id>
			<source_loc>15259</source_loc>
			<order>3</order>
			<sig_name>o_result_g_m_req_m_next_trig_req</sig_name>
			<label>o_result_g.m_req.m_next_trig_req:o_result_g_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>39</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>15261</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>15263</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>15261</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>SobelFilter_Not_1U_1U_1_6</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>118</id>
			<thread>gen_next_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>17821</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>118</id>
			<thread>gen_next_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6110</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>15266</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8665,8665</sub_loc>
	</source_loc>
	<source_loc>
		<id>15267</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13462</opcode>
		<sub_loc>8665,8665</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_active_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_2</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_2</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_2</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_2</thread>
		<io_op>
			<id>15270</id>
			<source_loc>8671</source_loc>
			<order>1</order>
			<sig_name>o_result_b_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_b_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>41</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15271</id>
			<source_loc>8672</source_loc>
			<order>2</order>
			<sig_name>o_result_b_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_b_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>42</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>15272</id>
			<source_loc>15163</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_7</instance_name>
			<opcode>133</opcode>
			<label>^</label>
			<op>
				<id>43</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>15273</id>
			<source_loc>15267</source_loc>
			<order>4</order>
			<sig_name>o_result_b_m_req_active_s</sig_name>
			<label>o_result_b.m_req_active:o_result_b_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>44</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_active_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_2</thread>
		<timing_path>
			<name>gen_active_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>15271</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>15273</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>15270</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>15273</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>15271</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>15270</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_2</thread>
		<timing_path>
			<name>gen_active_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>SobelFilter_Xor_1Ux1U_1U_1_7</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>SobelFilter_Xor_1Ux1U_1U_1_7</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_2</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>129</id>
			<thread>gen_active_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>17826</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>129</id>
			<thread>gen_active_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6116</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>15276</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9317,9317</sub_loc>
	</source_loc>
	<source_loc>
		<id>15277</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13268</opcode>
		<sub_loc>9317,9317</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>gen_vld_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_2</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_2</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_vld_2</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_2</thread>
		<io_op>
			<id>15280</id>
			<source_loc>9318</source_loc>
			<order>1</order>
			<sig_name>o_result_b_m_unacked_req</sig_name>
			<label>o_result_b.m_unacked_req:o_result_b_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>47</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15281</id>
			<source_loc>9319</source_loc>
			<order>2</order>
			<sig_name>o_result_b_m_req_active_s</sig_name>
			<label>m_req_active:o_result_b_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>48</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>15282</id>
			<source_loc>15161</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_8</instance_name>
			<opcode>132</opcode>
			<label>|</label>
			<op>
				<id>49</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>15283</id>
			<source_loc>15277</source_loc>
			<order>4</order>
			<sig_name>o_result_b_vld</sig_name>
			<label>o_result_b.vld:o_result_b_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>50</id>
				<op_kind>output</op_kind>
				<object>o_result_b_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>gen_vld_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_2</thread>
		<timing_path>
			<name>gen_vld_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>15281</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>15281</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_vld</port_name>
				<state>3</state>
				<source_loc>15283</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>15280</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_vld</port_name>
				<state>3</state>
				<source_loc>15283</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>15280</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_2</thread>
		<timing_path>
			<name>gen_vld_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>SobelFilter_Or_1Ux1U_1U_4_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>SobelFilter_Or_1Ux1U_1U_4_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_2</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>120</id>
			<thread>gen_vld_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>17822</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>120</id>
			<thread>gen_vld_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6111</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>15289</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8023,8023</sub_loc>
	</source_loc>
	<source_loc>
		<id>15290</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13391</opcode>
		<sub_loc>8023,8023</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_2</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_2</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_2</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_2</thread>
		<io_op>
			<id>15292</id>
			<source_loc>8024</source_loc>
			<order>1</order>
			<sig_name>o_result_b_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_b_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>53</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>15293</id>
			<source_loc>15164</source_loc>
			<order>2</order>
			<instance_name>SobelFilter_Not_1U_1U_1_9</instance_name>
			<opcode>134</opcode>
			<label>!</label>
			<op>
				<id>54</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>15294</id>
			<source_loc>15290</source_loc>
			<order>3</order>
			<sig_name>o_result_b_m_req_m_next_trig_req</sig_name>
			<label>o_result_b.m_req.m_next_trig_req:o_result_b_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>55</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_2</thread>
		<timing_path>
			<name>gen_next_trig_reg_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>15292</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>15294</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>15292</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_2</thread>
		<timing_path>
			<name>gen_next_trig_reg_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>SobelFilter_Not_1U_1U_1_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_2</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>137</id>
			<thread>gen_next_trig_reg_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>17829</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>137</id>
			<thread>gen_next_trig_reg_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6119</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>15297</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12563,12563</sub_loc>
	</source_loc>
	<source_loc>
		<id>15298</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13394</opcode>
		<sub_loc>12563,12563</sub_loc>
	</source_loc>
	<source_loc>
		<id>15300</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18300</sub_loc>
	</source_loc>
	<source_loc>
		<id>15299</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18300</sub_loc>
	</source_loc>
	<source_loc>
		<id>15302</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12563</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.12</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>65</res_id>
		<opcode>66</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>SobelFilter_N_Muxb_1_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>15312</id>
			<opcode>66</opcode>
			<source_loc>18811</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req</thread>
		<io_op>
			<id>15305</id>
			<source_loc>12535</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>i_rgb.m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>57</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15306</id>
			<source_loc>18300</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>58</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15307</id>
			<source_loc>15302</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_i_rgb_m_unvalidated_req_next</sig_name>
			<label>i_rgb.m_unvalidated_req:gen_unvalidated_req_i_rgb_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>59</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_i_rgb_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15308</id>
			<source_loc>12549</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>i_rgb.m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>60</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15309</id>
			<source_loc>12560</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>i_rgb.vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>61</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>15310</id>
			<source_loc>15150</source_loc>
			<order>6</order>
			<instance_name>SobelFilter_N_Muxb_1_2_3_4_10</instance_name>
			<opcode>66</opcode>
			<label>MUX(2)</label>
			<op>
				<id>62</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>15311</id>
			<source_loc>15298</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>63</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.12</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>15309</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>15308</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>12563</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>15311</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>15301</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>15305</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
		<reg_op>
			<id>15319</id>
			<source_loc>15305</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>57</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15320</id>
			<source_loc>15311</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>63</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>66</id>
			<thread>gen_unvalidated_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>17800</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>66</id>
			<thread>gen_unvalidated_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6087</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>15322</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11720,11720</sub_loc>
	</source_loc>
	<source_loc>
		<id>15323</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13342</opcode>
		<sub_loc>11720,11720</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.13</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>66</res_id>
		<opcode>67</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>15331</id>
			<opcode>67</opcode>
			<source_loc>11723</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full</thread>
		<io_op>
			<id>15326</id>
			<source_loc>11713</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>i_rgb.m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>67</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15327</id>
			<source_loc>11721</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>i_rgb.m_data_is_valid:i_rgb_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>68</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15328</id>
			<source_loc>11722</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>i_rgb.m_stalling:i_rgb_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>69</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>15329</id>
			<source_loc>15151</source_loc>
			<order>4</order>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_11</instance_name>
			<opcode>67</opcode>
			<label>&amp;</label>
			<op>
				<id>70</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>15330</id>
			<source_loc>15323</source_loc>
			<order>5</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>71</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.13</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
				<state>11</state>
				<source_loc>15328</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>15327</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>15330</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>15326</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
		<reg_op>
			<id>15337</id>
			<source_loc>15326</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>67</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15338</id>
			<source_loc>15330</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>71</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>74</id>
			<thread>gen_do_stall_reg_full</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>17803</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>74</id>
			<thread>gen_do_stall_reg_full</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6090</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>1165</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring wait statement outside of a protocol block</message_text>
		<source_path>../SobelFilter.cpp</source_path>
		<source_line>90</source_line>
		<phase>sched</phase>
		<order>14</order>
	</message>
	<message>
		<code_num>1165</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring wait statement outside of a protocol block</message_text>
		<source_path>../SobelFilter.cpp</source_path>
		<source_line>111</source_line>
		<phase>sched</phase>
		<order>15</order>
	</message>
	<source_loc>
		<id>6728</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17557,13383</sub_loc>
	</source_loc>
	<source_loc>
		<id>6729</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17561,13394</sub_loc>
	</source_loc>
	<source_loc>
		<id>6730</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17562,13428</sub_loc>
	</source_loc>
	<source_loc>
		<id>6731</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17565,13467</sub_loc>
	</source_loc>
	<source_loc>
		<id>6732</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17568,13506</sub_loc>
	</source_loc>
	<source_loc>
		<id>15372</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2274,2342</sub_loc>
	</source_loc>
	<source_loc>
		<id>15374</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15372</sub_loc>
	</source_loc>
	<source_loc>
		<id>15373</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15372</sub_loc>
	</source_loc>
	<source_loc>
		<id>15376</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2344</sub_loc>
	</source_loc>
	<source_loc>
		<id>15378</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15376</sub_loc>
	</source_loc>
	<source_loc>
		<id>15377</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15376</sub_loc>
	</source_loc>
	<source_loc>
		<id>15380</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2344</sub_loc>
	</source_loc>
	<source_loc>
		<id>15382</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15380</sub_loc>
	</source_loc>
	<source_loc>
		<id>15381</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15380</sub_loc>
	</source_loc>
	<source_loc>
		<id>15384</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2344</sub_loc>
	</source_loc>
	<source_loc>
		<id>15386</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15384</sub_loc>
	</source_loc>
	<source_loc>
		<id>15385</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15384</sub_loc>
	</source_loc>
	<source_loc>
		<id>15356</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2273,2339</sub_loc>
	</source_loc>
	<source_loc>
		<id>15358</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15356</sub_loc>
	</source_loc>
	<source_loc>
		<id>15357</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15356</sub_loc>
	</source_loc>
	<source_loc>
		<id>15360</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2325</sub_loc>
	</source_loc>
	<source_loc>
		<id>15362</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15360</sub_loc>
	</source_loc>
	<source_loc>
		<id>15361</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15360</sub_loc>
	</source_loc>
	<source_loc>
		<id>15364</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2331</sub_loc>
	</source_loc>
	<source_loc>
		<id>15366</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15364</sub_loc>
	</source_loc>
	<source_loc>
		<id>15365</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15364</sub_loc>
	</source_loc>
	<source_loc>
		<id>15368</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2337</sub_loc>
	</source_loc>
	<source_loc>
		<id>15370</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15368</sub_loc>
	</source_loc>
	<source_loc>
		<id>15369</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15368</sub_loc>
	</source_loc>
	<source_loc>
		<id>6737</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17557,13581</sub_loc>
	</source_loc>
	<source_loc>
		<id>15340</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4543,17914</sub_loc>
	</source_loc>
	<source_loc>
		<id>15341</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>967,15340</sub_loc>
	</source_loc>
	<source_loc>
		<id>6739</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2704,17914</sub_loc>
	</source_loc>
	<source_loc>
		<id>6741</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17557,13670</sub_loc>
	</source_loc>
	<source_loc>
		<id>6794</id>
		<loc_kind>DECL</loc_kind>
		<label>CynTemp_13</label>
		<file_id>1</file_id>
		<line>95</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>6721</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>973,13725</sub_loc>
	</source_loc>
	<source_loc>
		<id>6797</id>
		<loc_kind>DECL</loc_kind>
		<label>CynTemp_14</label>
		<file_id>1</file_id>
		<line>96</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>6798</id>
		<loc_kind>DECL</loc_kind>
		<label>CynTemp_15</label>
		<file_id>1</file_id>
		<line>97</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>15504</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2675</sub_loc>
	</source_loc>
	<source_loc>
		<id>15506</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15504</sub_loc>
	</source_loc>
	<source_loc>
		<id>15505</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15504</sub_loc>
	</source_loc>
	<source_loc>
		<id>15508</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2675</sub_loc>
	</source_loc>
	<source_loc>
		<id>15510</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15508</sub_loc>
	</source_loc>
	<source_loc>
		<id>15509</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15508</sub_loc>
	</source_loc>
	<source_loc>
		<id>15512</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2675</sub_loc>
	</source_loc>
	<source_loc>
		<id>15514</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15512</sub_loc>
	</source_loc>
	<source_loc>
		<id>15513</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15512</sub_loc>
	</source_loc>
	<source_loc>
		<id>15432</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,2434</sub_loc>
	</source_loc>
	<source_loc>
		<id>15516</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,2675</sub_loc>
	</source_loc>
	<source_loc>
		<id>15518</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15516</sub_loc>
	</source_loc>
	<source_loc>
		<id>15517</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15516</sub_loc>
	</source_loc>
	<source_loc>
		<id>15388</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2362</sub_loc>
	</source_loc>
	<source_loc>
		<id>15390</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15388</sub_loc>
	</source_loc>
	<source_loc>
		<id>15389</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15388</sub_loc>
	</source_loc>
	<source_loc>
		<id>15392</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2368</sub_loc>
	</source_loc>
	<source_loc>
		<id>15394</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15392</sub_loc>
	</source_loc>
	<source_loc>
		<id>15393</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15392</sub_loc>
	</source_loc>
	<source_loc>
		<id>15396</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2374</sub_loc>
	</source_loc>
	<source_loc>
		<id>15398</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15396</sub_loc>
	</source_loc>
	<source_loc>
		<id>15397</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15396</sub_loc>
	</source_loc>
	<source_loc>
		<id>15400</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2273,2376</sub_loc>
	</source_loc>
	<source_loc>
		<id>15402</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15400</sub_loc>
	</source_loc>
	<source_loc>
		<id>15401</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15400</sub_loc>
	</source_loc>
	<source_loc>
		<id>6745</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17557,13803</sub_loc>
	</source_loc>
	<source_loc>
		<id>15342</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4543,17976</sub_loc>
	</source_loc>
	<source_loc>
		<id>15343</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>967,15342</sub_loc>
	</source_loc>
	<source_loc>
		<id>6749</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2704,17976</sub_loc>
	</source_loc>
	<source_loc>
		<id>6755</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17557,13892</sub_loc>
	</source_loc>
	<source_loc>
		<id>6759</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>973,13947</sub_loc>
	</source_loc>
	<source_loc>
		<id>15468</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2560</sub_loc>
	</source_loc>
	<source_loc>
		<id>15404</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2405</sub_loc>
	</source_loc>
	<source_loc>
		<id>15470</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15468</sub_loc>
	</source_loc>
	<source_loc>
		<id>15469</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15468</sub_loc>
	</source_loc>
	<source_loc>
		<id>15472</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2560</sub_loc>
	</source_loc>
	<source_loc>
		<id>15408</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2414</sub_loc>
	</source_loc>
	<source_loc>
		<id>15474</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15472</sub_loc>
	</source_loc>
	<source_loc>
		<id>15473</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15472</sub_loc>
	</source_loc>
	<source_loc>
		<id>15476</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2560</sub_loc>
	</source_loc>
	<source_loc>
		<id>15412</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2424</sub_loc>
	</source_loc>
	<source_loc>
		<id>15478</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15476</sub_loc>
	</source_loc>
	<source_loc>
		<id>15477</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15476</sub_loc>
	</source_loc>
	<source_loc>
		<id>15480</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2277,2558</sub_loc>
	</source_loc>
	<source_loc>
		<id>15482</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15480</sub_loc>
	</source_loc>
	<source_loc>
		<id>15481</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15480</sub_loc>
	</source_loc>
	<source_loc>
		<id>15484</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,2560</sub_loc>
	</source_loc>
	<source_loc>
		<id>15486</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15484</sub_loc>
	</source_loc>
	<source_loc>
		<id>15485</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15484</sub_loc>
	</source_loc>
	<source_loc>
		<id>15436</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2520</sub_loc>
	</source_loc>
	<source_loc>
		<id>15438</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15436</sub_loc>
	</source_loc>
	<source_loc>
		<id>15437</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15436</sub_loc>
	</source_loc>
	<source_loc>
		<id>15440</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2520</sub_loc>
	</source_loc>
	<source_loc>
		<id>15442</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15440</sub_loc>
	</source_loc>
	<source_loc>
		<id>15441</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15440</sub_loc>
	</source_loc>
	<source_loc>
		<id>15444</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2520</sub_loc>
	</source_loc>
	<source_loc>
		<id>15446</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15444</sub_loc>
	</source_loc>
	<source_loc>
		<id>15445</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15444</sub_loc>
	</source_loc>
	<source_loc>
		<id>15448</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2268,2520</sub_loc>
	</source_loc>
	<source_loc>
		<id>15450</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>15449</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15448</sub_loc>
	</source_loc>
	<source_loc>
		<id>15452</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2267,2520</sub_loc>
	</source_loc>
	<source_loc>
		<id>15454</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15452</sub_loc>
	</source_loc>
	<source_loc>
		<id>15453</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15452</sub_loc>
	</source_loc>
	<source_loc>
		<id>15456</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2266,2520</sub_loc>
	</source_loc>
	<source_loc>
		<id>15458</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15456</sub_loc>
	</source_loc>
	<source_loc>
		<id>15457</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15456</sub_loc>
	</source_loc>
	<source_loc>
		<id>15460</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2262,2519</sub_loc>
	</source_loc>
	<source_loc>
		<id>15462</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15460</sub_loc>
	</source_loc>
	<source_loc>
		<id>15461</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15460</sub_loc>
	</source_loc>
	<source_loc>
		<id>15464</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,2520</sub_loc>
	</source_loc>
	<source_loc>
		<id>15466</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15464</sub_loc>
	</source_loc>
	<source_loc>
		<id>15465</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15464</sub_loc>
	</source_loc>
	<source_loc>
		<id>15406</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15404</sub_loc>
	</source_loc>
	<source_loc>
		<id>15405</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15404</sub_loc>
	</source_loc>
	<source_loc>
		<id>15410</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15408</sub_loc>
	</source_loc>
	<source_loc>
		<id>15409</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15408</sub_loc>
	</source_loc>
	<source_loc>
		<id>15414</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15412</sub_loc>
	</source_loc>
	<source_loc>
		<id>15413</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15412</sub_loc>
	</source_loc>
	<source_loc>
		<id>15416</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2268,2476</sub_loc>
	</source_loc>
	<source_loc>
		<id>15418</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15416</sub_loc>
	</source_loc>
	<source_loc>
		<id>15417</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15416</sub_loc>
	</source_loc>
	<source_loc>
		<id>15420</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2267,2437</sub_loc>
	</source_loc>
	<source_loc>
		<id>15422</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15420</sub_loc>
	</source_loc>
	<source_loc>
		<id>15421</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15420</sub_loc>
	</source_loc>
	<source_loc>
		<id>15424</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2266,2398</sub_loc>
	</source_loc>
	<source_loc>
		<id>15426</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15424</sub_loc>
	</source_loc>
	<source_loc>
		<id>15425</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15424</sub_loc>
	</source_loc>
	<source_loc>
		<id>15428</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2263,2516</sub_loc>
	</source_loc>
	<source_loc>
		<id>15430</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15428</sub_loc>
	</source_loc>
	<source_loc>
		<id>15429</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15428</sub_loc>
	</source_loc>
	<source_loc>
		<id>15434</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15432</sub_loc>
	</source_loc>
	<source_loc>
		<id>15433</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15432</sub_loc>
	</source_loc>
	<source_loc>
		<id>6733</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>976,14181</sub_loc>
	</source_loc>
	<source_loc>
		<id>15344</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3867,14200</sub_loc>
	</source_loc>
	<source_loc>
		<id>15345</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>968,15344</sub_loc>
	</source_loc>
	<source_loc>
		<id>6761</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17562,14201</sub_loc>
	</source_loc>
	<source_loc>
		<id>15346</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5325,18084</sub_loc>
	</source_loc>
	<source_loc>
		<id>15347</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>968,15346</sub_loc>
	</source_loc>
	<source_loc>
		<id>6763</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2704,18084</sub_loc>
	</source_loc>
	<source_loc>
		<id>6734</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>979,14443</sub_loc>
	</source_loc>
	<source_loc>
		<id>15348</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3867,14462</sub_loc>
	</source_loc>
	<source_loc>
		<id>15349</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>969,15348</sub_loc>
	</source_loc>
	<source_loc>
		<id>6765</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17565,14463</sub_loc>
	</source_loc>
	<source_loc>
		<id>15350</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5325,18146</sub_loc>
	</source_loc>
	<source_loc>
		<id>15351</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>969,15350</sub_loc>
	</source_loc>
	<source_loc>
		<id>6767</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2704,18146</sub_loc>
	</source_loc>
	<source_loc>
		<id>6735</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>982,14705</sub_loc>
	</source_loc>
	<source_loc>
		<id>15352</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3867,14724</sub_loc>
	</source_loc>
	<source_loc>
		<id>15353</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>970,15352</sub_loc>
	</source_loc>
	<source_loc>
		<id>6773</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17568,14725</sub_loc>
	</source_loc>
	<source_loc>
		<id>15354</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5325,18208</sub_loc>
	</source_loc>
	<source_loc>
		<id>15355</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>970,15354</sub_loc>
	</source_loc>
	<source_loc>
		<id>6776</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2704,18208</sub_loc>
	</source_loc>
	<source_loc>
		<id>15488</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2660</sub_loc>
	</source_loc>
	<source_loc>
		<id>15490</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15488</sub_loc>
	</source_loc>
	<source_loc>
		<id>15489</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15488</sub_loc>
	</source_loc>
	<source_loc>
		<id>15492</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2645</sub_loc>
	</source_loc>
	<source_loc>
		<id>15494</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15492</sub_loc>
	</source_loc>
	<source_loc>
		<id>15493</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15492</sub_loc>
	</source_loc>
	<source_loc>
		<id>15496</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2655</sub_loc>
	</source_loc>
	<source_loc>
		<id>15498</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15496</sub_loc>
	</source_loc>
	<source_loc>
		<id>15497</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15496</sub_loc>
	</source_loc>
	<source_loc>
		<id>15500</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2280,2672</sub_loc>
	</source_loc>
	<source_loc>
		<id>15502</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15500</sub_loc>
	</source_loc>
	<source_loc>
		<id>15501</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15500</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.14</path>
		<name>pre_sched</name>
		<thread>do_filter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>do_filter</thread>
		<value>192</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>do_filter</thread>
		<value>84</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>do_filter</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>54</res_id>
		<opcode>55</opcode>
		<latency>0</latency>
		<delay>0.2915</delay>
		<module_name>SobelFilter_Add_3Sx2U_4S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>11</res_id>
		<opcode>11</opcode>
		<latency>0</latency>
		<delay>0.7922</delay>
		<module_name>SobelFilter_Add_9Ux3S_11S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>65.3220</unit_area>
		<comb_area>65.3220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<latency>0</latency>
		<delay>0.5251</delay>
		<module_name>SobelFilter_LessThan_11Sx11S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>49.9320</unit_area>
		<comb_area>49.9320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>5</res_id>
		<opcode>5</opcode>
		<latency>0</latency>
		<delay>0.3214</delay>
		<module_name>SobelFilter_LessThan_4Sx3S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>12.9960</unit_area>
		<comb_area>12.9960</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>15</res_id>
		<opcode>15</opcode>
		<latency>0</latency>
		<delay>0.9378</delay>
		<module_name>SobelFilter_Add_12Sx10U_12S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>72.5040</unit_area>
		<comb_area>72.5040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>10</res_id>
		<opcode>10</opcode>
		<latency>0</latency>
		<delay>0.6699</delay>
		<module_name>SobelFilter_Add_9Ux2U_10U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>35.2260</unit_area>
		<comb_area>35.2260</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>19</res_id>
		<opcode>20</opcode>
		<latency>0</latency>
		<delay>0.1945</delay>
		<module_name>SobelFilter_Mul_2Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>40</res_id>
		<opcode>41</opcode>
		<latency>0</latency>
		<delay>1.5059</delay>
		<module_name>SobelFilter_Mul_11Sx8U_19S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>565.6680</unit_area>
		<comb_area>565.6680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>53</res_id>
		<opcode>54</opcode>
		<latency>0</latency>
		<delay>0.1353</delay>
		<module_name>SobelFilter_Add_2Ux1U_2U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>21</res_id>
		<opcode>22</opcode>
		<latency>0</latency>
		<delay>0.3743</delay>
		<module_name>SobelFilter_Add_5Sx2U_5S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>18.8100</unit_area>
		<comb_area>18.8100</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>36</res_id>
		<opcode>37</opcode>
		<latency>0</latency>
		<delay>1.1041</delay>
		<module_name>SobelFilter_Add_20Sx17U_20S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>149.1120</unit_area>
		<comb_area>149.1120</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>38</res_id>
		<opcode>39</opcode>
		<latency>0</latency>
		<delay>8.7989</delay>
		<module_name>SobelFilter_Div_16Ux7U_8U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>/</label>
		<unit_area>840.9780</unit_area>
		<comb_area>840.9780</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>44</res_id>
		<opcode>45</opcode>
		<latency>0</latency>
		<delay>0.8080</delay>
		<module_name>SobelFilter_Add_8Ux8U_8U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>39.3300</unit_area>
		<comb_area>39.3300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>55</res_id>
		<opcode>56</opcode>
		<latency>0</latency>
		<delay>0.1216</delay>
		<module_name>SobelFilter_LessThan_2Ux2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>5.1300</unit_area>
		<comb_area>5.1300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>57</res_id>
		<opcode>58</opcode>
		<latency>0</latency>
		<delay>0.7872</delay>
		<module_name>SobelFilter_Add_10Ux9U_11U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>64.9800</unit_area>
		<comb_area>64.9800</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter</thread>
		<op>
			<id>15730</id>
			<opcode>41</opcode>
			<source_loc>2416</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="18">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15738</id>
			<opcode>37</opcode>
			<source_loc>2417</source_loc>
			<port>
				<name>in2</name>
				<datatype W="20">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="17">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="19">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15732</id>
			<opcode>41</opcode>
			<source_loc>2455</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="18">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15740</id>
			<opcode>37</opcode>
			<source_loc>2456</source_loc>
			<port>
				<name>in2</name>
				<datatype W="20">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="17">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="19">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15722</id>
			<opcode>39</opcode>
			<source_loc>2429</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="7">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15734</id>
			<opcode>41</opcode>
			<source_loc>2494</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="18">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15742</id>
			<opcode>37</opcode>
			<source_loc>2495</source_loc>
			<port>
				<name>in2</name>
				<datatype W="20">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="17">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="19">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15724</id>
			<opcode>39</opcode>
			<source_loc>2468</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="7">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>15726</id>
			<opcode>39</opcode>
			<source_loc>2507</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="7">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>do_filter</thread>
		<io_op>
			<id>15528</id>
			<source_loc>6728</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>74</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15529</id>
			<source_loc>6729</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>m_stalling:i_rgb_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>75</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15530</id>
			<source_loc>6730</source_loc>
			<order>3</order>
			<sig_name>o_result_r_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_r_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>76</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15531</id>
			<source_loc>6731</source_loc>
			<order>4</order>
			<sig_name>o_result_g_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_g_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>77</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15532</id>
			<source_loc>6732</source_loc>
			<order>5</order>
			<sig_name>o_result_b_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_b_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>78</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<cycle_id>8</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>15533</id>
			<source_loc>17094</source_loc>
			<order>6</order>
			<sig_name>y</sig_name>
			<label>y:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>79</id>
				<op_kind>wire</op_kind>
				<object>y</object>
			</op>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15750</id>
			<source_loc>15374</source_loc>
			<order>7</order>
			<sig_name>lp_ctrl</sig_name>
			<label>y:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>269</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15534</id>
			<source_loc>15372</source_loc>
			<order>8</order>
			<sig_name>y_u0</sig_name>
			<label>y:y_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>80</id>
				<op_kind>wire</op_kind>
				<object>y_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15535</id>
			<source_loc>15376</source_loc>
			<order>9</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>81</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15536</id>
			<source_loc>15380</source_loc>
			<order>10</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>82</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15537</id>
			<source_loc>15384</source_loc>
			<order>11</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>83</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15538</id>
			<source_loc>17096</source_loc>
			<order>12</order>
			<sig_name>x</sig_name>
			<label>x:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>84</id>
				<op_kind>wire</op_kind>
				<object>x</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>15557</id>
			<source_loc>14967</source_loc>
			<order>13</order>
			<instance_name>SobelFilter_Add_3Sx2U_4S_4_12</instance_name>
			<opcode>119</opcode>
			<label>+</label>
			<op>
				<id>103</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>1.2796000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>15752</id>
			<source_loc>15358</source_loc>
			<order>14</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>x:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>271</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15539</id>
			<source_loc>15356</source_loc>
			<order>15</order>
			<sig_name>x_u1</sig_name>
			<label>x:x_u1:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>85</id>
				<op_kind>wire</op_kind>
				<object>x_u1</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15540</id>
			<source_loc>15360</source_loc>
			<order>16</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>86</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15541</id>
			<source_loc>15364</source_loc>
			<order>17</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>87</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15542</id>
			<source_loc>15368</source_loc>
			<order>18</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>88</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>15543</id>
			<source_loc>6737</source_loc>
			<order>19</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>89</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>25</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15544</id>
			<source_loc>15341</source_loc>
			<order>20</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>i_rgb.m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>90</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15545</id>
			<source_loc>6739</source_loc>
			<order>21</order>
			<sig_name>stall0</sig_name>
			<label>do_filter:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>91</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>15554</id>
			<source_loc>14965</source_loc>
			<order>22</order>
			<instance_name>SobelFilter_Add_9Ux3S_11S_4_13</instance_name>
			<opcode>81</opcode>
			<label>+</label>
			<op>
				<id>100</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15555</id>
			<source_loc>14966</source_loc>
			<order>23</order>
			<instance_name>SobelFilter_LessThan_11Sx11S_1U_4_14</instance_name>
			<opcode>72</opcode>
			<label>&lt;</label>
			<op>
				<id>101</id>
				<op_kind>lt</op_kind>
				<in_widths>11</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>1.4754000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>15546</id>
			<source_loc>6741</source_loc>
			<order>24</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>92</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>15552</id>
			<source_loc>6798</source_loc>
			<order>25</order>
			<sig_name>CynTemp_15</sig_name>
			<label>CynTemp_15:wire</label>
			<datatype W="11">sc_uint</datatype>
			<op>
				<id>98</id>
				<op_kind>wire</op_kind>
				<object>CynTemp_15</object>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15550</id>
			<source_loc>6797</source_loc>
			<order>26</order>
			<sig_name>CynTemp_14</sig_name>
			<label>CynTemp_14:wire</label>
			<datatype W="11">sc_uint</datatype>
			<op>
				<id>96</id>
				<op_kind>wire</op_kind>
				<object>CynTemp_14</object>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15548</id>
			<source_loc>6794</source_loc>
			<order>27</order>
			<sig_name>CynTemp_13</sig_name>
			<label>CynTemp_13:wire</label>
			<datatype W="11">sc_uint</datatype>
			<op>
				<id>94</id>
				<op_kind>wire</op_kind>
				<object>CynTemp_13</object>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>15547</id>
			<source_loc>6721</source_loc>
			<order>28</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>93</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>15549</id>
			<source_loc>15084</source_loc>
			<order>29</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>137</opcode>
			<label>from_tb_r:write</label>
			<op>
				<id>95</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15551</id>
			<source_loc>15085</source_loc>
			<order>30</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>139</opcode>
			<label>from_tb_g:write</label>
			<op>
				<id>97</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15553</id>
			<source_loc>15086</source_loc>
			<order>31</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>141</opcode>
			<label>from_tb_b:write</label>
			<op>
				<id>99</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>15753</id>
			<source_loc>15357</source_loc>
			<order>32</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>x:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>272</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>25</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>15558</id>
			<source_loc>14968</source_loc>
			<order>33</order>
			<instance_name>SobelFilter_LessThan_4Sx3S_1U_4_15</instance_name>
			<opcode>75</opcode>
			<label>&lt;</label>
			<op>
				<id>104</id>
				<op_kind>lt</op_kind>
				<in_widths>4</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>15751</id>
			<source_loc>15373</source_loc>
			<order>34</order>
			<sig_name>lp_ctrl</sig_name>
			<label>y:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>270</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>25</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15564</id>
			<source_loc>17146</source_loc>
			<order>35</order>
			<sig_name>x_u0</sig_name>
			<label>x:x_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>110</id>
				<op_kind>wire</op_kind>
				<object>x_u0</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>96</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15560</id>
			<source_loc>15504</source_loc>
			<order>36</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>106</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>96</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15561</id>
			<source_loc>15508</source_loc>
			<order>37</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>107</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>96</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15562</id>
			<source_loc>15512</source_loc>
			<order>38</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>108</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>96</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15563</id>
			<source_loc>15516</source_loc>
			<order>39</order>
			<sig_name>filter2</sig_name>
			<label>filter2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>109</id>
				<op_kind>wire</op_kind>
				<object>filter2</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>96</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15754</id>
			<source_loc>15402</source_loc>
			<order>40</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>x:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>273</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>96</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15565</id>
			<source_loc>15388</source_loc>
			<order>41</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>111</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>96</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15566</id>
			<source_loc>15392</source_loc>
			<order>42</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>112</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>96</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15567</id>
			<source_loc>15396</source_loc>
			<order>43</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>113</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>96</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15568</id>
			<source_loc>15400</source_loc>
			<order>44</order>
			<sig_name>x_u0_u0</sig_name>
			<label>x:x_u0_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>114</id>
				<op_kind>wire</op_kind>
				<object>x_u0_u0</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>96</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>15569</id>
			<source_loc>6745</source_loc>
			<order>45</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>115</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>25</cycle_id>
			<cycle_id>96</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15570</id>
			<source_loc>15343</source_loc>
			<order>46</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>116</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15571</id>
			<source_loc>6749</source_loc>
			<order>47</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>117</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>15574</id>
			<source_loc>14969</source_loc>
			<order>48</order>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_16</instance_name>
			<opcode>85</opcode>
			<label>+</label>
			<op>
				<id>120</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>15572</id>
			<source_loc>6755</source_loc>
			<order>49</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>118</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15573</id>
			<source_loc>6759</source_loc>
			<order>50</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data.get::nb_get::use_data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>119</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>15576</id>
			<source_loc>14970</source_loc>
			<order>51</order>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_16</instance_name>
			<opcode>85</opcode>
			<label>+</label>
			<op>
				<id>122</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>37</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15575</id>
			<source_loc>15087</source_loc>
			<order>52</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>137</opcode>
			<label>from_tb_r:write</label>
			<op>
				<id>121</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15580</id>
			<source_loc>14972</source_loc>
			<order>53</order>
			<instance_name>SobelFilter_Add_9Ux3S_11S_4_13</instance_name>
			<opcode>81</opcode>
			<label>+</label>
			<op>
				<id>126</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>38</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>15578</id>
			<source_loc>14971</source_loc>
			<order>54</order>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_16</instance_name>
			<opcode>85</opcode>
			<label>+</label>
			<op>
				<id>124</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>38</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15577</id>
			<source_loc>15088</source_loc>
			<order>55</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>139</opcode>
			<label>from_tb_g:write</label>
			<op>
				<id>123</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>37</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15581</id>
			<source_loc>14973</source_loc>
			<order>56</order>
			<instance_name>SobelFilter_LessThan_11Sx11S_1U_4_20</instance_name>
			<opcode>72</opcode>
			<label>&lt;</label>
			<op>
				<id>127</id>
				<op_kind>lt</op_kind>
				<in_widths>11</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>15579</id>
			<source_loc>15089</source_loc>
			<order>57</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>141</opcode>
			<label>from_tb_b:write</label>
			<op>
				<id>125</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>38</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>15583</id>
			<source_loc>17192</source_loc>
			<order>58</order>
			<sig_name>x0</sig_name>
			<label>x:x0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>129</id>
				<op_kind>wire</op_kind>
				<object>x0</object>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15755</id>
			<source_loc>15401</source_loc>
			<order>59</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>x:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>274</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15756</id>
			<source_loc>15482</source_loc>
			<order>60</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>x:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>275</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15592</id>
			<source_loc>17197</source_loc>
			<order>61</order>
			<sig_name>v</sig_name>
			<label>v:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>138</id>
				<op_kind>wire</op_kind>
				<object>v</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15591</id>
			<source_loc>17196</source_loc>
			<order>62</order>
			<sig_name>R</sig_name>
			<label>R:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>137</id>
				<op_kind>wire</op_kind>
				<object>R</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15590</id>
			<source_loc>17195</source_loc>
			<order>63</order>
			<sig_name>G</sig_name>
			<label>G:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>136</id>
				<op_kind>wire</op_kind>
				<object>G</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15589</id>
			<source_loc>17194</source_loc>
			<order>64</order>
			<sig_name>B</sig_name>
			<label>B:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>135</id>
				<op_kind>wire</op_kind>
				<object>B</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15584</id>
			<source_loc>15468</source_loc>
			<order>65</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>130</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15585</id>
			<source_loc>15472</source_loc>
			<order>66</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>131</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15586</id>
			<source_loc>15476</source_loc>
			<order>67</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>132</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15587</id>
			<source_loc>15480</source_loc>
			<order>68</order>
			<sig_name>x0_u0</sig_name>
			<label>x:x0_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>133</id>
				<op_kind>wire</op_kind>
				<object>x0_u0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15588</id>
			<source_loc>15484</source_loc>
			<order>69</order>
			<sig_name>filter2</sig_name>
			<label>filter2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>134</id>
				<op_kind>wire</op_kind>
				<object>filter2</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>15670</id>
			<source_loc>15017</source_loc>
			<order>70</order>
			<instance_name>SobelFilter_Add_9Ux3S_11S_4_13</instance_name>
			<opcode>81</opcode>
			<label>+</label>
			<op>
				<id>216</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>1.2796000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>15758</id>
			<source_loc>15450</source_loc>
			<order>71</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>B:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>277</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15601</id>
			<source_loc>17199</source_loc>
			<order>72</order>
			<sig_name>u</sig_name>
			<label>u:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>147</id>
				<op_kind>wire</op_kind>
				<object>u</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>61</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15593</id>
			<source_loc>15436</source_loc>
			<order>73</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>139</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>61</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15594</id>
			<source_loc>15440</source_loc>
			<order>74</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>140</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>61</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15595</id>
			<source_loc>15444</source_loc>
			<order>75</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>141</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>61</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15596</id>
			<source_loc>15448</source_loc>
			<order>76</order>
			<sig_name>B</sig_name>
			<label>B:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>142</id>
				<op_kind>wire</op_kind>
				<object>B</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>61</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15597</id>
			<source_loc>15452</source_loc>
			<order>77</order>
			<sig_name>G</sig_name>
			<label>G:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>143</id>
				<op_kind>wire</op_kind>
				<object>G</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>61</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15598</id>
			<source_loc>15456</source_loc>
			<order>78</order>
			<sig_name>R</sig_name>
			<label>R:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>144</id>
				<op_kind>wire</op_kind>
				<object>R</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>61</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15599</id>
			<source_loc>15460</source_loc>
			<order>79</order>
			<sig_name>v_u0</sig_name>
			<label>v:v_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>145</id>
				<op_kind>wire</op_kind>
				<object>v_u0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>61</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15600</id>
			<source_loc>15464</source_loc>
			<order>80</order>
			<sig_name>filter2</sig_name>
			<label>filter2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>146</id>
				<op_kind>wire</op_kind>
				<object>filter2</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>61</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15760</id>
			<source_loc>15418</source_loc>
			<order>81</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>B:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>279</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>61</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15602</id>
			<source_loc>15404</source_loc>
			<order>82</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>148</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>61</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15603</id>
			<source_loc>15408</source_loc>
			<order>83</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>149</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>61</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15604</id>
			<source_loc>15412</source_loc>
			<order>84</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>150</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>61</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15605</id>
			<source_loc>15416</source_loc>
			<order>85</order>
			<sig_name>B_u1</sig_name>
			<label>B:B_u1:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>151</id>
				<op_kind>wire</op_kind>
				<object>B_u1</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>61</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15606</id>
			<source_loc>15420</source_loc>
			<order>86</order>
			<sig_name>G_u1</sig_name>
			<label>G:G_u1:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>152</id>
				<op_kind>wire</op_kind>
				<object>G_u1</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>61</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15607</id>
			<source_loc>15424</source_loc>
			<order>87</order>
			<sig_name>R_u1</sig_name>
			<label>R:R_u1:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>153</id>
				<op_kind>wire</op_kind>
				<object>R_u1</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>61</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15608</id>
			<source_loc>15428</source_loc>
			<order>88</order>
			<sig_name>u_u0</sig_name>
			<label>u:u_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>154</id>
				<op_kind>wire</op_kind>
				<object>u_u0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>61</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15609</id>
			<source_loc>15432</source_loc>
			<order>89</order>
			<sig_name>filter2</sig_name>
			<label>filter2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>155</id>
				<op_kind>wire</op_kind>
				<object>filter2</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>61</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>15610</id>
			<source_loc>14974</source_loc>
			<order>90</order>
			<instance_name>SobelFilter_Add_9Ux2U_10U_4_22</instance_name>
			<opcode>80</opcode>
			<label>+</label>
			<op>
				<id>156</id>
				<op_kind>add</op_kind>
				<in_widths>11 2</in_widths>
				<out_widths>10</out_widths>
			</op>
			<cycle_id>45</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15613</id>
			<source_loc>14977</source_loc>
			<order>91</order>
			<instance_name>SobelFilter_Add_9Ux2U_10U_4_22</instance_name>
			<opcode>80</opcode>
			<label>+</label>
			<op>
				<id>159</id>
				<op_kind>add</op_kind>
				<in_widths>11 2</in_widths>
				<out_widths>10</out_widths>
			</op>
			<cycle_id>46</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15616</id>
			<source_loc>14980</source_loc>
			<order>92</order>
			<instance_name>SobelFilter_Add_9Ux2U_10U_4_22</instance_name>
			<opcode>80</opcode>
			<label>+</label>
			<op>
				<id>162</id>
				<op_kind>add</op_kind>
				<in_widths>11 2</in_widths>
				<out_widths>10</out_widths>
			</op>
			<cycle_id>47</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15619</id>
			<source_loc>14983</source_loc>
			<order>93</order>
			<instance_name>SobelFilter_Mul_2Ux2U_4U_4_25</instance_name>
			<opcode>88</opcode>
			<label>*</label>
			<op>
				<id>165</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>48</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>15611</id>
			<source_loc>14975</source_loc>
			<order>94</order>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_26</instance_name>
			<opcode>85</opcode>
			<label>+</label>
			<op>
				<id>157</id>
				<op_kind>add</op_kind>
				<in_widths>2 10</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>48</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15614</id>
			<source_loc>14978</source_loc>
			<order>95</order>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_27</instance_name>
			<opcode>85</opcode>
			<label>+</label>
			<op>
				<id>160</id>
				<op_kind>add</op_kind>
				<in_widths>2 10</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>49</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15612</id>
			<source_loc>15090</source_loc>
			<order>96</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>136</opcode>
			<label>from_tb_r:read</label>
			<op>
				<id>158</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>49</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15623</id>
			<source_loc>14987</source_loc>
			<order>97</order>
			<instance_name>SobelFilter_Mul_11Sx8U_19S_4_28</instance_name>
			<opcode>92</opcode>
			<label>*</label>
			<op>
				<id>169</id>
				<op_kind>mul</op_kind>
				<in_widths>8</in_widths>
				<out_widths>17</out_widths>
			</op>
			<cycle_id>49</cycle_id>
			<chain_time>1.6199000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15649</id>
			<source_loc>15012</source_loc>
			<order>98</order>
			<instance_name>SobelFilter_Add_2Ux1U_2U_4_29</instance_name>
			<opcode>118</opcode>
			<label>+</label>
			<op>
				<id>195</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>50</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>15617</id>
			<source_loc>14981</source_loc>
			<order>99</order>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_30</instance_name>
			<opcode>85</opcode>
			<label>+</label>
			<op>
				<id>163</id>
				<op_kind>add</op_kind>
				<in_widths>2 10</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>50</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15615</id>
			<source_loc>15091</source_loc>
			<order>100</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>138</opcode>
			<label>from_tb_g:read</label>
			<op>
				<id>161</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>50</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15631</id>
			<source_loc>14995</source_loc>
			<order>101</order>
			<instance_name>SobelFilter_Mul_11Sx8U_19S_4_28</instance_name>
			<opcode>92</opcode>
			<label>*</label>
			<op>
				<id>177</id>
				<op_kind>mul</op_kind>
				<in_widths>8</in_widths>
				<out_widths>17</out_widths>
			</op>
			<cycle_id>50</cycle_id>
			<chain_time>1.6199000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15646</id>
			<source_loc>15010</source_loc>
			<order>102</order>
			<instance_name>SobelFilter_Add_2Ux1U_2U_4_32</instance_name>
			<opcode>118</opcode>
			<label>+</label>
			<op>
				<id>192</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>51</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>15618</id>
			<source_loc>15092</source_loc>
			<order>103</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>140</opcode>
			<label>from_tb_b:read</label>
			<op>
				<id>164</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>51</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15624</id>
			<source_loc>14986</source_loc>
			<order>104</order>
			<instance_name>SobelFilter_Mul_11Sx8U_19S_4_28</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>170</id>
				<op_kind>mul</op_kind>
				<in_widths>8</in_widths>
				<out_widths>19</out_widths>
			</op>
			<cycle_id>51</cycle_id>
			<chain_time>1.6199000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15620</id>
			<source_loc>14984</source_loc>
			<order>105</order>
			<instance_name>SobelFilter_Add_5Sx2U_5S_4_34</instance_name>
			<opcode>90</opcode>
			<label>+</label>
			<op>
				<id>166</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>51</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15622</id>
			<source_loc>14989</source_loc>
			<order>106</order>
			<instance_name>SobelFilter_Mul_11Sx8U_19S_4_28</instance_name>
			<opcode>92</opcode>
			<label>*</label>
			<op>
				<id>168</id>
				<op_kind>mul</op_kind>
				<in_widths>8</in_widths>
				<out_widths>17</out_widths>
			</op>
			<cycle_id>52</cycle_id>
			<chain_time>1.6199000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15625</id>
			<source_loc>14988</source_loc>
			<order>107</order>
			<instance_name>SobelFilter_Add_20Sx17U_20S_4_36</instance_name>
			<opcode>37</opcode>
			<label>+</label>
			<op>
				<id>171</id>
				<op_kind>add</op_kind>
				<in_widths>19 17</in_widths>
				<out_widths>20</out_widths>
			</op>
			<cycle_id>52</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15621</id>
			<source_loc>15093</source_loc>
			<order>108</order>
			<instance_name>filter2</instance_name>
			<opcode>135</opcode>
			<label>filter2:read</label>
			<op>
				<id>167</id>
				<op_kind>array_read</op_kind>
				<object>filter2</object>
				<in_widths>4 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>52</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15632</id>
			<source_loc>14994</source_loc>
			<order>109</order>
			<instance_name>SobelFilter_Mul_11Sx8U_19S_4_28</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>178</id>
				<op_kind>mul</op_kind>
				<in_widths>8</in_widths>
				<out_widths>19</out_widths>
			</op>
			<cycle_id>53</cycle_id>
			<chain_time>1.6199000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15626</id>
			<source_loc>14990</source_loc>
			<order>110</order>
			<instance_name>SobelFilter_Add_20Sx17U_20S_4_36</instance_name>
			<opcode>100</opcode>
			<label>+</label>
			<op>
				<id>172</id>
				<op_kind>add</op_kind>
				<in_widths>20 17</in_widths>
				<out_widths>20</out_widths>
			</op>
			<cycle_id>53</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15630</id>
			<source_loc>14997</source_loc>
			<order>111</order>
			<instance_name>SobelFilter_Mul_11Sx8U_19S_4_28</instance_name>
			<opcode>92</opcode>
			<label>*</label>
			<op>
				<id>176</id>
				<op_kind>mul</op_kind>
				<in_widths>8</in_widths>
				<out_widths>17</out_widths>
			</op>
			<cycle_id>54</cycle_id>
			<chain_time>1.6199000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15633</id>
			<source_loc>14996</source_loc>
			<order>112</order>
			<instance_name>SobelFilter_Add_20Sx17U_20S_4_36</instance_name>
			<opcode>37</opcode>
			<label>+</label>
			<op>
				<id>179</id>
				<op_kind>add</op_kind>
				<in_widths>19 17</in_widths>
				<out_widths>20</out_widths>
			</op>
			<cycle_id>54</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15627</id>
			<source_loc>14991</source_loc>
			<order>113</order>
			<instance_name>SobelFilter_Div_16Ux7U_8U_4_41</instance_name>
			<opcode>39</opcode>
			<label>/</label>
			<op>
				<id>173</id>
				<op_kind>div</op_kind>
				<in_widths>20</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>54</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>15639</id>
			<source_loc>15003</source_loc>
			<order>114</order>
			<instance_name>SobelFilter_Mul_11Sx8U_19S_4_28</instance_name>
			<opcode>92</opcode>
			<label>*</label>
			<op>
				<id>185</id>
				<op_kind>mul</op_kind>
				<in_widths>8</in_widths>
				<out_widths>17</out_widths>
			</op>
			<cycle_id>55</cycle_id>
			<chain_time>1.6199000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15634</id>
			<source_loc>14998</source_loc>
			<order>115</order>
			<instance_name>SobelFilter_Add_20Sx17U_20S_4_36</instance_name>
			<opcode>100</opcode>
			<label>+</label>
			<op>
				<id>180</id>
				<op_kind>add</op_kind>
				<in_widths>20 17</in_widths>
				<out_widths>20</out_widths>
			</op>
			<cycle_id>55</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15640</id>
			<source_loc>15002</source_loc>
			<order>116</order>
			<instance_name>SobelFilter_Mul_11Sx8U_19S_4_28</instance_name>
			<opcode>41</opcode>
			<label>*</label>
			<op>
				<id>186</id>
				<op_kind>mul</op_kind>
				<in_widths>8</in_widths>
				<out_widths>19</out_widths>
			</op>
			<cycle_id>56</cycle_id>
			<chain_time>1.6199000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15641</id>
			<source_loc>15004</source_loc>
			<order>117</order>
			<instance_name>SobelFilter_Add_20Sx17U_20S_4_36</instance_name>
			<opcode>37</opcode>
			<label>+</label>
			<op>
				<id>187</id>
				<op_kind>add</op_kind>
				<in_widths>19 17</in_widths>
				<out_widths>20</out_widths>
			</op>
			<cycle_id>56</cycle_id>
			<chain_time>2.7240000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15635</id>
			<source_loc>14999</source_loc>
			<order>118</order>
			<instance_name>SobelFilter_Div_16Ux7U_8U_4_41</instance_name>
			<opcode>39</opcode>
			<label>/</label>
			<op>
				<id>181</id>
				<op_kind>div</op_kind>
				<in_widths>20</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>56</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>15638</id>
			<source_loc>15005</source_loc>
			<order>119</order>
			<instance_name>SobelFilter_Mul_11Sx8U_19S_4_28</instance_name>
			<opcode>92</opcode>
			<label>*</label>
			<op>
				<id>184</id>
				<op_kind>mul</op_kind>
				<in_widths>8</in_widths>
				<out_widths>17</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>1.6199000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15642</id>
			<source_loc>15006</source_loc>
			<order>120</order>
			<instance_name>SobelFilter_Add_20Sx17U_20S_4_36</instance_name>
			<opcode>100</opcode>
			<label>+</label>
			<op>
				<id>188</id>
				<op_kind>add</op_kind>
				<in_widths>20 17</in_widths>
				<out_widths>20</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>2.7240000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15628</id>
			<source_loc>14992</source_loc>
			<order>121</order>
			<instance_name>SobelFilter_Mul_11Sx8U_19S_4_28</instance_name>
			<opcode>107</opcode>
			<label>*</label>
			<op>
				<id>174</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>58</cycle_id>
			<chain_time>1.6199000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15629</id>
			<source_loc>14993</source_loc>
			<order>122</order>
			<instance_name>SobelFilter_Add_8Ux8U_8U_4_50</instance_name>
			<opcode>111</opcode>
			<label>+</label>
			<op>
				<id>175</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>58</cycle_id>
			<chain_time>2.7240000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15643</id>
			<source_loc>15007</source_loc>
			<order>123</order>
			<instance_name>SobelFilter_Div_16Ux7U_8U_4_41</instance_name>
			<opcode>39</opcode>
			<label>/</label>
			<op>
				<id>189</id>
				<op_kind>div</op_kind>
				<in_widths>20</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>59</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>15636</id>
			<source_loc>15000</source_loc>
			<order>124</order>
			<instance_name>SobelFilter_Mul_11Sx8U_19S_4_28</instance_name>
			<opcode>107</opcode>
			<label>*</label>
			<op>
				<id>182</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>59</cycle_id>
			<chain_time>1.6199000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15637</id>
			<source_loc>15001</source_loc>
			<order>125</order>
			<instance_name>SobelFilter_Add_8Ux8U_8U_4_50</instance_name>
			<opcode>111</opcode>
			<label>+</label>
			<op>
				<id>183</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>59</cycle_id>
			<chain_time>2.7240000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15644</id>
			<source_loc>15008</source_loc>
			<order>126</order>
			<instance_name>SobelFilter_Mul_11Sx8U_19S_4_28</instance_name>
			<opcode>107</opcode>
			<label>*</label>
			<op>
				<id>190</id>
				<op_kind>mul</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>60</cycle_id>
			<chain_time>1.6199000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15645</id>
			<source_loc>15009</source_loc>
			<order>127</order>
			<instance_name>SobelFilter_Add_8Ux8U_8U_4_50</instance_name>
			<opcode>111</opcode>
			<label>+</label>
			<op>
				<id>191</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>60</cycle_id>
			<chain_time>2.7240000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15647</id>
			<source_loc>15011</source_loc>
			<order>128</order>
			<instance_name>SobelFilter_LessThan_2Ux2U_1U_4_56</instance_name>
			<opcode>120</opcode>
			<label>&lt;</label>
			<op>
				<id>193</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>61</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>15761</id>
			<source_loc>15417</source_loc>
			<order>130</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>B:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>280</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>61</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>15650</id>
			<source_loc>15013</source_loc>
			<order>131</order>
			<instance_name>SobelFilter_LessThan_2Ux2U_1U_4_57</instance_name>
			<opcode>120</opcode>
			<label>&lt;</label>
			<op>
				<id>196</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>61</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>15759</id>
			<source_loc>15449</source_loc>
			<order>132</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>B:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>278</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>61</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>15652</id>
			<source_loc>15014</source_loc>
			<order>133</order>
			<instance_name>SobelFilter_Add_8Ux8U_8U_4_58</instance_name>
			<opcode>111</opcode>
			<label>+</label>
			<op>
				<id>198</id>
				<op_kind>add</op_kind>
				<in_widths>8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>67</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>15655</id>
			<source_loc>6733</source_loc>
			<order>134</order>
			<sig_name>o_result_r_data</sig_name>
			<label>o_result_r.data:o_result_r_data:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>201</id>
				<op_kind>output</op_kind>
				<object>o_result_r_data</object>
			</op>
			<cycle_id>67</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15656</id>
			<source_loc>15345</source_loc>
			<order>135</order>
			<sig_name>o_result_r_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_result_r_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>202</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>67</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15657</id>
			<source_loc>6761</source_loc>
			<order>136</order>
			<sig_name>o_result_r_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_r_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>203</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<cycle_id>67</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15658</id>
			<source_loc>15347</source_loc>
			<order>137</order>
			<sig_name>o_result_r_m_stalling</sig_name>
			<label>o_result_r.m_stalling:o_result_r_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>204</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_stalling</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15659</id>
			<source_loc>6763</source_loc>
			<order>138</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>205</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>15653</id>
			<source_loc>15015</source_loc>
			<order>139</order>
			<instance_name>SobelFilter_Add_8Ux8U_8U_4_59</instance_name>
			<opcode>111</opcode>
			<label>+</label>
			<op>
				<id>199</id>
				<op_kind>add</op_kind>
				<in_widths>8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>15660</id>
			<source_loc>6734</source_loc>
			<order>140</order>
			<sig_name>o_result_g_data</sig_name>
			<label>o_result_g.data:o_result_g_data:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>206</id>
				<op_kind>output</op_kind>
				<object>o_result_g_data</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15661</id>
			<source_loc>15349</source_loc>
			<order>141</order>
			<sig_name>o_result_g_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_result_g_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>207</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15662</id>
			<source_loc>6765</source_loc>
			<order>142</order>
			<sig_name>o_result_g_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_g_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>208</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15663</id>
			<source_loc>15351</source_loc>
			<order>143</order>
			<sig_name>o_result_g_m_stalling</sig_name>
			<label>o_result_g.m_stalling:o_result_g_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>209</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_stalling</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15664</id>
			<source_loc>6767</source_loc>
			<order>144</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>210</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>15654</id>
			<source_loc>15016</source_loc>
			<order>145</order>
			<instance_name>SobelFilter_Add_8Ux8U_8U_4_60</instance_name>
			<opcode>111</opcode>
			<label>+</label>
			<op>
				<id>200</id>
				<op_kind>add</op_kind>
				<in_widths>8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>5</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>15665</id>
			<source_loc>6735</source_loc>
			<order>146</order>
			<sig_name>o_result_b_data</sig_name>
			<label>o_result_b.data:o_result_b_data:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>211</id>
				<op_kind>output</op_kind>
				<object>o_result_b_data</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15666</id>
			<source_loc>15353</source_loc>
			<order>147</order>
			<sig_name>o_result_b_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_result_b_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>212</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15667</id>
			<source_loc>6773</source_loc>
			<order>148</order>
			<sig_name>o_result_b_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_b_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>213</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15668</id>
			<source_loc>15355</source_loc>
			<order>149</order>
			<sig_name>o_result_b_m_stalling</sig_name>
			<label>o_result_b.m_stalling:o_result_b_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>214</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_stalling</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>15669</id>
			<source_loc>6776</source_loc>
			<order>150</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>215</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>15673</id>
			<source_loc>17376</source_loc>
			<order>151</order>
			<sig_name>x1</sig_name>
			<label>x:x1:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>219</id>
				<op_kind>wire</op_kind>
				<object>x1</object>
			</op>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>15671</id>
			<source_loc>15018</source_loc>
			<order>152</order>
			<instance_name>SobelFilter_LessThan_11Sx11S_1U_4_20</instance_name>
			<opcode>72</opcode>
			<label>&lt;</label>
			<op>
				<id>217</id>
				<op_kind>lt</op_kind>
				<in_widths>11</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>15757</id>
			<source_loc>15481</source_loc>
			<order>153</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>x:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>276</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15762</id>
			<source_loc>15502</source_loc>
			<order>154</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>x:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>281</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15674</id>
			<source_loc>15488</source_loc>
			<order>155</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>220</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>98</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15675</id>
			<source_loc>15492</source_loc>
			<order>156</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>221</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>98</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15676</id>
			<source_loc>15496</source_loc>
			<order>157</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2048</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>222</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>98</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15677</id>
			<source_loc>15500</source_loc>
			<order>158</order>
			<sig_name>x1_u0</sig_name>
			<label>x:x1_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>223</id>
				<op_kind>wire</op_kind>
				<object>x1_u0</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>98</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>15678</id>
			<source_loc>15019</source_loc>
			<order>159</order>
			<instance_name>SobelFilter_Add_10Ux9U_11U_4_62</instance_name>
			<opcode>122</opcode>
			<label>+</label>
			<op>
				<id>224</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>98</cycle_id>
			<chain_time>1.2796000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15681</id>
			<source_loc>15021</source_loc>
			<order>160</order>
			<instance_name>SobelFilter_Add_10Ux9U_11U_4_62</instance_name>
			<opcode>122</opcode>
			<label>+</label>
			<op>
				<id>227</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15679</id>
			<source_loc>15094</source_loc>
			<order>161</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>136</opcode>
			<label>from_tb_r:read</label>
			<op>
				<id>225</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>1.3451000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15684</id>
			<source_loc>15023</source_loc>
			<order>162</order>
			<instance_name>SobelFilter_Add_10Ux9U_11U_4_62</instance_name>
			<opcode>122</opcode>
			<label>+</label>
			<op>
				<id>230</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15682</id>
			<source_loc>15096</source_loc>
			<order>163</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>138</opcode>
			<label>from_tb_g:read</label>
			<op>
				<id>228</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15680</id>
			<source_loc>15095</source_loc>
			<order>164</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>137</opcode>
			<label>from_tb_r:write</label>
			<op>
				<id>226</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 8 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15685</id>
			<source_loc>15098</source_loc>
			<order>165</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>140</opcode>
			<label>from_tb_b:read</label>
			<op>
				<id>231</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15683</id>
			<source_loc>15097</source_loc>
			<order>166</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>139</opcode>
			<label>from_tb_g:write</label>
			<op>
				<id>229</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 8 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15687</id>
			<source_loc>15025</source_loc>
			<order>167</order>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_76</instance_name>
			<opcode>85</opcode>
			<label>+</label>
			<op>
				<id>233</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15686</id>
			<source_loc>15099</source_loc>
			<order>168</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>141</opcode>
			<label>from_tb_b:write</label>
			<op>
				<id>232</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 8 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15691</id>
			<source_loc>15028</source_loc>
			<order>169</order>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_76</instance_name>
			<opcode>85</opcode>
			<label>+</label>
			<op>
				<id>237</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>82</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15689</id>
			<source_loc>15100</source_loc>
			<order>170</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>136</opcode>
			<label>from_tb_r:read</label>
			<op>
				<id>235</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>82</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15695</id>
			<source_loc>15031</source_loc>
			<order>171</order>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_76</instance_name>
			<opcode>85</opcode>
			<label>+</label>
			<op>
				<id>241</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15693</id>
			<source_loc>15102</source_loc>
			<order>172</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>138</opcode>
			<label>from_tb_g:read</label>
			<op>
				<id>239</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15688</id>
			<source_loc>15026</source_loc>
			<order>173</order>
			<instance_name>SobelFilter_Add_10Ux9U_11U_4_62</instance_name>
			<opcode>122</opcode>
			<label>+</label>
			<op>
				<id>234</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15697</id>
			<source_loc>15104</source_loc>
			<order>174</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>140</opcode>
			<label>from_tb_b:read</label>
			<op>
				<id>243</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15692</id>
			<source_loc>15029</source_loc>
			<order>175</order>
			<instance_name>SobelFilter_Add_10Ux9U_11U_4_62</instance_name>
			<opcode>122</opcode>
			<label>+</label>
			<op>
				<id>238</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15690</id>
			<source_loc>15101</source_loc>
			<order>176</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>137</opcode>
			<label>from_tb_r:write</label>
			<op>
				<id>236</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 8 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15696</id>
			<source_loc>15032</source_loc>
			<order>177</order>
			<instance_name>SobelFilter_Add_10Ux9U_11U_4_62</instance_name>
			<opcode>122</opcode>
			<label>+</label>
			<op>
				<id>242</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15694</id>
			<source_loc>15103</source_loc>
			<order>178</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>139</opcode>
			<label>from_tb_g:write</label>
			<op>
				<id>240</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 8 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15698</id>
			<source_loc>15105</source_loc>
			<order>179</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>141</opcode>
			<label>from_tb_b:write</label>
			<op>
				<id>244</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 8 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15699</id>
			<source_loc>15034</source_loc>
			<order>180</order>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_16</instance_name>
			<opcode>85</opcode>
			<label>+</label>
			<op>
				<id>245</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15703</id>
			<source_loc>15037</source_loc>
			<order>181</order>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_16</instance_name>
			<opcode>85</opcode>
			<label>+</label>
			<op>
				<id>249</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15701</id>
			<source_loc>15106</source_loc>
			<order>182</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>136</opcode>
			<label>from_tb_r:read</label>
			<op>
				<id>247</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15707</id>
			<source_loc>15040</source_loc>
			<order>183</order>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_16</instance_name>
			<opcode>85</opcode>
			<label>+</label>
			<op>
				<id>253</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>89</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15705</id>
			<source_loc>15108</source_loc>
			<order>184</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>138</opcode>
			<label>from_tb_g:read</label>
			<op>
				<id>251</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>89</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15700</id>
			<source_loc>15035</source_loc>
			<order>185</order>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_76</instance_name>
			<opcode>85</opcode>
			<label>+</label>
			<op>
				<id>246</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>90</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15709</id>
			<source_loc>15110</source_loc>
			<order>186</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>140</opcode>
			<label>from_tb_b:read</label>
			<op>
				<id>255</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>90</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15704</id>
			<source_loc>15038</source_loc>
			<order>187</order>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_76</instance_name>
			<opcode>85</opcode>
			<label>+</label>
			<op>
				<id>250</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>91</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15702</id>
			<source_loc>15107</source_loc>
			<order>188</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>137</opcode>
			<label>from_tb_r:write</label>
			<op>
				<id>248</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 8 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>90</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15708</id>
			<source_loc>15041</source_loc>
			<order>189</order>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_76</instance_name>
			<opcode>85</opcode>
			<label>+</label>
			<op>
				<id>254</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>92</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15706</id>
			<source_loc>15109</source_loc>
			<order>190</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>139</opcode>
			<label>from_tb_g:write</label>
			<op>
				<id>252</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 8 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>91</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15710</id>
			<source_loc>15111</source_loc>
			<order>191</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>141</opcode>
			<label>from_tb_b:write</label>
			<op>
				<id>256</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 8 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>92</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15711</id>
			<source_loc>15043</source_loc>
			<order>192</order>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_16</instance_name>
			<opcode>85</opcode>
			<label>+</label>
			<op>
				<id>257</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>93</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15713</id>
			<source_loc>15044</source_loc>
			<order>193</order>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_16</instance_name>
			<opcode>85</opcode>
			<label>+</label>
			<op>
				<id>259</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>94</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15712</id>
			<source_loc>15112</source_loc>
			<order>194</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>141</opcode>
			<label>from_tb_b:write</label>
			<op>
				<id>258</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>93</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15715</id>
			<source_loc>15045</source_loc>
			<order>195</order>
			<instance_name>SobelFilter_Add_12Sx10U_12S_4_16</instance_name>
			<opcode>85</opcode>
			<label>+</label>
			<op>
				<id>261</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>95</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15714</id>
			<source_loc>15113</source_loc>
			<order>196</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>137</opcode>
			<label>from_tb_r:write</label>
			<op>
				<id>260</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>94</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15717</id>
			<source_loc>15046</source_loc>
			<order>197</order>
			<instance_name>SobelFilter_Add_9Ux3S_11S_4_13</instance_name>
			<opcode>81</opcode>
			<label>+</label>
			<op>
				<id>263</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>96</cycle_id>
			<chain_time>1.2181000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15716</id>
			<source_loc>15114</source_loc>
			<order>198</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>139</opcode>
			<label>from_tb_g:write</label>
			<op>
				<id>262</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>95</cycle_id>
			<chain_time>1.2836000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>15718</id>
			<source_loc>15047</source_loc>
			<order>199</order>
			<instance_name>SobelFilter_LessThan_11Sx11S_1U_4_14</instance_name>
			<opcode>72</opcode>
			<label>&lt;</label>
			<op>
				<id>264</id>
				<op_kind>lt</op_kind>
				<in_widths>11</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>96</cycle_id>
			<chain_time>1.4754000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>15763</id>
			<source_loc>15501</source_loc>
			<order>201</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>x:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>282</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>98</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15556</id>
			<source_loc>17956</source_loc>
			<order>202</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>102</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15559</id>
			<source_loc>17963</source_loc>
			<order>203</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>105</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15582</id>
			<source_loc>18018</source_loc>
			<order>204</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>128</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15648</id>
			<source_loc>18022</source_loc>
			<order>205</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>194</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>61</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15651</id>
			<source_loc>18029</source_loc>
			<order>206</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>197</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>61</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15672</id>
			<source_loc>18229</source_loc>
			<order>207</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>218</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>15719</id>
			<source_loc>18233</source_loc>
			<order>208</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>265</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>96</cycle_id>
			<chain_time>1.4754000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.14</path>
		<name>post_sched</name>
		<thread>do_filter</thread>
	</cdfg>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_b_m_req_m_next_trig_req</port_name>
				<state>48</state>
				<source_loc>15666</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_g_m_req_m_next_trig_req</port_name>
				<state>45</state>
				<source_loc>15661</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_r_m_req_m_next_trig_req</port_name>
				<state>42</state>
				<source_loc>15656</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_b_m_stalling</port_name>
				<state>50</state>
				<source_loc>15668</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_g_m_stalling</port_name>
				<state>47</state>
				<source_loc>15663</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_r_m_stalling</port_name>
				<state>44</state>
				<source_loc>15658</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>28</state>
				<source_loc>15570</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>15</state>
				<source_loc>15544</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>8.7989</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.9784</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>8.7989</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.9784</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_b_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_g_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_r_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_b_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_g_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_r_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>8.7989</delay>
				<instance_name>SobelFilter_Div_16Ux7U_8U_4_41</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>9.0951</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>8.7989</delay>
				<instance_name>SobelFilter_Div_16Ux7U_8U_4_41</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>9.0951</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>8.9784</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>8.7989</delay>
				<source_loc>15627</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>8.9784</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>8.7989</delay>
				<source_loc>15635</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>8.9784</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>8.7989</delay>
				<source_loc>15643</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>2.7895</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5059</delay>
				<source_loc>15628</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1041</delay>
				<source_loc>15629</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>2.7895</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5059</delay>
				<source_loc>15636</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1041</delay>
				<source_loc>15637</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>2.7895</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5059</delay>
				<source_loc>15638</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1041</delay>
				<source_loc>15642</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>2.7895</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5059</delay>
				<source_loc>15640</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1041</delay>
				<source_loc>15641</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>2.7895</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5059</delay>
				<source_loc>15644</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1041</delay>
				<source_loc>15645</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>1.6854</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>15612</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5059</delay>
				<source_loc>15623</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>1.6854</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5059</delay>
				<source_loc>15619</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>do_filter</thread>
		<reg_op>
			<id>15771</id>
			<source_loc>15528</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,25</livein>
			<liveout>1,25</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>74</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15772</id>
			<source_loc>15543</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,25</livein>
			<liveout>1,25</liveout>
			<reg_deffed>1,25</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>89</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15773</id>
			<source_loc>15546</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,25,39,96</livein>
			<liveout>1,2,25,96</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>92</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15774</id>
			<source_loc>15569</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>3,25,39,96</livein>
			<liveout>25,39,96</liveout>
			<reg_deffed>25,39,96</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>115</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15775</id>
			<source_loc>15572</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>3,37,38</livein>
			<liveout>3,37</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>118</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15777</id>
			<source_loc>15557</source_loc>
			<name>y_mi11</name>
			<datatype W="4">sc_int</datatype>
			<livein>1,2,25</livein>
			<liveout>1,2,25</liveout>
			<reg_deffed>1,25</reg_deffed>
			<instance_name>o_result_b_data</instance_name>
			<op>
				<id>103</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15778</id>
			<source_loc>15605</source_loc>
			<name>B_u1</name>
			<datatype W="8">sc_int</datatype>
			<livein>45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60</livein>
			<liveout>7,39,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,61</liveout>
			<reg_deffed>7,39,61</reg_deffed>
			<instance_name>o_result_b_data</instance_name>
			<op>
				<id>151</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15779</id>
			<source_loc>15645</source_loc>
			<name>B_mi37</name>
			<datatype W="8">sc_int</datatype>
			<livein>4,5,7,39,61,66,67</livein>
			<liveout>4,5,7,39,60,61,66,67</liveout>
			<reg_deffed>60</reg_deffed>
			<instance_name>o_result_b_data</instance_name>
			<op>
				<id>191</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15780</id>
			<source_loc>15665</source_loc>
			<name>o_result_b_data</name>
			<datatype W="8">sc_uint</datatype>
			<livein>5,6</livein>
			<liveout>5</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>o_result_b_data</instance_name>
			<op>
				<id>211</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15782</id>
			<source_loc>15532</source_loc>
			<name>o_result_b_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,25</livein>
			<liveout>1,25</liveout>
			<reg_deffed/>
			<instance_name>o_result_b_m_req_m_trig_req</instance_name>
			<op>
				<id>78</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15783</id>
			<source_loc>15667</source_loc>
			<name>o_result_b_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>5,6,7</livein>
			<liveout>5,6</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>o_result_b_m_req_m_trig_req</instance_name>
			<op>
				<id>213</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15785</id>
			<source_loc>15606</source_loc>
			<name>G_u1</name>
			<datatype W="8">sc_int</datatype>
			<livein>45,46,47,48,49,50,51,52,53,54,55,56,57,58,59</livein>
			<liveout>7,39,45,46,47,48,49,50,51,52,53,54,55,56,57,58,61</liveout>
			<reg_deffed>7,39,61</reg_deffed>
			<instance_name>o_result_g_data</instance_name>
			<op>
				<id>152</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15786</id>
			<source_loc>15637</source_loc>
			<name>G_mi37</name>
			<datatype W="8">sc_int</datatype>
			<livein>4,7,39,60,61,66,67</livein>
			<liveout>4,7,39,59,60,61,66,67</liveout>
			<reg_deffed>59</reg_deffed>
			<instance_name>o_result_g_data</instance_name>
			<op>
				<id>183</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15787</id>
			<source_loc>15660</source_loc>
			<name>o_result_g_data</name>
			<datatype W="8">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_result_g_data</instance_name>
			<op>
				<id>206</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15789</id>
			<source_loc>15531</source_loc>
			<name>o_result_g_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,25</livein>
			<liveout>1,25</liveout>
			<reg_deffed/>
			<instance_name>o_result_g_m_req_m_trig_req</instance_name>
			<op>
				<id>77</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15790</id>
			<source_loc>15662</source_loc>
			<name>o_result_g_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,6</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_result_g_m_req_m_trig_req</instance_name>
			<op>
				<id>208</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15792</id>
			<source_loc>15607</source_loc>
			<name>R_u1</name>
			<datatype W="8">sc_int</datatype>
			<livein>45,46,47,48,49,50,51,52,53,54,55,56,57,58</livein>
			<liveout>7,39,45,46,47,48,49,50,51,52,53,54,55,56,57,61</liveout>
			<reg_deffed>7,39,61</reg_deffed>
			<instance_name>o_result_r_data</instance_name>
			<op>
				<id>153</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15793</id>
			<source_loc>15629</source_loc>
			<name>R_mi37</name>
			<datatype W="8">sc_int</datatype>
			<livein>7,39,59,60,61,66,67</livein>
			<liveout>7,39,58,59,60,61,66,67</liveout>
			<reg_deffed>58</reg_deffed>
			<instance_name>o_result_r_data</instance_name>
			<op>
				<id>175</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15794</id>
			<source_loc>15655</source_loc>
			<name>o_result_r_data</name>
			<datatype W="8">sc_uint</datatype>
			<livein>4,67</livein>
			<liveout>4,67</liveout>
			<reg_deffed>67</reg_deffed>
			<instance_name>o_result_r_data</instance_name>
			<op>
				<id>201</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15796</id>
			<source_loc>15530</source_loc>
			<name>o_result_r_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,25</livein>
			<liveout>1,25</liveout>
			<reg_deffed/>
			<instance_name>o_result_r_m_req_m_trig_req</instance_name>
			<op>
				<id>76</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15797</id>
			<source_loc>15657</source_loc>
			<name>o_result_r_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,67</livein>
			<liveout>4,67</liveout>
			<reg_deffed>67</reg_deffed>
			<instance_name>o_result_r_m_req_m_trig_req</instance_name>
			<op>
				<id>203</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15799</id>
			<source_loc>15618</source_loc>
			<name>from_tb_b_xpupx</name>
			<datatype W="8">sc_uint</datatype>
			<livein>52,53,54,55,56,57</livein>
			<liveout>51,52,53,54,55,56</liveout>
			<reg_deffed>51</reg_deffed>
			<instance_name>s_reg_100</instance_name>
			<op>
				<id>164</id>
				<op_kind>reg</op_kind>
				<object>s_reg_100</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15800</id>
			<source_loc>15697</source_loc>
			<name>CynTemp_76</name>
			<datatype W="8">sc_uint</datatype>
			<livein>85,86</livein>
			<liveout>84,85</liveout>
			<reg_deffed>84</reg_deffed>
			<instance_name>s_reg_100</instance_name>
			<op>
				<id>243</id>
				<op_kind>reg</op_kind>
				<object>s_reg_100</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15801</id>
			<source_loc>15709</source_loc>
			<name>CynTemp_79</name>
			<datatype W="8">sc_uint</datatype>
			<livein>91,92</livein>
			<liveout>90,91</liveout>
			<reg_deffed>90</reg_deffed>
			<instance_name>s_reg_100</instance_name>
			<op>
				<id>255</id>
				<op_kind>reg</op_kind>
				<object>s_reg_100</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15803</id>
			<source_loc>15534</source_loc>
			<name>y_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>1,2,25</livein>
			<liveout>1,2,25</liveout>
			<reg_deffed>1,25</reg_deffed>
			<instance_name>s_reg_87</instance_name>
			<op>
				<id>80</id>
				<op_kind>reg</op_kind>
				<object>s_reg_87</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15804</id>
			<source_loc>15619</source_loc>
			<name>CynTemp_49</name>
			<datatype W="4">sc_uint</datatype>
			<livein>49,50,51</livein>
			<liveout>48,49,50</liveout>
			<reg_deffed>48</reg_deffed>
			<instance_name>s_reg_87</instance_name>
			<op>
				<id>165</id>
				<op_kind>reg</op_kind>
				<object>s_reg_87</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15806</id>
			<source_loc>15539</source_loc>
			<name>x_u1</name>
			<datatype W="11">sc_int</datatype>
			<livein>1,2,25</livein>
			<liveout>1,2,25</liveout>
			<reg_deffed>1,25</reg_deffed>
			<instance_name>s_reg_88</instance_name>
			<op>
				<id>85</id>
				<op_kind>reg</op_kind>
				<object>s_reg_88</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15807</id>
			<source_loc>15554</source_loc>
			<name>x_mi15</name>
			<datatype W="11">sc_int</datatype>
			<livein>2,25</livein>
			<liveout>2,25</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_88</instance_name>
			<op>
				<id>100</id>
				<op_kind>reg</op_kind>
				<object>s_reg_88</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15808</id>
			<source_loc>15568</source_loc>
			<name>x_u0_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>3,25,37,38,39,96</livein>
			<liveout>3,25,37,39,96</liveout>
			<reg_deffed>25,39,96</reg_deffed>
			<instance_name>s_reg_88</instance_name>
			<op>
				<id>114</id>
				<op_kind>reg</op_kind>
				<object>s_reg_88</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15809</id>
			<source_loc>15580</source_loc>
			<name>x_u0_mi32</name>
			<datatype W="11">sc_int</datatype>
			<livein>39</livein>
			<liveout>38,39</liveout>
			<reg_deffed>38</reg_deffed>
			<instance_name>s_reg_88</instance_name>
			<op>
				<id>126</id>
				<op_kind>reg</op_kind>
				<object>s_reg_88</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15810</id>
			<source_loc>15670</source_loc>
			<name>x0_mi35</name>
			<datatype W="11">sc_int</datatype>
			<livein>4,5,6,7,39,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,66,67</livein>
			<liveout>4,5,6,7,39,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,66,67</liveout>
			<reg_deffed>7,39</reg_deffed>
			<instance_name>s_reg_88</instance_name>
			<op>
				<id>216</id>
				<op_kind>reg</op_kind>
				<object>s_reg_88</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15811</id>
			<source_loc>15677</source_loc>
			<name>x1_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96</livein>
			<liveout>7,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,98</liveout>
			<reg_deffed>7,98</reg_deffed>
			<instance_name>s_reg_88</instance_name>
			<op>
				<id>223</id>
				<op_kind>reg</op_kind>
				<object>s_reg_88</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15812</id>
			<source_loc>15717</source_loc>
			<name>x1_mi56</name>
			<datatype W="11">sc_int</datatype>
			<livein>96,98</livein>
			<liveout>96,98</liveout>
			<reg_deffed>96</reg_deffed>
			<instance_name>s_reg_88</instance_name>
			<op>
				<id>263</id>
				<op_kind>reg</op_kind>
				<object>s_reg_88</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15814</id>
			<source_loc>15555</source_loc>
			<name>condvar_001</name>
			<datatype W="1">sc_uint</datatype>
			<livein>2,25</livein>
			<liveout>2,25</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_89</instance_name>
			<op>
				<id>101</id>
				<op_kind>reg</op_kind>
				<object>s_reg_89</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15815</id>
			<source_loc>15599</source_loc>
			<name>v_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>7,39,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61</livein>
			<liveout>7,39,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61</liveout>
			<reg_deffed>7,39,61</reg_deffed>
			<instance_name>s_reg_89</instance_name>
			<op>
				<id>145</id>
				<op_kind>reg</op_kind>
				<object>s_reg_89</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15817</id>
			<source_loc>15587</source_loc>
			<name>x0_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>7,39,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61</livein>
			<liveout>7,39,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61</liveout>
			<reg_deffed>7,39</reg_deffed>
			<instance_name>s_reg_90</instance_name>
			<op>
				<id>133</id>
				<op_kind>reg</op_kind>
				<object>s_reg_90</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15819</id>
			<source_loc>15608</source_loc>
			<name>u_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>45,46,47,48,49,50,51</livein>
			<liveout>7,39,45,46,47,48,49,50,61</liveout>
			<reg_deffed>7,39,61</reg_deffed>
			<instance_name>s_reg_91</instance_name>
			<op>
				<id>154</id>
				<op_kind>reg</op_kind>
				<object>s_reg_91</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15820</id>
			<source_loc>15646</source_loc>
			<name>u_mi37</name>
			<datatype W="2">sc_uint</datatype>
			<livein>52,53,54,55,56,57,58,59,60,61</livein>
			<liveout>51,52,53,54,55,56,57,58,59,60,61</liveout>
			<reg_deffed>51</reg_deffed>
			<instance_name>s_reg_91</instance_name>
			<op>
				<id>192</id>
				<op_kind>reg</op_kind>
				<object>s_reg_91</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15822</id>
			<source_loc>15616</source_loc>
			<name>CynTemp_48</name>
			<datatype W="10">sc_uint</datatype>
			<livein>48,49,50</livein>
			<liveout>47,48,49</liveout>
			<reg_deffed>47</reg_deffed>
			<instance_name>s_reg_92</instance_name>
			<op>
				<id>162</id>
				<op_kind>reg</op_kind>
				<object>s_reg_92</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15823</id>
			<source_loc>15621</source_loc>
			<name>filter2_vt3pu</name>
			<datatype W="8">sc_int</datatype>
			<livein>53,54,55,56,57,58,59,60</livein>
			<liveout>52,53,54,55,56,57,58,59</liveout>
			<reg_deffed>52</reg_deffed>
			<instance_name>s_reg_92</instance_name>
			<op>
				<id>167</id>
				<op_kind>reg</op_kind>
				<object>s_reg_92</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15825</id>
			<source_loc>15613</source_loc>
			<name>CynTemp_47</name>
			<datatype W="10">sc_uint</datatype>
			<livein>47,48,49</livein>
			<liveout>46,47,48</liveout>
			<reg_deffed>46</reg_deffed>
			<instance_name>s_reg_93</instance_name>
			<op>
				<id>159</id>
				<op_kind>reg</op_kind>
				<object>s_reg_93</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15826</id>
			<source_loc>15622</source_loc>
			<name>CynTemp_50</name>
			<datatype W="17">sc_uint</datatype>
			<livein>53</livein>
			<liveout>52</liveout>
			<reg_deffed>52</reg_deffed>
			<instance_name>s_reg_93</instance_name>
			<op>
				<id>168</id>
				<op_kind>reg</op_kind>
				<object>s_reg_93</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15827</id>
			<source_loc>15623</source_loc>
			<name>CynTemp_51</name>
			<datatype W="17">sc_uint</datatype>
			<livein>50,51,52</livein>
			<liveout>49,50,51</liveout>
			<reg_deffed>49</reg_deffed>
			<instance_name>s_reg_93</instance_name>
			<op>
				<id>169</id>
				<op_kind>reg</op_kind>
				<object>s_reg_93</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15828</id>
			<source_loc>15627</source_loc>
			<name>CynTemp_55</name>
			<datatype W="8">sc_uint</datatype>
			<livein>55,56,57,58</livein>
			<liveout>54,55,56,57</liveout>
			<reg_deffed>54</reg_deffed>
			<instance_name>s_reg_93</instance_name>
			<op>
				<id>173</id>
				<op_kind>reg</op_kind>
				<object>s_reg_93</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15829</id>
			<source_loc>15643</source_loc>
			<name>CynTemp_69</name>
			<datatype W="8">sc_uint</datatype>
			<livein>60</livein>
			<liveout>59</liveout>
			<reg_deffed>59</reg_deffed>
			<instance_name>s_reg_93</instance_name>
			<op>
				<id>189</id>
				<op_kind>reg</op_kind>
				<object>s_reg_93</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15831</id>
			<source_loc>15649</source_loc>
			<name>v_mi37</name>
			<datatype W="2">sc_uint</datatype>
			<livein>51,52,53,54,55,56,57,58,59,60,61</livein>
			<liveout>50,51,52,53,54,55,56,57,58,59,60,61</liveout>
			<reg_deffed>50</reg_deffed>
			<instance_name>s_reg_94</instance_name>
			<op>
				<id>195</id>
				<op_kind>reg</op_kind>
				<object>s_reg_94</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15833</id>
			<source_loc>15630</source_loc>
			<name>CynTemp_57</name>
			<datatype W="17">sc_uint</datatype>
			<livein>55</livein>
			<liveout>54</liveout>
			<reg_deffed>54</reg_deffed>
			<instance_name>s_reg_95</instance_name>
			<op>
				<id>176</id>
				<op_kind>reg</op_kind>
				<object>s_reg_95</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15834</id>
			<source_loc>15631</source_loc>
			<name>CynTemp_58</name>
			<datatype W="17">sc_uint</datatype>
			<livein>51,52,53,54</livein>
			<liveout>50,51,52,53</liveout>
			<reg_deffed>50</reg_deffed>
			<instance_name>s_reg_95</instance_name>
			<op>
				<id>177</id>
				<op_kind>reg</op_kind>
				<object>s_reg_95</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15835</id>
			<source_loc>15639</source_loc>
			<name>CynTemp_65</name>
			<datatype W="17">sc_uint</datatype>
			<livein>56</livein>
			<liveout>55</liveout>
			<reg_deffed>55</reg_deffed>
			<instance_name>s_reg_95</instance_name>
			<op>
				<id>185</id>
				<op_kind>reg</op_kind>
				<object>s_reg_95</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15837</id>
			<source_loc>15624</source_loc>
			<name>CynTemp_52</name>
			<datatype W="19">sc_int</datatype>
			<livein>52</livein>
			<liveout>51</liveout>
			<reg_deffed>51</reg_deffed>
			<instance_name>s_reg_96</instance_name>
			<op>
				<id>170</id>
				<op_kind>reg</op_kind>
				<object>s_reg_96</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15838</id>
			<source_loc>15632</source_loc>
			<name>CynTemp_59</name>
			<datatype W="19">sc_int</datatype>
			<livein>54</livein>
			<liveout>53</liveout>
			<reg_deffed>53</reg_deffed>
			<instance_name>s_reg_96</instance_name>
			<op>
				<id>178</id>
				<op_kind>reg</op_kind>
				<object>s_reg_96</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15840</id>
			<source_loc>15573</source_loc>
			<name>u_g_n_514_i0</name>
			<datatype W="24">sc_uint</datatype>
			<livein>37,38</livein>
			<liveout>3,37</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>s_reg_97</instance_name>
			<op>
				<id>119</id>
				<op_kind>reg</op_kind>
				<object>s_reg_97</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>15841</id>
			<source_loc>15625</source_loc>
			<name>CynTemp_53</name>
			<datatype W="20">sc_int</datatype>
			<livein>53</livein>
			<liveout>52</liveout>
			<reg_deffed>52</reg_deffed>
			<instance_name>s_reg_97</instance_name>
			<op>
				<id>171</id>
				<op_kind>reg</op_kind>
				<object>s_reg_97</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15842</id>
			<source_loc>15626</source_loc>
			<name>CynTemp_54</name>
			<datatype W="20">sc_int</datatype>
			<livein>54</livein>
			<liveout>53</liveout>
			<reg_deffed>53</reg_deffed>
			<instance_name>s_reg_97</instance_name>
			<op>
				<id>172</id>
				<op_kind>reg</op_kind>
				<object>s_reg_97</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15843</id>
			<source_loc>15633</source_loc>
			<name>CynTemp_60</name>
			<datatype W="20">sc_int</datatype>
			<livein>55</livein>
			<liveout>54</liveout>
			<reg_deffed>54</reg_deffed>
			<instance_name>s_reg_97</instance_name>
			<op>
				<id>179</id>
				<op_kind>reg</op_kind>
				<object>s_reg_97</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15844</id>
			<source_loc>15634</source_loc>
			<name>CynTemp_61</name>
			<datatype W="20">sc_int</datatype>
			<livein>56</livein>
			<liveout>55</liveout>
			<reg_deffed>55</reg_deffed>
			<instance_name>s_reg_97</instance_name>
			<op>
				<id>180</id>
				<op_kind>reg</op_kind>
				<object>s_reg_97</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15845</id>
			<source_loc>15641</source_loc>
			<name>CynTemp_67</name>
			<datatype W="20">sc_int</datatype>
			<livein>57</livein>
			<liveout>56</liveout>
			<reg_deffed>56</reg_deffed>
			<instance_name>s_reg_97</instance_name>
			<op>
				<id>187</id>
				<op_kind>reg</op_kind>
				<object>s_reg_97</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15846</id>
			<source_loc>15642</source_loc>
			<name>CynTemp_68</name>
			<datatype W="20">sc_int</datatype>
			<livein>58,59</livein>
			<liveout>57,58</liveout>
			<reg_deffed>57</reg_deffed>
			<instance_name>s_reg_97</instance_name>
			<op>
				<id>188</id>
				<op_kind>reg</op_kind>
				<object>s_reg_97</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15848</id>
			<source_loc>15612</source_loc>
			<name>from_tb_r_xpupx</name>
			<datatype W="8">sc_uint</datatype>
			<livein>50,51,52,53,54,55</livein>
			<liveout>49,50,51,52,53,54</liveout>
			<reg_deffed>49</reg_deffed>
			<instance_name>s_reg_98</instance_name>
			<op>
				<id>158</id>
				<op_kind>reg</op_kind>
				<object>s_reg_98</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15849</id>
			<source_loc>15635</source_loc>
			<name>CynTemp_62</name>
			<datatype W="8">sc_uint</datatype>
			<livein>57,58,59</livein>
			<liveout>56,57,58</liveout>
			<reg_deffed>56</reg_deffed>
			<instance_name>s_reg_98</instance_name>
			<op>
				<id>181</id>
				<op_kind>reg</op_kind>
				<object>s_reg_98</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15850</id>
			<source_loc>15689</source_loc>
			<name>CynTemp_74</name>
			<datatype W="8">sc_uint</datatype>
			<livein>83,84</livein>
			<liveout>82,83</liveout>
			<reg_deffed>82</reg_deffed>
			<instance_name>s_reg_98</instance_name>
			<op>
				<id>235</id>
				<op_kind>reg</op_kind>
				<object>s_reg_98</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15851</id>
			<source_loc>15701</source_loc>
			<name>CynTemp_77</name>
			<datatype W="8">sc_uint</datatype>
			<livein>89,90</livein>
			<liveout>88,89</liveout>
			<reg_deffed>88</reg_deffed>
			<instance_name>s_reg_98</instance_name>
			<op>
				<id>247</id>
				<op_kind>reg</op_kind>
				<object>s_reg_98</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15853</id>
			<source_loc>15610</source_loc>
			<name>CynTemp_46</name>
			<datatype W="10">sc_uint</datatype>
			<livein>46,47,48</livein>
			<liveout>45,46,47</liveout>
			<reg_deffed>45</reg_deffed>
			<instance_name>s_reg_99</instance_name>
			<op>
				<id>156</id>
				<op_kind>reg</op_kind>
				<object>s_reg_99</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15854</id>
			<source_loc>15615</source_loc>
			<name>from_tb_g_xpupx</name>
			<datatype W="8">sc_uint</datatype>
			<livein>51,52,53,54,55,56</livein>
			<liveout>50,51,52,53,54,55</liveout>
			<reg_deffed>50</reg_deffed>
			<instance_name>s_reg_99</instance_name>
			<op>
				<id>161</id>
				<op_kind>reg</op_kind>
				<object>s_reg_99</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15855</id>
			<source_loc>15693</source_loc>
			<name>CynTemp_75</name>
			<datatype W="8">sc_uint</datatype>
			<livein>84,85</livein>
			<liveout>83,84</liveout>
			<reg_deffed>83</reg_deffed>
			<instance_name>s_reg_99</instance_name>
			<op>
				<id>239</id>
				<op_kind>reg</op_kind>
				<object>s_reg_99</object>
			</op>
		</reg_op>
		<reg_op>
			<id>15856</id>
			<source_loc>15705</source_loc>
			<name>CynTemp_78</name>
			<datatype W="8">sc_uint</datatype>
			<livein>90,91</livein>
			<liveout>89,90</liveout>
			<reg_deffed>89</reg_deffed>
			<instance_name>s_reg_99</instance_name>
			<op>
				<id>251</id>
				<op_kind>reg</op_kind>
				<object>s_reg_99</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>17</res_id>
		<opcode>17</opcode>
		<opcode>18</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_RAM_2048X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>22</res_id>
		<opcode>23</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>ROM_9X32</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>do_filter</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>27</id>
			<thread>do_filter</thread>
			<loop_iterations>3</loop_iterations>
			<source_path>../SobelFilter.cpp</source_path>
			<source_line>83</source_line>
			<source_loc>2344</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>2</max_path>
			<latency>3072</latency>
			<loop>
				<id>26</id>
				<thread>do_filter</thread>
				<loop_iterations>512</loop_iterations>
				<source_path>../SobelFilter.cpp</source_path>
				<source_line>85</source_line>
				<source_loc>2341</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>2</max_path>
				<latency>3072</latency>
			</loop>
		</loop>
		<loop>
			<id>61</id>
			<thread>do_filter</thread>
			<source_path>../SobelFilter.cpp</source_path>
			<source_line>102</source_line>
			<source_loc>2675</source_loc>
			<start_cycle>3</start_cycle>
			<max_path>45</max_path>
			<latency>92672</latency>
			<loop>
				<id>37</id>
				<thread>do_filter</thread>
				<loop_iterations>512</loop_iterations>
				<source_path>../SobelFilter.cpp</source_path>
				<source_line>105</source_line>
				<source_loc>2378</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>4</max_path>
				<latency>2048</latency>
			</loop>
			<loop>
				<id>59</id>
				<thread>do_filter</thread>
				<loop_iterations>512</loop_iterations>
				<source_path>../SobelFilter.cpp</source_path>
				<source_line>122</source_line>
				<source_loc>2560</source_loc>
				<start_cycle>4</start_cycle>
				<max_path>23</max_path>
				<latency>81408</latency>
				<loop>
					<id>39</id>
					<thread>do_filter</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../SobelFilter.cpp</source_path>
					<source_line>125</source_line>
					<source_loc>2520</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>17</max_path>
					<latency>78336</latency>
					<loop>
						<id>38</id>
						<thread>do_filter</thread>
						<loop_iterations>3</loop_iterations>
						<source_path>../SobelFilter.cpp</source_path>
						<source_line>127</source_line>
						<source_loc>2517</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>17</max_path>
						<latency>78336</latency>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>60</id>
				<thread>do_filter</thread>
				<loop_iterations>512</loop_iterations>
				<source_path>../SobelFilter.cpp</source_path>
				<source_line>159</source_line>
				<source_loc>2674</source_loc>
				<start_cycle>27</start_cycle>
				<max_path>19</max_path>
				<latency>9728</latency>
			</loop>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>do_filter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>2301</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>27</id>
			<thread>do_filter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>26</id>
				<thread>do_filter</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>2</cycle_id>
					<cyn_protocol/>
					<source_loc>13640</source_loc>
					<start_cycle>0</start_cycle>
					<latency>1537</latency>
				</cycle>
				<cycle>
					<cycle_id>25</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>3073</latency>
				</cycle>
			</loop>
		</loop>
		<loop>
			<id>61</id>
			<thread>do_filter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>37</id>
				<thread>do_filter</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>3</cycle_id>
					<cyn_protocol/>
					<source_loc>13862</source_loc>
					<start_cycle>0</start_cycle>
					<latency>3585</latency>
				</cycle>
				<cycle>
					<cycle_id>37</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>4097</latency>
				</cycle>
				<cycle>
					<cycle_id>38</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>4609</latency>
				</cycle>
				<cycle>
					<cycle_id>39</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>5121</latency>
				</cycle>
			</loop>
			<loop>
				<id>59</id>
				<thread>do_filter</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>66</cycle_id>
					<start_cycle>17</start_cycle>
					<latency>83969</latency>
				</cycle>
				<cycle>
					<cycle_id>67</cycle_id>
					<start_cycle>18</start_cycle>
					<latency>84481</latency>
				</cycle>
				<cycle>
					<cycle_id>4</cycle_id>
					<cyn_protocol/>
					<source_loc>14232</source_loc>
					<start_cycle>19</start_cycle>
					<latency>84993</latency>
				</cycle>
				<cycle>
					<cycle_id>5</cycle_id>
					<cyn_protocol/>
					<source_loc>14494</source_loc>
					<start_cycle>20</start_cycle>
					<latency>85505</latency>
				</cycle>
				<cycle>
					<cycle_id>6</cycle_id>
					<cyn_protocol/>
					<source_loc>14756</source_loc>
					<start_cycle>21</start_cycle>
					<latency>86017</latency>
				</cycle>
				<cycle>
					<cycle_id>7</cycle_id>
					<cyn_protocol/>
					<source_loc>2556</source_loc>
					<start_cycle>22</start_cycle>
					<latency>86529</latency>
				</cycle>
				<loop>
					<id>39</id>
					<thread>do_filter</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<loop>
						<id>38</id>
						<thread>do_filter</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>45</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>9729</latency>
						</cycle>
						<cycle>
							<cycle_id>46</cycle_id>
							<start_cycle>1</start_cycle>
							<latency>14337</latency>
						</cycle>
						<cycle>
							<cycle_id>47</cycle_id>
							<start_cycle>2</start_cycle>
							<latency>18945</latency>
						</cycle>
						<cycle>
							<cycle_id>48</cycle_id>
							<start_cycle>3</start_cycle>
							<latency>23553</latency>
						</cycle>
						<cycle>
							<cycle_id>49</cycle_id>
							<start_cycle>4</start_cycle>
							<latency>28161</latency>
						</cycle>
						<cycle>
							<cycle_id>50</cycle_id>
							<start_cycle>5</start_cycle>
							<latency>32769</latency>
						</cycle>
						<cycle>
							<cycle_id>51</cycle_id>
							<start_cycle>6</start_cycle>
							<latency>37377</latency>
						</cycle>
						<cycle>
							<cycle_id>52</cycle_id>
							<start_cycle>7</start_cycle>
							<latency>41985</latency>
						</cycle>
						<cycle>
							<cycle_id>53</cycle_id>
							<start_cycle>8</start_cycle>
							<latency>46593</latency>
						</cycle>
						<cycle>
							<cycle_id>54</cycle_id>
							<start_cycle>9</start_cycle>
							<latency>51201</latency>
						</cycle>
						<cycle>
							<cycle_id>55</cycle_id>
							<start_cycle>10</start_cycle>
							<latency>55809</latency>
						</cycle>
						<cycle>
							<cycle_id>56</cycle_id>
							<start_cycle>11</start_cycle>
							<latency>60417</latency>
						</cycle>
						<cycle>
							<cycle_id>57</cycle_id>
							<start_cycle>12</start_cycle>
							<latency>65025</latency>
						</cycle>
						<cycle>
							<cycle_id>58</cycle_id>
							<start_cycle>13</start_cycle>
							<latency>69633</latency>
						</cycle>
						<cycle>
							<cycle_id>59</cycle_id>
							<start_cycle>14</start_cycle>
							<latency>74241</latency>
						</cycle>
						<cycle>
							<cycle_id>60</cycle_id>
							<start_cycle>15</start_cycle>
							<latency>78849</latency>
						</cycle>
						<cycle>
							<cycle_id>61</cycle_id>
							<start_cycle>16</start_cycle>
							<latency>83457</latency>
						</cycle>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>60</id>
				<thread>do_filter</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>79</cycle_id>
					<start_cycle>0</start_cycle>
					<latency>87041</latency>
				</cycle>
				<cycle>
					<cycle_id>80</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>87553</latency>
				</cycle>
				<cycle>
					<cycle_id>81</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>88065</latency>
				</cycle>
				<cycle>
					<cycle_id>82</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>88577</latency>
				</cycle>
				<cycle>
					<cycle_id>83</cycle_id>
					<start_cycle>4</start_cycle>
					<latency>89089</latency>
				</cycle>
				<cycle>
					<cycle_id>84</cycle_id>
					<start_cycle>5</start_cycle>
					<latency>89601</latency>
				</cycle>
				<cycle>
					<cycle_id>85</cycle_id>
					<start_cycle>6</start_cycle>
					<latency>90113</latency>
				</cycle>
				<cycle>
					<cycle_id>86</cycle_id>
					<start_cycle>7</start_cycle>
					<latency>90625</latency>
				</cycle>
				<cycle>
					<cycle_id>87</cycle_id>
					<start_cycle>8</start_cycle>
					<latency>91137</latency>
				</cycle>
				<cycle>
					<cycle_id>88</cycle_id>
					<start_cycle>9</start_cycle>
					<latency>91649</latency>
				</cycle>
				<cycle>
					<cycle_id>89</cycle_id>
					<start_cycle>10</start_cycle>
					<latency>92161</latency>
				</cycle>
				<cycle>
					<cycle_id>90</cycle_id>
					<start_cycle>11</start_cycle>
					<latency>92673</latency>
				</cycle>
				<cycle>
					<cycle_id>91</cycle_id>
					<start_cycle>12</start_cycle>
					<latency>93185</latency>
				</cycle>
				<cycle>
					<cycle_id>92</cycle_id>
					<start_cycle>13</start_cycle>
					<latency>93697</latency>
				</cycle>
				<cycle>
					<cycle_id>93</cycle_id>
					<start_cycle>14</start_cycle>
					<latency>94209</latency>
				</cycle>
				<cycle>
					<cycle_id>94</cycle_id>
					<start_cycle>15</start_cycle>
					<latency>94721</latency>
				</cycle>
				<cycle>
					<cycle_id>95</cycle_id>
					<start_cycle>16</start_cycle>
					<latency>95233</latency>
				</cycle>
				<cycle>
					<cycle_id>96</cycle_id>
					<start_cycle>17</start_cycle>
					<latency>95745</latency>
				</cycle>
				<cycle>
					<cycle_id>98</cycle_id>
					<start_cycle>18</start_cycle>
					<latency>96257</latency>
				</cycle>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>16080</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10379</sub_loc>
	</source_loc>
	<source_loc>
		<id>16078</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10377,10377</sub_loc>
	</source_loc>
	<source_loc>
		<id>16079</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13347</opcode>
		<sub_loc>10377,10377</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.15</path>
		<name>pre_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>16086</id>
			<opcode>67</opcode>
			<source_loc>10380</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_0</thread>
		<io_op>
			<id>16082</id>
			<source_loc>16080</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_0_o_result_r_vld_prev</sig_name>
			<label>o_result_r.vld:gen_stalling_0_o_result_r_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>608</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_0_o_result_r_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16083</id>
			<source_loc>10378</source_loc>
			<order>2</order>
			<sig_name>o_result_r_busy</sig_name>
			<label>o_result_r.busy:o_result_r_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>609</id>
				<op_kind>input</op_kind>
				<object>o_result_r_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>16084</id>
			<source_loc>15154</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_82</instance_name>
			<opcode>67</opcode>
			<label>&amp;</label>
			<op>
				<id>610</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>16085</id>
			<source_loc>16079</source_loc>
			<order>4</order>
			<sig_name>o_result_r_m_stalling</sig_name>
			<label>m_stalling:o_result_r_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>611</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.15</path>
		<name>post_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_r_vld</port_name>
				<state>4</state>
				<source_loc>10379</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_r_busy</port_name>
				<state>5</state>
				<source_loc>16083</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_r_vld</port_name>
				<state>4</state>
				<source_loc>10379</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_stalling</port_name>
				<state>5</state>
				<source_loc>16085</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_busy</port_name>
				<state>5</state>
				<source_loc>16083</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_stalling</port_name>
				<state>5</state>
				<source_loc>16085</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_r_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_r_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_r_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>SobelFilter_And_1Ux1U_1U_4_82</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>SobelFilter_And_1Ux1U_1U_4_82</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>87</id>
			<thread>gen_stalling_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>17808</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>87</id>
			<thread>gen_stalling_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6095</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>16091</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10559</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.16</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_0</thread>
		<io_op>
			<id>16092</id>
			<source_loc>10552</source_loc>
			<order>1</order>
			<sig_name>o_result_r_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_r_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>614</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16093</id>
			<source_loc>10560</source_loc>
			<order>2</order>
			<sig_name>o_result_r_m_stalling</sig_name>
			<label>m_stalling:o_result_r_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>615</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16094</id>
			<source_loc>16091</source_loc>
			<order>3</order>
			<sig_name>o_result_r_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_r_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>616</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.16</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>16094</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_stalling</port_name>
				<state>11</state>
				<source_loc>16093</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>16092</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
		<reg_op>
			<id>16096</id>
			<source_loc>16092</source_loc>
			<name>o_result_r_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_r_m_unacked_req</instance_name>
			<op>
				<id>614</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>16097</id>
			<source_loc>16094</source_loc>
			<name>o_result_r_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_r_m_unacked_req</instance_name>
			<op>
				<id>616</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>85</id>
			<thread>gen_unacked_req_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>17807</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>85</id>
			<thread>gen_unacked_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6094</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>16100</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9753</sub_loc>
	</source_loc>
	<source_loc>
		<id>16098</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9751,9751</sub_loc>
	</source_loc>
	<source_loc>
		<id>16099</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13363</opcode>
		<sub_loc>9751,9751</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.17</path>
		<name>pre_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_1</thread>
		<op>
			<id>16106</id>
			<opcode>67</opcode>
			<source_loc>9754</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_1</thread>
		<io_op>
			<id>16102</id>
			<source_loc>16100</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_1_o_result_g_vld_prev</sig_name>
			<label>o_result_g.vld:gen_stalling_1_o_result_g_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>617</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_1_o_result_g_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16103</id>
			<source_loc>9752</source_loc>
			<order>2</order>
			<sig_name>o_result_g_busy</sig_name>
			<label>o_result_g.busy:o_result_g_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>618</id>
				<op_kind>input</op_kind>
				<object>o_result_g_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>16104</id>
			<source_loc>15158</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_83</instance_name>
			<opcode>67</opcode>
			<label>&amp;</label>
			<op>
				<id>619</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>16105</id>
			<source_loc>16099</source_loc>
			<order>4</order>
			<sig_name>o_result_g_m_stalling</sig_name>
			<label>m_stalling:o_result_g_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>620</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.17</path>
		<name>post_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_g_vld</port_name>
				<state>4</state>
				<source_loc>9753</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_g_busy</port_name>
				<state>5</state>
				<source_loc>16103</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_g_vld</port_name>
				<state>4</state>
				<source_loc>9753</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_stalling</port_name>
				<state>5</state>
				<source_loc>16105</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_busy</port_name>
				<state>5</state>
				<source_loc>16103</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_stalling</port_name>
				<state>5</state>
				<source_loc>16105</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_g_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_g_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_g_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>SobelFilter_And_1Ux1U_1U_4_83</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>SobelFilter_And_1Ux1U_1U_4_83</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>106</id>
			<thread>gen_stalling_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>17816</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>106</id>
			<thread>gen_stalling_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6104</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>16111</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9933</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.18</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_1</thread>
		<io_op>
			<id>16112</id>
			<source_loc>9926</source_loc>
			<order>1</order>
			<sig_name>o_result_g_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_g_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>623</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16113</id>
			<source_loc>9934</source_loc>
			<order>2</order>
			<sig_name>o_result_g_m_stalling</sig_name>
			<label>m_stalling:o_result_g_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>624</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16114</id>
			<source_loc>16111</source_loc>
			<order>3</order>
			<sig_name>o_result_g_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_g_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>625</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.18</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>16114</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_stalling</port_name>
				<state>11</state>
				<source_loc>16113</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>16112</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
		<reg_op>
			<id>16116</id>
			<source_loc>16112</source_loc>
			<name>o_result_g_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_g_m_unacked_req</instance_name>
			<op>
				<id>623</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>16117</id>
			<source_loc>16114</source_loc>
			<name>o_result_g_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_g_m_unacked_req</instance_name>
			<op>
				<id>625</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>104</id>
			<thread>gen_unacked_req_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>17815</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>104</id>
			<thread>gen_unacked_req_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6103</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>16120</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8823</sub_loc>
	</source_loc>
	<source_loc>
		<id>16118</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8821,8821</sub_loc>
	</source_loc>
	<source_loc>
		<id>16119</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13379</opcode>
		<sub_loc>8821,8821</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.19</path>
		<name>pre_sched</name>
		<thread>gen_stalling_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_2</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_2</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_2</thread>
		<op>
			<id>16126</id>
			<opcode>67</opcode>
			<source_loc>8824</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_2</thread>
		<io_op>
			<id>16122</id>
			<source_loc>16120</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_2_o_result_b_vld_prev</sig_name>
			<label>o_result_b.vld:gen_stalling_2_o_result_b_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>626</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_2_o_result_b_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16123</id>
			<source_loc>8822</source_loc>
			<order>2</order>
			<sig_name>o_result_b_busy</sig_name>
			<label>o_result_b.busy:o_result_b_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>627</id>
				<op_kind>input</op_kind>
				<object>o_result_b_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>16124</id>
			<source_loc>15162</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_84</instance_name>
			<opcode>67</opcode>
			<label>&amp;</label>
			<op>
				<id>628</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>16125</id>
			<source_loc>16119</source_loc>
			<order>4</order>
			<sig_name>o_result_b_m_stalling</sig_name>
			<label>m_stalling:o_result_b_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>629</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.19</path>
		<name>post_sched</name>
		<thread>gen_stalling_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_2</thread>
		<timing_path>
			<name>gen_stalling_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_b_vld</port_name>
				<state>4</state>
				<source_loc>8823</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_b_busy</port_name>
				<state>5</state>
				<source_loc>16123</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_b_vld</port_name>
				<state>4</state>
				<source_loc>8823</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_stalling</port_name>
				<state>5</state>
				<source_loc>16125</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_busy</port_name>
				<state>5</state>
				<source_loc>16123</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_stalling</port_name>
				<state>5</state>
				<source_loc>16125</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_2</thread>
		<timing_path>
			<name>gen_stalling_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_b_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_b_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_b_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>SobelFilter_And_1Ux1U_1U_4_84</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>SobelFilter_And_1Ux1U_1U_4_84</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_2</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>125</id>
			<thread>gen_stalling_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>17824</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>125</id>
			<thread>gen_stalling_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6113</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>16131</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9305</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.20</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_2</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_2</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_2</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_2</thread>
		<io_op>
			<id>16132</id>
			<source_loc>9298</source_loc>
			<order>1</order>
			<sig_name>o_result_b_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_b_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>632</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16133</id>
			<source_loc>9306</source_loc>
			<order>2</order>
			<sig_name>o_result_b_m_stalling</sig_name>
			<label>m_stalling:o_result_b_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>633</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16134</id>
			<source_loc>16131</source_loc>
			<order>3</order>
			<sig_name>o_result_b_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_b_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>634</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.20</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_2</thread>
		<timing_path>
			<name>gen_unacked_req_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>16134</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_stalling</port_name>
				<state>11</state>
				<source_loc>16133</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>16132</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_2</thread>
		<timing_path>
			<name>gen_unacked_req_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_2</thread>
		<reg_op>
			<id>16136</id>
			<source_loc>16132</source_loc>
			<name>o_result_b_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_b_m_unacked_req</instance_name>
			<op>
				<id>632</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>16137</id>
			<source_loc>16134</source_loc>
			<name>o_result_b_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_b_m_unacked_req</instance_name>
			<op>
				<id>634</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>123</id>
			<thread>gen_unacked_req_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>17823</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>123</id>
			<thread>gen_unacked_req_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6112</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>16138</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11056,11056</sub_loc>
	</source_loc>
	<source_loc>
		<id>16139</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13393</opcode>
		<sub_loc>11056,11056</sub_loc>
	</source_loc>
	<source_loc>
		<id>16141</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18442</sub_loc>
	</source_loc>
	<source_loc>
		<id>16140</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18442</sub_loc>
	</source_loc>
	<source_loc>
		<id>16143</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11056</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.21</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>16154</id>
			<opcode>66</opcode>
			<source_loc>18812</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld</thread>
		<io_op>
			<id>16147</id>
			<source_loc>11046</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>i_rgb.m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>635</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16148</id>
			<source_loc>18442</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>636</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16149</id>
			<source_loc>16143</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_i_rgb_m_vld_reg_next</sig_name>
			<label>i_rgb.m_vld_reg:gen_do_reg_vld_i_rgb_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>637</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_i_rgb_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16150</id>
			<source_loc>11053</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>i_rgb.m_busy_internal:i_rgb_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>638</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16151</id>
			<source_loc>11057</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>639</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>16152</id>
			<source_loc>15152</source_loc>
			<order>6</order>
			<instance_name>SobelFilter_N_Muxb_1_2_3_4_85</instance_name>
			<opcode>66</opcode>
			<label>MUX(2)</label>
			<op>
				<id>640</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>16153</id>
			<source_loc>16139</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>641</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.21</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>16150</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>16151</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>11056</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>16153</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>16142</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>16147</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
		<reg_op>
			<id>16160</id>
			<source_loc>16147</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>635</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>16161</id>
			<source_loc>16153</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>641</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>80</id>
			<thread>gen_do_reg_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>17805</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>80</id>
			<thread>gen_do_reg_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6092</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>16166</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12683</sub_loc>
	</source_loc>
	<source_loc>
		<id>16167</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12683</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.22</path>
		<name>pre_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>64</res_id>
		<opcode>65</opcode>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>SobelFilter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy</thread>
		<io_op>
			<id>16168</id>
			<source_loc>18809</source_loc>
			<order>1</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>645</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16169</id>
			<source_loc>12640</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>646</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16170</id>
			<source_loc>12641</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>647</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>16171</id>
			<source_loc>15149</source_loc>
			<order>4</order>
			<instance_name>SobelFilter_gen_busy_r_4_86</instance_name>
			<opcode>129</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>648</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>16172</id>
			<source_loc>12639</source_loc>
			<order>5</order>
			<sig_name>gnew_req</sig_name>
			<label>i_rgb.gen_busy::new_req:gnew_req:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>649</id>
				<op_kind>wire</op_kind>
				<object>gnew_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>16173</id>
			<source_loc>12670</source_loc>
			<order>6</order>
			<sig_name>gdiv</sig_name>
			<label>i_rgb.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>650</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>16174</id>
			<source_loc>16166</source_loc>
			<order>7</order>
			<sig_name>gen_busy_i_rgb_m_data_is_invalid_next</sig_name>
			<label>i_rgb.m_data_is_invalid:gen_busy_i_rgb_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>651</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_i_rgb_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>16175</id>
			<source_loc>12657</source_loc>
			<order>8</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>m_busy_internal:i_rgb_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>652</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16176</id>
			<source_loc>12660</source_loc>
			<order>9</order>
			<sig_name>i_rgb_busy</sig_name>
			<label>i_rgb.busy:i_rgb_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>653</id>
				<op_kind>output</op_kind>
				<object>i_rgb_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16177</id>
			<source_loc>12680</source_loc>
			<order>10</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_rgb_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>654</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>16178</id>
			<source_loc>16167</source_loc>
			<order>11</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>655</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.22</path>
		<name>post_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>16168</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>16175</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>16169</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>16175</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>16170</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>16175</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>16168</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>16177</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>16169</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>16177</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>16170</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>16177</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>16168</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>16178</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>16169</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>16178</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>16170</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>16178</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>16168</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
				<state>7</state>
				<source_loc>16176</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_86</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6054</source_loc>
		<loop>
			<id>63</id>
			<thread>gen_busy</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>17799</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>63</id>
			<thread>gen_busy</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6086</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>i_rgb_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_r_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rst</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_rgb_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_result_r_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_r_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_result_g_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_g_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_result_b_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_b_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 23 threads, 301 ops.</summary>
	</phase_summary>
</tool_log>
