library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.numeric_std.ALL;

entity Shift_register is
port ( 
clk: in std_logic;
id: in std_logic;
leddata :in std_logic_vector(6 downto 0);
data2led0 :out std_logic_vector(6 downto 0);
data2led1 :out std_logic_vector(6 downto 0);
data2led2 :out std_logic_vector(6 downto 0);
data2led3 :out std_logic_vector(6 downto 0);
data2led4 :out std_logic_vector(6 downto 0);
data2led5 :out std_logic_vector(6 downto 0);

);

end Shift_register;

architecture bhv of Shift_register is
signal Q0: std_logic_vector(6 downto 0):="0110110";
signal Q1: std_logic_vector(6 downto 0):="0110110";
signal Q2: std_logic_vector(6 downto 0):="0110110";
signal Q3: std_logic_vector(6 downto 0):="0110110";
signal Q4: std_logic_vector(6 downto 0):="0110110";
signal Q5: std_logic_vector(6 downto 0):="0110110";
begin
process(clk,leddata,id)
if(rising_edge(clk)) then
 if(id='1')then
 Q5<=Q4;
 Q4<=Q3;
 Q3<=Q2;
 Q2<=Q1;
 Q1<=Q0;
 Q0<=leddata;
 end if;

end if;

end process;
data2led0<=Q0;
data2led1<=Q1;
data2led2<=Q2;
data2led3<=Q3;
data2led4<=Q4;
data2led5<=Q5;

end bhv;
