<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.03.26.12:30:22"
 outputDirectory="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA5F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_SYS_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_VIDEO_IN_DMA_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_VIDEO_IN_DMA_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <interface name="avalon_d5m_config_slave" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="16" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="sys_clk" />
   <property name="associatedReset" value="sys_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="avalon_d5m_config_slave_address"
       direction="input"
       role="address"
       width="2" />
   <port
       name="avalon_d5m_config_slave_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
   <port
       name="avalon_d5m_config_slave_read"
       direction="input"
       role="read"
       width="1" />
   <port
       name="avalon_d5m_config_slave_write"
       direction="input"
       role="write"
       width="1" />
   <port
       name="avalon_d5m_config_slave_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="avalon_d5m_config_slave_readdata"
       direction="output"
       role="readdata"
       width="32" />
   <port
       name="avalon_d5m_config_slave_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
  </interface>
  <interface name="d5m_config" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="d5m_config_I2C_SDAT"
       direction="bidir"
       role="I2C_SDAT"
       width="1" />
   <port
       name="d5m_config_I2C_SCLK"
       direction="output"
       role="I2C_SCLK"
       width="1" />
   <port
       name="d5m_config_exposure"
       direction="input"
       role="exposure"
       width="16" />
  </interface>
  <interface name="sys_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sys_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="sys_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="sys_reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="video_in" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="video_in_PIXEL_CLK"
       direction="input"
       role="PIXEL_CLK"
       width="1" />
   <port
       name="video_in_LINE_VALID"
       direction="input"
       role="LINE_VALID"
       width="1" />
   <port
       name="video_in_FRAME_VALID"
       direction="input"
       role="FRAME_VALID"
       width="1" />
   <port
       name="video_in_pixel_clk_reset"
       direction="input"
       role="pixel_clk_reset"
       width="1" />
   <port
       name="video_in_PIXEL_DATA"
       direction="input"
       role="PIXEL_DATA"
       width="12" />
  </interface>
  <interface name="video_in_dma_control_slave" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="16" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="sys_clk" />
   <property name="associatedReset" value="sys_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="1" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="video_in_dma_control_slave_address"
       direction="input"
       role="address"
       width="2" />
   <port
       name="video_in_dma_control_slave_byteenable"
       direction="input"
       role="byteenable"
       width="4" />
   <port
       name="video_in_dma_control_slave_read"
       direction="input"
       role="read"
       width="1" />
   <port
       name="video_in_dma_control_slave_write"
       direction="input"
       role="write"
       width="1" />
   <port
       name="video_in_dma_control_slave_writedata"
       direction="input"
       role="writedata"
       width="32" />
   <port
       name="video_in_dma_control_slave_readdata"
       direction="output"
       role="readdata"
       width="32" />
  </interface>
  <interface name="video_in_dma_master" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="sys_clk" />
   <property name="associatedReset" value="sys_reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="writeWaitTime" value="0" />
   <port
       name="video_in_dma_master_address"
       direction="output"
       role="address"
       width="32" />
   <port
       name="video_in_dma_master_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="video_in_dma_master_write"
       direction="output"
       role="write"
       width="1" />
   <port
       name="video_in_dma_master_writedata"
       direction="output"
       role="writedata"
       width="16" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="D5M_Subsystem:1.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1711470621,AUTO_SYS_CLK_CLOCK_DOMAIN=-1,AUTO_SYS_CLK_CLOCK_RATE=-1,AUTO_SYS_CLK_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=,AUTO_VIDEO_IN_DMA_MASTER_ADDRESS_MAP=,AUTO_VIDEO_IN_DMA_MASTER_ADDRESS_WIDTH=AddressWidth = -1(altera_up_avalon_video_bayer_resampler:18.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,custom_height_in=1944,custom_width_in=2592,device=5MP Digital Camera (THDB_D5M),height_in=1944,use_custom_format=true,width_in=2592)(altera_up_avalon_audio_and_video_config:18.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,audio_in=Microphone to ADC,bit_length=24,board=DE1-SoC,bosr=250fs/256fs,d5m_resolution=2592 x 1944,dac_enable=true,data_format=Left Justified,device=5 Megapixel Camera (TRDB_D5M),eai=true,exposure=true,line_in_bypass=false,mic_attenuation=-6dB,mic_bypass=false,sampling_rate=48 kHz,sr_register=0,video_format=NTSC)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_up_avalon_video_decoder:18.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,video_source=5MP Digital Camera (THDB_D5M))(altera_up_avalon_video_clipper:18.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,add_bottom=0,add_left=0,add_right=0,add_top=0,add_value_plane_1=0,add_value_plane_2=0,add_value_plane_3=0,add_value_plane_4=0,color_bits=16,color_planes=1,drop_bottom=6,drop_left=8,drop_right=8,drop_top=6,height_in=972,width_in=1296)(altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,addr_mode=X-Y,back_start_address=134217728,color_bits=16,color_planes=1,dma_enabled=false,height=240,mode=From Stream to Memory,start_address=134217728,width=320)(altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,alpha=1023,input_bits=8,input_planes=3,input_type=24-bit RGB,output_bits=16,output_planes=1,output_type=16-bit RGB)(altera_up_avalon_video_scaler:18.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,channel_size=0,color_bits=16,color_planes=1,height_in=960,height_out=240,height_scaling=0.25,include_channel=false,width_in=1280,width_out=320,width_scaling=0.25)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="D5M_Subsystem"
   kind="D5M_Subsystem"
   version="1.0"
   name="D5M_Subsystem">
  <parameter name="AUTO_SYS_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1711470621" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter
     name="AUTO_VIDEO_IN_DMA_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_SYS_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_SYS_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_VIDEO_IN_DMA_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/D5M_Subsystem.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/D5M_Subsystem_Bayer_Resampler.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_serial_bus_controller.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_slow_clock_generator.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_dc2.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_d5m.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_lcm.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_ltm.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/D5M_Subsystem_D5M_Config.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_itu_656_decoder.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_camera_decoder.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_dual_clock_fifo.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/D5M_Subsystem_Video_In.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_clipper_add.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_clipper_drop.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_clipper_counters.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/D5M_Subsystem_Video_In_Clipper.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/D5M_Subsystem_Video_In_DMA.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/D5M_Subsystem_Video_In_RGB_Resampler.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/D5M_Subsystem_Video_In_Scaler.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_bayer_resampler/altera_up_avalon_video_bayer_resampler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_serial_bus_controller.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_slow_clock_generator.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_dc2.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_d5m.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_lcm.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ltm.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de1_soc.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_115.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2i_150.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de10_standard.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_audio.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7180.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7181.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/altera_up_avalon_video_decoder_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_itu_656_decoder.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_decoder_add_endofpacket.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_camera_decoder.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_dual_clock_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/altera_up_avalon_video_clipper_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_add.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_drop.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_counters.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="D5M_Subsystem">queue size: 0 starting:D5M_Subsystem "D5M_Subsystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>8</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>9</b> modules, <b>21</b> connections]]></message>
   <message level="Debug" culprit="D5M_Subsystem"><![CDATA["<b>D5M_Subsystem</b>" reuses <b>altera_up_avalon_video_bayer_resampler</b> "<b>submodules/D5M_Subsystem_Bayer_Resampler</b>"]]></message>
   <message level="Debug" culprit="D5M_Subsystem"><![CDATA["<b>D5M_Subsystem</b>" reuses <b>altera_up_avalon_audio_and_video_config</b> "<b>submodules/D5M_Subsystem_D5M_Config</b>"]]></message>
   <message level="Debug" culprit="D5M_Subsystem"><![CDATA["<b>D5M_Subsystem</b>" reuses <b>altera_up_avalon_video_decoder</b> "<b>submodules/D5M_Subsystem_Video_In</b>"]]></message>
   <message level="Debug" culprit="D5M_Subsystem"><![CDATA["<b>D5M_Subsystem</b>" reuses <b>altera_up_avalon_video_clipper</b> "<b>submodules/D5M_Subsystem_Video_In_Clipper</b>"]]></message>
   <message level="Debug" culprit="D5M_Subsystem"><![CDATA["<b>D5M_Subsystem</b>" reuses <b>altera_up_avalon_video_dma_controller</b> "<b>submodules/D5M_Subsystem_Video_In_DMA</b>"]]></message>
   <message level="Debug" culprit="D5M_Subsystem"><![CDATA["<b>D5M_Subsystem</b>" reuses <b>altera_up_avalon_video_rgb_resampler</b> "<b>submodules/D5M_Subsystem_Video_In_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="D5M_Subsystem"><![CDATA["<b>D5M_Subsystem</b>" reuses <b>altera_up_avalon_video_scaler</b> "<b>submodules/D5M_Subsystem_Video_In_Scaler</b>"]]></message>
   <message level="Debug" culprit="D5M_Subsystem"><![CDATA["<b>D5M_Subsystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="D5M_Subsystem">queue size: 7 starting:altera_up_avalon_video_bayer_resampler "submodules/D5M_Subsystem_Bayer_Resampler"</message>
   <message level="Info" culprit="Bayer_Resampler">Starting Generation of Video Bayer Pattern Resampler</message>
   <message level="Info" culprit="Bayer_Resampler"><![CDATA["<b>D5M_Subsystem</b>" instantiated <b>altera_up_avalon_video_bayer_resampler</b> "<b>Bayer_Resampler</b>"]]></message>
   <message level="Debug" culprit="D5M_Subsystem">queue size: 6 starting:altera_up_avalon_audio_and_video_config "submodules/D5M_Subsystem_D5M_Config"</message>
   <message level="Info" culprit="D5M_Config">Starting Generation of Audio and Video Config</message>
   <message level="Info" culprit="D5M_Config"><![CDATA["<b>D5M_Subsystem</b>" instantiated <b>altera_up_avalon_audio_and_video_config</b> "<b>D5M_Config</b>"]]></message>
   <message level="Debug" culprit="D5M_Subsystem">queue size: 5 starting:altera_up_avalon_video_decoder "submodules/D5M_Subsystem_Video_In"</message>
   <message level="Info" culprit="Video_In">Starting Generation of Video In Decoder</message>
   <message level="Info" culprit="Video_In"><![CDATA["<b>D5M_Subsystem</b>" instantiated <b>altera_up_avalon_video_decoder</b> "<b>Video_In</b>"]]></message>
   <message level="Debug" culprit="D5M_Subsystem">queue size: 4 starting:altera_up_avalon_video_clipper "submodules/D5M_Subsystem_Video_In_Clipper"</message>
   <message level="Info" culprit="Video_In_Clipper">Starting generation of the video clipper</message>
   <message level="Info" culprit="Video_In_Clipper"><![CDATA["<b>D5M_Subsystem</b>" instantiated <b>altera_up_avalon_video_clipper</b> "<b>Video_In_Clipper</b>"]]></message>
   <message level="Debug" culprit="D5M_Subsystem">queue size: 3 starting:altera_up_avalon_video_dma_controller "submodules/D5M_Subsystem_Video_In_DMA"</message>
   <message level="Info" culprit="Video_In_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="Video_In_DMA"><![CDATA["<b>D5M_Subsystem</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>Video_In_DMA</b>"]]></message>
   <message level="Debug" culprit="D5M_Subsystem">queue size: 2 starting:altera_up_avalon_video_rgb_resampler "submodules/D5M_Subsystem_Video_In_RGB_Resampler"</message>
   <message level="Info" culprit="Video_In_RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="Video_In_RGB_Resampler"><![CDATA["<b>D5M_Subsystem</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>Video_In_RGB_Resampler</b>"]]></message>
   <message level="Debug" culprit="D5M_Subsystem">queue size: 1 starting:altera_up_avalon_video_scaler "submodules/D5M_Subsystem_Video_In_Scaler"</message>
   <message level="Info" culprit="Video_In_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="Video_In_Scaler"><![CDATA["<b>D5M_Subsystem</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>Video_In_Scaler</b>"]]></message>
   <message level="Debug" culprit="D5M_Subsystem">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>D5M_Subsystem</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_bayer_resampler:18.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,custom_height_in=1944,custom_width_in=2592,device=5MP Digital Camera (THDB_D5M),height_in=1944,use_custom_format=true,width_in=2592"
   instancePathKey="D5M_Subsystem:.:Bayer_Resampler"
   kind="altera_up_avalon_video_bayer_resampler"
   version="18.0"
   name="D5M_Subsystem_Bayer_Resampler">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="custom_height_in" value="1944" />
  <parameter name="custom_width_in" value="2592" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="height_in" value="1944" />
  <parameter name="width_in" value="2592" />
  <parameter name="device" value="5MP Digital Camera (THDB_D5M)" />
  <parameter name="use_custom_format" value="true" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/D5M_Subsystem_Bayer_Resampler.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_bayer_resampler/altera_up_avalon_video_bayer_resampler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D5M_Subsystem" as="Bayer_Resampler" />
  <messages>
   <message level="Debug" culprit="D5M_Subsystem">queue size: 7 starting:altera_up_avalon_video_bayer_resampler "submodules/D5M_Subsystem_Bayer_Resampler"</message>
   <message level="Info" culprit="Bayer_Resampler">Starting Generation of Video Bayer Pattern Resampler</message>
   <message level="Info" culprit="Bayer_Resampler"><![CDATA["<b>D5M_Subsystem</b>" instantiated <b>altera_up_avalon_video_bayer_resampler</b> "<b>Bayer_Resampler</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_audio_and_video_config:18.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,audio_in=Microphone to ADC,bit_length=24,board=DE1-SoC,bosr=250fs/256fs,d5m_resolution=2592 x 1944,dac_enable=true,data_format=Left Justified,device=5 Megapixel Camera (TRDB_D5M),eai=true,exposure=true,line_in_bypass=false,mic_attenuation=-6dB,mic_bypass=false,sampling_rate=48 kHz,sr_register=0,video_format=NTSC"
   instancePathKey="D5M_Subsystem:.:D5M_Config"
   kind="altera_up_avalon_audio_and_video_config"
   version="18.0"
   name="D5M_Subsystem_D5M_Config">
  <parameter name="data_format" value="Left Justified" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="bosr" value="250fs/256fs" />
  <parameter name="audio_in" value="Microphone to ADC" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="d5m_resolution" value="2592 x 1944" />
  <parameter name="video_format" value="NTSC" />
  <parameter name="dac_enable" value="true" />
  <parameter name="eai" value="true" />
  <parameter name="line_in_bypass" value="false" />
  <parameter name="bit_length" value="24" />
  <parameter name="sampling_rate" value="48 kHz" />
  <parameter name="sr_register" value="0" />
  <parameter name="mic_bypass" value="false" />
  <parameter name="exposure" value="true" />
  <parameter name="mic_attenuation" value="-6dB" />
  <parameter name="device" value="5 Megapixel Camera (TRDB_D5M)" />
  <parameter name="board" value="DE1-SoC" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_serial_bus_controller.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_slow_clock_generator.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_dc2.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_d5m.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_lcm.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_ltm.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/D5M_Subsystem_D5M_Config.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/altera_up_avalon_audio_and_video_config_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_serial_bus_controller.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_slow_clock_generator.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_dc2.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_d5m.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_lcm.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ltm.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de1_soc.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2_115.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de2i_150.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_de10_standard.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_audio.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7180.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/altera_up_avalon_audio_and_video_config/hdl/altera_up_av_config_auto_init_ob_adv7181.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D5M_Subsystem" as="D5M_Config" />
  <messages>
   <message level="Debug" culprit="D5M_Subsystem">queue size: 6 starting:altera_up_avalon_audio_and_video_config "submodules/D5M_Subsystem_D5M_Config"</message>
   <message level="Info" culprit="D5M_Config">Starting Generation of Audio and Video Config</message>
   <message level="Info" culprit="D5M_Config"><![CDATA["<b>D5M_Subsystem</b>" instantiated <b>altera_up_avalon_audio_and_video_config</b> "<b>D5M_Config</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_decoder:18.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,video_source=5MP Digital Camera (THDB_D5M)"
   instancePathKey="D5M_Subsystem:.:Video_In"
   kind="altera_up_avalon_video_decoder"
   version="18.0"
   name="D5M_Subsystem_Video_In">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="video_source" value="5MP Digital Camera (THDB_D5M)" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_itu_656_decoder.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_camera_decoder.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_dual_clock_fifo.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/D5M_Subsystem_Video_In.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/altera_up_avalon_video_decoder_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_itu_656_decoder.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_decoder_add_endofpacket.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_camera_decoder.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_decoder/hdl/altera_up_video_dual_clock_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D5M_Subsystem" as="Video_In" />
  <messages>
   <message level="Debug" culprit="D5M_Subsystem">queue size: 5 starting:altera_up_avalon_video_decoder "submodules/D5M_Subsystem_Video_In"</message>
   <message level="Info" culprit="Video_In">Starting Generation of Video In Decoder</message>
   <message level="Info" culprit="Video_In"><![CDATA["<b>D5M_Subsystem</b>" instantiated <b>altera_up_avalon_video_decoder</b> "<b>Video_In</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_clipper:18.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,add_bottom=0,add_left=0,add_right=0,add_top=0,add_value_plane_1=0,add_value_plane_2=0,add_value_plane_3=0,add_value_plane_4=0,color_bits=16,color_planes=1,drop_bottom=6,drop_left=8,drop_right=8,drop_top=6,height_in=972,width_in=1296"
   instancePathKey="D5M_Subsystem:.:Video_In_Clipper"
   kind="altera_up_avalon_video_clipper"
   version="18.0"
   name="D5M_Subsystem_Video_In_Clipper">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="add_bottom" value="0" />
  <parameter name="color_planes" value="1" />
  <parameter name="width_in" value="1296" />
  <parameter name="drop_bottom" value="6" />
  <parameter name="color_bits" value="16" />
  <parameter name="drop_left" value="8" />
  <parameter name="drop_right" value="8" />
  <parameter name="add_left" value="0" />
  <parameter name="drop_top" value="6" />
  <parameter name="add_right" value="0" />
  <parameter name="add_top" value="0" />
  <parameter name="add_value_plane_2" value="0" />
  <parameter name="height_in" value="972" />
  <parameter name="add_value_plane_1" value="0" />
  <parameter name="add_value_plane_4" value="0" />
  <parameter name="add_value_plane_3" value="0" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_clipper_add.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_clipper_drop.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_clipper_counters.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/D5M_Subsystem_Video_In_Clipper.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/altera_up_avalon_video_clipper_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_add.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_drop.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_clipper/hdl/altera_up_video_clipper_counters.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D5M_Subsystem" as="Video_In_Clipper" />
  <messages>
   <message level="Debug" culprit="D5M_Subsystem">queue size: 4 starting:altera_up_avalon_video_clipper "submodules/D5M_Subsystem_Video_In_Clipper"</message>
   <message level="Info" culprit="Video_In_Clipper">Starting generation of the video clipper</message>
   <message level="Info" culprit="Video_In_Clipper"><![CDATA["<b>D5M_Subsystem</b>" instantiated <b>altera_up_avalon_video_clipper</b> "<b>Video_In_Clipper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_dma_controller:18.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,addr_mode=X-Y,back_start_address=134217728,color_bits=16,color_planes=1,dma_enabled=false,height=240,mode=From Stream to Memory,start_address=134217728,width=320"
   instancePathKey="D5M_Subsystem:.:Video_In_DMA"
   kind="altera_up_avalon_video_dma_controller"
   version="18.0"
   name="D5M_Subsystem_Video_In_DMA">
  <parameter name="mode" value="From Stream to Memory" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="dma_enabled" value="false" />
  <parameter name="color_bits" value="16" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="start_address" value="134217728" />
  <parameter name="addr_mode" value="X-Y" />
  <parameter name="width" value="320" />
  <parameter name="color_planes" value="1" />
  <parameter name="back_start_address" value="134217728" />
  <parameter name="height" value="240" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_dma_control_slave.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_dma_to_memory.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_dma_to_stream.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/D5M_Subsystem_Video_In_DMA.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/altera_up_avalon_video_dma_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_control_slave.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_memory.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_dma_controller/hdl/altera_up_video_dma_to_stream.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D5M_Subsystem" as="Video_In_DMA" />
  <messages>
   <message level="Debug" culprit="D5M_Subsystem">queue size: 3 starting:altera_up_avalon_video_dma_controller "submodules/D5M_Subsystem_Video_In_DMA"</message>
   <message level="Info" culprit="Video_In_DMA">Starting Generation of Video DMA Controller</message>
   <message level="Info" culprit="Video_In_DMA"><![CDATA["<b>D5M_Subsystem</b>" instantiated <b>altera_up_avalon_video_dma_controller</b> "<b>Video_In_DMA</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_rgb_resampler:18.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,alpha=1023,input_bits=8,input_planes=3,input_type=24-bit RGB,output_bits=16,output_planes=1,output_type=16-bit RGB"
   instancePathKey="D5M_Subsystem:.:Video_In_RGB_Resampler"
   kind="altera_up_avalon_video_rgb_resampler"
   version="18.0"
   name="D5M_Subsystem_Video_In_RGB_Resampler">
  <parameter name="output_bits" value="16" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="output_type" value="16-bit RGB" />
  <parameter name="input_bits" value="8" />
  <parameter name="output_planes" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="alpha" value="1023" />
  <parameter name="input_type" value="24-bit RGB" />
  <parameter name="input_planes" value="3" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/D5M_Subsystem_Video_In_RGB_Resampler.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_rgb_resampler/altera_up_avalon_video_rgb_resampler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D5M_Subsystem" as="Video_In_RGB_Resampler" />
  <messages>
   <message level="Debug" culprit="D5M_Subsystem">queue size: 2 starting:altera_up_avalon_video_rgb_resampler "submodules/D5M_Subsystem_Video_In_RGB_Resampler"</message>
   <message level="Info" culprit="Video_In_RGB_Resampler">Starting Generation of Video RGB Resampler</message>
   <message level="Info" culprit="Video_In_RGB_Resampler"><![CDATA["<b>D5M_Subsystem</b>" instantiated <b>altera_up_avalon_video_rgb_resampler</b> "<b>Video_In_RGB_Resampler</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_up_avalon_video_scaler:18.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,channel_size=0,color_bits=16,color_planes=1,height_in=960,height_out=240,height_scaling=0.25,include_channel=false,width_in=1280,width_out=320,width_scaling=0.25"
   instancePathKey="D5M_Subsystem:.:Video_In_Scaler"
   kind="altera_up_avalon_video_scaler"
   version="18.0"
   name="D5M_Subsystem_Video_In_Scaler">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="channel_size" value="0" />
  <parameter name="color_bits" value="16" />
  <parameter name="height_scaling" value="0.25" />
  <parameter name="include_channel" value="false" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="width_out" value="320" />
  <parameter name="height_in" value="960" />
  <parameter name="width_scaling" value="0.25" />
  <parameter name="color_planes" value="1" />
  <parameter name="width_in" value="1280" />
  <parameter name="height_out" value="240" />
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_scaler_shrink.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_scaler_multiply_width.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v"
       type="VERILOG" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/D5M_Subsystem_Video_In_Scaler.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/altera_up_avalon_video_scaler_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_shrink.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_width.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/university_program/audio_video/video/altera_up_avalon_video_scaler/hdl/altera_up_video_scaler_multiply_height.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D5M_Subsystem" as="Video_In_Scaler" />
  <messages>
   <message level="Debug" culprit="D5M_Subsystem">queue size: 1 starting:altera_up_avalon_video_scaler "submodules/D5M_Subsystem_Video_In_Scaler"</message>
   <message level="Info" culprit="Video_In_Scaler">Starting Generation of Video Scaler</message>
   <message level="Info" culprit="Video_In_Scaler"><![CDATA["<b>D5M_Subsystem</b>" instantiated <b>altera_up_avalon_video_scaler</b> "<b>Video_In_Scaler</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="D5M_Subsystem:.:rst_controller"
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/intelFPGA_lite/18.1/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/D5M_Subsystem/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="D5M_Subsystem" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="D5M_Subsystem">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>D5M_Subsystem</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
</deploy>
