{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 01:15:50 2017 " "Info: Processing started: Tue Feb 28 01:15:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top2048 -c top2048 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top2048 -c top2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oled.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file oled.v" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Info: Found entity 1: game" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 seg " "Info: Found entity 2: seg" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 84 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 move " "Info: Found entity 3: move" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 104 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 gen " "Info: Found entity 4: gen" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 155 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 random " "Info: Found entity 5: random" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 195 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "game " "Info: Elaborating entity \"game\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "oled.v(56) " "Info (10264): Verilog HDL Case Statement information at oled.v(56): all case item expressions in this case statement are onehot" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 oled.v(69) " "Warning (10230): Verilog HDL assignment warning at oled.v(69): truncated value with size 32 to match size of target (8)" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move move:mu3 " "Info: Elaborating entity \"move\" for hierarchy \"move:mu3\"" {  } { { "oled.v" "mu3" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 16 oled.v(120) " "Warning (10230): Verilog HDL assignment warning at oled.v(120): truncated value with size 44 to match size of target (16)" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 16 oled.v(123) " "Warning (10230): Verilog HDL assignment warning at oled.v(123): truncated value with size 44 to match size of target (16)" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 16 oled.v(125) " "Warning (10230): Verilog HDL assignment warning at oled.v(125): truncated value with size 44 to match size of target (16)" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 16 oled.v(127) " "Warning (10230): Verilog HDL assignment warning at oled.v(127): truncated value with size 44 to match size of target (16)" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 16 oled.v(128) " "Warning (10230): Verilog HDL assignment warning at oled.v(128): truncated value with size 44 to match size of target (16)" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 16 oled.v(131) " "Warning (10230): Verilog HDL assignment warning at oled.v(131): truncated value with size 44 to match size of target (16)" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 16 oled.v(133) " "Warning (10230): Verilog HDL assignment warning at oled.v(133): truncated value with size 44 to match size of target (16)" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 16 oled.v(135) " "Warning (10230): Verilog HDL assignment warning at oled.v(135): truncated value with size 44 to match size of target (16)" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 16 oled.v(136) " "Warning (10230): Verilog HDL assignment warning at oled.v(136): truncated value with size 44 to match size of target (16)" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 16 oled.v(138) " "Warning (10230): Verilog HDL assignment warning at oled.v(138): truncated value with size 44 to match size of target (16)" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 16 oled.v(140) " "Warning (10230): Verilog HDL assignment warning at oled.v(140): truncated value with size 44 to match size of target (16)" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 16 oled.v(141) " "Warning (10230): Verilog HDL assignment warning at oled.v(141): truncated value with size 44 to match size of target (16)" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 16 oled.v(143) " "Warning (10230): Verilog HDL assignment warning at oled.v(143): truncated value with size 44 to match size of target (16)" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 16 oled.v(144) " "Warning (10230): Verilog HDL assignment warning at oled.v(144): truncated value with size 44 to match size of target (16)" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "72 16 oled.v(146) " "Warning (10230): Verilog HDL assignment warning at oled.v(146): truncated value with size 72 to match size of target (16)" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 16 oled.v(147) " "Warning (10230): Verilog HDL assignment warning at oled.v(147): truncated value with size 44 to match size of target (16)" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 16 oled.v(148) " "Warning (10230): Verilog HDL assignment warning at oled.v(148): truncated value with size 44 to match size of target (16)" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "44 16 oled.v(149) " "Warning (10230): Verilog HDL assignment warning at oled.v(149): truncated value with size 44 to match size of target (16)" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen gen:gu " "Info: Elaborating entity \"gen\" for hierarchy \"gen:gu\"" {  } { { "oled.v" "gu" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ran4 oled.v(174) " "Warning (10235): Verilog HDL Always Construct warning at oled.v(174): variable \"ran4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ran3 oled.v(175) " "Warning (10235): Verilog HDL Always Construct warning at oled.v(175): variable \"ran3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ran3 oled.v(176) " "Warning (10235): Verilog HDL Always Construct warning at oled.v(176): variable \"ran3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ran2 oled.v(177) " "Warning (10235): Verilog HDL Always Construct warning at oled.v(177): variable \"ran2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ran3 oled.v(178) " "Warning (10235): Verilog HDL Always Construct warning at oled.v(178): variable \"ran3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ran2 oled.v(179) " "Warning (10235): Verilog HDL Always Construct warning at oled.v(179): variable \"ran2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ran2 oled.v(180) " "Warning (10235): Verilog HDL Always Construct warning at oled.v(180): variable \"ran2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ran3 oled.v(182) " "Warning (10235): Verilog HDL Always Construct warning at oled.v(182): variable \"ran3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ran2 oled.v(183) " "Warning (10235): Verilog HDL Always Construct warning at oled.v(183): variable \"ran2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ran2 oled.v(184) " "Warning (10235): Verilog HDL Always Construct warning at oled.v(184): variable \"ran2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ran2 oled.v(186) " "Warning (10235): Verilog HDL Always Construct warning at oled.v(186): variable \"ran2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random gen:gu\|random:ran " "Info: Elaborating entity \"random\" for hierarchy \"gen:gu\|random:ran\"" {  } { { "oled.v" "ran" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 170 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 44 -1 0 } } { "oled.v" "" { Text "C:/Users/HEHE/Desktop/2048/oled.v" 205 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~25 " "Info: Register \"state~25\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~26 " "Info: Register \"state~26\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.11 " "Info: Register \"state.11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2997 " "Info: Implemented 2997 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Info: Implemented 80 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2911 " "Info: Implemented 2911 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 01:16:19 2017 " "Info: Processing ended: Tue Feb 28 01:16:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Info: Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Info: Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
