$comment
	File created using the following command:
		vcd file Processador_v1_uniciclo.msim.vcd -direction
$end
$date
	Tue Dec 04 08:17:42 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module datapath_vhd_vec_tst $end
$var wire 1 ! Clock_Sistema $end
$var wire 1 " Data_to_writeRegister_outWaveform [15] $end
$var wire 1 # Data_to_writeRegister_outWaveform [14] $end
$var wire 1 $ Data_to_writeRegister_outWaveform [13] $end
$var wire 1 % Data_to_writeRegister_outWaveform [12] $end
$var wire 1 & Data_to_writeRegister_outWaveform [11] $end
$var wire 1 ' Data_to_writeRegister_outWaveform [10] $end
$var wire 1 ( Data_to_writeRegister_outWaveform [9] $end
$var wire 1 ) Data_to_writeRegister_outWaveform [8] $end
$var wire 1 * Data_to_writeRegister_outWaveform [7] $end
$var wire 1 + Data_to_writeRegister_outWaveform [6] $end
$var wire 1 , Data_to_writeRegister_outWaveform [5] $end
$var wire 1 - Data_to_writeRegister_outWaveform [4] $end
$var wire 1 . Data_to_writeRegister_outWaveform [3] $end
$var wire 1 / Data_to_writeRegister_outWaveform [2] $end
$var wire 1 0 Data_to_writeRegister_outWaveform [1] $end
$var wire 1 1 Data_to_writeRegister_outWaveform [0] $end
$var wire 1 2 Flag_aluSRC_OUT $end
$var wire 1 3 Flag_branch_OUT $end
$var wire 1 4 Flag_escrevemem_OUT $end
$var wire 1 5 Flag_escrevereg_OUT $end
$var wire 1 6 Flag_jump_OUT $end
$var wire 1 7 Flag_lemem_OUT $end
$var wire 1 8 Flag_memparareg_OUT $end
$var wire 1 9 Flag_origialu_OUT [3] $end
$var wire 1 : Flag_origialu_OUT [2] $end
$var wire 1 ; Flag_origialu_OUT [1] $end
$var wire 1 < Flag_origialu_OUT [0] $end
$var wire 1 = Flag_regdest_OUT $end
$var wire 1 > Instruction_to_Control_outWaveform [3] $end
$var wire 1 ? Instruction_to_Control_outWaveform [2] $end
$var wire 1 @ Instruction_to_Control_outWaveform [1] $end
$var wire 1 A Instruction_to_Control_outWaveform [0] $end
$var wire 1 B Instruction_to_controlULA_outWaveform [2] $end
$var wire 1 C Instruction_to_controlULA_outWaveform [1] $end
$var wire 1 D Instruction_to_controlULA_outWaveform [0] $end
$var wire 1 E Instruction_to_extensorDeSinal_outWaveform [5] $end
$var wire 1 F Instruction_to_extensorDeSinal_outWaveform [4] $end
$var wire 1 G Instruction_to_extensorDeSinal_outWaveform [3] $end
$var wire 1 H Instruction_to_extensorDeSinal_outWaveform [2] $end
$var wire 1 I Instruction_to_extensorDeSinal_outWaveform [1] $end
$var wire 1 J Instruction_to_extensorDeSinal_outWaveform [0] $end
$var wire 1 K Instruction_to_Jump_outWaveform [11] $end
$var wire 1 L Instruction_to_Jump_outWaveform [10] $end
$var wire 1 M Instruction_to_Jump_outWaveform [9] $end
$var wire 1 N Instruction_to_Jump_outWaveform [8] $end
$var wire 1 O Instruction_to_Jump_outWaveform [7] $end
$var wire 1 P Instruction_to_Jump_outWaveform [6] $end
$var wire 1 Q Instruction_to_Jump_outWaveform [5] $end
$var wire 1 R Instruction_to_Jump_outWaveform [4] $end
$var wire 1 S Instruction_to_Jump_outWaveform [3] $end
$var wire 1 T Instruction_to_Jump_outWaveform [2] $end
$var wire 1 U Instruction_to_Jump_outWaveform [1] $end
$var wire 1 V Instruction_to_Jump_outWaveform [0] $end
$var wire 1 W Instruction_to_multiplexador_outWaveform [2] $end
$var wire 1 X Instruction_to_multiplexador_outWaveform [1] $end
$var wire 1 Y Instruction_to_multiplexador_outWaveform [0] $end
$var wire 1 Z Instruction_to_register1_outWaveform [2] $end
$var wire 1 [ Instruction_to_register1_outWaveform [1] $end
$var wire 1 \ Instruction_to_register1_outWaveform [0] $end
$var wire 1 ] Instruction_to_register2_outWaveform [2] $end
$var wire 1 ^ Instruction_to_register2_outWaveform [1] $end
$var wire 1 _ Instruction_to_register2_outWaveform [0] $end
$var wire 1 ` multiplexador_to_writeRegister_outWaveform [2] $end
$var wire 1 a multiplexador_to_writeRegister_outWaveform [1] $end
$var wire 1 b multiplexador_to_writeRegister_outWaveform [0] $end
$var wire 1 c out_Saida_OperacaoDaULA [6] $end
$var wire 1 d out_Saida_OperacaoDaULA [5] $end
$var wire 1 e out_Saida_OperacaoDaULA [4] $end
$var wire 1 f out_Saida_OperacaoDaULA [3] $end
$var wire 1 g out_Saida_OperacaoDaULA [2] $end
$var wire 1 h out_Saida_OperacaoDaULA [1] $end
$var wire 1 i out_Saida_OperacaoDaULA [0] $end
$var wire 1 j Saida_adress_to_RAM_outWaveform [15] $end
$var wire 1 k Saida_adress_to_RAM_outWaveform [14] $end
$var wire 1 l Saida_adress_to_RAM_outWaveform [13] $end
$var wire 1 m Saida_adress_to_RAM_outWaveform [12] $end
$var wire 1 n Saida_adress_to_RAM_outWaveform [11] $end
$var wire 1 o Saida_adress_to_RAM_outWaveform [10] $end
$var wire 1 p Saida_adress_to_RAM_outWaveform [9] $end
$var wire 1 q Saida_adress_to_RAM_outWaveform [8] $end
$var wire 1 r Saida_adress_to_RAM_outWaveform [7] $end
$var wire 1 s Saida_adress_to_RAM_outWaveform [6] $end
$var wire 1 t Saida_adress_to_RAM_outWaveform [5] $end
$var wire 1 u Saida_adress_to_RAM_outWaveform [4] $end
$var wire 1 v Saida_adress_to_RAM_outWaveform [3] $end
$var wire 1 w Saida_adress_to_RAM_outWaveform [2] $end
$var wire 1 x Saida_adress_to_RAM_outWaveform [1] $end
$var wire 1 y Saida_adress_to_RAM_outWaveform [0] $end
$var wire 1 z Saida_mult_to_mult_outWaveform [15] $end
$var wire 1 { Saida_mult_to_mult_outWaveform [14] $end
$var wire 1 | Saida_mult_to_mult_outWaveform [13] $end
$var wire 1 } Saida_mult_to_mult_outWaveform [12] $end
$var wire 1 ~ Saida_mult_to_mult_outWaveform [11] $end
$var wire 1 !! Saida_mult_to_mult_outWaveform [10] $end
$var wire 1 "! Saida_mult_to_mult_outWaveform [9] $end
$var wire 1 #! Saida_mult_to_mult_outWaveform [8] $end
$var wire 1 $! Saida_mult_to_mult_outWaveform [7] $end
$var wire 1 %! Saida_mult_to_mult_outWaveform [6] $end
$var wire 1 &! Saida_mult_to_mult_outWaveform [5] $end
$var wire 1 '! Saida_mult_to_mult_outWaveform [4] $end
$var wire 1 (! Saida_mult_to_mult_outWaveform [3] $end
$var wire 1 )! Saida_mult_to_mult_outWaveform [2] $end
$var wire 1 *! Saida_mult_to_mult_outWaveform [1] $end
$var wire 1 +! Saida_mult_to_mult_outWaveform [0] $end
$var wire 1 ,! Saida_to_PC_outWaveform [15] $end
$var wire 1 -! Saida_to_PC_outWaveform [14] $end
$var wire 1 .! Saida_to_PC_outWaveform [13] $end
$var wire 1 /! Saida_to_PC_outWaveform [12] $end
$var wire 1 0! Saida_to_PC_outWaveform [11] $end
$var wire 1 1! Saida_to_PC_outWaveform [10] $end
$var wire 1 2! Saida_to_PC_outWaveform [9] $end
$var wire 1 3! Saida_to_PC_outWaveform [8] $end
$var wire 1 4! Saida_to_PC_outWaveform [7] $end
$var wire 1 5! Saida_to_PC_outWaveform [6] $end
$var wire 1 6! Saida_to_PC_outWaveform [5] $end
$var wire 1 7! Saida_to_PC_outWaveform [4] $end
$var wire 1 8! Saida_to_PC_outWaveform [3] $end
$var wire 1 9! Saida_to_PC_outWaveform [2] $end
$var wire 1 :! Saida_to_PC_outWaveform [1] $end
$var wire 1 ;! Saida_to_PC_outWaveform [0] $end
$var wire 1 <! SaidaPc_outWaveform [15] $end
$var wire 1 =! SaidaPc_outWaveform [14] $end
$var wire 1 >! SaidaPc_outWaveform [13] $end
$var wire 1 ?! SaidaPc_outWaveform [12] $end
$var wire 1 @! SaidaPc_outWaveform [11] $end
$var wire 1 A! SaidaPc_outWaveform [10] $end
$var wire 1 B! SaidaPc_outWaveform [9] $end
$var wire 1 C! SaidaPc_outWaveform [8] $end
$var wire 1 D! SaidaPc_outWaveform [7] $end
$var wire 1 E! SaidaPc_outWaveform [6] $end
$var wire 1 F! SaidaPc_outWaveform [5] $end
$var wire 1 G! SaidaPc_outWaveform [4] $end
$var wire 1 H! SaidaPc_outWaveform [3] $end
$var wire 1 I! SaidaPc_outWaveform [2] $end
$var wire 1 J! SaidaPc_outWaveform [1] $end
$var wire 1 K! SaidaPc_outWaveform [0] $end
$var wire 1 L! SaidaRegA_outWaveform [15] $end
$var wire 1 M! SaidaRegA_outWaveform [14] $end
$var wire 1 N! SaidaRegA_outWaveform [13] $end
$var wire 1 O! SaidaRegA_outWaveform [12] $end
$var wire 1 P! SaidaRegA_outWaveform [11] $end
$var wire 1 Q! SaidaRegA_outWaveform [10] $end
$var wire 1 R! SaidaRegA_outWaveform [9] $end
$var wire 1 S! SaidaRegA_outWaveform [8] $end
$var wire 1 T! SaidaRegA_outWaveform [7] $end
$var wire 1 U! SaidaRegA_outWaveform [6] $end
$var wire 1 V! SaidaRegA_outWaveform [5] $end
$var wire 1 W! SaidaRegA_outWaveform [4] $end
$var wire 1 X! SaidaRegA_outWaveform [3] $end
$var wire 1 Y! SaidaRegA_outWaveform [2] $end
$var wire 1 Z! SaidaRegA_outWaveform [1] $end
$var wire 1 [! SaidaRegA_outWaveform [0] $end
$var wire 1 \! SaidaRegB_outWaveform [15] $end
$var wire 1 ]! SaidaRegB_outWaveform [14] $end
$var wire 1 ^! SaidaRegB_outWaveform [13] $end
$var wire 1 _! SaidaRegB_outWaveform [12] $end
$var wire 1 `! SaidaRegB_outWaveform [11] $end
$var wire 1 a! SaidaRegB_outWaveform [10] $end
$var wire 1 b! SaidaRegB_outWaveform [9] $end
$var wire 1 c! SaidaRegB_outWaveform [8] $end
$var wire 1 d! SaidaRegB_outWaveform [7] $end
$var wire 1 e! SaidaRegB_outWaveform [6] $end
$var wire 1 f! SaidaRegB_outWaveform [5] $end
$var wire 1 g! SaidaRegB_outWaveform [4] $end
$var wire 1 h! SaidaRegB_outWaveform [3] $end
$var wire 1 i! SaidaRegB_outWaveform [2] $end
$var wire 1 j! SaidaRegB_outWaveform [1] $end
$var wire 1 k! SaidaRegB_outWaveform [0] $end
$var wire 1 l! SomadorToPc_outWaveform [15] $end
$var wire 1 m! SomadorToPc_outWaveform [14] $end
$var wire 1 n! SomadorToPc_outWaveform [13] $end
$var wire 1 o! SomadorToPc_outWaveform [12] $end
$var wire 1 p! SomadorToPc_outWaveform [11] $end
$var wire 1 q! SomadorToPc_outWaveform [10] $end
$var wire 1 r! SomadorToPc_outWaveform [9] $end
$var wire 1 s! SomadorToPc_outWaveform [8] $end
$var wire 1 t! SomadorToPc_outWaveform [7] $end
$var wire 1 u! SomadorToPc_outWaveform [6] $end
$var wire 1 v! SomadorToPc_outWaveform [5] $end
$var wire 1 w! SomadorToPc_outWaveform [4] $end
$var wire 1 x! SomadorToPc_outWaveform [3] $end
$var wire 1 y! SomadorToPc_outWaveform [2] $end
$var wire 1 z! SomadorToPc_outWaveform [1] $end
$var wire 1 {! SomadorToPc_outWaveform [0] $end

$scope module i1 $end
$var wire 1 |! gnd $end
$var wire 1 }! vcc $end
$var wire 1 ~! unknown $end
$var wire 1 !" devoe $end
$var wire 1 "" devclrn $end
$var wire 1 #" devpor $end
$var wire 1 $" ww_devoe $end
$var wire 1 %" ww_devclrn $end
$var wire 1 &" ww_devpor $end
$var wire 1 '" ww_Clock_Sistema $end
$var wire 1 (" ww_SomadorToPc_outWaveform [15] $end
$var wire 1 )" ww_SomadorToPc_outWaveform [14] $end
$var wire 1 *" ww_SomadorToPc_outWaveform [13] $end
$var wire 1 +" ww_SomadorToPc_outWaveform [12] $end
$var wire 1 ," ww_SomadorToPc_outWaveform [11] $end
$var wire 1 -" ww_SomadorToPc_outWaveform [10] $end
$var wire 1 ." ww_SomadorToPc_outWaveform [9] $end
$var wire 1 /" ww_SomadorToPc_outWaveform [8] $end
$var wire 1 0" ww_SomadorToPc_outWaveform [7] $end
$var wire 1 1" ww_SomadorToPc_outWaveform [6] $end
$var wire 1 2" ww_SomadorToPc_outWaveform [5] $end
$var wire 1 3" ww_SomadorToPc_outWaveform [4] $end
$var wire 1 4" ww_SomadorToPc_outWaveform [3] $end
$var wire 1 5" ww_SomadorToPc_outWaveform [2] $end
$var wire 1 6" ww_SomadorToPc_outWaveform [1] $end
$var wire 1 7" ww_SomadorToPc_outWaveform [0] $end
$var wire 1 8" ww_SaidaPc_outWaveform [15] $end
$var wire 1 9" ww_SaidaPc_outWaveform [14] $end
$var wire 1 :" ww_SaidaPc_outWaveform [13] $end
$var wire 1 ;" ww_SaidaPc_outWaveform [12] $end
$var wire 1 <" ww_SaidaPc_outWaveform [11] $end
$var wire 1 =" ww_SaidaPc_outWaveform [10] $end
$var wire 1 >" ww_SaidaPc_outWaveform [9] $end
$var wire 1 ?" ww_SaidaPc_outWaveform [8] $end
$var wire 1 @" ww_SaidaPc_outWaveform [7] $end
$var wire 1 A" ww_SaidaPc_outWaveform [6] $end
$var wire 1 B" ww_SaidaPc_outWaveform [5] $end
$var wire 1 C" ww_SaidaPc_outWaveform [4] $end
$var wire 1 D" ww_SaidaPc_outWaveform [3] $end
$var wire 1 E" ww_SaidaPc_outWaveform [2] $end
$var wire 1 F" ww_SaidaPc_outWaveform [1] $end
$var wire 1 G" ww_SaidaPc_outWaveform [0] $end
$var wire 1 H" ww_SaidaRegA_outWaveform [15] $end
$var wire 1 I" ww_SaidaRegA_outWaveform [14] $end
$var wire 1 J" ww_SaidaRegA_outWaveform [13] $end
$var wire 1 K" ww_SaidaRegA_outWaveform [12] $end
$var wire 1 L" ww_SaidaRegA_outWaveform [11] $end
$var wire 1 M" ww_SaidaRegA_outWaveform [10] $end
$var wire 1 N" ww_SaidaRegA_outWaveform [9] $end
$var wire 1 O" ww_SaidaRegA_outWaveform [8] $end
$var wire 1 P" ww_SaidaRegA_outWaveform [7] $end
$var wire 1 Q" ww_SaidaRegA_outWaveform [6] $end
$var wire 1 R" ww_SaidaRegA_outWaveform [5] $end
$var wire 1 S" ww_SaidaRegA_outWaveform [4] $end
$var wire 1 T" ww_SaidaRegA_outWaveform [3] $end
$var wire 1 U" ww_SaidaRegA_outWaveform [2] $end
$var wire 1 V" ww_SaidaRegA_outWaveform [1] $end
$var wire 1 W" ww_SaidaRegA_outWaveform [0] $end
$var wire 1 X" ww_SaidaRegB_outWaveform [15] $end
$var wire 1 Y" ww_SaidaRegB_outWaveform [14] $end
$var wire 1 Z" ww_SaidaRegB_outWaveform [13] $end
$var wire 1 [" ww_SaidaRegB_outWaveform [12] $end
$var wire 1 \" ww_SaidaRegB_outWaveform [11] $end
$var wire 1 ]" ww_SaidaRegB_outWaveform [10] $end
$var wire 1 ^" ww_SaidaRegB_outWaveform [9] $end
$var wire 1 _" ww_SaidaRegB_outWaveform [8] $end
$var wire 1 `" ww_SaidaRegB_outWaveform [7] $end
$var wire 1 a" ww_SaidaRegB_outWaveform [6] $end
$var wire 1 b" ww_SaidaRegB_outWaveform [5] $end
$var wire 1 c" ww_SaidaRegB_outWaveform [4] $end
$var wire 1 d" ww_SaidaRegB_outWaveform [3] $end
$var wire 1 e" ww_SaidaRegB_outWaveform [2] $end
$var wire 1 f" ww_SaidaRegB_outWaveform [1] $end
$var wire 1 g" ww_SaidaRegB_outWaveform [0] $end
$var wire 1 h" ww_multiplexador_to_writeRegister_outWaveform [2] $end
$var wire 1 i" ww_multiplexador_to_writeRegister_outWaveform [1] $end
$var wire 1 j" ww_multiplexador_to_writeRegister_outWaveform [0] $end
$var wire 1 k" ww_Instruction_to_multiplexador_outWaveform [2] $end
$var wire 1 l" ww_Instruction_to_multiplexador_outWaveform [1] $end
$var wire 1 m" ww_Instruction_to_multiplexador_outWaveform [0] $end
$var wire 1 n" ww_Instruction_to_Control_outWaveform [3] $end
$var wire 1 o" ww_Instruction_to_Control_outWaveform [2] $end
$var wire 1 p" ww_Instruction_to_Control_outWaveform [1] $end
$var wire 1 q" ww_Instruction_to_Control_outWaveform [0] $end
$var wire 1 r" ww_Instruction_to_register1_outWaveform [2] $end
$var wire 1 s" ww_Instruction_to_register1_outWaveform [1] $end
$var wire 1 t" ww_Instruction_to_register1_outWaveform [0] $end
$var wire 1 u" ww_Instruction_to_register2_outWaveform [2] $end
$var wire 1 v" ww_Instruction_to_register2_outWaveform [1] $end
$var wire 1 w" ww_Instruction_to_register2_outWaveform [0] $end
$var wire 1 x" ww_Instruction_to_controlULA_outWaveform [2] $end
$var wire 1 y" ww_Instruction_to_controlULA_outWaveform [1] $end
$var wire 1 z" ww_Instruction_to_controlULA_outWaveform [0] $end
$var wire 1 {" ww_Instruction_to_extensorDeSinal_outWaveform [5] $end
$var wire 1 |" ww_Instruction_to_extensorDeSinal_outWaveform [4] $end
$var wire 1 }" ww_Instruction_to_extensorDeSinal_outWaveform [3] $end
$var wire 1 ~" ww_Instruction_to_extensorDeSinal_outWaveform [2] $end
$var wire 1 !# ww_Instruction_to_extensorDeSinal_outWaveform [1] $end
$var wire 1 "# ww_Instruction_to_extensorDeSinal_outWaveform [0] $end
$var wire 1 ## ww_Instruction_to_Jump_outWaveform [11] $end
$var wire 1 $# ww_Instruction_to_Jump_outWaveform [10] $end
$var wire 1 %# ww_Instruction_to_Jump_outWaveform [9] $end
$var wire 1 &# ww_Instruction_to_Jump_outWaveform [8] $end
$var wire 1 '# ww_Instruction_to_Jump_outWaveform [7] $end
$var wire 1 (# ww_Instruction_to_Jump_outWaveform [6] $end
$var wire 1 )# ww_Instruction_to_Jump_outWaveform [5] $end
$var wire 1 *# ww_Instruction_to_Jump_outWaveform [4] $end
$var wire 1 +# ww_Instruction_to_Jump_outWaveform [3] $end
$var wire 1 ,# ww_Instruction_to_Jump_outWaveform [2] $end
$var wire 1 -# ww_Instruction_to_Jump_outWaveform [1] $end
$var wire 1 .# ww_Instruction_to_Jump_outWaveform [0] $end
$var wire 1 /# ww_out_Saida_OperacaoDaULA [6] $end
$var wire 1 0# ww_out_Saida_OperacaoDaULA [5] $end
$var wire 1 1# ww_out_Saida_OperacaoDaULA [4] $end
$var wire 1 2# ww_out_Saida_OperacaoDaULA [3] $end
$var wire 1 3# ww_out_Saida_OperacaoDaULA [2] $end
$var wire 1 4# ww_out_Saida_OperacaoDaULA [1] $end
$var wire 1 5# ww_out_Saida_OperacaoDaULA [0] $end
$var wire 1 6# ww_Data_to_writeRegister_outWaveform [15] $end
$var wire 1 7# ww_Data_to_writeRegister_outWaveform [14] $end
$var wire 1 8# ww_Data_to_writeRegister_outWaveform [13] $end
$var wire 1 9# ww_Data_to_writeRegister_outWaveform [12] $end
$var wire 1 :# ww_Data_to_writeRegister_outWaveform [11] $end
$var wire 1 ;# ww_Data_to_writeRegister_outWaveform [10] $end
$var wire 1 <# ww_Data_to_writeRegister_outWaveform [9] $end
$var wire 1 =# ww_Data_to_writeRegister_outWaveform [8] $end
$var wire 1 ># ww_Data_to_writeRegister_outWaveform [7] $end
$var wire 1 ?# ww_Data_to_writeRegister_outWaveform [6] $end
$var wire 1 @# ww_Data_to_writeRegister_outWaveform [5] $end
$var wire 1 A# ww_Data_to_writeRegister_outWaveform [4] $end
$var wire 1 B# ww_Data_to_writeRegister_outWaveform [3] $end
$var wire 1 C# ww_Data_to_writeRegister_outWaveform [2] $end
$var wire 1 D# ww_Data_to_writeRegister_outWaveform [1] $end
$var wire 1 E# ww_Data_to_writeRegister_outWaveform [0] $end
$var wire 1 F# ww_Saida_mult_to_mult_outWaveform [15] $end
$var wire 1 G# ww_Saida_mult_to_mult_outWaveform [14] $end
$var wire 1 H# ww_Saida_mult_to_mult_outWaveform [13] $end
$var wire 1 I# ww_Saida_mult_to_mult_outWaveform [12] $end
$var wire 1 J# ww_Saida_mult_to_mult_outWaveform [11] $end
$var wire 1 K# ww_Saida_mult_to_mult_outWaveform [10] $end
$var wire 1 L# ww_Saida_mult_to_mult_outWaveform [9] $end
$var wire 1 M# ww_Saida_mult_to_mult_outWaveform [8] $end
$var wire 1 N# ww_Saida_mult_to_mult_outWaveform [7] $end
$var wire 1 O# ww_Saida_mult_to_mult_outWaveform [6] $end
$var wire 1 P# ww_Saida_mult_to_mult_outWaveform [5] $end
$var wire 1 Q# ww_Saida_mult_to_mult_outWaveform [4] $end
$var wire 1 R# ww_Saida_mult_to_mult_outWaveform [3] $end
$var wire 1 S# ww_Saida_mult_to_mult_outWaveform [2] $end
$var wire 1 T# ww_Saida_mult_to_mult_outWaveform [1] $end
$var wire 1 U# ww_Saida_mult_to_mult_outWaveform [0] $end
$var wire 1 V# ww_Saida_to_PC_outWaveform [15] $end
$var wire 1 W# ww_Saida_to_PC_outWaveform [14] $end
$var wire 1 X# ww_Saida_to_PC_outWaveform [13] $end
$var wire 1 Y# ww_Saida_to_PC_outWaveform [12] $end
$var wire 1 Z# ww_Saida_to_PC_outWaveform [11] $end
$var wire 1 [# ww_Saida_to_PC_outWaveform [10] $end
$var wire 1 \# ww_Saida_to_PC_outWaveform [9] $end
$var wire 1 ]# ww_Saida_to_PC_outWaveform [8] $end
$var wire 1 ^# ww_Saida_to_PC_outWaveform [7] $end
$var wire 1 _# ww_Saida_to_PC_outWaveform [6] $end
$var wire 1 `# ww_Saida_to_PC_outWaveform [5] $end
$var wire 1 a# ww_Saida_to_PC_outWaveform [4] $end
$var wire 1 b# ww_Saida_to_PC_outWaveform [3] $end
$var wire 1 c# ww_Saida_to_PC_outWaveform [2] $end
$var wire 1 d# ww_Saida_to_PC_outWaveform [1] $end
$var wire 1 e# ww_Saida_to_PC_outWaveform [0] $end
$var wire 1 f# ww_Saida_adress_to_RAM_outWaveform [15] $end
$var wire 1 g# ww_Saida_adress_to_RAM_outWaveform [14] $end
$var wire 1 h# ww_Saida_adress_to_RAM_outWaveform [13] $end
$var wire 1 i# ww_Saida_adress_to_RAM_outWaveform [12] $end
$var wire 1 j# ww_Saida_adress_to_RAM_outWaveform [11] $end
$var wire 1 k# ww_Saida_adress_to_RAM_outWaveform [10] $end
$var wire 1 l# ww_Saida_adress_to_RAM_outWaveform [9] $end
$var wire 1 m# ww_Saida_adress_to_RAM_outWaveform [8] $end
$var wire 1 n# ww_Saida_adress_to_RAM_outWaveform [7] $end
$var wire 1 o# ww_Saida_adress_to_RAM_outWaveform [6] $end
$var wire 1 p# ww_Saida_adress_to_RAM_outWaveform [5] $end
$var wire 1 q# ww_Saida_adress_to_RAM_outWaveform [4] $end
$var wire 1 r# ww_Saida_adress_to_RAM_outWaveform [3] $end
$var wire 1 s# ww_Saida_adress_to_RAM_outWaveform [2] $end
$var wire 1 t# ww_Saida_adress_to_RAM_outWaveform [1] $end
$var wire 1 u# ww_Saida_adress_to_RAM_outWaveform [0] $end
$var wire 1 v# ww_Flag_regdest_OUT $end
$var wire 1 w# ww_Flag_origialu_OUT [3] $end
$var wire 1 x# ww_Flag_origialu_OUT [2] $end
$var wire 1 y# ww_Flag_origialu_OUT [1] $end
$var wire 1 z# ww_Flag_origialu_OUT [0] $end
$var wire 1 {# ww_Flag_memparareg_OUT $end
$var wire 1 |# ww_Flag_escrevereg_OUT $end
$var wire 1 }# ww_Flag_lemem_OUT $end
$var wire 1 ~# ww_Flag_escrevemem_OUT $end
$var wire 1 !$ ww_Flag_branch_OUT $end
$var wire 1 "$ ww_Flag_aluSRC_OUT $end
$var wire 1 #$ ww_Flag_jump_OUT $end
$var wire 1 $$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [9] $end
$var wire 1 %$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [8] $end
$var wire 1 &$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 '$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 ($ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 )$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 *$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 +$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 ,$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 -$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 .$ \G17|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 /$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [9] $end
$var wire 1 0$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [8] $end
$var wire 1 1$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [7] $end
$var wire 1 2$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [6] $end
$var wire 1 3$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [5] $end
$var wire 1 4$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [4] $end
$var wire 1 5$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [3] $end
$var wire 1 6$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [2] $end
$var wire 1 7$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [1] $end
$var wire 1 8$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ [0] $end
$var wire 1 9$ \G17|RAM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ [0] $end
$var wire 1 :$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [9] $end
$var wire 1 ;$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [8] $end
$var wire 1 <$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [7] $end
$var wire 1 =$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [6] $end
$var wire 1 >$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [5] $end
$var wire 1 ?$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [4] $end
$var wire 1 @$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [3] $end
$var wire 1 A$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [2] $end
$var wire 1 B$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [1] $end
$var wire 1 C$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ [0] $end
$var wire 1 D$ \G17|RAM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ [0] $end
$var wire 1 E$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [9] $end
$var wire 1 F$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [8] $end
$var wire 1 G$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [7] $end
$var wire 1 H$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [6] $end
$var wire 1 I$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [5] $end
$var wire 1 J$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [4] $end
$var wire 1 K$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [3] $end
$var wire 1 L$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [2] $end
$var wire 1 M$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [1] $end
$var wire 1 N$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ [0] $end
$var wire 1 O$ \G17|RAM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\ [0] $end
$var wire 1 P$ \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [9] $end
$var wire 1 Q$ \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [8] $end
$var wire 1 R$ \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [7] $end
$var wire 1 S$ \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [6] $end
$var wire 1 T$ \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [5] $end
$var wire 1 U$ \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [4] $end
$var wire 1 V$ \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [3] $end
$var wire 1 W$ \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [2] $end
$var wire 1 X$ \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [1] $end
$var wire 1 Y$ \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ [0] $end
$var wire 1 Z$ \G17|RAM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ [0] $end
$var wire 1 [$ \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [9] $end
$var wire 1 \$ \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [8] $end
$var wire 1 ]$ \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [7] $end
$var wire 1 ^$ \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [6] $end
$var wire 1 _$ \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [5] $end
$var wire 1 `$ \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [4] $end
$var wire 1 a$ \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [3] $end
$var wire 1 b$ \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [2] $end
$var wire 1 c$ \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [1] $end
$var wire 1 d$ \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ [0] $end
$var wire 1 e$ \G17|RAM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\ [0] $end
$var wire 1 f$ \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [9] $end
$var wire 1 g$ \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [8] $end
$var wire 1 h$ \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [7] $end
$var wire 1 i$ \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [6] $end
$var wire 1 j$ \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [5] $end
$var wire 1 k$ \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [4] $end
$var wire 1 l$ \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [3] $end
$var wire 1 m$ \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [2] $end
$var wire 1 n$ \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [1] $end
$var wire 1 o$ \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ [0] $end
$var wire 1 p$ \G17|RAM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ [0] $end
$var wire 1 q$ \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [9] $end
$var wire 1 r$ \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [8] $end
$var wire 1 s$ \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [7] $end
$var wire 1 t$ \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [6] $end
$var wire 1 u$ \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [5] $end
$var wire 1 v$ \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [4] $end
$var wire 1 w$ \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [3] $end
$var wire 1 x$ \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [2] $end
$var wire 1 y$ \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [1] $end
$var wire 1 z$ \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ [0] $end
$var wire 1 {$ \G17|RAM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\ [0] $end
$var wire 1 |$ \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [9] $end
$var wire 1 }$ \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [8] $end
$var wire 1 ~$ \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [7] $end
$var wire 1 !% \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [6] $end
$var wire 1 "% \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [5] $end
$var wire 1 #% \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [4] $end
$var wire 1 $% \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [3] $end
$var wire 1 %% \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [2] $end
$var wire 1 &% \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [1] $end
$var wire 1 '% \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ [0] $end
$var wire 1 (% \G17|RAM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ [0] $end
$var wire 1 )% \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [9] $end
$var wire 1 *% \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [8] $end
$var wire 1 +% \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [7] $end
$var wire 1 ,% \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [6] $end
$var wire 1 -% \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [5] $end
$var wire 1 .% \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [4] $end
$var wire 1 /% \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [3] $end
$var wire 1 0% \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [2] $end
$var wire 1 1% \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [1] $end
$var wire 1 2% \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ [0] $end
$var wire 1 3% \G17|RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\ [0] $end
$var wire 1 4% \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [9] $end
$var wire 1 5% \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [8] $end
$var wire 1 6% \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [7] $end
$var wire 1 7% \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [6] $end
$var wire 1 8% \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [5] $end
$var wire 1 9% \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [4] $end
$var wire 1 :% \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [3] $end
$var wire 1 ;% \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [2] $end
$var wire 1 <% \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [1] $end
$var wire 1 =% \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ [0] $end
$var wire 1 >% \G17|RAM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\ [0] $end
$var wire 1 ?% \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [9] $end
$var wire 1 @% \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [8] $end
$var wire 1 A% \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [7] $end
$var wire 1 B% \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [6] $end
$var wire 1 C% \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [5] $end
$var wire 1 D% \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [4] $end
$var wire 1 E% \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [3] $end
$var wire 1 F% \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [2] $end
$var wire 1 G% \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [1] $end
$var wire 1 H% \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ [0] $end
$var wire 1 I% \G17|RAM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\ [0] $end
$var wire 1 J% \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [9] $end
$var wire 1 K% \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [8] $end
$var wire 1 L% \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [7] $end
$var wire 1 M% \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [6] $end
$var wire 1 N% \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [5] $end
$var wire 1 O% \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [4] $end
$var wire 1 P% \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [3] $end
$var wire 1 Q% \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [2] $end
$var wire 1 R% \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [1] $end
$var wire 1 S% \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ [0] $end
$var wire 1 T% \G17|RAM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\ [0] $end
$var wire 1 U% \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [9] $end
$var wire 1 V% \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [8] $end
$var wire 1 W% \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [7] $end
$var wire 1 X% \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [6] $end
$var wire 1 Y% \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [5] $end
$var wire 1 Z% \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [4] $end
$var wire 1 [% \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [3] $end
$var wire 1 \% \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [2] $end
$var wire 1 ]% \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [1] $end
$var wire 1 ^% \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ [0] $end
$var wire 1 _% \G17|RAM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\ [0] $end
$var wire 1 `% \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [9] $end
$var wire 1 a% \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [8] $end
$var wire 1 b% \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [7] $end
$var wire 1 c% \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [6] $end
$var wire 1 d% \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [5] $end
$var wire 1 e% \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [4] $end
$var wire 1 f% \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [3] $end
$var wire 1 g% \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [2] $end
$var wire 1 h% \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [1] $end
$var wire 1 i% \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ [0] $end
$var wire 1 j% \G17|RAM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\ [0] $end
$var wire 1 k% \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [9] $end
$var wire 1 l% \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [8] $end
$var wire 1 m% \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [7] $end
$var wire 1 n% \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [6] $end
$var wire 1 o% \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [5] $end
$var wire 1 p% \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [4] $end
$var wire 1 q% \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [3] $end
$var wire 1 r% \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [2] $end
$var wire 1 s% \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [1] $end
$var wire 1 t% \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ [0] $end
$var wire 1 u% \G17|RAM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\ [0] $end
$var wire 1 v% \SomadorToPc_outWaveform[0]~output_o\ $end
$var wire 1 w% \SomadorToPc_outWaveform[1]~output_o\ $end
$var wire 1 x% \SomadorToPc_outWaveform[2]~output_o\ $end
$var wire 1 y% \SomadorToPc_outWaveform[3]~output_o\ $end
$var wire 1 z% \SomadorToPc_outWaveform[4]~output_o\ $end
$var wire 1 {% \SomadorToPc_outWaveform[5]~output_o\ $end
$var wire 1 |% \SomadorToPc_outWaveform[6]~output_o\ $end
$var wire 1 }% \SomadorToPc_outWaveform[7]~output_o\ $end
$var wire 1 ~% \SomadorToPc_outWaveform[8]~output_o\ $end
$var wire 1 !& \SomadorToPc_outWaveform[9]~output_o\ $end
$var wire 1 "& \SomadorToPc_outWaveform[10]~output_o\ $end
$var wire 1 #& \SomadorToPc_outWaveform[11]~output_o\ $end
$var wire 1 $& \SomadorToPc_outWaveform[12]~output_o\ $end
$var wire 1 %& \SomadorToPc_outWaveform[13]~output_o\ $end
$var wire 1 && \SomadorToPc_outWaveform[14]~output_o\ $end
$var wire 1 '& \SomadorToPc_outWaveform[15]~output_o\ $end
$var wire 1 (& \SaidaPc_outWaveform[0]~output_o\ $end
$var wire 1 )& \SaidaPc_outWaveform[1]~output_o\ $end
$var wire 1 *& \SaidaPc_outWaveform[2]~output_o\ $end
$var wire 1 +& \SaidaPc_outWaveform[3]~output_o\ $end
$var wire 1 ,& \SaidaPc_outWaveform[4]~output_o\ $end
$var wire 1 -& \SaidaPc_outWaveform[5]~output_o\ $end
$var wire 1 .& \SaidaPc_outWaveform[6]~output_o\ $end
$var wire 1 /& \SaidaPc_outWaveform[7]~output_o\ $end
$var wire 1 0& \SaidaPc_outWaveform[8]~output_o\ $end
$var wire 1 1& \SaidaPc_outWaveform[9]~output_o\ $end
$var wire 1 2& \SaidaPc_outWaveform[10]~output_o\ $end
$var wire 1 3& \SaidaPc_outWaveform[11]~output_o\ $end
$var wire 1 4& \SaidaPc_outWaveform[12]~output_o\ $end
$var wire 1 5& \SaidaPc_outWaveform[13]~output_o\ $end
$var wire 1 6& \SaidaPc_outWaveform[14]~output_o\ $end
$var wire 1 7& \SaidaPc_outWaveform[15]~output_o\ $end
$var wire 1 8& \SaidaRegA_outWaveform[0]~output_o\ $end
$var wire 1 9& \SaidaRegA_outWaveform[1]~output_o\ $end
$var wire 1 :& \SaidaRegA_outWaveform[2]~output_o\ $end
$var wire 1 ;& \SaidaRegA_outWaveform[3]~output_o\ $end
$var wire 1 <& \SaidaRegA_outWaveform[4]~output_o\ $end
$var wire 1 =& \SaidaRegA_outWaveform[5]~output_o\ $end
$var wire 1 >& \SaidaRegA_outWaveform[6]~output_o\ $end
$var wire 1 ?& \SaidaRegA_outWaveform[7]~output_o\ $end
$var wire 1 @& \SaidaRegA_outWaveform[8]~output_o\ $end
$var wire 1 A& \SaidaRegA_outWaveform[9]~output_o\ $end
$var wire 1 B& \SaidaRegA_outWaveform[10]~output_o\ $end
$var wire 1 C& \SaidaRegA_outWaveform[11]~output_o\ $end
$var wire 1 D& \SaidaRegA_outWaveform[12]~output_o\ $end
$var wire 1 E& \SaidaRegA_outWaveform[13]~output_o\ $end
$var wire 1 F& \SaidaRegA_outWaveform[14]~output_o\ $end
$var wire 1 G& \SaidaRegA_outWaveform[15]~output_o\ $end
$var wire 1 H& \SaidaRegB_outWaveform[0]~output_o\ $end
$var wire 1 I& \SaidaRegB_outWaveform[1]~output_o\ $end
$var wire 1 J& \SaidaRegB_outWaveform[2]~output_o\ $end
$var wire 1 K& \SaidaRegB_outWaveform[3]~output_o\ $end
$var wire 1 L& \SaidaRegB_outWaveform[4]~output_o\ $end
$var wire 1 M& \SaidaRegB_outWaveform[5]~output_o\ $end
$var wire 1 N& \SaidaRegB_outWaveform[6]~output_o\ $end
$var wire 1 O& \SaidaRegB_outWaveform[7]~output_o\ $end
$var wire 1 P& \SaidaRegB_outWaveform[8]~output_o\ $end
$var wire 1 Q& \SaidaRegB_outWaveform[9]~output_o\ $end
$var wire 1 R& \SaidaRegB_outWaveform[10]~output_o\ $end
$var wire 1 S& \SaidaRegB_outWaveform[11]~output_o\ $end
$var wire 1 T& \SaidaRegB_outWaveform[12]~output_o\ $end
$var wire 1 U& \SaidaRegB_outWaveform[13]~output_o\ $end
$var wire 1 V& \SaidaRegB_outWaveform[14]~output_o\ $end
$var wire 1 W& \SaidaRegB_outWaveform[15]~output_o\ $end
$var wire 1 X& \multiplexador_to_writeRegister_outWaveform[0]~output_o\ $end
$var wire 1 Y& \multiplexador_to_writeRegister_outWaveform[1]~output_o\ $end
$var wire 1 Z& \multiplexador_to_writeRegister_outWaveform[2]~output_o\ $end
$var wire 1 [& \Instruction_to_multiplexador_outWaveform[0]~output_o\ $end
$var wire 1 \& \Instruction_to_multiplexador_outWaveform[1]~output_o\ $end
$var wire 1 ]& \Instruction_to_multiplexador_outWaveform[2]~output_o\ $end
$var wire 1 ^& \Instruction_to_Control_outWaveform[0]~output_o\ $end
$var wire 1 _& \Instruction_to_Control_outWaveform[1]~output_o\ $end
$var wire 1 `& \Instruction_to_Control_outWaveform[2]~output_o\ $end
$var wire 1 a& \Instruction_to_Control_outWaveform[3]~output_o\ $end
$var wire 1 b& \Instruction_to_register1_outWaveform[0]~output_o\ $end
$var wire 1 c& \Instruction_to_register1_outWaveform[1]~output_o\ $end
$var wire 1 d& \Instruction_to_register1_outWaveform[2]~output_o\ $end
$var wire 1 e& \Instruction_to_register2_outWaveform[0]~output_o\ $end
$var wire 1 f& \Instruction_to_register2_outWaveform[1]~output_o\ $end
$var wire 1 g& \Instruction_to_register2_outWaveform[2]~output_o\ $end
$var wire 1 h& \Instruction_to_controlULA_outWaveform[0]~output_o\ $end
$var wire 1 i& \Instruction_to_controlULA_outWaveform[1]~output_o\ $end
$var wire 1 j& \Instruction_to_controlULA_outWaveform[2]~output_o\ $end
$var wire 1 k& \Instruction_to_extensorDeSinal_outWaveform[0]~output_o\ $end
$var wire 1 l& \Instruction_to_extensorDeSinal_outWaveform[1]~output_o\ $end
$var wire 1 m& \Instruction_to_extensorDeSinal_outWaveform[2]~output_o\ $end
$var wire 1 n& \Instruction_to_extensorDeSinal_outWaveform[3]~output_o\ $end
$var wire 1 o& \Instruction_to_extensorDeSinal_outWaveform[4]~output_o\ $end
$var wire 1 p& \Instruction_to_extensorDeSinal_outWaveform[5]~output_o\ $end
$var wire 1 q& \Instruction_to_Jump_outWaveform[0]~output_o\ $end
$var wire 1 r& \Instruction_to_Jump_outWaveform[1]~output_o\ $end
$var wire 1 s& \Instruction_to_Jump_outWaveform[2]~output_o\ $end
$var wire 1 t& \Instruction_to_Jump_outWaveform[3]~output_o\ $end
$var wire 1 u& \Instruction_to_Jump_outWaveform[4]~output_o\ $end
$var wire 1 v& \Instruction_to_Jump_outWaveform[5]~output_o\ $end
$var wire 1 w& \Instruction_to_Jump_outWaveform[6]~output_o\ $end
$var wire 1 x& \Instruction_to_Jump_outWaveform[7]~output_o\ $end
$var wire 1 y& \Instruction_to_Jump_outWaveform[8]~output_o\ $end
$var wire 1 z& \Instruction_to_Jump_outWaveform[9]~output_o\ $end
$var wire 1 {& \Instruction_to_Jump_outWaveform[10]~output_o\ $end
$var wire 1 |& \Instruction_to_Jump_outWaveform[11]~output_o\ $end
$var wire 1 }& \out_Saida_OperacaoDaULA[0]~output_o\ $end
$var wire 1 ~& \out_Saida_OperacaoDaULA[1]~output_o\ $end
$var wire 1 !' \out_Saida_OperacaoDaULA[2]~output_o\ $end
$var wire 1 "' \out_Saida_OperacaoDaULA[3]~output_o\ $end
$var wire 1 #' \out_Saida_OperacaoDaULA[4]~output_o\ $end
$var wire 1 $' \out_Saida_OperacaoDaULA[5]~output_o\ $end
$var wire 1 %' \out_Saida_OperacaoDaULA[6]~output_o\ $end
$var wire 1 &' \Data_to_writeRegister_outWaveform[0]~output_o\ $end
$var wire 1 '' \Data_to_writeRegister_outWaveform[1]~output_o\ $end
$var wire 1 (' \Data_to_writeRegister_outWaveform[2]~output_o\ $end
$var wire 1 )' \Data_to_writeRegister_outWaveform[3]~output_o\ $end
$var wire 1 *' \Data_to_writeRegister_outWaveform[4]~output_o\ $end
$var wire 1 +' \Data_to_writeRegister_outWaveform[5]~output_o\ $end
$var wire 1 ,' \Data_to_writeRegister_outWaveform[6]~output_o\ $end
$var wire 1 -' \Data_to_writeRegister_outWaveform[7]~output_o\ $end
$var wire 1 .' \Data_to_writeRegister_outWaveform[8]~output_o\ $end
$var wire 1 /' \Data_to_writeRegister_outWaveform[9]~output_o\ $end
$var wire 1 0' \Data_to_writeRegister_outWaveform[10]~output_o\ $end
$var wire 1 1' \Data_to_writeRegister_outWaveform[11]~output_o\ $end
$var wire 1 2' \Data_to_writeRegister_outWaveform[12]~output_o\ $end
$var wire 1 3' \Data_to_writeRegister_outWaveform[13]~output_o\ $end
$var wire 1 4' \Data_to_writeRegister_outWaveform[14]~output_o\ $end
$var wire 1 5' \Data_to_writeRegister_outWaveform[15]~output_o\ $end
$var wire 1 6' \Saida_mult_to_mult_outWaveform[0]~output_o\ $end
$var wire 1 7' \Saida_mult_to_mult_outWaveform[1]~output_o\ $end
$var wire 1 8' \Saida_mult_to_mult_outWaveform[2]~output_o\ $end
$var wire 1 9' \Saida_mult_to_mult_outWaveform[3]~output_o\ $end
$var wire 1 :' \Saida_mult_to_mult_outWaveform[4]~output_o\ $end
$var wire 1 ;' \Saida_mult_to_mult_outWaveform[5]~output_o\ $end
$var wire 1 <' \Saida_mult_to_mult_outWaveform[6]~output_o\ $end
$var wire 1 =' \Saida_mult_to_mult_outWaveform[7]~output_o\ $end
$var wire 1 >' \Saida_mult_to_mult_outWaveform[8]~output_o\ $end
$var wire 1 ?' \Saida_mult_to_mult_outWaveform[9]~output_o\ $end
$var wire 1 @' \Saida_mult_to_mult_outWaveform[10]~output_o\ $end
$var wire 1 A' \Saida_mult_to_mult_outWaveform[11]~output_o\ $end
$var wire 1 B' \Saida_mult_to_mult_outWaveform[12]~output_o\ $end
$var wire 1 C' \Saida_mult_to_mult_outWaveform[13]~output_o\ $end
$var wire 1 D' \Saida_mult_to_mult_outWaveform[14]~output_o\ $end
$var wire 1 E' \Saida_mult_to_mult_outWaveform[15]~output_o\ $end
$var wire 1 F' \Saida_to_PC_outWaveform[0]~output_o\ $end
$var wire 1 G' \Saida_to_PC_outWaveform[1]~output_o\ $end
$var wire 1 H' \Saida_to_PC_outWaveform[2]~output_o\ $end
$var wire 1 I' \Saida_to_PC_outWaveform[3]~output_o\ $end
$var wire 1 J' \Saida_to_PC_outWaveform[4]~output_o\ $end
$var wire 1 K' \Saida_to_PC_outWaveform[5]~output_o\ $end
$var wire 1 L' \Saida_to_PC_outWaveform[6]~output_o\ $end
$var wire 1 M' \Saida_to_PC_outWaveform[7]~output_o\ $end
$var wire 1 N' \Saida_to_PC_outWaveform[8]~output_o\ $end
$var wire 1 O' \Saida_to_PC_outWaveform[9]~output_o\ $end
$var wire 1 P' \Saida_to_PC_outWaveform[10]~output_o\ $end
$var wire 1 Q' \Saida_to_PC_outWaveform[11]~output_o\ $end
$var wire 1 R' \Saida_to_PC_outWaveform[12]~output_o\ $end
$var wire 1 S' \Saida_to_PC_outWaveform[13]~output_o\ $end
$var wire 1 T' \Saida_to_PC_outWaveform[14]~output_o\ $end
$var wire 1 U' \Saida_to_PC_outWaveform[15]~output_o\ $end
$var wire 1 V' \Saida_adress_to_RAM_outWaveform[0]~output_o\ $end
$var wire 1 W' \Saida_adress_to_RAM_outWaveform[1]~output_o\ $end
$var wire 1 X' \Saida_adress_to_RAM_outWaveform[2]~output_o\ $end
$var wire 1 Y' \Saida_adress_to_RAM_outWaveform[3]~output_o\ $end
$var wire 1 Z' \Saida_adress_to_RAM_outWaveform[4]~output_o\ $end
$var wire 1 [' \Saida_adress_to_RAM_outWaveform[5]~output_o\ $end
$var wire 1 \' \Saida_adress_to_RAM_outWaveform[6]~output_o\ $end
$var wire 1 ]' \Saida_adress_to_RAM_outWaveform[7]~output_o\ $end
$var wire 1 ^' \Saida_adress_to_RAM_outWaveform[8]~output_o\ $end
$var wire 1 _' \Saida_adress_to_RAM_outWaveform[9]~output_o\ $end
$var wire 1 `' \Saida_adress_to_RAM_outWaveform[10]~output_o\ $end
$var wire 1 a' \Saida_adress_to_RAM_outWaveform[11]~output_o\ $end
$var wire 1 b' \Saida_adress_to_RAM_outWaveform[12]~output_o\ $end
$var wire 1 c' \Saida_adress_to_RAM_outWaveform[13]~output_o\ $end
$var wire 1 d' \Saida_adress_to_RAM_outWaveform[14]~output_o\ $end
$var wire 1 e' \Saida_adress_to_RAM_outWaveform[15]~output_o\ $end
$var wire 1 f' \Flag_regdest_OUT~output_o\ $end
$var wire 1 g' \Flag_origialu_OUT[0]~output_o\ $end
$var wire 1 h' \Flag_origialu_OUT[1]~output_o\ $end
$var wire 1 i' \Flag_origialu_OUT[2]~output_o\ $end
$var wire 1 j' \Flag_origialu_OUT[3]~output_o\ $end
$var wire 1 k' \Flag_memparareg_OUT~output_o\ $end
$var wire 1 l' \Flag_escrevereg_OUT~output_o\ $end
$var wire 1 m' \Flag_lemem_OUT~output_o\ $end
$var wire 1 n' \Flag_escrevemem_OUT~output_o\ $end
$var wire 1 o' \Flag_branch_OUT~output_o\ $end
$var wire 1 p' \Flag_aluSRC_OUT~output_o\ $end
$var wire 1 q' \Flag_jump_OUT~output_o\ $end
$var wire 1 r' \Clock_Sistema~input_o\ $end
$var wire 1 s' \G2|saida[0]~0_combout\ $end
$var wire 1 t' \G2|Add0~1_sumout\ $end
$var wire 1 u' \G2|Add0~2\ $end
$var wire 1 v' \G2|Add0~5_sumout\ $end
$var wire 1 w' \G2|Add0~6\ $end
$var wire 1 x' \G2|Add0~9_sumout\ $end
$var wire 1 y' \G2|Add0~10\ $end
$var wire 1 z' \G2|Add0~13_sumout\ $end
$var wire 1 {' \G2|Add0~14\ $end
$var wire 1 |' \G2|Add0~17_sumout\ $end
$var wire 1 }' \G2|Add0~18\ $end
$var wire 1 ~' \G2|Add0~21_sumout\ $end
$var wire 1 !( \G2|Add0~22\ $end
$var wire 1 "( \G2|Add0~25_sumout\ $end
$var wire 1 #( \G2|Add0~26\ $end
$var wire 1 $( \G2|Add0~29_sumout\ $end
$var wire 1 %( \G2|Add0~30\ $end
$var wire 1 &( \G2|Add0~33_sumout\ $end
$var wire 1 '( \G2|Add0~34\ $end
$var wire 1 (( \G2|Add0~37_sumout\ $end
$var wire 1 )( \G2|Add0~38\ $end
$var wire 1 *( \G2|Add0~41_sumout\ $end
$var wire 1 +( \G2|Add0~42\ $end
$var wire 1 ,( \G2|Add0~45_sumout\ $end
$var wire 1 -( \G2|Add0~46\ $end
$var wire 1 .( \G2|Add0~49_sumout\ $end
$var wire 1 /( \G2|Add0~50\ $end
$var wire 1 0( \G2|Add0~53_sumout\ $end
$var wire 1 1( \G2|Add0~54\ $end
$var wire 1 2( \G2|Add0~57_sumout\ $end
$var wire 1 3( \G4|Mux0~0_combout\ $end
$var wire 1 4( \G4|Mux0~1_combout\ $end
$var wire 1 5( \G4|Mux0~2_combout\ $end
$var wire 1 6( \G4|Mux0~3_combout\ $end
$var wire 1 7( \G4|rs[2]~0_combout\ $end
$var wire 1 8( \G16|Add0~1_sumout\ $end
$var wire 1 9( \G17|RAM_rtl_0|auto_generated|ram_block1a9~portadataout\ $end
$var wire 1 :( \G18|SAIDA[9]~25_combout\ $end
$var wire 1 ;( \G16|Add0~2\ $end
$var wire 1 <( \G16|Add0~6\ $end
$var wire 1 =( \G16|Add0~10\ $end
$var wire 1 >( \G16|Add0~14\ $end
$var wire 1 ?( \G16|Add0~18\ $end
$var wire 1 @( \G16|Add0~22\ $end
$var wire 1 A( \G16|Add0~26\ $end
$var wire 1 B( \G16|Add0~30\ $end
$var wire 1 C( \G16|Add0~34\ $end
$var wire 1 D( \G16|Add0~37_sumout\ $end
$var wire 1 E( \G17|RAM_rtl_0|auto_generated|ram_block1a8~portadataout\ $end
$var wire 1 F( \G18|SAIDA[8]~24_combout\ $end
$var wire 1 G( \G16|Add0~33_sumout\ $end
$var wire 1 H( \G17|RAM_rtl_0|auto_generated|ram_block1a7~portadataout\ $end
$var wire 1 I( \G18|SAIDA[7]~23_combout\ $end
$var wire 1 J( \G16|Add0~29_sumout\ $end
$var wire 1 K( \G17|RAM_rtl_0|auto_generated|ram_block1a6~portadataout\ $end
$var wire 1 L( \G18|SAIDA[6]~22_combout\ $end
$var wire 1 M( \G16|Add0~25_sumout\ $end
$var wire 1 N( \G17|RAM_rtl_0|auto_generated|ram_block1a5~portadataout\ $end
$var wire 1 O( \G18|SAIDA[5]~21_combout\ $end
$var wire 1 P( \G16|Add0~21_sumout\ $end
$var wire 1 Q( \G17|RAM_rtl_0|auto_generated|ram_block1a4~portadataout\ $end
$var wire 1 R( \G18|SAIDA[4]~20_combout\ $end
$var wire 1 S( \G16|Add0~17_sumout\ $end
$var wire 1 T( \G17|RAM_rtl_0|auto_generated|ram_block1a3~portadataout\ $end
$var wire 1 U( \G18|SAIDA[3]~19_combout\ $end
$var wire 1 V( \G16|Add0~13_sumout\ $end
$var wire 1 W( \G17|RAM_rtl_0|auto_generated|ram_block1a2~portadataout\ $end
$var wire 1 X( \G18|SAIDA[2]~18_combout\ $end
$var wire 1 Y( \G16|Add0~9_sumout\ $end
$var wire 1 Z( \G17|RAM_rtl_0|auto_generated|ram_block1a1~portadataout\ $end
$var wire 1 [( \G18|SAIDA[1]~17_combout\ $end
$var wire 1 \( \G16|Add0~5_sumout\ $end
$var wire 1 ]( \G17|RAM_rtl_0|auto_generated|ram_block1a0~portadataout\ $end
$var wire 1 ^( \G18|SAIDA[0]~16_combout\ $end
$var wire 1 _( \G7|Reg[0][0]~16_combout\ $end
$var wire 1 `( \G7|Reg[0][1]~17_combout\ $end
$var wire 1 a( \G7|Reg[0][2]~18_combout\ $end
$var wire 1 b( \G7|Reg[0][3]~19_combout\ $end
$var wire 1 c( \G7|Reg[0][4]~20_combout\ $end
$var wire 1 d( \G7|Reg[0][5]~21_combout\ $end
$var wire 1 e( \G7|Reg[0][6]~22_combout\ $end
$var wire 1 f( \G7|Reg[0][7]~23_combout\ $end
$var wire 1 g( \G7|Reg[0][8]~24_combout\ $end
$var wire 1 h( \G7|Reg[0][9]~25_combout\ $end
$var wire 1 i( \G17|RAM_rtl_0|auto_generated|ram_block1a10~portadataout\ $end
$var wire 1 j( \G16|Add0~38\ $end
$var wire 1 k( \G16|Add0~41_sumout\ $end
$var wire 1 l( \G18|SAIDA[10]~26_combout\ $end
$var wire 1 m( \G7|Reg[0][10]~26_combout\ $end
$var wire 1 n( \G17|RAM_rtl_0|auto_generated|ram_block1a11~portadataout\ $end
$var wire 1 o( \G16|Add0~42\ $end
$var wire 1 p( \G16|Add0~45_sumout\ $end
$var wire 1 q( \G18|SAIDA[11]~27_combout\ $end
$var wire 1 r( \G7|Reg[0][11]~27_combout\ $end
$var wire 1 s( \G17|RAM_rtl_0|auto_generated|ram_block1a12~portadataout\ $end
$var wire 1 t( \G16|Add0~46\ $end
$var wire 1 u( \G16|Add0~49_sumout\ $end
$var wire 1 v( \G18|SAIDA[12]~28_combout\ $end
$var wire 1 w( \G7|Reg[0][12]~28_combout\ $end
$var wire 1 x( \G17|RAM_rtl_0|auto_generated|ram_block1a13~portadataout\ $end
$var wire 1 y( \G16|Add0~50\ $end
$var wire 1 z( \G16|Add0~53_sumout\ $end
$var wire 1 {( \G18|SAIDA[13]~29_combout\ $end
$var wire 1 |( \G7|Reg[0][13]~29_combout\ $end
$var wire 1 }( \G17|RAM_rtl_0|auto_generated|ram_block1a14~portadataout\ $end
$var wire 1 ~( \G16|Add0~54\ $end
$var wire 1 !) \G16|Add0~57_sumout\ $end
$var wire 1 ") \G18|SAIDA[14]~30_combout\ $end
$var wire 1 #) \G7|Reg[0][14]~30_combout\ $end
$var wire 1 $) \G17|RAM_rtl_0|auto_generated|ram_block1a15~portadataout\ $end
$var wire 1 %) \G16|Add0~58\ $end
$var wire 1 &) \G16|Add0~61_sumout\ $end
$var wire 1 ') \G18|SAIDA[15]~31_combout\ $end
$var wire 1 () \G7|Reg[0][15]~31_combout\ $end
$var wire 1 )) \G2|saida\ [15] $end
$var wire 1 *) \G2|saida\ [14] $end
$var wire 1 +) \G2|saida\ [13] $end
$var wire 1 ,) \G2|saida\ [12] $end
$var wire 1 -) \G2|saida\ [11] $end
$var wire 1 .) \G2|saida\ [10] $end
$var wire 1 /) \G2|saida\ [9] $end
$var wire 1 0) \G2|saida\ [8] $end
$var wire 1 1) \G2|saida\ [7] $end
$var wire 1 2) \G2|saida\ [6] $end
$var wire 1 3) \G2|saida\ [5] $end
$var wire 1 4) \G2|saida\ [4] $end
$var wire 1 5) \G2|saida\ [3] $end
$var wire 1 6) \G2|saida\ [2] $end
$var wire 1 7) \G2|saida\ [1] $end
$var wire 1 8) \G2|saida\ [0] $end
$var wire 1 9) \G1|pout\ [15] $end
$var wire 1 :) \G1|pout\ [14] $end
$var wire 1 ;) \G1|pout\ [13] $end
$var wire 1 <) \G1|pout\ [12] $end
$var wire 1 =) \G1|pout\ [11] $end
$var wire 1 >) \G1|pout\ [10] $end
$var wire 1 ?) \G1|pout\ [9] $end
$var wire 1 @) \G1|pout\ [8] $end
$var wire 1 A) \G1|pout\ [7] $end
$var wire 1 B) \G1|pout\ [6] $end
$var wire 1 C) \G1|pout\ [5] $end
$var wire 1 D) \G1|pout\ [4] $end
$var wire 1 E) \G1|pout\ [3] $end
$var wire 1 F) \G1|pout\ [2] $end
$var wire 1 G) \G1|pout\ [1] $end
$var wire 1 H) \G1|pout\ [0] $end
$var wire 1 I) \G16|ALT_INV_Add0~61_sumout\ $end
$var wire 1 J) \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a15~portadataout\ $end
$var wire 1 K) \G16|ALT_INV_Add0~57_sumout\ $end
$var wire 1 L) \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a14~portadataout\ $end
$var wire 1 M) \G16|ALT_INV_Add0~53_sumout\ $end
$var wire 1 N) \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a13~portadataout\ $end
$var wire 1 O) \G16|ALT_INV_Add0~49_sumout\ $end
$var wire 1 P) \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a12~portadataout\ $end
$var wire 1 Q) \G16|ALT_INV_Add0~45_sumout\ $end
$var wire 1 R) \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a11~portadataout\ $end
$var wire 1 S) \G16|ALT_INV_Add0~41_sumout\ $end
$var wire 1 T) \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a10~portadataout\ $end
$var wire 1 U) \G16|ALT_INV_Add0~37_sumout\ $end
$var wire 1 V) \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a9~portadataout\ $end
$var wire 1 W) \G16|ALT_INV_Add0~33_sumout\ $end
$var wire 1 X) \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a8~portadataout\ $end
$var wire 1 Y) \G16|ALT_INV_Add0~29_sumout\ $end
$var wire 1 Z) \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a7~portadataout\ $end
$var wire 1 [) \G16|ALT_INV_Add0~25_sumout\ $end
$var wire 1 \) \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a6~portadataout\ $end
$var wire 1 ]) \G16|ALT_INV_Add0~21_sumout\ $end
$var wire 1 ^) \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a5~portadataout\ $end
$var wire 1 _) \G16|ALT_INV_Add0~17_sumout\ $end
$var wire 1 `) \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a4~portadataout\ $end
$var wire 1 a) \G16|ALT_INV_Add0~13_sumout\ $end
$var wire 1 b) \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a3~portadataout\ $end
$var wire 1 c) \G16|ALT_INV_Add0~9_sumout\ $end
$var wire 1 d) \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a2~portadataout\ $end
$var wire 1 e) \G16|ALT_INV_Add0~5_sumout\ $end
$var wire 1 f) \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a1~portadataout\ $end
$var wire 1 g) \G16|ALT_INV_Add0~1_sumout\ $end
$var wire 1 h) \G17|RAM_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ $end
$var wire 1 i) \G18|ALT_INV_SAIDA[15]~31_combout\ $end
$var wire 1 j) \G18|ALT_INV_SAIDA[14]~30_combout\ $end
$var wire 1 k) \G18|ALT_INV_SAIDA[13]~29_combout\ $end
$var wire 1 l) \G18|ALT_INV_SAIDA[12]~28_combout\ $end
$var wire 1 m) \G18|ALT_INV_SAIDA[11]~27_combout\ $end
$var wire 1 n) \G18|ALT_INV_SAIDA[10]~26_combout\ $end
$var wire 1 o) \G18|ALT_INV_SAIDA[9]~25_combout\ $end
$var wire 1 p) \G18|ALT_INV_SAIDA[8]~24_combout\ $end
$var wire 1 q) \G18|ALT_INV_SAIDA[7]~23_combout\ $end
$var wire 1 r) \G18|ALT_INV_SAIDA[6]~22_combout\ $end
$var wire 1 s) \G18|ALT_INV_SAIDA[5]~21_combout\ $end
$var wire 1 t) \G18|ALT_INV_SAIDA[4]~20_combout\ $end
$var wire 1 u) \G18|ALT_INV_SAIDA[3]~19_combout\ $end
$var wire 1 v) \G18|ALT_INV_SAIDA[2]~18_combout\ $end
$var wire 1 w) \G18|ALT_INV_SAIDA[1]~17_combout\ $end
$var wire 1 x) \G18|ALT_INV_SAIDA[0]~16_combout\ $end
$var wire 1 y) \G4|ALT_INV_rs[2]~0_combout\ $end
$var wire 1 z) \G4|ALT_INV_Mux0~3_combout\ $end
$var wire 1 {) \G4|ALT_INV_Mux0~2_combout\ $end
$var wire 1 |) \G4|ALT_INV_Mux0~1_combout\ $end
$var wire 1 }) \G4|ALT_INV_Mux0~0_combout\ $end
$var wire 1 ~) \G1|ALT_INV_pout\ [15] $end
$var wire 1 !* \G1|ALT_INV_pout\ [14] $end
$var wire 1 "* \G1|ALT_INV_pout\ [13] $end
$var wire 1 #* \G1|ALT_INV_pout\ [12] $end
$var wire 1 $* \G1|ALT_INV_pout\ [11] $end
$var wire 1 %* \G1|ALT_INV_pout\ [10] $end
$var wire 1 &* \G1|ALT_INV_pout\ [9] $end
$var wire 1 '* \G1|ALT_INV_pout\ [8] $end
$var wire 1 (* \G1|ALT_INV_pout\ [7] $end
$var wire 1 )* \G1|ALT_INV_pout\ [6] $end
$var wire 1 ** \G1|ALT_INV_pout\ [5] $end
$var wire 1 +* \G1|ALT_INV_pout\ [4] $end
$var wire 1 ,* \G1|ALT_INV_pout\ [3] $end
$var wire 1 -* \G1|ALT_INV_pout\ [2] $end
$var wire 1 .* \G1|ALT_INV_pout\ [1] $end
$var wire 1 /* \G1|ALT_INV_pout\ [0] $end
$var wire 1 0* \ALT_INV_Clock_Sistema~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
12
03
04
15
06
17
08
0=
0|!
1}!
x~!
1!"
1""
1#"
1$"
1%"
1&"
1'"
0v#
0{#
1|#
1}#
0~#
0!$
1"$
0#$
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
1]&
1^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
1k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
1"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
1V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
1g'
0h'
0i'
0j'
0k'
1l'
1m'
0n'
0o'
1p'
0q'
1r'
1s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
13(
14(
15(
16(
17(
18(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
1I)
1J)
1K)
1L)
1M)
1N)
1O)
1P)
1Q)
1R)
1S)
1T)
1U)
1V)
1W)
1X)
1Y)
1Z)
1[)
1\)
1])
1^)
1_)
1`)
1a)
1b)
1c)
1d)
1e)
1f)
0g)
1h)
1i)
1j)
1k)
1l)
1m)
1n)
1o)
1p)
1q)
1r)
1s)
1t)
1u)
1v)
1w)
1x)
0y)
0z)
0{)
0|)
0})
00*
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0`
0a
0b
1W
0X
0Y
0>
0?
0@
1A
0Z
0[
0\
0]
0^
0_
0B
0C
0D
0E
0F
0G
0H
0I
1J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0c
0d
0e
1f
0g
0h
0i
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
1y
09
0:
0;
1<
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
1k"
0l"
0m"
0n"
0o"
0p"
1q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
1"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
12#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
1u#
0w#
0x#
0y#
1z#
0.$
09$
0D$
0O$
0Z$
0e$
0p$
0{$
0(%
03%
0>%
0I%
0T%
0_%
0j%
0u%
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
1~)
1!*
1"*
1#*
1$*
1%*
1&*
1'*
1(*
1)*
1**
1+*
1,*
1-*
1.*
1/*
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
12%
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
1'%
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
1z$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
1o$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
1d$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
1Y$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
1N$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
1C$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
18$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
1-$
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
1=%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
1H%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
1S%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
1^%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
1i%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
1t%
$end
#500000
0!
0'"
0r'
10*
07(
08(
1;(
1_(
1g)
1y)
0t%
0i%
0^%
0S%
0H%
0=%
02%
0'%
0z$
0o$
0d$
0Y$
0N$
0C$
08$
0-$
1\(
0e)
1s%
1h%
1]%
1R%
1G%
1<%
11%
1&%
1y$
1n$
1c$
1X$
1M$
1B$
17$
1,$
18&
1H&
0V'
0]&
0^&
0k&
0"'
0g'
0m'
0p'
1[(
1f'
1k'
0w)
1W"
1g"
0u#
0k"
0q"
0"#
02#
0z#
0}#
0"$
1W'
1v#
1{#
1[!
1k!
0y
0W
0A
0J
0f
0<
07
02
1t#
1=
18
1x
1''
1D#
10
#1000000
