
synthesis -f "sdram_uart_Implementation_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Thu May 30 23:01:55 2019


Command Line:  synthesis -f sdram_uart_Implementation_lattice.synproj -gui -msgset C:/lscc/sd_ram_uart/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 6.
The -t option is TQFP144.
The -d option is LCMXO2-7000HC.
Using package TQFP144.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HC

### Package : TQFP144

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = sdram_uart_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/sd_ram_uart (searchpath added)
-p C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/lscc/sd_ram_uart/Implementation (searchpath added)
-p C:/lscc/sd_ram_uart (searchpath added)
Verilog design file = C:/lscc/sd_ram_uart/src/all_modules.v
Verilog design file = C:/lscc/sd_ram_uart/src/fifo.v
Verilog design file = C:/lscc/sd_ram_uart/src/SDRAM_Controller.v
Verilog design file = C:/lscc/sd_ram_uart/src/sdram_to_uart.v
Verilog design file = C:/lscc/sd_ram_uart/src/Timer.v
Verilog design file = C:/lscc/sd_ram_uart/src/top_module.v
Verilog design file = C:/lscc/sd_ram_uart/src/uart_rx.v
Verilog design file = C:/lscc/sd_ram_uart/src/uart_to_sdram.v
Verilog design file = C:/lscc/sd_ram_uart/src/uart_tx.v
Verilog design file = C:/lscc/sd_ram_uart/Implementation/Clock_DCMA.v
NGD file = sdram_uart_Implementation.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/sd_ram_uart/src/all_modules.v. VERI-1482
Analyzing Verilog file c:/lscc/sd_ram_uart/src/fifo.v. VERI-1482
Analyzing Verilog file c:/lscc/sd_ram_uart/src/sdram_controller.v. VERI-1482
Analyzing Verilog file c:/lscc/sd_ram_uart/src/sdram_to_uart.v. VERI-1482
Analyzing Verilog file c:/lscc/sd_ram_uart/src/timer.v. VERI-1482
Analyzing Verilog file c:/lscc/sd_ram_uart/src/top_module.v. VERI-1482
Analyzing Verilog file c:/lscc/sd_ram_uart/src/uart_rx.v. VERI-1482
Analyzing Verilog file c:/lscc/sd_ram_uart/src/uart_to_sdram.v. VERI-1482
Analyzing Verilog file c:/lscc/sd_ram_uart/src/uart_tx.v. VERI-1482
Analyzing Verilog file c:/lscc/sd_ram_uart/implementation/clock_dcma.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): sdram_uart_top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/sd_ram_uart/src/top_module.v(3): " arg1="sdram_uart_top" arg2="c:/lscc/sd_ram_uart/src/top_module.v" arg3="3"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/sd_ram_uart/implementation/clock_dcma.v(8): " arg1="Clock_DCMA" arg2="c:/lscc/sd_ram_uart/implementation/clock_dcma.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730): " arg1="EHXPLLJ(CLKI_DIV=3,CLKFB_DIV=8,CLKOP_DIV=4,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOS_ENABLE=&quot;DISABLED&quot;,CLKOS2_ENABLE=&quot;DISABLED&quot;,CLKOS3_ENABLE=&quot;DISABLED&quot;,CLKOP_CPHASE=3,CLKOS_TRIM_POL=&quot;FALLING&quot;)" arg2="C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1730"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/sd_ram_uart/src/uart_rx.v(21): " arg1="uart_rx" arg2="c:/lscc/sd_ram_uart/src/uart_rx.v" arg3="21"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/lscc/sd_ram_uart/src/uart_rx.v(72): " arg1="32" arg2="11" arg3="c:/lscc/sd_ram_uart/src/uart_rx.v" arg4="72"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/sd_ram_uart/src/all_modules.v(1): " arg1="all_modules" arg2="c:/lscc/sd_ram_uart/src/all_modules.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/sd_ram_uart/src/fifo.v(1): " arg1="fifo(length=256)" arg2="c:/lscc/sd_ram_uart/src/fifo.v" arg3="1"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/lscc/sd_ram_uart/src/fifo.v(25): " arg1="32" arg2="8" arg3="c:/lscc/sd_ram_uart/src/fifo.v" arg4="25"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/lscc/sd_ram_uart/src/fifo.v(37): " arg1="32" arg2="8" arg3="c:/lscc/sd_ram_uart/src/fifo.v" arg4="37"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/lscc/sd_ram_uart/src/fifo.v(54): " arg1="32" arg2="8" arg3="c:/lscc/sd_ram_uart/src/fifo.v" arg4="54"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/sd_ram_uart/src/uart_to_sdram.v(1): " arg1="uart_to_sdram" arg2="c:/lscc/sd_ram_uart/src/uart_to_sdram.v" arg3="1"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/lscc/sd_ram_uart/src/uart_to_sdram.v(63): " arg1="32" arg2="24" arg3="c:/lscc/sd_ram_uart/src/uart_to_sdram.v" arg4="63"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/sd_ram_uart/src/timer.v(33): " arg1="Timer1" arg2="c:/lscc/sd_ram_uart/src/timer.v" arg3="33"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/sd_ram_uart/src/sdram_controller.v(11): " arg1="SDRAM_Controller" arg2="c:/lscc/sd_ram_uart/src/sdram_controller.v" arg3="11"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/sd_ram_uart/src/timer.v(10): " arg1="Timer" arg2="c:/lscc/sd_ram_uart/src/timer.v" arg3="10"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/sd_ram_uart/src/timer.v(10): " arg1="Timer(SIZE=24)" arg2="c:/lscc/sd_ram_uart/src/timer.v" arg3="10"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/sd_ram_uart/src/timer.v(10): " arg1="Timer(SIZE=4)" arg2="c:/lscc/sd_ram_uart/src/timer.v" arg3="10"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/sd_ram_uart/src/timer.v(10): " arg1="Timer(SIZE=14)" arg2="c:/lscc/sd_ram_uart/src/timer.v" arg3="10"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/sd_ram_uart/src/sdram_controller.v(353): " arg1="bankArbiter" arg2="c:/lscc/sd_ram_uart/src/sdram_controller.v" arg3="353"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/lscc/sd_ram_uart/src/sdram_controller.v(341): " arg1="32" arg2="14" arg3="c:/lscc/sd_ram_uart/src/sdram_controller.v" arg4="341"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/sd_ram_uart/src/sdram_to_uart.v(1): " arg1="sdram_to_uart" arg2="c:/lscc/sd_ram_uart/src/sdram_to_uart.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/lscc/sd_ram_uart/src/uart_tx.v(1): " arg1="uart_tx" arg2="c:/lscc/sd_ram_uart/src/uart_tx.v" arg3="1"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/lscc/sd_ram_uart/src/uart_tx.v(44): " arg1="32" arg2="11" arg3="c:/lscc/sd_ram_uart/src/uart_tx.v" arg4="44"  />
Last elaborated design is sdram_uart_top()
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = sdram_uart_top.
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\all_modules1/uart_to_sdram1/state" arg1="one-hot"  />
State machine has 11 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

 1001 

 1010 

original encoding -> new encoding (one-hot encoding)

 0000 -> 00000000001

 0001 -> 00000000010

 0010 -> 00000000100

 0011 -> 00000001000

 0100 -> 00000010000

 0101 -> 00000100000

 0110 -> 00001000000

 0111 -> 00010000000

 1000 -> 00100000000

 1001 -> 01000000000

 1010 -> 10000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\all_modules1/sdram_controller1/state" arg1="one-hot"  />
State machine has 13 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

 1001 

 1010 

 1011 

 1100 

original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000001

 0001 -> 0000000000010

 0010 -> 0000000000100

 0011 -> 0000000001000

 0100 -> 0000000010000

 0101 -> 0000000100000

 0110 -> 0000001000000

 0111 -> 0000010000000

 1000 -> 0000100000000

 1001 -> 0001000000000

 1010 -> 0010000000000

 1011 -> 0100000000000

 1100 -> 1000000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\all_modules1/sdram_to_uart1/state" arg1="gray"  />
State machine has 3 reachable states with original encodings of:

 00 

 01 

 10 

original encoding -> new encoding (gray encoding)

 00 -> 00

 01 -> 01

 10 -> 11

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\uart1/FSM" arg1="one-hot"  />
State machine has 12 reachable states with original encodings of:

 00000000 

 00001010 

 00001011 

 00001100 

 00001101 

 00001110 

 00001111 

 00010000 

 00010001 

 00010010 

 00010011 

 00010100 

original encoding -> new encoding (one-hot encoding)

 00000000 -> 000000000001

 00001010 -> 000000000010

 00001011 -> 000000000100

 00001100 -> 000000001000

 00001101 -> 000000010000

 00001110 -> 000000100000

 00001111 -> 000001000000

 00010000 -> 000010000000

 00010001 -> 000100000000

 00010010 -> 001000000000

 00010011 -> 010000000000

 00010100 -> 100000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\uart_tx1/FSM" arg1="one-hot"  />
State machine has 13 reachable states with original encodings of:

 00000000 

 00001010 

 00011110 

 00101000 

 00101001 

 00101010 

 00101011 

 00101100 

 00101101 

 00101110 

 00101111 

 00110000 

 00110001 

original encoding -> new encoding (one-hot encoding)

 00000000 -> 0000000000001

 00001010 -> 0000000000010

 00011110 -> 0000000000100

 00101000 -> 0000000001000

 00101001 -> 0000000010000

 00101010 -> 0000000100000

 00101011 -> 0000001000000

 00101100 -> 0000010000000

 00101101 -> 0000100000000

 00101110 -> 0001000000000

 00101111 -> 0010000000000

 00110000 -> 0100000000000

 00110001 -> 1000000000000




    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\all_modules1/uart_to_sdram1/state_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\all_modules1/uart_to_sdram1/state_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\all_modules1/uart_to_sdram1/state_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\all_modules1/uart_to_sdram1/state_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\all_modules1/uart_to_sdram1/state_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\all_modules1/sdram_controller1/state_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\all_modules1/sdram_controller1/state_FSM"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\all_modules1/sdram_controller1/state_FSM"  />
######## Found 2 RTL RAMs in the design.
######## Mapping RTL RAM \all_modules1/fifo1/m_RAM to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM \all_modules1/fifo2/m_RAM to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

GSR instance connected to net nreset_c.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in sdram_uart_top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    796 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file sdram_uart_Implementation.ngd.

################### Begin Area Report (sdram_uart_top)######################
Number of register bits => 373 of 7209 (5 % )
BB => 16
CCU2D => 120
DP8KC => 2
EHXPLLJ => 1
FD1P3AX => 189
FD1P3DX => 31
FD1P3IX => 80
FD1S3AX => 39
FD1S3AY => 4
FD1S3DX => 1
FD1S3IX => 22
FD1S3JX => 7
GSR => 1
IB => 3
L6MUX21 => 1
LUT4 => 240
OB => 28
PFUMX => 8
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : clk_multiply/SD_CLK_c, loads : 349
  Net : all_modules1/uart_to_sdram1/data_count_clk, loads : 21
  Net : all_modules1/sdram_controller1/delayTimer/count_2_derived_14, loads : 30
  Net : clk_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 33
Top 10 highest fanout Clock Enables:
  Net : all_modules1/sdram_controller1/SD_CLK_c_enable_213, loads : 41
  Net : all_modules1/uart_to_sdram1/timout_tim_flag_I_0/SD_CLK_c_enable_197, loads : 16
  Net : all_modules1/sdram_to_uart1/SD_CLK_c_enable_146, loads : 16
  Net : all_modules1/sdram_controller1/SD_CLK_c_enable_46, loads : 16
  Net : all_modules1/sdram_controller1/init_done_N_558, loads : 15
  Net : all_modules1/sdram_controller1/initTimer/SD_CLK_c_enable_125, loads : 15
  Net : all_modules1/uart_to_sdram1/SD_CLK_c_enable_79, loads : 13
  Net : uart1/SMPL, loads : 12
  Net : uart_tx1/SMPL, loads : 12
  Net : all_modules1/uart_to_sdram1/SD_CLK_c_enable_63, loads : 10
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : all_modules1/sdram_controller1/SD_CLK_c_enable_213, loads : 41
  Net : all_modules1/uart_to_sdram1/o_stb_rd_N_367, loads : 32
  Net : all_modules1/sdram_controller1/refresh_tim_reset, loads : 28
  Net : SD_CLK_c_enable_128, loads : 25
  Net : all_modules1/sdram_controller1/n400, loads : 24
  Net : all_modules1/n1734, loads : 23
  Net : all_modules1/fifo2/o_stb_N_212, loads : 20
  Net : all_modules1/uart_to_sdram1/timout_tim_flag_I_0/SD_CLK_c_enable_197, loads : 19
  Net : all_modules1/fifo1/o_stb_N_212, loads : 18
  Net : all_modules1/uart_to_sdram1/data_count_clk_enable_16, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets count[2]_derived_14]     |  200.000 MHz|  163.132 MHz|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets                          |             |             |
\all_modules1/data_count_clk]           |  200.000 MHz|  154.250 MHz|    11 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets SD_CLK_c]                |  200.000 MHz|   97.666 MHz|     9 *
                                        |             |             |
--------------------------------------------------------------------------------


3 constraints not met.


Peak Memory Usage: 70.184  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.137  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-7000HC -t TQFP144 -s 6 -oc Commercial   "sdram_uart_Implementation.ngd" -o "sdram_uart_Implementation_map.ncd" -pr "sdram_uart_Implementation.prf" -mp "sdram_uart_Implementation.mrp" -lpf "C:/lscc/sd_ram_uart/Implementation/sdram_uart_Implementation.lpf" -lpf "C:/lscc/sd_ram_uart/sdram_uart.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: sdram_uart_Implementation.ngd
   Picdevice="LCMXO2-7000HC"

   Pictype="TQFP144"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HCTQFP144, Performance used: 6.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    373 out of  7209 (5%)
      PFU registers:          373 out of  6864 (5%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       243 out of  3432 (7%)
      SLICEs as Logic/ROM:    243 out of  3432 (7%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:        120 out of  3432 (3%)
   Number of LUT4s:        482 out of  6864 (7%)
      Number used as logic LUTs:        242
      Number used as distributed RAM:     0
      Number used as ripple logic:      240
      Number used as shift registers:     0
   Number of PIO sites used: 47 + 4(JTAG) out of 115 (44%)
   Number of block RAMs:  2 out of 26 (8%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  4
     Net SD_CLK_c: 207 loads, 207 rising, 0 falling (Driver: clk_multiply/PLLInst_0 )
     Net all_modules1/uart_to_sdram1/data_count_clk: 9 loads, 9 rising, 0 falling (Driver: all_modules1/uart_to_sdram1/state_FSM_i8 )
     Net all_modules1/sdram_controller1/delayTimer/count[2]_derived_14: 8 loads, 8 rising, 0 falling (Driver: all_modules1/sdram_controller1/delayTimer/period_3__I_0_i8_4_lut_rep_48 )
     Net clk_c: 1 loads, 1 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  33
     Net all_modules1/tx_stb1: 2 loads, 2 LSLICEs
     Net all_modules1/SD_CLK_c_enable_213: 22 loads, 22 LSLICEs
     Net nreset_c: 2 loads, 2 LSLICEs
     Net all_modules1/uart_to_sdram1/data_tim_reset: 1 loads, 1 LSLICEs
     Net all_modules1/uart_to_sdram1/SD_CLK_c_enable_102: 4 loads, 4 LSLICEs
     Net all_modules1/uart_to_sdram1/SD_CLK_c_enable_79: 4 loads, 4 LSLICEs
     Net all_modules1/uart_to_sdram1/SD_CLK_c_enable_63: 4 loads, 4 LSLICEs
     Net all_modules1/uart_to_sdram1/SD_CLK_c_enable_55: 4 loads, 4 LSLICEs
     Net all_modules1/uart_to_sdram1/SD_CLK_c_enable_197: 8 loads, 8 LSLICEs
     Net all_modules1/rx_stb1: 3 loads, 3 LSLICEs
     Net all_modules1/uart_to_sdram1/data_tim_flag: 9 loads, 9 LSLICEs
     Net all_modules1/uart_to_sdram1/SD_CLK_c_enable_72: 4 loads, 4 LSLICEs
     Net all_modules1/uart_to_sdram1/SD_CLK_c_enable_87: 4 loads, 4 LSLICEs
     Net all_modules1/uart_to_sdram1/SD_CLK_c_enable_95: 4 loads, 4 LSLICEs
     Net all_modules1/sdram_to_uart1/SD_CLK_c_enable_146: 8 loads, 8 LSLICEs
     Net all_modules1/sdram_to_uart1/SD_CLK_c_enable_147: 1 loads, 1 LSLICEs
     Net all_modules1/tx_ack1: 5 loads, 5 LSLICEs
     Net all_modules1/sdram_controller1/init_done_N_558: 1 loads, 1 LSLICEs
     Net all_modules1/sdram_controller1/SD_CLK_c_enable_46: 8 loads, 8 LSLICEs
     Net all_modules1/sdram_controller1/count_2_derived_14_enable_14: 8 loads, 8 LSLICEs
     Net all_modules1/sdram_controller1/SD_CLK_c_enable_125: 8 loads, 8 LSLICEs
     Net SD_CLK_c_enable_128: 13 loads, 13 LSLICEs
     Net all_modules1/sdram_controller1/initTimer/SD_CLK_c_enable_110: 1 loads, 1 LSLICEs
     Net SD_CLK_c_enable_131: 2 loads, 2 LSLICEs
     Net all_modules1/fifo2/o_stb_N_212: 6 loads, 5 LSLICEs
     Net DAT_7__N_993: 1 loads, 0 LSLICEs
     Net all_modules1/fifo2/SD_CLK_c_enable_23: 1 loads, 1 LSLICEs
     Net SD_CLK_c_enable_109: 5 loads, 5 LSLICEs
     Net all_modules1/fifo1/o_stb_N_212: 6 loads, 5 LSLICEs
     Net uart1/SMPL: 5 loads, 5 LSLICEs
     Net uart1/SD_CLK_c_enable_154: 4 loads, 4 LSLICEs
     Net uart1/FSM_7__N_59: 4 loads, 4 LSLICEs
     Net uart_tx1/SMPL: 5 loads, 5 LSLICEs
   Number of LSRs:  16
     Net all_modules1/n1734: 12 loads, 12 LSLICEs
     Net all_modules1/repeat_tim_period_13: 1 loads, 1 LSLICEs
     Net all_modules1/uart_to_sdram1/timout_tim_flag_N_370: 9 loads, 9 LSLICEs
     Net all_modules1/uart_to_sdram1/data_tim_flag_N_369: 9 loads, 9 LSLICEs
     Net all_modules1/sdram_to_uart1/state_0: 1 loads, 1 LSLICEs
     Net all_modules1/sdram_controller1/n393: 1 loads, 1 LSLICEs
     Net all_modules1/sdram_controller1/n1737: 8 loads, 8 LSLICEs
     Net all_modules1/sdram_controller1/n5382: 8 loads, 8 LSLICEs
     Net delay_tim_reset: 3 loads, 3 LSLICEs
     Net refresh_tim_reset: 13 loads, 13 LSLICEs
     Net all_modules1/sdram_controller1/n5383: 1 loads, 1 LSLICEs
     Net all_modules1/sdram_controller1/delay_tim_flag_N_589: 1 loads, 1 LSLICEs
     Net uart1/PS_10__N_48: 3 loads, 3 LSLICEs
     Net uart1/n2114: 5 loads, 5 LSLICEs
     Net uart_tx1/PS_10__N_882: 6 loads, 6 LSLICEs
     Net uart_tx1/n4789: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net all_modules1/o_stb_rd_N_367: 33 loads
     Net all_modules1/sdram_controller1/n400: 24 loads
     Net all_modules1/SD_CLK_c_enable_213: 23 loads
     Net all_modules1/sdram_controller1/arb_delay_2: 19 loads
     Net refresh_tim_reset: 19 loads
     Net all_modules1/sdram_controller1/n394: 16 loads
     Net SD_P_DATA_15__N_423: 16 loads
     Net uart1/RXDc: 16 loads
     Net all_modules1/sdram_controller1/init_done_N_558: 15 loads
     Net all_modules1/rx_stb1: 13 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 60 MB

Dumping design to file sdram_uart_Implementation_map.ncd.

ncd2vdb "sdram_uart_Implementation_map.ncd" ".vdbs/sdram_uart_Implementation_map.vdb"

Loading device for application ncd2vdb from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.

trce -f "sdram_uart_Implementation.mt" -o "sdram_uart_Implementation.tw1" "sdram_uart_Implementation_map.ncd" "sdram_uart_Implementation.prf"
trce:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file sdram_uart_implementation_map.ncd.
Design name: sdram_uart_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Thu May 30 23:02:00 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o sdram_uart_Implementation.tw1 -gui -msgset C:/lscc/sd_ram_uart/promote.xml sdram_uart_Implementation_map.ncd sdram_uart_Implementation.prf 
Design file:     sdram_uart_implementation_map.ncd
Preference file: sdram_uart_implementation.prf
Device,speed:    LCMXO2-7000HC,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 144  Score: 68130
Cumulative negative slack: 68130

Constraints cover 6009 paths, 2 nets, and 1836 connections (84.18% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Thu May 30 23:02:00 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o sdram_uart_Implementation.tw1 -gui -msgset C:/lscc/sd_ram_uart/promote.xml sdram_uart_Implementation_map.ncd sdram_uart_Implementation.prf 
Design file:     sdram_uart_implementation_map.ncd
Preference file: sdram_uart_implementation.prf
Device,speed:    LCMXO2-7000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6009 paths, 2 nets, and 1851 connections (84.87% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 144 (setup), 0 (hold)
Score: 68130 (setup), 0 (hold)
Cumulative negative slack: 68130 (68130+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 

ldbanno "sdram_uart_Implementation_map.ncd" -n Verilog -o "sdram_uart_Implementation_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the sdram_uart_Implementation_map design file.


Loading design for application ldbanno from file sdram_uart_Implementation_map.ncd.
Design name: sdram_uart_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 6
Loading device for application ldbanno from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design sdram_uart_Implementation_map.ncd into .ldb format.
Writing Verilog netlist to file sdram_uart_Implementation_mapvo.vo
Writing SDF timing to file sdram_uart_Implementation_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

ldbanno "sdram_uart_Implementation_map.ncd" -n VHDL -o "sdram_uart_Implementation_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the sdram_uart_Implementation_map design file.


Loading design for application ldbanno from file sdram_uart_Implementation_map.ncd.
Design name: sdram_uart_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 6
Loading device for application ldbanno from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design sdram_uart_Implementation_map.ncd into .ldb format.
Writing VHDL netlist to file sdram_uart_Implementation_mapvho.vho
Writing SDF timing to file sdram_uart_Implementation_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

mpartrce -p "sdram_uart_Implementation.p2t" -f "sdram_uart_Implementation.p3t" -tf "sdram_uart_Implementation.pt" "sdram_uart_Implementation_map.ncd" "sdram_uart_Implementation.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "sdram_uart_Implementation_map.ncd"
Thu May 30 23:02:04 2019

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/lscc/sd_ram_uart/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF sdram_uart_Implementation_map.ncd sdram_uart_Implementation.dir/5_1.ncd sdram_uart_Implementation.prf
Preference file: sdram_uart_Implementation.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file sdram_uart_Implementation_map.ncd.
Design name: sdram_uart_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 6
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   47+4(JTAG)/336     15% used
                  47+4(JTAG)/115     44% bonded

   SLICE            243/3432          7% used

   GSR                1/1           100% used
   EBR                2/26            7% used
   PLL                1/2            50% used


Number of Signals: 919
Number of Connections: 2181

Pin Constraint Summary:
   47 out of 47 pins locked (100% locked).

    <postMsg mid="61091062" type="Warning" dynamic="0" navigation="0"  />
The following 1 signal is selected to use the primary clock routing resources:
    SD_CLK_c (driver: clk_multiply/PLLInst_0, clk load #: 206)


The following 6 signals are selected to use the secondary clock routing resources:
    all_modules1/SD_CLK_c_enable_213 (driver: all_modules1/SLICE_269, clk load #: 0, sr load #: 0, ce load #: 22)
    all_modules1/uart_to_sdram1/data_count_clk (driver: all_modules1/SLICE_207, clk load #: 9, sr load #: 0, ce load #: 0)
    all_modules1/sdram_controller1/delayTimer/count[2]_derived_14 (driver: all_modules1/sdram_controller1/SLICE_278, clk load #: 8, sr load #: 0, ce load #: 0)
    refresh_tim_reset (driver: all_modules1/sdram_controller1/SLICE_215, clk load #: 0, sr load #: 13, ce load #: 0)
    SD_CLK_c_enable_128 (driver: SLICE_282, clk load #: 0, sr load #: 0, ce load #: 13)
    all_modules1/n1734 (driver: all_modules1/SLICE_269, clk load #: 0, sr load #: 12, ce load #: 0)

Signal nreset_c is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
...................
Placer score = 171830.
Finished Placer Phase 1.  REAL time: 8 secs 

Starting Placer Phase 2.
.
Placer score =  170645
Finished Placer Phase 2.  REAL time: 8 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 1 out of 2 (50%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "SD_CLK_c" from CLKOP on comp "clk_multiply/PLLInst_0" on PLL site "RPLL", clk load = 206
  SECONDARY "all_modules1/SD_CLK_c_enable_213" from F1 on comp "all_modules1/SLICE_269" on site "R21C20D", clk load = 0, ce load = 22, sr load = 0
  SECONDARY "all_modules1/uart_to_sdram1/data_count_clk" from Q0 on comp "all_modules1/SLICE_207" on site "R14C22C", clk load = 9, ce load = 0, sr load = 0
  SECONDARY "all_modules1/sdram_controller1/delayTimer/count[2]_derived_14" from F1 on comp "all_modules1/sdram_controller1/SLICE_278" on site "R14C20C", clk load = 8, ce load = 0, sr load = 0
  SECONDARY "refresh_tim_reset" from Q0 on comp "all_modules1/sdram_controller1/SLICE_215" on site "R14C20A", clk load = 0, ce load = 0, sr load = 13
  SECONDARY "SD_CLK_c_enable_128" from F1 on comp "SLICE_282" on site "R21C22A", clk load = 0, ce load = 13, sr load = 0
  SECONDARY "all_modules1/n1734" from F0 on comp "all_modules1/SLICE_269" on site "R21C20D", clk load = 0, ce load = 0, sr load = 12

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 6 out of 8 (75%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   47 + 4(JTAG) out of 336 (15.2%) PIO sites used.
   47 + 4(JTAG) out of 115 (44.3%) bonded PIO sites used.
   Number of PIO comps: 47; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 2 / 28 (  7%)  | 2.5V       | -         |
| 1        | 27 / 29 ( 93%) | 2.5V       | -         |
| 2        | 13 / 29 ( 44%) | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 5 / 10 ( 50%)  | 2.5V       | -         |
| 5        | 0 / 10 (  0%)  | -          | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 7 secs 

Dumping design to file sdram_uart_Implementation.dir/5_1.ncd.

0 connections routed; 2181 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 11 secs 

Start NBR router at 23:02:15 05/30/19

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 23:02:15 05/30/19

Start NBR section for initial routing at 23:02:15 05/30/19
Level 1, iteration 1
9(0.00%) conflicts; 1501(68.82%) untouched conns; 106686 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.387ns/-106.686ns; real time: 12 secs 
Level 2, iteration 1
39(0.01%) conflicts; 1286(58.96%) untouched conns; 104392 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.387ns/-104.392ns; real time: 12 secs 
Level 3, iteration 1
64(0.02%) conflicts; 626(28.70%) untouched conns; 106521 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.374ns/-106.522ns; real time: 13 secs 
Level 4, iteration 1
79(0.02%) conflicts; 0(0.00%) untouched conn; 102175 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.374ns/-102.175ns; real time: 13 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 23:02:17 05/30/19
Level 1, iteration 1
30(0.01%) conflicts; 70(3.21%) untouched conns; 280465 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -6.990ns/-280.465ns; real time: 13 secs 
Level 1, iteration 2
20(0.01%) conflicts; 72(3.30%) untouched conns; 293971 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -6.681ns/-293.971ns; real time: 13 secs 
Level 2, iteration 1
11(0.00%) conflicts; 74(3.39%) untouched conns; 301171 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -6.681ns/-301.171ns; real time: 14 secs 
Level 3, iteration 1
7(0.00%) conflicts; 68(3.12%) untouched conns; 305610 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -6.681ns/-305.610ns; real time: 14 secs 
Level 4, iteration 1
33(0.01%) conflicts; 0(0.00%) untouched conn; 310857 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -6.681ns/-310.857ns; real time: 14 secs 
Level 4, iteration 2
14(0.00%) conflicts; 0(0.00%) untouched conn; 311185 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -6.681ns/-311.185ns; real time: 14 secs 
Level 4, iteration 3
6(0.00%) conflicts; 0(0.00%) untouched conn; 311891 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -6.681ns/-311.891ns; real time: 14 secs 
Level 4, iteration 4
2(0.00%) conflicts; 0(0.00%) untouched conn; 311891 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -6.681ns/-311.891ns; real time: 14 secs 
Level 4, iteration 5
2(0.00%) conflicts; 0(0.00%) untouched conn; 311891 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -6.681ns/-311.891ns; real time: 14 secs 
Level 4, iteration 6
2(0.00%) conflicts; 0(0.00%) untouched conn; 311891 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -6.681ns/-311.891ns; real time: 14 secs 
Level 4, iteration 7
1(0.00%) conflict; 0(0.00%) untouched conn; 311891 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -6.681ns/-311.891ns; real time: 14 secs 
Level 4, iteration 8
2(0.00%) conflicts; 0(0.00%) untouched conn; 311891 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -6.681ns/-311.891ns; real time: 14 secs 
Level 4, iteration 9
1(0.00%) conflict; 0(0.00%) untouched conn; 311891 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -6.681ns/-311.891ns; real time: 14 secs 
Level 4, iteration 10
0(0.00%) conflict; 0(0.00%) untouched conn; 311891 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -6.681ns/-311.891ns; real time: 14 secs 

Start NBR section for performance tuning (iteration 1) at 23:02:18 05/30/19
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 311891 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -6.681ns/-311.891ns; real time: 14 secs 

Start NBR section for re-routing at 23:02:18 05/30/19
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 311891 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -6.681ns/-311.891ns; real time: 14 secs 

Start NBR section for post-routing at 23:02:18 05/30/19

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 233 (10.68%)
  Estimated worst slack<setup> : -6.681ns
  Timing score<setup> : 399554
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 14 secs 
Total REAL time: 15 secs 
Completely routed.
End of route.  2181 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 399554 

Dumping design to file sdram_uart_Implementation.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -5.196
PAR_SUMMARY::Timing score<setup/<ns>> = 399.554
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.219
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 14 secs 
Total REAL time to completion: 15 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "sdram_uart_Implementation.pt" -o "sdram_uart_Implementation.twr" "sdram_uart_Implementation.ncd" "sdram_uart_Implementation.prf"
trce:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file sdram_uart_implementation.ncd.
Design name: sdram_uart_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Thu May 30 23:02:20 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o sdram_uart_Implementation.twr -gui -msgset C:/lscc/sd_ram_uart/promote.xml sdram_uart_Implementation.ncd sdram_uart_Implementation.prf 
Design file:     sdram_uart_implementation.ncd
Preference file: sdram_uart_implementation.prf
Device,speed:    LCMXO2-7000HC,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 553  Score: 399554
Cumulative negative slack: 399554

Constraints cover 6009 paths, 2 nets, and 1853 connections (84.96% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.0.111.2
Thu May 30 23:02:20 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o sdram_uart_Implementation.twr -gui -msgset C:/lscc/sd_ram_uart/promote.xml sdram_uart_Implementation.ncd sdram_uart_Implementation.prf 
Design file:     sdram_uart_implementation.ncd
Preference file: sdram_uart_implementation.prf
Device,speed:    LCMXO2-7000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6009 paths, 2 nets, and 1852 connections (84.92% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 553 (setup), 0 (hold)
Score: 399554 (setup), 0 (hold)
Cumulative negative slack: 399554 (399554+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 

iotiming  "sdram_uart_Implementation.ncd" "sdram_uart_Implementation.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file sdram_uart_implementation.ncd.
Design name: sdram_uart_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 6
Loading device for application iotiming from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file sdram_uart_implementation.ncd.
Design name: sdram_uart_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: M
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

bitgen -f "sdram_uart_Implementation.t2b" -w "sdram_uart_Implementation.ncd" -jedec "sdram_uart_Implementation.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file sdram_uart_Implementation.ncd.
Design name: sdram_uart_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 6
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from sdram_uart_Implementation.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "sdram_uart_Implementation.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
