digraph "CFG for '_Z13uniformRandomP12hiprandStatePf' function" {
	label="CFG for '_Z13uniformRandomP12hiprandStatePf' function";

	Node0x4aca130 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !5, !invariant.load !6\l  %8 = zext i16 %7 to i32\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = mul i32 %9, %8\l  %11 = add i32 %10, %3\l  %12 = sext i32 %11 to i64\l  %13 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %0, i64 %12, i32 0, i32 0, i32 5, i64 0\l  %14 = load i32, i32 addrspace(1)* %13, align 8, !tbaa !7, !amdgpu.noclobber\l... !6\l  %15 = lshr i32 %14, 2\l  %16 = xor i32 %15, %14\l  %17 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %0, i64 %12, i32 0, i32 0, i32 5, i64 1\l  %18 = load i32, i32 addrspace(1)* %17, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  store i32 %18, i32 addrspace(1)* %13, align 8, !tbaa !7\l  %19 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %0, i64 %12, i32 0, i32 0, i32 5, i64 2\l  %20 = load i32, i32 addrspace(1)* %19, align 8, !tbaa !7, !amdgpu.noclobber\l... !6\l  store i32 %20, i32 addrspace(1)* %17, align 4, !tbaa !7\l  %21 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %0, i64 %12, i32 0, i32 0, i32 5, i64 3\l  %22 = load i32, i32 addrspace(1)* %21, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  store i32 %22, i32 addrspace(1)* %19, align 8, !tbaa !7\l  %23 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %0, i64 %12, i32 0, i32 0, i32 5, i64 4\l  %24 = load i32, i32 addrspace(1)* %23, align 8, !tbaa !7, !amdgpu.noclobber\l... !6\l  store i32 %24, i32 addrspace(1)* %21, align 4, !tbaa !7\l  %25 = shl i32 %24, 4\l  %26 = shl i32 %16, 1\l  %27 = xor i32 %26, %25\l  %28 = xor i32 %27, %16\l  %29 = xor i32 %28, %24\l  store i32 %29, i32 addrspace(1)* %23, align 8, !tbaa !7\l  %30 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %0, i64 %12, i32 0, i32 0, i32 0\l  %31 = load i32, i32 addrspace(1)* %30, align 8, !tbaa !11, !amdgpu.noclobber\l... !6\l  %32 = add i32 %31, 362437\l  store i32 %32, i32 addrspace(1)* %30, align 8, !tbaa !11\l  %33 = add i32 %32, %29\l  %34 = uitofp i32 %33 to float\l  %35 = fmul contract float %34, 0x3DF0000000000000\l  %36 = fadd contract float %35, 0x3DF0000000000000\l  %37 = getelementptr inbounds float, float addrspace(1)* %1, i64 %12\l  store float %36, float addrspace(1)* %37, align 4, !tbaa !16\l  ret void\l}"];
}
