<stg><name>CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1</name>


<trans_list>

<trans id="102" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %z = alloca i32 1

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten55 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten55"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i10 0, i10 %indvar_flatten55

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln28 = store i4 0, i4 %z

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln31 = store i7 0, i7 %y

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %VITIS_LOOP_33_1.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_33_1.i:0 %indvar_flatten55_load = load i10 %indvar_flatten55

]]></Node>
<StgValue><ssdm name="indvar_flatten55_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_33_1.i:1 %icmp_ln28 = icmp_eq  i10 %indvar_flatten55_load, i10 640

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_33_1.i:2 %add_ln28 = add i10 %indvar_flatten55_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_33_1.i:3 %br_ln28 = br i1 %icmp_ln28, void %for.inc20.i154, void %for.body4.i160.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc20.i154:0 %y_load = load i7 %y

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc20.i154:1 %z_load = load i4 %z

]]></Node>
<StgValue><ssdm name="z_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc20.i154:4 %icmp_ln31 = icmp_eq  i7 %y_load, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc20.i154:5 %select_ln28 = select i1 %icmp_ln31, i7 0, i7 %y_load

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc20.i154:6 %add_ln28_1 = add i4 %z_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc20.i154:7 %select_ln28_1 = select i1 %icmp_ln31, i4 %add_ln28_1, i4 %z_load

]]></Node>
<StgValue><ssdm name="select_ln28_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="4">
<![CDATA[
for.inc20.i154:8 %empty = trunc i4 %select_ln28_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc20.i154:9 %p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %empty, i7 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="10">
<![CDATA[
for.inc20.i154:10 %p_shl27_cast = zext i10 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
for.inc20.i154:11 %p_shl7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %empty, i5 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="8">
<![CDATA[
for.inc20.i154:12 %p_shl28_cast = zext i8 %p_shl7

]]></Node>
<StgValue><ssdm name="p_shl28_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc20.i154:13 %empty_133 = add i11 %p_shl27_cast, i11 %p_shl28_cast

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.inc20.i154:20 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln28, i1 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="8">
<![CDATA[
for.inc20.i154:21 %zext_ln35 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc20.i154:22 %add_ln35 = add i11 %zext_ln35, i11 %empty_133

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="11">
<![CDATA[
for.inc20.i154:23 %zext_ln36 = zext i11 %add_ln35

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc20.i154:24 %OutConv3_addr = getelementptr i32 %OutConv3, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="OutConv3_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="11">
<![CDATA[
for.inc20.i154:25 %pool_value = load i11 %OutConv3_addr

]]></Node>
<StgValue><ssdm name="pool_value"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc20.i154:35 %or_ln35 = or i11 %empty_133, i11 1

]]></Node>
<StgValue><ssdm name="or_ln35"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc20.i154:36 %add_ln35_1 = add i11 %zext_ln35, i11 %or_ln35

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc20.i154:62 %add_ln41 = add i7 %select_ln28, i7 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc20.i154:63 %store_ln28 = store i10 %add_ln28, i10 %indvar_flatten55

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc20.i154:64 %store_ln28 = store i4 %select_ln28_1, i4 %z

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc20.i154:65 %store_ln31 = store i7 %add_ln41, i7 %y

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="11">
<![CDATA[
for.inc20.i154:25 %pool_value = load i11 %OutConv3_addr

]]></Node>
<StgValue><ssdm name="pool_value"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc20.i154:32 %tmp_12 = fcmp_ogt  i32 %pool_value, i32 -10

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="11">
<![CDATA[
for.inc20.i154:37 %zext_ln36_1 = zext i11 %add_ln35_1

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc20.i154:38 %OutConv3_addr_1 = getelementptr i32 %OutConv3, i64 0, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="OutConv3_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="11">
<![CDATA[
for.inc20.i154:39 %pool_value_3 = load i11 %OutConv3_addr_1

]]></Node>
<StgValue><ssdm name="pool_value_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc20.i154:26 %bitcast_ln37 = bitcast i32 %pool_value

]]></Node>
<StgValue><ssdm name="bitcast_ln37"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc20.i154:27 %tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln37, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="23" op_0_bw="32">
<![CDATA[
for.inc20.i154:28 %trunc_ln37 = trunc i32 %bitcast_ln37

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc20.i154:29 %icmp_ln37 = icmp_ne  i8 %tmp_11, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc20.i154:30 %icmp_ln37_1 = icmp_eq  i23 %trunc_ln37, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc20.i154:31 %or_ln37 = or i1 %icmp_ln37_1, i1 %icmp_ln37

]]></Node>
<StgValue><ssdm name="or_ln37"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc20.i154:32 %tmp_12 = fcmp_ogt  i32 %pool_value, i32 -10

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc20.i154:33 %and_ln37 = and i1 %or_ln37, i1 %tmp_12

]]></Node>
<StgValue><ssdm name="and_ln37"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc20.i154:34 %max_8 = select i1 %and_ln37, i32 %pool_value, i32 -10

]]></Node>
<StgValue><ssdm name="max_8"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="11">
<![CDATA[
for.inc20.i154:39 %pool_value_3 = load i11 %OutConv3_addr_1

]]></Node>
<StgValue><ssdm name="pool_value_3"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc20.i154:53 %tmp_15 = fcmp_ogt  i32 %pool_value_3, i32 %max_8

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
for.body4.i160.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc20.i154:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_channel_pool_1_loop_for_weight_pool_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc20.i154:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 640, i64 640, i64 640

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
for.inc20.i154:14 %p_shl8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %empty, i6 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="9">
<![CDATA[
for.inc20.i154:15 %p_shl25_cast = zext i9 %p_shl8

]]></Node>
<StgValue><ssdm name="p_shl25_cast"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
for.inc20.i154:16 %p_shl9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty, i4 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="7">
<![CDATA[
for.inc20.i154:17 %zext_ln31 = zext i7 %p_shl9

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="7">
<![CDATA[
for.inc20.i154:18 %zext_ln31_1 = zext i7 %select_ln28

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc20.i154:19 %specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
for.inc20.i154:40 %bitcast_ln37_1 = bitcast i32 %pool_value_3

]]></Node>
<StgValue><ssdm name="bitcast_ln37_1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc20.i154:41 %tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln37_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="23" op_0_bw="32">
<![CDATA[
for.inc20.i154:42 %trunc_ln37_1 = trunc i32 %bitcast_ln37_1

]]></Node>
<StgValue><ssdm name="trunc_ln37_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
for.inc20.i154:43 %bitcast_ln37_2 = bitcast i32 %max_8

]]></Node>
<StgValue><ssdm name="bitcast_ln37_2"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc20.i154:44 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln37_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="23" op_0_bw="32">
<![CDATA[
for.inc20.i154:45 %trunc_ln37_2 = trunc i32 %bitcast_ln37_2

]]></Node>
<StgValue><ssdm name="trunc_ln37_2"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc20.i154:46 %icmp_ln37_2 = icmp_ne  i8 %tmp_13, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln37_2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc20.i154:47 %icmp_ln37_3 = icmp_eq  i23 %trunc_ln37_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_3"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc20.i154:48 %or_ln37_1 = or i1 %icmp_ln37_3, i1 %icmp_ln37_2

]]></Node>
<StgValue><ssdm name="or_ln37_1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc20.i154:49 %icmp_ln37_4 = icmp_ne  i8 %tmp_14, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln37_4"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc20.i154:50 %icmp_ln37_5 = icmp_eq  i23 %trunc_ln37_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln37_5"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc20.i154:51 %or_ln37_2 = or i1 %icmp_ln37_5, i1 %icmp_ln37_4

]]></Node>
<StgValue><ssdm name="or_ln37_2"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc20.i154:52 %and_ln37_1 = and i1 %or_ln37_1, i1 %or_ln37_2

]]></Node>
<StgValue><ssdm name="and_ln37_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc20.i154:53 %tmp_15 = fcmp_ogt  i32 %pool_value_3, i32 %max_8

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc20.i154:54 %and_ln37_2 = and i1 %and_ln37_1, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="and_ln37_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc20.i154:55 %max_10 = select i1 %and_ln37_2, i32 %pool_value_3, i32 %max_8

]]></Node>
<StgValue><ssdm name="max_10"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc20.i154:56 %add_ln39 = add i8 %zext_ln31, i8 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="8">
<![CDATA[
for.inc20.i154:57 %zext_ln39 = zext i8 %add_ln39

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc20.i154:58 %add_ln39_1 = add i10 %zext_ln39, i10 %p_shl25_cast

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="10">
<![CDATA[
for.inc20.i154:59 %zext_ln40 = zext i10 %add_ln39_1

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc20.i154:60 %OutPool1_addr = getelementptr i32 %OutPool1, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="OutPool1_addr"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc20.i154:61 %store_ln40 = store i32 %max_10, i10 %OutPool1_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
for.inc20.i154:66 %br_ln31 = br void %VITIS_LOOP_33_1.i

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
