// Seed: 1854377014
`define pp_6 0
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5
);
  logic id_6;
  assign id_0[1'b0] = 1;
  type_21(
      1, 1, id_2
  );
  supply0 id_7;
  logic   id_8;
  assign id_8 = 1;
  logic id_9;
  logic id_10;
  assign id_9 = ~id_10;
  assign id_7[1] = "" && id_8 ? id_2 : 1;
  logic id_11;
  logic id_12;
  assign id_9 = 1;
  logic id_13;
  logic id_14;
  type_3 id_15 (
      .id_0(id_7),
      .id_1(1)
  );
endmodule
