;buildInfoPackage: chisel3, version: 3.3-SNAPSHOT, scalaVersion: 2.12.10, sbtVersion: 1.3.2
circuit InActSRAMBank : 
  module InActSRAMCommon : 
    input clock : Clock
    input reset : Reset
    output io : {dataPath : {flip inIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}, outIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}}, ctrlPath : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>}, debugIO : {idx : UInt<9>, idxInc : UInt<1>, idxCount : UInt<9>, currentData : UInt<4>, meetOneZero : UInt<1>}}
    
    smem theSRAM : UInt<4>[486] @[GLBCluster.scala 54:57]
    wire writeOrRead : UInt<1> @[GLBCluster.scala 56:41]
    wire doEnWire : UInt<1> @[GLBCluster.scala 59:38]
    wire doReadWire : UInt<1> @[GLBCluster.scala 60:40]
    wire doWriteWire : UInt<1> @[GLBCluster.scala 61:41]
    wire writeInData : UInt<4> @[GLBCluster.scala 62:41]
    wire readOutData : UInt<4> @[GLBCluster.scala 63:41]
    reg waitForRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 66:44]
    wire doIdxIncWire : UInt<1> @[GLBCluster.scala 67:42]
    wire nextValid : UInt<1> @[GLBCluster.scala 68:39]
    reg nextValidReg : UInt<1>, clock @[GLBCluster.scala 69:45]
    nextValidReg <= nextValid @[GLBCluster.scala 69:45]
    reg doDoneReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 70:42]
    node _T = and(doReadWire, waitForRead) @[GLBCluster.scala 71:60]
    node _T_1 = mux(writeOrRead, doWriteWire, _T) @[GLBCluster.scala 71:22]
    doIdxIncWire <= _T_1 @[GLBCluster.scala 71:16]
    wire _T_2 : UInt<1> @[GLBCluster.scala 98:36]
    reg _T_3 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 99:43]
    wire _T_4 : UInt<1> @[GLBCluster.scala 100:41]
    wire _T_5 : UInt<1> @[GLBCluster.scala 101:35]
    wire _T_6 : UInt<1> @[GLBCluster.scala 102:34]
    reg _T_7 : UInt<9>, clock with : (reset => (reset, UInt<9>("h00"))) @[GLBCluster.scala 103:39]
    wire _T_8 : UInt<9> @[GLBCluster.scala 107:33]
    wire _T_9 : UInt<1> @[GLBCluster.scala 108:32]
    wire _T_10 : UInt<1> @[GLBCluster.scala 110:38]
    wire _T_11 : UInt<1> @[GLBCluster.scala 111:29]
    writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 113:15]
    io.ctrlPath.done <= _T_9 @[GLBCluster.scala 114:20]
    doDoneReg <= _T_9 @[GLBCluster.scala 115:13]
    node _T_12 = eq(writeOrRead, UInt<1>("h00")) @[GLBCluster.scala 116:16]
    node _T_13 = eq(doDoneReg, UInt<1>("h00")) @[GLBCluster.scala 116:32]
    node _T_14 = or(_T_12, _T_13) @[GLBCluster.scala 116:29]
    node _T_15 = and(_T_14, io.ctrlPath.doEn) @[GLBCluster.scala 116:44]
    doEnWire <= _T_15 @[GLBCluster.scala 116:12]
    node _T_16 = mux(writeOrRead, writeInData, readOutData) @[GLBCluster.scala 117:21]
    _T_8 <= _T_16 @[GLBCluster.scala 117:15]
    when doIdxIncWire : @[GLBCluster.scala 119:23]
      node _T_17 = add(_T_7, UInt<1>("h01")) @[GLBCluster.scala 120:26]
      node _T_18 = tail(_T_17, 1) @[GLBCluster.scala 120:26]
      _T_7 <= _T_18 @[GLBCluster.scala 120:14]
      skip @[GLBCluster.scala 119:23]
    when _T_11 : @[GLBCluster.scala 122:18]
      _T_7 <= UInt<1>("h00") @[GLBCluster.scala 123:14]
      _T_3 <= UInt<1>("h00") @[GLBCluster.scala 124:24]
      skip @[GLBCluster.scala 122:18]
    writeInData <= io.dataPath.inIOs.data.bits @[GLBCluster.scala 82:17]
    node _T_19 = and(doEnWire, io.dataPath.inIOs.data.valid) @[GLBCluster.scala 83:29]
    doWriteWire <= _T_19 @[GLBCluster.scala 83:17]
    io.dataPath.inIOs.data.ready <= doWriteWire @[GLBCluster.scala 84:21]
    when doIdxIncWire : @[GLBCluster.scala 85:25]
      write mport _T_20 = theSRAM[_T_7], clock
      _T_20 <= writeInData
      skip @[GLBCluster.scala 85:25]
    node _T_21 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 73:56]
    node _T_22 = and(doEnWire, _T_21) @[GLBCluster.scala 73:53]
    node _T_23 = mux(writeOrRead, UInt<1>("h00"), _T_22) @[GLBCluster.scala 73:21]
    nextValid <= _T_23 @[GLBCluster.scala 73:15]
    node _T_24 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 74:50]
    node _T_25 = mux(writeOrRead, waitForRead, _T_24) @[GLBCluster.scala 74:23]
    waitForRead <= _T_25 @[GLBCluster.scala 74:17]
    io.dataPath.outIOs.data.valid <= nextValidReg @[GLBCluster.scala 75:21]
    node _T_26 = and(io.dataPath.outIOs.data.ready, nextValidReg) @[GLBCluster.scala 76:35]
    doReadWire <= _T_26 @[GLBCluster.scala 76:16]
    node _T_27 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 77:54]
    node _T_28 = and(doReadWire, _T_27) @[GLBCluster.scala 77:51]
    wire _T_29 : UInt @[GLBCluster.scala 77:32]
    _T_29 is invalid @[GLBCluster.scala 77:32]
    when _T_28 : @[GLBCluster.scala 77:32]
      _T_29 <= _T_7 @[GLBCluster.scala 77:32]
      node _T_30 = or(_T_29, UInt<9>("h00")) @[GLBCluster.scala 77:32]
      node _T_31 = bits(_T_30, 8, 0) @[GLBCluster.scala 77:32]
      read mport _T_32 = theSRAM[_T_31], clock @[GLBCluster.scala 77:32]
      skip @[GLBCluster.scala 77:32]
    readOutData <= _T_32 @[GLBCluster.scala 77:17]
    node _T_33 = mux(waitForRead, readOutData, UInt<1>("h00")) @[GLBCluster.scala 78:26]
    io.dataPath.outIOs.data.bits <= _T_33 @[GLBCluster.scala 78:20]
    wire _T_34 : UInt<1> @[GLBCluster.scala 131:34]
    node _T_35 = eq(_T_8, UInt<1>("h00")) @[GLBCluster.scala 132:31]
    _T_34 <= _T_35 @[GLBCluster.scala 132:16]
    node _T_36 = and(_T_34, waitForRead) @[GLBCluster.scala 133:65]
    node _T_37 = mux(writeOrRead, _T_34, _T_36) @[GLBCluster.scala 133:24]
    _T_2 <= _T_37 @[GLBCluster.scala 133:18]
    node _T_38 = and(_T_2, doEnWire) @[GLBCluster.scala 134:41]
    _T_4 <= _T_38 @[GLBCluster.scala 134:23]
    _T_3 <= _T_4 @[GLBCluster.scala 135:22]
    node _T_39 = and(_T_2, doEnWire) @[GLBCluster.scala 136:38]
    node _T_40 = and(_T_39, _T_3) @[GLBCluster.scala 136:50]
    _T_10 <= _T_40 @[GLBCluster.scala 136:20]
    _T_5 <= _T_10 @[GLBCluster.scala 137:17]
    _T_6 <= _T_4 @[GLBCluster.scala 138:16]
    node _T_41 = mux(writeOrRead, _T_5, _T_6) @[GLBCluster.scala 139:20]
    _T_9 <= _T_41 @[GLBCluster.scala 139:14]
    _T_11 <= _T_10 @[GLBCluster.scala 140:11]
    io.debugIO.idx <= _T_7 @[GLBCluster.scala 91:17]
    io.debugIO.idxInc <= doIdxIncWire @[GLBCluster.scala 92:20]
    io.debugIO.currentData <= _T_8 @[GLBCluster.scala 144:28]
    io.debugIO.meetOneZero <= _T_3 @[GLBCluster.scala 145:28]
    io.debugIO.idxCount is invalid @[GLBCluster.scala 146:25]
    
  module InActSRAMCommon_1 : 
    input clock : Clock
    input reset : Reset
    output io : {dataPath : {flip inIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}, outIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}}, ctrlPath : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>}, debugIO : {idx : UInt<10>, idxInc : UInt<1>, idxCount : UInt<10>, currentData : UInt<12>, meetOneZero : UInt<1>}}
    
    smem theSRAM : UInt<12>[862] @[GLBCluster.scala 54:57]
    wire writeOrRead : UInt<1> @[GLBCluster.scala 56:41]
    wire doEnWire : UInt<1> @[GLBCluster.scala 59:38]
    wire doReadWire : UInt<1> @[GLBCluster.scala 60:40]
    wire doWriteWire : UInt<1> @[GLBCluster.scala 61:41]
    wire writeInData : UInt<12> @[GLBCluster.scala 62:41]
    wire readOutData : UInt<12> @[GLBCluster.scala 63:41]
    reg waitForRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 66:44]
    wire doIdxIncWire : UInt<1> @[GLBCluster.scala 67:42]
    wire nextValid : UInt<1> @[GLBCluster.scala 68:39]
    reg nextValidReg : UInt<1>, clock @[GLBCluster.scala 69:45]
    nextValidReg <= nextValid @[GLBCluster.scala 69:45]
    reg doDoneReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 70:42]
    node _T = and(doReadWire, waitForRead) @[GLBCluster.scala 71:60]
    node _T_1 = mux(writeOrRead, doWriteWire, _T) @[GLBCluster.scala 71:22]
    doIdxIncWire <= _T_1 @[GLBCluster.scala 71:16]
    wire _T_2 : UInt<1> @[GLBCluster.scala 98:36]
    reg _T_3 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[GLBCluster.scala 99:43]
    wire _T_4 : UInt<1> @[GLBCluster.scala 100:41]
    wire _T_5 : UInt<1> @[GLBCluster.scala 101:35]
    wire _T_6 : UInt<1> @[GLBCluster.scala 102:34]
    reg _T_7 : UInt<10>, clock with : (reset => (reset, UInt<10>("h00"))) @[GLBCluster.scala 103:39]
    wire _T_8 : UInt<10> @[GLBCluster.scala 107:33]
    wire _T_9 : UInt<1> @[GLBCluster.scala 108:32]
    wire _T_10 : UInt<1> @[GLBCluster.scala 110:38]
    wire _T_11 : UInt<1> @[GLBCluster.scala 111:29]
    writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 113:15]
    io.ctrlPath.done <= _T_9 @[GLBCluster.scala 114:20]
    doDoneReg <= _T_9 @[GLBCluster.scala 115:13]
    node _T_12 = eq(writeOrRead, UInt<1>("h00")) @[GLBCluster.scala 116:16]
    node _T_13 = eq(doDoneReg, UInt<1>("h00")) @[GLBCluster.scala 116:32]
    node _T_14 = or(_T_12, _T_13) @[GLBCluster.scala 116:29]
    node _T_15 = and(_T_14, io.ctrlPath.doEn) @[GLBCluster.scala 116:44]
    doEnWire <= _T_15 @[GLBCluster.scala 116:12]
    node _T_16 = mux(writeOrRead, writeInData, readOutData) @[GLBCluster.scala 117:21]
    _T_8 <= _T_16 @[GLBCluster.scala 117:15]
    when doIdxIncWire : @[GLBCluster.scala 119:23]
      node _T_17 = add(_T_7, UInt<1>("h01")) @[GLBCluster.scala 120:26]
      node _T_18 = tail(_T_17, 1) @[GLBCluster.scala 120:26]
      _T_7 <= _T_18 @[GLBCluster.scala 120:14]
      skip @[GLBCluster.scala 119:23]
    when _T_11 : @[GLBCluster.scala 122:18]
      _T_7 <= UInt<1>("h00") @[GLBCluster.scala 123:14]
      _T_3 <= UInt<1>("h00") @[GLBCluster.scala 124:24]
      skip @[GLBCluster.scala 122:18]
    writeInData <= io.dataPath.inIOs.data.bits @[GLBCluster.scala 82:17]
    node _T_19 = and(doEnWire, io.dataPath.inIOs.data.valid) @[GLBCluster.scala 83:29]
    doWriteWire <= _T_19 @[GLBCluster.scala 83:17]
    io.dataPath.inIOs.data.ready <= doWriteWire @[GLBCluster.scala 84:21]
    when doIdxIncWire : @[GLBCluster.scala 85:25]
      write mport _T_20 = theSRAM[_T_7], clock
      _T_20 <= writeInData
      skip @[GLBCluster.scala 85:25]
    node _T_21 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 73:56]
    node _T_22 = and(doEnWire, _T_21) @[GLBCluster.scala 73:53]
    node _T_23 = mux(writeOrRead, UInt<1>("h00"), _T_22) @[GLBCluster.scala 73:21]
    nextValid <= _T_23 @[GLBCluster.scala 73:15]
    node _T_24 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 74:50]
    node _T_25 = mux(writeOrRead, waitForRead, _T_24) @[GLBCluster.scala 74:23]
    waitForRead <= _T_25 @[GLBCluster.scala 74:17]
    io.dataPath.outIOs.data.valid <= nextValidReg @[GLBCluster.scala 75:21]
    node _T_26 = and(io.dataPath.outIOs.data.ready, nextValidReg) @[GLBCluster.scala 76:35]
    doReadWire <= _T_26 @[GLBCluster.scala 76:16]
    node _T_27 = eq(waitForRead, UInt<1>("h00")) @[GLBCluster.scala 77:54]
    node _T_28 = and(doReadWire, _T_27) @[GLBCluster.scala 77:51]
    wire _T_29 : UInt @[GLBCluster.scala 77:32]
    _T_29 is invalid @[GLBCluster.scala 77:32]
    when _T_28 : @[GLBCluster.scala 77:32]
      _T_29 <= _T_7 @[GLBCluster.scala 77:32]
      node _T_30 = or(_T_29, UInt<10>("h00")) @[GLBCluster.scala 77:32]
      node _T_31 = bits(_T_30, 9, 0) @[GLBCluster.scala 77:32]
      read mport _T_32 = theSRAM[_T_31], clock @[GLBCluster.scala 77:32]
      skip @[GLBCluster.scala 77:32]
    readOutData <= _T_32 @[GLBCluster.scala 77:17]
    node _T_33 = mux(waitForRead, readOutData, UInt<1>("h00")) @[GLBCluster.scala 78:26]
    io.dataPath.outIOs.data.bits <= _T_33 @[GLBCluster.scala 78:20]
    wire _T_34 : UInt<1> @[GLBCluster.scala 131:34]
    node _T_35 = eq(_T_8, UInt<1>("h00")) @[GLBCluster.scala 132:31]
    _T_34 <= _T_35 @[GLBCluster.scala 132:16]
    node _T_36 = and(_T_34, waitForRead) @[GLBCluster.scala 133:65]
    node _T_37 = mux(writeOrRead, _T_34, _T_36) @[GLBCluster.scala 133:24]
    _T_2 <= _T_37 @[GLBCluster.scala 133:18]
    node _T_38 = and(_T_2, doEnWire) @[GLBCluster.scala 134:41]
    _T_4 <= _T_38 @[GLBCluster.scala 134:23]
    _T_3 <= _T_4 @[GLBCluster.scala 135:22]
    node _T_39 = and(_T_2, doEnWire) @[GLBCluster.scala 136:38]
    node _T_40 = and(_T_39, _T_3) @[GLBCluster.scala 136:50]
    _T_10 <= _T_40 @[GLBCluster.scala 136:20]
    _T_5 <= _T_10 @[GLBCluster.scala 137:17]
    _T_6 <= _T_4 @[GLBCluster.scala 138:16]
    node _T_41 = mux(writeOrRead, _T_5, _T_6) @[GLBCluster.scala 139:20]
    _T_9 <= _T_41 @[GLBCluster.scala 139:14]
    _T_11 <= _T_10 @[GLBCluster.scala 140:11]
    io.debugIO.idx <= _T_7 @[GLBCluster.scala 91:17]
    io.debugIO.idxInc <= doIdxIncWire @[GLBCluster.scala 92:20]
    io.debugIO.currentData <= _T_8 @[GLBCluster.scala 144:28]
    io.debugIO.meetOneZero <= _T_3 @[GLBCluster.scala 145:28]
    io.debugIO.idxCount is invalid @[GLBCluster.scala 146:25]
    
  module InActSRAMBank : 
    input clock : Clock
    input reset : UInt<1>
    output io : {dataPath : {flip inIOs : {adrIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}, dataIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}}, outIOs : {adrIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<12>}}, dataIOs : {data : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}}}}, ctrlPath : {flip writeOrRead : UInt<1>, flip doEn : UInt<1>, done : UInt<1>}, debugIO : {theState : UInt<2>, adrDebug : {idx : UInt<9>, idxInc : UInt<1>, idxCount : UInt<9>, currentData : UInt<4>, meetOneZero : UInt<1>, subDone : UInt<1>}, dataDebug : {idx : UInt<10>, idxInc : UInt<1>, idxCount : UInt<10>, currentData : UInt<12>, meetOneZero : UInt<1>, subDone : UInt<1>}}}
    
    inst adrSRAM of InActSRAMCommon @[GLBCluster.scala 153:31]
    adrSRAM.clock <= clock
    adrSRAM.reset <= reset
    inst InActSRAMCommon of InActSRAMCommon_1 @[GLBCluster.scala 155:32]
    InActSRAMCommon.clock <= clock
    InActSRAMCommon.reset <= reset
    wire _T : UInt<1> @[GLBCluster.scala 156:34]
    reg _T_1 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[GLBCluster.scala 158:35]
    wire _T_2 : UInt<1> @[GLBCluster.scala 159:38]
    wire _T_3 : UInt<1> @[GLBCluster.scala 160:33]
    wire _T_4 : UInt<1> @[GLBCluster.scala 161:34]
    node _T_5 = eq(_T_1, UInt<2>("h01")) @[GLBCluster.scala 162:34]
    _T_2 <= _T_5 @[GLBCluster.scala 162:20]
    _T_3 <= adrSRAM.io.ctrlPath.done @[GLBCluster.scala 163:15]
    _T_4 <= InActSRAMCommon.io.ctrlPath.done @[GLBCluster.scala 164:16]
    node _T_6 = eq(_T_1, UInt<2>("h02")) @[GLBCluster.scala 165:63]
    node _T_7 = or(_T_2, _T_6) @[GLBCluster.scala 165:48]
    adrSRAM.io.ctrlPath.doEn <= _T_7 @[GLBCluster.scala 165:28]
    node _T_8 = eq(_T_1, UInt<2>("h03")) @[GLBCluster.scala 166:64]
    node _T_9 = or(_T_2, _T_8) @[GLBCluster.scala 166:49]
    InActSRAMCommon.io.ctrlPath.doEn <= _T_9 @[GLBCluster.scala 166:29]
    node _T_10 = eq(_T_1, UInt<2>("h03")) @[GLBCluster.scala 167:32]
    node _T_11 = and(_T_10, _T_4) @[GLBCluster.scala 167:51]
    node _T_12 = eq(_T_1, UInt<2>("h02")) @[GLBCluster.scala 167:84]
    node _T_13 = and(_T_12, _T_3) @[GLBCluster.scala 167:102]
    node _T_14 = or(_T_11, _T_13) @[GLBCluster.scala 167:68]
    _T <= _T_14 @[GLBCluster.scala 167:16]
    node _T_15 = eq(UInt<2>("h00"), _T_1) @[Conditional.scala 37:30]
    when _T_15 : @[Conditional.scala 40:58]
      when io.ctrlPath.doEn : @[GLBCluster.scala 170:31]
        _T_1 <= UInt<2>("h01") @[GLBCluster.scala 171:20]
        skip @[GLBCluster.scala 170:31]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_16 = eq(UInt<2>("h01"), _T_1) @[Conditional.scala 37:30]
      when _T_16 : @[Conditional.scala 39:67]
        when _T_3 : @[GLBCluster.scala 175:26]
          _T_1 <= UInt<2>("h03") @[GLBCluster.scala 176:20]
          skip @[GLBCluster.scala 175:26]
        when _T_4 : @[GLBCluster.scala 178:27]
          _T_1 <= UInt<2>("h02") @[GLBCluster.scala 179:20]
          skip @[GLBCluster.scala 178:27]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_17 = eq(UInt<2>("h03"), _T_1) @[Conditional.scala 37:30]
        when _T_17 : @[Conditional.scala 39:67]
          when _T_4 : @[GLBCluster.scala 183:27]
            _T_1 <= UInt<2>("h00") @[GLBCluster.scala 184:20]
            skip @[GLBCluster.scala 183:27]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_18 = eq(UInt<2>("h02"), _T_1) @[Conditional.scala 37:30]
          when _T_18 : @[Conditional.scala 39:67]
            when _T_3 : @[GLBCluster.scala 188:26]
              _T_1 <= UInt<2>("h00") @[GLBCluster.scala 189:20]
              skip @[GLBCluster.scala 188:26]
            skip @[Conditional.scala 39:67]
    adrSRAM.io.dataPath.inIOs.data.bits <= io.dataPath.inIOs.adrIOs.data.bits @[GLBCluster.scala 194:29]
    adrSRAM.io.dataPath.inIOs.data.valid <= io.dataPath.inIOs.adrIOs.data.valid @[GLBCluster.scala 194:29]
    io.dataPath.inIOs.adrIOs.data.ready <= adrSRAM.io.dataPath.inIOs.data.ready @[GLBCluster.scala 194:29]
    io.dataPath.outIOs.adrIOs.data.bits <= adrSRAM.io.dataPath.outIOs.data.bits @[GLBCluster.scala 195:30]
    io.dataPath.outIOs.adrIOs.data.valid <= adrSRAM.io.dataPath.outIOs.data.valid @[GLBCluster.scala 195:30]
    adrSRAM.io.dataPath.outIOs.data.ready <= io.dataPath.outIOs.adrIOs.data.ready @[GLBCluster.scala 195:30]
    InActSRAMCommon.io.dataPath.inIOs.data.bits <= io.dataPath.inIOs.dataIOs.data.bits @[GLBCluster.scala 196:30]
    InActSRAMCommon.io.dataPath.inIOs.data.valid <= io.dataPath.inIOs.dataIOs.data.valid @[GLBCluster.scala 196:30]
    io.dataPath.inIOs.dataIOs.data.ready <= InActSRAMCommon.io.dataPath.inIOs.data.ready @[GLBCluster.scala 196:30]
    io.dataPath.outIOs.dataIOs.data.bits <= InActSRAMCommon.io.dataPath.outIOs.data.bits @[GLBCluster.scala 197:31]
    io.dataPath.outIOs.dataIOs.data.valid <= InActSRAMCommon.io.dataPath.outIOs.data.valid @[GLBCluster.scala 197:31]
    InActSRAMCommon.io.dataPath.outIOs.data.ready <= io.dataPath.outIOs.dataIOs.data.ready @[GLBCluster.scala 197:31]
    io.ctrlPath.done <= _T @[GLBCluster.scala 199:20]
    adrSRAM.io.ctrlPath.writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 201:19]
    InActSRAMCommon.io.ctrlPath.writeOrRead <= io.ctrlPath.writeOrRead @[GLBCluster.scala 201:19]
    io.debugIO.theState <= _T_1 @[GLBCluster.scala 204:25]
    io.debugIO.adrDebug.subDone <= adrSRAM.io.ctrlPath.done @[GLBCluster.scala 206:21]
    io.debugIO.adrDebug.idx <= adrSRAM.io.debugIO.idx @[GLBCluster.scala 207:17]
    io.debugIO.adrDebug.idxInc <= adrSRAM.io.debugIO.idxInc @[GLBCluster.scala 208:20]
    io.debugIO.adrDebug.meetOneZero <= adrSRAM.io.debugIO.meetOneZero @[GLBCluster.scala 209:25]
    io.debugIO.adrDebug.currentData <= adrSRAM.io.debugIO.currentData @[GLBCluster.scala 210:25]
    io.debugIO.adrDebug.idxCount is invalid @[GLBCluster.scala 211:22]
    io.debugIO.dataDebug.subDone <= InActSRAMCommon.io.ctrlPath.done @[GLBCluster.scala 206:21]
    io.debugIO.dataDebug.idx <= InActSRAMCommon.io.debugIO.idx @[GLBCluster.scala 207:17]
    io.debugIO.dataDebug.idxInc <= InActSRAMCommon.io.debugIO.idxInc @[GLBCluster.scala 208:20]
    io.debugIO.dataDebug.meetOneZero <= InActSRAMCommon.io.debugIO.meetOneZero @[GLBCluster.scala 209:25]
    io.debugIO.dataDebug.currentData <= InActSRAMCommon.io.debugIO.currentData @[GLBCluster.scala 210:25]
    io.debugIO.dataDebug.idxCount is invalid @[GLBCluster.scala 211:22]
    
