# compile vhdl design source files
vhdl myLib  \
"../../../../PackagesVHDL.srcs/sources_1/new/paraPcr_p.vhd" \
"../../../../PackagesVHDL.srcs/sources_1/new/nBitReg_s.vhd" \

vhdl xil_defaultlib  \
"../../../../PackagesVHDL.srcs/sim_1/new/testbench.vhd" \

# Do not sort compile order
nosort
