// Seed: 1387221230
module module_0 (
    output tri  id_0,
    input  tri1 id_1,
    input  wire id_2,
    output tri0 id_3,
    output tri  id_4
);
  assign id_3 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    input wire id_2,
    input tri1 id_3,
    input wire id_4,
    input tri1 id_5,
    input tri1 id_6,
    output wor id_7
);
  assign id_1 = 1;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_3,
      id_7,
      id_1
  );
  assign modCall_1.type_0 = 0;
  wire id_13;
  id_14(
      .id_0(1'b0), .id_1((1) != id_4), .id_2(id_6), .id_3(1), .id_4(1)
  );
  wire id_15;
  always @(posedge 1 or posedge id_4) $display;
endmodule
