Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:48:09 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : sv_chip1_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.041ns  (arrival time - required time)
  Source:                 port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.081ns (49.693%)  route 0.082ns (50.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.033ns (routing 0.529ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.598ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X39Y179        net (fo=11401, routed)       1.033     1.432    port_bus_2to1_1_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y179        FDRE (Prop_FDRE_C_Q)         0.081     1.513    port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_tmp_reg[0]/Q
    SLICE_X39Y180        net (fo=1, unset)            0.082     1.595    port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_tmp[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X39Y180        net (fo=11401, routed)       1.227     1.880    port_bus_2to1_1_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.322     1.557    
    SLICE_X39Y180        FDRE (Hold_FDRE_C_D)         0.079     1.636    port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.041ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_7/corr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_7_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.081ns (46.023%)  route 0.095ns (53.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.189ns (routing 0.529ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.598ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X55Y178        net (fo=11401, routed)       1.189     1.588    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_7/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y178        FDRE (Prop_FDRE_C_Q)         0.081     1.669    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_7/corr_out_reg[12]/Q
    SLICE_X55Y180        net (fo=1, unset)            0.095     1.764    wrapper_norm_corr_20_inst_p/corr_20_inst/n_11_inst_corr_7
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X55Y180        net (fo=11401, routed)       1.402     2.055    wrapper_norm_corr_20_inst_p/corr_20_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.322     1.732    
    SLICE_X55Y180        FDRE (Hold_FDRE_C_D)         0.073     1.805    wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_7_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/corr_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.080ns (39.801%)  route 0.121ns (60.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.179ns (routing 0.529ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.598ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X54Y178        net (fo=11401, routed)       1.179     1.578    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y178        FDRE (Prop_FDRE_C_Q)         0.080     1.658    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/corr_out_reg[11]/Q
    SLICE_X54Y181        net (fo=1, unset)            0.121     1.779    wrapper_norm_corr_20_inst_p/corr_20_inst/n_12_inst_corr_8
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X54Y181        net (fo=11401, routed)       1.397     2.050    wrapper_norm_corr_20_inst_p/corr_20_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.322     1.727    
    SLICE_X54Y181        FDRE (Hold_FDRE_C_D)         0.077     1.804    wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.017ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/corr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.080ns (37.915%)  route 0.131ns (62.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.181ns (routing 0.529ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.598ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X55Y179        net (fo=11401, routed)       1.181     1.580    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y179        FDRE (Prop_FDRE_C_Q)         0.080     1.660    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/corr_out_reg[13]/Q
    SLICE_X55Y180        net (fo=1, unset)            0.131     1.791    wrapper_norm_corr_20_inst_p/corr_20_inst/n_10_inst_corr_8
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X55Y180        net (fo=11401, routed)       1.402     2.055    wrapper_norm_corr_20_inst_p/corr_20_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.322     1.732    
    SLICE_X55Y180        FDRE (Hold_FDRE_C_D)         0.076     1.808    wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                 -0.017    

Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/corr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.080ns (37.209%)  route 0.135ns (62.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.189ns (routing 0.529ns, distribution 0.660ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.598ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X56Y178        net (fo=11401, routed)       1.189     1.588    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y178        FDRE (Prop_FDRE_C_Q)         0.080     1.668    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/corr_out_reg[10]/Q
    SLICE_X55Y180        net (fo=1, unset)            0.135     1.803    wrapper_norm_corr_20_inst_p/corr_20_inst/n_13_inst_corr_8
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X55Y180        net (fo=11401, routed)       1.403     2.056    wrapper_norm_corr_20_inst_p/corr_20_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.322     1.733    
    SLICE_X55Y180        FDRE (Hold_FDRE_C_D)         0.076     1.809    wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            corr_out_18_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.127ns (56.195%)  route 0.099ns (43.805%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.181ns (routing 0.529ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.598ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X55Y179        net (fo=11401, routed)       1.181     1.580    wrapper_norm_corr_20_inst_p/corr_20_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y179        FDRE (Prop_FDRE_C_Q)         0.080     1.660    wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[9]/Q
    SLICE_X56Y180        net (fo=2, unset)            0.099     1.759    wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_1_p8[9]
    SLICE_X56Y180        LUT2 (Prop_LUT2_I0_O)        0.015     1.774    wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_18[15]_i_10/O
    SLICE_X56Y180        net (fo=1, routed)           0.000     1.774    wrapper_norm_corr_20_inst_p/corr_20_inst/n_0_corr_out_18[15]_i_10
    SLICE_X56Y180        CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.032     1.806    wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_18_reg[15]_i_1/O[1]
    SLICE_X56Y180        net (fo=1, routed)           0.000     1.806    corr_out_180[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X56Y180        net (fo=11401, routed)       1.403     2.056    tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.322     1.733    
    SLICE_X56Y180        FDRE (Hold_FDRE_C_D)         0.077     1.810    corr_out_18_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_7_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            corr_out_17_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.259%)  route 0.088ns (40.741%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.179ns (routing 0.529ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.387ns (routing 0.598ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X54Y178        net (fo=11401, routed)       1.179     1.578    wrapper_norm_corr_20_inst_p/corr_20_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y178        FDRE (Prop_FDRE_C_Q)         0.081     1.659    wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_7_reg[15]/Q
    SLICE_X54Y180        net (fo=2, unset)            0.088     1.747    wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_1_p7[15]
    SLICE_X54Y180        LUT2 (Prop_LUT2_I0_O)        0.015     1.762    wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_17[15]_i_4/O
    SLICE_X54Y180        net (fo=1, routed)           0.000     1.762    wrapper_norm_corr_20_inst_p/corr_20_inst/n_0_corr_out_17[15]_i_4
    SLICE_X54Y180        CARRY8 (Prop_CARRY8_S[7]_O[7])
                                                      0.032     1.794    wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_17_reg[15]_i_1/O[7]
    SLICE_X54Y180        net (fo=1, routed)           0.000     1.794    corr_out_170[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X54Y180        net (fo=11401, routed)       1.387     2.040    tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.322     1.717    
    SLICE_X54Y180        FDRE (Hold_FDRE_C_D)         0.075     1.792    corr_out_17_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/corr_out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/corr_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.080ns (50.000%)  route 0.080ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      1.022ns (routing 0.529ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.598ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y163        net (fo=11401, routed)       1.022     1.421    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y163        FDRE (Prop_FDRE_C_Q)         0.080     1.501    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/corr_out_tmp_reg[14]/Q
    SLICE_X41Y163        net (fo=1, unset)            0.080     1.581    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/n_0_corr_out_tmp_reg[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X41Y163        net (fo=11401, routed)       1.195     1.848    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.351     1.497    
    SLICE_X41Y163        FDRE (Hold_FDRE_C_D)         0.077     1.574    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/corr_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.080ns (38.278%)  route 0.129ns (61.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.038ns (routing 0.529ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.598ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y178        net (fo=11401, routed)       1.038     1.437    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y178        FDRE (Prop_FDRE_C_Q)         0.080     1.517    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_tmp_reg[6]/Q
    SLICE_X43Y181        net (fo=1, unset)            0.129     1.646    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/n_0_corr_out_tmp_reg[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y181        net (fo=11401, routed)       1.233     1.886    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.322     1.563    
    SLICE_X43Y181        FDRE (Hold_FDRE_C_D)         0.075     1.638    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.129ns (64.179%)  route 0.072ns (35.821%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.007ns (routing 0.529ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.598ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X33Y178        net (fo=11401, routed)       1.007     1.406    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y178        FDRE (Prop_FDRE_C_Q)         0.081     1.487    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/dout_1_reg[5]/Q
    SLICE_X33Y180        net (fo=22, unset)           0.072     1.559    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/O1[5]
    SLICE_X33Y180        LUT5 (Prop_LUT5_I2_O)        0.015     1.574    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg[15]_i_8__72/O
    SLICE_X33Y180        net (fo=1, routed)           0.000     1.574    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/n_0_lrexrre_reg[15]_i_8__72
    SLICE_X33Y180        CARRY8 (Prop_CARRY8_S[2]_O[2])
                                                      0.033     1.607    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_4/lrexrre_reg_reg[15]_i_1__72/O[2]
    SLICE_X33Y180        net (fo=1, routed)           0.000     1.607    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/I1[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X33Y180        net (fo=11401, routed)       1.191     1.844    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.322     1.521    
    SLICE_X33Y180        FDRE (Hold_FDRE_C_D)         0.076     1.597    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_3/lrexrre_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/norm_inst_right/my_div_inst_2/my_divider_inst/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/norm_inst_right/my_div_inst_2/my_divider_inst/ff0_reg/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.096ns (58.896%)  route 0.067ns (41.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      1.052ns (routing 0.529ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.598ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y188        net (fo=11401, routed)       1.052     1.451    wrapper_norm_corr_20_inst_n/norm_inst_right/my_div_inst_2/my_divider_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y188        FDRE (Prop_FDRE_C_Q)         0.081     1.532    wrapper_norm_corr_20_inst_n/norm_inst_right/my_div_inst_2/my_divider_inst/y_reg[1]/Q
    SLICE_X41Y188        net (fo=6, unset)            0.067     1.599    wrapper_norm_corr_20_inst_n/norm_inst_right/my_div_inst_2/my_divider_inst/y[1]
    SLICE_X41Y188        LUT3 (Prop_LUT3_I1_O)        0.015     1.614    wrapper_norm_corr_20_inst_n/norm_inst_right/my_div_inst_2/my_divider_inst/ff0_i_1__6/O
    SLICE_X41Y188        net (fo=1, routed)           0.000     1.614    wrapper_norm_corr_20_inst_n/norm_inst_right/my_div_inst_2/my_divider_inst/n_0_ff0_i_1__6
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X41Y188        net (fo=11401, routed)       1.227     1.880    wrapper_norm_corr_20_inst_n/norm_inst_right/my_div_inst_2/my_divider_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.354     1.526    
    SLICE_X41Y188        FDRE (Hold_FDRE_C_D)         0.078     1.604    wrapper_norm_corr_20_inst_n/norm_inst_right/my_div_inst_2/my_divider_inst/ff0_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.081ns (50.311%)  route 0.080ns (49.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      1.053ns (routing 0.529ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.598ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y186        net (fo=11401, routed)       1.053     1.452    port_bus_2to1_1_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y186        FDRE (Prop_FDRE_C_Q)         0.081     1.533    port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_tmp_reg[11]/Q
    SLICE_X41Y186        net (fo=1, unset)            0.080     1.613    port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_tmp[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X41Y186        net (fo=11401, routed)       1.226     1.879    port_bus_2to1_1_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.354     1.525    
    SLICE_X41Y186        FDRE (Hold_FDRE_C_D)         0.078     1.603    port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_5/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/in_l_re_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.080ns (40.404%)  route 0.118ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.016ns (routing 0.529ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.598ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X34Y178        net (fo=11401, routed)       1.016     1.415    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_5/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y178        FDRE (Prop_FDRE_C_Q)         0.080     1.495    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_5/dout_1_reg[5]/Q
    SLICE_X34Y181        net (fo=22, unset)           0.118     1.613    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/I8[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X34Y181        net (fo=11401, routed)       1.192     1.845    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.322     1.522    
    SLICE_X34Y181        FDRE (Hold_FDRE_C_D)         0.078     1.600    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/in_l_re_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_n/norm_inst_right/din_2_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_n/norm_inst_right/din_2_tmp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.080ns (48.485%)  route 0.085ns (51.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.059ns (routing 0.529ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.598ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X41Y180        net (fo=11401, routed)       1.059     1.458    wrapper_norm_corr_10_inst_n/norm_inst_right/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y180        FDRE (Prop_FDRE_C_Q)         0.080     1.538    wrapper_norm_corr_10_inst_n/norm_inst_right/din_2_reg_reg[8]/Q
    SLICE_X41Y179        net (fo=1, unset)            0.085     1.623    wrapper_norm_corr_10_inst_n/norm_inst_right/n_0_din_2_reg_reg[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X41Y179        net (fo=11401, routed)       1.201     1.854    wrapper_norm_corr_10_inst_n/norm_inst_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.322     1.531    
    SLICE_X41Y179        FDRE (Hold_FDRE_C_D)         0.079     1.610    wrapper_norm_corr_10_inst_n/norm_inst_right/din_2_tmp1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_n/norm_inst_right/din_2_tmp2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_n/norm_inst_right/my_div_inst_2/my_divider_inst/DataA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.095ns (44.601%)  route 0.118ns (55.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.035ns (routing 0.529ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.598ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X41Y179        net (fo=11401, routed)       1.035     1.434    wrapper_norm_corr_10_inst_n/norm_inst_right/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y179        FDRE (Prop_FDRE_C_Q)         0.080     1.514    wrapper_norm_corr_10_inst_n/norm_inst_right/din_2_tmp2_reg[8]/Q
    SLICE_X41Y180        net (fo=1, unset)            0.118     1.632    wrapper_norm_corr_10_inst_n/norm_inst_right/my_div_inst_2/my_divider_inst/I2[8]
    SLICE_X41Y180        LUT4 (Prop_LUT4_I0_O)        0.015     1.647    wrapper_norm_corr_10_inst_n/norm_inst_right/my_div_inst_2/my_divider_inst/DataA[8]_i_1__2/O
    SLICE_X41Y180        net (fo=1, routed)           0.000     1.647    wrapper_norm_corr_10_inst_n/norm_inst_right/my_div_inst_2/my_divider_inst/n_0_DataA[8]_i_1__2
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X41Y180        net (fo=11401, routed)       1.229     1.882    wrapper_norm_corr_10_inst_n/norm_inst_right/my_div_inst_2/my_divider_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.322     1.559    
    SLICE_X41Y180        FDRE (Hold_FDRE_C_D)         0.074     1.633    wrapper_norm_corr_10_inst_n/norm_inst_right/my_div_inst_2/my_divider_inst/DataA_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_n/norm_inst_right/din_2_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_n/norm_inst_right/din_2_tmp1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.080ns (47.904%)  route 0.087ns (52.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.059ns (routing 0.529ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.598ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X41Y180        net (fo=11401, routed)       1.059     1.458    wrapper_norm_corr_10_inst_n/norm_inst_right/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y180        FDRE (Prop_FDRE_C_Q)         0.080     1.538    wrapper_norm_corr_10_inst_n/norm_inst_right/din_2_reg_reg[9]/Q
    SLICE_X41Y179        net (fo=1, unset)            0.087     1.625    wrapper_norm_corr_10_inst_n/norm_inst_right/n_0_din_2_reg_reg[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X41Y179        net (fo=11401, routed)       1.201     1.854    wrapper_norm_corr_10_inst_n/norm_inst_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.322     1.531    
    SLICE_X41Y179        FDRE (Hold_FDRE_C_D)         0.080     1.611    wrapper_norm_corr_10_inst_n/norm_inst_right/din_2_tmp1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/corr_out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/corr_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.080ns (49.383%)  route 0.082ns (50.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      1.063ns (routing 0.529ns, distribution 0.534ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.598ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y184        net (fo=11401, routed)       1.063     1.462    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y184        FDRE (Prop_FDRE_C_Q)         0.080     1.542    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/corr_out_tmp_reg[14]/Q
    SLICE_X44Y184        net (fo=1, unset)            0.082     1.624    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/n_0_corr_out_tmp_reg[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y184        net (fo=11401, routed)       1.232     1.885    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.354     1.531    
    SLICE_X44Y184        FDRE (Hold_FDRE_C_D)         0.078     1.609    wrapper_norm_corr_20_inst_n/corr_20_inst/inst_corr_2/corr_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.080ns (38.462%)  route 0.128ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.038ns (routing 0.529ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.598ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y179        net (fo=11401, routed)       1.038     1.437    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y179        FDRE (Prop_FDRE_C_Q)         0.080     1.517    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_tmp_reg[15]/Q
    SLICE_X43Y180        net (fo=1, unset)            0.128     1.645    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/n_0_corr_out_tmp_reg[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y180        net (fo=11401, routed)       1.224     1.877    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.322     1.554    
    SLICE_X43Y180        FDRE (Hold_FDRE_C_D)         0.075     1.629    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/norm_inst_left/din_2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.080ns (49.080%)  route 0.083ns (50.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      1.059ns (routing 0.529ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.598ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X40Y184        net (fo=11401, routed)       1.059     1.458    port_bus_2to1_1_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y184        FDRE (Prop_FDRE_C_Q)         0.080     1.538    port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_reg[3]/Q
    SLICE_X39Y184        net (fo=1, unset)            0.083     1.621    wrapper_norm_corr_20_inst_p/norm_inst_left/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X39Y184        net (fo=11401, routed)       1.226     1.879    wrapper_norm_corr_20_inst_p/norm_inst_left/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.354     1.525    
    SLICE_X39Y184        FDRE (Hold_FDRE_C_D)         0.080     1.605    wrapper_norm_corr_20_inst_p/norm_inst_left/din_2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_left_ip_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/norm_inst_right/din_2_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.080ns (49.080%)  route 0.083ns (50.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      1.030ns (routing 0.529ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.598ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X38Y167        net (fo=11401, routed)       1.030     1.429    port_bus_2to1_1_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y167        FDRE (Prop_FDRE_C_Q)         0.080     1.509    port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_left_ip_reg[7]/Q
    SLICE_X37Y167        net (fo=1, unset)            0.083     1.592    wrapper_norm_corr_20_inst_p/norm_inst_right/I2[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X37Y167        net (fo=11401, routed)       1.194     1.847    wrapper_norm_corr_20_inst_p/norm_inst_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.351     1.496    
    SLICE_X37Y167        FDRE (Hold_FDRE_C_D)         0.080     1.576    wrapper_norm_corr_20_inst_p/norm_inst_right/din_2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/norm_inst_left/din_2_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.080ns (49.080%)  route 0.083ns (50.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      1.059ns (routing 0.529ns, distribution 0.530ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.598ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X40Y184        net (fo=11401, routed)       1.059     1.458    port_bus_2to1_1_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y184        FDRE (Prop_FDRE_C_Q)         0.080     1.538    port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_reg[10]/Q
    SLICE_X39Y184        net (fo=1, unset)            0.083     1.621    wrapper_norm_corr_20_inst_p/norm_inst_left/D[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X39Y184        net (fo=11401, routed)       1.226     1.879    wrapper_norm_corr_20_inst_p/norm_inst_left/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.354     1.525    
    SLICE_X39Y184        FDRE (Hold_FDRE_C_D)         0.079     1.604    wrapper_norm_corr_20_inst_p/norm_inst_left/din_2_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_left_ip_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/norm_inst_right/din_2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.080ns (49.080%)  route 0.083ns (50.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      1.030ns (routing 0.529ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.598ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X38Y167        net (fo=11401, routed)       1.030     1.429    port_bus_2to1_1_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y167        FDRE (Prop_FDRE_C_Q)         0.080     1.509    port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_left_ip_reg[3]/Q
    SLICE_X37Y167        net (fo=1, unset)            0.083     1.592    wrapper_norm_corr_20_inst_p/norm_inst_right/I2[3]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X37Y167        net (fo=11401, routed)       1.194     1.847    wrapper_norm_corr_20_inst_p/norm_inst_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.351     1.496    
    SLICE_X37Y167        FDRE (Hold_FDRE_C_D)         0.079     1.575    wrapper_norm_corr_20_inst_p/norm_inst_right/din_2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 vidin_data_reg_scld_4_2to3_right_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vidin_data_buf_2_sc_4_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.095ns (58.642%)  route 0.067ns (41.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      1.033ns (routing 0.529ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.598ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y134        net (fo=11401, routed)       1.033     1.432    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_FDRE_C_Q)         0.080     1.512    vidin_data_reg_scld_4_2to3_right_reg_reg[5]/Q
    SLICE_X45Y134        net (fo=8, unset)            0.067     1.579    port_bus_2to1_1_inst/I6[5]
    SLICE_X45Y134        LUT6 (Prop_LUT6_I5_O)        0.015     1.594    port_bus_2to1_1_inst/vidin_data_buf_2_sc_4[21]_i_1/O
    SLICE_X45Y134        net (fo=1, routed)           0.000     1.594    vidin_data_buf_2_sc_4[21]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y134        net (fo=11401, routed)       1.200     1.853    tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.351     1.502    
    SLICE_X45Y134        FDRE (Hold_FDRE_C_D)         0.074     1.576    vidin_data_buf_2_sc_4_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/corr_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_n/corr_5_inst/corr_out_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.080ns (47.619%)  route 0.088ns (52.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      1.028ns (routing 0.529ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.598ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y164        net (fo=11401, routed)       1.028     1.427    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y164        FDRE (Prop_FDRE_C_Q)         0.080     1.507    wrapper_norm_corr_10_inst_n/corr_5_inst/inst_corr_1/corr_out_reg[8]/Q
    SLICE_X45Y164        net (fo=1, unset)            0.088     1.595    wrapper_norm_corr_10_inst_n/corr_5_inst/n_15_inst_corr_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y164        net (fo=11401, routed)       1.200     1.853    wrapper_norm_corr_10_inst_n/corr_5_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.351     1.502    
    SLICE_X45Y164        FDRE (Hold_FDRE_C_D)         0.075     1.577    wrapper_norm_corr_10_inst_n/corr_5_inst/corr_out_1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/corr_out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/corr_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.081ns (49.390%)  route 0.083ns (50.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      1.053ns (routing 0.529ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.598ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X37Y182        net (fo=11401, routed)       1.053     1.452    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y182        FDRE (Prop_FDRE_C_Q)         0.081     1.533    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/corr_out_tmp_reg[4]/Q
    SLICE_X38Y182        net (fo=1, unset)            0.083     1.616    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/n_0_corr_out_tmp_reg[4]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X38Y182        net (fo=11401, routed)       1.226     1.879    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.354     1.525    
    SLICE_X38Y182        FDRE (Hold_FDRE_C_D)         0.073     1.598    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/corr_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_5_inst_p/norm_inst_left/my_div_inst_1/my_divider_inst/DataA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_5_inst_p/norm_inst_left/my_div_inst_1/my_divider_inst/DataA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.097ns (58.084%)  route 0.070ns (41.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      1.025ns (routing 0.529ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.598ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X37Y166        net (fo=11401, routed)       1.025     1.424    wrapper_norm_corr_5_inst_p/norm_inst_left/my_div_inst_1/my_divider_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y166        FDRE (Prop_FDRE_C_Q)         0.081     1.505    wrapper_norm_corr_5_inst_p/norm_inst_left/my_div_inst_1/my_divider_inst/DataA_reg[6]/Q
    SLICE_X38Y166        net (fo=2, unset)            0.070     1.575    wrapper_norm_corr_5_inst_p/norm_inst_left/my_div_inst_1/my_divider_inst/O1[6]
    SLICE_X38Y166        LUT4 (Prop_LUT4_I1_O)        0.016     1.591    wrapper_norm_corr_5_inst_p/norm_inst_left/my_div_inst_1/my_divider_inst/DataA[7]_i_1__3/O
    SLICE_X38Y166        net (fo=1, routed)           0.000     1.591    wrapper_norm_corr_5_inst_p/norm_inst_left/my_div_inst_1/my_divider_inst/n_0_DataA[7]_i_1__3
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X38Y166        net (fo=11401, routed)       1.194     1.847    wrapper_norm_corr_5_inst_p/norm_inst_left/my_div_inst_1/my_divider_inst/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.351     1.496    
    SLICE_X38Y166        FDRE (Hold_FDRE_C_D)         0.077     1.573    wrapper_norm_corr_5_inst_p/norm_inst_left/my_div_inst_1/my_divider_inst/DataA_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 port_bus_2to1_1_inst/vidin_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            vidin_addr_reg_2to3_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.080ns (49.080%)  route 0.083ns (50.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      1.033ns (routing 0.529ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.598ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X45Y163        net (fo=11401, routed)       1.033     1.432    port_bus_2to1_1_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y163        FDRE (Prop_FDRE_C_Q)         0.080     1.512    port_bus_2to1_1_inst/vidin_addr_reg_reg[6]/Q
    SLICE_X44Y163        net (fo=2, unset)            0.083     1.595    vidin_addr_reg_2to3[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X44Y163        net (fo=11401, routed)       1.197     1.850    tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.351     1.499    
    SLICE_X44Y163        FDRE (Hold_FDRE_C_D)         0.077     1.576    vidin_addr_reg_2to3_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 port_bus_2to1_1_inst/vidin_data_reg_scld_2_2to3_left_rn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_n/norm_inst_right/din_1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.080ns (48.485%)  route 0.085ns (51.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Net Delay (Source):      1.056ns (routing 0.529ns, distribution 0.527ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.598ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X39Y186        net (fo=11401, routed)       1.056     1.455    port_bus_2to1_1_inst/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y186        FDRE (Prop_FDRE_C_Q)         0.080     1.535    port_bus_2to1_1_inst/vidin_data_reg_scld_2_2to3_left_rn_reg[0]/Q
    SLICE_X40Y186        net (fo=1, unset)            0.085     1.620    wrapper_norm_corr_10_inst_n/norm_inst_right/d_r_1[0]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X40Y186        net (fo=11401, routed)       1.227     1.880    wrapper_norm_corr_10_inst_n/norm_inst_right/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.354     1.526    
    SLICE_X40Y186        FDRE (Hold_FDRE_C_D)         0.075     1.601    wrapper_norm_corr_10_inst_n/norm_inst_right/din_1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/norm_inst_left/din_1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/norm_inst_left/din_1_tmp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.080ns (47.337%)  route 0.089ns (52.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      1.026ns (routing 0.529ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.598ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X42Y171        net (fo=11401, routed)       1.026     1.425    wrapper_norm_corr_20_inst_p/norm_inst_left/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_FDRE_C_Q)         0.080     1.505    wrapper_norm_corr_20_inst_p/norm_inst_left/din_1_reg_reg[1]/Q
    SLICE_X41Y171        net (fo=1, unset)            0.089     1.594    wrapper_norm_corr_20_inst_p/norm_inst_left/in[1]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X41Y171        net (fo=11401, routed)       1.197     1.850    wrapper_norm_corr_20_inst_p/norm_inst_left/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.351     1.499    
    SLICE_X41Y171        FDRE (Hold_FDRE_C_D)         0.076     1.575    wrapper_norm_corr_20_inst_p/norm_inst_left/din_1_tmp1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.080ns (38.278%)  route 0.129ns (61.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Net Delay (Source):      1.038ns (routing 0.529ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.598ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.209    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     0.236    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.115     0.351    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.048     0.399    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y179        net (fo=11401, routed)       1.038     1.437    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y179        FDRE (Prop_FDRE_C_Q)         0.080     1.517    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_tmp_reg[14]/Q
    SLICE_X43Y180        net (fo=1, unset)            0.129     1.646    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/n_0_corr_out_tmp_reg[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    Y23                                               0.000     0.000    tm3_clk_v0
    Y23                  net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427    tm3_clk_v0_IBUF_inst/INBUF_INST/O
    Y23                  net (fo=1, routed)           0.000     0.427    tm3_clk_v0_IBUF_inst/OUT
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.460    tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X0Y72         net (fo=1, unset)            0.134     0.594    tm3_clk_v0_IBUF
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.059     0.653    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X43Y180        net (fo=11401, routed)       1.224     1.877    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
                         clock pessimism             -0.322     1.554    
    SLICE_X43Y180        FDRE (Hold_FDRE_C_D)         0.072     1.626    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.020    




