// Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
// Date        : Sat Oct  1 16:18:32 2016
// Host        : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
// Command     : write_verilog -force ./cpu_impl_netlist.v -mode timesim -sdf_anno true
// Design      : BSP
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module BRAM
   (DOBDO,
    ETH_CLK_OBUF,
    ADDRBWRADDR,
    pwropt);
  output [3:0]DOBDO;
  input ETH_CLK_OBUF;
  input [12:0]ADDRBWRADDR;
  input pwropt;

  wire [12:0]ADDRBWRADDR;
  wire [3:0]DOBDO;
  wire ETH_CLK_OBUF;
  wire pwropt;
  wire NLW_MEMORY_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_MEMORY_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_MEMORY_reg_0_DBITERR_UNCONNECTED;
  wire NLW_MEMORY_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_MEMORY_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_MEMORY_reg_0_REGCEAREGCE_UNCONNECTED;
  wire NLW_MEMORY_reg_0_REGCEB_UNCONNECTED;
  wire NLW_MEMORY_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_MEMORY_reg_0_DOADO_UNCONNECTED;
  wire [31:4]NLW_MEMORY_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_MEMORY_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_MEMORY_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_MEMORY_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_MEMORY_reg_0_RDADDRECC_UNCONNECTED;

  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENBWREN=NEW" *) 
  (* RTL_RAM_BITS = "60000" *) 
  (* RTL_RAM_NAME = "MEMORY" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .IS_ENBWREN_INVERTED(1'b1),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    MEMORY_reg_0
       (.ADDRARDADDR({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_MEMORY_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_MEMORY_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(ETH_CLK_OBUF),
        .DBITERR(NLW_MEMORY_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_MEMORY_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_MEMORY_reg_0_DOBDO_UNCONNECTED[31:4],DOBDO}),
        .DOPADOP(NLW_MEMORY_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_MEMORY_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_MEMORY_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(pwropt),
        .INJECTDBITERR(NLW_MEMORY_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_MEMORY_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_MEMORY_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_MEMORY_reg_0_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_MEMORY_reg_0_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_MEMORY_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ECO_CHECKSUM = "e0c80060" *) (* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "0" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* NotValidForBitStream *)
module BSP
   (CLK_IN,
    RST,
    ETH_CLK,
    PHY_RESET_N,
    RXDV,
    RXER,
    RXD,
    TXD,
    TXEN,
    JC,
    SDA,
    SCL,
    KD,
    KC,
    RF_P,
    RF_N,
    MIX,
    LO,
    AUDIO,
    AUDIO_EN,
    VGA_R,
    VGA_G,
    VGA_B,
    HSYNCH,
    VSYNCH,
    GPIO_LEDS,
    GPIO_SWITCHES,
    GPIO_BUTTONS,
    LED_R_PWM,
    LED_G_PWM,
    LED_B_PWM,
    SEVEN_SEGMENT_CATHODE,
    SEVEN_SEGMENT_ANNODE,
    RS232_RX,
    RS232_TX);
  input CLK_IN;
  input RST;
  output ETH_CLK;
  output PHY_RESET_N;
  input RXDV;
  input RXER;
  input [1:0]RXD;
  output [1:0]TXD;
  output TXEN;
  inout [7:0]JC;
  inout SDA;
  inout SCL;
  input KD;
  input KC;
  input RF_P;
  input RF_N;
  output MIX;
  output LO;
  output AUDIO;
  output AUDIO_EN;
  output [3:0]VGA_R;
  output [3:0]VGA_G;
  output [3:0]VGA_B;
  output HSYNCH;
  output VSYNCH;
  output [15:0]GPIO_LEDS;
  input [15:0]GPIO_SWITCHES;
  input [4:0]GPIO_BUTTONS;
  output LED_R_PWM;
  output LED_G_PWM;
  output LED_B_PWM;
  output [6:0]SEVEN_SEGMENT_CATHODE;
  output [7:0]SEVEN_SEGMENT_ANNODE;
  input RS232_RX;
  output RS232_TX;

  wire AUDIO;
  wire AUDIO_EN;
  wire AUDIO_OBUF;
  wire CLKFB;
  wire CLKIN;
  (* IBUF_LOW_PWR *) wire CLK_IN;
  wire ETH_CLK;
  wire ETH_CLK_OBUF;
  wire \GPIO_BUTTONS[0] ;
  wire \GPIO_BUTTONS[0]_IBUF ;
  wire \GPIO_BUTTONS[1] ;
  wire \GPIO_BUTTONS[1]_IBUF ;
  wire \GPIO_BUTTONS[2] ;
  wire \GPIO_BUTTONS[2]_IBUF ;
  wire \GPIO_BUTTONS[3] ;
  wire \GPIO_BUTTONS[3]_IBUF ;
  wire \GPIO_BUTTONS[4] ;
  wire \GPIO_BUTTONS[4]_IBUF ;
  wire [15:0]GPIO_LEDS;
  wire \GPIO_SWITCHES[0] ;
  wire \GPIO_SWITCHES[0]_IBUF ;
  wire \GPIO_SWITCHES[10] ;
  wire \GPIO_SWITCHES[10]_IBUF ;
  wire \GPIO_SWITCHES[11] ;
  wire \GPIO_SWITCHES[11]_IBUF ;
  wire \GPIO_SWITCHES[12] ;
  wire \GPIO_SWITCHES[12]_IBUF ;
  wire \GPIO_SWITCHES[13] ;
  wire \GPIO_SWITCHES[13]_IBUF ;
  wire \GPIO_SWITCHES[14] ;
  wire \GPIO_SWITCHES[14]_IBUF ;
  wire \GPIO_SWITCHES[15] ;
  wire \GPIO_SWITCHES[15]_IBUF ;
  wire \GPIO_SWITCHES[1] ;
  wire \GPIO_SWITCHES[1]_IBUF ;
  wire \GPIO_SWITCHES[2] ;
  wire \GPIO_SWITCHES[2]_IBUF ;
  wire \GPIO_SWITCHES[3] ;
  wire \GPIO_SWITCHES[3]_IBUF ;
  wire \GPIO_SWITCHES[4] ;
  wire \GPIO_SWITCHES[4]_IBUF ;
  wire \GPIO_SWITCHES[5] ;
  wire \GPIO_SWITCHES[5]_IBUF ;
  wire \GPIO_SWITCHES[6] ;
  wire \GPIO_SWITCHES[6]_IBUF ;
  wire \GPIO_SWITCHES[7] ;
  wire \GPIO_SWITCHES[7]_IBUF ;
  wire \GPIO_SWITCHES[8] ;
  wire \GPIO_SWITCHES[8]_IBUF ;
  wire \GPIO_SWITCHES[9] ;
  wire \GPIO_SWITCHES[9]_IBUF ;
  wire HSYNCH;
  wire HSYNCH_OBUF;
  wire INPUT_ETH_RX_ACK;
  wire INPUT_ETH_RX_STB;
  wire INTERNAL_RST_reg_n_0;
  wire [7:0]JC;
  wire [1:0]JC_IBUF;
  wire KC;
  wire KC_IBUF;
  wire KD;
  wire KD_IBUF;
  wire LED_B_PWM;
  wire LED_B_PWM_OBUF;
  wire LED_G_PWM;
  wire LED_G_PWM_OBUF;
  wire LED_R_PWM;
  wire LED_R_PWM_OBUF;
  wire LO;
  wire LO_OBUF;
  wire MIX;
  wire MIX_OBUF;
  wire NOT_LOCKED;
  wire NOT_LOCKED_i_1_n_0;
  wire [7:0]OUTPUT_AUDIO;
  wire OUTPUT_ETH_TX_ACK;
  wire OUTPUT_ETH_TX_STB;
  wire PHY_RESET_N;
  wire PHY_RESET_N_OBUF;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire RF_N;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR *) wire RF_P;
  wire RS232_RX;
  wire RS232_RX_IBUF;
  wire RS232_TX;
  wire RS232_TX_OBUF;
  wire RST;
  wire RST_IBUF;
  wire [15:0]RX;
  wire [1:0]RXD;
  wire RXDV;
  wire RXDV_IBUF;
  wire [1:0]RXD_IBUF;
  wire RXER;
  wire RXER_IBUF;
  (* DRIVE = "12" *) (* IBUF_LOW_PWR *) (* SLEW = "SLOW" *) wire SCL;
  wire SCL_IBUF;
  wire SCL_TRI;
  wire SDA;
  wire SDA_IBUF;
  wire SDA_TRI;
  wire [7:0]SEVEN_SEGMENT_ANNODE;
  wire [6:0]SEVEN_SEGMENT_CATHODE;
  wire STATE;
  wire [1:0]TXD;
  wire [1:0]TXD_OBUF;
  wire TXEN;
  wire TXEN_OBUF;
  wire USER_DESIGN_INST_1_n_1;
  wire USER_DESIGN_INST_1_n_13;
  wire USER_DESIGN_INST_1_n_14;
  wire USER_DESIGN_INST_1_n_15;
  wire USER_DESIGN_INST_1_n_16;
  wire USER_DESIGN_INST_1_n_17;
  wire USER_DESIGN_INST_1_n_18;
  wire USER_DESIGN_INST_1_n_19;
  wire USER_DESIGN_INST_1_n_20;
  wire USER_DESIGN_INST_1_n_21;
  wire USER_DESIGN_INST_1_n_22;
  wire USER_DESIGN_INST_1_n_23;
  wire USER_DESIGN_INST_1_n_24;
  wire USER_DESIGN_INST_1_n_25;
  wire USER_DESIGN_INST_1_n_26;
  wire USER_DESIGN_INST_1_n_27;
  wire USER_DESIGN_INST_1_n_28;
  wire [3:0]VGA_B;
  wire [0:0]VGA_B_OBUF;
  wire [3:0]VGA_G;
  wire [3:0]VGA_R;
  wire VSYNCH;
  wire VSYNCH_OBUF;
  wire clk0;
  wire clkdv;
  wire locked_internal;
  wire pwm_audio_inst_1_n_0;
  wire rf;
  wire NLW_dcm_sp_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT0_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT1_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT2_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT3_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT5_UNCONNECTED;
  wire NLW_dcm_sp_inst_CLKOUT6_UNCONNECTED;
  wire NLW_dcm_sp_inst_DRDY_UNCONNECTED;
  wire NLW_dcm_sp_inst_PSDONE_UNCONNECTED;
  wire [15:0]NLW_dcm_sp_inst_DO_UNCONNECTED;
PULLUP pullup_KC
       (.O(KC));
PULLUP pullup_KD
       (.O(KD));

initial begin
 $sdf_annotate("cpu_impl_netlist.sdf",,,,"tool_control");
end
  assign \GPIO_BUTTONS[0]  = GPIO_BUTTONS[0];
  assign \GPIO_BUTTONS[1]  = GPIO_BUTTONS[1];
  assign \GPIO_BUTTONS[2]  = GPIO_BUTTONS[2];
  assign \GPIO_BUTTONS[3]  = GPIO_BUTTONS[3];
  assign \GPIO_BUTTONS[4]  = GPIO_BUTTONS[4];
  assign \GPIO_SWITCHES[0]  = GPIO_SWITCHES[0];
  assign \GPIO_SWITCHES[10]  = GPIO_SWITCHES[10];
  assign \GPIO_SWITCHES[11]  = GPIO_SWITCHES[11];
  assign \GPIO_SWITCHES[12]  = GPIO_SWITCHES[12];
  assign \GPIO_SWITCHES[13]  = GPIO_SWITCHES[13];
  assign \GPIO_SWITCHES[14]  = GPIO_SWITCHES[14];
  assign \GPIO_SWITCHES[15]  = GPIO_SWITCHES[15];
  assign \GPIO_SWITCHES[1]  = GPIO_SWITCHES[1];
  assign \GPIO_SWITCHES[2]  = GPIO_SWITCHES[2];
  assign \GPIO_SWITCHES[3]  = GPIO_SWITCHES[3];
  assign \GPIO_SWITCHES[4]  = GPIO_SWITCHES[4];
  assign \GPIO_SWITCHES[5]  = GPIO_SWITCHES[5];
  assign \GPIO_SWITCHES[6]  = GPIO_SWITCHES[6];
  assign \GPIO_SWITCHES[7]  = GPIO_SWITCHES[7];
  assign \GPIO_SWITCHES[8]  = GPIO_SWITCHES[8];
  assign \GPIO_SWITCHES[9]  = GPIO_SWITCHES[9];
  OBUF AUDIO_EN_OBUF_inst
       (.I(1'b1),
        .O(AUDIO_EN));
  OBUF AUDIO_OBUF_inst
       (.I(AUDIO_OBUF),
        .O(AUDIO));
  (* box_type = "PRIMITIVE" *) 
  BUFG BUFG_INST1
       (.I(clkdv),
        .O(ETH_CLK_OBUF));
  (* box_type = "PRIMITIVE" *) 
  BUFG BUFG_INST2
       (.I(clk0),
        .O(CLKFB));
  CHARSVGA CHARSVGA_INST_1
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .HSYNCH(HSYNCH_OBUF),
        .INTERNAL_RST_reg(INTERNAL_RST_reg_n_0),
        .VGA_B_OBUF(VGA_B_OBUF),
        .VSYNCH(VSYNCH_OBUF));
  OBUF ETH_CLK_OBUF_inst
       (.I(ETH_CLK_OBUF),
        .O(ETH_CLK));
  (* OPT_INSERTED *) 
  IBUF \GPIO_BUTTONS[0]_IBUF_inst 
       (.I(\GPIO_BUTTONS[0] ),
        .O(\GPIO_BUTTONS[0]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_BUTTONS[1]_IBUF_inst 
       (.I(\GPIO_BUTTONS[1] ),
        .O(\GPIO_BUTTONS[1]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_BUTTONS[2]_IBUF_inst 
       (.I(\GPIO_BUTTONS[2] ),
        .O(\GPIO_BUTTONS[2]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_BUTTONS[3]_IBUF_inst 
       (.I(\GPIO_BUTTONS[3] ),
        .O(\GPIO_BUTTONS[3]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_BUTTONS[4]_IBUF_inst 
       (.I(\GPIO_BUTTONS[4] ),
        .O(\GPIO_BUTTONS[4]_IBUF ));
  OBUF \GPIO_LEDS_OBUF[0]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[0]));
  OBUF \GPIO_LEDS_OBUF[10]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[10]));
  OBUF \GPIO_LEDS_OBUF[11]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[11]));
  OBUF \GPIO_LEDS_OBUF[12]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[12]));
  OBUF \GPIO_LEDS_OBUF[13]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[13]));
  OBUF \GPIO_LEDS_OBUF[14]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[14]));
  OBUF \GPIO_LEDS_OBUF[15]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[15]));
  OBUF \GPIO_LEDS_OBUF[1]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[1]));
  OBUF \GPIO_LEDS_OBUF[2]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[2]));
  OBUF \GPIO_LEDS_OBUF[3]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[3]));
  OBUF \GPIO_LEDS_OBUF[4]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[4]));
  OBUF \GPIO_LEDS_OBUF[5]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[5]));
  OBUF \GPIO_LEDS_OBUF[6]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[6]));
  OBUF \GPIO_LEDS_OBUF[7]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[7]));
  OBUF \GPIO_LEDS_OBUF[8]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[8]));
  OBUF \GPIO_LEDS_OBUF[9]_inst 
       (.I(1'b0),
        .O(GPIO_LEDS[9]));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[0]_IBUF_inst 
       (.I(\GPIO_SWITCHES[0] ),
        .O(\GPIO_SWITCHES[0]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[10]_IBUF_inst 
       (.I(\GPIO_SWITCHES[10] ),
        .O(\GPIO_SWITCHES[10]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[11]_IBUF_inst 
       (.I(\GPIO_SWITCHES[11] ),
        .O(\GPIO_SWITCHES[11]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[12]_IBUF_inst 
       (.I(\GPIO_SWITCHES[12] ),
        .O(\GPIO_SWITCHES[12]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[13]_IBUF_inst 
       (.I(\GPIO_SWITCHES[13] ),
        .O(\GPIO_SWITCHES[13]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[14]_IBUF_inst 
       (.I(\GPIO_SWITCHES[14] ),
        .O(\GPIO_SWITCHES[14]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[15]_IBUF_inst 
       (.I(\GPIO_SWITCHES[15] ),
        .O(\GPIO_SWITCHES[15]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[1]_IBUF_inst 
       (.I(\GPIO_SWITCHES[1] ),
        .O(\GPIO_SWITCHES[1]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[2]_IBUF_inst 
       (.I(\GPIO_SWITCHES[2] ),
        .O(\GPIO_SWITCHES[2]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[3]_IBUF_inst 
       (.I(\GPIO_SWITCHES[3] ),
        .O(\GPIO_SWITCHES[3]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[4]_IBUF_inst 
       (.I(\GPIO_SWITCHES[4] ),
        .O(\GPIO_SWITCHES[4]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[5]_IBUF_inst 
       (.I(\GPIO_SWITCHES[5] ),
        .O(\GPIO_SWITCHES[5]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[6]_IBUF_inst 
       (.I(\GPIO_SWITCHES[6] ),
        .O(\GPIO_SWITCHES[6]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[7]_IBUF_inst 
       (.I(\GPIO_SWITCHES[7] ),
        .O(\GPIO_SWITCHES[7]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[8]_IBUF_inst 
       (.I(\GPIO_SWITCHES[8] ),
        .O(\GPIO_SWITCHES[8]_IBUF ));
  (* OPT_INSERTED *) 
  IBUF \GPIO_SWITCHES[9]_IBUF_inst 
       (.I(\GPIO_SWITCHES[9] ),
        .O(\GPIO_SWITCHES[9]_IBUF ));
  OBUF HSYNCH_OBUF_inst
       (.I(HSYNCH_OBUF),
        .O(HSYNCH));
  I2C I2C_INST_1
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .INTERNAL_RST_reg(INTERNAL_RST_reg_n_0),
        .SCL_IBUF(SCL_IBUF),
        .SCL_TRI(SCL_TRI),
        .SDA_IBUF(SDA_IBUF),
        .SDA_TRI(SDA_TRI));
  FDRE INTERNAL_RST_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(NOT_LOCKED),
        .Q(INTERNAL_RST_reg_n_0),
        .R(1'b0));
  OBUF \JC_OBUF[0]_inst 
       (.I(JC_IBUF[0]),
        .O(JC[0]));
  OBUF \JC_OBUF[1]_inst 
       (.I(JC_IBUF[1]),
        .O(JC[1]));
  (* OPT_INSERTED *) 
  IBUF KC_IBUF_inst
       (.I(KC),
        .O(KC_IBUF));
  (* OPT_INSERTED *) 
  IBUF KD_IBUF_inst
       (.I(KD),
        .O(KD_IBUF));
  OBUF LED_B_PWM_OBUF_inst
       (.I(LED_B_PWM_OBUF),
        .O(LED_B_PWM));
  OBUF LED_G_PWM_OBUF_inst
       (.I(LED_G_PWM_OBUF),
        .O(LED_G_PWM));
  OBUF LED_R_PWM_OBUF_inst
       (.I(LED_R_PWM_OBUF),
        .O(LED_R_PWM));
  OBUF LO_OBUF_inst
       (.I(LO_OBUF),
        .O(LO));
  OBUF MIX_OBUF_inst
       (.I(MIX_OBUF),
        .O(MIX));
  LUT1 #(
    .INIT(2'h1)) 
    NOT_LOCKED_i_1
       (.I0(locked_internal),
        .O(NOT_LOCKED_i_1_n_0));
  FDRE NOT_LOCKED_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(NOT_LOCKED_i_1_n_0),
        .Q(NOT_LOCKED),
        .R(1'b0));
  OBUF PHY_RESET_N_OBUF_inst
       (.I(PHY_RESET_N_OBUF),
        .O(PHY_RESET_N));
  LUT1 #(
    .INIT(2'h1)) 
    PHY_RESET_N_OBUF_inst_i_1
       (.I0(INTERNAL_RST_reg_n_0),
        .O(PHY_RESET_N_OBUF));
  PWM PWM_INST_1
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .LED_R_PWM_OBUF(LED_R_PWM_OBUF));
  PWM_0 PWM_INST_2
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .LED_G_PWM_OBUF(LED_G_PWM_OBUF));
  PWM_1 PWM_INST_3
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .LED_B_PWM_OBUF(LED_B_PWM_OBUF));
  (* OPT_INSERTED *) 
  IBUF RS232_RX_IBUF_inst
       (.I(RS232_RX),
        .O(RS232_RX_IBUF));
  OBUF RS232_TX_OBUF_inst
       (.I(RS232_TX_OBUF),
        .O(RS232_TX));
  IBUF RST_IBUF_inst
       (.I(RST),
        .O(RST_IBUF));
  IBUF RXDV_IBUF_inst
       (.I(RXDV),
        .O(RXDV_IBUF));
  IBUF \RXD_IBUF[0]_inst 
       (.I(RXD[0]),
        .O(RXD_IBUF[0]));
  IBUF \RXD_IBUF[1]_inst 
       (.I(RXD[1]),
        .O(RXD_IBUF[1]));
  IBUF RXER_IBUF_inst
       (.I(RXER),
        .O(RXER_IBUF));
  IOBUF_HD3 SCL_IOBUF_inst
       (.I(1'b0),
        .IO(SCL),
        .O(SCL_IBUF),
        .T(SCL_TRI));
  IOBUF_UNIQ_BASE_ SDA_IOBUF_inst
       (.I(1'b0),
        .IO(SDA),
        .O(SDA_IBUF),
        .T(SDA_TRI));
  serial_output SERIAL_OUTPUT_INST_1
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .INTERNAL_RST_reg(INTERNAL_RST_reg_n_0),
        .RS232_TX_OBUF(RS232_TX_OBUF));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[0]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[0]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[1]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[1]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[2]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[2]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[3]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[3]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[4]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[4]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[5]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[5]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[6]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[6]));
  OBUF \SEVEN_SEGMENT_ANNODE_OBUF[7]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_ANNODE[7]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[0]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[0]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[1]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[1]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[2]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[2]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[3]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[3]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[4]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[4]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[5]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[5]));
  OBUF \SEVEN_SEGMENT_CATHODE_OBUF[6]_inst 
       (.I(1'b1),
        .O(SEVEN_SEGMENT_CATHODE[6]));
  OBUF \TXD_OBUF[0]_inst 
       (.I(TXD_OBUF[0]),
        .O(TXD[0]));
  OBUF \TXD_OBUF[1]_inst 
       (.I(TXD_OBUF[1]),
        .O(TXD[1]));
  OBUF TXEN_OBUF_inst
       (.I(TXEN_OBUF),
        .O(TXEN));
  user_design USER_DESIGN_INST_1
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .INPUT_ETH_RX_ACK(INPUT_ETH_RX_ACK),
        .INPUT_ETH_RX_STB(INPUT_ETH_RX_STB),
        .INTERNAL_RST_reg(INTERNAL_RST_reg_n_0),
        .JC_IBUF(JC_IBUF[0]),
        .OUTPUT_ETH_TX_ACK(OUTPUT_ETH_TX_ACK),
        .OUTPUT_ETH_TX_STB(OUTPUT_ETH_TX_STB),
        .RX(RX),
        .SR(STATE),
        .STATE_reg(pwm_audio_inst_1_n_0),
        .S_DATA_IN_ACK_reg(JC_IBUF[1]),
        .output_audio_out(OUTPUT_AUDIO),
        .output_eth_out({USER_DESIGN_INST_1_n_13,USER_DESIGN_INST_1_n_14,USER_DESIGN_INST_1_n_15,USER_DESIGN_INST_1_n_16,USER_DESIGN_INST_1_n_17,USER_DESIGN_INST_1_n_18,USER_DESIGN_INST_1_n_19,USER_DESIGN_INST_1_n_20,USER_DESIGN_INST_1_n_21,USER_DESIGN_INST_1_n_22,USER_DESIGN_INST_1_n_23,USER_DESIGN_INST_1_n_24,USER_DESIGN_INST_1_n_25,USER_DESIGN_INST_1_n_26,USER_DESIGN_INST_1_n_27,USER_DESIGN_INST_1_n_28}),
        .\s_output_audio_out_stb_reg[0] (USER_DESIGN_INST_1_n_1));
  OBUF \VGA_B_OBUF[0]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_B[0]));
  OBUF \VGA_B_OBUF[1]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_B[1]));
  OBUF \VGA_B_OBUF[2]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_B[2]));
  OBUF \VGA_B_OBUF[3]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_B[3]));
  OBUF \VGA_G_OBUF[0]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_G[0]));
  OBUF \VGA_G_OBUF[1]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_G[1]));
  OBUF \VGA_G_OBUF[2]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_G[2]));
  OBUF \VGA_G_OBUF[3]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_G[3]));
  OBUF \VGA_R_OBUF[0]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_R[0]));
  OBUF \VGA_R_OBUF[1]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_R[1]));
  OBUF \VGA_R_OBUF[2]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_R[2]));
  OBUF \VGA_R_OBUF[3]_inst 
       (.I(VGA_B_OBUF),
        .O(VGA_R[3]));
  OBUF VSYNCH_OBUF_inst
       (.I(VSYNCH_OBUF),
        .O(VSYNCH));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* XILINX_LEGACY_PRIM = "IBUFG" *) 
  (* box_type = "PRIMITIVE" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    clkin1_buf
       (.I(CLK_IN),
        .O(CLKIN));
  (* XILINX_LEGACY_PRIM = "DCM_SP" *) 
  (* XILINX_TRANSFORM_PINMAP = "STATUS[7]:DO[7] STATUS[6]:DO[6] STATUS[5]:DO[5] STATUS[4]:DO[4] STATUS[3]:DO[3] STATUS[2]:DO[2] STATUS[1]:DO[1] STATUS[0]:DO[0] CLKIN:CLKIN1 CLKFX:CLKOUT0 CLKFX180:CLKOUT0B CLK2X:CLKOUT1 CLK2X180:CLKOUT1B CLK90:CLKOUT2 CLK270:CLKOUT2B CLKDV:CLKOUT4 CLK0:CLKFBOUT CLK180:CLKFBOUTB CLKFB:CLKFBIN" *) 
  (* box_type = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(8.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(2.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(4),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(8),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(90.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(8),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(16),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("ZHOLD"),
    .DIVCLK_DIVIDE(1),
    .IS_PSINCDEC_INVERTED(1'b1),
    .IS_RST_INVERTED(1'b1),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .STARTUP_WAIT("FALSE")) 
    dcm_sp_inst
       (.CLKFBIN(CLKFB),
        .CLKFBOUT(clk0),
        .CLKFBOUTB(NLW_dcm_sp_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_dcm_sp_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(CLKIN),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_dcm_sp_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(NLW_dcm_sp_inst_CLKOUT0_UNCONNECTED),
        .CLKOUT0B(NLW_dcm_sp_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(NLW_dcm_sp_inst_CLKOUT1_UNCONNECTED),
        .CLKOUT1B(NLW_dcm_sp_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(NLW_dcm_sp_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT2B(NLW_dcm_sp_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_dcm_sp_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_dcm_sp_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(clkdv),
        .CLKOUT5(NLW_dcm_sp_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_dcm_sp_inst_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_dcm_sp_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_dcm_sp_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(locked_internal),
        .PSCLK(1'b0),
        .PSDONE(NLW_dcm_sp_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(RST_IBUF));
  rmii_ethernet ethernet_inst_1
       (.D({USER_DESIGN_INST_1_n_13,USER_DESIGN_INST_1_n_14,USER_DESIGN_INST_1_n_15,USER_DESIGN_INST_1_n_16,USER_DESIGN_INST_1_n_17,USER_DESIGN_INST_1_n_18,USER_DESIGN_INST_1_n_19,USER_DESIGN_INST_1_n_20,USER_DESIGN_INST_1_n_21,USER_DESIGN_INST_1_n_22,USER_DESIGN_INST_1_n_23,USER_DESIGN_INST_1_n_24,USER_DESIGN_INST_1_n_25,USER_DESIGN_INST_1_n_26,USER_DESIGN_INST_1_n_27,USER_DESIGN_INST_1_n_28}),
        .ETH_CLK_OBUF(ETH_CLK_OBUF),
        .INPUT_ETH_RX_ACK(INPUT_ETH_RX_ACK),
        .INPUT_ETH_RX_STB(INPUT_ETH_RX_STB),
        .INTERNAL_RST_reg(INTERNAL_RST_reg_n_0),
        .OUTPUT_ETH_TX_ACK(OUTPUT_ETH_TX_ACK),
        .OUTPUT_ETH_TX_STB(OUTPUT_ETH_TX_STB),
        .RX(RX),
        .RXDV_IBUF(RXDV_IBUF),
        .\RXD[1] (RXD_IBUF),
        .RXER_IBUF(RXER_IBUF),
        .TXD_OBUF(TXD_OBUF),
        .TXEN_OBUF(TXEN_OBUF));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  (* box_type = "PRIMITIVE" *) 
  IBUFDS #(
    .DQS_BIAS("FALSE"),
    .IOSTANDARD("DEFAULT")) 
    ibufds_inst_1
       (.I(RF_P),
        .IB(RF_N),
        .O(rf));
  pwm_audio pwm_audio_inst_1
       (.D(OUTPUT_AUDIO),
        .ETH_CLK_OBUF(ETH_CLK_OBUF),
        .INTERNAL_RST_reg(INTERNAL_RST_reg_n_0),
        .Q(AUDIO_OBUF),
        .SR(STATE),
        .STATE_reg_0(pwm_audio_inst_1_n_0),
        .S_DATA_IN_ACK_reg_0(JC_IBUF[1]),
        .\s_output_audio_out_stb_reg[0] (USER_DESIGN_INST_1_n_1));
  radio radio_inst_1
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .lo_out(LO_OBUF),
        .mixer_out(MIX_OBUF),
        .rf(rf));
endmodule

module CHARSVGA
   (HSYNCH,
    VSYNCH,
    VGA_B_OBUF,
    ETH_CLK_OBUF,
    INTERNAL_RST_reg);
  output HSYNCH;
  output VSYNCH;
  output [0:0]VGA_B_OBUF;
  input ETH_CLK_OBUF;
  input INTERNAL_RST_reg;

  wire [12:1]AOUT;
  wire BLANK;
  wire BLANK_DEL;
  wire BLANK_DEL_DEL;
  wire [3:0]DOUT;
  wire ETH_CLK_OBUF;
  wire HSYNCH;
  wire HSYNCH_DEL;
  wire INTERNAL_RST_reg;
  wire [2:0]PIXCOL_DEL;
  wire \PIXCOL_DEL_DEL_reg_n_0_[0] ;
  wire \PIXCOL_DEL_DEL_reg_n_0_[1] ;
  wire \PIXCOL_DEL_DEL_reg_n_0_[2] ;
  wire [7:0]PIXELS_reg__0;
  wire TIMEING1_n_0;
  wire TIMEING1_n_1;
  wire TIMEING1_n_15;
  wire TIMEING1_n_16;
  wire TIMEING1_n_17;
  wire TIMEING1_n_18;
  wire TIMEING1_n_19;
  wire TIMEING1_n_2;
  wire TIMEING1_n_20;
  wire [0:0]VGA_B_OBUF;
  wire \VGA_R_OBUF[3]_inst_i_2_n_0 ;
  wire \VGA_R_OBUF[3]_inst_i_3_n_0 ;
  wire VSYNCH;
  wire VSYNCH_DEL;
  wire [2:0]sel;
  wire NLW_PIXELS_reg_REGCEAREGCE_UNCONNECTED;
  wire NLW_PIXELS_reg_REGCEB_UNCONNECTED;
  wire [15:8]NLW_PIXELS_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_PIXELS_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_PIXELS_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_PIXELS_reg_DOPBDOP_UNCONNECTED;

  FDRE BLANK_DEL_DEL_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BLANK_DEL),
        .Q(BLANK_DEL_DEL),
        .R(1'b0));
  FDRE BLANK_DEL_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BLANK),
        .Q(BLANK_DEL),
        .R(1'b0));
  BRAM BRAM_INST_1
       (.ADDRBWRADDR({AOUT,TIMEING1_n_15}),
        .DOBDO(DOUT),
        .ETH_CLK_OBUF(ETH_CLK_OBUF),
        .pwropt(BLANK));
  FDRE HSYNCH_DEL_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_19),
        .Q(HSYNCH_DEL),
        .R(1'b0));
  FDRE HSYNCH_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HSYNCH_DEL),
        .Q(HSYNCH),
        .R(1'b0));
  FDRE \PIXCOL_DEL_DEL_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(PIXCOL_DEL[0]),
        .Q(\PIXCOL_DEL_DEL_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \PIXCOL_DEL_DEL_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(PIXCOL_DEL[1]),
        .Q(\PIXCOL_DEL_DEL_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \PIXCOL_DEL_DEL_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(PIXCOL_DEL[2]),
        .Q(\PIXCOL_DEL_DEL_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \PIXCOL_DEL_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_0),
        .Q(PIXCOL_DEL[0]),
        .R(1'b0));
  FDRE \PIXCOL_DEL_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_1),
        .Q(PIXCOL_DEL[1]),
        .R(1'b0));
  FDRE \PIXCOL_DEL_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_2),
        .Q(PIXCOL_DEL[2]),
        .R(1'b0));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "16384" *) 
  (* RTL_RAM_NAME = "PIXELS" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000143E143E1400000000000000141400000800080808080000000000000000),
    .INIT_09(256'h0000000000000808006C12320C12120C00E2A4E8102E4A8E00081E281C0A3C08),
    .INIT_0A(256'h00101010FE1010100000000022143E0800081020202010080008040202020408),
    .INIT_0B(256'h00000204081020400000080000000000000000003E0000000008080000000000),
    .INIT_0C(256'h00001C222010221C00003E040810221C00003E0808080C0800001C262A2A321C),
    .INIT_0D(256'h000008081020223E00001C221E02221C00001C22203E023E00003C103E121418),
    .INIT_0E(256'h0008080000000800000008000000080000001C22203C221C00001C22221C221C),
    .INIT_0F(256'h000008000818221C000204081008040200003E00003E00000010080402040810),
    .INIT_10(256'h00001C220202221C00001E22221E221E00002222223E221C006CA2BAAABA827C),
    .INIT_11(256'h00001C223A02221C00000202021E023E00003E02021E023E00001E222222221E),
    .INIT_12(256'h000022120A060A1200000C121010103800003E080808083E00002222223E2222),
    .INIT_13(256'h00001C222222221C000022322A262222000022222A2A362200003E0202020202),
    .INIT_14(256'h00001E20201C023C000022120A1E221E00681C222222221C000002021E22221E),
    .INIT_15(256'h0000142A2A222222000008141422222200001C2222222222000008080808083E),
    .INIT_16(256'h001808080808081800003E020408103E00000808081C22220000221408081422),
    .INIT_17(256'h00FF000000000000000000000022140800181010101010180000402010080402),
    .INIT_18(256'h00001C2202021C0000001E22261A020200005C223C201C000000000000001008),
    .INIT_19(256'h001C203C22223C00000002020E02221C00001C023E221C0000003C22322C2020),
    .INIT_1A(256'h000022120E0A1202000C12101018001000001C08080C000800002222261A0202),
    .INIT_1B(256'h00001C2222221C000000242424241A0000002A2A2A2A160000003E080808080C),
    .INIT_1C(256'h00001E201C023C000000040404241A000020203C22322C000002021E22221E00),
    .INIT_1D(256'h0000142A2A222200000008141422220000002C121212120000001C22020E0202),
    .INIT_1E(256'h001008080408081000003E0408103E00001C203C222222000000221408142200),
    .INIT_1F(256'h000000000000000000000060920C000000040808100808040008080808080808),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000143E143E1400000000000000141400000800080808080000000000000000),
    .INIT_29(256'h0000000000000808006C12320C12120C00E2A4E8102E4A8E00081E281C0A3C08),
    .INIT_2A(256'h00101010FE1010100000000022143E0800081020202010080008040202020408),
    .INIT_2B(256'h00000204081020400000080000000000000000003E0000000008080000000000),
    .INIT_2C(256'h00001C222010221C00003E040810221C00003E0808080C0800001C262A2A321C),
    .INIT_2D(256'h000008081020223E00001C221E02221C00001C22203E023E00003C103E121418),
    .INIT_2E(256'h0008080000000800000008000000080000001C22203C221C00001C22221C221C),
    .INIT_2F(256'h000008000818221C000204081008040200003E00003E00000010080402040810),
    .INIT_30(256'h00001C220202221C00001E22221E221E00002222223E221C006CA2BAAABA827C),
    .INIT_31(256'h00001C223A02221C00000202021E023E00003E02021E023E00001E222222221E),
    .INIT_32(256'h000022120A060A1200000C121010103800003E080808083E00002222223E2222),
    .INIT_33(256'h00001C222222221C000022322A262222000022222A2A362200003E0202020202),
    .INIT_34(256'h00001E20201C023C000022120A1E221E00681C222222221C000002021E22221E),
    .INIT_35(256'h0000142A2A222222000008141422222200001C2222222222000008080808083E),
    .INIT_36(256'h001808080808081800003E020408103E00000808081C22220000221408081422),
    .INIT_37(256'h00FF000000000000000000000022140800181010101010180000402010080402),
    .INIT_38(256'h00001C2202021C0000001E22261A020200005C223C201C000000000000001008),
    .INIT_39(256'h001C203C22223C00000002020E02221C00001C023E221C0000003C22322C2020),
    .INIT_3A(256'h000022120E0A1202000C12101018001000001C08080C000800002222261A0202),
    .INIT_3B(256'h00001C2222221C000000242424241A0000002A2A2A2A160000003E080808080C),
    .INIT_3C(256'h00001E201C023C000000040404241A000020203C22322C000002021E22221E00),
    .INIT_3D(256'h0000142A2A222200000008141422220000002C121212120000001C22020E0202),
    .INIT_3E(256'h001008080408081000003E0408103E00001C203C222222000000221408142200),
    .INIT_3F(256'h000000000000000000000060920C000000040808100808040008080808080808),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .IS_ENARDEN_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    PIXELS_reg
       (.ADDRARDADDR({DOUT,DOUT,sel,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_PIXELS_reg_DOADO_UNCONNECTED[15:8],PIXELS_reg__0}),
        .DOBDO(NLW_PIXELS_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_PIXELS_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_PIXELS_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(BLANK_DEL),
        .ENBWREN(1'b0),
        .REGCEAREGCE(NLW_PIXELS_reg_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_PIXELS_reg_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE \PIXROW_DEL_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_16),
        .Q(sel[0]),
        .R(1'b0));
  FDRE \PIXROW_DEL_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_17),
        .Q(sel[1]),
        .R(1'b0));
  FDRE \PIXROW_DEL_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_18),
        .Q(sel[2]),
        .R(1'b0));
  VIDEO_TIME_GEN TIMEING1
       (.ADDRBWRADDR({AOUT,TIMEING1_n_15}),
        .BLANK(BLANK),
        .D(TIMEING1_n_18),
        .ETH_CLK_OBUF(ETH_CLK_OBUF),
        .HSYNCH_DEL_reg(TIMEING1_n_19),
        .INTERNAL_RST_reg(INTERNAL_RST_reg),
        .\PIXCOL_DEL_reg[0] (TIMEING1_n_0),
        .\PIXCOL_DEL_reg[1] (TIMEING1_n_1),
        .\PIXCOL_DEL_reg[2] (TIMEING1_n_2),
        .\PIXROW_DEL_reg[0] (TIMEING1_n_16),
        .\PIXROW_DEL_reg[1] (TIMEING1_n_17),
        .VSYNCH_DEL_reg(TIMEING1_n_20));
  LUT4 #(
    .INIT(16'h00E2)) 
    \VGA_R_OBUF[3]_inst_i_1 
       (.I0(\VGA_R_OBUF[3]_inst_i_2_n_0 ),
        .I1(\PIXCOL_DEL_DEL_reg_n_0_[2] ),
        .I2(\VGA_R_OBUF[3]_inst_i_3_n_0 ),
        .I3(BLANK_DEL_DEL),
        .O(VGA_B_OBUF));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_2 
       (.I0(PIXELS_reg__0[3]),
        .I1(PIXELS_reg__0[2]),
        .I2(\PIXCOL_DEL_DEL_reg_n_0_[1] ),
        .I3(PIXELS_reg__0[1]),
        .I4(\PIXCOL_DEL_DEL_reg_n_0_[0] ),
        .I5(PIXELS_reg__0[0]),
        .O(\VGA_R_OBUF[3]_inst_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \VGA_R_OBUF[3]_inst_i_3 
       (.I0(PIXELS_reg__0[7]),
        .I1(PIXELS_reg__0[6]),
        .I2(\PIXCOL_DEL_DEL_reg_n_0_[1] ),
        .I3(PIXELS_reg__0[5]),
        .I4(\PIXCOL_DEL_DEL_reg_n_0_[0] ),
        .I5(PIXELS_reg__0[4]),
        .O(\VGA_R_OBUF[3]_inst_i_3_n_0 ));
  FDRE VSYNCH_DEL_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMEING1_n_20),
        .Q(VSYNCH_DEL),
        .R(1'b0));
  FDRE VSYNCH_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(VSYNCH_DEL),
        .Q(VSYNCH),
        .R(1'b0));
endmodule

module I2C
   (SDA_TRI,
    SCL_TRI,
    ETH_CLK_OBUF,
    SCL_IBUF,
    INTERNAL_RST_reg,
    SDA_IBUF);
  output SDA_TRI;
  output SCL_TRI;
  input ETH_CLK_OBUF;
  input SCL_IBUF;
  input INTERNAL_RST_reg;
  input SDA_IBUF;

  wire BIT_i_1_n_0;
  wire BIT_i_2_n_0;
  wire BIT_i_3_n_0;
  wire BIT_reg_n_0;
  wire [2:0]COUNT;
  wire \COUNT[0]_i_1__0_n_0 ;
  wire \COUNT[1]_i_1__0_n_0 ;
  wire \COUNT[2]_i_1_n_0 ;
  wire \COUNT[2]_i_2_n_0 ;
  wire ETH_CLK_OBUF;
  wire [3:0]GET_BIT_RETURN;
  wire \GET_BIT_RETURN[0]_i_1_n_0 ;
  wire \GET_BIT_RETURN[3]_i_1_n_0 ;
  wire INTERNAL_RST_reg;
  wire SCL_IBUF;
  wire SCL_I_D;
  wire SCL_I_SYNCH;
  wire SCL_O_i_1_n_0;
  wire SCL_O_i_2_n_0;
  wire SCL_O_i_3_n_0;
  wire SCL_O_i_4_n_0;
  wire SCL_TRI;
  wire SDA_IBUF;
  wire SDA_I_D;
  wire SDA_I_SYNCH;
  wire SDA_O_i_1_n_0;
  wire SDA_O_i_2_n_0;
  wire SDA_TRI;
  wire [3:0]SEND_BIT_RETURN;
  wire \SEND_BIT_RETURN[0]_i_1_n_0 ;
  wire \SEND_BIT_RETURN[3]_i_1_n_0 ;
  wire STARTED;
  wire STARTED_i_1_n_0;
  wire STARTED_i_2_n_0;
  wire \STATE[0]_i_2_n_0 ;
  wire \STATE[0]_i_3_n_0 ;
  wire \STATE[1]_i_1_n_0 ;
  wire \STATE[1]_i_2_n_0 ;
  wire \STATE[1]_i_3_n_0 ;
  wire \STATE[1]_i_4_n_0 ;
  wire \STATE[2]_i_1_n_0 ;
  wire \STATE[3]_i_2_n_0 ;
  wire \STATE[3]_i_3_n_0 ;
  wire \STATE[4]_i_1_n_0 ;
  wire \STATE[4]_i_2_n_0 ;
  wire \STATE[4]_i_3_n_0 ;
  wire \STATE[4]_i_4_n_0 ;
  wire \STATE[4]_i_5_n_0 ;
  wire \STATE[4]_i_6_n_0 ;
  wire \STATE_reg[0]_i_1_n_0 ;
  wire \STATE_reg[3]_i_1_n_0 ;
  wire \STATE_reg_n_0_[0] ;
  wire \STATE_reg_n_0_[1] ;
  wire \STATE_reg_n_0_[2] ;
  wire \STATE_reg_n_0_[3] ;
  wire \STATE_reg_n_0_[4] ;
  wire S_I2C_IN_ACK_i_1_n_0;
  wire S_I2C_IN_ACK_reg_n_0;
  wire S_I2C_OUT_STB_i_1_n_0;
  wire S_I2C_OUT_STB_reg_n_0;
  wire \TIMER[0]_i_1_n_0 ;
  wire \TIMER[0]_i_2_n_0 ;
  wire \TIMER[0]_i_3_n_0 ;
  wire \TIMER[10]_i_1_n_0 ;
  wire \TIMER[10]_i_2_n_0 ;
  wire \TIMER[10]_i_3_n_0 ;
  wire \TIMER[10]_i_5_n_0 ;
  wire \TIMER[10]_i_6_n_0 ;
  wire \TIMER[10]_i_7_n_0 ;
  wire \TIMER[11]_i_1_n_0 ;
  wire \TIMER[1]_i_1__2_n_0 ;
  wire \TIMER[2]_i_1_n_0 ;
  wire \TIMER[3]_i_1__2_n_0 ;
  wire \TIMER[4]_i_1__2_n_0 ;
  wire \TIMER[4]_i_3_n_0 ;
  wire \TIMER[4]_i_4_n_0 ;
  wire \TIMER[4]_i_5_n_0 ;
  wire \TIMER[4]_i_6_n_0 ;
  wire \TIMER[5]_i_1__2_n_0 ;
  wire \TIMER[5]_i_3_n_0 ;
  wire \TIMER[5]_i_4_n_0 ;
  wire \TIMER[5]_i_5_n_0 ;
  wire \TIMER[5]_i_6_n_0 ;
  wire \TIMER[6]_i_1_n_0 ;
  wire \TIMER[7]_i_1_n_0 ;
  wire \TIMER[8]_i_1_n_0 ;
  wire \TIMER[9]_i_1__2_n_0 ;
  wire \TIMER_reg[10]_i_4_n_5 ;
  wire \TIMER_reg[10]_i_4_n_6 ;
  wire \TIMER_reg[10]_i_4_n_7 ;
  wire \TIMER_reg[4]_i_2_n_0 ;
  wire \TIMER_reg[4]_i_2_n_4 ;
  wire \TIMER_reg[4]_i_2_n_5 ;
  wire \TIMER_reg[4]_i_2_n_6 ;
  wire \TIMER_reg[4]_i_2_n_7 ;
  wire \TIMER_reg[5]_i_2_n_0 ;
  wire \TIMER_reg[5]_i_2_n_4 ;
  wire \TIMER_reg[5]_i_2_n_5 ;
  wire \TIMER_reg[5]_i_2_n_6 ;
  wire \TIMER_reg[5]_i_2_n_7 ;
  wire \TIMER_reg_n_0_[0] ;
  wire \TIMER_reg_n_0_[10] ;
  wire \TIMER_reg_n_0_[11] ;
  wire \TIMER_reg_n_0_[1] ;
  wire \TIMER_reg_n_0_[2] ;
  wire \TIMER_reg_n_0_[3] ;
  wire \TIMER_reg_n_0_[4] ;
  wire \TIMER_reg_n_0_[5] ;
  wire \TIMER_reg_n_0_[6] ;
  wire \TIMER_reg_n_0_[7] ;
  wire \TIMER_reg_n_0_[8] ;
  wire \TIMER_reg_n_0_[9] ;
  wire g0_b0_n_0;
  wire [3:0]\NLW_TIMER_reg[10]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_TIMER_reg[10]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_TIMER_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_TIMER_reg[5]_i_2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFF0FA3300000A00)) 
    BIT_i_1
       (.I0(SDA_I_SYNCH),
        .I1(BIT_i_2_n_0),
        .I2(BIT_i_3_n_0),
        .I3(\STATE_reg_n_0_[4] ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(BIT_reg_n_0),
        .O(BIT_i_1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    BIT_i_2
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[3] ),
        .O(BIT_i_2_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    BIT_i_3
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[1] ),
        .O(BIT_i_3_n_0));
  FDRE BIT_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BIT_i_1_n_0),
        .Q(BIT_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h1FF0)) 
    \COUNT[0]_i_1__0 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\COUNT[2]_i_2_n_0 ),
        .I3(COUNT[0]),
        .O(\COUNT[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hF1FF1F00)) 
    \COUNT[1]_i_1__0 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(COUNT[0]),
        .I3(\COUNT[2]_i_2_n_0 ),
        .I4(COUNT[1]),
        .O(\COUNT[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF1FFFF111F0000)) 
    \COUNT[2]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(COUNT[0]),
        .I3(COUNT[1]),
        .I4(\COUNT[2]_i_2_n_0 ),
        .I5(COUNT[2]),
        .O(\COUNT[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00100401)) 
    \COUNT[2]_i_2 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[0] ),
        .O(\COUNT[2]_i_2_n_0 ));
  FDRE \COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\COUNT[0]_i_1__0_n_0 ),
        .Q(COUNT[0]),
        .R(1'b0));
  FDRE \COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\COUNT[1]_i_1__0_n_0 ),
        .Q(COUNT[1]),
        .R(1'b0));
  FDRE \COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\COUNT[2]_i_1_n_0 ),
        .Q(COUNT[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF00000010)) 
    \GET_BIT_RETURN[0]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(GET_BIT_RETURN[0]),
        .O(\GET_BIT_RETURN[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF04000000)) 
    \GET_BIT_RETURN[3]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(GET_BIT_RETURN[3]),
        .O(\GET_BIT_RETURN[3]_i_1_n_0 ));
  FDRE \GET_BIT_RETURN_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\GET_BIT_RETURN[0]_i_1_n_0 ),
        .Q(GET_BIT_RETURN[0]),
        .R(1'b0));
  FDRE \GET_BIT_RETURN_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\GET_BIT_RETURN[3]_i_1_n_0 ),
        .Q(GET_BIT_RETURN[3]),
        .R(1'b0));
  FDRE SCL_I_D_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(SCL_IBUF),
        .Q(SCL_I_D),
        .R(1'b0));
  FDRE SCL_I_SYNCH_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(SCL_I_D),
        .Q(SCL_I_SYNCH),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h403FFFFF403F0000)) 
    SCL_O_i_1
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(SCL_O_i_2_n_0),
        .I5(SCL_TRI),
        .O(SCL_O_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    SCL_O_i_2
       (.I0(\TIMER[0]_i_2_n_0 ),
        .I1(SCL_O_i_3_n_0),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(SCL_O_i_4_n_0),
        .O(SCL_O_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    SCL_O_i_3
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[3] ),
        .O(SCL_O_i_3_n_0));
  LUT6 #(
    .INIT(64'h3C0C0C2C3C000000)) 
    SCL_O_i_4
       (.I0(\TIMER[10]_i_3_n_0 ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\STATE_reg_n_0_[4] ),
        .O(SCL_O_i_4_n_0));
  FDSE SCL_O_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(SCL_O_i_1_n_0),
        .Q(SCL_TRI),
        .S(INTERNAL_RST_reg));
  FDRE SDA_I_D_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(SDA_IBUF),
        .Q(SDA_I_D),
        .R(1'b0));
  FDRE SDA_I_SYNCH_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(SDA_I_D),
        .Q(SDA_I_SYNCH),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hADA5FFFFADA50000)) 
    SDA_O_i_1
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(BIT_reg_n_0),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(SDA_O_i_2_n_0),
        .I5(SDA_TRI),
        .O(SDA_O_i_1_n_0));
  LUT6 #(
    .INIT(64'h9098803080988030)) 
    SDA_O_i_2
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[4] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[3] ),
        .I5(\TIMER[10]_i_3_n_0 ),
        .O(SDA_O_i_2_n_0));
  FDSE SDA_O_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(SDA_O_i_1_n_0),
        .Q(SDA_TRI),
        .S(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFFFFBF01000000)) 
    \SEND_BIT_RETURN[0]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(SEND_BIT_RETURN[0]),
        .O(\SEND_BIT_RETURN[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF00000040)) 
    \SEND_BIT_RETURN[3]_i_1 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(SEND_BIT_RETURN[3]),
        .O(\SEND_BIT_RETURN[3]_i_1_n_0 ));
  FDRE \SEND_BIT_RETURN_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\SEND_BIT_RETURN[0]_i_1_n_0 ),
        .Q(SEND_BIT_RETURN[0]),
        .R(1'b0));
  FDRE \SEND_BIT_RETURN_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\SEND_BIT_RETURN[3]_i_1_n_0 ),
        .Q(SEND_BIT_RETURN[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFDFFFD08000000)) 
    STARTED_i_1
       (.I0(STARTED_i_2_n_0),
        .I1(\STATE_reg_n_0_[4] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[2] ),
        .I4(\TIMER[10]_i_3_n_0 ),
        .I5(STARTED),
        .O(STARTED_i_1_n_0));
  LUT4 #(
    .INIT(16'hEAAB)) 
    STARTED_i_2
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[0] ),
        .O(STARTED_i_2_n_0));
  FDRE STARTED_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(STARTED_i_1_n_0),
        .Q(STARTED),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB0FC3CCF)) 
    \STATE[0]_i_2 
       (.I0(SEND_BIT_RETURN[0]),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\STATE[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h040004005F5F5A5F)) 
    \STATE[0]_i_3 
       (.I0(\STATE_reg_n_0_[3] ),
        .I1(STARTED),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(GET_BIT_RETURN[0]),
        .I5(\STATE_reg_n_0_[0] ),
        .O(\STATE[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \STATE[1]_i_1 
       (.I0(\STATE[1]_i_2_n_0 ),
        .I1(\STATE[1]_i_3_n_0 ),
        .O(\STATE[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h12781258FFFFFFFF)) 
    \STATE[1]_i_2 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(STARTED),
        .I5(\STATE_reg_n_0_[4] ),
        .O(\STATE[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0005010555155055)) 
    \STATE[1]_i_3 
       (.I0(\STATE_reg_n_0_[4] ),
        .I1(\STATE[1]_i_4_n_0 ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[1] ),
        .I5(\STATE_reg_n_0_[2] ),
        .O(\STATE[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \STATE[1]_i_4 
       (.I0(COUNT[2]),
        .I1(COUNT[1]),
        .I2(COUNT[0]),
        .O(\STATE[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h406EB828406E3828)) 
    \STATE[2]_i_1 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[4] ),
        .I5(SEND_BIT_RETURN[0]),
        .O(\STATE[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F00F5F0)) 
    \STATE[3]_i_2 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(SEND_BIT_RETURN[3]),
        .I2(\STATE_reg_n_0_[1] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[0] ),
        .O(\STATE[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0F0F0200)) 
    \STATE[3]_i_3 
       (.I0(GET_BIT_RETURN[3]),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[1] ),
        .I4(\STATE_reg_n_0_[3] ),
        .O(\STATE[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4F4F0FF)) 
    \STATE[4]_i_1 
       (.I0(\STATE[4]_i_3_n_0 ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(\STATE[4]_i_4_n_0 ),
        .I3(\STATE[4]_i_5_n_0 ),
        .I4(\STATE_reg_n_0_[1] ),
        .I5(\STATE[4]_i_6_n_0 ),
        .O(\STATE[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h1301FD80)) 
    \STATE[4]_i_2 
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[4] ),
        .I4(\STATE_reg_n_0_[2] ),
        .O(\STATE[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEE0FEE00EE0F)) 
    \STATE[4]_i_3 
       (.I0(\TIMER_reg_n_0_[0] ),
        .I1(\TIMER[0]_i_2_n_0 ),
        .I2(S_I2C_OUT_STB_reg_n_0),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[4] ),
        .I5(\STATE_reg_n_0_[2] ),
        .O(\STATE[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80AA8000)) 
    \STATE[4]_i_4 
       (.I0(\TIMER[10]_i_3_n_0 ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[0] ),
        .I4(\STATE_reg_n_0_[4] ),
        .O(\STATE[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFC0C0CDCFCFCDCDC)) 
    \STATE[4]_i_5 
       (.I0(S_I2C_IN_ACK_reg_n_0),
        .I1(\STATE_reg_n_0_[4] ),
        .I2(\STATE_reg_n_0_[0] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[2] ),
        .I5(SCL_I_SYNCH),
        .O(\STATE[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h004075BB)) 
    \STATE[4]_i_6 
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[0] ),
        .I2(SCL_I_SYNCH),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[4] ),
        .O(\STATE[4]_i_6_n_0 ));
  FDRE \STATE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\STATE[4]_i_1_n_0 ),
        .D(\STATE_reg[0]_i_1_n_0 ),
        .Q(\STATE_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  MUXF7 \STATE_reg[0]_i_1 
       (.I0(\STATE[0]_i_2_n_0 ),
        .I1(\STATE[0]_i_3_n_0 ),
        .O(\STATE_reg[0]_i_1_n_0 ),
        .S(\STATE_reg_n_0_[4] ));
  FDRE \STATE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\STATE[4]_i_1_n_0 ),
        .D(\STATE[1]_i_1_n_0 ),
        .Q(\STATE_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \STATE_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\STATE[4]_i_1_n_0 ),
        .D(\STATE[2]_i_1_n_0 ),
        .Q(\STATE_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE \STATE_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\STATE[4]_i_1_n_0 ),
        .D(\STATE_reg[3]_i_1_n_0 ),
        .Q(\STATE_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  MUXF7 \STATE_reg[3]_i_1 
       (.I0(\STATE[3]_i_2_n_0 ),
        .I1(\STATE[3]_i_3_n_0 ),
        .O(\STATE_reg[3]_i_1_n_0 ),
        .S(\STATE_reg_n_0_[4] ));
  FDRE \STATE_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\STATE[4]_i_1_n_0 ),
        .D(\STATE[4]_i_2_n_0 ),
        .Q(\STATE_reg_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFF00010000)) 
    S_I2C_IN_ACK_i_1
       (.I0(\STATE_reg_n_0_[2] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[4] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(S_I2C_IN_ACK_reg_n_0),
        .O(S_I2C_IN_ACK_i_1_n_0));
  FDRE S_I2C_IN_ACK_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(S_I2C_IN_ACK_i_1_n_0),
        .Q(S_I2C_IN_ACK_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFDFFFF00020000)) 
    S_I2C_OUT_STB_i_1
       (.I0(\STATE_reg_n_0_[1] ),
        .I1(\STATE_reg_n_0_[2] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(\STATE_reg_n_0_[4] ),
        .I4(\STATE_reg_n_0_[0] ),
        .I5(S_I2C_OUT_STB_reg_n_0),
        .O(S_I2C_OUT_STB_i_1_n_0));
  FDRE S_I2C_OUT_STB_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(S_I2C_OUT_STB_i_1_n_0),
        .Q(S_I2C_OUT_STB_reg_n_0),
        .R(INTERNAL_RST_reg));
  LUT5 #(
    .INIT(32'h00FFA800)) 
    \TIMER[0]_i_1 
       (.I0(\TIMER[0]_i_2_n_0 ),
        .I1(\STATE_reg_n_0_[4] ),
        .I2(\STATE_reg_n_0_[3] ),
        .I3(g0_b0_n_0),
        .I4(\TIMER_reg_n_0_[0] ),
        .O(\TIMER[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \TIMER[0]_i_2 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[11] ),
        .I2(\TIMER_reg_n_0_[7] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[1] ),
        .I5(\TIMER[0]_i_3_n_0 ),
        .O(\TIMER[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \TIMER[0]_i_3 
       (.I0(\TIMER_reg_n_0_[6] ),
        .I1(\TIMER_reg_n_0_[8] ),
        .I2(\TIMER_reg_n_0_[9] ),
        .I3(\TIMER_reg_n_0_[10] ),
        .I4(\TIMER_reg_n_0_[5] ),
        .I5(\TIMER_reg_n_0_[4] ),
        .O(\TIMER[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TIMER[10]_i_1 
       (.I0(\TIMER[10]_i_3_n_0 ),
        .I1(g0_b0_n_0),
        .O(\TIMER[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \TIMER[10]_i_2 
       (.I0(\TIMER_reg[10]_i_4_n_6 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \TIMER[10]_i_3 
       (.I0(\TIMER_reg_n_0_[0] ),
        .I1(\TIMER[0]_i_2_n_0 ),
        .O(\TIMER[10]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[10]_i_5 
       (.I0(\TIMER_reg_n_0_[11] ),
        .O(\TIMER[10]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[10]_i_6 
       (.I0(\TIMER_reg_n_0_[10] ),
        .O(\TIMER[10]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[10]_i_7 
       (.I0(\TIMER_reg_n_0_[9] ),
        .O(\TIMER[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \TIMER[11]_i_1 
       (.I0(\TIMER_reg[10]_i_4_n_5 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \TIMER[1]_i_1__2 
       (.I0(\TIMER_reg[4]_i_2_n_7 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \TIMER[2]_i_1 
       (.I0(\TIMER_reg[4]_i_2_n_6 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \TIMER[3]_i_1__2 
       (.I0(\TIMER_reg[4]_i_2_n_5 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \TIMER[4]_i_1__2 
       (.I0(\TIMER_reg[4]_i_2_n_4 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[4]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[4]_i_3 
       (.I0(\TIMER_reg_n_0_[4] ),
        .O(\TIMER[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[4]_i_4 
       (.I0(\TIMER_reg_n_0_[3] ),
        .O(\TIMER[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[4]_i_5 
       (.I0(\TIMER_reg_n_0_[2] ),
        .O(\TIMER[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[4]_i_6 
       (.I0(\TIMER_reg_n_0_[1] ),
        .O(\TIMER[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \TIMER[5]_i_1__2 
       (.I0(\TIMER_reg[5]_i_2_n_7 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[5]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[5]_i_3 
       (.I0(\TIMER_reg_n_0_[8] ),
        .O(\TIMER[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[5]_i_4 
       (.I0(\TIMER_reg_n_0_[7] ),
        .O(\TIMER[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[5]_i_5 
       (.I0(\TIMER_reg_n_0_[6] ),
        .O(\TIMER[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[5]_i_6 
       (.I0(\TIMER_reg_n_0_[5] ),
        .O(\TIMER[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \TIMER[6]_i_1 
       (.I0(\TIMER_reg[5]_i_2_n_6 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \TIMER[7]_i_1 
       (.I0(\TIMER_reg[5]_i_2_n_5 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \TIMER[8]_i_1 
       (.I0(\TIMER_reg[5]_i_2_n_4 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \TIMER[9]_i_1__2 
       (.I0(\TIMER_reg[10]_i_4_n_7 ),
        .I1(\STATE_reg_n_0_[3] ),
        .I2(\STATE_reg_n_0_[4] ),
        .O(\TIMER[9]_i_1__2_n_0 ));
  FDRE \TIMER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TIMER[0]_i_1_n_0 ),
        .Q(\TIMER_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \TIMER_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[10]_i_2_n_0 ),
        .Q(\TIMER_reg_n_0_[10] ),
        .R(\TIMER[10]_i_1_n_0 ));
  CARRY4 \TIMER_reg[10]_i_4 
       (.CI(\TIMER_reg[5]_i_2_n_0 ),
        .CO(\NLW_TIMER_reg[10]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\TIMER_reg_n_0_[10] ,\TIMER_reg_n_0_[9] }),
        .O({\NLW_TIMER_reg[10]_i_4_O_UNCONNECTED [3],\TIMER_reg[10]_i_4_n_5 ,\TIMER_reg[10]_i_4_n_6 ,\TIMER_reg[10]_i_4_n_7 }),
        .S({1'b0,\TIMER[10]_i_5_n_0 ,\TIMER[10]_i_6_n_0 ,\TIMER[10]_i_7_n_0 }));
  FDSE \TIMER_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[11]_i_1_n_0 ),
        .Q(\TIMER_reg_n_0_[11] ),
        .S(\TIMER[10]_i_1_n_0 ));
  FDRE \TIMER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[1]_i_1__2_n_0 ),
        .Q(\TIMER_reg_n_0_[1] ),
        .R(\TIMER[10]_i_1_n_0 ));
  FDSE \TIMER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[2]_i_1_n_0 ),
        .Q(\TIMER_reg_n_0_[2] ),
        .S(\TIMER[10]_i_1_n_0 ));
  FDRE \TIMER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[3]_i_1__2_n_0 ),
        .Q(\TIMER_reg_n_0_[3] ),
        .R(\TIMER[10]_i_1_n_0 ));
  FDRE \TIMER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[4]_i_1__2_n_0 ),
        .Q(\TIMER_reg_n_0_[4] ),
        .R(\TIMER[10]_i_1_n_0 ));
  CARRY4 \TIMER_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\TIMER_reg[4]_i_2_n_0 ,\NLW_TIMER_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\TIMER_reg_n_0_[0] ),
        .DI({\TIMER_reg_n_0_[4] ,\TIMER_reg_n_0_[3] ,\TIMER_reg_n_0_[2] ,\TIMER_reg_n_0_[1] }),
        .O({\TIMER_reg[4]_i_2_n_4 ,\TIMER_reg[4]_i_2_n_5 ,\TIMER_reg[4]_i_2_n_6 ,\TIMER_reg[4]_i_2_n_7 }),
        .S({\TIMER[4]_i_3_n_0 ,\TIMER[4]_i_4_n_0 ,\TIMER[4]_i_5_n_0 ,\TIMER[4]_i_6_n_0 }));
  FDRE \TIMER_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[5]_i_1__2_n_0 ),
        .Q(\TIMER_reg_n_0_[5] ),
        .R(\TIMER[10]_i_1_n_0 ));
  CARRY4 \TIMER_reg[5]_i_2 
       (.CI(\TIMER_reg[4]_i_2_n_0 ),
        .CO({\TIMER_reg[5]_i_2_n_0 ,\NLW_TIMER_reg[5]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\TIMER_reg_n_0_[8] ,\TIMER_reg_n_0_[7] ,\TIMER_reg_n_0_[6] ,\TIMER_reg_n_0_[5] }),
        .O({\TIMER_reg[5]_i_2_n_4 ,\TIMER_reg[5]_i_2_n_5 ,\TIMER_reg[5]_i_2_n_6 ,\TIMER_reg[5]_i_2_n_7 }),
        .S({\TIMER[5]_i_3_n_0 ,\TIMER[5]_i_4_n_0 ,\TIMER[5]_i_5_n_0 ,\TIMER[5]_i_6_n_0 }));
  FDSE \TIMER_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[6]_i_1_n_0 ),
        .Q(\TIMER_reg_n_0_[6] ),
        .S(\TIMER[10]_i_1_n_0 ));
  FDSE \TIMER_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[7]_i_1_n_0 ),
        .Q(\TIMER_reg_n_0_[7] ),
        .S(\TIMER[10]_i_1_n_0 ));
  FDSE \TIMER_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[8]_i_1_n_0 ),
        .Q(\TIMER_reg_n_0_[8] ),
        .S(\TIMER[10]_i_1_n_0 ));
  FDRE \TIMER_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(g0_b0_n_0),
        .D(\TIMER[9]_i_1__2_n_0 ),
        .Q(\TIMER_reg_n_0_[9] ),
        .R(\TIMER[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h1DD5A001)) 
    g0_b0
       (.I0(\STATE_reg_n_0_[0] ),
        .I1(\STATE_reg_n_0_[1] ),
        .I2(\STATE_reg_n_0_[2] ),
        .I3(\STATE_reg_n_0_[3] ),
        .I4(\STATE_reg_n_0_[4] ),
        .O(g0_b0_n_0));
endmodule

module IOBUF_UNIQ_BASE_
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

(* ORIG_REF_NAME = "IOBUF" *) 
module IOBUF_HD3
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    IBUF
       (.I(IO),
        .O(O));
  OBUFT #(
    .IOSTANDARD("DEFAULT")) 
    OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module PWM
   (LED_R_PWM_OBUF,
    ETH_CLK_OBUF);
  output LED_R_PWM_OBUF;
  input ETH_CLK_OBUF;

  wire \COUNT[0]_i_1__1_n_0 ;
  wire \COUNT[1]_i_1__1_n_0 ;
  wire \COUNT[1]_i_2_n_0 ;
  wire \COUNT[2]_i_1__0_n_0 ;
  wire \COUNT[3]_i_1_n_0 ;
  wire \COUNT[3]_i_2_n_0 ;
  wire \COUNT[4]_i_1_n_0 ;
  wire \COUNT[5]_i_1_n_0 ;
  wire \COUNT[6]_i_1_n_0 ;
  wire \COUNT[7]_i_1_n_0 ;
  wire \COUNT[7]_i_2_n_0 ;
  wire \COUNT[7]_i_3_n_0 ;
  wire \COUNT_reg_n_0_[0] ;
  wire \COUNT_reg_n_0_[1] ;
  wire \COUNT_reg_n_0_[2] ;
  wire \COUNT_reg_n_0_[3] ;
  wire \COUNT_reg_n_0_[4] ;
  wire \COUNT_reg_n_0_[5] ;
  wire \COUNT_reg_n_0_[6] ;
  wire \COUNT_reg_n_0_[7] ;
  wire ETH_CLK_OBUF;
  wire LED_R_PWM_OBUF;
  wire OUT_BIT_i_10_n_0;
  wire OUT_BIT_i_1_n_0;
  wire OUT_BIT_i_3_n_0;
  wire OUT_BIT_i_4_n_0;
  wire OUT_BIT_i_5_n_0;
  wire OUT_BIT_i_6_n_0;
  wire OUT_BIT_i_7_n_0;
  wire OUT_BIT_i_8_n_0;
  wire OUT_BIT_i_9_n_0;
  wire [9:0]TIMER;
  wire \TIMER[4]_i_2_n_0 ;
  wire \TIMER[9]_i_2_n_0 ;
  wire \TIMER_reg_n_0_[0] ;
  wire \TIMER_reg_n_0_[1] ;
  wire \TIMER_reg_n_0_[2] ;
  wire \TIMER_reg_n_0_[3] ;
  wire \TIMER_reg_n_0_[4] ;
  wire \TIMER_reg_n_0_[5] ;
  wire \TIMER_reg_n_0_[6] ;
  wire \TIMER_reg_n_0_[7] ;
  wire \TIMER_reg_n_0_[8] ;
  wire \TIMER_reg_n_0_[9] ;
  wire p_0_in;
  wire [2:0]NLW_OUT_BIT_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_OUT_BIT_reg_i_2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \COUNT[0]_i_1__1 
       (.I0(\COUNT[7]_i_3_n_0 ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[5] ),
        .I3(\COUNT_reg_n_0_[4] ),
        .I4(\COUNT_reg_n_0_[7] ),
        .I5(\COUNT_reg_n_0_[6] ),
        .O(\COUNT[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \COUNT[1]_i_1__1 
       (.I0(\COUNT[1]_i_2_n_0 ),
        .I1(\COUNT_reg_n_0_[3] ),
        .I2(\COUNT_reg_n_0_[2] ),
        .I3(\COUNT_reg_n_0_[1] ),
        .I4(\COUNT_reg_n_0_[0] ),
        .O(\COUNT[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \COUNT[1]_i_2 
       (.I0(\COUNT_reg_n_0_[5] ),
        .I1(\COUNT_reg_n_0_[4] ),
        .I2(\COUNT_reg_n_0_[7] ),
        .I3(\COUNT_reg_n_0_[6] ),
        .O(\COUNT[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \COUNT[2]_i_1__0 
       (.I0(\COUNT_reg_n_0_[3] ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[1] ),
        .I3(\COUNT_reg_n_0_[2] ),
        .I4(\COUNT[3]_i_2_n_0 ),
        .O(\COUNT[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \COUNT[3]_i_1 
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .I2(\COUNT_reg_n_0_[0] ),
        .I3(\COUNT_reg_n_0_[3] ),
        .I4(\COUNT[3]_i_2_n_0 ),
        .O(\COUNT[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \COUNT[3]_i_2 
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .I2(\COUNT_reg_n_0_[4] ),
        .I3(\COUNT_reg_n_0_[7] ),
        .I4(\COUNT_reg_n_0_[6] ),
        .I5(\COUNT_reg_n_0_[1] ),
        .O(\COUNT[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \COUNT[4]_i_1 
       (.I0(\COUNT_reg_n_0_[7] ),
        .I1(\COUNT_reg_n_0_[6] ),
        .I2(\COUNT_reg_n_0_[5] ),
        .I3(\COUNT[7]_i_3_n_0 ),
        .I4(\COUNT_reg_n_0_[0] ),
        .I5(\COUNT_reg_n_0_[4] ),
        .O(\COUNT[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \COUNT[5]_i_1 
       (.I0(\COUNT[7]_i_3_n_0 ),
        .I1(\COUNT_reg_n_0_[7] ),
        .I2(\COUNT_reg_n_0_[6] ),
        .I3(\COUNT_reg_n_0_[0] ),
        .I4(\COUNT_reg_n_0_[4] ),
        .I5(\COUNT_reg_n_0_[5] ),
        .O(\COUNT[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \COUNT[6]_i_1 
       (.I0(\COUNT_reg_n_0_[7] ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[6] ),
        .I3(\COUNT[7]_i_3_n_0 ),
        .I4(\COUNT_reg_n_0_[5] ),
        .I5(\COUNT_reg_n_0_[4] ),
        .O(\COUNT[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \COUNT[7]_i_1 
       (.I0(\TIMER_reg_n_0_[9] ),
        .I1(\TIMER_reg_n_0_[7] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[6] ),
        .I4(\TIMER_reg_n_0_[8] ),
        .I5(\TIMER[9]_i_2_n_0 ),
        .O(\COUNT[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \COUNT[7]_i_2 
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .I2(\COUNT[7]_i_3_n_0 ),
        .I3(\COUNT_reg_n_0_[6] ),
        .I4(\COUNT_reg_n_0_[0] ),
        .I5(\COUNT_reg_n_0_[7] ),
        .O(\COUNT[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \COUNT[7]_i_3 
       (.I0(\COUNT_reg_n_0_[3] ),
        .I1(\COUNT_reg_n_0_[2] ),
        .I2(\COUNT_reg_n_0_[1] ),
        .O(\COUNT[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[0]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[1]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[2]_i_1__0_n_0 ),
        .Q(\COUNT_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[3]_i_1_n_0 ),
        .Q(\COUNT_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[4]_i_1_n_0 ),
        .Q(\COUNT_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[5]_i_1_n_0 ),
        .Q(\COUNT_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[6]_i_1_n_0 ),
        .Q(\COUNT_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1_n_0 ),
        .D(\COUNT[7]_i_2_n_0 ),
        .Q(\COUNT_reg_n_0_[7] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    OUT_BIT_i_1
       (.I0(p_0_in),
        .O(OUT_BIT_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_10
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .O(OUT_BIT_i_10_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_3
       (.I0(\COUNT_reg_n_0_[6] ),
        .I1(\COUNT_reg_n_0_[7] ),
        .O(OUT_BIT_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_4
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .O(OUT_BIT_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_5
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[3] ),
        .O(OUT_BIT_i_5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_6
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .O(OUT_BIT_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_7
       (.I0(\COUNT_reg_n_0_[6] ),
        .I1(\COUNT_reg_n_0_[7] ),
        .O(OUT_BIT_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_8
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .O(OUT_BIT_i_8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_9
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[3] ),
        .O(OUT_BIT_i_9_n_0));
  FDRE OUT_BIT_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(OUT_BIT_i_1_n_0),
        .Q(LED_R_PWM_OBUF),
        .R(1'b0));
  CARRY4 OUT_BIT_reg_i_2
       (.CI(1'b0),
        .CO({p_0_in,NLW_OUT_BIT_reg_i_2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({OUT_BIT_i_3_n_0,OUT_BIT_i_4_n_0,OUT_BIT_i_5_n_0,OUT_BIT_i_6_n_0}),
        .O(NLW_OUT_BIT_reg_i_2_O_UNCONNECTED[3:0]),
        .S({OUT_BIT_i_7_n_0,OUT_BIT_i_8_n_0,OUT_BIT_i_9_n_0,OUT_BIT_i_10_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[0]_i_1__0 
       (.I0(\TIMER_reg_n_0_[0] ),
        .O(TIMER[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \TIMER[1]_i_1 
       (.I0(\TIMER_reg_n_0_[1] ),
        .I1(\TIMER_reg_n_0_[0] ),
        .O(TIMER[1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \TIMER[2]_i_1__0 
       (.I0(\TIMER_reg_n_0_[2] ),
        .I1(\TIMER_reg_n_0_[0] ),
        .I2(\TIMER_reg_n_0_[1] ),
        .O(TIMER[2]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F00E)) 
    \TIMER[3]_i_1 
       (.I0(\TIMER[4]_i_2_n_0 ),
        .I1(\TIMER_reg_n_0_[4] ),
        .I2(\TIMER_reg_n_0_[3] ),
        .I3(\TIMER_reg_n_0_[1] ),
        .I4(\TIMER_reg_n_0_[0] ),
        .I5(\TIMER_reg_n_0_[2] ),
        .O(TIMER[3]));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0000)) 
    \TIMER[4]_i_1 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[1] ),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[4] ),
        .I5(\TIMER[4]_i_2_n_0 ),
        .O(TIMER[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIMER[4]_i_2 
       (.I0(\TIMER_reg_n_0_[8] ),
        .I1(\TIMER_reg_n_0_[6] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[7] ),
        .I4(\TIMER_reg_n_0_[9] ),
        .O(\TIMER[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \TIMER[5]_i_1 
       (.I0(\TIMER_reg_n_0_[5] ),
        .I1(\TIMER_reg_n_0_[3] ),
        .I2(\TIMER_reg_n_0_[1] ),
        .I3(\TIMER_reg_n_0_[0] ),
        .I4(\TIMER_reg_n_0_[2] ),
        .I5(\TIMER_reg_n_0_[4] ),
        .O(TIMER[5]));
  LUT3 #(
    .INIT(8'hE1)) 
    \TIMER[6]_i_1__0 
       (.I0(\TIMER[9]_i_2_n_0 ),
        .I1(\TIMER_reg_n_0_[5] ),
        .I2(\TIMER_reg_n_0_[6] ),
        .O(TIMER[6]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \TIMER[7]_i_1__0 
       (.I0(\TIMER[9]_i_2_n_0 ),
        .I1(\TIMER_reg_n_0_[6] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[7] ),
        .O(TIMER[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \TIMER[8]_i_1__0 
       (.I0(\TIMER[9]_i_2_n_0 ),
        .I1(\TIMER_reg_n_0_[7] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[6] ),
        .I4(\TIMER_reg_n_0_[8] ),
        .O(TIMER[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \TIMER[9]_i_1 
       (.I0(\TIMER[9]_i_2_n_0 ),
        .I1(\TIMER_reg_n_0_[8] ),
        .I2(\TIMER_reg_n_0_[6] ),
        .I3(\TIMER_reg_n_0_[5] ),
        .I4(\TIMER_reg_n_0_[7] ),
        .I5(\TIMER_reg_n_0_[9] ),
        .O(TIMER[9]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIMER[9]_i_2 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[1] ),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[4] ),
        .O(\TIMER[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[0]),
        .Q(\TIMER_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[1]),
        .Q(\TIMER_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[2]),
        .Q(\TIMER_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[3]),
        .Q(\TIMER_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[4]),
        .Q(\TIMER_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[5]),
        .Q(\TIMER_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[6]),
        .Q(\TIMER_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[7]),
        .Q(\TIMER_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[8]),
        .Q(\TIMER_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[9]),
        .Q(\TIMER_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "PWM" *) 
module PWM_0
   (LED_G_PWM_OBUF,
    ETH_CLK_OBUF);
  output LED_G_PWM_OBUF;
  input ETH_CLK_OBUF;

  wire \COUNT[0]_i_1__2_n_0 ;
  wire \COUNT[1]_i_1__2_n_0 ;
  wire \COUNT[1]_i_2__0_n_0 ;
  wire \COUNT[2]_i_1__1_n_0 ;
  wire \COUNT[3]_i_1__0_n_0 ;
  wire \COUNT[3]_i_2__0_n_0 ;
  wire \COUNT[4]_i_1__0_n_0 ;
  wire \COUNT[5]_i_1__0_n_0 ;
  wire \COUNT[6]_i_1__0_n_0 ;
  wire \COUNT[7]_i_1__0_n_0 ;
  wire \COUNT[7]_i_2__0_n_0 ;
  wire \COUNT[7]_i_3__0_n_0 ;
  wire \COUNT_reg_n_0_[0] ;
  wire \COUNT_reg_n_0_[1] ;
  wire \COUNT_reg_n_0_[2] ;
  wire \COUNT_reg_n_0_[3] ;
  wire \COUNT_reg_n_0_[4] ;
  wire \COUNT_reg_n_0_[5] ;
  wire \COUNT_reg_n_0_[6] ;
  wire \COUNT_reg_n_0_[7] ;
  wire ETH_CLK_OBUF;
  wire LED_G_PWM_OBUF;
  wire OUT_BIT_i_10__0_n_0;
  wire OUT_BIT_i_1__0_n_0;
  wire OUT_BIT_i_3__0_n_0;
  wire OUT_BIT_i_4__0_n_0;
  wire OUT_BIT_i_5__0_n_0;
  wire OUT_BIT_i_6__0_n_0;
  wire OUT_BIT_i_7__0_n_0;
  wire OUT_BIT_i_8__0_n_0;
  wire OUT_BIT_i_9__0_n_0;
  wire [9:0]TIMER;
  wire \TIMER[4]_i_2__0_n_0 ;
  wire \TIMER[9]_i_2__0_n_0 ;
  wire \TIMER_reg_n_0_[0] ;
  wire \TIMER_reg_n_0_[1] ;
  wire \TIMER_reg_n_0_[2] ;
  wire \TIMER_reg_n_0_[3] ;
  wire \TIMER_reg_n_0_[4] ;
  wire \TIMER_reg_n_0_[5] ;
  wire \TIMER_reg_n_0_[6] ;
  wire \TIMER_reg_n_0_[7] ;
  wire \TIMER_reg_n_0_[8] ;
  wire \TIMER_reg_n_0_[9] ;
  wire p_0_in;
  wire [2:0]NLW_OUT_BIT_reg_i_2__0_CO_UNCONNECTED;
  wire [3:0]NLW_OUT_BIT_reg_i_2__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \COUNT[0]_i_1__2 
       (.I0(\COUNT[7]_i_3__0_n_0 ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[5] ),
        .I3(\COUNT_reg_n_0_[4] ),
        .I4(\COUNT_reg_n_0_[7] ),
        .I5(\COUNT_reg_n_0_[6] ),
        .O(\COUNT[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \COUNT[1]_i_1__2 
       (.I0(\COUNT[1]_i_2__0_n_0 ),
        .I1(\COUNT_reg_n_0_[3] ),
        .I2(\COUNT_reg_n_0_[2] ),
        .I3(\COUNT_reg_n_0_[1] ),
        .I4(\COUNT_reg_n_0_[0] ),
        .O(\COUNT[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \COUNT[1]_i_2__0 
       (.I0(\COUNT_reg_n_0_[5] ),
        .I1(\COUNT_reg_n_0_[4] ),
        .I2(\COUNT_reg_n_0_[7] ),
        .I3(\COUNT_reg_n_0_[6] ),
        .O(\COUNT[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \COUNT[2]_i_1__1 
       (.I0(\COUNT_reg_n_0_[3] ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[1] ),
        .I3(\COUNT_reg_n_0_[2] ),
        .I4(\COUNT[3]_i_2__0_n_0 ),
        .O(\COUNT[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \COUNT[3]_i_1__0 
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .I2(\COUNT_reg_n_0_[0] ),
        .I3(\COUNT_reg_n_0_[3] ),
        .I4(\COUNT[3]_i_2__0_n_0 ),
        .O(\COUNT[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \COUNT[3]_i_2__0 
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .I2(\COUNT_reg_n_0_[4] ),
        .I3(\COUNT_reg_n_0_[7] ),
        .I4(\COUNT_reg_n_0_[6] ),
        .I5(\COUNT_reg_n_0_[1] ),
        .O(\COUNT[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \COUNT[4]_i_1__0 
       (.I0(\COUNT_reg_n_0_[7] ),
        .I1(\COUNT_reg_n_0_[6] ),
        .I2(\COUNT_reg_n_0_[5] ),
        .I3(\COUNT[7]_i_3__0_n_0 ),
        .I4(\COUNT_reg_n_0_[0] ),
        .I5(\COUNT_reg_n_0_[4] ),
        .O(\COUNT[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \COUNT[5]_i_1__0 
       (.I0(\COUNT[7]_i_3__0_n_0 ),
        .I1(\COUNT_reg_n_0_[7] ),
        .I2(\COUNT_reg_n_0_[6] ),
        .I3(\COUNT_reg_n_0_[0] ),
        .I4(\COUNT_reg_n_0_[4] ),
        .I5(\COUNT_reg_n_0_[5] ),
        .O(\COUNT[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \COUNT[6]_i_1__0 
       (.I0(\COUNT_reg_n_0_[7] ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[6] ),
        .I3(\COUNT[7]_i_3__0_n_0 ),
        .I4(\COUNT_reg_n_0_[5] ),
        .I5(\COUNT_reg_n_0_[4] ),
        .O(\COUNT[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \COUNT[7]_i_1__0 
       (.I0(\TIMER_reg_n_0_[9] ),
        .I1(\TIMER_reg_n_0_[7] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[6] ),
        .I4(\TIMER_reg_n_0_[8] ),
        .I5(\TIMER[9]_i_2__0_n_0 ),
        .O(\COUNT[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \COUNT[7]_i_2__0 
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .I2(\COUNT[7]_i_3__0_n_0 ),
        .I3(\COUNT_reg_n_0_[6] ),
        .I4(\COUNT_reg_n_0_[0] ),
        .I5(\COUNT_reg_n_0_[7] ),
        .O(\COUNT[7]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \COUNT[7]_i_3__0 
       (.I0(\COUNT_reg_n_0_[3] ),
        .I1(\COUNT_reg_n_0_[2] ),
        .I2(\COUNT_reg_n_0_[1] ),
        .O(\COUNT[7]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[0]_i_1__2_n_0 ),
        .Q(\COUNT_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[1]_i_1__2_n_0 ),
        .Q(\COUNT_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[2]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[3]_i_1__0_n_0 ),
        .Q(\COUNT_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[4]_i_1__0_n_0 ),
        .Q(\COUNT_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[5]_i_1__0_n_0 ),
        .Q(\COUNT_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[6]_i_1__0_n_0 ),
        .Q(\COUNT_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__0_n_0 ),
        .D(\COUNT[7]_i_2__0_n_0 ),
        .Q(\COUNT_reg_n_0_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_10__0
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .O(OUT_BIT_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    OUT_BIT_i_1__0
       (.I0(p_0_in),
        .O(OUT_BIT_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_3__0
       (.I0(\COUNT_reg_n_0_[6] ),
        .I1(\COUNT_reg_n_0_[7] ),
        .O(OUT_BIT_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_4__0
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .O(OUT_BIT_i_4__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_5__0
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[3] ),
        .O(OUT_BIT_i_5__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_6__0
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .O(OUT_BIT_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_7__0
       (.I0(\COUNT_reg_n_0_[6] ),
        .I1(\COUNT_reg_n_0_[7] ),
        .O(OUT_BIT_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_8__0
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .O(OUT_BIT_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_9__0
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[3] ),
        .O(OUT_BIT_i_9__0_n_0));
  FDRE OUT_BIT_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(OUT_BIT_i_1__0_n_0),
        .Q(LED_G_PWM_OBUF),
        .R(1'b0));
  CARRY4 OUT_BIT_reg_i_2__0
       (.CI(1'b0),
        .CO({p_0_in,NLW_OUT_BIT_reg_i_2__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({OUT_BIT_i_3__0_n_0,OUT_BIT_i_4__0_n_0,OUT_BIT_i_5__0_n_0,OUT_BIT_i_6__0_n_0}),
        .O(NLW_OUT_BIT_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({OUT_BIT_i_7__0_n_0,OUT_BIT_i_8__0_n_0,OUT_BIT_i_9__0_n_0,OUT_BIT_i_10__0_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[0]_i_1__1 
       (.I0(\TIMER_reg_n_0_[0] ),
        .O(TIMER[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \TIMER[1]_i_1__0 
       (.I0(\TIMER_reg_n_0_[1] ),
        .I1(\TIMER_reg_n_0_[0] ),
        .O(TIMER[1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \TIMER[2]_i_1__1 
       (.I0(\TIMER_reg_n_0_[2] ),
        .I1(\TIMER_reg_n_0_[0] ),
        .I2(\TIMER_reg_n_0_[1] ),
        .O(TIMER[2]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F00E)) 
    \TIMER[3]_i_1__0 
       (.I0(\TIMER[4]_i_2__0_n_0 ),
        .I1(\TIMER_reg_n_0_[4] ),
        .I2(\TIMER_reg_n_0_[3] ),
        .I3(\TIMER_reg_n_0_[1] ),
        .I4(\TIMER_reg_n_0_[0] ),
        .I5(\TIMER_reg_n_0_[2] ),
        .O(TIMER[3]));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0000)) 
    \TIMER[4]_i_1__0 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[1] ),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[4] ),
        .I5(\TIMER[4]_i_2__0_n_0 ),
        .O(TIMER[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIMER[4]_i_2__0 
       (.I0(\TIMER_reg_n_0_[8] ),
        .I1(\TIMER_reg_n_0_[6] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[7] ),
        .I4(\TIMER_reg_n_0_[9] ),
        .O(\TIMER[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \TIMER[5]_i_1__0 
       (.I0(\TIMER_reg_n_0_[5] ),
        .I1(\TIMER_reg_n_0_[3] ),
        .I2(\TIMER_reg_n_0_[1] ),
        .I3(\TIMER_reg_n_0_[0] ),
        .I4(\TIMER_reg_n_0_[2] ),
        .I5(\TIMER_reg_n_0_[4] ),
        .O(TIMER[5]));
  LUT3 #(
    .INIT(8'hE1)) 
    \TIMER[6]_i_1__1 
       (.I0(\TIMER[9]_i_2__0_n_0 ),
        .I1(\TIMER_reg_n_0_[5] ),
        .I2(\TIMER_reg_n_0_[6] ),
        .O(TIMER[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \TIMER[7]_i_1__1 
       (.I0(\TIMER[9]_i_2__0_n_0 ),
        .I1(\TIMER_reg_n_0_[6] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[7] ),
        .O(TIMER[7]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \TIMER[8]_i_1__1 
       (.I0(\TIMER[9]_i_2__0_n_0 ),
        .I1(\TIMER_reg_n_0_[7] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[6] ),
        .I4(\TIMER_reg_n_0_[8] ),
        .O(TIMER[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \TIMER[9]_i_1__0 
       (.I0(\TIMER[9]_i_2__0_n_0 ),
        .I1(\TIMER_reg_n_0_[8] ),
        .I2(\TIMER_reg_n_0_[6] ),
        .I3(\TIMER_reg_n_0_[5] ),
        .I4(\TIMER_reg_n_0_[7] ),
        .I5(\TIMER_reg_n_0_[9] ),
        .O(TIMER[9]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIMER[9]_i_2__0 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[1] ),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[4] ),
        .O(\TIMER[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[0]),
        .Q(\TIMER_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[1]),
        .Q(\TIMER_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[2]),
        .Q(\TIMER_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[3]),
        .Q(\TIMER_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[4]),
        .Q(\TIMER_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[5]),
        .Q(\TIMER_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[6]),
        .Q(\TIMER_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[7]),
        .Q(\TIMER_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[8]),
        .Q(\TIMER_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[9]),
        .Q(\TIMER_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "PWM" *) 
module PWM_1
   (LED_B_PWM_OBUF,
    ETH_CLK_OBUF);
  output LED_B_PWM_OBUF;
  input ETH_CLK_OBUF;

  wire \COUNT[0]_i_1__3_n_0 ;
  wire \COUNT[1]_i_1__3_n_0 ;
  wire \COUNT[1]_i_2__1_n_0 ;
  wire \COUNT[2]_i_1__2_n_0 ;
  wire \COUNT[3]_i_1__1_n_0 ;
  wire \COUNT[3]_i_2__1_n_0 ;
  wire \COUNT[4]_i_1__1_n_0 ;
  wire \COUNT[5]_i_1__1_n_0 ;
  wire \COUNT[6]_i_1__1_n_0 ;
  wire \COUNT[7]_i_1__1_n_0 ;
  wire \COUNT[7]_i_2__1_n_0 ;
  wire \COUNT[7]_i_3__1_n_0 ;
  wire \COUNT_reg_n_0_[0] ;
  wire \COUNT_reg_n_0_[1] ;
  wire \COUNT_reg_n_0_[2] ;
  wire \COUNT_reg_n_0_[3] ;
  wire \COUNT_reg_n_0_[4] ;
  wire \COUNT_reg_n_0_[5] ;
  wire \COUNT_reg_n_0_[6] ;
  wire \COUNT_reg_n_0_[7] ;
  wire ETH_CLK_OBUF;
  wire LED_B_PWM_OBUF;
  wire OUT_BIT_i_10__1_n_0;
  wire OUT_BIT_i_1__1_n_0;
  wire OUT_BIT_i_3__1_n_0;
  wire OUT_BIT_i_4__1_n_0;
  wire OUT_BIT_i_5__1_n_0;
  wire OUT_BIT_i_6__1_n_0;
  wire OUT_BIT_i_7__1_n_0;
  wire OUT_BIT_i_8__1_n_0;
  wire OUT_BIT_i_9__1_n_0;
  wire [9:0]TIMER;
  wire \TIMER[4]_i_2__1_n_0 ;
  wire \TIMER[9]_i_2__1_n_0 ;
  wire \TIMER_reg_n_0_[0] ;
  wire \TIMER_reg_n_0_[1] ;
  wire \TIMER_reg_n_0_[2] ;
  wire \TIMER_reg_n_0_[3] ;
  wire \TIMER_reg_n_0_[4] ;
  wire \TIMER_reg_n_0_[5] ;
  wire \TIMER_reg_n_0_[6] ;
  wire \TIMER_reg_n_0_[7] ;
  wire \TIMER_reg_n_0_[8] ;
  wire \TIMER_reg_n_0_[9] ;
  wire p_0_in;
  wire [2:0]NLW_OUT_BIT_reg_i_2__1_CO_UNCONNECTED;
  wire [3:0]NLW_OUT_BIT_reg_i_2__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \COUNT[0]_i_1__3 
       (.I0(\COUNT[7]_i_3__1_n_0 ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[5] ),
        .I3(\COUNT_reg_n_0_[4] ),
        .I4(\COUNT_reg_n_0_[7] ),
        .I5(\COUNT_reg_n_0_[6] ),
        .O(\COUNT[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \COUNT[1]_i_1__3 
       (.I0(\COUNT[1]_i_2__1_n_0 ),
        .I1(\COUNT_reg_n_0_[3] ),
        .I2(\COUNT_reg_n_0_[2] ),
        .I3(\COUNT_reg_n_0_[1] ),
        .I4(\COUNT_reg_n_0_[0] ),
        .O(\COUNT[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \COUNT[1]_i_2__1 
       (.I0(\COUNT_reg_n_0_[5] ),
        .I1(\COUNT_reg_n_0_[4] ),
        .I2(\COUNT_reg_n_0_[7] ),
        .I3(\COUNT_reg_n_0_[6] ),
        .O(\COUNT[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \COUNT[2]_i_1__2 
       (.I0(\COUNT_reg_n_0_[3] ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[1] ),
        .I3(\COUNT_reg_n_0_[2] ),
        .I4(\COUNT[3]_i_2__1_n_0 ),
        .O(\COUNT[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \COUNT[3]_i_1__1 
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .I2(\COUNT_reg_n_0_[0] ),
        .I3(\COUNT_reg_n_0_[3] ),
        .I4(\COUNT[3]_i_2__1_n_0 ),
        .O(\COUNT[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \COUNT[3]_i_2__1 
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .I2(\COUNT_reg_n_0_[4] ),
        .I3(\COUNT_reg_n_0_[7] ),
        .I4(\COUNT_reg_n_0_[6] ),
        .I5(\COUNT_reg_n_0_[1] ),
        .O(\COUNT[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \COUNT[4]_i_1__1 
       (.I0(\COUNT_reg_n_0_[7] ),
        .I1(\COUNT_reg_n_0_[6] ),
        .I2(\COUNT_reg_n_0_[5] ),
        .I3(\COUNT[7]_i_3__1_n_0 ),
        .I4(\COUNT_reg_n_0_[0] ),
        .I5(\COUNT_reg_n_0_[4] ),
        .O(\COUNT[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \COUNT[5]_i_1__1 
       (.I0(\COUNT[7]_i_3__1_n_0 ),
        .I1(\COUNT_reg_n_0_[7] ),
        .I2(\COUNT_reg_n_0_[6] ),
        .I3(\COUNT_reg_n_0_[0] ),
        .I4(\COUNT_reg_n_0_[4] ),
        .I5(\COUNT_reg_n_0_[5] ),
        .O(\COUNT[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \COUNT[6]_i_1__1 
       (.I0(\COUNT_reg_n_0_[7] ),
        .I1(\COUNT_reg_n_0_[0] ),
        .I2(\COUNT_reg_n_0_[6] ),
        .I3(\COUNT[7]_i_3__1_n_0 ),
        .I4(\COUNT_reg_n_0_[5] ),
        .I5(\COUNT_reg_n_0_[4] ),
        .O(\COUNT[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \COUNT[7]_i_1__1 
       (.I0(\TIMER_reg_n_0_[9] ),
        .I1(\TIMER_reg_n_0_[7] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[6] ),
        .I4(\TIMER_reg_n_0_[8] ),
        .I5(\TIMER[9]_i_2__1_n_0 ),
        .O(\COUNT[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \COUNT[7]_i_2__1 
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .I2(\COUNT[7]_i_3__1_n_0 ),
        .I3(\COUNT_reg_n_0_[6] ),
        .I4(\COUNT_reg_n_0_[0] ),
        .I5(\COUNT_reg_n_0_[7] ),
        .O(\COUNT[7]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \COUNT[7]_i_3__1 
       (.I0(\COUNT_reg_n_0_[3] ),
        .I1(\COUNT_reg_n_0_[2] ),
        .I2(\COUNT_reg_n_0_[1] ),
        .O(\COUNT[7]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[0]_i_1__3_n_0 ),
        .Q(\COUNT_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[1]_i_1__3_n_0 ),
        .Q(\COUNT_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[2]_i_1__2_n_0 ),
        .Q(\COUNT_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[3]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[4]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[5]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[6]_i_1__1_n_0 ),
        .Q(\COUNT_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[7]_i_1__1_n_0 ),
        .D(\COUNT[7]_i_2__1_n_0 ),
        .Q(\COUNT_reg_n_0_[7] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_10__1
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .O(OUT_BIT_i_10__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    OUT_BIT_i_1__1
       (.I0(p_0_in),
        .O(OUT_BIT_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_3__1
       (.I0(\COUNT_reg_n_0_[6] ),
        .I1(\COUNT_reg_n_0_[7] ),
        .O(OUT_BIT_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_4__1
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .O(OUT_BIT_i_4__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_5__1
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[3] ),
        .O(OUT_BIT_i_5__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    OUT_BIT_i_6__1
       (.I0(\COUNT_reg_n_0_[0] ),
        .I1(\COUNT_reg_n_0_[1] ),
        .O(OUT_BIT_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_7__1
       (.I0(\COUNT_reg_n_0_[6] ),
        .I1(\COUNT_reg_n_0_[7] ),
        .O(OUT_BIT_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_8__1
       (.I0(\COUNT_reg_n_0_[4] ),
        .I1(\COUNT_reg_n_0_[5] ),
        .O(OUT_BIT_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    OUT_BIT_i_9__1
       (.I0(\COUNT_reg_n_0_[2] ),
        .I1(\COUNT_reg_n_0_[3] ),
        .O(OUT_BIT_i_9__1_n_0));
  FDRE OUT_BIT_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(OUT_BIT_i_1__1_n_0),
        .Q(LED_B_PWM_OBUF),
        .R(1'b0));
  CARRY4 OUT_BIT_reg_i_2__1
       (.CI(1'b0),
        .CO({p_0_in,NLW_OUT_BIT_reg_i_2__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({OUT_BIT_i_3__1_n_0,OUT_BIT_i_4__1_n_0,OUT_BIT_i_5__1_n_0,OUT_BIT_i_6__1_n_0}),
        .O(NLW_OUT_BIT_reg_i_2__1_O_UNCONNECTED[3:0]),
        .S({OUT_BIT_i_7__1_n_0,OUT_BIT_i_8__1_n_0,OUT_BIT_i_9__1_n_0,OUT_BIT_i_10__1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \TIMER[0]_i_1__2 
       (.I0(\TIMER_reg_n_0_[0] ),
        .O(TIMER[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \TIMER[1]_i_1__1 
       (.I0(\TIMER_reg_n_0_[1] ),
        .I1(\TIMER_reg_n_0_[0] ),
        .O(TIMER[1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \TIMER[2]_i_1__2 
       (.I0(\TIMER_reg_n_0_[2] ),
        .I1(\TIMER_reg_n_0_[0] ),
        .I2(\TIMER_reg_n_0_[1] ),
        .O(TIMER[2]));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F00E)) 
    \TIMER[3]_i_1__1 
       (.I0(\TIMER[4]_i_2__1_n_0 ),
        .I1(\TIMER_reg_n_0_[4] ),
        .I2(\TIMER_reg_n_0_[3] ),
        .I3(\TIMER_reg_n_0_[1] ),
        .I4(\TIMER_reg_n_0_[0] ),
        .I5(\TIMER_reg_n_0_[2] ),
        .O(TIMER[3]));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0000)) 
    \TIMER[4]_i_1__1 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[1] ),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[4] ),
        .I5(\TIMER[4]_i_2__1_n_0 ),
        .O(TIMER[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIMER[4]_i_2__1 
       (.I0(\TIMER_reg_n_0_[8] ),
        .I1(\TIMER_reg_n_0_[6] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[7] ),
        .I4(\TIMER_reg_n_0_[9] ),
        .O(\TIMER[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \TIMER[5]_i_1__1 
       (.I0(\TIMER_reg_n_0_[5] ),
        .I1(\TIMER_reg_n_0_[3] ),
        .I2(\TIMER_reg_n_0_[1] ),
        .I3(\TIMER_reg_n_0_[0] ),
        .I4(\TIMER_reg_n_0_[2] ),
        .I5(\TIMER_reg_n_0_[4] ),
        .O(TIMER[5]));
  LUT3 #(
    .INIT(8'hE1)) 
    \TIMER[6]_i_1__2 
       (.I0(\TIMER[9]_i_2__1_n_0 ),
        .I1(\TIMER_reg_n_0_[5] ),
        .I2(\TIMER_reg_n_0_[6] ),
        .O(TIMER[6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \TIMER[7]_i_1__2 
       (.I0(\TIMER[9]_i_2__1_n_0 ),
        .I1(\TIMER_reg_n_0_[6] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[7] ),
        .O(TIMER[7]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \TIMER[8]_i_1__2 
       (.I0(\TIMER[9]_i_2__1_n_0 ),
        .I1(\TIMER_reg_n_0_[7] ),
        .I2(\TIMER_reg_n_0_[5] ),
        .I3(\TIMER_reg_n_0_[6] ),
        .I4(\TIMER_reg_n_0_[8] ),
        .O(TIMER[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \TIMER[9]_i_1__1 
       (.I0(\TIMER[9]_i_2__1_n_0 ),
        .I1(\TIMER_reg_n_0_[8] ),
        .I2(\TIMER_reg_n_0_[6] ),
        .I3(\TIMER_reg_n_0_[5] ),
        .I4(\TIMER_reg_n_0_[7] ),
        .I5(\TIMER_reg_n_0_[9] ),
        .O(TIMER[9]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \TIMER[9]_i_2__1 
       (.I0(\TIMER_reg_n_0_[3] ),
        .I1(\TIMER_reg_n_0_[1] ),
        .I2(\TIMER_reg_n_0_[0] ),
        .I3(\TIMER_reg_n_0_[2] ),
        .I4(\TIMER_reg_n_0_[4] ),
        .O(\TIMER[9]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[0]),
        .Q(\TIMER_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[1]),
        .Q(\TIMER_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[2]),
        .Q(\TIMER_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[3]),
        .Q(\TIMER_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \TIMER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[4]),
        .Q(\TIMER_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[5]),
        .Q(\TIMER_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[6]),
        .Q(\TIMER_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[7]),
        .Q(\TIMER_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[8]),
        .Q(\TIMER_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \TIMER_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TIMER[9]),
        .Q(\TIMER_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module RAM32M_UNIQ_BASE_
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD10
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD11
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD12
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD13
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD14
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD15
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD16
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD17
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD18
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD4
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD5
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD6
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD7
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD8
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM32M" *) 
module RAM32M_HD9
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM64M_UNIQ_BASE_
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD100
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD101
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD102
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD103
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD104
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD105
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD106
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD107
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD108
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD109
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD110
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD111
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD112
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD113
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD114
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD115
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD116
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD117
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD118
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD119
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD120
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD121
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD122
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD123
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD124
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD125
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD126
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD127
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD128
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD129
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD130
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD131
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD132
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD133
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD134
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD135
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD136
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD137
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD138
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD139
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD140
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD141
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD142
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD143
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD144
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD145
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD146
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD147
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD148
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD149
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD150
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD151
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD152
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD153
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD154
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD155
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD156
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD157
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD158
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD159
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD160
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD161
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD162
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD163
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD164
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD165
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD166
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD167
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD168
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD169
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD170
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD171
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD172
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD173
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD174
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD175
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD176
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD177
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD19
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD20
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD21
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD22
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD23
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD24
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD25
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD26
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD27
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD28
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD29
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD30
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD31
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD32
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD33
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD34
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD35
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD36
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD37
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD38
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD39
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD40
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD41
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD42
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD43
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD44
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD45
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD46
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD47
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD48
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD49
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD50
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD51
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD52
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD53
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD54
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD55
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD56
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD57
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD58
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD59
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD60
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD61
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD62
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD63
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD64
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD65
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD66
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD67
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD68
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD69
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD70
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD71
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD72
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD73
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD74
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD75
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD76
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD77
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD78
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD79
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD80
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD81
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD82
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD83
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD84
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD85
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD86
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD87
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD88
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD89
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD90
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD91
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD92
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD93
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD94
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD95
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD96
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD97
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD98
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64M" *) 
module RAM64M_HD99
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output DOA;
  output DOB;
  output DOC;
  output DOD;
  input [5:0]ADDRA;
  input [5:0]ADDRB;
  input [5:0]ADDRC;
  input [5:0]ADDRD;
  input DIA;
  input DIB;
  input DIC;
  input DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRA5;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRB5;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRC5;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire ADDRD5;
  wire DIA;
  wire DIB;
  wire DIC;
  wire DID;
  wire DOA;
  wire DOB;
  wire DOC;
  wire DOD;
  wire WCLK;
  wire WE;
  wire NLW_RAMA_WADR6_UNCONNECTED;
  wire NLW_RAMA_WADR7_UNCONNECTED;
  wire NLW_RAMB_WADR6_UNCONNECTED;
  wire NLW_RAMB_WADR7_UNCONNECTED;
  wire NLW_RAMC_WADR6_UNCONNECTED;
  wire NLW_RAMC_WADR7_UNCONNECTED;
  wire NLW_RAMD_WADR6_UNCONNECTED;
  wire NLW_RAMD_WADR7_UNCONNECTED;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRA5 = ADDRA[5];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRB5 = ADDRB[5];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRC5 = ADDRC[5];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign ADDRD5 = ADDRD[5];
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA),
        .O(DOA),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .RADR5(ADDRA5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMA_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMA_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB),
        .O(DOB),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .RADR5(ADDRB5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMB_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMB_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC),
        .O(DOC),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .RADR5(ADDRC5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMC_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMC_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    RAMD
       (.CLK(WCLK),
        .I(DID),
        .O(DOD),
        .RADR0(ADDRD0),
        .RADR1(ADDRD1),
        .RADR2(ADDRD2),
        .RADR3(ADDRD3),
        .RADR4(ADDRD4),
        .RADR5(ADDRD5),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WADR5(ADDRD5),
        .WADR6(NLW_RAMD_WADR6_UNCONNECTED),
        .WADR7(NLW_RAMD_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module RAM64X1D_UNIQ_BASE_
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD178
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD179
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD180
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD181
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD182
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD183
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD184
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD185
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD186
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD187
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD188
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD189
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD190
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD191
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD192
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD193
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD194
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD195
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD196
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD197
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD198
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD199
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD200
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD201
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD202
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD203
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD204
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD205
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD206
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD207
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

(* ORIG_REF_NAME = "RAM64X1D" *) 
module RAM64X1D_HD208
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    A5,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    DPRA5,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input DPRA5;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire A5;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire DPRA5;
  wire SPO;
  wire WCLK;
  wire WE;
  wire NLW_DP_WADR6_UNCONNECTED;
  wire NLW_DP_WADR7_UNCONNECTED;
  wire NLW_SP_WADR6_UNCONNECTED;
  wire NLW_SP_WADR7_UNCONNECTED;

  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .RADR5(DPRA5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_DP_WADR6_UNCONNECTED),
        .WADR7(NLW_DP_WADR7_UNCONNECTED),
        .WE(WE));
  RAMD64E #(
    .INIT(64'h0000000000000000),
    .IS_CLK_INVERTED(1'b0),
    .RAM_ADDRESS_MASK(2'b11),
    .RAM_ADDRESS_SPACE(2'b11)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .RADR5(A5),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WADR5(A5),
        .WADR6(NLW_SP_WADR6_UNCONNECTED),
        .WADR7(NLW_SP_WADR7_UNCONNECTED),
        .WE(WE));
endmodule

module VIDEO_TIME_GEN
   (\PIXCOL_DEL_reg[0] ,
    \PIXCOL_DEL_reg[1] ,
    \PIXCOL_DEL_reg[2] ,
    ADDRBWRADDR,
    \PIXROW_DEL_reg[0] ,
    \PIXROW_DEL_reg[1] ,
    D,
    HSYNCH_DEL_reg,
    VSYNCH_DEL_reg,
    BLANK,
    ETH_CLK_OBUF,
    INTERNAL_RST_reg);
  output \PIXCOL_DEL_reg[0] ;
  output \PIXCOL_DEL_reg[1] ;
  output \PIXCOL_DEL_reg[2] ;
  output [12:0]ADDRBWRADDR;
  output \PIXROW_DEL_reg[0] ;
  output \PIXROW_DEL_reg[1] ;
  output [0:0]D;
  output HSYNCH_DEL_reg;
  output VSYNCH_DEL_reg;
  output BLANK;
  input ETH_CLK_OBUF;
  input INTERNAL_RST_reg;

  wire [12:0]ADDRBWRADDR;
  wire BLANK;
  wire \COL_ADDRESS[0]_i_1_n_0 ;
  wire \COL_ADDRESS[1]_i_1_n_0 ;
  wire \COL_ADDRESS[2]_i_1_n_0 ;
  wire \COL_ADDRESS[3]_i_1_n_0 ;
  wire \COL_ADDRESS[4]_i_1_n_0 ;
  wire \COL_ADDRESS[5]_i_1_n_0 ;
  wire \COL_ADDRESS[6]_i_1_n_0 ;
  wire \COL_ADDRESS[6]_i_2_n_0 ;
  wire \COL_ADDRESS[6]_i_3_n_0 ;
  wire \COL_ADDRESS_reg_n_0_[1] ;
  wire \COL_ADDRESS_reg_n_0_[2] ;
  wire \COL_ADDRESS_reg_n_0_[3] ;
  wire \COL_ADDRESS_reg_n_0_[4] ;
  wire \COL_ADDRESS_reg_n_0_[5] ;
  wire \COL_ADDRESS_reg_n_0_[6] ;
  wire [0:0]D;
  wire ETH_CLK_OBUF;
  wire HBLANK_i_1_n_0;
  wire HBLANK_i_2_n_0;
  wire HBLANK_i_3_n_0;
  wire HBLANK_i_4_n_0;
  wire HBLANK_i_5_n_0;
  wire HBLANK_i_6_n_0;
  wire HBLANK_reg_n_0;
  wire HSYNCH_DEL_reg;
  wire [10:0]HTIMER;
  wire \HTIMER[0]_i_2_n_0 ;
  wire \HTIMER[0]_i_3_n_0 ;
  wire \HTIMER[10]_i_2_n_0 ;
  wire \HTIMER[10]_i_3_n_0 ;
  wire \HTIMER[10]_i_4_n_0 ;
  wire \HTIMER[2]_i_1_n_0 ;
  wire \HTIMER[4]_i_2_n_0 ;
  wire \HTIMER[5]_i_1_n_0 ;
  wire \HTIMER[6]_i_1_n_0 ;
  wire \HTIMER[9]_i_2_n_0 ;
  wire INTERNAL_RST_reg;
  wire INTHSYNCH_i_1_n_0;
  wire INTVSYNCH2_out;
  wire INTVSYNCH_i_1_n_0;
  wire INTVSYNCH_i_3_n_0;
  wire MEMORY_reg_0_i_11_n_0;
  wire MEMORY_reg_0_i_12_n_0;
  wire MEMORY_reg_0_i_13_n_0;
  wire MEMORY_reg_0_i_14_n_0;
  wire MEMORY_reg_0_i_15_n_0;
  wire MEMORY_reg_0_i_16_n_0;
  wire MEMORY_reg_0_i_2_n_0;
  wire MEMORY_reg_0_i_3_n_0;
  wire \PIXCOL_DEL_reg[0] ;
  wire \PIXCOL_DEL_reg[1] ;
  wire \PIXCOL_DEL_reg[2] ;
  wire \PIXROW_DEL_reg[0] ;
  wire \PIXROW_DEL_reg[1] ;
  wire \PIX_COL_ADDRESS[0]_i_1_n_0 ;
  wire \PIX_COL_ADDRESS[1]_i_1_n_0 ;
  wire \PIX_COL_ADDRESS[2]_i_1_n_0 ;
  wire \PIX_ROW_ADDRESS[0]_i_1_n_0 ;
  wire \PIX_ROW_ADDRESS[1]_i_1_n_0 ;
  wire \PIX_ROW_ADDRESS[2]_i_1_n_0 ;
  wire \PIX_ROW_ADDRESS[2]_i_2_n_0 ;
  wire \PIX_ROW_ADDRESS[2]_i_3_n_0 ;
  wire [12:1]ROW_ADDRESS;
  wire \ROW_ADDRESS[12]_i_1_n_0 ;
  wire \ROW_ADDRESS[12]_i_3_n_0 ;
  wire \ROW_ADDRESS[12]_i_4_n_0 ;
  wire \ROW_ADDRESS[4]_i_5_n_0 ;
  wire \ROW_ADDRESS[8]_i_5_n_0 ;
  wire \ROW_ADDRESS[8]_i_6_n_0 ;
  wire [12:1]ROW_ADDRESS_0;
  wire \ROW_ADDRESS_reg[12]_i_5_n_4 ;
  wire \ROW_ADDRESS_reg[12]_i_5_n_5 ;
  wire \ROW_ADDRESS_reg[12]_i_5_n_6 ;
  wire \ROW_ADDRESS_reg[12]_i_5_n_7 ;
  wire \ROW_ADDRESS_reg[4]_i_2_n_0 ;
  wire \ROW_ADDRESS_reg[4]_i_2_n_4 ;
  wire \ROW_ADDRESS_reg[4]_i_2_n_5 ;
  wire \ROW_ADDRESS_reg[4]_i_2_n_6 ;
  wire \ROW_ADDRESS_reg[4]_i_2_n_7 ;
  wire \ROW_ADDRESS_reg[8]_i_2_n_0 ;
  wire \ROW_ADDRESS_reg[8]_i_2_n_4 ;
  wire \ROW_ADDRESS_reg[8]_i_2_n_5 ;
  wire \ROW_ADDRESS_reg[8]_i_2_n_6 ;
  wire \ROW_ADDRESS_reg[8]_i_2_n_7 ;
  wire VBLANK_i_1_n_0;
  wire VBLANK_i_2_n_0;
  wire VBLANK_i_3_n_0;
  wire VBLANK_i_4_n_0;
  wire VBLANK_i_5_n_0;
  wire VBLANK_i_6_n_0;
  wire VBLANK_i_7_n_0;
  wire VBLANK_reg_n_0;
  wire VSYNCH_DEL_reg;
  wire [9:0]VTIMER;
  wire \VTIMER[0]_i_1_n_0 ;
  wire \VTIMER[2]_i_2_n_0 ;
  wire \VTIMER[2]_i_3_n_0 ;
  wire \VTIMER[5]_i_1_n_0 ;
  wire \VTIMER[9]_i_2_n_0 ;
  wire \VTIMER[9]_i_3_n_0 ;
  wire \VTIMER[9]_i_4_n_0 ;
  wire \VTIMER[9]_i_5_n_0 ;
  wire [9:1]VTIMER_1;
  wire VTIMER_EN;
  wire VTIMER_EN_i_1_n_0;
  wire [10:0]sel0;
  wire [3:0]NLW_MEMORY_reg_0_i_1_CO_UNCONNECTED;
  wire [2:0]NLW_MEMORY_reg_0_i_2_CO_UNCONNECTED;
  wire [2:0]NLW_MEMORY_reg_0_i_3_CO_UNCONNECTED;
  wire [0:0]NLW_MEMORY_reg_0_i_3_O_UNCONNECTED;
  wire [3:0]\NLW_ROW_ADDRESS_reg[12]_i_5_CO_UNCONNECTED ;
  wire [2:0]\NLW_ROW_ADDRESS_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_ROW_ADDRESS_reg[8]_i_2_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'hE)) 
    BLANK_DEL_i_1
       (.I0(VBLANK_reg_n_0),
        .I1(HBLANK_reg_n_0),
        .O(BLANK));
  LUT1 #(
    .INIT(2'h1)) 
    \COL_ADDRESS[0]_i_1 
       (.I0(ADDRBWRADDR[0]),
        .O(\COL_ADDRESS[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \COL_ADDRESS[1]_i_1 
       (.I0(\COL_ADDRESS_reg_n_0_[1] ),
        .I1(ADDRBWRADDR[0]),
        .O(\COL_ADDRESS[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00000000EFFF)) 
    \COL_ADDRESS[2]_i_1 
       (.I0(\COL_ADDRESS_reg_n_0_[4] ),
        .I1(\COL_ADDRESS_reg_n_0_[3] ),
        .I2(\COL_ADDRESS_reg_n_0_[6] ),
        .I3(\COL_ADDRESS_reg_n_0_[5] ),
        .I4(\COL_ADDRESS[6]_i_3_n_0 ),
        .I5(\COL_ADDRESS_reg_n_0_[2] ),
        .O(\COL_ADDRESS[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \COL_ADDRESS[3]_i_1 
       (.I0(\COL_ADDRESS_reg_n_0_[3] ),
        .I1(\COL_ADDRESS_reg_n_0_[1] ),
        .I2(ADDRBWRADDR[0]),
        .I3(\COL_ADDRESS_reg_n_0_[2] ),
        .O(\COL_ADDRESS[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \COL_ADDRESS[4]_i_1 
       (.I0(\COL_ADDRESS_reg_n_0_[4] ),
        .I1(\COL_ADDRESS_reg_n_0_[2] ),
        .I2(ADDRBWRADDR[0]),
        .I3(\COL_ADDRESS_reg_n_0_[1] ),
        .I4(\COL_ADDRESS_reg_n_0_[3] ),
        .O(\COL_ADDRESS[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF3FFFFD00C00000)) 
    \COL_ADDRESS[5]_i_1 
       (.I0(\COL_ADDRESS_reg_n_0_[6] ),
        .I1(\COL_ADDRESS_reg_n_0_[4] ),
        .I2(\COL_ADDRESS_reg_n_0_[2] ),
        .I3(\COL_ADDRESS[6]_i_3_n_0 ),
        .I4(\COL_ADDRESS_reg_n_0_[3] ),
        .I5(\COL_ADDRESS_reg_n_0_[5] ),
        .O(\COL_ADDRESS[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \COL_ADDRESS[6]_i_1 
       (.I0(\PIXCOL_DEL_reg[0] ),
        .I1(\PIXCOL_DEL_reg[1] ),
        .I2(\PIXCOL_DEL_reg[2] ),
        .I3(HBLANK_reg_n_0),
        .I4(VBLANK_reg_n_0),
        .O(\COL_ADDRESS[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFEFFFF20000000)) 
    \COL_ADDRESS[6]_i_2 
       (.I0(\COL_ADDRESS_reg_n_0_[3] ),
        .I1(\COL_ADDRESS[6]_i_3_n_0 ),
        .I2(\COL_ADDRESS_reg_n_0_[2] ),
        .I3(\COL_ADDRESS_reg_n_0_[4] ),
        .I4(\COL_ADDRESS_reg_n_0_[5] ),
        .I5(\COL_ADDRESS_reg_n_0_[6] ),
        .O(\COL_ADDRESS[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \COL_ADDRESS[6]_i_3 
       (.I0(\COL_ADDRESS_reg_n_0_[1] ),
        .I1(ADDRBWRADDR[0]),
        .O(\COL_ADDRESS[6]_i_3_n_0 ));
  FDRE \COL_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[0]_i_1_n_0 ),
        .Q(ADDRBWRADDR[0]),
        .R(INTERNAL_RST_reg));
  FDRE \COL_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[1]_i_1_n_0 ),
        .Q(\COL_ADDRESS_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \COL_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[2]_i_1_n_0 ),
        .Q(\COL_ADDRESS_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE \COL_ADDRESS_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[3]_i_1_n_0 ),
        .Q(\COL_ADDRESS_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  FDRE \COL_ADDRESS_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[4]_i_1_n_0 ),
        .Q(\COL_ADDRESS_reg_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  FDRE \COL_ADDRESS_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[5]_i_1_n_0 ),
        .Q(\COL_ADDRESS_reg_n_0_[5] ),
        .R(INTERNAL_RST_reg));
  FDRE \COL_ADDRESS_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\COL_ADDRESS[6]_i_1_n_0 ),
        .D(\COL_ADDRESS[6]_i_2_n_0 ),
        .Q(\COL_ADDRESS_reg_n_0_[6] ),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF70000)) 
    HBLANK_i_1
       (.I0(HBLANK_i_2_n_0),
        .I1(sel0[7]),
        .I2(sel0[8]),
        .I3(sel0[6]),
        .I4(HBLANK_reg_n_0),
        .I5(HBLANK_i_3_n_0),
        .O(HBLANK_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    HBLANK_i_2
       (.I0(sel0[9]),
        .I1(sel0[10]),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .I5(HBLANK_i_4_n_0),
        .O(HBLANK_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    HBLANK_i_3
       (.I0(INTERNAL_RST_reg),
        .I1(HBLANK_i_5_n_0),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(HBLANK_i_6_n_0),
        .I5(\HTIMER[0]_i_3_n_0 ),
        .O(HBLANK_i_3_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    HBLANK_i_4
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .O(HBLANK_i_4_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    HBLANK_i_5
       (.I0(sel0[10]),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .O(HBLANK_i_5_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    HBLANK_i_6
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .O(HBLANK_i_6_n_0));
  FDRE HBLANK_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HBLANK_i_1_n_0),
        .Q(HBLANK_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FDFF)) 
    \HTIMER[0]_i_1 
       (.I0(\HTIMER[0]_i_2_n_0 ),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(\HTIMER[0]_i_3_n_0 ),
        .I4(sel0[0]),
        .O(HTIMER[0]));
  LUT4 #(
    .INIT(16'h0010)) 
    \HTIMER[0]_i_2 
       (.I0(sel0[8]),
        .I1(sel0[7]),
        .I2(sel0[10]),
        .I3(sel0[9]),
        .O(\HTIMER[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \HTIMER[0]_i_3 
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .O(\HTIMER[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h3AAAAAAA)) 
    \HTIMER[10]_i_1 
       (.I0(\HTIMER[10]_i_2_n_0 ),
        .I1(sel0[10]),
        .I2(sel0[8]),
        .I3(sel0[9]),
        .I4(\HTIMER[10]_i_3_n_0 ),
        .O(HTIMER[10]));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \HTIMER[10]_i_2 
       (.I0(sel0[10]),
        .I1(sel0[8]),
        .I2(sel0[6]),
        .I3(sel0[9]),
        .I4(sel0[7]),
        .I5(\HTIMER[10]_i_4_n_0 ),
        .O(\HTIMER[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \HTIMER[10]_i_3 
       (.I0(\HTIMER[9]_i_2_n_0 ),
        .I1(sel0[6]),
        .I2(sel0[7]),
        .O(\HTIMER[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \HTIMER[10]_i_4 
       (.I0(sel0[5]),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .I5(sel0[0]),
        .O(\HTIMER[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \HTIMER[1]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .O(HTIMER[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \HTIMER[2]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .O(\HTIMER[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \HTIMER[3]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .O(HTIMER[3]));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \HTIMER[4]_i_1 
       (.I0(\HTIMER[4]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(sel0[4]),
        .O(HTIMER[4]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \HTIMER[4]_i_2 
       (.I0(\HTIMER[10]_i_4_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[7]),
        .I3(sel0[10]),
        .I4(sel0[9]),
        .I5(sel0[6]),
        .O(\HTIMER[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \HTIMER[5]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[4]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\HTIMER[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \HTIMER[6]_i_1 
       (.I0(sel0[6]),
        .I1(\HTIMER[9]_i_2_n_0 ),
        .O(\HTIMER[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \HTIMER[7]_i_1 
       (.I0(sel0[7]),
        .I1(\HTIMER[9]_i_2_n_0 ),
        .I2(sel0[6]),
        .O(HTIMER[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \HTIMER[8]_i_1 
       (.I0(sel0[8]),
        .I1(sel0[7]),
        .I2(sel0[6]),
        .I3(\HTIMER[9]_i_2_n_0 ),
        .O(HTIMER[8]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \HTIMER[9]_i_1 
       (.I0(sel0[9]),
        .I1(\HTIMER[9]_i_2_n_0 ),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .I4(sel0[8]),
        .O(HTIMER[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \HTIMER[9]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(sel0[5]),
        .O(\HTIMER[9]_i_2_n_0 ));
  FDRE \HTIMER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[0]),
        .Q(sel0[0]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[10]),
        .Q(sel0[10]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[1]),
        .Q(sel0[1]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\HTIMER[2]_i_1_n_0 ),
        .Q(sel0[2]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[3]),
        .Q(sel0[3]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[4]),
        .Q(sel0[4]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\HTIMER[5]_i_1_n_0 ),
        .Q(sel0[5]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\HTIMER[6]_i_1_n_0 ),
        .Q(sel0[6]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[7]),
        .Q(sel0[7]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[8]),
        .Q(sel0[8]),
        .R(INTERNAL_RST_reg));
  FDRE \HTIMER_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(HTIMER[9]),
        .Q(sel0[9]),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h00000000AAAEAAAA)) 
    INTHSYNCH_i_1
       (.I0(HSYNCH_DEL_reg),
        .I1(HBLANK_i_2_n_0),
        .I2(sel0[7]),
        .I3(sel0[8]),
        .I4(sel0[6]),
        .I5(VTIMER_EN_i_1_n_0),
        .O(INTHSYNCH_i_1_n_0));
  FDRE INTHSYNCH_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(INTHSYNCH_i_1_n_0),
        .Q(HSYNCH_DEL_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EEEE0EEE)) 
    INTVSYNCH_i_1
       (.I0(VSYNCH_DEL_reg),
        .I1(INTVSYNCH2_out),
        .I2(\VTIMER[2]_i_2_n_0 ),
        .I3(VTIMER_EN),
        .I4(VTIMER[0]),
        .I5(INTERNAL_RST_reg),
        .O(INTVSYNCH_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    INTVSYNCH_i_2
       (.I0(VBLANK_i_2_n_0),
        .I1(VTIMER[0]),
        .I2(INTVSYNCH_i_3_n_0),
        .I3(VTIMER[3]),
        .I4(VTIMER[5]),
        .I5(VTIMER[4]),
        .O(INTVSYNCH2_out));
  LUT2 #(
    .INIT(4'h7)) 
    INTVSYNCH_i_3
       (.I0(VTIMER[1]),
        .I1(VTIMER[2]),
        .O(INTVSYNCH_i_3_n_0));
  FDRE INTVSYNCH_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(INTVSYNCH_i_1_n_0),
        .Q(VSYNCH_DEL_reg),
        .R(1'b0));
  CARRY4 MEMORY_reg_0_i_1
       (.CI(MEMORY_reg_0_i_2_n_0),
        .CO(NLW_MEMORY_reg_0_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ADDRBWRADDR[12:9]),
        .S(ROW_ADDRESS[12:9]));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_11
       (.I0(ROW_ADDRESS[6]),
        .I1(\COL_ADDRESS_reg_n_0_[6] ),
        .O(MEMORY_reg_0_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_12
       (.I0(ROW_ADDRESS[5]),
        .I1(\COL_ADDRESS_reg_n_0_[5] ),
        .O(MEMORY_reg_0_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_13
       (.I0(ROW_ADDRESS[4]),
        .I1(\COL_ADDRESS_reg_n_0_[4] ),
        .O(MEMORY_reg_0_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_14
       (.I0(ROW_ADDRESS[3]),
        .I1(\COL_ADDRESS_reg_n_0_[3] ),
        .O(MEMORY_reg_0_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_15
       (.I0(ROW_ADDRESS[2]),
        .I1(\COL_ADDRESS_reg_n_0_[2] ),
        .O(MEMORY_reg_0_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_16
       (.I0(ROW_ADDRESS[1]),
        .I1(\COL_ADDRESS_reg_n_0_[1] ),
        .O(MEMORY_reg_0_i_16_n_0));
  CARRY4 MEMORY_reg_0_i_2
       (.CI(MEMORY_reg_0_i_3_n_0),
        .CO({MEMORY_reg_0_i_2_n_0,NLW_MEMORY_reg_0_i_2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ROW_ADDRESS[6:5]}),
        .O(ADDRBWRADDR[8:5]),
        .S({ROW_ADDRESS[8:7],MEMORY_reg_0_i_11_n_0,MEMORY_reg_0_i_12_n_0}));
  CARRY4 MEMORY_reg_0_i_3
       (.CI(1'b0),
        .CO({MEMORY_reg_0_i_3_n_0,NLW_MEMORY_reg_0_i_3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(ROW_ADDRESS[4:1]),
        .O({ADDRBWRADDR[4:2],NLW_MEMORY_reg_0_i_3_O_UNCONNECTED[0]}),
        .S({MEMORY_reg_0_i_13_n_0,MEMORY_reg_0_i_14_n_0,MEMORY_reg_0_i_15_n_0,MEMORY_reg_0_i_16_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    MEMORY_reg_0_i_4
       (.I0(ROW_ADDRESS[1]),
        .I1(\COL_ADDRESS_reg_n_0_[1] ),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'hE1)) 
    \PIX_COL_ADDRESS[0]_i_1 
       (.I0(VBLANK_reg_n_0),
        .I1(HBLANK_reg_n_0),
        .I2(\PIXCOL_DEL_reg[0] ),
        .O(\PIX_COL_ADDRESS[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFD02)) 
    \PIX_COL_ADDRESS[1]_i_1 
       (.I0(\PIXCOL_DEL_reg[0] ),
        .I1(HBLANK_reg_n_0),
        .I2(VBLANK_reg_n_0),
        .I3(\PIXCOL_DEL_reg[1] ),
        .O(\PIX_COL_ADDRESS[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFF70008)) 
    \PIX_COL_ADDRESS[2]_i_1 
       (.I0(\PIXCOL_DEL_reg[0] ),
        .I1(\PIXCOL_DEL_reg[1] ),
        .I2(HBLANK_reg_n_0),
        .I3(VBLANK_reg_n_0),
        .I4(\PIXCOL_DEL_reg[2] ),
        .O(\PIX_COL_ADDRESS[2]_i_1_n_0 ));
  FDRE \PIX_COL_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PIX_COL_ADDRESS[0]_i_1_n_0 ),
        .Q(\PIXCOL_DEL_reg[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \PIX_COL_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PIX_COL_ADDRESS[1]_i_1_n_0 ),
        .Q(\PIXCOL_DEL_reg[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \PIX_COL_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PIX_COL_ADDRESS[2]_i_1_n_0 ),
        .Q(\PIXCOL_DEL_reg[2] ),
        .R(INTERNAL_RST_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \PIX_ROW_ADDRESS[0]_i_1 
       (.I0(\PIX_ROW_ADDRESS[2]_i_2_n_0 ),
        .I1(\PIXROW_DEL_reg[0] ),
        .O(\PIX_ROW_ADDRESS[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \PIX_ROW_ADDRESS[1]_i_1 
       (.I0(\PIXROW_DEL_reg[0] ),
        .I1(\PIX_ROW_ADDRESS[2]_i_2_n_0 ),
        .I2(\PIXROW_DEL_reg[1] ),
        .O(\PIX_ROW_ADDRESS[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \PIX_ROW_ADDRESS[2]_i_1 
       (.I0(\PIXROW_DEL_reg[0] ),
        .I1(\PIXROW_DEL_reg[1] ),
        .I2(\PIX_ROW_ADDRESS[2]_i_2_n_0 ),
        .I3(D),
        .O(\PIX_ROW_ADDRESS[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \PIX_ROW_ADDRESS[2]_i_2 
       (.I0(VBLANK_reg_n_0),
        .I1(HBLANK_reg_n_0),
        .I2(\PIXCOL_DEL_reg[2] ),
        .I3(\PIXCOL_DEL_reg[1] ),
        .I4(\PIXCOL_DEL_reg[0] ),
        .I5(\PIX_ROW_ADDRESS[2]_i_3_n_0 ),
        .O(\PIX_ROW_ADDRESS[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \PIX_ROW_ADDRESS[2]_i_3 
       (.I0(\COL_ADDRESS_reg_n_0_[5] ),
        .I1(\COL_ADDRESS_reg_n_0_[6] ),
        .I2(\COL_ADDRESS_reg_n_0_[2] ),
        .I3(\COL_ADDRESS_reg_n_0_[3] ),
        .I4(\COL_ADDRESS_reg_n_0_[4] ),
        .I5(\COL_ADDRESS[6]_i_3_n_0 ),
        .O(\PIX_ROW_ADDRESS[2]_i_3_n_0 ));
  FDRE \PIX_ROW_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PIX_ROW_ADDRESS[0]_i_1_n_0 ),
        .Q(\PIXROW_DEL_reg[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \PIX_ROW_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PIX_ROW_ADDRESS[1]_i_1_n_0 ),
        .Q(\PIXROW_DEL_reg[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \PIX_ROW_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PIX_ROW_ADDRESS[2]_i_1_n_0 ),
        .Q(D),
        .R(INTERNAL_RST_reg));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[10]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[12]_i_5_n_6 ),
        .O(ROW_ADDRESS_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[11]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[12]_i_5_n_5 ),
        .O(ROW_ADDRESS_0[11]));
  LUT4 #(
    .INIT(16'h8000)) 
    \ROW_ADDRESS[12]_i_1 
       (.I0(\PIX_ROW_ADDRESS[2]_i_2_n_0 ),
        .I1(D),
        .I2(\PIXROW_DEL_reg[0] ),
        .I3(\PIXROW_DEL_reg[1] ),
        .O(\ROW_ADDRESS[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[12]_i_2 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[12]_i_5_n_4 ),
        .O(ROW_ADDRESS_0[12]));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \ROW_ADDRESS[12]_i_3 
       (.I0(ROW_ADDRESS[9]),
        .I1(ROW_ADDRESS[10]),
        .I2(ROW_ADDRESS[7]),
        .I3(ROW_ADDRESS[8]),
        .I4(ROW_ADDRESS[11]),
        .I5(ROW_ADDRESS[12]),
        .O(\ROW_ADDRESS[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \ROW_ADDRESS[12]_i_4 
       (.I0(ROW_ADDRESS[6]),
        .I1(ROW_ADDRESS[5]),
        .I2(ROW_ADDRESS[3]),
        .I3(ROW_ADDRESS[4]),
        .I4(ROW_ADDRESS[1]),
        .I5(ROW_ADDRESS[2]),
        .O(\ROW_ADDRESS[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[1]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[4]_i_2_n_7 ),
        .O(ROW_ADDRESS_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[2]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[4]_i_2_n_6 ),
        .O(ROW_ADDRESS_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[3]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[4]_i_2_n_5 ),
        .O(ROW_ADDRESS_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[4]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[4]_i_2_n_4 ),
        .O(ROW_ADDRESS_0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \ROW_ADDRESS[4]_i_5 
       (.I0(ROW_ADDRESS[2]),
        .O(\ROW_ADDRESS[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[5]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[8]_i_2_n_7 ),
        .O(ROW_ADDRESS_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[6]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[8]_i_2_n_6 ),
        .O(ROW_ADDRESS_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[7]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[8]_i_2_n_5 ),
        .O(ROW_ADDRESS_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[8]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[8]_i_2_n_4 ),
        .O(ROW_ADDRESS_0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \ROW_ADDRESS[8]_i_5 
       (.I0(ROW_ADDRESS[6]),
        .O(\ROW_ADDRESS[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ROW_ADDRESS[8]_i_6 
       (.I0(ROW_ADDRESS[5]),
        .O(\ROW_ADDRESS[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ROW_ADDRESS[9]_i_1 
       (.I0(\ROW_ADDRESS[12]_i_3_n_0 ),
        .I1(\ROW_ADDRESS[12]_i_4_n_0 ),
        .I2(\ROW_ADDRESS_reg[12]_i_5_n_7 ),
        .O(ROW_ADDRESS_0[9]));
  FDRE \ROW_ADDRESS_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[10]),
        .Q(ROW_ADDRESS[10]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[11]),
        .Q(ROW_ADDRESS[11]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[12]),
        .Q(ROW_ADDRESS[12]),
        .R(INTERNAL_RST_reg));
  CARRY4 \ROW_ADDRESS_reg[12]_i_5 
       (.CI(\ROW_ADDRESS_reg[8]_i_2_n_0 ),
        .CO(\NLW_ROW_ADDRESS_reg[12]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ROW_ADDRESS_reg[12]_i_5_n_4 ,\ROW_ADDRESS_reg[12]_i_5_n_5 ,\ROW_ADDRESS_reg[12]_i_5_n_6 ,\ROW_ADDRESS_reg[12]_i_5_n_7 }),
        .S(ROW_ADDRESS[12:9]));
  FDRE \ROW_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[1]),
        .Q(ROW_ADDRESS[1]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[2]),
        .Q(ROW_ADDRESS[2]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[3]),
        .Q(ROW_ADDRESS[3]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[4]),
        .Q(ROW_ADDRESS[4]),
        .R(INTERNAL_RST_reg));
  CARRY4 \ROW_ADDRESS_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\ROW_ADDRESS_reg[4]_i_2_n_0 ,\NLW_ROW_ADDRESS_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ROW_ADDRESS[2],1'b0}),
        .O({\ROW_ADDRESS_reg[4]_i_2_n_4 ,\ROW_ADDRESS_reg[4]_i_2_n_5 ,\ROW_ADDRESS_reg[4]_i_2_n_6 ,\ROW_ADDRESS_reg[4]_i_2_n_7 }),
        .S({ROW_ADDRESS[4:3],\ROW_ADDRESS[4]_i_5_n_0 ,ROW_ADDRESS[1]}));
  FDRE \ROW_ADDRESS_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[5]),
        .Q(ROW_ADDRESS[5]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[6]),
        .Q(ROW_ADDRESS[6]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[7]),
        .Q(ROW_ADDRESS[7]),
        .R(INTERNAL_RST_reg));
  FDRE \ROW_ADDRESS_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[8]),
        .Q(ROW_ADDRESS[8]),
        .R(INTERNAL_RST_reg));
  CARRY4 \ROW_ADDRESS_reg[8]_i_2 
       (.CI(\ROW_ADDRESS_reg[4]_i_2_n_0 ),
        .CO({\ROW_ADDRESS_reg[8]_i_2_n_0 ,\NLW_ROW_ADDRESS_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ROW_ADDRESS[6:5]}),
        .O({\ROW_ADDRESS_reg[8]_i_2_n_4 ,\ROW_ADDRESS_reg[8]_i_2_n_5 ,\ROW_ADDRESS_reg[8]_i_2_n_6 ,\ROW_ADDRESS_reg[8]_i_2_n_7 }),
        .S({ROW_ADDRESS[8:7],\ROW_ADDRESS[8]_i_5_n_0 ,\ROW_ADDRESS[8]_i_6_n_0 }));
  FDRE \ROW_ADDRESS_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\ROW_ADDRESS[12]_i_1_n_0 ),
        .D(ROW_ADDRESS_0[9]),
        .Q(ROW_ADDRESS[9]),
        .R(INTERNAL_RST_reg));
  LUT4 #(
    .INIT(16'hFFD0)) 
    VBLANK_i_1
       (.I0(VBLANK_i_2_n_0),
        .I1(VBLANK_i_3_n_0),
        .I2(VBLANK_reg_n_0),
        .I3(VBLANK_i_4_n_0),
        .O(VBLANK_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000004)) 
    VBLANK_i_2
       (.I0(VTIMER[7]),
        .I1(VTIMER_EN),
        .I2(VTIMER[8]),
        .I3(VTIMER[9]),
        .I4(VTIMER[6]),
        .O(VBLANK_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    VBLANK_i_3
       (.I0(VTIMER[2]),
        .I1(VTIMER[0]),
        .I2(VTIMER[1]),
        .I3(VTIMER[5]),
        .I4(VTIMER[4]),
        .I5(VTIMER[3]),
        .O(VBLANK_i_3_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    VBLANK_i_4
       (.I0(INTERNAL_RST_reg),
        .I1(VBLANK_i_5_n_0),
        .I2(VTIMER_EN),
        .I3(VBLANK_i_6_n_0),
        .I4(VTIMER[6]),
        .I5(VBLANK_i_7_n_0),
        .O(VBLANK_i_4_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    VBLANK_i_5
       (.I0(VTIMER[3]),
        .I1(VTIMER[5]),
        .I2(VTIMER[4]),
        .O(VBLANK_i_5_n_0));
  LUT3 #(
    .INIT(8'hFB)) 
    VBLANK_i_6
       (.I0(VTIMER[1]),
        .I1(VTIMER[0]),
        .I2(VTIMER[2]),
        .O(VBLANK_i_6_n_0));
  LUT3 #(
    .INIT(8'hDF)) 
    VBLANK_i_7
       (.I0(VTIMER[9]),
        .I1(VTIMER[8]),
        .I2(VTIMER[7]),
        .O(VBLANK_i_7_n_0));
  FDRE VBLANK_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(VBLANK_i_1_n_0),
        .Q(VBLANK_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \VTIMER[0]_i_1 
       (.I0(VTIMER[0]),
        .I1(\VTIMER[2]_i_2_n_0 ),
        .O(\VTIMER[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \VTIMER[1]_i_1 
       (.I0(VTIMER[0]),
        .I1(VTIMER[1]),
        .I2(\VTIMER[2]_i_2_n_0 ),
        .O(VTIMER_1[1]));
  LUT4 #(
    .INIT(16'h0078)) 
    \VTIMER[2]_i_1 
       (.I0(VTIMER[1]),
        .I1(VTIMER[0]),
        .I2(VTIMER[2]),
        .I3(\VTIMER[2]_i_2_n_0 ),
        .O(VTIMER_1[2]));
  LUT6 #(
    .INIT(64'h0222000000000000)) 
    \VTIMER[2]_i_2 
       (.I0(\VTIMER[2]_i_3_n_0 ),
        .I1(VTIMER[5]),
        .I2(VTIMER[3]),
        .I3(VTIMER[4]),
        .I4(VTIMER[1]),
        .I5(VTIMER[2]),
        .O(\VTIMER[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \VTIMER[2]_i_3 
       (.I0(VTIMER[8]),
        .I1(VTIMER[9]),
        .I2(VTIMER[4]),
        .I3(VTIMER[5]),
        .I4(VTIMER[7]),
        .I5(VTIMER[6]),
        .O(\VTIMER[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \VTIMER[3]_i_1 
       (.I0(VTIMER[3]),
        .I1(VTIMER[2]),
        .I2(VTIMER[1]),
        .I3(VTIMER[0]),
        .O(VTIMER_1[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \VTIMER[4]_i_1 
       (.I0(VTIMER[0]),
        .I1(VTIMER[1]),
        .I2(VTIMER[2]),
        .I3(VTIMER[3]),
        .I4(VTIMER[4]),
        .I5(\VTIMER[9]_i_3_n_0 ),
        .O(VTIMER_1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \VTIMER[5]_i_1 
       (.I0(VTIMER[5]),
        .I1(VTIMER[4]),
        .I2(VTIMER[0]),
        .I3(VTIMER[1]),
        .I4(VTIMER[2]),
        .I5(VTIMER[3]),
        .O(\VTIMER[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \VTIMER[6]_i_1 
       (.I0(VTIMER[6]),
        .I1(\VTIMER[9]_i_2_n_0 ),
        .O(VTIMER_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    \VTIMER[7]_i_1 
       (.I0(\VTIMER[9]_i_3_n_0 ),
        .I1(\VTIMER[9]_i_2_n_0 ),
        .I2(VTIMER[6]),
        .I3(VTIMER[7]),
        .O(VTIMER_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \VTIMER[8]_i_1 
       (.I0(VTIMER[8]),
        .I1(VTIMER[7]),
        .I2(VTIMER[6]),
        .I3(\VTIMER[9]_i_2_n_0 ),
        .O(VTIMER_1[8]));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \VTIMER[9]_i_1 
       (.I0(VTIMER[9]),
        .I1(\VTIMER[9]_i_2_n_0 ),
        .I2(VTIMER[6]),
        .I3(VTIMER[7]),
        .I4(VTIMER[8]),
        .I5(\VTIMER[9]_i_3_n_0 ),
        .O(VTIMER_1[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \VTIMER[9]_i_2 
       (.I0(VTIMER[5]),
        .I1(VTIMER[4]),
        .I2(VTIMER[0]),
        .I3(VTIMER[1]),
        .I4(VTIMER[2]),
        .I5(VTIMER[3]),
        .O(\VTIMER[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \VTIMER[9]_i_3 
       (.I0(VTIMER[7]),
        .I1(\VTIMER[9]_i_4_n_0 ),
        .I2(VTIMER[9]),
        .I3(VTIMER[8]),
        .I4(\VTIMER[9]_i_5_n_0 ),
        .O(\VTIMER[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF8FF)) 
    \VTIMER[9]_i_4 
       (.I0(VTIMER[6]),
        .I1(VTIMER[7]),
        .I2(VTIMER[5]),
        .I3(VTIMER[4]),
        .O(\VTIMER[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7F7F7)) 
    \VTIMER[9]_i_5 
       (.I0(VTIMER[1]),
        .I1(VTIMER[2]),
        .I2(VTIMER[0]),
        .I3(VTIMER[4]),
        .I4(VTIMER[3]),
        .I5(VTIMER[5]),
        .O(\VTIMER[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    VTIMER_EN_i_1
       (.I0(INTERNAL_RST_reg),
        .I1(\HTIMER[4]_i_2_n_0 ),
        .O(VTIMER_EN_i_1_n_0));
  FDRE VTIMER_EN_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(VTIMER_EN_i_1_n_0),
        .Q(VTIMER_EN),
        .R(1'b0));
  FDRE \VTIMER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(\VTIMER[0]_i_1_n_0 ),
        .Q(VTIMER[0]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[1]),
        .Q(VTIMER[1]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[2]),
        .Q(VTIMER[2]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[3]),
        .Q(VTIMER[3]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[4]),
        .Q(VTIMER[4]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(\VTIMER[5]_i_1_n_0 ),
        .Q(VTIMER[5]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[6]),
        .Q(VTIMER[6]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[7]),
        .Q(VTIMER[7]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[8]),
        .Q(VTIMER[8]),
        .R(INTERNAL_RST_reg));
  FDRE \VTIMER_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(VTIMER_EN),
        .D(VTIMER_1[9]),
        .Q(VTIMER[9]),
        .R(INTERNAL_RST_reg));
endmodule

module main_0
   (SR,
    \s_output_audio_out_stb_reg[0]_0 ,
    JC_IBUF,
    OUTPUT_ETH_TX_STB,
    INPUT_ETH_RX_ACK,
    output_audio_out,
    output_eth_out,
    STATE_reg,
    RX,
    S_DATA_IN_ACK_reg,
    OUTPUT_ETH_TX_ACK,
    ETH_CLK_OBUF,
    INTERNAL_RST_reg,
    INPUT_ETH_RX_STB);
  output [0:0]SR;
  output \s_output_audio_out_stb_reg[0]_0 ;
  output [0:0]JC_IBUF;
  output OUTPUT_ETH_TX_STB;
  output INPUT_ETH_RX_ACK;
  output [7:0]output_audio_out;
  output [15:0]output_eth_out;
  input STATE_reg;
  input [15:0]RX;
  input [0:0]S_DATA_IN_ACK_reg;
  input OUTPUT_ETH_TX_ACK;
  input ETH_CLK_OBUF;
  input INTERNAL_RST_reg;
  input INPUT_ETH_RX_STB;

  wire ETH_CLK_OBUF;
  wire INPUT_ETH_RX_ACK;
  wire INPUT_ETH_RX_STB;
  wire INTERNAL_RST_reg;
  wire [0:0]JC_IBUF;
  wire OUTPUT_ETH_TX_ACK;
  wire OUTPUT_ETH_TX_STB;
  wire [15:0]RX;
  wire [0:0]SR;
  wire STATE_reg;
  wire [0:0]S_DATA_IN_ACK_reg;
  wire [3:0]address_a;
  wire [3:0]address_a_2;
  wire [3:1]address_b_2;
  wire [3:0]address_z;
  wire [3:0]address_z_2;
  wire [3:0]address_z_3;
  wire \address_z_3[3]_i_1_n_0 ;
  wire [15:1]data1;
  wire [16:1]data2;
  wire data5;
  wire [31:0]data6;
  wire [31:0]data7;
  wire data8;
  wire instruction0;
  wire \instruction[0]_i_11_n_0 ;
  wire \instruction[0]_i_12_n_0 ;
  wire \instruction[0]_i_13_n_0 ;
  wire \instruction[0]_i_14_n_0 ;
  wire \instruction[0]_i_15_n_0 ;
  wire \instruction[0]_i_17_n_0 ;
  wire \instruction[0]_i_18_n_0 ;
  wire \instruction[0]_i_1_n_0 ;
  wire \instruction[0]_i_20_n_0 ;
  wire \instruction[0]_i_21_n_0 ;
  wire \instruction[0]_i_23_n_0 ;
  wire \instruction[0]_i_25_n_0 ;
  wire \instruction[0]_i_26_n_0 ;
  wire \instruction[0]_i_27_n_0 ;
  wire \instruction[0]_i_28_n_0 ;
  wire \instruction[0]_i_29_n_0 ;
  wire \instruction[0]_i_2_n_0 ;
  wire \instruction[0]_i_30_n_0 ;
  wire \instruction[0]_i_31_n_0 ;
  wire \instruction[0]_i_32_n_0 ;
  wire \instruction[0]_i_33_n_0 ;
  wire \instruction[0]_i_3_n_0 ;
  wire \instruction[0]_i_4_n_0 ;
  wire \instruction[0]_i_5_n_0 ;
  wire \instruction[0]_i_6_n_0 ;
  wire \instruction[0]_i_9_n_0 ;
  wire \instruction[10]_i_10_n_0 ;
  wire \instruction[10]_i_11_n_0 ;
  wire \instruction[10]_i_12_n_0 ;
  wire \instruction[10]_i_13_n_0 ;
  wire \instruction[10]_i_14_n_0 ;
  wire \instruction[10]_i_15_n_0 ;
  wire \instruction[10]_i_16_n_0 ;
  wire \instruction[10]_i_17_n_0 ;
  wire \instruction[10]_i_18_n_0 ;
  wire \instruction[10]_i_1_n_0 ;
  wire \instruction[10]_i_3_n_0 ;
  wire \instruction[10]_i_4_n_0 ;
  wire \instruction[10]_i_6_n_0 ;
  wire \instruction[10]_i_7_n_0 ;
  wire \instruction[10]_i_8_n_0 ;
  wire \instruction[10]_i_9_n_0 ;
  wire \instruction[11]_i_1_n_0 ;
  wire \instruction[11]_i_2_n_0 ;
  wire \instruction[11]_i_3_n_0 ;
  wire \instruction[12]_i_10_n_0 ;
  wire \instruction[12]_i_11_n_0 ;
  wire \instruction[12]_i_1_n_0 ;
  wire \instruction[12]_i_2_n_0 ;
  wire \instruction[12]_i_4_n_0 ;
  wire \instruction[12]_i_5_n_0 ;
  wire \instruction[12]_i_6_n_0 ;
  wire \instruction[12]_i_7_n_0 ;
  wire \instruction[12]_i_8_n_0 ;
  wire \instruction[12]_i_9_n_0 ;
  wire \instruction[16]_i_10_n_0 ;
  wire \instruction[16]_i_11_n_0 ;
  wire \instruction[16]_i_12_n_0 ;
  wire \instruction[16]_i_13_n_0 ;
  wire \instruction[16]_i_14_n_0 ;
  wire \instruction[16]_i_15_n_0 ;
  wire \instruction[16]_i_16_n_0 ;
  wire \instruction[16]_i_17_n_0 ;
  wire \instruction[16]_i_18_n_0 ;
  wire \instruction[16]_i_19_n_0 ;
  wire \instruction[16]_i_1_n_0 ;
  wire \instruction[16]_i_21_n_0 ;
  wire \instruction[16]_i_25_n_0 ;
  wire \instruction[16]_i_26_n_0 ;
  wire \instruction[16]_i_27_n_0 ;
  wire \instruction[16]_i_28_n_0 ;
  wire \instruction[16]_i_29_n_0 ;
  wire \instruction[16]_i_2_n_0 ;
  wire \instruction[16]_i_30_n_0 ;
  wire \instruction[16]_i_31_n_0 ;
  wire \instruction[16]_i_32_n_0 ;
  wire \instruction[16]_i_33_n_0 ;
  wire \instruction[16]_i_34_n_0 ;
  wire \instruction[16]_i_35_n_0 ;
  wire \instruction[16]_i_3_n_0 ;
  wire \instruction[16]_i_5_n_0 ;
  wire \instruction[16]_i_7_n_0 ;
  wire \instruction[16]_i_8_n_0 ;
  wire \instruction[17]_i_10_n_0 ;
  wire \instruction[17]_i_11_n_0 ;
  wire \instruction[17]_i_12_n_0 ;
  wire \instruction[17]_i_13_n_0 ;
  wire \instruction[17]_i_14_n_0 ;
  wire \instruction[17]_i_15_n_0 ;
  wire \instruction[17]_i_17_n_0 ;
  wire \instruction[17]_i_18_n_0 ;
  wire \instruction[17]_i_19_n_0 ;
  wire \instruction[17]_i_1_n_0 ;
  wire \instruction[17]_i_20_n_0 ;
  wire \instruction[17]_i_21_n_0 ;
  wire \instruction[17]_i_22_n_0 ;
  wire \instruction[17]_i_23_n_0 ;
  wire \instruction[17]_i_24_n_0 ;
  wire \instruction[17]_i_25_n_0 ;
  wire \instruction[17]_i_26_n_0 ;
  wire \instruction[17]_i_27_n_0 ;
  wire \instruction[17]_i_29_n_0 ;
  wire \instruction[17]_i_2_n_0 ;
  wire \instruction[17]_i_30_n_0 ;
  wire \instruction[17]_i_31_n_0 ;
  wire \instruction[17]_i_32_n_0 ;
  wire \instruction[17]_i_34_n_0 ;
  wire \instruction[17]_i_35_n_0 ;
  wire \instruction[17]_i_36_n_0 ;
  wire \instruction[17]_i_38_n_0 ;
  wire \instruction[17]_i_39_n_0 ;
  wire \instruction[17]_i_40_n_0 ;
  wire \instruction[17]_i_41_n_0 ;
  wire \instruction[17]_i_42_n_0 ;
  wire \instruction[17]_i_43_n_0 ;
  wire \instruction[17]_i_44_n_0 ;
  wire \instruction[17]_i_45_n_0 ;
  wire \instruction[17]_i_46_n_0 ;
  wire \instruction[17]_i_47_n_0 ;
  wire \instruction[17]_i_48_n_0 ;
  wire \instruction[17]_i_49_n_0 ;
  wire \instruction[17]_i_4_n_0 ;
  wire \instruction[17]_i_50_n_0 ;
  wire \instruction[17]_i_51_n_0 ;
  wire \instruction[17]_i_52_n_0 ;
  wire \instruction[17]_i_53_n_0 ;
  wire \instruction[17]_i_5_n_0 ;
  wire \instruction[17]_i_7_n_0 ;
  wire \instruction[17]_i_8_n_0 ;
  wire \instruction[17]_i_9_n_0 ;
  wire \instruction[18]_i_10_n_0 ;
  wire \instruction[18]_i_12_n_0 ;
  wire \instruction[18]_i_13_n_0 ;
  wire \instruction[18]_i_14_n_0 ;
  wire \instruction[18]_i_15_n_0 ;
  wire \instruction[18]_i_16_n_0 ;
  wire \instruction[18]_i_17_n_0 ;
  wire \instruction[18]_i_18_n_0 ;
  wire \instruction[18]_i_19_n_0 ;
  wire \instruction[18]_i_1_n_0 ;
  wire \instruction[18]_i_2_n_0 ;
  wire \instruction[18]_i_4_n_0 ;
  wire \instruction[18]_i_5_n_0 ;
  wire \instruction[18]_i_9_n_0 ;
  wire \instruction[19]_i_11_n_0 ;
  wire \instruction[19]_i_12_n_0 ;
  wire \instruction[19]_i_13_n_0 ;
  wire \instruction[19]_i_14_n_0 ;
  wire \instruction[19]_i_15_n_0 ;
  wire \instruction[19]_i_16_n_0 ;
  wire \instruction[19]_i_17_n_0 ;
  wire \instruction[19]_i_18_n_0 ;
  wire \instruction[19]_i_19_n_0 ;
  wire \instruction[19]_i_1_n_0 ;
  wire \instruction[19]_i_20_n_0 ;
  wire \instruction[19]_i_2_n_0 ;
  wire \instruction[19]_i_4_n_0 ;
  wire \instruction[19]_i_5_n_0 ;
  wire \instruction[19]_i_6_n_0 ;
  wire \instruction[19]_i_7_n_0 ;
  wire \instruction[19]_i_8_n_0 ;
  wire \instruction[1]_i_10_n_0 ;
  wire \instruction[1]_i_11_n_0 ;
  wire \instruction[1]_i_13_n_0 ;
  wire \instruction[1]_i_15_n_0 ;
  wire \instruction[1]_i_18_n_0 ;
  wire \instruction[1]_i_19_n_0 ;
  wire \instruction[1]_i_1_n_0 ;
  wire \instruction[1]_i_20_n_0 ;
  wire \instruction[1]_i_21_n_0 ;
  wire \instruction[1]_i_22_n_0 ;
  wire \instruction[1]_i_23_n_0 ;
  wire \instruction[1]_i_24_n_0 ;
  wire \instruction[1]_i_25_n_0 ;
  wire \instruction[1]_i_26_n_0 ;
  wire \instruction[1]_i_27_n_0 ;
  wire \instruction[1]_i_2_n_0 ;
  wire \instruction[1]_i_3_n_0 ;
  wire \instruction[1]_i_4_n_0 ;
  wire \instruction[1]_i_6_n_0 ;
  wire \instruction[1]_i_7_n_0 ;
  wire \instruction[1]_i_8_n_0 ;
  wire \instruction[1]_i_9_n_0 ;
  wire \instruction[20]_i_13_n_0 ;
  wire \instruction[20]_i_14_n_0 ;
  wire \instruction[20]_i_15_n_0 ;
  wire \instruction[20]_i_16_n_0 ;
  wire \instruction[20]_i_17_n_0 ;
  wire \instruction[20]_i_18_n_0 ;
  wire \instruction[20]_i_19_n_0 ;
  wire \instruction[20]_i_1_n_0 ;
  wire \instruction[20]_i_20_n_0 ;
  wire \instruction[20]_i_21_n_0 ;
  wire \instruction[20]_i_22_n_0 ;
  wire \instruction[20]_i_23_n_0 ;
  wire \instruction[20]_i_24_n_0 ;
  wire \instruction[20]_i_25_n_0 ;
  wire \instruction[20]_i_2_n_0 ;
  wire \instruction[20]_i_3_n_0 ;
  wire \instruction[20]_i_5_n_0 ;
  wire \instruction[20]_i_6_n_0 ;
  wire \instruction[20]_i_7_n_0 ;
  wire \instruction[20]_i_8_n_0 ;
  wire \instruction[20]_i_9_n_0 ;
  wire \instruction[21]_i_11_n_0 ;
  wire \instruction[21]_i_12_n_0 ;
  wire \instruction[21]_i_13_n_0 ;
  wire \instruction[21]_i_14_n_0 ;
  wire \instruction[21]_i_15_n_0 ;
  wire \instruction[21]_i_17_n_0 ;
  wire \instruction[21]_i_19_n_0 ;
  wire \instruction[21]_i_1_n_0 ;
  wire \instruction[21]_i_20_n_0 ;
  wire \instruction[21]_i_21_n_0 ;
  wire \instruction[21]_i_22_n_0 ;
  wire \instruction[21]_i_24_n_0 ;
  wire \instruction[21]_i_25_n_0 ;
  wire \instruction[21]_i_27_n_0 ;
  wire \instruction[21]_i_28_n_0 ;
  wire \instruction[21]_i_29_n_0 ;
  wire \instruction[21]_i_2_n_0 ;
  wire \instruction[21]_i_30_n_0 ;
  wire \instruction[21]_i_31_n_0 ;
  wire \instruction[21]_i_32_n_0 ;
  wire \instruction[21]_i_33_n_0 ;
  wire \instruction[21]_i_34_n_0 ;
  wire \instruction[21]_i_35_n_0 ;
  wire \instruction[21]_i_36_n_0 ;
  wire \instruction[21]_i_37_n_0 ;
  wire \instruction[21]_i_38_n_0 ;
  wire \instruction[21]_i_39_n_0 ;
  wire \instruction[21]_i_3_n_0 ;
  wire \instruction[21]_i_4_n_0 ;
  wire \instruction[21]_i_5_n_0 ;
  wire \instruction[21]_i_6_n_0 ;
  wire \instruction[21]_i_9_n_0 ;
  wire \instruction[22]_i_10_n_0 ;
  wire \instruction[22]_i_2_n_0 ;
  wire \instruction[22]_i_3_n_0 ;
  wire \instruction[22]_i_4_n_0 ;
  wire \instruction[22]_i_5_n_0 ;
  wire \instruction[22]_i_6_n_0 ;
  wire \instruction[22]_i_7_n_0 ;
  wire \instruction[22]_i_8_n_0 ;
  wire \instruction[22]_i_9_n_0 ;
  wire \instruction[23]_i_10_n_0 ;
  wire \instruction[23]_i_11_n_0 ;
  wire \instruction[23]_i_12_n_0 ;
  wire \instruction[23]_i_13_n_0 ;
  wire \instruction[23]_i_15_n_0 ;
  wire \instruction[23]_i_17_n_0 ;
  wire \instruction[23]_i_18_n_0 ;
  wire \instruction[23]_i_19_n_0 ;
  wire \instruction[23]_i_1_n_0 ;
  wire \instruction[23]_i_20_n_0 ;
  wire \instruction[23]_i_21_n_0 ;
  wire \instruction[23]_i_22_n_0 ;
  wire \instruction[23]_i_23_n_0 ;
  wire \instruction[23]_i_24_n_0 ;
  wire \instruction[23]_i_25_n_0 ;
  wire \instruction[23]_i_26_n_0 ;
  wire \instruction[23]_i_27_n_0 ;
  wire \instruction[23]_i_28_n_0 ;
  wire \instruction[23]_i_29_n_0 ;
  wire \instruction[23]_i_30_n_0 ;
  wire \instruction[23]_i_31_n_0 ;
  wire \instruction[23]_i_32_n_0 ;
  wire \instruction[23]_i_33_n_0 ;
  wire \instruction[23]_i_34_n_0 ;
  wire \instruction[23]_i_35_n_0 ;
  wire \instruction[23]_i_36_n_0 ;
  wire \instruction[23]_i_37_n_0 ;
  wire \instruction[23]_i_38_n_0 ;
  wire \instruction[23]_i_3_n_0 ;
  wire \instruction[23]_i_4_n_0 ;
  wire \instruction[23]_i_9_n_0 ;
  wire \instruction[24]_i_10_n_0 ;
  wire \instruction[24]_i_13_n_0 ;
  wire \instruction[24]_i_15_n_0 ;
  wire \instruction[24]_i_16_n_0 ;
  wire \instruction[24]_i_17_n_0 ;
  wire \instruction[24]_i_18_n_0 ;
  wire \instruction[24]_i_19_n_0 ;
  wire \instruction[24]_i_1_n_0 ;
  wire \instruction[24]_i_20_n_0 ;
  wire \instruction[24]_i_21_n_0 ;
  wire \instruction[24]_i_22_n_0 ;
  wire \instruction[24]_i_23_n_0 ;
  wire \instruction[24]_i_24_n_0 ;
  wire \instruction[24]_i_25_n_0 ;
  wire \instruction[24]_i_26_n_0 ;
  wire \instruction[24]_i_27_n_0 ;
  wire \instruction[24]_i_28_n_0 ;
  wire \instruction[24]_i_29_n_0 ;
  wire \instruction[24]_i_2_n_0 ;
  wire \instruction[24]_i_30_n_0 ;
  wire \instruction[24]_i_31_n_0 ;
  wire \instruction[24]_i_32_n_0 ;
  wire \instruction[24]_i_33_n_0 ;
  wire \instruction[24]_i_34_n_0 ;
  wire \instruction[24]_i_35_n_0 ;
  wire \instruction[24]_i_36_n_0 ;
  wire \instruction[24]_i_3_n_0 ;
  wire \instruction[24]_i_4_n_0 ;
  wire \instruction[24]_i_5_n_0 ;
  wire \instruction[24]_i_6_n_0 ;
  wire \instruction[24]_i_7_n_0 ;
  wire \instruction[24]_i_8_n_0 ;
  wire \instruction[24]_i_9_n_0 ;
  wire \instruction[25]_i_10_n_0 ;
  wire \instruction[25]_i_12_n_0 ;
  wire \instruction[25]_i_13_n_0 ;
  wire \instruction[25]_i_14_n_0 ;
  wire \instruction[25]_i_15_n_0 ;
  wire \instruction[25]_i_17_n_0 ;
  wire \instruction[25]_i_19_n_0 ;
  wire \instruction[25]_i_1_n_0 ;
  wire \instruction[25]_i_20_n_0 ;
  wire \instruction[25]_i_21_n_0 ;
  wire \instruction[25]_i_22_n_0 ;
  wire \instruction[25]_i_23_n_0 ;
  wire \instruction[25]_i_24_n_0 ;
  wire \instruction[25]_i_25_n_0 ;
  wire \instruction[25]_i_26_n_0 ;
  wire \instruction[25]_i_28_n_0 ;
  wire \instruction[25]_i_29_n_0 ;
  wire \instruction[25]_i_30_n_0 ;
  wire \instruction[25]_i_31_n_0 ;
  wire \instruction[25]_i_32_n_0 ;
  wire \instruction[25]_i_33_n_0 ;
  wire \instruction[25]_i_34_n_0 ;
  wire \instruction[25]_i_35_n_0 ;
  wire \instruction[25]_i_36_n_0 ;
  wire \instruction[25]_i_3_n_0 ;
  wire \instruction[25]_i_4_n_0 ;
  wire \instruction[25]_i_6_n_0 ;
  wire \instruction[26]_i_10_n_0 ;
  wire \instruction[26]_i_11_n_0 ;
  wire \instruction[26]_i_13_n_0 ;
  wire \instruction[26]_i_17_n_0 ;
  wire \instruction[26]_i_18_n_0 ;
  wire \instruction[26]_i_19_n_0 ;
  wire \instruction[26]_i_1_n_0 ;
  wire \instruction[26]_i_20_n_0 ;
  wire \instruction[26]_i_21_n_0 ;
  wire \instruction[26]_i_22_n_0 ;
  wire \instruction[26]_i_23_n_0 ;
  wire \instruction[26]_i_24_n_0 ;
  wire \instruction[26]_i_25_n_0 ;
  wire \instruction[26]_i_26_n_0 ;
  wire \instruction[26]_i_28_n_0 ;
  wire \instruction[26]_i_29_n_0 ;
  wire \instruction[26]_i_2_n_0 ;
  wire \instruction[26]_i_30_n_0 ;
  wire \instruction[26]_i_31_n_0 ;
  wire \instruction[26]_i_4_n_0 ;
  wire \instruction[26]_i_6_n_0 ;
  wire \instruction[26]_i_7_n_0 ;
  wire \instruction[26]_i_8_n_0 ;
  wire \instruction[26]_i_9_n_0 ;
  wire \instruction[27]_i_10_n_0 ;
  wire \instruction[27]_i_11_n_0 ;
  wire \instruction[27]_i_12_n_0 ;
  wire \instruction[27]_i_13_n_0 ;
  wire \instruction[27]_i_14_n_0 ;
  wire \instruction[27]_i_15_n_0 ;
  wire \instruction[27]_i_16_n_0 ;
  wire \instruction[27]_i_1_n_0 ;
  wire \instruction[27]_i_2_n_0 ;
  wire \instruction[27]_i_4_n_0 ;
  wire \instruction[27]_i_5_n_0 ;
  wire \instruction[27]_i_8_n_0 ;
  wire \instruction[27]_i_9_n_0 ;
  wire \instruction[28]_i_1_n_0 ;
  wire \instruction[28]_i_2_n_0 ;
  wire \instruction[28]_i_3_n_0 ;
  wire \instruction[28]_i_4_n_0 ;
  wire \instruction[28]_i_5_n_0 ;
  wire \instruction[28]_i_6_n_0 ;
  wire \instruction[2]_i_10_n_0 ;
  wire \instruction[2]_i_14_n_0 ;
  wire \instruction[2]_i_15_n_0 ;
  wire \instruction[2]_i_16_n_0 ;
  wire \instruction[2]_i_17_n_0 ;
  wire \instruction[2]_i_18_n_0 ;
  wire \instruction[2]_i_19_n_0 ;
  wire \instruction[2]_i_1_n_0 ;
  wire \instruction[2]_i_20_n_0 ;
  wire \instruction[2]_i_21_n_0 ;
  wire \instruction[2]_i_22_n_0 ;
  wire \instruction[2]_i_23_n_0 ;
  wire \instruction[2]_i_24_n_0 ;
  wire \instruction[2]_i_2_n_0 ;
  wire \instruction[2]_i_3_n_0 ;
  wire \instruction[2]_i_5_n_0 ;
  wire \instruction[2]_i_6_n_0 ;
  wire \instruction[2]_i_7_n_0 ;
  wire \instruction[2]_i_8_n_0 ;
  wire \instruction[2]_i_9_n_0 ;
  wire \instruction[3]_i_10_n_0 ;
  wire \instruction[3]_i_13_n_0 ;
  wire \instruction[3]_i_15_n_0 ;
  wire \instruction[3]_i_16_n_0 ;
  wire \instruction[3]_i_17_n_0 ;
  wire \instruction[3]_i_19_n_0 ;
  wire \instruction[3]_i_1_n_0 ;
  wire \instruction[3]_i_20_n_0 ;
  wire \instruction[3]_i_21_n_0 ;
  wire \instruction[3]_i_22_n_0 ;
  wire \instruction[3]_i_23_n_0 ;
  wire \instruction[3]_i_24_n_0 ;
  wire \instruction[3]_i_25_n_0 ;
  wire \instruction[3]_i_26_n_0 ;
  wire \instruction[3]_i_27_n_0 ;
  wire \instruction[3]_i_28_n_0 ;
  wire \instruction[3]_i_2_n_0 ;
  wire \instruction[3]_i_3_n_0 ;
  wire \instruction[3]_i_6_n_0 ;
  wire \instruction[3]_i_7_n_0 ;
  wire \instruction[3]_i_8_n_0 ;
  wire \instruction[3]_i_9_n_0 ;
  wire \instruction[4]_i_10_n_0 ;
  wire \instruction[4]_i_11_n_0 ;
  wire \instruction[4]_i_12_n_0 ;
  wire \instruction[4]_i_13_n_0 ;
  wire \instruction[4]_i_14_n_0 ;
  wire \instruction[4]_i_1_n_0 ;
  wire \instruction[4]_i_2_n_0 ;
  wire \instruction[4]_i_7_n_0 ;
  wire \instruction[4]_i_8_n_0 ;
  wire \instruction[4]_i_9_n_0 ;
  wire \instruction[5]_i_11_n_0 ;
  wire \instruction[5]_i_12_n_0 ;
  wire \instruction[5]_i_13_n_0 ;
  wire \instruction[5]_i_14_n_0 ;
  wire \instruction[5]_i_15_n_0 ;
  wire \instruction[5]_i_16_n_0 ;
  wire \instruction[5]_i_17_n_0 ;
  wire \instruction[5]_i_1_n_0 ;
  wire \instruction[5]_i_5_n_0 ;
  wire \instruction[5]_i_6_n_0 ;
  wire \instruction[5]_i_7_n_0 ;
  wire \instruction[5]_i_8_n_0 ;
  wire \instruction[6]_i_10_n_0 ;
  wire \instruction[6]_i_11_n_0 ;
  wire \instruction[6]_i_12_n_0 ;
  wire \instruction[6]_i_13_n_0 ;
  wire \instruction[6]_i_14_n_0 ;
  wire \instruction[6]_i_15_n_0 ;
  wire \instruction[6]_i_16_n_0 ;
  wire \instruction[6]_i_17_n_0 ;
  wire \instruction[6]_i_18_n_0 ;
  wire \instruction[6]_i_1_n_0 ;
  wire \instruction[6]_i_2_n_0 ;
  wire \instruction[6]_i_3_n_0 ;
  wire \instruction[7]_i_10_n_0 ;
  wire \instruction[7]_i_11_n_0 ;
  wire \instruction[7]_i_12_n_0 ;
  wire \instruction[7]_i_13_n_0 ;
  wire \instruction[7]_i_14_n_0 ;
  wire \instruction[7]_i_15_n_0 ;
  wire \instruction[7]_i_16_n_0 ;
  wire \instruction[7]_i_17_n_0 ;
  wire \instruction[7]_i_1_n_0 ;
  wire \instruction[7]_i_2_n_0 ;
  wire \instruction[7]_i_3_n_0 ;
  wire \instruction[8]_i_11_n_0 ;
  wire \instruction[8]_i_12_n_0 ;
  wire \instruction[8]_i_13_n_0 ;
  wire \instruction[8]_i_14_n_0 ;
  wire \instruction[8]_i_15_n_0 ;
  wire \instruction[8]_i_16_n_0 ;
  wire \instruction[8]_i_17_n_0 ;
  wire \instruction[8]_i_18_n_0 ;
  wire \instruction[8]_i_19_n_0 ;
  wire \instruction[8]_i_1_n_0 ;
  wire \instruction[8]_i_20_n_0 ;
  wire \instruction[8]_i_2_n_0 ;
  wire \instruction[8]_i_3_n_0 ;
  wire \instruction[8]_i_4_n_0 ;
  wire \instruction[8]_i_7_n_0 ;
  wire \instruction[8]_i_8_n_0 ;
  wire \instruction[9]_i_10_n_0 ;
  wire \instruction[9]_i_11_n_0 ;
  wire \instruction[9]_i_12_n_0 ;
  wire \instruction[9]_i_13_n_0 ;
  wire \instruction[9]_i_14_n_0 ;
  wire \instruction[9]_i_15_n_0 ;
  wire \instruction[9]_i_1_n_0 ;
  wire \instruction[9]_i_3_n_0 ;
  wire \instruction[9]_i_4_n_0 ;
  wire \instruction[9]_i_5_n_0 ;
  wire \instruction[9]_i_6_n_0 ;
  wire \instruction[9]_i_7_n_0 ;
  wire \instruction[9]_i_8_n_0 ;
  wire \instruction[9]_i_9_n_0 ;
  wire \instruction_reg[0]_i_10_n_0 ;
  wire \instruction_reg[0]_i_16_n_0 ;
  wire \instruction_reg[0]_i_19_n_0 ;
  wire \instruction_reg[0]_i_22_n_0 ;
  wire \instruction_reg[0]_i_24_n_0 ;
  wire \instruction_reg[0]_i_7_n_0 ;
  wire \instruction_reg[0]_i_8_n_0 ;
  wire \instruction_reg[10]_i_2_n_0 ;
  wire \instruction_reg[10]_i_5_n_0 ;
  wire \instruction_reg[12]_i_3_n_0 ;
  wire \instruction_reg[16]_i_20_n_0 ;
  wire \instruction_reg[16]_i_22_n_0 ;
  wire \instruction_reg[16]_i_23_n_0 ;
  wire \instruction_reg[16]_i_24_n_0 ;
  wire \instruction_reg[16]_i_4_n_0 ;
  wire \instruction_reg[16]_i_6_n_0 ;
  wire \instruction_reg[16]_i_9_n_0 ;
  wire \instruction_reg[17]_i_16_n_0 ;
  wire \instruction_reg[17]_i_28_n_0 ;
  wire \instruction_reg[17]_i_33_n_0 ;
  wire \instruction_reg[17]_i_37_n_0 ;
  wire \instruction_reg[17]_i_3_n_0 ;
  wire \instruction_reg[17]_i_6_n_0 ;
  wire \instruction_reg[18]_i_11_n_0 ;
  wire \instruction_reg[18]_i_3_n_0 ;
  wire \instruction_reg[18]_i_6_n_0 ;
  wire \instruction_reg[18]_i_7_n_0 ;
  wire \instruction_reg[18]_i_8_n_0 ;
  wire \instruction_reg[19]_i_10_n_0 ;
  wire \instruction_reg[19]_i_3_n_0 ;
  wire \instruction_reg[19]_i_9_n_0 ;
  wire \instruction_reg[1]_i_12_n_0 ;
  wire \instruction_reg[1]_i_14_n_0 ;
  wire \instruction_reg[1]_i_16_n_0 ;
  wire \instruction_reg[1]_i_17_n_0 ;
  wire \instruction_reg[1]_i_5_n_0 ;
  wire \instruction_reg[20]_i_10_n_0 ;
  wire \instruction_reg[20]_i_11_n_0 ;
  wire \instruction_reg[20]_i_12_n_0 ;
  wire \instruction_reg[20]_i_4_n_0 ;
  wire \instruction_reg[21]_i_10_n_0 ;
  wire \instruction_reg[21]_i_16_n_0 ;
  wire \instruction_reg[21]_i_18_n_0 ;
  wire \instruction_reg[21]_i_23_n_0 ;
  wire \instruction_reg[21]_i_26_n_0 ;
  wire \instruction_reg[21]_i_7_n_0 ;
  wire \instruction_reg[21]_i_8_n_0 ;
  wire \instruction_reg[22]_i_1_n_0 ;
  wire \instruction_reg[23]_i_14_n_0 ;
  wire \instruction_reg[23]_i_16_n_0 ;
  wire \instruction_reg[23]_i_2_n_0 ;
  wire \instruction_reg[23]_i_5_n_0 ;
  wire \instruction_reg[23]_i_6_n_0 ;
  wire \instruction_reg[23]_i_7_n_0 ;
  wire \instruction_reg[23]_i_8_n_0 ;
  wire \instruction_reg[24]_i_11_n_0 ;
  wire \instruction_reg[24]_i_12_n_0 ;
  wire \instruction_reg[24]_i_14_n_0 ;
  wire \instruction_reg[25]_i_11_n_0 ;
  wire \instruction_reg[25]_i_16_n_0 ;
  wire \instruction_reg[25]_i_18_n_0 ;
  wire \instruction_reg[25]_i_27_n_0 ;
  wire \instruction_reg[25]_i_2_n_0 ;
  wire \instruction_reg[25]_i_5_n_0 ;
  wire \instruction_reg[25]_i_7_n_0 ;
  wire \instruction_reg[25]_i_8_n_0 ;
  wire \instruction_reg[25]_i_9_n_0 ;
  wire \instruction_reg[26]_i_12_n_0 ;
  wire \instruction_reg[26]_i_14_n_0 ;
  wire \instruction_reg[26]_i_15_n_0 ;
  wire \instruction_reg[26]_i_16_n_0 ;
  wire \instruction_reg[26]_i_27_n_0 ;
  wire \instruction_reg[26]_i_3_n_0 ;
  wire \instruction_reg[26]_i_5_n_0 ;
  wire \instruction_reg[27]_i_3_n_0 ;
  wire \instruction_reg[27]_i_6_n_0 ;
  wire \instruction_reg[27]_i_7_n_0 ;
  wire \instruction_reg[2]_i_11_n_0 ;
  wire \instruction_reg[2]_i_12_n_0 ;
  wire \instruction_reg[2]_i_13_n_0 ;
  wire \instruction_reg[2]_i_4_n_0 ;
  wire \instruction_reg[3]_i_11_n_0 ;
  wire \instruction_reg[3]_i_12_n_0 ;
  wire \instruction_reg[3]_i_14_n_0 ;
  wire \instruction_reg[3]_i_18_n_0 ;
  wire \instruction_reg[3]_i_4_n_0 ;
  wire \instruction_reg[3]_i_5_n_0 ;
  wire \instruction_reg[4]_i_3_n_0 ;
  wire \instruction_reg[4]_i_4_n_0 ;
  wire \instruction_reg[4]_i_5_n_0 ;
  wire \instruction_reg[4]_i_6_n_0 ;
  wire \instruction_reg[5]_i_10_n_0 ;
  wire \instruction_reg[5]_i_2_n_0 ;
  wire \instruction_reg[5]_i_3_n_0 ;
  wire \instruction_reg[5]_i_4_n_0 ;
  wire \instruction_reg[5]_i_9_n_0 ;
  wire \instruction_reg[6]_i_4_n_0 ;
  wire \instruction_reg[6]_i_5_n_0 ;
  wire \instruction_reg[6]_i_6_n_0 ;
  wire \instruction_reg[6]_i_7_n_0 ;
  wire \instruction_reg[6]_i_8_n_0 ;
  wire \instruction_reg[6]_i_9_n_0 ;
  wire \instruction_reg[7]_i_4_n_0 ;
  wire \instruction_reg[7]_i_5_n_0 ;
  wire \instruction_reg[7]_i_6_n_0 ;
  wire \instruction_reg[7]_i_7_n_0 ;
  wire \instruction_reg[7]_i_8_n_0 ;
  wire \instruction_reg[7]_i_9_n_0 ;
  wire \instruction_reg[8]_i_10_n_0 ;
  wire \instruction_reg[8]_i_5_n_0 ;
  wire \instruction_reg[8]_i_6_n_0 ;
  wire \instruction_reg[8]_i_9_n_0 ;
  wire \instruction_reg[9]_i_2_n_0 ;
  wire \instruction_reg_n_0_[0] ;
  wire \instruction_reg_n_0_[10] ;
  wire \instruction_reg_n_0_[11] ;
  wire \instruction_reg_n_0_[12] ;
  wire \instruction_reg_n_0_[1] ;
  wire \instruction_reg_n_0_[2] ;
  wire \instruction_reg_n_0_[3] ;
  wire \instruction_reg_n_0_[4] ;
  wire \instruction_reg_n_0_[5] ;
  wire \instruction_reg_n_0_[6] ;
  wire \instruction_reg_n_0_[7] ;
  wire \instruction_reg_n_0_[8] ;
  wire \instruction_reg_n_0_[9] ;
  wire [12:0]literal_2;
  wire [31:0]load_data;
  wire memory_reg_0_i_1_n_0;
  wire memory_reg_1_ENARDEN_cooolgate_en_sig_1;
  wire memory_reg_2_ENARDEN_cooolgate_en_sig_2;
  wire memory_reg_3_ENARDEN_cooolgate_en_sig_3;
  wire memory_reg_4_ENARDEN_cooolgate_en_sig_4;
  wire memory_reg_5_ENARDEN_cooolgate_en_sig_5;
  wire memory_reg_6_ENARDEN_cooolgate_en_sig_6;
  wire memory_reg_7_ENARDEN_cooolgate_en_sig_7;
  wire [4:0]opcode;
  wire [4:0]opcode_2;
  wire opcode_20;
  wire operand_a1;
  wire operand_b1;
  wire out0;
  wire [7:0]output_audio_out;
  wire [15:0]output_eth_out;
  wire [15:10]p_2_out;
  wire \program_counter[10]_i_2_n_0 ;
  wire \program_counter[11]_i_2_n_0 ;
  wire \program_counter[12]_i_2_n_0 ;
  wire \program_counter[13]_i_2_n_0 ;
  wire \program_counter[14]_i_2_n_0 ;
  wire \program_counter[15]_i_3_n_0 ;
  wire [15:0]program_counter_1;
  wire [15:0]program_counter_2;
  wire \program_counter_reg_n_0_[0] ;
  wire \program_counter_reg_n_0_[10] ;
  wire \program_counter_reg_n_0_[11] ;
  wire \program_counter_reg_n_0_[12] ;
  wire \program_counter_reg_n_0_[13] ;
  wire \program_counter_reg_n_0_[14] ;
  wire \program_counter_reg_n_0_[15] ;
  wire \program_counter_reg_n_0_[1] ;
  wire \program_counter_reg_n_0_[2] ;
  wire \program_counter_reg_n_0_[3] ;
  wire \program_counter_reg_n_0_[4] ;
  wire \program_counter_reg_n_0_[5] ;
  wire \program_counter_reg_n_0_[6] ;
  wire \program_counter_reg_n_0_[7] ;
  wire \program_counter_reg_n_0_[8] ;
  wire \program_counter_reg_n_0_[9] ;
  wire \program_counter_reg_rep[2]_rep__0_n_0 ;
  wire \program_counter_reg_rep[2]_rep_n_0 ;
  wire \program_counter_reg_rep[3]_rep__0_n_0 ;
  wire \program_counter_reg_rep[3]_rep_n_0 ;
  wire \program_counter_reg_rep[4]_i_3_n_0 ;
  wire \program_counter_reg_rep[4]_rep__0_n_0 ;
  wire \program_counter_reg_rep[4]_rep__1_n_0 ;
  wire \program_counter_reg_rep[4]_rep_n_0 ;
  wire \program_counter_reg_rep[5]_rep__0_n_0 ;
  wire \program_counter_reg_rep[5]_rep__1_n_0 ;
  wire \program_counter_reg_rep[5]_rep_n_0 ;
  wire \program_counter_reg_rep[6]_rep__0_n_0 ;
  wire \program_counter_reg_rep[6]_rep_n_0 ;
  wire \program_counter_reg_rep[7]_rep__0_n_0 ;
  wire \program_counter_reg_rep[7]_rep__1_n_0 ;
  wire \program_counter_reg_rep[7]_rep_n_0 ;
  wire \program_counter_reg_rep[8]_i_4_n_0 ;
  wire \program_counter_reg_rep[8]_rep__0_n_0 ;
  wire \program_counter_reg_rep[8]_rep__1_n_0 ;
  wire \program_counter_reg_rep[8]_rep_n_0 ;
  wire \program_counter_reg_rep[9]_i_4_n_0 ;
  wire \program_counter_reg_rep_n_0_[0] ;
  wire \program_counter_reg_rep_n_0_[1] ;
  wire \program_counter_reg_rep_n_0_[2] ;
  wire \program_counter_reg_rep_n_0_[3] ;
  wire \program_counter_reg_rep_n_0_[4] ;
  wire \program_counter_reg_rep_n_0_[5] ;
  wire \program_counter_reg_rep_n_0_[6] ;
  wire \program_counter_reg_rep_n_0_[7] ;
  wire \program_counter_reg_rep_n_0_[8] ;
  wire \program_counter_reg_rep_n_0_[9] ;
  wire \program_counter_rep[0]_i_1_n_0 ;
  wire \program_counter_rep[0]_i_2_n_0 ;
  wire \program_counter_rep[1]_i_1_n_0 ;
  wire \program_counter_rep[1]_i_2_n_0 ;
  wire \program_counter_rep[2]_i_1_n_0 ;
  wire \program_counter_rep[2]_i_2_n_0 ;
  wire \program_counter_rep[3]_i_1_n_0 ;
  wire \program_counter_rep[3]_i_2_n_0 ;
  wire \program_counter_rep[4]_i_1_n_0 ;
  wire \program_counter_rep[4]_i_2_n_0 ;
  wire \program_counter_rep[5]_i_1_n_0 ;
  wire \program_counter_rep[5]_i_2_n_0 ;
  wire \program_counter_rep[6]_i_1_n_0 ;
  wire \program_counter_rep[6]_i_2_n_0 ;
  wire \program_counter_rep[7]_i_1_n_0 ;
  wire \program_counter_rep[7]_i_2_n_0 ;
  wire \program_counter_rep[8]_i_1_n_0 ;
  wire \program_counter_rep[8]_i_2_n_0 ;
  wire \program_counter_rep[8]_i_3_n_0 ;
  wire \program_counter_rep[9]_i_13_n_0 ;
  wire \program_counter_rep[9]_i_14_n_0 ;
  wire \program_counter_rep[9]_i_15_n_0 ;
  wire \program_counter_rep[9]_i_16_n_0 ;
  wire \program_counter_rep[9]_i_17_n_0 ;
  wire \program_counter_rep[9]_i_18_n_0 ;
  wire \program_counter_rep[9]_i_2_n_0 ;
  wire \program_counter_rep[9]_i_3_n_0 ;
  wire \program_counter_rep[9]_i_5_n_0 ;
  wire \program_counter_rep[9]_i_6_n_0 ;
  wire \program_counter_rep[9]_i_7_n_0 ;
  wire \program_counter_rep[9]_i_8_n_0 ;
  wire [31:0]read_input;
  wire \read_input[31]_i_1_n_0 ;
  wire \read_input[31]_i_2_n_0 ;
  wire [31:0]register_a;
  wire [31:0]register_b;
  wire [31:0]result;
  wire \result[0]_i_11_n_0 ;
  wire \result[0]_i_12_n_0 ;
  wire \result[0]_i_14_n_0 ;
  wire \result[0]_i_15_n_0 ;
  wire \result[0]_i_16_n_0 ;
  wire \result[0]_i_18_n_0 ;
  wire \result[0]_i_19_n_0 ;
  wire \result[0]_i_1_n_0 ;
  wire \result[0]_i_20_n_0 ;
  wire \result[0]_i_21_n_0 ;
  wire \result[0]_i_22_n_0 ;
  wire \result[0]_i_23_n_0 ;
  wire \result[0]_i_24_n_0 ;
  wire \result[0]_i_25_n_0 ;
  wire \result[0]_i_26_n_0 ;
  wire \result[0]_i_27_n_0 ;
  wire \result[0]_i_28_n_0 ;
  wire \result[0]_i_29_n_0 ;
  wire \result[0]_i_2_n_0 ;
  wire \result[0]_i_30_n_0 ;
  wire \result[0]_i_31_n_0 ;
  wire \result[0]_i_32_n_0 ;
  wire \result[0]_i_34_n_0 ;
  wire \result[0]_i_35_n_0 ;
  wire \result[0]_i_36_n_0 ;
  wire \result[0]_i_37_n_0 ;
  wire \result[0]_i_38_n_0 ;
  wire \result[0]_i_39_n_0 ;
  wire \result[0]_i_3_n_0 ;
  wire \result[0]_i_40_n_0 ;
  wire \result[0]_i_42_n_0 ;
  wire \result[0]_i_43_n_0 ;
  wire \result[0]_i_44_n_0 ;
  wire \result[0]_i_45_n_0 ;
  wire \result[0]_i_46_n_0 ;
  wire \result[0]_i_47_n_0 ;
  wire \result[0]_i_48_n_0 ;
  wire \result[0]_i_49_n_0 ;
  wire \result[0]_i_4_n_0 ;
  wire \result[0]_i_50_n_0 ;
  wire \result[0]_i_51_n_0 ;
  wire \result[0]_i_52_n_0 ;
  wire \result[0]_i_53_n_0 ;
  wire \result[0]_i_54_n_0 ;
  wire \result[0]_i_55_n_0 ;
  wire \result[0]_i_56_n_0 ;
  wire \result[0]_i_57_n_0 ;
  wire \result[0]_i_58_n_0 ;
  wire \result[0]_i_59_n_0 ;
  wire \result[0]_i_5_n_0 ;
  wire \result[0]_i_60_n_0 ;
  wire \result[0]_i_61_n_0 ;
  wire \result[0]_i_62_n_0 ;
  wire \result[0]_i_63_n_0 ;
  wire \result[0]_i_64_n_0 ;
  wire \result[0]_i_65_n_0 ;
  wire \result[0]_i_67_n_0 ;
  wire \result[0]_i_68_n_0 ;
  wire \result[0]_i_69_n_0 ;
  wire \result[0]_i_6_n_0 ;
  wire \result[0]_i_70_n_0 ;
  wire \result[0]_i_71_n_0 ;
  wire \result[0]_i_72_n_0 ;
  wire \result[0]_i_73_n_0 ;
  wire \result[0]_i_74_n_0 ;
  wire \result[0]_i_75_n_0 ;
  wire \result[0]_i_76_n_0 ;
  wire \result[0]_i_77_n_0 ;
  wire \result[0]_i_78_n_0 ;
  wire \result[0]_i_79_n_0 ;
  wire \result[0]_i_7_n_0 ;
  wire \result[0]_i_80_n_0 ;
  wire \result[0]_i_81_n_0 ;
  wire \result[0]_i_82_n_0 ;
  wire \result[0]_i_83_n_0 ;
  wire \result[0]_i_84_n_0 ;
  wire \result[0]_i_85_n_0 ;
  wire \result[0]_i_86_n_0 ;
  wire \result[0]_i_87_n_0 ;
  wire \result[0]_i_88_n_0 ;
  wire \result[0]_i_89_n_0 ;
  wire \result[0]_i_8_n_0 ;
  wire \result[0]_i_90_n_0 ;
  wire \result[0]_i_91_n_0 ;
  wire \result[0]_i_92_n_0 ;
  wire \result[0]_i_93_n_0 ;
  wire \result[0]_i_94_n_0 ;
  wire \result[10]_i_1_n_0 ;
  wire \result[10]_i_2_n_0 ;
  wire \result[10]_i_3_n_0 ;
  wire \result[10]_i_4_n_0 ;
  wire \result[10]_i_5_n_0 ;
  wire \result[10]_i_6_n_0 ;
  wire \result[10]_i_7_n_0 ;
  wire \result[10]_i_8_n_0 ;
  wire \result[11]_i_10_n_0 ;
  wire \result[11]_i_11_n_0 ;
  wire \result[11]_i_12_n_0 ;
  wire \result[11]_i_13_n_0 ;
  wire \result[11]_i_14_n_0 ;
  wire \result[11]_i_15_n_0 ;
  wire \result[11]_i_16_n_0 ;
  wire \result[11]_i_17_n_0 ;
  wire \result[11]_i_18_n_0 ;
  wire \result[11]_i_19_n_0 ;
  wire \result[11]_i_1_n_0 ;
  wire \result[11]_i_20_n_0 ;
  wire \result[11]_i_21_n_0 ;
  wire \result[11]_i_22_n_0 ;
  wire \result[11]_i_23_n_0 ;
  wire \result[11]_i_2_n_0 ;
  wire \result[11]_i_3_n_0 ;
  wire \result[11]_i_4_n_0 ;
  wire \result[11]_i_8_n_0 ;
  wire \result[11]_i_9_n_0 ;
  wire \result[12]_i_13_n_0 ;
  wire \result[12]_i_1_n_0 ;
  wire \result[12]_i_2_n_0 ;
  wire \result[12]_i_3_n_0 ;
  wire \result[12]_i_4_n_0 ;
  wire \result[12]_i_5_n_0 ;
  wire \result[12]_i_6_n_0 ;
  wire \result[12]_i_8_n_0 ;
  wire \result[13]_i_1_n_0 ;
  wire \result[13]_i_2_n_0 ;
  wire \result[13]_i_3_n_0 ;
  wire \result[13]_i_4_n_0 ;
  wire \result[13]_i_5_n_0 ;
  wire \result[13]_i_6_n_0 ;
  wire \result[13]_i_7_n_0 ;
  wire \result[13]_i_8_n_0 ;
  wire \result[14]_i_1_n_0 ;
  wire \result[14]_i_2_n_0 ;
  wire \result[14]_i_3_n_0 ;
  wire \result[14]_i_4_n_0 ;
  wire \result[14]_i_5_n_0 ;
  wire \result[14]_i_6_n_0 ;
  wire \result[14]_i_7_n_0 ;
  wire \result[14]_i_8_n_0 ;
  wire \result[15]_i_10_n_0 ;
  wire \result[15]_i_11_n_0 ;
  wire \result[15]_i_12_n_0 ;
  wire \result[15]_i_13_n_0 ;
  wire \result[15]_i_14_n_0 ;
  wire \result[15]_i_15_n_0 ;
  wire \result[15]_i_16_n_0 ;
  wire \result[15]_i_17_n_0 ;
  wire \result[15]_i_18_n_0 ;
  wire \result[15]_i_19_n_0 ;
  wire \result[15]_i_1_n_0 ;
  wire \result[15]_i_20_n_0 ;
  wire \result[15]_i_21_n_0 ;
  wire \result[15]_i_22_n_0 ;
  wire \result[15]_i_23_n_0 ;
  wire \result[15]_i_24_n_0 ;
  wire \result[15]_i_2_n_0 ;
  wire \result[15]_i_3_n_0 ;
  wire \result[15]_i_4_n_0 ;
  wire \result[15]_i_5_n_0 ;
  wire \result[15]_i_9_n_0 ;
  wire \result[16]_i_11_n_0 ;
  wire \result[16]_i_12_n_0 ;
  wire \result[16]_i_13_n_0 ;
  wire \result[16]_i_1_n_0 ;
  wire \result[16]_i_2_n_0 ;
  wire \result[16]_i_3_n_0 ;
  wire \result[16]_i_4_n_0 ;
  wire \result[16]_i_5_n_0 ;
  wire \result[16]_i_7_n_0 ;
  wire \result[17]_i_10_n_0 ;
  wire \result[17]_i_11_n_0 ;
  wire \result[17]_i_1_n_0 ;
  wire \result[17]_i_2_n_0 ;
  wire \result[17]_i_3_n_0 ;
  wire \result[17]_i_4_n_0 ;
  wire \result[17]_i_5_n_0 ;
  wire \result[17]_i_6_n_0 ;
  wire \result[17]_i_7_n_0 ;
  wire \result[17]_i_8_n_0 ;
  wire \result[17]_i_9_n_0 ;
  wire \result[18]_i_1_n_0 ;
  wire \result[18]_i_2_n_0 ;
  wire \result[18]_i_3_n_0 ;
  wire \result[18]_i_4_n_0 ;
  wire \result[18]_i_5_n_0 ;
  wire \result[18]_i_6_n_0 ;
  wire \result[18]_i_7_n_0 ;
  wire \result[18]_i_8_n_0 ;
  wire \result[18]_i_9_n_0 ;
  wire \result[19]_i_11_n_0 ;
  wire \result[19]_i_12_n_0 ;
  wire \result[19]_i_13_n_0 ;
  wire \result[19]_i_14_n_0 ;
  wire \result[19]_i_15_n_0 ;
  wire \result[19]_i_16_n_0 ;
  wire \result[19]_i_17_n_0 ;
  wire \result[19]_i_18_n_0 ;
  wire \result[19]_i_19_n_0 ;
  wire \result[19]_i_1_n_0 ;
  wire \result[19]_i_20_n_0 ;
  wire \result[19]_i_21_n_0 ;
  wire \result[19]_i_22_n_0 ;
  wire \result[19]_i_23_n_0 ;
  wire \result[19]_i_2_n_0 ;
  wire \result[19]_i_3_n_0 ;
  wire \result[19]_i_4_n_0 ;
  wire \result[19]_i_5_n_0 ;
  wire \result[19]_i_8_n_0 ;
  wire \result[19]_i_9_n_0 ;
  wire \result[1]_i_1_n_0 ;
  wire \result[1]_i_2_n_0 ;
  wire \result[1]_i_3_n_0 ;
  wire \result[1]_i_4_n_0 ;
  wire \result[1]_i_5_n_0 ;
  wire \result[1]_i_6_n_0 ;
  wire \result[20]_i_1_n_0 ;
  wire \result[20]_i_2_n_0 ;
  wire \result[20]_i_3_n_0 ;
  wire \result[20]_i_4_n_0 ;
  wire \result[20]_i_5_n_0 ;
  wire \result[20]_i_6_n_0 ;
  wire \result[20]_i_7_n_0 ;
  wire \result[20]_i_8_n_0 ;
  wire \result[21]_i_1_n_0 ;
  wire \result[21]_i_2_n_0 ;
  wire \result[21]_i_3_n_0 ;
  wire \result[21]_i_4_n_0 ;
  wire \result[21]_i_5_n_0 ;
  wire \result[21]_i_6_n_0 ;
  wire \result[21]_i_7_n_0 ;
  wire \result[21]_i_8_n_0 ;
  wire \result[22]_i_1_n_0 ;
  wire \result[22]_i_2_n_0 ;
  wire \result[22]_i_3_n_0 ;
  wire \result[22]_i_4_n_0 ;
  wire \result[22]_i_5_n_0 ;
  wire \result[22]_i_6_n_0 ;
  wire \result[22]_i_7_n_0 ;
  wire \result[22]_i_8_n_0 ;
  wire \result[23]_i_11_n_0 ;
  wire \result[23]_i_12_n_0 ;
  wire \result[23]_i_13_n_0 ;
  wire \result[23]_i_14_n_0 ;
  wire \result[23]_i_15_n_0 ;
  wire \result[23]_i_16_n_0 ;
  wire \result[23]_i_17_n_0 ;
  wire \result[23]_i_18_n_0 ;
  wire \result[23]_i_19_n_0 ;
  wire \result[23]_i_1_n_0 ;
  wire \result[23]_i_20_n_0 ;
  wire \result[23]_i_21_n_0 ;
  wire \result[23]_i_22_n_0 ;
  wire \result[23]_i_23_n_0 ;
  wire \result[23]_i_2_n_0 ;
  wire \result[23]_i_3_n_0 ;
  wire \result[23]_i_4_n_0 ;
  wire \result[23]_i_5_n_0 ;
  wire \result[23]_i_8_n_0 ;
  wire \result[23]_i_9_n_0 ;
  wire \result[24]_i_1_n_0 ;
  wire \result[24]_i_2_n_0 ;
  wire \result[24]_i_3_n_0 ;
  wire \result[24]_i_4_n_0 ;
  wire \result[24]_i_5_n_0 ;
  wire \result[24]_i_6_n_0 ;
  wire \result[24]_i_7_n_0 ;
  wire \result[24]_i_8_n_0 ;
  wire \result[25]_i_1_n_0 ;
  wire \result[25]_i_2_n_0 ;
  wire \result[25]_i_3_n_0 ;
  wire \result[25]_i_4_n_0 ;
  wire \result[25]_i_5_n_0 ;
  wire \result[25]_i_6_n_0 ;
  wire \result[25]_i_7_n_0 ;
  wire \result[25]_i_8_n_0 ;
  wire \result[26]_i_1_n_0 ;
  wire \result[26]_i_2_n_0 ;
  wire \result[26]_i_3_n_0 ;
  wire \result[26]_i_4_n_0 ;
  wire \result[26]_i_5_n_0 ;
  wire \result[26]_i_6_n_0 ;
  wire \result[26]_i_7_n_0 ;
  wire \result[26]_i_8_n_0 ;
  wire \result[27]_i_10_n_0 ;
  wire \result[27]_i_12_n_0 ;
  wire \result[27]_i_13_n_0 ;
  wire \result[27]_i_14_n_0 ;
  wire \result[27]_i_15_n_0 ;
  wire \result[27]_i_16_n_0 ;
  wire \result[27]_i_17_n_0 ;
  wire \result[27]_i_18_n_0 ;
  wire \result[27]_i_19_n_0 ;
  wire \result[27]_i_1_n_0 ;
  wire \result[27]_i_20_n_0 ;
  wire \result[27]_i_21_n_0 ;
  wire \result[27]_i_22_n_0 ;
  wire \result[27]_i_23_n_0 ;
  wire \result[27]_i_24_n_0 ;
  wire \result[27]_i_2_n_0 ;
  wire \result[27]_i_3_n_0 ;
  wire \result[27]_i_4_n_0 ;
  wire \result[27]_i_5_n_0 ;
  wire \result[27]_i_8_n_0 ;
  wire \result[27]_i_9_n_0 ;
  wire \result[28]_i_1_n_0 ;
  wire \result[28]_i_2_n_0 ;
  wire \result[28]_i_3_n_0 ;
  wire \result[28]_i_4_n_0 ;
  wire \result[28]_i_5_n_0 ;
  wire \result[28]_i_6_n_0 ;
  wire \result[28]_i_7_n_0 ;
  wire \result[29]_i_1_n_0 ;
  wire \result[29]_i_2_n_0 ;
  wire \result[29]_i_3_n_0 ;
  wire \result[29]_i_4_n_0 ;
  wire \result[29]_i_5_n_0 ;
  wire \result[29]_i_6_n_0 ;
  wire \result[29]_i_7_n_0 ;
  wire \result[2]_i_1_n_0 ;
  wire \result[2]_i_2_n_0 ;
  wire \result[2]_i_3_n_0 ;
  wire \result[2]_i_4_n_0 ;
  wire \result[2]_i_5_n_0 ;
  wire \result[2]_i_6_n_0 ;
  wire \result[2]_i_7_n_0 ;
  wire \result[2]_i_8_n_0 ;
  wire \result[30]_i_1_n_0 ;
  wire \result[30]_i_2_n_0 ;
  wire \result[30]_i_3_n_0 ;
  wire \result[30]_i_4_n_0 ;
  wire \result[30]_i_5_n_0 ;
  wire \result[30]_i_6_n_0 ;
  wire \result[31]_i_11_n_0 ;
  wire \result[31]_i_13_n_0 ;
  wire \result[31]_i_15_n_0 ;
  wire \result[31]_i_16_n_0 ;
  wire \result[31]_i_17_n_0 ;
  wire \result[31]_i_18_n_0 ;
  wire \result[31]_i_19_n_0 ;
  wire \result[31]_i_1_n_0 ;
  wire \result[31]_i_20_n_0 ;
  wire \result[31]_i_21_n_0 ;
  wire \result[31]_i_22_n_0 ;
  wire \result[31]_i_23_n_0 ;
  wire \result[31]_i_24_n_0 ;
  wire \result[31]_i_25_n_0 ;
  wire \result[31]_i_26_n_0 ;
  wire \result[31]_i_27_n_0 ;
  wire \result[31]_i_28_n_0 ;
  wire \result[31]_i_29_n_0 ;
  wire \result[31]_i_2_n_0 ;
  wire \result[31]_i_30_n_0 ;
  wire \result[31]_i_31_n_0 ;
  wire \result[31]_i_32_n_0 ;
  wire \result[31]_i_33_n_0 ;
  wire \result[31]_i_34_n_0 ;
  wire \result[31]_i_35_n_0 ;
  wire \result[31]_i_36_n_0 ;
  wire \result[31]_i_37_n_0 ;
  wire \result[31]_i_3_n_0 ;
  wire \result[31]_i_4_n_0 ;
  wire \result[31]_i_5_n_0 ;
  wire \result[31]_i_6_n_0 ;
  wire \result[31]_i_7_n_0 ;
  wire \result[31]_i_8_n_0 ;
  wire \result[31]_i_9_n_0 ;
  wire \result[3]_i_10_n_0 ;
  wire \result[3]_i_11_n_0 ;
  wire \result[3]_i_12_n_0 ;
  wire \result[3]_i_13_n_0 ;
  wire \result[3]_i_14_n_0 ;
  wire \result[3]_i_15_n_0 ;
  wire \result[3]_i_16_n_0 ;
  wire \result[3]_i_17_n_0 ;
  wire \result[3]_i_18_n_0 ;
  wire \result[3]_i_19_n_0 ;
  wire \result[3]_i_1_n_0 ;
  wire \result[3]_i_20_n_0 ;
  wire \result[3]_i_21_n_0 ;
  wire \result[3]_i_22_n_0 ;
  wire \result[3]_i_23_n_0 ;
  wire \result[3]_i_24_n_0 ;
  wire \result[3]_i_25_n_0 ;
  wire \result[3]_i_2_n_0 ;
  wire \result[3]_i_3_n_0 ;
  wire \result[3]_i_4_n_0 ;
  wire \result[3]_i_8_n_0 ;
  wire \result[3]_i_9_n_0 ;
  wire \result[4]_i_1_n_0 ;
  wire \result[4]_i_2_n_0 ;
  wire \result[4]_i_3_n_0 ;
  wire \result[4]_i_4_n_0 ;
  wire \result[4]_i_5_n_0 ;
  wire \result[4]_i_6_n_0 ;
  wire \result[4]_i_8_n_0 ;
  wire \result[5]_i_1_n_0 ;
  wire \result[5]_i_2_n_0 ;
  wire \result[5]_i_3_n_0 ;
  wire \result[5]_i_4_n_0 ;
  wire \result[5]_i_5_n_0 ;
  wire \result[5]_i_6_n_0 ;
  wire \result[5]_i_7_n_0 ;
  wire \result[6]_i_1_n_0 ;
  wire \result[6]_i_2_n_0 ;
  wire \result[6]_i_3_n_0 ;
  wire \result[6]_i_4_n_0 ;
  wire \result[6]_i_5_n_0 ;
  wire \result[6]_i_6_n_0 ;
  wire \result[6]_i_7_n_0 ;
  wire \result[6]_i_8_n_0 ;
  wire \result[7]_i_10_n_0 ;
  wire \result[7]_i_11_n_0 ;
  wire \result[7]_i_12_n_0 ;
  wire \result[7]_i_13_n_0 ;
  wire \result[7]_i_14_n_0 ;
  wire \result[7]_i_15_n_0 ;
  wire \result[7]_i_16_n_0 ;
  wire \result[7]_i_17_n_0 ;
  wire \result[7]_i_18_n_0 ;
  wire \result[7]_i_19_n_0 ;
  wire \result[7]_i_1_n_0 ;
  wire \result[7]_i_20_n_0 ;
  wire \result[7]_i_21_n_0 ;
  wire \result[7]_i_22_n_0 ;
  wire \result[7]_i_2_n_0 ;
  wire \result[7]_i_3_n_0 ;
  wire \result[7]_i_4_n_0 ;
  wire \result[7]_i_8_n_0 ;
  wire \result[7]_i_9_n_0 ;
  wire \result[8]_i_13_n_0 ;
  wire \result[8]_i_1_n_0 ;
  wire \result[8]_i_2_n_0 ;
  wire \result[8]_i_3_n_0 ;
  wire \result[8]_i_4_n_0 ;
  wire \result[8]_i_5_n_0 ;
  wire \result[8]_i_6_n_0 ;
  wire \result[8]_i_8_n_0 ;
  wire \result[9]_i_1_n_0 ;
  wire \result[9]_i_2_n_0 ;
  wire \result[9]_i_3_n_0 ;
  wire \result[9]_i_4_n_0 ;
  wire \result[9]_i_5_n_0 ;
  wire \result[9]_i_6_n_0 ;
  wire \result[9]_i_7_n_0 ;
  wire \result[9]_i_8_n_0 ;
  wire \result_reg[0]_i_13_n_0 ;
  wire \result_reg[0]_i_17_n_0 ;
  wire \result_reg[0]_i_33_n_0 ;
  wire \result_reg[0]_i_41_n_0 ;
  wire \result_reg[0]_i_66_n_0 ;
  wire \result_reg[11]_i_5_n_0 ;
  wire \result_reg[11]_i_6_n_0 ;
  wire \result_reg[11]_i_7_n_0 ;
  wire \result_reg[11]_i_7_n_4 ;
  wire \result_reg[11]_i_7_n_5 ;
  wire \result_reg[11]_i_7_n_6 ;
  wire \result_reg[11]_i_7_n_7 ;
  wire \result_reg[12]_i_7_n_0 ;
  wire \result_reg[15]_i_6_n_0 ;
  wire \result_reg[15]_i_7_n_0 ;
  wire \result_reg[15]_i_8_n_0 ;
  wire \result_reg[15]_i_8_n_4 ;
  wire \result_reg[15]_i_8_n_5 ;
  wire \result_reg[15]_i_8_n_6 ;
  wire \result_reg[15]_i_8_n_7 ;
  wire \result_reg[19]_i_10_n_0 ;
  wire \result_reg[19]_i_10_n_4 ;
  wire \result_reg[19]_i_10_n_5 ;
  wire \result_reg[19]_i_10_n_6 ;
  wire \result_reg[19]_i_10_n_7 ;
  wire \result_reg[19]_i_6_n_0 ;
  wire \result_reg[19]_i_7_n_0 ;
  wire \result_reg[23]_i_10_n_0 ;
  wire \result_reg[23]_i_10_n_4 ;
  wire \result_reg[23]_i_10_n_5 ;
  wire \result_reg[23]_i_10_n_6 ;
  wire \result_reg[23]_i_10_n_7 ;
  wire \result_reg[23]_i_6_n_0 ;
  wire \result_reg[23]_i_7_n_0 ;
  wire \result_reg[27]_i_11_n_0 ;
  wire \result_reg[27]_i_11_n_4 ;
  wire \result_reg[27]_i_11_n_5 ;
  wire \result_reg[27]_i_11_n_6 ;
  wire \result_reg[27]_i_11_n_7 ;
  wire \result_reg[27]_i_6_n_0 ;
  wire \result_reg[27]_i_7_n_0 ;
  wire \result_reg[31]_i_14_n_4 ;
  wire \result_reg[31]_i_14_n_5 ;
  wire \result_reg[31]_i_14_n_6 ;
  wire \result_reg[31]_i_14_n_7 ;
  wire \result_reg[3]_i_5_n_0 ;
  wire \result_reg[3]_i_6_n_0 ;
  wire \result_reg[3]_i_7_n_0 ;
  wire \result_reg[3]_i_7_n_4 ;
  wire \result_reg[3]_i_7_n_5 ;
  wire \result_reg[3]_i_7_n_6 ;
  wire \result_reg[3]_i_7_n_7 ;
  wire \result_reg[4]_i_7_n_0 ;
  wire \result_reg[7]_i_5_n_0 ;
  wire \result_reg[7]_i_6_n_0 ;
  wire \result_reg[7]_i_7_n_0 ;
  wire \result_reg[7]_i_7_n_4 ;
  wire \result_reg[7]_i_7_n_5 ;
  wire \result_reg[7]_i_7_n_6 ;
  wire \result_reg[7]_i_7_n_7 ;
  wire \result_reg[8]_i_7_n_0 ;
  wire \s_input_eth_in_ack[0]_i_1_n_0 ;
  wire \s_input_eth_in_ack[0]_i_2_n_0 ;
  wire \s_input_eth_in_ack[0]_i_3_n_0 ;
  wire \s_input_eth_in_ack[0]_i_4_n_0 ;
  wire \s_input_eth_in_ack[0]_i_5_n_0 ;
  wire \s_input_eth_in_ack[0]_i_6_n_0 ;
  wire \s_input_eth_in_ack[0]_i_7_n_0 ;
  wire \s_input_eth_in_ack[0]_i_8_n_0 ;
  wire \s_output_audio_out[7]_i_1_n_0 ;
  wire \s_output_audio_out[7]_i_2_n_0 ;
  wire \s_output_audio_out[7]_i_3_n_0 ;
  wire \s_output_audio_out[7]_i_4_n_0 ;
  wire \s_output_audio_out[7]_i_5_n_0 ;
  wire \s_output_audio_out[7]_i_6_n_0 ;
  wire \s_output_audio_out[7]_i_7_n_0 ;
  wire \s_output_audio_out[7]_i_8_n_0 ;
  wire \s_output_audio_out_stb[0]_i_1_n_0 ;
  wire \s_output_audio_out_stb_reg[0]_0 ;
  wire \s_output_eth_out[15]_i_1_n_0 ;
  wire \s_output_eth_out_stb[0]_i_1_n_0 ;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[2]_i_6_n_0 ;
  wire \state_reg_n_0_[0] ;
  wire \state_reg_n_0_[1] ;
  wire \state_reg_n_0_[2] ;
  wire [31:0]store_data;
  wire [31:0]timer;
  wire [31:1]timer0;
  wire \timer[0]_i_1_n_0 ;
  wire \timer[10]_i_1_n_0 ;
  wire \timer[11]_i_1_n_0 ;
  wire \timer[12]_i_1_n_0 ;
  wire \timer[12]_i_3_n_0 ;
  wire \timer[12]_i_4_n_0 ;
  wire \timer[12]_i_5_n_0 ;
  wire \timer[12]_i_6_n_0 ;
  wire \timer[13]_i_1_n_0 ;
  wire \timer[14]_i_1_n_0 ;
  wire \timer[15]_i_1_n_0 ;
  wire \timer[16]_i_1_n_0 ;
  wire \timer[16]_i_3_n_0 ;
  wire \timer[16]_i_4_n_0 ;
  wire \timer[16]_i_5_n_0 ;
  wire \timer[16]_i_6_n_0 ;
  wire \timer[17]_i_1_n_0 ;
  wire \timer[18]_i_1_n_0 ;
  wire \timer[19]_i_1_n_0 ;
  wire \timer[1]_i_1_n_0 ;
  wire \timer[20]_i_1_n_0 ;
  wire \timer[20]_i_3_n_0 ;
  wire \timer[20]_i_4_n_0 ;
  wire \timer[20]_i_5_n_0 ;
  wire \timer[20]_i_6_n_0 ;
  wire \timer[21]_i_1_n_0 ;
  wire \timer[22]_i_1_n_0 ;
  wire \timer[23]_i_1_n_0 ;
  wire \timer[24]_i_1_n_0 ;
  wire \timer[24]_i_3_n_0 ;
  wire \timer[24]_i_4_n_0 ;
  wire \timer[24]_i_5_n_0 ;
  wire \timer[24]_i_6_n_0 ;
  wire \timer[25]_i_1_n_0 ;
  wire \timer[26]_i_1_n_0 ;
  wire \timer[27]_i_1_n_0 ;
  wire \timer[28]_i_1_n_0 ;
  wire \timer[28]_i_3_n_0 ;
  wire \timer[28]_i_4_n_0 ;
  wire \timer[28]_i_5_n_0 ;
  wire \timer[28]_i_6_n_0 ;
  wire \timer[29]_i_1_n_0 ;
  wire \timer[2]_i_1_n_0 ;
  wire \timer[30]_i_1_n_0 ;
  wire \timer[31]_i_10_n_0 ;
  wire \timer[31]_i_11_n_0 ;
  wire \timer[31]_i_12_n_0 ;
  wire \timer[31]_i_13_n_0 ;
  wire \timer[31]_i_14_n_0 ;
  wire \timer[31]_i_1_n_0 ;
  wire \timer[31]_i_2_n_0 ;
  wire \timer[31]_i_3_n_0 ;
  wire \timer[31]_i_4_n_0 ;
  wire \timer[31]_i_6_n_0 ;
  wire \timer[31]_i_7_n_0 ;
  wire \timer[31]_i_8_n_0 ;
  wire \timer[31]_i_9_n_0 ;
  wire \timer[3]_i_1_n_0 ;
  wire \timer[4]_i_1_n_0 ;
  wire \timer[4]_i_3_n_0 ;
  wire \timer[4]_i_4_n_0 ;
  wire \timer[4]_i_5_n_0 ;
  wire \timer[4]_i_6_n_0 ;
  wire \timer[5]_i_1_n_0 ;
  wire \timer[6]_i_1_n_0 ;
  wire \timer[7]_i_1_n_0 ;
  wire \timer[8]_i_1_n_0 ;
  wire \timer[8]_i_3_n_0 ;
  wire \timer[8]_i_4_n_0 ;
  wire \timer[8]_i_5_n_0 ;
  wire \timer[8]_i_6_n_0 ;
  wire \timer[9]_i_1_n_0 ;
  wire \timer_reg[12]_i_2_n_0 ;
  wire \timer_reg[16]_i_2_n_0 ;
  wire \timer_reg[20]_i_2_n_0 ;
  wire \timer_reg[24]_i_2_n_0 ;
  wire \timer_reg[28]_i_2_n_0 ;
  wire \timer_reg[4]_i_2_n_0 ;
  wire \timer_reg[8]_i_2_n_0 ;
  wire write_enable_reg_n_0;
  wire [31:0]write_output;
  wire \write_output[0]_i_1_n_0 ;
  wire \write_output[10]_i_1_n_0 ;
  wire \write_output[11]_i_1_n_0 ;
  wire \write_output[12]_i_1_n_0 ;
  wire \write_output[13]_i_1_n_0 ;
  wire \write_output[14]_i_1_n_0 ;
  wire \write_output[15]_i_1_n_0 ;
  wire \write_output[16]_i_1_n_0 ;
  wire \write_output[17]_i_1_n_0 ;
  wire \write_output[18]_i_1_n_0 ;
  wire \write_output[19]_i_1_n_0 ;
  wire \write_output[1]_i_1_n_0 ;
  wire \write_output[20]_i_1_n_0 ;
  wire \write_output[21]_i_1_n_0 ;
  wire \write_output[22]_i_1_n_0 ;
  wire \write_output[23]_i_1_n_0 ;
  wire \write_output[24]_i_1_n_0 ;
  wire \write_output[25]_i_1_n_0 ;
  wire \write_output[26]_i_1_n_0 ;
  wire \write_output[27]_i_1_n_0 ;
  wire \write_output[28]_i_1_n_0 ;
  wire \write_output[29]_i_1_n_0 ;
  wire \write_output[2]_i_1_n_0 ;
  wire \write_output[30]_i_1_n_0 ;
  wire \write_output[31]_i_2_n_0 ;
  wire \write_output[31]_i_3_n_0 ;
  wire \write_output[31]_i_4_n_0 ;
  wire \write_output[31]_i_5_n_0 ;
  wire \write_output[31]_i_6_n_0 ;
  wire \write_output[3]_i_1_n_0 ;
  wire \write_output[4]_i_1_n_0 ;
  wire \write_output[5]_i_1_n_0 ;
  wire \write_output[6]_i_1_n_0 ;
  wire \write_output[7]_i_1_n_0 ;
  wire \write_output[8]_i_1_n_0 ;
  wire \write_output[9]_i_1_n_0 ;
  wire [15:0]write_value;
  wire \write_value[15]_i_2_n_0 ;
  wire \write_value[15]_i_3_n_0 ;
  wire NLW_memory_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_0_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_0_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_0_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_1_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_1_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_1_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_2_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_2_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_2_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_2_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_3_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_3_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_3_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_3_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_4_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_4_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_4_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_4_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_5_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_5_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_5_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_5_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_6_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_6_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_6_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_6_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_memory_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_memory_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_memory_reg_7_DBITERR_UNCONNECTED;
  wire NLW_memory_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_memory_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_memory_reg_7_REGCEAREGCE_UNCONNECTED;
  wire NLW_memory_reg_7_REGCEB_UNCONNECTED;
  wire NLW_memory_reg_7_SBITERR_UNCONNECTED;
  wire [31:4]NLW_memory_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_memory_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_memory_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_memory_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_memory_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_memory_reg_7_RDADDRECC_UNCONNECTED;
  wire [3:0]\NLW_program_counter_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_program_counter_reg[15]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_program_counter_reg_rep[4]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_program_counter_reg_rep[8]_i_4_CO_UNCONNECTED ;
  wire [2:0]\NLW_program_counter_reg_rep[9]_i_4_CO_UNCONNECTED ;
  wire [1:0]NLW_registers_reg_r1_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r1_0_15_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_registers_reg_r2_0_15_6_11_DOD_UNCONNECTED;
  wire [2:0]\NLW_result_reg[0]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_10_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_13_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_13_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_17_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_17_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_33_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_33_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_41_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_41_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[0]_i_66_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_66_O_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[0]_i_9_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[11]_i_5_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[11]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[11]_i_7_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[12]_i_7_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[15]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[15]_i_7_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[15]_i_8_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[16]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_result_reg[16]_i_6_O_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[19]_i_10_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[19]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[19]_i_7_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[23]_i_10_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[23]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[23]_i_7_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[27]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[27]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[27]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[31]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[31]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_result_reg[31]_i_14_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[3]_i_5_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[3]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[3]_i_7_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[4]_i_7_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[7]_i_5_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[7]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[7]_i_7_CO_UNCONNECTED ;
  wire [2:0]\NLW_result_reg[8]_i_7_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[12]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[16]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[20]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[24]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[28]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_timer_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_timer_reg[31]_i_5_O_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_timer_reg[8]_i_2_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    \SAMPLE[7]_i_1 
       (.I0(\s_output_audio_out_stb_reg[0]_0 ),
        .I1(STATE_reg),
        .O(SR));
  FDRE \address_a_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[0]),
        .Q(address_a_2[0]),
        .R(1'b0));
  FDRE \address_a_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[1]),
        .Q(address_a_2[1]),
        .R(1'b0));
  FDRE \address_a_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[2]),
        .Q(address_a_2[2]),
        .R(1'b0));
  FDRE \address_a_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_a[3]),
        .Q(address_a_2[3]),
        .R(1'b0));
  FDRE \address_b_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[1] ),
        .Q(address_b_2[1]),
        .R(1'b0));
  FDRE \address_b_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[2] ),
        .Q(address_b_2[2]),
        .R(1'b0));
  FDRE \address_b_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[3] ),
        .Q(address_b_2[3]),
        .R(1'b0));
  FDRE \address_z_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[0]),
        .Q(address_z_2[0]),
        .R(1'b0));
  FDRE \address_z_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[1]),
        .Q(address_z_2[1]),
        .R(1'b0));
  FDRE \address_z_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[2]),
        .Q(address_z_2[2]),
        .R(1'b0));
  FDRE \address_z_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(address_z[3]),
        .Q(address_z_2[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \address_z_3[3]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(\state_reg_n_0_[0] ),
        .O(\address_z_3[3]_i_1_n_0 ));
  FDRE \address_z_3_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1_n_0 ),
        .D(address_z_2[0]),
        .Q(address_z_3[0]),
        .R(INTERNAL_RST_reg));
  FDRE \address_z_3_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1_n_0 ),
        .D(address_z_2[1]),
        .Q(address_z_3[1]),
        .R(INTERNAL_RST_reg));
  FDRE \address_z_3_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1_n_0 ),
        .D(address_z_2[2]),
        .Q(address_z_3[2]),
        .R(INTERNAL_RST_reg));
  FDRE \address_z_3_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\address_z_3[3]_i_1_n_0 ),
        .D(address_z_2[3]),
        .Q(address_z_3[3]),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h111DDD1DFFFFFFFF)) 
    \instruction[0]_i_1 
       (.I0(\instruction[0]_i_2_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\instruction[0]_i_3_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep_n_0 ),
        .I4(\instruction[0]_i_4_n_0 ),
        .I5(\instruction[0]_i_5_n_0 ),
        .O(\instruction[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F7F7FFFDDD5FF)) 
    \instruction[0]_i_11 
       (.I0(\instruction[17]_i_7_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[9] ),
        .O(\instruction[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8088808088888888)) 
    \instruction[0]_i_12 
       (.I0(\instruction_reg[0]_i_22_n_0 ),
        .I1(\instruction[0]_i_23_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep_n_0 ),
        .I3(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[9] ),
        .O(\instruction[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEEEEEEEEEEEAE)) 
    \instruction[0]_i_13 
       (.I0(\program_counter_reg_rep_n_0_[9] ),
        .I1(\instruction_reg[0]_i_24_n_0 ),
        .I2(\instruction[0]_i_25_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .O(\instruction[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000200001002040)) 
    \instruction[0]_i_14 
       (.I0(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .O(\instruction[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000082100000)) 
    \instruction[0]_i_15 
       (.I0(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0120100408110800)) 
    \instruction[0]_i_17 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .O(\instruction[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hBA7FA7EFE7FFAF7F)) 
    \instruction[0]_i_18 
       (.I0(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFBFFFFFFFFFBF)) 
    \instruction[0]_i_2 
       (.I0(\instruction[0]_i_6_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .O(\instruction[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFEF)) 
    \instruction[0]_i_20 
       (.I0(\program_counter_reg_rep[5]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .O(\instruction[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFAEFFFFFFF)) 
    \instruction[0]_i_21 
       (.I0(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep_n_0 ),
        .O(\instruction[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \instruction[0]_i_23 
       (.I0(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .O(\instruction[0]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \instruction[0]_i_25 
       (.I0(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .O(\instruction[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hBBFFBFF9FBBB9FF9)) 
    \instruction[0]_i_26 
       (.I0(\program_counter_reg_rep[4]_rep_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .O(\instruction[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h5FB27FB3FCFDFFFD)) 
    \instruction[0]_i_27 
       (.I0(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h3310003400020026)) 
    \instruction[0]_i_28 
       (.I0(\program_counter_reg_rep[5]_rep_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h080038C0083CB800)) 
    \instruction[0]_i_29 
       (.I0(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hF7F5EFFFEEFB6FFF)) 
    \instruction[0]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[7] ),
        .I1(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .O(\instruction[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDFEFDF6F7FFEFE7F)) 
    \instruction[0]_i_30 
       (.I0(\program_counter_reg_rep[4]_rep_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep_n_0 ),
        .O(\instruction[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hCFFFBF3BFFB3F3FF)) 
    \instruction[0]_i_31 
       (.I0(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .O(\instruction[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h57DF7FFFDFDF7FFF)) 
    \instruction[0]_i_32 
       (.I0(\program_counter_reg_rep[5]_rep_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .O(\instruction[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFD7ECFFFDBFD0)) 
    \instruction[0]_i_33 
       (.I0(\program_counter_reg_rep[5]_rep_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[3]_rep_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .O(\instruction[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FFFFFFFFF7FF)) 
    \instruction[0]_i_4 
       (.I0(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[7] ),
        .O(\instruction[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2F20202020202020)) 
    \instruction[0]_i_5 
       (.I0(\instruction_reg[0]_i_7_n_0 ),
        .I1(\instruction_reg[0]_i_8_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[0] ),
        .I3(\instruction[0]_i_9_n_0 ),
        .I4(\instruction_reg[0]_i_10_n_0 ),
        .I5(\instruction[0]_i_11_n_0 ),
        .O(\instruction[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \instruction[0]_i_6 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .O(\instruction[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \instruction[0]_i_9 
       (.I0(\instruction_reg[0]_i_16_n_0 ),
        .I1(\instruction[0]_i_17_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\instruction[0]_i_18_n_0 ),
        .I4(\instruction_reg[0]_i_19_n_0 ),
        .O(\instruction[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B800FFFFFF)) 
    \instruction[10]_i_1 
       (.I0(\instruction_reg[10]_i_2_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\instruction[10]_i_3_n_0 ),
        .I3(\instruction[10]_i_4_n_0 ),
        .I4(\instruction_reg[10]_i_5_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[0] ),
        .O(\instruction[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \instruction[10]_i_10 
       (.I0(\program_counter_reg_rep[8]_rep_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep_n_0 ),
        .O(\instruction[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hABABABA8ABABABAB)) 
    \instruction[10]_i_11 
       (.I0(\instruction[10]_i_13_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\instruction[10]_i_14_n_0 ),
        .I3(\instruction[19]_i_11_n_0 ),
        .I4(\instruction[10]_i_15_n_0 ),
        .I5(\instruction[10]_i_16_n_0 ),
        .O(\instruction[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0AFA0CFC0CFC0)) 
    \instruction[10]_i_12 
       (.I0(\instruction[10]_i_17_n_0 ),
        .I1(\instruction[10]_i_18_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I3(\instruction[11]_i_3_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[9] ),
        .I5(\program_counter_reg_rep_n_0_[1] ),
        .O(\instruction[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h7BFDEFFFFBFEFFDF)) 
    \instruction[10]_i_13 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep_n_0 ),
        .O(\instruction[10]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \instruction[10]_i_14 
       (.I0(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[10]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \instruction[10]_i_15 
       (.I0(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep_n_0 ),
        .O(\instruction[10]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \instruction[10]_i_16 
       (.I0(\program_counter_reg_rep[8]_rep_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[10]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFD7FF7FF)) 
    \instruction[10]_i_17 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .O(\instruction[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFEBBFFFBEFFFFFFE)) 
    \instruction[10]_i_18 
       (.I0(\program_counter_reg_rep_n_0_[9] ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[10]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \instruction[10]_i_3 
       (.I0(\instruction[10]_i_8_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I2(\instruction[10]_i_9_n_0 ),
        .I3(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I4(\instruction[12]_i_5_n_0 ),
        .O(\instruction[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFFFF)) 
    \instruction[10]_i_4 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\instruction[10]_i_10_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000040000)) 
    \instruction[10]_i_6 
       (.I0(\program_counter_reg_rep[8]_rep_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .O(\instruction[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0002000080814000)) 
    \instruction[10]_i_7 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h21008004)) 
    \instruction[10]_i_8 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022222E22)) 
    \instruction[10]_i_9 
       (.I0(\program_counter_reg_rep_n_0_[9] ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h5555DFD5)) 
    \instruction[11]_i_1 
       (.I0(\instruction[12]_i_2_n_0 ),
        .I1(\instruction_reg[12]_i_3_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I3(\instruction[11]_i_2_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[0] ),
        .O(\instruction[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \instruction[11]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep_n_0_[9] ),
        .I2(\instruction[11]_i_3_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\instruction[12]_i_10_n_0 ),
        .O(\instruction[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFDF5FEBFDFC9FFF)) 
    \instruction[11]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep_n_0 ),
        .O(\instruction[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h5555DFD5)) 
    \instruction[12]_i_1 
       (.I0(\instruction[12]_i_2_n_0 ),
        .I1(\instruction_reg[12]_i_3_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I3(\instruction[12]_i_4_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[0] ),
        .O(\instruction[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000004001010800)) 
    \instruction[12]_i_10 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .O(\instruction[12]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h24)) 
    \instruction[12]_i_11 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep_n_0 ),
        .O(\instruction[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFFFFFFF)) 
    \instruction[12]_i_2 
       (.I0(\instruction[12]_i_5_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I2(\instruction[12]_i_6_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\instruction_reg[10]_i_2_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[0] ),
        .O(\instruction[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F00)) 
    \instruction[12]_i_4 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep_n_0_[9] ),
        .I2(\instruction[12]_i_9_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\instruction[12]_i_10_n_0 ),
        .O(\instruction[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0200000080080800)) 
    \instruction[12]_i_5 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .O(\instruction[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h800AFFFF800A0000)) 
    \instruction[12]_i_6 
       (.I0(\instruction[12]_i_11_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I5(\instruction[10]_i_9_n_0 ),
        .O(\instruction[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h085140000A088000)) 
    \instruction[12]_i_7 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4800000001808040)) 
    \instruction[12]_i_8 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep_n_0 ),
        .O(\instruction[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF777E7BFFDCBD7F)) 
    \instruction[12]_i_9 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep[7]_rep_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep_n_0 ),
        .O(\instruction[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8F888FFFFFFFFFFF)) 
    \instruction[16]_i_1 
       (.I0(\instruction[16]_i_2_n_0 ),
        .I1(\instruction[16]_i_3_n_0 ),
        .I2(\instruction_reg[16]_i_4_n_0 ),
        .I3(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I4(\instruction[16]_i_5_n_0 ),
        .I5(\instruction_reg[16]_i_6_n_0 ),
        .O(\instruction[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2E2200002E222E22)) 
    \instruction[16]_i_10 
       (.I0(\instruction[16]_i_14_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\instruction[16]_i_15_n_0 ),
        .I3(\instruction[16]_i_16_n_0 ),
        .I4(\instruction[16]_i_17_n_0 ),
        .I5(\instruction[16]_i_18_n_0 ),
        .O(\instruction[16]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004F40404)) 
    \instruction[16]_i_11 
       (.I0(\instruction[16]_i_19_n_0 ),
        .I1(\instruction_reg[16]_i_20_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\instruction[16]_i_21_n_0 ),
        .I4(\instruction_reg[16]_i_22_n_0 ),
        .I5(\instruction_reg[16]_i_23_n_0 ),
        .O(\instruction[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hCFFDFDFDFFFFF7FD)) 
    \instruction[16]_i_12 
       (.I0(\program_counter_reg_rep[8]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCFDFDFFBEFCFD0FF)) 
    \instruction[16]_i_13 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep_n_0 ),
        .O(\instruction[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA8AAAAAA)) 
    \instruction[16]_i_14 
       (.I0(\instruction_reg[16]_i_24_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hDD5D555D55555555)) 
    \instruction[16]_i_15 
       (.I0(\instruction[16]_i_25_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\instruction[17]_i_21_n_0 ),
        .I3(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I4(\instruction[2]_i_9_n_0 ),
        .I5(\instruction[16]_i_26_n_0 ),
        .O(\instruction[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7BF9EFD7FFEFFFDF)) 
    \instruction[16]_i_16 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .O(\instruction[16]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \instruction[16]_i_17 
       (.I0(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[16]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \instruction[16]_i_18 
       (.I0(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep_n_0 ),
        .O(\instruction[16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hA000001210448018)) 
    \instruction[16]_i_19 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0080009010904094)) 
    \instruction[16]_i_2 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[9] ),
        .I3(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[0] ),
        .I5(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \instruction[16]_i_21 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep_n_0 ),
        .I2(\program_counter_reg_rep[3]_rep_n_0 ),
        .I3(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .O(\instruction[16]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFF3FFFFFF5F5F5F5)) 
    \instruction[16]_i_25 
       (.I0(\instruction[16]_i_35_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep_n_0 ),
        .I4(\instruction[24]_i_35_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[16]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \instruction[16]_i_26 
       (.I0(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[16]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h5FF5F5FFFEFFFEFF)) 
    \instruction[16]_i_27 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .O(\instruction[16]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBF7FF82F77EFF)) 
    \instruction[16]_i_28 
       (.I0(\program_counter_reg_rep[5]_rep_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[16]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hF5D5FFFF5FFD7FFD)) 
    \instruction[16]_i_29 
       (.I0(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[16]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \instruction[16]_i_3 
       (.I0(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFD3F3FF7FFFCB8FC)) 
    \instruction[16]_i_30 
       (.I0(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep_n_0 ),
        .O(\instruction[16]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \instruction[16]_i_31 
       (.I0(\program_counter_reg_rep[5]_rep_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[16]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0040004080091000)) 
    \instruction[16]_i_32 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .O(\instruction[16]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h777FCFFFF77FFBFB)) 
    \instruction[16]_i_33 
       (.I0(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .O(\instruction[16]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFBE3FFEF7FDDF)) 
    \instruction[16]_i_34 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[16]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h0A002808)) 
    \instruction[16]_i_35 
       (.I0(\program_counter_reg_rep[5]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .O(\instruction[16]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA22AAAA2AAAA)) 
    \instruction[16]_i_5 
       (.I0(\instruction_reg[16]_i_9_n_0 ),
        .I1(\instruction[20]_i_3_n_0 ),
        .I2(\program_counter_reg_rep[3]_rep_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF2CF7FFFFFBFF)) 
    \instruction[16]_i_7 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .I2(\program_counter_reg_rep[3]_rep_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .O(\instruction[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFE77DF7)) 
    \instruction[16]_i_8 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .O(\instruction[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBBFFBBFFFFFFFBFF)) 
    \instruction[17]_i_1 
       (.I0(\instruction[17]_i_2_n_0 ),
        .I1(\instruction_reg[17]_i_3_n_0 ),
        .I2(\instruction[17]_i_4_n_0 ),
        .I3(\instruction[17]_i_5_n_0 ),
        .I4(\instruction_reg[17]_i_6_n_0 ),
        .I5(\instruction[17]_i_7_n_0 ),
        .O(\instruction[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFAFFFFBFBFB)) 
    \instruction[17]_i_10 
       (.I0(\instruction[17]_i_21_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[3] ),
        .I4(\program_counter_reg_rep[2]_rep_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .O(\instruction[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h7777777774777777)) 
    \instruction[17]_i_11 
       (.I0(\instruction[17]_i_22_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[3] ),
        .I4(\program_counter_reg_rep[5]_rep_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .O(\instruction[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF04FFFFFF)) 
    \instruction[17]_i_12 
       (.I0(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I1(\instruction[21]_i_6_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep_n_0 ),
        .I3(\instruction[17]_i_23_n_0 ),
        .I4(\instruction[17]_i_24_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFBBEFFFFFEFEF6F6)) 
    \instruction[17]_i_13 
       (.I0(\program_counter_reg_rep[5]_rep_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .I5(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBBFBFFFFFF)) 
    \instruction[17]_i_14 
       (.I0(\program_counter_reg_rep[5]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBBFFFBFFFFF3FBFF)) 
    \instruction[17]_i_15 
       (.I0(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h80000000FFFFFFFF)) 
    \instruction[17]_i_17 
       (.I0(\program_counter_reg_rep[5]_rep_n_0 ),
        .I1(\instruction[25]_i_12_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[3] ),
        .I4(\program_counter_reg_rep_n_0_[1] ),
        .I5(\instruction[17]_i_27_n_0 ),
        .O(\instruction[17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9B00000000110347)) 
    \instruction[17]_i_18 
       (.I0(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[1] ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[17]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h55557FFFFFFF7FFF)) 
    \instruction[17]_i_19 
       (.I0(\instruction_reg[17]_i_28_n_0 ),
        .I1(\instruction[17]_i_29_n_0 ),
        .I2(\instruction[17]_i_30_n_0 ),
        .I3(\instruction[17]_i_31_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[1] ),
        .I5(\instruction[17]_i_32_n_0 ),
        .O(\instruction[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0022000088F00000)) 
    \instruction[17]_i_2 
       (.I0(\instruction[17]_i_8_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\instruction[17]_i_9_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep_n_0 ),
        .I4(\instruction[20]_i_3_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF55DFFFDFFFDF)) 
    \instruction[17]_i_20 
       (.I0(\instruction_reg[17]_i_33_n_0 ),
        .I1(\instruction[17]_i_34_n_0 ),
        .I2(\instruction[17]_i_35_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\instruction[17]_i_36_n_0 ),
        .I5(\instruction_reg[17]_i_37_n_0 ),
        .O(\instruction[17]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \instruction[17]_i_21 
       (.I0(\program_counter_reg_rep[5]_rep_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[17]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000802280820000)) 
    \instruction[17]_i_22 
       (.I0(\program_counter_reg_rep[2]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[17]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEBFDEFFFE)) 
    \instruction[17]_i_23 
       (.I0(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[3] ),
        .I4(\program_counter_reg_rep[5]_rep_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[17]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h5FFDBFFF1795FBFF)) 
    \instruction[17]_i_24 
       (.I0(\program_counter_reg_rep_n_0_[3] ),
        .I1(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .O(\instruction[17]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAA8A8A8AAA8AAAAA)) 
    \instruction[17]_i_25 
       (.I0(\instruction[17]_i_38_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep_n_0 ),
        .I2(\instruction[17]_i_39_n_0 ),
        .I3(\instruction[17]_i_40_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .I5(\instruction[19]_i_11_n_0 ),
        .O(\instruction[17]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFE6EFFFEFFFFFFFF)) 
    \instruction[17]_i_26 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[17]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FF7FFFFFFDF)) 
    \instruction[17]_i_27 
       (.I0(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[17]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFBBFFFFFFFFFCCF)) 
    \instruction[17]_i_29 
       (.I0(\program_counter_reg_rep[7]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep[2]_rep_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[17]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD7557FFFD)) 
    \instruction[17]_i_30 
       (.I0(\instruction[17]_i_43_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .I5(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .O(\instruction[17]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h7EFF6FFFF7EEF7FF)) 
    \instruction[17]_i_31 
       (.I0(\program_counter_reg_rep[7]_rep_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[17]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000A282AAAAA282)) 
    \instruction[17]_i_32 
       (.I0(\instruction[17]_i_44_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\instruction[17]_i_45_n_0 ),
        .I5(\instruction[17]_i_46_n_0 ),
        .O(\instruction[17]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000060200600)) 
    \instruction[17]_i_34 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .I5(\instruction[17]_i_49_n_0 ),
        .O(\instruction[17]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFDFEF7F7F)) 
    \instruction[17]_i_35 
       (.I0(\program_counter_reg_rep[2]_rep_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .I5(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .O(\instruction[17]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h02000022FFFFFFFF)) 
    \instruction[17]_i_36 
       (.I0(\instruction[17]_i_50_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\instruction[17]_i_51_n_0 ),
        .O(\instruction[17]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h6EFF7EFFFF7EFE7F)) 
    \instruction[17]_i_38 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[17]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \instruction[17]_i_39 
       (.I0(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .O(\instruction[17]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h8B8B8BBBBBBB8BBB)) 
    \instruction[17]_i_4 
       (.I0(\instruction[17]_i_12_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\instruction[17]_i_13_n_0 ),
        .I3(\instruction[17]_i_14_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I5(\instruction[17]_i_15_n_0 ),
        .O(\instruction[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \instruction[17]_i_40 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[17]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFBFFAFEFFFFFF)) 
    \instruction[17]_i_41 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[3] ),
        .I2(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep_n_0 ),
        .O(\instruction[17]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFBFFEFAA)) 
    \instruction[17]_i_42 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep_n_0 ),
        .O(\instruction[17]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \instruction[17]_i_43 
       (.I0(\program_counter_reg_rep[5]_rep_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep_n_0 ),
        .O(\instruction[17]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \instruction[17]_i_44 
       (.I0(\program_counter_reg_rep[5]_rep_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .O(\instruction[17]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hFF3FF11F)) 
    \instruction[17]_i_45 
       (.I0(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[2]_rep_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[17]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h7005004500007000)) 
    \instruction[17]_i_46 
       (.I0(\program_counter_reg_rep[2]_rep_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep_n_0 ),
        .O(\instruction[17]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFBBFCBF)) 
    \instruction[17]_i_47 
       (.I0(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[17]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFBFB5BFFBFFBDBFF)) 
    \instruction[17]_i_48 
       (.I0(\program_counter_reg_rep[2]_rep_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .I5(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .O(\instruction[17]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \instruction[17]_i_49 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep_n_0 ),
        .O(\instruction[17]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h202F2F2F2F2F2F2F)) 
    \instruction[17]_i_5 
       (.I0(\instruction_reg[17]_i_16_n_0 ),
        .I1(\instruction[17]_i_17_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[0] ),
        .I3(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I5(\instruction[17]_i_18_n_0 ),
        .O(\instruction[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \instruction[17]_i_50 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[17]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAFE5FFFFFFF)) 
    \instruction[17]_i_51 
       (.I0(\program_counter_reg_rep[5]_rep_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep_n_0 ),
        .O(\instruction[17]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'hFCFF377F)) 
    \instruction[17]_i_52 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep_n_0 ),
        .O(\instruction[17]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'hFFBFFBBF)) 
    \instruction[17]_i_53 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[2]_rep_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .O(\instruction[17]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \instruction[17]_i_7 
       (.I0(\program_counter_reg_rep[5]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[17]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \instruction[17]_i_8 
       (.I0(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0A000A0A1AA101AA)) 
    \instruction[17]_i_9 
       (.I0(\program_counter_reg_rep_n_0_[9] ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[3] ),
        .I4(\program_counter_reg_rep_n_0_[1] ),
        .I5(\program_counter_reg_rep_n_0_[0] ),
        .O(\instruction[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8888F8FFFFFFF8FF)) 
    \instruction[18]_i_1 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[9] ),
        .I2(\instruction[18]_i_2_n_0 ),
        .I3(\instruction_reg[18]_i_3_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I5(\instruction[18]_i_4_n_0 ),
        .O(\instruction[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \instruction[18]_i_10 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDFFFDFFF9DDFF)) 
    \instruction[18]_i_12 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[3] ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[6] ),
        .I5(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .O(\instruction[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h77FFBFFCFFFCFFBF)) 
    \instruction[18]_i_13 
       (.I0(\program_counter_reg_rep_n_0_[3] ),
        .I1(\program_counter_reg_rep_n_0_[6] ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFDFD5FFFF)) 
    \instruction[18]_i_14 
       (.I0(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[3] ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[6] ),
        .I5(\program_counter_reg_rep_n_0_[1] ),
        .O(\instruction[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFDBBFDF7FFF7EDFE)) 
    \instruction[18]_i_15 
       (.I0(\program_counter_reg_rep_n_0_[3] ),
        .I1(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[6] ),
        .I5(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[18]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hB9BFFDBF)) 
    \instruction[18]_i_16 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[6] ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000ADBFEFBF)) 
    \instruction[18]_i_17 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[6] ),
        .I3(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[9] ),
        .O(\instruction[18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFEF4FDFFFF7EFEFF)) 
    \instruction[18]_i_18 
       (.I0(\program_counter_reg_rep_n_0_[3] ),
        .I1(\program_counter_reg_rep_n_0_[6] ),
        .I2(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[18]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFEDFFEFFDDDEFFD7)) 
    \instruction[18]_i_19 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[6] ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[18]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h0060)) 
    \instruction[18]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[3] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[9] ),
        .I3(\program_counter_reg_rep_n_0_[0] ),
        .O(\instruction[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAFAFCFAAA0A0C0)) 
    \instruction[18]_i_4 
       (.I0(\instruction_reg[18]_i_8_n_0 ),
        .I1(\instruction[18]_i_9_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[0] ),
        .I3(\instruction[18]_i_10_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[1] ),
        .I5(\instruction_reg[18]_i_11_n_0 ),
        .O(\instruction[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \instruction[18]_i_5 
       (.I0(\program_counter_reg_rep_n_0_[0] ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF7DFFFEF7FDFFFEF)) 
    \instruction[18]_i_9 
       (.I0(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[3] ),
        .I4(\program_counter_reg_rep_n_0_[6] ),
        .I5(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00280200FFFFFFFF)) 
    \instruction[19]_i_1 
       (.I0(\instruction[19]_i_2_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[6] ),
        .I5(\instruction_reg[19]_i_3_n_0 ),
        .O(\instruction[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \instruction[19]_i_11 
       (.I0(\program_counter_reg_rep[2]_rep_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hDFFB74FFEBFFFFFF)) 
    \instruction[19]_i_12 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF7F277FDFFFFFFFF)) 
    \instruction[19]_i_13 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[6] ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\program_counter_reg_rep[2]_rep_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .O(\instruction[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hEAAEEEEE2AA22222)) 
    \instruction[19]_i_14 
       (.I0(\instruction[19]_i_16_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I5(\instruction[19]_i_17_n_0 ),
        .O(\instruction[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    \instruction[19]_i_15 
       (.I0(\instruction[19]_i_18_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[9] ),
        .I2(\program_counter_reg_rep_n_0_[6] ),
        .I3(\instruction[19]_i_19_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I5(\instruction[19]_i_20_n_0 ),
        .O(\instruction[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hEEFBBAEFFFF7F5F7)) 
    \instruction[19]_i_16 
       (.I0(\program_counter_reg_rep_n_0_[6] ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .O(\instruction[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBFF5BBBBBFFD)) 
    \instruction[19]_i_17 
       (.I0(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[6] ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep_n_0 ),
        .O(\instruction[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFDFFFF9FEFF)) 
    \instruction[19]_i_18 
       (.I0(\program_counter_reg_rep[2]_rep_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[6] ),
        .I3(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[19]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h01025100)) 
    \instruction[19]_i_19 
       (.I0(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0002D90040404000)) 
    \instruction[19]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20404210280562A2)) 
    \instruction[19]_i_20 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[6] ),
        .I4(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[19]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \instruction[19]_i_4 
       (.I0(\instruction[19]_i_6_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\instruction[19]_i_7_n_0 ),
        .I3(\instruction[19]_i_8_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I5(\instruction_reg[19]_i_9_n_0 ),
        .O(\instruction[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAAAAAAA)) 
    \instruction[19]_i_5 
       (.I0(\instruction_reg[19]_i_10_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[6] ),
        .I2(\instruction[26]_i_8_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I5(\instruction[19]_i_11_n_0 ),
        .O(\instruction[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF5FD7DFFFFF57DFF)) 
    \instruction[19]_i_6 
       (.I0(\program_counter_reg_rep_n_0_[6] ),
        .I1(\program_counter_reg_rep[2]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFBAEF55773FFF)) 
    \instruction[19]_i_7 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[6] ),
        .I2(\program_counter_reg_rep[2]_rep_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0008008008000000)) 
    \instruction[19]_i_8 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[6] ),
        .I2(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep_n_0 ),
        .O(\instruction[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h7F7FFF5F)) 
    \instruction[1]_i_1 
       (.I0(\instruction[1]_i_2_n_0 ),
        .I1(\instruction[1]_i_3_n_0 ),
        .I2(\instruction[1]_i_4_n_0 ),
        .I3(\instruction_reg[1]_i_5_n_0 ),
        .I4(\instruction[1]_i_6_n_0 ),
        .O(\instruction[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF55DF55DF55DF)) 
    \instruction[1]_i_10 
       (.I0(\instruction_reg[1]_i_12_n_0 ),
        .I1(\instruction[1]_i_13_n_0 ),
        .I2(\instruction_reg[1]_i_14_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\instruction[1]_i_15_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep_n_0 ),
        .O(\instruction[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h5757F757)) 
    \instruction[1]_i_11 
       (.I0(\instruction_reg[1]_i_16_n_0 ),
        .I1(\instruction_reg[1]_i_17_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\instruction[1]_i_18_n_0 ),
        .I4(\instruction[1]_i_19_n_0 ),
        .O(\instruction[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000028)) 
    \instruction[1]_i_13 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .I2(\program_counter_reg_rep[3]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep_n_0 ),
        .O(\instruction[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h1949040080C00400)) 
    \instruction[1]_i_15 
       (.I0(\program_counter_reg_rep[7]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[3]_rep_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .O(\instruction[1]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h89)) 
    \instruction[1]_i_18 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep_n_0 ),
        .O(\instruction[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hF3FFFBCB3FCF3BFB)) 
    \instruction[1]_i_19 
       (.I0(\program_counter_reg_rep[7]_rep_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep_n_0 ),
        .I3(\program_counter_reg_rep[2]_rep_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFDFDFFF)) 
    \instruction[1]_i_2 
       (.I0(\instruction[1]_i_7_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[1] ),
        .O(\instruction[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FF7FFFFFF7FFC)) 
    \instruction[1]_i_20 
       (.I0(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFF7E7FEFFFFEF)) 
    \instruction[1]_i_21 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep_n_0 ),
        .O(\instruction[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFC9F7FFFFFFFF)) 
    \instruction[1]_i_22 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep_n_0 ),
        .O(\instruction[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFCCF7FFF7FFF7FFF)) 
    \instruction[1]_i_23 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep_n_0 ),
        .O(\instruction[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFBFBFFF)) 
    \instruction[1]_i_24 
       (.I0(\program_counter_reg_rep[7]_rep_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFFBDFFF8A)) 
    \instruction[1]_i_25 
       (.I0(\program_counter_reg_rep[8]_rep_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep_n_0 ),
        .O(\instruction[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hEFDFFF7FD7FF77EF)) 
    \instruction[1]_i_26 
       (.I0(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFEFFFFBE)) 
    \instruction[1]_i_27 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[1]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h99BFFDBF)) 
    \instruction[1]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep_n_0_[9] ),
        .I2(\program_counter_reg_rep[3]_rep_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[0] ),
        .I4(\program_counter_reg_rep[2]_rep_n_0 ),
        .O(\instruction[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF77DFFFDFFFDF)) 
    \instruction[1]_i_4 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep_n_0_[0] ),
        .I2(\instruction[1]_i_8_n_0 ),
        .I3(\program_counter_reg_rep[2]_rep_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep_n_0 ),
        .I5(\instruction[1]_i_9_n_0 ),
        .O(\instruction[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \instruction[1]_i_6 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .O(\instruction[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F00000E00000000)) 
    \instruction[1]_i_7 
       (.I0(\program_counter_reg_rep[4]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep_n_0 ),
        .O(\instruction[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF502020021021319)) 
    \instruction[1]_i_8 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .O(\instruction[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h04014801)) 
    \instruction[1]_i_9 
       (.I0(\program_counter_reg_rep[4]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000200FFFFFFFF)) 
    \instruction[20]_i_1 
       (.I0(\instruction[20]_i_2_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[2] ),
        .I3(\instruction[20]_i_3_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep_n_0 ),
        .I5(\instruction_reg[20]_i_4_n_0 ),
        .O(\instruction[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \instruction[20]_i_13 
       (.I0(\program_counter_reg_rep[4]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0A0D201012000808)) 
    \instruction[20]_i_14 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[6] ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep_n_0 ),
        .O(\instruction[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h22021000408A0075)) 
    \instruction[20]_i_15 
       (.I0(\program_counter_reg_rep[7]_rep_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[6] ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\program_counter_reg_rep[4]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep_n_0 ),
        .O(\instruction[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF07E67F7FEBFFFCB)) 
    \instruction[20]_i_16 
       (.I0(\program_counter_reg_rep_n_0_[3] ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[6] ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5F7FFF5A8EEBFFDF)) 
    \instruction[20]_i_17 
       (.I0(\program_counter_reg_rep[7]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[6] ),
        .I3(\program_counter_reg_rep_n_0_[3] ),
        .I4(\program_counter_reg_rep[4]_rep_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep_n_0 ),
        .O(\instruction[20]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0082080010008004)) 
    \instruction[20]_i_18 
       (.I0(\program_counter_reg_rep_n_0_[3] ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[20]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \instruction[20]_i_19 
       (.I0(\program_counter_reg_rep[4]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep[8]_rep_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[20]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h24)) 
    \instruction[20]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[3] ),
        .I1(\program_counter_reg_rep_n_0_[6] ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \instruction[20]_i_20 
       (.I0(\instruction[20]_i_22_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[6] ),
        .I2(\instruction[20]_i_23_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[9] ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[20]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00E2E2E2E2E2E2E2)) 
    \instruction[20]_i_21 
       (.I0(\instruction[20]_i_24_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\instruction[20]_i_25_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep_n_0_[9] ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[20]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFEE7EFFEFFDDF)) 
    \instruction[20]_i_22 
       (.I0(\program_counter_reg_rep[4]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[2] ),
        .I3(\program_counter_reg_rep_n_0_[3] ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep_n_0 ),
        .O(\instruction[20]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hF5EBFEAEB6FF6D7F)) 
    \instruction[20]_i_23 
       (.I0(\program_counter_reg_rep[7]_rep_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[3] ),
        .I2(\program_counter_reg_rep_n_0_[2] ),
        .I3(\program_counter_reg_rep[8]_rep_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[20]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFE5FFEFFBFF5)) 
    \instruction[20]_i_24 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[2] ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep_n_0_[6] ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[20]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hDF4FEFF7FEE767FF)) 
    \instruction[20]_i_25 
       (.I0(\program_counter_reg_rep_n_0_[2] ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[20]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \instruction[20]_i_3 
       (.I0(\program_counter_reg_rep[8]_rep_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep_n_0 ),
        .O(\instruction[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000002EEE2222)) 
    \instruction[20]_i_5 
       (.I0(\instruction[20]_i_7_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[2] ),
        .I2(\instruction[20]_i_8_n_0 ),
        .I3(\instruction[20]_i_9_n_0 ),
        .I4(\instruction_reg[20]_i_10_n_0 ),
        .I5(\instruction_reg[20]_i_11_n_0 ),
        .O(\instruction[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA8A)) 
    \instruction[20]_i_6 
       (.I0(\instruction_reg[20]_i_12_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[6] ),
        .I2(\instruction[20]_i_3_n_0 ),
        .I3(\instruction[20]_i_13_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[2] ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h11DDCCDC11DDFFDF)) 
    \instruction[20]_i_7 
       (.I0(\instruction[20]_i_14_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[9] ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .I5(\instruction[20]_i_15_n_0 ),
        .O(\instruction[20]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \instruction[20]_i_8 
       (.I0(\program_counter_reg_rep_n_0_[6] ),
        .I1(\program_counter_reg_rep[7]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep_n_0 ),
        .O(\instruction[20]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \instruction[20]_i_9 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DFFFFFFFF)) 
    \instruction[21]_i_1 
       (.I0(\instruction[21]_i_2_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep_n_0 ),
        .I2(\instruction[21]_i_3_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\instruction[21]_i_4_n_0 ),
        .I5(\instruction[21]_i_5_n_0 ),
        .O(\instruction[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFDDFCDDFFFFFFFF)) 
    \instruction[21]_i_11 
       (.I0(\instruction[21]_i_22_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[4] ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I5(\instruction[20]_i_3_n_0 ),
        .O(\instruction[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hC40404C404C404C4)) 
    \instruction[21]_i_12 
       (.I0(\instruction_reg[21]_i_23_n_0 ),
        .I1(\instruction[21]_i_24_n_0 ),
        .I2(\instruction[21]_i_25_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[9] ),
        .I4(\program_counter_reg_rep_n_0_[1] ),
        .I5(\program_counter_reg_rep[2]_rep_n_0 ),
        .O(\instruction[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h2A20AAAAAAAAAAAA)) 
    \instruction[21]_i_13 
       (.I0(\instruction_reg[21]_i_26_n_0 ),
        .I1(\instruction[21]_i_27_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[4] ),
        .I3(\instruction[21]_i_28_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[1] ),
        .O(\instruction[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2000004800054018)) 
    \instruction[21]_i_14 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[4] ),
        .O(\instruction[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000048540800)) 
    \instruction[21]_i_15 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .O(\instruction[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h4400208000000040)) 
    \instruction[21]_i_17 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[4] ),
        .O(\instruction[21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000804A04400042)) 
    \instruction[21]_i_19 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[4] ),
        .I2(\program_counter_reg_rep[8]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .O(\instruction[21]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFAF)) 
    \instruction[21]_i_2 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\instruction[21]_i_6_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[4] ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .O(\instruction[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB5BBBBBFBFFD7BFF)) 
    \instruction[21]_i_20 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[21]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF5FEFFFB6FFF6FFB)) 
    \instruction[21]_i_21 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[4] ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep_n_0 ),
        .O(\instruction[21]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h44C94199)) 
    \instruction[21]_i_22 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[9] ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\program_counter_reg_rep[2]_rep_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[4] ),
        .O(\instruction[21]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hEFFAFFFDFFAFE7FF)) 
    \instruction[21]_i_24 
       (.I0(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[4] ),
        .I5(\program_counter_reg_rep[2]_rep_n_0 ),
        .O(\instruction[21]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \instruction[21]_i_25 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[4] ),
        .O(\instruction[21]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \instruction[21]_i_27 
       (.I0(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[21]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \instruction[21]_i_28 
       (.I0(\program_counter_reg_rep[8]_rep_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[21]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hDFFEDBFAE97BFD7B)) 
    \instruction[21]_i_29 
       (.I0(\program_counter_reg_rep[8]_rep_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[4] ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .O(\instruction[21]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFDF7FFFFF)) 
    \instruction[21]_i_3 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[4] ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .O(\instruction[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3FFCBFE53F09BC2F)) 
    \instruction[21]_i_30 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[4] ),
        .I5(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[21]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hDD55DDDFDDDFF7F7)) 
    \instruction[21]_i_31 
       (.I0(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[4] ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .O(\instruction[21]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hCFFFBFF7)) 
    \instruction[21]_i_32 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[4] ),
        .I3(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[21]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h02D5468000221000)) 
    \instruction[21]_i_33 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep[2]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[21]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h1000908010000044)) 
    \instruction[21]_i_34 
       (.I0(\program_counter_reg_rep[2]_rep_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[4] ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep_n_0 ),
        .O(\instruction[21]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h3B3BFCF5EFFAF4FF)) 
    \instruction[21]_i_35 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[4] ),
        .I5(\program_counter_reg_rep[8]_rep_n_0 ),
        .O(\instruction[21]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA222A2AAAAAA)) 
    \instruction[21]_i_36 
       (.I0(\instruction[21]_i_37_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[4] ),
        .I3(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[21]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \instruction[21]_i_37 
       (.I0(\instruction[21]_i_38_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\instruction[21]_i_39_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[9] ),
        .I4(\program_counter_reg_rep_n_0_[4] ),
        .I5(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[21]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h0000B2DF)) 
    \instruction[21]_i_38 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[9] ),
        .O(\instruction[21]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \instruction[21]_i_39 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .O(\instruction[21]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFEEFFFF)) 
    \instruction[21]_i_4 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[4] ),
        .O(\instruction[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2F20202020202020)) 
    \instruction[21]_i_5 
       (.I0(\instruction_reg[21]_i_7_n_0 ),
        .I1(\instruction_reg[21]_i_8_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[0] ),
        .I3(\instruction[21]_i_9_n_0 ),
        .I4(\instruction_reg[21]_i_10_n_0 ),
        .I5(\instruction[21]_i_11_n_0 ),
        .O(\instruction[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \instruction[21]_i_6 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .O(\instruction[21]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \instruction[21]_i_9 
       (.I0(\instruction_reg[21]_i_16_n_0 ),
        .I1(\instruction[21]_i_17_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\instruction_reg[21]_i_18_n_0 ),
        .I4(\instruction[21]_i_19_n_0 ),
        .O(\instruction[21]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \instruction[22]_i_10 
       (.I0(\program_counter_reg_rep_n_0_[2] ),
        .I1(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCFFCDFF)) 
    \instruction[22]_i_2 
       (.I0(\instruction[22]_i_4_n_0 ),
        .I1(\instruction[22]_i_5_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\instruction[22]_i_6_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[2] ),
        .I5(\program_counter_reg_rep_n_0_[8] ),
        .O(\instruction[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF4FF00000000)) 
    \instruction[22]_i_3 
       (.I0(\instruction[22]_i_7_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[2] ),
        .I2(\instruction[22]_i_8_n_0 ),
        .I3(\instruction[22]_i_9_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .I5(\instruction[25]_i_12_n_0 ),
        .O(\instruction[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFBFBFFFFFB)) 
    \instruction[22]_i_4 
       (.I0(\program_counter_reg_rep_n_0_[5] ),
        .I1(\program_counter_reg_rep_n_0_[0] ),
        .I2(\program_counter_reg_rep_n_0_[9] ),
        .I3(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[1] ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \instruction[22]_i_5 
       (.I0(\program_counter_reg_rep_n_0_[3] ),
        .I1(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[5] ),
        .I4(\program_counter_reg_rep_n_0_[0] ),
        .I5(\program_counter_reg_rep_n_0_[2] ),
        .O(\instruction[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDDDFFFF)) 
    \instruction[22]_i_6 
       (.I0(\instruction[22]_i_10_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\program_counter_reg_rep_n_0_[0] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .O(\instruction[22]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hBCFD)) 
    \instruction[22]_i_7 
       (.I0(\program_counter_reg_rep_n_0_[0] ),
        .I1(\program_counter_reg_rep_n_0_[8] ),
        .I2(\program_counter_reg_rep_n_0_[5] ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .O(\instruction[22]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \instruction[22]_i_8 
       (.I0(\program_counter_reg_rep_n_0_[9] ),
        .I1(\program_counter_reg_rep_n_0_[0] ),
        .I2(\program_counter_reg_rep_n_0_[2] ),
        .O(\instruction[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFF7FFF7FF)) 
    \instruction[22]_i_9 
       (.I0(\program_counter_reg_rep_n_0_[3] ),
        .I1(\program_counter_reg_rep_n_0_[2] ),
        .I2(\program_counter_reg_rep_n_0_[8] ),
        .I3(\program_counter_reg_rep_n_0_[5] ),
        .I4(\program_counter_reg_rep_n_0_[0] ),
        .I5(\program_counter_reg_rep_n_0_[1] ),
        .O(\instruction[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF55DFFFDFFFDF)) 
    \instruction[23]_i_1 
       (.I0(\instruction_reg[23]_i_2_n_0 ),
        .I1(\instruction[23]_i_3_n_0 ),
        .I2(\instruction[23]_i_4_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\instruction_reg[23]_i_5_n_0 ),
        .I5(\instruction_reg[23]_i_6_n_0 ),
        .O(\instruction[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDADFFFF)) 
    \instruction[23]_i_10 
       (.I0(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[8] ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[5] ),
        .I4(\instruction[23]_i_25_n_0 ),
        .O(\instruction[23]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h40400403)) 
    \instruction[23]_i_11 
       (.I0(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[8] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .O(\instruction[23]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \instruction[23]_i_12 
       (.I0(\program_counter_reg_rep_n_0_[5] ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[8] ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .O(\instruction[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFDB6FBFFFEFFFFF)) 
    \instruction[23]_i_13 
       (.I0(\program_counter_reg_rep_n_0_[2] ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[8] ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[5] ),
        .O(\instruction[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF5FFF7FFFFB7F7FF)) 
    \instruction[23]_i_15 
       (.I0(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[8] ),
        .I2(\program_counter_reg_rep_n_0_[5] ),
        .I3(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[2] ),
        .I5(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .O(\instruction[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \instruction[23]_i_17 
       (.I0(\program_counter_reg_rep_n_0_[8] ),
        .I1(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[2] ),
        .I5(\program_counter_reg_rep_n_0_[5] ),
        .O(\instruction[23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000030848)) 
    \instruction[23]_i_18 
       (.I0(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[2] ),
        .I2(\program_counter_reg_rep_n_0_[8] ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[5] ),
        .O(\instruction[23]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFD000D0)) 
    \instruction[23]_i_19 
       (.I0(\instruction[2]_i_2_n_0 ),
        .I1(\instruction[23]_i_30_n_0 ),
        .I2(\instruction[23]_i_31_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\instruction[23]_i_32_n_0 ),
        .I5(\instruction[23]_i_33_n_0 ),
        .O(\instruction[23]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h008AAA8A)) 
    \instruction[23]_i_20 
       (.I0(\instruction[23]_i_34_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[9] ),
        .I2(\instruction[23]_i_35_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\instruction[23]_i_36_n_0 ),
        .O(\instruction[23]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFBBFFFEBD5FF)) 
    \instruction[23]_i_21 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[2] ),
        .I2(\program_counter_reg_rep_n_0_[5] ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[8] ),
        .I5(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .O(\instruction[23]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEFF6EF57F7EFF)) 
    \instruction[23]_i_22 
       (.I0(\program_counter_reg_rep_n_0_[2] ),
        .I1(\program_counter_reg_rep_n_0_[5] ),
        .I2(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[8] ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[23]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFF9F8EF3DFFFFFFF)) 
    \instruction[23]_i_23 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep_n_0_[8] ),
        .I2(\program_counter_reg_rep_n_0_[5] ),
        .I3(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .O(\instruction[23]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FFFF7DFFFFFD)) 
    \instruction[23]_i_24 
       (.I0(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[8] ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[5] ),
        .O(\instruction[23]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000044499991000)) 
    \instruction[23]_i_25 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep_n_0_[2] ),
        .I2(\program_counter_reg_rep_n_0_[8] ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[23]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFEFFF2F3FFFFF)) 
    \instruction[23]_i_26 
       (.I0(\program_counter_reg_rep_n_0_[8] ),
        .I1(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[2] ),
        .I3(\program_counter_reg_rep_n_0_[5] ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[23]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFAA7FFFF)) 
    \instruction[23]_i_27 
       (.I0(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[8] ),
        .I2(\program_counter_reg_rep_n_0_[5] ),
        .I3(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[2] ),
        .O(\instruction[23]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h8000000040030000)) 
    \instruction[23]_i_28 
       (.I0(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[2] ),
        .I2(\program_counter_reg_rep_n_0_[8] ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[23]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h5850052898881202)) 
    \instruction[23]_i_29 
       (.I0(\program_counter_reg_rep_n_0_[2] ),
        .I1(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[8] ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[5] ),
        .O(\instruction[23]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFBBBBBBB)) 
    \instruction[23]_i_3 
       (.I0(\instruction[23]_i_9_n_0 ),
        .I1(\instruction[23]_i_10_n_0 ),
        .I2(\instruction[23]_i_11_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep_n_0_[1] ),
        .I5(\program_counter_reg_rep_n_0_[0] ),
        .O(\instruction[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \instruction[23]_i_30 
       (.I0(\program_counter_reg_rep_n_0_[2] ),
        .I1(\program_counter_reg_rep_n_0_[8] ),
        .O(\instruction[23]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBBBBBBBB)) 
    \instruction[23]_i_31 
       (.I0(\instruction[23]_i_37_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[2] ),
        .I2(\program_counter_reg_rep_n_0_[5] ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .O(\instruction[23]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFAFDB5727FB73FF)) 
    \instruction[23]_i_32 
       (.I0(\program_counter_reg_rep_n_0_[8] ),
        .I1(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep_n_0_[2] ),
        .O(\instruction[23]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0001000105000000)) 
    \instruction[23]_i_33 
       (.I0(\program_counter_reg_rep_n_0_[5] ),
        .I1(\program_counter_reg_rep_n_0_[8] ),
        .I2(\program_counter_reg_rep_n_0_[2] ),
        .I3(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .O(\instruction[23]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFDBDDFFDFFBFFFBF)) 
    \instruction[23]_i_34 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep_n_0_[8] ),
        .O(\instruction[23]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h22542644F0ED1461)) 
    \instruction[23]_i_35 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[5] ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[8] ),
        .O(\instruction[23]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h8900890088FF8800)) 
    \instruction[23]_i_36 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[5] ),
        .I3(\instruction[23]_i_38_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[9] ),
        .I5(\program_counter_reg_rep_n_0_[2] ),
        .O(\instruction[23]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hB5FAB5FABFFFBFFA)) 
    \instruction[23]_i_37 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[8] ),
        .I2(\program_counter_reg_rep_n_0_[5] ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[9] ),
        .I5(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .O(\instruction[23]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hD10011CC)) 
    \instruction[23]_i_38 
       (.I0(\program_counter_reg_rep_n_0_[9] ),
        .I1(\program_counter_reg_rep_n_0_[8] ),
        .I2(\program_counter_reg_rep_n_0_[5] ),
        .I3(\program_counter_reg_rep_n_0_[2] ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .O(\instruction[23]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h55D555D5FFD555D5)) 
    \instruction[23]_i_4 
       (.I0(\instruction[23]_i_12_n_0 ),
        .I1(\instruction[23]_i_13_n_0 ),
        .I2(\instruction_reg[23]_i_14_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[0] ),
        .I4(\instruction[23]_i_15_n_0 ),
        .I5(\instruction_reg[23]_i_16_n_0 ),
        .O(\instruction[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h000084E0)) 
    \instruction[23]_i_9 
       (.I0(\program_counter_reg_rep_n_0_[2] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[9] ),
        .I3(\program_counter_reg_rep_n_0_[0] ),
        .I4(\instruction[23]_i_12_n_0 ),
        .O(\instruction[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h57F7FFFFFFFFFFFF)) 
    \instruction[24]_i_1 
       (.I0(\instruction[24]_i_2_n_0 ),
        .I1(\instruction[24]_i_3_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\instruction[24]_i_4_n_0 ),
        .I4(\instruction[24]_i_5_n_0 ),
        .I5(\instruction[24]_i_6_n_0 ),
        .O(\instruction[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1900000060114100)) 
    \instruction[24]_i_10 
       (.I0(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .O(\instruction[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAF7BFFBBF7F7FFFB)) 
    \instruction[24]_i_13 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h48410000FFFFFFFF)) 
    \instruction[24]_i_15 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[3] ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\instruction[21]_i_6_n_0 ),
        .I5(\instruction[24]_i_26_n_0 ),
        .O(\instruction[24]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB6FFDFFF7F7FDDEB)) 
    \instruction[24]_i_16 
       (.I0(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAAAE14A000040400)) 
    \instruction[24]_i_17 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[3] ),
        .I4(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .O(\instruction[24]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \instruction[24]_i_18 
       (.I0(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[24]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \instruction[24]_i_19 
       (.I0(\program_counter_reg_rep[7]_rep_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[24]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h02A2FFFF0281FFFF)) 
    \instruction[24]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[0] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[3] ),
        .I4(\program_counter_reg_rep_n_0_[9] ),
        .I5(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFECF5F527E357F5)) 
    \instruction[24]_i_20 
       (.I0(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[24]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hEE3FF03FFFEEDEDF)) 
    \instruction[24]_i_21 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[3] ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .O(\instruction[24]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h2A2A00A22A2AAAA2)) 
    \instruction[24]_i_22 
       (.I0(\instruction[24]_i_27_n_0 ),
        .I1(\instruction[24]_i_28_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .I5(\instruction[10]_i_10_n_0 ),
        .O(\instruction[24]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8A8AA8AA00000000)) 
    \instruction[24]_i_23 
       (.I0(\instruction[24]_i_29_n_0 ),
        .I1(\instruction[24]_i_30_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .I5(\instruction[24]_i_31_n_0 ),
        .O(\instruction[24]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hEFD30FEFEFF3E3FF)) 
    \instruction[24]_i_24 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .O(\instruction[24]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h5FFFFDEF5FE5FDFD)) 
    \instruction[24]_i_25 
       (.I0(\program_counter_reg_rep[8]_rep_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[3] ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[24]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h20202F202F202F20)) 
    \instruction[24]_i_26 
       (.I0(\instruction[24]_i_32_n_0 ),
        .I1(\instruction[24]_i_33_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\instruction[24]_i_34_n_0 ),
        .I4(\instruction[24]_i_35_n_0 ),
        .I5(\instruction[24]_i_19_n_0 ),
        .O(\instruction[24]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFFAFFFBFBFFF)) 
    \instruction[24]_i_27 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[24]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \instruction[24]_i_28 
       (.I0(\program_counter_reg_rep[7]_rep_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .O(\instruction[24]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFEFFFFFBFBFF)) 
    \instruction[24]_i_29 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[3] ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[24]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBBB77B5BDFDFA777)) 
    \instruction[24]_i_3 
       (.I0(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \instruction[24]_i_30 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .O(\instruction[24]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFEEFFFFFFFFFFFFF)) 
    \instruction[24]_i_31 
       (.I0(\program_counter_reg_rep[8]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[24]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hEFEF15BFFAFFFFFF)) 
    \instruction[24]_i_32 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .O(\instruction[24]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h555FD555555DD555)) 
    \instruction[24]_i_33 
       (.I0(\instruction[24]_i_36_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[24]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFEEEFFFEFBFEF)) 
    \instruction[24]_i_34 
       (.I0(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[3] ),
        .I5(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .O(\instruction[24]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \instruction[24]_i_35 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .O(\instruction[24]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF66FF6)) 
    \instruction[24]_i_36 
       (.I0(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[24]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h9BF4FFFFEFF5FFFE)) 
    \instruction[24]_i_4 
       (.I0(\program_counter_reg_rep_n_0_[3] ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .O(\instruction[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888B8B8B)) 
    \instruction[24]_i_5 
       (.I0(\instruction[24]_i_7_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\instruction[24]_i_8_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[3] ),
        .I4(\instruction[24]_i_9_n_0 ),
        .I5(\instruction[24]_i_10_n_0 ),
        .O(\instruction[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8000800080FF8000)) 
    \instruction[24]_i_6 
       (.I0(\instruction_reg[24]_i_11_n_0 ),
        .I1(\instruction_reg[24]_i_12_n_0 ),
        .I2(\instruction[24]_i_13_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[0] ),
        .I4(\instruction_reg[24]_i_14_n_0 ),
        .I5(\instruction[24]_i_15_n_0 ),
        .O(\instruction[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2A2A2A2)) 
    \instruction[24]_i_7 
       (.I0(\instruction[24]_i_16_n_0 ),
        .I1(\instruction[24]_i_17_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I3(\instruction[24]_i_18_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I5(\instruction[25]_i_12_n_0 ),
        .O(\instruction[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h004000400C300000)) 
    \instruction[24]_i_8 
       (.I0(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I4(\instruction[24]_i_19_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[3] ),
        .O(\instruction[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h38070C0C00340804)) 
    \instruction[24]_i_9 
       (.I0(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hABFBFBFBFBFBFBFB)) 
    \instruction[25]_i_1 
       (.I0(\instruction_reg[25]_i_2_n_0 ),
        .I1(\instruction[25]_i_3_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[0] ),
        .I3(\instruction[25]_i_4_n_0 ),
        .I4(\instruction_reg[25]_i_5_n_0 ),
        .I5(\instruction[25]_i_6_n_0 ),
        .O(\instruction[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00D0FFFFFFFFFFFF)) 
    \instruction[25]_i_10 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep[2]_rep_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[9] ),
        .I3(\program_counter_reg_rep[4]_rep_n_0 ),
        .I4(\instruction[25]_i_26_n_0 ),
        .I5(\instruction_reg[25]_i_27_n_0 ),
        .O(\instruction[25]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \instruction[25]_i_12 
       (.I0(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[25]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \instruction[25]_i_13 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFBFF26FFD5EF)) 
    \instruction[25]_i_14 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep_n_0 ),
        .O(\instruction[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFEFFBFFFBFBF)) 
    \instruction[25]_i_15 
       (.I0(\program_counter_reg_rep[8]_rep_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep_n_0 ),
        .O(\instruction[25]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0340400004000700)) 
    \instruction[25]_i_17 
       (.I0(\program_counter_reg_rep[2]_rep_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[25]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0204002440020060)) 
    \instruction[25]_i_19 
       (.I0(\program_counter_reg_rep[4]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .O(\instruction[25]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0020000620002000)) 
    \instruction[25]_i_20 
       (.I0(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .O(\instruction[25]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hA002000000000800)) 
    \instruction[25]_i_21 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[25]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0818840000029800)) 
    \instruction[25]_i_22 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .O(\instruction[25]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00004100050A0008)) 
    \instruction[25]_i_23 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[25]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE6FFFF)) 
    \instruction[25]_i_24 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\program_counter_reg_rep[8]_rep_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep_n_0 ),
        .O(\instruction[25]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFBBDFFEFFEFEF)) 
    \instruction[25]_i_25 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep[7]_rep_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep_n_0 ),
        .O(\instruction[25]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hBFFEFBFFFFFFEFFF)) 
    \instruction[25]_i_26 
       (.I0(\program_counter_reg_rep[2]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[25]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hEEFEEAFA)) 
    \instruction[25]_i_28 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep[7]_rep_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[2]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .O(\instruction[25]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000808033038083)) 
    \instruction[25]_i_29 
       (.I0(\program_counter_reg_rep[8]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep_n_0 ),
        .O(\instruction[25]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hA202A2A2)) 
    \instruction[25]_i_3 
       (.I0(\instruction_reg[25]_i_9_n_0 ),
        .I1(\instruction[25]_i_10_n_0 ),
        .I2(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[9] ),
        .I4(\instruction_reg[25]_i_11_n_0 ),
        .O(\instruction[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0004C33300344040)) 
    \instruction[25]_i_30 
       (.I0(\program_counter_reg_rep[7]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep_n_0 ),
        .O(\instruction[25]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h7FDFF3CF)) 
    \instruction[25]_i_31 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep_n_0 ),
        .I2(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .O(\instruction[25]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hABFFA33F73EF66EF)) 
    \instruction[25]_i_32 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .O(\instruction[25]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFB3CFC33FFFF)) 
    \instruction[25]_i_33 
       (.I0(\program_counter_reg_rep[8]_rep_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[25]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hDC7FD07DCF9FCFFF)) 
    \instruction[25]_i_34 
       (.I0(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[25]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFD3FF7F0FD3F)) 
    \instruction[25]_i_35 
       (.I0(\program_counter_reg_rep[2]_rep_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[25]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hBFB7FFC7FFFFFB7B)) 
    \instruction[25]_i_36 
       (.I0(\program_counter_reg_rep[8]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep_n_0 ),
        .I3(\program_counter_reg_rep[2]_rep_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[25]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFBFFFFFF)) 
    \instruction[25]_i_4 
       (.I0(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I1(\instruction[25]_i_12_n_0 ),
        .I2(\instruction[25]_i_13_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[9] ),
        .I5(\program_counter_reg_rep[2]_rep_n_0 ),
        .O(\instruction[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \instruction[25]_i_6 
       (.I0(\instruction_reg[25]_i_16_n_0 ),
        .I1(\instruction[25]_i_17_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\instruction_reg[25]_i_18_n_0 ),
        .I4(\instruction[25]_i_19_n_0 ),
        .O(\instruction[25]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBABFFFFF)) 
    \instruction[26]_i_1 
       (.I0(\instruction[26]_i_2_n_0 ),
        .I1(\instruction_reg[26]_i_3_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I3(\instruction[26]_i_4_n_0 ),
        .I4(\instruction_reg[26]_i_5_n_0 ),
        .O(\instruction[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A202A2A2A2A2)) 
    \instruction[26]_i_10 
       (.I0(\instruction_reg[26]_i_16_n_0 ),
        .I1(\instruction[26]_i_17_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I3(\instruction[26]_i_18_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I5(\instruction[2]_i_2_n_0 ),
        .O(\instruction[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000410200)) 
    \instruction[26]_i_11 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0014000000000000)) 
    \instruction[26]_i_13 
       (.I0(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[26]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2010002220200010)) 
    \instruction[26]_i_17 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[26]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \instruction[26]_i_18 
       (.I0(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[26]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hEE9FEFFFFFFFEFFF)) 
    \instruction[26]_i_19 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[26]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h2828A8088888A808)) 
    \instruction[26]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[9] ),
        .I1(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[0] ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[1] ),
        .O(\instruction[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE5FFFEFEFFFFD7D7)) 
    \instruction[26]_i_20 
       (.I0(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[26]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hDFFE71FFFFF5FB7F)) 
    \instruction[26]_i_21 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .O(\instruction[26]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCBBFF7F7F77FF)) 
    \instruction[26]_i_22 
       (.I0(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .O(\instruction[26]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0290000000000000)) 
    \instruction[26]_i_23 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .O(\instruction[26]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004420)) 
    \instruction[26]_i_24 
       (.I0(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .O(\instruction[26]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA2AAAAA2AAAAA)) 
    \instruction[26]_i_25 
       (.I0(\instruction_reg[26]_i_27_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I2(\instruction[25]_i_12_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[26]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hABBBBBBBA8888888)) 
    \instruction[26]_i_26 
       (.I0(\instruction[26]_i_28_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I2(\instruction[25]_i_12_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I5(\instruction[26]_i_29_n_0 ),
        .O(\instruction[26]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9BFFF5FB9FFFBDFF)) 
    \instruction[26]_i_28 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .O(\instruction[26]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hEFE76CE7F75FF75F)) 
    \instruction[26]_i_29 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[26]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hBFF0EFEFBF0FFFFF)) 
    \instruction[26]_i_30 
       (.I0(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[26]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hEFEF7AE795EFFFFF)) 
    \instruction[26]_i_31 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[26]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFEFEFE)) 
    \instruction[26]_i_4 
       (.I0(\instruction[26]_i_8_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[1] ),
        .O(\instruction[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFDFEFFF)) 
    \instruction[26]_i_6 
       (.I0(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .O(\instruction[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFEFEFFFEFFF)) 
    \instruction[26]_i_7 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[1] ),
        .I5(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .O(\instruction[26]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \instruction[26]_i_8 
       (.I0(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .O(\instruction[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004F40404)) 
    \instruction[26]_i_9 
       (.I0(\instruction[26]_i_11_n_0 ),
        .I1(\instruction_reg[26]_i_12_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\instruction[26]_i_13_n_0 ),
        .I4(\instruction_reg[26]_i_14_n_0 ),
        .I5(\instruction_reg[26]_i_15_n_0 ),
        .O(\instruction[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h707070FFFFFF70FF)) 
    \instruction[27]_i_1 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep_n_0_[0] ),
        .I2(\instruction[27]_i_2_n_0 ),
        .I3(\instruction_reg[27]_i_3_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I5(\instruction[27]_i_4_n_0 ),
        .O(\instruction[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFBFEDFFBEFFBFF)) 
    \instruction[27]_i_10 
       (.I0(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[8] ),
        .I3(\program_counter_reg_rep_n_0_[7] ),
        .I4(\program_counter_reg_rep_n_0_[6] ),
        .I5(\program_counter_reg_rep_n_0_[5] ),
        .O(\instruction[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBDFFDFFF7EB2FFFF)) 
    \instruction[27]_i_11 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[0] ),
        .I2(\program_counter_reg_rep_n_0_[5] ),
        .I3(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[7] ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF77FFF77FFFFF)) 
    \instruction[27]_i_12 
       (.I0(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[0] ),
        .I2(\program_counter_reg_rep_n_0_[6] ),
        .I3(\program_counter_reg_rep_n_0_[7] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .O(\instruction[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFDFFABFFF)) 
    \instruction[27]_i_13 
       (.I0(\program_counter_reg_rep_n_0_[0] ),
        .I1(\program_counter_reg_rep_n_0_[7] ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\program_counter_reg_rep_n_0_[5] ),
        .I4(\program_counter_reg_rep_n_0_[6] ),
        .I5(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .O(\instruction[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBF1FBFF7777)) 
    \instruction[27]_i_14 
       (.I0(\program_counter_reg_rep_n_0_[7] ),
        .I1(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[6] ),
        .I3(\program_counter_reg_rep_n_0_[5] ),
        .I4(\program_counter_reg_rep_n_0_[0] ),
        .I5(\program_counter_reg_rep_n_0_[1] ),
        .O(\instruction[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFEEEFFEEFFFEF)) 
    \instruction[27]_i_15 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[5] ),
        .I2(\program_counter_reg_rep_n_0_[8] ),
        .I3(\program_counter_reg_rep_n_0_[0] ),
        .I4(\program_counter_reg_rep_n_0_[7] ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBFFCF7FFFBFFFFFF)) 
    \instruction[27]_i_16 
       (.I0(\program_counter_reg_rep_n_0_[0] ),
        .I1(\program_counter_reg_rep_n_0_[5] ),
        .I2(\program_counter_reg_rep_n_0_[7] ),
        .I3(\program_counter_reg_rep_n_0_[8] ),
        .I4(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[27]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \instruction[27]_i_2 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[9] ),
        .I2(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .O(\instruction[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000E2E2EE22E2E2)) 
    \instruction[27]_i_4 
       (.I0(\instruction[27]_i_8_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\instruction[27]_i_9_n_0 ),
        .I3(\instruction[27]_i_10_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[0] ),
        .I5(\program_counter_reg_rep_n_0_[9] ),
        .O(\instruction[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \instruction[27]_i_5 
       (.I0(\program_counter_reg_rep_n_0_[8] ),
        .I1(\program_counter_reg_rep_n_0_[5] ),
        .I2(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[0] ),
        .O(\instruction[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \instruction[27]_i_8 
       (.I0(\instruction[27]_i_15_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[0] ),
        .I3(\program_counter_reg_rep_n_0_[6] ),
        .I4(\instruction[27]_i_16_n_0 ),
        .O(\instruction[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hDBF7FFDFFF7FFF5F)) 
    \instruction[27]_i_9 
       (.I0(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[7] ),
        .I2(\program_counter_reg_rep_n_0_[8] ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[27]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hABAAFFFF)) 
    \instruction[28]_i_1 
       (.I0(\instruction[28]_i_2_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[0] ),
        .I3(\instruction[28]_i_3_n_0 ),
        .I4(\instruction[28]_i_4_n_0 ),
        .O(\instruction[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \instruction[28]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[0] ),
        .I1(\program_counter_reg_rep_n_0_[9] ),
        .I2(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .O(\instruction[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020040000000000)) 
    \instruction[28]_i_3 
       (.I0(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\instruction[28]_i_5_n_0 ),
        .O(\instruction[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFBBFFFBFFFFFFFFF)) 
    \instruction[28]_i_4 
       (.I0(\program_counter_reg_rep_n_0_[0] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\instruction[28]_i_6_n_0 ),
        .O(\instruction[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \instruction[28]_i_5 
       (.I0(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2800002800008000)) 
    \instruction[28]_i_6 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .O(\instruction[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000020FFFFFFFF)) 
    \instruction[2]_i_1 
       (.I0(\instruction[2]_i_2_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[3] ),
        .I2(\program_counter_reg_rep_n_0_[5] ),
        .I3(\instruction[2]_i_3_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I5(\instruction_reg[2]_i_4_n_0 ),
        .O(\instruction[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10000290)) 
    \instruction[2]_i_10 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .O(\instruction[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h2F20AFAF2F20A0A0)) 
    \instruction[2]_i_14 
       (.I0(\instruction[2]_i_22_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[9] ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\instruction[2]_i_23_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I5(\instruction[2]_i_24_n_0 ),
        .O(\instruction[2]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h24)) 
    \instruction[2]_i_15 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .O(\instruction[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000600000010000)) 
    \instruction[2]_i_16 
       (.I0(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .O(\instruction[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0801080A0000A202)) 
    \instruction[2]_i_17 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .O(\instruction[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0092104040281420)) 
    \instruction[2]_i_18 
       (.I0(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .O(\instruction[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h2000200010880404)) 
    \instruction[2]_i_19 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .O(\instruction[2]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \instruction[2]_i_2 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .O(\instruction[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEF6FF71FC1EFF9FB)) 
    \instruction[2]_i_20 
       (.I0(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .O(\instruction[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hF73BFBFABBFC7F3F)) 
    \instruction[2]_i_21 
       (.I0(\program_counter_reg_rep[8]_rep_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep_n_0 ),
        .O(\instruction[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F645FFFFBDDFF)) 
    \instruction[2]_i_22 
       (.I0(\program_counter_reg_rep[7]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .O(\instruction[2]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFBEFFFBF)) 
    \instruction[2]_i_23 
       (.I0(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .O(\instruction[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFCC7F)) 
    \instruction[2]_i_24 
       (.I0(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[9] ),
        .O(\instruction[2]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \instruction[2]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep_n_0_[2] ),
        .O(\instruction[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAA08A8AAAAAAAAA)) 
    \instruction[2]_i_5 
       (.I0(\instruction[2]_i_7_n_0 ),
        .I1(\instruction[2]_i_8_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\instruction[2]_i_9_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I5(\instruction[2]_i_10_n_0 ),
        .O(\instruction[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000BFBFBF00BF)) 
    \instruction[2]_i_6 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep_n_0_[9] ),
        .I2(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I3(\instruction_reg[2]_i_11_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\instruction_reg[2]_i_12_n_0 ),
        .O(\instruction[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB888B8B8B8B8B8B8)) 
    \instruction[2]_i_7 
       (.I0(\instruction_reg[2]_i_13_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I2(\instruction[2]_i_14_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\instruction[20]_i_3_n_0 ),
        .I5(\instruction[2]_i_15_n_0 ),
        .O(\instruction[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \instruction[2]_i_8 
       (.I0(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .O(\instruction[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \instruction[2]_i_9 
       (.I0(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .O(\instruction[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8F888FFFFFFFFFFF)) 
    \instruction[3]_i_1 
       (.I0(\instruction[3]_i_2_n_0 ),
        .I1(\instruction[17]_i_7_n_0 ),
        .I2(\instruction[3]_i_3_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\instruction_reg[3]_i_4_n_0 ),
        .I5(\instruction_reg[3]_i_5_n_0 ),
        .O(\instruction[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \instruction[3]_i_10 
       (.I0(\instruction[3]_i_15_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .I2(\instruction[3]_i_16_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\instruction[3]_i_17_n_0 ),
        .I5(\instruction_reg[3]_i_18_n_0 ),
        .O(\instruction[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFDDFFFFD7FFFFF)) 
    \instruction[3]_i_13 
       (.I0(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF4FBF5FFBFFBB8FF)) 
    \instruction[3]_i_15 
       (.I0(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[3]_rep_n_0 ),
        .I3(\program_counter_reg_rep[2]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h6FEF72FD78EE756F)) 
    \instruction[3]_i_16 
       (.I0(\program_counter_reg_rep[2]_rep_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep_n_0 ),
        .O(\instruction[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBB08888888)) 
    \instruction[3]_i_17 
       (.I0(\instruction[3]_i_25_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .I2(\instruction[25]_i_12_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep_n_0 ),
        .I5(\instruction[3]_i_26_n_0 ),
        .O(\instruction[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFF77FFFFDFBADD7F)) 
    \instruction[3]_i_19 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h444E020002094942)) 
    \instruction[3]_i_2 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[0] ),
        .I2(\program_counter_reg_rep[4]_rep_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\program_counter_reg_rep_n_0_[9] ),
        .I5(\program_counter_reg_rep[2]_rep_n_0 ),
        .O(\instruction[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF97FFB7F77BFFFFF)) 
    \instruction[3]_i_20 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h7FFEBBFE7FFF7745)) 
    \instruction[3]_i_21 
       (.I0(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hEFBFEFBFEFFF57B5)) 
    \instruction[3]_i_22 
       (.I0(\program_counter_reg_rep[4]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h88820D4028482050)) 
    \instruction[3]_i_23 
       (.I0(\program_counter_reg_rep[2]_rep_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep_n_0 ),
        .O(\instruction[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h109B111190900000)) 
    \instruction[3]_i_24 
       (.I0(\program_counter_reg_rep[4]_rep_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hEFDDEFEEFEFB5EFB)) 
    \instruction[3]_i_25 
       (.I0(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h7D7FF6F5F6D7FB9F)) 
    \instruction[3]_i_26 
       (.I0(\program_counter_reg_rep[2]_rep_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep_n_0 ),
        .O(\instruction[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0020002002000000)) 
    \instruction[3]_i_27 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep_n_0 ),
        .O(\instruction[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000082800)) 
    \instruction[3]_i_28 
       (.I0(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[3]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'h8BFFFFFF)) 
    \instruction[3]_i_3 
       (.I0(\program_counter_reg_rep[4]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep_n_0 ),
        .I4(\instruction[3]_i_6_n_0 ),
        .O(\instruction[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h40030080)) 
    \instruction[3]_i_6 
       (.I0(\program_counter_reg_rep[4]_rep_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFDFBFFFFFFFFDFFB)) 
    \instruction[3]_i_7 
       (.I0(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF7F7FFFFFF)) 
    \instruction[3]_i_8 
       (.I0(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0080AA80)) 
    \instruction[3]_i_9 
       (.I0(\instruction_reg[3]_i_11_n_0 ),
        .I1(\instruction_reg[3]_i_12_n_0 ),
        .I2(\instruction[3]_i_13_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\instruction_reg[3]_i_14_n_0 ),
        .O(\instruction[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h10800080FFFFFFFF)) 
    \instruction[4]_i_1 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep_n_0_[9] ),
        .I3(\program_counter_reg_rep_n_0_[0] ),
        .I4(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I5(\instruction[4]_i_2_n_0 ),
        .O(\instruction[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDBBBFEFB7BFFFFFF)) 
    \instruction[4]_i_10 
       (.I0(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[4] ),
        .I3(\program_counter_reg_rep_n_0_[5] ),
        .I4(\program_counter_reg_rep_n_0_[8] ),
        .I5(\program_counter_reg_rep_n_0_[6] ),
        .O(\instruction[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7BBFFFBBFDFFF)) 
    \instruction[4]_i_11 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[6] ),
        .I2(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[8] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep_n_0_[4] ),
        .O(\instruction[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hF4FFFFBFDFFDEF9F)) 
    \instruction[4]_i_12 
       (.I0(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[6] ),
        .I2(\program_counter_reg_rep_n_0_[4] ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep_n_0_[8] ),
        .O(\instruction[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFF6F7FF5FFEF7)) 
    \instruction[4]_i_13 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[5] ),
        .I2(\program_counter_reg_rep_n_0_[8] ),
        .I3(\program_counter_reg_rep_n_0_[6] ),
        .I4(\program_counter_reg_rep_n_0_[4] ),
        .I5(\program_counter_reg_rep_n_0_[1] ),
        .O(\instruction[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hA59F7FBFFF9FA7FF)) 
    \instruction[4]_i_14 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep_n_0_[6] ),
        .I2(\program_counter_reg_rep_n_0_[8] ),
        .I3(\program_counter_reg_rep_n_0_[4] ),
        .I4(\program_counter_reg_rep_n_0_[5] ),
        .I5(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .O(\instruction[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \instruction[4]_i_2 
       (.I0(\instruction_reg[4]_i_3_n_0 ),
        .I1(\instruction_reg[4]_i_4_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I3(\instruction_reg[4]_i_5_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[0] ),
        .I5(\instruction_reg[4]_i_6_n_0 ),
        .O(\instruction[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDBFFFFFFFFDFFFFE)) 
    \instruction[4]_i_7 
       (.I0(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[8] ),
        .I2(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[5] ),
        .I4(\program_counter_reg_rep_n_0_[6] ),
        .I5(\program_counter_reg_rep_n_0_[4] ),
        .O(\instruction[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFBFFFFFBFFFFF)) 
    \instruction[4]_i_8 
       (.I0(\program_counter_reg_rep_n_0_[4] ),
        .I1(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[6] ),
        .I3(\program_counter_reg_rep_n_0_[5] ),
        .I4(\program_counter_reg_rep_n_0_[8] ),
        .I5(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .O(\instruction[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFDEFDFFBF7F7FBFF)) 
    \instruction[4]_i_9 
       (.I0(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[8] ),
        .I2(\program_counter_reg_rep_n_0_[6] ),
        .I3(\program_counter_reg_rep_n_0_[5] ),
        .I4(\program_counter_reg_rep_n_0_[4] ),
        .I5(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .O(\instruction[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \instruction[5]_i_1 
       (.I0(\instruction_reg[5]_i_2_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I2(\instruction_reg[5]_i_3_n_0 ),
        .I3(\instruction_reg[5]_i_4_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[0] ),
        .O(\instruction[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8408)) 
    \instruction[5]_i_11 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .O(\instruction[5]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \instruction[5]_i_12 
       (.I0(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .O(\instruction[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0010000840000500)) 
    \instruction[5]_i_13 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA3033FFFF3F33)) 
    \instruction[5]_i_14 
       (.I0(\program_counter_reg_rep_n_0_[9] ),
        .I1(\instruction[5]_i_17_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\instruction[25]_i_12_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[1] ),
        .I5(\instruction[8]_i_14_n_0 ),
        .O(\instruction[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0D0400A240008000)) 
    \instruction[5]_i_15 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h4048830008040000)) 
    \instruction[5]_i_16 
       (.I0(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .O(\instruction[5]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFBEFEFEF)) 
    \instruction[5]_i_17 
       (.I0(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .O(\instruction[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h8000D40480080000)) 
    \instruction[5]_i_5 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002419000)) 
    \instruction[5]_i_6 
       (.I0(\program_counter_reg_rep[2]_rep_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[1] ),
        .I5(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFECCAECCAA00AA00)) 
    \instruction[5]_i_7 
       (.I0(\program_counter_reg_rep_n_0_[9] ),
        .I1(\instruction[5]_i_11_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[2]_rep_n_0 ),
        .I4(\instruction[5]_i_12_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000420)) 
    \instruction[5]_i_8 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h22222FFFFFFF2FFF)) 
    \instruction[6]_i_1 
       (.I0(\instruction[6]_i_2_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\instruction[6]_i_3_n_0 ),
        .I3(\instruction_reg[6]_i_4_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[0] ),
        .I5(\instruction_reg[6]_i_5_n_0 ),
        .O(\instruction[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFF7BFFAFFEF)) 
    \instruction[6]_i_10 
       (.I0(\program_counter_reg_rep[4]_rep_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFE77FFDC7E7BBF7F)) 
    \instruction[6]_i_11 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .O(\instruction[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFDD9FFF1BB5FFFF)) 
    \instruction[6]_i_12 
       (.I0(\program_counter_reg_rep[4]_rep_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .O(\instruction[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBF7FFFFFF7EF7B7F)) 
    \instruction[6]_i_13 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .O(\instruction[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6FFFDFDFDFFF)) 
    \instruction[6]_i_14 
       (.I0(\program_counter_reg_rep[4]_rep_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[1] ),
        .I5(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .O(\instruction[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBBBBB8)) 
    \instruction[6]_i_15 
       (.I0(\instruction[6]_i_18_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep_n_0 ),
        .I4(\instruction[8]_i_20_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[9] ),
        .O(\instruction[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBFEFFBFFFFFDFFFF)) 
    \instruction[6]_i_16 
       (.I0(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7EFFFFFF7FFE7)) 
    \instruction[6]_i_17 
       (.I0(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[6]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEDFFF)) 
    \instruction[6]_i_18 
       (.I0(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .O(\instruction[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \instruction[6]_i_2 
       (.I0(\instruction[20]_i_3_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[1] ),
        .I5(\program_counter_reg_rep[2]_rep_n_0 ),
        .O(\instruction[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \instruction[6]_i_3 
       (.I0(\program_counter_reg_rep_n_0_[9] ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4200FFFF)) 
    \instruction[7]_i_1 
       (.I0(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[3]_rep_n_0 ),
        .I3(\instruction[7]_i_2_n_0 ),
        .I4(\instruction[7]_i_3_n_0 ),
        .O(\instruction[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF5FFFF7DFFF7FF)) 
    \instruction[7]_i_10 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBB8BBBBBBB8)) 
    \instruction[7]_i_11 
       (.I0(\instruction[9]_i_15_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\instruction[8]_i_20_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[9] ),
        .O(\instruction[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFBFFFF)) 
    \instruction[7]_i_12 
       (.I0(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .O(\instruction[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFFFB7FDFFFFBD)) 
    \instruction[7]_i_13 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .O(\instruction[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFFFFAEFFFF7FF)) 
    \instruction[7]_i_14 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .O(\instruction[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB3EBFFF7F6FFEFF5)) 
    \instruction[7]_i_15 
       (.I0(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[1] ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .O(\instruction[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF2FBFF5DBFFF7FFF)) 
    \instruction[7]_i_16 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .O(\instruction[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7FFFB7F3FFCF)) 
    \instruction[7]_i_17 
       (.I0(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .O(\instruction[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000028)) 
    \instruction[7]_i_2 
       (.I0(\program_counter_reg_rep_n_0_[1] ),
        .I1(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .O(\instruction[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88B8B8B8B8B8B8B8)) 
    \instruction[7]_i_3 
       (.I0(\instruction_reg[7]_i_4_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[0] ),
        .I2(\instruction_reg[7]_i_5_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[1] ),
        .I5(\program_counter_reg_rep_n_0_[9] ),
        .O(\instruction[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888F8FFFFFFF8FF)) 
    \instruction[8]_i_1 
       (.I0(\instruction[8]_i_2_n_0 ),
        .I1(\instruction[8]_i_3_n_0 ),
        .I2(\instruction[8]_i_4_n_0 ),
        .I3(\instruction_reg[8]_i_5_n_0 ),
        .I4(\program_counter_reg_rep_n_0_[0] ),
        .I5(\instruction_reg[8]_i_6_n_0 ),
        .O(\instruction[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDEFDFFBFFFF7B7F)) 
    \instruction[8]_i_11 
       (.I0(\program_counter_reg_rep[2]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5F77DFFFFF77DFFF)) 
    \instruction[8]_i_12 
       (.I0(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep[3]_rep_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .O(\instruction[8]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFBDFFF)) 
    \instruction[8]_i_13 
       (.I0(\program_counter_reg_rep[7]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .O(\instruction[8]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hF375FCFF)) 
    \instruction[8]_i_14 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .O(\instruction[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB7FFFC7FBFFF77BF)) 
    \instruction[8]_i_15 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hBEFBFFFFF7FFFDFF)) 
    \instruction[8]_i_16 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBEFFFFFFFEFFF)) 
    \instruction[8]_i_17 
       (.I0(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[6]_rep_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hF4F77C7FF7F77C7F)) 
    \instruction[8]_i_18 
       (.I0(\instruction[12]_i_11_n_0 ),
        .I1(\program_counter_reg_rep[3]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\instruction[20]_i_3_n_0 ),
        .I4(\instruction[8]_i_20_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[9] ),
        .O(\instruction[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hABFFFFFFFFBFFEFF)) 
    \instruction[8]_i_19 
       (.I0(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[8]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h42)) 
    \instruction[8]_i_2 
       (.I0(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \instruction[8]_i_20 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .O(\instruction[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000081000000)) 
    \instruction[8]_i_3 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep_n_0 ),
        .I5(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .O(\instruction[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002400)) 
    \instruction[8]_i_4 
       (.I0(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep[3]_rep_n_0 ),
        .I3(\instruction[20]_i_3_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .O(\instruction[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBBBA888A)) 
    \instruction[8]_i_7 
       (.I0(\instruction[8]_i_11_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[3]_rep_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\instruction[8]_i_12_n_0 ),
        .O(\instruction[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000FA0AFC0CFA0A)) 
    \instruction[8]_i_8 
       (.I0(\instruction[8]_i_13_n_0 ),
        .I1(\instruction[8]_i_14_n_0 ),
        .I2(\program_counter_reg_rep[2]_rep_n_0 ),
        .I3(\instruction[8]_i_15_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[9] ),
        .O(\instruction[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0080FFFF)) 
    \instruction[9]_i_1 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[9] ),
        .I2(\program_counter_reg_rep[2]_rep_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\instruction_reg[9]_i_2_n_0 ),
        .O(\instruction[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFD00FD)) 
    \instruction[9]_i_10 
       (.I0(\instruction[20]_i_3_n_0 ),
        .I1(\instruction[9]_i_14_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[3]_rep_n_0 ),
        .I4(\instruction[9]_i_15_n_0 ),
        .I5(\program_counter_reg_rep_n_0_[9] ),
        .O(\instruction[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFF7DFFF7FF)) 
    \instruction[9]_i_11 
       (.I0(\program_counter_reg_rep[6]_rep_n_0 ),
        .I1(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB7FFFE7FFFFF7FBF)) 
    \instruction[9]_i_12 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I4(\program_counter_reg_rep[7]_rep_n_0 ),
        .I5(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .O(\instruction[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEDFFFFFFFFFFE)) 
    \instruction[9]_i_13 
       (.I0(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep_n_0_[9] ),
        .I2(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .O(\instruction[9]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \instruction[9]_i_14 
       (.I0(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[9]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFF6FFEFF)) 
    \instruction[9]_i_15 
       (.I0(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I1(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[7]_rep_n_0 ),
        .I3(\program_counter_reg_rep[8]_rep_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .O(\instruction[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \instruction[9]_i_3 
       (.I0(\instruction[9]_i_5_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\instruction[9]_i_6_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[1] ),
        .I4(\instruction[9]_i_7_n_0 ),
        .I5(\instruction[8]_i_4_n_0 ),
        .O(\instruction[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \instruction[9]_i_4 
       (.I0(\instruction[9]_i_8_n_0 ),
        .I1(\instruction[9]_i_9_n_0 ),
        .I2(\program_counter_reg_rep_n_0_[1] ),
        .I3(\instruction[9]_i_10_n_0 ),
        .I4(\program_counter_reg_rep[2]_rep_n_0 ),
        .I5(\instruction[9]_i_11_n_0 ),
        .O(\instruction[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF77F7FFFFFFF7FFF)) 
    \instruction[9]_i_5 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I2(\program_counter_reg_rep[6]_rep_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[2]_rep_n_0 ),
        .O(\instruction[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF77FEE7DEF75FDF)) 
    \instruction[9]_i_6 
       (.I0(\program_counter_reg_rep[2]_rep_n_0 ),
        .I1(\program_counter_reg_rep[6]_rep_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I5(\program_counter_reg_rep[3]_rep_n_0 ),
        .O(\instruction[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \instruction[9]_i_7 
       (.I0(\instruction[9]_i_12_n_0 ),
        .I1(\program_counter_reg_rep[2]_rep_n_0 ),
        .I2(\instruction[8]_i_14_n_0 ),
        .I3(\program_counter_reg_rep_n_0_[9] ),
        .I4(\program_counter_reg_rep[3]_rep_n_0 ),
        .I5(\instruction[8]_i_13_n_0 ),
        .O(\instruction[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7FFDEFBFFFFFF)) 
    \instruction[9]_i_8 
       (.I0(\program_counter_reg_rep[3]_rep_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I3(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[6]_rep_n_0 ),
        .I5(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .O(\instruction[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFD7FFFFFFD7F0000)) 
    \instruction[9]_i_9 
       (.I0(\instruction[25]_i_12_n_0 ),
        .I1(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .I2(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .I3(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .I4(\program_counter_reg_rep[3]_rep_n_0 ),
        .I5(\instruction[9]_i_13_n_0 ),
        .O(\instruction[9]_i_9_n_0 ));
  FDRE \instruction_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[0]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[0] ),
        .R(1'b0));
  MUXF7 \instruction_reg[0]_i_10 
       (.I0(\instruction[0]_i_20_n_0 ),
        .I1(\instruction[0]_i_21_n_0 ),
        .O(\instruction_reg[0]_i_10_n_0 ),
        .S(\program_counter_reg_rep[3]_rep_n_0 ));
  MUXF7 \instruction_reg[0]_i_16 
       (.I0(\instruction[0]_i_26_n_0 ),
        .I1(\instruction[0]_i_27_n_0 ),
        .O(\instruction_reg[0]_i_16_n_0 ),
        .S(\program_counter_reg_rep[2]_rep__0_n_0 ));
  MUXF7 \instruction_reg[0]_i_19 
       (.I0(\instruction[0]_i_28_n_0 ),
        .I1(\instruction[0]_i_29_n_0 ),
        .O(\instruction_reg[0]_i_19_n_0 ),
        .S(\program_counter_reg_rep[2]_rep__0_n_0 ));
  MUXF7 \instruction_reg[0]_i_22 
       (.I0(\instruction[0]_i_30_n_0 ),
        .I1(\instruction[0]_i_31_n_0 ),
        .O(\instruction_reg[0]_i_22_n_0 ),
        .S(\program_counter_reg_rep[2]_rep__0_n_0 ));
  MUXF7 \instruction_reg[0]_i_24 
       (.I0(\instruction[0]_i_32_n_0 ),
        .I1(\instruction[0]_i_33_n_0 ),
        .O(\instruction_reg[0]_i_24_n_0 ),
        .S(\program_counter_reg_rep[4]_rep_n_0 ));
  MUXF7 \instruction_reg[0]_i_7 
       (.I0(\instruction[0]_i_12_n_0 ),
        .I1(\instruction[0]_i_13_n_0 ),
        .O(\instruction_reg[0]_i_7_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[0]_i_8 
       (.I0(\instruction[0]_i_14_n_0 ),
        .I1(\instruction[0]_i_15_n_0 ),
        .O(\instruction_reg[0]_i_8_n_0 ),
        .S(\program_counter_reg_rep[3]_rep_n_0 ));
  FDRE \instruction_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[10]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[10] ),
        .R(1'b0));
  MUXF7 \instruction_reg[10]_i_2 
       (.I0(\instruction[10]_i_6_n_0 ),
        .I1(\instruction[10]_i_7_n_0 ),
        .O(\instruction_reg[10]_i_2_n_0 ),
        .S(\program_counter_reg_rep[2]_rep__0_n_0 ));
  MUXF7 \instruction_reg[10]_i_5 
       (.I0(\instruction[10]_i_11_n_0 ),
        .I1(\instruction[10]_i_12_n_0 ),
        .O(\instruction_reg[10]_i_5_n_0 ),
        .S(\program_counter_reg_rep[3]_rep__0_n_0 ));
  FDRE \instruction_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[11]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \instruction_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[12]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[12] ),
        .R(1'b0));
  MUXF7 \instruction_reg[12]_i_3 
       (.I0(\instruction[12]_i_7_n_0 ),
        .I1(\instruction[12]_i_8_n_0 ),
        .O(\instruction_reg[12]_i_3_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  FDRE \instruction_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[16]_i_1_n_0 ),
        .Q(address_a[0]),
        .R(1'b0));
  MUXF7 \instruction_reg[16]_i_20 
       (.I0(\instruction[16]_i_27_n_0 ),
        .I1(\instruction[16]_i_28_n_0 ),
        .O(\instruction_reg[16]_i_20_n_0 ),
        .S(\program_counter_reg_rep[2]_rep__0_n_0 ));
  MUXF7 \instruction_reg[16]_i_22 
       (.I0(\instruction[16]_i_29_n_0 ),
        .I1(\instruction[16]_i_30_n_0 ),
        .O(\instruction_reg[16]_i_22_n_0 ),
        .S(\program_counter_reg_rep[6]_rep__0_n_0 ));
  MUXF7 \instruction_reg[16]_i_23 
       (.I0(\instruction[16]_i_31_n_0 ),
        .I1(\instruction[16]_i_32_n_0 ),
        .O(\instruction_reg[16]_i_23_n_0 ),
        .S(\program_counter_reg_rep[2]_rep__0_n_0 ));
  MUXF7 \instruction_reg[16]_i_24 
       (.I0(\instruction[16]_i_33_n_0 ),
        .I1(\instruction[16]_i_34_n_0 ),
        .O(\instruction_reg[16]_i_24_n_0 ),
        .S(\program_counter_reg_rep[8]_rep__1_n_0 ));
  MUXF7 \instruction_reg[16]_i_4 
       (.I0(\instruction[16]_i_7_n_0 ),
        .I1(\instruction[16]_i_8_n_0 ),
        .O(\instruction_reg[16]_i_4_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[16]_i_6 
       (.I0(\instruction[16]_i_10_n_0 ),
        .I1(\instruction[16]_i_11_n_0 ),
        .O(\instruction_reg[16]_i_6_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  MUXF7 \instruction_reg[16]_i_9 
       (.I0(\instruction[16]_i_12_n_0 ),
        .I1(\instruction[16]_i_13_n_0 ),
        .O(\instruction_reg[16]_i_9_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  FDRE \instruction_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[17]_i_1_n_0 ),
        .Q(address_a[1]),
        .R(1'b0));
  MUXF7 \instruction_reg[17]_i_16 
       (.I0(\instruction[17]_i_25_n_0 ),
        .I1(\instruction[17]_i_26_n_0 ),
        .O(\instruction_reg[17]_i_16_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[17]_i_28 
       (.I0(\instruction[17]_i_41_n_0 ),
        .I1(\instruction[17]_i_42_n_0 ),
        .O(\instruction_reg[17]_i_28_n_0 ),
        .S(\program_counter_reg_rep[2]_rep_n_0 ));
  MUXF7 \instruction_reg[17]_i_3 
       (.I0(\instruction[17]_i_10_n_0 ),
        .I1(\instruction[17]_i_11_n_0 ),
        .O(\instruction_reg[17]_i_3_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[17]_i_33 
       (.I0(\instruction[17]_i_47_n_0 ),
        .I1(\instruction[17]_i_48_n_0 ),
        .O(\instruction_reg[17]_i_33_n_0 ),
        .S(\program_counter_reg_rep[7]_rep_n_0 ));
  MUXF7 \instruction_reg[17]_i_37 
       (.I0(\instruction[17]_i_52_n_0 ),
        .I1(\instruction[17]_i_53_n_0 ),
        .O(\instruction_reg[17]_i_37_n_0 ),
        .S(\program_counter_reg_rep_n_0_[3] ));
  MUXF7 \instruction_reg[17]_i_6 
       (.I0(\instruction[17]_i_19_n_0 ),
        .I1(\instruction[17]_i_20_n_0 ),
        .O(\instruction_reg[17]_i_6_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[18]_i_1_n_0 ),
        .Q(address_a[2]),
        .R(1'b0));
  MUXF7 \instruction_reg[18]_i_11 
       (.I0(\instruction[18]_i_18_n_0 ),
        .I1(\instruction[18]_i_19_n_0 ),
        .O(\instruction_reg[18]_i_11_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF8 \instruction_reg[18]_i_3 
       (.I0(\instruction_reg[18]_i_6_n_0 ),
        .I1(\instruction_reg[18]_i_7_n_0 ),
        .O(\instruction_reg[18]_i_3_n_0 ),
        .S(\instruction[18]_i_5_n_0 ));
  MUXF7 \instruction_reg[18]_i_6 
       (.I0(\instruction[18]_i_12_n_0 ),
        .I1(\instruction[18]_i_13_n_0 ),
        .O(\instruction_reg[18]_i_6_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[18]_i_7 
       (.I0(\instruction[18]_i_14_n_0 ),
        .I1(\instruction[18]_i_15_n_0 ),
        .O(\instruction_reg[18]_i_7_n_0 ),
        .S(\program_counter_reg_rep[5]_rep__0_n_0 ));
  MUXF7 \instruction_reg[18]_i_8 
       (.I0(\instruction[18]_i_16_n_0 ),
        .I1(\instruction[18]_i_17_n_0 ),
        .O(\instruction_reg[18]_i_8_n_0 ),
        .S(\program_counter_reg_rep_n_0_[3] ));
  FDRE \instruction_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[19]_i_1_n_0 ),
        .Q(address_a[3]),
        .R(1'b0));
  MUXF7 \instruction_reg[19]_i_10 
       (.I0(\instruction[19]_i_14_n_0 ),
        .I1(\instruction[19]_i_15_n_0 ),
        .O(\instruction_reg[19]_i_10_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[19]_i_3 
       (.I0(\instruction[19]_i_4_n_0 ),
        .I1(\instruction[19]_i_5_n_0 ),
        .O(\instruction_reg[19]_i_3_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  MUXF7 \instruction_reg[19]_i_9 
       (.I0(\instruction[19]_i_12_n_0 ),
        .I1(\instruction[19]_i_13_n_0 ),
        .O(\instruction_reg[19]_i_9_n_0 ),
        .S(\program_counter_reg_rep[4]_rep__1_n_0 ));
  FDRE \instruction_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[1]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[1] ),
        .R(1'b0));
  MUXF7 \instruction_reg[1]_i_12 
       (.I0(\instruction[1]_i_20_n_0 ),
        .I1(\instruction[1]_i_21_n_0 ),
        .O(\instruction_reg[1]_i_12_n_0 ),
        .S(\program_counter_reg_rep[4]_rep_n_0 ));
  MUXF7 \instruction_reg[1]_i_14 
       (.I0(\instruction[1]_i_22_n_0 ),
        .I1(\instruction[1]_i_23_n_0 ),
        .O(\instruction_reg[1]_i_14_n_0 ),
        .S(\program_counter_reg_rep[2]_rep_n_0 ));
  MUXF7 \instruction_reg[1]_i_16 
       (.I0(\instruction[1]_i_24_n_0 ),
        .I1(\instruction[1]_i_25_n_0 ),
        .O(\instruction_reg[1]_i_16_n_0 ),
        .S(\program_counter_reg_rep[3]_rep_n_0 ));
  MUXF7 \instruction_reg[1]_i_17 
       (.I0(\instruction[1]_i_26_n_0 ),
        .I1(\instruction[1]_i_27_n_0 ),
        .O(\instruction_reg[1]_i_17_n_0 ),
        .S(\program_counter_reg_rep[2]_rep_n_0 ));
  MUXF7 \instruction_reg[1]_i_5 
       (.I0(\instruction[1]_i_10_n_0 ),
        .I1(\instruction[1]_i_11_n_0 ),
        .O(\instruction_reg[1]_i_5_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[20]_i_1_n_0 ),
        .Q(address_z[0]),
        .R(1'b0));
  MUXF7 \instruction_reg[20]_i_10 
       (.I0(\instruction[20]_i_16_n_0 ),
        .I1(\instruction[20]_i_17_n_0 ),
        .O(\instruction_reg[20]_i_10_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[20]_i_11 
       (.I0(\instruction[20]_i_18_n_0 ),
        .I1(\instruction[20]_i_19_n_0 ),
        .O(\instruction_reg[20]_i_11_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[20]_i_12 
       (.I0(\instruction[20]_i_20_n_0 ),
        .I1(\instruction[20]_i_21_n_0 ),
        .O(\instruction_reg[20]_i_12_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[20]_i_4 
       (.I0(\instruction[20]_i_5_n_0 ),
        .I1(\instruction[20]_i_6_n_0 ),
        .O(\instruction_reg[20]_i_4_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[21]_i_1_n_0 ),
        .Q(address_z[1]),
        .R(1'b0));
  MUXF7 \instruction_reg[21]_i_10 
       (.I0(\instruction[21]_i_20_n_0 ),
        .I1(\instruction[21]_i_21_n_0 ),
        .O(\instruction_reg[21]_i_10_n_0 ),
        .S(\program_counter_reg_rep[2]_rep_n_0 ));
  MUXF7 \instruction_reg[21]_i_16 
       (.I0(\instruction[21]_i_29_n_0 ),
        .I1(\instruction[21]_i_30_n_0 ),
        .O(\instruction_reg[21]_i_16_n_0 ),
        .S(\program_counter_reg_rep[2]_rep_n_0 ));
  MUXF7 \instruction_reg[21]_i_18 
       (.I0(\instruction[21]_i_31_n_0 ),
        .I1(\instruction[21]_i_32_n_0 ),
        .O(\instruction_reg[21]_i_18_n_0 ),
        .S(\program_counter_reg_rep[2]_rep_n_0 ));
  MUXF7 \instruction_reg[21]_i_23 
       (.I0(\instruction[21]_i_33_n_0 ),
        .I1(\instruction[21]_i_34_n_0 ),
        .O(\instruction_reg[21]_i_23_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[21]_i_26 
       (.I0(\instruction[21]_i_35_n_0 ),
        .I1(\instruction[21]_i_36_n_0 ),
        .O(\instruction_reg[21]_i_26_n_0 ),
        .S(\program_counter_reg_rep[2]_rep_n_0 ));
  MUXF7 \instruction_reg[21]_i_7 
       (.I0(\instruction[21]_i_12_n_0 ),
        .I1(\instruction[21]_i_13_n_0 ),
        .O(\instruction_reg[21]_i_7_n_0 ),
        .S(\program_counter_reg_rep[3]_rep__0_n_0 ));
  MUXF7 \instruction_reg[21]_i_8 
       (.I0(\instruction[21]_i_14_n_0 ),
        .I1(\instruction[21]_i_15_n_0 ),
        .O(\instruction_reg[21]_i_8_n_0 ),
        .S(\program_counter_reg_rep[2]_rep_n_0 ));
  FDRE \instruction_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction_reg[22]_i_1_n_0 ),
        .Q(address_z[2]),
        .R(1'b0));
  MUXF7 \instruction_reg[22]_i_1 
       (.I0(\instruction[22]_i_2_n_0 ),
        .I1(\instruction[22]_i_3_n_0 ),
        .O(\instruction_reg[22]_i_1_n_0 ),
        .S(\program_counter_reg_rep[4]_rep__1_n_0 ));
  FDRE \instruction_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[23]_i_1_n_0 ),
        .Q(address_z[3]),
        .R(1'b0));
  MUXF7 \instruction_reg[23]_i_14 
       (.I0(\instruction[23]_i_26_n_0 ),
        .I1(\instruction[23]_i_27_n_0 ),
        .O(\instruction_reg[23]_i_14_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[23]_i_16 
       (.I0(\instruction[23]_i_28_n_0 ),
        .I1(\instruction[23]_i_29_n_0 ),
        .O(\instruction_reg[23]_i_16_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF8 \instruction_reg[23]_i_2 
       (.I0(\instruction_reg[23]_i_7_n_0 ),
        .I1(\instruction_reg[23]_i_8_n_0 ),
        .O(\instruction_reg[23]_i_2_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  MUXF7 \instruction_reg[23]_i_5 
       (.I0(\instruction[23]_i_17_n_0 ),
        .I1(\instruction[23]_i_18_n_0 ),
        .O(\instruction_reg[23]_i_5_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[23]_i_6 
       (.I0(\instruction[23]_i_19_n_0 ),
        .I1(\instruction[23]_i_20_n_0 ),
        .O(\instruction_reg[23]_i_6_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  MUXF7 \instruction_reg[23]_i_7 
       (.I0(\instruction[23]_i_21_n_0 ),
        .I1(\instruction[23]_i_22_n_0 ),
        .O(\instruction_reg[23]_i_7_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[23]_i_8 
       (.I0(\instruction[23]_i_23_n_0 ),
        .I1(\instruction[23]_i_24_n_0 ),
        .O(\instruction_reg[23]_i_8_n_0 ),
        .S(\program_counter_reg_rep_n_0_[2] ));
  FDRE \instruction_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[24]_i_1_n_0 ),
        .Q(opcode[0]),
        .R(1'b0));
  MUXF7 \instruction_reg[24]_i_11 
       (.I0(\instruction[24]_i_20_n_0 ),
        .I1(\instruction[24]_i_21_n_0 ),
        .O(\instruction_reg[24]_i_11_n_0 ),
        .S(\program_counter_reg_rep[2]_rep__0_n_0 ));
  MUXF7 \instruction_reg[24]_i_12 
       (.I0(\instruction[24]_i_22_n_0 ),
        .I1(\instruction[24]_i_23_n_0 ),
        .O(\instruction_reg[24]_i_12_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[24]_i_14 
       (.I0(\instruction[24]_i_24_n_0 ),
        .I1(\instruction[24]_i_25_n_0 ),
        .O(\instruction_reg[24]_i_14_n_0 ),
        .S(\program_counter_reg_rep[2]_rep__0_n_0 ));
  FDRE \instruction_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[25]_i_1_n_0 ),
        .Q(opcode[1]),
        .R(1'b0));
  MUXF7 \instruction_reg[25]_i_11 
       (.I0(\instruction[25]_i_29_n_0 ),
        .I1(\instruction[25]_i_30_n_0 ),
        .O(\instruction_reg[25]_i_11_n_0 ),
        .S(\instruction[25]_i_28_n_0 ));
  MUXF7 \instruction_reg[25]_i_16 
       (.I0(\instruction[25]_i_31_n_0 ),
        .I1(\instruction[25]_i_32_n_0 ),
        .O(\instruction_reg[25]_i_16_n_0 ),
        .S(\program_counter_reg_rep[8]_rep_n_0 ));
  MUXF7 \instruction_reg[25]_i_18 
       (.I0(\instruction[25]_i_33_n_0 ),
        .I1(\instruction[25]_i_34_n_0 ),
        .O(\instruction_reg[25]_i_18_n_0 ),
        .S(\program_counter_reg_rep[2]_rep_n_0 ));
  MUXF8 \instruction_reg[25]_i_2 
       (.I0(\instruction_reg[25]_i_7_n_0 ),
        .I1(\instruction_reg[25]_i_8_n_0 ),
        .O(\instruction_reg[25]_i_2_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[25]_i_27 
       (.I0(\instruction[25]_i_35_n_0 ),
        .I1(\instruction[25]_i_36_n_0 ),
        .O(\instruction_reg[25]_i_27_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[25]_i_5 
       (.I0(\instruction[25]_i_14_n_0 ),
        .I1(\instruction[25]_i_15_n_0 ),
        .O(\instruction_reg[25]_i_5_n_0 ),
        .S(\program_counter_reg_rep[4]_rep_n_0 ));
  MUXF7 \instruction_reg[25]_i_7 
       (.I0(\instruction[25]_i_20_n_0 ),
        .I1(\instruction[25]_i_21_n_0 ),
        .O(\instruction_reg[25]_i_7_n_0 ),
        .S(\program_counter_reg_rep[2]_rep_n_0 ));
  MUXF7 \instruction_reg[25]_i_8 
       (.I0(\instruction[25]_i_22_n_0 ),
        .I1(\instruction[25]_i_23_n_0 ),
        .O(\instruction_reg[25]_i_8_n_0 ),
        .S(\program_counter_reg_rep[2]_rep_n_0 ));
  MUXF7 \instruction_reg[25]_i_9 
       (.I0(\instruction[25]_i_24_n_0 ),
        .I1(\instruction[25]_i_25_n_0 ),
        .O(\instruction_reg[25]_i_9_n_0 ),
        .S(\program_counter_reg_rep[4]_rep_n_0 ));
  FDRE \instruction_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[26]_i_1_n_0 ),
        .Q(opcode[2]),
        .R(1'b0));
  MUXF7 \instruction_reg[26]_i_12 
       (.I0(\instruction[26]_i_19_n_0 ),
        .I1(\instruction[26]_i_20_n_0 ),
        .O(\instruction_reg[26]_i_12_n_0 ),
        .S(\program_counter_reg_rep[2]_rep__0_n_0 ));
  MUXF7 \instruction_reg[26]_i_14 
       (.I0(\instruction[26]_i_21_n_0 ),
        .I1(\instruction[26]_i_22_n_0 ),
        .O(\instruction_reg[26]_i_14_n_0 ),
        .S(\program_counter_reg_rep[2]_rep__0_n_0 ));
  MUXF7 \instruction_reg[26]_i_15 
       (.I0(\instruction[26]_i_23_n_0 ),
        .I1(\instruction[26]_i_24_n_0 ),
        .O(\instruction_reg[26]_i_15_n_0 ),
        .S(\program_counter_reg_rep[2]_rep__0_n_0 ));
  MUXF7 \instruction_reg[26]_i_16 
       (.I0(\instruction[26]_i_25_n_0 ),
        .I1(\instruction[26]_i_26_n_0 ),
        .O(\instruction_reg[26]_i_16_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[26]_i_27 
       (.I0(\instruction[26]_i_30_n_0 ),
        .I1(\instruction[26]_i_31_n_0 ),
        .O(\instruction_reg[26]_i_27_n_0 ),
        .S(\program_counter_reg_rep[2]_rep__0_n_0 ));
  MUXF7 \instruction_reg[26]_i_3 
       (.I0(\instruction[26]_i_6_n_0 ),
        .I1(\instruction[26]_i_7_n_0 ),
        .O(\instruction_reg[26]_i_3_n_0 ),
        .S(\program_counter_reg_rep[3]_rep__0_n_0 ));
  MUXF7 \instruction_reg[26]_i_5 
       (.I0(\instruction[26]_i_9_n_0 ),
        .I1(\instruction[26]_i_10_n_0 ),
        .O(\instruction_reg[26]_i_5_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[27]_i_1_n_0 ),
        .Q(opcode[3]),
        .R(1'b0));
  MUXF8 \instruction_reg[27]_i_3 
       (.I0(\instruction_reg[27]_i_6_n_0 ),
        .I1(\instruction_reg[27]_i_7_n_0 ),
        .O(\instruction_reg[27]_i_3_n_0 ),
        .S(\instruction[27]_i_5_n_0 ));
  MUXF7 \instruction_reg[27]_i_6 
       (.I0(\instruction[27]_i_11_n_0 ),
        .I1(\instruction[27]_i_12_n_0 ),
        .O(\instruction_reg[27]_i_6_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[27]_i_7 
       (.I0(\instruction[27]_i_13_n_0 ),
        .I1(\instruction[27]_i_14_n_0 ),
        .O(\instruction_reg[27]_i_7_n_0 ),
        .S(\program_counter_reg_rep[3]_rep__0_n_0 ));
  FDRE \instruction_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[28]_i_1_n_0 ),
        .Q(opcode[4]),
        .R(1'b0));
  FDRE \instruction_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[2]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[2] ),
        .R(1'b0));
  MUXF7 \instruction_reg[2]_i_11 
       (.I0(\instruction[2]_i_16_n_0 ),
        .I1(\instruction[2]_i_17_n_0 ),
        .O(\instruction_reg[2]_i_11_n_0 ),
        .S(\program_counter_reg_rep[2]_rep__0_n_0 ));
  MUXF7 \instruction_reg[2]_i_12 
       (.I0(\instruction[2]_i_18_n_0 ),
        .I1(\instruction[2]_i_19_n_0 ),
        .O(\instruction_reg[2]_i_12_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[2]_i_13 
       (.I0(\instruction[2]_i_20_n_0 ),
        .I1(\instruction[2]_i_21_n_0 ),
        .O(\instruction_reg[2]_i_13_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[2]_i_4 
       (.I0(\instruction[2]_i_5_n_0 ),
        .I1(\instruction[2]_i_6_n_0 ),
        .O(\instruction_reg[2]_i_4_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[3]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[3] ),
        .R(1'b0));
  MUXF7 \instruction_reg[3]_i_11 
       (.I0(\instruction[3]_i_19_n_0 ),
        .I1(\instruction[3]_i_20_n_0 ),
        .O(\instruction_reg[3]_i_11_n_0 ),
        .S(\program_counter_reg_rep[2]_rep_n_0 ));
  MUXF7 \instruction_reg[3]_i_12 
       (.I0(\instruction[3]_i_21_n_0 ),
        .I1(\instruction[3]_i_22_n_0 ),
        .O(\instruction_reg[3]_i_12_n_0 ),
        .S(\program_counter_reg_rep[2]_rep_n_0 ));
  MUXF7 \instruction_reg[3]_i_14 
       (.I0(\instruction[3]_i_23_n_0 ),
        .I1(\instruction[3]_i_24_n_0 ),
        .O(\instruction_reg[3]_i_14_n_0 ),
        .S(\program_counter_reg_rep[7]_rep_n_0 ));
  MUXF7 \instruction_reg[3]_i_18 
       (.I0(\instruction[3]_i_27_n_0 ),
        .I1(\instruction[3]_i_28_n_0 ),
        .O(\instruction_reg[3]_i_18_n_0 ),
        .S(\program_counter_reg_rep[2]_rep_n_0 ));
  MUXF7 \instruction_reg[3]_i_4 
       (.I0(\instruction[3]_i_7_n_0 ),
        .I1(\instruction[3]_i_8_n_0 ),
        .O(\instruction_reg[3]_i_4_n_0 ),
        .S(\program_counter_reg_rep[2]_rep_n_0 ));
  MUXF7 \instruction_reg[3]_i_5 
       (.I0(\instruction[3]_i_9_n_0 ),
        .I1(\instruction[3]_i_10_n_0 ),
        .O(\instruction_reg[3]_i_5_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \instruction_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[4]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[4] ),
        .R(1'b0));
  MUXF7 \instruction_reg[4]_i_3 
       (.I0(\instruction[4]_i_7_n_0 ),
        .I1(\instruction[4]_i_8_n_0 ),
        .O(\instruction_reg[4]_i_3_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[4]_i_4 
       (.I0(\instruction[4]_i_9_n_0 ),
        .I1(\instruction[4]_i_10_n_0 ),
        .O(\instruction_reg[4]_i_4_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[4]_i_5 
       (.I0(\instruction[4]_i_11_n_0 ),
        .I1(\instruction[4]_i_12_n_0 ),
        .O(\instruction_reg[4]_i_5_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[4]_i_6 
       (.I0(\instruction[4]_i_13_n_0 ),
        .I1(\instruction[4]_i_14_n_0 ),
        .O(\instruction_reg[4]_i_6_n_0 ),
        .S(\program_counter_reg_rep[2]_rep__0_n_0 ));
  FDRE \instruction_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[5]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[5] ),
        .R(1'b0));
  MUXF7 \instruction_reg[5]_i_10 
       (.I0(\instruction[5]_i_15_n_0 ),
        .I1(\instruction[5]_i_16_n_0 ),
        .O(\instruction_reg[5]_i_10_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[5]_i_2 
       (.I0(\instruction[5]_i_5_n_0 ),
        .I1(\instruction[5]_i_6_n_0 ),
        .O(\instruction_reg[5]_i_2_n_0 ),
        .S(\program_counter_reg_rep[4]_rep__0_n_0 ));
  MUXF7 \instruction_reg[5]_i_3 
       (.I0(\instruction[5]_i_7_n_0 ),
        .I1(\instruction[5]_i_8_n_0 ),
        .O(\instruction_reg[5]_i_3_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF8 \instruction_reg[5]_i_4 
       (.I0(\instruction_reg[5]_i_9_n_0 ),
        .I1(\instruction_reg[5]_i_10_n_0 ),
        .O(\instruction_reg[5]_i_4_n_0 ),
        .S(\program_counter_reg_rep[2]_rep_n_0 ));
  MUXF7 \instruction_reg[5]_i_9 
       (.I0(\instruction[5]_i_13_n_0 ),
        .I1(\instruction[5]_i_14_n_0 ),
        .O(\instruction_reg[5]_i_9_n_0 ),
        .S(\program_counter_reg_rep[3]_rep__0_n_0 ));
  FDRE \instruction_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[6]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[6] ),
        .R(1'b0));
  MUXF8 \instruction_reg[6]_i_4 
       (.I0(\instruction_reg[6]_i_6_n_0 ),
        .I1(\instruction_reg[6]_i_7_n_0 ),
        .O(\instruction_reg[6]_i_4_n_0 ),
        .S(\program_counter_reg_rep[2]_rep_n_0 ));
  MUXF8 \instruction_reg[6]_i_5 
       (.I0(\instruction_reg[6]_i_8_n_0 ),
        .I1(\instruction_reg[6]_i_9_n_0 ),
        .O(\instruction_reg[6]_i_5_n_0 ),
        .S(\program_counter_reg_rep[3]_rep_n_0 ));
  MUXF7 \instruction_reg[6]_i_6 
       (.I0(\instruction[6]_i_10_n_0 ),
        .I1(\instruction[6]_i_11_n_0 ),
        .O(\instruction_reg[6]_i_6_n_0 ),
        .S(\program_counter_reg_rep[3]_rep_n_0 ));
  MUXF7 \instruction_reg[6]_i_7 
       (.I0(\instruction[6]_i_12_n_0 ),
        .I1(\instruction[6]_i_13_n_0 ),
        .O(\instruction_reg[6]_i_7_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[6]_i_8 
       (.I0(\instruction[6]_i_14_n_0 ),
        .I1(\instruction[6]_i_15_n_0 ),
        .O(\instruction_reg[6]_i_8_n_0 ),
        .S(\program_counter_reg_rep[2]_rep_n_0 ));
  MUXF7 \instruction_reg[6]_i_9 
       (.I0(\instruction[6]_i_16_n_0 ),
        .I1(\instruction[6]_i_17_n_0 ),
        .O(\instruction_reg[6]_i_9_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  FDRE \instruction_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[7]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[7] ),
        .R(1'b0));
  MUXF8 \instruction_reg[7]_i_4 
       (.I0(\instruction_reg[7]_i_6_n_0 ),
        .I1(\instruction_reg[7]_i_7_n_0 ),
        .O(\instruction_reg[7]_i_4_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF8 \instruction_reg[7]_i_5 
       (.I0(\instruction_reg[7]_i_8_n_0 ),
        .I1(\instruction_reg[7]_i_9_n_0 ),
        .O(\instruction_reg[7]_i_5_n_0 ),
        .S(\program_counter_reg_rep[2]_rep__0_n_0 ));
  MUXF7 \instruction_reg[7]_i_6 
       (.I0(\instruction[7]_i_10_n_0 ),
        .I1(\instruction[7]_i_11_n_0 ),
        .O(\instruction_reg[7]_i_6_n_0 ),
        .S(\program_counter_reg_rep[2]_rep__0_n_0 ));
  MUXF7 \instruction_reg[7]_i_7 
       (.I0(\instruction[7]_i_12_n_0 ),
        .I1(\instruction[7]_i_13_n_0 ),
        .O(\instruction_reg[7]_i_7_n_0 ),
        .S(\program_counter_reg_rep[3]_rep_n_0 ));
  MUXF7 \instruction_reg[7]_i_8 
       (.I0(\instruction[7]_i_14_n_0 ),
        .I1(\instruction[7]_i_15_n_0 ),
        .O(\instruction_reg[7]_i_8_n_0 ),
        .S(\program_counter_reg_rep[3]_rep_n_0 ));
  MUXF7 \instruction_reg[7]_i_9 
       (.I0(\instruction[7]_i_16_n_0 ),
        .I1(\instruction[7]_i_17_n_0 ),
        .O(\instruction_reg[7]_i_9_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  FDRE \instruction_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[8]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[8] ),
        .R(1'b0));
  MUXF7 \instruction_reg[8]_i_10 
       (.I0(\instruction[8]_i_18_n_0 ),
        .I1(\instruction[8]_i_19_n_0 ),
        .O(\instruction_reg[8]_i_10_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF7 \instruction_reg[8]_i_5 
       (.I0(\instruction[8]_i_7_n_0 ),
        .I1(\instruction[8]_i_8_n_0 ),
        .O(\instruction_reg[8]_i_5_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  MUXF8 \instruction_reg[8]_i_6 
       (.I0(\instruction_reg[8]_i_9_n_0 ),
        .I1(\instruction_reg[8]_i_10_n_0 ),
        .O(\instruction_reg[8]_i_6_n_0 ),
        .S(\program_counter_reg_rep[2]_rep_n_0 ));
  MUXF7 \instruction_reg[8]_i_9 
       (.I0(\instruction[8]_i_16_n_0 ),
        .I1(\instruction[8]_i_17_n_0 ),
        .O(\instruction_reg[8]_i_9_n_0 ),
        .S(\program_counter_reg_rep_n_0_[1] ));
  FDRE \instruction_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\instruction[9]_i_1_n_0 ),
        .Q(\instruction_reg_n_0_[9] ),
        .R(1'b0));
  MUXF7 \instruction_reg[9]_i_2 
       (.I0(\instruction[9]_i_3_n_0 ),
        .I1(\instruction[9]_i_4_n_0 ),
        .O(\instruction_reg[9]_i_2_n_0 ),
        .S(\program_counter_reg_rep_n_0_[0] ));
  FDRE \literal_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[0] ),
        .Q(literal_2[0]),
        .R(1'b0));
  FDRE \literal_2_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[10] ),
        .Q(literal_2[10]),
        .R(1'b0));
  FDRE \literal_2_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[11] ),
        .Q(literal_2[11]),
        .R(1'b0));
  FDRE \literal_2_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[12] ),
        .Q(literal_2[12]),
        .R(1'b0));
  FDRE \literal_2_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[4] ),
        .Q(literal_2[4]),
        .R(1'b0));
  FDRE \literal_2_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[5] ),
        .Q(literal_2[5]),
        .R(1'b0));
  FDRE \literal_2_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[6] ),
        .Q(literal_2[6]),
        .R(1'b0));
  FDRE \literal_2_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[7] ),
        .Q(literal_2[7]),
        .R(1'b0));
  FDRE \literal_2_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[8] ),
        .Q(literal_2[8]),
        .R(1'b0));
  FDRE \literal_2_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(\instruction_reg_n_0_[9] ),
        .Q(literal_2[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_0
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1_n_0 ,\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 ,\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\write_output[4]_i_1_n_0 ,\write_output[3]_i_1_n_0 ,\write_output[2]_i_1_n_0 ,\write_output[1]_i_1_n_0 ,\write_output[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_0_DOADO_UNCONNECTED[31:4],load_data[3:0]}),
        .DOBDO(NLW_memory_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_0_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_0_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_0_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,memory_reg_0_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    memory_reg_0_i_1
       (.I0(opcode_2[2]),
        .I1(opcode_2[1]),
        .I2(opcode_2[3]),
        .I3(\address_z_3[3]_i_1_n_0 ),
        .I4(opcode_2[0]),
        .I5(opcode_2[4]),
        .O(memory_reg_0_i_1_n_0));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_1
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1_n_0 ,\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 ,\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\write_output[4]_i_1_n_0 ,\write_output[3]_i_1_n_0 ,\write_output[2]_i_1_n_0 ,\write_output[1]_i_1_n_0 ,\write_output[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_1_DOADO_UNCONNECTED[31:4],load_data[7:4]}),
        .DOBDO(NLW_memory_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_1_ENARDEN_cooolgate_en_sig_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_1_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_1_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_1_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,memory_reg_0_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff01)) 
    memory_reg_1_ENARDEN_cooolgate_en_gate_1
       (.I0(\state[1]_i_1_n_0 ),
        .I1(\state[0]_i_1_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(memory_reg_0_i_1_n_0),
        .O(memory_reg_1_ENARDEN_cooolgate_en_sig_1));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_2
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1_n_0 ,\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 ,\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\write_output[4]_i_1_n_0 ,\write_output[3]_i_1_n_0 ,\write_output[2]_i_1_n_0 ,\write_output[1]_i_1_n_0 ,\write_output[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[11:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_2_DOADO_UNCONNECTED[31:4],load_data[11:8]}),
        .DOBDO(NLW_memory_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_2_ENARDEN_cooolgate_en_sig_2),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_2_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_2_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_2_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,memory_reg_0_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff01)) 
    memory_reg_2_ENARDEN_cooolgate_en_gate_3
       (.I0(\state[1]_i_1_n_0 ),
        .I1(\state[0]_i_1_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(memory_reg_0_i_1_n_0),
        .O(memory_reg_2_ENARDEN_cooolgate_en_sig_2));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_3
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1_n_0 ,\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 ,\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\write_output[4]_i_1_n_0 ,\write_output[3]_i_1_n_0 ,\write_output[2]_i_1_n_0 ,\write_output[1]_i_1_n_0 ,\write_output[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[15:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_3_DOADO_UNCONNECTED[31:4],load_data[15:12]}),
        .DOBDO(NLW_memory_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_3_ENARDEN_cooolgate_en_sig_3),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_3_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_3_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_3_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,memory_reg_0_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff01)) 
    memory_reg_3_ENARDEN_cooolgate_en_gate_5
       (.I0(\state[1]_i_1_n_0 ),
        .I1(\state[0]_i_1_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(memory_reg_0_i_1_n_0),
        .O(memory_reg_3_ENARDEN_cooolgate_en_sig_3));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "16" *) 
  (* bram_slice_end = "19" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_4
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1_n_0 ,\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 ,\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\write_output[4]_i_1_n_0 ,\write_output[3]_i_1_n_0 ,\write_output[2]_i_1_n_0 ,\write_output[1]_i_1_n_0 ,\write_output[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[19:16]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_4_DOADO_UNCONNECTED[31:4],load_data[19:16]}),
        .DOBDO(NLW_memory_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_4_ENARDEN_cooolgate_en_sig_4),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_4_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_4_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_4_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,memory_reg_0_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff01)) 
    memory_reg_4_ENARDEN_cooolgate_en_gate_7
       (.I0(\state[1]_i_1_n_0 ),
        .I1(\state[0]_i_1_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(memory_reg_0_i_1_n_0),
        .O(memory_reg_4_ENARDEN_cooolgate_en_sig_4));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    memory_reg_4_i_1
       (.I0(result[19]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[19]),
        .O(store_data[19]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    memory_reg_4_i_2
       (.I0(result[18]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[18]),
        .O(store_data[18]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    memory_reg_4_i_3
       (.I0(result[17]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[17]),
        .O(store_data[17]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    memory_reg_4_i_4
       (.I0(result[16]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[16]),
        .O(store_data[16]));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "20" *) 
  (* bram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_5
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1_n_0 ,\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 ,\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\write_output[4]_i_1_n_0 ,\write_output[3]_i_1_n_0 ,\write_output[2]_i_1_n_0 ,\write_output[1]_i_1_n_0 ,\write_output[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[23:20]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_5_DOADO_UNCONNECTED[31:4],load_data[23:20]}),
        .DOBDO(NLW_memory_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_5_ENARDEN_cooolgate_en_sig_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_5_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_5_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_5_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,memory_reg_0_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff01)) 
    memory_reg_5_ENARDEN_cooolgate_en_gate_9
       (.I0(\state[1]_i_1_n_0 ),
        .I1(\state[0]_i_1_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(memory_reg_0_i_1_n_0),
        .O(memory_reg_5_ENARDEN_cooolgate_en_sig_5));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    memory_reg_5_i_1
       (.I0(result[23]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[23]),
        .O(store_data[23]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    memory_reg_5_i_2
       (.I0(result[22]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[22]),
        .O(store_data[22]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    memory_reg_5_i_3
       (.I0(result[21]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[21]),
        .O(store_data[21]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    memory_reg_5_i_4
       (.I0(result[20]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[20]),
        .O(store_data[20]));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "24" *) 
  (* bram_slice_end = "27" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_6
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1_n_0 ,\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 ,\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\write_output[4]_i_1_n_0 ,\write_output[3]_i_1_n_0 ,\write_output[2]_i_1_n_0 ,\write_output[1]_i_1_n_0 ,\write_output[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[27:24]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_6_DOADO_UNCONNECTED[31:4],load_data[27:24]}),
        .DOBDO(NLW_memory_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_6_ENARDEN_cooolgate_en_sig_6),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_6_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_6_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_6_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,memory_reg_0_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff01)) 
    memory_reg_6_ENARDEN_cooolgate_en_gate_11
       (.I0(\state[1]_i_1_n_0 ),
        .I1(\state[0]_i_1_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(memory_reg_0_i_1_n_0),
        .O(memory_reg_6_ENARDEN_cooolgate_en_sig_6));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    memory_reg_6_i_1
       (.I0(result[27]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[27]),
        .O(store_data[27]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    memory_reg_6_i_2
       (.I0(result[26]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[26]),
        .O(store_data[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_6_i_3
       (.I0(result[25]),
        .I1(operand_b1),
        .I2(register_b[25]),
        .O(store_data[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_6_i_4
       (.I0(result[24]),
        .I1(operand_b1),
        .I2(register_b[24]),
        .O(store_data[24]));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* RTL_RAM_BITS = "131104" *) 
  (* RTL_RAM_NAME = "memory" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "8191" *) 
  (* bram_slice_begin = "28" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    memory_reg_7
       (.ADDRARDADDR({1'b1,\write_output[12]_i_1_n_0 ,\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 ,\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\write_output[4]_i_1_n_0 ,\write_output[3]_i_1_n_0 ,\write_output[2]_i_1_n_0 ,\write_output[1]_i_1_n_0 ,\write_output[0]_i_1_n_0 ,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_memory_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_memory_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_memory_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,store_data[31:28]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_memory_reg_7_DOADO_UNCONNECTED[31:4],load_data[31:28]}),
        .DOBDO(NLW_memory_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_memory_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_memory_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_memory_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(memory_reg_7_ENARDEN_cooolgate_en_sig_7),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_memory_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_memory_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_memory_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_memory_reg_7_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_memory_reg_7_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_memory_reg_7_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b0,memory_reg_0_i_1_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff01)) 
    memory_reg_7_ENARDEN_cooolgate_en_gate_13
       (.I0(\state[1]_i_1_n_0 ),
        .I1(\state[0]_i_1_n_0 ),
        .I2(INTERNAL_RST_reg),
        .I3(memory_reg_0_i_1_n_0),
        .O(memory_reg_7_ENARDEN_cooolgate_en_sig_7));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_7_i_1
       (.I0(result[31]),
        .I1(operand_b1),
        .I2(register_b[31]),
        .O(store_data[31]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    memory_reg_7_i_2
       (.I0(result[30]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[30]),
        .O(store_data[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_7_i_3
       (.I0(result[29]),
        .I1(operand_b1),
        .I2(register_b[29]),
        .O(store_data[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    memory_reg_7_i_4
       (.I0(result[28]),
        .I1(operand_b1),
        .I2(register_b[28]),
        .O(store_data[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \opcode_2[4]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[2] ),
        .O(opcode_20));
  FDRE \opcode_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[0]),
        .Q(opcode_2[0]),
        .R(1'b0));
  FDRE \opcode_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[1]),
        .Q(opcode_2[1]),
        .R(1'b0));
  FDRE \opcode_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[2]),
        .Q(opcode_2[2]),
        .R(1'b0));
  FDRE \opcode_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[3]),
        .Q(opcode_2[3]),
        .R(1'b0));
  FDRE \opcode_2_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(opcode[4]),
        .Q(opcode_2[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF300FFFF51000000)) 
    \program_counter[10]_i_1 
       (.I0(\program_counter_rep[9]_i_3_n_0 ),
        .I1(\program_counter_rep[8]_i_2_n_0 ),
        .I2(literal_2[10]),
        .I3(\program_counter[10]_i_2_n_0 ),
        .I4(\program_counter_rep[9]_i_7_n_0 ),
        .I5(data1[10]),
        .O(p_2_out[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0FFFF)) 
    \program_counter[10]_i_2 
       (.I0(literal_2[10]),
        .I1(result[10]),
        .I2(operand_a1),
        .I3(register_a[10]),
        .I4(opcode_2[2]),
        .I5(opcode_2[0]),
        .O(\program_counter[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D000CCCCCCCC)) 
    \program_counter[11]_i_1 
       (.I0(\program_counter_rep[9]_i_3_n_0 ),
        .I1(data1[11]),
        .I2(\program_counter[11]_i_2_n_0 ),
        .I3(\program_counter_rep[9]_i_6_n_0 ),
        .I4(literal_2[11]),
        .I5(\program_counter_rep[9]_i_7_n_0 ),
        .O(p_2_out[11]));
  LUT5 #(
    .INIT(32'hFFE2FFFF)) 
    \program_counter[11]_i_2 
       (.I0(register_a[11]),
        .I1(operand_a1),
        .I2(result[11]),
        .I3(opcode_2[0]),
        .I4(opcode_2[2]),
        .O(\program_counter[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \program_counter[12]_i_1 
       (.I0(\program_counter[12]_i_2_n_0 ),
        .I1(literal_2[12]),
        .I2(opcode_2[0]),
        .I3(\program_counter_rep[9]_i_7_n_0 ),
        .I4(data1[12]),
        .O(p_2_out[12]));
  LUT6 #(
    .INIT(64'h5555540400005404)) 
    \program_counter[12]_i_2 
       (.I0(opcode_2[0]),
        .I1(data1[12]),
        .I2(\program_counter_rep[9]_i_8_n_0 ),
        .I3(literal_2[12]),
        .I4(opcode_2[2]),
        .I5(\write_output[12]_i_1_n_0 ),
        .O(\program_counter[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE222EEEE)) 
    \program_counter[13]_i_1 
       (.I0(data1[13]),
        .I1(\program_counter_rep[9]_i_7_n_0 ),
        .I2(literal_2[12]),
        .I3(opcode_2[0]),
        .I4(\program_counter[13]_i_2_n_0 ),
        .O(p_2_out[13]));
  LUT6 #(
    .INIT(64'hAAAAABFBFFFFABFB)) 
    \program_counter[13]_i_2 
       (.I0(opcode_2[0]),
        .I1(data1[13]),
        .I2(\program_counter_rep[9]_i_8_n_0 ),
        .I3(literal_2[12]),
        .I4(opcode_2[2]),
        .I5(\write_output[13]_i_1_n_0 ),
        .O(\program_counter[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \program_counter[14]_i_1 
       (.I0(\program_counter[14]_i_2_n_0 ),
        .I1(literal_2[12]),
        .I2(opcode_2[0]),
        .I3(\program_counter_rep[9]_i_7_n_0 ),
        .I4(data1[14]),
        .O(p_2_out[14]));
  LUT6 #(
    .INIT(64'h5555540400005404)) 
    \program_counter[14]_i_2 
       (.I0(opcode_2[0]),
        .I1(data1[14]),
        .I2(\program_counter_rep[9]_i_8_n_0 ),
        .I3(literal_2[12]),
        .I4(opcode_2[2]),
        .I5(\write_output[14]_i_1_n_0 ),
        .O(\program_counter[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE222EEEE)) 
    \program_counter[15]_i_1 
       (.I0(data1[15]),
        .I1(\program_counter_rep[9]_i_7_n_0 ),
        .I2(literal_2[12]),
        .I3(opcode_2[0]),
        .I4(\program_counter[15]_i_3_n_0 ),
        .O(p_2_out[15]));
  LUT6 #(
    .INIT(64'hAAAAAEBFFFFFAEBF)) 
    \program_counter[15]_i_3 
       (.I0(opcode_2[0]),
        .I1(\program_counter_rep[9]_i_8_n_0 ),
        .I2(literal_2[12]),
        .I3(data1[15]),
        .I4(opcode_2[2]),
        .I5(\write_output[15]_i_1_n_0 ),
        .O(\program_counter[15]_i_3_n_0 ));
  FDRE \program_counter_1_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[0] ),
        .Q(program_counter_1[0]),
        .R(1'b0));
  FDRE \program_counter_1_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[10] ),
        .Q(program_counter_1[10]),
        .R(1'b0));
  FDRE \program_counter_1_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[11] ),
        .Q(program_counter_1[11]),
        .R(1'b0));
  FDRE \program_counter_1_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[12] ),
        .Q(program_counter_1[12]),
        .R(1'b0));
  FDRE \program_counter_1_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[13] ),
        .Q(program_counter_1[13]),
        .R(1'b0));
  FDRE \program_counter_1_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[14] ),
        .Q(program_counter_1[14]),
        .R(1'b0));
  FDRE \program_counter_1_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[15] ),
        .Q(program_counter_1[15]),
        .R(1'b0));
  FDRE \program_counter_1_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[1] ),
        .Q(program_counter_1[1]),
        .R(1'b0));
  FDRE \program_counter_1_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[2] ),
        .Q(program_counter_1[2]),
        .R(1'b0));
  FDRE \program_counter_1_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[3] ),
        .Q(program_counter_1[3]),
        .R(1'b0));
  FDRE \program_counter_1_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[4] ),
        .Q(program_counter_1[4]),
        .R(1'b0));
  FDRE \program_counter_1_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[5] ),
        .Q(program_counter_1[5]),
        .R(1'b0));
  FDRE \program_counter_1_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[6] ),
        .Q(program_counter_1[6]),
        .R(1'b0));
  FDRE \program_counter_1_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[7] ),
        .Q(program_counter_1[7]),
        .R(1'b0));
  FDRE \program_counter_1_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[8] ),
        .Q(program_counter_1[8]),
        .R(1'b0));
  FDRE \program_counter_1_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_reg_n_0_[9] ),
        .Q(program_counter_1[9]),
        .R(1'b0));
  FDRE \program_counter_2_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[0]),
        .Q(program_counter_2[0]),
        .R(1'b0));
  FDRE \program_counter_2_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[10]),
        .Q(program_counter_2[10]),
        .R(1'b0));
  FDRE \program_counter_2_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[11]),
        .Q(program_counter_2[11]),
        .R(1'b0));
  FDRE \program_counter_2_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[12]),
        .Q(program_counter_2[12]),
        .R(1'b0));
  FDRE \program_counter_2_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[13]),
        .Q(program_counter_2[13]),
        .R(1'b0));
  FDRE \program_counter_2_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[14]),
        .Q(program_counter_2[14]),
        .R(1'b0));
  FDRE \program_counter_2_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[15]),
        .Q(program_counter_2[15]),
        .R(1'b0));
  FDRE \program_counter_2_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[1]),
        .Q(program_counter_2[1]),
        .R(1'b0));
  FDRE \program_counter_2_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[2]),
        .Q(program_counter_2[2]),
        .R(1'b0));
  FDRE \program_counter_2_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[3]),
        .Q(program_counter_2[3]),
        .R(1'b0));
  FDRE \program_counter_2_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[4]),
        .Q(program_counter_2[4]),
        .R(1'b0));
  FDRE \program_counter_2_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[5]),
        .Q(program_counter_2[5]),
        .R(1'b0));
  FDRE \program_counter_2_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[6]),
        .Q(program_counter_2[6]),
        .R(1'b0));
  FDRE \program_counter_2_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[7]),
        .Q(program_counter_2[7]),
        .R(1'b0));
  FDRE \program_counter_2_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[8]),
        .Q(program_counter_2[8]),
        .R(1'b0));
  FDRE \program_counter_2_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(opcode_20),
        .D(program_counter_1[9]),
        .Q(program_counter_2[9]),
        .R(1'b0));
  FDRE \program_counter_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[0]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(p_2_out[10]),
        .Q(\program_counter_reg_n_0_[10] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(p_2_out[11]),
        .Q(\program_counter_reg_n_0_[11] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(p_2_out[12]),
        .Q(\program_counter_reg_n_0_[12] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(p_2_out[13]),
        .Q(\program_counter_reg_n_0_[13] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(p_2_out[14]),
        .Q(\program_counter_reg_n_0_[14] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(p_2_out[15]),
        .Q(\program_counter_reg_n_0_[15] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg[15]_i_2 
       (.CI(\program_counter_reg_rep[9]_i_4_n_0 ),
        .CO(\NLW_program_counter_reg[15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_program_counter_reg[15]_i_2_O_UNCONNECTED [3],data1[15:13]}),
        .S({1'b0,\program_counter_reg_n_0_[15] ,\program_counter_reg_n_0_[14] ,\program_counter_reg_n_0_[13] }));
  FDRE \program_counter_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[1]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[2]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[3]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[4]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[5]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[5] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[6]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[6] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[7]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[7] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[8]_i_1_n_0 ),
        .Q(\program_counter_reg_n_0_[8] ),
        .R(INTERNAL_RST_reg));
  FDRE \program_counter_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[9]_i_2_n_0 ),
        .Q(\program_counter_reg_n_0_[9] ),
        .R(INTERNAL_RST_reg));
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[0] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[0]_i_1_n_0 ),
        .Q(\program_counter_reg_rep_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[1] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[1]_i_1_n_0 ),
        .Q(\program_counter_reg_rep_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[2] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[2]_i_1_n_0 ),
        .Q(\program_counter_reg_rep_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[2]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[2]_i_1_n_0 ),
        .Q(\program_counter_reg_rep[2]_rep_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[2]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[2]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[2]_i_1_n_0 ),
        .Q(\program_counter_reg_rep[2]_rep__0_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[3]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[3] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[3]_i_1_n_0 ),
        .Q(\program_counter_reg_rep_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[3]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[3]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[3]_i_1_n_0 ),
        .Q(\program_counter_reg_rep[3]_rep_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[3]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[3]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[3]_i_1_n_0 ),
        .Q(\program_counter_reg_rep[3]_rep__0_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[4]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[4] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[4]_i_1_n_0 ),
        .Q(\program_counter_reg_rep_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg_rep[4]_i_3 
       (.CI(1'b0),
        .CO({\program_counter_reg_rep[4]_i_3_n_0 ,\NLW_program_counter_reg_rep[4]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(\program_counter_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[4:1]),
        .S({\program_counter_reg_n_0_[4] ,\program_counter_reg_n_0_[3] ,\program_counter_reg_n_0_[2] ,\program_counter_reg_n_0_[1] }));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[4]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[4]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[4]_i_1_n_0 ),
        .Q(\program_counter_reg_rep[4]_rep_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[4]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[4]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[4]_i_1_n_0 ),
        .Q(\program_counter_reg_rep[4]_rep__0_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[4]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[4]_rep__1 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[4]_i_1_n_0 ),
        .Q(\program_counter_reg_rep[4]_rep__1_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[5]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[5] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[5]_i_1_n_0 ),
        .Q(\program_counter_reg_rep_n_0_[5] ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[5]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[5]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[5]_i_1_n_0 ),
        .Q(\program_counter_reg_rep[5]_rep_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[5]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[5]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[5]_i_1_n_0 ),
        .Q(\program_counter_reg_rep[5]_rep__0_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[5]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[5]_rep__1 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[5]_i_1_n_0 ),
        .Q(\program_counter_reg_rep[5]_rep__1_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[6]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[6] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[6]_i_1_n_0 ),
        .Q(\program_counter_reg_rep_n_0_[6] ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[6]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[6]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[6]_i_1_n_0 ),
        .Q(\program_counter_reg_rep[6]_rep_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[6]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[6]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[6]_i_1_n_0 ),
        .Q(\program_counter_reg_rep[6]_rep__0_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[7]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[7] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[7]_i_1_n_0 ),
        .Q(\program_counter_reg_rep_n_0_[7] ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[7]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[7]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[7]_i_1_n_0 ),
        .Q(\program_counter_reg_rep[7]_rep_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[7]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[7]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[7]_i_1_n_0 ),
        .Q(\program_counter_reg_rep[7]_rep__0_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[7]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[7]_rep__1 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[7]_i_1_n_0 ),
        .Q(\program_counter_reg_rep[7]_rep__1_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[8]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[8] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[8]_i_1_n_0 ),
        .Q(\program_counter_reg_rep_n_0_[8] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg_rep[8]_i_4 
       (.CI(\program_counter_reg_rep[4]_i_3_n_0 ),
        .CO({\program_counter_reg_rep[8]_i_4_n_0 ,\NLW_program_counter_reg_rep[8]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[8:5]),
        .S({\program_counter_reg_n_0_[8] ,\program_counter_reg_n_0_[7] ,\program_counter_reg_n_0_[6] ,\program_counter_reg_n_0_[5] }));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[8]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[8]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[8]_i_1_n_0 ),
        .Q(\program_counter_reg_rep[8]_rep_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[8]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[8]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[8]_i_1_n_0 ),
        .Q(\program_counter_reg_rep[8]_rep__0_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "program_counter_reg_rep[8]" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[8]_rep__1 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[8]_i_1_n_0 ),
        .Q(\program_counter_reg_rep[8]_rep__1_n_0 ),
        .R(INTERNAL_RST_reg));
  (* equivalent_register_removal = "no" *) 
  FDRE \program_counter_reg_rep[9] 
       (.C(ETH_CLK_OBUF),
        .CE(instruction0),
        .D(\program_counter_rep[9]_i_2_n_0 ),
        .Q(\program_counter_reg_rep_n_0_[9] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \program_counter_reg_rep[9]_i_4 
       (.CI(\program_counter_reg_rep[8]_i_4_n_0 ),
        .CO({\program_counter_reg_rep[9]_i_4_n_0 ,\NLW_program_counter_reg_rep[9]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[12:9]),
        .S({\program_counter_reg_n_0_[12] ,\program_counter_reg_n_0_[11] ,\program_counter_reg_n_0_[10] ,\program_counter_reg_n_0_[9] }));
  LUT6 #(
    .INIT(64'h40440000C0CCFFFF)) 
    \program_counter_rep[0]_i_1 
       (.I0(\program_counter_rep[9]_i_3_n_0 ),
        .I1(\program_counter_rep[0]_i_2_n_0 ),
        .I2(literal_2[0]),
        .I3(\program_counter_rep[8]_i_2_n_0 ),
        .I4(\program_counter_rep[9]_i_7_n_0 ),
        .I5(\program_counter_reg_n_0_[0] ),
        .O(\program_counter_rep[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAACF)) 
    \program_counter_rep[0]_i_2 
       (.I0(literal_2[0]),
        .I1(\write_output[0]_i_1_n_0 ),
        .I2(opcode_2[2]),
        .I3(opcode_2[0]),
        .O(\program_counter_rep[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D000CCCCCCCC)) 
    \program_counter_rep[1]_i_1 
       (.I0(\program_counter_rep[9]_i_3_n_0 ),
        .I1(data1[1]),
        .I2(\program_counter_rep[1]_i_2_n_0 ),
        .I3(\program_counter_rep[9]_i_6_n_0 ),
        .I4(address_b_2[1]),
        .I5(\program_counter_rep[9]_i_7_n_0 ),
        .O(\program_counter_rep[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2FFFF)) 
    \program_counter_rep[1]_i_2 
       (.I0(register_a[1]),
        .I1(operand_a1),
        .I2(result[1]),
        .I3(opcode_2[0]),
        .I4(opcode_2[2]),
        .O(\program_counter_rep[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC0CCFFFF40440000)) 
    \program_counter_rep[2]_i_1 
       (.I0(\program_counter_rep[9]_i_3_n_0 ),
        .I1(\program_counter_rep[2]_i_2_n_0 ),
        .I2(address_b_2[2]),
        .I3(\program_counter_rep[8]_i_2_n_0 ),
        .I4(\program_counter_rep[9]_i_7_n_0 ),
        .I5(data1[2]),
        .O(\program_counter_rep[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0FFFF)) 
    \program_counter_rep[2]_i_2 
       (.I0(address_b_2[2]),
        .I1(result[2]),
        .I2(operand_a1),
        .I3(register_a[2]),
        .I4(opcode_2[2]),
        .I5(opcode_2[0]),
        .O(\program_counter_rep[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF300FFFF51000000)) 
    \program_counter_rep[3]_i_1 
       (.I0(\program_counter_rep[9]_i_3_n_0 ),
        .I1(\program_counter_rep[8]_i_2_n_0 ),
        .I2(address_b_2[3]),
        .I3(\program_counter_rep[3]_i_2_n_0 ),
        .I4(\program_counter_rep[9]_i_7_n_0 ),
        .I5(data1[3]),
        .O(\program_counter_rep[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0FFFF)) 
    \program_counter_rep[3]_i_2 
       (.I0(address_b_2[3]),
        .I1(result[3]),
        .I2(operand_a1),
        .I3(register_a[3]),
        .I4(opcode_2[2]),
        .I5(opcode_2[0]),
        .O(\program_counter_rep[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC0CCFFFF40440000)) 
    \program_counter_rep[4]_i_1 
       (.I0(\program_counter_rep[9]_i_3_n_0 ),
        .I1(\program_counter_rep[4]_i_2_n_0 ),
        .I2(literal_2[4]),
        .I3(\program_counter_rep[8]_i_2_n_0 ),
        .I4(\program_counter_rep[9]_i_7_n_0 ),
        .I5(data1[4]),
        .O(\program_counter_rep[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0FFFF)) 
    \program_counter_rep[4]_i_2 
       (.I0(literal_2[4]),
        .I1(result[4]),
        .I2(operand_a1),
        .I3(register_a[4]),
        .I4(opcode_2[2]),
        .I5(opcode_2[0]),
        .O(\program_counter_rep[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC0CCFFFF40440000)) 
    \program_counter_rep[5]_i_1 
       (.I0(\program_counter_rep[9]_i_3_n_0 ),
        .I1(\program_counter_rep[5]_i_2_n_0 ),
        .I2(literal_2[5]),
        .I3(\program_counter_rep[8]_i_2_n_0 ),
        .I4(\program_counter_rep[9]_i_7_n_0 ),
        .I5(data1[5]),
        .O(\program_counter_rep[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0FFFF)) 
    \program_counter_rep[5]_i_2 
       (.I0(literal_2[5]),
        .I1(result[5]),
        .I2(operand_a1),
        .I3(register_a[5]),
        .I4(opcode_2[2]),
        .I5(opcode_2[0]),
        .O(\program_counter_rep[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC0CCFFFF40440000)) 
    \program_counter_rep[6]_i_1 
       (.I0(\program_counter_rep[9]_i_3_n_0 ),
        .I1(\program_counter_rep[6]_i_2_n_0 ),
        .I2(literal_2[6]),
        .I3(\program_counter_rep[8]_i_2_n_0 ),
        .I4(\program_counter_rep[9]_i_7_n_0 ),
        .I5(data1[6]),
        .O(\program_counter_rep[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0FFFF)) 
    \program_counter_rep[6]_i_2 
       (.I0(literal_2[6]),
        .I1(result[6]),
        .I2(operand_a1),
        .I3(register_a[6]),
        .I4(opcode_2[2]),
        .I5(opcode_2[0]),
        .O(\program_counter_rep[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC0CCFFFF40440000)) 
    \program_counter_rep[7]_i_1 
       (.I0(\program_counter_rep[9]_i_3_n_0 ),
        .I1(\program_counter_rep[7]_i_2_n_0 ),
        .I2(literal_2[7]),
        .I3(\program_counter_rep[8]_i_2_n_0 ),
        .I4(\program_counter_rep[9]_i_7_n_0 ),
        .I5(data1[7]),
        .O(\program_counter_rep[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0FFFF)) 
    \program_counter_rep[7]_i_2 
       (.I0(literal_2[7]),
        .I1(result[7]),
        .I2(operand_a1),
        .I3(register_a[7]),
        .I4(opcode_2[2]),
        .I5(opcode_2[0]),
        .O(\program_counter_rep[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF300FFFF51000000)) 
    \program_counter_rep[8]_i_1 
       (.I0(\program_counter_rep[9]_i_3_n_0 ),
        .I1(\program_counter_rep[8]_i_2_n_0 ),
        .I2(literal_2[8]),
        .I3(\program_counter_rep[8]_i_3_n_0 ),
        .I4(\program_counter_rep[9]_i_7_n_0 ),
        .I5(data1[8]),
        .O(\program_counter_rep[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \program_counter_rep[8]_i_2 
       (.I0(\program_counter_rep[9]_i_8_n_0 ),
        .I1(opcode_2[2]),
        .I2(opcode_2[0]),
        .O(\program_counter_rep[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFC0FFFF)) 
    \program_counter_rep[8]_i_3 
       (.I0(literal_2[8]),
        .I1(result[8]),
        .I2(operand_a1),
        .I3(register_a[8]),
        .I4(opcode_2[2]),
        .I5(opcode_2[0]),
        .O(\program_counter_rep[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \program_counter_rep[9]_i_1 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[0] ),
        .O(instruction0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \program_counter_rep[9]_i_13 
       (.I0(\write_output[3]_i_1_n_0 ),
        .I1(\write_output[2]_i_1_n_0 ),
        .I2(\write_output[6]_i_1_n_0 ),
        .I3(\write_output[7]_i_1_n_0 ),
        .I4(\write_output[4]_i_1_n_0 ),
        .I5(\write_output[5]_i_1_n_0 ),
        .O(\program_counter_rep[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \program_counter_rep[9]_i_14 
       (.I0(\program_counter_rep[9]_i_17_n_0 ),
        .I1(\write_output[29]_i_1_n_0 ),
        .I2(\write_output[28]_i_1_n_0 ),
        .I3(\program_counter_rep[9]_i_18_n_0 ),
        .I4(\write_output[26]_i_1_n_0 ),
        .I5(\write_output[27]_i_1_n_0 ),
        .O(\program_counter_rep[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \program_counter_rep[9]_i_15 
       (.I0(\write_output[9]_i_1_n_0 ),
        .I1(\write_output[8]_i_1_n_0 ),
        .I2(\write_output[12]_i_1_n_0 ),
        .I3(\write_output[13]_i_1_n_0 ),
        .I4(\write_output[10]_i_1_n_0 ),
        .I5(\write_output[11]_i_1_n_0 ),
        .O(\program_counter_rep[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \program_counter_rep[9]_i_16 
       (.I0(\write_output[15]_i_1_n_0 ),
        .I1(\write_output[14]_i_1_n_0 ),
        .I2(\write_output[18]_i_1_n_0 ),
        .I3(\write_output[19]_i_1_n_0 ),
        .I4(\write_output[16]_i_1_n_0 ),
        .I5(\write_output[17]_i_1_n_0 ),
        .O(\program_counter_rep[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \program_counter_rep[9]_i_17 
       (.I0(\write_output[21]_i_1_n_0 ),
        .I1(\write_output[20]_i_1_n_0 ),
        .I2(\write_output[24]_i_1_n_0 ),
        .I3(\write_output[25]_i_1_n_0 ),
        .I4(\write_output[22]_i_1_n_0 ),
        .I5(\write_output[23]_i_1_n_0 ),
        .O(\program_counter_rep[9]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \program_counter_rep[9]_i_18 
       (.I0(register_a[30]),
        .I1(result[30]),
        .I2(register_a[31]),
        .I3(operand_a1),
        .I4(result[31]),
        .O(\program_counter_rep[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D000CCCCCCCC)) 
    \program_counter_rep[9]_i_2 
       (.I0(\program_counter_rep[9]_i_3_n_0 ),
        .I1(data1[9]),
        .I2(\program_counter_rep[9]_i_5_n_0 ),
        .I3(\program_counter_rep[9]_i_6_n_0 ),
        .I4(literal_2[9]),
        .I5(\program_counter_rep[9]_i_7_n_0 ),
        .O(\program_counter_rep[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \program_counter_rep[9]_i_3 
       (.I0(\program_counter_rep[9]_i_8_n_0 ),
        .I1(opcode_2[2]),
        .I2(opcode_2[0]),
        .O(\program_counter_rep[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFE2FFFF)) 
    \program_counter_rep[9]_i_5 
       (.I0(register_a[9]),
        .I1(operand_a1),
        .I2(result[9]),
        .I3(opcode_2[0]),
        .I4(opcode_2[2]),
        .O(\program_counter_rep[9]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \program_counter_rep[9]_i_6 
       (.I0(opcode_2[0]),
        .I1(opcode_2[2]),
        .I2(\program_counter_rep[9]_i_8_n_0 ),
        .O(\program_counter_rep[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0030100020000000)) 
    \program_counter_rep[9]_i_7 
       (.I0(opcode_2[2]),
        .I1(opcode_2[4]),
        .I2(\write_output[31]_i_3_n_0 ),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .I5(opcode_2[1]),
        .O(\program_counter_rep[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \program_counter_rep[9]_i_8 
       (.I0(\program_counter_rep[9]_i_13_n_0 ),
        .I1(\write_output[0]_i_1_n_0 ),
        .I2(\write_output[1]_i_1_n_0 ),
        .I3(\program_counter_rep[9]_i_14_n_0 ),
        .I4(\program_counter_rep[9]_i_15_n_0 ),
        .I5(\program_counter_rep[9]_i_16_n_0 ),
        .O(\program_counter_rep[9]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \read_input[31]_i_1 
       (.I0(\read_input[31]_i_2_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .O(\read_input[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \read_input[31]_i_2 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\state_reg_n_0_[1] ),
        .I2(opcode_2[4]),
        .I3(\state_reg_n_0_[2] ),
        .O(\read_input[31]_i_2_n_0 ));
  FDRE \read_input_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[0]_i_1_n_0 ),
        .Q(read_input[0]),
        .R(1'b0));
  FDRE \read_input_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[10]_i_1_n_0 ),
        .Q(read_input[10]),
        .R(1'b0));
  FDRE \read_input_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[11]_i_1_n_0 ),
        .Q(read_input[11]),
        .R(1'b0));
  FDRE \read_input_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[12]_i_1_n_0 ),
        .Q(read_input[12]),
        .R(1'b0));
  FDRE \read_input_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[13]_i_1_n_0 ),
        .Q(read_input[13]),
        .R(1'b0));
  FDRE \read_input_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[14]_i_1_n_0 ),
        .Q(read_input[14]),
        .R(1'b0));
  FDRE \read_input_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[15]_i_1_n_0 ),
        .Q(read_input[15]),
        .R(1'b0));
  FDRE \read_input_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[16]_i_1_n_0 ),
        .Q(read_input[16]),
        .R(1'b0));
  FDRE \read_input_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[17]_i_1_n_0 ),
        .Q(read_input[17]),
        .R(1'b0));
  FDRE \read_input_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[18]_i_1_n_0 ),
        .Q(read_input[18]),
        .R(1'b0));
  FDRE \read_input_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[19]_i_1_n_0 ),
        .Q(read_input[19]),
        .R(1'b0));
  FDRE \read_input_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[1]_i_1_n_0 ),
        .Q(read_input[1]),
        .R(1'b0));
  FDRE \read_input_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[20]_i_1_n_0 ),
        .Q(read_input[20]),
        .R(1'b0));
  FDRE \read_input_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[21]_i_1_n_0 ),
        .Q(read_input[21]),
        .R(1'b0));
  FDRE \read_input_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[22]_i_1_n_0 ),
        .Q(read_input[22]),
        .R(1'b0));
  FDRE \read_input_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[23]_i_1_n_0 ),
        .Q(read_input[23]),
        .R(1'b0));
  FDRE \read_input_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[24]_i_1_n_0 ),
        .Q(read_input[24]),
        .R(1'b0));
  FDRE \read_input_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[25]_i_1_n_0 ),
        .Q(read_input[25]),
        .R(1'b0));
  FDRE \read_input_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[26]_i_1_n_0 ),
        .Q(read_input[26]),
        .R(1'b0));
  FDRE \read_input_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[27]_i_1_n_0 ),
        .Q(read_input[27]),
        .R(1'b0));
  FDRE \read_input_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[28]_i_1_n_0 ),
        .Q(read_input[28]),
        .R(1'b0));
  FDRE \read_input_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[29]_i_1_n_0 ),
        .Q(read_input[29]),
        .R(1'b0));
  FDRE \read_input_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[2]_i_1_n_0 ),
        .Q(read_input[2]),
        .R(1'b0));
  FDRE \read_input_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[30]_i_1_n_0 ),
        .Q(read_input[30]),
        .R(1'b0));
  FDRE \read_input_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[31]_i_2_n_0 ),
        .Q(read_input[31]),
        .R(1'b0));
  FDRE \read_input_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[3]_i_1_n_0 ),
        .Q(read_input[3]),
        .R(1'b0));
  FDRE \read_input_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[4]_i_1_n_0 ),
        .Q(read_input[4]),
        .R(1'b0));
  FDRE \read_input_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[5]_i_1_n_0 ),
        .Q(read_input[5]),
        .R(1'b0));
  FDRE \read_input_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[6]_i_1_n_0 ),
        .Q(read_input[6]),
        .R(1'b0));
  FDRE \read_input_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[7]_i_1_n_0 ),
        .Q(read_input[7]),
        .R(1'b0));
  FDRE \read_input_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[8]_i_1_n_0 ),
        .Q(read_input[8]),
        .R(1'b0));
  FDRE \read_input_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\read_input[31]_i_1_n_0 ),
        .D(\write_output[9]_i_1_n_0 ),
        .Q(read_input[9]),
        .R(1'b0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_UNIQ_BASE_ registers_reg_r1_0_15_0_5
       (.ADDRA({1'b0,address_b_2,literal_2[0]}),
        .ADDRB({1'b0,address_b_2,literal_2[0]}),
        .ADDRC({1'b0,address_b_2,literal_2[0]}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[1:0]),
        .DIB(result[3:2]),
        .DIC(result[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[1:0]),
        .DOB(register_b[3:2]),
        .DOC(register_b[5:4]),
        .DOD(NLW_registers_reg_r1_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD5 registers_reg_r1_0_15_12_17
       (.ADDRA({1'b0,address_b_2,literal_2[0]}),
        .ADDRB({1'b0,address_b_2,literal_2[0]}),
        .ADDRC({1'b0,address_b_2,literal_2[0]}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[13:12]),
        .DIB(result[15:14]),
        .DIC(result[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[13:12]),
        .DOB(register_b[15:14]),
        .DOC(register_b[17:16]),
        .DOD(NLW_registers_reg_r1_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD6 registers_reg_r1_0_15_18_23
       (.ADDRA({1'b0,address_b_2,literal_2[0]}),
        .ADDRB({1'b0,address_b_2,literal_2[0]}),
        .ADDRC({1'b0,address_b_2,literal_2[0]}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[19:18]),
        .DIB(result[21:20]),
        .DIC(result[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[19:18]),
        .DOB(register_b[21:20]),
        .DOC(register_b[23:22]),
        .DOD(NLW_registers_reg_r1_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD7 registers_reg_r1_0_15_24_29
       (.ADDRA({1'b0,address_b_2,literal_2[0]}),
        .ADDRB({1'b0,address_b_2,literal_2[0]}),
        .ADDRC({1'b0,address_b_2,literal_2[0]}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[25:24]),
        .DIB(result[27:26]),
        .DIC(result[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[25:24]),
        .DOB(register_b[27:26]),
        .DOC(register_b[29:28]),
        .DOD(NLW_registers_reg_r1_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD8 registers_reg_r1_0_15_30_31
       (.ADDRA({1'b0,address_b_2,literal_2[0]}),
        .ADDRB({1'b0,address_b_2,literal_2[0]}),
        .ADDRC({1'b0,address_b_2,literal_2[0]}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(register_b[31:30]),
        .DOB(NLW_registers_reg_r1_0_15_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_registers_reg_r1_0_15_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_registers_reg_r1_0_15_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD4 registers_reg_r1_0_15_6_11
       (.ADDRA({1'b0,address_b_2,literal_2[0]}),
        .ADDRB({1'b0,address_b_2,literal_2[0]}),
        .ADDRC({1'b0,address_b_2,literal_2[0]}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[7:6]),
        .DIB(result[9:8]),
        .DIC(result[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(register_b[7:6]),
        .DOB(register_b[9:8]),
        .DOC(register_b[11:10]),
        .DOD(NLW_registers_reg_r1_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD9 registers_reg_r2_0_15_0_5
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[1:0]),
        .DIB(result[3:2]),
        .DIC(result[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[1:0]),
        .DOB(register_a[3:2]),
        .DOC(register_a[5:4]),
        .DOD(NLW_registers_reg_r2_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD11 registers_reg_r2_0_15_12_17
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[13:12]),
        .DIB(result[15:14]),
        .DIC(result[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[13:12]),
        .DOB(register_a[15:14]),
        .DOC(register_a[17:16]),
        .DOD(NLW_registers_reg_r2_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD12 registers_reg_r2_0_15_18_23
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[19:18]),
        .DIB(result[21:20]),
        .DIC(result[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[19:18]),
        .DOB(register_a[21:20]),
        .DOC(register_a[23:22]),
        .DOD(NLW_registers_reg_r2_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD13 registers_reg_r2_0_15_24_29
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[25:24]),
        .DIB(result[27:26]),
        .DIC(result[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[25:24]),
        .DOB(register_a[27:26]),
        .DOC(register_a[29:28]),
        .DOD(NLW_registers_reg_r2_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD14 registers_reg_r2_0_15_30_31
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(register_a[31:30]),
        .DOB(NLW_registers_reg_r2_0_15_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_registers_reg_r2_0_15_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_registers_reg_r2_0_15_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD10 registers_reg_r2_0_15_6_11
       (.ADDRA({1'b0,address_a_2}),
        .ADDRB({1'b0,address_a_2}),
        .ADDRC({1'b0,address_a_2}),
        .ADDRD({1'b0,address_z_3}),
        .DIA(result[7:6]),
        .DIB(result[9:8]),
        .DIC(result[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(register_a[7:6]),
        .DOB(register_a[9:8]),
        .DOC(register_a[11:10]),
        .DOD(NLW_registers_reg_r2_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(write_enable_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF45454445)) 
    \result[0]_i_1 
       (.I0(\result[0]_i_2_n_0 ),
        .I1(\result[0]_i_3_n_0 ),
        .I2(\result[0]_i_4_n_0 ),
        .I3(\result[0]_i_5_n_0 ),
        .I4(\result[0]_i_6_n_0 ),
        .I5(\result[0]_i_7_n_0 ),
        .O(\result[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000555503F3)) 
    \result[0]_i_11 
       (.I0(\result[0]_i_26_n_0 ),
        .I1(\result[0]_i_27_n_0 ),
        .I2(store_data[2]),
        .I3(\result[0]_i_28_n_0 ),
        .I4(store_data[1]),
        .I5(store_data[0]),
        .O(\result[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[0]_i_12 
       (.I0(\result[0]_i_29_n_0 ),
        .I1(\result[0]_i_30_n_0 ),
        .I2(store_data[1]),
        .I3(\result[0]_i_31_n_0 ),
        .I4(store_data[2]),
        .I5(\result[0]_i_32_n_0 ),
        .O(\result[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_14 
       (.I0(\result[0]_i_38_n_0 ),
        .I1(result[30]),
        .I2(operand_b1),
        .I3(register_b[30]),
        .I4(operand_a1),
        .I5(register_a[30]),
        .O(\result[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hA8A28A80A8A2202A)) 
    \result[0]_i_15 
       (.I0(\result[0]_i_39_n_0 ),
        .I1(result[27]),
        .I2(operand_b1),
        .I3(register_b[27]),
        .I4(operand_a1),
        .I5(register_a[27]),
        .O(\result[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hA8A28A80A8A2202A)) 
    \result[0]_i_16 
       (.I0(\result[0]_i_40_n_0 ),
        .I1(result[26]),
        .I2(operand_b1),
        .I3(register_b[26]),
        .I4(operand_a1),
        .I5(register_a[26]),
        .O(\result[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_18 
       (.I0(\write_output[31]_i_2_n_0 ),
        .I1(store_data[31]),
        .I2(\write_output[30]_i_1_n_0 ),
        .I3(register_b[30]),
        .I4(operand_b1),
        .I5(result[30]),
        .O(\result[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \result[0]_i_19 
       (.I0(\write_output[29]_i_1_n_0 ),
        .I1(store_data[29]),
        .I2(register_a[28]),
        .I3(operand_a1),
        .I4(result[28]),
        .I5(store_data[28]),
        .O(\result[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h4045FFFF)) 
    \result[0]_i_2 
       (.I0(\result[31]_i_9_n_0 ),
        .I1(\result[0]_i_8_n_0 ),
        .I2(\result[15]_i_3_n_0 ),
        .I3(data8),
        .I4(\state_reg_n_0_[0] ),
        .O(\result[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFFF2F000E2202)) 
    \result[0]_i_20 
       (.I0(register_a[27]),
        .I1(operand_a1),
        .I2(register_b[27]),
        .I3(operand_b1),
        .I4(result[27]),
        .I5(\result[0]_i_50_n_0 ),
        .O(\result[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \result[0]_i_21 
       (.I0(\write_output[25]_i_1_n_0 ),
        .I1(store_data[25]),
        .I2(register_a[24]),
        .I3(operand_a1),
        .I4(result[24]),
        .I5(store_data[24]),
        .O(\result[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_22 
       (.I0(\result[0]_i_38_n_0 ),
        .I1(result[30]),
        .I2(operand_b1),
        .I3(register_b[30]),
        .I4(operand_a1),
        .I5(register_a[30]),
        .O(\result[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_23 
       (.I0(\result[0]_i_51_n_0 ),
        .I1(result[28]),
        .I2(operand_b1),
        .I3(register_b[28]),
        .I4(operand_a1),
        .I5(register_a[28]),
        .O(\result[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_24 
       (.I0(\result[0]_i_52_n_0 ),
        .I1(result[26]),
        .I2(operand_b1),
        .I3(register_b[26]),
        .I4(operand_a1),
        .I5(register_a[26]),
        .O(\result[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_25 
       (.I0(\result[0]_i_53_n_0 ),
        .I1(result[24]),
        .I2(operand_b1),
        .I3(register_b[24]),
        .I4(operand_a1),
        .I5(register_a[24]),
        .O(\result[0]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \result[0]_i_26 
       (.I0(\result[6]_i_8_n_0 ),
        .I1(store_data[2]),
        .I2(\result[0]_i_54_n_0 ),
        .I3(store_data[3]),
        .I4(\result[0]_i_55_n_0 ),
        .O(\result[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[0]_i_27 
       (.I0(\write_output[24]_i_1_n_0 ),
        .I1(\write_output[8]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[16]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[0]_i_1_n_0 ),
        .O(\result[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[0]_i_28 
       (.I0(\write_output[28]_i_1_n_0 ),
        .I1(\write_output[12]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[20]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[4]_i_1_n_0 ),
        .O(\result[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[0]_i_29 
       (.I0(\write_output[31]_i_2_n_0 ),
        .I1(\write_output[15]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[23]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[7]_i_1_n_0 ),
        .O(\result[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hD5DDD555)) 
    \result[0]_i_3 
       (.I0(\result[31]_i_9_n_0 ),
        .I1(\result[15]_i_3_n_0 ),
        .I2(literal_2[0]),
        .I3(\result[31]_i_17_n_0 ),
        .I4(\result_reg[3]_i_7_n_7 ),
        .O(\result[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[0]_i_30 
       (.I0(\write_output[27]_i_1_n_0 ),
        .I1(\write_output[11]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[19]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[3]_i_1_n_0 ),
        .O(\result[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[0]_i_31 
       (.I0(\write_output[29]_i_1_n_0 ),
        .I1(\write_output[13]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[21]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[5]_i_1_n_0 ),
        .O(\result[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[0]_i_32 
       (.I0(\write_output[25]_i_1_n_0 ),
        .I1(\write_output[9]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[17]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[1]_i_1_n_0 ),
        .O(\result[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE1DD2D)) 
    \result[0]_i_34 
       (.I0(register_a[21]),
        .I1(operand_a1),
        .I2(register_b[21]),
        .I3(operand_b1),
        .I4(result[21]),
        .I5(\result[0]_i_60_n_0 ),
        .O(\result[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A959)) 
    \result[0]_i_35 
       (.I0(\write_output[18]_i_1_n_0 ),
        .I1(register_b[18]),
        .I2(operand_b1),
        .I3(result[18]),
        .I4(\result[0]_i_61_n_0 ),
        .I5(\result[0]_i_62_n_0 ),
        .O(\result[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE1DD2D)) 
    \result[0]_i_36 
       (.I0(register_a[15]),
        .I1(operand_a1),
        .I2(register_b[15]),
        .I3(operand_b1),
        .I4(result[15]),
        .I5(\result[0]_i_63_n_0 ),
        .O(\result[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A959)) 
    \result[0]_i_37 
       (.I0(\write_output[12]_i_1_n_0 ),
        .I1(register_b[12]),
        .I2(operand_b1),
        .I3(result[12]),
        .I4(\result[0]_i_64_n_0 ),
        .I5(\result[0]_i_65_n_0 ),
        .O(\result[0]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_38 
       (.I0(register_a[31]),
        .I1(operand_a1),
        .I2(register_b[31]),
        .I3(operand_b1),
        .I4(result[31]),
        .O(\result[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_39 
       (.I0(\result[0]_i_51_n_0 ),
        .I1(result[28]),
        .I2(operand_b1),
        .I3(register_b[28]),
        .I4(operand_a1),
        .I5(register_a[28]),
        .O(\result[0]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7400)) 
    \result[0]_i_4 
       (.I0(\write_output[0]_i_1_n_0 ),
        .I1(\result[31]_i_11_n_0 ),
        .I2(program_counter_2[0]),
        .I3(\result[31]_i_17_n_0 ),
        .I4(\result[15]_i_3_n_0 ),
        .O(\result[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_40 
       (.I0(\result[0]_i_53_n_0 ),
        .I1(result[24]),
        .I2(operand_b1),
        .I3(register_b[24]),
        .I4(operand_a1),
        .I5(register_a[24]),
        .O(\result[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFFF2F000E2202)) 
    \result[0]_i_42 
       (.I0(register_a[23]),
        .I1(operand_a1),
        .I2(register_b[23]),
        .I3(operand_b1),
        .I4(result[23]),
        .I5(\result[0]_i_75_n_0 ),
        .O(\result[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFFF2F000E2202)) 
    \result[0]_i_43 
       (.I0(register_a[21]),
        .I1(operand_a1),
        .I2(register_b[21]),
        .I3(operand_b1),
        .I4(result[21]),
        .I5(\result[0]_i_76_n_0 ),
        .O(\result[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFFF2F000E2202)) 
    \result[0]_i_44 
       (.I0(register_a[19]),
        .I1(operand_a1),
        .I2(register_b[19]),
        .I3(operand_b1),
        .I4(result[19]),
        .I5(\result[0]_i_77_n_0 ),
        .O(\result[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFFF2F000E2202)) 
    \result[0]_i_45 
       (.I0(register_a[17]),
        .I1(operand_a1),
        .I2(register_b[17]),
        .I3(operand_b1),
        .I4(result[17]),
        .I5(\result[0]_i_78_n_0 ),
        .O(\result[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE1DD2D)) 
    \result[0]_i_46 
       (.I0(register_a[22]),
        .I1(operand_a1),
        .I2(register_b[22]),
        .I3(operand_b1),
        .I4(result[22]),
        .I5(\result[0]_i_79_n_0 ),
        .O(\result[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EDB8ED47)) 
    \result[0]_i_47 
       (.I0(result[21]),
        .I1(operand_b1),
        .I2(register_b[21]),
        .I3(operand_a1),
        .I4(register_a[21]),
        .I5(\result[0]_i_62_n_0 ),
        .O(\result[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_48 
       (.I0(\result[0]_i_61_n_0 ),
        .I1(result[18]),
        .I2(operand_b1),
        .I3(register_b[18]),
        .I4(operand_a1),
        .I5(register_a[18]),
        .O(\result[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE1DD2D)) 
    \result[0]_i_49 
       (.I0(register_a[16]),
        .I1(operand_a1),
        .I2(register_b[16]),
        .I3(operand_b1),
        .I4(result[16]),
        .I5(\result[0]_i_80_n_0 ),
        .O(\result[0]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h009AFFFF)) 
    \result[0]_i_5 
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .I2(opcode_2[3]),
        .I3(opcode_2[2]),
        .I4(data5),
        .O(\result[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h000E2202)) 
    \result[0]_i_50 
       (.I0(register_a[26]),
        .I1(operand_a1),
        .I2(register_b[26]),
        .I3(operand_b1),
        .I4(result[26]),
        .O(\result[0]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_51 
       (.I0(register_a[29]),
        .I1(operand_a1),
        .I2(register_b[29]),
        .I3(operand_b1),
        .I4(result[29]),
        .O(\result[0]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_52 
       (.I0(register_a[27]),
        .I1(operand_a1),
        .I2(register_b[27]),
        .I3(operand_b1),
        .I4(result[27]),
        .O(\result[0]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_53 
       (.I0(register_a[25]),
        .I1(operand_a1),
        .I2(register_b[25]),
        .I3(operand_b1),
        .I4(result[25]),
        .O(\result[0]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[0]_i_54 
       (.I0(result[26]),
        .I1(register_a[26]),
        .I2(store_data[4]),
        .I3(result[10]),
        .I4(operand_a1),
        .I5(register_a[10]),
        .O(\result[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[0]_i_55 
       (.I0(result[18]),
        .I1(register_a[18]),
        .I2(store_data[4]),
        .I3(result[2]),
        .I4(operand_a1),
        .I5(register_a[2]),
        .O(\result[0]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044411141)) 
    \result[0]_i_56 
       (.I0(\result[0]_i_81_n_0 ),
        .I1(\write_output[10]_i_1_n_0 ),
        .I2(register_b[10]),
        .I3(operand_b1),
        .I4(result[10]),
        .I5(\result[0]_i_82_n_0 ),
        .O(\result[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A959)) 
    \result[0]_i_57 
       (.I0(\write_output[6]_i_1_n_0 ),
        .I1(register_b[6]),
        .I2(operand_b1),
        .I3(result[6]),
        .I4(\result[0]_i_83_n_0 ),
        .I5(\result[0]_i_84_n_0 ),
        .O(\result[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054040151)) 
    \result[0]_i_58 
       (.I0(\result[0]_i_85_n_0 ),
        .I1(register_a[4]),
        .I2(operand_a1),
        .I3(result[4]),
        .I4(store_data[4]),
        .I5(\result[0]_i_86_n_0 ),
        .O(\result[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \result[0]_i_59 
       (.I0(\write_output[0]_i_1_n_0 ),
        .I1(store_data[0]),
        .I2(\write_output[1]_i_1_n_0 ),
        .I3(store_data[1]),
        .I4(\write_output[2]_i_1_n_0 ),
        .I5(store_data[2]),
        .O(\result[0]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'hABABAAAB)) 
    \result[0]_i_6 
       (.I0(\result[31]_i_17_n_0 ),
        .I1(\result[31]_i_18_n_0 ),
        .I2(\result[0]_i_11_n_0 ),
        .I3(store_data[0]),
        .I4(\result[0]_i_12_n_0 ),
        .O(\result[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABAEBABFABAEEFEA)) 
    \result[0]_i_60 
       (.I0(\result[0]_i_79_n_0 ),
        .I1(result[22]),
        .I2(operand_b1),
        .I3(register_b[22]),
        .I4(operand_a1),
        .I5(register_a[22]),
        .O(\result[0]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_61 
       (.I0(register_a[19]),
        .I1(operand_a1),
        .I2(register_b[19]),
        .I3(operand_b1),
        .I4(result[19]),
        .O(\result[0]_i_61_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_62 
       (.I0(register_a[20]),
        .I1(operand_a1),
        .I2(register_b[20]),
        .I3(operand_b1),
        .I4(result[20]),
        .O(\result[0]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hABAEBABFABAEEFEA)) 
    \result[0]_i_63 
       (.I0(\result[0]_i_80_n_0 ),
        .I1(result[16]),
        .I2(operand_b1),
        .I3(register_b[16]),
        .I4(operand_a1),
        .I5(register_a[16]),
        .O(\result[0]_i_63_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_64 
       (.I0(register_a[13]),
        .I1(operand_a1),
        .I2(register_b[13]),
        .I3(operand_b1),
        .I4(result[13]),
        .O(\result[0]_i_64_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_65 
       (.I0(register_a[14]),
        .I1(operand_a1),
        .I2(register_b[14]),
        .I3(operand_b1),
        .I4(result[14]),
        .O(\result[0]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_67 
       (.I0(\write_output[15]_i_1_n_0 ),
        .I1(store_data[15]),
        .I2(\write_output[14]_i_1_n_0 ),
        .I3(register_b[14]),
        .I4(operand_b1),
        .I5(result[14]),
        .O(\result[0]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_68 
       (.I0(\write_output[13]_i_1_n_0 ),
        .I1(store_data[13]),
        .I2(\write_output[12]_i_1_n_0 ),
        .I3(register_b[12]),
        .I4(operand_b1),
        .I5(result[12]),
        .O(\result[0]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_69 
       (.I0(\write_output[11]_i_1_n_0 ),
        .I1(store_data[11]),
        .I2(\write_output[10]_i_1_n_0 ),
        .I3(register_b[10]),
        .I4(operand_b1),
        .I5(result[10]),
        .O(\result[0]_i_69_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[0]_i_7 
       (.I0(load_data[0]),
        .I1(\state_reg_n_0_[1] ),
        .I2(RX[0]),
        .I3(\state_reg_n_0_[2] ),
        .O(\result[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_70 
       (.I0(\write_output[9]_i_1_n_0 ),
        .I1(store_data[9]),
        .I2(\write_output[8]_i_1_n_0 ),
        .I3(register_b[8]),
        .I4(operand_b1),
        .I5(result[8]),
        .O(\result[0]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EDB8ED47)) 
    \result[0]_i_71 
       (.I0(result[15]),
        .I1(operand_b1),
        .I2(register_b[15]),
        .I3(operand_a1),
        .I4(register_a[15]),
        .I5(\result[0]_i_65_n_0 ),
        .O(\result[0]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_72 
       (.I0(\result[0]_i_64_n_0 ),
        .I1(result[12]),
        .I2(operand_b1),
        .I3(register_b[12]),
        .I4(operand_a1),
        .I5(register_a[12]),
        .O(\result[0]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE1DD2D)) 
    \result[0]_i_73 
       (.I0(register_a[10]),
        .I1(operand_a1),
        .I2(register_b[10]),
        .I3(operand_b1),
        .I4(result[10]),
        .I5(\result[0]_i_82_n_0 ),
        .O(\result[0]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EDB8ED47)) 
    \result[0]_i_74 
       (.I0(result[9]),
        .I1(operand_b1),
        .I2(register_b[9]),
        .I3(operand_a1),
        .I4(register_a[9]),
        .I5(\result[0]_i_83_n_0 ),
        .O(\result[0]_i_74_n_0 ));
  LUT5 #(
    .INIT(32'h000E2202)) 
    \result[0]_i_75 
       (.I0(register_a[22]),
        .I1(operand_a1),
        .I2(register_b[22]),
        .I3(operand_b1),
        .I4(result[22]),
        .O(\result[0]_i_75_n_0 ));
  LUT5 #(
    .INIT(32'h000E2202)) 
    \result[0]_i_76 
       (.I0(register_a[20]),
        .I1(operand_a1),
        .I2(register_b[20]),
        .I3(operand_b1),
        .I4(result[20]),
        .O(\result[0]_i_76_n_0 ));
  LUT5 #(
    .INIT(32'h000E2202)) 
    \result[0]_i_77 
       (.I0(register_a[18]),
        .I1(operand_a1),
        .I2(register_b[18]),
        .I3(operand_b1),
        .I4(result[18]),
        .O(\result[0]_i_77_n_0 ));
  LUT5 #(
    .INIT(32'h000E2202)) 
    \result[0]_i_78 
       (.I0(register_a[16]),
        .I1(operand_a1),
        .I2(register_b[16]),
        .I3(operand_b1),
        .I4(result[16]),
        .O(\result[0]_i_78_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_79 
       (.I0(register_a[23]),
        .I1(operand_a1),
        .I2(register_b[23]),
        .I3(operand_b1),
        .I4(result[23]),
        .O(\result[0]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h4454554577575575)) 
    \result[0]_i_8 
       (.I0(data7[0]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(data6[0]),
        .O(\result[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_80 
       (.I0(register_a[17]),
        .I1(operand_a1),
        .I2(register_b[17]),
        .I3(operand_b1),
        .I4(result[17]),
        .O(\result[0]_i_80_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_81 
       (.I0(register_a[9]),
        .I1(operand_a1),
        .I2(register_b[9]),
        .I3(operand_b1),
        .I4(result[9]),
        .O(\result[0]_i_81_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_82 
       (.I0(register_a[11]),
        .I1(operand_a1),
        .I2(register_b[11]),
        .I3(operand_b1),
        .I4(result[11]),
        .O(\result[0]_i_82_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_83 
       (.I0(register_a[8]),
        .I1(operand_a1),
        .I2(register_b[8]),
        .I3(operand_b1),
        .I4(result[8]),
        .O(\result[0]_i_83_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_84 
       (.I0(register_a[7]),
        .I1(operand_a1),
        .I2(register_b[7]),
        .I3(operand_b1),
        .I4(result[7]),
        .O(\result[0]_i_84_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_85 
       (.I0(register_a[3]),
        .I1(operand_a1),
        .I2(register_b[3]),
        .I3(operand_b1),
        .I4(result[3]),
        .O(\result[0]_i_85_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[0]_i_86 
       (.I0(register_a[5]),
        .I1(operand_a1),
        .I2(register_b[5]),
        .I3(operand_b1),
        .I4(result[5]),
        .O(\result[0]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \result[0]_i_87 
       (.I0(\write_output[7]_i_1_n_0 ),
        .I1(store_data[7]),
        .I2(\write_output[6]_i_1_n_0 ),
        .I3(register_b[6]),
        .I4(operand_b1),
        .I5(result[6]),
        .O(\result[0]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \result[0]_i_88 
       (.I0(\write_output[5]_i_1_n_0 ),
        .I1(register_b[5]),
        .I2(operand_b1),
        .I3(result[5]),
        .I4(\write_output[4]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[0]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \result[0]_i_89 
       (.I0(\write_output[3]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(register_a[2]),
        .I3(operand_a1),
        .I4(result[2]),
        .I5(store_data[2]),
        .O(\result[0]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'h00E200E2E2FF00E2)) 
    \result[0]_i_90 
       (.I0(register_a[1]),
        .I1(operand_a1),
        .I2(result[1]),
        .I3(store_data[1]),
        .I4(\write_output[0]_i_1_n_0 ),
        .I5(store_data[0]),
        .O(\result[0]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'h5451454054511015)) 
    \result[0]_i_91 
       (.I0(\result[0]_i_84_n_0 ),
        .I1(result[6]),
        .I2(operand_b1),
        .I3(register_b[6]),
        .I4(operand_a1),
        .I5(register_a[6]),
        .O(\result[0]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE1DD2D)) 
    \result[0]_i_92 
       (.I0(register_a[4]),
        .I1(operand_a1),
        .I2(register_b[4]),
        .I3(operand_b1),
        .I4(result[4]),
        .I5(\result[0]_i_86_n_0 ),
        .O(\result[0]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \result[0]_i_93 
       (.I0(store_data[3]),
        .I1(result[3]),
        .I2(operand_a1),
        .I3(register_a[3]),
        .I4(store_data[2]),
        .I5(\write_output[2]_i_1_n_0 ),
        .O(\result[0]_i_93_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \result[0]_i_94 
       (.I0(store_data[1]),
        .I1(result[1]),
        .I2(operand_a1),
        .I3(register_a[1]),
        .I4(store_data[0]),
        .I5(\write_output[0]_i_1_n_0 ),
        .O(\result[0]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040000)) 
    \result[10]_i_1 
       (.I0(\result[10]_i_2_n_0 ),
        .I1(\result[15]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[10]_i_3_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[10]_i_4_n_0 ),
        .O(\result[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4454554577575575)) 
    \result[10]_i_2 
       (.I0(data7[10]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(data6[10]),
        .O(\result[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \result[10]_i_3 
       (.I0(\result_reg[11]_i_7_n_5 ),
        .I1(literal_2[10]),
        .I2(\result[15]_i_3_n_0 ),
        .I3(\result[10]_i_5_n_0 ),
        .I4(\result[31]_i_17_n_0 ),
        .I5(\result[10]_i_6_n_0 ),
        .O(\result[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[10]_i_4 
       (.I0(load_data[10]),
        .I1(\state_reg_n_0_[1] ),
        .I2(RX[10]),
        .I3(\state_reg_n_0_[2] ),
        .O(\result[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[10]_i_5 
       (.I0(result[10]),
        .I1(operand_a1),
        .I2(register_a[10]),
        .I3(\result[31]_i_11_n_0 ),
        .I4(data2[10]),
        .O(\result[10]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \result[10]_i_6 
       (.I0(\result[31]_i_31_n_0 ),
        .I1(\result[11]_i_22_n_0 ),
        .I2(store_data[0]),
        .I3(\result[10]_i_7_n_0 ),
        .I4(\result[31]_i_11_n_0 ),
        .O(\result[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[10]_i_7 
       (.I0(\result[16]_i_13_n_0 ),
        .I1(\result[12]_i_13_n_0 ),
        .I2(store_data[1]),
        .I3(\result[14]_i_8_n_0 ),
        .I4(store_data[2]),
        .I5(\result[10]_i_8_n_0 ),
        .O(\result[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[10]_i_8 
       (.I0(\write_output[18]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[26]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[10]_i_1_n_0 ),
        .O(\result[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040000)) 
    \result[11]_i_1 
       (.I0(\result[11]_i_2_n_0 ),
        .I1(\result[15]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[11]_i_3_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[11]_i_4_n_0 ),
        .O(\result[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[11]_i_10 
       (.I0(result[11]),
        .I1(operand_b1),
        .I2(register_b[11]),
        .I3(operand_a1),
        .I4(register_a[11]),
        .O(\result[11]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[11]_i_11 
       (.I0(result[10]),
        .I1(operand_b1),
        .I2(register_b[10]),
        .I3(operand_a1),
        .I4(register_a[10]),
        .O(\result[11]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[11]_i_12 
       (.I0(result[9]),
        .I1(operand_b1),
        .I2(register_b[9]),
        .I3(operand_a1),
        .I4(register_a[9]),
        .O(\result[11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[11]_i_13 
       (.I0(result[8]),
        .I1(operand_b1),
        .I2(register_b[8]),
        .I3(operand_a1),
        .I4(register_a[8]),
        .O(\result[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[11]_i_14 
       (.I0(register_a[11]),
        .I1(operand_a1),
        .I2(register_b[11]),
        .I3(operand_b1),
        .I4(result[11]),
        .O(\result[11]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[11]_i_15 
       (.I0(register_a[10]),
        .I1(operand_a1),
        .I2(register_b[10]),
        .I3(operand_b1),
        .I4(result[10]),
        .O(\result[11]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[11]_i_16 
       (.I0(register_a[9]),
        .I1(operand_a1),
        .I2(register_b[9]),
        .I3(operand_b1),
        .I4(result[9]),
        .O(\result[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[11]_i_17 
       (.I0(register_a[8]),
        .I1(operand_a1),
        .I2(register_b[8]),
        .I3(operand_b1),
        .I4(result[8]),
        .O(\result[11]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[11]_i_18 
       (.I0(register_a[11]),
        .I1(operand_a1),
        .I2(result[11]),
        .I3(literal_2[11]),
        .O(\result[11]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[11]_i_19 
       (.I0(register_a[10]),
        .I1(operand_a1),
        .I2(result[10]),
        .I3(literal_2[10]),
        .O(\result[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4454554577575575)) 
    \result[11]_i_2 
       (.I0(data7[11]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(data6[11]),
        .O(\result[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[11]_i_20 
       (.I0(register_a[9]),
        .I1(operand_a1),
        .I2(result[9]),
        .I3(literal_2[9]),
        .O(\result[11]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[11]_i_21 
       (.I0(register_a[8]),
        .I1(operand_a1),
        .I2(result[8]),
        .I3(literal_2[8]),
        .O(\result[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[11]_i_22 
       (.I0(\result[17]_i_11_n_0 ),
        .I1(\result[13]_i_8_n_0 ),
        .I2(store_data[1]),
        .I3(\result[15]_i_24_n_0 ),
        .I4(store_data[2]),
        .I5(\result[11]_i_23_n_0 ),
        .O(\result[11]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[11]_i_23 
       (.I0(\write_output[19]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[27]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[11]_i_1_n_0 ),
        .O(\result[11]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \result[11]_i_3 
       (.I0(\result_reg[11]_i_7_n_4 ),
        .I1(literal_2[11]),
        .I2(\result[15]_i_3_n_0 ),
        .I3(\result[11]_i_8_n_0 ),
        .I4(\result[31]_i_17_n_0 ),
        .I5(\result[11]_i_9_n_0 ),
        .O(\result[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[11]_i_4 
       (.I0(load_data[11]),
        .I1(\state_reg_n_0_[1] ),
        .I2(RX[11]),
        .I3(\state_reg_n_0_[2] ),
        .O(\result[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[11]_i_8 
       (.I0(result[11]),
        .I1(operand_a1),
        .I2(register_a[11]),
        .I3(\result[31]_i_11_n_0 ),
        .I4(data2[11]),
        .O(\result[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \result[11]_i_9 
       (.I0(\result[31]_i_31_n_0 ),
        .I1(\result[12]_i_8_n_0 ),
        .I2(store_data[0]),
        .I3(\result[11]_i_22_n_0 ),
        .I4(\result[31]_i_11_n_0 ),
        .O(\result[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040000)) 
    \result[12]_i_1 
       (.I0(\result[12]_i_2_n_0 ),
        .I1(\result[15]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[12]_i_3_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[12]_i_4_n_0 ),
        .O(\result[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[12]_i_13 
       (.I0(\write_output[20]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[28]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[12]_i_1_n_0 ),
        .O(\result[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h4454554577575575)) 
    \result[12]_i_2 
       (.I0(data7[12]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(data6[12]),
        .O(\result[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[12]_i_3 
       (.I0(literal_2[12]),
        .I1(\result_reg[15]_i_8_n_7 ),
        .I2(\result[15]_i_3_n_0 ),
        .I3(\result[12]_i_5_n_0 ),
        .I4(\result[31]_i_17_n_0 ),
        .I5(\result[12]_i_6_n_0 ),
        .O(\result[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[12]_i_4 
       (.I0(load_data[12]),
        .I1(\state_reg_n_0_[1] ),
        .I2(RX[12]),
        .I3(\state_reg_n_0_[2] ),
        .O(\result[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[12]_i_5 
       (.I0(result[12]),
        .I1(operand_a1),
        .I2(register_a[12]),
        .I3(\result[31]_i_11_n_0 ),
        .I4(data2[12]),
        .O(\result[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \result[12]_i_6 
       (.I0(\result[31]_i_31_n_0 ),
        .I1(\result[13]_i_7_n_0 ),
        .I2(store_data[0]),
        .I3(\result[12]_i_8_n_0 ),
        .I4(\result[31]_i_11_n_0 ),
        .O(\result[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[12]_i_8 
       (.I0(\result[18]_i_9_n_0 ),
        .I1(\result[14]_i_8_n_0 ),
        .I2(store_data[1]),
        .I3(\result[16]_i_13_n_0 ),
        .I4(store_data[2]),
        .I5(\result[12]_i_13_n_0 ),
        .O(\result[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040000)) 
    \result[13]_i_1 
       (.I0(\result[13]_i_2_n_0 ),
        .I1(\result[15]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[13]_i_3_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[13]_i_4_n_0 ),
        .O(\result[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4454554577575575)) 
    \result[13]_i_2 
       (.I0(data7[13]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(data6[13]),
        .O(\result[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[13]_i_3 
       (.I0(literal_2[12]),
        .I1(\result_reg[15]_i_8_n_6 ),
        .I2(\result[15]_i_3_n_0 ),
        .I3(\result[13]_i_5_n_0 ),
        .I4(\result[31]_i_17_n_0 ),
        .I5(\result[13]_i_6_n_0 ),
        .O(\result[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[13]_i_4 
       (.I0(load_data[13]),
        .I1(\state_reg_n_0_[1] ),
        .I2(RX[13]),
        .I3(\state_reg_n_0_[2] ),
        .O(\result[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[13]_i_5 
       (.I0(result[13]),
        .I1(operand_a1),
        .I2(register_a[13]),
        .I3(\result[31]_i_11_n_0 ),
        .I4(data2[13]),
        .O(\result[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \result[13]_i_6 
       (.I0(\result[31]_i_31_n_0 ),
        .I1(\result[14]_i_7_n_0 ),
        .I2(store_data[0]),
        .I3(\result[13]_i_7_n_0 ),
        .I4(\result[31]_i_11_n_0 ),
        .O(\result[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[13]_i_7 
       (.I0(\result[17]_i_9_n_0 ),
        .I1(\result[15]_i_24_n_0 ),
        .I2(store_data[1]),
        .I3(\result[17]_i_11_n_0 ),
        .I4(store_data[2]),
        .I5(\result[13]_i_8_n_0 ),
        .O(\result[13]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[13]_i_8 
       (.I0(\write_output[21]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[29]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[13]_i_1_n_0 ),
        .O(\result[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040000)) 
    \result[14]_i_1 
       (.I0(\result[14]_i_2_n_0 ),
        .I1(\result[15]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[14]_i_3_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[14]_i_4_n_0 ),
        .O(\result[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4454554577575575)) 
    \result[14]_i_2 
       (.I0(data7[14]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(data6[14]),
        .O(\result[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[14]_i_3 
       (.I0(literal_2[12]),
        .I1(\result_reg[15]_i_8_n_5 ),
        .I2(\result[15]_i_3_n_0 ),
        .I3(\result[14]_i_5_n_0 ),
        .I4(\result[31]_i_17_n_0 ),
        .I5(\result[14]_i_6_n_0 ),
        .O(\result[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[14]_i_4 
       (.I0(load_data[14]),
        .I1(\state_reg_n_0_[1] ),
        .I2(RX[14]),
        .I3(\state_reg_n_0_[2] ),
        .O(\result[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[14]_i_5 
       (.I0(result[14]),
        .I1(operand_a1),
        .I2(register_a[14]),
        .I3(\result[31]_i_11_n_0 ),
        .I4(data2[14]),
        .O(\result[14]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \result[14]_i_6 
       (.I0(\result[31]_i_31_n_0 ),
        .I1(\result[15]_i_23_n_0 ),
        .I2(store_data[0]),
        .I3(\result[14]_i_7_n_0 ),
        .I4(\result[31]_i_11_n_0 ),
        .O(\result[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[14]_i_7 
       (.I0(\result[16]_i_12_n_0 ),
        .I1(\result[16]_i_13_n_0 ),
        .I2(store_data[1]),
        .I3(\result[18]_i_9_n_0 ),
        .I4(store_data[2]),
        .I5(\result[14]_i_8_n_0 ),
        .O(\result[14]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[14]_i_8 
       (.I0(\write_output[22]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[30]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[14]_i_1_n_0 ),
        .O(\result[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040000)) 
    \result[15]_i_1 
       (.I0(\result[15]_i_2_n_0 ),
        .I1(\result[15]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[15]_i_4_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[15]_i_5_n_0 ),
        .O(\result[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \result[15]_i_10 
       (.I0(\result[31]_i_31_n_0 ),
        .I1(\result[16]_i_7_n_0 ),
        .I2(store_data[0]),
        .I3(\result[15]_i_23_n_0 ),
        .I4(\result[31]_i_11_n_0 ),
        .O(\result[15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[15]_i_11 
       (.I0(result[15]),
        .I1(operand_b1),
        .I2(register_b[15]),
        .I3(operand_a1),
        .I4(register_a[15]),
        .O(\result[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[15]_i_12 
       (.I0(result[14]),
        .I1(operand_b1),
        .I2(register_b[14]),
        .I3(operand_a1),
        .I4(register_a[14]),
        .O(\result[15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[15]_i_13 
       (.I0(result[13]),
        .I1(operand_b1),
        .I2(register_b[13]),
        .I3(operand_a1),
        .I4(register_a[13]),
        .O(\result[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[15]_i_14 
       (.I0(result[12]),
        .I1(operand_b1),
        .I2(register_b[12]),
        .I3(operand_a1),
        .I4(register_a[12]),
        .O(\result[15]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[15]_i_15 
       (.I0(register_a[15]),
        .I1(operand_a1),
        .I2(register_b[15]),
        .I3(operand_b1),
        .I4(result[15]),
        .O(\result[15]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[15]_i_16 
       (.I0(register_a[14]),
        .I1(operand_a1),
        .I2(register_b[14]),
        .I3(operand_b1),
        .I4(result[14]),
        .O(\result[15]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[15]_i_17 
       (.I0(register_a[13]),
        .I1(operand_a1),
        .I2(register_b[13]),
        .I3(operand_b1),
        .I4(result[13]),
        .O(\result[15]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[15]_i_18 
       (.I0(register_a[12]),
        .I1(operand_a1),
        .I2(register_b[12]),
        .I3(operand_b1),
        .I4(result[12]),
        .O(\result[15]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[15]_i_19 
       (.I0(register_a[15]),
        .I1(operand_a1),
        .I2(result[15]),
        .I3(literal_2[12]),
        .O(\result[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4454554577575575)) 
    \result[15]_i_2 
       (.I0(data7[15]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(data6[15]),
        .O(\result[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[15]_i_20 
       (.I0(register_a[14]),
        .I1(operand_a1),
        .I2(result[14]),
        .I3(literal_2[12]),
        .O(\result[15]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[15]_i_21 
       (.I0(register_a[13]),
        .I1(operand_a1),
        .I2(result[13]),
        .I3(literal_2[12]),
        .O(\result[15]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[15]_i_22 
       (.I0(register_a[12]),
        .I1(operand_a1),
        .I2(result[12]),
        .I3(literal_2[12]),
        .O(\result[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[15]_i_23 
       (.I0(\result[17]_i_10_n_0 ),
        .I1(\result[17]_i_11_n_0 ),
        .I2(store_data[1]),
        .I3(\result[17]_i_9_n_0 ),
        .I4(store_data[2]),
        .I5(\result[15]_i_24_n_0 ),
        .O(\result[15]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[15]_i_24 
       (.I0(\write_output[23]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[31]_i_2_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[15]_i_1_n_0 ),
        .O(\result[15]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h0829FCD7)) 
    \result[15]_i_3 
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .I2(opcode_2[2]),
        .I3(opcode_2[3]),
        .I4(opcode_2[4]),
        .O(\result[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[15]_i_4 
       (.I0(literal_2[12]),
        .I1(\result_reg[15]_i_8_n_4 ),
        .I2(\result[15]_i_3_n_0 ),
        .I3(\result[15]_i_9_n_0 ),
        .I4(\result[31]_i_17_n_0 ),
        .I5(\result[15]_i_10_n_0 ),
        .O(\result[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[15]_i_5 
       (.I0(load_data[15]),
        .I1(\state_reg_n_0_[1] ),
        .I2(RX[15]),
        .I3(\state_reg_n_0_[2] ),
        .O(\result[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[15]_i_9 
       (.I0(result[15]),
        .I1(operand_a1),
        .I2(register_a[15]),
        .I3(\result[31]_i_11_n_0 ),
        .I4(data2[15]),
        .O(\result[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4700FFFF47004700)) 
    \result[16]_i_1 
       (.I0(\result[16]_i_2_n_0 ),
        .I1(\result[31]_i_9_n_0 ),
        .I2(\result[16]_i_3_n_0 ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\result[31]_i_5_n_0 ),
        .I5(load_data[16]),
        .O(\result[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2FFE200)) 
    \result[16]_i_11 
       (.I0(register_a[30]),
        .I1(operand_a1),
        .I2(result[30]),
        .I3(store_data[3]),
        .I4(\write_output[22]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2FFE200)) 
    \result[16]_i_12 
       (.I0(register_a[28]),
        .I1(operand_a1),
        .I2(result[28]),
        .I3(store_data[3]),
        .I4(\write_output[20]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2FFE200)) 
    \result[16]_i_13 
       (.I0(register_a[24]),
        .I1(operand_a1),
        .I2(result[24]),
        .I3(store_data[3]),
        .I4(\write_output[16]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    \result[16]_i_2 
       (.I0(literal_2[12]),
        .I1(\result_reg[19]_i_10_n_7 ),
        .I2(\result[15]_i_3_n_0 ),
        .I3(\result[16]_i_4_n_0 ),
        .I4(\result[31]_i_17_n_0 ),
        .I5(\result[16]_i_5_n_0 ),
        .O(\result[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \result[16]_i_3 
       (.I0(\result[15]_i_3_n_0 ),
        .I1(data6[16]),
        .I2(\result[31]_i_11_n_0 ),
        .I3(data7[16]),
        .O(\result[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3535333533333533)) 
    \result[16]_i_4 
       (.I0(data2[16]),
        .I1(literal_2[0]),
        .I2(opcode_2[2]),
        .I3(opcode_2[3]),
        .I4(opcode_2[1]),
        .I5(opcode_2[0]),
        .O(\result[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBABF)) 
    \result[16]_i_5 
       (.I0(\result[31]_i_11_n_0 ),
        .I1(\result[17]_i_7_n_0 ),
        .I2(store_data[0]),
        .I3(\result[16]_i_7_n_0 ),
        .I4(\result[31]_i_31_n_0 ),
        .O(\result[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[16]_i_7 
       (.I0(\result[16]_i_11_n_0 ),
        .I1(\result[18]_i_9_n_0 ),
        .I2(store_data[1]),
        .I3(\result[16]_i_12_n_0 ),
        .I4(store_data[2]),
        .I5(\result[16]_i_13_n_0 ),
        .O(\result[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBAAAAAAAA)) 
    \result[17]_i_1 
       (.I0(\result[17]_i_2_n_0 ),
        .I1(\result[17]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[17]_i_4_n_0 ),
        .I4(\result[17]_i_5_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\result[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2FFE200)) 
    \result[17]_i_10 
       (.I0(register_a[29]),
        .I1(operand_a1),
        .I2(result[29]),
        .I3(store_data[3]),
        .I4(\write_output[21]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2FFE200)) 
    \result[17]_i_11 
       (.I0(register_a[25]),
        .I1(operand_a1),
        .I2(result[25]),
        .I3(store_data[3]),
        .I4(\write_output[17]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[17]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \result[17]_i_2 
       (.I0(load_data[17]),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .O(\result[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[17]_i_3 
       (.I0(\result[29]_i_5_n_0 ),
        .I1(data6[17]),
        .I2(\result[31]_i_11_n_0 ),
        .I3(data7[17]),
        .O(\result[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAAAAAABAA)) 
    \result[17]_i_4 
       (.I0(\result[17]_i_6_n_0 ),
        .I1(\result[31]_i_18_n_0 ),
        .I2(\result[31]_i_17_n_0 ),
        .I3(\result[17]_i_7_n_0 ),
        .I4(store_data[0]),
        .I5(\result[18]_i_7_n_0 ),
        .O(\result[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEEA)) 
    \result[17]_i_5 
       (.I0(\result[27]_i_10_n_0 ),
        .I1(\result_reg[19]_i_10_n_6 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[3]),
        .I4(opcode_2[1]),
        .I5(opcode_2[2]),
        .O(\result[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5F505AE55550555F)) 
    \result[17]_i_6 
       (.I0(opcode_2[4]),
        .I1(address_b_2[1]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[17]_i_7 
       (.I0(\result[17]_i_8_n_0 ),
        .I1(\result[17]_i_9_n_0 ),
        .I2(store_data[1]),
        .I3(\result[17]_i_10_n_0 ),
        .I4(store_data[2]),
        .I5(\result[17]_i_11_n_0 ),
        .O(\result[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2FFE200)) 
    \result[17]_i_8 
       (.I0(register_a[31]),
        .I1(operand_a1),
        .I2(result[31]),
        .I3(store_data[3]),
        .I4(\write_output[23]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2FFE200)) 
    \result[17]_i_9 
       (.I0(register_a[27]),
        .I1(operand_a1),
        .I2(result[27]),
        .I3(store_data[3]),
        .I4(\write_output[19]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBAAAAAAAA)) 
    \result[18]_i_1 
       (.I0(\result[18]_i_2_n_0 ),
        .I1(\result[18]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[18]_i_4_n_0 ),
        .I4(\result[18]_i_5_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\result[18]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \result[18]_i_2 
       (.I0(load_data[18]),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .O(\result[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[18]_i_3 
       (.I0(\result[29]_i_5_n_0 ),
        .I1(data6[18]),
        .I2(\result[31]_i_11_n_0 ),
        .I3(data7[18]),
        .O(\result[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAAAAAABAA)) 
    \result[18]_i_4 
       (.I0(\result[18]_i_6_n_0 ),
        .I1(\result[31]_i_18_n_0 ),
        .I2(\result[31]_i_17_n_0 ),
        .I3(\result[18]_i_7_n_0 ),
        .I4(store_data[0]),
        .I5(\result[19]_i_9_n_0 ),
        .O(\result[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEEA)) 
    \result[18]_i_5 
       (.I0(\result[27]_i_10_n_0 ),
        .I1(\result_reg[19]_i_10_n_5 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[3]),
        .I4(opcode_2[1]),
        .I5(opcode_2[2]),
        .O(\result[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5F505AE55550555F)) 
    \result[18]_i_6 
       (.I0(opcode_2[4]),
        .I1(address_b_2[2]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[18]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[18]_i_7 
       (.I0(\result[20]_i_8_n_0 ),
        .I1(store_data[1]),
        .I2(\result[18]_i_8_n_0 ),
        .O(\result[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00B8FFFF00B80000)) 
    \result[18]_i_8 
       (.I0(\write_output[30]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[22]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(store_data[2]),
        .I5(\result[18]_i_9_n_0 ),
        .O(\result[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2FFE200)) 
    \result[18]_i_9 
       (.I0(register_a[26]),
        .I1(operand_a1),
        .I2(result[26]),
        .I3(store_data[3]),
        .I4(\write_output[18]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBAAAAAAAA)) 
    \result[19]_i_1 
       (.I0(\result[19]_i_2_n_0 ),
        .I1(\result[19]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[19]_i_4_n_0 ),
        .I4(\result[19]_i_5_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\result[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[19]_i_11 
       (.I0(register_a[19]),
        .I1(operand_a1),
        .I2(register_b[19]),
        .I3(operand_b1),
        .I4(result[19]),
        .O(\result[19]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[19]_i_12 
       (.I0(register_a[18]),
        .I1(operand_a1),
        .I2(register_b[18]),
        .I3(operand_b1),
        .I4(result[18]),
        .O(\result[19]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[19]_i_13 
       (.I0(register_a[17]),
        .I1(operand_a1),
        .I2(register_b[17]),
        .I3(operand_b1),
        .I4(result[17]),
        .O(\result[19]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[19]_i_14 
       (.I0(register_a[16]),
        .I1(operand_a1),
        .I2(register_b[16]),
        .I3(operand_b1),
        .I4(result[16]),
        .O(\result[19]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[19]_i_15 
       (.I0(result[19]),
        .I1(operand_b1),
        .I2(register_b[19]),
        .I3(operand_a1),
        .I4(register_a[19]),
        .O(\result[19]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[19]_i_16 
       (.I0(result[18]),
        .I1(operand_b1),
        .I2(register_b[18]),
        .I3(operand_a1),
        .I4(register_a[18]),
        .O(\result[19]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[19]_i_17 
       (.I0(result[17]),
        .I1(operand_b1),
        .I2(register_b[17]),
        .I3(operand_a1),
        .I4(register_a[17]),
        .O(\result[19]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[19]_i_18 
       (.I0(result[16]),
        .I1(operand_b1),
        .I2(register_b[16]),
        .I3(operand_a1),
        .I4(register_a[16]),
        .O(\result[19]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8BBB888)) 
    \result[19]_i_19 
       (.I0(\result[17]_i_8_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[27]_i_1_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[19]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[19]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \result[19]_i_2 
       (.I0(load_data[19]),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .O(\result[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[19]_i_20 
       (.I0(result[19]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[19]),
        .O(\result[19]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[19]_i_21 
       (.I0(result[18]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[18]),
        .O(\result[19]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[19]_i_22 
       (.I0(result[17]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[17]),
        .O(\result[19]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[19]_i_23 
       (.I0(result[16]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[16]),
        .O(\result[19]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[19]_i_3 
       (.I0(\result[29]_i_5_n_0 ),
        .I1(data6[19]),
        .I2(\result[31]_i_11_n_0 ),
        .I3(data7[19]),
        .O(\result[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAAAAAABAA)) 
    \result[19]_i_4 
       (.I0(\result[19]_i_8_n_0 ),
        .I1(\result[31]_i_18_n_0 ),
        .I2(\result[31]_i_17_n_0 ),
        .I3(\result[19]_i_9_n_0 ),
        .I4(store_data[0]),
        .I5(\result[20]_i_7_n_0 ),
        .O(\result[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEEA)) 
    \result[19]_i_5 
       (.I0(\result[27]_i_10_n_0 ),
        .I1(\result_reg[19]_i_10_n_4 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[3]),
        .I4(opcode_2[1]),
        .I5(opcode_2[2]),
        .O(\result[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5F505AE55550555F)) 
    \result[19]_i_8 
       (.I0(opcode_2[4]),
        .I1(address_b_2[3]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[19]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[19]_i_9 
       (.I0(\result[21]_i_8_n_0 ),
        .I1(store_data[1]),
        .I2(\result[19]_i_19_n_0 ),
        .O(\result[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040000)) 
    \result[1]_i_1 
       (.I0(\result[1]_i_2_n_0 ),
        .I1(\result[15]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[1]_i_3_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[1]_i_4_n_0 ),
        .O(\result[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4454554577575575)) 
    \result[1]_i_2 
       (.I0(data7[1]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(data6[1]),
        .O(\result[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \result[1]_i_3 
       (.I0(\result_reg[3]_i_7_n_6 ),
        .I1(address_b_2[1]),
        .I2(\result[15]_i_3_n_0 ),
        .I3(\result[1]_i_5_n_0 ),
        .I4(\result[31]_i_17_n_0 ),
        .I5(\result[1]_i_6_n_0 ),
        .O(\result[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[1]_i_4 
       (.I0(load_data[1]),
        .I1(\state_reg_n_0_[1] ),
        .I2(RX[1]),
        .I3(\state_reg_n_0_[2] ),
        .O(\result[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[1]_i_5 
       (.I0(result[1]),
        .I1(operand_a1),
        .I2(register_a[1]),
        .I3(\result[31]_i_11_n_0 ),
        .I4(data2[1]),
        .O(\result[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \result[1]_i_6 
       (.I0(\result[31]_i_31_n_0 ),
        .I1(\result[2]_i_7_n_0 ),
        .I2(store_data[0]),
        .I3(\result[0]_i_12_n_0 ),
        .I4(\result[31]_i_11_n_0 ),
        .O(\result[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBAAAAAAAA)) 
    \result[20]_i_1 
       (.I0(\result[20]_i_2_n_0 ),
        .I1(\result[20]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[20]_i_4_n_0 ),
        .I4(\result[20]_i_5_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\result[20]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \result[20]_i_2 
       (.I0(load_data[20]),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .O(\result[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF53)) 
    \result[20]_i_3 
       (.I0(data7[20]),
        .I1(data6[20]),
        .I2(\result[31]_i_11_n_0 ),
        .I3(\result[29]_i_5_n_0 ),
        .O(\result[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAAAAAABAA)) 
    \result[20]_i_4 
       (.I0(\result[20]_i_6_n_0 ),
        .I1(\result[31]_i_18_n_0 ),
        .I2(\result[31]_i_17_n_0 ),
        .I3(\result[20]_i_7_n_0 ),
        .I4(store_data[0]),
        .I5(\result[21]_i_7_n_0 ),
        .O(\result[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEEA)) 
    \result[20]_i_5 
       (.I0(\result[27]_i_10_n_0 ),
        .I1(\result_reg[23]_i_10_n_7 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[3]),
        .I4(opcode_2[1]),
        .I5(opcode_2[2]),
        .O(\result[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5F505AE55550555F)) 
    \result[20]_i_6 
       (.I0(opcode_2[4]),
        .I1(literal_2[4]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[20]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[20]_i_7 
       (.I0(\result[22]_i_8_n_0 ),
        .I1(store_data[1]),
        .I2(\result[20]_i_8_n_0 ),
        .O(\result[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[20]_i_8 
       (.I0(\write_output[24]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[28]_i_1_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[20]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBAAAAAAAA)) 
    \result[21]_i_1 
       (.I0(\result[21]_i_2_n_0 ),
        .I1(\result[21]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[21]_i_4_n_0 ),
        .I4(\result[21]_i_5_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\result[21]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \result[21]_i_2 
       (.I0(load_data[21]),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .O(\result[21]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF53)) 
    \result[21]_i_3 
       (.I0(data7[21]),
        .I1(data6[21]),
        .I2(\result[31]_i_11_n_0 ),
        .I3(\result[29]_i_5_n_0 ),
        .O(\result[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAAAAAABAA)) 
    \result[21]_i_4 
       (.I0(\result[21]_i_6_n_0 ),
        .I1(\result[31]_i_18_n_0 ),
        .I2(\result[31]_i_17_n_0 ),
        .I3(\result[21]_i_7_n_0 ),
        .I4(store_data[0]),
        .I5(\result[22]_i_7_n_0 ),
        .O(\result[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEEA)) 
    \result[21]_i_5 
       (.I0(\result[27]_i_10_n_0 ),
        .I1(\result_reg[23]_i_10_n_6 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[3]),
        .I4(opcode_2[1]),
        .I5(opcode_2[2]),
        .O(\result[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5F505AE55550555F)) 
    \result[21]_i_6 
       (.I0(opcode_2[4]),
        .I1(literal_2[5]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[21]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[21]_i_7 
       (.I0(\result[23]_i_19_n_0 ),
        .I1(store_data[1]),
        .I2(\result[21]_i_8_n_0 ),
        .O(\result[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[21]_i_8 
       (.I0(\write_output[25]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[29]_i_1_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[21]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBAAAAAAAA)) 
    \result[22]_i_1 
       (.I0(\result[22]_i_2_n_0 ),
        .I1(\result[22]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[22]_i_4_n_0 ),
        .I4(\result[22]_i_5_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\result[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \result[22]_i_2 
       (.I0(load_data[22]),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .O(\result[22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF53)) 
    \result[22]_i_3 
       (.I0(data7[22]),
        .I1(data6[22]),
        .I2(\result[31]_i_11_n_0 ),
        .I3(\result[29]_i_5_n_0 ),
        .O(\result[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAAAAAAABAA)) 
    \result[22]_i_4 
       (.I0(\result[22]_i_6_n_0 ),
        .I1(\result[31]_i_18_n_0 ),
        .I2(\result[31]_i_17_n_0 ),
        .I3(\result[22]_i_7_n_0 ),
        .I4(store_data[0]),
        .I5(\result[23]_i_8_n_0 ),
        .O(\result[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEEA)) 
    \result[22]_i_5 
       (.I0(\result[27]_i_10_n_0 ),
        .I1(\result_reg[23]_i_10_n_5 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[3]),
        .I4(opcode_2[1]),
        .I5(opcode_2[2]),
        .O(\result[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5F505AE55550555F)) 
    \result[22]_i_6 
       (.I0(opcode_2[4]),
        .I1(literal_2[6]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[22]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \result[22]_i_7 
       (.I0(\result[24]_i_8_n_0 ),
        .I1(store_data[1]),
        .I2(\result[22]_i_8_n_0 ),
        .O(\result[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[22]_i_8 
       (.I0(\write_output[26]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[30]_i_1_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[22]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBAAAAAAAA)) 
    \result[23]_i_1 
       (.I0(\result[23]_i_2_n_0 ),
        .I1(\result[23]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[23]_i_4_n_0 ),
        .I4(\result[23]_i_5_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\result[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[23]_i_11 
       (.I0(result[23]),
        .I1(operand_b1),
        .I2(register_b[23]),
        .I3(operand_a1),
        .I4(register_a[23]),
        .O(\result[23]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[23]_i_12 
       (.I0(result[22]),
        .I1(operand_b1),
        .I2(register_b[22]),
        .I3(operand_a1),
        .I4(register_a[22]),
        .O(\result[23]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[23]_i_13 
       (.I0(result[21]),
        .I1(operand_b1),
        .I2(register_b[21]),
        .I3(operand_a1),
        .I4(register_a[21]),
        .O(\result[23]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[23]_i_14 
       (.I0(result[20]),
        .I1(operand_b1),
        .I2(register_b[20]),
        .I3(operand_a1),
        .I4(register_a[20]),
        .O(\result[23]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[23]_i_15 
       (.I0(register_a[23]),
        .I1(operand_a1),
        .I2(register_b[23]),
        .I3(operand_b1),
        .I4(result[23]),
        .O(\result[23]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[23]_i_16 
       (.I0(register_a[22]),
        .I1(operand_a1),
        .I2(register_b[22]),
        .I3(operand_b1),
        .I4(result[22]),
        .O(\result[23]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[23]_i_17 
       (.I0(register_a[21]),
        .I1(operand_a1),
        .I2(register_b[21]),
        .I3(operand_b1),
        .I4(result[21]),
        .O(\result[23]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[23]_i_18 
       (.I0(register_a[20]),
        .I1(operand_a1),
        .I2(register_b[20]),
        .I3(operand_b1),
        .I4(result[20]),
        .O(\result[23]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030BB3088)) 
    \result[23]_i_19 
       (.I0(\write_output[27]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(\write_output[31]_i_2_n_0 ),
        .I3(store_data[3]),
        .I4(\write_output[23]_i_1_n_0 ),
        .I5(store_data[4]),
        .O(\result[23]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \result[23]_i_2 
       (.I0(load_data[23]),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .O(\result[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[23]_i_20 
       (.I0(result[23]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[23]),
        .O(\result[23]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[23]_i_21 
       (.I0(result[22]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[22]),
        .O(\result[23]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[23]_i_22 
       (.I0(result[21]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[21]),
        .O(\result[23]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[23]_i_23 
       (.I0(result[20]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[20]),
        .O(\result[23]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFF53)) 
    \result[23]_i_3 
       (.I0(data7[23]),
        .I1(data6[23]),
        .I2(\result[31]_i_11_n_0 ),
        .I3(\result[29]_i_5_n_0 ),
        .O(\result[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01110100)) 
    \result[23]_i_4 
       (.I0(\result[31]_i_18_n_0 ),
        .I1(\result[31]_i_17_n_0 ),
        .I2(\result[24]_i_6_n_0 ),
        .I3(store_data[0]),
        .I4(\result[23]_i_8_n_0 ),
        .I5(\result[23]_i_9_n_0 ),
        .O(\result[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEEA)) 
    \result[23]_i_5 
       (.I0(\result[27]_i_10_n_0 ),
        .I1(\result_reg[23]_i_10_n_4 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[3]),
        .I4(opcode_2[1]),
        .I5(opcode_2[2]),
        .O(\result[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \result[23]_i_8 
       (.I0(\result[25]_i_8_n_0 ),
        .I1(store_data[1]),
        .I2(\result[23]_i_19_n_0 ),
        .O(\result[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5F505AE55550555F)) 
    \result[23]_i_9 
       (.I0(opcode_2[4]),
        .I1(literal_2[7]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBAAAAAAAA)) 
    \result[24]_i_1 
       (.I0(\result[24]_i_2_n_0 ),
        .I1(\result[24]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[24]_i_4_n_0 ),
        .I4(\result[24]_i_5_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\result[24]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \result[24]_i_2 
       (.I0(load_data[24]),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .O(\result[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[24]_i_3 
       (.I0(\result[29]_i_5_n_0 ),
        .I1(data6[24]),
        .I2(\result[31]_i_11_n_0 ),
        .I3(data7[24]),
        .O(\result[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000047)) 
    \result[24]_i_4 
       (.I0(\result[25]_i_6_n_0 ),
        .I1(store_data[0]),
        .I2(\result[24]_i_6_n_0 ),
        .I3(\result[31]_i_17_n_0 ),
        .I4(\result[31]_i_18_n_0 ),
        .I5(\result[24]_i_7_n_0 ),
        .O(\result[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEEA)) 
    \result[24]_i_5 
       (.I0(\result[27]_i_10_n_0 ),
        .I1(\result_reg[27]_i_11_n_7 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[3]),
        .I4(opcode_2[1]),
        .I5(opcode_2[2]),
        .O(\result[24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[24]_i_6 
       (.I0(\result[26]_i_8_n_0 ),
        .I1(store_data[1]),
        .I2(\result[24]_i_8_n_0 ),
        .O(\result[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5F505AE55550555F)) 
    \result[24]_i_7 
       (.I0(opcode_2[4]),
        .I1(literal_2[8]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \result[24]_i_8 
       (.I0(\write_output[28]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[4]),
        .I3(\write_output[24]_i_1_n_0 ),
        .I4(store_data[3]),
        .O(\result[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBAAAAAAAA)) 
    \result[25]_i_1 
       (.I0(\result[25]_i_2_n_0 ),
        .I1(\result[25]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[25]_i_4_n_0 ),
        .I4(\result[25]_i_5_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\result[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \result[25]_i_2 
       (.I0(load_data[25]),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .O(\result[25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[25]_i_3 
       (.I0(\result[29]_i_5_n_0 ),
        .I1(data6[25]),
        .I2(\result[31]_i_11_n_0 ),
        .I3(data7[25]),
        .O(\result[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000047)) 
    \result[25]_i_4 
       (.I0(\result[26]_i_6_n_0 ),
        .I1(store_data[0]),
        .I2(\result[25]_i_6_n_0 ),
        .I3(\result[31]_i_17_n_0 ),
        .I4(\result[31]_i_18_n_0 ),
        .I5(\result[25]_i_7_n_0 ),
        .O(\result[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEEA)) 
    \result[25]_i_5 
       (.I0(\result[27]_i_10_n_0 ),
        .I1(\result_reg[27]_i_11_n_6 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[3]),
        .I4(opcode_2[1]),
        .I5(opcode_2[2]),
        .O(\result[25]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[25]_i_6 
       (.I0(\result[27]_i_20_n_0 ),
        .I1(store_data[1]),
        .I2(\result[25]_i_8_n_0 ),
        .O(\result[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5F505AE55550555F)) 
    \result[25]_i_7 
       (.I0(opcode_2[4]),
        .I1(literal_2[9]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[25]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \result[25]_i_8 
       (.I0(\write_output[29]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[4]),
        .I3(\write_output[25]_i_1_n_0 ),
        .I4(store_data[3]),
        .O(\result[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBAAAAAAAA)) 
    \result[26]_i_1 
       (.I0(\result[26]_i_2_n_0 ),
        .I1(\result[26]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[26]_i_4_n_0 ),
        .I4(\result[26]_i_5_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\result[26]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \result[26]_i_2 
       (.I0(load_data[26]),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .O(\result[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[26]_i_3 
       (.I0(\result[29]_i_5_n_0 ),
        .I1(data6[26]),
        .I2(\result[31]_i_11_n_0 ),
        .I3(data7[26]),
        .O(\result[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000047)) 
    \result[26]_i_4 
       (.I0(\result[27]_i_8_n_0 ),
        .I1(store_data[0]),
        .I2(\result[26]_i_6_n_0 ),
        .I3(\result[31]_i_17_n_0 ),
        .I4(\result[31]_i_18_n_0 ),
        .I5(\result[26]_i_7_n_0 ),
        .O(\result[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEEA)) 
    \result[26]_i_5 
       (.I0(\result[27]_i_10_n_0 ),
        .I1(\result_reg[27]_i_11_n_5 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[3]),
        .I4(opcode_2[1]),
        .I5(opcode_2[2]),
        .O(\result[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \result[26]_i_6 
       (.I0(store_data[2]),
        .I1(\write_output[28]_i_1_n_0 ),
        .I2(store_data[4]),
        .I3(store_data[3]),
        .I4(store_data[1]),
        .I5(\result[26]_i_8_n_0 ),
        .O(\result[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5F505AE55550555F)) 
    \result[26]_i_7 
       (.I0(opcode_2[4]),
        .I1(literal_2[10]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[26]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \result[26]_i_8 
       (.I0(\write_output[30]_i_1_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[4]),
        .I3(\write_output[26]_i_1_n_0 ),
        .I4(store_data[3]),
        .O(\result[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBBBBBAAAAAAAA)) 
    \result[27]_i_1 
       (.I0(\result[27]_i_2_n_0 ),
        .I1(\result[27]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[27]_i_4_n_0 ),
        .I4(\result[27]_i_5_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\result[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4601000056111610)) 
    \result[27]_i_10 
       (.I0(opcode_2[2]),
        .I1(opcode_2[1]),
        .I2(opcode_2[3]),
        .I3(opcode_2[0]),
        .I4(literal_2[12]),
        .I5(opcode_2[4]),
        .O(\result[27]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[27]_i_12 
       (.I0(register_a[27]),
        .I1(operand_a1),
        .I2(register_b[27]),
        .I3(operand_b1),
        .I4(result[27]),
        .O(\result[27]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[27]_i_13 
       (.I0(register_a[26]),
        .I1(operand_a1),
        .I2(register_b[26]),
        .I3(operand_b1),
        .I4(result[26]),
        .O(\result[27]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[27]_i_14 
       (.I0(register_a[25]),
        .I1(operand_a1),
        .I2(register_b[25]),
        .I3(operand_b1),
        .I4(result[25]),
        .O(\result[27]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[27]_i_15 
       (.I0(register_a[24]),
        .I1(operand_a1),
        .I2(register_b[24]),
        .I3(operand_b1),
        .I4(result[24]),
        .O(\result[27]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[27]_i_16 
       (.I0(result[27]),
        .I1(operand_b1),
        .I2(register_b[27]),
        .I3(operand_a1),
        .I4(register_a[27]),
        .O(\result[27]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[27]_i_17 
       (.I0(result[26]),
        .I1(operand_b1),
        .I2(register_b[26]),
        .I3(operand_a1),
        .I4(register_a[26]),
        .O(\result[27]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[27]_i_18 
       (.I0(result[25]),
        .I1(operand_b1),
        .I2(register_b[25]),
        .I3(operand_a1),
        .I4(register_a[25]),
        .O(\result[27]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[27]_i_19 
       (.I0(result[24]),
        .I1(operand_b1),
        .I2(register_b[24]),
        .I3(operand_a1),
        .I4(register_a[24]),
        .O(\result[27]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \result[27]_i_2 
       (.I0(load_data[27]),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .O(\result[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF4F7)) 
    \result[27]_i_20 
       (.I0(\write_output[31]_i_2_n_0 ),
        .I1(store_data[2]),
        .I2(store_data[4]),
        .I3(\write_output[27]_i_1_n_0 ),
        .I4(store_data[3]),
        .O(\result[27]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[27]_i_21 
       (.I0(result[27]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[27]),
        .O(\result[27]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[27]_i_22 
       (.I0(result[26]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[26]),
        .O(\result[27]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[27]_i_23 
       (.I0(result[25]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[25]),
        .O(\result[27]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[27]_i_24 
       (.I0(result[24]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[24]),
        .O(\result[27]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[27]_i_3 
       (.I0(\result[29]_i_5_n_0 ),
        .I1(data6[27]),
        .I2(\result[31]_i_11_n_0 ),
        .I3(data7[27]),
        .O(\result[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000047)) 
    \result[27]_i_4 
       (.I0(\result[28]_i_7_n_0 ),
        .I1(store_data[0]),
        .I2(\result[27]_i_8_n_0 ),
        .I3(\result[31]_i_17_n_0 ),
        .I4(\result[31]_i_18_n_0 ),
        .I5(\result[27]_i_9_n_0 ),
        .O(\result[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEAEAEAEEEEA)) 
    \result[27]_i_5 
       (.I0(\result[27]_i_10_n_0 ),
        .I1(\result_reg[27]_i_11_n_4 ),
        .I2(opcode_2[0]),
        .I3(opcode_2[3]),
        .I4(opcode_2[1]),
        .I5(opcode_2[2]),
        .O(\result[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFB0000)) 
    \result[27]_i_8 
       (.I0(store_data[2]),
        .I1(\write_output[29]_i_1_n_0 ),
        .I2(store_data[4]),
        .I3(store_data[3]),
        .I4(store_data[1]),
        .I5(\result[27]_i_20_n_0 ),
        .O(\result[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5F505AE55550555F)) 
    \result[27]_i_9 
       (.I0(opcode_2[4]),
        .I1(literal_2[11]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .I4(opcode_2[3]),
        .I5(opcode_2[0]),
        .O(\result[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5550000)) 
    \result[28]_i_1 
       (.I0(\result[28]_i_2_n_0 ),
        .I1(\result[31]_i_9_n_0 ),
        .I2(\result[28]_i_3_n_0 ),
        .I3(\result[28]_i_4_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[28]_i_5_n_0 ),
        .O(\result[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[28]_i_2 
       (.I0(\result[29]_i_5_n_0 ),
        .I1(data6[28]),
        .I2(\result[31]_i_11_n_0 ),
        .I3(data7[28]),
        .O(\result[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABABF)) 
    \result[28]_i_3 
       (.I0(\result[31]_i_15_n_0 ),
        .I1(\result[28]_i_6_n_0 ),
        .I2(store_data[0]),
        .I3(\result[28]_i_7_n_0 ),
        .I4(\result[31]_i_17_n_0 ),
        .I5(\result[31]_i_18_n_0 ),
        .O(\result[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFD5E0000FFFFFFFF)) 
    \result[28]_i_4 
       (.I0(opcode_2[0]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(\result_reg[31]_i_14_n_7 ),
        .I5(\result[31]_i_13_n_0 ),
        .O(\result[28]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \result[28]_i_5 
       (.I0(load_data[28]),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .O(\result[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4F7)) 
    \result[28]_i_6 
       (.I0(\write_output[31]_i_2_n_0 ),
        .I1(store_data[1]),
        .I2(store_data[2]),
        .I3(\write_output[29]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(store_data[3]),
        .O(\result[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF4F7)) 
    \result[28]_i_7 
       (.I0(\write_output[30]_i_1_n_0 ),
        .I1(store_data[1]),
        .I2(store_data[2]),
        .I3(\write_output[28]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(store_data[3]),
        .O(\result[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h7500FFFF75007500)) 
    \result[29]_i_1 
       (.I0(\result[29]_i_2_n_0 ),
        .I1(\result[29]_i_3_n_0 ),
        .I2(\result[29]_i_4_n_0 ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\result[31]_i_5_n_0 ),
        .I5(load_data[29]),
        .O(\result[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \result[29]_i_2 
       (.I0(\result[29]_i_5_n_0 ),
        .I1(data6[29]),
        .I2(\result[31]_i_11_n_0 ),
        .I3(data7[29]),
        .O(\result[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5555FFFD)) 
    \result[29]_i_3 
       (.I0(\result[31]_i_9_n_0 ),
        .I1(\result[31]_i_18_n_0 ),
        .I2(\result[31]_i_17_n_0 ),
        .I3(\result[29]_i_6_n_0 ),
        .I4(\result[31]_i_15_n_0 ),
        .O(\result[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFD5E0000FFFFFFFF)) 
    \result[29]_i_4 
       (.I0(opcode_2[0]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .I4(\result_reg[31]_i_14_n_6 ),
        .I5(\result[31]_i_13_n_0 ),
        .O(\result[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF1DFFFFD)) 
    \result[29]_i_5 
       (.I0(opcode_2[4]),
        .I1(opcode_2[3]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .O(\result[29]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \result[29]_i_6 
       (.I0(store_data[1]),
        .I1(\result[29]_i_7_n_0 ),
        .I2(store_data[0]),
        .I3(\result[28]_i_6_n_0 ),
        .O(\result[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABFB)) 
    \result[29]_i_7 
       (.I0(store_data[2]),
        .I1(register_a[30]),
        .I2(operand_a1),
        .I3(result[30]),
        .I4(store_data[4]),
        .I5(store_data[3]),
        .O(\result[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040000)) 
    \result[2]_i_1 
       (.I0(\result[2]_i_2_n_0 ),
        .I1(\result[15]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[2]_i_3_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[2]_i_4_n_0 ),
        .O(\result[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4454554577575575)) 
    \result[2]_i_2 
       (.I0(data7[2]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(data6[2]),
        .O(\result[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \result[2]_i_3 
       (.I0(\result_reg[3]_i_7_n_5 ),
        .I1(address_b_2[2]),
        .I2(\result[15]_i_3_n_0 ),
        .I3(\result[2]_i_5_n_0 ),
        .I4(\result[31]_i_17_n_0 ),
        .I5(\result[2]_i_6_n_0 ),
        .O(\result[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[2]_i_4 
       (.I0(load_data[2]),
        .I1(\state_reg_n_0_[1] ),
        .I2(RX[2]),
        .I3(\state_reg_n_0_[2] ),
        .O(\result[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[2]_i_5 
       (.I0(result[2]),
        .I1(operand_a1),
        .I2(register_a[2]),
        .I3(\result[31]_i_11_n_0 ),
        .I4(data2[2]),
        .O(\result[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \result[2]_i_6 
       (.I0(\result[31]_i_31_n_0 ),
        .I1(\result[3]_i_25_n_0 ),
        .I2(store_data[0]),
        .I3(\result[2]_i_7_n_0 ),
        .I4(\result[31]_i_11_n_0 ),
        .O(\result[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[2]_i_7 
       (.I0(\result[8]_i_13_n_0 ),
        .I1(\result[0]_i_28_n_0 ),
        .I2(store_data[1]),
        .I3(\result[6]_i_8_n_0 ),
        .I4(store_data[2]),
        .I5(\result[2]_i_8_n_0 ),
        .O(\result[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[2]_i_8 
       (.I0(\write_output[26]_i_1_n_0 ),
        .I1(\write_output[10]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[18]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[2]_i_1_n_0 ),
        .O(\result[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h444F44444F4F4F4F)) 
    \result[30]_i_1 
       (.I0(\result[31]_i_5_n_0 ),
        .I1(load_data[30]),
        .I2(\result[30]_i_2_n_0 ),
        .I3(\result[30]_i_3_n_0 ),
        .I4(\result[30]_i_4_n_0 ),
        .I5(\result[31]_i_9_n_0 ),
        .O(\result[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000057F7FFFFFFFF)) 
    \result[30]_i_2 
       (.I0(\result[15]_i_3_n_0 ),
        .I1(data6[30]),
        .I2(\result[31]_i_11_n_0 ),
        .I3(data7[30]),
        .I4(\result[31]_i_9_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\result[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00088802AAAAAAAA)) 
    \result[30]_i_3 
       (.I0(\result[31]_i_13_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(\result_reg[31]_i_14_n_5 ),
        .O(\result[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABABF)) 
    \result[30]_i_4 
       (.I0(\result[31]_i_15_n_0 ),
        .I1(\result[30]_i_5_n_0 ),
        .I2(store_data[0]),
        .I3(\result[30]_i_6_n_0 ),
        .I4(\result[31]_i_17_n_0 ),
        .I5(\result[31]_i_18_n_0 ),
        .O(\result[30]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \result[30]_i_5 
       (.I0(store_data[1]),
        .I1(store_data[3]),
        .I2(store_data[4]),
        .I3(\write_output[31]_i_2_n_0 ),
        .I4(store_data[2]),
        .O(\result[30]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \result[30]_i_6 
       (.I0(store_data[1]),
        .I1(store_data[3]),
        .I2(store_data[4]),
        .I3(\write_output[30]_i_1_n_0 ),
        .I4(store_data[2]),
        .O(\result[30]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAE0EE)) 
    \result[31]_i_1 
       (.I0(\result[31]_i_3_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\result[31]_i_4_n_0 ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .O(\result[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAEFB)) 
    \result[31]_i_11 
       (.I0(opcode_2[2]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .O(\result[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F3F2FAAF3)) 
    \result[31]_i_13 
       (.I0(opcode_2[4]),
        .I1(literal_2[12]),
        .I2(opcode_2[0]),
        .I3(opcode_2[3]),
        .I4(opcode_2[1]),
        .I5(opcode_2[2]),
        .O(\result[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h764D554776495547)) 
    \result[31]_i_15 
       (.I0(opcode_2[4]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(literal_2[12]),
        .O(\result[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABFB)) 
    \result[31]_i_16 
       (.I0(store_data[2]),
        .I1(register_a[31]),
        .I2(operand_a1),
        .I3(result[31]),
        .I4(store_data[4]),
        .I5(store_data[3]),
        .O(\result[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h02A1)) 
    \result[31]_i_17 
       (.I0(opcode_2[0]),
        .I1(opcode_2[3]),
        .I2(opcode_2[1]),
        .I3(opcode_2[2]),
        .O(\result[31]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF65)) 
    \result[31]_i_18 
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .I2(opcode_2[3]),
        .I3(opcode_2[2]),
        .I4(\result[31]_i_31_n_0 ),
        .O(\result[31]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[31]_i_19 
       (.I0(register_a[31]),
        .I1(operand_a1),
        .I2(register_b[31]),
        .I3(operand_b1),
        .I4(result[31]),
        .O(\result[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h444F44444F4F4F4F)) 
    \result[31]_i_2 
       (.I0(\result[31]_i_5_n_0 ),
        .I1(load_data[31]),
        .I2(\result[31]_i_6_n_0 ),
        .I3(\result[31]_i_7_n_0 ),
        .I4(\result[31]_i_8_n_0 ),
        .I5(\result[31]_i_9_n_0 ),
        .O(\result[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[31]_i_20 
       (.I0(register_a[30]),
        .I1(operand_a1),
        .I2(register_b[30]),
        .I3(operand_b1),
        .I4(result[30]),
        .O(\result[31]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[31]_i_21 
       (.I0(register_a[29]),
        .I1(operand_a1),
        .I2(register_b[29]),
        .I3(operand_b1),
        .I4(result[29]),
        .O(\result[31]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[31]_i_22 
       (.I0(register_a[28]),
        .I1(operand_a1),
        .I2(register_b[28]),
        .I3(operand_b1),
        .I4(result[28]),
        .O(\result[31]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[31]_i_23 
       (.I0(result[31]),
        .I1(operand_b1),
        .I2(register_b[31]),
        .I3(operand_a1),
        .I4(register_a[31]),
        .O(\result[31]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[31]_i_24 
       (.I0(result[30]),
        .I1(operand_b1),
        .I2(register_b[30]),
        .I3(operand_a1),
        .I4(register_a[30]),
        .O(\result[31]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[31]_i_25 
       (.I0(result[29]),
        .I1(operand_b1),
        .I2(register_b[29]),
        .I3(operand_a1),
        .I4(register_a[29]),
        .O(\result[31]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[31]_i_26 
       (.I0(result[28]),
        .I1(operand_b1),
        .I2(register_b[28]),
        .I3(operand_a1),
        .I4(register_a[28]),
        .O(\result[31]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[31]_i_27 
       (.I0(result[31]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[31]),
        .O(\result[31]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[31]_i_28 
       (.I0(result[30]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[30]),
        .O(\result[31]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[31]_i_29 
       (.I0(result[29]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[29]),
        .O(\result[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h1100170000001300)) 
    \result[31]_i_3 
       (.I0(opcode_2[4]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(\address_z_3[3]_i_1_n_0 ),
        .I4(opcode_2[1]),
        .I5(opcode_2[0]),
        .O(\result[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \result[31]_i_30 
       (.I0(result[28]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[28]),
        .O(\result[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[31]_i_31 
       (.I0(\result[31]_i_32_n_0 ),
        .I1(\result[31]_i_33_n_0 ),
        .I2(\result[31]_i_34_n_0 ),
        .I3(\result[31]_i_35_n_0 ),
        .I4(\result[31]_i_36_n_0 ),
        .I5(\result[31]_i_37_n_0 ),
        .O(\result[31]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFCFAFA)) 
    \result[31]_i_32 
       (.I0(register_b[28]),
        .I1(result[28]),
        .I2(store_data[30]),
        .I3(result[29]),
        .I4(operand_b1),
        .I5(register_b[29]),
        .O(\result[31]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[31]_i_33 
       (.I0(store_data[5]),
        .I1(store_data[19]),
        .I2(store_data[8]),
        .I3(store_data[9]),
        .I4(store_data[6]),
        .I5(store_data[7]),
        .O(\result[31]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[31]_i_34 
       (.I0(store_data[11]),
        .I1(store_data[10]),
        .I2(store_data[14]),
        .I3(store_data[15]),
        .I4(store_data[12]),
        .I5(store_data[13]),
        .O(\result[31]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \result[31]_i_35 
       (.I0(store_data[26]),
        .I1(result[25]),
        .I2(operand_b1),
        .I3(register_b[25]),
        .I4(store_data[20]),
        .I5(store_data[27]),
        .O(\result[31]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \result[31]_i_36 
       (.I0(register_b[31]),
        .I1(result[31]),
        .I2(register_b[24]),
        .I3(operand_b1),
        .I4(result[24]),
        .O(\result[31]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \result[31]_i_37 
       (.I0(store_data[22]),
        .I1(store_data[21]),
        .I2(store_data[17]),
        .I3(store_data[18]),
        .I4(store_data[23]),
        .I5(store_data[16]),
        .O(\result[31]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \result[31]_i_4 
       (.I0(INPUT_ETH_RX_STB),
        .I1(INPUT_ETH_RX_ACK),
        .I2(\s_input_eth_in_ack[0]_i_2_n_0 ),
        .O(\result[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \result[31]_i_5 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[2] ),
        .O(\result[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000057F7FFFFFFFF)) 
    \result[31]_i_6 
       (.I0(\result[15]_i_3_n_0 ),
        .I1(data6[31]),
        .I2(\result[31]_i_11_n_0 ),
        .I3(data7[31]),
        .I4(\result[31]_i_9_n_0 ),
        .I5(\state_reg_n_0_[0] ),
        .O(\result[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00088802AAAAAAAA)) 
    \result[31]_i_7 
       (.I0(\result[31]_i_13_n_0 ),
        .I1(opcode_2[0]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(\result_reg[31]_i_14_n_4 ),
        .O(\result[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \result[31]_i_8 
       (.I0(\result[31]_i_15_n_0 ),
        .I1(store_data[0]),
        .I2(\result[31]_i_16_n_0 ),
        .I3(store_data[1]),
        .I4(\result[31]_i_17_n_0 ),
        .I5(\result[31]_i_18_n_0 ),
        .O(\result[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h45555555)) 
    \result[31]_i_9 
       (.I0(opcode_2[4]),
        .I1(opcode_2[2]),
        .I2(opcode_2[1]),
        .I3(opcode_2[0]),
        .I4(opcode_2[3]),
        .O(\result[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040000)) 
    \result[3]_i_1 
       (.I0(\result[3]_i_2_n_0 ),
        .I1(\result[15]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[3]_i_3_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[3]_i_4_n_0 ),
        .O(\result[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_10 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\result[3]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[3]_i_11 
       (.I0(result[3]),
        .I1(operand_b1),
        .I2(register_b[3]),
        .I3(operand_a1),
        .I4(register_a[3]),
        .O(\result[3]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9A95)) 
    \result[3]_i_12 
       (.I0(store_data[2]),
        .I1(result[2]),
        .I2(operand_a1),
        .I3(register_a[2]),
        .O(\result[3]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9A95)) 
    \result[3]_i_13 
       (.I0(store_data[1]),
        .I1(result[1]),
        .I2(operand_a1),
        .I3(register_a[1]),
        .O(\result[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \result[3]_i_14 
       (.I0(store_data[0]),
        .I1(\write_output[0]_i_1_n_0 ),
        .O(\result[3]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_15 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\result[3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[3]_i_16 
       (.I0(register_a[3]),
        .I1(operand_a1),
        .I2(register_b[3]),
        .I3(operand_b1),
        .I4(result[3]),
        .O(\result[3]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[3]_i_17 
       (.I0(register_a[2]),
        .I1(operand_a1),
        .I2(result[2]),
        .I3(store_data[2]),
        .O(\result[3]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[3]_i_18 
       (.I0(register_a[1]),
        .I1(operand_a1),
        .I2(result[1]),
        .I3(store_data[1]),
        .O(\result[3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_19 
       (.I0(\write_output[0]_i_1_n_0 ),
        .I1(store_data[0]),
        .O(\result[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4454554577575575)) 
    \result[3]_i_2 
       (.I0(data7[3]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(data6[3]),
        .O(\result[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \result[3]_i_20 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\result[3]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[3]_i_21 
       (.I0(register_a[3]),
        .I1(operand_a1),
        .I2(result[3]),
        .I3(address_b_2[3]),
        .O(\result[3]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[3]_i_22 
       (.I0(register_a[2]),
        .I1(operand_a1),
        .I2(result[2]),
        .I3(address_b_2[2]),
        .O(\result[3]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[3]_i_23 
       (.I0(register_a[1]),
        .I1(operand_a1),
        .I2(result[1]),
        .I3(address_b_2[1]),
        .O(\result[3]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \result[3]_i_24 
       (.I0(\write_output[0]_i_1_n_0 ),
        .I1(literal_2[0]),
        .O(\result[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[3]_i_25 
       (.I0(\result[9]_i_8_n_0 ),
        .I1(\result[0]_i_31_n_0 ),
        .I2(store_data[1]),
        .I3(\result[0]_i_29_n_0 ),
        .I4(store_data[2]),
        .I5(\result[0]_i_30_n_0 ),
        .O(\result[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \result[3]_i_3 
       (.I0(\result_reg[3]_i_7_n_4 ),
        .I1(address_b_2[3]),
        .I2(\result[15]_i_3_n_0 ),
        .I3(\result[3]_i_8_n_0 ),
        .I4(\result[31]_i_17_n_0 ),
        .I5(\result[3]_i_9_n_0 ),
        .O(\result[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[3]_i_4 
       (.I0(load_data[3]),
        .I1(\state_reg_n_0_[1] ),
        .I2(RX[3]),
        .I3(\state_reg_n_0_[2] ),
        .O(\result[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[3]_i_8 
       (.I0(result[3]),
        .I1(operand_a1),
        .I2(register_a[3]),
        .I3(\result[31]_i_11_n_0 ),
        .I4(data2[3]),
        .O(\result[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \result[3]_i_9 
       (.I0(\result[31]_i_31_n_0 ),
        .I1(\result[4]_i_8_n_0 ),
        .I2(store_data[0]),
        .I3(\result[3]_i_25_n_0 ),
        .I4(\result[31]_i_11_n_0 ),
        .O(\result[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040000)) 
    \result[4]_i_1 
       (.I0(\result[4]_i_2_n_0 ),
        .I1(\result[15]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[4]_i_3_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[4]_i_4_n_0 ),
        .O(\result[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4454554577575575)) 
    \result[4]_i_2 
       (.I0(data7[4]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(data6[4]),
        .O(\result[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \result[4]_i_3 
       (.I0(\result_reg[7]_i_7_n_7 ),
        .I1(literal_2[4]),
        .I2(\result[15]_i_3_n_0 ),
        .I3(\result[4]_i_5_n_0 ),
        .I4(\result[31]_i_17_n_0 ),
        .I5(\result[4]_i_6_n_0 ),
        .O(\result[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[4]_i_4 
       (.I0(load_data[4]),
        .I1(\state_reg_n_0_[1] ),
        .I2(RX[4]),
        .I3(\state_reg_n_0_[2] ),
        .O(\result[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[4]_i_5 
       (.I0(result[4]),
        .I1(operand_a1),
        .I2(register_a[4]),
        .I3(\result[31]_i_11_n_0 ),
        .I4(data2[4]),
        .O(\result[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \result[4]_i_6 
       (.I0(\result[31]_i_31_n_0 ),
        .I1(\result[5]_i_7_n_0 ),
        .I2(store_data[0]),
        .I3(\result[4]_i_8_n_0 ),
        .I4(\result[31]_i_11_n_0 ),
        .O(\result[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[4]_i_8 
       (.I0(\result[10]_i_8_n_0 ),
        .I1(\result[6]_i_8_n_0 ),
        .I2(store_data[1]),
        .I3(\result[8]_i_13_n_0 ),
        .I4(store_data[2]),
        .I5(\result[0]_i_28_n_0 ),
        .O(\result[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040000)) 
    \result[5]_i_1 
       (.I0(\result[5]_i_2_n_0 ),
        .I1(\result[15]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[5]_i_3_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[5]_i_4_n_0 ),
        .O(\result[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4454554577575575)) 
    \result[5]_i_2 
       (.I0(data7[5]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(data6[5]),
        .O(\result[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \result[5]_i_3 
       (.I0(\result_reg[7]_i_7_n_6 ),
        .I1(literal_2[5]),
        .I2(\result[15]_i_3_n_0 ),
        .I3(\result[5]_i_5_n_0 ),
        .I4(\result[31]_i_17_n_0 ),
        .I5(\result[5]_i_6_n_0 ),
        .O(\result[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[5]_i_4 
       (.I0(load_data[5]),
        .I1(\state_reg_n_0_[1] ),
        .I2(RX[5]),
        .I3(\state_reg_n_0_[2] ),
        .O(\result[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[5]_i_5 
       (.I0(result[5]),
        .I1(operand_a1),
        .I2(register_a[5]),
        .I3(\result[31]_i_11_n_0 ),
        .I4(data2[5]),
        .O(\result[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \result[5]_i_6 
       (.I0(\result[31]_i_31_n_0 ),
        .I1(\result[6]_i_7_n_0 ),
        .I2(store_data[0]),
        .I3(\result[5]_i_7_n_0 ),
        .I4(\result[31]_i_11_n_0 ),
        .O(\result[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[5]_i_7 
       (.I0(\result[11]_i_23_n_0 ),
        .I1(\result[0]_i_29_n_0 ),
        .I2(store_data[1]),
        .I3(\result[9]_i_8_n_0 ),
        .I4(store_data[2]),
        .I5(\result[0]_i_31_n_0 ),
        .O(\result[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040000)) 
    \result[6]_i_1 
       (.I0(\result[6]_i_2_n_0 ),
        .I1(\result[15]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[6]_i_3_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[6]_i_4_n_0 ),
        .O(\result[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4454554577575575)) 
    \result[6]_i_2 
       (.I0(data7[6]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(data6[6]),
        .O(\result[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \result[6]_i_3 
       (.I0(\result_reg[7]_i_7_n_5 ),
        .I1(literal_2[6]),
        .I2(\result[15]_i_3_n_0 ),
        .I3(\result[6]_i_5_n_0 ),
        .I4(\result[31]_i_17_n_0 ),
        .I5(\result[6]_i_6_n_0 ),
        .O(\result[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[6]_i_4 
       (.I0(load_data[6]),
        .I1(\state_reg_n_0_[1] ),
        .I2(RX[6]),
        .I3(\state_reg_n_0_[2] ),
        .O(\result[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[6]_i_5 
       (.I0(result[6]),
        .I1(operand_a1),
        .I2(register_a[6]),
        .I3(\result[31]_i_11_n_0 ),
        .I4(data2[6]),
        .O(\result[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \result[6]_i_6 
       (.I0(\result[31]_i_31_n_0 ),
        .I1(\result[7]_i_22_n_0 ),
        .I2(store_data[0]),
        .I3(\result[6]_i_7_n_0 ),
        .I4(\result[31]_i_11_n_0 ),
        .O(\result[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[6]_i_7 
       (.I0(\result[12]_i_13_n_0 ),
        .I1(\result[8]_i_13_n_0 ),
        .I2(store_data[1]),
        .I3(\result[10]_i_8_n_0 ),
        .I4(store_data[2]),
        .I5(\result[6]_i_8_n_0 ),
        .O(\result[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[6]_i_8 
       (.I0(\write_output[30]_i_1_n_0 ),
        .I1(\write_output[14]_i_1_n_0 ),
        .I2(store_data[3]),
        .I3(\write_output[22]_i_1_n_0 ),
        .I4(store_data[4]),
        .I5(\write_output[6]_i_1_n_0 ),
        .O(\result[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040000)) 
    \result[7]_i_1 
       (.I0(\result[7]_i_2_n_0 ),
        .I1(\result[15]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[7]_i_3_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[7]_i_4_n_0 ),
        .O(\result[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[7]_i_10 
       (.I0(result[7]),
        .I1(operand_b1),
        .I2(register_b[7]),
        .I3(operand_a1),
        .I4(register_a[7]),
        .O(\result[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[7]_i_11 
       (.I0(result[6]),
        .I1(operand_b1),
        .I2(register_b[6]),
        .I3(operand_a1),
        .I4(register_a[6]),
        .O(\result[7]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[7]_i_12 
       (.I0(result[5]),
        .I1(operand_b1),
        .I2(register_b[5]),
        .I3(operand_a1),
        .I4(register_a[5]),
        .O(\result[7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEDB8ED47)) 
    \result[7]_i_13 
       (.I0(result[4]),
        .I1(operand_b1),
        .I2(register_b[4]),
        .I3(operand_a1),
        .I4(register_a[4]),
        .O(\result[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[7]_i_14 
       (.I0(register_a[7]),
        .I1(operand_a1),
        .I2(register_b[7]),
        .I3(operand_b1),
        .I4(result[7]),
        .O(\result[7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[7]_i_15 
       (.I0(register_a[6]),
        .I1(operand_a1),
        .I2(register_b[6]),
        .I3(operand_b1),
        .I4(result[6]),
        .O(\result[7]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[7]_i_16 
       (.I0(register_a[5]),
        .I1(operand_a1),
        .I2(register_b[5]),
        .I3(operand_b1),
        .I4(result[5]),
        .O(\result[7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h111E22D2)) 
    \result[7]_i_17 
       (.I0(register_a[4]),
        .I1(operand_a1),
        .I2(register_b[4]),
        .I3(operand_b1),
        .I4(result[4]),
        .O(\result[7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[7]_i_18 
       (.I0(register_a[7]),
        .I1(operand_a1),
        .I2(result[7]),
        .I3(literal_2[7]),
        .O(\result[7]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[7]_i_19 
       (.I0(register_a[6]),
        .I1(operand_a1),
        .I2(result[6]),
        .I3(literal_2[6]),
        .O(\result[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h4454554577575575)) 
    \result[7]_i_2 
       (.I0(data7[7]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(data6[7]),
        .O(\result[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[7]_i_20 
       (.I0(register_a[5]),
        .I1(operand_a1),
        .I2(result[5]),
        .I3(literal_2[5]),
        .O(\result[7]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \result[7]_i_21 
       (.I0(register_a[4]),
        .I1(operand_a1),
        .I2(result[4]),
        .I3(literal_2[4]),
        .O(\result[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[7]_i_22 
       (.I0(\result[13]_i_8_n_0 ),
        .I1(\result[9]_i_8_n_0 ),
        .I2(store_data[1]),
        .I3(\result[11]_i_23_n_0 ),
        .I4(store_data[2]),
        .I5(\result[0]_i_29_n_0 ),
        .O(\result[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \result[7]_i_3 
       (.I0(\result_reg[7]_i_7_n_4 ),
        .I1(literal_2[7]),
        .I2(\result[15]_i_3_n_0 ),
        .I3(\result[7]_i_8_n_0 ),
        .I4(\result[31]_i_17_n_0 ),
        .I5(\result[7]_i_9_n_0 ),
        .O(\result[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[7]_i_4 
       (.I0(load_data[7]),
        .I1(\state_reg_n_0_[1] ),
        .I2(RX[7]),
        .I3(\state_reg_n_0_[2] ),
        .O(\result[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[7]_i_8 
       (.I0(result[7]),
        .I1(operand_a1),
        .I2(register_a[7]),
        .I3(\result[31]_i_11_n_0 ),
        .I4(data2[7]),
        .O(\result[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \result[7]_i_9 
       (.I0(\result[31]_i_31_n_0 ),
        .I1(\result[8]_i_8_n_0 ),
        .I2(store_data[0]),
        .I3(\result[7]_i_22_n_0 ),
        .I4(\result[31]_i_11_n_0 ),
        .O(\result[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040000)) 
    \result[8]_i_1 
       (.I0(\result[8]_i_2_n_0 ),
        .I1(\result[15]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[8]_i_3_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[8]_i_4_n_0 ),
        .O(\result[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[8]_i_13 
       (.I0(\write_output[16]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[24]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[8]_i_1_n_0 ),
        .O(\result[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h4454554577575575)) 
    \result[8]_i_2 
       (.I0(data7[8]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(data6[8]),
        .O(\result[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \result[8]_i_3 
       (.I0(\result_reg[11]_i_7_n_7 ),
        .I1(literal_2[8]),
        .I2(\result[15]_i_3_n_0 ),
        .I3(\result[8]_i_5_n_0 ),
        .I4(\result[31]_i_17_n_0 ),
        .I5(\result[8]_i_6_n_0 ),
        .O(\result[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[8]_i_4 
       (.I0(load_data[8]),
        .I1(\state_reg_n_0_[1] ),
        .I2(RX[8]),
        .I3(\state_reg_n_0_[2] ),
        .O(\result[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[8]_i_5 
       (.I0(result[8]),
        .I1(operand_a1),
        .I2(register_a[8]),
        .I3(\result[31]_i_11_n_0 ),
        .I4(data2[8]),
        .O(\result[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \result[8]_i_6 
       (.I0(\result[31]_i_31_n_0 ),
        .I1(\result[9]_i_7_n_0 ),
        .I2(store_data[0]),
        .I3(\result[8]_i_8_n_0 ),
        .I4(\result[31]_i_11_n_0 ),
        .O(\result[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[8]_i_8 
       (.I0(\result[14]_i_8_n_0 ),
        .I1(\result[10]_i_8_n_0 ),
        .I2(store_data[1]),
        .I3(\result[12]_i_13_n_0 ),
        .I4(store_data[2]),
        .I5(\result[8]_i_13_n_0 ),
        .O(\result[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4040000)) 
    \result[9]_i_1 
       (.I0(\result[9]_i_2_n_0 ),
        .I1(\result[15]_i_3_n_0 ),
        .I2(\result[31]_i_9_n_0 ),
        .I3(\result[9]_i_3_n_0 ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\result[9]_i_4_n_0 ),
        .O(\result[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4454554577575575)) 
    \result[9]_i_2 
       (.I0(data7[9]),
        .I1(opcode_2[2]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[0]),
        .I5(data6[9]),
        .O(\result[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \result[9]_i_3 
       (.I0(\result_reg[11]_i_7_n_6 ),
        .I1(literal_2[9]),
        .I2(\result[15]_i_3_n_0 ),
        .I3(\result[9]_i_5_n_0 ),
        .I4(\result[31]_i_17_n_0 ),
        .I5(\result[9]_i_6_n_0 ),
        .O(\result[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \result[9]_i_4 
       (.I0(load_data[9]),
        .I1(\state_reg_n_0_[1] ),
        .I2(RX[9]),
        .I3(\state_reg_n_0_[2] ),
        .O(\result[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \result[9]_i_5 
       (.I0(result[9]),
        .I1(operand_a1),
        .I2(register_a[9]),
        .I3(\result[31]_i_11_n_0 ),
        .I4(data2[9]),
        .O(\result[9]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \result[9]_i_6 
       (.I0(\result[31]_i_31_n_0 ),
        .I1(\result[10]_i_7_n_0 ),
        .I2(store_data[0]),
        .I3(\result[9]_i_7_n_0 ),
        .I4(\result[31]_i_11_n_0 ),
        .O(\result[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \result[9]_i_7 
       (.I0(\result[15]_i_24_n_0 ),
        .I1(\result[11]_i_23_n_0 ),
        .I2(store_data[1]),
        .I3(\result[13]_i_8_n_0 ),
        .I4(store_data[2]),
        .I5(\result[9]_i_8_n_0 ),
        .O(\result[9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \result[9]_i_8 
       (.I0(\write_output[17]_i_1_n_0 ),
        .I1(store_data[3]),
        .I2(\write_output[25]_i_1_n_0 ),
        .I3(store_data[4]),
        .I4(\write_output[9]_i_1_n_0 ),
        .O(\result[9]_i_8_n_0 ));
  FDRE \result_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[0]_i_1_n_0 ),
        .Q(result[0]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[0]_i_10 
       (.CI(\result_reg[0]_i_17_n_0 ),
        .CO({data5,\NLW_result_reg[0]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_18_n_0 ,\result[0]_i_19_n_0 ,\result[0]_i_20_n_0 ,\result[0]_i_21_n_0 }),
        .O(\NLW_result_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_22_n_0 ,\result[0]_i_23_n_0 ,\result[0]_i_24_n_0 ,\result[0]_i_25_n_0 }));
  CARRY4 \result_reg[0]_i_13 
       (.CI(\result_reg[0]_i_33_n_0 ),
        .CO({\result_reg[0]_i_13_n_0 ,\NLW_result_reg[0]_i_13_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_result_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_34_n_0 ,\result[0]_i_35_n_0 ,\result[0]_i_36_n_0 ,\result[0]_i_37_n_0 }));
  CARRY4 \result_reg[0]_i_17 
       (.CI(\result_reg[0]_i_41_n_0 ),
        .CO({\result_reg[0]_i_17_n_0 ,\NLW_result_reg[0]_i_17_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_42_n_0 ,\result[0]_i_43_n_0 ,\result[0]_i_44_n_0 ,\result[0]_i_45_n_0 }),
        .O(\NLW_result_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_46_n_0 ,\result[0]_i_47_n_0 ,\result[0]_i_48_n_0 ,\result[0]_i_49_n_0 }));
  CARRY4 \result_reg[0]_i_33 
       (.CI(1'b0),
        .CO({\result_reg[0]_i_33_n_0 ,\NLW_result_reg[0]_i_33_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_result_reg[0]_i_33_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_56_n_0 ,\result[0]_i_57_n_0 ,\result[0]_i_58_n_0 ,\result[0]_i_59_n_0 }));
  CARRY4 \result_reg[0]_i_41 
       (.CI(\result_reg[0]_i_66_n_0 ),
        .CO({\result_reg[0]_i_41_n_0 ,\NLW_result_reg[0]_i_41_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_67_n_0 ,\result[0]_i_68_n_0 ,\result[0]_i_69_n_0 ,\result[0]_i_70_n_0 }),
        .O(\NLW_result_reg[0]_i_41_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_71_n_0 ,\result[0]_i_72_n_0 ,\result[0]_i_73_n_0 ,\result[0]_i_74_n_0 }));
  CARRY4 \result_reg[0]_i_66 
       (.CI(1'b0),
        .CO({\result_reg[0]_i_66_n_0 ,\NLW_result_reg[0]_i_66_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\result[0]_i_87_n_0 ,\result[0]_i_88_n_0 ,\result[0]_i_89_n_0 ,\result[0]_i_90_n_0 }),
        .O(\NLW_result_reg[0]_i_66_O_UNCONNECTED [3:0]),
        .S({\result[0]_i_91_n_0 ,\result[0]_i_92_n_0 ,\result[0]_i_93_n_0 ,\result[0]_i_94_n_0 }));
  CARRY4 \result_reg[0]_i_9 
       (.CI(\result_reg[0]_i_13_n_0 ),
        .CO({\NLW_result_reg[0]_i_9_CO_UNCONNECTED [3],data8,\NLW_result_reg[0]_i_9_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_result_reg[0]_i_9_O_UNCONNECTED [3:0]),
        .S({1'b0,\result[0]_i_14_n_0 ,\result[0]_i_15_n_0 ,\result[0]_i_16_n_0 }));
  FDRE \result_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[10]_i_1_n_0 ),
        .Q(result[10]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[11]_i_1_n_0 ),
        .Q(result[11]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[11]_i_5 
       (.CI(\result_reg[7]_i_5_n_0 ),
        .CO({\result_reg[11]_i_5_n_0 ,\NLW_result_reg[11]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 }),
        .O(data7[11:8]),
        .S({\result[11]_i_10_n_0 ,\result[11]_i_11_n_0 ,\result[11]_i_12_n_0 ,\result[11]_i_13_n_0 }));
  CARRY4 \result_reg[11]_i_6 
       (.CI(\result_reg[7]_i_6_n_0 ),
        .CO({\result_reg[11]_i_6_n_0 ,\NLW_result_reg[11]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 }),
        .O(data6[11:8]),
        .S({\result[11]_i_14_n_0 ,\result[11]_i_15_n_0 ,\result[11]_i_16_n_0 ,\result[11]_i_17_n_0 }));
  CARRY4 \result_reg[11]_i_7 
       (.CI(\result_reg[7]_i_7_n_0 ),
        .CO({\result_reg[11]_i_7_n_0 ,\NLW_result_reg[11]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[11]_i_1_n_0 ,\write_output[10]_i_1_n_0 ,\write_output[9]_i_1_n_0 ,\write_output[8]_i_1_n_0 }),
        .O({\result_reg[11]_i_7_n_4 ,\result_reg[11]_i_7_n_5 ,\result_reg[11]_i_7_n_6 ,\result_reg[11]_i_7_n_7 }),
        .S({\result[11]_i_18_n_0 ,\result[11]_i_19_n_0 ,\result[11]_i_20_n_0 ,\result[11]_i_21_n_0 }));
  FDRE \result_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[12]_i_1_n_0 ),
        .Q(result[12]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[12]_i_7 
       (.CI(\result_reg[8]_i_7_n_0 ),
        .CO({\result_reg[12]_i_7_n_0 ,\NLW_result_reg[12]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data2[12:9]),
        .S(program_counter_2[12:9]));
  FDRE \result_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[13]_i_1_n_0 ),
        .Q(result[13]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[14]_i_1_n_0 ),
        .Q(result[14]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[15]_i_1_n_0 ),
        .Q(result[15]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[15]_i_6 
       (.CI(\result_reg[11]_i_5_n_0 ),
        .CO({\result_reg[15]_i_6_n_0 ,\NLW_result_reg[15]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[15]_i_1_n_0 ,\write_output[14]_i_1_n_0 ,\write_output[13]_i_1_n_0 ,\write_output[12]_i_1_n_0 }),
        .O(data7[15:12]),
        .S({\result[15]_i_11_n_0 ,\result[15]_i_12_n_0 ,\result[15]_i_13_n_0 ,\result[15]_i_14_n_0 }));
  CARRY4 \result_reg[15]_i_7 
       (.CI(\result_reg[11]_i_6_n_0 ),
        .CO({\result_reg[15]_i_7_n_0 ,\NLW_result_reg[15]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[15]_i_1_n_0 ,\write_output[14]_i_1_n_0 ,\write_output[13]_i_1_n_0 ,\write_output[12]_i_1_n_0 }),
        .O(data6[15:12]),
        .S({\result[15]_i_15_n_0 ,\result[15]_i_16_n_0 ,\result[15]_i_17_n_0 ,\result[15]_i_18_n_0 }));
  CARRY4 \result_reg[15]_i_8 
       (.CI(\result_reg[11]_i_7_n_0 ),
        .CO({\result_reg[15]_i_8_n_0 ,\NLW_result_reg[15]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[15]_i_1_n_0 ,\write_output[14]_i_1_n_0 ,\write_output[13]_i_1_n_0 ,\write_output[12]_i_1_n_0 }),
        .O({\result_reg[15]_i_8_n_4 ,\result_reg[15]_i_8_n_5 ,\result_reg[15]_i_8_n_6 ,\result_reg[15]_i_8_n_7 }),
        .S({\result[15]_i_19_n_0 ,\result[15]_i_20_n_0 ,\result[15]_i_21_n_0 ,\result[15]_i_22_n_0 }));
  FDRE \result_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[16]_i_1_n_0 ),
        .Q(result[16]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[16]_i_6 
       (.CI(\result_reg[12]_i_7_n_0 ),
        .CO({data2[16],\NLW_result_reg[16]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_result_reg[16]_i_6_O_UNCONNECTED [3],data2[15:13]}),
        .S({1'b1,program_counter_2[15:13]}));
  FDRE \result_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[17]_i_1_n_0 ),
        .Q(result[17]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[18]_i_1_n_0 ),
        .Q(result[18]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[19]_i_1_n_0 ),
        .Q(result[19]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[19]_i_10 
       (.CI(\result_reg[15]_i_8_n_0 ),
        .CO({\result_reg[19]_i_10_n_0 ,\NLW_result_reg[19]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[19]_i_10_n_4 ,\result_reg[19]_i_10_n_5 ,\result_reg[19]_i_10_n_6 ,\result_reg[19]_i_10_n_7 }),
        .S({\result[19]_i_20_n_0 ,\result[19]_i_21_n_0 ,\result[19]_i_22_n_0 ,\result[19]_i_23_n_0 }));
  CARRY4 \result_reg[19]_i_6 
       (.CI(\result_reg[15]_i_7_n_0 ),
        .CO({\result_reg[19]_i_6_n_0 ,\NLW_result_reg[19]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[19]_i_1_n_0 ,\write_output[18]_i_1_n_0 ,\write_output[17]_i_1_n_0 ,\write_output[16]_i_1_n_0 }),
        .O(data6[19:16]),
        .S({\result[19]_i_11_n_0 ,\result[19]_i_12_n_0 ,\result[19]_i_13_n_0 ,\result[19]_i_14_n_0 }));
  CARRY4 \result_reg[19]_i_7 
       (.CI(\result_reg[15]_i_6_n_0 ),
        .CO({\result_reg[19]_i_7_n_0 ,\NLW_result_reg[19]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[19]_i_1_n_0 ,\write_output[18]_i_1_n_0 ,\write_output[17]_i_1_n_0 ,\write_output[16]_i_1_n_0 }),
        .O(data7[19:16]),
        .S({\result[19]_i_15_n_0 ,\result[19]_i_16_n_0 ,\result[19]_i_17_n_0 ,\result[19]_i_18_n_0 }));
  FDRE \result_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[1]_i_1_n_0 ),
        .Q(result[1]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[20]_i_1_n_0 ),
        .Q(result[20]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[21]_i_1_n_0 ),
        .Q(result[21]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[22]_i_1_n_0 ),
        .Q(result[22]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[23]_i_1_n_0 ),
        .Q(result[23]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[23]_i_10 
       (.CI(\result_reg[19]_i_10_n_0 ),
        .CO({\result_reg[23]_i_10_n_0 ,\NLW_result_reg[23]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[23]_i_10_n_4 ,\result_reg[23]_i_10_n_5 ,\result_reg[23]_i_10_n_6 ,\result_reg[23]_i_10_n_7 }),
        .S({\result[23]_i_20_n_0 ,\result[23]_i_21_n_0 ,\result[23]_i_22_n_0 ,\result[23]_i_23_n_0 }));
  CARRY4 \result_reg[23]_i_6 
       (.CI(\result_reg[19]_i_7_n_0 ),
        .CO({\result_reg[23]_i_6_n_0 ,\NLW_result_reg[23]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[23]_i_1_n_0 ,\write_output[22]_i_1_n_0 ,\write_output[21]_i_1_n_0 ,\write_output[20]_i_1_n_0 }),
        .O(data7[23:20]),
        .S({\result[23]_i_11_n_0 ,\result[23]_i_12_n_0 ,\result[23]_i_13_n_0 ,\result[23]_i_14_n_0 }));
  CARRY4 \result_reg[23]_i_7 
       (.CI(\result_reg[19]_i_6_n_0 ),
        .CO({\result_reg[23]_i_7_n_0 ,\NLW_result_reg[23]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[23]_i_1_n_0 ,\write_output[22]_i_1_n_0 ,\write_output[21]_i_1_n_0 ,\write_output[20]_i_1_n_0 }),
        .O(data6[23:20]),
        .S({\result[23]_i_15_n_0 ,\result[23]_i_16_n_0 ,\result[23]_i_17_n_0 ,\result[23]_i_18_n_0 }));
  FDRE \result_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[24]_i_1_n_0 ),
        .Q(result[24]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[25]_i_1_n_0 ),
        .Q(result[25]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[26]_i_1_n_0 ),
        .Q(result[26]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[27]_i_1_n_0 ),
        .Q(result[27]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[27]_i_11 
       (.CI(\result_reg[23]_i_10_n_0 ),
        .CO({\result_reg[27]_i_11_n_0 ,\NLW_result_reg[27]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[27]_i_11_n_4 ,\result_reg[27]_i_11_n_5 ,\result_reg[27]_i_11_n_6 ,\result_reg[27]_i_11_n_7 }),
        .S({\result[27]_i_21_n_0 ,\result[27]_i_22_n_0 ,\result[27]_i_23_n_0 ,\result[27]_i_24_n_0 }));
  CARRY4 \result_reg[27]_i_6 
       (.CI(\result_reg[23]_i_7_n_0 ),
        .CO({\result_reg[27]_i_6_n_0 ,\NLW_result_reg[27]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[27]_i_1_n_0 ,\write_output[26]_i_1_n_0 ,\write_output[25]_i_1_n_0 ,\write_output[24]_i_1_n_0 }),
        .O(data6[27:24]),
        .S({\result[27]_i_12_n_0 ,\result[27]_i_13_n_0 ,\result[27]_i_14_n_0 ,\result[27]_i_15_n_0 }));
  CARRY4 \result_reg[27]_i_7 
       (.CI(\result_reg[23]_i_6_n_0 ),
        .CO({\result_reg[27]_i_7_n_0 ,\NLW_result_reg[27]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[27]_i_1_n_0 ,\write_output[26]_i_1_n_0 ,\write_output[25]_i_1_n_0 ,\write_output[24]_i_1_n_0 }),
        .O(data7[27:24]),
        .S({\result[27]_i_16_n_0 ,\result[27]_i_17_n_0 ,\result[27]_i_18_n_0 ,\result[27]_i_19_n_0 }));
  FDRE \result_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[28]_i_1_n_0 ),
        .Q(result[28]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[29]_i_1_n_0 ),
        .Q(result[29]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[2]_i_1_n_0 ),
        .Q(result[2]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[30]_i_1_n_0 ),
        .Q(result[30]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[31]_i_2_n_0 ),
        .Q(result[31]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[31]_i_10 
       (.CI(\result_reg[27]_i_6_n_0 ),
        .CO(\NLW_result_reg[31]_i_10_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\write_output[30]_i_1_n_0 ,\write_output[29]_i_1_n_0 ,\write_output[28]_i_1_n_0 }),
        .O(data6[31:28]),
        .S({\result[31]_i_19_n_0 ,\result[31]_i_20_n_0 ,\result[31]_i_21_n_0 ,\result[31]_i_22_n_0 }));
  CARRY4 \result_reg[31]_i_12 
       (.CI(\result_reg[27]_i_7_n_0 ),
        .CO(\NLW_result_reg[31]_i_12_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\write_output[30]_i_1_n_0 ,\write_output[29]_i_1_n_0 ,\write_output[28]_i_1_n_0 }),
        .O(data7[31:28]),
        .S({\result[31]_i_23_n_0 ,\result[31]_i_24_n_0 ,\result[31]_i_25_n_0 ,\result[31]_i_26_n_0 }));
  CARRY4 \result_reg[31]_i_14 
       (.CI(\result_reg[27]_i_11_n_0 ),
        .CO(\NLW_result_reg[31]_i_14_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\result_reg[31]_i_14_n_4 ,\result_reg[31]_i_14_n_5 ,\result_reg[31]_i_14_n_6 ,\result_reg[31]_i_14_n_7 }),
        .S({\result[31]_i_27_n_0 ,\result[31]_i_28_n_0 ,\result[31]_i_29_n_0 ,\result[31]_i_30_n_0 }));
  FDRE \result_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[3]_i_1_n_0 ),
        .Q(result[3]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[3]_i_5 
       (.CI(1'b0),
        .CO({\result_reg[3]_i_5_n_0 ,\NLW_result_reg[3]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\write_output[3]_i_1_n_0 ,\write_output[2]_i_1_n_0 ,\write_output[1]_i_1_n_0 ,\result[3]_i_10_n_0 }),
        .O(data7[3:0]),
        .S({\result[3]_i_11_n_0 ,\result[3]_i_12_n_0 ,\result[3]_i_13_n_0 ,\result[3]_i_14_n_0 }));
  CARRY4 \result_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\result_reg[3]_i_6_n_0 ,\NLW_result_reg[3]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[3]_i_1_n_0 ,\write_output[2]_i_1_n_0 ,\write_output[1]_i_1_n_0 ,\result[3]_i_15_n_0 }),
        .O(data6[3:0]),
        .S({\result[3]_i_16_n_0 ,\result[3]_i_17_n_0 ,\result[3]_i_18_n_0 ,\result[3]_i_19_n_0 }));
  CARRY4 \result_reg[3]_i_7 
       (.CI(1'b0),
        .CO({\result_reg[3]_i_7_n_0 ,\NLW_result_reg[3]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[3]_i_1_n_0 ,\write_output[2]_i_1_n_0 ,\write_output[1]_i_1_n_0 ,\result[3]_i_20_n_0 }),
        .O({\result_reg[3]_i_7_n_4 ,\result_reg[3]_i_7_n_5 ,\result_reg[3]_i_7_n_6 ,\result_reg[3]_i_7_n_7 }),
        .S({\result[3]_i_21_n_0 ,\result[3]_i_22_n_0 ,\result[3]_i_23_n_0 ,\result[3]_i_24_n_0 }));
  FDRE \result_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[4]_i_1_n_0 ),
        .Q(result[4]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[4]_i_7 
       (.CI(1'b0),
        .CO({\result_reg[4]_i_7_n_0 ,\NLW_result_reg[4]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(program_counter_2[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data2[4:1]),
        .S(program_counter_2[4:1]));
  FDRE \result_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[5]_i_1_n_0 ),
        .Q(result[5]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[6]_i_1_n_0 ),
        .Q(result[6]),
        .R(INTERNAL_RST_reg));
  FDRE \result_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[7]_i_1_n_0 ),
        .Q(result[7]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[7]_i_5 
       (.CI(\result_reg[3]_i_5_n_0 ),
        .CO({\result_reg[7]_i_5_n_0 ,\NLW_result_reg[7]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\write_output[4]_i_1_n_0 }),
        .O(data7[7:4]),
        .S({\result[7]_i_10_n_0 ,\result[7]_i_11_n_0 ,\result[7]_i_12_n_0 ,\result[7]_i_13_n_0 }));
  CARRY4 \result_reg[7]_i_6 
       (.CI(\result_reg[3]_i_6_n_0 ),
        .CO({\result_reg[7]_i_6_n_0 ,\NLW_result_reg[7]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\write_output[4]_i_1_n_0 }),
        .O(data6[7:4]),
        .S({\result[7]_i_14_n_0 ,\result[7]_i_15_n_0 ,\result[7]_i_16_n_0 ,\result[7]_i_17_n_0 }));
  CARRY4 \result_reg[7]_i_7 
       (.CI(\result_reg[3]_i_7_n_0 ),
        .CO({\result_reg[7]_i_7_n_0 ,\NLW_result_reg[7]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\write_output[7]_i_1_n_0 ,\write_output[6]_i_1_n_0 ,\write_output[5]_i_1_n_0 ,\write_output[4]_i_1_n_0 }),
        .O({\result_reg[7]_i_7_n_4 ,\result_reg[7]_i_7_n_5 ,\result_reg[7]_i_7_n_6 ,\result_reg[7]_i_7_n_7 }),
        .S({\result[7]_i_18_n_0 ,\result[7]_i_19_n_0 ,\result[7]_i_20_n_0 ,\result[7]_i_21_n_0 }));
  FDRE \result_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[8]_i_1_n_0 ),
        .Q(result[8]),
        .R(INTERNAL_RST_reg));
  CARRY4 \result_reg[8]_i_7 
       (.CI(\result_reg[4]_i_7_n_0 ),
        .CO({\result_reg[8]_i_7_n_0 ,\NLW_result_reg[8]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data2[8:5]),
        .S(program_counter_2[8:5]));
  FDRE \result_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\result[31]_i_1_n_0 ),
        .D(\result[9]_i_1_n_0 ),
        .Q(result[9]),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFDFFFFF00300000)) 
    \s_input_eth_in_ack[0]_i_1 
       (.I0(INPUT_ETH_RX_STB),
        .I1(\s_input_eth_in_ack[0]_i_2_n_0 ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(INPUT_ETH_RX_ACK),
        .O(\s_input_eth_in_ack[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_input_eth_in_ack[0]_i_2 
       (.I0(\s_input_eth_in_ack[0]_i_3_n_0 ),
        .I1(\s_input_eth_in_ack[0]_i_4_n_0 ),
        .I2(\s_input_eth_in_ack[0]_i_5_n_0 ),
        .I3(\s_input_eth_in_ack[0]_i_6_n_0 ),
        .I4(\s_input_eth_in_ack[0]_i_7_n_0 ),
        .I5(\s_input_eth_in_ack[0]_i_8_n_0 ),
        .O(\s_input_eth_in_ack[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_input_eth_in_ack[0]_i_3 
       (.I0(read_input[18]),
        .I1(read_input[17]),
        .I2(read_input[4]),
        .I3(read_input[8]),
        .I4(read_input[9]),
        .I5(read_input[12]),
        .O(\s_input_eth_in_ack[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \s_input_eth_in_ack[0]_i_4 
       (.I0(read_input[0]),
        .I1(read_input[29]),
        .O(\s_input_eth_in_ack[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_input_eth_in_ack[0]_i_5 
       (.I0(read_input[11]),
        .I1(read_input[10]),
        .I2(read_input[14]),
        .I3(read_input[20]),
        .I4(read_input[7]),
        .I5(read_input[19]),
        .O(\s_input_eth_in_ack[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_input_eth_in_ack[0]_i_6 
       (.I0(read_input[31]),
        .I1(read_input[6]),
        .I2(read_input[26]),
        .I3(read_input[30]),
        .I4(read_input[13]),
        .I5(read_input[15]),
        .O(\s_input_eth_in_ack[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \s_input_eth_in_ack[0]_i_7 
       (.I0(read_input[1]),
        .I1(read_input[24]),
        .I2(read_input[2]),
        .I3(read_input[23]),
        .I4(read_input[3]),
        .I5(read_input[28]),
        .O(\s_input_eth_in_ack[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \s_input_eth_in_ack[0]_i_8 
       (.I0(read_input[27]),
        .I1(read_input[21]),
        .I2(read_input[16]),
        .I3(read_input[22]),
        .I4(read_input[5]),
        .I5(read_input[25]),
        .O(\s_input_eth_in_ack[0]_i_8_n_0 ));
  FDRE \s_input_eth_in_ack_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\s_input_eth_in_ack[0]_i_1_n_0 ),
        .Q(INPUT_ETH_RX_ACK),
        .R(INTERNAL_RST_reg));
  LUT2 #(
    .INIT(4'h1)) 
    \s_output_audio_out[7]_i_1 
       (.I0(write_output[0]),
        .I1(\s_output_audio_out[7]_i_2_n_0 ),
        .O(\s_output_audio_out[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \s_output_audio_out[7]_i_2 
       (.I0(\s_output_audio_out[7]_i_3_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg_n_0_[1] ),
        .I3(\state_reg_n_0_[0] ),
        .O(\s_output_audio_out[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \s_output_audio_out[7]_i_3 
       (.I0(\s_output_audio_out[7]_i_4_n_0 ),
        .I1(\s_output_audio_out[7]_i_5_n_0 ),
        .I2(\s_output_audio_out[7]_i_6_n_0 ),
        .I3(write_output[10]),
        .I4(\s_output_audio_out[7]_i_7_n_0 ),
        .I5(\s_output_audio_out[7]_i_8_n_0 ),
        .O(\s_output_audio_out[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_output_audio_out[7]_i_4 
       (.I0(write_output[20]),
        .I1(write_output[13]),
        .I2(write_output[31]),
        .I3(write_output[3]),
        .I4(write_output[16]),
        .I5(write_output[14]),
        .O(\s_output_audio_out[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_output_audio_out[7]_i_5 
       (.I0(write_output[28]),
        .I1(write_output[7]),
        .I2(write_output[2]),
        .I3(write_output[21]),
        .I4(write_output[25]),
        .I5(write_output[30]),
        .O(\s_output_audio_out[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_output_audio_out[7]_i_6 
       (.I0(write_output[24]),
        .I1(write_output[6]),
        .I2(write_output[26]),
        .I3(write_output[22]),
        .I4(write_output[12]),
        .I5(write_output[18]),
        .O(\s_output_audio_out[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_output_audio_out[7]_i_7 
       (.I0(write_output[15]),
        .I1(write_output[8]),
        .I2(write_output[27]),
        .I3(write_output[19]),
        .I4(write_output[9]),
        .I5(write_output[1]),
        .O(\s_output_audio_out[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \s_output_audio_out[7]_i_8 
       (.I0(write_output[29]),
        .I1(write_output[17]),
        .I2(write_output[11]),
        .I3(write_output[23]),
        .I4(write_output[4]),
        .I5(write_output[5]),
        .O(\s_output_audio_out[7]_i_8_n_0 ));
  FDRE \s_output_audio_out_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_audio_out[7]_i_1_n_0 ),
        .D(write_value[0]),
        .Q(output_audio_out[0]),
        .R(1'b0));
  FDRE \s_output_audio_out_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_audio_out[7]_i_1_n_0 ),
        .D(write_value[1]),
        .Q(output_audio_out[1]),
        .R(1'b0));
  FDRE \s_output_audio_out_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_audio_out[7]_i_1_n_0 ),
        .D(write_value[2]),
        .Q(output_audio_out[2]),
        .R(1'b0));
  FDRE \s_output_audio_out_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_audio_out[7]_i_1_n_0 ),
        .D(write_value[3]),
        .Q(output_audio_out[3]),
        .R(1'b0));
  FDRE \s_output_audio_out_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_audio_out[7]_i_1_n_0 ),
        .D(write_value[4]),
        .Q(output_audio_out[4]),
        .R(1'b0));
  FDRE \s_output_audio_out_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_audio_out[7]_i_1_n_0 ),
        .D(write_value[5]),
        .Q(output_audio_out[5]),
        .R(1'b0));
  FDRE \s_output_audio_out_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_audio_out[7]_i_1_n_0 ),
        .D(write_value[6]),
        .Q(output_audio_out[6]),
        .R(1'b0));
  FDRE \s_output_audio_out_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_audio_out[7]_i_1_n_0 ),
        .D(write_value[7]),
        .Q(output_audio_out[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEF01)) 
    \s_output_audio_out_stb[0]_i_1 
       (.I0(write_output[0]),
        .I1(\s_output_audio_out[7]_i_2_n_0 ),
        .I2(\s_output_audio_out_stb_reg[0]_0 ),
        .I3(JC_IBUF),
        .O(\s_output_audio_out_stb[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \s_output_audio_out_stb[0]_i_2 
       (.I0(JC_IBUF),
        .I1(S_DATA_IN_ACK_reg),
        .O(\s_output_audio_out_stb_reg[0]_0 ));
  FDRE \s_output_audio_out_stb_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\s_output_audio_out_stb[0]_i_1_n_0 ),
        .Q(JC_IBUF),
        .R(INTERNAL_RST_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \s_output_eth_out[15]_i_1 
       (.I0(write_output[0]),
        .I1(\s_output_audio_out[7]_i_2_n_0 ),
        .O(\s_output_eth_out[15]_i_1_n_0 ));
  FDRE \s_output_eth_out_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_eth_out[15]_i_1_n_0 ),
        .D(write_value[0]),
        .Q(output_eth_out[0]),
        .R(1'b0));
  FDRE \s_output_eth_out_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_eth_out[15]_i_1_n_0 ),
        .D(write_value[10]),
        .Q(output_eth_out[10]),
        .R(1'b0));
  FDRE \s_output_eth_out_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_eth_out[15]_i_1_n_0 ),
        .D(write_value[11]),
        .Q(output_eth_out[11]),
        .R(1'b0));
  FDRE \s_output_eth_out_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_eth_out[15]_i_1_n_0 ),
        .D(write_value[12]),
        .Q(output_eth_out[12]),
        .R(1'b0));
  FDRE \s_output_eth_out_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_eth_out[15]_i_1_n_0 ),
        .D(write_value[13]),
        .Q(output_eth_out[13]),
        .R(1'b0));
  FDRE \s_output_eth_out_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_eth_out[15]_i_1_n_0 ),
        .D(write_value[14]),
        .Q(output_eth_out[14]),
        .R(1'b0));
  FDRE \s_output_eth_out_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_eth_out[15]_i_1_n_0 ),
        .D(write_value[15]),
        .Q(output_eth_out[15]),
        .R(1'b0));
  FDRE \s_output_eth_out_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_eth_out[15]_i_1_n_0 ),
        .D(write_value[1]),
        .Q(output_eth_out[1]),
        .R(1'b0));
  FDRE \s_output_eth_out_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_eth_out[15]_i_1_n_0 ),
        .D(write_value[2]),
        .Q(output_eth_out[2]),
        .R(1'b0));
  FDRE \s_output_eth_out_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_eth_out[15]_i_1_n_0 ),
        .D(write_value[3]),
        .Q(output_eth_out[3]),
        .R(1'b0));
  FDRE \s_output_eth_out_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_eth_out[15]_i_1_n_0 ),
        .D(write_value[4]),
        .Q(output_eth_out[4]),
        .R(1'b0));
  FDRE \s_output_eth_out_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_eth_out[15]_i_1_n_0 ),
        .D(write_value[5]),
        .Q(output_eth_out[5]),
        .R(1'b0));
  FDRE \s_output_eth_out_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_eth_out[15]_i_1_n_0 ),
        .D(write_value[6]),
        .Q(output_eth_out[6]),
        .R(1'b0));
  FDRE \s_output_eth_out_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_eth_out[15]_i_1_n_0 ),
        .D(write_value[7]),
        .Q(output_eth_out[7]),
        .R(1'b0));
  FDRE \s_output_eth_out_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_eth_out[15]_i_1_n_0 ),
        .D(write_value[8]),
        .Q(output_eth_out[8]),
        .R(1'b0));
  FDRE \s_output_eth_out_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\s_output_eth_out[15]_i_1_n_0 ),
        .D(write_value[9]),
        .Q(output_eth_out[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDF22)) 
    \s_output_eth_out_stb[0]_i_1 
       (.I0(write_output[0]),
        .I1(\s_output_audio_out[7]_i_2_n_0 ),
        .I2(OUTPUT_ETH_TX_ACK),
        .I3(OUTPUT_ETH_TX_STB),
        .O(\s_output_eth_out_stb[0]_i_1_n_0 ));
  FDRE \s_output_eth_out_stb_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\s_output_eth_out_stb[0]_i_1_n_0 ),
        .Q(OUTPUT_ETH_TX_STB),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'hFFFF5F5FF0F0DF53)) 
    \state[0]_i_1 
       (.I0(\state[0]_i_2_n_0 ),
        .I1(\state[2]_i_3_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state[2]_i_4_n_0 ),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFF7FF57FF7F)) 
    \state[0]_i_2 
       (.I0(\state_reg_n_0_[1] ),
        .I1(opcode_2[1]),
        .I2(opcode_2[3]),
        .I3(opcode_2[4]),
        .I4(opcode_2[2]),
        .I5(opcode_2[0]),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAFFFFF00EFF3)) 
    \state[1]_i_1 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(\state[2]_i_3_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state[2]_i_4_n_0 ),
        .O(\state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00900000)) 
    \state[1]_i_2 
       (.I0(opcode_2[0]),
        .I1(opcode_2[1]),
        .I2(opcode_2[3]),
        .I3(opcode_2[4]),
        .I4(opcode_2[2]),
        .O(\state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000A000FFFF2000)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(\state[2]_i_3_n_0 ),
        .I2(\state_reg_n_0_[0] ),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state[2]_i_4_n_0 ),
        .O(\state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h23100000)) 
    \state[2]_i_2 
       (.I0(opcode_2[0]),
        .I1(opcode_2[4]),
        .I2(opcode_2[3]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .O(\state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0030C7FF)) 
    \state[2]_i_3 
       (.I0(\program_counter_rep[9]_i_8_n_0 ),
        .I1(opcode_2[3]),
        .I2(opcode_2[0]),
        .I3(opcode_2[1]),
        .I4(opcode_2[2]),
        .I5(\state[2]_i_5_n_0 ),
        .O(\state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4444444400404444)) 
    \state[2]_i_4 
       (.I0(\timer[31]_i_3_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(\result[31]_i_4_n_0 ),
        .I3(\state_reg_n_0_[0] ),
        .I4(\state_reg_n_0_[1] ),
        .I5(\state[2]_i_6_n_0 ),
        .O(\state[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \state[2]_i_5 
       (.I0(opcode_2[4]),
        .I1(\state_reg_n_0_[1] ),
        .O(\state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h80AA000080000000)) 
    \state[2]_i_6 
       (.I0(\s_output_audio_out[7]_i_3_n_0 ),
        .I1(OUTPUT_ETH_TX_STB),
        .I2(OUTPUT_ETH_TX_ACK),
        .I3(write_output[0]),
        .I4(\state_reg_n_0_[0] ),
        .I5(\s_output_audio_out_stb_reg[0]_0 ),
        .O(\state[2]_i_6_n_0 ));
  FDSE \state_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .S(INTERNAL_RST_reg));
  FDRE \state_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(\state_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \state_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\state[2]_i_1_n_0 ),
        .Q(\state_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  LUT3 #(
    .INIT(8'h3A)) 
    \timer[0]_i_1 
       (.I0(\write_output[0]_i_1_n_0 ),
        .I1(timer[0]),
        .I2(\state_reg_n_0_[2] ),
        .O(\timer[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[10]_i_1 
       (.I0(timer0[10]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[10]),
        .I3(operand_a1),
        .I4(register_a[10]),
        .O(\timer[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[11]_i_1 
       (.I0(timer0[11]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[11]),
        .I3(operand_a1),
        .I4(register_a[11]),
        .O(\timer[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[12]_i_1 
       (.I0(timer0[12]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[12]),
        .I3(operand_a1),
        .I4(register_a[12]),
        .O(\timer[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[12]_i_3 
       (.I0(timer[12]),
        .O(\timer[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[12]_i_4 
       (.I0(timer[11]),
        .O(\timer[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[12]_i_5 
       (.I0(timer[10]),
        .O(\timer[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[12]_i_6 
       (.I0(timer[9]),
        .O(\timer[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[13]_i_1 
       (.I0(timer0[13]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[13]),
        .I3(operand_a1),
        .I4(register_a[13]),
        .O(\timer[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[14]_i_1 
       (.I0(timer0[14]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[14]),
        .I3(operand_a1),
        .I4(register_a[14]),
        .O(\timer[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[15]_i_1 
       (.I0(timer0[15]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[15]),
        .I3(operand_a1),
        .I4(register_a[15]),
        .O(\timer[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[16]_i_1 
       (.I0(timer0[16]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[16]),
        .I3(operand_a1),
        .I4(register_a[16]),
        .O(\timer[16]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[16]_i_3 
       (.I0(timer[16]),
        .O(\timer[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[16]_i_4 
       (.I0(timer[15]),
        .O(\timer[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[16]_i_5 
       (.I0(timer[14]),
        .O(\timer[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[16]_i_6 
       (.I0(timer[13]),
        .O(\timer[16]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[17]_i_1 
       (.I0(timer0[17]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[17]),
        .I3(operand_a1),
        .I4(register_a[17]),
        .O(\timer[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[18]_i_1 
       (.I0(timer0[18]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[18]),
        .I3(operand_a1),
        .I4(register_a[18]),
        .O(\timer[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[19]_i_1 
       (.I0(timer0[19]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[19]),
        .I3(operand_a1),
        .I4(register_a[19]),
        .O(\timer[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[1]_i_1 
       (.I0(timer0[1]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[1]),
        .I3(operand_a1),
        .I4(register_a[1]),
        .O(\timer[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[20]_i_1 
       (.I0(timer0[20]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[20]),
        .I3(operand_a1),
        .I4(register_a[20]),
        .O(\timer[20]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[20]_i_3 
       (.I0(timer[20]),
        .O(\timer[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[20]_i_4 
       (.I0(timer[19]),
        .O(\timer[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[20]_i_5 
       (.I0(timer[18]),
        .O(\timer[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[20]_i_6 
       (.I0(timer[17]),
        .O(\timer[20]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[21]_i_1 
       (.I0(timer0[21]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[21]),
        .I3(operand_a1),
        .I4(register_a[21]),
        .O(\timer[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[22]_i_1 
       (.I0(timer0[22]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[22]),
        .I3(operand_a1),
        .I4(register_a[22]),
        .O(\timer[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[23]_i_1 
       (.I0(timer0[23]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[23]),
        .I3(operand_a1),
        .I4(register_a[23]),
        .O(\timer[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[24]_i_1 
       (.I0(timer0[24]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[24]),
        .I3(operand_a1),
        .I4(register_a[24]),
        .O(\timer[24]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[24]_i_3 
       (.I0(timer[24]),
        .O(\timer[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[24]_i_4 
       (.I0(timer[23]),
        .O(\timer[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[24]_i_5 
       (.I0(timer[22]),
        .O(\timer[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[24]_i_6 
       (.I0(timer[21]),
        .O(\timer[24]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[25]_i_1 
       (.I0(timer0[25]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[25]),
        .I3(operand_a1),
        .I4(register_a[25]),
        .O(\timer[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[26]_i_1 
       (.I0(timer0[26]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[26]),
        .I3(operand_a1),
        .I4(register_a[26]),
        .O(\timer[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[27]_i_1 
       (.I0(timer0[27]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[27]),
        .I3(operand_a1),
        .I4(register_a[27]),
        .O(\timer[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[28]_i_1 
       (.I0(timer0[28]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[28]),
        .I3(operand_a1),
        .I4(register_a[28]),
        .O(\timer[28]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[28]_i_3 
       (.I0(timer[28]),
        .O(\timer[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[28]_i_4 
       (.I0(timer[27]),
        .O(\timer[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[28]_i_5 
       (.I0(timer[26]),
        .O(\timer[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[28]_i_6 
       (.I0(timer[25]),
        .O(\timer[28]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[29]_i_1 
       (.I0(timer0[29]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[29]),
        .I3(operand_a1),
        .I4(register_a[29]),
        .O(\timer[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[2]_i_1 
       (.I0(timer0[2]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[2]),
        .I3(operand_a1),
        .I4(register_a[2]),
        .O(\timer[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[30]_i_1 
       (.I0(timer0[30]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[30]),
        .I3(operand_a1),
        .I4(register_a[30]),
        .O(\timer[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888B888888)) 
    \timer[31]_i_1 
       (.I0(\timer[31]_i_3_n_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(opcode_2[3]),
        .I3(\state_reg_n_0_[1] ),
        .I4(\state_reg_n_0_[0] ),
        .I5(\timer[31]_i_4_n_0 ),
        .O(\timer[31]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[31]_i_10 
       (.I0(timer[29]),
        .O(\timer[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \timer[31]_i_11 
       (.I0(timer[16]),
        .I1(timer[17]),
        .I2(timer[7]),
        .I3(timer[6]),
        .I4(timer[5]),
        .I5(timer[4]),
        .O(\timer[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \timer[31]_i_12 
       (.I0(timer[20]),
        .I1(timer[21]),
        .I2(timer[19]),
        .I3(timer[18]),
        .I4(timer[23]),
        .I5(timer[22]),
        .O(\timer[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \timer[31]_i_13 
       (.I0(timer[8]),
        .I1(timer[9]),
        .I2(timer[15]),
        .I3(timer[14]),
        .I4(timer[13]),
        .I5(timer[12]),
        .O(\timer[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \timer[31]_i_14 
       (.I0(timer[0]),
        .I1(timer[1]),
        .I2(timer[11]),
        .I3(timer[10]),
        .I4(timer[3]),
        .I5(timer[2]),
        .O(\timer[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[31]_i_2 
       (.I0(timer0[31]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[31]),
        .I3(operand_a1),
        .I4(register_a[31]),
        .O(\timer[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4444440444444444)) 
    \timer[31]_i_3 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[0] ),
        .I2(\timer[31]_i_6_n_0 ),
        .I3(timer[25]),
        .I4(timer[26]),
        .I5(\timer[31]_i_7_n_0 ),
        .O(\timer[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \timer[31]_i_4 
       (.I0(opcode_2[4]),
        .I1(opcode_2[0]),
        .I2(opcode_2[2]),
        .I3(opcode_2[1]),
        .O(\timer[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \timer[31]_i_6 
       (.I0(\timer[31]_i_11_n_0 ),
        .I1(\timer[31]_i_12_n_0 ),
        .I2(\timer[31]_i_13_n_0 ),
        .I3(\timer[31]_i_14_n_0 ),
        .O(\timer[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \timer[31]_i_7 
       (.I0(timer[24]),
        .I1(timer[27]),
        .I2(timer[30]),
        .I3(timer[31]),
        .I4(timer[29]),
        .I5(timer[28]),
        .O(\timer[31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[31]_i_8 
       (.I0(timer[31]),
        .O(\timer[31]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[31]_i_9 
       (.I0(timer[30]),
        .O(\timer[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[3]_i_1 
       (.I0(timer0[3]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[3]),
        .I3(operand_a1),
        .I4(register_a[3]),
        .O(\timer[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[4]_i_1 
       (.I0(timer0[4]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[4]),
        .I3(operand_a1),
        .I4(register_a[4]),
        .O(\timer[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[4]_i_3 
       (.I0(timer[4]),
        .O(\timer[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[4]_i_4 
       (.I0(timer[3]),
        .O(\timer[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[4]_i_5 
       (.I0(timer[2]),
        .O(\timer[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[4]_i_6 
       (.I0(timer[1]),
        .O(\timer[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[5]_i_1 
       (.I0(timer0[5]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[5]),
        .I3(operand_a1),
        .I4(register_a[5]),
        .O(\timer[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[6]_i_1 
       (.I0(timer0[6]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[6]),
        .I3(operand_a1),
        .I4(register_a[6]),
        .O(\timer[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[7]_i_1 
       (.I0(timer0[7]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[7]),
        .I3(operand_a1),
        .I4(register_a[7]),
        .O(\timer[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[8]_i_1 
       (.I0(timer0[8]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[8]),
        .I3(operand_a1),
        .I4(register_a[8]),
        .O(\timer[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[8]_i_3 
       (.I0(timer[8]),
        .O(\timer[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[8]_i_4 
       (.I0(timer[7]),
        .O(\timer[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[8]_i_5 
       (.I0(timer[6]),
        .O(\timer[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[8]_i_6 
       (.I0(timer[5]),
        .O(\timer[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \timer[9]_i_1 
       (.I0(timer0[9]),
        .I1(\state_reg_n_0_[2] ),
        .I2(result[9]),
        .I3(operand_a1),
        .I4(register_a[9]),
        .O(\timer[9]_i_1_n_0 ));
  FDRE \timer_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[0]_i_1_n_0 ),
        .Q(timer[0]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[10]_i_1_n_0 ),
        .Q(timer[10]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[11]_i_1_n_0 ),
        .Q(timer[11]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[12]_i_1_n_0 ),
        .Q(timer[12]),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_reg[12]_i_2 
       (.CI(\timer_reg[8]_i_2_n_0 ),
        .CO({\timer_reg[12]_i_2_n_0 ,\NLW_timer_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(timer[12:9]),
        .O(timer0[12:9]),
        .S({\timer[12]_i_3_n_0 ,\timer[12]_i_4_n_0 ,\timer[12]_i_5_n_0 ,\timer[12]_i_6_n_0 }));
  FDRE \timer_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[13]_i_1_n_0 ),
        .Q(timer[13]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[14]_i_1_n_0 ),
        .Q(timer[14]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[15]_i_1_n_0 ),
        .Q(timer[15]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[16]_i_1_n_0 ),
        .Q(timer[16]),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_reg[16]_i_2 
       (.CI(\timer_reg[12]_i_2_n_0 ),
        .CO({\timer_reg[16]_i_2_n_0 ,\NLW_timer_reg[16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(timer[16:13]),
        .O(timer0[16:13]),
        .S({\timer[16]_i_3_n_0 ,\timer[16]_i_4_n_0 ,\timer[16]_i_5_n_0 ,\timer[16]_i_6_n_0 }));
  FDRE \timer_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[17]_i_1_n_0 ),
        .Q(timer[17]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[18]_i_1_n_0 ),
        .Q(timer[18]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[19]_i_1_n_0 ),
        .Q(timer[19]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[1]_i_1_n_0 ),
        .Q(timer[1]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[20]_i_1_n_0 ),
        .Q(timer[20]),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_reg[20]_i_2 
       (.CI(\timer_reg[16]_i_2_n_0 ),
        .CO({\timer_reg[20]_i_2_n_0 ,\NLW_timer_reg[20]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(timer[20:17]),
        .O(timer0[20:17]),
        .S({\timer[20]_i_3_n_0 ,\timer[20]_i_4_n_0 ,\timer[20]_i_5_n_0 ,\timer[20]_i_6_n_0 }));
  FDRE \timer_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[21]_i_1_n_0 ),
        .Q(timer[21]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[22]_i_1_n_0 ),
        .Q(timer[22]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[23]_i_1_n_0 ),
        .Q(timer[23]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[24]_i_1_n_0 ),
        .Q(timer[24]),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_reg[24]_i_2 
       (.CI(\timer_reg[20]_i_2_n_0 ),
        .CO({\timer_reg[24]_i_2_n_0 ,\NLW_timer_reg[24]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(timer[24:21]),
        .O(timer0[24:21]),
        .S({\timer[24]_i_3_n_0 ,\timer[24]_i_4_n_0 ,\timer[24]_i_5_n_0 ,\timer[24]_i_6_n_0 }));
  FDRE \timer_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[25]_i_1_n_0 ),
        .Q(timer[25]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[26]_i_1_n_0 ),
        .Q(timer[26]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[27]_i_1_n_0 ),
        .Q(timer[27]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[28]_i_1_n_0 ),
        .Q(timer[28]),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_reg[28]_i_2 
       (.CI(\timer_reg[24]_i_2_n_0 ),
        .CO({\timer_reg[28]_i_2_n_0 ,\NLW_timer_reg[28]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(timer[28:25]),
        .O(timer0[28:25]),
        .S({\timer[28]_i_3_n_0 ,\timer[28]_i_4_n_0 ,\timer[28]_i_5_n_0 ,\timer[28]_i_6_n_0 }));
  FDRE \timer_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[29]_i_1_n_0 ),
        .Q(timer[29]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[2]_i_1_n_0 ),
        .Q(timer[2]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[30]_i_1_n_0 ),
        .Q(timer[30]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[31]_i_2_n_0 ),
        .Q(timer[31]),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_reg[31]_i_5 
       (.CI(\timer_reg[28]_i_2_n_0 ),
        .CO(\NLW_timer_reg[31]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,timer[30:29]}),
        .O({\NLW_timer_reg[31]_i_5_O_UNCONNECTED [3],timer0[31:29]}),
        .S({1'b0,\timer[31]_i_8_n_0 ,\timer[31]_i_9_n_0 ,\timer[31]_i_10_n_0 }));
  FDRE \timer_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[3]_i_1_n_0 ),
        .Q(timer[3]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[4]_i_1_n_0 ),
        .Q(timer[4]),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\timer_reg[4]_i_2_n_0 ,\NLW_timer_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(timer[0]),
        .DI(timer[4:1]),
        .O(timer0[4:1]),
        .S({\timer[4]_i_3_n_0 ,\timer[4]_i_4_n_0 ,\timer[4]_i_5_n_0 ,\timer[4]_i_6_n_0 }));
  FDRE \timer_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[5]_i_1_n_0 ),
        .Q(timer[5]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[6]_i_1_n_0 ),
        .Q(timer[6]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[7]_i_1_n_0 ),
        .Q(timer[7]),
        .R(INTERNAL_RST_reg));
  FDRE \timer_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[8]_i_1_n_0 ),
        .Q(timer[8]),
        .R(INTERNAL_RST_reg));
  CARRY4 \timer_reg[8]_i_2 
       (.CI(\timer_reg[4]_i_2_n_0 ),
        .CO({\timer_reg[8]_i_2_n_0 ,\NLW_timer_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(timer[8:5]),
        .O(timer0[8:5]),
        .S({\timer[8]_i_3_n_0 ,\timer[8]_i_4_n_0 ,\timer[8]_i_5_n_0 ,\timer[8]_i_6_n_0 }));
  FDRE \timer_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\timer[31]_i_1_n_0 ),
        .D(\timer[9]_i_1_n_0 ),
        .Q(timer[9]),
        .R(INTERNAL_RST_reg));
  FDRE write_enable_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\result[31]_i_1_n_0 ),
        .Q(write_enable_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_output[0]_i_1 
       (.I0(result[0]),
        .I1(operand_a1),
        .I2(register_a[0]),
        .O(\write_output[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    \write_output[0]_i_2 
       (.I0(write_enable_reg_n_0),
        .I1(\write_output[31]_i_5_n_0 ),
        .I2(address_a_2[0]),
        .I3(address_z_3[0]),
        .I4(address_a_2[3]),
        .I5(address_z_3[3]),
        .O(operand_a1));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[10]_i_1 
       (.I0(result[10]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[10]),
        .O(\write_output[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[11]_i_1 
       (.I0(result[11]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[11]),
        .O(\write_output[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[12]_i_1 
       (.I0(result[12]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[12]),
        .O(\write_output[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[13]_i_1 
       (.I0(result[13]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[13]),
        .O(\write_output[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[14]_i_1 
       (.I0(result[14]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[14]),
        .O(\write_output[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[15]_i_1 
       (.I0(result[15]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[15]),
        .O(\write_output[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[16]_i_1 
       (.I0(result[16]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[16]),
        .O(\write_output[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[17]_i_1 
       (.I0(result[17]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[17]),
        .O(\write_output[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[18]_i_1 
       (.I0(result[18]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[18]),
        .O(\write_output[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[19]_i_1 
       (.I0(result[19]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[19]),
        .O(\write_output[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[1]_i_1 
       (.I0(result[1]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[1]),
        .O(\write_output[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[20]_i_1 
       (.I0(result[20]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[20]),
        .O(\write_output[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[21]_i_1 
       (.I0(result[21]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[21]),
        .O(\write_output[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[22]_i_1 
       (.I0(result[22]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[22]),
        .O(\write_output[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[23]_i_1 
       (.I0(result[23]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[23]),
        .O(\write_output[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[24]_i_1 
       (.I0(result[24]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[24]),
        .O(\write_output[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[25]_i_1 
       (.I0(result[25]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[25]),
        .O(\write_output[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[26]_i_1 
       (.I0(result[26]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[26]),
        .O(\write_output[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[27]_i_1 
       (.I0(result[27]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[27]),
        .O(\write_output[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[28]_i_1 
       (.I0(result[28]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[28]),
        .O(\write_output[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[29]_i_1 
       (.I0(result[29]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[29]),
        .O(\write_output[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[2]_i_1 
       (.I0(result[2]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[2]),
        .O(\write_output[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[30]_i_1 
       (.I0(result[30]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[30]),
        .O(\write_output[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \write_output[31]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(opcode_2[4]),
        .I2(\write_output[31]_i_3_n_0 ),
        .I3(opcode_2[3]),
        .I4(opcode_2[1]),
        .I5(\write_output[31]_i_4_n_0 ),
        .O(out0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[31]_i_2 
       (.I0(result[31]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[31]),
        .O(\write_output[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \write_output[31]_i_3 
       (.I0(\state_reg_n_0_[1] ),
        .I1(\state_reg_n_0_[0] ),
        .O(\write_output[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \write_output[31]_i_4 
       (.I0(opcode_2[2]),
        .I1(opcode_2[0]),
        .O(\write_output[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \write_output[31]_i_5 
       (.I0(address_a_2[2]),
        .I1(address_z_3[2]),
        .I2(address_a_2[1]),
        .I3(address_z_3[1]),
        .O(\write_output[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \write_output[31]_i_6 
       (.I0(address_a_2[0]),
        .I1(address_z_3[0]),
        .I2(address_a_2[3]),
        .I3(address_z_3[3]),
        .O(\write_output[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[3]_i_1 
       (.I0(result[3]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[3]),
        .O(\write_output[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[4]_i_1 
       (.I0(result[4]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[4]),
        .O(\write_output[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[5]_i_1 
       (.I0(result[5]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[5]),
        .O(\write_output[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[6]_i_1 
       (.I0(result[6]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[6]),
        .O(\write_output[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[7]_i_1 
       (.I0(result[7]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[7]),
        .O(\write_output[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[8]_i_1 
       (.I0(result[8]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[8]),
        .O(\write_output[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_output[9]_i_1 
       (.I0(result[9]),
        .I1(write_enable_reg_n_0),
        .I2(\write_output[31]_i_5_n_0 ),
        .I3(\write_output[31]_i_6_n_0 ),
        .I4(register_a[9]),
        .O(\write_output[9]_i_1_n_0 ));
  FDRE \write_output_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[0]_i_1_n_0 ),
        .Q(write_output[0]),
        .R(1'b0));
  FDRE \write_output_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[10]_i_1_n_0 ),
        .Q(write_output[10]),
        .R(1'b0));
  FDRE \write_output_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[11]_i_1_n_0 ),
        .Q(write_output[11]),
        .R(1'b0));
  FDRE \write_output_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[12]_i_1_n_0 ),
        .Q(write_output[12]),
        .R(1'b0));
  FDRE \write_output_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[13]_i_1_n_0 ),
        .Q(write_output[13]),
        .R(1'b0));
  FDRE \write_output_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[14]_i_1_n_0 ),
        .Q(write_output[14]),
        .R(1'b0));
  FDRE \write_output_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[15]_i_1_n_0 ),
        .Q(write_output[15]),
        .R(1'b0));
  FDRE \write_output_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[16]_i_1_n_0 ),
        .Q(write_output[16]),
        .R(1'b0));
  FDRE \write_output_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[17]_i_1_n_0 ),
        .Q(write_output[17]),
        .R(1'b0));
  FDRE \write_output_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[18]_i_1_n_0 ),
        .Q(write_output[18]),
        .R(1'b0));
  FDRE \write_output_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[19]_i_1_n_0 ),
        .Q(write_output[19]),
        .R(1'b0));
  FDRE \write_output_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[1]_i_1_n_0 ),
        .Q(write_output[1]),
        .R(1'b0));
  FDRE \write_output_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[20]_i_1_n_0 ),
        .Q(write_output[20]),
        .R(1'b0));
  FDRE \write_output_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[21]_i_1_n_0 ),
        .Q(write_output[21]),
        .R(1'b0));
  FDRE \write_output_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[22]_i_1_n_0 ),
        .Q(write_output[22]),
        .R(1'b0));
  FDRE \write_output_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[23]_i_1_n_0 ),
        .Q(write_output[23]),
        .R(1'b0));
  FDRE \write_output_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[24]_i_1_n_0 ),
        .Q(write_output[24]),
        .R(1'b0));
  FDRE \write_output_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[25]_i_1_n_0 ),
        .Q(write_output[25]),
        .R(1'b0));
  FDRE \write_output_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[26]_i_1_n_0 ),
        .Q(write_output[26]),
        .R(1'b0));
  FDRE \write_output_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[27]_i_1_n_0 ),
        .Q(write_output[27]),
        .R(1'b0));
  FDRE \write_output_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[28]_i_1_n_0 ),
        .Q(write_output[28]),
        .R(1'b0));
  FDRE \write_output_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[29]_i_1_n_0 ),
        .Q(write_output[29]),
        .R(1'b0));
  FDRE \write_output_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[2]_i_1_n_0 ),
        .Q(write_output[2]),
        .R(1'b0));
  FDRE \write_output_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[30]_i_1_n_0 ),
        .Q(write_output[30]),
        .R(1'b0));
  FDRE \write_output_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[31]_i_2_n_0 ),
        .Q(write_output[31]),
        .R(1'b0));
  FDRE \write_output_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[3]_i_1_n_0 ),
        .Q(write_output[3]),
        .R(1'b0));
  FDRE \write_output_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[4]_i_1_n_0 ),
        .Q(write_output[4]),
        .R(1'b0));
  FDRE \write_output_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[5]_i_1_n_0 ),
        .Q(write_output[5]),
        .R(1'b0));
  FDRE \write_output_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[6]_i_1_n_0 ),
        .Q(write_output[6]),
        .R(1'b0));
  FDRE \write_output_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[7]_i_1_n_0 ),
        .Q(write_output[7]),
        .R(1'b0));
  FDRE \write_output_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[8]_i_1_n_0 ),
        .Q(write_output[8]),
        .R(1'b0));
  FDRE \write_output_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(\write_output[9]_i_1_n_0 ),
        .Q(write_output[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[0]_i_1 
       (.I0(result[0]),
        .I1(operand_b1),
        .I2(register_b[0]),
        .O(store_data[0]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[10]_i_1 
       (.I0(result[10]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[10]),
        .O(store_data[10]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[11]_i_1 
       (.I0(result[11]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[11]),
        .O(store_data[11]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[12]_i_1 
       (.I0(result[12]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[12]),
        .O(store_data[12]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[13]_i_1 
       (.I0(result[13]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[13]),
        .O(store_data[13]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[14]_i_1 
       (.I0(result[14]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[14]),
        .O(store_data[14]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[15]_i_1 
       (.I0(result[15]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[15]),
        .O(store_data[15]));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \write_value[15]_i_2 
       (.I0(address_z_3[2]),
        .I1(address_b_2[2]),
        .I2(address_z_3[1]),
        .I3(address_b_2[1]),
        .O(\write_value[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \write_value[15]_i_3 
       (.I0(address_z_3[0]),
        .I1(literal_2[0]),
        .I2(address_z_3[3]),
        .I3(address_b_2[3]),
        .O(\write_value[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[1]_i_1 
       (.I0(result[1]),
        .I1(operand_b1),
        .I2(register_b[1]),
        .O(store_data[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_value[2]_i_1 
       (.I0(result[2]),
        .I1(operand_b1),
        .I2(register_b[2]),
        .O(store_data[2]));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    \write_value[2]_i_2 
       (.I0(write_enable_reg_n_0),
        .I1(\write_value[15]_i_2_n_0 ),
        .I2(address_z_3[0]),
        .I3(literal_2[0]),
        .I4(address_z_3[3]),
        .I5(address_b_2[3]),
        .O(operand_b1));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[3]_i_1 
       (.I0(result[3]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[3]),
        .O(store_data[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[4]_i_1 
       (.I0(result[4]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[4]),
        .O(store_data[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[5]_i_1 
       (.I0(result[5]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[5]),
        .O(store_data[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[6]_i_1 
       (.I0(result[6]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[6]),
        .O(store_data[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[7]_i_1 
       (.I0(result[7]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[7]),
        .O(store_data[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[8]_i_1 
       (.I0(result[8]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[8]),
        .O(store_data[8]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \write_value[9]_i_1 
       (.I0(result[9]),
        .I1(write_enable_reg_n_0),
        .I2(\write_value[15]_i_2_n_0 ),
        .I3(\write_value[15]_i_3_n_0 ),
        .I4(register_b[9]),
        .O(store_data[9]));
  FDRE \write_value_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(store_data[0]),
        .Q(write_value[0]),
        .R(1'b0));
  FDRE \write_value_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(store_data[10]),
        .Q(write_value[10]),
        .R(1'b0));
  FDRE \write_value_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(store_data[11]),
        .Q(write_value[11]),
        .R(1'b0));
  FDRE \write_value_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(store_data[12]),
        .Q(write_value[12]),
        .R(1'b0));
  FDRE \write_value_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(store_data[13]),
        .Q(write_value[13]),
        .R(1'b0));
  FDRE \write_value_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(store_data[14]),
        .Q(write_value[14]),
        .R(1'b0));
  FDRE \write_value_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(store_data[15]),
        .Q(write_value[15]),
        .R(1'b0));
  FDRE \write_value_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(store_data[1]),
        .Q(write_value[1]),
        .R(1'b0));
  FDRE \write_value_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(store_data[2]),
        .Q(write_value[2]),
        .R(1'b0));
  FDRE \write_value_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(store_data[3]),
        .Q(write_value[3]),
        .R(1'b0));
  FDRE \write_value_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(store_data[4]),
        .Q(write_value[4]),
        .R(1'b0));
  FDRE \write_value_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(store_data[5]),
        .Q(write_value[5]),
        .R(1'b0));
  FDRE \write_value_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(store_data[6]),
        .Q(write_value[6]),
        .R(1'b0));
  FDRE \write_value_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(store_data[7]),
        .Q(write_value[7]),
        .R(1'b0));
  FDRE \write_value_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(store_data[8]),
        .Q(write_value[8]),
        .R(1'b0));
  FDRE \write_value_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(out0),
        .D(store_data[9]),
        .Q(write_value[9]),
        .R(1'b0));
endmodule

module pwm_audio
   (STATE_reg_0,
    S_DATA_IN_ACK_reg_0,
    Q,
    INTERNAL_RST_reg,
    ETH_CLK_OBUF,
    \s_output_audio_out_stb_reg[0] ,
    SR,
    D);
  output STATE_reg_0;
  output [0:0]S_DATA_IN_ACK_reg_0;
  output [0:0]Q;
  input INTERNAL_RST_reg;
  input ETH_CLK_OBUF;
  input \s_output_audio_out_stb_reg[0] ;
  input [0:0]SR;
  input [7:0]D;

  wire \COUNT[10]_i_1_n_0 ;
  wire \COUNT[10]_i_3_n_0 ;
  wire \COUNT[10]_i_4_n_0 ;
  wire \COUNT[10]_i_5_n_0 ;
  wire \COUNT[8]_i_1_n_0 ;
  wire \COUNT[9]_i_2_n_0 ;
  wire [10:0]COUNT_reg__0;
  wire [7:0]D;
  wire ETH_CLK_OBUF;
  wire INTERNAL_RST_reg;
  wire [0:0]Q;
  wire [7:0]SAMPLE;
  wire [7:0]SIGMA;
  wire \SIGMA[3]_i_2_n_0 ;
  wire \SIGMA[3]_i_3_n_0 ;
  wire \SIGMA[3]_i_4_n_0 ;
  wire \SIGMA[3]_i_5_n_0 ;
  wire \SIGMA[7]_i_2_n_0 ;
  wire \SIGMA[7]_i_3_n_0 ;
  wire \SIGMA[7]_i_4_n_0 ;
  wire \SIGMA[7]_i_5_n_0 ;
  wire \SIGMA_reg[3]_i_1_n_0 ;
  wire \SIGMA_reg[3]_i_1_n_4 ;
  wire \SIGMA_reg[3]_i_1_n_5 ;
  wire \SIGMA_reg[3]_i_1_n_6 ;
  wire \SIGMA_reg[3]_i_1_n_7 ;
  wire \SIGMA_reg[7]_i_1_n_0 ;
  wire \SIGMA_reg[7]_i_1_n_4 ;
  wire \SIGMA_reg[7]_i_1_n_5 ;
  wire \SIGMA_reg[7]_i_1_n_6 ;
  wire \SIGMA_reg[7]_i_1_n_7 ;
  wire \SIGMA_reg[8]_i_1_n_3 ;
  wire [0:0]SR;
  wire STATE_i_1_n_0;
  wire STATE_reg_0;
  wire S_DATA_IN_ACK_i_1_n_0;
  wire [0:0]S_DATA_IN_ACK_reg_0;
  wire [10:0]p_0_in;
  wire \s_output_audio_out_stb_reg[0] ;
  wire [2:0]\NLW_SIGMA_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_SIGMA_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_SIGMA_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_SIGMA_reg[8]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \COUNT[0]_i_1__4 
       (.I0(COUNT_reg__0[0]),
        .O(p_0_in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \COUNT[10]_i_1 
       (.I0(STATE_reg_0),
        .I1(\COUNT[10]_i_3_n_0 ),
        .O(\COUNT[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \COUNT[10]_i_2 
       (.I0(COUNT_reg__0[10]),
        .I1(\COUNT[10]_i_4_n_0 ),
        .I2(COUNT_reg__0[9]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \COUNT[10]_i_3 
       (.I0(COUNT_reg__0[2]),
        .I1(COUNT_reg__0[3]),
        .I2(COUNT_reg__0[6]),
        .I3(COUNT_reg__0[5]),
        .I4(COUNT_reg__0[8]),
        .I5(\COUNT[10]_i_5_n_0 ),
        .O(\COUNT[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \COUNT[10]_i_4 
       (.I0(COUNT_reg__0[8]),
        .I1(\COUNT[9]_i_2_n_0 ),
        .I2(COUNT_reg__0[6]),
        .I3(COUNT_reg__0[5]),
        .I4(COUNT_reg__0[7]),
        .O(\COUNT[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \COUNT[10]_i_5 
       (.I0(COUNT_reg__0[7]),
        .I1(COUNT_reg__0[10]),
        .I2(COUNT_reg__0[0]),
        .I3(COUNT_reg__0[1]),
        .I4(COUNT_reg__0[9]),
        .I5(COUNT_reg__0[4]),
        .O(\COUNT[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \COUNT[1]_i_1__4 
       (.I0(COUNT_reg__0[0]),
        .I1(COUNT_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \COUNT[2]_i_1__3 
       (.I0(COUNT_reg__0[0]),
        .I1(COUNT_reg__0[1]),
        .I2(COUNT_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \COUNT[3]_i_1__2 
       (.I0(COUNT_reg__0[3]),
        .I1(COUNT_reg__0[0]),
        .I2(COUNT_reg__0[1]),
        .I3(COUNT_reg__0[2]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \COUNT[4]_i_1__2 
       (.I0(COUNT_reg__0[1]),
        .I1(COUNT_reg__0[0]),
        .I2(COUNT_reg__0[3]),
        .I3(COUNT_reg__0[2]),
        .I4(COUNT_reg__0[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \COUNT[5]_i_1__2 
       (.I0(COUNT_reg__0[5]),
        .I1(COUNT_reg__0[1]),
        .I2(COUNT_reg__0[0]),
        .I3(COUNT_reg__0[3]),
        .I4(COUNT_reg__0[2]),
        .I5(COUNT_reg__0[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \COUNT[6]_i_1__2 
       (.I0(COUNT_reg__0[6]),
        .I1(\COUNT[9]_i_2_n_0 ),
        .I2(COUNT_reg__0[5]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \COUNT[7]_i_1__2 
       (.I0(COUNT_reg__0[7]),
        .I1(COUNT_reg__0[5]),
        .I2(COUNT_reg__0[6]),
        .I3(\COUNT[9]_i_2_n_0 ),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \COUNT[8]_i_1 
       (.I0(COUNT_reg__0[8]),
        .I1(\COUNT[9]_i_2_n_0 ),
        .I2(COUNT_reg__0[6]),
        .I3(COUNT_reg__0[5]),
        .I4(COUNT_reg__0[7]),
        .O(\COUNT[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \COUNT[9]_i_1 
       (.I0(COUNT_reg__0[9]),
        .I1(COUNT_reg__0[7]),
        .I2(COUNT_reg__0[5]),
        .I3(COUNT_reg__0[6]),
        .I4(\COUNT[9]_i_2_n_0 ),
        .I5(COUNT_reg__0[8]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \COUNT[9]_i_2 
       (.I0(COUNT_reg__0[4]),
        .I1(COUNT_reg__0[2]),
        .I2(COUNT_reg__0[3]),
        .I3(COUNT_reg__0[0]),
        .I4(COUNT_reg__0[1]),
        .O(\COUNT[9]_i_2_n_0 ));
  FDRE \COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(COUNT_reg__0[0]),
        .R(SR));
  FDRE \COUNT_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_1_n_0 ),
        .D(p_0_in[10]),
        .Q(COUNT_reg__0[10]),
        .R(SR));
  FDRE \COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(COUNT_reg__0[1]),
        .R(SR));
  FDRE \COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(COUNT_reg__0[2]),
        .R(SR));
  FDRE \COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(COUNT_reg__0[3]),
        .R(SR));
  FDRE \COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(COUNT_reg__0[4]),
        .R(SR));
  FDRE \COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(COUNT_reg__0[5]),
        .R(SR));
  FDRE \COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(COUNT_reg__0[6]),
        .R(SR));
  FDRE \COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(COUNT_reg__0[7]),
        .R(SR));
  FDRE \COUNT_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_1_n_0 ),
        .D(\COUNT[8]_i_1_n_0 ),
        .Q(COUNT_reg__0[8]),
        .R(SR));
  FDRE \COUNT_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\COUNT[10]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(COUNT_reg__0[9]),
        .R(SR));
  FDRE \SAMPLE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(SR),
        .D(D[0]),
        .Q(SAMPLE[0]),
        .R(INTERNAL_RST_reg));
  FDRE \SAMPLE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(SR),
        .D(D[1]),
        .Q(SAMPLE[1]),
        .R(INTERNAL_RST_reg));
  FDRE \SAMPLE_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(SR),
        .D(D[2]),
        .Q(SAMPLE[2]),
        .R(INTERNAL_RST_reg));
  FDRE \SAMPLE_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(SR),
        .D(D[3]),
        .Q(SAMPLE[3]),
        .R(INTERNAL_RST_reg));
  FDRE \SAMPLE_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(SR),
        .D(D[4]),
        .Q(SAMPLE[4]),
        .R(INTERNAL_RST_reg));
  FDRE \SAMPLE_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(SR),
        .D(D[5]),
        .Q(SAMPLE[5]),
        .R(INTERNAL_RST_reg));
  FDRE \SAMPLE_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(SR),
        .D(D[6]),
        .Q(SAMPLE[6]),
        .R(INTERNAL_RST_reg));
  FDRE \SAMPLE_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(SR),
        .D(D[7]),
        .Q(SAMPLE[7]),
        .R(INTERNAL_RST_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \SIGMA[3]_i_2 
       (.I0(SAMPLE[3]),
        .I1(SIGMA[3]),
        .O(\SIGMA[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SIGMA[3]_i_3 
       (.I0(SAMPLE[2]),
        .I1(SIGMA[2]),
        .O(\SIGMA[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SIGMA[3]_i_4 
       (.I0(SAMPLE[1]),
        .I1(SIGMA[1]),
        .O(\SIGMA[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SIGMA[3]_i_5 
       (.I0(SAMPLE[0]),
        .I1(SIGMA[0]),
        .O(\SIGMA[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SIGMA[7]_i_2 
       (.I0(SAMPLE[7]),
        .I1(SIGMA[7]),
        .O(\SIGMA[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SIGMA[7]_i_3 
       (.I0(SAMPLE[6]),
        .I1(SIGMA[6]),
        .O(\SIGMA[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SIGMA[7]_i_4 
       (.I0(SAMPLE[5]),
        .I1(SIGMA[5]),
        .O(\SIGMA[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \SIGMA[7]_i_5 
       (.I0(SAMPLE[4]),
        .I1(SIGMA[4]),
        .O(\SIGMA[7]_i_5_n_0 ));
  FDRE \SIGMA_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\SIGMA_reg[3]_i_1_n_7 ),
        .Q(SIGMA[0]),
        .R(INTERNAL_RST_reg));
  FDRE \SIGMA_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\SIGMA_reg[3]_i_1_n_6 ),
        .Q(SIGMA[1]),
        .R(INTERNAL_RST_reg));
  FDRE \SIGMA_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\SIGMA_reg[3]_i_1_n_5 ),
        .Q(SIGMA[2]),
        .R(INTERNAL_RST_reg));
  FDRE \SIGMA_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\SIGMA_reg[3]_i_1_n_4 ),
        .Q(SIGMA[3]),
        .R(INTERNAL_RST_reg));
  CARRY4 \SIGMA_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\SIGMA_reg[3]_i_1_n_0 ,\NLW_SIGMA_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(SAMPLE[3:0]),
        .O({\SIGMA_reg[3]_i_1_n_4 ,\SIGMA_reg[3]_i_1_n_5 ,\SIGMA_reg[3]_i_1_n_6 ,\SIGMA_reg[3]_i_1_n_7 }),
        .S({\SIGMA[3]_i_2_n_0 ,\SIGMA[3]_i_3_n_0 ,\SIGMA[3]_i_4_n_0 ,\SIGMA[3]_i_5_n_0 }));
  FDRE \SIGMA_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\SIGMA_reg[7]_i_1_n_7 ),
        .Q(SIGMA[4]),
        .R(INTERNAL_RST_reg));
  FDRE \SIGMA_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\SIGMA_reg[7]_i_1_n_6 ),
        .Q(SIGMA[5]),
        .R(INTERNAL_RST_reg));
  FDRE \SIGMA_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\SIGMA_reg[7]_i_1_n_5 ),
        .Q(SIGMA[6]),
        .R(INTERNAL_RST_reg));
  FDRE \SIGMA_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\SIGMA_reg[7]_i_1_n_4 ),
        .Q(SIGMA[7]),
        .R(INTERNAL_RST_reg));
  CARRY4 \SIGMA_reg[7]_i_1 
       (.CI(\SIGMA_reg[3]_i_1_n_0 ),
        .CO({\SIGMA_reg[7]_i_1_n_0 ,\NLW_SIGMA_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(SAMPLE[7:4]),
        .O({\SIGMA_reg[7]_i_1_n_4 ,\SIGMA_reg[7]_i_1_n_5 ,\SIGMA_reg[7]_i_1_n_6 ,\SIGMA_reg[7]_i_1_n_7 }),
        .S({\SIGMA[7]_i_2_n_0 ,\SIGMA[7]_i_3_n_0 ,\SIGMA[7]_i_4_n_0 ,\SIGMA[7]_i_5_n_0 }));
  FDRE \SIGMA_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\SIGMA_reg[8]_i_1_n_3 ),
        .Q(Q),
        .R(INTERNAL_RST_reg));
  CARRY4 \SIGMA_reg[8]_i_1 
       (.CI(\SIGMA_reg[7]_i_1_n_0 ),
        .CO({\NLW_SIGMA_reg[8]_i_1_CO_UNCONNECTED [3:1],\SIGMA_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_SIGMA_reg[8]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT3 #(
    .INIT(8'h74)) 
    STATE_i_1
       (.I0(\COUNT[10]_i_3_n_0 ),
        .I1(STATE_reg_0),
        .I2(\s_output_audio_out_stb_reg[0] ),
        .O(STATE_i_1_n_0));
  FDRE STATE_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(STATE_i_1_n_0),
        .Q(STATE_reg_0),
        .R(INTERNAL_RST_reg));
  LUT4 #(
    .INIT(16'h008D)) 
    S_DATA_IN_ACK_i_1
       (.I0(STATE_reg_0),
        .I1(S_DATA_IN_ACK_reg_0),
        .I2(\s_output_audio_out_stb_reg[0] ),
        .I3(INTERNAL_RST_reg),
        .O(S_DATA_IN_ACK_i_1_n_0));
  FDRE S_DATA_IN_ACK_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(S_DATA_IN_ACK_i_1_n_0),
        .Q(S_DATA_IN_ACK_reg_0),
        .R(1'b0));
endmodule

module radio
   (lo_out,
    mixer_out,
    ETH_CLK_OBUF,
    rf);
  output lo_out;
  output mixer_out;
  input ETH_CLK_OBUF;
  input rf;

  wire ETH_CLK_OBUF;
  wire lo_i_10_n_0;
  wire lo_i_11_n_0;
  wire lo_i_13_n_0;
  wire lo_i_14_n_0;
  wire lo_i_15_n_0;
  wire lo_i_16_n_0;
  wire lo_i_17_n_0;
  wire lo_i_18_n_0;
  wire lo_i_19_n_0;
  wire lo_i_3_n_0;
  wire lo_i_4_n_0;
  wire lo_i_5_n_0;
  wire lo_i_6_n_0;
  wire lo_i_8_n_0;
  wire lo_i_9_n_0;
  wire lo_out;
  wire lo_reg_i_12_n_0;
  wire lo_reg_i_2_n_0;
  wire lo_reg_i_7_n_0;
  wire lo_times_rf_i_1_n_0;
  wire mixer_out;
  wire p_0_in;
  wire [31:0]plusOp;
  wire rf;
  wire rf_d1;
  wire \t[0]_i_5_n_0 ;
  wire [31:0]t_reg;
  wire \t_reg[0]_i_1_n_0 ;
  wire \t_reg[0]_i_1_n_4 ;
  wire \t_reg[0]_i_1_n_5 ;
  wire \t_reg[0]_i_1_n_6 ;
  wire \t_reg[0]_i_1_n_7 ;
  wire \t_reg[12]_i_1_n_0 ;
  wire \t_reg[12]_i_1_n_4 ;
  wire \t_reg[12]_i_1_n_5 ;
  wire \t_reg[12]_i_1_n_6 ;
  wire \t_reg[12]_i_1_n_7 ;
  wire \t_reg[16]_i_1_n_0 ;
  wire \t_reg[16]_i_1_n_4 ;
  wire \t_reg[16]_i_1_n_5 ;
  wire \t_reg[16]_i_1_n_6 ;
  wire \t_reg[16]_i_1_n_7 ;
  wire \t_reg[20]_i_1_n_0 ;
  wire \t_reg[20]_i_1_n_4 ;
  wire \t_reg[20]_i_1_n_5 ;
  wire \t_reg[20]_i_1_n_6 ;
  wire \t_reg[20]_i_1_n_7 ;
  wire \t_reg[24]_i_1_n_0 ;
  wire \t_reg[24]_i_1_n_4 ;
  wire \t_reg[24]_i_1_n_5 ;
  wire \t_reg[24]_i_1_n_6 ;
  wire \t_reg[24]_i_1_n_7 ;
  wire \t_reg[28]_i_1_n_4 ;
  wire \t_reg[28]_i_1_n_5 ;
  wire \t_reg[28]_i_1_n_6 ;
  wire \t_reg[28]_i_1_n_7 ;
  wire \t_reg[4]_i_1_n_0 ;
  wire \t_reg[4]_i_1_n_4 ;
  wire \t_reg[4]_i_1_n_5 ;
  wire \t_reg[4]_i_1_n_6 ;
  wire \t_reg[4]_i_1_n_7 ;
  wire \t_reg[8]_i_1_n_0 ;
  wire \t_reg[8]_i_1_n_4 ;
  wire \t_reg[8]_i_1_n_5 ;
  wire \t_reg[8]_i_1_n_6 ;
  wire \t_reg[8]_i_1_n_7 ;
  wire wt0__0_i_1_n_0;
  wire wt0__0_i_2_n_0;
  wire wt0__0_i_3_n_0;
  wire wt0__0_i_4_n_0;
  wire wt0__0_n_106;
  wire wt0__0_n_107;
  wire wt0__0_n_108;
  wire wt0__0_n_109;
  wire wt0__0_n_110;
  wire wt0__0_n_111;
  wire wt0__0_n_112;
  wire wt0__0_n_113;
  wire wt0__0_n_114;
  wire wt0__0_n_115;
  wire wt0__0_n_116;
  wire wt0__0_n_117;
  wire wt0__0_n_118;
  wire wt0__0_n_119;
  wire wt0__0_n_120;
  wire wt0__0_n_121;
  wire wt0__0_n_122;
  wire wt0__0_n_123;
  wire wt0__0_n_124;
  wire wt0__0_n_125;
  wire wt0__0_n_126;
  wire wt0__0_n_127;
  wire wt0__0_n_128;
  wire wt0__0_n_129;
  wire wt0__0_n_130;
  wire wt0__0_n_131;
  wire wt0__0_n_132;
  wire wt0__0_n_133;
  wire wt0__0_n_134;
  wire wt0__0_n_135;
  wire wt0__0_n_136;
  wire wt0__0_n_137;
  wire wt0__0_n_138;
  wire wt0__0_n_139;
  wire wt0__0_n_140;
  wire wt0__0_n_141;
  wire wt0__0_n_142;
  wire wt0__0_n_143;
  wire wt0__0_n_144;
  wire wt0__0_n_145;
  wire wt0__0_n_146;
  wire wt0__0_n_147;
  wire wt0__0_n_148;
  wire wt0__0_n_149;
  wire wt0__0_n_150;
  wire wt0__0_n_151;
  wire wt0__0_n_152;
  wire wt0__0_n_153;
  wire wt0__0_n_24;
  wire wt0__0_n_25;
  wire wt0__0_n_26;
  wire wt0__0_n_27;
  wire wt0__0_n_28;
  wire wt0__0_n_29;
  wire wt0__0_n_30;
  wire wt0__0_n_31;
  wire wt0__0_n_32;
  wire wt0__0_n_33;
  wire wt0__0_n_34;
  wire wt0__0_n_35;
  wire wt0__0_n_36;
  wire wt0__0_n_37;
  wire wt0__0_n_38;
  wire wt0__0_n_39;
  wire wt0__0_n_40;
  wire wt0__0_n_41;
  wire wt0__0_n_42;
  wire wt0__0_n_43;
  wire wt0__0_n_44;
  wire wt0__0_n_45;
  wire wt0__0_n_46;
  wire wt0__0_n_47;
  wire wt0__0_n_48;
  wire wt0__0_n_49;
  wire wt0__0_n_50;
  wire wt0__0_n_51;
  wire wt0__0_n_52;
  wire wt0__0_n_53;
  wire wt0__0_n_89;
  wire wt0_i_2_n_0;
  wire wt0_i_3_n_0;
  wire wt0_i_4_n_0;
  wire wt0_n_100;
  wire wt0_n_101;
  wire wt0_n_102;
  wire wt0_n_103;
  wire wt0_n_104;
  wire wt0_n_105;
  wire wt0_n_91;
  wire wt0_n_92;
  wire wt0_n_93;
  wire wt0_n_94;
  wire wt0_n_95;
  wire wt0_n_96;
  wire wt0_n_97;
  wire wt0_n_98;
  wire wt0_n_99;
  wire \wt_reg[16]__0_n_0 ;
  wire wt_reg__0_n_100;
  wire wt_reg__0_n_101;
  wire wt_reg__0_n_102;
  wire wt_reg__0_n_103;
  wire wt_reg__0_n_104;
  wire wt_reg__0_n_105;
  wire wt_reg__0_n_91;
  wire wt_reg__0_n_92;
  wire wt_reg__0_n_93;
  wire wt_reg__0_n_94;
  wire wt_reg__0_n_95;
  wire wt_reg__0_n_96;
  wire wt_reg__0_n_97;
  wire wt_reg__0_n_98;
  wire wt_reg__0_n_99;
  wire [3:0]NLW_lo_reg_i_1_CO_UNCONNECTED;
  wire [2:0]NLW_lo_reg_i_1_O_UNCONNECTED;
  wire [2:0]NLW_lo_reg_i_12_CO_UNCONNECTED;
  wire [3:0]NLW_lo_reg_i_12_O_UNCONNECTED;
  wire [2:0]NLW_lo_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_lo_reg_i_2_O_UNCONNECTED;
  wire [2:0]NLW_lo_reg_i_7_CO_UNCONNECTED;
  wire [3:0]NLW_lo_reg_i_7_O_UNCONNECTED;
  wire [2:0]\NLW_t_reg[0]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_t_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_t_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_t_reg[20]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_t_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_t_reg[28]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_t_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_t_reg[8]_i_1_CO_UNCONNECTED ;
  wire NLW_wt0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_wt0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_wt0_OVERFLOW_UNCONNECTED;
  wire NLW_wt0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_wt0_PATTERNDETECT_UNCONNECTED;
  wire NLW_wt0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_wt0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_wt0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_wt0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_wt0_P_UNCONNECTED;
  wire [47:0]NLW_wt0_PCOUT_UNCONNECTED;
  wire NLW_wt0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_wt0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_wt0__0_OVERFLOW_UNCONNECTED;
  wire NLW_wt0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_wt0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_wt0__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_wt0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_wt0__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_wt0__0_P_UNCONNECTED;
  wire [2:0]NLW_wt0__0_i_1_CO_UNCONNECTED;
  wire [2:0]NLW_wt0__0_i_2_CO_UNCONNECTED;
  wire [2:0]NLW_wt0__0_i_3_CO_UNCONNECTED;
  wire [2:0]NLW_wt0__0_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_wt0_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_wt0_i_1_O_UNCONNECTED;
  wire [2:0]NLW_wt0_i_2_CO_UNCONNECTED;
  wire [2:0]NLW_wt0_i_3_CO_UNCONNECTED;
  wire [2:0]NLW_wt0_i_4_CO_UNCONNECTED;
  wire NLW_wt_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_wt_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_wt_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_wt_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_wt_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_wt_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_wt_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_wt_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_wt_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_wt_reg__0_P_UNCONNECTED;
  wire [47:0]NLW_wt_reg__0_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    lo_i_10
       (.I0(wt_reg__0_n_97),
        .I1(wt0_n_97),
        .O(lo_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lo_i_11
       (.I0(wt_reg__0_n_98),
        .I1(wt0_n_98),
        .O(lo_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lo_i_13
       (.I0(wt_reg__0_n_99),
        .I1(wt0_n_99),
        .O(lo_i_13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lo_i_14
       (.I0(wt_reg__0_n_100),
        .I1(wt0_n_100),
        .O(lo_i_14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lo_i_15
       (.I0(wt_reg__0_n_101),
        .I1(wt0_n_101),
        .O(lo_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lo_i_16
       (.I0(wt_reg__0_n_102),
        .I1(wt0_n_102),
        .O(lo_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lo_i_17
       (.I0(wt_reg__0_n_103),
        .I1(wt0_n_103),
        .O(lo_i_17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lo_i_18
       (.I0(wt_reg__0_n_104),
        .I1(wt0_n_104),
        .O(lo_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lo_i_19
       (.I0(wt_reg__0_n_105),
        .I1(wt0_n_105),
        .O(lo_i_19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lo_i_3
       (.I0(wt_reg__0_n_91),
        .I1(wt0_n_91),
        .O(lo_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lo_i_4
       (.I0(wt_reg__0_n_92),
        .I1(wt0_n_92),
        .O(lo_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lo_i_5
       (.I0(wt_reg__0_n_93),
        .I1(wt0_n_93),
        .O(lo_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lo_i_6
       (.I0(wt_reg__0_n_94),
        .I1(wt0_n_94),
        .O(lo_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lo_i_8
       (.I0(wt_reg__0_n_95),
        .I1(wt0_n_95),
        .O(lo_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    lo_i_9
       (.I0(wt_reg__0_n_96),
        .I1(wt0_n_96),
        .O(lo_i_9_n_0));
  FDRE lo_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(p_0_in),
        .Q(lo_out),
        .R(1'b0));
  CARRY4 lo_reg_i_1
       (.CI(lo_reg_i_2_n_0),
        .CO(NLW_lo_reg_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,wt_reg__0_n_92,wt_reg__0_n_93,wt_reg__0_n_94}),
        .O({p_0_in,NLW_lo_reg_i_1_O_UNCONNECTED[2:0]}),
        .S({lo_i_3_n_0,lo_i_4_n_0,lo_i_5_n_0,lo_i_6_n_0}));
  CARRY4 lo_reg_i_12
       (.CI(1'b0),
        .CO({lo_reg_i_12_n_0,NLW_lo_reg_i_12_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({wt_reg__0_n_103,wt_reg__0_n_104,wt_reg__0_n_105,1'b0}),
        .O(NLW_lo_reg_i_12_O_UNCONNECTED[3:0]),
        .S({lo_i_17_n_0,lo_i_18_n_0,lo_i_19_n_0,\wt_reg[16]__0_n_0 }));
  CARRY4 lo_reg_i_2
       (.CI(lo_reg_i_7_n_0),
        .CO({lo_reg_i_2_n_0,NLW_lo_reg_i_2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({wt_reg__0_n_95,wt_reg__0_n_96,wt_reg__0_n_97,wt_reg__0_n_98}),
        .O(NLW_lo_reg_i_2_O_UNCONNECTED[3:0]),
        .S({lo_i_8_n_0,lo_i_9_n_0,lo_i_10_n_0,lo_i_11_n_0}));
  CARRY4 lo_reg_i_7
       (.CI(lo_reg_i_12_n_0),
        .CO({lo_reg_i_7_n_0,NLW_lo_reg_i_7_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({wt_reg__0_n_99,wt_reg__0_n_100,wt_reg__0_n_101,wt_reg__0_n_102}),
        .O(NLW_lo_reg_i_7_O_UNCONNECTED[3:0]),
        .S({lo_i_13_n_0,lo_i_14_n_0,lo_i_15_n_0,lo_i_16_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    lo_times_rf_i_1
       (.I0(rf_d1),
        .I1(lo_out),
        .O(lo_times_rf_i_1_n_0));
  FDRE lo_times_rf_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(lo_times_rf_i_1_n_0),
        .Q(mixer_out),
        .R(1'b0));
  FDRE rf_d1_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(rf),
        .Q(rf_d1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \t[0]_i_5 
       (.I0(t_reg[0]),
        .O(\t[0]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[0]_i_1_n_7 ),
        .Q(t_reg[0]),
        .R(1'b0));
  CARRY4 \t_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\t_reg[0]_i_1_n_0 ,\NLW_t_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_reg[0]_i_1_n_4 ,\t_reg[0]_i_1_n_5 ,\t_reg[0]_i_1_n_6 ,\t_reg[0]_i_1_n_7 }),
        .S({t_reg[3:1],\t[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[8]_i_1_n_5 ),
        .Q(t_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[8]_i_1_n_4 ),
        .Q(t_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[12]_i_1_n_7 ),
        .Q(t_reg[12]),
        .R(1'b0));
  CARRY4 \t_reg[12]_i_1 
       (.CI(\t_reg[8]_i_1_n_0 ),
        .CO({\t_reg[12]_i_1_n_0 ,\NLW_t_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg[12]_i_1_n_4 ,\t_reg[12]_i_1_n_5 ,\t_reg[12]_i_1_n_6 ,\t_reg[12]_i_1_n_7 }),
        .S(t_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[12]_i_1_n_6 ),
        .Q(t_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[12]_i_1_n_5 ),
        .Q(t_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[12]_i_1_n_4 ),
        .Q(t_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[16]_i_1_n_7 ),
        .Q(t_reg[16]),
        .R(1'b0));
  CARRY4 \t_reg[16]_i_1 
       (.CI(\t_reg[12]_i_1_n_0 ),
        .CO({\t_reg[16]_i_1_n_0 ,\NLW_t_reg[16]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg[16]_i_1_n_4 ,\t_reg[16]_i_1_n_5 ,\t_reg[16]_i_1_n_6 ,\t_reg[16]_i_1_n_7 }),
        .S(t_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[16]_i_1_n_6 ),
        .Q(t_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[16]_i_1_n_5 ),
        .Q(t_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[16]_i_1_n_4 ),
        .Q(t_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[0]_i_1_n_6 ),
        .Q(t_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[20]_i_1_n_7 ),
        .Q(t_reg[20]),
        .R(1'b0));
  CARRY4 \t_reg[20]_i_1 
       (.CI(\t_reg[16]_i_1_n_0 ),
        .CO({\t_reg[20]_i_1_n_0 ,\NLW_t_reg[20]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg[20]_i_1_n_4 ,\t_reg[20]_i_1_n_5 ,\t_reg[20]_i_1_n_6 ,\t_reg[20]_i_1_n_7 }),
        .S(t_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[20]_i_1_n_6 ),
        .Q(t_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[20]_i_1_n_5 ),
        .Q(t_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[20]_i_1_n_4 ),
        .Q(t_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[24]_i_1_n_7 ),
        .Q(t_reg[24]),
        .R(1'b0));
  CARRY4 \t_reg[24]_i_1 
       (.CI(\t_reg[20]_i_1_n_0 ),
        .CO({\t_reg[24]_i_1_n_0 ,\NLW_t_reg[24]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg[24]_i_1_n_4 ,\t_reg[24]_i_1_n_5 ,\t_reg[24]_i_1_n_6 ,\t_reg[24]_i_1_n_7 }),
        .S(t_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[24]_i_1_n_6 ),
        .Q(t_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[24]_i_1_n_5 ),
        .Q(t_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[24]_i_1_n_4 ),
        .Q(t_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[28]_i_1_n_7 ),
        .Q(t_reg[28]),
        .R(1'b0));
  CARRY4 \t_reg[28]_i_1 
       (.CI(\t_reg[24]_i_1_n_0 ),
        .CO(\NLW_t_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg[28]_i_1_n_4 ,\t_reg[28]_i_1_n_5 ,\t_reg[28]_i_1_n_6 ,\t_reg[28]_i_1_n_7 }),
        .S(t_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[28]_i_1_n_6 ),
        .Q(t_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[0]_i_1_n_5 ),
        .Q(t_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[28]_i_1_n_5 ),
        .Q(t_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[28]_i_1_n_4 ),
        .Q(t_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[0]_i_1_n_4 ),
        .Q(t_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[4]_i_1_n_7 ),
        .Q(t_reg[4]),
        .R(1'b0));
  CARRY4 \t_reg[4]_i_1 
       (.CI(\t_reg[0]_i_1_n_0 ),
        .CO({\t_reg[4]_i_1_n_0 ,\NLW_t_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg[4]_i_1_n_4 ,\t_reg[4]_i_1_n_5 ,\t_reg[4]_i_1_n_6 ,\t_reg[4]_i_1_n_7 }),
        .S(t_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[4]_i_1_n_6 ),
        .Q(t_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[4]_i_1_n_5 ),
        .Q(t_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[4]_i_1_n_4 ),
        .Q(t_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[8]_i_1_n_7 ),
        .Q(t_reg[8]),
        .R(1'b0));
  CARRY4 \t_reg[8]_i_1 
       (.CI(\t_reg[4]_i_1_n_0 ),
        .CO({\t_reg[8]_i_1_n_0 ,\NLW_t_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_reg[8]_i_1_n_4 ,\t_reg[8]_i_1_n_5 ,\t_reg[8]_i_1_n_6 ,\t_reg[8]_i_1_n_7 }),
        .S(t_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \t_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\t_reg[8]_i_1_n_6 ),
        .Q(t_reg[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    wt0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_wt0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,plusOp[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_wt0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_wt0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_wt0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_wt0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_wt0_OVERFLOW_UNCONNECTED),
        .P({NLW_wt0_P_UNCONNECTED[47:15],wt0_n_91,wt0_n_92,wt0_n_93,wt0_n_94,wt0_n_95,wt0_n_96,wt0_n_97,wt0_n_98,wt0_n_99,wt0_n_100,wt0_n_101,wt0_n_102,wt0_n_103,wt0_n_104,wt0_n_105}),
        .PATTERNBDETECT(NLW_wt0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_wt0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_wt0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_wt0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    wt0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,plusOp[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({wt0__0_n_24,wt0__0_n_25,wt0__0_n_26,wt0__0_n_27,wt0__0_n_28,wt0__0_n_29,wt0__0_n_30,wt0__0_n_31,wt0__0_n_32,wt0__0_n_33,wt0__0_n_34,wt0__0_n_35,wt0__0_n_36,wt0__0_n_37,wt0__0_n_38,wt0__0_n_39,wt0__0_n_40,wt0__0_n_41,wt0__0_n_42,wt0__0_n_43,wt0__0_n_44,wt0__0_n_45,wt0__0_n_46,wt0__0_n_47,wt0__0_n_48,wt0__0_n_49,wt0__0_n_50,wt0__0_n_51,wt0__0_n_52,wt0__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_wt0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_wt0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_wt0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ETH_CLK_OBUF),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_wt0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_wt0__0_OVERFLOW_UNCONNECTED),
        .P({NLW_wt0__0_P_UNCONNECTED[47:17],wt0__0_n_89,NLW_wt0__0_P_UNCONNECTED[15:0]}),
        .PATTERNBDETECT(NLW_wt0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_wt0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({wt0__0_n_106,wt0__0_n_107,wt0__0_n_108,wt0__0_n_109,wt0__0_n_110,wt0__0_n_111,wt0__0_n_112,wt0__0_n_113,wt0__0_n_114,wt0__0_n_115,wt0__0_n_116,wt0__0_n_117,wt0__0_n_118,wt0__0_n_119,wt0__0_n_120,wt0__0_n_121,wt0__0_n_122,wt0__0_n_123,wt0__0_n_124,wt0__0_n_125,wt0__0_n_126,wt0__0_n_127,wt0__0_n_128,wt0__0_n_129,wt0__0_n_130,wt0__0_n_131,wt0__0_n_132,wt0__0_n_133,wt0__0_n_134,wt0__0_n_135,wt0__0_n_136,wt0__0_n_137,wt0__0_n_138,wt0__0_n_139,wt0__0_n_140,wt0__0_n_141,wt0__0_n_142,wt0__0_n_143,wt0__0_n_144,wt0__0_n_145,wt0__0_n_146,wt0__0_n_147,wt0__0_n_148,wt0__0_n_149,wt0__0_n_150,wt0__0_n_151,wt0__0_n_152,wt0__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_wt0__0_UNDERFLOW_UNCONNECTED));
  CARRY4 wt0__0_i_1
       (.CI(wt0__0_i_2_n_0),
        .CO({wt0__0_i_1_n_0,NLW_wt0__0_i_1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S(t_reg[16:13]));
  CARRY4 wt0__0_i_2
       (.CI(wt0__0_i_3_n_0),
        .CO({wt0__0_i_2_n_0,NLW_wt0__0_i_2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S(t_reg[12:9]));
  CARRY4 wt0__0_i_3
       (.CI(wt0__0_i_4_n_0),
        .CO({wt0__0_i_3_n_0,NLW_wt0__0_i_3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S(t_reg[8:5]));
  CARRY4 wt0__0_i_4
       (.CI(1'b0),
        .CO({wt0__0_i_4_n_0,NLW_wt0__0_i_4_CO_UNCONNECTED[2:0]}),
        .CYINIT(t_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S(t_reg[4:1]));
  LUT1 #(
    .INIT(2'h1)) 
    wt0__0_i_5
       (.I0(t_reg[0]),
        .O(plusOp[0]));
  CARRY4 wt0_i_1
       (.CI(wt0_i_2_n_0),
        .CO(NLW_wt0_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_wt0_i_1_O_UNCONNECTED[3],plusOp[31:29]}),
        .S({1'b0,t_reg[31:29]}));
  CARRY4 wt0_i_2
       (.CI(wt0_i_3_n_0),
        .CO({wt0_i_2_n_0,NLW_wt0_i_2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[28:25]),
        .S(t_reg[28:25]));
  CARRY4 wt0_i_3
       (.CI(wt0_i_4_n_0),
        .CO({wt0_i_3_n_0,NLW_wt0_i_3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[24:21]),
        .S(t_reg[24:21]));
  CARRY4 wt0_i_4
       (.CI(wt0__0_i_1_n_0),
        .CO({wt0_i_4_n_0,NLW_wt0_i_4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S(t_reg[20:17]));
  FDRE \wt_reg[16]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(wt0__0_n_89),
        .Q(\wt_reg[16]__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    wt_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({wt0__0_n_24,wt0__0_n_25,wt0__0_n_26,wt0__0_n_27,wt0__0_n_28,wt0__0_n_29,wt0__0_n_30,wt0__0_n_31,wt0__0_n_32,wt0__0_n_33,wt0__0_n_34,wt0__0_n_35,wt0__0_n_36,wt0__0_n_37,wt0__0_n_38,wt0__0_n_39,wt0__0_n_40,wt0__0_n_41,wt0__0_n_42,wt0__0_n_43,wt0__0_n_44,wt0__0_n_45,wt0__0_n_46,wt0__0_n_47,wt0__0_n_48,wt0__0_n_49,wt0__0_n_50,wt0__0_n_51,wt0__0_n_52,wt0__0_n_53}),
        .ACOUT(NLW_wt_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_wt_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_wt_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_wt_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_wt_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_wt_reg__0_OVERFLOW_UNCONNECTED),
        .P({NLW_wt_reg__0_P_UNCONNECTED[47:15],wt_reg__0_n_91,wt_reg__0_n_92,wt_reg__0_n_93,wt_reg__0_n_94,wt_reg__0_n_95,wt_reg__0_n_96,wt_reg__0_n_97,wt_reg__0_n_98,wt_reg__0_n_99,wt_reg__0_n_100,wt_reg__0_n_101,wt_reg__0_n_102,wt_reg__0_n_103,wt_reg__0_n_104,wt_reg__0_n_105}),
        .PATTERNBDETECT(NLW_wt_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_wt_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({wt0__0_n_106,wt0__0_n_107,wt0__0_n_108,wt0__0_n_109,wt0__0_n_110,wt0__0_n_111,wt0__0_n_112,wt0__0_n_113,wt0__0_n_114,wt0__0_n_115,wt0__0_n_116,wt0__0_n_117,wt0__0_n_118,wt0__0_n_119,wt0__0_n_120,wt0__0_n_121,wt0__0_n_122,wt0__0_n_123,wt0__0_n_124,wt0__0_n_125,wt0__0_n_126,wt0__0_n_127,wt0__0_n_128,wt0__0_n_129,wt0__0_n_130,wt0__0_n_131,wt0__0_n_132,wt0__0_n_133,wt0__0_n_134,wt0__0_n_135,wt0__0_n_136,wt0__0_n_137,wt0__0_n_138,wt0__0_n_139,wt0__0_n_140,wt0__0_n_141,wt0__0_n_142,wt0__0_n_143,wt0__0_n_144,wt0__0_n_145,wt0__0_n_146,wt0__0_n_147,wt0__0_n_148,wt0__0_n_149,wt0__0_n_150,wt0__0_n_151,wt0__0_n_152,wt0__0_n_153}),
        .PCOUT(NLW_wt_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_wt_reg__0_UNDERFLOW_UNCONNECTED));
endmodule

module rmii_ethernet
   (OUTPUT_ETH_TX_ACK,
    TXEN_OBUF,
    INPUT_ETH_RX_STB,
    TXD_OBUF,
    RX,
    ETH_CLK_OBUF,
    RXDV_IBUF,
    RXER_IBUF,
    INTERNAL_RST_reg,
    OUTPUT_ETH_TX_STB,
    INPUT_ETH_RX_ACK,
    D,
    \RXD[1] );
  output OUTPUT_ETH_TX_ACK;
  output TXEN_OBUF;
  output INPUT_ETH_RX_STB;
  output [1:0]TXD_OBUF;
  output [15:0]RX;
  input ETH_CLK_OBUF;
  input RXDV_IBUF;
  input RXER_IBUF;
  input INTERNAL_RST_reg;
  input OUTPUT_ETH_TX_STB;
  input INPUT_ETH_RX_ACK;
  input [15:0]D;
  input [1:0]\RXD[1] ;

  wire [15:0]D;
  wire DONE;
  wire DONE_DEL;
  wire DONE_SYNC;
  wire DONE_i_1_n_0;
  wire ETH_CLK_OBUF;
  wire \FSM_sequential_RX_PACKET_STATE[0]_i_1_n_0 ;
  wire \FSM_sequential_RX_PACKET_STATE[1]_i_1_n_0 ;
  wire \FSM_sequential_RX_PACKET_STATE[2]_i_1_n_0 ;
  wire \FSM_sequential_RX_PACKET_STATE[2]_i_2_n_0 ;
  wire \FSM_sequential_RX_PACKET_STATE[2]_i_3_n_0 ;
  wire GO;
  wire GO_DEL;
  wire GO_SYNC;
  wire GO_i_1_n_0;
  wire INPUT_ETH_RX_ACK;
  wire INPUT_ETH_RX_STB;
  wire INTERNAL_RST_reg;
  wire [10:0]L;
  wire \LOW_NIBBLE[0]_i_1_n_0 ;
  wire \LOW_NIBBLE[1]_i_1_n_0 ;
  wire \LOW_NIBBLE[2]_i_1_n_0 ;
  wire \LOW_NIBBLE[3]_i_1_n_0 ;
  wire \LOW_NIBBLE[4]_i_1_n_0 ;
  wire \LOW_NIBBLE[5]_i_1_n_0 ;
  wire \LOW_NIBBLE_reg_n_0_[0] ;
  wire \LOW_NIBBLE_reg_n_0_[1] ;
  wire \LOW_NIBBLE_reg_n_0_[2] ;
  wire \LOW_NIBBLE_reg_n_0_[5] ;
  wire [31:1]NEXTCRC32_D8;
  wire NEXTCRC32_D80108_out;
  wire NEXTCRC32_D80175_out;
  wire NEXTCRC32_D80177_out;
  wire NEXTCRC32_D80181_out;
  wire NEXTCRC32_D80183_out;
  wire NEXTCRC32_D80185_out;
  wire NEXTCRC32_D80189_out;
  wire NEXTCRC32_D80191_out;
  wire NEXTCRC32_D80195_out;
  wire NEXTCRC32_D80199_out;
  wire NEXTCRC32_D80203_out;
  wire NEXTCRC32_D80217_out;
  wire NEXTCRC32_D8070_out;
  wire NEXTCRC32_D8074_out;
  wire NEXTCRC32_D8078_out;
  wire NEXTCRC32_D8084_out;
  wire NEXTCRC32_D8092_out;
  wire OUTPUT_ETH_TX_ACK;
  wire OUTPUT_ETH_TX_STB;
  wire \PREAMBLE_COUNT[0]_i_1_n_0 ;
  wire \PREAMBLE_COUNT[1]_i_1_n_0 ;
  wire \PREAMBLE_COUNT[2]_i_1_n_0 ;
  wire \PREAMBLE_COUNT[3]_i_1_n_0 ;
  wire \PREAMBLE_COUNT[4]_i_1_n_0 ;
  wire \PREAMBLE_COUNT[4]_i_2_n_0 ;
  wire \PREAMBLE_COUNT[4]_i_3_n_0 ;
  wire \PREAMBLE_COUNT[4]_i_4_n_0 ;
  wire \PREAMBLE_COUNT_reg_n_0_[0] ;
  wire \PREAMBLE_COUNT_reg_n_0_[1] ;
  wire \PREAMBLE_COUNT_reg_n_0_[2] ;
  wire \PREAMBLE_COUNT_reg_n_0_[3] ;
  wire \PREAMBLE_COUNT_reg_n_0_[4] ;
  wire [15:0]RX;
  wire [15:10]RX0;
  wire RXDV_D;
  wire RXDV_IBUF;
  wire [1:0]\RXD[1] ;
  wire [1:0]RXD_D;
  wire RXER_D;
  wire RXER_IBUF;
  wire \RX[0]_i_10_n_0 ;
  wire \RX[0]_i_11_n_0 ;
  wire \RX[0]_i_12_n_0 ;
  wire \RX[0]_i_13_n_0 ;
  wire \RX[0]_i_14_n_0 ;
  wire \RX[0]_i_15_n_0 ;
  wire \RX[0]_i_1_n_0 ;
  wire \RX[0]_i_8_n_0 ;
  wire \RX[0]_i_9_n_0 ;
  wire \RX[10]_i_10_n_0 ;
  wire \RX[10]_i_11_n_0 ;
  wire \RX[10]_i_12_n_0 ;
  wire \RX[10]_i_13_n_0 ;
  wire \RX[10]_i_14_n_0 ;
  wire \RX[10]_i_15_n_0 ;
  wire \RX[10]_i_1_n_0 ;
  wire \RX[10]_i_3_n_0 ;
  wire \RX[10]_i_8_n_0 ;
  wire \RX[10]_i_9_n_0 ;
  wire \RX[11]_i_10_n_0 ;
  wire \RX[11]_i_11_n_0 ;
  wire \RX[11]_i_12_n_0 ;
  wire \RX[11]_i_13_n_0 ;
  wire \RX[11]_i_6_n_0 ;
  wire \RX[11]_i_7_n_0 ;
  wire \RX[11]_i_8_n_0 ;
  wire \RX[11]_i_9_n_0 ;
  wire \RX[12]_i_10_n_0 ;
  wire \RX[12]_i_11_n_0 ;
  wire \RX[12]_i_12_n_0 ;
  wire \RX[12]_i_13_n_0 ;
  wire \RX[12]_i_6_n_0 ;
  wire \RX[12]_i_7_n_0 ;
  wire \RX[12]_i_8_n_0 ;
  wire \RX[12]_i_9_n_0 ;
  wire \RX[13]_i_10_n_0 ;
  wire \RX[13]_i_11_n_0 ;
  wire \RX[13]_i_12_n_0 ;
  wire \RX[13]_i_13_n_0 ;
  wire \RX[13]_i_6_n_0 ;
  wire \RX[13]_i_7_n_0 ;
  wire \RX[13]_i_8_n_0 ;
  wire \RX[13]_i_9_n_0 ;
  wire \RX[14]_i_10_n_0 ;
  wire \RX[14]_i_11_n_0 ;
  wire \RX[14]_i_12_n_0 ;
  wire \RX[14]_i_13_n_0 ;
  wire \RX[14]_i_6_n_0 ;
  wire \RX[14]_i_7_n_0 ;
  wire \RX[14]_i_8_n_0 ;
  wire \RX[14]_i_9_n_0 ;
  wire \RX[15]_i_10_n_0 ;
  wire \RX[15]_i_11_n_0 ;
  wire \RX[15]_i_12_n_0 ;
  wire \RX[15]_i_13_n_0 ;
  wire \RX[15]_i_14_n_0 ;
  wire \RX[15]_i_15_n_0 ;
  wire \RX[15]_i_1_n_0 ;
  wire \RX[15]_i_2_n_0 ;
  wire \RX[15]_i_8_n_0 ;
  wire \RX[15]_i_9_n_0 ;
  wire \RX[1]_i_10_n_0 ;
  wire \RX[1]_i_11_n_0 ;
  wire \RX[1]_i_12_n_0 ;
  wire \RX[1]_i_13_n_0 ;
  wire \RX[1]_i_14_n_0 ;
  wire \RX[1]_i_15_n_0 ;
  wire \RX[1]_i_1_n_0 ;
  wire \RX[1]_i_8_n_0 ;
  wire \RX[1]_i_9_n_0 ;
  wire \RX[2]_i_10_n_0 ;
  wire \RX[2]_i_11_n_0 ;
  wire \RX[2]_i_12_n_0 ;
  wire \RX[2]_i_13_n_0 ;
  wire \RX[2]_i_14_n_0 ;
  wire \RX[2]_i_15_n_0 ;
  wire \RX[2]_i_1_n_0 ;
  wire \RX[2]_i_8_n_0 ;
  wire \RX[2]_i_9_n_0 ;
  wire \RX[3]_i_10_n_0 ;
  wire \RX[3]_i_11_n_0 ;
  wire \RX[3]_i_12_n_0 ;
  wire \RX[3]_i_13_n_0 ;
  wire \RX[3]_i_14_n_0 ;
  wire \RX[3]_i_15_n_0 ;
  wire \RX[3]_i_1_n_0 ;
  wire \RX[3]_i_8_n_0 ;
  wire \RX[3]_i_9_n_0 ;
  wire \RX[4]_i_10_n_0 ;
  wire \RX[4]_i_11_n_0 ;
  wire \RX[4]_i_12_n_0 ;
  wire \RX[4]_i_13_n_0 ;
  wire \RX[4]_i_14_n_0 ;
  wire \RX[4]_i_15_n_0 ;
  wire \RX[4]_i_16_n_0 ;
  wire \RX[4]_i_1_n_0 ;
  wire \RX[4]_i_4_n_0 ;
  wire \RX[4]_i_9_n_0 ;
  wire \RX[5]_i_10_n_0 ;
  wire \RX[5]_i_11_n_0 ;
  wire \RX[5]_i_12_n_0 ;
  wire \RX[5]_i_13_n_0 ;
  wire \RX[5]_i_14_n_0 ;
  wire \RX[5]_i_15_n_0 ;
  wire \RX[5]_i_16_n_0 ;
  wire \RX[5]_i_1_n_0 ;
  wire \RX[5]_i_4_n_0 ;
  wire \RX[5]_i_9_n_0 ;
  wire \RX[6]_i_10_n_0 ;
  wire \RX[6]_i_11_n_0 ;
  wire \RX[6]_i_12_n_0 ;
  wire \RX[6]_i_13_n_0 ;
  wire \RX[6]_i_14_n_0 ;
  wire \RX[6]_i_15_n_0 ;
  wire \RX[6]_i_16_n_0 ;
  wire \RX[6]_i_1_n_0 ;
  wire \RX[6]_i_4_n_0 ;
  wire \RX[6]_i_9_n_0 ;
  wire \RX[7]_i_10_n_0 ;
  wire \RX[7]_i_11_n_0 ;
  wire \RX[7]_i_12_n_0 ;
  wire \RX[7]_i_13_n_0 ;
  wire \RX[7]_i_14_n_0 ;
  wire \RX[7]_i_15_n_0 ;
  wire \RX[7]_i_16_n_0 ;
  wire \RX[7]_i_1_n_0 ;
  wire \RX[7]_i_4_n_0 ;
  wire \RX[7]_i_9_n_0 ;
  wire \RX[8]_i_10_n_0 ;
  wire \RX[8]_i_11_n_0 ;
  wire \RX[8]_i_12_n_0 ;
  wire \RX[8]_i_13_n_0 ;
  wire \RX[8]_i_14_n_0 ;
  wire \RX[8]_i_15_n_0 ;
  wire \RX[8]_i_1_n_0 ;
  wire \RX[8]_i_8_n_0 ;
  wire \RX[8]_i_9_n_0 ;
  wire \RX[9]_i_10_n_0 ;
  wire \RX[9]_i_11_n_0 ;
  wire \RX[9]_i_12_n_0 ;
  wire \RX[9]_i_13_n_0 ;
  wire \RX[9]_i_14_n_0 ;
  wire \RX[9]_i_15_n_0 ;
  wire \RX[9]_i_16_n_0 ;
  wire \RX[9]_i_1_n_0 ;
  wire \RX[9]_i_4_n_0 ;
  wire \RX[9]_i_9_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[0]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[10]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[11]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[12]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[13]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[14]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[15]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[16]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[17]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[18]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[19]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[1]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[20]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[21]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[22]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[23]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[24]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[25]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[26]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[27]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[28]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[29]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[2]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[30]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[31]_srl2_i_1_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[31]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[3]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[4]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[5]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[6]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[7]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[8]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_DEL_reg[9]_srl2_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[10]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[11]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[12]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[13]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[14]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[15]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[16]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[17]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[18]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[19]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[1]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[20]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[21]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[22]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[23]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[24]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[25]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[26]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[27]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[28]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[29]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[2]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[30]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[31]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[3]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[4]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[5]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[6]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[7]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[8]__0_n_0 ;
  wire \RX_BUFFER_BUSY_SYNC_reg[9]__0_n_0 ;
  wire \RX_CRC[0]_i_1_n_0 ;
  wire \RX_CRC[12]_i_2_n_0 ;
  wire \RX_CRC[13]_i_2_n_0 ;
  wire \RX_CRC[13]_i_3_n_0 ;
  wire \RX_CRC[15]_i_2_n_0 ;
  wire \RX_CRC[16]_i_2_n_0 ;
  wire \RX_CRC[24]_i_2_n_0 ;
  wire \RX_CRC[26]_i_2_n_0 ;
  wire \RX_CRC[27]_i_2_n_0 ;
  wire \RX_CRC[27]_i_3_n_0 ;
  wire \RX_CRC[28]_i_2_n_0 ;
  wire \RX_CRC[29]_i_2_n_0 ;
  wire \RX_CRC_reg_n_0_[0] ;
  wire \RX_CRC_reg_n_0_[10] ;
  wire \RX_CRC_reg_n_0_[11] ;
  wire \RX_CRC_reg_n_0_[12] ;
  wire \RX_CRC_reg_n_0_[13] ;
  wire \RX_CRC_reg_n_0_[14] ;
  wire \RX_CRC_reg_n_0_[15] ;
  wire \RX_CRC_reg_n_0_[16] ;
  wire \RX_CRC_reg_n_0_[17] ;
  wire \RX_CRC_reg_n_0_[18] ;
  wire \RX_CRC_reg_n_0_[19] ;
  wire \RX_CRC_reg_n_0_[1] ;
  wire \RX_CRC_reg_n_0_[20] ;
  wire \RX_CRC_reg_n_0_[21] ;
  wire \RX_CRC_reg_n_0_[22] ;
  wire \RX_CRC_reg_n_0_[23] ;
  wire \RX_CRC_reg_n_0_[24] ;
  wire \RX_CRC_reg_n_0_[25] ;
  wire \RX_CRC_reg_n_0_[26] ;
  wire \RX_CRC_reg_n_0_[29] ;
  wire \RX_CRC_reg_n_0_[2] ;
  wire \RX_CRC_reg_n_0_[30] ;
  wire \RX_CRC_reg_n_0_[31] ;
  wire \RX_CRC_reg_n_0_[3] ;
  wire \RX_CRC_reg_n_0_[4] ;
  wire \RX_CRC_reg_n_0_[5] ;
  wire \RX_CRC_reg_n_0_[6] ;
  wire \RX_CRC_reg_n_0_[7] ;
  wire \RX_CRC_reg_n_0_[8] ;
  wire \RX_CRC_reg_n_0_[9] ;
  wire [10:0]RX_END_ADDRESS;
  wire \RX_END_ADDRESS[10]_i_1_n_0 ;
  wire \RX_END_ADDRESS[10]_i_4_n_0 ;
  wire \RX_END_ADDRESS[10]_i_5_n_0 ;
  wire \RX_END_ADDRESS[10]_i_6_n_0 ;
  wire \RX_END_ADDRESS[10]_i_7_n_0 ;
  wire \RX_END_ADDRESS[3]_i_2_n_0 ;
  wire \RX_END_ADDRESS[3]_i_3_n_0 ;
  wire \RX_END_ADDRESS[3]_i_4_n_0 ;
  wire \RX_END_ADDRESS[3]_i_5_n_0 ;
  wire \RX_END_ADDRESS[7]_i_2_n_0 ;
  wire \RX_END_ADDRESS[7]_i_3_n_0 ;
  wire \RX_END_ADDRESS[7]_i_4_n_0 ;
  wire \RX_END_ADDRESS[7]_i_5_n_0 ;
  wire \RX_END_ADDRESS[7]_i_6_n_0 ;
  wire \RX_END_ADDRESS_reg[10]_i_2_n_5 ;
  wire \RX_END_ADDRESS_reg[10]_i_2_n_6 ;
  wire \RX_END_ADDRESS_reg[10]_i_2_n_7 ;
  wire \RX_END_ADDRESS_reg[3]_i_1_n_0 ;
  wire \RX_END_ADDRESS_reg[3]_i_1_n_4 ;
  wire \RX_END_ADDRESS_reg[3]_i_1_n_5 ;
  wire \RX_END_ADDRESS_reg[3]_i_1_n_6 ;
  wire \RX_END_ADDRESS_reg[3]_i_1_n_7 ;
  wire \RX_END_ADDRESS_reg[7]_i_1_n_0 ;
  wire \RX_END_ADDRESS_reg[7]_i_1_n_4 ;
  wire \RX_END_ADDRESS_reg[7]_i_1_n_5 ;
  wire \RX_END_ADDRESS_reg[7]_i_1_n_6 ;
  wire \RX_END_ADDRESS_reg[7]_i_1_n_7 ;
  wire RX_ERROR;
  wire RX_ERROR_i_1_n_0;
  wire RX_ERROR_i_2_n_0;
  wire RX_MEMORY_reg_0_63_0_2_i_1_n_0;
  wire RX_MEMORY_reg_0_63_0_2_n_0;
  wire RX_MEMORY_reg_0_63_0_2_n_1;
  wire RX_MEMORY_reg_0_63_0_2_n_2;
  wire RX_MEMORY_reg_0_63_12_14_n_0;
  wire RX_MEMORY_reg_0_63_12_14_n_1;
  wire RX_MEMORY_reg_0_63_12_14_n_2;
  wire RX_MEMORY_reg_0_63_15_15_n_0;
  wire RX_MEMORY_reg_0_63_3_5_n_0;
  wire RX_MEMORY_reg_0_63_3_5_n_1;
  wire RX_MEMORY_reg_0_63_3_5_n_2;
  wire RX_MEMORY_reg_0_63_6_8_n_0;
  wire RX_MEMORY_reg_0_63_6_8_n_1;
  wire RX_MEMORY_reg_0_63_6_8_n_2;
  wire RX_MEMORY_reg_0_63_9_11_n_0;
  wire RX_MEMORY_reg_0_63_9_11_n_1;
  wire RX_MEMORY_reg_0_63_9_11_n_2;
  wire RX_MEMORY_reg_1024_1087_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1024_1087_0_2_n_0;
  wire RX_MEMORY_reg_1024_1087_0_2_n_1;
  wire RX_MEMORY_reg_1024_1087_0_2_n_2;
  wire RX_MEMORY_reg_1024_1087_12_14_n_0;
  wire RX_MEMORY_reg_1024_1087_12_14_n_1;
  wire RX_MEMORY_reg_1024_1087_12_14_n_2;
  wire RX_MEMORY_reg_1024_1087_15_15_n_0;
  wire RX_MEMORY_reg_1024_1087_3_5_n_0;
  wire RX_MEMORY_reg_1024_1087_3_5_n_1;
  wire RX_MEMORY_reg_1024_1087_3_5_n_2;
  wire RX_MEMORY_reg_1024_1087_6_8_n_0;
  wire RX_MEMORY_reg_1024_1087_6_8_n_1;
  wire RX_MEMORY_reg_1024_1087_6_8_n_2;
  wire RX_MEMORY_reg_1024_1087_9_11_n_0;
  wire RX_MEMORY_reg_1024_1087_9_11_n_1;
  wire RX_MEMORY_reg_1024_1087_9_11_n_2;
  wire RX_MEMORY_reg_1088_1151_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1088_1151_0_2_n_0;
  wire RX_MEMORY_reg_1088_1151_0_2_n_1;
  wire RX_MEMORY_reg_1088_1151_0_2_n_2;
  wire RX_MEMORY_reg_1088_1151_12_14_n_0;
  wire RX_MEMORY_reg_1088_1151_12_14_n_1;
  wire RX_MEMORY_reg_1088_1151_12_14_n_2;
  wire RX_MEMORY_reg_1088_1151_15_15_n_0;
  wire RX_MEMORY_reg_1088_1151_3_5_n_0;
  wire RX_MEMORY_reg_1088_1151_3_5_n_1;
  wire RX_MEMORY_reg_1088_1151_3_5_n_2;
  wire RX_MEMORY_reg_1088_1151_6_8_n_0;
  wire RX_MEMORY_reg_1088_1151_6_8_n_1;
  wire RX_MEMORY_reg_1088_1151_6_8_n_2;
  wire RX_MEMORY_reg_1088_1151_9_11_n_0;
  wire RX_MEMORY_reg_1088_1151_9_11_n_1;
  wire RX_MEMORY_reg_1088_1151_9_11_n_2;
  wire RX_MEMORY_reg_1152_1215_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1152_1215_0_2_n_0;
  wire RX_MEMORY_reg_1152_1215_0_2_n_1;
  wire RX_MEMORY_reg_1152_1215_0_2_n_2;
  wire RX_MEMORY_reg_1152_1215_12_14_n_0;
  wire RX_MEMORY_reg_1152_1215_12_14_n_1;
  wire RX_MEMORY_reg_1152_1215_12_14_n_2;
  wire RX_MEMORY_reg_1152_1215_15_15_n_0;
  wire RX_MEMORY_reg_1152_1215_3_5_n_0;
  wire RX_MEMORY_reg_1152_1215_3_5_n_1;
  wire RX_MEMORY_reg_1152_1215_3_5_n_2;
  wire RX_MEMORY_reg_1152_1215_6_8_n_0;
  wire RX_MEMORY_reg_1152_1215_6_8_n_1;
  wire RX_MEMORY_reg_1152_1215_6_8_n_2;
  wire RX_MEMORY_reg_1152_1215_9_11_n_0;
  wire RX_MEMORY_reg_1152_1215_9_11_n_1;
  wire RX_MEMORY_reg_1152_1215_9_11_n_2;
  wire RX_MEMORY_reg_1216_1279_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1216_1279_0_2_n_0;
  wire RX_MEMORY_reg_1216_1279_0_2_n_1;
  wire RX_MEMORY_reg_1216_1279_0_2_n_2;
  wire RX_MEMORY_reg_1216_1279_12_14_n_0;
  wire RX_MEMORY_reg_1216_1279_12_14_n_1;
  wire RX_MEMORY_reg_1216_1279_12_14_n_2;
  wire RX_MEMORY_reg_1216_1279_15_15_n_0;
  wire RX_MEMORY_reg_1216_1279_3_5_n_0;
  wire RX_MEMORY_reg_1216_1279_3_5_n_1;
  wire RX_MEMORY_reg_1216_1279_3_5_n_2;
  wire RX_MEMORY_reg_1216_1279_6_8_n_0;
  wire RX_MEMORY_reg_1216_1279_6_8_n_1;
  wire RX_MEMORY_reg_1216_1279_6_8_n_2;
  wire RX_MEMORY_reg_1216_1279_9_11_n_0;
  wire RX_MEMORY_reg_1216_1279_9_11_n_1;
  wire RX_MEMORY_reg_1216_1279_9_11_n_2;
  wire RX_MEMORY_reg_1280_1343_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1280_1343_0_2_n_0;
  wire RX_MEMORY_reg_1280_1343_0_2_n_1;
  wire RX_MEMORY_reg_1280_1343_0_2_n_2;
  wire RX_MEMORY_reg_1280_1343_12_14_n_0;
  wire RX_MEMORY_reg_1280_1343_12_14_n_1;
  wire RX_MEMORY_reg_1280_1343_12_14_n_2;
  wire RX_MEMORY_reg_1280_1343_15_15_n_0;
  wire RX_MEMORY_reg_1280_1343_3_5_n_0;
  wire RX_MEMORY_reg_1280_1343_3_5_n_1;
  wire RX_MEMORY_reg_1280_1343_3_5_n_2;
  wire RX_MEMORY_reg_1280_1343_6_8_n_0;
  wire RX_MEMORY_reg_1280_1343_6_8_n_1;
  wire RX_MEMORY_reg_1280_1343_6_8_n_2;
  wire RX_MEMORY_reg_1280_1343_9_11_n_0;
  wire RX_MEMORY_reg_1280_1343_9_11_n_1;
  wire RX_MEMORY_reg_1280_1343_9_11_n_2;
  wire RX_MEMORY_reg_128_191_0_2_i_1_n_0;
  wire RX_MEMORY_reg_128_191_0_2_n_0;
  wire RX_MEMORY_reg_128_191_0_2_n_1;
  wire RX_MEMORY_reg_128_191_0_2_n_2;
  wire RX_MEMORY_reg_128_191_12_14_n_0;
  wire RX_MEMORY_reg_128_191_12_14_n_1;
  wire RX_MEMORY_reg_128_191_12_14_n_2;
  wire RX_MEMORY_reg_128_191_15_15_n_0;
  wire RX_MEMORY_reg_128_191_3_5_n_0;
  wire RX_MEMORY_reg_128_191_3_5_n_1;
  wire RX_MEMORY_reg_128_191_3_5_n_2;
  wire RX_MEMORY_reg_128_191_6_8_n_0;
  wire RX_MEMORY_reg_128_191_6_8_n_1;
  wire RX_MEMORY_reg_128_191_6_8_n_2;
  wire RX_MEMORY_reg_128_191_9_11_n_0;
  wire RX_MEMORY_reg_128_191_9_11_n_1;
  wire RX_MEMORY_reg_128_191_9_11_n_2;
  wire RX_MEMORY_reg_1344_1407_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1344_1407_0_2_n_0;
  wire RX_MEMORY_reg_1344_1407_0_2_n_1;
  wire RX_MEMORY_reg_1344_1407_0_2_n_2;
  wire RX_MEMORY_reg_1344_1407_12_14_n_0;
  wire RX_MEMORY_reg_1344_1407_12_14_n_1;
  wire RX_MEMORY_reg_1344_1407_12_14_n_2;
  wire RX_MEMORY_reg_1344_1407_15_15_n_0;
  wire RX_MEMORY_reg_1344_1407_3_5_n_0;
  wire RX_MEMORY_reg_1344_1407_3_5_n_1;
  wire RX_MEMORY_reg_1344_1407_3_5_n_2;
  wire RX_MEMORY_reg_1344_1407_6_8_n_0;
  wire RX_MEMORY_reg_1344_1407_6_8_n_1;
  wire RX_MEMORY_reg_1344_1407_6_8_n_2;
  wire RX_MEMORY_reg_1344_1407_9_11_n_0;
  wire RX_MEMORY_reg_1344_1407_9_11_n_1;
  wire RX_MEMORY_reg_1344_1407_9_11_n_2;
  wire RX_MEMORY_reg_1408_1471_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1408_1471_0_2_n_0;
  wire RX_MEMORY_reg_1408_1471_0_2_n_1;
  wire RX_MEMORY_reg_1408_1471_0_2_n_2;
  wire RX_MEMORY_reg_1408_1471_12_14_n_0;
  wire RX_MEMORY_reg_1408_1471_12_14_n_1;
  wire RX_MEMORY_reg_1408_1471_12_14_n_2;
  wire RX_MEMORY_reg_1408_1471_15_15_n_0;
  wire RX_MEMORY_reg_1408_1471_3_5_n_0;
  wire RX_MEMORY_reg_1408_1471_3_5_n_1;
  wire RX_MEMORY_reg_1408_1471_3_5_n_2;
  wire RX_MEMORY_reg_1408_1471_6_8_n_0;
  wire RX_MEMORY_reg_1408_1471_6_8_n_1;
  wire RX_MEMORY_reg_1408_1471_6_8_n_2;
  wire RX_MEMORY_reg_1408_1471_9_11_n_0;
  wire RX_MEMORY_reg_1408_1471_9_11_n_1;
  wire RX_MEMORY_reg_1408_1471_9_11_n_2;
  wire RX_MEMORY_reg_1472_1535_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1472_1535_0_2_n_0;
  wire RX_MEMORY_reg_1472_1535_0_2_n_1;
  wire RX_MEMORY_reg_1472_1535_0_2_n_2;
  wire RX_MEMORY_reg_1472_1535_12_14_n_0;
  wire RX_MEMORY_reg_1472_1535_12_14_n_1;
  wire RX_MEMORY_reg_1472_1535_12_14_n_2;
  wire RX_MEMORY_reg_1472_1535_15_15_n_0;
  wire RX_MEMORY_reg_1472_1535_3_5_n_0;
  wire RX_MEMORY_reg_1472_1535_3_5_n_1;
  wire RX_MEMORY_reg_1472_1535_3_5_n_2;
  wire RX_MEMORY_reg_1472_1535_6_8_n_0;
  wire RX_MEMORY_reg_1472_1535_6_8_n_1;
  wire RX_MEMORY_reg_1472_1535_6_8_n_2;
  wire RX_MEMORY_reg_1472_1535_9_11_n_0;
  wire RX_MEMORY_reg_1472_1535_9_11_n_1;
  wire RX_MEMORY_reg_1472_1535_9_11_n_2;
  wire RX_MEMORY_reg_1536_1599_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1536_1599_0_2_n_0;
  wire RX_MEMORY_reg_1536_1599_0_2_n_1;
  wire RX_MEMORY_reg_1536_1599_0_2_n_2;
  wire RX_MEMORY_reg_1536_1599_12_14_n_0;
  wire RX_MEMORY_reg_1536_1599_12_14_n_1;
  wire RX_MEMORY_reg_1536_1599_12_14_n_2;
  wire RX_MEMORY_reg_1536_1599_15_15_n_0;
  wire RX_MEMORY_reg_1536_1599_3_5_n_0;
  wire RX_MEMORY_reg_1536_1599_3_5_n_1;
  wire RX_MEMORY_reg_1536_1599_3_5_n_2;
  wire RX_MEMORY_reg_1536_1599_6_8_n_0;
  wire RX_MEMORY_reg_1536_1599_6_8_n_1;
  wire RX_MEMORY_reg_1536_1599_6_8_n_2;
  wire RX_MEMORY_reg_1536_1599_9_11_n_0;
  wire RX_MEMORY_reg_1536_1599_9_11_n_1;
  wire RX_MEMORY_reg_1536_1599_9_11_n_2;
  wire RX_MEMORY_reg_1600_1663_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1600_1663_0_2_n_0;
  wire RX_MEMORY_reg_1600_1663_0_2_n_1;
  wire RX_MEMORY_reg_1600_1663_0_2_n_2;
  wire RX_MEMORY_reg_1600_1663_12_14_n_0;
  wire RX_MEMORY_reg_1600_1663_12_14_n_1;
  wire RX_MEMORY_reg_1600_1663_12_14_n_2;
  wire RX_MEMORY_reg_1600_1663_15_15_n_0;
  wire RX_MEMORY_reg_1600_1663_3_5_n_0;
  wire RX_MEMORY_reg_1600_1663_3_5_n_1;
  wire RX_MEMORY_reg_1600_1663_3_5_n_2;
  wire RX_MEMORY_reg_1600_1663_6_8_n_0;
  wire RX_MEMORY_reg_1600_1663_6_8_n_1;
  wire RX_MEMORY_reg_1600_1663_6_8_n_2;
  wire RX_MEMORY_reg_1600_1663_9_11_n_0;
  wire RX_MEMORY_reg_1600_1663_9_11_n_1;
  wire RX_MEMORY_reg_1600_1663_9_11_n_2;
  wire RX_MEMORY_reg_1664_1727_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1664_1727_0_2_n_0;
  wire RX_MEMORY_reg_1664_1727_0_2_n_1;
  wire RX_MEMORY_reg_1664_1727_0_2_n_2;
  wire RX_MEMORY_reg_1664_1727_12_14_n_0;
  wire RX_MEMORY_reg_1664_1727_12_14_n_1;
  wire RX_MEMORY_reg_1664_1727_12_14_n_2;
  wire RX_MEMORY_reg_1664_1727_15_15_n_0;
  wire RX_MEMORY_reg_1664_1727_3_5_n_0;
  wire RX_MEMORY_reg_1664_1727_3_5_n_1;
  wire RX_MEMORY_reg_1664_1727_3_5_n_2;
  wire RX_MEMORY_reg_1664_1727_6_8_n_0;
  wire RX_MEMORY_reg_1664_1727_6_8_n_1;
  wire RX_MEMORY_reg_1664_1727_6_8_n_2;
  wire RX_MEMORY_reg_1664_1727_9_11_n_0;
  wire RX_MEMORY_reg_1664_1727_9_11_n_1;
  wire RX_MEMORY_reg_1664_1727_9_11_n_2;
  wire RX_MEMORY_reg_1728_1791_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1728_1791_0_2_n_0;
  wire RX_MEMORY_reg_1728_1791_0_2_n_1;
  wire RX_MEMORY_reg_1728_1791_0_2_n_2;
  wire RX_MEMORY_reg_1728_1791_12_14_n_0;
  wire RX_MEMORY_reg_1728_1791_12_14_n_1;
  wire RX_MEMORY_reg_1728_1791_12_14_n_2;
  wire RX_MEMORY_reg_1728_1791_15_15_n_0;
  wire RX_MEMORY_reg_1728_1791_3_5_n_0;
  wire RX_MEMORY_reg_1728_1791_3_5_n_1;
  wire RX_MEMORY_reg_1728_1791_3_5_n_2;
  wire RX_MEMORY_reg_1728_1791_6_8_n_0;
  wire RX_MEMORY_reg_1728_1791_6_8_n_1;
  wire RX_MEMORY_reg_1728_1791_6_8_n_2;
  wire RX_MEMORY_reg_1728_1791_9_11_n_0;
  wire RX_MEMORY_reg_1728_1791_9_11_n_1;
  wire RX_MEMORY_reg_1728_1791_9_11_n_2;
  wire RX_MEMORY_reg_1792_1855_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1792_1855_0_2_n_0;
  wire RX_MEMORY_reg_1792_1855_0_2_n_1;
  wire RX_MEMORY_reg_1792_1855_0_2_n_2;
  wire RX_MEMORY_reg_1792_1855_12_14_n_0;
  wire RX_MEMORY_reg_1792_1855_12_14_n_1;
  wire RX_MEMORY_reg_1792_1855_12_14_n_2;
  wire RX_MEMORY_reg_1792_1855_15_15_n_0;
  wire RX_MEMORY_reg_1792_1855_3_5_n_0;
  wire RX_MEMORY_reg_1792_1855_3_5_n_1;
  wire RX_MEMORY_reg_1792_1855_3_5_n_2;
  wire RX_MEMORY_reg_1792_1855_6_8_n_0;
  wire RX_MEMORY_reg_1792_1855_6_8_n_1;
  wire RX_MEMORY_reg_1792_1855_6_8_n_2;
  wire RX_MEMORY_reg_1792_1855_9_11_n_0;
  wire RX_MEMORY_reg_1792_1855_9_11_n_1;
  wire RX_MEMORY_reg_1792_1855_9_11_n_2;
  wire RX_MEMORY_reg_1856_1919_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1856_1919_0_2_n_0;
  wire RX_MEMORY_reg_1856_1919_0_2_n_1;
  wire RX_MEMORY_reg_1856_1919_0_2_n_2;
  wire RX_MEMORY_reg_1856_1919_12_14_n_0;
  wire RX_MEMORY_reg_1856_1919_12_14_n_1;
  wire RX_MEMORY_reg_1856_1919_12_14_n_2;
  wire RX_MEMORY_reg_1856_1919_15_15_n_0;
  wire RX_MEMORY_reg_1856_1919_3_5_n_0;
  wire RX_MEMORY_reg_1856_1919_3_5_n_1;
  wire RX_MEMORY_reg_1856_1919_3_5_n_2;
  wire RX_MEMORY_reg_1856_1919_6_8_n_0;
  wire RX_MEMORY_reg_1856_1919_6_8_n_1;
  wire RX_MEMORY_reg_1856_1919_6_8_n_2;
  wire RX_MEMORY_reg_1856_1919_9_11_n_0;
  wire RX_MEMORY_reg_1856_1919_9_11_n_1;
  wire RX_MEMORY_reg_1856_1919_9_11_n_2;
  wire RX_MEMORY_reg_1920_1983_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1920_1983_0_2_n_0;
  wire RX_MEMORY_reg_1920_1983_0_2_n_1;
  wire RX_MEMORY_reg_1920_1983_0_2_n_2;
  wire RX_MEMORY_reg_1920_1983_12_14_n_0;
  wire RX_MEMORY_reg_1920_1983_12_14_n_1;
  wire RX_MEMORY_reg_1920_1983_12_14_n_2;
  wire RX_MEMORY_reg_1920_1983_15_15_n_0;
  wire RX_MEMORY_reg_1920_1983_3_5_n_0;
  wire RX_MEMORY_reg_1920_1983_3_5_n_1;
  wire RX_MEMORY_reg_1920_1983_3_5_n_2;
  wire RX_MEMORY_reg_1920_1983_6_8_n_0;
  wire RX_MEMORY_reg_1920_1983_6_8_n_1;
  wire RX_MEMORY_reg_1920_1983_6_8_n_2;
  wire RX_MEMORY_reg_1920_1983_9_11_n_0;
  wire RX_MEMORY_reg_1920_1983_9_11_n_1;
  wire RX_MEMORY_reg_1920_1983_9_11_n_2;
  wire RX_MEMORY_reg_192_255_0_2_i_1_n_0;
  wire RX_MEMORY_reg_192_255_0_2_n_0;
  wire RX_MEMORY_reg_192_255_0_2_n_1;
  wire RX_MEMORY_reg_192_255_0_2_n_2;
  wire RX_MEMORY_reg_192_255_12_14_n_0;
  wire RX_MEMORY_reg_192_255_12_14_n_1;
  wire RX_MEMORY_reg_192_255_12_14_n_2;
  wire RX_MEMORY_reg_192_255_15_15_n_0;
  wire RX_MEMORY_reg_192_255_3_5_n_0;
  wire RX_MEMORY_reg_192_255_3_5_n_1;
  wire RX_MEMORY_reg_192_255_3_5_n_2;
  wire RX_MEMORY_reg_192_255_6_8_n_0;
  wire RX_MEMORY_reg_192_255_6_8_n_1;
  wire RX_MEMORY_reg_192_255_6_8_n_2;
  wire RX_MEMORY_reg_192_255_9_11_n_0;
  wire RX_MEMORY_reg_192_255_9_11_n_1;
  wire RX_MEMORY_reg_192_255_9_11_n_2;
  wire RX_MEMORY_reg_1984_2047_0_2_i_1_n_0;
  wire RX_MEMORY_reg_1984_2047_0_2_n_0;
  wire RX_MEMORY_reg_1984_2047_0_2_n_1;
  wire RX_MEMORY_reg_1984_2047_0_2_n_2;
  wire RX_MEMORY_reg_1984_2047_12_14_n_0;
  wire RX_MEMORY_reg_1984_2047_12_14_n_1;
  wire RX_MEMORY_reg_1984_2047_12_14_n_2;
  wire RX_MEMORY_reg_1984_2047_15_15_n_0;
  wire RX_MEMORY_reg_1984_2047_3_5_n_0;
  wire RX_MEMORY_reg_1984_2047_3_5_n_1;
  wire RX_MEMORY_reg_1984_2047_3_5_n_2;
  wire RX_MEMORY_reg_1984_2047_6_8_n_0;
  wire RX_MEMORY_reg_1984_2047_6_8_n_1;
  wire RX_MEMORY_reg_1984_2047_6_8_n_2;
  wire RX_MEMORY_reg_1984_2047_9_11_n_0;
  wire RX_MEMORY_reg_1984_2047_9_11_n_1;
  wire RX_MEMORY_reg_1984_2047_9_11_n_2;
  wire RX_MEMORY_reg_256_319_0_2_i_1_n_0;
  wire RX_MEMORY_reg_256_319_0_2_n_0;
  wire RX_MEMORY_reg_256_319_0_2_n_1;
  wire RX_MEMORY_reg_256_319_0_2_n_2;
  wire RX_MEMORY_reg_256_319_12_14_n_0;
  wire RX_MEMORY_reg_256_319_12_14_n_1;
  wire RX_MEMORY_reg_256_319_12_14_n_2;
  wire RX_MEMORY_reg_256_319_15_15_n_0;
  wire RX_MEMORY_reg_256_319_3_5_n_0;
  wire RX_MEMORY_reg_256_319_3_5_n_1;
  wire RX_MEMORY_reg_256_319_3_5_n_2;
  wire RX_MEMORY_reg_256_319_6_8_n_0;
  wire RX_MEMORY_reg_256_319_6_8_n_1;
  wire RX_MEMORY_reg_256_319_6_8_n_2;
  wire RX_MEMORY_reg_256_319_9_11_n_0;
  wire RX_MEMORY_reg_256_319_9_11_n_1;
  wire RX_MEMORY_reg_256_319_9_11_n_2;
  wire RX_MEMORY_reg_320_383_0_2_i_1_n_0;
  wire RX_MEMORY_reg_320_383_0_2_n_0;
  wire RX_MEMORY_reg_320_383_0_2_n_1;
  wire RX_MEMORY_reg_320_383_0_2_n_2;
  wire RX_MEMORY_reg_320_383_12_14_n_0;
  wire RX_MEMORY_reg_320_383_12_14_n_1;
  wire RX_MEMORY_reg_320_383_12_14_n_2;
  wire RX_MEMORY_reg_320_383_15_15_n_0;
  wire RX_MEMORY_reg_320_383_3_5_n_0;
  wire RX_MEMORY_reg_320_383_3_5_n_1;
  wire RX_MEMORY_reg_320_383_3_5_n_2;
  wire RX_MEMORY_reg_320_383_6_8_n_0;
  wire RX_MEMORY_reg_320_383_6_8_n_1;
  wire RX_MEMORY_reg_320_383_6_8_n_2;
  wire RX_MEMORY_reg_320_383_9_11_n_0;
  wire RX_MEMORY_reg_320_383_9_11_n_1;
  wire RX_MEMORY_reg_320_383_9_11_n_2;
  wire RX_MEMORY_reg_384_447_0_2_i_1_n_0;
  wire RX_MEMORY_reg_384_447_0_2_n_0;
  wire RX_MEMORY_reg_384_447_0_2_n_1;
  wire RX_MEMORY_reg_384_447_0_2_n_2;
  wire RX_MEMORY_reg_384_447_12_14_n_0;
  wire RX_MEMORY_reg_384_447_12_14_n_1;
  wire RX_MEMORY_reg_384_447_12_14_n_2;
  wire RX_MEMORY_reg_384_447_15_15_n_0;
  wire RX_MEMORY_reg_384_447_3_5_n_0;
  wire RX_MEMORY_reg_384_447_3_5_n_1;
  wire RX_MEMORY_reg_384_447_3_5_n_2;
  wire RX_MEMORY_reg_384_447_6_8_n_0;
  wire RX_MEMORY_reg_384_447_6_8_n_1;
  wire RX_MEMORY_reg_384_447_6_8_n_2;
  wire RX_MEMORY_reg_384_447_9_11_n_0;
  wire RX_MEMORY_reg_384_447_9_11_n_1;
  wire RX_MEMORY_reg_384_447_9_11_n_2;
  wire RX_MEMORY_reg_448_511_0_2_i_1_n_0;
  wire RX_MEMORY_reg_448_511_0_2_n_0;
  wire RX_MEMORY_reg_448_511_0_2_n_1;
  wire RX_MEMORY_reg_448_511_0_2_n_2;
  wire RX_MEMORY_reg_448_511_12_14_n_0;
  wire RX_MEMORY_reg_448_511_12_14_n_1;
  wire RX_MEMORY_reg_448_511_12_14_n_2;
  wire RX_MEMORY_reg_448_511_15_15_n_0;
  wire RX_MEMORY_reg_448_511_3_5_n_0;
  wire RX_MEMORY_reg_448_511_3_5_n_1;
  wire RX_MEMORY_reg_448_511_3_5_n_2;
  wire RX_MEMORY_reg_448_511_6_8_n_0;
  wire RX_MEMORY_reg_448_511_6_8_n_1;
  wire RX_MEMORY_reg_448_511_6_8_n_2;
  wire RX_MEMORY_reg_448_511_9_11_n_0;
  wire RX_MEMORY_reg_448_511_9_11_n_1;
  wire RX_MEMORY_reg_448_511_9_11_n_2;
  wire RX_MEMORY_reg_512_575_0_2_i_1_n_0;
  wire RX_MEMORY_reg_512_575_0_2_n_0;
  wire RX_MEMORY_reg_512_575_0_2_n_1;
  wire RX_MEMORY_reg_512_575_0_2_n_2;
  wire RX_MEMORY_reg_512_575_12_14_n_0;
  wire RX_MEMORY_reg_512_575_12_14_n_1;
  wire RX_MEMORY_reg_512_575_12_14_n_2;
  wire RX_MEMORY_reg_512_575_15_15_n_0;
  wire RX_MEMORY_reg_512_575_3_5_n_0;
  wire RX_MEMORY_reg_512_575_3_5_n_1;
  wire RX_MEMORY_reg_512_575_3_5_n_2;
  wire RX_MEMORY_reg_512_575_6_8_n_0;
  wire RX_MEMORY_reg_512_575_6_8_n_1;
  wire RX_MEMORY_reg_512_575_6_8_n_2;
  wire RX_MEMORY_reg_512_575_9_11_n_0;
  wire RX_MEMORY_reg_512_575_9_11_n_1;
  wire RX_MEMORY_reg_512_575_9_11_n_2;
  wire RX_MEMORY_reg_576_639_0_2_i_1_n_0;
  wire RX_MEMORY_reg_576_639_0_2_n_0;
  wire RX_MEMORY_reg_576_639_0_2_n_1;
  wire RX_MEMORY_reg_576_639_0_2_n_2;
  wire RX_MEMORY_reg_576_639_12_14_n_0;
  wire RX_MEMORY_reg_576_639_12_14_n_1;
  wire RX_MEMORY_reg_576_639_12_14_n_2;
  wire RX_MEMORY_reg_576_639_15_15_n_0;
  wire RX_MEMORY_reg_576_639_3_5_n_0;
  wire RX_MEMORY_reg_576_639_3_5_n_1;
  wire RX_MEMORY_reg_576_639_3_5_n_2;
  wire RX_MEMORY_reg_576_639_6_8_n_0;
  wire RX_MEMORY_reg_576_639_6_8_n_1;
  wire RX_MEMORY_reg_576_639_6_8_n_2;
  wire RX_MEMORY_reg_576_639_9_11_n_0;
  wire RX_MEMORY_reg_576_639_9_11_n_1;
  wire RX_MEMORY_reg_576_639_9_11_n_2;
  wire RX_MEMORY_reg_640_703_0_2_i_1_n_0;
  wire RX_MEMORY_reg_640_703_0_2_n_0;
  wire RX_MEMORY_reg_640_703_0_2_n_1;
  wire RX_MEMORY_reg_640_703_0_2_n_2;
  wire RX_MEMORY_reg_640_703_12_14_n_0;
  wire RX_MEMORY_reg_640_703_12_14_n_1;
  wire RX_MEMORY_reg_640_703_12_14_n_2;
  wire RX_MEMORY_reg_640_703_15_15_n_0;
  wire RX_MEMORY_reg_640_703_3_5_n_0;
  wire RX_MEMORY_reg_640_703_3_5_n_1;
  wire RX_MEMORY_reg_640_703_3_5_n_2;
  wire RX_MEMORY_reg_640_703_6_8_n_0;
  wire RX_MEMORY_reg_640_703_6_8_n_1;
  wire RX_MEMORY_reg_640_703_6_8_n_2;
  wire RX_MEMORY_reg_640_703_9_11_n_0;
  wire RX_MEMORY_reg_640_703_9_11_n_1;
  wire RX_MEMORY_reg_640_703_9_11_n_2;
  wire RX_MEMORY_reg_64_127_0_2_i_1_n_0;
  wire RX_MEMORY_reg_64_127_0_2_n_0;
  wire RX_MEMORY_reg_64_127_0_2_n_1;
  wire RX_MEMORY_reg_64_127_0_2_n_2;
  wire RX_MEMORY_reg_64_127_12_14_n_0;
  wire RX_MEMORY_reg_64_127_12_14_n_1;
  wire RX_MEMORY_reg_64_127_12_14_n_2;
  wire RX_MEMORY_reg_64_127_15_15_n_0;
  wire RX_MEMORY_reg_64_127_3_5_n_0;
  wire RX_MEMORY_reg_64_127_3_5_n_1;
  wire RX_MEMORY_reg_64_127_3_5_n_2;
  wire RX_MEMORY_reg_64_127_6_8_n_0;
  wire RX_MEMORY_reg_64_127_6_8_n_1;
  wire RX_MEMORY_reg_64_127_6_8_n_2;
  wire RX_MEMORY_reg_64_127_9_11_n_0;
  wire RX_MEMORY_reg_64_127_9_11_n_1;
  wire RX_MEMORY_reg_64_127_9_11_n_2;
  wire RX_MEMORY_reg_704_767_0_2_i_1_n_0;
  wire RX_MEMORY_reg_704_767_0_2_n_0;
  wire RX_MEMORY_reg_704_767_0_2_n_1;
  wire RX_MEMORY_reg_704_767_0_2_n_2;
  wire RX_MEMORY_reg_704_767_12_14_n_0;
  wire RX_MEMORY_reg_704_767_12_14_n_1;
  wire RX_MEMORY_reg_704_767_12_14_n_2;
  wire RX_MEMORY_reg_704_767_15_15_n_0;
  wire RX_MEMORY_reg_704_767_3_5_n_0;
  wire RX_MEMORY_reg_704_767_3_5_n_1;
  wire RX_MEMORY_reg_704_767_3_5_n_2;
  wire RX_MEMORY_reg_704_767_6_8_n_0;
  wire RX_MEMORY_reg_704_767_6_8_n_1;
  wire RX_MEMORY_reg_704_767_6_8_n_2;
  wire RX_MEMORY_reg_704_767_9_11_n_0;
  wire RX_MEMORY_reg_704_767_9_11_n_1;
  wire RX_MEMORY_reg_704_767_9_11_n_2;
  wire RX_MEMORY_reg_768_831_0_2_i_1_n_0;
  wire RX_MEMORY_reg_768_831_0_2_n_0;
  wire RX_MEMORY_reg_768_831_0_2_n_1;
  wire RX_MEMORY_reg_768_831_0_2_n_2;
  wire RX_MEMORY_reg_768_831_12_14_n_0;
  wire RX_MEMORY_reg_768_831_12_14_n_1;
  wire RX_MEMORY_reg_768_831_12_14_n_2;
  wire RX_MEMORY_reg_768_831_15_15_n_0;
  wire RX_MEMORY_reg_768_831_3_5_n_0;
  wire RX_MEMORY_reg_768_831_3_5_n_1;
  wire RX_MEMORY_reg_768_831_3_5_n_2;
  wire RX_MEMORY_reg_768_831_6_8_n_0;
  wire RX_MEMORY_reg_768_831_6_8_n_1;
  wire RX_MEMORY_reg_768_831_6_8_n_2;
  wire RX_MEMORY_reg_768_831_9_11_n_0;
  wire RX_MEMORY_reg_768_831_9_11_n_1;
  wire RX_MEMORY_reg_768_831_9_11_n_2;
  wire RX_MEMORY_reg_832_895_0_2_i_1_n_0;
  wire RX_MEMORY_reg_832_895_0_2_n_0;
  wire RX_MEMORY_reg_832_895_0_2_n_1;
  wire RX_MEMORY_reg_832_895_0_2_n_2;
  wire RX_MEMORY_reg_832_895_12_14_n_0;
  wire RX_MEMORY_reg_832_895_12_14_n_1;
  wire RX_MEMORY_reg_832_895_12_14_n_2;
  wire RX_MEMORY_reg_832_895_15_15_n_0;
  wire RX_MEMORY_reg_832_895_3_5_n_0;
  wire RX_MEMORY_reg_832_895_3_5_n_1;
  wire RX_MEMORY_reg_832_895_3_5_n_2;
  wire RX_MEMORY_reg_832_895_6_8_n_0;
  wire RX_MEMORY_reg_832_895_6_8_n_1;
  wire RX_MEMORY_reg_832_895_6_8_n_2;
  wire RX_MEMORY_reg_832_895_9_11_n_0;
  wire RX_MEMORY_reg_832_895_9_11_n_1;
  wire RX_MEMORY_reg_832_895_9_11_n_2;
  wire RX_MEMORY_reg_896_959_0_2_i_1_n_0;
  wire RX_MEMORY_reg_896_959_0_2_n_0;
  wire RX_MEMORY_reg_896_959_0_2_n_1;
  wire RX_MEMORY_reg_896_959_0_2_n_2;
  wire RX_MEMORY_reg_896_959_12_14_n_0;
  wire RX_MEMORY_reg_896_959_12_14_n_1;
  wire RX_MEMORY_reg_896_959_12_14_n_2;
  wire RX_MEMORY_reg_896_959_15_15_n_0;
  wire RX_MEMORY_reg_896_959_3_5_n_0;
  wire RX_MEMORY_reg_896_959_3_5_n_1;
  wire RX_MEMORY_reg_896_959_3_5_n_2;
  wire RX_MEMORY_reg_896_959_6_8_n_0;
  wire RX_MEMORY_reg_896_959_6_8_n_1;
  wire RX_MEMORY_reg_896_959_6_8_n_2;
  wire RX_MEMORY_reg_896_959_9_11_n_0;
  wire RX_MEMORY_reg_896_959_9_11_n_1;
  wire RX_MEMORY_reg_896_959_9_11_n_2;
  wire RX_MEMORY_reg_960_1023_0_2_i_1_n_0;
  wire RX_MEMORY_reg_960_1023_0_2_n_0;
  wire RX_MEMORY_reg_960_1023_0_2_n_1;
  wire RX_MEMORY_reg_960_1023_0_2_n_2;
  wire RX_MEMORY_reg_960_1023_12_14_n_0;
  wire RX_MEMORY_reg_960_1023_12_14_n_1;
  wire RX_MEMORY_reg_960_1023_12_14_n_2;
  wire RX_MEMORY_reg_960_1023_15_15_n_0;
  wire RX_MEMORY_reg_960_1023_3_5_n_0;
  wire RX_MEMORY_reg_960_1023_3_5_n_1;
  wire RX_MEMORY_reg_960_1023_3_5_n_2;
  wire RX_MEMORY_reg_960_1023_6_8_n_0;
  wire RX_MEMORY_reg_960_1023_6_8_n_1;
  wire RX_MEMORY_reg_960_1023_6_8_n_2;
  wire RX_MEMORY_reg_960_1023_9_11_n_0;
  wire RX_MEMORY_reg_960_1023_9_11_n_1;
  wire RX_MEMORY_reg_960_1023_9_11_n_2;
  wire [10:0]RX_PACKET_LENGTH;
  wire \RX_PACKET_LENGTH[0]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[10]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[10]_i_2_n_0 ;
  wire \RX_PACKET_LENGTH[10]_i_3_n_0 ;
  wire \RX_PACKET_LENGTH[10]_i_4_n_0 ;
  wire \RX_PACKET_LENGTH[1]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[2]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[3]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[4]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[5]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[6]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[6]_i_2_n_0 ;
  wire \RX_PACKET_LENGTH[7]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[8]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH[9]_i_1_n_0 ;
  wire RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0;
  wire [10:0]RX_PACKET_LENGTH_SYNC;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_10_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_11_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_12_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_13_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_14_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_15_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_16_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_2_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC[10]_i_9_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC_reg[10]_i_3_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC_reg[10]_i_4_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC_reg[10]_i_5_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC_reg[10]_i_6_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC_reg[10]_i_7_n_0 ;
  wire \RX_PACKET_LENGTH_SYNC_reg[10]_i_8_n_0 ;
  (* RTL_KEEP = "yes" *) wire [2:0]RX_PACKET_STATE;
  wire RX_PACKET_STATE0;
  wire [3:0]RX_PHY_STATE;
  wire RX_PHY_STATE0;
  wire \RX_PHY_STATE[1]_i_2_n_0 ;
  wire \RX_PHY_STATE[2]_i_1_n_0 ;
  wire \RX_PHY_STATE[3]_i_10_n_0 ;
  wire \RX_PHY_STATE[3]_i_11_n_0 ;
  wire \RX_PHY_STATE[3]_i_12_n_0 ;
  wire \RX_PHY_STATE[3]_i_13_n_0 ;
  wire \RX_PHY_STATE[3]_i_1_n_0 ;
  wire \RX_PHY_STATE[3]_i_4_n_0 ;
  wire \RX_PHY_STATE[3]_i_5_n_0 ;
  wire \RX_PHY_STATE[3]_i_6_n_0 ;
  wire \RX_PHY_STATE[3]_i_7_n_0 ;
  wire \RX_PHY_STATE[3]_i_8_n_0 ;
  wire \RX_PHY_STATE[3]_i_9_n_0 ;
  wire \RX_PHY_STATE_reg_n_0_[0] ;
  wire \RX_PHY_STATE_reg_n_0_[1] ;
  wire \RX_PHY_STATE_reg_n_0_[2] ;
  wire \RX_PHY_STATE_reg_n_0_[3] ;
  wire [10:0]RX_READ_ADDRESS;
  wire \RX_READ_ADDRESS[0]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[0]_i_2_n_0 ;
  wire \RX_READ_ADDRESS[0]_rep_i_1__0_n_0 ;
  wire \RX_READ_ADDRESS[0]_rep_i_1__1_n_0 ;
  wire \RX_READ_ADDRESS[0]_rep_i_1__2_n_0 ;
  wire \RX_READ_ADDRESS[0]_rep_i_1__3_n_0 ;
  wire \RX_READ_ADDRESS[0]_rep_i_1_n_0 ;
  wire \RX_READ_ADDRESS[10]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[1]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[1]_rep_i_1__0_n_0 ;
  wire \RX_READ_ADDRESS[1]_rep_i_1__1_n_0 ;
  wire \RX_READ_ADDRESS[1]_rep_i_1__2_n_0 ;
  wire \RX_READ_ADDRESS[1]_rep_i_1_n_0 ;
  wire \RX_READ_ADDRESS[2]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[2]_rep_i_1__0_n_0 ;
  wire \RX_READ_ADDRESS[2]_rep_i_1__1_n_0 ;
  wire \RX_READ_ADDRESS[2]_rep_i_1__2_n_0 ;
  wire \RX_READ_ADDRESS[2]_rep_i_1_n_0 ;
  wire \RX_READ_ADDRESS[3]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[3]_i_2_n_0 ;
  wire \RX_READ_ADDRESS[3]_rep_i_1__0_n_0 ;
  wire \RX_READ_ADDRESS[3]_rep_i_1__1_n_0 ;
  wire \RX_READ_ADDRESS[3]_rep_i_1__2_n_0 ;
  wire \RX_READ_ADDRESS[3]_rep_i_1_n_0 ;
  wire \RX_READ_ADDRESS[4]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[4]_i_2_n_0 ;
  wire \RX_READ_ADDRESS[4]_rep_i_1__0_n_0 ;
  wire \RX_READ_ADDRESS[4]_rep_i_1__1_n_0 ;
  wire \RX_READ_ADDRESS[4]_rep_i_1__2_n_0 ;
  wire \RX_READ_ADDRESS[4]_rep_i_1_n_0 ;
  wire \RX_READ_ADDRESS[5]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[5]_i_2_n_0 ;
  wire \RX_READ_ADDRESS[5]_rep_i_1__0_n_0 ;
  wire \RX_READ_ADDRESS[5]_rep_i_1__1_n_0 ;
  wire \RX_READ_ADDRESS[5]_rep_i_1__2_n_0 ;
  wire \RX_READ_ADDRESS[5]_rep_i_1__3_n_0 ;
  wire \RX_READ_ADDRESS[5]_rep_i_1_n_0 ;
  wire \RX_READ_ADDRESS[6]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[6]_i_2_n_0 ;
  wire \RX_READ_ADDRESS[7]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[8]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[8]_i_2_n_0 ;
  wire \RX_READ_ADDRESS[9]_i_1_n_0 ;
  wire \RX_READ_ADDRESS[9]_i_2_n_0 ;
  wire \RX_READ_ADDRESS_reg[0]_rep__0_n_0 ;
  wire \RX_READ_ADDRESS_reg[0]_rep__1_n_0 ;
  wire \RX_READ_ADDRESS_reg[0]_rep__2_n_0 ;
  wire \RX_READ_ADDRESS_reg[0]_rep__3_n_0 ;
  wire \RX_READ_ADDRESS_reg[0]_rep_n_0 ;
  wire \RX_READ_ADDRESS_reg[1]_rep__0_n_0 ;
  wire \RX_READ_ADDRESS_reg[1]_rep__1_n_0 ;
  wire \RX_READ_ADDRESS_reg[1]_rep__2_n_0 ;
  wire \RX_READ_ADDRESS_reg[1]_rep_n_0 ;
  wire \RX_READ_ADDRESS_reg[2]_rep__0_n_0 ;
  wire \RX_READ_ADDRESS_reg[2]_rep__1_n_0 ;
  wire \RX_READ_ADDRESS_reg[2]_rep__2_n_0 ;
  wire \RX_READ_ADDRESS_reg[2]_rep_n_0 ;
  wire \RX_READ_ADDRESS_reg[3]_rep__0_n_0 ;
  wire \RX_READ_ADDRESS_reg[3]_rep__1_n_0 ;
  wire \RX_READ_ADDRESS_reg[3]_rep__2_n_0 ;
  wire \RX_READ_ADDRESS_reg[3]_rep_n_0 ;
  wire \RX_READ_ADDRESS_reg[4]_rep__0_n_0 ;
  wire \RX_READ_ADDRESS_reg[4]_rep__1_n_0 ;
  wire \RX_READ_ADDRESS_reg[4]_rep__2_n_0 ;
  wire \RX_READ_ADDRESS_reg[4]_rep_n_0 ;
  wire \RX_READ_ADDRESS_reg[5]_rep__0_n_0 ;
  wire \RX_READ_ADDRESS_reg[5]_rep__1_n_0 ;
  wire \RX_READ_ADDRESS_reg[5]_rep__2_n_0 ;
  wire \RX_READ_ADDRESS_reg[5]_rep__3_n_0 ;
  wire \RX_READ_ADDRESS_reg[5]_rep_n_0 ;
  wire \RX_READ_BUFFER[0]_i_1_n_0 ;
  wire \RX_READ_BUFFER[0]_i_2_n_0 ;
  wire \RX_READ_BUFFER[0]_i_3_n_0 ;
  wire \RX_READ_BUFFER[0]_i_5_n_0 ;
  wire \RX_READ_BUFFER[0]_i_6_n_0 ;
  wire \RX_READ_BUFFER[0]_i_7_n_0 ;
  wire \RX_READ_BUFFER[0]_i_8_n_0 ;
  wire \RX_READ_BUFFER[1]_i_1_n_0 ;
  wire \RX_READ_BUFFER[2]_i_1_n_0 ;
  wire \RX_READ_BUFFER[3]_i_1_n_0 ;
  wire \RX_READ_BUFFER[4]_i_1_n_0 ;
  wire \RX_READ_BUFFER_reg_n_0_[0] ;
  wire \RX_READ_BUFFER_reg_n_0_[1] ;
  wire \RX_READ_BUFFER_reg_n_0_[2] ;
  wire \RX_READ_BUFFER_reg_n_0_[3] ;
  wire \RX_READ_BUFFER_reg_n_0_[4] ;
  wire [10:0]RX_START_ADDRESS;
  wire \RX_START_ADDRESS[10]_i_1_n_0 ;
  wire [10:0]RX_START_ADDRESS_SYNC;
  wire [10:0]RX_START_ADDRESS_SYNC0;
  wire RX_STB_i_1_n_0;
  wire RX_STB_i_2_n_0;
  wire \RX_WRITE_ADDRESS[0]_rep_i_1_n_0 ;
  wire \RX_WRITE_ADDRESS[10]_i_2_n_0 ;
  wire \RX_WRITE_ADDRESS[1]_rep_i_1__0_n_0 ;
  wire \RX_WRITE_ADDRESS[1]_rep_i_1_n_0 ;
  wire \RX_WRITE_ADDRESS[2]_rep_i_1_n_0 ;
  wire \RX_WRITE_ADDRESS[3]_rep_i_1_n_0 ;
  wire \RX_WRITE_ADDRESS[4]_rep_i_1_n_0 ;
  wire \RX_WRITE_ADDRESS[5]_rep_i_1_n_0 ;
  wire \RX_WRITE_ADDRESS_reg[0]_rep_n_0 ;
  wire \RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ;
  wire \RX_WRITE_ADDRESS_reg[1]_rep_n_0 ;
  wire \RX_WRITE_ADDRESS_reg[2]_rep_n_0 ;
  wire \RX_WRITE_ADDRESS_reg[3]_rep_n_0 ;
  wire \RX_WRITE_ADDRESS_reg[4]_rep_n_0 ;
  wire \RX_WRITE_ADDRESS_reg[5]_rep_n_0 ;
  wire [10:0]RX_WRITE_ADDRESS_reg__0;
  wire \RX_WRITE_BUFFER[0]_i_1_n_0 ;
  wire \RX_WRITE_BUFFER[1]_i_1_n_0 ;
  wire \RX_WRITE_BUFFER[2]_i_1_n_0 ;
  wire \RX_WRITE_BUFFER[3]_i_1_n_0 ;
  wire \RX_WRITE_BUFFER[4]_i_1_n_0 ;
  wire \RX_WRITE_BUFFER[4]_i_2_n_0 ;
  wire \RX_WRITE_BUFFER_reg_n_0_[0] ;
  wire \RX_WRITE_BUFFER_reg_n_0_[1] ;
  wire \RX_WRITE_BUFFER_reg_n_0_[2] ;
  wire \RX_WRITE_BUFFER_reg_n_0_[3] ;
  wire \RX_WRITE_BUFFER_reg_n_0_[4] ;
  wire [15:0]RX_WRITE_DATA;
  wire \RX_WRITE_DATA[0]_i_1_n_0 ;
  wire \RX_WRITE_DATA[10]_i_1_n_0 ;
  wire \RX_WRITE_DATA[11]_i_1_n_0 ;
  wire \RX_WRITE_DATA[12]_i_1_n_0 ;
  wire \RX_WRITE_DATA[13]_i_1_n_0 ;
  wire \RX_WRITE_DATA[14]_i_1_n_0 ;
  wire \RX_WRITE_DATA[15]_i_1_n_0 ;
  wire \RX_WRITE_DATA[1]_i_1_n_0 ;
  wire \RX_WRITE_DATA[2]_i_1_n_0 ;
  wire \RX_WRITE_DATA[3]_i_1_n_0 ;
  wire \RX_WRITE_DATA[4]_i_1_n_0 ;
  wire \RX_WRITE_DATA[5]_i_1_n_0 ;
  wire \RX_WRITE_DATA[6]_i_1_n_0 ;
  wire \RX_WRITE_DATA[7]_i_1_n_0 ;
  wire \RX_WRITE_DATA[8]_i_1_n_0 ;
  wire \RX_WRITE_DATA[9]_i_1_n_0 ;
  wire RX_WRITE_ENABLE;
  wire RX_WRITE_ENABLE_i_1_n_0;
  wire \RX_reg[0]_i_2_n_0 ;
  wire \RX_reg[0]_i_3_n_0 ;
  wire \RX_reg[0]_i_4_n_0 ;
  wire \RX_reg[0]_i_5_n_0 ;
  wire \RX_reg[0]_i_6_n_0 ;
  wire \RX_reg[0]_i_7_n_0 ;
  wire \RX_reg[10]_i_4_n_0 ;
  wire \RX_reg[10]_i_5_n_0 ;
  wire \RX_reg[10]_i_6_n_0 ;
  wire \RX_reg[10]_i_7_n_0 ;
  wire \RX_reg[11]_i_2_n_0 ;
  wire \RX_reg[11]_i_3_n_0 ;
  wire \RX_reg[11]_i_4_n_0 ;
  wire \RX_reg[11]_i_5_n_0 ;
  wire \RX_reg[12]_i_2_n_0 ;
  wire \RX_reg[12]_i_3_n_0 ;
  wire \RX_reg[12]_i_4_n_0 ;
  wire \RX_reg[12]_i_5_n_0 ;
  wire \RX_reg[13]_i_2_n_0 ;
  wire \RX_reg[13]_i_3_n_0 ;
  wire \RX_reg[13]_i_4_n_0 ;
  wire \RX_reg[13]_i_5_n_0 ;
  wire \RX_reg[14]_i_2_n_0 ;
  wire \RX_reg[14]_i_3_n_0 ;
  wire \RX_reg[14]_i_4_n_0 ;
  wire \RX_reg[14]_i_5_n_0 ;
  wire \RX_reg[15]_i_4_n_0 ;
  wire \RX_reg[15]_i_5_n_0 ;
  wire \RX_reg[15]_i_6_n_0 ;
  wire \RX_reg[15]_i_7_n_0 ;
  wire \RX_reg[1]_i_2_n_0 ;
  wire \RX_reg[1]_i_3_n_0 ;
  wire \RX_reg[1]_i_4_n_0 ;
  wire \RX_reg[1]_i_5_n_0 ;
  wire \RX_reg[1]_i_6_n_0 ;
  wire \RX_reg[1]_i_7_n_0 ;
  wire \RX_reg[2]_i_2_n_0 ;
  wire \RX_reg[2]_i_3_n_0 ;
  wire \RX_reg[2]_i_4_n_0 ;
  wire \RX_reg[2]_i_5_n_0 ;
  wire \RX_reg[2]_i_6_n_0 ;
  wire \RX_reg[2]_i_7_n_0 ;
  wire \RX_reg[3]_i_2_n_0 ;
  wire \RX_reg[3]_i_3_n_0 ;
  wire \RX_reg[3]_i_4_n_0 ;
  wire \RX_reg[3]_i_5_n_0 ;
  wire \RX_reg[3]_i_6_n_0 ;
  wire \RX_reg[3]_i_7_n_0 ;
  wire \RX_reg[4]_i_2_n_0 ;
  wire \RX_reg[4]_i_3_n_0 ;
  wire \RX_reg[4]_i_5_n_0 ;
  wire \RX_reg[4]_i_6_n_0 ;
  wire \RX_reg[4]_i_7_n_0 ;
  wire \RX_reg[4]_i_8_n_0 ;
  wire \RX_reg[5]_i_2_n_0 ;
  wire \RX_reg[5]_i_3_n_0 ;
  wire \RX_reg[5]_i_5_n_0 ;
  wire \RX_reg[5]_i_6_n_0 ;
  wire \RX_reg[5]_i_7_n_0 ;
  wire \RX_reg[5]_i_8_n_0 ;
  wire \RX_reg[6]_i_2_n_0 ;
  wire \RX_reg[6]_i_3_n_0 ;
  wire \RX_reg[6]_i_5_n_0 ;
  wire \RX_reg[6]_i_6_n_0 ;
  wire \RX_reg[6]_i_7_n_0 ;
  wire \RX_reg[6]_i_8_n_0 ;
  wire \RX_reg[7]_i_2_n_0 ;
  wire \RX_reg[7]_i_3_n_0 ;
  wire \RX_reg[7]_i_5_n_0 ;
  wire \RX_reg[7]_i_6_n_0 ;
  wire \RX_reg[7]_i_7_n_0 ;
  wire \RX_reg[7]_i_8_n_0 ;
  wire \RX_reg[8]_i_2_n_0 ;
  wire \RX_reg[8]_i_3_n_0 ;
  wire \RX_reg[8]_i_4_n_0 ;
  wire \RX_reg[8]_i_5_n_0 ;
  wire \RX_reg[8]_i_6_n_0 ;
  wire \RX_reg[8]_i_7_n_0 ;
  wire \RX_reg[9]_i_2_n_0 ;
  wire \RX_reg[9]_i_3_n_0 ;
  wire \RX_reg[9]_i_5_n_0 ;
  wire \RX_reg[9]_i_6_n_0 ;
  wire \RX_reg[9]_i_7_n_0 ;
  wire \RX_reg[9]_i_8_n_0 ;
  wire S_TX_ACK_i_1_n_0;
  wire \TXD[0]_i_10_n_0 ;
  wire \TXD[0]_i_11_n_0 ;
  wire \TXD[0]_i_1_n_0 ;
  wire \TXD[0]_i_2_n_0 ;
  wire \TXD[0]_i_3_n_0 ;
  wire \TXD[0]_i_6_n_0 ;
  wire \TXD[0]_i_7_n_0 ;
  wire \TXD[0]_i_8_n_0 ;
  wire \TXD[0]_i_9_n_0 ;
  wire \TXD[1]_i_10_n_0 ;
  wire \TXD[1]_i_11_n_0 ;
  wire \TXD[1]_i_12_n_0 ;
  wire \TXD[1]_i_1_n_0 ;
  wire \TXD[1]_i_2_n_0 ;
  wire \TXD[1]_i_3_n_0 ;
  wire \TXD[1]_i_4_n_0 ;
  wire \TXD[1]_i_7_n_0 ;
  wire \TXD[1]_i_8_n_0 ;
  wire \TXD[1]_i_9_n_0 ;
  wire [1:0]TXD_OBUF;
  wire \TXD_reg[0]_i_4_n_0 ;
  wire \TXD_reg[0]_i_5_n_0 ;
  wire \TXD_reg[1]_i_5_n_0 ;
  wire \TXD_reg[1]_i_6_n_0 ;
  wire TXEN_OBUF;
  wire TXEN_i_1_n_0;
  wire \TX_CRC[0]_i_1_n_0 ;
  wire \TX_CRC[10]_i_3_n_0 ;
  wire \TX_CRC[10]_i_4_n_0 ;
  wire \TX_CRC[10]_i_5_n_0 ;
  wire \TX_CRC[12]_i_1_n_0 ;
  wire \TX_CRC[12]_i_2_n_0 ;
  wire \TX_CRC[12]_i_3_n_0 ;
  wire \TX_CRC[12]_i_4_n_0 ;
  wire \TX_CRC[13]_i_3_n_0 ;
  wire \TX_CRC[13]_i_4_n_0 ;
  wire \TX_CRC[14]_i_2_n_0 ;
  wire \TX_CRC[14]_i_3_n_0 ;
  wire \TX_CRC[16]_i_1_n_0 ;
  wire \TX_CRC[16]_i_2_n_0 ;
  wire \TX_CRC[16]_i_3_n_0 ;
  wire \TX_CRC[16]_i_4_n_0 ;
  wire \TX_CRC[16]_i_5_n_0 ;
  wire \TX_CRC[17]_i_3_n_0 ;
  wire \TX_CRC[18]_i_2_n_0 ;
  wire \TX_CRC[18]_i_3_n_0 ;
  wire \TX_CRC[18]_i_4_n_0 ;
  wire \TX_CRC[19]_i_1_n_0 ;
  wire \TX_CRC[19]_i_2_n_0 ;
  wire \TX_CRC[19]_i_3_n_0 ;
  wire \TX_CRC[1]_i_2_n_0 ;
  wire \TX_CRC[20]_i_1_n_0 ;
  wire \TX_CRC[21]_i_1_n_0 ;
  wire \TX_CRC[22]_i_1_n_0 ;
  wire \TX_CRC[23]_i_2_n_0 ;
  wire \TX_CRC[23]_i_4_n_0 ;
  wire \TX_CRC[23]_i_5_n_0 ;
  wire \TX_CRC[24]_i_3_n_0 ;
  wire \TX_CRC[25]_i_2_n_0 ;
  wire \TX_CRC[25]_i_3_n_0 ;
  wire \TX_CRC[26]_i_2_n_0 ;
  wire \TX_CRC[26]_i_3_n_0 ;
  wire \TX_CRC[27]_i_2_n_0 ;
  wire \TX_CRC[27]_i_3_n_0 ;
  wire \TX_CRC[27]_i_4_n_0 ;
  wire \TX_CRC[27]_i_5_n_0 ;
  wire \TX_CRC[28]_i_2_n_0 ;
  wire \TX_CRC[28]_i_3_n_0 ;
  wire \TX_CRC[28]_i_4_n_0 ;
  wire \TX_CRC[28]_i_5_n_0 ;
  wire \TX_CRC[29]_i_2_n_0 ;
  wire \TX_CRC[29]_i_3_n_0 ;
  wire \TX_CRC[2]_i_3_n_0 ;
  wire \TX_CRC[30]_i_1_n_0 ;
  wire \TX_CRC[30]_i_2_n_0 ;
  wire \TX_CRC[30]_i_3_n_0 ;
  wire \TX_CRC[30]_i_4_n_0 ;
  wire \TX_CRC[30]_i_5_n_0 ;
  wire \TX_CRC[31]_i_1_n_0 ;
  wire \TX_CRC[31]_i_2_n_0 ;
  wire \TX_CRC[31]_i_3_n_0 ;
  wire \TX_CRC[3]_i_3_n_0 ;
  wire \TX_CRC[4]_i_1_n_0 ;
  wire \TX_CRC[4]_i_2_n_0 ;
  wire \TX_CRC[4]_i_3_n_0 ;
  wire \TX_CRC[4]_i_4_n_0 ;
  wire \TX_CRC[4]_i_5_n_0 ;
  wire \TX_CRC[4]_i_6_n_0 ;
  wire \TX_CRC[6]_i_2_n_0 ;
  wire \TX_CRC[6]_i_3_n_0 ;
  wire \TX_CRC[7]_i_3_n_0 ;
  wire \TX_CRC[9]_i_2_n_0 ;
  wire \TX_CRC[9]_i_3_n_0 ;
  wire \TX_CRC_reg[10]_i_1_n_0 ;
  wire \TX_CRC_reg[11]_i_1_n_0 ;
  wire \TX_CRC_reg[13]_i_1_n_0 ;
  wire \TX_CRC_reg[14]_i_1_n_0 ;
  wire \TX_CRC_reg[15]_i_1_n_0 ;
  wire \TX_CRC_reg[17]_i_1_n_0 ;
  wire \TX_CRC_reg[18]_i_1_n_0 ;
  wire \TX_CRC_reg[1]_i_1_n_0 ;
  wire \TX_CRC_reg[23]_i_1_n_0 ;
  wire \TX_CRC_reg[24]_i_1_n_0 ;
  wire \TX_CRC_reg[25]_i_1_n_0 ;
  wire \TX_CRC_reg[26]_i_1_n_0 ;
  wire \TX_CRC_reg[27]_i_1_n_0 ;
  wire \TX_CRC_reg[28]_i_1_n_0 ;
  wire \TX_CRC_reg[29]_i_1_n_0 ;
  wire \TX_CRC_reg[2]_i_1_n_0 ;
  wire \TX_CRC_reg[3]_i_1_n_0 ;
  wire \TX_CRC_reg[5]_i_1_n_0 ;
  wire \TX_CRC_reg[6]_i_1_n_0 ;
  wire \TX_CRC_reg[7]_i_1_n_0 ;
  wire \TX_CRC_reg[8]_i_1_n_0 ;
  wire \TX_CRC_reg[9]_i_1_n_0 ;
  wire \TX_CRC_reg_n_0_[0] ;
  wire \TX_CRC_reg_n_0_[10] ;
  wire \TX_CRC_reg_n_0_[11] ;
  wire \TX_CRC_reg_n_0_[12] ;
  wire \TX_CRC_reg_n_0_[13] ;
  wire \TX_CRC_reg_n_0_[14] ;
  wire \TX_CRC_reg_n_0_[15] ;
  wire \TX_CRC_reg_n_0_[16] ;
  wire \TX_CRC_reg_n_0_[17] ;
  wire \TX_CRC_reg_n_0_[18] ;
  wire \TX_CRC_reg_n_0_[19] ;
  wire \TX_CRC_reg_n_0_[20] ;
  wire \TX_CRC_reg_n_0_[21] ;
  wire \TX_CRC_reg_n_0_[22] ;
  wire \TX_CRC_reg_n_0_[23] ;
  wire \TX_CRC_reg_n_0_[8] ;
  wire \TX_CRC_reg_n_0_[9] ;
  wire [10:1]TX_IN_COUNT;
  wire \TX_IN_COUNT[10]_i_1_n_0 ;
  wire \TX_IN_COUNT[10]_i_2_n_0 ;
  wire \TX_IN_COUNT[10]_i_3_n_0 ;
  wire \TX_IN_COUNT[10]_i_4_n_0 ;
  wire \TX_IN_COUNT[1]_i_1_n_0 ;
  wire \TX_IN_COUNT[2]_i_1_n_0 ;
  wire \TX_IN_COUNT[3]_i_1_n_0 ;
  wire \TX_IN_COUNT[4]_i_1_n_0 ;
  wire \TX_IN_COUNT[5]_i_1_n_0 ;
  wire \TX_IN_COUNT[6]_i_1_n_0 ;
  wire \TX_IN_COUNT[7]_i_1_n_0 ;
  wire \TX_IN_COUNT[8]_i_1_n_0 ;
  wire \TX_IN_COUNT[9]_i_1_n_0 ;
  wire TX_MEMORY_reg_ENBWREN_cooolgate_en_sig_9;
  wire TX_MEMORY_reg_n_59;
  wire TX_MEMORY_reg_n_67;
  wire [10:0]TX_OUT_COUNT0_in;
  wire \TX_OUT_COUNT[10]_i_1_n_0 ;
  wire \TX_OUT_COUNT[10]_i_3_n_0 ;
  wire \TX_OUT_COUNT[10]_i_4_n_0 ;
  wire \TX_OUT_COUNT[10]_i_5_n_0 ;
  wire \TX_OUT_COUNT[10]_i_6_n_0 ;
  wire \TX_OUT_COUNT[10]_i_7_n_0 ;
  wire \TX_OUT_COUNT[10]_i_8_n_0 ;
  wire \TX_OUT_COUNT[3]_i_2_n_0 ;
  wire \TX_OUT_COUNT[4]_i_2_n_0 ;
  wire \TX_OUT_COUNT[5]_i_2_n_0 ;
  wire \TX_OUT_COUNT[6]_i_2_n_0 ;
  wire \TX_OUT_COUNT[7]_i_2_n_0 ;
  wire \TX_OUT_COUNT[8]_i_2_n_0 ;
  wire \TX_OUT_COUNT[9]_i_2_n_0 ;
  wire \TX_OUT_COUNT_reg_n_0_[0] ;
  wire \TX_OUT_COUNT_reg_n_0_[10] ;
  wire \TX_OUT_COUNT_reg_n_0_[1] ;
  wire \TX_OUT_COUNT_reg_n_0_[2] ;
  wire \TX_OUT_COUNT_reg_n_0_[3] ;
  wire \TX_OUT_COUNT_reg_n_0_[4] ;
  wire \TX_OUT_COUNT_reg_n_0_[5] ;
  wire \TX_OUT_COUNT_reg_n_0_[6] ;
  wire \TX_OUT_COUNT_reg_n_0_[7] ;
  wire \TX_OUT_COUNT_reg_n_0_[8] ;
  wire \TX_OUT_COUNT_reg_n_0_[9] ;
  wire [15:0]TX_PACKET_LENGTH;
  wire \TX_PACKET_LENGTH[15]_i_1_n_0 ;
  wire \TX_PACKET_STATE[0]_i_1_n_0 ;
  wire \TX_PACKET_STATE[1]_i_10_n_0 ;
  wire \TX_PACKET_STATE[1]_i_11_n_0 ;
  wire \TX_PACKET_STATE[1]_i_12_n_0 ;
  wire \TX_PACKET_STATE[1]_i_13_n_0 ;
  wire \TX_PACKET_STATE[1]_i_14_n_0 ;
  wire \TX_PACKET_STATE[1]_i_15_n_0 ;
  wire \TX_PACKET_STATE[1]_i_16_n_0 ;
  wire \TX_PACKET_STATE[1]_i_17_n_0 ;
  wire \TX_PACKET_STATE[1]_i_1_n_0 ;
  wire \TX_PACKET_STATE[1]_i_4_n_0 ;
  wire \TX_PACKET_STATE[1]_i_5_n_0 ;
  wire \TX_PACKET_STATE[1]_i_6_n_0 ;
  wire \TX_PACKET_STATE[1]_i_7_n_0 ;
  wire \TX_PACKET_STATE[1]_i_8_n_0 ;
  wire \TX_PACKET_STATE[1]_i_9_n_0 ;
  wire \TX_PACKET_STATE_reg[1]_i_2_n_0 ;
  wire \TX_PACKET_STATE_reg[1]_i_3_n_0 ;
  wire \TX_PACKET_STATE_reg_n_0_[0] ;
  wire \TX_PACKET_STATE_reg_n_0_[1] ;
  wire \TX_PHY_STATE[0]_i_1_n_0 ;
  wire \TX_PHY_STATE[1]_i_1_n_0 ;
  wire \TX_PHY_STATE[2]_i_1_n_0 ;
  wire \TX_PHY_STATE[2]_i_2_n_0 ;
  wire \TX_PHY_STATE[2]_i_3_n_0 ;
  wire \TX_PHY_STATE[2]_i_4_n_0 ;
  wire \TX_PHY_STATE[3]_i_1_n_0 ;
  wire \TX_PHY_STATE[3]_i_2_n_0 ;
  wire \TX_PHY_STATE[3]_i_3_n_0 ;
  wire \TX_PHY_STATE[3]_i_4_n_0 ;
  wire \TX_PHY_STATE[3]_i_5_n_0 ;
  wire \TX_PHY_STATE[4]_i_1_n_0 ;
  wire \TX_PHY_STATE[4]_i_2_n_0 ;
  wire \TX_PHY_STATE[4]_i_3_n_0 ;
  wire \TX_PHY_STATE[4]_i_4_n_0 ;
  wire \TX_PHY_STATE_reg_n_0_[0] ;
  wire \TX_PHY_STATE_reg_n_0_[1] ;
  wire \TX_PHY_STATE_reg_n_0_[2] ;
  wire \TX_PHY_STATE_reg_n_0_[3] ;
  wire \TX_PHY_STATE_reg_n_0_[4] ;
  wire [10:0]TX_READ_ADDRESS;
  wire \TX_READ_ADDRESS_rep[0]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[10]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[1]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[2]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[3]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[4]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[5]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[6]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[7]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[8]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[9]_i_1_n_0 ;
  wire \TX_READ_ADDRESS_rep[9]_i_2_n_0 ;
  wire \TX_READ_ADDRESS_rep[9]_i_3_n_0 ;
  wire \TX_READ_ADDRESS_rep[9]_i_4_n_0 ;
  wire TX_WRITE;
  wire [10:0]TX_WRITE_ADDRESS;
  wire \TX_WRITE_ADDRESS[0]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[10]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[10]_i_2_n_0 ;
  wire \TX_WRITE_ADDRESS[10]_i_3_n_0 ;
  wire \TX_WRITE_ADDRESS[1]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[2]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[3]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[4]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[5]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[5]_i_2_n_0 ;
  wire \TX_WRITE_ADDRESS[6]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[7]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[8]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[9]_i_1_n_0 ;
  wire \TX_WRITE_ADDRESS[9]_i_2_n_0 ;
  wire [10:0]TX_WRITE_ADDRESS_DEL;
  wire [15:0]TX_WRITE_DATA;
  wire \TX_WRITE_DATA[15]_i_1_n_0 ;
  wire p_0_in11_in;
  wire p_0_in167_in;
  wire p_0_in66_in;
  wire p_0_in8_in;
  wire [0:0]p_0_out;
  wire [30:0]p_0_out0_in;
  wire [1:0]p_16_in;
  wire [1:0]p_17_in;
  wire [1:0]p_18_in;
  wire p_1_in;
  wire p_1_in126_in;
  wire p_1_in128_in;
  wire p_1_in12_in;
  wire p_1_in130_in;
  wire p_1_in132_in;
  wire p_1_in133_in;
  wire p_1_in135_in;
  wire p_1_in136_in;
  wire p_1_in9_in;
  wire [1:0]p_20_in;
  wire [1:0]p_21_in;
  wire [1:0]p_22_in;
  wire [10:0]plusOp;
  wire [7:0]slv1_out;
  wire [3:0]\NLW_RX_END_ADDRESS_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_RX_END_ADDRESS_reg[10]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_RX_END_ADDRESS_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_RX_END_ADDRESS_reg[7]_i_1_CO_UNCONNECTED ;
  wire NLW_RX_MEMORY_reg_0_63_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_0_63_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_0_63_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_0_63_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_0_63_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_0_63_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1024_1087_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1024_1087_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1024_1087_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1024_1087_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1024_1087_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1024_1087_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1088_1151_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1088_1151_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1088_1151_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1088_1151_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1088_1151_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1088_1151_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1152_1215_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1152_1215_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1152_1215_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1152_1215_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1152_1215_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1152_1215_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1216_1279_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1216_1279_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1216_1279_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1216_1279_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1216_1279_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1216_1279_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1280_1343_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1280_1343_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1280_1343_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1280_1343_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1280_1343_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1280_1343_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_128_191_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_128_191_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_128_191_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_128_191_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_128_191_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_128_191_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1344_1407_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1344_1407_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1344_1407_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1344_1407_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1344_1407_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1344_1407_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1408_1471_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1408_1471_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1408_1471_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1408_1471_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1408_1471_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1408_1471_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1472_1535_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1472_1535_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1472_1535_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1472_1535_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1472_1535_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1472_1535_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1536_1599_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1536_1599_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1536_1599_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1536_1599_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1536_1599_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1536_1599_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1600_1663_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1600_1663_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1600_1663_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1600_1663_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1600_1663_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1600_1663_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1664_1727_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1664_1727_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1664_1727_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1664_1727_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1664_1727_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1664_1727_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1728_1791_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1728_1791_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1728_1791_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1728_1791_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1728_1791_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1728_1791_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1792_1855_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1792_1855_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1792_1855_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1792_1855_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1792_1855_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1792_1855_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1856_1919_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1856_1919_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1856_1919_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1856_1919_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1856_1919_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1856_1919_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1920_1983_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1920_1983_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1920_1983_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1920_1983_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1920_1983_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1920_1983_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_192_255_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_192_255_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_192_255_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_192_255_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_192_255_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_192_255_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1984_2047_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1984_2047_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1984_2047_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1984_2047_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1984_2047_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_1984_2047_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_256_319_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_256_319_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_256_319_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_256_319_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_256_319_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_256_319_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_320_383_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_320_383_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_320_383_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_320_383_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_320_383_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_320_383_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_384_447_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_384_447_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_384_447_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_384_447_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_384_447_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_384_447_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_448_511_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_448_511_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_448_511_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_448_511_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_448_511_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_448_511_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_512_575_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_512_575_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_512_575_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_512_575_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_512_575_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_512_575_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_576_639_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_576_639_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_576_639_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_576_639_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_576_639_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_576_639_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_640_703_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_640_703_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_640_703_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_640_703_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_640_703_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_640_703_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_64_127_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_64_127_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_64_127_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_64_127_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_64_127_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_64_127_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_704_767_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_704_767_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_704_767_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_704_767_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_704_767_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_704_767_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_768_831_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_768_831_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_768_831_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_768_831_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_768_831_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_768_831_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_832_895_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_832_895_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_832_895_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_832_895_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_832_895_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_832_895_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_896_959_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_896_959_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_896_959_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_896_959_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_896_959_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_896_959_9_11_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_960_1023_0_2_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_960_1023_12_14_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_960_1023_15_15_SPO_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_960_1023_3_5_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_960_1023_6_8_DOD_UNCONNECTED;
  wire NLW_RX_MEMORY_reg_960_1023_9_11_DOD_UNCONNECTED;
  wire [1:0]NLW_RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_RX_PACKET_LENGTH_BUFFER_reg_0_31_6_10_DOC_UNCONNECTED;
  wire [1:0]NLW_RX_PACKET_LENGTH_BUFFER_reg_0_31_6_10_DOD_UNCONNECTED;
  wire [2:0]\NLW_RX_READ_BUFFER_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_RX_READ_BUFFER_reg[0]_i_4_O_UNCONNECTED ;
  wire [1:0]NLW_RX_START_ADDRESS_BUFFER_reg_0_31_0_5_DOD_UNCONNECTED;
  wire [1:1]NLW_RX_START_ADDRESS_BUFFER_reg_0_31_6_10_DOC_UNCONNECTED;
  wire [1:0]NLW_RX_START_ADDRESS_BUFFER_reg_0_31_6_10_DOD_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_DBITERR_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_REGCEAREGCE_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_REGCEB_UNCONNECTED;
  wire NLW_TX_MEMORY_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_TX_MEMORY_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_TX_MEMORY_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_TX_MEMORY_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_TX_MEMORY_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_TX_MEMORY_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_TX_MEMORY_reg_RDADDRECC_UNCONNECTED;
  wire [2:0]\NLW_TX_PACKET_STATE_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_TX_PACKET_STATE_reg[1]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_TX_PACKET_STATE_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_TX_PACKET_STATE_reg[1]_i_3_O_UNCONNECTED ;

  FDRE DONE_DEL_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(DONE),
        .Q(DONE_DEL),
        .R(1'b0));
  FDRE DONE_SYNC_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(DONE_DEL),
        .Q(DONE_SYNC),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    DONE_i_1
       (.I0(GO_SYNC),
        .I1(\TX_PHY_STATE_reg_n_0_[4] ),
        .I2(\TX_PHY_STATE_reg_n_0_[3] ),
        .I3(\TX_PHY_STATE_reg_n_0_[1] ),
        .I4(\TX_PHY_STATE_reg_n_0_[2] ),
        .I5(DONE),
        .O(DONE_i_1_n_0));
  FDRE DONE_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(DONE_i_1_n_0),
        .Q(DONE),
        .R(INTERNAL_RST_reg));
  LUT4 #(
    .INIT(16'h47F0)) 
    \FSM_sequential_RX_PACKET_STATE[0]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_PACKET_STATE[2]),
        .I2(RX_PACKET_STATE[0]),
        .I3(\FSM_sequential_RX_PACKET_STATE[2]_i_2_n_0 ),
        .O(\FSM_sequential_RX_PACKET_STATE[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h06AA)) 
    \FSM_sequential_RX_PACKET_STATE[1]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_PACKET_STATE[0]),
        .I2(RX_PACKET_STATE[2]),
        .I3(\FSM_sequential_RX_PACKET_STATE[2]_i_2_n_0 ),
        .O(\FSM_sequential_RX_PACKET_STATE[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h42AA)) 
    \FSM_sequential_RX_PACKET_STATE[2]_i_1 
       (.I0(RX_PACKET_STATE[2]),
        .I1(RX_PACKET_STATE[0]),
        .I2(RX_PACKET_STATE[1]),
        .I3(\FSM_sequential_RX_PACKET_STATE[2]_i_2_n_0 ),
        .O(\FSM_sequential_RX_PACKET_STATE[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0202F202FFFFFFFF)) 
    \FSM_sequential_RX_PACKET_STATE[2]_i_2 
       (.I0(p_1_in),
        .I1(RX_PACKET_STATE[0]),
        .I2(RX_PACKET_STATE[1]),
        .I3(INPUT_ETH_RX_ACK),
        .I4(RX_PACKET_STATE[2]),
        .I5(\FSM_sequential_RX_PACKET_STATE[2]_i_3_n_0 ),
        .O(\FSM_sequential_RX_PACKET_STATE[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A7E7E7E7)) 
    \FSM_sequential_RX_PACKET_STATE[2]_i_3 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_PACKET_STATE[0]),
        .I2(RX_PACKET_STATE[2]),
        .I3(INPUT_ETH_RX_ACK),
        .I4(RX_PACKET_STATE0),
        .I5(\RX_PACKET_LENGTH_SYNC[10]_i_2_n_0 ),
        .O(\FSM_sequential_RX_PACKET_STATE[2]_i_3_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_RX_PACKET_STATE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\FSM_sequential_RX_PACKET_STATE[0]_i_1_n_0 ),
        .Q(RX_PACKET_STATE[0]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_RX_PACKET_STATE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\FSM_sequential_RX_PACKET_STATE[1]_i_1_n_0 ),
        .Q(RX_PACKET_STATE[1]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_RX_PACKET_STATE_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\FSM_sequential_RX_PACKET_STATE[2]_i_1_n_0 ),
        .Q(RX_PACKET_STATE[2]),
        .R(INTERNAL_RST_reg));
  FDRE GO_DEL_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GO),
        .Q(GO_DEL),
        .R(1'b0));
  FDRE GO_SYNC_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GO_DEL),
        .Q(GO_SYNC),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF704)) 
    GO_i_1
       (.I0(DONE_SYNC),
        .I1(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I2(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I3(GO),
        .O(GO_i_1_n_0));
  FDRE GO_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(GO_i_1_n_0),
        .Q(GO),
        .R(INTERNAL_RST_reg));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \LOW_NIBBLE[0]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[0] ),
        .I3(\RX_PHY_STATE_reg_n_0_[3] ),
        .I4(\LOW_NIBBLE_reg_n_0_[0] ),
        .O(\LOW_NIBBLE[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \LOW_NIBBLE[1]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[0] ),
        .I3(\RX_PHY_STATE_reg_n_0_[3] ),
        .I4(\LOW_NIBBLE_reg_n_0_[1] ),
        .O(\LOW_NIBBLE[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \LOW_NIBBLE[2]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[3] ),
        .I2(\RX_PHY_STATE_reg_n_0_[0] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(\LOW_NIBBLE_reg_n_0_[2] ),
        .O(\LOW_NIBBLE[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \LOW_NIBBLE[3]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[3] ),
        .I2(\RX_PHY_STATE_reg_n_0_[0] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(p_0_in11_in),
        .O(\LOW_NIBBLE[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000A8)) 
    \LOW_NIBBLE[4]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[2] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[0] ),
        .I4(\RX_PHY_STATE_reg_n_0_[1] ),
        .I5(p_0_in8_in),
        .O(\LOW_NIBBLE[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000A8)) 
    \LOW_NIBBLE[5]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[2] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[0] ),
        .I4(\RX_PHY_STATE_reg_n_0_[1] ),
        .I5(\LOW_NIBBLE_reg_n_0_[5] ),
        .O(\LOW_NIBBLE[5]_i_1_n_0 ));
  FDRE \LOW_NIBBLE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\LOW_NIBBLE[0]_i_1_n_0 ),
        .Q(\LOW_NIBBLE_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \LOW_NIBBLE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\LOW_NIBBLE[1]_i_1_n_0 ),
        .Q(\LOW_NIBBLE_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \LOW_NIBBLE_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\LOW_NIBBLE[2]_i_1_n_0 ),
        .Q(\LOW_NIBBLE_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \LOW_NIBBLE_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\LOW_NIBBLE[3]_i_1_n_0 ),
        .Q(p_0_in11_in),
        .R(1'b0));
  FDRE \LOW_NIBBLE_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\LOW_NIBBLE[4]_i_1_n_0 ),
        .Q(p_0_in8_in),
        .R(1'b0));
  FDRE \LOW_NIBBLE_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\LOW_NIBBLE[5]_i_1_n_0 ),
        .Q(\LOW_NIBBLE_reg_n_0_[5] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \PREAMBLE_COUNT[0]_i_1 
       (.I0(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .O(\PREAMBLE_COUNT[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \PREAMBLE_COUNT[1]_i_1 
       (.I0(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .I1(\PREAMBLE_COUNT_reg_n_0_[1] ),
        .O(\PREAMBLE_COUNT[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDDD00000020)) 
    \PREAMBLE_COUNT[2]_i_1 
       (.I0(\PREAMBLE_COUNT[4]_i_4_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[4] ),
        .I2(\TX_PHY_STATE_reg_n_0_[0] ),
        .I3(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .I4(\PREAMBLE_COUNT_reg_n_0_[1] ),
        .I5(\PREAMBLE_COUNT_reg_n_0_[2] ),
        .O(\PREAMBLE_COUNT[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \PREAMBLE_COUNT[3]_i_1 
       (.I0(\PREAMBLE_COUNT_reg_n_0_[2] ),
        .I1(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .I2(\PREAMBLE_COUNT_reg_n_0_[1] ),
        .I3(\PREAMBLE_COUNT_reg_n_0_[3] ),
        .O(\PREAMBLE_COUNT[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \PREAMBLE_COUNT[4]_i_1 
       (.I0(\PREAMBLE_COUNT[4]_i_4_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[4] ),
        .I2(\TX_PHY_STATE_reg_n_0_[0] ),
        .O(\PREAMBLE_COUNT[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \PREAMBLE_COUNT[4]_i_2 
       (.I0(\PREAMBLE_COUNT[4]_i_4_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[4] ),
        .O(\PREAMBLE_COUNT[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \PREAMBLE_COUNT[4]_i_3 
       (.I0(\PREAMBLE_COUNT_reg_n_0_[3] ),
        .I1(\PREAMBLE_COUNT_reg_n_0_[1] ),
        .I2(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .I3(\PREAMBLE_COUNT_reg_n_0_[2] ),
        .I4(\PREAMBLE_COUNT_reg_n_0_[4] ),
        .O(\PREAMBLE_COUNT[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001110100)) 
    \PREAMBLE_COUNT[4]_i_4 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(\TX_PHY_STATE[4]_i_4_n_0 ),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(GO_SYNC),
        .I5(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\PREAMBLE_COUNT[4]_i_4_n_0 ));
  FDSE \PREAMBLE_COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\PREAMBLE_COUNT[4]_i_2_n_0 ),
        .D(\PREAMBLE_COUNT[0]_i_1_n_0 ),
        .Q(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .S(\PREAMBLE_COUNT[4]_i_1_n_0 ));
  FDSE \PREAMBLE_COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\PREAMBLE_COUNT[4]_i_2_n_0 ),
        .D(\PREAMBLE_COUNT[1]_i_1_n_0 ),
        .Q(\PREAMBLE_COUNT_reg_n_0_[1] ),
        .S(\PREAMBLE_COUNT[4]_i_1_n_0 ));
  FDRE \PREAMBLE_COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\PREAMBLE_COUNT[2]_i_1_n_0 ),
        .Q(\PREAMBLE_COUNT_reg_n_0_[2] ),
        .R(1'b0));
  FDSE \PREAMBLE_COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\PREAMBLE_COUNT[4]_i_2_n_0 ),
        .D(\PREAMBLE_COUNT[3]_i_1_n_0 ),
        .Q(\PREAMBLE_COUNT_reg_n_0_[3] ),
        .S(\PREAMBLE_COUNT[4]_i_1_n_0 ));
  FDSE \PREAMBLE_COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\PREAMBLE_COUNT[4]_i_2_n_0 ),
        .D(\PREAMBLE_COUNT[4]_i_3_n_0 ),
        .Q(\PREAMBLE_COUNT_reg_n_0_[4] ),
        .S(\PREAMBLE_COUNT[4]_i_1_n_0 ));
  FDRE RXDV_D_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(RXDV_IBUF),
        .Q(RXDV_D),
        .R(1'b0));
  FDRE \RXD_D_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RXD[1] [0]),
        .Q(RXD_D[0]),
        .R(1'b0));
  FDRE \RXD_D_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RXD[1] [1]),
        .Q(RXD_D[1]),
        .R(1'b0));
  FDRE RXER_D_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(RXER_IBUF),
        .Q(RXER_D),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RX[0]_i_1 
       (.I0(\RX_reg[0]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[0]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(L[0]),
        .O(\RX[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[0]_i_10 
       (.I0(RX_MEMORY_reg_1728_1791_0_2_n_0),
        .I1(RX_MEMORY_reg_1664_1727_0_2_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_0_2_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_0_2_n_0),
        .O(\RX[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[0]_i_11 
       (.I0(RX_MEMORY_reg_1984_2047_0_2_n_0),
        .I1(RX_MEMORY_reg_1920_1983_0_2_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_0_2_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_0_2_n_0),
        .O(\RX[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[0]_i_12 
       (.I0(RX_MEMORY_reg_192_255_0_2_n_0),
        .I1(RX_MEMORY_reg_128_191_0_2_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_0_2_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_0_2_n_0),
        .O(\RX[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[0]_i_13 
       (.I0(RX_MEMORY_reg_448_511_0_2_n_0),
        .I1(RX_MEMORY_reg_384_447_0_2_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_0_2_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_0_2_n_0),
        .O(\RX[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[0]_i_14 
       (.I0(RX_MEMORY_reg_704_767_0_2_n_0),
        .I1(RX_MEMORY_reg_640_703_0_2_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_0_2_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_0_2_n_0),
        .O(\RX[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[0]_i_15 
       (.I0(RX_MEMORY_reg_960_1023_0_2_n_0),
        .I1(RX_MEMORY_reg_896_959_0_2_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_0_2_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_0_2_n_0),
        .O(\RX[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[0]_i_8 
       (.I0(RX_MEMORY_reg_1216_1279_0_2_n_0),
        .I1(RX_MEMORY_reg_1152_1215_0_2_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_0_2_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_0_2_n_0),
        .O(\RX[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[0]_i_9 
       (.I0(RX_MEMORY_reg_1472_1535_0_2_n_0),
        .I1(RX_MEMORY_reg_1408_1471_0_2_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_0_2_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_0_2_n_0),
        .O(\RX[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB88888888B)) 
    \RX[10]_i_1 
       (.I0(RX0[10]),
        .I1(RX_PACKET_STATE[2]),
        .I2(L[9]),
        .I3(\RX[10]_i_3_n_0 ),
        .I4(L[8]),
        .I5(L[10]),
        .O(\RX[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[10]_i_10 
       (.I0(RX_MEMORY_reg_1216_1279_9_11_n_1),
        .I1(RX_MEMORY_reg_1152_1215_9_11_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_9_11_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_9_11_n_1),
        .O(\RX[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[10]_i_11 
       (.I0(RX_MEMORY_reg_1472_1535_9_11_n_1),
        .I1(RX_MEMORY_reg_1408_1471_9_11_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_9_11_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_9_11_n_1),
        .O(\RX[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[10]_i_12 
       (.I0(RX_MEMORY_reg_704_767_9_11_n_1),
        .I1(RX_MEMORY_reg_640_703_9_11_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_9_11_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_9_11_n_1),
        .O(\RX[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[10]_i_13 
       (.I0(RX_MEMORY_reg_960_1023_9_11_n_1),
        .I1(RX_MEMORY_reg_896_959_9_11_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_9_11_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_9_11_n_1),
        .O(\RX[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[10]_i_14 
       (.I0(RX_MEMORY_reg_192_255_9_11_n_1),
        .I1(RX_MEMORY_reg_128_191_9_11_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_9_11_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_9_11_n_1),
        .O(\RX[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[10]_i_15 
       (.I0(RX_MEMORY_reg_448_511_9_11_n_1),
        .I1(RX_MEMORY_reg_384_447_9_11_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_9_11_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_9_11_n_1),
        .O(\RX[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[10]_i_2 
       (.I0(\RX_reg[10]_i_4_n_0 ),
        .I1(\RX_reg[10]_i_5_n_0 ),
        .I2(RX_READ_ADDRESS[10]),
        .I3(\RX_reg[10]_i_6_n_0 ),
        .I4(RX_READ_ADDRESS[9]),
        .I5(\RX_reg[10]_i_7_n_0 ),
        .O(RX0[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \RX[10]_i_3 
       (.I0(L[6]),
        .I1(L[4]),
        .I2(L[2]),
        .I3(L[3]),
        .I4(L[5]),
        .I5(L[7]),
        .O(\RX[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[10]_i_8 
       (.I0(RX_MEMORY_reg_1728_1791_9_11_n_1),
        .I1(RX_MEMORY_reg_1664_1727_9_11_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_9_11_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_9_11_n_1),
        .O(\RX[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[10]_i_9 
       (.I0(RX_MEMORY_reg_1984_2047_9_11_n_1),
        .I1(RX_MEMORY_reg_1920_1983_9_11_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_9_11_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_9_11_n_1),
        .O(\RX[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[11]_i_1 
       (.I0(\RX_reg[11]_i_2_n_0 ),
        .I1(\RX_reg[11]_i_3_n_0 ),
        .I2(RX_READ_ADDRESS[10]),
        .I3(\RX_reg[11]_i_4_n_0 ),
        .I4(RX_READ_ADDRESS[9]),
        .I5(\RX_reg[11]_i_5_n_0 ),
        .O(RX0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[11]_i_10 
       (.I0(RX_MEMORY_reg_704_767_9_11_n_2),
        .I1(RX_MEMORY_reg_640_703_9_11_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_9_11_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_9_11_n_2),
        .O(\RX[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[11]_i_11 
       (.I0(RX_MEMORY_reg_960_1023_9_11_n_2),
        .I1(RX_MEMORY_reg_896_959_9_11_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_9_11_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_9_11_n_2),
        .O(\RX[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[11]_i_12 
       (.I0(RX_MEMORY_reg_192_255_9_11_n_2),
        .I1(RX_MEMORY_reg_128_191_9_11_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_9_11_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_9_11_n_2),
        .O(\RX[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[11]_i_13 
       (.I0(RX_MEMORY_reg_448_511_9_11_n_2),
        .I1(RX_MEMORY_reg_384_447_9_11_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_9_11_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_9_11_n_2),
        .O(\RX[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[11]_i_6 
       (.I0(RX_MEMORY_reg_1728_1791_9_11_n_2),
        .I1(RX_MEMORY_reg_1664_1727_9_11_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_9_11_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_9_11_n_2),
        .O(\RX[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[11]_i_7 
       (.I0(RX_MEMORY_reg_1984_2047_9_11_n_2),
        .I1(RX_MEMORY_reg_1920_1983_9_11_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_9_11_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_9_11_n_2),
        .O(\RX[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[11]_i_8 
       (.I0(RX_MEMORY_reg_1216_1279_9_11_n_2),
        .I1(RX_MEMORY_reg_1152_1215_9_11_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_9_11_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_9_11_n_2),
        .O(\RX[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[11]_i_9 
       (.I0(RX_MEMORY_reg_1472_1535_9_11_n_2),
        .I1(RX_MEMORY_reg_1408_1471_9_11_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_9_11_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_9_11_n_2),
        .O(\RX[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[12]_i_1 
       (.I0(\RX_reg[12]_i_2_n_0 ),
        .I1(\RX_reg[12]_i_3_n_0 ),
        .I2(RX_READ_ADDRESS[10]),
        .I3(\RX_reg[12]_i_4_n_0 ),
        .I4(RX_READ_ADDRESS[9]),
        .I5(\RX_reg[12]_i_5_n_0 ),
        .O(RX0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[12]_i_10 
       (.I0(RX_MEMORY_reg_704_767_12_14_n_0),
        .I1(RX_MEMORY_reg_640_703_12_14_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_12_14_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_12_14_n_0),
        .O(\RX[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[12]_i_11 
       (.I0(RX_MEMORY_reg_960_1023_12_14_n_0),
        .I1(RX_MEMORY_reg_896_959_12_14_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_12_14_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_12_14_n_0),
        .O(\RX[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[12]_i_12 
       (.I0(RX_MEMORY_reg_192_255_12_14_n_0),
        .I1(RX_MEMORY_reg_128_191_12_14_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_12_14_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_12_14_n_0),
        .O(\RX[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[12]_i_13 
       (.I0(RX_MEMORY_reg_448_511_12_14_n_0),
        .I1(RX_MEMORY_reg_384_447_12_14_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_12_14_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_12_14_n_0),
        .O(\RX[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[12]_i_6 
       (.I0(RX_MEMORY_reg_1728_1791_12_14_n_0),
        .I1(RX_MEMORY_reg_1664_1727_12_14_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_12_14_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_12_14_n_0),
        .O(\RX[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[12]_i_7 
       (.I0(RX_MEMORY_reg_1984_2047_12_14_n_0),
        .I1(RX_MEMORY_reg_1920_1983_12_14_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_12_14_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_12_14_n_0),
        .O(\RX[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[12]_i_8 
       (.I0(RX_MEMORY_reg_1216_1279_12_14_n_0),
        .I1(RX_MEMORY_reg_1152_1215_12_14_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_12_14_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_12_14_n_0),
        .O(\RX[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[12]_i_9 
       (.I0(RX_MEMORY_reg_1472_1535_12_14_n_0),
        .I1(RX_MEMORY_reg_1408_1471_12_14_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_12_14_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_12_14_n_0),
        .O(\RX[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[13]_i_1 
       (.I0(\RX_reg[13]_i_2_n_0 ),
        .I1(\RX_reg[13]_i_3_n_0 ),
        .I2(RX_READ_ADDRESS[10]),
        .I3(\RX_reg[13]_i_4_n_0 ),
        .I4(RX_READ_ADDRESS[9]),
        .I5(\RX_reg[13]_i_5_n_0 ),
        .O(RX0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[13]_i_10 
       (.I0(RX_MEMORY_reg_704_767_12_14_n_1),
        .I1(RX_MEMORY_reg_640_703_12_14_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_12_14_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_12_14_n_1),
        .O(\RX[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[13]_i_11 
       (.I0(RX_MEMORY_reg_960_1023_12_14_n_1),
        .I1(RX_MEMORY_reg_896_959_12_14_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_12_14_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_12_14_n_1),
        .O(\RX[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[13]_i_12 
       (.I0(RX_MEMORY_reg_192_255_12_14_n_1),
        .I1(RX_MEMORY_reg_128_191_12_14_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_12_14_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_12_14_n_1),
        .O(\RX[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[13]_i_13 
       (.I0(RX_MEMORY_reg_448_511_12_14_n_1),
        .I1(RX_MEMORY_reg_384_447_12_14_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_12_14_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_12_14_n_1),
        .O(\RX[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[13]_i_6 
       (.I0(RX_MEMORY_reg_1728_1791_12_14_n_1),
        .I1(RX_MEMORY_reg_1664_1727_12_14_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_12_14_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_12_14_n_1),
        .O(\RX[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[13]_i_7 
       (.I0(RX_MEMORY_reg_1984_2047_12_14_n_1),
        .I1(RX_MEMORY_reg_1920_1983_12_14_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_12_14_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_12_14_n_1),
        .O(\RX[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[13]_i_8 
       (.I0(RX_MEMORY_reg_1216_1279_12_14_n_1),
        .I1(RX_MEMORY_reg_1152_1215_12_14_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_12_14_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_12_14_n_1),
        .O(\RX[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[13]_i_9 
       (.I0(RX_MEMORY_reg_1472_1535_12_14_n_1),
        .I1(RX_MEMORY_reg_1408_1471_12_14_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_12_14_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_12_14_n_1),
        .O(\RX[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[14]_i_1 
       (.I0(\RX_reg[14]_i_2_n_0 ),
        .I1(\RX_reg[14]_i_3_n_0 ),
        .I2(RX_READ_ADDRESS[10]),
        .I3(\RX_reg[14]_i_4_n_0 ),
        .I4(RX_READ_ADDRESS[9]),
        .I5(\RX_reg[14]_i_5_n_0 ),
        .O(RX0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[14]_i_10 
       (.I0(RX_MEMORY_reg_704_767_12_14_n_2),
        .I1(RX_MEMORY_reg_640_703_12_14_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_12_14_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_12_14_n_2),
        .O(\RX[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[14]_i_11 
       (.I0(RX_MEMORY_reg_960_1023_12_14_n_2),
        .I1(RX_MEMORY_reg_896_959_12_14_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_12_14_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_12_14_n_2),
        .O(\RX[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[14]_i_12 
       (.I0(RX_MEMORY_reg_192_255_12_14_n_2),
        .I1(RX_MEMORY_reg_128_191_12_14_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_12_14_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_12_14_n_2),
        .O(\RX[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[14]_i_13 
       (.I0(RX_MEMORY_reg_448_511_12_14_n_2),
        .I1(RX_MEMORY_reg_384_447_12_14_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_12_14_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_12_14_n_2),
        .O(\RX[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[14]_i_6 
       (.I0(RX_MEMORY_reg_1728_1791_12_14_n_2),
        .I1(RX_MEMORY_reg_1664_1727_12_14_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_12_14_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_12_14_n_2),
        .O(\RX[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[14]_i_7 
       (.I0(RX_MEMORY_reg_1984_2047_12_14_n_2),
        .I1(RX_MEMORY_reg_1920_1983_12_14_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_12_14_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_12_14_n_2),
        .O(\RX[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[14]_i_8 
       (.I0(RX_MEMORY_reg_1216_1279_12_14_n_2),
        .I1(RX_MEMORY_reg_1152_1215_12_14_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_12_14_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_12_14_n_2),
        .O(\RX[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[14]_i_9 
       (.I0(RX_MEMORY_reg_1472_1535_12_14_n_2),
        .I1(RX_MEMORY_reg_1408_1471_12_14_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_12_14_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_12_14_n_2),
        .O(\RX[14]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \RX[15]_i_1 
       (.I0(\RX_PACKET_LENGTH_SYNC[10]_i_2_n_0 ),
        .I1(RX_PACKET_STATE[1]),
        .I2(RX_PACKET_STATE[2]),
        .O(\RX[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[15]_i_10 
       (.I0(RX_MEMORY_reg_1216_1279_15_15_n_0),
        .I1(RX_MEMORY_reg_1152_1215_15_15_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_15_15_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_15_15_n_0),
        .O(\RX[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[15]_i_11 
       (.I0(RX_MEMORY_reg_1472_1535_15_15_n_0),
        .I1(RX_MEMORY_reg_1408_1471_15_15_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_15_15_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_15_15_n_0),
        .O(\RX[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[15]_i_12 
       (.I0(RX_MEMORY_reg_704_767_15_15_n_0),
        .I1(RX_MEMORY_reg_640_703_15_15_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_15_15_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_15_15_n_0),
        .O(\RX[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[15]_i_13 
       (.I0(RX_MEMORY_reg_960_1023_15_15_n_0),
        .I1(RX_MEMORY_reg_896_959_15_15_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_15_15_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_15_15_n_0),
        .O(\RX[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[15]_i_14 
       (.I0(RX_MEMORY_reg_192_255_15_15_n_0),
        .I1(RX_MEMORY_reg_128_191_15_15_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_15_15_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_15_15_n_0),
        .O(\RX[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[15]_i_15 
       (.I0(RX_MEMORY_reg_448_511_15_15_n_0),
        .I1(RX_MEMORY_reg_384_447_15_15_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_15_15_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_15_15_n_0),
        .O(\RX[15]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h32223322)) 
    \RX[15]_i_2 
       (.I0(\RX_PACKET_LENGTH_SYNC[10]_i_2_n_0 ),
        .I1(RX_PACKET_STATE[1]),
        .I2(INPUT_ETH_RX_ACK),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_PACKET_STATE[0]),
        .O(\RX[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[15]_i_3 
       (.I0(\RX_reg[15]_i_4_n_0 ),
        .I1(\RX_reg[15]_i_5_n_0 ),
        .I2(RX_READ_ADDRESS[10]),
        .I3(\RX_reg[15]_i_6_n_0 ),
        .I4(RX_READ_ADDRESS[9]),
        .I5(\RX_reg[15]_i_7_n_0 ),
        .O(RX0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[15]_i_8 
       (.I0(RX_MEMORY_reg_1728_1791_15_15_n_0),
        .I1(RX_MEMORY_reg_1664_1727_15_15_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_15_15_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_15_15_n_0),
        .O(\RX[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[15]_i_9 
       (.I0(RX_MEMORY_reg_1984_2047_15_15_n_0),
        .I1(RX_MEMORY_reg_1920_1983_15_15_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_15_15_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_15_15_n_0),
        .O(\RX[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \RX[1]_i_1 
       (.I0(\RX_reg[1]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[1]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(L[1]),
        .O(\RX[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[1]_i_10 
       (.I0(RX_MEMORY_reg_1728_1791_0_2_n_1),
        .I1(RX_MEMORY_reg_1664_1727_0_2_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_0_2_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_0_2_n_1),
        .O(\RX[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[1]_i_11 
       (.I0(RX_MEMORY_reg_1984_2047_0_2_n_1),
        .I1(RX_MEMORY_reg_1920_1983_0_2_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_0_2_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_0_2_n_1),
        .O(\RX[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[1]_i_12 
       (.I0(RX_MEMORY_reg_192_255_0_2_n_1),
        .I1(RX_MEMORY_reg_128_191_0_2_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_0_2_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_0_2_n_1),
        .O(\RX[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[1]_i_13 
       (.I0(RX_MEMORY_reg_448_511_0_2_n_1),
        .I1(RX_MEMORY_reg_384_447_0_2_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_0_2_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_0_2_n_1),
        .O(\RX[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[1]_i_14 
       (.I0(RX_MEMORY_reg_704_767_0_2_n_1),
        .I1(RX_MEMORY_reg_640_703_0_2_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_0_2_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_0_2_n_1),
        .O(\RX[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[1]_i_15 
       (.I0(RX_MEMORY_reg_960_1023_0_2_n_1),
        .I1(RX_MEMORY_reg_896_959_0_2_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_0_2_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_0_2_n_1),
        .O(\RX[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[1]_i_8 
       (.I0(RX_MEMORY_reg_1216_1279_0_2_n_1),
        .I1(RX_MEMORY_reg_1152_1215_0_2_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_0_2_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_0_2_n_1),
        .O(\RX[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[1]_i_9 
       (.I0(RX_MEMORY_reg_1472_1535_0_2_n_1),
        .I1(RX_MEMORY_reg_1408_1471_0_2_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_0_2_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_0_2_n_1),
        .O(\RX[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \RX[2]_i_1 
       (.I0(\RX_reg[2]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[2]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(L[2]),
        .O(\RX[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[2]_i_10 
       (.I0(RX_MEMORY_reg_1728_1791_0_2_n_2),
        .I1(RX_MEMORY_reg_1664_1727_0_2_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_0_2_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_0_2_n_2),
        .O(\RX[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[2]_i_11 
       (.I0(RX_MEMORY_reg_1984_2047_0_2_n_2),
        .I1(RX_MEMORY_reg_1920_1983_0_2_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_0_2_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_0_2_n_2),
        .O(\RX[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[2]_i_12 
       (.I0(RX_MEMORY_reg_192_255_0_2_n_2),
        .I1(RX_MEMORY_reg_128_191_0_2_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_0_2_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_0_2_n_2),
        .O(\RX[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[2]_i_13 
       (.I0(RX_MEMORY_reg_448_511_0_2_n_2),
        .I1(RX_MEMORY_reg_384_447_0_2_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_0_2_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_0_2_n_2),
        .O(\RX[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[2]_i_14 
       (.I0(RX_MEMORY_reg_704_767_0_2_n_2),
        .I1(RX_MEMORY_reg_640_703_0_2_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_0_2_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_0_2_n_2),
        .O(\RX[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[2]_i_15 
       (.I0(RX_MEMORY_reg_960_1023_0_2_n_2),
        .I1(RX_MEMORY_reg_896_959_0_2_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_0_2_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_0_2_n_2),
        .O(\RX[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[2]_i_8 
       (.I0(RX_MEMORY_reg_1216_1279_0_2_n_2),
        .I1(RX_MEMORY_reg_1152_1215_0_2_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_0_2_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_0_2_n_2),
        .O(\RX[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[2]_i_9 
       (.I0(RX_MEMORY_reg_1472_1535_0_2_n_2),
        .I1(RX_MEMORY_reg_1408_1471_0_2_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_0_2_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_0_2_n_2),
        .O(\RX[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \RX[3]_i_1 
       (.I0(\RX_reg[3]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[3]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(L[2]),
        .I5(L[3]),
        .O(\RX[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[3]_i_10 
       (.I0(RX_MEMORY_reg_1728_1791_3_5_n_0),
        .I1(RX_MEMORY_reg_1664_1727_3_5_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_3_5_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_3_5_n_0),
        .O(\RX[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[3]_i_11 
       (.I0(RX_MEMORY_reg_1984_2047_3_5_n_0),
        .I1(RX_MEMORY_reg_1920_1983_3_5_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_3_5_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_3_5_n_0),
        .O(\RX[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[3]_i_12 
       (.I0(RX_MEMORY_reg_192_255_3_5_n_0),
        .I1(RX_MEMORY_reg_128_191_3_5_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_3_5_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_3_5_n_0),
        .O(\RX[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[3]_i_13 
       (.I0(RX_MEMORY_reg_448_511_3_5_n_0),
        .I1(RX_MEMORY_reg_384_447_3_5_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_3_5_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_3_5_n_0),
        .O(\RX[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[3]_i_14 
       (.I0(RX_MEMORY_reg_704_767_3_5_n_0),
        .I1(RX_MEMORY_reg_640_703_3_5_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_3_5_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_3_5_n_0),
        .O(\RX[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[3]_i_15 
       (.I0(RX_MEMORY_reg_960_1023_3_5_n_0),
        .I1(RX_MEMORY_reg_896_959_3_5_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_3_5_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_3_5_n_0),
        .O(\RX[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[3]_i_8 
       (.I0(RX_MEMORY_reg_1216_1279_3_5_n_0),
        .I1(RX_MEMORY_reg_1152_1215_3_5_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_3_5_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_3_5_n_0),
        .O(\RX[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[3]_i_9 
       (.I0(RX_MEMORY_reg_1472_1535_3_5_n_0),
        .I1(RX_MEMORY_reg_1408_1471_3_5_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_3_5_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_3_5_n_0),
        .O(\RX[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \RX[4]_i_1 
       (.I0(\RX_reg[4]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[4]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(\RX[4]_i_4_n_0 ),
        .I5(L[4]),
        .O(\RX[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[4]_i_10 
       (.I0(RX_MEMORY_reg_1472_1535_3_5_n_1),
        .I1(RX_MEMORY_reg_1408_1471_3_5_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_3_5_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_3_5_n_1),
        .O(\RX[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[4]_i_11 
       (.I0(RX_MEMORY_reg_1728_1791_3_5_n_1),
        .I1(RX_MEMORY_reg_1664_1727_3_5_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_3_5_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_3_5_n_1),
        .O(\RX[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[4]_i_12 
       (.I0(RX_MEMORY_reg_1984_2047_3_5_n_1),
        .I1(RX_MEMORY_reg_1920_1983_3_5_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_3_5_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_3_5_n_1),
        .O(\RX[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[4]_i_13 
       (.I0(RX_MEMORY_reg_192_255_3_5_n_1),
        .I1(RX_MEMORY_reg_128_191_3_5_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_3_5_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_3_5_n_1),
        .O(\RX[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[4]_i_14 
       (.I0(RX_MEMORY_reg_448_511_3_5_n_1),
        .I1(RX_MEMORY_reg_384_447_3_5_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_3_5_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_3_5_n_1),
        .O(\RX[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[4]_i_15 
       (.I0(RX_MEMORY_reg_704_767_3_5_n_1),
        .I1(RX_MEMORY_reg_640_703_3_5_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_3_5_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_3_5_n_1),
        .O(\RX[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[4]_i_16 
       (.I0(RX_MEMORY_reg_960_1023_3_5_n_1),
        .I1(RX_MEMORY_reg_896_959_3_5_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_3_5_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_3_5_n_1),
        .O(\RX[4]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \RX[4]_i_4 
       (.I0(L[2]),
        .I1(L[3]),
        .O(\RX[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[4]_i_9 
       (.I0(RX_MEMORY_reg_1216_1279_3_5_n_1),
        .I1(RX_MEMORY_reg_1152_1215_3_5_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_3_5_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_3_5_n_1),
        .O(\RX[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \RX[5]_i_1 
       (.I0(\RX_reg[5]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[5]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(\RX[5]_i_4_n_0 ),
        .I5(L[5]),
        .O(\RX[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[5]_i_10 
       (.I0(RX_MEMORY_reg_1472_1535_3_5_n_2),
        .I1(RX_MEMORY_reg_1408_1471_3_5_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_3_5_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_3_5_n_2),
        .O(\RX[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[5]_i_11 
       (.I0(RX_MEMORY_reg_1728_1791_3_5_n_2),
        .I1(RX_MEMORY_reg_1664_1727_3_5_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_3_5_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_3_5_n_2),
        .O(\RX[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[5]_i_12 
       (.I0(RX_MEMORY_reg_1984_2047_3_5_n_2),
        .I1(RX_MEMORY_reg_1920_1983_3_5_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_3_5_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_3_5_n_2),
        .O(\RX[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[5]_i_13 
       (.I0(RX_MEMORY_reg_192_255_3_5_n_2),
        .I1(RX_MEMORY_reg_128_191_3_5_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_3_5_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_3_5_n_2),
        .O(\RX[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[5]_i_14 
       (.I0(RX_MEMORY_reg_448_511_3_5_n_2),
        .I1(RX_MEMORY_reg_384_447_3_5_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_3_5_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_3_5_n_2),
        .O(\RX[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[5]_i_15 
       (.I0(RX_MEMORY_reg_704_767_3_5_n_2),
        .I1(RX_MEMORY_reg_640_703_3_5_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_3_5_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_3_5_n_2),
        .O(\RX[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[5]_i_16 
       (.I0(RX_MEMORY_reg_960_1023_3_5_n_2),
        .I1(RX_MEMORY_reg_896_959_3_5_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_3_5_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_3_5_n_2),
        .O(\RX[5]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \RX[5]_i_4 
       (.I0(L[3]),
        .I1(L[2]),
        .I2(L[4]),
        .O(\RX[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[5]_i_9 
       (.I0(RX_MEMORY_reg_1216_1279_3_5_n_2),
        .I1(RX_MEMORY_reg_1152_1215_3_5_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_3_5_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_3_5_n_2),
        .O(\RX[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \RX[6]_i_1 
       (.I0(\RX_reg[6]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[6]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(\RX[6]_i_4_n_0 ),
        .I5(L[6]),
        .O(\RX[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[6]_i_10 
       (.I0(RX_MEMORY_reg_1472_1535_6_8_n_0),
        .I1(RX_MEMORY_reg_1408_1471_6_8_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_6_8_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_6_8_n_0),
        .O(\RX[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[6]_i_11 
       (.I0(RX_MEMORY_reg_1728_1791_6_8_n_0),
        .I1(RX_MEMORY_reg_1664_1727_6_8_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_6_8_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_6_8_n_0),
        .O(\RX[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[6]_i_12 
       (.I0(RX_MEMORY_reg_1984_2047_6_8_n_0),
        .I1(RX_MEMORY_reg_1920_1983_6_8_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_6_8_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_6_8_n_0),
        .O(\RX[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[6]_i_13 
       (.I0(RX_MEMORY_reg_192_255_6_8_n_0),
        .I1(RX_MEMORY_reg_128_191_6_8_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_6_8_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_6_8_n_0),
        .O(\RX[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[6]_i_14 
       (.I0(RX_MEMORY_reg_448_511_6_8_n_0),
        .I1(RX_MEMORY_reg_384_447_6_8_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_6_8_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_6_8_n_0),
        .O(\RX[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[6]_i_15 
       (.I0(RX_MEMORY_reg_704_767_6_8_n_0),
        .I1(RX_MEMORY_reg_640_703_6_8_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_6_8_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_6_8_n_0),
        .O(\RX[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[6]_i_16 
       (.I0(RX_MEMORY_reg_960_1023_6_8_n_0),
        .I1(RX_MEMORY_reg_896_959_6_8_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_6_8_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_6_8_n_0),
        .O(\RX[6]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RX[6]_i_4 
       (.I0(L[4]),
        .I1(L[2]),
        .I2(L[3]),
        .I3(L[5]),
        .O(\RX[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[6]_i_9 
       (.I0(RX_MEMORY_reg_1216_1279_6_8_n_0),
        .I1(RX_MEMORY_reg_1152_1215_6_8_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_6_8_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_6_8_n_0),
        .O(\RX[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \RX[7]_i_1 
       (.I0(\RX_reg[7]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[7]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(\RX[7]_i_4_n_0 ),
        .I5(L[7]),
        .O(\RX[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[7]_i_10 
       (.I0(RX_MEMORY_reg_1472_1535_6_8_n_1),
        .I1(RX_MEMORY_reg_1408_1471_6_8_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_6_8_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_6_8_n_1),
        .O(\RX[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[7]_i_11 
       (.I0(RX_MEMORY_reg_1728_1791_6_8_n_1),
        .I1(RX_MEMORY_reg_1664_1727_6_8_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_6_8_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_6_8_n_1),
        .O(\RX[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[7]_i_12 
       (.I0(RX_MEMORY_reg_1984_2047_6_8_n_1),
        .I1(RX_MEMORY_reg_1920_1983_6_8_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_6_8_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_6_8_n_1),
        .O(\RX[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[7]_i_13 
       (.I0(RX_MEMORY_reg_192_255_6_8_n_1),
        .I1(RX_MEMORY_reg_128_191_6_8_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_6_8_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_6_8_n_1),
        .O(\RX[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[7]_i_14 
       (.I0(RX_MEMORY_reg_448_511_6_8_n_1),
        .I1(RX_MEMORY_reg_384_447_6_8_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_6_8_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_6_8_n_1),
        .O(\RX[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[7]_i_15 
       (.I0(RX_MEMORY_reg_704_767_6_8_n_1),
        .I1(RX_MEMORY_reg_640_703_6_8_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_6_8_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_6_8_n_1),
        .O(\RX[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[7]_i_16 
       (.I0(RX_MEMORY_reg_960_1023_6_8_n_1),
        .I1(RX_MEMORY_reg_896_959_6_8_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_6_8_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_6_8_n_1),
        .O(\RX[7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RX[7]_i_4 
       (.I0(L[5]),
        .I1(L[3]),
        .I2(L[2]),
        .I3(L[4]),
        .I4(L[6]),
        .O(\RX[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[7]_i_9 
       (.I0(RX_MEMORY_reg_1216_1279_6_8_n_1),
        .I1(RX_MEMORY_reg_1152_1215_6_8_n_1),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_6_8_n_1),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_6_8_n_1),
        .O(\RX[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \RX[8]_i_1 
       (.I0(\RX_reg[8]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[8]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(\RX[10]_i_3_n_0 ),
        .I5(L[8]),
        .O(\RX[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[8]_i_10 
       (.I0(RX_MEMORY_reg_1728_1791_6_8_n_2),
        .I1(RX_MEMORY_reg_1664_1727_6_8_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_6_8_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_6_8_n_2),
        .O(\RX[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[8]_i_11 
       (.I0(RX_MEMORY_reg_1984_2047_6_8_n_2),
        .I1(RX_MEMORY_reg_1920_1983_6_8_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_6_8_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_6_8_n_2),
        .O(\RX[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[8]_i_12 
       (.I0(RX_MEMORY_reg_192_255_6_8_n_2),
        .I1(RX_MEMORY_reg_128_191_6_8_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_6_8_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_6_8_n_2),
        .O(\RX[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[8]_i_13 
       (.I0(RX_MEMORY_reg_448_511_6_8_n_2),
        .I1(RX_MEMORY_reg_384_447_6_8_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_6_8_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_6_8_n_2),
        .O(\RX[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[8]_i_14 
       (.I0(RX_MEMORY_reg_704_767_6_8_n_2),
        .I1(RX_MEMORY_reg_640_703_6_8_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_6_8_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_6_8_n_2),
        .O(\RX[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[8]_i_15 
       (.I0(RX_MEMORY_reg_960_1023_6_8_n_2),
        .I1(RX_MEMORY_reg_896_959_6_8_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_6_8_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_6_8_n_2),
        .O(\RX[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[8]_i_8 
       (.I0(RX_MEMORY_reg_1216_1279_6_8_n_2),
        .I1(RX_MEMORY_reg_1152_1215_6_8_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_6_8_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_6_8_n_2),
        .O(\RX[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[8]_i_9 
       (.I0(RX_MEMORY_reg_1472_1535_6_8_n_2),
        .I1(RX_MEMORY_reg_1408_1471_6_8_n_2),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_6_8_n_2),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_6_8_n_2),
        .O(\RX[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \RX[9]_i_1 
       (.I0(\RX_reg[9]_i_2_n_0 ),
        .I1(RX_READ_ADDRESS[10]),
        .I2(\RX_reg[9]_i_3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(\RX[9]_i_4_n_0 ),
        .I5(L[9]),
        .O(\RX[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[9]_i_10 
       (.I0(RX_MEMORY_reg_1472_1535_9_11_n_0),
        .I1(RX_MEMORY_reg_1408_1471_9_11_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1344_1407_9_11_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1280_1343_9_11_n_0),
        .O(\RX[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[9]_i_11 
       (.I0(RX_MEMORY_reg_1728_1791_9_11_n_0),
        .I1(RX_MEMORY_reg_1664_1727_9_11_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1600_1663_9_11_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1536_1599_9_11_n_0),
        .O(\RX[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[9]_i_12 
       (.I0(RX_MEMORY_reg_1984_2047_9_11_n_0),
        .I1(RX_MEMORY_reg_1920_1983_9_11_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1856_1919_9_11_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1792_1855_9_11_n_0),
        .O(\RX[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[9]_i_13 
       (.I0(RX_MEMORY_reg_192_255_9_11_n_0),
        .I1(RX_MEMORY_reg_128_191_9_11_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_64_127_9_11_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_0_63_9_11_n_0),
        .O(\RX[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[9]_i_14 
       (.I0(RX_MEMORY_reg_448_511_9_11_n_0),
        .I1(RX_MEMORY_reg_384_447_9_11_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_320_383_9_11_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_256_319_9_11_n_0),
        .O(\RX[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[9]_i_15 
       (.I0(RX_MEMORY_reg_704_767_9_11_n_0),
        .I1(RX_MEMORY_reg_640_703_9_11_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_576_639_9_11_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_512_575_9_11_n_0),
        .O(\RX[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[9]_i_16 
       (.I0(RX_MEMORY_reg_960_1023_9_11_n_0),
        .I1(RX_MEMORY_reg_896_959_9_11_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_832_895_9_11_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_768_831_9_11_n_0),
        .O(\RX[9]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \RX[9]_i_4 
       (.I0(\RX[10]_i_3_n_0 ),
        .I1(L[8]),
        .O(\RX[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX[9]_i_9 
       (.I0(RX_MEMORY_reg_1216_1279_9_11_n_0),
        .I1(RX_MEMORY_reg_1152_1215_9_11_n_0),
        .I2(RX_READ_ADDRESS[7]),
        .I3(RX_MEMORY_reg_1088_1151_9_11_n_0),
        .I4(RX_READ_ADDRESS[6]),
        .I5(RX_MEMORY_reg_1024_1087_9_11_n_0),
        .O(\RX[9]_i_9_n_0 ));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[0]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[0]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[0]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \RX_BUFFER_BUSY_DEL_reg[0]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[0]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[10]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[10]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[10]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[10]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .O(p_0_out0_in[10]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[11]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[11]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[11]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[11]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[11]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[12]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[12]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[12]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[12]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .O(p_0_out0_in[12]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[13]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[13]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[13]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[13]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[13]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[14]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[14]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[14]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[14]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[14]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[15]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[15]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[15]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \RX_BUFFER_BUSY_DEL_reg[15]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[15]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[16]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[16]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[16]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \RX_BUFFER_BUSY_DEL_reg[16]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[16]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[17]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[17]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[17]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[17]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .O(p_0_out0_in[17]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[18]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[18]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[18]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[18]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .O(p_0_out0_in[18]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[19]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[19]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[19]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[19]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[19]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[1]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[1]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[1]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \RX_BUFFER_BUSY_DEL_reg[1]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[1]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[20]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[20]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[20]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[20]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .O(p_0_out0_in[20]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[21]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[21]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[21]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[21]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[21]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[22]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[22]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[22]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[22]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[22]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[23]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[23]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[23]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \RX_BUFFER_BUSY_DEL_reg[23]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[23]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[24]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[24]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[24]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[24]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .O(p_0_out0_in[24]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[25]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[25]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[25]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[25]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .O(p_0_out0_in[25]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[26]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[26]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[26]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[26]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .O(p_0_out0_in[26]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[27]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[27]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[27]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[27]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \RX_BUFFER_BUSY_DEL_reg[27]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[27]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[28]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[28]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[28]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[28]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[28]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .O(p_0_out0_in[28]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[29]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[29]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[29]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[29]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \RX_BUFFER_BUSY_DEL_reg[29]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[29]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[2]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[2]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[2]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \RX_BUFFER_BUSY_DEL_reg[2]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[2]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[30]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[30]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[30]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[30]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \RX_BUFFER_BUSY_DEL_reg[30]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[30]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[31]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(\RX_BUFFER_BUSY_DEL_reg[31]_srl2_i_1_n_0 ),
        .Q(\RX_BUFFER_BUSY_DEL_reg[31]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \RX_BUFFER_BUSY_DEL_reg[31]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .O(\RX_BUFFER_BUSY_DEL_reg[31]_srl2_i_1_n_0 ));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[3]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[3]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[3]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[3]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[3]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[4]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[4]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[4]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \RX_BUFFER_BUSY_DEL_reg[4]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[4]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[5]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[5]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[5]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[5]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[5]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[6]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[6]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[6]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[6]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(p_0_out0_in[6]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[7]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[7]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[7]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \RX_BUFFER_BUSY_DEL_reg[7]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[7]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[8]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[8]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[8]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \RX_BUFFER_BUSY_DEL_reg[8]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(p_0_out0_in[8]));
  (* srl_bus_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg " *) 
  (* srl_name = "\ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[9]_srl2 " *) 
  SRL16E \RX_BUFFER_BUSY_DEL_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ETH_CLK_OBUF),
        .D(p_0_out0_in[9]),
        .Q(\RX_BUFFER_BUSY_DEL_reg[9]_srl2_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \RX_BUFFER_BUSY_DEL_reg[9]_srl2_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .O(p_0_out0_in[9]));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[0]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[0]_srl2_n_0 ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[10]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[10]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[11]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[11]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[12]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[12]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[13]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[13]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[14]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[14]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[15]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[15]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[16]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[16]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[17]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[17]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[17]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[18]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[18]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[18]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[19]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[19]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[19]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[1]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[1]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[20]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[20]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[20]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[21]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[21]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[21]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[22]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[22]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[22]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[23]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[23]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[23]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[24]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[24]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[24]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[25]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[25]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[25]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[26]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[26]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[26]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[27]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[27]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[27]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[28]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[28]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[28]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[29]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[29]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[29]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[2]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[2]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[30]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[30]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[30]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[31]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[31]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[31]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[3]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[3]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[4]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[4]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[5]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[5]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[6]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[6]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[7]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[7]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[8]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[8]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \RX_BUFFER_BUSY_SYNC_reg[9]__0 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_BUFFER_BUSY_DEL_reg[9]_srl2_n_0 ),
        .Q(\RX_BUFFER_BUSY_SYNC_reg[9]__0_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[0]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_CRC_reg_n_0_[24] ),
        .I2(\RX_CRC_reg_n_0_[30] ),
        .I3(\LOW_NIBBLE_reg_n_0_[1] ),
        .O(\RX_CRC[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[10]_i_1 
       (.I0(\RX_CRC_reg_n_0_[26] ),
        .I1(\LOW_NIBBLE_reg_n_0_[5] ),
        .I2(\RX_CRC_reg_n_0_[2] ),
        .I3(\RX_CRC[16]_i_2_n_0 ),
        .I4(\RX_CRC[13]_i_3_n_0 ),
        .O(NEXTCRC32_D8[10]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[11]_i_1 
       (.I0(\RX_CRC_reg_n_0_[3] ),
        .I1(RXD_D[0]),
        .I2(\RX_CRC_reg_n_0_[25] ),
        .I3(\RX_CRC[26]_i_2_n_0 ),
        .O(NEXTCRC32_D8[11]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[12]_i_1 
       (.I0(\RX_CRC_reg_n_0_[26] ),
        .I1(\LOW_NIBBLE_reg_n_0_[5] ),
        .I2(\RX_CRC_reg_n_0_[4] ),
        .I3(\RX_CRC[27]_i_3_n_0 ),
        .I4(\RX_CRC[12]_i_2_n_0 ),
        .O(NEXTCRC32_D8[12]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[12]_i_2 
       (.I0(RXD_D[0]),
        .I1(\RX_CRC_reg_n_0_[25] ),
        .I2(\LOW_NIBBLE_reg_n_0_[1] ),
        .I3(\RX_CRC_reg_n_0_[30] ),
        .I4(RXD_D[1]),
        .I5(\RX_CRC_reg_n_0_[24] ),
        .O(\RX_CRC[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[13]_i_1 
       (.I0(\RX_CRC_reg_n_0_[5] ),
        .I1(\RX_CRC[24]_i_2_n_0 ),
        .I2(\RX_CRC[13]_i_2_n_0 ),
        .I3(\RX_CRC[13]_i_3_n_0 ),
        .O(NEXTCRC32_D8[13]));
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[13]_i_2 
       (.I0(\RX_CRC_reg_n_0_[30] ),
        .I1(\LOW_NIBBLE_reg_n_0_[1] ),
        .I2(\RX_CRC_reg_n_0_[25] ),
        .I3(RXD_D[0]),
        .O(\RX_CRC[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[13]_i_3 
       (.I0(p_1_in9_in),
        .I1(p_0_in8_in),
        .I2(\LOW_NIBBLE_reg_n_0_[2] ),
        .I3(\RX_CRC_reg_n_0_[29] ),
        .O(\RX_CRC[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[14]_i_1 
       (.I0(\LOW_NIBBLE_reg_n_0_[1] ),
        .I1(\RX_CRC_reg_n_0_[30] ),
        .I2(\RX_CRC_reg_n_0_[6] ),
        .I3(\RX_CRC[24]_i_2_n_0 ),
        .I4(\RX_CRC[15]_i_2_n_0 ),
        .O(NEXTCRC32_D8[14]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[15]_i_1 
       (.I0(\LOW_NIBBLE_reg_n_0_[0] ),
        .I1(\RX_CRC_reg_n_0_[31] ),
        .I2(\RX_CRC_reg_n_0_[7] ),
        .I3(\RX_CRC[28]_i_2_n_0 ),
        .I4(\RX_CRC[15]_i_2_n_0 ),
        .O(NEXTCRC32_D8[15]));
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[15]_i_2 
       (.I0(p_1_in9_in),
        .I1(p_0_in8_in),
        .I2(p_1_in12_in),
        .I3(p_0_in11_in),
        .O(\RX_CRC[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[16]_i_1 
       (.I0(\RX_CRC_reg_n_0_[8] ),
        .I1(\RX_CRC[16]_i_2_n_0 ),
        .I2(\RX_CRC_reg_n_0_[29] ),
        .I3(\LOW_NIBBLE_reg_n_0_[2] ),
        .I4(p_0_in11_in),
        .I5(p_1_in12_in),
        .O(NEXTCRC32_D8[16]));
  LUT2 #(
    .INIT(4'h6)) 
    \RX_CRC[16]_i_2 
       (.I0(\RX_CRC_reg_n_0_[24] ),
        .I1(RXD_D[1]),
        .O(\RX_CRC[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[17]_i_1 
       (.I0(\RX_CRC_reg_n_0_[9] ),
        .I1(\RX_CRC_reg_n_0_[29] ),
        .I2(\LOW_NIBBLE_reg_n_0_[2] ),
        .I3(\RX_CRC[27]_i_2_n_0 ),
        .I4(\LOW_NIBBLE_reg_n_0_[1] ),
        .I5(\RX_CRC_reg_n_0_[30] ),
        .O(NEXTCRC32_D8[17]));
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[18]_i_1 
       (.I0(\RX_CRC_reg_n_0_[10] ),
        .I1(\LOW_NIBBLE_reg_n_0_[1] ),
        .I2(\RX_CRC_reg_n_0_[30] ),
        .I3(\RX_CRC[24]_i_2_n_0 ),
        .O(NEXTCRC32_D8[18]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[19]_i_1 
       (.I0(p_1_in9_in),
        .I1(\LOW_NIBBLE_reg_n_0_[0] ),
        .I2(\RX_CRC_reg_n_0_[31] ),
        .I3(\RX_CRC_reg_n_0_[11] ),
        .I4(p_0_in8_in),
        .O(NEXTCRC32_D8[19]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[1]_i_1 
       (.I0(\RX_CRC_reg_n_0_[24] ),
        .I1(RXD_D[1]),
        .I2(\RX_CRC[13]_i_2_n_0 ),
        .I3(\RX_CRC_reg_n_0_[31] ),
        .I4(\LOW_NIBBLE_reg_n_0_[0] ),
        .O(NEXTCRC32_D8[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \RX_CRC[20]_i_1 
       (.I0(p_1_in12_in),
        .I1(p_0_in11_in),
        .I2(\RX_CRC_reg_n_0_[12] ),
        .O(NEXTCRC32_D8[20]));
  LUT3 #(
    .INIT(8'h96)) 
    \RX_CRC[21]_i_1 
       (.I0(\LOW_NIBBLE_reg_n_0_[2] ),
        .I1(\RX_CRC_reg_n_0_[29] ),
        .I2(\RX_CRC_reg_n_0_[13] ),
        .O(NEXTCRC32_D8[21]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \RX_CRC[22]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_CRC_reg_n_0_[24] ),
        .I2(\RX_CRC_reg_n_0_[14] ),
        .O(NEXTCRC32_D8[22]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[23]_i_1 
       (.I0(\RX_CRC_reg_n_0_[24] ),
        .I1(RXD_D[1]),
        .I2(\RX_CRC_reg_n_0_[30] ),
        .I3(\LOW_NIBBLE_reg_n_0_[1] ),
        .I4(\RX_CRC[27]_i_2_n_0 ),
        .I5(\RX_CRC_reg_n_0_[15] ),
        .O(NEXTCRC32_D8[23]));
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[24]_i_1 
       (.I0(\RX_CRC_reg_n_0_[16] ),
        .I1(RXD_D[0]),
        .I2(\RX_CRC_reg_n_0_[25] ),
        .I3(\RX_CRC[24]_i_2_n_0 ),
        .O(NEXTCRC32_D8[24]));
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[24]_i_2 
       (.I0(\RX_CRC_reg_n_0_[31] ),
        .I1(\LOW_NIBBLE_reg_n_0_[0] ),
        .I2(\LOW_NIBBLE_reg_n_0_[5] ),
        .I3(\RX_CRC_reg_n_0_[26] ),
        .O(\RX_CRC[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[25]_i_1 
       (.I0(p_1_in9_in),
        .I1(\RX_CRC_reg_n_0_[26] ),
        .I2(\LOW_NIBBLE_reg_n_0_[5] ),
        .I3(\RX_CRC_reg_n_0_[17] ),
        .I4(p_0_in8_in),
        .O(NEXTCRC32_D8[25]));
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[26]_i_1 
       (.I0(\RX_CRC_reg_n_0_[18] ),
        .I1(\LOW_NIBBLE_reg_n_0_[1] ),
        .I2(\RX_CRC_reg_n_0_[30] ),
        .I3(\RX_CRC[26]_i_2_n_0 ),
        .O(NEXTCRC32_D8[26]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[26]_i_2 
       (.I0(p_0_in11_in),
        .I1(p_1_in12_in),
        .I2(p_0_in8_in),
        .I3(p_1_in9_in),
        .I4(RXD_D[1]),
        .I5(\RX_CRC_reg_n_0_[24] ),
        .O(\RX_CRC[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[27]_i_1 
       (.I0(\LOW_NIBBLE_reg_n_0_[0] ),
        .I1(\RX_CRC_reg_n_0_[31] ),
        .I2(\RX_CRC_reg_n_0_[19] ),
        .I3(\RX_CRC[27]_i_2_n_0 ),
        .I4(\RX_CRC[27]_i_3_n_0 ),
        .O(NEXTCRC32_D8[27]));
  LUT2 #(
    .INIT(4'h6)) 
    \RX_CRC[27]_i_2 
       (.I0(RXD_D[0]),
        .I1(\RX_CRC_reg_n_0_[25] ),
        .O(\RX_CRC[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[27]_i_3 
       (.I0(p_1_in12_in),
        .I1(p_0_in11_in),
        .I2(\LOW_NIBBLE_reg_n_0_[2] ),
        .I3(\RX_CRC_reg_n_0_[29] ),
        .O(\RX_CRC[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[28]_i_1 
       (.I0(\RX_CRC_reg_n_0_[26] ),
        .I1(\LOW_NIBBLE_reg_n_0_[5] ),
        .I2(\LOW_NIBBLE_reg_n_0_[1] ),
        .I3(\RX_CRC_reg_n_0_[30] ),
        .I4(\RX_CRC_reg_n_0_[20] ),
        .I5(\RX_CRC[28]_i_2_n_0 ),
        .O(NEXTCRC32_D8[28]));
  LUT2 #(
    .INIT(4'h6)) 
    \RX_CRC[28]_i_2 
       (.I0(\RX_CRC_reg_n_0_[29] ),
        .I1(\LOW_NIBBLE_reg_n_0_[2] ),
        .O(\RX_CRC[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[29]_i_1 
       (.I0(\LOW_NIBBLE_reg_n_0_[1] ),
        .I1(\RX_CRC_reg_n_0_[30] ),
        .I2(\LOW_NIBBLE_reg_n_0_[0] ),
        .I3(\RX_CRC_reg_n_0_[31] ),
        .I4(\RX_CRC_reg_n_0_[21] ),
        .I5(\RX_CRC[29]_i_2_n_0 ),
        .O(NEXTCRC32_D8[29]));
  LUT2 #(
    .INIT(4'h6)) 
    \RX_CRC[29]_i_2 
       (.I0(p_0_in8_in),
        .I1(p_1_in9_in),
        .O(\RX_CRC[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[2]_i_1 
       (.I0(\RX_CRC_reg_n_0_[24] ),
        .I1(RXD_D[1]),
        .I2(\RX_CRC_reg_n_0_[30] ),
        .I3(\LOW_NIBBLE_reg_n_0_[1] ),
        .I4(\RX_CRC[27]_i_2_n_0 ),
        .I5(\RX_CRC[24]_i_2_n_0 ),
        .O(NEXTCRC32_D8[2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[30]_i_1 
       (.I0(\RX_CRC_reg_n_0_[31] ),
        .I1(\LOW_NIBBLE_reg_n_0_[0] ),
        .I2(\RX_CRC_reg_n_0_[22] ),
        .I3(p_0_in11_in),
        .I4(p_1_in12_in),
        .O(NEXTCRC32_D8[30]));
  LUT3 #(
    .INIT(8'h96)) 
    \RX_CRC[31]_i_1 
       (.I0(\LOW_NIBBLE_reg_n_0_[2] ),
        .I1(\RX_CRC_reg_n_0_[29] ),
        .I2(\RX_CRC_reg_n_0_[23] ),
        .O(NEXTCRC32_D8[31]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[3]_i_1 
       (.I0(p_0_in8_in),
        .I1(p_1_in9_in),
        .I2(RXD_D[0]),
        .I3(\RX_CRC_reg_n_0_[25] ),
        .I4(\RX_CRC[24]_i_2_n_0 ),
        .O(NEXTCRC32_D8[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[4]_i_1 
       (.I0(\LOW_NIBBLE_reg_n_0_[1] ),
        .I1(\RX_CRC_reg_n_0_[30] ),
        .I2(\RX_CRC_reg_n_0_[26] ),
        .I3(\LOW_NIBBLE_reg_n_0_[5] ),
        .I4(\RX_CRC[26]_i_2_n_0 ),
        .O(NEXTCRC32_D8[4]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[5]_i_1 
       (.I0(\LOW_NIBBLE_reg_n_0_[0] ),
        .I1(\RX_CRC_reg_n_0_[31] ),
        .I2(\RX_CRC[28]_i_2_n_0 ),
        .I3(\RX_CRC[13]_i_2_n_0 ),
        .I4(\RX_CRC[26]_i_2_n_0 ),
        .O(NEXTCRC32_D8[5]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[6]_i_1 
       (.I0(\RX_CRC[24]_i_2_n_0 ),
        .I1(p_1_in12_in),
        .I2(p_0_in11_in),
        .I3(\LOW_NIBBLE_reg_n_0_[2] ),
        .I4(\RX_CRC_reg_n_0_[29] ),
        .I5(\RX_CRC[13]_i_2_n_0 ),
        .O(NEXTCRC32_D8[6]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \RX_CRC[7]_i_1 
       (.I0(\RX_CRC[16]_i_2_n_0 ),
        .I1(\RX_CRC[24]_i_2_n_0 ),
        .I2(\RX_CRC_reg_n_0_[29] ),
        .I3(\LOW_NIBBLE_reg_n_0_[2] ),
        .I4(p_0_in8_in),
        .I5(p_1_in9_in),
        .O(NEXTCRC32_D8[7]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \RX_CRC[8]_i_1 
       (.I0(\RX_CRC_reg_n_0_[0] ),
        .I1(RXD_D[0]),
        .I2(\RX_CRC_reg_n_0_[25] ),
        .I3(\RX_CRC[26]_i_2_n_0 ),
        .O(NEXTCRC32_D8[8]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \RX_CRC[9]_i_1 
       (.I0(\RX_CRC_reg_n_0_[26] ),
        .I1(\LOW_NIBBLE_reg_n_0_[5] ),
        .I2(\RX_CRC_reg_n_0_[1] ),
        .I3(\RX_CRC[27]_i_2_n_0 ),
        .I4(\RX_CRC[27]_i_3_n_0 ),
        .O(NEXTCRC32_D8[9]));
  FDSE \RX_CRC_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_CRC[0]_i_1_n_0 ),
        .Q(\RX_CRC_reg_n_0_[0] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[10]),
        .Q(\RX_CRC_reg_n_0_[10] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[11]),
        .Q(\RX_CRC_reg_n_0_[11] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[12]),
        .Q(\RX_CRC_reg_n_0_[12] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[13]),
        .Q(\RX_CRC_reg_n_0_[13] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[14]),
        .Q(\RX_CRC_reg_n_0_[14] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[15]),
        .Q(\RX_CRC_reg_n_0_[15] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[16]),
        .Q(\RX_CRC_reg_n_0_[16] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[17]),
        .Q(\RX_CRC_reg_n_0_[17] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[18]),
        .Q(\RX_CRC_reg_n_0_[18] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[19]),
        .Q(\RX_CRC_reg_n_0_[19] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[1]),
        .Q(\RX_CRC_reg_n_0_[1] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[20]),
        .Q(\RX_CRC_reg_n_0_[20] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[21]),
        .Q(\RX_CRC_reg_n_0_[21] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[22]),
        .Q(\RX_CRC_reg_n_0_[22] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[23]),
        .Q(\RX_CRC_reg_n_0_[23] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[24]),
        .Q(\RX_CRC_reg_n_0_[24] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[25]),
        .Q(\RX_CRC_reg_n_0_[25] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[26]),
        .Q(\RX_CRC_reg_n_0_[26] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[27]),
        .Q(p_1_in9_in),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[28]),
        .Q(p_1_in12_in),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[29]),
        .Q(\RX_CRC_reg_n_0_[29] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[2]),
        .Q(\RX_CRC_reg_n_0_[2] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[30]),
        .Q(\RX_CRC_reg_n_0_[30] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[31]),
        .Q(\RX_CRC_reg_n_0_[31] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[3]),
        .Q(\RX_CRC_reg_n_0_[3] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[4]),
        .Q(\RX_CRC_reg_n_0_[4] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[5]),
        .Q(\RX_CRC_reg_n_0_[5] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[6]),
        .Q(\RX_CRC_reg_n_0_[6] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[7]),
        .Q(\RX_CRC_reg_n_0_[7] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[8]),
        .Q(\RX_CRC_reg_n_0_[8] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDSE \RX_CRC_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(NEXTCRC32_D8[9]),
        .Q(\RX_CRC_reg_n_0_[9] ),
        .S(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \RX_END_ADDRESS[10]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_PACKET_STATE[0]),
        .I2(RX_PACKET_STATE[2]),
        .O(\RX_END_ADDRESS[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6669)) 
    \RX_END_ADDRESS[10]_i_4 
       (.I0(RX_START_ADDRESS_SYNC[9]),
        .I1(RX_PACKET_LENGTH_SYNC[10]),
        .I2(\RX_END_ADDRESS[10]_i_6_n_0 ),
        .I3(RX_PACKET_LENGTH_SYNC[9]),
        .O(\RX_END_ADDRESS[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6666666666666669)) 
    \RX_END_ADDRESS[10]_i_5 
       (.I0(RX_START_ADDRESS_SYNC[8]),
        .I1(RX_PACKET_LENGTH_SYNC[9]),
        .I2(RX_PACKET_LENGTH_SYNC[7]),
        .I3(\RX_END_ADDRESS[10]_i_7_n_0 ),
        .I4(RX_PACKET_LENGTH_SYNC[6]),
        .I5(RX_PACKET_LENGTH_SYNC[8]),
        .O(\RX_END_ADDRESS[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \RX_END_ADDRESS[10]_i_6 
       (.I0(RX_PACKET_LENGTH_SYNC[7]),
        .I1(\RX_END_ADDRESS[10]_i_7_n_0 ),
        .I2(RX_PACKET_LENGTH_SYNC[6]),
        .I3(RX_PACKET_LENGTH_SYNC[8]),
        .O(\RX_END_ADDRESS[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \RX_END_ADDRESS[10]_i_7 
       (.I0(RX_PACKET_LENGTH_SYNC[4]),
        .I1(RX_PACKET_LENGTH_SYNC[2]),
        .I2(RX_PACKET_LENGTH_SYNC[1]),
        .I3(RX_PACKET_LENGTH_SYNC[0]),
        .I4(RX_PACKET_LENGTH_SYNC[3]),
        .I5(RX_PACKET_LENGTH_SYNC[5]),
        .O(\RX_END_ADDRESS[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6666666666696969)) 
    \RX_END_ADDRESS[3]_i_2 
       (.I0(RX_START_ADDRESS_SYNC[3]),
        .I1(RX_PACKET_LENGTH_SYNC[4]),
        .I2(RX_PACKET_LENGTH_SYNC[2]),
        .I3(RX_PACKET_LENGTH_SYNC[1]),
        .I4(RX_PACKET_LENGTH_SYNC[0]),
        .I5(RX_PACKET_LENGTH_SYNC[3]),
        .O(\RX_END_ADDRESS[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h66666999)) 
    \RX_END_ADDRESS[3]_i_3 
       (.I0(RX_START_ADDRESS_SYNC[2]),
        .I1(RX_PACKET_LENGTH_SYNC[3]),
        .I2(RX_PACKET_LENGTH_SYNC[0]),
        .I3(RX_PACKET_LENGTH_SYNC[1]),
        .I4(RX_PACKET_LENGTH_SYNC[2]),
        .O(\RX_END_ADDRESS[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \RX_END_ADDRESS[3]_i_4 
       (.I0(RX_START_ADDRESS_SYNC[1]),
        .I1(RX_PACKET_LENGTH_SYNC[2]),
        .I2(RX_PACKET_LENGTH_SYNC[1]),
        .I3(RX_PACKET_LENGTH_SYNC[0]),
        .O(\RX_END_ADDRESS[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \RX_END_ADDRESS[3]_i_5 
       (.I0(RX_START_ADDRESS_SYNC[0]),
        .I1(RX_PACKET_LENGTH_SYNC[1]),
        .I2(RX_PACKET_LENGTH_SYNC[0]),
        .O(\RX_END_ADDRESS[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h66666669)) 
    \RX_END_ADDRESS[7]_i_2 
       (.I0(RX_START_ADDRESS_SYNC[7]),
        .I1(RX_PACKET_LENGTH_SYNC[8]),
        .I2(RX_PACKET_LENGTH_SYNC[6]),
        .I3(\RX_END_ADDRESS[10]_i_7_n_0 ),
        .I4(RX_PACKET_LENGTH_SYNC[7]),
        .O(\RX_END_ADDRESS[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6669)) 
    \RX_END_ADDRESS[7]_i_3 
       (.I0(RX_START_ADDRESS_SYNC[6]),
        .I1(RX_PACKET_LENGTH_SYNC[7]),
        .I2(\RX_END_ADDRESS[10]_i_7_n_0 ),
        .I3(RX_PACKET_LENGTH_SYNC[6]),
        .O(\RX_END_ADDRESS[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \RX_END_ADDRESS[7]_i_4 
       (.I0(RX_START_ADDRESS_SYNC[5]),
        .I1(RX_PACKET_LENGTH_SYNC[6]),
        .I2(\RX_END_ADDRESS[10]_i_7_n_0 ),
        .O(\RX_END_ADDRESS[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \RX_END_ADDRESS[7]_i_5 
       (.I0(RX_START_ADDRESS_SYNC[4]),
        .I1(RX_PACKET_LENGTH_SYNC[5]),
        .I2(\RX_END_ADDRESS[7]_i_6_n_0 ),
        .O(\RX_END_ADDRESS[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \RX_END_ADDRESS[7]_i_6 
       (.I0(RX_PACKET_LENGTH_SYNC[3]),
        .I1(RX_PACKET_LENGTH_SYNC[0]),
        .I2(RX_PACKET_LENGTH_SYNC[1]),
        .I3(RX_PACKET_LENGTH_SYNC[2]),
        .I4(RX_PACKET_LENGTH_SYNC[4]),
        .O(\RX_END_ADDRESS[7]_i_6_n_0 ));
  FDRE \RX_END_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[3]_i_1_n_7 ),
        .Q(RX_END_ADDRESS[0]),
        .R(1'b0));
  FDRE \RX_END_ADDRESS_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[10]_i_2_n_5 ),
        .Q(RX_END_ADDRESS[10]),
        .R(1'b0));
  CARRY4 \RX_END_ADDRESS_reg[10]_i_2 
       (.CI(\RX_END_ADDRESS_reg[7]_i_1_n_0 ),
        .CO(\NLW_RX_END_ADDRESS_reg[10]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,RX_START_ADDRESS_SYNC[9:8]}),
        .O({\NLW_RX_END_ADDRESS_reg[10]_i_2_O_UNCONNECTED [3],\RX_END_ADDRESS_reg[10]_i_2_n_5 ,\RX_END_ADDRESS_reg[10]_i_2_n_6 ,\RX_END_ADDRESS_reg[10]_i_2_n_7 }),
        .S({1'b0,RX_START_ADDRESS_SYNC[10],\RX_END_ADDRESS[10]_i_4_n_0 ,\RX_END_ADDRESS[10]_i_5_n_0 }));
  FDRE \RX_END_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[3]_i_1_n_6 ),
        .Q(RX_END_ADDRESS[1]),
        .R(1'b0));
  FDRE \RX_END_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[3]_i_1_n_5 ),
        .Q(RX_END_ADDRESS[2]),
        .R(1'b0));
  FDRE \RX_END_ADDRESS_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[3]_i_1_n_4 ),
        .Q(RX_END_ADDRESS[3]),
        .R(1'b0));
  CARRY4 \RX_END_ADDRESS_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\RX_END_ADDRESS_reg[3]_i_1_n_0 ,\NLW_RX_END_ADDRESS_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(RX_START_ADDRESS_SYNC[3:0]),
        .O({\RX_END_ADDRESS_reg[3]_i_1_n_4 ,\RX_END_ADDRESS_reg[3]_i_1_n_5 ,\RX_END_ADDRESS_reg[3]_i_1_n_6 ,\RX_END_ADDRESS_reg[3]_i_1_n_7 }),
        .S({\RX_END_ADDRESS[3]_i_2_n_0 ,\RX_END_ADDRESS[3]_i_3_n_0 ,\RX_END_ADDRESS[3]_i_4_n_0 ,\RX_END_ADDRESS[3]_i_5_n_0 }));
  FDRE \RX_END_ADDRESS_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[7]_i_1_n_7 ),
        .Q(RX_END_ADDRESS[4]),
        .R(1'b0));
  FDRE \RX_END_ADDRESS_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[7]_i_1_n_6 ),
        .Q(RX_END_ADDRESS[5]),
        .R(1'b0));
  FDRE \RX_END_ADDRESS_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[7]_i_1_n_5 ),
        .Q(RX_END_ADDRESS[6]),
        .R(1'b0));
  FDRE \RX_END_ADDRESS_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[7]_i_1_n_4 ),
        .Q(RX_END_ADDRESS[7]),
        .R(1'b0));
  CARRY4 \RX_END_ADDRESS_reg[7]_i_1 
       (.CI(\RX_END_ADDRESS_reg[3]_i_1_n_0 ),
        .CO({\RX_END_ADDRESS_reg[7]_i_1_n_0 ,\NLW_RX_END_ADDRESS_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(RX_START_ADDRESS_SYNC[7:4]),
        .O({\RX_END_ADDRESS_reg[7]_i_1_n_4 ,\RX_END_ADDRESS_reg[7]_i_1_n_5 ,\RX_END_ADDRESS_reg[7]_i_1_n_6 ,\RX_END_ADDRESS_reg[7]_i_1_n_7 }),
        .S({\RX_END_ADDRESS[7]_i_2_n_0 ,\RX_END_ADDRESS[7]_i_3_n_0 ,\RX_END_ADDRESS[7]_i_4_n_0 ,\RX_END_ADDRESS[7]_i_5_n_0 }));
  FDRE \RX_END_ADDRESS_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[10]_i_2_n_7 ),
        .Q(RX_END_ADDRESS[8]),
        .R(1'b0));
  FDRE \RX_END_ADDRESS_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_END_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_END_ADDRESS_reg[10]_i_2_n_6 ),
        .Q(RX_END_ADDRESS[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF7FF0000)) 
    RX_ERROR_i_1
       (.I0(RXD_D[0]),
        .I1(RXDV_D),
        .I2(RXD_D[1]),
        .I3(RX_ERROR_i_2_n_0),
        .I4(RX_ERROR),
        .I5(RXER_D),
        .O(RX_ERROR_i_1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    RX_ERROR_i_2
       (.I0(\RX_PHY_STATE_reg_n_0_[0] ),
        .I1(\RX_PHY_STATE_reg_n_0_[3] ),
        .I2(\RX_PHY_STATE_reg_n_0_[1] ),
        .I3(\RX_PHY_STATE_reg_n_0_[2] ),
        .O(RX_ERROR_i_2_n_0));
  FDRE RX_ERROR_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(RX_ERROR_i_1_n_0),
        .Q(RX_ERROR),
        .R(1'b0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_UNIQ_BASE_ RX_MEMORY_reg_0_63_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_0_63_0_2_n_0),
        .DOB(RX_MEMORY_reg_0_63_0_2_n_1),
        .DOC(RX_MEMORY_reg_0_63_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_0_63_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_0_63_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    RX_MEMORY_reg_0_63_0_2_i_1
       (.I0(RX_WRITE_ENABLE),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[9]),
        .I5(RX_WRITE_ADDRESS_reg__0[8]),
        .O(RX_MEMORY_reg_0_63_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD146 RX_MEMORY_reg_0_63_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_0_63_12_14_n_0),
        .DOB(RX_MEMORY_reg_0_63_12_14_n_1),
        .DOC(RX_MEMORY_reg_0_63_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_0_63_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_0_63_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_UNIQ_BASE_ RX_MEMORY_reg_0_63_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_0_63_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_0_63_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_0_63_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD50 RX_MEMORY_reg_0_63_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_0_63_3_5_n_0),
        .DOB(RX_MEMORY_reg_0_63_3_5_n_1),
        .DOC(RX_MEMORY_reg_0_63_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_0_63_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_0_63_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD82 RX_MEMORY_reg_0_63_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_0_63_6_8_n_0),
        .DOB(RX_MEMORY_reg_0_63_6_8_n_1),
        .DOC(RX_MEMORY_reg_0_63_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_0_63_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_0_63_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD114 RX_MEMORY_reg_0_63_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_0_63_9_11_n_0),
        .DOB(RX_MEMORY_reg_0_63_9_11_n_1),
        .DOC(RX_MEMORY_reg_0_63_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_0_63_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_0_63_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD34 RX_MEMORY_reg_1024_1087_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,RX_READ_ADDRESS[2:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1024_1087_0_2_n_0),
        .DOB(RX_MEMORY_reg_1024_1087_0_2_n_1),
        .DOC(RX_MEMORY_reg_1024_1087_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1024_1087_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1024_1087_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    RX_MEMORY_reg_1024_1087_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[10]),
        .I1(RX_WRITE_ENABLE),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[9]),
        .I5(RX_WRITE_ADDRESS_reg__0[8]),
        .O(RX_MEMORY_reg_1024_1087_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD162 RX_MEMORY_reg_1024_1087_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1024_1087_12_14_n_0),
        .DOB(RX_MEMORY_reg_1024_1087_12_14_n_1),
        .DOC(RX_MEMORY_reg_1024_1087_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1024_1087_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1024_1087_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD193 RX_MEMORY_reg_1024_1087_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1024_1087_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1024_1087_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1024_1087_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD66 RX_MEMORY_reg_1024_1087_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1024_1087_3_5_n_0),
        .DOB(RX_MEMORY_reg_1024_1087_3_5_n_1),
        .DOC(RX_MEMORY_reg_1024_1087_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1024_1087_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1024_1087_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD98 RX_MEMORY_reg_1024_1087_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1024_1087_6_8_n_0),
        .DOB(RX_MEMORY_reg_1024_1087_6_8_n_1),
        .DOC(RX_MEMORY_reg_1024_1087_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1024_1087_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1024_1087_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD130 RX_MEMORY_reg_1024_1087_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1024_1087_9_11_n_0),
        .DOB(RX_MEMORY_reg_1024_1087_9_11_n_1),
        .DOC(RX_MEMORY_reg_1024_1087_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1024_1087_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1024_1087_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD35 RX_MEMORY_reg_1088_1151_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1088_1151_0_2_n_0),
        .DOB(RX_MEMORY_reg_1088_1151_0_2_n_1),
        .DOC(RX_MEMORY_reg_1088_1151_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1088_1151_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1088_1151_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_1088_1151_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[8]),
        .I1(RX_WRITE_ADDRESS_reg__0[9]),
        .I2(RX_WRITE_ADDRESS_reg__0[10]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[7]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_1088_1151_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD163 RX_MEMORY_reg_1088_1151_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1088_1151_12_14_n_0),
        .DOB(RX_MEMORY_reg_1088_1151_12_14_n_1),
        .DOC(RX_MEMORY_reg_1088_1151_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1088_1151_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1088_1151_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD194 RX_MEMORY_reg_1088_1151_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1088_1151_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1088_1151_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1088_1151_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD67 RX_MEMORY_reg_1088_1151_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1088_1151_3_5_n_0),
        .DOB(RX_MEMORY_reg_1088_1151_3_5_n_1),
        .DOC(RX_MEMORY_reg_1088_1151_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1088_1151_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1088_1151_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD99 RX_MEMORY_reg_1088_1151_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1088_1151_6_8_n_0),
        .DOB(RX_MEMORY_reg_1088_1151_6_8_n_1),
        .DOC(RX_MEMORY_reg_1088_1151_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1088_1151_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1088_1151_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD131 RX_MEMORY_reg_1088_1151_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1088_1151_9_11_n_0),
        .DOB(RX_MEMORY_reg_1088_1151_9_11_n_1),
        .DOC(RX_MEMORY_reg_1088_1151_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1088_1151_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1088_1151_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD36 RX_MEMORY_reg_1152_1215_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1152_1215_0_2_n_0),
        .DOB(RX_MEMORY_reg_1152_1215_0_2_n_1),
        .DOC(RX_MEMORY_reg_1152_1215_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1152_1215_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1152_1215_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_1152_1215_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[8]),
        .I1(RX_WRITE_ADDRESS_reg__0[9]),
        .I2(RX_WRITE_ADDRESS_reg__0[10]),
        .I3(RX_WRITE_ADDRESS_reg__0[7]),
        .I4(RX_WRITE_ADDRESS_reg__0[6]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_1152_1215_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD164 RX_MEMORY_reg_1152_1215_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1152_1215_12_14_n_0),
        .DOB(RX_MEMORY_reg_1152_1215_12_14_n_1),
        .DOC(RX_MEMORY_reg_1152_1215_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1152_1215_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1152_1215_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD195 RX_MEMORY_reg_1152_1215_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1152_1215_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1152_1215_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1152_1215_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD68 RX_MEMORY_reg_1152_1215_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1152_1215_3_5_n_0),
        .DOB(RX_MEMORY_reg_1152_1215_3_5_n_1),
        .DOC(RX_MEMORY_reg_1152_1215_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1152_1215_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1152_1215_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD100 RX_MEMORY_reg_1152_1215_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1152_1215_6_8_n_0),
        .DOB(RX_MEMORY_reg_1152_1215_6_8_n_1),
        .DOC(RX_MEMORY_reg_1152_1215_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1152_1215_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1152_1215_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD132 RX_MEMORY_reg_1152_1215_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1152_1215_9_11_n_0),
        .DOB(RX_MEMORY_reg_1152_1215_9_11_n_1),
        .DOC(RX_MEMORY_reg_1152_1215_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1152_1215_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1152_1215_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD37 RX_MEMORY_reg_1216_1279_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1216_1279_0_2_n_0),
        .DOB(RX_MEMORY_reg_1216_1279_0_2_n_1),
        .DOC(RX_MEMORY_reg_1216_1279_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1216_1279_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1216_1279_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_1216_1279_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[8]),
        .I1(RX_WRITE_ADDRESS_reg__0[9]),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[10]),
        .O(RX_MEMORY_reg_1216_1279_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD165 RX_MEMORY_reg_1216_1279_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1216_1279_12_14_n_0),
        .DOB(RX_MEMORY_reg_1216_1279_12_14_n_1),
        .DOC(RX_MEMORY_reg_1216_1279_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1216_1279_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1216_1279_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD196 RX_MEMORY_reg_1216_1279_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1216_1279_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1216_1279_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1216_1279_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD69 RX_MEMORY_reg_1216_1279_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1216_1279_3_5_n_0),
        .DOB(RX_MEMORY_reg_1216_1279_3_5_n_1),
        .DOC(RX_MEMORY_reg_1216_1279_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1216_1279_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1216_1279_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD101 RX_MEMORY_reg_1216_1279_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1216_1279_6_8_n_0),
        .DOB(RX_MEMORY_reg_1216_1279_6_8_n_1),
        .DOC(RX_MEMORY_reg_1216_1279_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1216_1279_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1216_1279_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD133 RX_MEMORY_reg_1216_1279_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1216_1279_9_11_n_0),
        .DOB(RX_MEMORY_reg_1216_1279_9_11_n_1),
        .DOC(RX_MEMORY_reg_1216_1279_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1216_1279_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1216_1279_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD38 RX_MEMORY_reg_1280_1343_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1280_1343_0_2_n_0),
        .DOB(RX_MEMORY_reg_1280_1343_0_2_n_1),
        .DOC(RX_MEMORY_reg_1280_1343_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1280_1343_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1280_1343_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_1280_1343_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[7]),
        .I1(RX_WRITE_ADDRESS_reg__0[9]),
        .I2(RX_WRITE_ADDRESS_reg__0[10]),
        .I3(RX_WRITE_ADDRESS_reg__0[8]),
        .I4(RX_WRITE_ADDRESS_reg__0[6]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_1280_1343_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD166 RX_MEMORY_reg_1280_1343_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1280_1343_12_14_n_0),
        .DOB(RX_MEMORY_reg_1280_1343_12_14_n_1),
        .DOC(RX_MEMORY_reg_1280_1343_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1280_1343_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1280_1343_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD197 RX_MEMORY_reg_1280_1343_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1280_1343_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1280_1343_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1280_1343_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD70 RX_MEMORY_reg_1280_1343_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1280_1343_3_5_n_0),
        .DOB(RX_MEMORY_reg_1280_1343_3_5_n_1),
        .DOC(RX_MEMORY_reg_1280_1343_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1280_1343_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1280_1343_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD102 RX_MEMORY_reg_1280_1343_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1280_1343_6_8_n_0),
        .DOB(RX_MEMORY_reg_1280_1343_6_8_n_1),
        .DOC(RX_MEMORY_reg_1280_1343_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1280_1343_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1280_1343_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD134 RX_MEMORY_reg_1280_1343_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1280_1343_9_11_n_0),
        .DOB(RX_MEMORY_reg_1280_1343_9_11_n_1),
        .DOC(RX_MEMORY_reg_1280_1343_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1280_1343_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1280_1343_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD20 RX_MEMORY_reg_128_191_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_128_191_0_2_n_0),
        .DOB(RX_MEMORY_reg_128_191_0_2_n_1),
        .DOC(RX_MEMORY_reg_128_191_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_128_191_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_128_191_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    RX_MEMORY_reg_128_191_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[7]),
        .I1(RX_WRITE_ENABLE),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[10]),
        .I5(RX_WRITE_ADDRESS_reg__0[9]),
        .O(RX_MEMORY_reg_128_191_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD148 RX_MEMORY_reg_128_191_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_128_191_12_14_n_0),
        .DOB(RX_MEMORY_reg_128_191_12_14_n_1),
        .DOC(RX_MEMORY_reg_128_191_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_128_191_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_128_191_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD179 RX_MEMORY_reg_128_191_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_128_191_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_128_191_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_128_191_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD52 RX_MEMORY_reg_128_191_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_128_191_3_5_n_0),
        .DOB(RX_MEMORY_reg_128_191_3_5_n_1),
        .DOC(RX_MEMORY_reg_128_191_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_128_191_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_128_191_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD84 RX_MEMORY_reg_128_191_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_128_191_6_8_n_0),
        .DOB(RX_MEMORY_reg_128_191_6_8_n_1),
        .DOC(RX_MEMORY_reg_128_191_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_128_191_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_128_191_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD116 RX_MEMORY_reg_128_191_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_128_191_9_11_n_0),
        .DOB(RX_MEMORY_reg_128_191_9_11_n_1),
        .DOC(RX_MEMORY_reg_128_191_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_128_191_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_128_191_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD39 RX_MEMORY_reg_1344_1407_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1344_1407_0_2_n_0),
        .DOB(RX_MEMORY_reg_1344_1407_0_2_n_1),
        .DOC(RX_MEMORY_reg_1344_1407_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1344_1407_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1344_1407_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_1344_1407_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[7]),
        .I1(RX_WRITE_ADDRESS_reg__0[9]),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[10]),
        .O(RX_MEMORY_reg_1344_1407_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD167 RX_MEMORY_reg_1344_1407_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1344_1407_12_14_n_0),
        .DOB(RX_MEMORY_reg_1344_1407_12_14_n_1),
        .DOC(RX_MEMORY_reg_1344_1407_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1344_1407_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1344_1407_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD198 RX_MEMORY_reg_1344_1407_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1344_1407_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1344_1407_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1344_1407_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD71 RX_MEMORY_reg_1344_1407_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1344_1407_3_5_n_0),
        .DOB(RX_MEMORY_reg_1344_1407_3_5_n_1),
        .DOC(RX_MEMORY_reg_1344_1407_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1344_1407_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1344_1407_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD103 RX_MEMORY_reg_1344_1407_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1344_1407_6_8_n_0),
        .DOB(RX_MEMORY_reg_1344_1407_6_8_n_1),
        .DOC(RX_MEMORY_reg_1344_1407_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1344_1407_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1344_1407_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD135 RX_MEMORY_reg_1344_1407_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1344_1407_9_11_n_0),
        .DOB(RX_MEMORY_reg_1344_1407_9_11_n_1),
        .DOC(RX_MEMORY_reg_1344_1407_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1344_1407_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1344_1407_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD40 RX_MEMORY_reg_1408_1471_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1408_1471_0_2_n_0),
        .DOB(RX_MEMORY_reg_1408_1471_0_2_n_1),
        .DOC(RX_MEMORY_reg_1408_1471_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1408_1471_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1408_1471_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_1408_1471_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[6]),
        .I1(RX_WRITE_ADDRESS_reg__0[9]),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[7]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[10]),
        .O(RX_MEMORY_reg_1408_1471_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD168 RX_MEMORY_reg_1408_1471_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1408_1471_12_14_n_0),
        .DOB(RX_MEMORY_reg_1408_1471_12_14_n_1),
        .DOC(RX_MEMORY_reg_1408_1471_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1408_1471_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1408_1471_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD199 RX_MEMORY_reg_1408_1471_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1408_1471_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1408_1471_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1408_1471_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD72 RX_MEMORY_reg_1408_1471_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1408_1471_3_5_n_0),
        .DOB(RX_MEMORY_reg_1408_1471_3_5_n_1),
        .DOC(RX_MEMORY_reg_1408_1471_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1408_1471_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1408_1471_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD104 RX_MEMORY_reg_1408_1471_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1408_1471_6_8_n_0),
        .DOB(RX_MEMORY_reg_1408_1471_6_8_n_1),
        .DOC(RX_MEMORY_reg_1408_1471_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1408_1471_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1408_1471_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD136 RX_MEMORY_reg_1408_1471_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1408_1471_9_11_n_0),
        .DOB(RX_MEMORY_reg_1408_1471_9_11_n_1),
        .DOC(RX_MEMORY_reg_1408_1471_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1408_1471_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1408_1471_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD41 RX_MEMORY_reg_1472_1535_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,RX_READ_ADDRESS[1],\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1472_1535_0_2_n_0),
        .DOB(RX_MEMORY_reg_1472_1535_0_2_n_1),
        .DOC(RX_MEMORY_reg_1472_1535_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1472_1535_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1472_1535_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    RX_MEMORY_reg_1472_1535_0_2_i_1
       (.I0(RX_WRITE_ENABLE),
        .I1(RX_WRITE_ADDRESS_reg__0[9]),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[10]),
        .I5(RX_WRITE_ADDRESS_reg__0[8]),
        .O(RX_MEMORY_reg_1472_1535_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD169 RX_MEMORY_reg_1472_1535_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4],\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,RX_READ_ADDRESS[2],\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1472_1535_12_14_n_0),
        .DOB(RX_MEMORY_reg_1472_1535_12_14_n_1),
        .DOC(RX_MEMORY_reg_1472_1535_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1472_1535_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1472_1535_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD200 RX_MEMORY_reg_1472_1535_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1472_1535_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1472_1535_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1472_1535_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD73 RX_MEMORY_reg_1472_1535_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1472_1535_3_5_n_0),
        .DOB(RX_MEMORY_reg_1472_1535_3_5_n_1),
        .DOC(RX_MEMORY_reg_1472_1535_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1472_1535_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1472_1535_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD105 RX_MEMORY_reg_1472_1535_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1472_1535_6_8_n_0),
        .DOB(RX_MEMORY_reg_1472_1535_6_8_n_1),
        .DOC(RX_MEMORY_reg_1472_1535_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1472_1535_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1472_1535_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD137 RX_MEMORY_reg_1472_1535_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1472_1535_9_11_n_0),
        .DOB(RX_MEMORY_reg_1472_1535_9_11_n_1),
        .DOC(RX_MEMORY_reg_1472_1535_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1472_1535_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1472_1535_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD42 RX_MEMORY_reg_1536_1599_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1536_1599_0_2_n_0),
        .DOB(RX_MEMORY_reg_1536_1599_0_2_n_1),
        .DOC(RX_MEMORY_reg_1536_1599_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1536_1599_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1536_1599_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_1536_1599_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[7]),
        .I1(RX_WRITE_ADDRESS_reg__0[8]),
        .I2(RX_WRITE_ADDRESS_reg__0[10]),
        .I3(RX_WRITE_ADDRESS_reg__0[9]),
        .I4(RX_WRITE_ADDRESS_reg__0[6]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_1536_1599_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD170 RX_MEMORY_reg_1536_1599_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1536_1599_12_14_n_0),
        .DOB(RX_MEMORY_reg_1536_1599_12_14_n_1),
        .DOC(RX_MEMORY_reg_1536_1599_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1536_1599_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1536_1599_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD201 RX_MEMORY_reg_1536_1599_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1536_1599_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1536_1599_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1536_1599_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD74 RX_MEMORY_reg_1536_1599_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,RX_READ_ADDRESS[0]}),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,RX_READ_ADDRESS[0]}),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,RX_READ_ADDRESS[0]}),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1536_1599_3_5_n_0),
        .DOB(RX_MEMORY_reg_1536_1599_3_5_n_1),
        .DOC(RX_MEMORY_reg_1536_1599_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1536_1599_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1536_1599_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD106 RX_MEMORY_reg_1536_1599_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1536_1599_6_8_n_0),
        .DOB(RX_MEMORY_reg_1536_1599_6_8_n_1),
        .DOC(RX_MEMORY_reg_1536_1599_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1536_1599_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1536_1599_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD138 RX_MEMORY_reg_1536_1599_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1536_1599_9_11_n_0),
        .DOB(RX_MEMORY_reg_1536_1599_9_11_n_1),
        .DOC(RX_MEMORY_reg_1536_1599_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1536_1599_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1536_1599_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD43 RX_MEMORY_reg_1600_1663_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1600_1663_0_2_n_0),
        .DOB(RX_MEMORY_reg_1600_1663_0_2_n_1),
        .DOC(RX_MEMORY_reg_1600_1663_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1600_1663_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1600_1663_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_1600_1663_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[7]),
        .I1(RX_WRITE_ADDRESS_reg__0[8]),
        .I2(RX_WRITE_ADDRESS_reg__0[9]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[10]),
        .O(RX_MEMORY_reg_1600_1663_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD171 RX_MEMORY_reg_1600_1663_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1600_1663_12_14_n_0),
        .DOB(RX_MEMORY_reg_1600_1663_12_14_n_1),
        .DOC(RX_MEMORY_reg_1600_1663_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1600_1663_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1600_1663_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD202 RX_MEMORY_reg_1600_1663_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1600_1663_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1600_1663_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1600_1663_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD75 RX_MEMORY_reg_1600_1663_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,RX_READ_ADDRESS[0]}),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1600_1663_3_5_n_0),
        .DOB(RX_MEMORY_reg_1600_1663_3_5_n_1),
        .DOC(RX_MEMORY_reg_1600_1663_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1600_1663_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1600_1663_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD107 RX_MEMORY_reg_1600_1663_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1600_1663_6_8_n_0),
        .DOB(RX_MEMORY_reg_1600_1663_6_8_n_1),
        .DOC(RX_MEMORY_reg_1600_1663_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1600_1663_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1600_1663_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD139 RX_MEMORY_reg_1600_1663_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1600_1663_9_11_n_0),
        .DOB(RX_MEMORY_reg_1600_1663_9_11_n_1),
        .DOC(RX_MEMORY_reg_1600_1663_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1600_1663_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1600_1663_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD44 RX_MEMORY_reg_1664_1727_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1664_1727_0_2_n_0),
        .DOB(RX_MEMORY_reg_1664_1727_0_2_n_1),
        .DOC(RX_MEMORY_reg_1664_1727_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1664_1727_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1664_1727_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_1664_1727_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[6]),
        .I1(RX_WRITE_ADDRESS_reg__0[8]),
        .I2(RX_WRITE_ADDRESS_reg__0[9]),
        .I3(RX_WRITE_ADDRESS_reg__0[7]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[10]),
        .O(RX_MEMORY_reg_1664_1727_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD172 RX_MEMORY_reg_1664_1727_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1664_1727_12_14_n_0),
        .DOB(RX_MEMORY_reg_1664_1727_12_14_n_1),
        .DOC(RX_MEMORY_reg_1664_1727_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1664_1727_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1664_1727_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD203 RX_MEMORY_reg_1664_1727_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1664_1727_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1664_1727_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1664_1727_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD76 RX_MEMORY_reg_1664_1727_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1664_1727_3_5_n_0),
        .DOB(RX_MEMORY_reg_1664_1727_3_5_n_1),
        .DOC(RX_MEMORY_reg_1664_1727_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1664_1727_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1664_1727_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD108 RX_MEMORY_reg_1664_1727_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1664_1727_6_8_n_0),
        .DOB(RX_MEMORY_reg_1664_1727_6_8_n_1),
        .DOC(RX_MEMORY_reg_1664_1727_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1664_1727_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1664_1727_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD140 RX_MEMORY_reg_1664_1727_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1664_1727_9_11_n_0),
        .DOB(RX_MEMORY_reg_1664_1727_9_11_n_1),
        .DOC(RX_MEMORY_reg_1664_1727_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1664_1727_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1664_1727_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD45 RX_MEMORY_reg_1728_1791_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1728_1791_0_2_n_0),
        .DOB(RX_MEMORY_reg_1728_1791_0_2_n_1),
        .DOC(RX_MEMORY_reg_1728_1791_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1728_1791_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1728_1791_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    RX_MEMORY_reg_1728_1791_0_2_i_1
       (.I0(RX_WRITE_ENABLE),
        .I1(RX_WRITE_ADDRESS_reg__0[8]),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[10]),
        .I5(RX_WRITE_ADDRESS_reg__0[9]),
        .O(RX_MEMORY_reg_1728_1791_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD173 RX_MEMORY_reg_1728_1791_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1728_1791_12_14_n_0),
        .DOB(RX_MEMORY_reg_1728_1791_12_14_n_1),
        .DOC(RX_MEMORY_reg_1728_1791_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1728_1791_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1728_1791_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD204 RX_MEMORY_reg_1728_1791_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1728_1791_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1728_1791_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1728_1791_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD77 RX_MEMORY_reg_1728_1791_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1728_1791_3_5_n_0),
        .DOB(RX_MEMORY_reg_1728_1791_3_5_n_1),
        .DOC(RX_MEMORY_reg_1728_1791_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1728_1791_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1728_1791_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD109 RX_MEMORY_reg_1728_1791_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1728_1791_6_8_n_0),
        .DOB(RX_MEMORY_reg_1728_1791_6_8_n_1),
        .DOC(RX_MEMORY_reg_1728_1791_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1728_1791_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1728_1791_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD141 RX_MEMORY_reg_1728_1791_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1728_1791_9_11_n_0),
        .DOB(RX_MEMORY_reg_1728_1791_9_11_n_1),
        .DOC(RX_MEMORY_reg_1728_1791_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1728_1791_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1728_1791_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD46 RX_MEMORY_reg_1792_1855_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1792_1855_0_2_n_0),
        .DOB(RX_MEMORY_reg_1792_1855_0_2_n_1),
        .DOC(RX_MEMORY_reg_1792_1855_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1792_1855_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1792_1855_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_1792_1855_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[6]),
        .I1(RX_WRITE_ADDRESS_reg__0[7]),
        .I2(RX_WRITE_ADDRESS_reg__0[9]),
        .I3(RX_WRITE_ADDRESS_reg__0[8]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[10]),
        .O(RX_MEMORY_reg_1792_1855_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD174 RX_MEMORY_reg_1792_1855_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4],\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1792_1855_12_14_n_0),
        .DOB(RX_MEMORY_reg_1792_1855_12_14_n_1),
        .DOC(RX_MEMORY_reg_1792_1855_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1792_1855_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1792_1855_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD205 RX_MEMORY_reg_1792_1855_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1792_1855_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1792_1855_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1792_1855_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD78 RX_MEMORY_reg_1792_1855_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1792_1855_3_5_n_0),
        .DOB(RX_MEMORY_reg_1792_1855_3_5_n_1),
        .DOC(RX_MEMORY_reg_1792_1855_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1792_1855_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1792_1855_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD110 RX_MEMORY_reg_1792_1855_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1792_1855_6_8_n_0),
        .DOB(RX_MEMORY_reg_1792_1855_6_8_n_1),
        .DOC(RX_MEMORY_reg_1792_1855_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1792_1855_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1792_1855_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD142 RX_MEMORY_reg_1792_1855_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1792_1855_9_11_n_0),
        .DOB(RX_MEMORY_reg_1792_1855_9_11_n_1),
        .DOC(RX_MEMORY_reg_1792_1855_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1792_1855_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1792_1855_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD47 RX_MEMORY_reg_1856_1919_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1856_1919_0_2_n_0),
        .DOB(RX_MEMORY_reg_1856_1919_0_2_n_1),
        .DOC(RX_MEMORY_reg_1856_1919_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1856_1919_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1856_1919_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    RX_MEMORY_reg_1856_1919_0_2_i_1
       (.I0(RX_WRITE_ENABLE),
        .I1(RX_WRITE_ADDRESS_reg__0[7]),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[10]),
        .I5(RX_WRITE_ADDRESS_reg__0[9]),
        .O(RX_MEMORY_reg_1856_1919_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD175 RX_MEMORY_reg_1856_1919_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4],\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1856_1919_12_14_n_0),
        .DOB(RX_MEMORY_reg_1856_1919_12_14_n_1),
        .DOC(RX_MEMORY_reg_1856_1919_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1856_1919_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1856_1919_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD206 RX_MEMORY_reg_1856_1919_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1856_1919_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1856_1919_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1856_1919_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD79 RX_MEMORY_reg_1856_1919_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1856_1919_3_5_n_0),
        .DOB(RX_MEMORY_reg_1856_1919_3_5_n_1),
        .DOC(RX_MEMORY_reg_1856_1919_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1856_1919_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1856_1919_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD111 RX_MEMORY_reg_1856_1919_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1856_1919_6_8_n_0),
        .DOB(RX_MEMORY_reg_1856_1919_6_8_n_1),
        .DOC(RX_MEMORY_reg_1856_1919_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1856_1919_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1856_1919_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD143 RX_MEMORY_reg_1856_1919_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1856_1919_9_11_n_0),
        .DOB(RX_MEMORY_reg_1856_1919_9_11_n_1),
        .DOC(RX_MEMORY_reg_1856_1919_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1856_1919_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1856_1919_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD48 RX_MEMORY_reg_1920_1983_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1920_1983_0_2_n_0),
        .DOB(RX_MEMORY_reg_1920_1983_0_2_n_1),
        .DOC(RX_MEMORY_reg_1920_1983_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1920_1983_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1920_1983_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    RX_MEMORY_reg_1920_1983_0_2_i_1
       (.I0(RX_WRITE_ENABLE),
        .I1(RX_WRITE_ADDRESS_reg__0[6]),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[7]),
        .I4(RX_WRITE_ADDRESS_reg__0[10]),
        .I5(RX_WRITE_ADDRESS_reg__0[9]),
        .O(RX_MEMORY_reg_1920_1983_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD176 RX_MEMORY_reg_1920_1983_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1920_1983_12_14_n_0),
        .DOB(RX_MEMORY_reg_1920_1983_12_14_n_1),
        .DOC(RX_MEMORY_reg_1920_1983_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1920_1983_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1920_1983_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD207 RX_MEMORY_reg_1920_1983_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1920_1983_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1920_1983_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1920_1983_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD80 RX_MEMORY_reg_1920_1983_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1920_1983_3_5_n_0),
        .DOB(RX_MEMORY_reg_1920_1983_3_5_n_1),
        .DOC(RX_MEMORY_reg_1920_1983_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1920_1983_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1920_1983_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD112 RX_MEMORY_reg_1920_1983_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1920_1983_6_8_n_0),
        .DOB(RX_MEMORY_reg_1920_1983_6_8_n_1),
        .DOC(RX_MEMORY_reg_1920_1983_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1920_1983_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1920_1983_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD144 RX_MEMORY_reg_1920_1983_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1920_1983_9_11_n_0),
        .DOB(RX_MEMORY_reg_1920_1983_9_11_n_1),
        .DOC(RX_MEMORY_reg_1920_1983_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1920_1983_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1920_1983_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD21 RX_MEMORY_reg_192_255_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_192_255_0_2_n_0),
        .DOB(RX_MEMORY_reg_192_255_0_2_n_1),
        .DOC(RX_MEMORY_reg_192_255_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_192_255_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_192_255_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_192_255_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[9]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[8]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_192_255_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD149 RX_MEMORY_reg_192_255_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_192_255_12_14_n_0),
        .DOB(RX_MEMORY_reg_192_255_12_14_n_1),
        .DOC(RX_MEMORY_reg_192_255_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_192_255_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_192_255_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD180 RX_MEMORY_reg_192_255_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_192_255_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_192_255_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_192_255_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD53 RX_MEMORY_reg_192_255_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_192_255_3_5_n_0),
        .DOB(RX_MEMORY_reg_192_255_3_5_n_1),
        .DOC(RX_MEMORY_reg_192_255_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_192_255_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_192_255_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD85 RX_MEMORY_reg_192_255_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_192_255_6_8_n_0),
        .DOB(RX_MEMORY_reg_192_255_6_8_n_1),
        .DOC(RX_MEMORY_reg_192_255_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_192_255_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_192_255_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD117 RX_MEMORY_reg_192_255_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_192_255_9_11_n_0),
        .DOB(RX_MEMORY_reg_192_255_9_11_n_1),
        .DOC(RX_MEMORY_reg_192_255_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_192_255_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_192_255_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD49 RX_MEMORY_reg_1984_2047_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,RX_READ_ADDRESS[3],\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1984_2047_0_2_n_0),
        .DOB(RX_MEMORY_reg_1984_2047_0_2_n_1),
        .DOC(RX_MEMORY_reg_1984_2047_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_1984_2047_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1984_2047_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    RX_MEMORY_reg_1984_2047_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[10]),
        .I1(RX_WRITE_ENABLE),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[9]),
        .I5(RX_WRITE_ADDRESS_reg__0[8]),
        .O(RX_MEMORY_reg_1984_2047_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD177 RX_MEMORY_reg_1984_2047_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1984_2047_12_14_n_0),
        .DOB(RX_MEMORY_reg_1984_2047_12_14_n_1),
        .DOC(RX_MEMORY_reg_1984_2047_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_1984_2047_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1984_2047_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD208 RX_MEMORY_reg_1984_2047_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_1984_2047_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_1984_2047_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1984_2047_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD81 RX_MEMORY_reg_1984_2047_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1984_2047_3_5_n_0),
        .DOB(RX_MEMORY_reg_1984_2047_3_5_n_1),
        .DOC(RX_MEMORY_reg_1984_2047_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_1984_2047_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1984_2047_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD113 RX_MEMORY_reg_1984_2047_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1984_2047_6_8_n_0),
        .DOB(RX_MEMORY_reg_1984_2047_6_8_n_1),
        .DOC(RX_MEMORY_reg_1984_2047_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_1984_2047_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1984_2047_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD145 RX_MEMORY_reg_1984_2047_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_1984_2047_9_11_n_0),
        .DOB(RX_MEMORY_reg_1984_2047_9_11_n_1),
        .DOC(RX_MEMORY_reg_1984_2047_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_1984_2047_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_1984_2047_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD22 RX_MEMORY_reg_256_319_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_256_319_0_2_n_0),
        .DOB(RX_MEMORY_reg_256_319_0_2_n_1),
        .DOC(RX_MEMORY_reg_256_319_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_256_319_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_256_319_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    RX_MEMORY_reg_256_319_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[8]),
        .I1(RX_WRITE_ENABLE),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[10]),
        .I5(RX_WRITE_ADDRESS_reg__0[9]),
        .O(RX_MEMORY_reg_256_319_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD150 RX_MEMORY_reg_256_319_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_256_319_12_14_n_0),
        .DOB(RX_MEMORY_reg_256_319_12_14_n_1),
        .DOC(RX_MEMORY_reg_256_319_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_256_319_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_256_319_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD181 RX_MEMORY_reg_256_319_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_256_319_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_256_319_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_256_319_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD54 RX_MEMORY_reg_256_319_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_256_319_3_5_n_0),
        .DOB(RX_MEMORY_reg_256_319_3_5_n_1),
        .DOC(RX_MEMORY_reg_256_319_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_256_319_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_256_319_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD86 RX_MEMORY_reg_256_319_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_256_319_6_8_n_0),
        .DOB(RX_MEMORY_reg_256_319_6_8_n_1),
        .DOC(RX_MEMORY_reg_256_319_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_256_319_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_256_319_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD118 RX_MEMORY_reg_256_319_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_256_319_9_11_n_0),
        .DOB(RX_MEMORY_reg_256_319_9_11_n_1),
        .DOC(RX_MEMORY_reg_256_319_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_256_319_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_256_319_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD23 RX_MEMORY_reg_320_383_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_320_383_0_2_n_0),
        .DOB(RX_MEMORY_reg_320_383_0_2_n_1),
        .DOC(RX_MEMORY_reg_320_383_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_320_383_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_320_383_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_320_383_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[9]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[7]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_320_383_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD151 RX_MEMORY_reg_320_383_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_320_383_12_14_n_0),
        .DOB(RX_MEMORY_reg_320_383_12_14_n_1),
        .DOC(RX_MEMORY_reg_320_383_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_320_383_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_320_383_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD182 RX_MEMORY_reg_320_383_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_320_383_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_320_383_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_320_383_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD55 RX_MEMORY_reg_320_383_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_320_383_3_5_n_0),
        .DOB(RX_MEMORY_reg_320_383_3_5_n_1),
        .DOC(RX_MEMORY_reg_320_383_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_320_383_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_320_383_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD87 RX_MEMORY_reg_320_383_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_320_383_6_8_n_0),
        .DOB(RX_MEMORY_reg_320_383_6_8_n_1),
        .DOC(RX_MEMORY_reg_320_383_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_320_383_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_320_383_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD119 RX_MEMORY_reg_320_383_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_320_383_9_11_n_0),
        .DOB(RX_MEMORY_reg_320_383_9_11_n_1),
        .DOC(RX_MEMORY_reg_320_383_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_320_383_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_320_383_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD24 RX_MEMORY_reg_384_447_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_384_447_0_2_n_0),
        .DOB(RX_MEMORY_reg_384_447_0_2_n_1),
        .DOC(RX_MEMORY_reg_384_447_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_384_447_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_384_447_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_384_447_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[9]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[7]),
        .I4(RX_WRITE_ADDRESS_reg__0[6]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_384_447_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD152 RX_MEMORY_reg_384_447_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_384_447_12_14_n_0),
        .DOB(RX_MEMORY_reg_384_447_12_14_n_1),
        .DOC(RX_MEMORY_reg_384_447_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_384_447_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_384_447_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD183 RX_MEMORY_reg_384_447_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_384_447_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_384_447_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_384_447_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD56 RX_MEMORY_reg_384_447_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_384_447_3_5_n_0),
        .DOB(RX_MEMORY_reg_384_447_3_5_n_1),
        .DOC(RX_MEMORY_reg_384_447_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_384_447_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_384_447_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD88 RX_MEMORY_reg_384_447_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_384_447_6_8_n_0),
        .DOB(RX_MEMORY_reg_384_447_6_8_n_1),
        .DOC(RX_MEMORY_reg_384_447_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_384_447_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_384_447_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD120 RX_MEMORY_reg_384_447_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_384_447_9_11_n_0),
        .DOB(RX_MEMORY_reg_384_447_9_11_n_1),
        .DOC(RX_MEMORY_reg_384_447_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_384_447_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_384_447_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD25 RX_MEMORY_reg_448_511_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_448_511_0_2_n_0),
        .DOB(RX_MEMORY_reg_448_511_0_2_n_1),
        .DOC(RX_MEMORY_reg_448_511_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_448_511_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_448_511_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_448_511_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[9]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[8]),
        .O(RX_MEMORY_reg_448_511_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD153 RX_MEMORY_reg_448_511_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_448_511_12_14_n_0),
        .DOB(RX_MEMORY_reg_448_511_12_14_n_1),
        .DOC(RX_MEMORY_reg_448_511_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_448_511_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_448_511_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD184 RX_MEMORY_reg_448_511_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_448_511_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_448_511_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_448_511_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD57 RX_MEMORY_reg_448_511_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_448_511_3_5_n_0),
        .DOB(RX_MEMORY_reg_448_511_3_5_n_1),
        .DOC(RX_MEMORY_reg_448_511_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_448_511_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_448_511_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD89 RX_MEMORY_reg_448_511_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_448_511_6_8_n_0),
        .DOB(RX_MEMORY_reg_448_511_6_8_n_1),
        .DOC(RX_MEMORY_reg_448_511_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_448_511_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_448_511_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD121 RX_MEMORY_reg_448_511_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_448_511_9_11_n_0),
        .DOB(RX_MEMORY_reg_448_511_9_11_n_1),
        .DOC(RX_MEMORY_reg_448_511_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_448_511_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_448_511_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD26 RX_MEMORY_reg_512_575_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_512_575_0_2_n_0),
        .DOB(RX_MEMORY_reg_512_575_0_2_n_1),
        .DOC(RX_MEMORY_reg_512_575_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_512_575_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_512_575_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    RX_MEMORY_reg_512_575_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[9]),
        .I1(RX_WRITE_ENABLE),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[10]),
        .I5(RX_WRITE_ADDRESS_reg__0[8]),
        .O(RX_MEMORY_reg_512_575_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD154 RX_MEMORY_reg_512_575_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_512_575_12_14_n_0),
        .DOB(RX_MEMORY_reg_512_575_12_14_n_1),
        .DOC(RX_MEMORY_reg_512_575_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_512_575_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_512_575_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD185 RX_MEMORY_reg_512_575_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_512_575_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_512_575_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_512_575_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD58 RX_MEMORY_reg_512_575_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_512_575_3_5_n_0),
        .DOB(RX_MEMORY_reg_512_575_3_5_n_1),
        .DOC(RX_MEMORY_reg_512_575_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_512_575_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_512_575_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD90 RX_MEMORY_reg_512_575_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_512_575_6_8_n_0),
        .DOB(RX_MEMORY_reg_512_575_6_8_n_1),
        .DOC(RX_MEMORY_reg_512_575_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_512_575_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_512_575_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD122 RX_MEMORY_reg_512_575_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_512_575_9_11_n_0),
        .DOB(RX_MEMORY_reg_512_575_9_11_n_1),
        .DOC(RX_MEMORY_reg_512_575_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_512_575_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_512_575_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD27 RX_MEMORY_reg_576_639_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_576_639_0_2_n_0),
        .DOB(RX_MEMORY_reg_576_639_0_2_n_1),
        .DOC(RX_MEMORY_reg_576_639_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_576_639_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_576_639_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_576_639_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[8]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[9]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[7]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_576_639_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD155 RX_MEMORY_reg_576_639_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_576_639_12_14_n_0),
        .DOB(RX_MEMORY_reg_576_639_12_14_n_1),
        .DOC(RX_MEMORY_reg_576_639_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_576_639_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_576_639_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD186 RX_MEMORY_reg_576_639_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_576_639_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_576_639_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_576_639_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD59 RX_MEMORY_reg_576_639_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_576_639_3_5_n_0),
        .DOB(RX_MEMORY_reg_576_639_3_5_n_1),
        .DOC(RX_MEMORY_reg_576_639_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_576_639_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_576_639_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD91 RX_MEMORY_reg_576_639_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_576_639_6_8_n_0),
        .DOB(RX_MEMORY_reg_576_639_6_8_n_1),
        .DOC(RX_MEMORY_reg_576_639_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_576_639_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_576_639_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD123 RX_MEMORY_reg_576_639_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_576_639_9_11_n_0),
        .DOB(RX_MEMORY_reg_576_639_9_11_n_1),
        .DOC(RX_MEMORY_reg_576_639_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_576_639_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_576_639_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD28 RX_MEMORY_reg_640_703_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_640_703_0_2_n_0),
        .DOB(RX_MEMORY_reg_640_703_0_2_n_1),
        .DOC(RX_MEMORY_reg_640_703_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_640_703_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_640_703_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_640_703_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[8]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[9]),
        .I3(RX_WRITE_ADDRESS_reg__0[7]),
        .I4(RX_WRITE_ADDRESS_reg__0[6]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_640_703_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD156 RX_MEMORY_reg_640_703_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_640_703_12_14_n_0),
        .DOB(RX_MEMORY_reg_640_703_12_14_n_1),
        .DOC(RX_MEMORY_reg_640_703_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_640_703_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_640_703_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD187 RX_MEMORY_reg_640_703_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_640_703_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_640_703_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_640_703_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD60 RX_MEMORY_reg_640_703_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_640_703_3_5_n_0),
        .DOB(RX_MEMORY_reg_640_703_3_5_n_1),
        .DOC(RX_MEMORY_reg_640_703_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_640_703_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_640_703_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD92 RX_MEMORY_reg_640_703_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_640_703_6_8_n_0),
        .DOB(RX_MEMORY_reg_640_703_6_8_n_1),
        .DOC(RX_MEMORY_reg_640_703_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_640_703_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_640_703_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD124 RX_MEMORY_reg_640_703_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_640_703_9_11_n_0),
        .DOB(RX_MEMORY_reg_640_703_9_11_n_1),
        .DOC(RX_MEMORY_reg_640_703_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_640_703_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_640_703_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD19 RX_MEMORY_reg_64_127_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_64_127_0_2_n_0),
        .DOB(RX_MEMORY_reg_64_127_0_2_n_1),
        .DOC(RX_MEMORY_reg_64_127_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_64_127_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_64_127_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    RX_MEMORY_reg_64_127_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[6]),
        .I1(RX_WRITE_ENABLE),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[7]),
        .I4(RX_WRITE_ADDRESS_reg__0[10]),
        .I5(RX_WRITE_ADDRESS_reg__0[9]),
        .O(RX_MEMORY_reg_64_127_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD147 RX_MEMORY_reg_64_127_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_64_127_12_14_n_0),
        .DOB(RX_MEMORY_reg_64_127_12_14_n_1),
        .DOC(RX_MEMORY_reg_64_127_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_64_127_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_64_127_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD178 RX_MEMORY_reg_64_127_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_64_127_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_64_127_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_64_127_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD51 RX_MEMORY_reg_64_127_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_64_127_3_5_n_0),
        .DOB(RX_MEMORY_reg_64_127_3_5_n_1),
        .DOC(RX_MEMORY_reg_64_127_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_64_127_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_64_127_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD83 RX_MEMORY_reg_64_127_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_64_127_6_8_n_0),
        .DOB(RX_MEMORY_reg_64_127_6_8_n_1),
        .DOC(RX_MEMORY_reg_64_127_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_64_127_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_64_127_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD115 RX_MEMORY_reg_64_127_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_64_127_9_11_n_0),
        .DOB(RX_MEMORY_reg_64_127_9_11_n_1),
        .DOC(RX_MEMORY_reg_64_127_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_64_127_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_64_127_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD29 RX_MEMORY_reg_704_767_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_704_767_0_2_n_0),
        .DOB(RX_MEMORY_reg_704_767_0_2_n_1),
        .DOC(RX_MEMORY_reg_704_767_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_704_767_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_704_767_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_704_767_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[8]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[9]),
        .O(RX_MEMORY_reg_704_767_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD157 RX_MEMORY_reg_704_767_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_704_767_12_14_n_0),
        .DOB(RX_MEMORY_reg_704_767_12_14_n_1),
        .DOC(RX_MEMORY_reg_704_767_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_704_767_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_704_767_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD188 RX_MEMORY_reg_704_767_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_704_767_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_704_767_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_704_767_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD61 RX_MEMORY_reg_704_767_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_704_767_3_5_n_0),
        .DOB(RX_MEMORY_reg_704_767_3_5_n_1),
        .DOC(RX_MEMORY_reg_704_767_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_704_767_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_704_767_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD93 RX_MEMORY_reg_704_767_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_704_767_6_8_n_0),
        .DOB(RX_MEMORY_reg_704_767_6_8_n_1),
        .DOC(RX_MEMORY_reg_704_767_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_704_767_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_704_767_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD125 RX_MEMORY_reg_704_767_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_704_767_9_11_n_0),
        .DOB(RX_MEMORY_reg_704_767_9_11_n_1),
        .DOC(RX_MEMORY_reg_704_767_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_704_767_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_704_767_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD30 RX_MEMORY_reg_768_831_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_768_831_0_2_n_0),
        .DOB(RX_MEMORY_reg_768_831_0_2_n_1),
        .DOC(RX_MEMORY_reg_768_831_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_768_831_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_768_831_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    RX_MEMORY_reg_768_831_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[7]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[9]),
        .I3(RX_WRITE_ADDRESS_reg__0[8]),
        .I4(RX_WRITE_ADDRESS_reg__0[6]),
        .I5(RX_WRITE_ENABLE),
        .O(RX_MEMORY_reg_768_831_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD158 RX_MEMORY_reg_768_831_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_768_831_12_14_n_0),
        .DOB(RX_MEMORY_reg_768_831_12_14_n_1),
        .DOC(RX_MEMORY_reg_768_831_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_768_831_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_768_831_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD189 RX_MEMORY_reg_768_831_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_768_831_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_768_831_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_768_831_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD62 RX_MEMORY_reg_768_831_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_768_831_3_5_n_0),
        .DOB(RX_MEMORY_reg_768_831_3_5_n_1),
        .DOC(RX_MEMORY_reg_768_831_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_768_831_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_768_831_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD94 RX_MEMORY_reg_768_831_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_768_831_6_8_n_0),
        .DOB(RX_MEMORY_reg_768_831_6_8_n_1),
        .DOC(RX_MEMORY_reg_768_831_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_768_831_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_768_831_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD126 RX_MEMORY_reg_768_831_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_768_831_9_11_n_0),
        .DOB(RX_MEMORY_reg_768_831_9_11_n_1),
        .DOC(RX_MEMORY_reg_768_831_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_768_831_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_768_831_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD31 RX_MEMORY_reg_832_895_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_832_895_0_2_n_0),
        .DOB(RX_MEMORY_reg_832_895_0_2_n_1),
        .DOC(RX_MEMORY_reg_832_895_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_832_895_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_832_895_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_832_895_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[7]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[9]),
        .O(RX_MEMORY_reg_832_895_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD159 RX_MEMORY_reg_832_895_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_832_895_12_14_n_0),
        .DOB(RX_MEMORY_reg_832_895_12_14_n_1),
        .DOC(RX_MEMORY_reg_832_895_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_832_895_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_832_895_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD190 RX_MEMORY_reg_832_895_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_832_895_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_832_895_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_832_895_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD63 RX_MEMORY_reg_832_895_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_832_895_3_5_n_0),
        .DOB(RX_MEMORY_reg_832_895_3_5_n_1),
        .DOC(RX_MEMORY_reg_832_895_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_832_895_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_832_895_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD95 RX_MEMORY_reg_832_895_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_832_895_6_8_n_0),
        .DOB(RX_MEMORY_reg_832_895_6_8_n_1),
        .DOC(RX_MEMORY_reg_832_895_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_832_895_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_832_895_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD127 RX_MEMORY_reg_832_895_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_832_895_9_11_n_0),
        .DOB(RX_MEMORY_reg_832_895_9_11_n_1),
        .DOC(RX_MEMORY_reg_832_895_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_832_895_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_832_895_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD32 RX_MEMORY_reg_896_959_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_896_959_0_2_n_0),
        .DOB(RX_MEMORY_reg_896_959_0_2_n_1),
        .DOC(RX_MEMORY_reg_896_959_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_896_959_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_896_959_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    RX_MEMORY_reg_896_959_0_2_i_1
       (.I0(RX_WRITE_ADDRESS_reg__0[6]),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[8]),
        .I3(RX_WRITE_ADDRESS_reg__0[7]),
        .I4(RX_WRITE_ENABLE),
        .I5(RX_WRITE_ADDRESS_reg__0[9]),
        .O(RX_MEMORY_reg_896_959_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD160 RX_MEMORY_reg_896_959_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_896_959_12_14_n_0),
        .DOB(RX_MEMORY_reg_896_959_12_14_n_1),
        .DOC(RX_MEMORY_reg_896_959_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_896_959_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_896_959_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD191 RX_MEMORY_reg_896_959_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_896_959_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_896_959_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_896_959_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD64 RX_MEMORY_reg_896_959_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_896_959_3_5_n_0),
        .DOB(RX_MEMORY_reg_896_959_3_5_n_1),
        .DOC(RX_MEMORY_reg_896_959_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_896_959_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_896_959_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD96 RX_MEMORY_reg_896_959_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_896_959_6_8_n_0),
        .DOB(RX_MEMORY_reg_896_959_6_8_n_1),
        .DOC(RX_MEMORY_reg_896_959_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_896_959_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_896_959_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD128 RX_MEMORY_reg_896_959_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_896_959_9_11_n_0),
        .DOB(RX_MEMORY_reg_896_959_9_11_n_1),
        .DOC(RX_MEMORY_reg_896_959_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_896_959_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_896_959_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD33 RX_MEMORY_reg_960_1023_0_2
       (.ADDRA({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRB({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRC({RX_READ_ADDRESS[5],\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[3]_rep_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[1]_rep_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__0_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[3:2],\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[0]),
        .DIB(RX_WRITE_DATA[1]),
        .DIC(RX_WRITE_DATA[2]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_960_1023_0_2_n_0),
        .DOB(RX_MEMORY_reg_960_1023_0_2_n_1),
        .DOC(RX_MEMORY_reg_960_1023_0_2_n_2),
        .DOD(NLW_RX_MEMORY_reg_960_1023_0_2_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_960_1023_0_2_i_1_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    RX_MEMORY_reg_960_1023_0_2_i_1
       (.I0(RX_WRITE_ENABLE),
        .I1(RX_WRITE_ADDRESS_reg__0[10]),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[6]),
        .I4(RX_WRITE_ADDRESS_reg__0[9]),
        .I5(RX_WRITE_ADDRESS_reg__0[8]),
        .O(RX_MEMORY_reg_960_1023_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD161 RX_MEMORY_reg_960_1023_12_14
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ,RX_READ_ADDRESS[4:1],\RX_READ_ADDRESS_reg[0]_rep_n_0 }),
        .ADDRD({\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[4:3],\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[0]}),
        .DIA(RX_WRITE_DATA[12]),
        .DIB(RX_WRITE_DATA[13]),
        .DIC(RX_WRITE_DATA[14]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_960_1023_12_14_n_0),
        .DOB(RX_MEMORY_reg_960_1023_12_14_n_1),
        .DOC(RX_MEMORY_reg_960_1023_12_14_n_2),
        .DOD(NLW_RX_MEMORY_reg_960_1023_12_14_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_960_1023_0_2_i_1_n_0));
  (* INIT = "64'h0000000000000000" *) 
  RAM64X1D_HD192 RX_MEMORY_reg_960_1023_15_15
       (.A0(RX_WRITE_ADDRESS_reg__0[0]),
        .A1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .A2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .A3(RX_WRITE_ADDRESS_reg__0[3]),
        .A4(RX_WRITE_ADDRESS_reg__0[4]),
        .A5(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .D(RX_WRITE_DATA[15]),
        .DPO(RX_MEMORY_reg_960_1023_15_15_n_0),
        .DPRA0(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .DPRA1(RX_READ_ADDRESS[1]),
        .DPRA2(RX_READ_ADDRESS[2]),
        .DPRA3(RX_READ_ADDRESS[3]),
        .DPRA4(RX_READ_ADDRESS[4]),
        .DPRA5(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .SPO(NLW_RX_MEMORY_reg_960_1023_15_15_SPO_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_960_1023_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD65 RX_MEMORY_reg_960_1023_3_5
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__3_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[3]),
        .DIB(RX_WRITE_DATA[4]),
        .DIC(RX_WRITE_DATA[5]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_960_1023_3_5_n_0),
        .DOB(RX_MEMORY_reg_960_1023_3_5_n_1),
        .DOC(RX_MEMORY_reg_960_1023_3_5_n_2),
        .DOD(NLW_RX_MEMORY_reg_960_1023_3_5_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_960_1023_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD97 RX_MEMORY_reg_960_1023_6_8
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__2_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[6]),
        .DIB(RX_WRITE_DATA[7]),
        .DIC(RX_WRITE_DATA[8]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_960_1023_6_8_n_0),
        .DOB(RX_MEMORY_reg_960_1023_6_8_n_1),
        .DOC(RX_MEMORY_reg_960_1023_6_8_n_2),
        .DOD(NLW_RX_MEMORY_reg_960_1023_6_8_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_960_1023_0_2_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM64M_HD129 RX_MEMORY_reg_960_1023_9_11
       (.ADDRA({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRB({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRC({\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ,\RX_READ_ADDRESS_reg[4]_rep_n_0 ,\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[2]_rep_n_0 ,\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ,\RX_READ_ADDRESS_reg[0]_rep__1_n_0 }),
        .ADDRD({RX_WRITE_ADDRESS_reg__0[5],\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ,\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ,RX_WRITE_ADDRESS_reg__0[2],\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ,\RX_WRITE_ADDRESS_reg[0]_rep_n_0 }),
        .DIA(RX_WRITE_DATA[9]),
        .DIB(RX_WRITE_DATA[10]),
        .DIC(RX_WRITE_DATA[11]),
        .DID(1'b0),
        .DOA(RX_MEMORY_reg_960_1023_9_11_n_0),
        .DOB(RX_MEMORY_reg_960_1023_9_11_n_1),
        .DOC(RX_MEMORY_reg_960_1023_9_11_n_2),
        .DOD(NLW_RX_MEMORY_reg_960_1023_9_11_DOD_UNCONNECTED),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_MEMORY_reg_960_1023_0_2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \RX_PACKET_LENGTH[0]_i_1 
       (.I0(RX_PACKET_LENGTH[0]),
        .O(\RX_PACKET_LENGTH[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \RX_PACKET_LENGTH[10]_i_1 
       (.I0(\RX_PHY_STATE_reg_n_0_[0] ),
        .I1(RXD_D[1]),
        .I2(RXD_D[0]),
        .I3(\RX_PHY_STATE_reg_n_0_[2] ),
        .I4(\RX_PHY_STATE_reg_n_0_[3] ),
        .I5(\RX_PHY_STATE_reg_n_0_[1] ),
        .O(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5554545400000000)) 
    \RX_PACKET_LENGTH[10]_i_2 
       (.I0(\RX_PHY_STATE_reg_n_0_[1] ),
        .I1(\RX_PHY_STATE_reg_n_0_[3] ),
        .I2(\RX_PHY_STATE_reg_n_0_[2] ),
        .I3(RXD_D[0]),
        .I4(RXD_D[1]),
        .I5(\RX_PHY_STATE_reg_n_0_[0] ),
        .O(\RX_PACKET_LENGTH[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \RX_PACKET_LENGTH[10]_i_3 
       (.I0(RX_PACKET_LENGTH[8]),
        .I1(RX_PACKET_LENGTH[6]),
        .I2(\RX_PACKET_LENGTH[10]_i_4_n_0 ),
        .I3(RX_PACKET_LENGTH[7]),
        .I4(RX_PACKET_LENGTH[9]),
        .I5(RX_PACKET_LENGTH[10]),
        .O(\RX_PACKET_LENGTH[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RX_PACKET_LENGTH[10]_i_4 
       (.I0(RX_PACKET_LENGTH[5]),
        .I1(RX_PACKET_LENGTH[3]),
        .I2(RX_PACKET_LENGTH[0]),
        .I3(RX_PACKET_LENGTH[1]),
        .I4(RX_PACKET_LENGTH[2]),
        .I5(RX_PACKET_LENGTH[4]),
        .O(\RX_PACKET_LENGTH[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \RX_PACKET_LENGTH[1]_i_1 
       (.I0(RX_PACKET_LENGTH[0]),
        .I1(RX_PACKET_LENGTH[1]),
        .O(\RX_PACKET_LENGTH[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RX_PACKET_LENGTH[2]_i_1 
       (.I0(RX_PACKET_LENGTH[1]),
        .I1(RX_PACKET_LENGTH[0]),
        .I2(RX_PACKET_LENGTH[2]),
        .O(\RX_PACKET_LENGTH[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RX_PACKET_LENGTH[3]_i_1 
       (.I0(RX_PACKET_LENGTH[0]),
        .I1(RX_PACKET_LENGTH[1]),
        .I2(RX_PACKET_LENGTH[2]),
        .I3(RX_PACKET_LENGTH[3]),
        .O(\RX_PACKET_LENGTH[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RX_PACKET_LENGTH[4]_i_1 
       (.I0(RX_PACKET_LENGTH[2]),
        .I1(RX_PACKET_LENGTH[1]),
        .I2(RX_PACKET_LENGTH[0]),
        .I3(RX_PACKET_LENGTH[3]),
        .I4(RX_PACKET_LENGTH[4]),
        .O(\RX_PACKET_LENGTH[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \RX_PACKET_LENGTH[5]_i_1 
       (.I0(RX_PACKET_LENGTH[3]),
        .I1(RX_PACKET_LENGTH[0]),
        .I2(RX_PACKET_LENGTH[1]),
        .I3(RX_PACKET_LENGTH[2]),
        .I4(RX_PACKET_LENGTH[4]),
        .I5(RX_PACKET_LENGTH[5]),
        .O(\RX_PACKET_LENGTH[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \RX_PACKET_LENGTH[6]_i_1 
       (.I0(RX_PACKET_LENGTH[4]),
        .I1(RX_PACKET_LENGTH[2]),
        .I2(\RX_PACKET_LENGTH[6]_i_2_n_0 ),
        .I3(RX_PACKET_LENGTH[3]),
        .I4(RX_PACKET_LENGTH[5]),
        .I5(RX_PACKET_LENGTH[6]),
        .O(\RX_PACKET_LENGTH[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \RX_PACKET_LENGTH[6]_i_2 
       (.I0(RX_PACKET_LENGTH[0]),
        .I1(RX_PACKET_LENGTH[1]),
        .O(\RX_PACKET_LENGTH[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \RX_PACKET_LENGTH[7]_i_1 
       (.I0(\RX_PACKET_LENGTH[10]_i_4_n_0 ),
        .I1(RX_PACKET_LENGTH[6]),
        .I2(RX_PACKET_LENGTH[7]),
        .O(\RX_PACKET_LENGTH[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RX_PACKET_LENGTH[8]_i_1 
       (.I0(RX_PACKET_LENGTH[6]),
        .I1(\RX_PACKET_LENGTH[10]_i_4_n_0 ),
        .I2(RX_PACKET_LENGTH[7]),
        .I3(RX_PACKET_LENGTH[8]),
        .O(\RX_PACKET_LENGTH[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RX_PACKET_LENGTH[9]_i_1 
       (.I0(RX_PACKET_LENGTH[7]),
        .I1(\RX_PACKET_LENGTH[10]_i_4_n_0 ),
        .I2(RX_PACKET_LENGTH[6]),
        .I3(RX_PACKET_LENGTH[8]),
        .I4(RX_PACKET_LENGTH[9]),
        .O(\RX_PACKET_LENGTH[9]_i_1_n_0 ));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD17 RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5
       (.ADDRA({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRB({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRC({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRD({\RX_WRITE_BUFFER_reg_n_0_[4] ,\RX_WRITE_BUFFER_reg_n_0_[3] ,\RX_WRITE_BUFFER_reg_n_0_[2] ,\RX_WRITE_BUFFER_reg_n_0_[1] ,\RX_WRITE_BUFFER_reg_n_0_[0] }),
        .DIA(RX_PACKET_LENGTH[1:0]),
        .DIB(RX_PACKET_LENGTH[3:2]),
        .DIC(RX_PACKET_LENGTH[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(L[1:0]),
        .DOB(L[3:2]),
        .DOC(L[5:4]),
        .DOD(NLW_RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1
       (.I0(\RX_PHY_STATE_reg_n_0_[1] ),
        .I1(\RX_PHY_STATE_reg_n_0_[0] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .O(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD18 RX_PACKET_LENGTH_BUFFER_reg_0_31_6_10
       (.ADDRA({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRB({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRC({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRD({\RX_WRITE_BUFFER_reg_n_0_[4] ,\RX_WRITE_BUFFER_reg_n_0_[3] ,\RX_WRITE_BUFFER_reg_n_0_[2] ,\RX_WRITE_BUFFER_reg_n_0_[1] ,\RX_WRITE_BUFFER_reg_n_0_[0] }),
        .DIA(RX_PACKET_LENGTH[7:6]),
        .DIB(RX_PACKET_LENGTH[9:8]),
        .DIC({1'b0,RX_PACKET_LENGTH[10]}),
        .DID({1'b0,1'b0}),
        .DOA(L[7:6]),
        .DOB(L[9:8]),
        .DOC({NLW_RX_PACKET_LENGTH_BUFFER_reg_0_31_6_10_DOC_UNCONNECTED[1],L[10]}),
        .DOD(NLW_RX_PACKET_LENGTH_BUFFER_reg_0_31_6_10_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_1 
       (.I0(\RX_PACKET_LENGTH_SYNC[10]_i_2_n_0 ),
        .I1(RX_PACKET_STATE[1]),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_10 
       (.I0(\RX_BUFFER_BUSY_SYNC_reg[7]__0_n_0 ),
        .I1(\RX_BUFFER_BUSY_SYNC_reg[6]__0_n_0 ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I3(\RX_BUFFER_BUSY_SYNC_reg[5]__0_n_0 ),
        .I4(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I5(\RX_BUFFER_BUSY_SYNC_reg[4]__0_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_11 
       (.I0(\RX_BUFFER_BUSY_SYNC_reg[11]__0_n_0 ),
        .I1(\RX_BUFFER_BUSY_SYNC_reg[10]__0_n_0 ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I3(\RX_BUFFER_BUSY_SYNC_reg[9]__0_n_0 ),
        .I4(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I5(\RX_BUFFER_BUSY_SYNC_reg[8]__0_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_12 
       (.I0(\RX_BUFFER_BUSY_SYNC_reg[15]__0_n_0 ),
        .I1(\RX_BUFFER_BUSY_SYNC_reg[14]__0_n_0 ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I3(\RX_BUFFER_BUSY_SYNC_reg[13]__0_n_0 ),
        .I4(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I5(\RX_BUFFER_BUSY_SYNC_reg[12]__0_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_13 
       (.I0(\RX_BUFFER_BUSY_SYNC_reg[19]__0_n_0 ),
        .I1(\RX_BUFFER_BUSY_SYNC_reg[18]__0_n_0 ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I3(\RX_BUFFER_BUSY_SYNC_reg[17]__0_n_0 ),
        .I4(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I5(\RX_BUFFER_BUSY_SYNC_reg[16]__0_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_14 
       (.I0(\RX_BUFFER_BUSY_SYNC_reg[23]__0_n_0 ),
        .I1(\RX_BUFFER_BUSY_SYNC_reg[22]__0_n_0 ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I3(\RX_BUFFER_BUSY_SYNC_reg[21]__0_n_0 ),
        .I4(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I5(\RX_BUFFER_BUSY_SYNC_reg[20]__0_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_15 
       (.I0(\RX_BUFFER_BUSY_SYNC_reg[27]__0_n_0 ),
        .I1(\RX_BUFFER_BUSY_SYNC_reg[26]__0_n_0 ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I3(\RX_BUFFER_BUSY_SYNC_reg[25]__0_n_0 ),
        .I4(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I5(\RX_BUFFER_BUSY_SYNC_reg[24]__0_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_16 
       (.I0(\RX_BUFFER_BUSY_SYNC_reg[31]__0_n_0 ),
        .I1(\RX_BUFFER_BUSY_SYNC_reg[30]__0_n_0 ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I3(\RX_BUFFER_BUSY_SYNC_reg[29]__0_n_0 ),
        .I4(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I5(\RX_BUFFER_BUSY_SYNC_reg[28]__0_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h00001D00)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_2 
       (.I0(\RX_PACKET_LENGTH_SYNC_reg[10]_i_3_n_0 ),
        .I1(\RX_READ_BUFFER_reg_n_0_[4] ),
        .I2(\RX_PACKET_LENGTH_SYNC_reg[10]_i_4_n_0 ),
        .I3(RX_PACKET_STATE[0]),
        .I4(RX_PACKET_STATE[2]),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \RX_PACKET_LENGTH_SYNC[10]_i_9 
       (.I0(\RX_BUFFER_BUSY_SYNC_reg[3]__0_n_0 ),
        .I1(\RX_BUFFER_BUSY_SYNC_reg[2]__0_n_0 ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I3(\RX_BUFFER_BUSY_SYNC_reg[1]__0_n_0 ),
        .I4(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I5(p_1_in),
        .O(\RX_PACKET_LENGTH_SYNC[10]_i_9_n_0 ));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[0]),
        .Q(RX_PACKET_LENGTH_SYNC[0]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[10]),
        .Q(RX_PACKET_LENGTH_SYNC[10]),
        .R(1'b0));
  MUXF8 \RX_PACKET_LENGTH_SYNC_reg[10]_i_3 
       (.I0(\RX_PACKET_LENGTH_SYNC_reg[10]_i_5_n_0 ),
        .I1(\RX_PACKET_LENGTH_SYNC_reg[10]_i_6_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC_reg[10]_i_3_n_0 ),
        .S(\RX_READ_BUFFER_reg_n_0_[3] ));
  MUXF8 \RX_PACKET_LENGTH_SYNC_reg[10]_i_4 
       (.I0(\RX_PACKET_LENGTH_SYNC_reg[10]_i_7_n_0 ),
        .I1(\RX_PACKET_LENGTH_SYNC_reg[10]_i_8_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC_reg[10]_i_4_n_0 ),
        .S(\RX_READ_BUFFER_reg_n_0_[3] ));
  MUXF7 \RX_PACKET_LENGTH_SYNC_reg[10]_i_5 
       (.I0(\RX_PACKET_LENGTH_SYNC[10]_i_9_n_0 ),
        .I1(\RX_PACKET_LENGTH_SYNC[10]_i_10_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC_reg[10]_i_5_n_0 ),
        .S(\RX_READ_BUFFER_reg_n_0_[2] ));
  MUXF7 \RX_PACKET_LENGTH_SYNC_reg[10]_i_6 
       (.I0(\RX_PACKET_LENGTH_SYNC[10]_i_11_n_0 ),
        .I1(\RX_PACKET_LENGTH_SYNC[10]_i_12_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC_reg[10]_i_6_n_0 ),
        .S(\RX_READ_BUFFER_reg_n_0_[2] ));
  MUXF7 \RX_PACKET_LENGTH_SYNC_reg[10]_i_7 
       (.I0(\RX_PACKET_LENGTH_SYNC[10]_i_13_n_0 ),
        .I1(\RX_PACKET_LENGTH_SYNC[10]_i_14_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC_reg[10]_i_7_n_0 ),
        .S(\RX_READ_BUFFER_reg_n_0_[2] ));
  MUXF7 \RX_PACKET_LENGTH_SYNC_reg[10]_i_8 
       (.I0(\RX_PACKET_LENGTH_SYNC[10]_i_15_n_0 ),
        .I1(\RX_PACKET_LENGTH_SYNC[10]_i_16_n_0 ),
        .O(\RX_PACKET_LENGTH_SYNC_reg[10]_i_8_n_0 ),
        .S(\RX_READ_BUFFER_reg_n_0_[2] ));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[1]),
        .Q(RX_PACKET_LENGTH_SYNC[1]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[2]),
        .Q(RX_PACKET_LENGTH_SYNC[2]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[3]),
        .Q(RX_PACKET_LENGTH_SYNC[3]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[4]),
        .Q(RX_PACKET_LENGTH_SYNC[4]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[5]),
        .Q(RX_PACKET_LENGTH_SYNC[5]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[6]),
        .Q(RX_PACKET_LENGTH_SYNC[6]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[7]),
        .Q(RX_PACKET_LENGTH_SYNC[7]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[8]),
        .Q(RX_PACKET_LENGTH_SYNC[8]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_SYNC_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(L[9]),
        .Q(RX_PACKET_LENGTH_SYNC[9]),
        .R(1'b0));
  FDRE \RX_PACKET_LENGTH_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[0]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[0]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[10]_i_3_n_0 ),
        .Q(RX_PACKET_LENGTH[10]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[1]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[1]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[2]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[2]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[3]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[3]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[4]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[4]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[5]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[5]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[6]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[6]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[7]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[7]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[8]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[8]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  FDRE \RX_PACKET_LENGTH_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH[10]_i_2_n_0 ),
        .D(\RX_PACKET_LENGTH[9]_i_1_n_0 ),
        .Q(RX_PACKET_LENGTH[9]),
        .R(\RX_PACKET_LENGTH[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8B0F8B03)) 
    \RX_PHY_STATE[0]_i_1 
       (.I0(\RX_PHY_STATE[3]_i_4_n_0 ),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[0] ),
        .I3(\RX_PHY_STATE_reg_n_0_[3] ),
        .I4(RXDV_D),
        .O(RX_PHY_STATE[0]));
  LUT6 #(
    .INIT(64'h88FFBB0088FCBB00)) 
    \RX_PHY_STATE[1]_i_1 
       (.I0(\RX_PHY_STATE[3]_i_4_n_0 ),
        .I1(\RX_PHY_STATE_reg_n_0_[3] ),
        .I2(\RX_PHY_STATE_reg_n_0_[2] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(\RX_PHY_STATE_reg_n_0_[0] ),
        .I5(\RX_PHY_STATE[1]_i_2_n_0 ),
        .O(RX_PHY_STATE[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \RX_PHY_STATE[1]_i_2 
       (.I0(RXD_D[0]),
        .I1(RXD_D[1]),
        .O(\RX_PHY_STATE[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00007838)) 
    \RX_PHY_STATE[2]_i_1 
       (.I0(\RX_PHY_STATE_reg_n_0_[0] ),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[2] ),
        .I3(RXDV_D),
        .I4(\RX_PHY_STATE_reg_n_0_[3] ),
        .O(\RX_PHY_STATE[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \RX_PHY_STATE[3]_i_1 
       (.I0(\RX_PHY_STATE_reg_n_0_[3] ),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[0] ),
        .I3(RX_PHY_STATE0),
        .I4(\RX_PHY_STATE_reg_n_0_[2] ),
        .O(\RX_PHY_STATE[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \RX_PHY_STATE[3]_i_10 
       (.I0(\RX_CRC_reg_n_0_[24] ),
        .I1(\RX_CRC_reg_n_0_[25] ),
        .I2(\RX_CRC_reg_n_0_[18] ),
        .I3(RX_ERROR),
        .I4(\RX_PHY_STATE[3]_i_12_n_0 ),
        .O(\RX_PHY_STATE[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \RX_PHY_STATE[3]_i_11 
       (.I0(\RX_PHY_STATE[3]_i_13_n_0 ),
        .I1(RX_PACKET_LENGTH[6]),
        .I2(RX_PACKET_LENGTH[5]),
        .I3(RX_PACKET_LENGTH[7]),
        .I4(RX_PACKET_LENGTH[8]),
        .I5(RX_PACKET_LENGTH[9]),
        .O(\RX_PHY_STATE[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RX_PHY_STATE[3]_i_12 
       (.I0(\RX_CRC_reg_n_0_[11] ),
        .I1(\RX_CRC_reg_n_0_[26] ),
        .I2(\RX_CRC_reg_n_0_[15] ),
        .I3(\RX_CRC_reg_n_0_[0] ),
        .I4(\RX_CRC_reg_n_0_[12] ),
        .I5(\RX_CRC_reg_n_0_[14] ),
        .O(\RX_PHY_STATE[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \RX_PHY_STATE[3]_i_13 
       (.I0(RX_PACKET_LENGTH[4]),
        .I1(RX_PACKET_LENGTH[3]),
        .I2(RX_PACKET_LENGTH[2]),
        .I3(RX_PACKET_LENGTH[0]),
        .I4(RX_PACKET_LENGTH[1]),
        .O(\RX_PHY_STATE[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8BC08B008BCC8B0C)) 
    \RX_PHY_STATE[3]_i_2 
       (.I0(\RX_PHY_STATE[3]_i_4_n_0 ),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[0] ),
        .I3(\RX_PHY_STATE_reg_n_0_[3] ),
        .I4(\RX_PHY_STATE_reg_n_0_[2] ),
        .I5(RXDV_D),
        .O(RX_PHY_STATE[3]));
  LUT3 #(
    .INIT(8'h40)) 
    \RX_PHY_STATE[3]_i_3 
       (.I0(RXD_D[1]),
        .I1(RXDV_D),
        .I2(RXD_D[0]),
        .O(RX_PHY_STATE0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RX_PHY_STATE[3]_i_4 
       (.I0(\RX_PHY_STATE[3]_i_5_n_0 ),
        .I1(\RX_PHY_STATE[3]_i_6_n_0 ),
        .I2(\RX_PHY_STATE[3]_i_7_n_0 ),
        .I3(\RX_PHY_STATE[3]_i_8_n_0 ),
        .I4(\RX_PHY_STATE[3]_i_9_n_0 ),
        .I5(\RX_PHY_STATE[3]_i_10_n_0 ),
        .O(\RX_PHY_STATE[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFFAAAAFFFC)) 
    \RX_PHY_STATE[3]_i_5 
       (.I0(\RX_PHY_STATE[3]_i_11_n_0 ),
        .I1(RX_PACKET_LENGTH[8]),
        .I2(RX_PACKET_LENGTH[7]),
        .I3(RX_PACKET_LENGTH[6]),
        .I4(RX_PACKET_LENGTH[10]),
        .I5(RX_PACKET_LENGTH[9]),
        .O(\RX_PHY_STATE[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \RX_PHY_STATE[3]_i_6 
       (.I0(p_1_in12_in),
        .I1(\RX_CRC_reg_n_0_[10] ),
        .I2(p_1_in9_in),
        .I3(\RX_CRC_reg_n_0_[19] ),
        .I4(\RX_CRC_reg_n_0_[29] ),
        .I5(\RX_CRC_reg_n_0_[23] ),
        .O(\RX_PHY_STATE[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RX_PHY_STATE[3]_i_7 
       (.I0(\RX_CRC_reg_n_0_[3] ),
        .I1(\RX_CRC_reg_n_0_[1] ),
        .I2(\RX_CRC_reg_n_0_[6] ),
        .I3(\RX_CRC_reg_n_0_[8] ),
        .I4(\RX_CRC_reg_n_0_[4] ),
        .I5(\RX_CRC_reg_n_0_[5] ),
        .O(\RX_PHY_STATE[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \RX_PHY_STATE[3]_i_8 
       (.I0(\RX_CRC_reg_n_0_[16] ),
        .I1(\RX_CRC_reg_n_0_[30] ),
        .I2(\RX_CRC_reg_n_0_[13] ),
        .I3(\RX_PHY_STATE_reg_n_0_[0] ),
        .I4(\RX_CRC_reg_n_0_[17] ),
        .I5(\RX_CRC_reg_n_0_[9] ),
        .O(\RX_PHY_STATE[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \RX_PHY_STATE[3]_i_9 
       (.I0(\RX_CRC_reg_n_0_[21] ),
        .I1(\RX_CRC_reg_n_0_[20] ),
        .I2(\RX_CRC_reg_n_0_[31] ),
        .I3(\RX_CRC_reg_n_0_[7] ),
        .I4(\RX_CRC_reg_n_0_[22] ),
        .I5(\RX_CRC_reg_n_0_[2] ),
        .O(\RX_PHY_STATE[3]_i_9_n_0 ));
  FDRE \RX_PHY_STATE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PHY_STATE[3]_i_1_n_0 ),
        .D(RX_PHY_STATE[0]),
        .Q(\RX_PHY_STATE_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \RX_PHY_STATE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PHY_STATE[3]_i_1_n_0 ),
        .D(RX_PHY_STATE[1]),
        .Q(\RX_PHY_STATE_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \RX_PHY_STATE_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PHY_STATE[3]_i_1_n_0 ),
        .D(\RX_PHY_STATE[2]_i_1_n_0 ),
        .Q(\RX_PHY_STATE_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE \RX_PHY_STATE_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PHY_STATE[3]_i_1_n_0 ),
        .D(RX_PHY_STATE[3]),
        .Q(\RX_PHY_STATE_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  LUT4 #(
    .INIT(16'h308C)) 
    \RX_READ_ADDRESS[0]_i_1 
       (.I0(INPUT_ETH_RX_ACK),
        .I1(RX_PACKET_STATE[2]),
        .I2(RX_PACKET_STATE[0]),
        .I3(RX_PACKET_STATE[1]),
        .O(\RX_READ_ADDRESS[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \RX_READ_ADDRESS[0]_i_2 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_READ_ADDRESS[0]),
        .I2(RX_PACKET_STATE[2]),
        .I3(RX_START_ADDRESS_SYNC[0]),
        .O(\RX_READ_ADDRESS[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \RX_READ_ADDRESS[0]_rep_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_READ_ADDRESS[0]),
        .I2(RX_PACKET_STATE[2]),
        .I3(RX_START_ADDRESS_SYNC[0]),
        .O(\RX_READ_ADDRESS[0]_rep_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \RX_READ_ADDRESS[0]_rep_i_1__0 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_READ_ADDRESS[0]),
        .I2(RX_PACKET_STATE[2]),
        .I3(RX_START_ADDRESS_SYNC[0]),
        .O(\RX_READ_ADDRESS[0]_rep_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \RX_READ_ADDRESS[0]_rep_i_1__1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_READ_ADDRESS[0]),
        .I2(RX_PACKET_STATE[2]),
        .I3(RX_START_ADDRESS_SYNC[0]),
        .O(\RX_READ_ADDRESS[0]_rep_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \RX_READ_ADDRESS[0]_rep_i_1__2 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_READ_ADDRESS[0]),
        .I2(RX_PACKET_STATE[2]),
        .I3(RX_START_ADDRESS_SYNC[0]),
        .O(\RX_READ_ADDRESS[0]_rep_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h1F11)) 
    \RX_READ_ADDRESS[0]_rep_i_1__3 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_READ_ADDRESS[0]),
        .I2(RX_PACKET_STATE[2]),
        .I3(RX_START_ADDRESS_SYNC[0]),
        .O(\RX_READ_ADDRESS[0]_rep_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h1540FFFF15401540)) 
    \RX_READ_ADDRESS[10]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[9]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[9]),
        .I3(RX_READ_ADDRESS[10]),
        .I4(RX_PACKET_STATE[2]),
        .I5(RX_START_ADDRESS_SYNC[10]),
        .O(\RX_READ_ADDRESS[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[1]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_READ_ADDRESS[0]),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[1]),
        .O(\RX_READ_ADDRESS[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[1]_rep_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[1]),
        .O(\RX_READ_ADDRESS[1]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[1]_rep_i_1__0 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS_reg[0]_rep__1_n_0 ),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[1]),
        .O(\RX_READ_ADDRESS[1]_rep_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[1]_rep_i_1__1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS_reg[0]_rep__1_n_0 ),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[1]),
        .O(\RX_READ_ADDRESS[1]_rep_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[1]_rep_i_1__2 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS_reg[0]_rep__1_n_0 ),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[1]),
        .O(\RX_READ_ADDRESS[1]_rep_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1540FFFF15401540)) 
    \RX_READ_ADDRESS[2]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(RX_READ_ADDRESS[0]),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_READ_ADDRESS[2]),
        .I4(RX_PACKET_STATE[2]),
        .I5(RX_START_ADDRESS_SYNC[2]),
        .O(\RX_READ_ADDRESS[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1540FFFF15401540)) 
    \RX_READ_ADDRESS[2]_rep_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_READ_ADDRESS[2]),
        .I4(RX_PACKET_STATE[2]),
        .I5(RX_START_ADDRESS_SYNC[2]),
        .O(\RX_READ_ADDRESS[2]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1540FFFF15401540)) 
    \RX_READ_ADDRESS[2]_rep_i_1__0 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_READ_ADDRESS[2]),
        .I4(RX_PACKET_STATE[2]),
        .I5(RX_START_ADDRESS_SYNC[2]),
        .O(\RX_READ_ADDRESS[2]_rep_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1540FFFF15401540)) 
    \RX_READ_ADDRESS[2]_rep_i_1__1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_READ_ADDRESS[2]),
        .I4(RX_PACKET_STATE[2]),
        .I5(RX_START_ADDRESS_SYNC[2]),
        .O(\RX_READ_ADDRESS[2]_rep_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h1540FFFF15401540)) 
    \RX_READ_ADDRESS[2]_rep_i_1__2 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .I2(RX_READ_ADDRESS[1]),
        .I3(RX_READ_ADDRESS[2]),
        .I4(RX_PACKET_STATE[2]),
        .I5(RX_START_ADDRESS_SYNC[2]),
        .O(\RX_READ_ADDRESS[2]_rep_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[3]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[3]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[3]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[3]),
        .O(\RX_READ_ADDRESS[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \RX_READ_ADDRESS[3]_i_2 
       (.I0(RX_READ_ADDRESS[2]),
        .I1(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .I2(RX_READ_ADDRESS[1]),
        .O(\RX_READ_ADDRESS[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[3]_rep_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[3]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[3]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[3]),
        .O(\RX_READ_ADDRESS[3]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[3]_rep_i_1__0 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[3]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[3]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[3]),
        .O(\RX_READ_ADDRESS[3]_rep_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[3]_rep_i_1__1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[3]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[3]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[3]),
        .O(\RX_READ_ADDRESS[3]_rep_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[3]_rep_i_1__2 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[3]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[3]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[3]),
        .O(\RX_READ_ADDRESS[3]_rep_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[4]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[4]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[4]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[4]),
        .O(\RX_READ_ADDRESS[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \RX_READ_ADDRESS[4]_i_2 
       (.I0(RX_READ_ADDRESS[3]),
        .I1(RX_READ_ADDRESS[1]),
        .I2(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .I3(RX_READ_ADDRESS[2]),
        .O(\RX_READ_ADDRESS[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[4]_rep_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[4]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[4]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[4]),
        .O(\RX_READ_ADDRESS[4]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[4]_rep_i_1__0 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[4]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[4]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[4]),
        .O(\RX_READ_ADDRESS[4]_rep_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[4]_rep_i_1__1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[4]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[4]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[4]),
        .O(\RX_READ_ADDRESS[4]_rep_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[4]_rep_i_1__2 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[4]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[4]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[4]),
        .O(\RX_READ_ADDRESS[4]_rep_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[5]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[5]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[5]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[5]),
        .O(\RX_READ_ADDRESS[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \RX_READ_ADDRESS[5]_i_2 
       (.I0(RX_READ_ADDRESS[4]),
        .I1(RX_READ_ADDRESS[2]),
        .I2(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .I3(RX_READ_ADDRESS[1]),
        .I4(RX_READ_ADDRESS[3]),
        .O(\RX_READ_ADDRESS[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[5]_rep_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[5]_i_2_n_0 ),
        .I2(\RX_READ_ADDRESS_reg[5]_rep_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[5]),
        .O(\RX_READ_ADDRESS[5]_rep_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[5]_rep_i_1__0 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[5]_i_2_n_0 ),
        .I2(\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[5]),
        .O(\RX_READ_ADDRESS[5]_rep_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[5]_rep_i_1__1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[5]_i_2_n_0 ),
        .I2(\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[5]),
        .O(\RX_READ_ADDRESS[5]_rep_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[5]_rep_i_1__2 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[5]_i_2_n_0 ),
        .I2(\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[5]),
        .O(\RX_READ_ADDRESS[5]_rep_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[5]_rep_i_1__3 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[5]_i_2_n_0 ),
        .I2(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[5]),
        .O(\RX_READ_ADDRESS[5]_rep_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[6]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[6]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[6]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[6]),
        .O(\RX_READ_ADDRESS[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RX_READ_ADDRESS[6]_i_2 
       (.I0(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .I1(RX_READ_ADDRESS[3]),
        .I2(RX_READ_ADDRESS[1]),
        .I3(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .I4(RX_READ_ADDRESS[2]),
        .I5(RX_READ_ADDRESS[4]),
        .O(\RX_READ_ADDRESS[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1540FFFF15401540)) 
    \RX_READ_ADDRESS[7]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[6]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[6]),
        .I3(RX_READ_ADDRESS[7]),
        .I4(RX_PACKET_STATE[2]),
        .I5(RX_START_ADDRESS_SYNC[7]),
        .O(\RX_READ_ADDRESS[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[8]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[8]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[8]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[8]),
        .O(\RX_READ_ADDRESS[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \RX_READ_ADDRESS[8]_i_2 
       (.I0(RX_READ_ADDRESS[7]),
        .I1(\RX_READ_ADDRESS[6]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[6]),
        .O(\RX_READ_ADDRESS[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h14FF1414)) 
    \RX_READ_ADDRESS[9]_i_1 
       (.I0(RX_PACKET_STATE[1]),
        .I1(\RX_READ_ADDRESS[9]_i_2_n_0 ),
        .I2(RX_READ_ADDRESS[9]),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_START_ADDRESS_SYNC[9]),
        .O(\RX_READ_ADDRESS[9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \RX_READ_ADDRESS[9]_i_2 
       (.I0(RX_READ_ADDRESS[8]),
        .I1(RX_READ_ADDRESS[6]),
        .I2(\RX_READ_ADDRESS[6]_i_2_n_0 ),
        .I3(RX_READ_ADDRESS[7]),
        .O(\RX_READ_ADDRESS[9]_i_2_n_0 ));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[0]" *) 
  FDRE \RX_READ_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[0]_i_2_n_0 ),
        .Q(RX_READ_ADDRESS[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[0]" *) 
  FDRE \RX_READ_ADDRESS_reg[0]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[0]_rep_i_1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[0]" *) 
  FDRE \RX_READ_ADDRESS_reg[0]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[0]_rep_i_1__0_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[0]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[0]" *) 
  FDRE \RX_READ_ADDRESS_reg[0]_rep__1 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[0]_rep_i_1__1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[0]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[0]" *) 
  FDRE \RX_READ_ADDRESS_reg[0]_rep__2 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[0]_rep_i_1__2_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[0]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[0]" *) 
  FDRE \RX_READ_ADDRESS_reg[0]_rep__3 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[0]_rep_i_1__3_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[0]_rep__3_n_0 ),
        .R(1'b0));
  FDRE \RX_READ_ADDRESS_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[10]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[10]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[1]" *) 
  FDRE \RX_READ_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[1]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[1]" *) 
  FDRE \RX_READ_ADDRESS_reg[1]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[1]_rep_i_1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[1]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[1]" *) 
  FDRE \RX_READ_ADDRESS_reg[1]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[1]_rep_i_1__0_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[1]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[1]" *) 
  FDRE \RX_READ_ADDRESS_reg[1]_rep__1 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[1]_rep_i_1__1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[1]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[1]" *) 
  FDRE \RX_READ_ADDRESS_reg[1]_rep__2 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[1]_rep_i_1__2_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[1]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[2]" *) 
  FDRE \RX_READ_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[2]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[2]" *) 
  FDRE \RX_READ_ADDRESS_reg[2]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[2]_rep_i_1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[2]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[2]" *) 
  FDRE \RX_READ_ADDRESS_reg[2]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[2]_rep_i_1__0_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[2]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[2]" *) 
  FDRE \RX_READ_ADDRESS_reg[2]_rep__1 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[2]_rep_i_1__1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[2]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[2]" *) 
  FDRE \RX_READ_ADDRESS_reg[2]_rep__2 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[2]_rep_i_1__2_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[2]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[3]" *) 
  FDRE \RX_READ_ADDRESS_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[3]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[3]" *) 
  FDRE \RX_READ_ADDRESS_reg[3]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[3]_rep_i_1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[3]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[3]" *) 
  FDRE \RX_READ_ADDRESS_reg[3]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[3]_rep_i_1__0_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[3]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[3]" *) 
  FDRE \RX_READ_ADDRESS_reg[3]_rep__1 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[3]_rep_i_1__1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[3]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[3]" *) 
  FDRE \RX_READ_ADDRESS_reg[3]_rep__2 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[3]_rep_i_1__2_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[3]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[4]" *) 
  FDRE \RX_READ_ADDRESS_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[4]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[4]" *) 
  FDRE \RX_READ_ADDRESS_reg[4]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[4]_rep_i_1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[4]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[4]" *) 
  FDRE \RX_READ_ADDRESS_reg[4]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[4]_rep_i_1__0_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[4]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[4]" *) 
  FDRE \RX_READ_ADDRESS_reg[4]_rep__1 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[4]_rep_i_1__1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[4]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[4]" *) 
  FDRE \RX_READ_ADDRESS_reg[4]_rep__2 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[4]_rep_i_1__2_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[4]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[5]" *) 
  FDRE \RX_READ_ADDRESS_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[5]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[5]" *) 
  FDRE \RX_READ_ADDRESS_reg[5]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[5]_rep_i_1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[5]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[5]" *) 
  FDRE \RX_READ_ADDRESS_reg[5]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[5]_rep_i_1__0_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[5]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[5]" *) 
  FDRE \RX_READ_ADDRESS_reg[5]_rep__1 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[5]_rep_i_1__1_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[5]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[5]" *) 
  FDRE \RX_READ_ADDRESS_reg[5]_rep__2 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[5]_rep_i_1__2_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[5]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "RX_READ_ADDRESS_reg[5]" *) 
  FDRE \RX_READ_ADDRESS_reg[5]_rep__3 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[5]_rep_i_1__3_n_0 ),
        .Q(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .R(1'b0));
  FDRE \RX_READ_ADDRESS_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[6]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[6]),
        .R(1'b0));
  FDRE \RX_READ_ADDRESS_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[7]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[7]),
        .R(1'b0));
  FDRE \RX_READ_ADDRESS_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[8]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[8]),
        .R(1'b0));
  FDRE \RX_READ_ADDRESS_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_ADDRESS[0]_i_1_n_0 ),
        .D(\RX_READ_ADDRESS[9]_i_1_n_0 ),
        .Q(RX_READ_ADDRESS[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    \RX_READ_BUFFER[0]_i_1 
       (.I0(p_1_in),
        .I1(RX_PACKET_STATE[0]),
        .I2(RX_PACKET_STATE[1]),
        .I3(RX_PACKET_STATE[2]),
        .O(\RX_READ_BUFFER[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000808000000F00)) 
    \RX_READ_BUFFER[0]_i_2 
       (.I0(RX_PACKET_STATE0),
        .I1(INPUT_ETH_RX_ACK),
        .I2(RX_PACKET_STATE[0]),
        .I3(p_1_in),
        .I4(RX_PACKET_STATE[1]),
        .I5(RX_PACKET_STATE[2]),
        .O(\RX_READ_BUFFER[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \RX_READ_BUFFER[0]_i_3 
       (.I0(\RX_READ_BUFFER_reg_n_0_[0] ),
        .O(\RX_READ_BUFFER[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \RX_READ_BUFFER[0]_i_5 
       (.I0(RX_READ_ADDRESS[9]),
        .I1(RX_END_ADDRESS[9]),
        .I2(RX_READ_ADDRESS[10]),
        .I3(RX_END_ADDRESS[10]),
        .O(\RX_READ_BUFFER[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \RX_READ_BUFFER[0]_i_6 
       (.I0(RX_READ_ADDRESS[6]),
        .I1(RX_END_ADDRESS[6]),
        .I2(RX_END_ADDRESS[8]),
        .I3(RX_READ_ADDRESS[8]),
        .I4(RX_END_ADDRESS[7]),
        .I5(RX_READ_ADDRESS[7]),
        .O(\RX_READ_BUFFER[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \RX_READ_BUFFER[0]_i_7 
       (.I0(RX_READ_ADDRESS[3]),
        .I1(RX_END_ADDRESS[3]),
        .I2(RX_END_ADDRESS[5]),
        .I3(\RX_READ_ADDRESS_reg[5]_rep__3_n_0 ),
        .I4(RX_END_ADDRESS[4]),
        .I5(RX_READ_ADDRESS[4]),
        .O(\RX_READ_BUFFER[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \RX_READ_BUFFER[0]_i_8 
       (.I0(RX_READ_ADDRESS[0]),
        .I1(RX_END_ADDRESS[0]),
        .I2(RX_END_ADDRESS[2]),
        .I3(RX_READ_ADDRESS[2]),
        .I4(RX_END_ADDRESS[1]),
        .I5(RX_READ_ADDRESS[1]),
        .O(\RX_READ_BUFFER[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RX_READ_BUFFER[1]_i_1 
       (.I0(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I1(\RX_READ_BUFFER_reg_n_0_[1] ),
        .O(\RX_READ_BUFFER[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \RX_READ_BUFFER[2]_i_1 
       (.I0(\RX_READ_BUFFER_reg_n_0_[2] ),
        .I1(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .O(\RX_READ_BUFFER[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RX_READ_BUFFER[3]_i_1 
       (.I0(\RX_READ_BUFFER_reg_n_0_[2] ),
        .I1(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I2(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I3(\RX_READ_BUFFER_reg_n_0_[3] ),
        .O(\RX_READ_BUFFER[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h6CCCCCCC)) 
    \RX_READ_BUFFER[4]_i_1 
       (.I0(\RX_READ_BUFFER_reg_n_0_[2] ),
        .I1(\RX_READ_BUFFER_reg_n_0_[4] ),
        .I2(\RX_READ_BUFFER_reg_n_0_[0] ),
        .I3(\RX_READ_BUFFER_reg_n_0_[1] ),
        .I4(\RX_READ_BUFFER_reg_n_0_[3] ),
        .O(\RX_READ_BUFFER[4]_i_1_n_0 ));
  FDRE \RX_READ_BUFFER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_BUFFER[0]_i_2_n_0 ),
        .D(\RX_READ_BUFFER[0]_i_3_n_0 ),
        .Q(\RX_READ_BUFFER_reg_n_0_[0] ),
        .R(\RX_READ_BUFFER[0]_i_1_n_0 ));
  CARRY4 \RX_READ_BUFFER_reg[0]_i_4 
       (.CI(1'b0),
        .CO({RX_PACKET_STATE0,\NLW_RX_READ_BUFFER_reg[0]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_RX_READ_BUFFER_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\RX_READ_BUFFER[0]_i_5_n_0 ,\RX_READ_BUFFER[0]_i_6_n_0 ,\RX_READ_BUFFER[0]_i_7_n_0 ,\RX_READ_BUFFER[0]_i_8_n_0 }));
  FDRE \RX_READ_BUFFER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_BUFFER[0]_i_2_n_0 ),
        .D(\RX_READ_BUFFER[1]_i_1_n_0 ),
        .Q(\RX_READ_BUFFER_reg_n_0_[1] ),
        .R(\RX_READ_BUFFER[0]_i_1_n_0 ));
  FDRE \RX_READ_BUFFER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_BUFFER[0]_i_2_n_0 ),
        .D(\RX_READ_BUFFER[2]_i_1_n_0 ),
        .Q(\RX_READ_BUFFER_reg_n_0_[2] ),
        .R(\RX_READ_BUFFER[0]_i_1_n_0 ));
  FDRE \RX_READ_BUFFER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_BUFFER[0]_i_2_n_0 ),
        .D(\RX_READ_BUFFER[3]_i_1_n_0 ),
        .Q(\RX_READ_BUFFER_reg_n_0_[3] ),
        .R(\RX_READ_BUFFER[0]_i_1_n_0 ));
  FDRE \RX_READ_BUFFER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_READ_BUFFER[0]_i_2_n_0 ),
        .D(\RX_READ_BUFFER[4]_i_1_n_0 ),
        .Q(\RX_READ_BUFFER_reg_n_0_[4] ),
        .R(\RX_READ_BUFFER[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \RX_START_ADDRESS[10]_i_1 
       (.I0(\RX_PHY_STATE_reg_n_0_[0] ),
        .I1(\RX_PHY_STATE_reg_n_0_[2] ),
        .I2(RXD_D[1]),
        .I3(RXD_D[0]),
        .I4(\RX_PHY_STATE_reg_n_0_[3] ),
        .I5(\RX_PHY_STATE_reg_n_0_[1] ),
        .O(\RX_START_ADDRESS[10]_i_1_n_0 ));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD15 RX_START_ADDRESS_BUFFER_reg_0_31_0_5
       (.ADDRA({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRB({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRC({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRD({\RX_WRITE_BUFFER_reg_n_0_[4] ,\RX_WRITE_BUFFER_reg_n_0_[3] ,\RX_WRITE_BUFFER_reg_n_0_[2] ,\RX_WRITE_BUFFER_reg_n_0_[1] ,\RX_WRITE_BUFFER_reg_n_0_[0] }),
        .DIA(RX_START_ADDRESS[1:0]),
        .DIB(RX_START_ADDRESS[3:2]),
        .DIC(RX_START_ADDRESS[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(RX_START_ADDRESS_SYNC0[1:0]),
        .DOB(RX_START_ADDRESS_SYNC0[3:2]),
        .DOC(RX_START_ADDRESS_SYNC0[5:4]),
        .DOD(NLW_RX_START_ADDRESS_BUFFER_reg_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  RAM32M_HD16 RX_START_ADDRESS_BUFFER_reg_0_31_6_10
       (.ADDRA({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRB({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRC({\RX_READ_BUFFER_reg_n_0_[4] ,\RX_READ_BUFFER_reg_n_0_[3] ,\RX_READ_BUFFER_reg_n_0_[2] ,\RX_READ_BUFFER_reg_n_0_[1] ,\RX_READ_BUFFER_reg_n_0_[0] }),
        .ADDRD({\RX_WRITE_BUFFER_reg_n_0_[4] ,\RX_WRITE_BUFFER_reg_n_0_[3] ,\RX_WRITE_BUFFER_reg_n_0_[2] ,\RX_WRITE_BUFFER_reg_n_0_[1] ,\RX_WRITE_BUFFER_reg_n_0_[0] }),
        .DIA(RX_START_ADDRESS[7:6]),
        .DIB(RX_START_ADDRESS[9:8]),
        .DIC({1'b0,RX_START_ADDRESS[10]}),
        .DID({1'b0,1'b0}),
        .DOA(RX_START_ADDRESS_SYNC0[7:6]),
        .DOB(RX_START_ADDRESS_SYNC0[9:8]),
        .DOC({NLW_RX_START_ADDRESS_BUFFER_reg_0_31_6_10_DOC_UNCONNECTED[1],RX_START_ADDRESS_SYNC0[10]}),
        .DOD(NLW_RX_START_ADDRESS_BUFFER_reg_0_31_6_10_DOD_UNCONNECTED[1:0]),
        .WCLK(ETH_CLK_OBUF),
        .WE(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0));
  FDRE \RX_START_ADDRESS_SYNC_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[0]),
        .Q(RX_START_ADDRESS_SYNC[0]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[10]),
        .Q(RX_START_ADDRESS_SYNC[10]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[1]),
        .Q(RX_START_ADDRESS_SYNC[1]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[2]),
        .Q(RX_START_ADDRESS_SYNC[2]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[3]),
        .Q(RX_START_ADDRESS_SYNC[3]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[4]),
        .Q(RX_START_ADDRESS_SYNC[4]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[5]),
        .Q(RX_START_ADDRESS_SYNC[5]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[6]),
        .Q(RX_START_ADDRESS_SYNC[6]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[7]),
        .Q(RX_START_ADDRESS_SYNC[7]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[8]),
        .Q(RX_START_ADDRESS_SYNC[8]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_SYNC_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_PACKET_LENGTH_SYNC[10]_i_1_n_0 ),
        .D(RX_START_ADDRESS_SYNC0[9]),
        .Q(RX_START_ADDRESS_SYNC[9]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(RX_WRITE_ADDRESS_reg__0[0]),
        .Q(RX_START_ADDRESS[0]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(RX_WRITE_ADDRESS_reg__0[10]),
        .Q(RX_START_ADDRESS[10]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .Q(RX_START_ADDRESS[1]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .Q(RX_START_ADDRESS[2]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(RX_WRITE_ADDRESS_reg__0[3]),
        .Q(RX_START_ADDRESS[3]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ),
        .Q(RX_START_ADDRESS[4]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(RX_WRITE_ADDRESS_reg__0[5]),
        .Q(RX_START_ADDRESS[5]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(RX_WRITE_ADDRESS_reg__0[6]),
        .Q(RX_START_ADDRESS[6]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(RX_WRITE_ADDRESS_reg__0[7]),
        .Q(RX_START_ADDRESS[7]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(RX_WRITE_ADDRESS_reg__0[8]),
        .Q(RX_START_ADDRESS[8]),
        .R(1'b0));
  FDRE \RX_START_ADDRESS_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX_START_ADDRESS[10]_i_1_n_0 ),
        .D(RX_WRITE_ADDRESS_reg__0[9]),
        .Q(RX_START_ADDRESS[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0333DFFF03330222)) 
    RX_STB_i_1
       (.I0(\RX_PACKET_LENGTH_SYNC[10]_i_2_n_0 ),
        .I1(RX_PACKET_STATE[1]),
        .I2(RX_PACKET_STATE[2]),
        .I3(RX_PACKET_STATE[0]),
        .I4(RX_STB_i_2_n_0),
        .I5(INPUT_ETH_RX_STB),
        .O(RX_STB_i_1_n_0));
  LUT5 #(
    .INIT(32'h0050D500)) 
    RX_STB_i_2
       (.I0(RX_PACKET_STATE[0]),
        .I1(RX_PACKET_STATE0),
        .I2(INPUT_ETH_RX_ACK),
        .I3(RX_PACKET_STATE[2]),
        .I4(RX_PACKET_STATE[1]),
        .O(RX_STB_i_2_n_0));
  FDRE RX_STB_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(RX_STB_i_1_n_0),
        .Q(INPUT_ETH_RX_STB),
        .R(INTERNAL_RST_reg));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \RX_WRITE_ADDRESS[0]_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \RX_WRITE_ADDRESS[0]_rep_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[0]),
        .O(\RX_WRITE_ADDRESS[0]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \RX_WRITE_ADDRESS[10]_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[8]),
        .I1(RX_WRITE_ADDRESS_reg__0[6]),
        .I2(\RX_WRITE_ADDRESS[10]_i_2_n_0 ),
        .I3(RX_WRITE_ADDRESS_reg__0[7]),
        .I4(RX_WRITE_ADDRESS_reg__0[9]),
        .I5(RX_WRITE_ADDRESS_reg__0[10]),
        .O(plusOp[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RX_WRITE_ADDRESS[10]_i_2 
       (.I0(RX_WRITE_ADDRESS_reg__0[5]),
        .I1(RX_WRITE_ADDRESS_reg__0[3]),
        .I2(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .I3(RX_WRITE_ADDRESS_reg__0[0]),
        .I4(RX_WRITE_ADDRESS_reg__0[2]),
        .I5(\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ),
        .O(\RX_WRITE_ADDRESS[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RX_WRITE_ADDRESS[1]_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[0]),
        .I1(RX_WRITE_ADDRESS_reg__0[1]),
        .O(plusOp[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \RX_WRITE_ADDRESS[1]_rep_i_1 
       (.I0(\RX_WRITE_ADDRESS_reg[0]_rep_n_0 ),
        .I1(RX_WRITE_ADDRESS_reg__0[1]),
        .O(\RX_WRITE_ADDRESS[1]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RX_WRITE_ADDRESS[1]_rep_i_1__0 
       (.I0(RX_WRITE_ADDRESS_reg__0[0]),
        .I1(RX_WRITE_ADDRESS_reg__0[1]),
        .O(\RX_WRITE_ADDRESS[1]_rep_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RX_WRITE_ADDRESS[2]_i_1 
       (.I0(\RX_WRITE_ADDRESS_reg[0]_rep_n_0 ),
        .I1(RX_WRITE_ADDRESS_reg__0[1]),
        .I2(RX_WRITE_ADDRESS_reg__0[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RX_WRITE_ADDRESS[2]_rep_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[0]),
        .I1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .I2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .O(\RX_WRITE_ADDRESS[2]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RX_WRITE_ADDRESS[3]_i_1 
       (.I0(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .I1(RX_WRITE_ADDRESS_reg__0[0]),
        .I2(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .I3(RX_WRITE_ADDRESS_reg__0[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RX_WRITE_ADDRESS[3]_rep_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[1]),
        .I1(RX_WRITE_ADDRESS_reg__0[0]),
        .I2(RX_WRITE_ADDRESS_reg__0[2]),
        .I3(RX_WRITE_ADDRESS_reg__0[3]),
        .O(\RX_WRITE_ADDRESS[3]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RX_WRITE_ADDRESS[4]_i_1 
       (.I0(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .I1(RX_WRITE_ADDRESS_reg__0[0]),
        .I2(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .I3(RX_WRITE_ADDRESS_reg__0[3]),
        .I4(RX_WRITE_ADDRESS_reg__0[4]),
        .O(plusOp[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RX_WRITE_ADDRESS[4]_rep_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[2]),
        .I1(\RX_WRITE_ADDRESS_reg[0]_rep_n_0 ),
        .I2(RX_WRITE_ADDRESS_reg__0[1]),
        .I3(RX_WRITE_ADDRESS_reg__0[3]),
        .I4(\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ),
        .O(\RX_WRITE_ADDRESS[4]_rep_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \RX_WRITE_ADDRESS[5]_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[3]),
        .I1(RX_WRITE_ADDRESS_reg__0[1]),
        .I2(RX_WRITE_ADDRESS_reg__0[0]),
        .I3(RX_WRITE_ADDRESS_reg__0[2]),
        .I4(\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ),
        .I5(RX_WRITE_ADDRESS_reg__0[5]),
        .O(plusOp[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \RX_WRITE_ADDRESS[5]_rep_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[3]),
        .I1(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .I2(RX_WRITE_ADDRESS_reg__0[0]),
        .I3(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .I4(RX_WRITE_ADDRESS_reg__0[4]),
        .I5(RX_WRITE_ADDRESS_reg__0[5]),
        .O(\RX_WRITE_ADDRESS[5]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RX_WRITE_ADDRESS[6]_i_1 
       (.I0(\RX_WRITE_ADDRESS[10]_i_2_n_0 ),
        .I1(RX_WRITE_ADDRESS_reg__0[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RX_WRITE_ADDRESS[7]_i_1 
       (.I0(\RX_WRITE_ADDRESS[10]_i_2_n_0 ),
        .I1(RX_WRITE_ADDRESS_reg__0[6]),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RX_WRITE_ADDRESS[8]_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[6]),
        .I1(\RX_WRITE_ADDRESS[10]_i_2_n_0 ),
        .I2(RX_WRITE_ADDRESS_reg__0[7]),
        .I3(RX_WRITE_ADDRESS_reg__0[8]),
        .O(plusOp[8]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RX_WRITE_ADDRESS[9]_i_1 
       (.I0(RX_WRITE_ADDRESS_reg__0[7]),
        .I1(\RX_WRITE_ADDRESS[10]_i_2_n_0 ),
        .I2(RX_WRITE_ADDRESS_reg__0[6]),
        .I3(RX_WRITE_ADDRESS_reg__0[8]),
        .I4(RX_WRITE_ADDRESS_reg__0[9]),
        .O(plusOp[9]));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[0]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[0]),
        .Q(RX_WRITE_ADDRESS_reg__0[0]),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[0]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[0]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(\RX_WRITE_ADDRESS[0]_rep_i_1_n_0 ),
        .Q(\RX_WRITE_ADDRESS_reg[0]_rep_n_0 ),
        .R(INTERNAL_RST_reg));
  FDRE \RX_WRITE_ADDRESS_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[10]),
        .Q(RX_WRITE_ADDRESS_reg__0[10]),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[1]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[1]),
        .Q(RX_WRITE_ADDRESS_reg__0[1]),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[1]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[1]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(\RX_WRITE_ADDRESS[1]_rep_i_1_n_0 ),
        .Q(\RX_WRITE_ADDRESS_reg[1]_rep_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[1]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[1]_rep__0 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(\RX_WRITE_ADDRESS[1]_rep_i_1__0_n_0 ),
        .Q(\RX_WRITE_ADDRESS_reg[1]_rep__0_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[2]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[2]),
        .Q(RX_WRITE_ADDRESS_reg__0[2]),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[2]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[2]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(\RX_WRITE_ADDRESS[2]_rep_i_1_n_0 ),
        .Q(\RX_WRITE_ADDRESS_reg[2]_rep_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[3]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[3]),
        .Q(RX_WRITE_ADDRESS_reg__0[3]),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[3]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[3]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(\RX_WRITE_ADDRESS[3]_rep_i_1_n_0 ),
        .Q(\RX_WRITE_ADDRESS_reg[3]_rep_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[4]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[4]),
        .Q(RX_WRITE_ADDRESS_reg__0[4]),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[4]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[4]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(\RX_WRITE_ADDRESS[4]_rep_i_1_n_0 ),
        .Q(\RX_WRITE_ADDRESS_reg[4]_rep_n_0 ),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[5]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[5]),
        .Q(RX_WRITE_ADDRESS_reg__0[5]),
        .R(INTERNAL_RST_reg));
  (* ORIG_CELL_NAME = "RX_WRITE_ADDRESS_reg[5]" *) 
  FDRE \RX_WRITE_ADDRESS_reg[5]_rep 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(\RX_WRITE_ADDRESS[5]_rep_i_1_n_0 ),
        .Q(\RX_WRITE_ADDRESS_reg[5]_rep_n_0 ),
        .R(INTERNAL_RST_reg));
  FDRE \RX_WRITE_ADDRESS_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[6]),
        .Q(RX_WRITE_ADDRESS_reg__0[6]),
        .R(INTERNAL_RST_reg));
  FDRE \RX_WRITE_ADDRESS_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[7]),
        .Q(RX_WRITE_ADDRESS_reg__0[7]),
        .R(INTERNAL_RST_reg));
  FDRE \RX_WRITE_ADDRESS_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[8]),
        .Q(RX_WRITE_ADDRESS_reg__0[8]),
        .R(INTERNAL_RST_reg));
  FDRE \RX_WRITE_ADDRESS_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_WRITE_ENABLE),
        .D(plusOp[9]),
        .Q(RX_WRITE_ADDRESS_reg__0[9]),
        .R(INTERNAL_RST_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \RX_WRITE_BUFFER[0]_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .O(\RX_WRITE_BUFFER[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RX_WRITE_BUFFER[1]_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .O(\RX_WRITE_BUFFER[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RX_WRITE_BUFFER[2]_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .O(\RX_WRITE_BUFFER[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RX_WRITE_BUFFER[3]_i_1 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .O(\RX_WRITE_BUFFER[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RX_WRITE_BUFFER[4]_i_1 
       (.I0(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I5(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .O(\RX_WRITE_BUFFER[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RX_WRITE_BUFFER[4]_i_2 
       (.I0(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .I1(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .I2(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .I3(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .I4(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .O(\RX_WRITE_BUFFER[4]_i_2_n_0 ));
  FDRE \RX_WRITE_BUFFER_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0),
        .D(\RX_WRITE_BUFFER[0]_i_1_n_0 ),
        .Q(\RX_WRITE_BUFFER_reg_n_0_[0] ),
        .R(\RX_WRITE_BUFFER[4]_i_1_n_0 ));
  FDRE \RX_WRITE_BUFFER_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0),
        .D(\RX_WRITE_BUFFER[1]_i_1_n_0 ),
        .Q(\RX_WRITE_BUFFER_reg_n_0_[1] ),
        .R(\RX_WRITE_BUFFER[4]_i_1_n_0 ));
  FDRE \RX_WRITE_BUFFER_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0),
        .D(\RX_WRITE_BUFFER[2]_i_1_n_0 ),
        .Q(\RX_WRITE_BUFFER_reg_n_0_[2] ),
        .R(\RX_WRITE_BUFFER[4]_i_1_n_0 ));
  FDRE \RX_WRITE_BUFFER_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0),
        .D(\RX_WRITE_BUFFER[3]_i_1_n_0 ),
        .Q(\RX_WRITE_BUFFER_reg_n_0_[3] ),
        .R(\RX_WRITE_BUFFER[4]_i_1_n_0 ));
  FDRE \RX_WRITE_BUFFER_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(RX_PACKET_LENGTH_BUFFER_reg_0_31_0_5_i_1_n_0),
        .D(\RX_WRITE_BUFFER[4]_i_2_n_0 ),
        .Q(\RX_WRITE_BUFFER_reg_n_0_[4] ),
        .R(\RX_WRITE_BUFFER[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \RX_WRITE_DATA[0]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[2] ),
        .I3(\RX_PHY_STATE_reg_n_0_[0] ),
        .I4(RX_WRITE_DATA[0]),
        .O(\RX_WRITE_DATA[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \RX_WRITE_DATA[10]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[2] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(\RX_PHY_STATE_reg_n_0_[0] ),
        .I5(RX_WRITE_DATA[10]),
        .O(\RX_WRITE_DATA[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \RX_WRITE_DATA[11]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[2] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(\RX_PHY_STATE_reg_n_0_[0] ),
        .I5(RX_WRITE_DATA[11]),
        .O(\RX_WRITE_DATA[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RX_WRITE_DATA[12]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[0] ),
        .I2(\RX_PHY_STATE_reg_n_0_[2] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(RX_WRITE_DATA[12]),
        .O(\RX_WRITE_DATA[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RX_WRITE_DATA[13]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[0] ),
        .I2(\RX_PHY_STATE_reg_n_0_[2] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(RX_WRITE_DATA[13]),
        .O(\RX_WRITE_DATA[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \RX_WRITE_DATA[14]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[2] ),
        .I2(\RX_PHY_STATE_reg_n_0_[0] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(RX_WRITE_DATA[14]),
        .O(\RX_WRITE_DATA[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \RX_WRITE_DATA[15]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[2] ),
        .I2(\RX_PHY_STATE_reg_n_0_[0] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(RX_WRITE_DATA[15]),
        .O(\RX_WRITE_DATA[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \RX_WRITE_DATA[1]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[2] ),
        .I3(\RX_PHY_STATE_reg_n_0_[0] ),
        .I4(RX_WRITE_DATA[1]),
        .O(\RX_WRITE_DATA[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RX_WRITE_DATA[2]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[2] ),
        .I3(\RX_PHY_STATE_reg_n_0_[0] ),
        .I4(RX_WRITE_DATA[2]),
        .O(\RX_WRITE_DATA[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \RX_WRITE_DATA[3]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[1] ),
        .I2(\RX_PHY_STATE_reg_n_0_[2] ),
        .I3(\RX_PHY_STATE_reg_n_0_[0] ),
        .I4(RX_WRITE_DATA[3]),
        .O(\RX_WRITE_DATA[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RX_WRITE_DATA[4]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[0] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(RX_WRITE_DATA[4]),
        .O(\RX_WRITE_DATA[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RX_WRITE_DATA[5]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[0] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(RX_WRITE_DATA[5]),
        .O(\RX_WRITE_DATA[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \RX_WRITE_DATA[6]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[0] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(RX_WRITE_DATA[6]),
        .O(\RX_WRITE_DATA[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \RX_WRITE_DATA[7]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[0] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(RX_WRITE_DATA[7]),
        .O(\RX_WRITE_DATA[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \RX_WRITE_DATA[8]_i_1 
       (.I0(RXD_D[0]),
        .I1(\RX_PHY_STATE_reg_n_0_[2] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(\RX_PHY_STATE_reg_n_0_[0] ),
        .I5(RX_WRITE_DATA[8]),
        .O(\RX_WRITE_DATA[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \RX_WRITE_DATA[9]_i_1 
       (.I0(RXD_D[1]),
        .I1(\RX_PHY_STATE_reg_n_0_[2] ),
        .I2(\RX_PHY_STATE_reg_n_0_[3] ),
        .I3(\RX_PHY_STATE_reg_n_0_[1] ),
        .I4(\RX_PHY_STATE_reg_n_0_[0] ),
        .I5(RX_WRITE_DATA[9]),
        .O(\RX_WRITE_DATA[9]_i_1_n_0 ));
  FDRE \RX_WRITE_DATA_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[0]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[0]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[10]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[10]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[11]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[11]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[12]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[12]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[13]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[13]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[14]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[14]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[15]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[15]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[1]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[1]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[2]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[2]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[3]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[3]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[4]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[4]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[5]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[5]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[6]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[6]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[7]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[7]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[8]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[8]),
        .R(1'b0));
  FDRE \RX_WRITE_DATA_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\RX_WRITE_DATA[9]_i_1_n_0 ),
        .Q(RX_WRITE_DATA[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h08)) 
    RX_WRITE_ENABLE_i_1
       (.I0(\RX_PHY_STATE_reg_n_0_[0] ),
        .I1(\RX_PHY_STATE_reg_n_0_[3] ),
        .I2(\RX_PHY_STATE_reg_n_0_[1] ),
        .O(RX_WRITE_ENABLE_i_1_n_0));
  FDRE RX_WRITE_ENABLE_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(RX_WRITE_ENABLE_i_1_n_0),
        .Q(RX_WRITE_ENABLE),
        .R(1'b0));
  FDRE \RX_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[0]_i_1_n_0 ),
        .Q(RX[0]),
        .R(1'b0));
  MUXF8 \RX_reg[0]_i_2 
       (.I0(\RX_reg[0]_i_4_n_0 ),
        .I1(\RX_reg[0]_i_5_n_0 ),
        .O(\RX_reg[0]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[0]_i_3 
       (.I0(\RX_reg[0]_i_6_n_0 ),
        .I1(\RX_reg[0]_i_7_n_0 ),
        .O(\RX_reg[0]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[0]_i_4 
       (.I0(\RX[0]_i_8_n_0 ),
        .I1(\RX[0]_i_9_n_0 ),
        .O(\RX_reg[0]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[0]_i_5 
       (.I0(\RX[0]_i_10_n_0 ),
        .I1(\RX[0]_i_11_n_0 ),
        .O(\RX_reg[0]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[0]_i_6 
       (.I0(\RX[0]_i_12_n_0 ),
        .I1(\RX[0]_i_13_n_0 ),
        .O(\RX_reg[0]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[0]_i_7 
       (.I0(\RX[0]_i_14_n_0 ),
        .I1(\RX[0]_i_15_n_0 ),
        .O(\RX_reg[0]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[10]_i_1_n_0 ),
        .Q(RX[10]),
        .R(1'b0));
  MUXF7 \RX_reg[10]_i_4 
       (.I0(\RX[10]_i_8_n_0 ),
        .I1(\RX[10]_i_9_n_0 ),
        .O(\RX_reg[10]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[10]_i_5 
       (.I0(\RX[10]_i_10_n_0 ),
        .I1(\RX[10]_i_11_n_0 ),
        .O(\RX_reg[10]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[10]_i_6 
       (.I0(\RX[10]_i_12_n_0 ),
        .I1(\RX[10]_i_13_n_0 ),
        .O(\RX_reg[10]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[10]_i_7 
       (.I0(\RX[10]_i_14_n_0 ),
        .I1(\RX[10]_i_15_n_0 ),
        .O(\RX_reg[10]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(RX0[11]),
        .Q(RX[11]),
        .R(\RX[15]_i_1_n_0 ));
  MUXF7 \RX_reg[11]_i_2 
       (.I0(\RX[11]_i_6_n_0 ),
        .I1(\RX[11]_i_7_n_0 ),
        .O(\RX_reg[11]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[11]_i_3 
       (.I0(\RX[11]_i_8_n_0 ),
        .I1(\RX[11]_i_9_n_0 ),
        .O(\RX_reg[11]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[11]_i_4 
       (.I0(\RX[11]_i_10_n_0 ),
        .I1(\RX[11]_i_11_n_0 ),
        .O(\RX_reg[11]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[11]_i_5 
       (.I0(\RX[11]_i_12_n_0 ),
        .I1(\RX[11]_i_13_n_0 ),
        .O(\RX_reg[11]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(RX0[12]),
        .Q(RX[12]),
        .R(\RX[15]_i_1_n_0 ));
  MUXF7 \RX_reg[12]_i_2 
       (.I0(\RX[12]_i_6_n_0 ),
        .I1(\RX[12]_i_7_n_0 ),
        .O(\RX_reg[12]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[12]_i_3 
       (.I0(\RX[12]_i_8_n_0 ),
        .I1(\RX[12]_i_9_n_0 ),
        .O(\RX_reg[12]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[12]_i_4 
       (.I0(\RX[12]_i_10_n_0 ),
        .I1(\RX[12]_i_11_n_0 ),
        .O(\RX_reg[12]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[12]_i_5 
       (.I0(\RX[12]_i_12_n_0 ),
        .I1(\RX[12]_i_13_n_0 ),
        .O(\RX_reg[12]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(RX0[13]),
        .Q(RX[13]),
        .R(\RX[15]_i_1_n_0 ));
  MUXF7 \RX_reg[13]_i_2 
       (.I0(\RX[13]_i_6_n_0 ),
        .I1(\RX[13]_i_7_n_0 ),
        .O(\RX_reg[13]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[13]_i_3 
       (.I0(\RX[13]_i_8_n_0 ),
        .I1(\RX[13]_i_9_n_0 ),
        .O(\RX_reg[13]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[13]_i_4 
       (.I0(\RX[13]_i_10_n_0 ),
        .I1(\RX[13]_i_11_n_0 ),
        .O(\RX_reg[13]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[13]_i_5 
       (.I0(\RX[13]_i_12_n_0 ),
        .I1(\RX[13]_i_13_n_0 ),
        .O(\RX_reg[13]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(RX0[14]),
        .Q(RX[14]),
        .R(\RX[15]_i_1_n_0 ));
  MUXF7 \RX_reg[14]_i_2 
       (.I0(\RX[14]_i_6_n_0 ),
        .I1(\RX[14]_i_7_n_0 ),
        .O(\RX_reg[14]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[14]_i_3 
       (.I0(\RX[14]_i_8_n_0 ),
        .I1(\RX[14]_i_9_n_0 ),
        .O(\RX_reg[14]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[14]_i_4 
       (.I0(\RX[14]_i_10_n_0 ),
        .I1(\RX[14]_i_11_n_0 ),
        .O(\RX_reg[14]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[14]_i_5 
       (.I0(\RX[14]_i_12_n_0 ),
        .I1(\RX[14]_i_13_n_0 ),
        .O(\RX_reg[14]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(RX0[15]),
        .Q(RX[15]),
        .R(\RX[15]_i_1_n_0 ));
  MUXF7 \RX_reg[15]_i_4 
       (.I0(\RX[15]_i_8_n_0 ),
        .I1(\RX[15]_i_9_n_0 ),
        .O(\RX_reg[15]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[15]_i_5 
       (.I0(\RX[15]_i_10_n_0 ),
        .I1(\RX[15]_i_11_n_0 ),
        .O(\RX_reg[15]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[15]_i_6 
       (.I0(\RX[15]_i_12_n_0 ),
        .I1(\RX[15]_i_13_n_0 ),
        .O(\RX_reg[15]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[15]_i_7 
       (.I0(\RX[15]_i_14_n_0 ),
        .I1(\RX[15]_i_15_n_0 ),
        .O(\RX_reg[15]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[1]_i_1_n_0 ),
        .Q(RX[1]),
        .R(1'b0));
  MUXF8 \RX_reg[1]_i_2 
       (.I0(\RX_reg[1]_i_4_n_0 ),
        .I1(\RX_reg[1]_i_5_n_0 ),
        .O(\RX_reg[1]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[1]_i_3 
       (.I0(\RX_reg[1]_i_6_n_0 ),
        .I1(\RX_reg[1]_i_7_n_0 ),
        .O(\RX_reg[1]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[1]_i_4 
       (.I0(\RX[1]_i_8_n_0 ),
        .I1(\RX[1]_i_9_n_0 ),
        .O(\RX_reg[1]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[1]_i_5 
       (.I0(\RX[1]_i_10_n_0 ),
        .I1(\RX[1]_i_11_n_0 ),
        .O(\RX_reg[1]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[1]_i_6 
       (.I0(\RX[1]_i_12_n_0 ),
        .I1(\RX[1]_i_13_n_0 ),
        .O(\RX_reg[1]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[1]_i_7 
       (.I0(\RX[1]_i_14_n_0 ),
        .I1(\RX[1]_i_15_n_0 ),
        .O(\RX_reg[1]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[2]_i_1_n_0 ),
        .Q(RX[2]),
        .R(1'b0));
  MUXF8 \RX_reg[2]_i_2 
       (.I0(\RX_reg[2]_i_4_n_0 ),
        .I1(\RX_reg[2]_i_5_n_0 ),
        .O(\RX_reg[2]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[2]_i_3 
       (.I0(\RX_reg[2]_i_6_n_0 ),
        .I1(\RX_reg[2]_i_7_n_0 ),
        .O(\RX_reg[2]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[2]_i_4 
       (.I0(\RX[2]_i_8_n_0 ),
        .I1(\RX[2]_i_9_n_0 ),
        .O(\RX_reg[2]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[2]_i_5 
       (.I0(\RX[2]_i_10_n_0 ),
        .I1(\RX[2]_i_11_n_0 ),
        .O(\RX_reg[2]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[2]_i_6 
       (.I0(\RX[2]_i_12_n_0 ),
        .I1(\RX[2]_i_13_n_0 ),
        .O(\RX_reg[2]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[2]_i_7 
       (.I0(\RX[2]_i_14_n_0 ),
        .I1(\RX[2]_i_15_n_0 ),
        .O(\RX_reg[2]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[3]_i_1_n_0 ),
        .Q(RX[3]),
        .R(1'b0));
  MUXF8 \RX_reg[3]_i_2 
       (.I0(\RX_reg[3]_i_4_n_0 ),
        .I1(\RX_reg[3]_i_5_n_0 ),
        .O(\RX_reg[3]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[3]_i_3 
       (.I0(\RX_reg[3]_i_6_n_0 ),
        .I1(\RX_reg[3]_i_7_n_0 ),
        .O(\RX_reg[3]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[3]_i_4 
       (.I0(\RX[3]_i_8_n_0 ),
        .I1(\RX[3]_i_9_n_0 ),
        .O(\RX_reg[3]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[3]_i_5 
       (.I0(\RX[3]_i_10_n_0 ),
        .I1(\RX[3]_i_11_n_0 ),
        .O(\RX_reg[3]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[3]_i_6 
       (.I0(\RX[3]_i_12_n_0 ),
        .I1(\RX[3]_i_13_n_0 ),
        .O(\RX_reg[3]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[3]_i_7 
       (.I0(\RX[3]_i_14_n_0 ),
        .I1(\RX[3]_i_15_n_0 ),
        .O(\RX_reg[3]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[4]_i_1_n_0 ),
        .Q(RX[4]),
        .R(1'b0));
  MUXF8 \RX_reg[4]_i_2 
       (.I0(\RX_reg[4]_i_5_n_0 ),
        .I1(\RX_reg[4]_i_6_n_0 ),
        .O(\RX_reg[4]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[4]_i_3 
       (.I0(\RX_reg[4]_i_7_n_0 ),
        .I1(\RX_reg[4]_i_8_n_0 ),
        .O(\RX_reg[4]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[4]_i_5 
       (.I0(\RX[4]_i_9_n_0 ),
        .I1(\RX[4]_i_10_n_0 ),
        .O(\RX_reg[4]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[4]_i_6 
       (.I0(\RX[4]_i_11_n_0 ),
        .I1(\RX[4]_i_12_n_0 ),
        .O(\RX_reg[4]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[4]_i_7 
       (.I0(\RX[4]_i_13_n_0 ),
        .I1(\RX[4]_i_14_n_0 ),
        .O(\RX_reg[4]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[4]_i_8 
       (.I0(\RX[4]_i_15_n_0 ),
        .I1(\RX[4]_i_16_n_0 ),
        .O(\RX_reg[4]_i_8_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[5]_i_1_n_0 ),
        .Q(RX[5]),
        .R(1'b0));
  MUXF8 \RX_reg[5]_i_2 
       (.I0(\RX_reg[5]_i_5_n_0 ),
        .I1(\RX_reg[5]_i_6_n_0 ),
        .O(\RX_reg[5]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[5]_i_3 
       (.I0(\RX_reg[5]_i_7_n_0 ),
        .I1(\RX_reg[5]_i_8_n_0 ),
        .O(\RX_reg[5]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[5]_i_5 
       (.I0(\RX[5]_i_9_n_0 ),
        .I1(\RX[5]_i_10_n_0 ),
        .O(\RX_reg[5]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[5]_i_6 
       (.I0(\RX[5]_i_11_n_0 ),
        .I1(\RX[5]_i_12_n_0 ),
        .O(\RX_reg[5]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[5]_i_7 
       (.I0(\RX[5]_i_13_n_0 ),
        .I1(\RX[5]_i_14_n_0 ),
        .O(\RX_reg[5]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[5]_i_8 
       (.I0(\RX[5]_i_15_n_0 ),
        .I1(\RX[5]_i_16_n_0 ),
        .O(\RX_reg[5]_i_8_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[6]_i_1_n_0 ),
        .Q(RX[6]),
        .R(1'b0));
  MUXF8 \RX_reg[6]_i_2 
       (.I0(\RX_reg[6]_i_5_n_0 ),
        .I1(\RX_reg[6]_i_6_n_0 ),
        .O(\RX_reg[6]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[6]_i_3 
       (.I0(\RX_reg[6]_i_7_n_0 ),
        .I1(\RX_reg[6]_i_8_n_0 ),
        .O(\RX_reg[6]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[6]_i_5 
       (.I0(\RX[6]_i_9_n_0 ),
        .I1(\RX[6]_i_10_n_0 ),
        .O(\RX_reg[6]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[6]_i_6 
       (.I0(\RX[6]_i_11_n_0 ),
        .I1(\RX[6]_i_12_n_0 ),
        .O(\RX_reg[6]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[6]_i_7 
       (.I0(\RX[6]_i_13_n_0 ),
        .I1(\RX[6]_i_14_n_0 ),
        .O(\RX_reg[6]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[6]_i_8 
       (.I0(\RX[6]_i_15_n_0 ),
        .I1(\RX[6]_i_16_n_0 ),
        .O(\RX_reg[6]_i_8_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[7]_i_1_n_0 ),
        .Q(RX[7]),
        .R(1'b0));
  MUXF8 \RX_reg[7]_i_2 
       (.I0(\RX_reg[7]_i_5_n_0 ),
        .I1(\RX_reg[7]_i_6_n_0 ),
        .O(\RX_reg[7]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[7]_i_3 
       (.I0(\RX_reg[7]_i_7_n_0 ),
        .I1(\RX_reg[7]_i_8_n_0 ),
        .O(\RX_reg[7]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[7]_i_5 
       (.I0(\RX[7]_i_9_n_0 ),
        .I1(\RX[7]_i_10_n_0 ),
        .O(\RX_reg[7]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[7]_i_6 
       (.I0(\RX[7]_i_11_n_0 ),
        .I1(\RX[7]_i_12_n_0 ),
        .O(\RX_reg[7]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[7]_i_7 
       (.I0(\RX[7]_i_13_n_0 ),
        .I1(\RX[7]_i_14_n_0 ),
        .O(\RX_reg[7]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[7]_i_8 
       (.I0(\RX[7]_i_15_n_0 ),
        .I1(\RX[7]_i_16_n_0 ),
        .O(\RX_reg[7]_i_8_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[8]_i_1_n_0 ),
        .Q(RX[8]),
        .R(1'b0));
  MUXF8 \RX_reg[8]_i_2 
       (.I0(\RX_reg[8]_i_4_n_0 ),
        .I1(\RX_reg[8]_i_5_n_0 ),
        .O(\RX_reg[8]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[8]_i_3 
       (.I0(\RX_reg[8]_i_6_n_0 ),
        .I1(\RX_reg[8]_i_7_n_0 ),
        .O(\RX_reg[8]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[8]_i_4 
       (.I0(\RX[8]_i_8_n_0 ),
        .I1(\RX[8]_i_9_n_0 ),
        .O(\RX_reg[8]_i_4_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[8]_i_5 
       (.I0(\RX[8]_i_10_n_0 ),
        .I1(\RX[8]_i_11_n_0 ),
        .O(\RX_reg[8]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[8]_i_6 
       (.I0(\RX[8]_i_12_n_0 ),
        .I1(\RX[8]_i_13_n_0 ),
        .O(\RX_reg[8]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[8]_i_7 
       (.I0(\RX[8]_i_14_n_0 ),
        .I1(\RX[8]_i_15_n_0 ),
        .O(\RX_reg[8]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  FDRE \RX_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\RX[15]_i_2_n_0 ),
        .D(\RX[9]_i_1_n_0 ),
        .Q(RX[9]),
        .R(1'b0));
  MUXF8 \RX_reg[9]_i_2 
       (.I0(\RX_reg[9]_i_5_n_0 ),
        .I1(\RX_reg[9]_i_6_n_0 ),
        .O(\RX_reg[9]_i_2_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF8 \RX_reg[9]_i_3 
       (.I0(\RX_reg[9]_i_7_n_0 ),
        .I1(\RX_reg[9]_i_8_n_0 ),
        .O(\RX_reg[9]_i_3_n_0 ),
        .S(RX_READ_ADDRESS[9]));
  MUXF7 \RX_reg[9]_i_5 
       (.I0(\RX[9]_i_9_n_0 ),
        .I1(\RX[9]_i_10_n_0 ),
        .O(\RX_reg[9]_i_5_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[9]_i_6 
       (.I0(\RX[9]_i_11_n_0 ),
        .I1(\RX[9]_i_12_n_0 ),
        .O(\RX_reg[9]_i_6_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[9]_i_7 
       (.I0(\RX[9]_i_13_n_0 ),
        .I1(\RX[9]_i_14_n_0 ),
        .O(\RX_reg[9]_i_7_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  MUXF7 \RX_reg[9]_i_8 
       (.I0(\RX[9]_i_15_n_0 ),
        .I1(\RX[9]_i_16_n_0 ),
        .O(\RX_reg[9]_i_8_n_0 ),
        .S(RX_READ_ADDRESS[8]));
  LUT5 #(
    .INIT(32'hAE55FF55)) 
    S_TX_ACK_i_1
       (.I0(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I1(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I2(\TX_PACKET_STATE_reg[1]_i_2_n_0 ),
        .I3(OUTPUT_ETH_TX_ACK),
        .I4(OUTPUT_ETH_TX_STB),
        .O(S_TX_ACK_i_1_n_0));
  FDRE S_TX_ACK_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(S_TX_ACK_i_1_n_0),
        .Q(OUTPUT_ETH_TX_ACK),
        .R(INTERNAL_RST_reg));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \TXD[0]_i_1 
       (.I0(\TXD[0]_i_2_n_0 ),
        .I1(\TXD[1]_i_3_n_0 ),
        .I2(TXD_OBUF[0]),
        .O(\TXD[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \TXD[0]_i_10 
       (.I0(p_18_in[0]),
        .I1(TX_MEMORY_reg_n_67),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(p_20_in[0]),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(p_21_in[0]),
        .O(\TXD[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    \TXD[0]_i_11 
       (.I0(slv1_out[5]),
        .I1(slv1_out[7]),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(p_16_in[0]),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(p_17_in[0]),
        .O(\TXD[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \TXD[0]_i_2 
       (.I0(\TXD[0]_i_3_n_0 ),
        .I1(\TXD_reg[0]_i_4_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[4] ),
        .I3(\TXD_reg[0]_i_5_n_0 ),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TXD[0]_i_6_n_0 ),
        .O(\TXD[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h47FF4700)) 
    \TXD[0]_i_3 
       (.I0(p_1_in126_in),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .I2(p_1_in130_in),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TXD[0]_i_7_n_0 ),
        .O(\TXD[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hDFD5FFFF)) 
    \TXD[0]_i_6 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(p_22_in[0]),
        .I2(\TX_PHY_STATE_reg_n_0_[0] ),
        .I3(TX_MEMORY_reg_n_59),
        .I4(\TX_PHY_STATE_reg_n_0_[2] ),
        .O(\TXD[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \TXD[0]_i_7 
       (.I0(p_1_in133_in),
        .I1(p_1_in136_in),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_CRC_reg_n_0_[9] ),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(\TX_CRC_reg_n_0_[11] ),
        .O(\TXD[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \TXD[0]_i_8 
       (.I0(\TX_CRC_reg_n_0_[21] ),
        .I1(\TX_CRC_reg_n_0_[23] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(slv1_out[1]),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(slv1_out[3]),
        .O(\TXD[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \TXD[0]_i_9 
       (.I0(\TX_CRC_reg_n_0_[13] ),
        .I1(\TX_CRC_reg_n_0_[15] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_CRC_reg_n_0_[17] ),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(\TX_CRC_reg_n_0_[19] ),
        .O(\TXD[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \TXD[1]_i_1 
       (.I0(\TXD[1]_i_2_n_0 ),
        .I1(\TXD[1]_i_3_n_0 ),
        .I2(TXD_OBUF[1]),
        .O(\TXD[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \TXD[1]_i_10 
       (.I0(\TX_CRC_reg_n_0_[12] ),
        .I1(\TX_CRC_reg_n_0_[14] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_CRC_reg_n_0_[16] ),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(\TX_CRC_reg_n_0_[18] ),
        .O(\TXD[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \TXD[1]_i_11 
       (.I0(p_18_in[1]),
        .I1(p_0_in66_in),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(p_20_in[1]),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(p_21_in[1]),
        .O(\TXD[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5F503F3F5F503030)) 
    \TXD[1]_i_12 
       (.I0(slv1_out[4]),
        .I1(slv1_out[6]),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(p_16_in[1]),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(p_17_in[1]),
        .O(\TXD[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \TXD[1]_i_2 
       (.I0(\TXD[1]_i_4_n_0 ),
        .I1(\TXD_reg[1]_i_5_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[4] ),
        .I3(\TXD_reg[1]_i_6_n_0 ),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TXD[1]_i_7_n_0 ),
        .O(\TXD[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFE)) 
    \TXD[1]_i_3 
       (.I0(\TX_PHY_STATE_reg_n_0_[0] ),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .I2(\TX_PHY_STATE_reg_n_0_[4] ),
        .I3(\TX_PHY_STATE_reg_n_0_[1] ),
        .I4(\TX_PHY_STATE_reg_n_0_[2] ),
        .O(\TXD[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h47FF4700)) 
    \TXD[1]_i_4 
       (.I0(\TX_CRC_reg_n_0_[0] ),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .I2(p_1_in128_in),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TXD[1]_i_8_n_0 ),
        .O(\TXD[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hA8882808)) 
    \TXD[1]_i_7 
       (.I0(\TX_PHY_STATE_reg_n_0_[2] ),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(p_0_in167_in),
        .I4(p_22_in[1]),
        .O(\TXD[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \TXD[1]_i_8 
       (.I0(p_1_in132_in),
        .I1(p_1_in135_in),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_CRC_reg_n_0_[8] ),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(\TX_CRC_reg_n_0_[10] ),
        .O(\TXD[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \TXD[1]_i_9 
       (.I0(\TX_CRC_reg_n_0_[20] ),
        .I1(\TX_CRC_reg_n_0_[22] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(slv1_out[0]),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(slv1_out[2]),
        .O(\TXD[1]_i_9_n_0 ));
  FDRE \TXD_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TXD[0]_i_1_n_0 ),
        .Q(TXD_OBUF[0]),
        .R(INTERNAL_RST_reg));
  MUXF7 \TXD_reg[0]_i_4 
       (.I0(\TXD[0]_i_8_n_0 ),
        .I1(\TXD[0]_i_9_n_0 ),
        .O(\TXD_reg[0]_i_4_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  MUXF7 \TXD_reg[0]_i_5 
       (.I0(\TXD[0]_i_10_n_0 ),
        .I1(\TXD[0]_i_11_n_0 ),
        .O(\TXD_reg[0]_i_5_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDRE \TXD_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TXD[1]_i_1_n_0 ),
        .Q(TXD_OBUF[1]),
        .R(INTERNAL_RST_reg));
  MUXF7 \TXD_reg[1]_i_5 
       (.I0(\TXD[1]_i_9_n_0 ),
        .I1(\TXD[1]_i_10_n_0 ),
        .O(\TXD_reg[1]_i_5_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  MUXF7 \TXD_reg[1]_i_6 
       (.I0(\TXD[1]_i_11_n_0 ),
        .I1(\TXD[1]_i_12_n_0 ),
        .O(\TXD_reg[1]_i_6_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  LUT6 #(
    .INIT(64'h7F7FFFFF00000100)) 
    TXEN_i_1
       (.I0(\TX_PHY_STATE_reg_n_0_[4] ),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_PHY_STATE_reg_n_0_[1] ),
        .I5(TXEN_OBUF),
        .O(TXEN_i_1_n_0));
  FDRE TXEN_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TXEN_i_1_n_0),
        .Q(TXEN_OBUF),
        .R(INTERNAL_RST_reg));
  LUT6 #(
    .INIT(64'h9F60906F906F9F60)) 
    \TX_CRC[0]_i_1 
       (.I0(p_0_in66_in),
        .I1(\TX_CRC[16]_i_2_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(slv1_out[6]),
        .I4(p_0_in167_in),
        .I5(\TX_CRC[16]_i_4_n_0 ),
        .O(\TX_CRC[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[10]_i_2 
       (.I0(slv1_out[2]),
        .I1(p_21_in[1]),
        .I2(p_1_in128_in),
        .I3(\TX_CRC[28]_i_4_n_0 ),
        .I4(\TX_CRC[10]_i_4_n_0 ),
        .O(NEXTCRC32_D80189_out));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[10]_i_3 
       (.I0(p_17_in[1]),
        .I1(slv1_out[2]),
        .I2(p_1_in128_in),
        .I3(\TX_CRC[28]_i_5_n_0 ),
        .I4(\TX_CRC[10]_i_5_n_0 ),
        .O(\TX_CRC[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[10]_i_4 
       (.I0(slv1_out[3]),
        .I1(p_21_in[0]),
        .I2(slv1_out[0]),
        .I3(p_20_in[1]),
        .O(\TX_CRC[10]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[10]_i_5 
       (.I0(p_17_in[0]),
        .I1(slv1_out[3]),
        .I2(p_16_in[1]),
        .I3(slv1_out[0]),
        .O(\TX_CRC[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[11]_i_2 
       (.I0(slv1_out[1]),
        .I1(p_20_in[0]),
        .I2(p_1_in130_in),
        .I3(\TX_CRC[4]_i_6_n_0 ),
        .O(NEXTCRC32_D80191_out));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[11]_i_3 
       (.I0(p_16_in[0]),
        .I1(slv1_out[1]),
        .I2(p_1_in130_in),
        .I3(\TX_CRC[4]_i_3_n_0 ),
        .O(NEXTCRC32_D8084_out));
  LUT5 #(
    .INIT(32'h606F6F60)) 
    \TX_CRC[12]_i_1 
       (.I0(\TX_CRC[12]_i_2_n_0 ),
        .I1(\TX_CRC[16]_i_3_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(\TX_CRC[12]_i_3_n_0 ),
        .I4(\TX_CRC[16]_i_5_n_0 ),
        .O(\TX_CRC[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[12]_i_2 
       (.I0(p_16_in[0]),
        .I1(p_1_in132_in),
        .I2(slv1_out[2]),
        .I3(\TX_CRC[12]_i_4_n_0 ),
        .I4(\TX_CRC[16]_i_2_n_0 ),
        .I5(\TX_CRC[4]_i_2_n_0 ),
        .O(\TX_CRC[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[12]_i_3 
       (.I0(p_20_in[0]),
        .I1(p_1_in132_in),
        .I2(slv1_out[2]),
        .I3(\TX_CRC[12]_i_4_n_0 ),
        .I4(\TX_CRC[16]_i_4_n_0 ),
        .I5(\TX_CRC[4]_i_4_n_0 ),
        .O(\TX_CRC[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[12]_i_4 
       (.I0(slv1_out[1]),
        .I1(slv1_out[6]),
        .O(\TX_CRC[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[13]_i_2 
       (.I0(p_1_in133_in),
        .I1(\TX_CRC[28]_i_4_n_0 ),
        .I2(\TX_CRC[19]_i_3_n_0 ),
        .I3(\TX_CRC[4]_i_4_n_0 ),
        .I4(\TX_CRC[27]_i_4_n_0 ),
        .I5(\TX_CRC[13]_i_4_n_0 ),
        .O(NEXTCRC32_D80195_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[13]_i_3 
       (.I0(p_1_in133_in),
        .I1(\TX_CRC[28]_i_5_n_0 ),
        .I2(\TX_CRC[19]_i_2_n_0 ),
        .I3(\TX_CRC[4]_i_2_n_0 ),
        .I4(\TX_CRC[27]_i_5_n_0 ),
        .I5(\TX_CRC[13]_i_4_n_0 ),
        .O(\TX_CRC[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[13]_i_4 
       (.I0(slv1_out[6]),
        .I1(slv1_out[1]),
        .I2(slv1_out[7]),
        .I3(slv1_out[2]),
        .O(\TX_CRC[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[14]_i_2 
       (.I0(TX_MEMORY_reg_n_59),
        .I1(p_1_in135_in),
        .I2(\TX_CRC[30]_i_4_n_0 ),
        .I3(\TX_CRC[19]_i_3_n_0 ),
        .I4(\TX_CRC[4]_i_4_n_0 ),
        .I5(\TX_CRC[18]_i_4_n_0 ),
        .O(\TX_CRC[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[14]_i_3 
       (.I0(TX_MEMORY_reg_n_67),
        .I1(p_1_in135_in),
        .I2(\TX_CRC[30]_i_2_n_0 ),
        .I3(\TX_CRC[19]_i_2_n_0 ),
        .I4(\TX_CRC[4]_i_2_n_0 ),
        .I5(\TX_CRC[18]_i_4_n_0 ),
        .O(\TX_CRC[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[15]_i_2 
       (.I0(p_1_in136_in),
        .I1(\TX_CRC[19]_i_3_n_0 ),
        .I2(\TX_CRC[16]_i_5_n_0 ),
        .I3(\TX_CRC[30]_i_5_n_0 ),
        .O(NEXTCRC32_D80199_out));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[15]_i_3 
       (.I0(p_1_in136_in),
        .I1(\TX_CRC[19]_i_2_n_0 ),
        .I2(\TX_CRC[16]_i_3_n_0 ),
        .I3(\TX_CRC[30]_i_3_n_0 ),
        .O(NEXTCRC32_D8092_out));
  LUT6 #(
    .INIT(64'h9F60906F906F9F60)) 
    \TX_CRC[16]_i_1 
       (.I0(\TX_CRC[16]_i_2_n_0 ),
        .I1(\TX_CRC[16]_i_3_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(\TX_CRC_reg_n_0_[8] ),
        .I4(\TX_CRC[16]_i_4_n_0 ),
        .I5(\TX_CRC[16]_i_5_n_0 ),
        .O(\TX_CRC[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[16]_i_2 
       (.I0(slv1_out[0]),
        .I1(p_16_in[1]),
        .O(\TX_CRC[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[16]_i_3 
       (.I0(p_18_in[0]),
        .I1(slv1_out[5]),
        .I2(slv1_out[4]),
        .I3(p_18_in[1]),
        .O(\TX_CRC[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[16]_i_4 
       (.I0(p_20_in[1]),
        .I1(slv1_out[0]),
        .O(\TX_CRC[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[16]_i_5 
       (.I0(slv1_out[5]),
        .I1(p_22_in[0]),
        .I2(slv1_out[4]),
        .I3(p_22_in[1]),
        .O(\TX_CRC[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[17]_i_2 
       (.I0(p_20_in[0]),
        .I1(\TX_CRC_reg_n_0_[9] ),
        .I2(\TX_CRC[28]_i_4_n_0 ),
        .I3(\TX_CRC[23]_i_4_n_0 ),
        .O(NEXTCRC32_D80203_out));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[17]_i_3 
       (.I0(p_16_in[0]),
        .I1(\TX_CRC_reg_n_0_[9] ),
        .I2(\TX_CRC[28]_i_5_n_0 ),
        .I3(\TX_CRC[23]_i_5_n_0 ),
        .O(\TX_CRC[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[18]_i_2 
       (.I0(TX_MEMORY_reg_n_59),
        .I1(\TX_CRC_reg_n_0_[10] ),
        .I2(\TX_CRC[4]_i_4_n_0 ),
        .I3(\TX_CRC[18]_i_4_n_0 ),
        .O(\TX_CRC[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[18]_i_3 
       (.I0(TX_MEMORY_reg_n_67),
        .I1(\TX_CRC_reg_n_0_[10] ),
        .I2(\TX_CRC[4]_i_2_n_0 ),
        .I3(\TX_CRC[18]_i_4_n_0 ),
        .O(\TX_CRC[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \TX_CRC[18]_i_4 
       (.I0(slv1_out[7]),
        .I1(slv1_out[2]),
        .I2(slv1_out[6]),
        .O(\TX_CRC[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9F60906F906F9F60)) 
    \TX_CRC[19]_i_1 
       (.I0(\TX_CRC[30]_i_3_n_0 ),
        .I1(\TX_CRC[19]_i_2_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(\TX_CRC_reg_n_0_[11] ),
        .I4(\TX_CRC[30]_i_5_n_0 ),
        .I5(\TX_CRC[19]_i_3_n_0 ),
        .O(\TX_CRC[19]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[19]_i_2 
       (.I0(slv1_out[3]),
        .I1(p_17_in[0]),
        .O(\TX_CRC[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[19]_i_3 
       (.I0(p_21_in[0]),
        .I1(slv1_out[3]),
        .O(\TX_CRC[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[1]_i_2 
       (.I0(slv1_out[7]),
        .I1(\TX_CRC[16]_i_4_n_0 ),
        .I2(\TX_CRC[27]_i_4_n_0 ),
        .I3(\TX_CRC[23]_i_4_n_0 ),
        .O(\TX_CRC[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[1]_i_3 
       (.I0(slv1_out[7]),
        .I1(\TX_CRC[16]_i_2_n_0 ),
        .I2(\TX_CRC[27]_i_5_n_0 ),
        .I3(\TX_CRC[23]_i_5_n_0 ),
        .O(NEXTCRC32_D8070_out));
  LUT5 #(
    .INIT(32'hB4874B78)) 
    \TX_CRC[20]_i_1 
       (.I0(p_18_in[1]),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(slv1_out[4]),
        .I3(p_22_in[1]),
        .I4(\TX_CRC_reg_n_0_[12] ),
        .O(\TX_CRC[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB4874B78)) 
    \TX_CRC[21]_i_1 
       (.I0(p_18_in[0]),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(slv1_out[5]),
        .I3(p_22_in[0]),
        .I4(\TX_CRC_reg_n_0_[13] ),
        .O(\TX_CRC[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB4874B78)) 
    \TX_CRC[22]_i_1 
       (.I0(p_16_in[1]),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(slv1_out[0]),
        .I3(p_20_in[1]),
        .I4(\TX_CRC_reg_n_0_[14] ),
        .O(\TX_CRC[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[23]_i_2 
       (.I0(p_20_in[0]),
        .I1(\TX_CRC_reg_n_0_[15] ),
        .I2(\TX_CRC[16]_i_4_n_0 ),
        .I3(\TX_CRC[23]_i_4_n_0 ),
        .O(\TX_CRC[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[23]_i_3 
       (.I0(p_16_in[0]),
        .I1(\TX_CRC_reg_n_0_[15] ),
        .I2(\TX_CRC[16]_i_2_n_0 ),
        .I3(\TX_CRC[23]_i_5_n_0 ),
        .O(NEXTCRC32_D80108_out));
  LUT3 #(
    .INIT(8'h96)) 
    \TX_CRC[23]_i_4 
       (.I0(slv1_out[6]),
        .I1(slv1_out[1]),
        .I2(p_0_in167_in),
        .O(\TX_CRC[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \TX_CRC[23]_i_5 
       (.I0(slv1_out[6]),
        .I1(slv1_out[1]),
        .I2(p_0_in66_in),
        .O(\TX_CRC[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[24]_i_2 
       (.I0(slv1_out[7]),
        .I1(slv1_out[2]),
        .I2(slv1_out[1]),
        .I3(p_21_in[1]),
        .I4(\TX_CRC_reg_n_0_[16] ),
        .I5(\TX_CRC[27]_i_4_n_0 ),
        .O(NEXTCRC32_D80217_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[24]_i_3 
       (.I0(slv1_out[7]),
        .I1(slv1_out[2]),
        .I2(slv1_out[1]),
        .I3(p_17_in[1]),
        .I4(\TX_CRC_reg_n_0_[16] ),
        .I5(\TX_CRC[27]_i_5_n_0 ),
        .O(\TX_CRC[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[25]_i_2 
       (.I0(slv1_out[2]),
        .I1(p_21_in[1]),
        .I2(\TX_CRC_reg_n_0_[17] ),
        .I3(\TX_CRC[19]_i_3_n_0 ),
        .O(\TX_CRC[25]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[25]_i_3 
       (.I0(p_17_in[1]),
        .I1(slv1_out[2]),
        .I2(\TX_CRC_reg_n_0_[17] ),
        .I3(\TX_CRC[19]_i_2_n_0 ),
        .O(\TX_CRC[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[26]_i_2 
       (.I0(slv1_out[6]),
        .I1(p_0_in167_in),
        .I2(\TX_CRC_reg_n_0_[18] ),
        .I3(\TX_CRC[4]_i_6_n_0 ),
        .O(\TX_CRC[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[26]_i_3 
       (.I0(p_0_in66_in),
        .I1(slv1_out[6]),
        .I2(\TX_CRC_reg_n_0_[18] ),
        .I3(\TX_CRC[4]_i_3_n_0 ),
        .O(\TX_CRC[26]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[27]_i_2 
       (.I0(slv1_out[1]),
        .I1(slv1_out[7]),
        .I2(\TX_CRC_reg_n_0_[19] ),
        .I3(\TX_CRC[27]_i_4_n_0 ),
        .I4(\TX_CRC[16]_i_5_n_0 ),
        .O(\TX_CRC[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[27]_i_3 
       (.I0(slv1_out[1]),
        .I1(slv1_out[7]),
        .I2(\TX_CRC_reg_n_0_[19] ),
        .I3(\TX_CRC[27]_i_5_n_0 ),
        .I4(\TX_CRC[16]_i_3_n_0 ),
        .O(\TX_CRC[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[27]_i_4 
       (.I0(p_20_in[0]),
        .I1(TX_MEMORY_reg_n_59),
        .O(\TX_CRC[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[27]_i_5 
       (.I0(p_16_in[0]),
        .I1(TX_MEMORY_reg_n_67),
        .O(\TX_CRC[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[28]_i_2 
       (.I0(\TX_CRC_reg_n_0_[20] ),
        .I1(\TX_CRC[28]_i_4_n_0 ),
        .I2(\TX_CRC[4]_i_4_n_0 ),
        .I3(\TX_CRC[4]_i_5_n_0 ),
        .O(\TX_CRC[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[28]_i_3 
       (.I0(\TX_CRC_reg_n_0_[20] ),
        .I1(\TX_CRC[28]_i_5_n_0 ),
        .I2(\TX_CRC[4]_i_2_n_0 ),
        .I3(\TX_CRC[4]_i_5_n_0 ),
        .O(\TX_CRC[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[28]_i_4 
       (.I0(p_22_in[0]),
        .I1(slv1_out[5]),
        .O(\TX_CRC[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[28]_i_5 
       (.I0(slv1_out[5]),
        .I1(p_18_in[0]),
        .O(\TX_CRC[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[29]_i_2 
       (.I0(slv1_out[6]),
        .I1(p_0_in167_in),
        .I2(\TX_CRC_reg_n_0_[21] ),
        .I3(\TX_CRC[19]_i_3_n_0 ),
        .I4(\TX_CRC[30]_i_5_n_0 ),
        .O(\TX_CRC[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[29]_i_3 
       (.I0(p_0_in66_in),
        .I1(slv1_out[6]),
        .I2(\TX_CRC_reg_n_0_[21] ),
        .I3(\TX_CRC[19]_i_2_n_0 ),
        .I4(\TX_CRC[30]_i_3_n_0 ),
        .O(\TX_CRC[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[2]_i_2 
       (.I0(\TX_CRC[16]_i_4_n_0 ),
        .I1(\TX_CRC[4]_i_4_n_0 ),
        .I2(\TX_CRC[27]_i_4_n_0 ),
        .I3(\TX_CRC[13]_i_4_n_0 ),
        .O(NEXTCRC32_D80175_out));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[2]_i_3 
       (.I0(\TX_CRC[16]_i_2_n_0 ),
        .I1(\TX_CRC[4]_i_2_n_0 ),
        .I2(\TX_CRC[27]_i_5_n_0 ),
        .I3(\TX_CRC[13]_i_4_n_0 ),
        .O(\TX_CRC[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9F60906F906F9F60)) 
    \TX_CRC[30]_i_1 
       (.I0(\TX_CRC[30]_i_2_n_0 ),
        .I1(\TX_CRC[30]_i_3_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(\TX_CRC_reg_n_0_[22] ),
        .I4(\TX_CRC[30]_i_4_n_0 ),
        .I5(\TX_CRC[30]_i_5_n_0 ),
        .O(\TX_CRC[30]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[30]_i_2 
       (.I0(p_18_in[1]),
        .I1(slv1_out[4]),
        .O(\TX_CRC[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[30]_i_3 
       (.I0(slv1_out[7]),
        .I1(TX_MEMORY_reg_n_67),
        .O(\TX_CRC[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[30]_i_4 
       (.I0(p_22_in[1]),
        .I1(slv1_out[4]),
        .O(\TX_CRC[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[30]_i_5 
       (.I0(TX_MEMORY_reg_n_59),
        .I1(slv1_out[7]),
        .O(\TX_CRC[30]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \TX_CRC[31]_i_1 
       (.I0(\TX_PHY_STATE_reg_n_0_[2] ),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_PHY_STATE_reg_n_0_[4] ),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_CRC[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10101000)) 
    \TX_CRC[31]_i_2 
       (.I0(\TX_PHY_STATE_reg_n_0_[4] ),
        .I1(\TX_PHY_STATE_reg_n_0_[1] ),
        .I2(\TX_PHY_STATE_reg_n_0_[0] ),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_CRC[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB4874B78)) 
    \TX_CRC[31]_i_3 
       (.I0(p_18_in[0]),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(slv1_out[5]),
        .I3(p_22_in[0]),
        .I4(\TX_CRC_reg_n_0_[23] ),
        .O(\TX_CRC[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[3]_i_2 
       (.I0(slv1_out[7]),
        .I1(slv1_out[2]),
        .I2(slv1_out[1]),
        .I3(p_21_in[1]),
        .I4(\TX_CRC[19]_i_3_n_0 ),
        .I5(\TX_CRC[27]_i_4_n_0 ),
        .O(NEXTCRC32_D80177_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[3]_i_3 
       (.I0(slv1_out[7]),
        .I1(slv1_out[2]),
        .I2(slv1_out[1]),
        .I3(p_17_in[1]),
        .I4(\TX_CRC[19]_i_2_n_0 ),
        .I5(\TX_CRC[27]_i_5_n_0 ),
        .O(\TX_CRC[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9F90606F909F6F60)) 
    \TX_CRC[4]_i_1 
       (.I0(\TX_CRC[4]_i_2_n_0 ),
        .I1(\TX_CRC[4]_i_3_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(\TX_CRC[4]_i_4_n_0 ),
        .I4(\TX_CRC[4]_i_5_n_0 ),
        .I5(\TX_CRC[4]_i_6_n_0 ),
        .O(\TX_CRC[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[4]_i_2 
       (.I0(p_17_in[1]),
        .I1(p_0_in66_in),
        .O(\TX_CRC[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[4]_i_3 
       (.I0(slv1_out[0]),
        .I1(p_16_in[1]),
        .I2(slv1_out[3]),
        .I3(p_17_in[0]),
        .I4(slv1_out[4]),
        .I5(p_18_in[1]),
        .O(\TX_CRC[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[4]_i_4 
       (.I0(p_21_in[1]),
        .I1(p_0_in167_in),
        .O(\TX_CRC[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \TX_CRC[4]_i_5 
       (.I0(slv1_out[2]),
        .I1(slv1_out[6]),
        .O(\TX_CRC[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[4]_i_6 
       (.I0(p_20_in[1]),
        .I1(slv1_out[0]),
        .I2(p_21_in[0]),
        .I3(slv1_out[3]),
        .I4(slv1_out[4]),
        .I5(p_22_in[1]),
        .O(\TX_CRC[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[5]_i_2 
       (.I0(slv1_out[7]),
        .I1(\TX_CRC[27]_i_4_n_0 ),
        .I2(\TX_CRC[10]_i_4_n_0 ),
        .I3(\TX_CRC[16]_i_5_n_0 ),
        .I4(\TX_CRC[23]_i_4_n_0 ),
        .O(NEXTCRC32_D80181_out));
  LUT5 #(
    .INIT(32'h96696996)) 
    \TX_CRC[5]_i_3 
       (.I0(slv1_out[7]),
        .I1(\TX_CRC[27]_i_5_n_0 ),
        .I2(\TX_CRC[10]_i_5_n_0 ),
        .I3(\TX_CRC[16]_i_3_n_0 ),
        .I4(\TX_CRC[23]_i_5_n_0 ),
        .O(NEXTCRC32_D8074_out));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[6]_i_2 
       (.I0(\TX_CRC[4]_i_4_n_0 ),
        .I1(\TX_CRC[27]_i_4_n_0 ),
        .I2(\TX_CRC[16]_i_5_n_0 ),
        .I3(\TX_CRC[13]_i_4_n_0 ),
        .O(\TX_CRC[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[6]_i_3 
       (.I0(\TX_CRC[4]_i_2_n_0 ),
        .I1(\TX_CRC[27]_i_5_n_0 ),
        .I2(\TX_CRC[16]_i_3_n_0 ),
        .I3(\TX_CRC[13]_i_4_n_0 ),
        .O(\TX_CRC[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[7]_i_2 
       (.I0(slv1_out[2]),
        .I1(slv1_out[7]),
        .I2(TX_MEMORY_reg_n_59),
        .I3(p_21_in[1]),
        .I4(\TX_CRC[28]_i_4_n_0 ),
        .I5(\TX_CRC[10]_i_4_n_0 ),
        .O(NEXTCRC32_D80183_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[7]_i_3 
       (.I0(slv1_out[2]),
        .I1(slv1_out[7]),
        .I2(TX_MEMORY_reg_n_67),
        .I3(p_17_in[1]),
        .I4(\TX_CRC[28]_i_5_n_0 ),
        .I5(\TX_CRC[10]_i_5_n_0 ),
        .O(\TX_CRC[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[8]_i_2 
       (.I0(slv1_out[1]),
        .I1(p_20_in[0]),
        .I2(\TX_CRC_reg_n_0_[0] ),
        .I3(\TX_CRC[4]_i_6_n_0 ),
        .O(NEXTCRC32_D80185_out));
  LUT4 #(
    .INIT(16'h6996)) 
    \TX_CRC[8]_i_3 
       (.I0(p_16_in[0]),
        .I1(slv1_out[1]),
        .I2(\TX_CRC_reg_n_0_[0] ),
        .I3(\TX_CRC[4]_i_3_n_0 ),
        .O(NEXTCRC32_D8078_out));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[9]_i_2 
       (.I0(slv1_out[1]),
        .I1(p_20_in[0]),
        .I2(slv1_out[2]),
        .I3(p_21_in[1]),
        .I4(p_1_in126_in),
        .I5(\TX_CRC[16]_i_5_n_0 ),
        .O(\TX_CRC[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \TX_CRC[9]_i_3 
       (.I0(p_16_in[0]),
        .I1(slv1_out[1]),
        .I2(p_17_in[1]),
        .I3(slv1_out[2]),
        .I4(p_1_in126_in),
        .I5(\TX_CRC[16]_i_3_n_0 ),
        .O(\TX_CRC[9]_i_3_n_0 ));
  FDSE \TX_CRC_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[0]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[0] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[10]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[10] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[10]_i_1 
       (.I0(NEXTCRC32_D80189_out),
        .I1(\TX_CRC[10]_i_3_n_0 ),
        .O(\TX_CRC_reg[10]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[11]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[11] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[11]_i_1 
       (.I0(NEXTCRC32_D80191_out),
        .I1(NEXTCRC32_D8084_out),
        .O(\TX_CRC_reg[11]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[12]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[12] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[13]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[13] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[13]_i_1 
       (.I0(NEXTCRC32_D80195_out),
        .I1(\TX_CRC[13]_i_3_n_0 ),
        .O(\TX_CRC_reg[13]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[14]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[14] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[14]_i_1 
       (.I0(\TX_CRC[14]_i_2_n_0 ),
        .I1(\TX_CRC[14]_i_3_n_0 ),
        .O(\TX_CRC_reg[14]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[15]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[15] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[15]_i_1 
       (.I0(NEXTCRC32_D80199_out),
        .I1(NEXTCRC32_D8092_out),
        .O(\TX_CRC_reg[15]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[16] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[16]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[16] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[17] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[17]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[17] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[17]_i_1 
       (.I0(NEXTCRC32_D80203_out),
        .I1(\TX_CRC[17]_i_3_n_0 ),
        .O(\TX_CRC_reg[17]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[18] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[18]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[18] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[18]_i_1 
       (.I0(\TX_CRC[18]_i_2_n_0 ),
        .I1(\TX_CRC[18]_i_3_n_0 ),
        .O(\TX_CRC_reg[18]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[19] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[19]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[19] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[1]_i_1_n_0 ),
        .Q(p_1_in126_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[1]_i_1 
       (.I0(\TX_CRC[1]_i_2_n_0 ),
        .I1(NEXTCRC32_D8070_out),
        .O(\TX_CRC_reg[1]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[20] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[20]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[20] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[21] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[21]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[21] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[22] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[22]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[22] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[23] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[23]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[23] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[23]_i_1 
       (.I0(\TX_CRC[23]_i_2_n_0 ),
        .I1(NEXTCRC32_D80108_out),
        .O(\TX_CRC_reg[23]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[24] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[24]_i_1_n_0 ),
        .Q(slv1_out[0]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[24]_i_1 
       (.I0(NEXTCRC32_D80217_out),
        .I1(\TX_CRC[24]_i_3_n_0 ),
        .O(\TX_CRC_reg[24]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[25] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[25]_i_1_n_0 ),
        .Q(slv1_out[1]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[25]_i_1 
       (.I0(\TX_CRC[25]_i_2_n_0 ),
        .I1(\TX_CRC[25]_i_3_n_0 ),
        .O(\TX_CRC_reg[25]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[26] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[26]_i_1_n_0 ),
        .Q(slv1_out[2]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[26]_i_1 
       (.I0(\TX_CRC[26]_i_2_n_0 ),
        .I1(\TX_CRC[26]_i_3_n_0 ),
        .O(\TX_CRC_reg[26]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[27] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[27]_i_1_n_0 ),
        .Q(slv1_out[3]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[27]_i_1 
       (.I0(\TX_CRC[27]_i_2_n_0 ),
        .I1(\TX_CRC[27]_i_3_n_0 ),
        .O(\TX_CRC_reg[27]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[28] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[28]_i_1_n_0 ),
        .Q(slv1_out[4]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[28]_i_1 
       (.I0(\TX_CRC[28]_i_2_n_0 ),
        .I1(\TX_CRC[28]_i_3_n_0 ),
        .O(\TX_CRC_reg[28]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[29] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[29]_i_1_n_0 ),
        .Q(slv1_out[5]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[29]_i_1 
       (.I0(\TX_CRC[29]_i_2_n_0 ),
        .I1(\TX_CRC[29]_i_3_n_0 ),
        .O(\TX_CRC_reg[29]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[2]_i_1_n_0 ),
        .Q(p_1_in128_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[2]_i_1 
       (.I0(NEXTCRC32_D80175_out),
        .I1(\TX_CRC[2]_i_3_n_0 ),
        .O(\TX_CRC_reg[2]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[30] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[30]_i_1_n_0 ),
        .Q(slv1_out[6]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[31] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[31]_i_3_n_0 ),
        .Q(slv1_out[7]),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[3]_i_1_n_0 ),
        .Q(p_1_in130_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[3]_i_1 
       (.I0(NEXTCRC32_D80177_out),
        .I1(\TX_CRC[3]_i_3_n_0 ),
        .O(\TX_CRC_reg[3]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC[4]_i_1_n_0 ),
        .Q(p_1_in132_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  FDSE \TX_CRC_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[5]_i_1_n_0 ),
        .Q(p_1_in133_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[5]_i_1 
       (.I0(NEXTCRC32_D80181_out),
        .I1(NEXTCRC32_D8074_out),
        .O(\TX_CRC_reg[5]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[6]_i_1_n_0 ),
        .Q(p_1_in135_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[6]_i_1 
       (.I0(\TX_CRC[6]_i_2_n_0 ),
        .I1(\TX_CRC[6]_i_3_n_0 ),
        .O(\TX_CRC_reg[6]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[7]_i_1_n_0 ),
        .Q(p_1_in136_in),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[7]_i_1 
       (.I0(NEXTCRC32_D80183_out),
        .I1(\TX_CRC[7]_i_3_n_0 ),
        .O(\TX_CRC_reg[7]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[8]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[8] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[8]_i_1 
       (.I0(NEXTCRC32_D80185_out),
        .I1(NEXTCRC32_D8078_out),
        .O(\TX_CRC_reg[8]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  FDSE \TX_CRC_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_CRC[31]_i_2_n_0 ),
        .D(\TX_CRC_reg[9]_i_1_n_0 ),
        .Q(\TX_CRC_reg_n_0_[9] ),
        .S(\TX_CRC[31]_i_1_n_0 ));
  MUXF7 \TX_CRC_reg[9]_i_1 
       (.I0(\TX_CRC[9]_i_2_n_0 ),
        .I1(\TX_CRC[9]_i_3_n_0 ),
        .O(\TX_CRC_reg[9]_i_1_n_0 ),
        .S(\TX_PHY_STATE_reg_n_0_[2] ));
  LUT4 #(
    .INIT(16'h0040)) 
    \TX_IN_COUNT[10]_i_1 
       (.I0(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I1(OUTPUT_ETH_TX_ACK),
        .I2(OUTPUT_ETH_TX_STB),
        .I3(\TX_PACKET_STATE_reg_n_0_[0] ),
        .O(\TX_IN_COUNT[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000888)) 
    \TX_IN_COUNT[10]_i_2 
       (.I0(OUTPUT_ETH_TX_STB),
        .I1(OUTPUT_ETH_TX_ACK),
        .I2(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I3(\TX_PACKET_STATE_reg[1]_i_2_n_0 ),
        .I4(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_IN_COUNT[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \TX_IN_COUNT[10]_i_3 
       (.I0(TX_IN_COUNT[8]),
        .I1(\TX_IN_COUNT[10]_i_4_n_0 ),
        .I2(TX_IN_COUNT[7]),
        .I3(TX_IN_COUNT[9]),
        .I4(TX_IN_COUNT[10]),
        .O(\TX_IN_COUNT[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \TX_IN_COUNT[10]_i_4 
       (.I0(TX_IN_COUNT[6]),
        .I1(TX_IN_COUNT[4]),
        .I2(TX_IN_COUNT[2]),
        .I3(TX_IN_COUNT[1]),
        .I4(TX_IN_COUNT[3]),
        .I5(TX_IN_COUNT[5]),
        .O(\TX_IN_COUNT[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABAAA7AAA)) 
    \TX_IN_COUNT[1]_i_1 
       (.I0(TX_IN_COUNT[1]),
        .I1(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I2(OUTPUT_ETH_TX_STB),
        .I3(OUTPUT_ETH_TX_ACK),
        .I4(\TX_PACKET_STATE_reg[1]_i_2_n_0 ),
        .I5(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_IN_COUNT[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \TX_IN_COUNT[2]_i_1 
       (.I0(TX_IN_COUNT[1]),
        .I1(TX_IN_COUNT[2]),
        .O(\TX_IN_COUNT[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \TX_IN_COUNT[3]_i_1 
       (.I0(TX_IN_COUNT[1]),
        .I1(TX_IN_COUNT[2]),
        .I2(TX_IN_COUNT[3]),
        .O(\TX_IN_COUNT[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \TX_IN_COUNT[4]_i_1 
       (.I0(TX_IN_COUNT[2]),
        .I1(TX_IN_COUNT[1]),
        .I2(TX_IN_COUNT[3]),
        .I3(TX_IN_COUNT[4]),
        .O(\TX_IN_COUNT[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \TX_IN_COUNT[5]_i_1 
       (.I0(TX_IN_COUNT[3]),
        .I1(TX_IN_COUNT[1]),
        .I2(TX_IN_COUNT[2]),
        .I3(TX_IN_COUNT[4]),
        .I4(TX_IN_COUNT[5]),
        .O(\TX_IN_COUNT[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \TX_IN_COUNT[6]_i_1 
       (.I0(TX_IN_COUNT[4]),
        .I1(TX_IN_COUNT[2]),
        .I2(TX_IN_COUNT[1]),
        .I3(TX_IN_COUNT[3]),
        .I4(TX_IN_COUNT[5]),
        .I5(TX_IN_COUNT[6]),
        .O(\TX_IN_COUNT[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \TX_IN_COUNT[7]_i_1 
       (.I0(\TX_IN_COUNT[10]_i_4_n_0 ),
        .I1(TX_IN_COUNT[7]),
        .O(\TX_IN_COUNT[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \TX_IN_COUNT[8]_i_1 
       (.I0(\TX_IN_COUNT[10]_i_4_n_0 ),
        .I1(TX_IN_COUNT[7]),
        .I2(TX_IN_COUNT[8]),
        .O(\TX_IN_COUNT[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \TX_IN_COUNT[9]_i_1 
       (.I0(TX_IN_COUNT[7]),
        .I1(\TX_IN_COUNT[10]_i_4_n_0 ),
        .I2(TX_IN_COUNT[8]),
        .I3(TX_IN_COUNT[9]),
        .O(\TX_IN_COUNT[9]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[10]_i_3_n_0 ),
        .Q(TX_IN_COUNT[10]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TX_IN_COUNT[1]_i_1_n_0 ),
        .Q(TX_IN_COUNT[1]),
        .R(1'b0));
  FDRE \TX_IN_COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[2]_i_1_n_0 ),
        .Q(TX_IN_COUNT[2]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[3]_i_1_n_0 ),
        .Q(TX_IN_COUNT[3]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[4]_i_1_n_0 ),
        .Q(TX_IN_COUNT[4]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[5]_i_1_n_0 ),
        .Q(TX_IN_COUNT[5]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[6]_i_1_n_0 ),
        .Q(TX_IN_COUNT[6]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[7]_i_1_n_0 ),
        .Q(TX_IN_COUNT[7]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[8]_i_1_n_0 ),
        .Q(TX_IN_COUNT[8]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  FDRE \TX_IN_COUNT_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_IN_COUNT[10]_i_2_n_0 ),
        .D(\TX_IN_COUNT[9]_i_1_n_0 ),
        .Q(TX_IN_COUNT[9]),
        .R(\TX_IN_COUNT[10]_i_1_n_0 ));
  (* IS_CLOCK_GATED *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* POWER_OPTED_CE = "ENBWREN=NEW" *) 
  (* RTL_RAM_BITS = "16400" *) 
  (* RTL_RAM_NAME = "TX_MEMORY" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    TX_MEMORY_reg
       (.ADDRARDADDR({1'b1,TX_WRITE_ADDRESS_DEL,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,TX_READ_ADDRESS,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_TX_MEMORY_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_TX_MEMORY_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ETH_CLK_OBUF),
        .CLKBWRCLK(ETH_CLK_OBUF),
        .DBITERR(NLW_TX_MEMORY_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,TX_WRITE_DATA}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_TX_MEMORY_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_TX_MEMORY_reg_DOBDO_UNCONNECTED[31:16],p_20_in,p_21_in,p_22_in,p_0_in167_in,TX_MEMORY_reg_n_59,p_16_in,p_17_in,p_18_in,p_0_in66_in,TX_MEMORY_reg_n_67}),
        .DOPADOP(NLW_TX_MEMORY_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_TX_MEMORY_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_TX_MEMORY_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(TX_WRITE),
        .ENBWREN(TX_MEMORY_reg_ENBWREN_cooolgate_en_sig_9),
        .INJECTDBITERR(NLW_TX_MEMORY_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_TX_MEMORY_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_TX_MEMORY_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(NLW_TX_MEMORY_reg_REGCEAREGCE_UNCONNECTED),
        .REGCEB(NLW_TX_MEMORY_reg_REGCEB_UNCONNECTED),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_TX_MEMORY_reg_SBITERR_UNCONNECTED),
        .WEA({1'b0,1'b0,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hff35)) 
    TX_MEMORY_reg_ENBWREN_cooolgate_en_gate_17
       (.I0(\TX_PHY_STATE_reg_n_0_[4] ),
        .I1(\TX_PHY_STATE[4]_i_2_n_0 ),
        .I2(\TX_PHY_STATE[4]_i_1_n_0 ),
        .I3(INTERNAL_RST_reg),
        .O(TX_MEMORY_reg_ENBWREN_cooolgate_en_sig_9));
  LUT3 #(
    .INIT(8'h1D)) 
    \TX_OUT_COUNT[0]_i_1 
       (.I0(TX_PACKET_LENGTH[0]),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .I2(\TX_OUT_COUNT_reg_n_0_[0] ),
        .O(TX_OUT_COUNT0_in[0]));
  LUT6 #(
    .INIT(64'h00000000AA100010)) 
    \TX_OUT_COUNT[10]_i_1 
       (.I0(\TX_PHY_STATE_reg_n_0_[3] ),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(GO_SYNC),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_OUT_COUNT[10]_i_3_n_0 ),
        .I5(\TX_OUT_COUNT[10]_i_4_n_0 ),
        .O(\TX_OUT_COUNT[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \TX_OUT_COUNT[10]_i_2 
       (.I0(\TX_OUT_COUNT_reg_n_0_[9] ),
        .I1(TX_PACKET_LENGTH[9]),
        .I2(\TX_OUT_COUNT[10]_i_5_n_0 ),
        .I3(TX_PACKET_LENGTH[10]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[10] ),
        .O(TX_OUT_COUNT0_in[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \TX_OUT_COUNT[10]_i_3 
       (.I0(\TX_OUT_COUNT[10]_i_6_n_0 ),
        .I1(\TX_OUT_COUNT[10]_i_7_n_0 ),
        .I2(\TX_OUT_COUNT[10]_i_8_n_0 ),
        .I3(\TX_OUT_COUNT_reg_n_0_[0] ),
        .I4(\TX_OUT_COUNT_reg_n_0_[1] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[2] ),
        .O(\TX_OUT_COUNT[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \TX_OUT_COUNT[10]_i_4 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(\TX_PHY_STATE_reg_n_0_[4] ),
        .O(\TX_OUT_COUNT[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \TX_OUT_COUNT[10]_i_5 
       (.I0(\TX_OUT_COUNT_reg_n_0_[7] ),
        .I1(TX_PACKET_LENGTH[7]),
        .I2(\TX_OUT_COUNT[8]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[8]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[8] ),
        .O(\TX_OUT_COUNT[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \TX_OUT_COUNT[10]_i_6 
       (.I0(\TX_OUT_COUNT_reg_n_0_[3] ),
        .I1(\TX_OUT_COUNT_reg_n_0_[4] ),
        .I2(\TX_OUT_COUNT_reg_n_0_[5] ),
        .O(\TX_OUT_COUNT[10]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \TX_OUT_COUNT[10]_i_7 
       (.I0(\TX_OUT_COUNT_reg_n_0_[10] ),
        .I1(\TX_OUT_COUNT_reg_n_0_[9] ),
        .O(\TX_OUT_COUNT[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \TX_OUT_COUNT[10]_i_8 
       (.I0(\TX_OUT_COUNT_reg_n_0_[6] ),
        .I1(\TX_OUT_COUNT_reg_n_0_[8] ),
        .I2(\TX_OUT_COUNT_reg_n_0_[7] ),
        .O(\TX_OUT_COUNT[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \TX_OUT_COUNT[1]_i_1 
       (.I0(TX_PACKET_LENGTH[0]),
        .I1(\TX_OUT_COUNT_reg_n_0_[0] ),
        .I2(TX_PACKET_LENGTH[1]),
        .I3(\TX_PHY_STATE_reg_n_0_[3] ),
        .I4(\TX_OUT_COUNT_reg_n_0_[1] ),
        .O(TX_OUT_COUNT0_in[1]));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \TX_OUT_COUNT[2]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[1] ),
        .I1(TX_PACKET_LENGTH[1]),
        .I2(p_0_out),
        .I3(TX_PACKET_LENGTH[2]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[2] ),
        .O(TX_OUT_COUNT0_in[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \TX_OUT_COUNT[2]_i_2 
       (.I0(\TX_OUT_COUNT_reg_n_0_[0] ),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .I2(TX_PACKET_LENGTH[0]),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \TX_OUT_COUNT[3]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[2] ),
        .I1(TX_PACKET_LENGTH[2]),
        .I2(\TX_OUT_COUNT[3]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[3]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[3] ),
        .O(TX_OUT_COUNT0_in[3]));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \TX_OUT_COUNT[3]_i_2 
       (.I0(TX_PACKET_LENGTH[0]),
        .I1(\TX_OUT_COUNT_reg_n_0_[0] ),
        .I2(TX_PACKET_LENGTH[1]),
        .I3(\TX_PHY_STATE_reg_n_0_[3] ),
        .I4(\TX_OUT_COUNT_reg_n_0_[1] ),
        .O(\TX_OUT_COUNT[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \TX_OUT_COUNT[4]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[3] ),
        .I1(TX_PACKET_LENGTH[3]),
        .I2(\TX_OUT_COUNT[4]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[4]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[4] ),
        .O(TX_OUT_COUNT0_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \TX_OUT_COUNT[4]_i_2 
       (.I0(\TX_OUT_COUNT_reg_n_0_[1] ),
        .I1(TX_PACKET_LENGTH[1]),
        .I2(p_0_out),
        .I3(TX_PACKET_LENGTH[2]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[2] ),
        .O(\TX_OUT_COUNT[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \TX_OUT_COUNT[5]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[4] ),
        .I1(TX_PACKET_LENGTH[4]),
        .I2(\TX_OUT_COUNT[5]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[5]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[5] ),
        .O(TX_OUT_COUNT0_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \TX_OUT_COUNT[5]_i_2 
       (.I0(\TX_OUT_COUNT_reg_n_0_[2] ),
        .I1(TX_PACKET_LENGTH[2]),
        .I2(\TX_OUT_COUNT[3]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[3]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[3] ),
        .O(\TX_OUT_COUNT[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \TX_OUT_COUNT[6]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[5] ),
        .I1(TX_PACKET_LENGTH[5]),
        .I2(\TX_OUT_COUNT[6]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[6]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[6] ),
        .O(TX_OUT_COUNT0_in[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \TX_OUT_COUNT[6]_i_2 
       (.I0(\TX_OUT_COUNT_reg_n_0_[3] ),
        .I1(TX_PACKET_LENGTH[3]),
        .I2(\TX_OUT_COUNT[4]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[4]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[4] ),
        .O(\TX_OUT_COUNT[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \TX_OUT_COUNT[7]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[6] ),
        .I1(TX_PACKET_LENGTH[6]),
        .I2(\TX_OUT_COUNT[7]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[7]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[7] ),
        .O(TX_OUT_COUNT0_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \TX_OUT_COUNT[7]_i_2 
       (.I0(\TX_OUT_COUNT_reg_n_0_[4] ),
        .I1(TX_PACKET_LENGTH[4]),
        .I2(\TX_OUT_COUNT[5]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[5]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[5] ),
        .O(\TX_OUT_COUNT[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \TX_OUT_COUNT[8]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[7] ),
        .I1(TX_PACKET_LENGTH[7]),
        .I2(\TX_OUT_COUNT[8]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[8]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[8] ),
        .O(TX_OUT_COUNT0_in[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \TX_OUT_COUNT[8]_i_2 
       (.I0(\TX_OUT_COUNT_reg_n_0_[5] ),
        .I1(TX_PACKET_LENGTH[5]),
        .I2(\TX_OUT_COUNT[6]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[6]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[6] ),
        .O(\TX_OUT_COUNT[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFAFAFC030505FC03)) 
    \TX_OUT_COUNT[9]_i_1 
       (.I0(\TX_OUT_COUNT_reg_n_0_[8] ),
        .I1(TX_PACKET_LENGTH[8]),
        .I2(\TX_OUT_COUNT[9]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[9]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[9] ),
        .O(TX_OUT_COUNT0_in[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFAFFFC)) 
    \TX_OUT_COUNT[9]_i_2 
       (.I0(\TX_OUT_COUNT_reg_n_0_[6] ),
        .I1(TX_PACKET_LENGTH[6]),
        .I2(\TX_OUT_COUNT[7]_i_2_n_0 ),
        .I3(TX_PACKET_LENGTH[7]),
        .I4(\TX_PHY_STATE_reg_n_0_[3] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[7] ),
        .O(\TX_OUT_COUNT[9]_i_2_n_0 ));
  FDRE \TX_OUT_COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[0]),
        .Q(\TX_OUT_COUNT_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[10]),
        .Q(\TX_OUT_COUNT_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[1]),
        .Q(\TX_OUT_COUNT_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[2]),
        .Q(\TX_OUT_COUNT_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[3]),
        .Q(\TX_OUT_COUNT_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[4]),
        .Q(\TX_OUT_COUNT_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[5]),
        .Q(\TX_OUT_COUNT_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[6]),
        .Q(\TX_OUT_COUNT_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[7]),
        .Q(\TX_OUT_COUNT_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[8]),
        .Q(\TX_OUT_COUNT_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \TX_OUT_COUNT_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_OUT_COUNT[10]_i_1_n_0 ),
        .D(TX_OUT_COUNT0_in[9]),
        .Q(\TX_OUT_COUNT_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    \TX_PACKET_LENGTH[15]_i_1 
       (.I0(OUTPUT_ETH_TX_STB),
        .I1(OUTPUT_ETH_TX_ACK),
        .I2(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I3(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_PACKET_LENGTH[15]_i_1_n_0 ));
  FDRE \TX_PACKET_LENGTH_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[0]),
        .Q(TX_PACKET_LENGTH[0]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[10]),
        .Q(TX_PACKET_LENGTH[10]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[11]),
        .Q(TX_PACKET_LENGTH[11]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[12]),
        .Q(TX_PACKET_LENGTH[12]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[13]),
        .Q(TX_PACKET_LENGTH[13]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[14]),
        .Q(TX_PACKET_LENGTH[14]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[15]),
        .Q(TX_PACKET_LENGTH[15]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[1]),
        .Q(TX_PACKET_LENGTH[1]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[2]),
        .Q(TX_PACKET_LENGTH[2]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[3]),
        .Q(TX_PACKET_LENGTH[3]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[4]),
        .Q(TX_PACKET_LENGTH[4]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[5]),
        .Q(TX_PACKET_LENGTH[5]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[6]),
        .Q(TX_PACKET_LENGTH[6]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[7]),
        .Q(TX_PACKET_LENGTH[7]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[8]),
        .Q(TX_PACKET_LENGTH[8]),
        .R(1'b0));
  FDRE \TX_PACKET_LENGTH_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PACKET_LENGTH[15]_i_1_n_0 ),
        .D(D[9]),
        .Q(TX_PACKET_LENGTH[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF077F0CCF0CCF0CC)) 
    \TX_PACKET_STATE[0]_i_1 
       (.I0(\TX_PACKET_STATE_reg[1]_i_2_n_0 ),
        .I1(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I2(DONE_SYNC),
        .I3(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I4(OUTPUT_ETH_TX_ACK),
        .I5(OUTPUT_ETH_TX_STB),
        .O(\TX_PACKET_STATE[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF388F300F300F300)) 
    \TX_PACKET_STATE[1]_i_1 
       (.I0(\TX_PACKET_STATE_reg[1]_i_2_n_0 ),
        .I1(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I2(DONE_SYNC),
        .I3(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I4(OUTPUT_ETH_TX_ACK),
        .I5(OUTPUT_ETH_TX_STB),
        .O(\TX_PACKET_STATE[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \TX_PACKET_STATE[1]_i_10 
       (.I0(TX_IN_COUNT[6]),
        .I1(TX_PACKET_LENGTH[6]),
        .I2(TX_PACKET_LENGTH[7]),
        .I3(TX_IN_COUNT[7]),
        .O(\TX_PACKET_STATE[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \TX_PACKET_STATE[1]_i_11 
       (.I0(TX_IN_COUNT[4]),
        .I1(TX_PACKET_LENGTH[4]),
        .I2(TX_PACKET_LENGTH[5]),
        .I3(TX_IN_COUNT[5]),
        .O(\TX_PACKET_STATE[1]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \TX_PACKET_STATE[1]_i_12 
       (.I0(TX_IN_COUNT[2]),
        .I1(TX_PACKET_LENGTH[2]),
        .I2(TX_PACKET_LENGTH[3]),
        .I3(TX_IN_COUNT[3]),
        .O(\TX_PACKET_STATE[1]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \TX_PACKET_STATE[1]_i_13 
       (.I0(TX_IN_COUNT[1]),
        .I1(TX_PACKET_LENGTH[1]),
        .O(\TX_PACKET_STATE[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \TX_PACKET_STATE[1]_i_14 
       (.I0(TX_IN_COUNT[6]),
        .I1(TX_PACKET_LENGTH[6]),
        .I2(TX_IN_COUNT[7]),
        .I3(TX_PACKET_LENGTH[7]),
        .O(\TX_PACKET_STATE[1]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \TX_PACKET_STATE[1]_i_15 
       (.I0(TX_IN_COUNT[4]),
        .I1(TX_PACKET_LENGTH[4]),
        .I2(TX_IN_COUNT[5]),
        .I3(TX_PACKET_LENGTH[5]),
        .O(\TX_PACKET_STATE[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \TX_PACKET_STATE[1]_i_16 
       (.I0(TX_IN_COUNT[2]),
        .I1(TX_PACKET_LENGTH[2]),
        .I2(TX_IN_COUNT[3]),
        .I3(TX_PACKET_LENGTH[3]),
        .O(\TX_PACKET_STATE[1]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \TX_PACKET_STATE[1]_i_17 
       (.I0(TX_PACKET_LENGTH[0]),
        .I1(TX_IN_COUNT[1]),
        .I2(TX_PACKET_LENGTH[1]),
        .O(\TX_PACKET_STATE[1]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \TX_PACKET_STATE[1]_i_4 
       (.I0(TX_PACKET_LENGTH[10]),
        .I1(TX_IN_COUNT[10]),
        .I2(TX_PACKET_LENGTH[11]),
        .O(\TX_PACKET_STATE[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \TX_PACKET_STATE[1]_i_5 
       (.I0(TX_IN_COUNT[8]),
        .I1(TX_PACKET_LENGTH[8]),
        .I2(TX_PACKET_LENGTH[9]),
        .I3(TX_IN_COUNT[9]),
        .O(\TX_PACKET_STATE[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \TX_PACKET_STATE[1]_i_6 
       (.I0(TX_PACKET_LENGTH[14]),
        .I1(TX_PACKET_LENGTH[15]),
        .O(\TX_PACKET_STATE[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \TX_PACKET_STATE[1]_i_7 
       (.I0(TX_PACKET_LENGTH[12]),
        .I1(TX_PACKET_LENGTH[13]),
        .O(\TX_PACKET_STATE[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \TX_PACKET_STATE[1]_i_8 
       (.I0(TX_IN_COUNT[10]),
        .I1(TX_PACKET_LENGTH[10]),
        .I2(TX_PACKET_LENGTH[11]),
        .O(\TX_PACKET_STATE[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \TX_PACKET_STATE[1]_i_9 
       (.I0(TX_IN_COUNT[8]),
        .I1(TX_PACKET_LENGTH[8]),
        .I2(TX_IN_COUNT[9]),
        .I3(TX_PACKET_LENGTH[9]),
        .O(\TX_PACKET_STATE[1]_i_9_n_0 ));
  FDRE \TX_PACKET_STATE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TX_PACKET_STATE[0]_i_1_n_0 ),
        .Q(\TX_PACKET_STATE_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \TX_PACKET_STATE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TX_PACKET_STATE[1]_i_1_n_0 ),
        .Q(\TX_PACKET_STATE_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \TX_PACKET_STATE_reg[1]_i_2 
       (.CI(\TX_PACKET_STATE_reg[1]_i_3_n_0 ),
        .CO({\TX_PACKET_STATE_reg[1]_i_2_n_0 ,\NLW_TX_PACKET_STATE_reg[1]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\TX_PACKET_STATE[1]_i_4_n_0 ,\TX_PACKET_STATE[1]_i_5_n_0 }),
        .O(\NLW_TX_PACKET_STATE_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({\TX_PACKET_STATE[1]_i_6_n_0 ,\TX_PACKET_STATE[1]_i_7_n_0 ,\TX_PACKET_STATE[1]_i_8_n_0 ,\TX_PACKET_STATE[1]_i_9_n_0 }));
  CARRY4 \TX_PACKET_STATE_reg[1]_i_3 
       (.CI(1'b0),
        .CO({\TX_PACKET_STATE_reg[1]_i_3_n_0 ,\NLW_TX_PACKET_STATE_reg[1]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\TX_PACKET_STATE[1]_i_10_n_0 ,\TX_PACKET_STATE[1]_i_11_n_0 ,\TX_PACKET_STATE[1]_i_12_n_0 ,\TX_PACKET_STATE[1]_i_13_n_0 }),
        .O(\NLW_TX_PACKET_STATE_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\TX_PACKET_STATE[1]_i_14_n_0 ,\TX_PACKET_STATE[1]_i_15_n_0 ,\TX_PACKET_STATE[1]_i_16_n_0 ,\TX_PACKET_STATE[1]_i_17_n_0 }));
  LUT6 #(
    .INIT(64'h80000000DFFFFFFF)) 
    \TX_PHY_STATE[0]_i_1 
       (.I0(\TX_PHY_STATE_reg_n_0_[2] ),
        .I1(GO_SYNC),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_PHY_STATE_reg_n_0_[3] ),
        .I4(\TX_PHY_STATE_reg_n_0_[4] ),
        .I5(\TX_PHY_STATE_reg_n_0_[0] ),
        .O(\TX_PHY_STATE[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFFDFFF0000)) 
    \TX_PHY_STATE[1]_i_1 
       (.I0(\TX_PHY_STATE_reg_n_0_[2] ),
        .I1(GO_SYNC),
        .I2(\TX_PHY_STATE_reg_n_0_[3] ),
        .I3(\TX_PHY_STATE_reg_n_0_[4] ),
        .I4(\TX_PHY_STATE_reg_n_0_[1] ),
        .I5(\TX_PHY_STATE_reg_n_0_[0] ),
        .O(\TX_PHY_STATE[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8ABABA8ABA8ABA8A)) 
    \TX_PHY_STATE[2]_i_1 
       (.I0(\TX_PHY_STATE[2]_i_2_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .I2(\TX_PHY_STATE_reg_n_0_[4] ),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TX_PHY_STATE_reg_n_0_[0] ),
        .I5(\TX_PHY_STATE_reg_n_0_[1] ),
        .O(\TX_PHY_STATE[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8BB88BBBB8888)) 
    \TX_PHY_STATE[2]_i_2 
       (.I0(\TX_PHY_STATE[2]_i_3_n_0 ),
        .I1(\TX_PHY_STATE[2]_i_4_n_0 ),
        .I2(GO_SYNC),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_PHY_STATE_reg_n_0_[2] ),
        .I5(\TX_PHY_STATE_reg_n_0_[1] ),
        .O(\TX_PHY_STATE[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0FF0F8F0)) 
    \TX_PHY_STATE[2]_i_3 
       (.I0(\TX_PHY_STATE[3]_i_5_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_PHY_STATE_reg_n_0_[1] ),
        .O(\TX_PHY_STATE[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h5D)) 
    \TX_PHY_STATE[2]_i_4 
       (.I0(\TX_PHY_STATE_reg_n_0_[4] ),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_PHY_STATE[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCFAAC0AAC0AAC0AA)) 
    \TX_PHY_STATE[3]_i_1 
       (.I0(\TX_PHY_STATE[3]_i_2_n_0 ),
        .I1(\TX_PHY_STATE[3]_i_3_n_0 ),
        .I2(\TX_PHY_STATE_reg_n_0_[3] ),
        .I3(\TX_PHY_STATE_reg_n_0_[4] ),
        .I4(\TX_PHY_STATE_reg_n_0_[2] ),
        .I5(\TX_PHY_STATE[3]_i_4_n_0 ),
        .O(\TX_PHY_STATE[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h3CCC8CCC)) 
    \TX_PHY_STATE[3]_i_2 
       (.I0(\TX_PHY_STATE[3]_i_5_n_0 ),
        .I1(\TX_PHY_STATE_reg_n_0_[3] ),
        .I2(\TX_PHY_STATE_reg_n_0_[2] ),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_PHY_STATE_reg_n_0_[1] ),
        .O(\TX_PHY_STATE[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hBF)) 
    \TX_PHY_STATE[3]_i_3 
       (.I0(GO_SYNC),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .O(\TX_PHY_STATE[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \TX_PHY_STATE[3]_i_4 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .O(\TX_PHY_STATE[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \TX_PHY_STATE[3]_i_5 
       (.I0(\TX_OUT_COUNT[10]_i_6_n_0 ),
        .I1(\TX_OUT_COUNT[10]_i_7_n_0 ),
        .I2(\TX_OUT_COUNT[10]_i_8_n_0 ),
        .I3(\TX_OUT_COUNT_reg_n_0_[0] ),
        .I4(\TX_OUT_COUNT_reg_n_0_[1] ),
        .I5(\TX_OUT_COUNT_reg_n_0_[2] ),
        .O(\TX_PHY_STATE[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFBEAABE)) 
    \TX_PHY_STATE[4]_i_1 
       (.I0(\TX_PHY_STATE[4]_i_3_n_0 ),
        .I1(GO_SYNC),
        .I2(\TX_PHY_STATE_reg_n_0_[1] ),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_PHY_STATE[4]_i_4_n_0 ),
        .O(\TX_PHY_STATE[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF5FF8800FFFF0000)) 
    \TX_PHY_STATE[4]_i_2 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .I2(GO_SYNC),
        .I3(\TX_PHY_STATE_reg_n_0_[2] ),
        .I4(\TX_PHY_STATE_reg_n_0_[4] ),
        .I5(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_PHY_STATE[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFE)) 
    \TX_PHY_STATE[4]_i_3 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(\TX_PHY_STATE_reg_n_0_[2] ),
        .I2(\TX_PHY_STATE_reg_n_0_[3] ),
        .I3(\TX_PHY_STATE_reg_n_0_[4] ),
        .O(\TX_PHY_STATE[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \TX_PHY_STATE[4]_i_4 
       (.I0(\PREAMBLE_COUNT_reg_n_0_[3] ),
        .I1(\PREAMBLE_COUNT_reg_n_0_[1] ),
        .I2(\PREAMBLE_COUNT_reg_n_0_[0] ),
        .I3(\PREAMBLE_COUNT_reg_n_0_[4] ),
        .I4(\PREAMBLE_COUNT_reg_n_0_[2] ),
        .O(\TX_PHY_STATE[4]_i_4_n_0 ));
  FDRE \TX_PHY_STATE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PHY_STATE[4]_i_1_n_0 ),
        .D(\TX_PHY_STATE[0]_i_1_n_0 ),
        .Q(\TX_PHY_STATE_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  FDRE \TX_PHY_STATE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PHY_STATE[4]_i_1_n_0 ),
        .D(\TX_PHY_STATE[1]_i_1_n_0 ),
        .Q(\TX_PHY_STATE_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE \TX_PHY_STATE_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PHY_STATE[4]_i_1_n_0 ),
        .D(\TX_PHY_STATE[2]_i_1_n_0 ),
        .Q(\TX_PHY_STATE_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE \TX_PHY_STATE_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PHY_STATE[4]_i_1_n_0 ),
        .D(\TX_PHY_STATE[3]_i_1_n_0 ),
        .Q(\TX_PHY_STATE_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  FDRE \TX_PHY_STATE_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_PHY_STATE[4]_i_1_n_0 ),
        .D(\TX_PHY_STATE[4]_i_2_n_0 ),
        .Q(\TX_PHY_STATE_reg_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  FDRE \TX_READ_ADDRESS_reg_rep[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[0]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[0]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[10]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[10]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[1]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[1]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[2]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[2]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[3]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[3]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[4]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[4]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[5]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[5]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[6]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[6]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[7]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[7]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[8]_i_1_n_0 ),
        .Q(TX_READ_ADDRESS[8]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  FDRE \TX_READ_ADDRESS_reg_rep[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ),
        .D(\TX_READ_ADDRESS_rep[9]_i_3_n_0 ),
        .Q(TX_READ_ADDRESS[9]),
        .R(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \TX_READ_ADDRESS_rep[0]_i_1 
       (.I0(TX_READ_ADDRESS[0]),
        .O(\TX_READ_ADDRESS_rep[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \TX_READ_ADDRESS_rep[10]_i_1 
       (.I0(TX_READ_ADDRESS[8]),
        .I1(TX_READ_ADDRESS[6]),
        .I2(\TX_READ_ADDRESS_rep[9]_i_4_n_0 ),
        .I3(TX_READ_ADDRESS[7]),
        .I4(TX_READ_ADDRESS[9]),
        .I5(TX_READ_ADDRESS[10]),
        .O(\TX_READ_ADDRESS_rep[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \TX_READ_ADDRESS_rep[1]_i_1 
       (.I0(TX_READ_ADDRESS[0]),
        .I1(TX_READ_ADDRESS[1]),
        .O(\TX_READ_ADDRESS_rep[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \TX_READ_ADDRESS_rep[2]_i_1 
       (.I0(TX_READ_ADDRESS[0]),
        .I1(TX_READ_ADDRESS[1]),
        .I2(TX_READ_ADDRESS[2]),
        .O(\TX_READ_ADDRESS_rep[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \TX_READ_ADDRESS_rep[3]_i_1 
       (.I0(TX_READ_ADDRESS[1]),
        .I1(TX_READ_ADDRESS[0]),
        .I2(TX_READ_ADDRESS[2]),
        .I3(TX_READ_ADDRESS[3]),
        .O(\TX_READ_ADDRESS_rep[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \TX_READ_ADDRESS_rep[4]_i_1 
       (.I0(TX_READ_ADDRESS[2]),
        .I1(TX_READ_ADDRESS[0]),
        .I2(TX_READ_ADDRESS[1]),
        .I3(TX_READ_ADDRESS[3]),
        .I4(TX_READ_ADDRESS[4]),
        .O(\TX_READ_ADDRESS_rep[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \TX_READ_ADDRESS_rep[5]_i_1 
       (.I0(TX_READ_ADDRESS[3]),
        .I1(TX_READ_ADDRESS[1]),
        .I2(TX_READ_ADDRESS[0]),
        .I3(TX_READ_ADDRESS[2]),
        .I4(TX_READ_ADDRESS[4]),
        .I5(TX_READ_ADDRESS[5]),
        .O(\TX_READ_ADDRESS_rep[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \TX_READ_ADDRESS_rep[6]_i_1 
       (.I0(\TX_READ_ADDRESS_rep[9]_i_4_n_0 ),
        .I1(TX_READ_ADDRESS[6]),
        .O(\TX_READ_ADDRESS_rep[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \TX_READ_ADDRESS_rep[7]_i_1 
       (.I0(\TX_READ_ADDRESS_rep[9]_i_4_n_0 ),
        .I1(TX_READ_ADDRESS[6]),
        .I2(TX_READ_ADDRESS[7]),
        .O(\TX_READ_ADDRESS_rep[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \TX_READ_ADDRESS_rep[8]_i_1 
       (.I0(TX_READ_ADDRESS[6]),
        .I1(\TX_READ_ADDRESS_rep[9]_i_4_n_0 ),
        .I2(TX_READ_ADDRESS[7]),
        .I3(TX_READ_ADDRESS[8]),
        .O(\TX_READ_ADDRESS_rep[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \TX_READ_ADDRESS_rep[9]_i_1 
       (.I0(\TX_PHY_STATE_reg_n_0_[2] ),
        .I1(GO_SYNC),
        .I2(\TX_PHY_STATE_reg_n_0_[4] ),
        .I3(\TX_PHY_STATE_reg_n_0_[0] ),
        .I4(\TX_PHY_STATE_reg_n_0_[1] ),
        .I5(\TX_PHY_STATE_reg_n_0_[3] ),
        .O(\TX_READ_ADDRESS_rep[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100010000010000)) 
    \TX_READ_ADDRESS_rep[9]_i_2 
       (.I0(\TX_PHY_STATE_reg_n_0_[1] ),
        .I1(\TX_PHY_STATE_reg_n_0_[0] ),
        .I2(\TX_PHY_STATE_reg_n_0_[4] ),
        .I3(\TX_PHY_STATE_reg_n_0_[3] ),
        .I4(GO_SYNC),
        .I5(\TX_PHY_STATE_reg_n_0_[2] ),
        .O(\TX_READ_ADDRESS_rep[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \TX_READ_ADDRESS_rep[9]_i_3 
       (.I0(TX_READ_ADDRESS[7]),
        .I1(\TX_READ_ADDRESS_rep[9]_i_4_n_0 ),
        .I2(TX_READ_ADDRESS[6]),
        .I3(TX_READ_ADDRESS[8]),
        .I4(TX_READ_ADDRESS[9]),
        .O(\TX_READ_ADDRESS_rep[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \TX_READ_ADDRESS_rep[9]_i_4 
       (.I0(TX_READ_ADDRESS[5]),
        .I1(TX_READ_ADDRESS[3]),
        .I2(TX_READ_ADDRESS[1]),
        .I3(TX_READ_ADDRESS[0]),
        .I4(TX_READ_ADDRESS[2]),
        .I5(TX_READ_ADDRESS[4]),
        .O(\TX_READ_ADDRESS_rep[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \TX_WRITE_ADDRESS[0]_i_1 
       (.I0(TX_WRITE_ADDRESS[0]),
        .I1(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00FF4000)) 
    \TX_WRITE_ADDRESS[10]_i_1 
       (.I0(\TX_PACKET_STATE_reg[1]_i_2_n_0 ),
        .I1(OUTPUT_ETH_TX_ACK),
        .I2(OUTPUT_ETH_TX_STB),
        .I3(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I4(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \TX_WRITE_ADDRESS[10]_i_2 
       (.I0(TX_WRITE_ADDRESS[10]),
        .I1(TX_WRITE_ADDRESS[9]),
        .I2(\TX_WRITE_ADDRESS[10]_i_3_n_0 ),
        .I3(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \TX_WRITE_ADDRESS[10]_i_3 
       (.I0(TX_WRITE_ADDRESS[8]),
        .I1(TX_WRITE_ADDRESS[6]),
        .I2(\TX_WRITE_ADDRESS[9]_i_2_n_0 ),
        .I3(TX_WRITE_ADDRESS[7]),
        .O(\TX_WRITE_ADDRESS[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \TX_WRITE_ADDRESS[1]_i_1 
       (.I0(TX_WRITE_ADDRESS[1]),
        .I1(TX_WRITE_ADDRESS[0]),
        .I2(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \TX_WRITE_ADDRESS[2]_i_1 
       (.I0(TX_WRITE_ADDRESS[2]),
        .I1(TX_WRITE_ADDRESS[1]),
        .I2(TX_WRITE_ADDRESS[0]),
        .I3(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \TX_WRITE_ADDRESS[3]_i_1 
       (.I0(TX_WRITE_ADDRESS[3]),
        .I1(TX_WRITE_ADDRESS[2]),
        .I2(TX_WRITE_ADDRESS[0]),
        .I3(TX_WRITE_ADDRESS[1]),
        .I4(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \TX_WRITE_ADDRESS[4]_i_1 
       (.I0(TX_WRITE_ADDRESS[4]),
        .I1(TX_WRITE_ADDRESS[3]),
        .I2(TX_WRITE_ADDRESS[1]),
        .I3(TX_WRITE_ADDRESS[0]),
        .I4(TX_WRITE_ADDRESS[2]),
        .I5(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \TX_WRITE_ADDRESS[5]_i_1 
       (.I0(TX_WRITE_ADDRESS[5]),
        .I1(\TX_WRITE_ADDRESS[5]_i_2_n_0 ),
        .I2(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \TX_WRITE_ADDRESS[5]_i_2 
       (.I0(TX_WRITE_ADDRESS[4]),
        .I1(TX_WRITE_ADDRESS[2]),
        .I2(TX_WRITE_ADDRESS[0]),
        .I3(TX_WRITE_ADDRESS[1]),
        .I4(TX_WRITE_ADDRESS[3]),
        .O(\TX_WRITE_ADDRESS[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \TX_WRITE_ADDRESS[6]_i_1 
       (.I0(TX_WRITE_ADDRESS[6]),
        .I1(\TX_WRITE_ADDRESS[9]_i_2_n_0 ),
        .I2(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \TX_WRITE_ADDRESS[7]_i_1 
       (.I0(TX_WRITE_ADDRESS[7]),
        .I1(TX_WRITE_ADDRESS[6]),
        .I2(\TX_WRITE_ADDRESS[9]_i_2_n_0 ),
        .I3(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \TX_WRITE_ADDRESS[8]_i_1 
       (.I0(TX_WRITE_ADDRESS[8]),
        .I1(TX_WRITE_ADDRESS[7]),
        .I2(\TX_WRITE_ADDRESS[9]_i_2_n_0 ),
        .I3(TX_WRITE_ADDRESS[6]),
        .I4(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000006AAAAAAA)) 
    \TX_WRITE_ADDRESS[9]_i_1 
       (.I0(TX_WRITE_ADDRESS[9]),
        .I1(TX_WRITE_ADDRESS[8]),
        .I2(TX_WRITE_ADDRESS[6]),
        .I3(\TX_WRITE_ADDRESS[9]_i_2_n_0 ),
        .I4(TX_WRITE_ADDRESS[7]),
        .I5(\TX_PACKET_STATE_reg_n_0_[1] ),
        .O(\TX_WRITE_ADDRESS[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \TX_WRITE_ADDRESS[9]_i_2 
       (.I0(TX_WRITE_ADDRESS[5]),
        .I1(TX_WRITE_ADDRESS[3]),
        .I2(TX_WRITE_ADDRESS[1]),
        .I3(TX_WRITE_ADDRESS[0]),
        .I4(TX_WRITE_ADDRESS[2]),
        .I5(TX_WRITE_ADDRESS[4]),
        .O(\TX_WRITE_ADDRESS[9]_i_2_n_0 ));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[0]),
        .Q(TX_WRITE_ADDRESS_DEL[0]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[10]),
        .Q(TX_WRITE_ADDRESS_DEL[10]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[1]),
        .Q(TX_WRITE_ADDRESS_DEL[1]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[2]),
        .Q(TX_WRITE_ADDRESS_DEL[2]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[3]),
        .Q(TX_WRITE_ADDRESS_DEL[3]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[4]),
        .Q(TX_WRITE_ADDRESS_DEL[4]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[5]),
        .Q(TX_WRITE_ADDRESS_DEL[5]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[6]),
        .Q(TX_WRITE_ADDRESS_DEL[6]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[7]),
        .Q(TX_WRITE_ADDRESS_DEL[7]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[8]),
        .Q(TX_WRITE_ADDRESS_DEL[8]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_DEL_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_WRITE_ADDRESS[9]),
        .Q(TX_WRITE_ADDRESS_DEL[9]),
        .R(1'b0));
  FDRE \TX_WRITE_ADDRESS_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[0]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[0]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[10]_i_2_n_0 ),
        .Q(TX_WRITE_ADDRESS[10]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[1]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[1]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[2]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[2]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[3]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[3]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[4]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[4]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[5]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[5]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[6]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[6]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[7]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[7]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[8]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[8]),
        .R(INTERNAL_RST_reg));
  FDRE \TX_WRITE_ADDRESS_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_ADDRESS[10]_i_1_n_0 ),
        .D(\TX_WRITE_ADDRESS[9]_i_1_n_0 ),
        .Q(TX_WRITE_ADDRESS[9]),
        .R(INTERNAL_RST_reg));
  LUT4 #(
    .INIT(16'h4000)) 
    \TX_WRITE_DATA[15]_i_1 
       (.I0(\TX_PACKET_STATE_reg_n_0_[1] ),
        .I1(\TX_PACKET_STATE_reg_n_0_[0] ),
        .I2(OUTPUT_ETH_TX_ACK),
        .I3(OUTPUT_ETH_TX_STB),
        .O(\TX_WRITE_DATA[15]_i_1_n_0 ));
  FDRE \TX_WRITE_DATA_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[0]),
        .Q(TX_WRITE_DATA[0]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[10]),
        .Q(TX_WRITE_DATA[10]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[11]),
        .Q(TX_WRITE_DATA[11]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[12] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[12]),
        .Q(TX_WRITE_DATA[12]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[13] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[13]),
        .Q(TX_WRITE_DATA[13]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[14] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[14]),
        .Q(TX_WRITE_DATA[14]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[15] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[15]),
        .Q(TX_WRITE_DATA[15]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[1]),
        .Q(TX_WRITE_DATA[1]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[2]),
        .Q(TX_WRITE_DATA[2]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[3]),
        .Q(TX_WRITE_DATA[3]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[4]),
        .Q(TX_WRITE_DATA[4]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[5]),
        .Q(TX_WRITE_DATA[5]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[6]),
        .Q(TX_WRITE_DATA[6]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[7]),
        .Q(TX_WRITE_DATA[7]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[8]),
        .Q(TX_WRITE_DATA[8]),
        .R(1'b0));
  FDRE \TX_WRITE_DATA_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .D(D[9]),
        .Q(TX_WRITE_DATA[9]),
        .R(1'b0));
  FDRE TX_WRITE_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(\TX_WRITE_DATA[15]_i_1_n_0 ),
        .Q(TX_WRITE),
        .R(1'b0));
endmodule

module serial_output
   (RS232_TX_OBUF,
    INTERNAL_RST_reg,
    ETH_CLK_OBUF);
  output RS232_TX_OBUF;
  input INTERNAL_RST_reg;
  input ETH_CLK_OBUF;

  wire [11:0]BAUD_COUNT;
  wire \BAUD_COUNT[11]_i_2__0_n_0 ;
  wire \BAUD_COUNT[11]_i_3_n_0 ;
  wire \BAUD_COUNT_reg[4]_i_2_n_0 ;
  wire \BAUD_COUNT_reg[8]_i_2_n_0 ;
  wire \BAUD_COUNT_reg_n_0_[0] ;
  wire \BAUD_COUNT_reg_n_0_[10] ;
  wire \BAUD_COUNT_reg_n_0_[11] ;
  wire \BAUD_COUNT_reg_n_0_[1] ;
  wire \BAUD_COUNT_reg_n_0_[2] ;
  wire \BAUD_COUNT_reg_n_0_[3] ;
  wire \BAUD_COUNT_reg_n_0_[4] ;
  wire \BAUD_COUNT_reg_n_0_[5] ;
  wire \BAUD_COUNT_reg_n_0_[6] ;
  wire \BAUD_COUNT_reg_n_0_[7] ;
  wire \BAUD_COUNT_reg_n_0_[8] ;
  wire \BAUD_COUNT_reg_n_0_[9] ;
  wire ETH_CLK_OBUF;
  wire \FSM_sequential_STATE[0]_i_1__0_n_0 ;
  wire \FSM_sequential_STATE[1]_i_1_n_0 ;
  wire \FSM_sequential_STATE[2]_i_1__0_n_0 ;
  wire \FSM_sequential_STATE[3]_i_1_n_0 ;
  wire \FSM_sequential_STATE[3]_i_2_n_0 ;
  wire INTERNAL_RST_reg;
  wire RS232_TX_OBUF;
  (* RTL_KEEP = "yes" *) wire [3:0]STATE;
  wire S_IN1_ACK_i_1_n_0;
  wire S_IN1_ACK_reg_n_0;
  wire TX_i_1_n_0;
  wire X16CLK_EN_i_1__0_n_0;
  wire X16CLK_EN_reg_n_0;
  wire [11:1]data0;
  wire [3:0]\NLW_BAUD_COUNT_reg[11]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_BAUD_COUNT_reg[11]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_BAUD_COUNT_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_BAUD_COUNT_reg[8]_i_2_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \BAUD_COUNT[0]_i_1 
       (.I0(\BAUD_COUNT_reg_n_0_[0] ),
        .O(BAUD_COUNT[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[10]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[10]),
        .O(BAUD_COUNT[10]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[11]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[11]),
        .O(BAUD_COUNT[11]));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \BAUD_COUNT[11]_i_2__0 
       (.I0(\BAUD_COUNT_reg_n_0_[10] ),
        .I1(\BAUD_COUNT_reg_n_0_[9] ),
        .I2(\BAUD_COUNT_reg_n_0_[6] ),
        .I3(\BAUD_COUNT_reg_n_0_[7] ),
        .I4(\BAUD_COUNT_reg_n_0_[11] ),
        .I5(\BAUD_COUNT_reg_n_0_[5] ),
        .O(\BAUD_COUNT[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFDFFF)) 
    \BAUD_COUNT[11]_i_3 
       (.I0(\BAUD_COUNT_reg_n_0_[8] ),
        .I1(\BAUD_COUNT_reg_n_0_[1] ),
        .I2(\BAUD_COUNT_reg_n_0_[4] ),
        .I3(\BAUD_COUNT_reg_n_0_[0] ),
        .I4(\BAUD_COUNT_reg_n_0_[2] ),
        .I5(\BAUD_COUNT_reg_n_0_[3] ),
        .O(\BAUD_COUNT[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[1]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[1]),
        .O(BAUD_COUNT[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[2]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[2]),
        .O(BAUD_COUNT[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[3]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[3]),
        .O(BAUD_COUNT[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[4]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[4]),
        .O(BAUD_COUNT[4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[5]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[5]),
        .O(BAUD_COUNT[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[6]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[6]),
        .O(BAUD_COUNT[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[7]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[7]),
        .O(BAUD_COUNT[7]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[8]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[8]),
        .O(BAUD_COUNT[8]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \BAUD_COUNT[9]_i_1__0 
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .I2(data0[9]),
        .O(BAUD_COUNT[9]));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[0]),
        .Q(\BAUD_COUNT_reg_n_0_[0] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[10] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[10]),
        .Q(\BAUD_COUNT_reg_n_0_[10] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[11] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[11]),
        .Q(\BAUD_COUNT_reg_n_0_[11] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \BAUD_COUNT_reg[11]_i_4 
       (.CI(\BAUD_COUNT_reg[8]_i_2_n_0 ),
        .CO(\NLW_BAUD_COUNT_reg[11]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_BAUD_COUNT_reg[11]_i_4_O_UNCONNECTED [3],data0[11:9]}),
        .S({1'b0,\BAUD_COUNT_reg_n_0_[11] ,\BAUD_COUNT_reg_n_0_[10] ,\BAUD_COUNT_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[1]),
        .Q(\BAUD_COUNT_reg_n_0_[1] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[2]),
        .Q(\BAUD_COUNT_reg_n_0_[2] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[3]),
        .Q(\BAUD_COUNT_reg_n_0_[3] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[4] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[4]),
        .Q(\BAUD_COUNT_reg_n_0_[4] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \BAUD_COUNT_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\BAUD_COUNT_reg[4]_i_2_n_0 ,\NLW_BAUD_COUNT_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\BAUD_COUNT_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S({\BAUD_COUNT_reg_n_0_[4] ,\BAUD_COUNT_reg_n_0_[3] ,\BAUD_COUNT_reg_n_0_[2] ,\BAUD_COUNT_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[5] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[5]),
        .Q(\BAUD_COUNT_reg_n_0_[5] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[6] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[6]),
        .Q(\BAUD_COUNT_reg_n_0_[6] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[7] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[7]),
        .Q(\BAUD_COUNT_reg_n_0_[7] ),
        .R(INTERNAL_RST_reg));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[8] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[8]),
        .Q(\BAUD_COUNT_reg_n_0_[8] ),
        .R(INTERNAL_RST_reg));
  CARRY4 \BAUD_COUNT_reg[8]_i_2 
       (.CI(\BAUD_COUNT_reg[4]_i_2_n_0 ),
        .CO({\BAUD_COUNT_reg[8]_i_2_n_0 ,\NLW_BAUD_COUNT_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S({\BAUD_COUNT_reg_n_0_[8] ,\BAUD_COUNT_reg_n_0_[7] ,\BAUD_COUNT_reg_n_0_[6] ,\BAUD_COUNT_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \BAUD_COUNT_reg[9] 
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(BAUD_COUNT[9]),
        .Q(\BAUD_COUNT_reg_n_0_[9] ),
        .R(INTERNAL_RST_reg));
  LUT3 #(
    .INIT(8'h07)) 
    \FSM_sequential_STATE[0]_i_1__0 
       (.I0(STATE[3]),
        .I1(STATE[2]),
        .I2(STATE[0]),
        .O(\FSM_sequential_STATE[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0770)) 
    \FSM_sequential_STATE[1]_i_1 
       (.I0(STATE[3]),
        .I1(STATE[2]),
        .I2(STATE[1]),
        .I3(STATE[0]),
        .O(\FSM_sequential_STATE[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h006A)) 
    \FSM_sequential_STATE[2]_i_1__0 
       (.I0(STATE[2]),
        .I1(STATE[0]),
        .I2(STATE[1]),
        .I3(STATE[3]),
        .O(\FSM_sequential_STATE[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4444CCCD4444CCC8)) 
    \FSM_sequential_STATE[3]_i_1 
       (.I0(STATE[2]),
        .I1(X16CLK_EN_reg_n_0),
        .I2(STATE[1]),
        .I3(STATE[0]),
        .I4(STATE[3]),
        .I5(S_IN1_ACK_reg_n_0),
        .O(\FSM_sequential_STATE[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0870)) 
    \FSM_sequential_STATE[3]_i_2 
       (.I0(STATE[0]),
        .I1(STATE[1]),
        .I2(STATE[3]),
        .I3(STATE[2]),
        .O(\FSM_sequential_STATE[3]_i_2_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_STATE_reg[0] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_STATE[3]_i_1_n_0 ),
        .D(\FSM_sequential_STATE[0]_i_1__0_n_0 ),
        .Q(STATE[0]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_STATE_reg[1] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_STATE[3]_i_1_n_0 ),
        .D(\FSM_sequential_STATE[1]_i_1_n_0 ),
        .Q(STATE[1]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_STATE_reg[2] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_STATE[3]_i_1_n_0 ),
        .D(\FSM_sequential_STATE[2]_i_1__0_n_0 ),
        .Q(STATE[2]),
        .R(INTERNAL_RST_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_STATE_reg[3] 
       (.C(ETH_CLK_OBUF),
        .CE(\FSM_sequential_STATE[3]_i_1_n_0 ),
        .D(\FSM_sequential_STATE[3]_i_2_n_0 ),
        .Q(STATE[3]),
        .R(INTERNAL_RST_reg));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    S_IN1_ACK_i_1
       (.I0(STATE[1]),
        .I1(STATE[0]),
        .I2(STATE[2]),
        .I3(STATE[3]),
        .I4(S_IN1_ACK_reg_n_0),
        .O(S_IN1_ACK_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    S_IN1_ACK_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(S_IN1_ACK_i_1_n_0),
        .Q(S_IN1_ACK_reg_n_0),
        .R(INTERNAL_RST_reg));
  LUT5 #(
    .INIT(32'hC9C10801)) 
    TX_i_1
       (.I0(STATE[1]),
        .I1(STATE[3]),
        .I2(STATE[2]),
        .I3(STATE[0]),
        .I4(RS232_TX_OBUF),
        .O(TX_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    TX_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(TX_i_1_n_0),
        .Q(RS232_TX_OBUF),
        .S(INTERNAL_RST_reg));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h1)) 
    X16CLK_EN_i_1__0
       (.I0(\BAUD_COUNT[11]_i_2__0_n_0 ),
        .I1(\BAUD_COUNT[11]_i_3_n_0 ),
        .O(X16CLK_EN_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    X16CLK_EN_reg
       (.C(ETH_CLK_OBUF),
        .CE(1'b1),
        .D(X16CLK_EN_i_1__0_n_0),
        .Q(X16CLK_EN_reg_n_0),
        .R(INTERNAL_RST_reg));
endmodule

module user_design
   (SR,
    \s_output_audio_out_stb_reg[0] ,
    JC_IBUF,
    OUTPUT_ETH_TX_STB,
    INPUT_ETH_RX_ACK,
    output_audio_out,
    output_eth_out,
    STATE_reg,
    RX,
    S_DATA_IN_ACK_reg,
    OUTPUT_ETH_TX_ACK,
    ETH_CLK_OBUF,
    INTERNAL_RST_reg,
    INPUT_ETH_RX_STB);
  output [0:0]SR;
  output \s_output_audio_out_stb_reg[0] ;
  output [0:0]JC_IBUF;
  output OUTPUT_ETH_TX_STB;
  output INPUT_ETH_RX_ACK;
  output [7:0]output_audio_out;
  output [15:0]output_eth_out;
  input STATE_reg;
  input [15:0]RX;
  input [0:0]S_DATA_IN_ACK_reg;
  input OUTPUT_ETH_TX_ACK;
  input ETH_CLK_OBUF;
  input INTERNAL_RST_reg;
  input INPUT_ETH_RX_STB;

  wire ETH_CLK_OBUF;
  wire INPUT_ETH_RX_ACK;
  wire INPUT_ETH_RX_STB;
  wire INTERNAL_RST_reg;
  wire [0:0]JC_IBUF;
  wire OUTPUT_ETH_TX_ACK;
  wire OUTPUT_ETH_TX_STB;
  wire [15:0]RX;
  wire [0:0]SR;
  wire STATE_reg;
  wire [0:0]S_DATA_IN_ACK_reg;
  wire [7:0]output_audio_out;
  wire [15:0]output_eth_out;
  wire \s_output_audio_out_stb_reg[0] ;

  main_0 main_0_140564202926376
       (.ETH_CLK_OBUF(ETH_CLK_OBUF),
        .INPUT_ETH_RX_ACK(INPUT_ETH_RX_ACK),
        .INPUT_ETH_RX_STB(INPUT_ETH_RX_STB),
        .INTERNAL_RST_reg(INTERNAL_RST_reg),
        .JC_IBUF(JC_IBUF),
        .OUTPUT_ETH_TX_ACK(OUTPUT_ETH_TX_ACK),
        .OUTPUT_ETH_TX_STB(OUTPUT_ETH_TX_STB),
        .RX(RX),
        .SR(SR),
        .STATE_reg(STATE_reg),
        .S_DATA_IN_ACK_reg(S_DATA_IN_ACK_reg),
        .output_audio_out(output_audio_out),
        .output_eth_out(output_eth_out),
        .\s_output_audio_out_stb_reg[0]_0 (\s_output_audio_out_stb_reg[0] ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
