<stg><name>decision_function.2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:1 %p_read33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3

]]></Node>
<StgValue><ssdm name="p_read33"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:2 %p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read22"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:3 %p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read11"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:4 %comparison = icmp_slt  i32 %p_read33, i32 4294910082

]]></Node>
<StgValue><ssdm name="comparison"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:5 %comparison_73 = icmp_slt  i32 %p_read22, i32 4294885075

]]></Node>
<StgValue><ssdm name="comparison_73"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:6 %comparison_74 = icmp_slt  i32 %p_read33, i32 98025

]]></Node>
<StgValue><ssdm name="comparison_74"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:7 %comparison_75 = icmp_slt  i32 %p_read11, i32 4294920139

]]></Node>
<StgValue><ssdm name="comparison_75"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:8 %comparison_76 = icmp_slt  i32 %p_read11, i32 70147

]]></Node>
<StgValue><ssdm name="comparison_76"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:9 %activation = xor i1 %comparison, i1 1

]]></Node>
<StgValue><ssdm name="activation"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:10 %activation_207 = and i1 %comparison_73, i1 %activation

]]></Node>
<StgValue><ssdm name="activation_207"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:11 %xor_ln135 = xor i1 %comparison_73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:12 %activation_202 = and i1 %xor_ln135, i1 %activation

]]></Node>
<StgValue><ssdm name="activation_202"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:13 %activation_203 = and i1 %comparison_74, i1 %activation_202

]]></Node>
<StgValue><ssdm name="activation_203"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:14 %xor_ln135_3 = xor i1 %comparison_74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:15 %activation_208 = and i1 %activation_202, i1 %xor_ln135_3

]]></Node>
<StgValue><ssdm name="activation_208"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:16 %activation_209 = and i1 %comparison_75, i1 %activation_203

]]></Node>
<StgValue><ssdm name="activation_209"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:17 %xor_ln135_4 = xor i1 %comparison_75, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:18 %and_ln133 = and i1 %comparison_76, i1 %xor_ln135_4

]]></Node>
<StgValue><ssdm name="and_ln133"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:19 %activation_210 = and i1 %and_ln133, i1 %activation_203

]]></Node>
<StgValue><ssdm name="activation_210"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:20 %or_ln148 = or i1 %comparison, i1 %activation_207

]]></Node>
<StgValue><ssdm name="or_ln148"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148" val="1"/>
<literal name="or_ln148_4" val="1"/>
<literal name="or_ln148_5" val="1"/>
<literal name="or_ln148_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="1">
<![CDATA[
arrayctor.loop:21 %zext_ln148 = zext i1 %activation

]]></Node>
<StgValue><ssdm name="zext_ln148"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:22 %or_ln148_4 = or i1 %or_ln148, i1 %activation_208

]]></Node>
<StgValue><ssdm name="or_ln148_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_4" val="1"/>
<literal name="or_ln148_5" val="1"/>
<literal name="or_ln148_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop:23 %select_ln148 = select i1 %or_ln148, i2 %zext_ln148, i2 2

]]></Node>
<StgValue><ssdm name="select_ln148"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:24 %or_ln148_5 = or i1 %or_ln148_4, i1 %activation_209

]]></Node>
<StgValue><ssdm name="or_ln148_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_5" val="1"/>
<literal name="or_ln148_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop:25 %select_ln148_5 = select i1 %or_ln148_4, i2 %select_ln148, i2 3

]]></Node>
<StgValue><ssdm name="select_ln148_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_5" val="1"/>
<literal name="or_ln148_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="2">
<![CDATA[
arrayctor.loop:26 %zext_ln148_2 = zext i2 %select_ln148_5

]]></Node>
<StgValue><ssdm name="zext_ln148_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:27 %or_ln148_6 = or i1 %or_ln148_5, i1 %activation_210

]]></Node>
<StgValue><ssdm name="or_ln148_6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayctor.loop:28 %select_ln148_6 = select i1 %or_ln148_5, i3 %zext_ln148_2, i3 4

]]></Node>
<StgValue><ssdm name="select_ln148_6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayctor.loop:29 %select_ln148_7 = select i1 %or_ln148_6, i3 %select_ln148_6, i3 5

]]></Node>
<StgValue><ssdm name="select_ln148_7"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
arrayctor.loop:30 %agg_result = mux i32 @_ssdm_op_Mux.ap_auto.6i32.i3, i32 33747, i32 37548, i32 37065, i32 8668, i32 4294931170, i32 10065, i3 %select_ln148_7

]]></Node>
<StgValue><ssdm name="agg_result"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32">
<![CDATA[
arrayctor.loop:31 %ret_ln153 = ret i32 %agg_result

]]></Node>
<StgValue><ssdm name="ret_ln153"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
