{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 07 14:33:19 2020 " "Info: Processing started: Tue Apr 07 14:33:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AS -c AS --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AS -c AS --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[1\] S\[3\] 18.322 ns Longest " "Info: Longest tpd from source pin \"A\[1\]\" to destination pin \"S\[3\]\" is 18.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.915 ns) 0.915 ns A\[1\] 1 PIN PIN_H24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.915 ns) = 0.915 ns; Loc. = PIN_H24; Fanout = 2; PIN Node = 'A\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "../AS.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW1/AS.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.503 ns) + CELL(0.651 ns) 9.069 ns C\[1\]~1 2 COMB LCCOMB_X29_Y49_N30 2 " "Info: 2: + IC(7.503 ns) + CELL(0.651 ns) = 9.069 ns; Loc. = LCCOMB_X29_Y49_N30; Fanout = 2; COMB Node = 'C\[1\]~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.154 ns" { A[1] C[1]~1 } "NODE_NAME" } } { "../AS.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW1/AS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 9.649 ns C\[2\]~2 3 COMB LCCOMB_X29_Y49_N10 2 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 9.649 ns; Loc. = LCCOMB_X29_Y49_N10; Fanout = 2; COMB Node = 'C\[2\]~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { C[1]~1 C[2]~2 } "NODE_NAME" } } { "../AS.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW1/AS.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.650 ns) 10.693 ns S~3 4 COMB LCCOMB_X29_Y49_N12 1 " "Info: 4: + IC(0.394 ns) + CELL(0.650 ns) = 10.693 ns; Loc. = LCCOMB_X29_Y49_N12; Fanout = 1; COMB Node = 'S~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { C[2]~2 S~3 } "NODE_NAME" } } { "../AS.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW1/AS.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.383 ns) + CELL(3.246 ns) 18.322 ns S\[3\] 5 PIN PIN_AJ9 0 " "Info: 5: + IC(4.383 ns) + CELL(3.246 ns) = 18.322 ns; Loc. = PIN_AJ9; Fanout = 0; PIN Node = 'S\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.629 ns" { S~3 S[3] } "NODE_NAME" } } { "../AS.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/DIC_HW1/AS.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.668 ns ( 30.94 % ) " "Info: Total cell delay = 5.668 ns ( 30.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.654 ns ( 69.06 % ) " "Info: Total interconnect delay = 12.654 ns ( 69.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "18.322 ns" { A[1] C[1]~1 C[2]~2 S~3 S[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "18.322 ns" { A[1] {} A[1]~combout {} C[1]~1 {} C[2]~2 {} S~3 {} S[3] {} } { 0.000ns 0.000ns 7.503ns 0.374ns 0.394ns 4.383ns } { 0.000ns 0.915ns 0.651ns 0.206ns 0.650ns 3.246ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 07 14:33:19 2020 " "Info: Processing ended: Tue Apr 07 14:33:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
