INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/victo/Desktop/Vivados/ip_lib/clk_mon/edit_clk_mon_v1_0.srcs/sim_1/imports/monitor_clk/tb_monitor_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_monitor_clk
