// This program was cloned from: https://github.com/jiegec/fpu-wrappers
// License: MIT License

/* Generated by Yosys 0.13+37 (git sha1 675a7bd22, clang 11.0.1-2 -fPIC -Os) */

module IEEEFMA_D(clk, A, B, C, negateAB, negateC, RndMode, R);
  reg _000_;
  reg _001_;
  reg _002_;
  reg _003_;
  reg _004_;
  reg _005_;
  reg _006_;
  reg _007_;
  reg _008_;
  reg _009_;
  reg _010_;
  reg _011_;
  reg _012_;
  reg _013_;
  reg [11:0] _014_;
  reg [11:0] _015_;
  reg [11:0] _016_;
  reg [11:0] _017_;
  reg [11:0] _018_;
  reg [12:0] _019_;
  reg [12:0] _020_;
  reg [12:0] _021_;
  reg [12:0] _022_;
  reg _023_;
  reg [12:0] _024_;
  reg [62:0] _025_;
  reg [62:0] _026_;
  reg [62:0] _027_;
  reg [62:0] _028_;
  reg [62:0] _029_;
  reg [62:0] _030_;
  reg [62:0] _031_;
  reg [62:0] _032_;
  reg [62:0] _033_;
  reg _034_;
  reg [62:0] _035_;
  reg [62:0] _036_;
  reg [62:0] _037_;
  reg [62:0] _038_;
  reg [62:0] _039_;
  reg [62:0] _040_;
  reg [62:0] _041_;
  reg [62:0] _042_;
  reg [62:0] _043_;
  reg [62:0] _044_;
  reg _045_;
  reg [62:0] _046_;
  reg _047_;
  reg _048_;
  reg _049_;
  reg _050_;
  reg _051_;
  reg _052_;
  reg _053_;
  reg _054_;
  reg _055_;
  reg _056_;
  reg _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  reg _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  reg _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  reg _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  reg _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  reg _111_;
  reg _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  reg [11:0] _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  reg [11:0] _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  reg [11:0] _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  reg [11:0] _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  reg [11:0] _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  reg _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  reg _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  reg _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  reg _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  reg _222_;
  reg _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire [10:0] _229_;
  wire [10:0] _230_;
  wire [11:0] _231_;
  wire _232_;
  wire _233_;
  reg _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  reg _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  reg _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  reg _267_;
  wire _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  reg _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire _284_;
  wire _285_;
  wire _286_;
  wire _287_;
  wire _288_;
  reg _289_;
  wire _290_;
  wire _291_;
  wire _292_;
  wire _293_;
  wire _294_;
  wire _295_;
  wire _296_;
  wire _297_;
  wire _298_;
  wire _299_;
  reg _300_;
  wire _301_;
  wire _302_;
  wire _303_;
  wire _304_;
  wire _305_;
  wire _306_;
  wire _307_;
  wire _308_;
  wire _309_;
  wire _310_;
  reg _311_;
  wire _312_;
  wire _313_;
  wire _314_;
  wire _315_;
  wire _316_;
  wire _317_;
  wire _318_;
  wire _319_;
  wire _320_;
  wire _321_;
  reg _322_;
  wire _323_;
  wire _324_;
  wire _325_;
  wire _326_;
  wire _327_;
  wire _328_;
  wire _329_;
  wire _330_;
  wire _331_;
  wire _332_;
  reg _333_;
  reg _334_;
  wire _335_;
  wire _336_;
  wire _337_;
  wire _338_;
  wire _339_;
  wire _340_;
  wire _341_;
  wire _342_;
  wire _343_;
  wire _344_;
  reg _345_;
  wire _346_;
  wire _347_;
  wire _348_;
  wire _349_;
  wire _350_;
  wire _351_;
  wire _352_;
  wire _353_;
  wire _354_;
  wire _355_;
  reg _356_;
  wire _357_;
  wire _358_;
  wire [10:0] _359_;
  wire _360_;
  wire _361_;
  wire _362_;
  wire _363_;
  wire [12:0] _364_;
  wire [12:0] _365_;
  wire [12:0] _366_;
  reg _367_;
  wire [12:0] _368_;
  wire [12:0] _369_;
  wire [12:0] _370_;
  wire [12:0] _371_;
  wire [12:0] _372_;
  wire [7:0] _373_;
  wire [7:0] _374_;
  wire [7:0] _375_;
  wire [215:0] _376_;
  wire _377_;
  reg _378_;
  wire _379_;
  wire _380_;
  wire _381_;
  wire _382_;
  wire _383_;
  wire _384_;
  wire _385_;
  wire _386_;
  wire _387_;
  wire _388_;
  reg _389_;
  wire _390_;
  wire _391_;
  wire _392_;
  wire _393_;
  wire _394_;
  wire _395_;
  wire _396_;
  wire _397_;
  wire _398_;
  wire _399_;
  reg _400_;
  wire _401_;
  wire _402_;
  wire _403_;
  wire _404_;
  wire _405_;
  wire _406_;
  wire _407_;
  wire _408_;
  wire _409_;
  wire _410_;
  reg _411_;
  wire _412_;
  wire _413_;
  wire _414_;
  wire _415_;
  wire _416_;
  wire _417_;
  wire _418_;
  wire _419_;
  wire _420_;
  wire _421_;
  reg _422_;
  wire _423_;
  wire _424_;
  wire _425_;
  wire _426_;
  wire _427_;
  wire _428_;
  wire _429_;
  wire _430_;
  wire _431_;
  wire _432_;
  reg _433_;
  wire _434_;
  wire [105:0] _435_;
  wire _436_;
  wire [163:0] _437_;
  wire [162:0] _438_;
  wire [163:0] _439_;
  wire [163:0] _440_;
  wire [163:0] _441_;
  wire _442_;
  wire _443_;
  reg _444_;
  reg _445_;
  wire _446_;
  wire _447_;
  wire _448_;
  wire [162:0] _449_;
  wire [6:0] _450_;
  wire [12:0] _451_;
  wire [12:0] _452_;
  wire _453_;
  wire _454_;
  wire _455_;
  reg _456_;
  wire _457_;
  wire _458_;
  wire _459_;
  wire _460_;
  wire _461_;
  wire _462_;
  wire _463_;
  wire _464_;
  wire _465_;
  wire _466_;
  reg _467_;
  wire [11:0] _468_;
  wire [7:0] _469_;
  wire _470_;
  wire _471_;
  wire [7:0] _472_;
  wire _473_;
  wire [7:0] _474_;
  wire [324:0] _475_;
  wire [12:0] _476_;
  wire [12:0] _477_;
  reg _478_;
  wire [12:0] _479_;
  wire [12:0] _480_;
  wire _481_;
  wire _482_;
  wire [12:0] _483_;
  wire [12:0] _484_;
  wire _485_;
  wire _486_;
  wire _487_;
  wire _488_;
  reg _489_;
  wire _490_;
  wire _491_;
  wire _492_;
  wire _493_;
  wire _494_;
  wire _495_;
  wire _496_;
  wire _497_;
  wire _498_;
  wire _499_;
  reg _500_;
  wire _501_;
  wire _502_;
  wire _503_;
  wire _504_;
  wire _505_;
  wire _506_;
  wire _507_;
  wire _508_;
  wire _509_;
  wire _510_;
  reg _511_;
  wire _512_;
  wire _513_;
  wire _514_;
  wire _515_;
  wire _516_;
  wire _517_;
  wire _518_;
  wire _519_;
  wire _520_;
  wire _521_;
  reg _522_;
  wire _523_;
  wire _524_;
  wire _525_;
  wire _526_;
  wire _527_;
  wire _528_;
  wire _529_;
  wire _530_;
  wire _531_;
  wire _532_;
  reg _533_;
  wire _534_;
  wire _535_;
  wire _536_;
  wire _537_;
  wire _538_;
  wire _539_;
  wire _540_;
  wire _541_;
  wire _542_;
  wire _543_;
  reg _544_;
  wire _545_;
  wire _546_;
  wire _547_;
  wire _548_;
  wire _549_;
  wire _550_;
  wire _551_;
  wire _552_;
  wire _553_;
  wire _554_;
  reg _555_;
  reg _556_;
  wire _557_;
  wire _558_;
  wire _559_;
  wire _560_;
  wire _561_;
  wire _562_;
  wire _563_;
  wire _564_;
  wire _565_;
  wire _566_;
  reg [10:0] _567_;
  wire _568_;
  wire _569_;
  wire _570_;
  wire _571_;
  wire _572_;
  wire _573_;
  wire _574_;
  wire _575_;
  wire _576_;
  wire _577_;
  reg [10:0] _578_;
  wire _579_;
  wire _580_;
  wire _581_;
  wire _582_;
  wire _583_;
  wire _584_;
  wire _585_;
  wire _586_;
  wire _587_;
  wire _588_;
  reg [10:0] _589_;
  wire _590_;
  wire _591_;
  wire _592_;
  wire _593_;
  wire _594_;
  wire _595_;
  wire _596_;
  wire _597_;
  wire _598_;
  wire _599_;
  reg [10:0] _600_;
  wire _601_;
  wire _602_;
  wire _603_;
  wire [1:0] _604_;
  wire _605_;
  wire [51:0] _606_;
  wire _607_;
  wire [51:0] _608_;
  wire _609_;
  wire _610_;
  reg [10:0] _611_;
  wire _612_;
  wire _613_;
  wire _614_;
  wire _615_;
  wire _616_;
  wire _617_;
  wire _618_;
  wire _619_;
  wire _620_;
  wire _621_;
  reg _622_;
  wire _623_;
  wire _624_;
  wire _625_;
  wire _626_;
  wire [12:0] _627_;
  wire _628_;
  wire [12:0] _629_;
  wire _630_;
  wire [12:0] _631_;
  wire [12:0] _632_;
  reg _633_;
  wire [64:0] _634_;
  wire _635_;
  wire _636_;
  wire _637_;
  wire _638_;
  wire _639_;
  wire _640_;
  wire _641_;
  wire _642_;
  wire _643_;
  reg _644_;
  wire _645_;
  wire _646_;
  wire _647_;
  wire _648_;
  wire _649_;
  wire _650_;
  wire [63:0] _651_;
  wire [63:0] _652_;
  reg _653_;
  reg _654_;
  reg _655_;
  reg _656_;
  reg _657_;
  reg _658_;
  reg [7:0] _659_;
  reg [7:0] _660_;
  reg [7:0] _661_;
  reg [7:0] _662_;
  reg [7:0] _663_;
  reg _664_;
  reg _665_;
  reg _666_;
  reg _667_;
  reg _668_;
  reg _669_;
  reg _670_;
  reg _671_;
  reg [162:0] _672_;
  reg [162:0] _673_;
  reg [162:0] _674_;
  reg _675_;
  reg _676_;
  reg _677_;
  reg [12:0] _678_;
  reg [12:0] _679_;
  reg [12:0] _680_;
  reg [12:0] _681_;
  reg [12:0] _682_;
  reg _683_;
  reg _684_;
  reg _685_;
  reg _686_;
  input [63:0] A;
  wire [63:0] A;
  input [63:0] B;
  wire [63:0] B;
  input [63:0] C;
  wire [63:0] C;
  output [63:0] R;
  wire [63:0] R;
  input [1:0] RndMode;
  wire [1:0] RndMode;
  wire [10:0] aexp;
  wire [10:0] aexpfield;
  wire [11:0] aexpplusbexp;
  wire [11:0] aexpplusbexp_d1;
  wire [11:0] aexpplusbexp_d2;
  wire [11:0] aexpplusbexp_d3;
  wire [11:0] aexpplusbexp_d4;
  wire [11:0] aexpplusbexp_d5;
  wire ahasnonnullsig;
  wire aisinf;
  wire aisinfornan;
  wire aisnan;
  wire aisnormal;
  wire aiszero;
  wire aiszero_d1;
  wire aiszero_d2;
  wire aiszero_d3;
  wire aiszero_d4;
  wire aiszero_d5;
  wire asgn;
  wire asgn_d1;
  wire asgn_d2;
  wire asgn_d3;
  wire asgn_d4;
  wire asgn_d5;
  wire [52:0] asig;
  wire [51:0] asigfield;
  wire [10:0] bexp;
  wire [10:0] bexpfield;
  wire bhasnonnullsig;
  wire [163:0] bigsum;
  wire [163:0] bigsum2;
  wire [162:0] bigsumabs;
  wire [109:0] bigsumabslowerbits;
  wire [324:0] bigsumnormd;
  wire bisinf;
  wire bisinfornan;
  wire bisnan;
  wire bisnormal;
  wire biszero;
  wire biszero_d1;
  wire biszero_d2;
  wire biszero_d3;
  wire biszero_d4;
  wire biszero_d5;
  wire bsgn;
  wire bsgn_d1;
  wire bsgn_d2;
  wire bsgn_d3;
  wire bsgn_d4;
  wire bsgn_d5;
  wire [52:0] bsig;
  wire [51:0] bsigfield;
  wire [10:0] cexp;
  wire [10:0] cexp_d1;
  wire [10:0] cexp_d2;
  wire [10:0] cexp_d3;
  wire [10:0] cexp_d4;
  wire [10:0] cexp_d5;
  wire [10:0] cexpfield;
  wire chasnonnullsig;
  wire cisinf;
  wire cisinfornan;
  wire cisnan;
  wire cisnormal;
  wire cisnormal_d1;
  wire cisnormal_d2;
  wire cisnormal_d3;
  wire cisnormal_d4;
  wire cisnormal_d5;
  wire ciszero;
  wire ciszero_d1;
  wire ciszero_d2;
  wire ciszero_d3;
  wire ciszero_d4;
  wire ciszero_d5;
  input clk;
  wire clk;
  wire csgn;
  wire csgn_d1;
  wire csgn_d2;
  wire csgn_d3;
  wire csgn_d4;
  wire csgn_d5;
  wire [52:0] csig;
  wire [51:0] csigfield;
  wire [163:0] csiginverted;
  wire [215:0] csigshifted;
  wire [162:0] csigshiftedt;
  wire effectivesub;
  wire effectivesub_d1;
  wire effectivesub_d2;
  wire effectivesub_d3;
  wire [12:0] expdiff;
  wire expdiffnotlarge;
  wire [12:0] expdiffprepare;
  wire expdiffsmall;
  wire expdiffsmall_d1;
  wire expdiffsmall_d2;
  wire expdiffsmall_d3;
  wire expdiffsmall_d4;
  wire expdiffsmall_d5;
  wire expdiffverysmall;
  wire [12:0] exponentresult1;
  wire [12:0] exptentative;
  wire [12:0] exptentative_d1;
  wire [12:0] exptentative_d2;
  wire [12:0] exptentative_d3;
  wire [12:0] exptentative_d4;
  wire [12:0] exptentative_d5;
  wire [12:0] expupdate;
  wire finalrisinf;
  wire [1:0] fracleadingbits;
  wire [1:0] fracleadingbitsnormal;
  wire [51:0] fracresultnormd;
  wire fracresultroundbit;
  wire fracresultstickybit;
  wire [55:0] fractentative;
  wire [6:0] \ieeefma_11_52_f300_uid2leadingzerocounter:1084 ;
  wire [62:0] inf;
  wire [62:0] inf_d1;
  wire [62:0] inf_d10;
  wire [62:0] inf_d2;
  wire [62:0] inf_d3;
  wire [62:0] inf_d4;
  wire [62:0] inf_d5;
  wire [62:0] inf_d6;
  wire [62:0] inf_d7;
  wire [62:0] inf_d8;
  wire [62:0] inf_d9;
  wire [6:0] l;
  wire [62:0] nan;
  wire [62:0] nan_d1;
  wire [62:0] nan_d10;
  wire [62:0] nan_d2;
  wire [62:0] nan_d3;
  wire [62:0] nan_d4;
  wire [62:0] nan_d5;
  wire [62:0] nan_d6;
  wire [62:0] nan_d7;
  wire [62:0] nan_d8;
  wire [62:0] nan_d9;
  input negateAB;
  wire negateAB;
  input negateC;
  wire negateC;
  wire negateab_d1;
  wire negateab_d2;
  wire negateab_d3;
  wire negateab_d4;
  wire negateab_d5;
  wire negatec_d1;
  wire negatec_d2;
  wire negatec_d3;
  wire negatec_d4;
  wire negatec_d5;
  wire [324:0] \normalizationshifter:1148 ;
  wire [7:0] normshiftvalue;
  wire [105:0] p;
  wire [162:0] paligned;
  wire [162:0] paligned_d1;
  wire [162:0] paligned_d2;
  wire [162:0] paligned_d3;
  wire [64:0] resultbeforeround;
  wire [64:0] resultrounded;
  wire [215:0] \rightshiftercomponent:921 ;
  wire risnan;
  wire risnan_d1;
  wire risnan_d10;
  wire risnan_d2;
  wire risnan_d3;
  wire risnan_d4;
  wire risnan_d5;
  wire risnan_d6;
  wire risnan_d7;
  wire risnan_d8;
  wire risnan_d9;
  wire rissubnormal;
  wire rissubnormal_d1;
  wire rissubnormal_d2;
  wire rissubnormal_d3;
  wire rissubnormal_d4;
  wire rissubnormal_d5;
  wire riszero;
  wire riszero_d1;
  wire riszero_d2;
  wire riszero_d3;
  wire riszero_d4;
  wire riszero_d5;
  wire round;
  wire roverflowed;
  wire rsgn;
  wire rsgn_d1;
  wire rsgn_d2;
  wire rsgn_d3;
  wire rsgn_d4;
  wire rsgn_d5;
  wire rsgntentative;
  wire rsgntentative_d1;
  wire rsgntentative_d2;
  wire [7:0] shiftvalue;
  wire [7:0] shiftvalue_d1;
  wire [7:0] shiftvalue_d2;
  wire [7:0] shiftvalue_d3;
  wire [7:0] shiftvalue_d4;
  wire [7:0] shiftvalue_d5;
  wire [11:0] shiftvaluecasesubnormal;
  wire [11:0] shiftvaluecasesubnormal_d1;
  wire [11:0] shiftvaluecasesubnormal_d2;
  wire [11:0] shiftvaluecasesubnormal_d3;
  wire [11:0] shiftvaluecasesubnormal_d4;
  wire [11:0] shiftvaluecasesubnormal_d5;
  wire sticky1;
  wire sticky1_d1;
  wire sticky1_d2;
  wire sticky1_d3;
  wire sticky1_d4;
  wire sticky1_d5;
  wire sticky1_d6;
  wire sticky1_d7;
  wire sticky2;
  wire tentativerisinf;
  wire tentativerisinf_d1;
  wire tentativerisinf_d10;
  wire tentativerisinf_d2;
  wire tentativerisinf_d3;
  wire tentativerisinf_d4;
  wire tentativerisinf_d5;
  wire tentativerisinf_d6;
  wire tentativerisinf_d7;
  wire tentativerisinf_d8;
  wire tentativerisinf_d9;
  wire [12:0] tmpexpcomp1;
  wire [12:0] tmpexpcomp2;
  wire [12:0] tmpexpcomp3;
  wire [12:0] tmpexpcompres1;
  wire [12:0] tmpexpcompres1_d1;
  wire [12:0] tmpexpcompres1_d2;
  wire [12:0] tmpexpcompres1_d3;
  wire [12:0] tmpexpcompres1_d4;
  wire [12:0] tmpexpcompres1_d5;
  wire [12:0] tmpexpcompres2;
  assign _418_ = _417_ | csigshifted[38];
  assign _419_ = _418_ | csigshifted[39];
  assign _420_ = _419_ | csigshifted[40];
  assign _421_ = _420_ | csigshifted[41];
  assign _423_ = _421_ | csigshifted[42];
  assign _424_ = _423_ | csigshifted[43];
  assign _425_ = _424_ | csigshifted[44];
  assign _426_ = _425_ | csigshifted[45];
  assign _427_ = _426_ | csigshifted[46];
  assign _428_ = _427_ | csigshifted[47];
  assign _429_ = _428_ | csigshifted[48];
  assign _430_ = _429_ | csigshifted[49];
  assign _431_ = _430_ | csigshifted[50];
  assign _432_ = _431_ | csigshifted[51];
  assign _434_ = _432_ | csigshifted[52];
  assign _435_ = $signed({ 53'h00000000000000, asig }) * $signed({ 53'h00000000000000, bsig });
  assign _436_ = ~ effectivesub_d3;
  assign _437_ = _436_ ? { 1'h0, csigshiftedt } : { 1'h1, _438_ };
  assign _438_ = ~ csigshiftedt;
  assign _439_ = csiginverted + { 1'h0, paligned_d3 };
  assign _440_ = _439_ + { 163'h00000000000000000000000000000000000000000, effectivesub_d3 };
  assign _441_ = { 1'h0, csigshiftedt } - { 1'h0, paligned_d3 };
  assign _442_ = asgn_d3 ^ bsgn_d3;
  assign _443_ = _442_ ^ negateab_d3;
  assign _446_ = _443_ ^ bigsum[163];
  assign _447_ = ~ effectivesub_d3;
  assign _448_ = bigsum2[163] | _447_;
  assign _449_ = _448_ ? bigsum[162:0] : bigsum2[162:0];
  assign _451_ = { aexpplusbexp[11], aexpplusbexp } + 13'h0401;
  assign _452_ = tmpexpcompres1_d5 - { 6'h00, l };
  assign _453_ = ~ cisnormal_d5;
  assign _454_ = expdiffsmall_d5 | _453_;
  assign _455_ = _454_ & tmpexpcompres2[12];
  assign _457_ = l == 7'h6e;
  assign _458_ = _457_ ? expdiffsmall_d5 : 1'h0;
  assign _459_ = asgn_d5 ^ bsgn_d5;
  assign _460_ = _459_ ^ negateab_d5;
  assign _461_ = csgn_d5 ^ negatec_d5;
  assign _462_ = _460_ & _461_;
  assign _463_ = aiszero_d5 | biszero_d5;
  assign _464_ = _463_ & ciszero_d5;
  assign _465_ = _464_ ? _462_ : _466_;
  assign _466_ = riszero ? 1'h0 : rsgntentative_d2;
  assign _468_ = aexpplusbexp + 12'h436;
  assign _469_ = { 1'h0, l } + 8'h36;
  assign _470_ = ~ rissubnormal;
  assign _471_ = expdiffsmall_d5 & _470_;
  assign _472_ = _471_ ? _469_ : _474_;
  assign _473_ = expdiffsmall_d5 & rissubnormal;
  assign _474_ = _473_ ? shiftvaluecasesubnormal_d5[7:0] : shiftvalue_d5;
  assign _476_ = riszero ? 13'h1c03 : _477_;
  assign _477_ = rissubnormal ? 13'h1c02 : _483_;
  assign _479_ = { aexpplusbexp_d5[11], aexpplusbexp_d5 } - { 6'h00, l };
  assign _480_ = _479_ + 13'h0003;
  assign _481_ = ~ rissubnormal;
  assign _482_ = expdiffsmall_d5 & _481_;
  assign _483_ = _482_ ? _480_ : _484_;
  assign _484_ = { cexp_d5[10], cexp_d5[10], cexp_d5 } + 13'h0001;
  assign _485_ = bigsumnormd[0] | bigsumnormd[1];
  assign _486_ = _485_ | bigsumnormd[2];
  assign _487_ = _486_ | bigsumnormd[3];
  assign _488_ = _487_ | bigsumnormd[4];
  assign _490_ = _488_ | bigsumnormd[5];
  assign _491_ = _490_ | bigsumnormd[6];
  assign _492_ = _491_ | bigsumnormd[7];
  assign _493_ = _492_ | bigsumnormd[8];
  assign _494_ = _493_ | bigsumnormd[9];
  assign _495_ = _494_ | bigsumnormd[10];
  assign _496_ = _495_ | bigsumnormd[11];
  assign _497_ = _496_ | bigsumnormd[12];
  assign _498_ = _497_ | bigsumnormd[13];
  assign _499_ = _498_ | bigsumnormd[14];
  assign _501_ = _499_ | bigsumnormd[15];
  assign _502_ = _501_ | bigsumnormd[16];
  assign _503_ = _502_ | bigsumnormd[17];
  assign _504_ = _503_ | bigsumnormd[18];
  assign _505_ = _504_ | bigsumnormd[19];
  assign _506_ = _505_ | bigsumnormd[20];
  assign _507_ = _506_ | bigsumnormd[21];
  assign _508_ = _507_ | bigsumnormd[22];
  assign _509_ = _508_ | bigsumnormd[23];
  assign _510_ = _509_ | bigsumnormd[24];
  assign _512_ = _510_ | bigsumnormd[25];
  assign _513_ = _512_ | bigsumnormd[26];
  assign _514_ = _513_ | bigsumnormd[27];
  assign _515_ = _514_ | bigsumnormd[28];
  assign _516_ = _515_ | bigsumnormd[29];
  assign _517_ = _516_ | bigsumnormd[30];
  assign _518_ = _517_ | bigsumnormd[31];
  assign _519_ = _518_ | bigsumnormd[32];
  assign _520_ = _519_ | bigsumnormd[33];
  assign _521_ = _520_ | bigsumnormd[34];
  assign _523_ = _521_ | bigsumnormd[35];
  assign _524_ = _523_ | bigsumnormd[36];
  assign _525_ = _524_ | bigsumnormd[37];
  assign _526_ = _525_ | bigsumnormd[38];
  assign _527_ = _526_ | bigsumnormd[39];
  assign _528_ = _527_ | bigsumnormd[40];
  assign _529_ = _528_ | bigsumnormd[41];
  assign _530_ = _529_ | bigsumnormd[42];
  assign _531_ = _530_ | bigsumnormd[43];
  assign _532_ = _531_ | bigsumnormd[44];
  assign _534_ = _532_ | bigsumnormd[45];
  assign _535_ = _534_ | bigsumnormd[46];
  assign _536_ = _535_ | bigsumnormd[47];
  assign _537_ = _536_ | bigsumnormd[48];
  assign _538_ = _537_ | bigsumnormd[49];
  assign _539_ = _538_ | bigsumnormd[50];
  assign _540_ = _539_ | bigsumnormd[51];
  assign _541_ = _540_ | bigsumnormd[52];
  assign _542_ = _541_ | bigsumnormd[53];
  assign _543_ = _542_ | bigsumnormd[54];
  assign _545_ = _543_ | bigsumnormd[55];
  assign _546_ = _545_ | bigsumnormd[56];
  assign _547_ = _546_ | bigsumnormd[57];
  assign _548_ = _547_ | bigsumnormd[58];
  assign _549_ = _548_ | bigsumnormd[59];
  assign _550_ = _549_ | bigsumnormd[60];
  assign _551_ = _550_ | bigsumnormd[61];
  assign _552_ = _551_ | bigsumnormd[62];
  assign _553_ = _552_ | bigsumnormd[63];
  assign _554_ = _553_ | bigsumnormd[64];
  assign _557_ = _554_ | bigsumnormd[65];
  assign _558_ = _557_ | bigsumnormd[66];
  assign _559_ = _558_ | bigsumnormd[67];
  assign _560_ = _559_ | bigsumnormd[68];
  assign _561_ = _560_ | bigsumnormd[69];
  assign _562_ = _561_ | bigsumnormd[70];
  assign _563_ = _562_ | bigsumnormd[71];
  assign _564_ = _563_ | bigsumnormd[72];
  assign _565_ = _564_ | bigsumnormd[73];
  assign _566_ = _565_ | bigsumnormd[74];
  assign _568_ = _566_ | bigsumnormd[75];
  assign _569_ = _568_ | bigsumnormd[76];
  assign _570_ = _569_ | bigsumnormd[77];
  assign _571_ = _570_ | bigsumnormd[78];
  assign _572_ = _571_ | bigsumnormd[79];
  assign _573_ = _572_ | bigsumnormd[80];
  assign _574_ = _573_ | bigsumnormd[81];
  assign _575_ = _574_ | bigsumnormd[82];
  assign _576_ = _575_ | bigsumnormd[83];
  assign _577_ = _576_ | bigsumnormd[84];
  assign _579_ = _577_ | bigsumnormd[85];
  assign _580_ = _579_ | bigsumnormd[86];
  assign _581_ = _580_ | bigsumnormd[87];
  assign _582_ = _581_ | bigsumnormd[88];
  assign _583_ = _582_ | bigsumnormd[89];
  assign _584_ = _583_ | bigsumnormd[90];
  assign _585_ = _584_ | bigsumnormd[91];
  assign _586_ = _585_ | bigsumnormd[92];
  assign _587_ = _586_ | bigsumnormd[93];
  assign _588_ = _587_ | bigsumnormd[94];
  assign _590_ = _588_ | bigsumnormd[95];
  assign _591_ = _590_ | bigsumnormd[96];
  assign _592_ = _591_ | bigsumnormd[97];
  assign _593_ = _592_ | bigsumnormd[98];
  assign _594_ = _593_ | bigsumnormd[99];
  assign _595_ = _594_ | bigsumnormd[100];
  assign _596_ = _595_ | bigsumnormd[101];
  assign _597_ = _596_ | bigsumnormd[102];
  assign _598_ = _597_ | bigsumnormd[103];
  assign _599_ = _598_ | bigsumnormd[104];
  assign _601_ = _599_ | bigsumnormd[105];
  assign _602_ = _601_ | bigsumnormd[106];
  assign _603_ = _602_ | bigsumnormd[107];
  assign _604_ = rissubnormal_d5 ? 2'h1 : fracleadingbitsnormal;
  assign _605_ = fracleadingbits == 2'h0;
  assign _606_ = _605_ ? fractentative[52:1] : _608_;
  assign _607_ = fracleadingbits == 2'h1;
  assign _608_ = _607_ ? fractentative[53:2] : fractentative[54:3];
  assign _609_ = fracleadingbits == 2'h0;
  assign _610_ = _609_ ? fractentative[0] : _613_;
  assign _612_ = fracleadingbits == 2'h1;
  assign _613_ = _612_ ? fractentative[1] : fractentative[2];
  assign _614_ = sticky1_d7 | sticky2;
  assign _615_ = fracleadingbits == 2'h0;
  assign _616_ = _615_ ? _614_ : _620_;
  assign _617_ = fractentative[0] | sticky1_d7;
  assign _618_ = _617_ | sticky2;
  assign _619_ = fracleadingbits == 2'h1;
  assign _620_ = _619_ ? _618_ : _624_;
  assign _621_ = fractentative[1] | fractentative[0];
  assign _623_ = _621_ | sticky1_d7;
  assign _624_ = _623_ | sticky2;
  assign _625_ = fracresultstickybit | fracresultnormd[0];
  assign _626_ = fracresultroundbit & _625_;
  assign _627_ = riszero_d5 ? 13'h03fd : _629_;
  assign _628_ = fracleadingbits == 2'h0;
  assign _629_ = _628_ ? 13'h03fd : _631_;
  assign _630_ = fracleadingbits == 2'h1;
  assign _631_ = _630_ ? 13'h03fe : 13'h03ff;
  assign _632_ = exptentative_d5 + expupdate;
  assign _634_ = resultbeforeround + { 64'h0000000000000000, round };
  assign _635_ = resultrounded[64] | resultrounded[63];
  assign _636_ = resultrounded[62] & resultrounded[61];
  assign _637_ = _636_ & resultrounded[60];
  assign _638_ = _637_ & resultrounded[59];
  assign _639_ = _638_ & resultrounded[58];
  assign _640_ = _639_ & resultrounded[57];
  assign _641_ = _640_ & resultrounded[56];
  assign _642_ = _641_ & resultrounded[55];
  assign _643_ = _642_ & resultrounded[54];
  assign _645_ = _643_ & resultrounded[53];
  assign _646_ = _645_ & resultrounded[52];
  assign _647_ = _635_ | _646_;
  assign _648_ = tentativerisinf_d10 | roverflowed;
  assign _649_ = ~ risnan_d10;
  assign _650_ = _649_ & finalrisinf;
  assign _651_ = _650_ ? { rsgn_d5, inf_d10 } : _652_;
  assign _652_ = risnan_d10 ? { 1'h0, nan_d10 } : { rsgn_d5, resultrounded[62:0] };
  always @(posedge clk)
    _000_ <= asgn;
  always @(posedge clk)
    _111_ <= asgn_d1;
  always @(posedge clk)
    _222_ <= asgn_d2;
  always @(posedge clk)
    _333_ <= asgn_d3;
  always @(posedge clk)
    _444_ <= asgn_d4;
  always @(posedge clk)
    _555_ <= aiszero;
  always @(posedge clk)
    _654_ <= aiszero_d1;
  always @(posedge clk)
    _665_ <= aiszero_d2;
  always @(posedge clk)
    _676_ <= aiszero_d3;
  always @(posedge clk)
    _001_ <= aiszero_d4;
  always @(posedge clk)
    _012_ <= bsgn;
  always @(posedge clk)
    _023_ <= bsgn_d1;
  always @(posedge clk)
    _034_ <= bsgn_d2;
  always @(posedge clk)
    _045_ <= bsgn_d3;
  always @(posedge clk)
    _056_ <= bsgn_d4;
  always @(posedge clk)
    _067_ <= biszero;
  always @(posedge clk)
    _078_ <= biszero_d1;
  always @(posedge clk)
    _089_ <= biszero_d2;
  always @(posedge clk)
    _100_ <= biszero_d3;
  always @(posedge clk)
    _112_ <= biszero_d4;
  always @(posedge clk)
    _123_ <= aexpplusbexp;
  always @(posedge clk)
    _134_ <= aexpplusbexp_d1;
  always @(posedge clk)
    _145_ <= aexpplusbexp_d2;
  always @(posedge clk)
    _156_ <= aexpplusbexp_d3;
  always @(posedge clk)
    _167_ <= aexpplusbexp_d4;
  always @(posedge clk)
    _178_ <= csgn;
  always @(posedge clk)
    _189_ <= csgn_d1;
  always @(posedge clk)
    _200_ <= csgn_d2;
  always @(posedge clk)
    _211_ <= csgn_d3;
  always @(posedge clk)
    _223_ <= csgn_d4;
  always @(posedge clk)
    _234_ <= cisnormal;
  always @(posedge clk)
    _245_ <= cisnormal_d1;
  always @(posedge clk)
    _256_ <= cisnormal_d2;
  always @(posedge clk)
    _267_ <= cisnormal_d3;
  always @(posedge clk)
    _278_ <= cisnormal_d4;
  always @(posedge clk)
    _289_ <= ciszero;
  always @(posedge clk)
    _300_ <= ciszero_d1;
  always @(posedge clk)
    _311_ <= ciszero_d2;
  always @(posedge clk)
    _322_ <= ciszero_d3;
  always @(posedge clk)
    _334_ <= ciszero_d4;
  always @(posedge clk)
    _345_ <= risnan;
  always @(posedge clk)
    _356_ <= risnan_d1;
  always @(posedge clk)
    _367_ <= risnan_d2;
  always @(posedge clk)
    _378_ <= risnan_d3;
  always @(posedge clk)
    _389_ <= risnan_d4;
  always @(posedge clk)
    _400_ <= risnan_d5;
  always @(posedge clk)
    _411_ <= risnan_d6;
  always @(posedge clk)
    _422_ <= risnan_d7;
  always @(posedge clk)
    _433_ <= risnan_d8;
  always @(posedge clk)
    _445_ <= risnan_d9;
  always @(posedge clk)
    _456_ <= tentativerisinf;
  always @(posedge clk)
    _467_ <= tentativerisinf_d1;
  always @(posedge clk)
    _478_ <= tentativerisinf_d2;
  always @(posedge clk)
    _489_ <= tentativerisinf_d3;
  always @(posedge clk)
    _500_ <= tentativerisinf_d4;
  always @(posedge clk)
    _511_ <= tentativerisinf_d5;
  always @(posedge clk)
    _522_ <= tentativerisinf_d6;
  always @(posedge clk)
    _533_ <= tentativerisinf_d7;
  always @(posedge clk)
    _544_ <= tentativerisinf_d8;
  always @(posedge clk)
    _556_ <= tentativerisinf_d9;
  always @(posedge clk)
    _567_ <= cexp;
  always @(posedge clk)
    _578_ <= cexp_d1;
  always @(posedge clk)
    _589_ <= cexp_d2;
  always @(posedge clk)
    _600_ <= cexp_d3;
  always @(posedge clk)
    _611_ <= cexp_d4;
  always @(posedge clk)
    _622_ <= effectivesub;
  always @(posedge clk)
    _633_ <= effectivesub_d1;
  always @(posedge clk)
    _644_ <= effectivesub_d2;
  always @(posedge clk)
    _653_ <= expdiffsmall;
  always @(posedge clk)
    _655_ <= expdiffsmall_d1;
  always @(posedge clk)
    _656_ <= expdiffsmall_d2;
  always @(posedge clk)
    _657_ <= expdiffsmall_d3;
  always @(posedge clk)
    _658_ <= expdiffsmall_d4;
  always @(posedge clk)
    _659_ <= shiftvalue;
  always @(posedge clk)
    _660_ <= shiftvalue_d1;
  always @(posedge clk)
    _661_ <= shiftvalue_d2;
  always @(posedge clk)
    _662_ <= shiftvalue_d3;
  always @(posedge clk)
    _663_ <= shiftvalue_d4;
  always @(posedge clk)
    _664_ <= sticky1;
  always @(posedge clk)
    _666_ <= sticky1_d1;
  always @(posedge clk)
    _667_ <= sticky1_d2;
  always @(posedge clk)
    _668_ <= sticky1_d3;
  always @(posedge clk)
    _669_ <= sticky1_d4;
  always @(posedge clk)
    _670_ <= sticky1_d5;
  always @(posedge clk)
    _671_ <= sticky1_d6;
  always @(posedge clk)
    _672_ <= paligned;
  always @(posedge clk)
    _673_ <= paligned_d1;
  always @(posedge clk)
    _674_ <= paligned_d2;
  always @(posedge clk)
    _675_ <= rsgntentative;
  always @(posedge clk)
    _677_ <= rsgntentative_d1;
  always @(posedge clk)
    _678_ <= tmpexpcompres1;
  always @(posedge clk)
    _679_ <= tmpexpcompres1_d1;
  always @(posedge clk)
    _680_ <= tmpexpcompres1_d2;
  always @(posedge clk)
    _681_ <= tmpexpcompres1_d3;
  always @(posedge clk)
    _682_ <= tmpexpcompres1_d4;
  always @(posedge clk)
    _683_ <= rissubnormal;
  always @(posedge clk)
    _684_ <= rissubnormal_d1;
  always @(posedge clk)
    _685_ <= rissubnormal_d2;
  always @(posedge clk)
    _686_ <= rissubnormal_d3;
  always @(posedge clk)
    _002_ <= rissubnormal_d4;
  always @(posedge clk)
    _003_ <= riszero;
  always @(posedge clk)
    _004_ <= riszero_d1;
  always @(posedge clk)
    _005_ <= riszero_d2;
  always @(posedge clk)
    _006_ <= riszero_d3;
  always @(posedge clk)
    _007_ <= riszero_d4;
  always @(posedge clk)
    _008_ <= rsgn;
  always @(posedge clk)
    _009_ <= rsgn_d1;
  always @(posedge clk)
    _010_ <= rsgn_d2;
  always @(posedge clk)
    _011_ <= rsgn_d3;
  always @(posedge clk)
    _013_ <= rsgn_d4;
  always @(posedge clk)
    _014_ <= shiftvaluecasesubnormal;
  always @(posedge clk)
    _015_ <= shiftvaluecasesubnormal_d1;
  always @(posedge clk)
    _016_ <= shiftvaluecasesubnormal_d2;
  always @(posedge clk)
    _017_ <= shiftvaluecasesubnormal_d3;
  always @(posedge clk)
    _018_ <= shiftvaluecasesubnormal_d4;
  always @(posedge clk)
    _019_ <= exptentative;
  always @(posedge clk)
    _020_ <= exptentative_d1;
  always @(posedge clk)
    _021_ <= exptentative_d2;
  always @(posedge clk)
    _022_ <= exptentative_d3;
  always @(posedge clk)
    _024_ <= exptentative_d4;
  always @(posedge clk)
    _025_ <= inf;
  always @(posedge clk)
    _026_ <= inf_d1;
  always @(posedge clk)
    _027_ <= inf_d2;
  always @(posedge clk)
    _028_ <= inf_d3;
  always @(posedge clk)
    _029_ <= inf_d4;
  always @(posedge clk)
    _030_ <= inf_d5;
  always @(posedge clk)
    _031_ <= inf_d6;
  always @(posedge clk)
    _032_ <= inf_d7;
  always @(posedge clk)
    _033_ <= inf_d8;
  always @(posedge clk)
    _035_ <= inf_d9;
  always @(posedge clk)
    _036_ <= nan;
  always @(posedge clk)
    _037_ <= nan_d1;
  always @(posedge clk)
    _038_ <= nan_d2;
  always @(posedge clk)
    _039_ <= nan_d3;
  always @(posedge clk)
    _040_ <= nan_d4;
  always @(posedge clk)
    _041_ <= nan_d5;
  always @(posedge clk)
    _042_ <= nan_d6;
  always @(posedge clk)
    _043_ <= nan_d7;
  always @(posedge clk)
    _044_ <= nan_d8;
  always @(posedge clk)
    _046_ <= nan_d9;
  always @(posedge clk)
    _047_ <= negateAB;
  always @(posedge clk)
    _048_ <= negateab_d1;
  always @(posedge clk)
    _049_ <= negateab_d2;
  always @(posedge clk)
    _050_ <= negateab_d3;
  always @(posedge clk)
    _051_ <= negateab_d4;
  always @(posedge clk)
    _052_ <= negateC;
  always @(posedge clk)
    _053_ <= negatec_d1;
  always @(posedge clk)
    _054_ <= negatec_d2;
  always @(posedge clk)
    _055_ <= negatec_d3;
  always @(posedge clk)
    _057_ <= negatec_d4;
  assign _058_ = A[52] | A[53];
  assign _059_ = _058_ | A[54];
  assign _060_ = _059_ | A[55];
  assign _061_ = _060_ | A[56];
  assign _062_ = _061_ | A[57];
  assign _063_ = _062_ | A[58];
  assign _064_ = _063_ | A[59];
  assign _065_ = _064_ | A[60];
  assign _066_ = _065_ | A[61];
  assign _068_ = _066_ | A[62];
  assign _069_ = A[52] & A[53];
  assign _070_ = _069_ & A[54];
  assign _071_ = _070_ & A[55];
  assign _072_ = _071_ & A[56];
  assign _073_ = _072_ & A[57];
  assign _074_ = _073_ & A[58];
  assign _075_ = _074_ & A[59];
  assign _076_ = _075_ & A[60];
  assign _077_ = _076_ & A[61];
  assign _079_ = _077_ & A[62];
  assign _080_ = A[0] | A[1];
  assign _081_ = _080_ | A[2];
  assign _082_ = _081_ | A[3];
  assign _083_ = _082_ | A[4];
  assign _084_ = _083_ | A[5];
  assign _085_ = _084_ | A[6];
  assign _086_ = _085_ | A[7];
  assign _087_ = _086_ | A[8];
  assign _088_ = _087_ | A[9];
  assign _090_ = _088_ | A[10];
  assign _091_ = _090_ | A[11];
  assign _092_ = _091_ | A[12];
  assign _093_ = _092_ | A[13];
  assign _094_ = _093_ | A[14];
  assign _095_ = _094_ | A[15];
  assign _096_ = _095_ | A[16];
  assign _097_ = _096_ | A[17];
  assign _098_ = _097_ | A[18];
  assign _099_ = _098_ | A[19];
  assign _101_ = _099_ | A[20];
  assign _102_ = _101_ | A[21];
  assign _103_ = _102_ | A[22];
  assign _104_ = _103_ | A[23];
  assign _105_ = _104_ | A[24];
  assign _106_ = _105_ | A[25];
  assign _107_ = _106_ | A[26];
  assign _108_ = _107_ | A[27];
  assign _109_ = _108_ | A[28];
  assign _110_ = _109_ | A[29];
  assign _113_ = _110_ | A[30];
  assign _114_ = _113_ | A[31];
  assign _115_ = _114_ | A[32];
  assign _116_ = _115_ | A[33];
  assign _117_ = _116_ | A[34];
  assign _118_ = _117_ | A[35];
  assign _119_ = _118_ | A[36];
  assign _120_ = _119_ | A[37];
  assign _121_ = _120_ | A[38];
  assign _122_ = _121_ | A[39];
  assign _124_ = _122_ | A[40];
  assign _125_ = _124_ | A[41];
  assign _126_ = _125_ | A[42];
  assign _127_ = _126_ | A[43];
  assign _128_ = _127_ | A[44];
  assign _129_ = _128_ | A[45];
  assign _130_ = _129_ | A[46];
  assign _131_ = _130_ | A[47];
  assign _132_ = _131_ | A[48];
  assign _133_ = _132_ | A[49];
  assign _135_ = _133_ | A[50];
  assign _136_ = _135_ | A[51];
  assign _137_ = ~ aisnormal;
  assign _138_ = ~ ahasnonnullsig;
  assign _139_ = _137_ & _138_;
  assign _140_ = ~ ahasnonnullsig;
  assign _141_ = aisinfornan & _140_;
  assign _142_ = aisinfornan & ahasnonnullsig;
  assign _143_ = B[52] | B[53];
  assign _144_ = _143_ | B[54];
  assign _146_ = _144_ | B[55];
  assign _147_ = _146_ | B[56];
  assign _148_ = _147_ | B[57];
  assign _149_ = _148_ | B[58];
  assign _150_ = _149_ | B[59];
  assign _151_ = _150_ | B[60];
  assign _152_ = _151_ | B[61];
  assign _153_ = _152_ | B[62];
  assign _154_ = B[52] & B[53];
  assign _155_ = _154_ & B[54];
  assign _157_ = _155_ & B[55];
  assign _158_ = _157_ & B[56];
  assign _159_ = _158_ & B[57];
  assign _160_ = _159_ & B[58];
  assign _161_ = _160_ & B[59];
  assign _162_ = _161_ & B[60];
  assign _163_ = _162_ & B[61];
  assign _164_ = _163_ & B[62];
  assign _165_ = B[0] | B[1];
  assign _166_ = _165_ | B[2];
  assign _168_ = _166_ | B[3];
  assign _169_ = _168_ | B[4];
  assign _170_ = _169_ | B[5];
  assign _171_ = _170_ | B[6];
  assign _172_ = _171_ | B[7];
  assign _173_ = _172_ | B[8];
  assign _174_ = _173_ | B[9];
  assign _175_ = _174_ | B[10];
  assign _176_ = _175_ | B[11];
  assign _177_ = _176_ | B[12];
  assign _179_ = _177_ | B[13];
  assign _180_ = _179_ | B[14];
  assign _181_ = _180_ | B[15];
  assign _182_ = _181_ | B[16];
  assign _183_ = _182_ | B[17];
  assign _184_ = _183_ | B[18];
  assign _185_ = _184_ | B[19];
  assign _186_ = _185_ | B[20];
  assign _187_ = _186_ | B[21];
  assign _188_ = _187_ | B[22];
  assign _190_ = _188_ | B[23];
  assign _191_ = _190_ | B[24];
  assign _192_ = _191_ | B[25];
  assign _193_ = _192_ | B[26];
  assign _194_ = _193_ | B[27];
  assign _195_ = _194_ | B[28];
  assign _196_ = _195_ | B[29];
  assign _197_ = _196_ | B[30];
  assign _198_ = _197_ | B[31];
  assign _199_ = _198_ | B[32];
  assign _201_ = _199_ | B[33];
  assign _202_ = _201_ | B[34];
  assign _203_ = _202_ | B[35];
  assign _204_ = _203_ | B[36];
  assign _205_ = _204_ | B[37];
  assign _206_ = _205_ | B[38];
  assign _207_ = _206_ | B[39];
  assign _208_ = _207_ | B[40];
  assign _209_ = _208_ | B[41];
  assign _210_ = _209_ | B[42];
  assign _212_ = _210_ | B[43];
  assign _213_ = _212_ | B[44];
  assign _214_ = _213_ | B[45];
  assign _215_ = _214_ | B[46];
  assign _216_ = _215_ | B[47];
  assign _217_ = _216_ | B[48];
  assign _218_ = _217_ | B[49];
  assign _219_ = _218_ | B[50];
  assign _220_ = _219_ | B[51];
  assign _221_ = ~ bisnormal;
  assign _224_ = ~ bhasnonnullsig;
  assign _225_ = _221_ & _224_;
  assign _226_ = ~ bhasnonnullsig;
  assign _227_ = bisinfornan & _226_;
  assign _228_ = bisinfornan & bhasnonnullsig;
  assign _229_ = aexpfield - { 10'h1ff, aisnormal };
  assign _230_ = bexpfield - { 10'h1ff, bisnormal };
  assign _231_ = { aexp[10], aexp } + { bexp[10], bexp };
  assign _232_ = C[52] | C[53];
  assign _233_ = _232_ | C[54];
  assign _235_ = _233_ | C[55];
  assign _236_ = _235_ | C[56];
  assign _237_ = _236_ | C[57];
  assign _238_ = _237_ | C[58];
  assign _239_ = _238_ | C[59];
  assign _240_ = _239_ | C[60];
  assign _241_ = _240_ | C[61];
  assign _242_ = _241_ | C[62];
  assign _243_ = C[52] & C[53];
  assign _244_ = _243_ & C[54];
  assign _246_ = _244_ & C[55];
  assign _247_ = _246_ & C[56];
  assign _248_ = _247_ & C[57];
  assign _249_ = _248_ & C[58];
  assign _250_ = _249_ & C[59];
  assign _251_ = _250_ & C[60];
  assign _252_ = _251_ & C[61];
  assign _253_ = _252_ & C[62];
  assign _254_ = C[0] | C[1];
  assign _255_ = _254_ | C[2];
  assign _257_ = _255_ | C[3];
  assign _258_ = _257_ | C[4];
  assign _259_ = _258_ | C[5];
  assign _260_ = _259_ | C[6];
  assign _261_ = _260_ | C[7];
  assign _262_ = _261_ | C[8];
  assign _263_ = _262_ | C[9];
  assign _264_ = _263_ | C[10];
  assign _265_ = _264_ | C[11];
  assign _266_ = _265_ | C[12];
  assign _268_ = _266_ | C[13];
  assign _269_ = _268_ | C[14];
  assign _270_ = _269_ | C[15];
  assign _271_ = _270_ | C[16];
  assign _272_ = _271_ | C[17];
  assign _273_ = _272_ | C[18];
  assign _274_ = _273_ | C[19];
  assign _275_ = _274_ | C[20];
  assign _276_ = _275_ | C[21];
  assign _277_ = _276_ | C[22];
  assign _279_ = _277_ | C[23];
  assign _280_ = _279_ | C[24];
  assign _281_ = _280_ | C[25];
  assign _282_ = _281_ | C[26];
  assign _283_ = _282_ | C[27];
  assign _284_ = _283_ | C[28];
  assign _285_ = _284_ | C[29];
  assign _286_ = _285_ | C[30];
  assign _287_ = _286_ | C[31];
  assign _288_ = _287_ | C[32];
  assign _290_ = _288_ | C[33];
  assign _291_ = _290_ | C[34];
  assign _292_ = _291_ | C[35];
  assign _293_ = _292_ | C[36];
  assign _294_ = _293_ | C[37];
  assign _295_ = _294_ | C[38];
  assign _296_ = _295_ | C[39];
  assign _297_ = _296_ | C[40];
  assign _298_ = _297_ | C[41];
  assign _299_ = _298_ | C[42];
  assign _301_ = _299_ | C[43];
  assign _302_ = _301_ | C[44];
  assign _303_ = _302_ | C[45];
  assign _304_ = _303_ | C[46];
  assign _305_ = _304_ | C[47];
  assign _306_ = _305_ | C[48];
  assign _307_ = _306_ | C[49];
  assign _308_ = _307_ | C[50];
  assign _309_ = _308_ | C[51];
  assign _310_ = ~ cisnormal;
  assign _312_ = ~ chasnonnullsig;
  assign _313_ = _310_ & _312_;
  assign _314_ = ~ chasnonnullsig;
  assign _315_ = cisinfornan & _314_;
  assign _316_ = cisinfornan & chasnonnullsig;
  assign _317_ = aisnan | bisnan;
  assign _318_ = _317_ | cisnan;
  assign _319_ = aisinf | bisinf;
  assign _320_ = _319_ & cisinf;
  assign _321_ = asgn ^ bsgn;
  assign _323_ = _321_ ^ csgn;
  assign _324_ = _320_ & _323_;
  assign _325_ = _318_ | _324_;
  assign _326_ = biszero | bisnan;
  assign _327_ = ~ _326_;
  assign _328_ = aisinf & _327_;
  assign _329_ = aiszero | aisnan;
  assign _330_ = ~ _329_;
  assign _331_ = bisinf & _330_;
  assign _332_ = _328_ | _331_;
  assign _335_ = ~ cisnan;
  assign _336_ = _332_ & _335_;
  assign _337_ = asgn ^ bsgn;
  assign _338_ = _337_ ^ csgn;
  assign _339_ = ~ _338_;
  assign _340_ = cisinf & _339_;
  assign _341_ = ~ cisinf;
  assign _342_ = _340_ | _341_;
  assign _343_ = _336_ & _342_;
  assign _344_ = aisnan | bisnan;
  assign _346_ = ~ _344_;
  assign _347_ = cisinf & _346_;
  assign _348_ = aisinf | bisinf;
  assign _349_ = asgn ^ bsgn;
  assign _350_ = _349_ ^ csgn;
  assign _351_ = ~ _350_;
  assign _352_ = _348_ & _351_;
  assign _353_ = aisinf | bisinf;
  assign _354_ = ~ _353_;
  assign _355_ = _352_ | _354_;
  assign _357_ = _347_ & _355_;
  assign _358_ = _343_ | _357_;
  assign _359_ = cexpfield - { 10'h1ff, cisnormal };
  assign _360_ = negateAB ^ asgn;
  assign _361_ = _360_ ^ bsgn;
  assign _362_ = negateC ^ csgn;
  assign _363_ = _361_ ^ _362_;
  assign _364_ = { 2'h0, aexpfield } + { 2'h0, bexpfield };
  assign _365_ = _364_ - { 12'h1ff, aisnormal };
  assign _366_ = _365_ - { 12'h000, bisnormal };
  assign _368_ = { 2'h0, cexpfield } - expdiffprepare;
  assign _369_ = _368_ - { 12'h000, cisnormal };
  assign _370_ = expdiff + 13'h006a;
  assign _371_ = expdiff - 13'h0003;
  assign _372_ = expdiff - 13'h0038;
  assign _373_ = expdiffverysmall ? 8'ha3 : _375_;
  assign _374_ = 8'h38 - expdiff[7:0];
  assign _375_ = expdiffnotlarge ? _374_ : 8'h00;
  assign _377_ = csigshifted[0] | csigshifted[1];
  assign _379_ = _377_ | csigshifted[2];
  assign _380_ = _379_ | csigshifted[3];
  assign _381_ = _380_ | csigshifted[4];
  assign _382_ = _381_ | csigshifted[5];
  assign _383_ = _382_ | csigshifted[6];
  assign _384_ = _383_ | csigshifted[7];
  assign _385_ = _384_ | csigshifted[8];
  assign _386_ = _385_ | csigshifted[9];
  assign _387_ = _386_ | csigshifted[10];
  assign _388_ = _387_ | csigshifted[11];
  assign _390_ = _388_ | csigshifted[12];
  assign _391_ = _390_ | csigshifted[13];
  assign _392_ = _391_ | csigshifted[14];
  assign _393_ = _392_ | csigshifted[15];
  assign _394_ = _393_ | csigshifted[16];
  assign _395_ = _394_ | csigshifted[17];
  assign _396_ = _395_ | csigshifted[18];
  assign _397_ = _396_ | csigshifted[19];
  assign _398_ = _397_ | csigshifted[20];
  assign _399_ = _398_ | csigshifted[21];
  assign _401_ = _399_ | csigshifted[22];
  assign _402_ = _401_ | csigshifted[23];
  assign _403_ = _402_ | csigshifted[24];
  assign _404_ = _403_ | csigshifted[25];
  assign _405_ = _404_ | csigshifted[26];
  assign _406_ = _405_ | csigshifted[27];
  assign _407_ = _406_ | csigshifted[28];
  assign _408_ = _407_ | csigshifted[29];
  assign _409_ = _408_ | csigshifted[30];
  assign _410_ = _409_ | csigshifted[31];
  assign _412_ = _410_ | csigshifted[32];
  assign _413_ = _412_ | csigshifted[33];
  assign _414_ = _413_ | csigshifted[34];
  assign _415_ = _414_ | csigshifted[35];
  assign _416_ = _415_ | csigshifted[36];
  assign _417_ = _416_ | csigshifted[37];
  lzc_110_f300_uid6 ieeefma_11_52_f300_uid2leadingzerocounter (
    .clk(clk),
    .i(bigsumabslowerbits),
    .o(_450_)
  );
  leftshifter163_by_max_162_f300_uid8 normalizationshifter (
    .clk(clk),
    .r(_475_),
    .s(normshiftvalue),
    .x(bigsumabs)
  );
  rightshifter53_by_max_163_f300_uid4 rightshiftercomponent (
    .clk(clk),
    .r(_376_),
    .s(shiftvalue),
    .x(csig)
  );
  assign asgn = A[63];
  assign asgn_d1 = _000_;
  assign asgn_d2 = _111_;
  assign asgn_d3 = _222_;
  assign asgn_d4 = _333_;
  assign asgn_d5 = _444_;
  assign aexpfield = A[62:52];
  assign asigfield = A[51:0];
  assign aisnormal = _068_;
  assign aisinfornan = _079_;
  assign ahasnonnullsig = _136_;
  assign aiszero = _139_;
  assign aiszero_d1 = _555_;
  assign aiszero_d2 = _654_;
  assign aiszero_d3 = _665_;
  assign aiszero_d4 = _676_;
  assign aiszero_d5 = _001_;
  assign aisinf = _141_;
  assign aisnan = _142_;
  assign bsgn = B[63];
  assign bsgn_d1 = _012_;
  assign bsgn_d2 = _023_;
  assign bsgn_d3 = _034_;
  assign bsgn_d4 = _045_;
  assign bsgn_d5 = _056_;
  assign bexpfield = B[62:52];
  assign bsigfield = B[51:0];
  assign bisnormal = _153_;
  assign bisinfornan = _164_;
  assign bhasnonnullsig = _220_;
  assign biszero = _225_;
  assign biszero_d1 = _067_;
  assign biszero_d2 = _078_;
  assign biszero_d3 = _089_;
  assign biszero_d4 = _100_;
  assign biszero_d5 = _112_;
  assign bisinf = _227_;
  assign bisnan = _228_;
  assign aexp = _229_;
  assign bexp = _230_;
  assign asig = { aisnormal, asigfield };
  assign bsig = { bisnormal, bsigfield };
  assign aexpplusbexp = _231_;
  assign aexpplusbexp_d1 = _123_;
  assign aexpplusbexp_d2 = _134_;
  assign aexpplusbexp_d3 = _145_;
  assign aexpplusbexp_d4 = _156_;
  assign aexpplusbexp_d5 = _167_;
  assign csgn = C[63];
  assign csgn_d1 = _178_;
  assign csgn_d2 = _189_;
  assign csgn_d3 = _200_;
  assign csgn_d4 = _211_;
  assign csgn_d5 = _223_;
  assign cexpfield = C[62:52];
  assign csigfield = C[51:0];
  assign cisnormal = _242_;
  assign cisnormal_d1 = _234_;
  assign cisnormal_d2 = _245_;
  assign cisnormal_d3 = _256_;
  assign cisnormal_d4 = _267_;
  assign cisnormal_d5 = _278_;
  assign cisinfornan = _253_;
  assign chasnonnullsig = _309_;
  assign ciszero = _313_;
  assign ciszero_d1 = _289_;
  assign ciszero_d2 = _300_;
  assign ciszero_d3 = _311_;
  assign ciszero_d4 = _322_;
  assign ciszero_d5 = _334_;
  assign cisinf = _315_;
  assign cisnan = _316_;
  assign risnan = _325_;
  assign risnan_d1 = _345_;
  assign risnan_d2 = _356_;
  assign risnan_d3 = _367_;
  assign risnan_d4 = _378_;
  assign risnan_d5 = _389_;
  assign risnan_d6 = _400_;
  assign risnan_d7 = _411_;
  assign risnan_d8 = _422_;
  assign risnan_d9 = _433_;
  assign risnan_d10 = _445_;
  assign tentativerisinf = _358_;
  assign tentativerisinf_d1 = _456_;
  assign tentativerisinf_d2 = _467_;
  assign tentativerisinf_d3 = _478_;
  assign tentativerisinf_d4 = _489_;
  assign tentativerisinf_d5 = _500_;
  assign tentativerisinf_d6 = _511_;
  assign tentativerisinf_d7 = _522_;
  assign tentativerisinf_d8 = _533_;
  assign tentativerisinf_d9 = _544_;
  assign tentativerisinf_d10 = _556_;
  assign cexp = _359_;
  assign cexp_d1 = _567_;
  assign cexp_d2 = _578_;
  assign cexp_d3 = _589_;
  assign cexp_d4 = _600_;
  assign cexp_d5 = _611_;
  assign effectivesub = _363_;
  assign effectivesub_d1 = _622_;
  assign effectivesub_d2 = _633_;
  assign effectivesub_d3 = _644_;
  assign csig = { cisnormal, csigfield };
  assign expdiffprepare = _366_;
  assign expdiff = _369_;
  assign tmpexpcomp1 = _370_;
  assign expdiffverysmall = tmpexpcomp1[12];
  assign tmpexpcomp2 = _371_;
  assign expdiffsmall = tmpexpcomp2[12];
  assign expdiffsmall_d1 = _653_;
  assign expdiffsmall_d2 = _655_;
  assign expdiffsmall_d3 = _656_;
  assign expdiffsmall_d4 = _657_;
  assign expdiffsmall_d5 = _658_;
  assign tmpexpcomp3 = _372_;
  assign expdiffnotlarge = tmpexpcomp3[12];
  assign shiftvalue = _373_;
  assign shiftvalue_d1 = _659_;
  assign shiftvalue_d2 = _660_;
  assign shiftvalue_d3 = _661_;
  assign shiftvalue_d4 = _662_;
  assign shiftvalue_d5 = _663_;
  assign csigshifted = \rightshiftercomponent:921 ;
  assign sticky1 = _434_;
  assign sticky1_d1 = _664_;
  assign sticky1_d2 = _666_;
  assign sticky1_d3 = _667_;
  assign sticky1_d4 = _668_;
  assign sticky1_d5 = _669_;
  assign sticky1_d6 = _670_;
  assign sticky1_d7 = _671_;
  assign csigshiftedt = csigshifted[215:53];
  assign p = _435_;
  assign paligned = { 55'h00000000000000, p, 2'h0 };
  assign paligned_d1 = _672_;
  assign paligned_d2 = _673_;
  assign paligned_d3 = _674_;
  assign csiginverted = _437_;
  assign bigsum = _440_;
  assign bigsum2 = _441_;
  assign rsgntentative = _446_;
  assign rsgntentative_d1 = _675_;
  assign rsgntentative_d2 = _677_;
  assign bigsumabs = _449_;
  assign bigsumabslowerbits = bigsumabs[109:0];
  assign l = \ieeefma_11_52_f300_uid2leadingzerocounter:1084 ;
  assign tmpexpcompres1 = _451_;
  assign tmpexpcompres1_d1 = _678_;
  assign tmpexpcompres1_d2 = _679_;
  assign tmpexpcompres1_d3 = _680_;
  assign tmpexpcompres1_d4 = _681_;
  assign tmpexpcompres1_d5 = _682_;
  assign tmpexpcompres2 = _452_;
  assign rissubnormal = _455_;
  assign rissubnormal_d1 = _683_;
  assign rissubnormal_d2 = _684_;
  assign rissubnormal_d3 = _685_;
  assign rissubnormal_d4 = _686_;
  assign rissubnormal_d5 = _002_;
  assign riszero = _458_;
  assign riszero_d1 = _003_;
  assign riszero_d2 = _004_;
  assign riszero_d3 = _005_;
  assign riszero_d4 = _006_;
  assign riszero_d5 = _007_;
  assign rsgn = _465_;
  assign rsgn_d1 = _008_;
  assign rsgn_d2 = _009_;
  assign rsgn_d3 = _010_;
  assign rsgn_d4 = _011_;
  assign rsgn_d5 = _013_;
  assign shiftvaluecasesubnormal = _468_;
  assign shiftvaluecasesubnormal_d1 = _014_;
  assign shiftvaluecasesubnormal_d2 = _015_;
  assign shiftvaluecasesubnormal_d3 = _016_;
  assign shiftvaluecasesubnormal_d4 = _017_;
  assign shiftvaluecasesubnormal_d5 = _018_;
  assign normshiftvalue = _472_;
  assign bigsumnormd = \normalizationshifter:1148 ;
  assign exptentative = _476_;
  assign exptentative_d1 = _019_;
  assign exptentative_d2 = _020_;
  assign exptentative_d3 = _021_;
  assign exptentative_d4 = _022_;
  assign exptentative_d5 = _024_;
  assign sticky2 = _603_;
  assign fractentative = bigsumnormd[163:108];
  assign fracleadingbitsnormal = fractentative[55:54];
  assign fracleadingbits = _604_;
  assign fracresultnormd = _606_;
  assign fracresultroundbit = _610_;
  assign fracresultstickybit = _616_;
  assign round = _626_;
  assign expupdate = _627_;
  assign exponentresult1 = _632_;
  assign resultbeforeround = { exponentresult1, fracresultnormd };
  assign resultrounded = _634_;
  assign roverflowed = _647_;
  assign finalrisinf = _648_;
  assign inf = 63'h7ff0000000000000;
  assign inf_d1 = _025_;
  assign inf_d2 = _026_;
  assign inf_d3 = _027_;
  assign inf_d4 = _028_;
  assign inf_d5 = _029_;
  assign inf_d6 = _030_;
  assign inf_d7 = _031_;
  assign inf_d8 = _032_;
  assign inf_d9 = _033_;
  assign inf_d10 = _035_;
  assign nan = 63'h7fffffffffffffff;
  assign nan_d1 = _036_;
  assign nan_d2 = _037_;
  assign nan_d3 = _038_;
  assign nan_d4 = _039_;
  assign nan_d5 = _040_;
  assign nan_d6 = _041_;
  assign nan_d7 = _042_;
  assign nan_d8 = _043_;
  assign nan_d9 = _044_;
  assign nan_d10 = _046_;
  assign negateab_d1 = _047_;
  assign negateab_d2 = _048_;
  assign negateab_d3 = _049_;
  assign negateab_d4 = _050_;
  assign negateab_d5 = _051_;
  assign negatec_d1 = _052_;
  assign negatec_d2 = _053_;
  assign negatec_d3 = _054_;
  assign negatec_d4 = _055_;
  assign negatec_d5 = _057_;
  assign \rightshiftercomponent:921  = _376_;
  assign \ieeefma_11_52_f300_uid2leadingzerocounter:1084  = _450_;
  assign \normalizationshifter:1148  = _475_;
  assign R = _651_;
endmodule

module leftshifter163_by_max_162_f300_uid8(clk, x, s, r);
  reg [7:0] _00_;
  reg [7:0] _01_;
  reg [7:0] _02_;
  reg [7:0] _03_;
  reg [7:0] _04_;
  reg [162:0] _05_;
  reg [162:0] _06_;
  reg [163:0] _07_;
  reg [169:0] _08_;
  reg [193:0] _09_;
  reg [289:0] _10_;
  reg [289:0] _11_;
  wire [163:0] _12_;
  wire [165:0] _13_;
  wire [169:0] _14_;
  wire [177:0] _15_;
  wire [193:0] _16_;
  wire [225:0] _17_;
  wire [289:0] _18_;
  wire [417:0] _19_;
  input clk;
  wire clk;
  wire [162:0] level0;
  wire [162:0] level0_d1;
  wire [162:0] level0_d2;
  wire [163:0] level1;
  wire [163:0] level1_d1;
  wire [165:0] level2;
  wire [169:0] level3;
  wire [169:0] level3_d1;
  wire [177:0] level4;
  wire [193:0] level5;
  wire [193:0] level5_d1;
  wire [225:0] level6;
  wire [289:0] level7;
  wire [289:0] level7_d1;
  wire [289:0] level7_d2;
  wire [417:0] level8;
  wire [7:0] ps;
  wire [7:0] ps_d1;
  wire [7:0] ps_d2;
  wire [7:0] ps_d3;
  wire [7:0] ps_d4;
  wire [7:0] ps_d5;
  output [324:0] r;
  wire [324:0] r;
  input [7:0] s;
  wire [7:0] s;
  input [162:0] x;
  wire [162:0] x;
  always @(posedge clk)
    _00_ <= ps;
  always @(posedge clk)
    _01_ <= ps_d1;
  always @(posedge clk)
    _02_ <= ps_d2;
  always @(posedge clk)
    _03_ <= ps_d3;
  always @(posedge clk)
    _04_ <= ps_d4;
  always @(posedge clk)
    _05_ <= level0;
  always @(posedge clk)
    _06_ <= level0_d1;
  always @(posedge clk)
    _07_ <= level1;
  always @(posedge clk)
    _08_ <= level3;
  always @(posedge clk)
    _09_ <= level5;
  always @(posedge clk)
    _10_ <= level7;
  always @(posedge clk)
    _11_ <= level7_d1;
  assign _12_ = ps[0] ? { level0_d2, 1'h0 } : { 1'h0, level0_d2 };
  assign _13_ = ps_d1[1] ? { level1_d1, 2'h0 } : { 2'h0, level1_d1 };
  assign _14_ = ps_d1[2] ? { level2, 4'h0 } : { 4'h0, level2 };
  assign _15_ = ps_d2[3] ? { level3_d1, 8'h00 } : { 8'h00, level3_d1 };
  assign _16_ = ps_d2[4] ? { level4, 16'h0000 } : { 16'h0000, level4 };
  assign _17_ = ps_d3[5] ? { level5_d1, 32'h00000000 } : { 32'h00000000, level5_d1 };
  assign _18_ = ps_d3[6] ? { level6, 64'h0000000000000000 } : { 64'h0000000000000000, level6 };
  assign _19_ = ps_d5[7] ? { level7_d2, 128'h00000000000000000000000000000000 } : { 128'h00000000000000000000000000000000, level7_d2 };
  assign ps = s;
  assign ps_d1 = _00_;
  assign ps_d2 = _01_;
  assign ps_d3 = _02_;
  assign ps_d4 = _03_;
  assign ps_d5 = _04_;
  assign level0 = x;
  assign level0_d1 = _05_;
  assign level0_d2 = _06_;
  assign level1 = _12_;
  assign level1_d1 = _07_;
  assign level2 = _13_;
  assign level3 = _14_;
  assign level3_d1 = _08_;
  assign level4 = _15_;
  assign level5 = _16_;
  assign level5_d1 = _09_;
  assign level6 = _17_;
  assign level7 = _18_;
  assign level7_d1 = _10_;
  assign level7_d2 = _11_;
  assign level8 = _19_;
  assign r = level8[324:0];
endmodule

module lzc_110_f300_uid6(clk, i, o);
  reg _00_;
  reg _01_;
  reg [62:0] _02_;
  reg _03_;
  reg _04_;
  reg _05_;
  reg [6:0] _06_;
  wire _07_;
  wire _08_;
  wire [62:0] _09_;
  wire _10_;
  wire _11_;
  wire [30:0] _12_;
  wire _13_;
  wire _14_;
  wire [14:0] _15_;
  wire _16_;
  wire _17_;
  wire [6:0] _18_;
  wire _19_;
  wire _20_;
  wire [2:0] _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire [1:0] _26_;
  input clk;
  wire clk;
  wire digit2;
  wire digit3;
  wire digit3_d1;
  wire digit4;
  wire digit4_d1;
  wire digit5;
  wire digit5_d1;
  wire digit6;
  wire digit6_d1;
  wire digit6_d2;
  input [109:0] i;
  wire [109:0] i;
  wire [2:0] level2;
  wire [6:0] level3;
  wire [6:0] level3_d1;
  wire [14:0] level4;
  wire [30:0] level5;
  wire [62:0] level6;
  wire [62:0] level6_d1;
  wire [126:0] level7;
  wire [1:0] lowbits;
  output [6:0] o;
  wire [6:0] o;
  wire [4:0] outhighbits;
  always @(posedge clk)
    _00_ <= digit6;
  always @(posedge clk)
    _01_ <= digit6_d1;
  always @(posedge clk)
    _02_ <= level6;
  always @(posedge clk)
    _03_ <= digit5;
  always @(posedge clk)
    _04_ <= digit4;
  always @(posedge clk)
    _05_ <= digit3;
  always @(posedge clk)
    _06_ <= level3;
  assign _07_ = level7[126:63] == 64'h0000000000000000;
  assign _08_ = _07_ ? 1'h1 : 1'h0;
  assign _09_ = digit6 ? level7[62:0] : level7[126:64];
  assign _10_ = level6_d1[62:31] == 32'd0;
  assign _11_ = _10_ ? 1'h1 : 1'h0;
  assign _12_ = digit5 ? level6_d1[30:0] : level6_d1[62:32];
  assign _13_ = level5[30:15] == 16'h0000;
  assign _14_ = _13_ ? 1'h1 : 1'h0;
  assign _15_ = digit4 ? level5[14:0] : level5[30:16];
  assign _16_ = level4[14:7] == 8'h00;
  assign _17_ = _16_ ? 1'h1 : 1'h0;
  assign _18_ = digit3 ? level4[6:0] : level4[14:8];
  assign _19_ = level3_d1[6:3] == 4'h0;
  assign _20_ = _19_ ? 1'h1 : 1'h0;
  assign _21_ = digit2 ? level3_d1[2:0] : level3_d1[6:4];
  assign _22_ = level2 == 3'h0;
  assign _23_ = level2 == 3'h1;
  assign _24_ = level2 == 3'h2;
  assign _25_ = level2 == 3'h3;
  function [1:0] \1715 ;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* parallel_case *)
    casez (s)
      4'b???1:
        \1715  = b[1:0];
      4'b??1?:
        \1715  = b[3:2];
      4'b?1??:
        \1715  = b[5:4];
      4'b1???:
        \1715  = b[7:6];
      default:
        \1715  = a;
    endcase
  endfunction
  assign _26_ = \1715 (2'h0, 8'h5b, { _25_, _24_, _23_, _22_ });
  assign level7 = { i, 17'h1ffff };
  assign digit6 = _08_;
  assign digit6_d1 = _00_;
  assign digit6_d2 = _01_;
  assign level6 = _09_;
  assign level6_d1 = _02_;
  assign digit5 = _11_;
  assign digit5_d1 = _03_;
  assign level5 = _12_;
  assign digit4 = _14_;
  assign digit4_d1 = _04_;
  assign level4 = _15_;
  assign digit3 = _17_;
  assign digit3_d1 = _05_;
  assign level3 = _18_;
  assign level3_d1 = _06_;
  assign digit2 = _20_;
  assign level2 = _21_;
  assign lowbits = _26_;
  assign outhighbits = { digit6_d2, digit5_d1, digit4_d1, digit3_d1, digit2 };
  assign o = { outhighbits, lowbits };
endmodule

module rightshifter53_by_max_163_f300_uid4(clk, x, s, r);
  reg [7:0] _00_;
  reg [7:0] _01_;
  reg [7:0] _02_;
  reg [83:0] _03_;
  reg [179:0] _04_;
  reg [179:0] _05_;
  wire [53:0] _06_;
  wire [55:0] _07_;
  wire [59:0] _08_;
  wire [67:0] _09_;
  wire [83:0] _10_;
  wire [115:0] _11_;
  wire [179:0] _12_;
  wire [307:0] _13_;
  input clk;
  wire clk;
  wire [52:0] level0;
  wire [53:0] level1;
  wire [55:0] level2;
  wire [59:0] level3;
  wire [67:0] level4;
  wire [83:0] level5;
  wire [83:0] level5_d1;
  wire [115:0] level6;
  wire [179:0] level7;
  wire [179:0] level7_d1;
  wire [179:0] level7_d2;
  wire [307:0] level8;
  wire [7:0] ps;
  wire [7:0] ps_d1;
  wire [7:0] ps_d2;
  wire [7:0] ps_d3;
  output [215:0] r;
  wire [215:0] r;
  input [7:0] s;
  wire [7:0] s;
  input [52:0] x;
  wire [52:0] x;
  always @(posedge clk)
    _00_ <= ps;
  always @(posedge clk)
    _01_ <= ps_d1;
  always @(posedge clk)
    _02_ <= ps_d2;
  always @(posedge clk)
    _03_ <= level5;
  always @(posedge clk)
    _04_ <= level7;
  always @(posedge clk)
    _05_ <= level7_d1;
  assign _06_ = ps[0] ? { 1'h0, level0 } : { level0, 1'h0 };
  assign _07_ = ps[1] ? { 2'h0, level1 } : { level1, 2'h0 };
  assign _08_ = ps[2] ? { 4'h0, level2 } : { level2, 4'h0 };
  assign _09_ = ps[3] ? { 8'h00, level3 } : { level3, 8'h00 };
  assign _10_ = ps[4] ? { 16'h0000, level4 } : { level4, 16'h0000 };
  assign _11_ = ps_d1[5] ? { 32'h00000000, level5_d1 } : { level5_d1, 32'h00000000 };
  assign _12_ = ps_d1[6] ? { 64'h0000000000000000, level6 } : { level6, 64'h0000000000000000 };
  assign _13_ = ps_d3[7] ? { 128'h00000000000000000000000000000000, level7_d2 } : { level7_d2, 128'h00000000000000000000000000000000 };
  assign ps = s;
  assign ps_d1 = _00_;
  assign ps_d2 = _01_;
  assign ps_d3 = _02_;
  assign level0 = x;
  assign level1 = _06_;
  assign level2 = _07_;
  assign level3 = _08_;
  assign level4 = _09_;
  assign level5 = _10_;
  assign level5_d1 = _03_;
  assign level6 = _11_;
  assign level7 = _12_;
  assign level7_d1 = _04_;
  assign level7_d2 = _05_;
  assign level8 = _13_;
  assign r = level8[307:92];
endmodule
