
---------- Begin Simulation Statistics ----------
final_tick                                 1032678000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  25383                       # Simulator instruction rate (inst/s)
host_mem_usage                                2209504                       # Number of bytes of host memory used
host_op_rate                                    50665                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.85                       # Real time elapsed on the host
host_tick_rate                              213065485                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      123018                       # Number of instructions simulated
sim_ops                                        245559                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001033                       # Number of seconds simulated
sim_ticks                                  1032678000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                     92492                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    72495                       # number of cc regfile writes
system.cpu.committedInsts                      123018                       # Number of Instructions Simulated
system.cpu.committedOps                        245559                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               8.394536                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.394536                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    116334                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    99116                       # number of floating regfile writes
system.cpu.idleCycles                           48238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  814                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    18723                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.248950                       # Inst execution rate
system.cpu.iew.exec_refs                        56326                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      18676                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1622                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 35959                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  3                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                13                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                18975                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              258499                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 37650                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               231                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                257085                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2276                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    772                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2399                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          785                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             29                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    188281                       # num instructions consuming a value
system.cpu.iew.wb_count                        253851                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.782984                       # average fanout of values written-back
system.cpu.iew.wb_producers                    147421                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.245818                       # insts written-back per cycle
system.cpu.iew.wb_sent                         254057                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   233832                       # number of integer regfile reads
system.cpu.int_regfile_writes                  116898                       # number of integer regfile writes
system.cpu.ipc                               0.119125                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.119125                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               692      0.27%      0.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                133966     52.06%     52.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     52.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    21      0.01%     52.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               32950     12.81%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  192      0.07%     65.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   46      0.02%     65.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 218      0.08%     65.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd           16387      6.37%     71.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               2      0.00%     71.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          16384      6.37%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3620      1.41%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1736      0.67%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           34138     13.27%     93.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          16959      6.59%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 257316                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  117443                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              234882                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       116117                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             116831                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         166                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000645                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     110     66.27%     66.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     66.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     66.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     66.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      5.42%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     71.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     20     12.05%     83.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    10      6.02%     89.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                12      7.23%     96.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      3.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 139347                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1264410                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       137734                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            154619                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     258494                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    257316                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   5                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12934                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                53                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        17311                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        984441                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.261383                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.689355                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              813963     82.68%     82.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              118089     12.00%     94.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               29039      2.95%     97.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               16089      1.63%     99.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5238      0.53%     99.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 893      0.09%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 600      0.06%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 375      0.04%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 155      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          984441                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.249173                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             16381                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16362                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                35959                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               18975                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   95164                       # number of misc regfile reads
system.cpu.numCycles                          1032679                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1855                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                   19858                       # Number of BP lookups
system.cpu.branchPred.condPredicted             18867                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               887                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                17291                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   17010                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.374877                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     241                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             189                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 21                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              168                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           12933                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               742                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       982374                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.249965                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.113853                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          894420     91.05%     91.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           35150      3.58%     94.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           33990      3.46%     98.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3             794      0.08%     98.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4             666      0.07%     98.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5             346      0.04%     98.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6             136      0.01%     98.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7             139      0.01%     98.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           16733      1.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       982374                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted               123018                       # Number of instructions committed
system.cpu.commit.opsCommitted                 245559                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                       52317                       # Number of memory references committed
system.cpu.commit.loads                         34307                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      18116                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     115853                       # Number of committed floating point instructions.
system.cpu.commit.integer                      179264                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   147                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          287      0.12%      0.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       126893     51.68%     51.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     51.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.01%     51.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        32905     13.40%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           96      0.04%     65.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.02%     65.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          217      0.09%     65.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd        16386      6.67%     72.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     72.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        16384      6.67%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         1482      0.60%     79.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1159      0.47%     79.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        32825     13.37%     93.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        16851      6.86%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       245559                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples         16733                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                    67802                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                882497                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                      4575                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 28795                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    772                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                17184                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   217                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                 258770                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1090                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                       36768                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       18677                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            95                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            16                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1032678000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              57230                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                         131094                       # Number of instructions fetch has processed
system.cpu.fetch.branches                       19858                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              17272                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        925621                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    1970                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  107                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           496                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                      2400                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   764                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             984441                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.264985                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.302319                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   938732     95.36%     95.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                      195      0.02%     95.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                     8401      0.85%     96.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                      271      0.03%     96.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                     8464      0.86%     97.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                      247      0.03%     97.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                     8427      0.86%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                      233      0.02%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    19471      1.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               984441                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.019230                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.126946                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        2491                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           134                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1032678000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         124                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1652                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  18                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                    965                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1892                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   1032678000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    772                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                    72151                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  824209                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            102                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                     28968                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 58239                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                 258582                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 49000                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1498                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   3569                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands              294109                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                      546013                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                   237359                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    116615                       # Number of floating rename lookups
system.cpu.rename.committedMaps                280105                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    13998                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       5                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   5                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    117327                       # count of insts added to the skid buffer
system.cpu.rob.reads                          1223977                       # The number of ROB reads
system.cpu.rob.writes                          519067                       # The number of ROB writes
system.cpu.thread_0.numInsts                   123018                       # Number of Instructions committed
system.cpu.thread_0.numOps                     245559                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.mem_ctrl.avgPriority_.cpu.inst::samples      2400.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     37341.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000098217250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            75                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            75                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                94253                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                1129                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        38843                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       18011                       # Number of write requests accepted
system.mem_ctrl.readBursts                      38843                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     18011                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     333                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                  16780                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        2.07                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.23                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                    352                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                     28                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                  18868                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                  17195                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2400                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                    29                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     7                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                 16512                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                  1463                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    17751                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    17750                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                     1991                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      531                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                      228                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                      105                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                       65                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                       29                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                       17                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      72                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      78                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      77                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      76                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      76                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      77                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      76                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      76                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      76                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      76                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      76                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      76                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      75                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples           75                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      509.986667                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     452.329957                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     158.693866                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-63               1      1.33%      1.33% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::64-127             2      2.67%      4.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-191            1      1.33%      5.33% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-319            2      2.67%      8.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::320-383            1      1.33%      9.33% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::448-511            8     10.67%     20.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-575           58     77.33%     97.33% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1088-1151            1      1.33%     98.67% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1343            1      1.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             75                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           75                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.026667                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.025147                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.230940                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                74     98.67%     98.67% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 1      1.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             75                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                    21312                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                   367036                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 77794                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     355.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      75.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                     1032671000                       # Total gap between requests
system.mem_ctrl.avgGap                       18163.56                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       153600                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data       210888                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.cpu.data         5462                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 148739490.915851801634                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 204214672.918373405933                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.cpu.data 5289160.803270719945                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         2400                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data        36443                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.cpu.data        18011                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     67324500                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data    873269000                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.cpu.data  24866433500                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     28051.88                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     23962.60                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.cpu.data   1380624.81                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       153472                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data       213436                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total         366908                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       153472                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       153472                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.cpu.data        77794                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total        77794                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         2398                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data        36443                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total           38841                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.cpu.data        18011                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total          18011                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst     148615541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     206682044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         355297586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst    148615541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total    148615541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.cpu.data     75332291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         75332291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst    148615541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    282014336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        430629877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                 38510                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                 1202                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0           668                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1          4193                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2          4390                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3          4411                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4          4381                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5          4169                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6          4502                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7          4253                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8          4133                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9          1458                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10          169                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11          537                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12          425                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13           66                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14          319                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15          436                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0            25                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1             1                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5           234                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6           257                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7           257                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8           248                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9            67                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10            6                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11           56                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15           51                       # Per bank write bursts
system.mem_ctrl.dram.totQLat                218531000                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat              192550000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat           940593500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                  5674.66                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            24424.66                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                35450                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits                1113                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             92.05                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            92.60                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples         3140                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   807.908280                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   631.926382                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   360.078165                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127          260      8.28%      8.28% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255          233      7.42%     15.70% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383          168      5.35%     21.05% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511           58      1.85%     22.90% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639           48      1.53%     24.43% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767           61      1.94%     26.37% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895           79      2.52%     28.89% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023           21      0.67%     29.55% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2212     70.45%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total         3140                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                2464640                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten               76928                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW              2386.649081                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                74.493695                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                    19.23                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                18.65                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.58                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                92.07                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1032678000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy         16621920                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy          8819580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy       221104380                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy        4040280                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 81132480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy    461978730                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy      7513920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy      801211290                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    775.857809                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     12439000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF     34320000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    985919000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy          5861940                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy          3096720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy        53857020                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy        2234160                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 81132480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy    176731350                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy    247722240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy      570635910                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    552.578742                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    638532000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF     34320000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    359826000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1032678000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               38843                       # Transaction distribution
system.membus.trans_dist::ReadResp              38841                       # Transaction distribution
system.membus.trans_dist::WriteReq              18011                       # Transaction distribution
system.membus.trans_dist::WriteResp             18011                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port         4798                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache_port::total         4798                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port       108908                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total       108908                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 113706                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port       153472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       153472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port       291230                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total       291230                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  444702                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             56854                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   56854    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               56854                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1032678000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            74865000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy           12709750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          103070744                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
