
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/hexbs/src/me_hexbs_topB.v
Parsing SystemVerilog input from `/openlane/designs/hexbs/src/me_hexbs_topB.v' to AST representation.
Generating RTLIL representation for module `\hexbs_top'.
Warning: Replacing memory \cur_mb_mem with list of registers. See /openlane/designs/hexbs/src/me_hexbs_topB.v:131
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/hexbs/runs/RUN_2025.12.23_20.06.50/tmp/synthesis/hierarchy.dot'.
Dumping module hexbs_top to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \hexbs_top

3.2. Analyzing design hierarchy..
Top module:  \hexbs_top
Removed 0 unused modules.

4. Executing TRIBUF pass.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \hexbs_top

5.2. Analyzing design hierarchy..
Top module:  \hexbs_top
Removed 0 unused modules.

6. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$91 in module hexbs_top.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$91 in module hexbs_top.
Marked 5 switch rules as full_case in process $proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:268$72 in module hexbs_top.
Marked 12 switch rules as full_case in process $proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36 in module hexbs_top.
Removed a total of 1 dead cases.

8. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 33 assignments to connections.

9. Executing PROC_INIT pass (extract init attributes).

10. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.

11. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~21 debug messages>

12. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
Creating decoders for process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$91'.
     1/1: $1$mem2reg_rd$\cur_mb_mem$/openlane/designs/hexbs/src/me_hexbs_topB.v:97$4_DATA[7:0]$98
Creating decoders for process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:268$72'.
     1/7: $3\ref_y_calc[31:0]
     2/7: $2\ref_y_calc[31:0]
     3/7: $3\ref_x_calc[31:0]
     4/7: $2\ref_x_calc[31:0]
     5/7: $1\mem_addr[31:0]
     6/7: $1\ref_y_calc[31:0]
     7/7: $1\ref_x_calc[31:0]
Creating decoders for process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
     1/279: $2$mem2reg_wr$\cur_mb_mem$/openlane/designs/hexbs/src/me_hexbs_topB.v:131$3_DATA[7:0]$43
     2/279: $2$mem2reg_wr$\cur_mb_mem$/openlane/designs/hexbs/src/me_hexbs_topB.v:131$3_ADDR[7:0]$42
     3/279: $1$mem2reg_wr$\cur_mb_mem$/openlane/designs/hexbs/src/me_hexbs_topB.v:131$3_DATA[7:0]$41
     4/279: $1$mem2reg_wr$\cur_mb_mem$/openlane/designs/hexbs/src/me_hexbs_topB.v:131$3_ADDR[7:0]$40
     5/279: $0\cur_mb_mem[255][7:0]
     6/279: $0\cur_mb_mem[254][7:0]
     7/279: $0\cur_mb_mem[253][7:0]
     8/279: $0\cur_mb_mem[252][7:0]
     9/279: $0\cur_mb_mem[251][7:0]
    10/279: $0\cur_mb_mem[250][7:0]
    11/279: $0\cur_mb_mem[249][7:0]
    12/279: $0\cur_mb_mem[248][7:0]
    13/279: $0\cur_mb_mem[247][7:0]
    14/279: $0\cur_mb_mem[246][7:0]
    15/279: $0\cur_mb_mem[245][7:0]
    16/279: $0\cur_mb_mem[244][7:0]
    17/279: $0\cur_mb_mem[243][7:0]
    18/279: $0\cur_mb_mem[242][7:0]
    19/279: $0\cur_mb_mem[241][7:0]
    20/279: $0\cur_mb_mem[240][7:0]
    21/279: $0\cur_mb_mem[239][7:0]
    22/279: $0\cur_mb_mem[238][7:0]
    23/279: $0\cur_mb_mem[237][7:0]
    24/279: $0\cur_mb_mem[236][7:0]
    25/279: $0\cur_mb_mem[235][7:0]
    26/279: $0\cur_mb_mem[234][7:0]
    27/279: $0\cur_mb_mem[233][7:0]
    28/279: $0\cur_mb_mem[232][7:0]
    29/279: $0\cur_mb_mem[231][7:0]
    30/279: $0\cur_mb_mem[230][7:0]
    31/279: $0\cur_mb_mem[229][7:0]
    32/279: $0\cur_mb_mem[228][7:0]
    33/279: $0\cur_mb_mem[227][7:0]
    34/279: $0\cur_mb_mem[226][7:0]
    35/279: $0\cur_mb_mem[225][7:0]
    36/279: $0\cur_mb_mem[224][7:0]
    37/279: $0\cur_mb_mem[223][7:0]
    38/279: $0\cur_mb_mem[222][7:0]
    39/279: $0\cur_mb_mem[221][7:0]
    40/279: $0\cur_mb_mem[220][7:0]
    41/279: $0\cur_mb_mem[219][7:0]
    42/279: $0\cur_mb_mem[218][7:0]
    43/279: $0\cur_mb_mem[217][7:0]
    44/279: $0\cur_mb_mem[216][7:0]
    45/279: $0\cur_mb_mem[215][7:0]
    46/279: $0\cur_mb_mem[214][7:0]
    47/279: $0\cur_mb_mem[213][7:0]
    48/279: $0\cur_mb_mem[212][7:0]
    49/279: $0\cur_mb_mem[211][7:0]
    50/279: $0\cur_mb_mem[210][7:0]
    51/279: $0\cur_mb_mem[209][7:0]
    52/279: $0\cur_mb_mem[208][7:0]
    53/279: $0\cur_mb_mem[207][7:0]
    54/279: $0\cur_mb_mem[206][7:0]
    55/279: $0\cur_mb_mem[205][7:0]
    56/279: $0\cur_mb_mem[204][7:0]
    57/279: $0\cur_mb_mem[203][7:0]
    58/279: $0\cur_mb_mem[202][7:0]
    59/279: $0\cur_mb_mem[201][7:0]
    60/279: $0\cur_mb_mem[200][7:0]
    61/279: $0\cur_mb_mem[199][7:0]
    62/279: $0\cur_mb_mem[198][7:0]
    63/279: $0\cur_mb_mem[197][7:0]
    64/279: $0\cur_mb_mem[196][7:0]
    65/279: $0\cur_mb_mem[195][7:0]
    66/279: $0\cur_mb_mem[194][7:0]
    67/279: $0\cur_mb_mem[193][7:0]
    68/279: $0\cur_mb_mem[192][7:0]
    69/279: $0\cur_mb_mem[191][7:0]
    70/279: $0\cur_mb_mem[190][7:0]
    71/279: $0\cur_mb_mem[189][7:0]
    72/279: $0\cur_mb_mem[188][7:0]
    73/279: $0\cur_mb_mem[187][7:0]
    74/279: $0\cur_mb_mem[186][7:0]
    75/279: $0\cur_mb_mem[185][7:0]
    76/279: $0\cur_mb_mem[184][7:0]
    77/279: $0\cur_mb_mem[183][7:0]
    78/279: $0\cur_mb_mem[182][7:0]
    79/279: $0\cur_mb_mem[181][7:0]
    80/279: $0\cur_mb_mem[180][7:0]
    81/279: $0\cur_mb_mem[179][7:0]
    82/279: $0\cur_mb_mem[178][7:0]
    83/279: $0\cur_mb_mem[177][7:0]
    84/279: $0\cur_mb_mem[176][7:0]
    85/279: $0\cur_mb_mem[175][7:0]
    86/279: $0\cur_mb_mem[174][7:0]
    87/279: $0\cur_mb_mem[173][7:0]
    88/279: $0\cur_mb_mem[172][7:0]
    89/279: $0\cur_mb_mem[171][7:0]
    90/279: $0\cur_mb_mem[170][7:0]
    91/279: $0\cur_mb_mem[169][7:0]
    92/279: $0\cur_mb_mem[168][7:0]
    93/279: $0\cur_mb_mem[167][7:0]
    94/279: $0\cur_mb_mem[166][7:0]
    95/279: $0\cur_mb_mem[165][7:0]
    96/279: $0\cur_mb_mem[164][7:0]
    97/279: $0\cur_mb_mem[163][7:0]
    98/279: $0\cur_mb_mem[162][7:0]
    99/279: $0\cur_mb_mem[161][7:0]
   100/279: $0\cur_mb_mem[160][7:0]
   101/279: $0\cur_mb_mem[159][7:0]
   102/279: $0\cur_mb_mem[158][7:0]
   103/279: $0\cur_mb_mem[157][7:0]
   104/279: $0\cur_mb_mem[156][7:0]
   105/279: $0\cur_mb_mem[155][7:0]
   106/279: $0\cur_mb_mem[154][7:0]
   107/279: $0\cur_mb_mem[153][7:0]
   108/279: $0\cur_mb_mem[152][7:0]
   109/279: $0\cur_mb_mem[151][7:0]
   110/279: $0\cur_mb_mem[150][7:0]
   111/279: $0\cur_mb_mem[149][7:0]
   112/279: $0\cur_mb_mem[148][7:0]
   113/279: $0\cur_mb_mem[147][7:0]
   114/279: $0\cur_mb_mem[146][7:0]
   115/279: $0\cur_mb_mem[145][7:0]
   116/279: $0\cur_mb_mem[144][7:0]
   117/279: $0\cur_mb_mem[143][7:0]
   118/279: $0\cur_mb_mem[142][7:0]
   119/279: $0\cur_mb_mem[141][7:0]
   120/279: $0\cur_mb_mem[140][7:0]
   121/279: $0\cur_mb_mem[139][7:0]
   122/279: $0\cur_mb_mem[138][7:0]
   123/279: $0\cur_mb_mem[137][7:0]
   124/279: $0\cur_mb_mem[136][7:0]
   125/279: $0\cur_mb_mem[135][7:0]
   126/279: $0\cur_mb_mem[134][7:0]
   127/279: $0\cur_mb_mem[133][7:0]
   128/279: $0\cur_mb_mem[132][7:0]
   129/279: $0\cur_mb_mem[131][7:0]
   130/279: $0\cur_mb_mem[130][7:0]
   131/279: $0\cur_mb_mem[129][7:0]
   132/279: $0\cur_mb_mem[128][7:0]
   133/279: $0\cur_mb_mem[127][7:0]
   134/279: $0\cur_mb_mem[126][7:0]
   135/279: $0\cur_mb_mem[125][7:0]
   136/279: $0\cur_mb_mem[124][7:0]
   137/279: $0\cur_mb_mem[123][7:0]
   138/279: $0\cur_mb_mem[122][7:0]
   139/279: $0\cur_mb_mem[121][7:0]
   140/279: $0\cur_mb_mem[120][7:0]
   141/279: $0\cur_mb_mem[119][7:0]
   142/279: $0\cur_mb_mem[118][7:0]
   143/279: $0\cur_mb_mem[117][7:0]
   144/279: $0\cur_mb_mem[116][7:0]
   145/279: $0\cur_mb_mem[115][7:0]
   146/279: $0\cur_mb_mem[114][7:0]
   147/279: $0\cur_mb_mem[113][7:0]
   148/279: $0\cur_mb_mem[112][7:0]
   149/279: $0\cur_mb_mem[111][7:0]
   150/279: $0\cur_mb_mem[110][7:0]
   151/279: $0\cur_mb_mem[109][7:0]
   152/279: $0\cur_mb_mem[108][7:0]
   153/279: $0\cur_mb_mem[107][7:0]
   154/279: $0\cur_mb_mem[106][7:0]
   155/279: $0\cur_mb_mem[105][7:0]
   156/279: $0\cur_mb_mem[104][7:0]
   157/279: $0\cur_mb_mem[103][7:0]
   158/279: $0\cur_mb_mem[102][7:0]
   159/279: $0\cur_mb_mem[101][7:0]
   160/279: $0\cur_mb_mem[100][7:0]
   161/279: $0\cur_mb_mem[99][7:0]
   162/279: $0\cur_mb_mem[98][7:0]
   163/279: $0\cur_mb_mem[97][7:0]
   164/279: $0\cur_mb_mem[96][7:0]
   165/279: $0\cur_mb_mem[95][7:0]
   166/279: $0\cur_mb_mem[94][7:0]
   167/279: $0\cur_mb_mem[93][7:0]
   168/279: $0\cur_mb_mem[92][7:0]
   169/279: $0\cur_mb_mem[91][7:0]
   170/279: $0\cur_mb_mem[90][7:0]
   171/279: $0\cur_mb_mem[89][7:0]
   172/279: $0\cur_mb_mem[88][7:0]
   173/279: $0\cur_mb_mem[87][7:0]
   174/279: $0\cur_mb_mem[86][7:0]
   175/279: $0\cur_mb_mem[85][7:0]
   176/279: $0\cur_mb_mem[84][7:0]
   177/279: $0\cur_mb_mem[83][7:0]
   178/279: $0\cur_mb_mem[82][7:0]
   179/279: $0\cur_mb_mem[81][7:0]
   180/279: $0\cur_mb_mem[80][7:0]
   181/279: $0\cur_mb_mem[79][7:0]
   182/279: $0\cur_mb_mem[78][7:0]
   183/279: $0\cur_mb_mem[77][7:0]
   184/279: $0\cur_mb_mem[76][7:0]
   185/279: $0\cur_mb_mem[75][7:0]
   186/279: $0\cur_mb_mem[74][7:0]
   187/279: $0\cur_mb_mem[73][7:0]
   188/279: $0\cur_mb_mem[72][7:0]
   189/279: $0\cur_mb_mem[71][7:0]
   190/279: $0\cur_mb_mem[70][7:0]
   191/279: $0\cur_mb_mem[69][7:0]
   192/279: $0\cur_mb_mem[68][7:0]
   193/279: $0\cur_mb_mem[67][7:0]
   194/279: $0\cur_mb_mem[66][7:0]
   195/279: $0\cur_mb_mem[65][7:0]
   196/279: $0\cur_mb_mem[64][7:0]
   197/279: $0\cur_mb_mem[63][7:0]
   198/279: $0\cur_mb_mem[62][7:0]
   199/279: $0\cur_mb_mem[61][7:0]
   200/279: $0\cur_mb_mem[60][7:0]
   201/279: $0\cur_mb_mem[59][7:0]
   202/279: $0\cur_mb_mem[58][7:0]
   203/279: $0\cur_mb_mem[57][7:0]
   204/279: $0\cur_mb_mem[56][7:0]
   205/279: $0\cur_mb_mem[55][7:0]
   206/279: $0\cur_mb_mem[54][7:0]
   207/279: $0\cur_mb_mem[53][7:0]
   208/279: $0\cur_mb_mem[52][7:0]
   209/279: $0\cur_mb_mem[51][7:0]
   210/279: $0\cur_mb_mem[50][7:0]
   211/279: $0\cur_mb_mem[49][7:0]
   212/279: $0\cur_mb_mem[48][7:0]
   213/279: $0\cur_mb_mem[47][7:0]
   214/279: $0\cur_mb_mem[46][7:0]
   215/279: $0\cur_mb_mem[45][7:0]
   216/279: $0\cur_mb_mem[44][7:0]
   217/279: $0\cur_mb_mem[43][7:0]
   218/279: $0\cur_mb_mem[42][7:0]
   219/279: $0\cur_mb_mem[41][7:0]
   220/279: $0\cur_mb_mem[40][7:0]
   221/279: $0\cur_mb_mem[39][7:0]
   222/279: $0\cur_mb_mem[38][7:0]
   223/279: $0\cur_mb_mem[37][7:0]
   224/279: $0\cur_mb_mem[36][7:0]
   225/279: $0\cur_mb_mem[35][7:0]
   226/279: $0\cur_mb_mem[34][7:0]
   227/279: $0\cur_mb_mem[33][7:0]
   228/279: $0\cur_mb_mem[32][7:0]
   229/279: $0\cur_mb_mem[31][7:0]
   230/279: $0\cur_mb_mem[30][7:0]
   231/279: $0\cur_mb_mem[29][7:0]
   232/279: $0\cur_mb_mem[28][7:0]
   233/279: $0\cur_mb_mem[27][7:0]
   234/279: $0\cur_mb_mem[26][7:0]
   235/279: $0\cur_mb_mem[25][7:0]
   236/279: $0\cur_mb_mem[24][7:0]
   237/279: $0\cur_mb_mem[23][7:0]
   238/279: $0\cur_mb_mem[22][7:0]
   239/279: $0\cur_mb_mem[21][7:0]
   240/279: $0\cur_mb_mem[20][7:0]
   241/279: $0\cur_mb_mem[19][7:0]
   242/279: $0\cur_mb_mem[18][7:0]
   243/279: $0\cur_mb_mem[17][7:0]
   244/279: $0\cur_mb_mem[16][7:0]
   245/279: $0\cur_mb_mem[15][7:0]
   246/279: $0\cur_mb_mem[14][7:0]
   247/279: $0\cur_mb_mem[13][7:0]
   248/279: $0\cur_mb_mem[12][7:0]
   249/279: $0\cur_mb_mem[11][7:0]
   250/279: $0\cur_mb_mem[10][7:0]
   251/279: $0\cur_mb_mem[9][7:0]
   252/279: $0\cur_mb_mem[8][7:0]
   253/279: $0\cur_mb_mem[7][7:0]
   254/279: $0\cur_mb_mem[6][7:0]
   255/279: $0\cur_mb_mem[5][7:0]
   256/279: $0\cur_mb_mem[4][7:0]
   257/279: $0\cur_mb_mem[3][7:0]
   258/279: $0\cur_mb_mem[2][7:0]
   259/279: $0\cur_mb_mem[1][7:0]
   260/279: $0\cur_mb_mem[0][7:0]
   261/279: $0\best_cand_y[6:0]
   262/279: $0\best_cand_x[6:0]
   263/279: $0\best_point_idx[3:0]
   264/279: $0\min_sad_reg[15:0]
   265/279: $0\current_accum_sad[15:0]
   266/279: $0\shex_load[0:0]
   267/279: $0\point_cnt[3:0]
   268/279: $0\pixel_cnt[8:0]
   269/279: $0\cand_y[6:0]
   270/279: $0\cand_x[6:0]
   271/279: $0\shex_center_y[6:0]
   272/279: $0\shex_center_x[6:0]
   273/279: $0\center_y[6:0]
   274/279: $0\center_x[6:0]
   275/279: $0\state[3:0]
   276/279: $0\done[0:0]
   277/279: $0\sad[15:0]
   278/279: $0\mv_y[5:0]
   279/279: $0\mv_x[5:0]

13. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\hexbs_top.$memwr$\l_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:69$5_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\l_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:69$6_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\l_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:70$7_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\l_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:70$8_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\l_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:71$9_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\l_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:71$10_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\l_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:72$11_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\l_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:72$12_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\l_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:73$13_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\l_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:73$14_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\l_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:74$15_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\l_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:74$16_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\l_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:75$17_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\l_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:75$18_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\s_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:78$19_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\s_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:78$20_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\s_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:79$21_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\s_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:79$22_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\s_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:80$23_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\s_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:80$24_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\s_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:81$25_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.$memwr$\s_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:81$26_EN' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
No latch inferred for signal `\hexbs_top.\abs_diff$func$/openlane/designs/hexbs/src/me_hexbs_topB.v:97$1.$result' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$91'.
No latch inferred for signal `\hexbs_top.\abs_diff$func$/openlane/designs/hexbs/src/me_hexbs_topB.v:97$2.$result' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$91'.
No latch inferred for signal `\hexbs_top.\abs_diff$func$/openlane/designs/hexbs/src/me_hexbs_topB.v:97$2.a' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$91'.
No latch inferred for signal `\hexbs_top.\abs_diff$func$/openlane/designs/hexbs/src/me_hexbs_topB.v:97$2.b' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$91'.
No latch inferred for signal `\hexbs_top.$mem2reg_rd$\cur_mb_mem$/openlane/designs/hexbs/src/me_hexbs_topB.v:97$4_ADDR' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$91'.
No latch inferred for signal `\hexbs_top.$mem2reg_rd$\cur_mb_mem$/openlane/designs/hexbs/src/me_hexbs_topB.v:97$4_DATA' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$91'.
No latch inferred for signal `\hexbs_top.\mem_addr' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:268$72'.
No latch inferred for signal `\hexbs_top.\ref_x_calc' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:268$72'.
No latch inferred for signal `\hexbs_top.\ref_y_calc' from process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:268$72'.

14. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\hexbs_top.\mv_x' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $adff cell `$procdff$36204' with positive edge clock and negative level reset.
Creating register for signal `\hexbs_top.\mv_y' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $adff cell `$procdff$36205' with positive edge clock and negative level reset.
Creating register for signal `\hexbs_top.\sad' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $adff cell `$procdff$36206' with positive edge clock and negative level reset.
Creating register for signal `\hexbs_top.\done' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $adff cell `$procdff$36207' with positive edge clock and negative level reset.
Creating register for signal `\hexbs_top.\state' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $adff cell `$procdff$36208' with positive edge clock and negative level reset.
Creating register for signal `\hexbs_top.\center_x' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $adff cell `$procdff$36209' with positive edge clock and negative level reset.
Creating register for signal `\hexbs_top.\center_y' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $adff cell `$procdff$36210' with positive edge clock and negative level reset.
Creating register for signal `\hexbs_top.\shex_center_x' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $adff cell `$procdff$36211' with positive edge clock and negative level reset.
Creating register for signal `\hexbs_top.\shex_center_y' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $adff cell `$procdff$36212' with positive edge clock and negative level reset.
Creating register for signal `\hexbs_top.\cand_x' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $adff cell `$procdff$36213' with positive edge clock and negative level reset.
Creating register for signal `\hexbs_top.\cand_y' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $adff cell `$procdff$36214' with positive edge clock and negative level reset.
Creating register for signal `\hexbs_top.\pixel_cnt' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $adff cell `$procdff$36215' with positive edge clock and negative level reset.
Creating register for signal `\hexbs_top.\point_cnt' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $adff cell `$procdff$36216' with positive edge clock and negative level reset.
Creating register for signal `\hexbs_top.\shex_load' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $adff cell `$procdff$36217' with positive edge clock and negative level reset.
Creating register for signal `\hexbs_top.\current_accum_sad' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36220' with positive edge clock.
Creating register for signal `\hexbs_top.\min_sad_reg' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $adff cell `$procdff$36221' with positive edge clock and negative level reset.
Creating register for signal `\hexbs_top.\best_point_idx' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36224' with positive edge clock.
Creating register for signal `\hexbs_top.\best_cand_x' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36227' with positive edge clock.
Creating register for signal `\hexbs_top.\best_cand_y' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36230' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[0]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36233' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[1]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36236' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[2]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36239' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[3]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36242' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[4]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36245' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[5]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36248' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[6]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36251' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[7]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36254' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[8]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36257' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[9]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36260' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[10]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36263' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[11]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36266' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[12]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36269' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[13]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36272' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[14]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36275' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[15]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36278' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[16]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36281' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[17]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36284' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[18]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36287' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[19]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36290' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[20]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36293' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[21]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36296' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[22]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36299' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[23]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36302' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[24]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36305' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[25]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36308' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[26]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36311' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[27]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36314' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[28]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36317' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[29]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36320' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[30]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36323' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[31]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36326' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[32]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36329' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[33]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36332' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[34]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36335' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[35]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36338' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[36]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36341' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[37]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36344' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[38]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36347' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[39]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36350' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[40]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36353' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[41]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36356' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[42]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36359' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[43]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36362' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[44]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36365' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[45]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36368' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[46]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36371' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[47]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36374' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[48]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36377' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[49]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36380' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[50]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36383' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[51]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36386' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[52]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36389' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[53]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36392' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[54]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36395' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[55]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36398' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[56]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36401' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[57]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36404' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[58]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36407' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[59]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36410' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[60]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36413' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[61]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36416' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[62]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36419' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[63]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36422' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[64]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36425' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[65]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36428' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[66]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36431' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[67]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36434' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[68]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36437' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[69]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36440' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[70]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36443' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[71]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36446' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[72]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36449' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[73]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36452' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[74]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36455' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[75]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36458' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[76]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36461' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[77]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36464' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[78]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36467' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[79]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36470' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[80]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36473' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[81]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36476' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[82]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36479' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[83]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36482' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[84]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36485' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[85]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36488' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[86]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36491' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[87]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36494' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[88]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36497' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[89]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36500' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[90]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36503' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[91]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36506' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[92]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36509' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[93]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36512' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[94]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36515' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[95]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36518' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[96]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36521' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[97]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36524' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[98]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36527' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[99]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36530' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[100]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36533' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[101]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36536' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[102]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36539' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[103]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36542' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[104]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36545' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[105]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36548' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[106]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36551' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[107]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36554' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[108]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36557' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[109]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36560' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[110]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36563' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[111]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36566' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[112]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36569' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[113]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36572' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[114]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36575' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[115]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36578' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[116]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36581' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[117]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36584' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[118]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36587' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[119]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36590' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[120]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36593' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[121]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36596' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[122]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36599' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[123]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36602' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[124]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36605' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[125]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36608' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[126]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36611' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[127]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36614' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[128]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36617' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[129]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36620' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[130]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36623' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[131]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36626' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[132]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36629' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[133]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36632' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[134]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36635' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[135]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36638' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[136]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36641' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[137]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36644' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[138]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36647' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[139]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36650' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[140]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36653' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[141]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36656' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[142]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36659' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[143]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36662' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[144]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36665' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[145]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36668' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[146]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36671' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[147]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36674' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[148]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36677' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[149]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36680' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[150]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36683' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[151]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36686' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[152]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36689' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[153]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36692' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[154]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36695' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[155]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36698' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[156]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36701' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[157]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36704' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[158]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36707' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[159]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36710' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[160]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36713' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[161]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36716' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[162]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36719' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[163]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36722' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[164]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36725' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[165]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36728' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[166]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36731' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[167]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36734' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[168]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36737' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[169]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36740' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[170]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36743' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[171]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36746' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[172]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36749' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[173]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36752' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[174]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36755' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[175]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36758' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[176]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36761' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[177]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36764' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[178]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36767' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[179]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36770' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[180]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36773' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[181]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36776' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[182]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36779' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[183]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36782' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[184]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36785' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[185]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36788' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[186]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36791' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[187]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36794' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[188]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36797' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[189]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36800' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[190]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36803' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[191]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36806' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[192]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36809' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[193]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36812' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[194]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36815' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[195]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36818' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[196]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36821' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[197]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36824' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[198]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36827' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[199]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36830' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[200]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36833' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[201]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36836' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[202]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36839' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[203]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36842' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[204]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36845' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[205]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36848' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[206]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36851' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[207]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36854' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[208]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36857' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[209]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36860' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[210]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36863' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[211]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36866' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[212]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36869' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[213]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36872' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[214]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36875' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[215]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36878' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[216]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36881' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[217]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36884' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[218]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36887' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[219]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36890' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[220]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36893' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[221]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36896' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[222]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36899' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[223]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36902' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[224]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36905' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[225]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36908' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[226]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36911' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[227]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36914' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[228]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36917' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[229]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36920' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[230]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36923' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[231]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36926' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[232]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36929' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[233]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36932' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[234]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36935' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[235]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36938' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[236]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36941' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[237]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36944' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[238]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36947' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[239]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36950' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[240]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36953' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[241]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36956' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[242]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36959' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[243]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36962' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[244]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36965' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[245]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36968' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[246]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36971' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[247]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36974' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[248]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36977' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[249]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36980' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[250]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36983' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[251]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36986' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[252]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36989' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[253]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36992' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[254]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36995' with positive edge clock.
Creating register for signal `\hexbs_top.\cur_mb_mem[255]' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $dff cell `$procdff$36998' with positive edge clock.
Creating register for signal `\hexbs_top.$mem2reg_wr$\cur_mb_mem$/openlane/designs/hexbs/src/me_hexbs_topB.v:131$3_ADDR' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $adff cell `$procdff$36999' with positive edge clock and negative level reset.
Creating register for signal `\hexbs_top.$mem2reg_wr$\cur_mb_mem$/openlane/designs/hexbs/src/me_hexbs_topB.v:131$3_DATA' using process `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
  created $adff cell `$procdff$37000' with positive edge clock and negative level reset.

15. Executing PROC_MEMWR pass (convert process memory writes to cells).

16. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$125'.
Found and cleaned up 1 empty switch in `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$91'.
Removing empty process `hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:0$91'.
Found and cleaned up 5 empty switches in `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:268$72'.
Removing empty process `hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:268$72'.
Found and cleaned up 15 empty switches in `\hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
Removing empty process `hexbs_top.$proc$/openlane/designs/hexbs/src/me_hexbs_topB.v:107$36'.
Cleaned up 21 empty switches.

17. Executing CHECK pass (checking for obvious problems).
Checking module hexbs_top...
Found and reported 0 problems.

18. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.
<suppressed ~11 debug messages>

19. Executing FLATTEN pass (flatten design).

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..
Removed 16 unused cells and 435 unused wires.
<suppressed ~19 debug messages>

22. Executing OPT pass (performing simple optimizations).

22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.

22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
<suppressed ~1740 debug messages>
Removed a total of 580 cells.

22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hexbs_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$36018: \shex_load -> 1'0
      Replacing known input bits on port B of cell $procmux$36016: \shex_load -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$410.
    dead port 2/2 on $mux $procmux$412.
    dead port 1/2 on $mux $procmux$425.
    dead port 2/2 on $mux $procmux$427.
Removed 4 multiplexer ports.
<suppressed ~282 debug messages>

22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hexbs_top.
    New ctrl vector for $pmux cell $procmux$35998: { $procmux$35936_CMP $auto$opt_reduce.cc:134:opt_pmux$37002 $procmux$35930_CMP }
    New ctrl vector for $pmux cell $procmux$36037: { $procmux$35936_CMP $auto$opt_reduce.cc:134:opt_pmux$37004 $procmux$35930_CMP }
    New ctrl vector for $pmux cell $procmux$36056: { $procmux$36073_CMP $procmux$1002_CMP $procmux$35936_CMP $auto$opt_reduce.cc:134:opt_pmux$37006 $procmux$35930_CMP }
  Optimizing cells in module \hexbs_top.
Performed a total of 3 changes.

22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

22.6. Executing OPT_DFF pass (perform DFF optimizations).

22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..
Removed 0 unused cells and 589 unused wires.
<suppressed ~1 debug messages>

22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.

22.9. Rerunning OPT passes. (Maybe there is more to do..)

22.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hexbs_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~284 debug messages>

22.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hexbs_top.
Performed a total of 0 changes.

22.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
Removed a total of 0 cells.

22.13. Executing OPT_DFF pass (perform DFF optimizations).

22.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..

22.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.

22.16. Finished OPT passes. (There is nothing left to do.)

23. Executing FSM pass (extract and optimize FSM).

23.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register hexbs_top.state.

23.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\state' from module `\hexbs_top'.
  found $adff cell for state register: $procdff$36208
  root of input selection tree: $0\state[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: $procmux$36160_CMP
  found ctrl input: $procmux$35930_CMP
  found ctrl input: $procmux$36000_CMP
  found ctrl input: $procmux$36138_CMP
  found ctrl input: $procmux$35936_CMP
  found ctrl input: $procmux$35967_CMP
  found ctrl input: $procmux$1002_CMP
  found ctrl input: $procmux$36073_CMP
  found ctrl input: \start
  found ctrl input: \shex_load
  found ctrl input: $eq$/openlane/designs/hexbs/src/me_hexbs_topB.v:132$44_Y
  found ctrl input: $eq$/openlane/designs/hexbs/src/me_hexbs_topB.v:242$68_Y
  found state code: 4'0111
  found state code: 4'0110
  found ctrl input: $eq$/openlane/designs/hexbs/src/me_hexbs_topB.v:195$61_Y
  found state code: 4'0010
  found state code: 4'0101
  found ctrl input: $eq$/openlane/designs/hexbs/src/me_hexbs_topB.v:179$52_Y
  found state code: 4'0100
  found state code: 4'0011
  found state code: 4'0001
  found ctrl output: $procmux$1002_CMP
  found ctrl output: $procmux$35930_CMP
  found ctrl output: $procmux$35936_CMP
  found ctrl output: $procmux$35967_CMP
  found ctrl output: $procmux$36000_CMP
  found ctrl output: $procmux$36073_CMP
  found ctrl output: $procmux$36138_CMP
  found ctrl output: $procmux$36160_CMP
  ctrl inputs: { $eq$/openlane/designs/hexbs/src/me_hexbs_topB.v:242$68_Y $eq$/openlane/designs/hexbs/src/me_hexbs_topB.v:195$61_Y $eq$/openlane/designs/hexbs/src/me_hexbs_topB.v:179$52_Y $eq$/openlane/designs/hexbs/src/me_hexbs_topB.v:132$44_Y \shex_load \start }
  ctrl outputs: { $procmux$36160_CMP $procmux$36138_CMP $procmux$36073_CMP $procmux$36000_CMP $procmux$35967_CMP $procmux$35936_CMP $procmux$35930_CMP $procmux$1002_CMP $0\state[3:0] }
  transition:     4'0000 6'-----0 ->     4'0000 12'001000000000
  transition:     4'0000 6'-----1 ->     4'0001 12'001000000001
  transition:     4'0100 6'-0---- ->     4'0010 12'010000000010
  transition:     4'0100 6'-1---- ->     4'0101 12'010000000101
  transition:     4'0010 6'------ ->     4'0011 12'000010000011
  transition:     4'0110 6'---00- ->     4'0110 12'000000100110
  transition:     4'0110 6'0--10- ->     4'0110 12'000000100110
  transition:     4'0110 6'1--10- ->     4'0111 12'000000100111
  transition:     4'0110 6'----1- ->     4'0110 12'000000100110
  transition:     4'0001 6'---0-- ->     4'0001 12'000000010001
  transition:     4'0001 6'---1-- ->     4'0010 12'000000010010
  transition:     4'0101 6'------ ->     4'0110 12'000100000110
  transition:     4'0011 6'---0-- ->     4'0011 12'000001000011
  transition:     4'0011 6'--01-- ->     4'0011 12'000001000011
  transition:     4'0011 6'--11-- ->     4'0100 12'000001000100
  transition:     4'0111 6'-----0 ->     4'0000 12'100000000000
  transition:     4'0111 6'-----1 ->     4'0111 12'100000000111

23.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\state$37007' from module `\hexbs_top'.

23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..
Removed 19 unused cells and 19 unused wires.
<suppressed ~20 debug messages>

23.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\state$37007' from module `\hexbs_top'.
  Removing unused output signal $0\state[3:0] [0].
  Removing unused output signal $0\state[3:0] [1].
  Removing unused output signal $0\state[3:0] [2].
  Removing unused output signal $0\state[3:0] [3].

23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\state$37007' from module `\hexbs_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -------1
  0100 -> ------1-
  0010 -> -----1--
  0110 -> ----1---
  0001 -> ---1----
  0101 -> --1-----
  0011 -> -1------
  0111 -> 1-------

23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\state$37007' from module `hexbs_top':
-------------------------------------

  Information on FSM $fsm$\state$37007 (\state):

  Number of input signals:    6
  Number of output signals:   8
  Number of state bits:       8

  Input signals:
    0: \start
    1: \shex_load
    2: $eq$/openlane/designs/hexbs/src/me_hexbs_topB.v:132$44_Y
    3: $eq$/openlane/designs/hexbs/src/me_hexbs_topB.v:179$52_Y
    4: $eq$/openlane/designs/hexbs/src/me_hexbs_topB.v:195$61_Y
    5: $eq$/openlane/designs/hexbs/src/me_hexbs_topB.v:242$68_Y

  Output signals:
    0: $procmux$1002_CMP
    1: $procmux$35930_CMP
    2: $procmux$35936_CMP
    3: $procmux$35967_CMP
    4: $procmux$36000_CMP
    5: $procmux$36073_CMP
    6: $procmux$36138_CMP
    7: $procmux$36160_CMP

  State encoding:
    0: 8'-------1  <RESET STATE>
    1: 8'------1-
    2: 8'-----1--
    3: 8'----1---
    4: 8'---1----
    5: 8'--1-----
    6: 8'-1------
    7: 8'1-------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'-----0   ->     0 8'00100000
      1:     0 6'-----1   ->     4 8'00100000
      2:     1 6'-0----   ->     2 8'01000000
      3:     1 6'-1----   ->     5 8'01000000
      4:     2 6'------   ->     6 8'00001000
      5:     3 6'---00-   ->     3 8'00000010
      6:     3 6'0--10-   ->     3 8'00000010
      7:     3 6'----1-   ->     3 8'00000010
      8:     3 6'1--10-   ->     7 8'00000010
      9:     4 6'---1--   ->     2 8'00000001
     10:     4 6'---0--   ->     4 8'00000001
     11:     5 6'------   ->     3 8'00010000
     12:     6 6'--11--   ->     1 8'00000100
     13:     6 6'---0--   ->     6 8'00000100
     14:     6 6'--01--   ->     6 8'00000100
     15:     7 6'-----0   ->     0 8'10000000
     16:     7 6'-----1   ->     7 8'10000000

-------------------------------------

23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\state$37007' from module `\hexbs_top'.

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.
<suppressed ~10 debug messages>

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hexbs_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~283 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hexbs_top.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
Removed a total of 0 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$36998 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[255]).
Adding EN signal on $procdff$36995 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[254]).
Adding EN signal on $procdff$36992 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[253]).
Adding EN signal on $procdff$36989 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[252]).
Adding EN signal on $procdff$36986 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[251]).
Adding EN signal on $procdff$36983 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[250]).
Adding EN signal on $procdff$36980 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[249]).
Adding EN signal on $procdff$36977 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[248]).
Adding EN signal on $procdff$36974 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[247]).
Adding EN signal on $procdff$36971 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[246]).
Adding EN signal on $procdff$36968 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[245]).
Adding EN signal on $procdff$36965 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[244]).
Adding EN signal on $procdff$36962 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[243]).
Adding EN signal on $procdff$36959 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[242]).
Adding EN signal on $procdff$36956 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[241]).
Adding EN signal on $procdff$36953 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[240]).
Adding EN signal on $procdff$36950 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[239]).
Adding EN signal on $procdff$36947 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[238]).
Adding EN signal on $procdff$36944 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[237]).
Adding EN signal on $procdff$36941 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[236]).
Adding EN signal on $procdff$36938 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[235]).
Adding EN signal on $procdff$36935 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[234]).
Adding EN signal on $procdff$36932 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[233]).
Adding EN signal on $procdff$36929 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[232]).
Adding EN signal on $procdff$36926 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[231]).
Adding EN signal on $procdff$36923 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[230]).
Adding EN signal on $procdff$36920 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[229]).
Adding EN signal on $procdff$36917 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[228]).
Adding EN signal on $procdff$36914 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[227]).
Adding EN signal on $procdff$36911 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[226]).
Adding EN signal on $procdff$36908 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[225]).
Adding EN signal on $procdff$36905 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[224]).
Adding EN signal on $procdff$36902 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[223]).
Adding EN signal on $procdff$36899 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[222]).
Adding EN signal on $procdff$36896 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[221]).
Adding EN signal on $procdff$36893 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[220]).
Adding EN signal on $procdff$36890 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[219]).
Adding EN signal on $procdff$36887 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[218]).
Adding EN signal on $procdff$36884 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[217]).
Adding EN signal on $procdff$36881 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[216]).
Adding EN signal on $procdff$36878 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[215]).
Adding EN signal on $procdff$36875 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[214]).
Adding EN signal on $procdff$36872 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[213]).
Adding EN signal on $procdff$36869 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[212]).
Adding EN signal on $procdff$36866 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[211]).
Adding EN signal on $procdff$36863 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[210]).
Adding EN signal on $procdff$36860 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[209]).
Adding EN signal on $procdff$36857 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[208]).
Adding EN signal on $procdff$36854 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[207]).
Adding EN signal on $procdff$36851 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[206]).
Adding EN signal on $procdff$36848 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[205]).
Adding EN signal on $procdff$36845 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[204]).
Adding EN signal on $procdff$36842 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[203]).
Adding EN signal on $procdff$36839 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[202]).
Adding EN signal on $procdff$36836 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[201]).
Adding EN signal on $procdff$36833 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[200]).
Adding EN signal on $procdff$36830 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[199]).
Adding EN signal on $procdff$36827 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[198]).
Adding EN signal on $procdff$36824 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[197]).
Adding EN signal on $procdff$36821 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[196]).
Adding EN signal on $procdff$36818 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[195]).
Adding EN signal on $procdff$36815 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[194]).
Adding EN signal on $procdff$36812 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[193]).
Adding EN signal on $procdff$36809 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[192]).
Adding EN signal on $procdff$36806 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[191]).
Adding EN signal on $procdff$36803 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[190]).
Adding EN signal on $procdff$36800 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[189]).
Adding EN signal on $procdff$36797 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[188]).
Adding EN signal on $procdff$36794 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[187]).
Adding EN signal on $procdff$36791 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[186]).
Adding EN signal on $procdff$36788 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[185]).
Adding EN signal on $procdff$36785 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[184]).
Adding EN signal on $procdff$36782 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[183]).
Adding EN signal on $procdff$36779 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[182]).
Adding EN signal on $procdff$36776 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[181]).
Adding EN signal on $procdff$36773 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[180]).
Adding EN signal on $procdff$36770 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[179]).
Adding EN signal on $procdff$36767 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[178]).
Adding EN signal on $procdff$36764 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[177]).
Adding EN signal on $procdff$36761 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[176]).
Adding EN signal on $procdff$36758 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[175]).
Adding EN signal on $procdff$36755 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[174]).
Adding EN signal on $procdff$36752 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[173]).
Adding EN signal on $procdff$36749 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[172]).
Adding EN signal on $procdff$36746 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[171]).
Adding EN signal on $procdff$36743 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[170]).
Adding EN signal on $procdff$36740 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[169]).
Adding EN signal on $procdff$36737 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[168]).
Adding EN signal on $procdff$36734 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[167]).
Adding EN signal on $procdff$36731 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[166]).
Adding EN signal on $procdff$36728 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[165]).
Adding EN signal on $procdff$36725 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[164]).
Adding EN signal on $procdff$36722 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[163]).
Adding EN signal on $procdff$36719 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[162]).
Adding EN signal on $procdff$36716 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[161]).
Adding EN signal on $procdff$36713 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[160]).
Adding EN signal on $procdff$36710 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[159]).
Adding EN signal on $procdff$36707 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[158]).
Adding EN signal on $procdff$36704 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[157]).
Adding EN signal on $procdff$36701 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[156]).
Adding EN signal on $procdff$36698 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[155]).
Adding EN signal on $procdff$36695 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[154]).
Adding EN signal on $procdff$36692 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[153]).
Adding EN signal on $procdff$36689 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[152]).
Adding EN signal on $procdff$36686 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[151]).
Adding EN signal on $procdff$36683 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[150]).
Adding EN signal on $procdff$36680 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[149]).
Adding EN signal on $procdff$36677 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[148]).
Adding EN signal on $procdff$36674 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[147]).
Adding EN signal on $procdff$36671 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[146]).
Adding EN signal on $procdff$36668 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[145]).
Adding EN signal on $procdff$36665 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[144]).
Adding EN signal on $procdff$36662 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[143]).
Adding EN signal on $procdff$36659 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[142]).
Adding EN signal on $procdff$36656 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[141]).
Adding EN signal on $procdff$36653 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[140]).
Adding EN signal on $procdff$36650 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[139]).
Adding EN signal on $procdff$36647 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[138]).
Adding EN signal on $procdff$36644 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[137]).
Adding EN signal on $procdff$36641 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[136]).
Adding EN signal on $procdff$36638 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[135]).
Adding EN signal on $procdff$36635 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[134]).
Adding EN signal on $procdff$36632 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[133]).
Adding EN signal on $procdff$36629 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[132]).
Adding EN signal on $procdff$36626 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[131]).
Adding EN signal on $procdff$36623 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[130]).
Adding EN signal on $procdff$36620 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[129]).
Adding EN signal on $procdff$36617 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[128]).
Adding EN signal on $procdff$36614 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[127]).
Adding EN signal on $procdff$36611 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[126]).
Adding EN signal on $procdff$36608 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[125]).
Adding EN signal on $procdff$36605 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[124]).
Adding EN signal on $procdff$36602 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[123]).
Adding EN signal on $procdff$36599 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[122]).
Adding EN signal on $procdff$36596 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[121]).
Adding EN signal on $procdff$36593 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[120]).
Adding EN signal on $procdff$36590 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[119]).
Adding EN signal on $procdff$36587 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[118]).
Adding EN signal on $procdff$36584 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[117]).
Adding EN signal on $procdff$36581 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[116]).
Adding EN signal on $procdff$36578 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[115]).
Adding EN signal on $procdff$36575 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[114]).
Adding EN signal on $procdff$36572 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[113]).
Adding EN signal on $procdff$36569 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[112]).
Adding EN signal on $procdff$36566 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[111]).
Adding EN signal on $procdff$36563 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[110]).
Adding EN signal on $procdff$36560 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[109]).
Adding EN signal on $procdff$36557 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[108]).
Adding EN signal on $procdff$36554 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[107]).
Adding EN signal on $procdff$36551 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[106]).
Adding EN signal on $procdff$36548 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[105]).
Adding EN signal on $procdff$36545 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[104]).
Adding EN signal on $procdff$36542 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[103]).
Adding EN signal on $procdff$36539 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[102]).
Adding EN signal on $procdff$36536 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[101]).
Adding EN signal on $procdff$36533 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[100]).
Adding EN signal on $procdff$36530 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[99]).
Adding EN signal on $procdff$36527 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[98]).
Adding EN signal on $procdff$36524 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[97]).
Adding EN signal on $procdff$36521 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[96]).
Adding EN signal on $procdff$36518 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[95]).
Adding EN signal on $procdff$36515 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[94]).
Adding EN signal on $procdff$36512 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[93]).
Adding EN signal on $procdff$36509 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[92]).
Adding EN signal on $procdff$36506 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[91]).
Adding EN signal on $procdff$36503 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[90]).
Adding EN signal on $procdff$36500 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[89]).
Adding EN signal on $procdff$36497 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[88]).
Adding EN signal on $procdff$36494 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[87]).
Adding EN signal on $procdff$36491 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[86]).
Adding EN signal on $procdff$36488 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[85]).
Adding EN signal on $procdff$36485 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[84]).
Adding EN signal on $procdff$36482 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[83]).
Adding EN signal on $procdff$36479 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[82]).
Adding EN signal on $procdff$36476 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[81]).
Adding EN signal on $procdff$36473 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[80]).
Adding EN signal on $procdff$36470 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[79]).
Adding EN signal on $procdff$36467 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[78]).
Adding EN signal on $procdff$36464 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[77]).
Adding EN signal on $procdff$36461 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[76]).
Adding EN signal on $procdff$36458 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[75]).
Adding EN signal on $procdff$36455 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[74]).
Adding EN signal on $procdff$36452 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[73]).
Adding EN signal on $procdff$36449 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[72]).
Adding EN signal on $procdff$36446 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[71]).
Adding EN signal on $procdff$36443 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[70]).
Adding EN signal on $procdff$36440 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[69]).
Adding EN signal on $procdff$36437 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[68]).
Adding EN signal on $procdff$36434 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[67]).
Adding EN signal on $procdff$36431 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[66]).
Adding EN signal on $procdff$36428 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[65]).
Adding EN signal on $procdff$36425 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[64]).
Adding EN signal on $procdff$36422 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[63]).
Adding EN signal on $procdff$36419 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[62]).
Adding EN signal on $procdff$36416 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[61]).
Adding EN signal on $procdff$36413 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[60]).
Adding EN signal on $procdff$36410 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[59]).
Adding EN signal on $procdff$36407 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[58]).
Adding EN signal on $procdff$36404 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[57]).
Adding EN signal on $procdff$36401 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[56]).
Adding EN signal on $procdff$36398 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[55]).
Adding EN signal on $procdff$36395 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[54]).
Adding EN signal on $procdff$36392 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[53]).
Adding EN signal on $procdff$36389 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[52]).
Adding EN signal on $procdff$36386 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[51]).
Adding EN signal on $procdff$36383 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[50]).
Adding EN signal on $procdff$36380 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[49]).
Adding EN signal on $procdff$36377 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[48]).
Adding EN signal on $procdff$36374 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[47]).
Adding EN signal on $procdff$36371 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[46]).
Adding EN signal on $procdff$36368 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[45]).
Adding EN signal on $procdff$36365 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[44]).
Adding EN signal on $procdff$36362 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[43]).
Adding EN signal on $procdff$36359 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[42]).
Adding EN signal on $procdff$36356 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[41]).
Adding EN signal on $procdff$36353 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[40]).
Adding EN signal on $procdff$36350 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[39]).
Adding EN signal on $procdff$36347 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[38]).
Adding EN signal on $procdff$36344 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[37]).
Adding EN signal on $procdff$36341 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[36]).
Adding EN signal on $procdff$36338 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[35]).
Adding EN signal on $procdff$36335 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[34]).
Adding EN signal on $procdff$36332 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[33]).
Adding EN signal on $procdff$36329 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[32]).
Adding EN signal on $procdff$36326 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[31]).
Adding EN signal on $procdff$36323 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[30]).
Adding EN signal on $procdff$36320 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[29]).
Adding EN signal on $procdff$36317 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[28]).
Adding EN signal on $procdff$36314 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[27]).
Adding EN signal on $procdff$36311 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[26]).
Adding EN signal on $procdff$36308 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[25]).
Adding EN signal on $procdff$36305 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[24]).
Adding EN signal on $procdff$36302 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[23]).
Adding EN signal on $procdff$36299 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[22]).
Adding EN signal on $procdff$36296 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[21]).
Adding EN signal on $procdff$36293 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[20]).
Adding EN signal on $procdff$36290 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[19]).
Adding EN signal on $procdff$36287 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[18]).
Adding EN signal on $procdff$36284 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[17]).
Adding EN signal on $procdff$36281 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[16]).
Adding EN signal on $procdff$36278 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[15]).
Adding EN signal on $procdff$36275 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[14]).
Adding EN signal on $procdff$36272 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[13]).
Adding EN signal on $procdff$36269 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[12]).
Adding EN signal on $procdff$36266 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[11]).
Adding EN signal on $procdff$36263 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[10]).
Adding EN signal on $procdff$36260 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[9]).
Adding EN signal on $procdff$36257 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[8]).
Adding EN signal on $procdff$36254 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[7]).
Adding EN signal on $procdff$36251 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[6]).
Adding EN signal on $procdff$36248 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[5]).
Adding EN signal on $procdff$36245 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[4]).
Adding EN signal on $procdff$36242 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[3]).
Adding EN signal on $procdff$36239 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[2]).
Adding EN signal on $procdff$36236 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[1]).
Adding EN signal on $procdff$36233 ($dff) from module hexbs_top (D = \mem_rdata, Q = \cur_mb_mem[0]).
Adding EN signal on $procdff$36230 ($dff) from module hexbs_top (D = $0\best_cand_y[6:0], Q = \best_cand_y).
Adding EN signal on $procdff$36227 ($dff) from module hexbs_top (D = $0\best_cand_x[6:0], Q = \best_cand_x).
Adding EN signal on $procdff$36224 ($dff) from module hexbs_top (D = $0\best_point_idx[3:0], Q = \best_point_idx).
Adding EN signal on $procdff$36221 ($adff) from module hexbs_top (D = $0\min_sad_reg[15:0], Q = \min_sad_reg).
Adding EN signal on $procdff$36220 ($dff) from module hexbs_top (D = $0\current_accum_sad[15:0], Q = \current_accum_sad).
Adding EN signal on $procdff$36217 ($adff) from module hexbs_top (D = $0\shex_load[0:0], Q = \shex_load).
Adding EN signal on $procdff$36216 ($adff) from module hexbs_top (D = $0\point_cnt[3:0], Q = \point_cnt).
Adding EN signal on $procdff$36215 ($adff) from module hexbs_top (D = $0\pixel_cnt[8:0], Q = \pixel_cnt).
Adding EN signal on $procdff$36214 ($adff) from module hexbs_top (D = $0\cand_y[6:0], Q = \cand_y).
Adding EN signal on $procdff$36213 ($adff) from module hexbs_top (D = $0\cand_x[6:0], Q = \cand_x).
Adding EN signal on $procdff$36212 ($adff) from module hexbs_top (D = $0\shex_center_y[6:0], Q = \shex_center_y).
Adding EN signal on $procdff$36211 ($adff) from module hexbs_top (D = $0\shex_center_x[6:0], Q = \shex_center_x).
Adding EN signal on $procdff$36210 ($adff) from module hexbs_top (D = $0\center_y[6:0], Q = \center_y).
Adding EN signal on $procdff$36209 ($adff) from module hexbs_top (D = $0\center_x[6:0], Q = \center_x).
Adding EN signal on $procdff$36207 ($adff) from module hexbs_top (D = $0\done[0:0], Q = \done).
Adding EN signal on $procdff$36206 ($adff) from module hexbs_top (D = \min_sad_reg, Q = \sad).
Adding EN signal on $procdff$36205 ($adff) from module hexbs_top (D = \best_cand_y [5:0], Q = \mv_y).
Adding EN signal on $procdff$36204 ($adff) from module hexbs_top (D = \best_cand_x [5:0], Q = \mv_x).

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..
Removed 775 unused cells and 792 unused wires.
<suppressed ~776 debug messages>

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.
<suppressed ~15 debug messages>

24.9. Rerunning OPT passes. (Maybe there is more to do..)

24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hexbs_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hexbs_top.
Performed a total of 0 changes.

24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
<suppressed ~87 debug messages>
Removed a total of 29 cells.

24.13. Executing OPT_DFF pass (perform DFF optimizations).

24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.

24.16. Rerunning OPT passes. (Maybe there is more to do..)

24.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hexbs_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

24.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hexbs_top.
Performed a total of 0 changes.

24.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
Removed a total of 0 cells.

24.20. Executing OPT_DFF pass (perform DFF optimizations).

24.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..

24.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.

24.23. Finished OPT passes. (There is nothing left to do.)

25. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 address bits (of 32) from memory init port hexbs_top.$meminit$\l_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:69$103 (l_hex_off_x).
Removed top 29 address bits (of 32) from memory init port hexbs_top.$meminit$\l_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:70$105 (l_hex_off_x).
Removed top 29 address bits (of 32) from memory init port hexbs_top.$meminit$\l_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:71$107 (l_hex_off_x).
Removed top 29 address bits (of 32) from memory init port hexbs_top.$meminit$\l_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:72$109 (l_hex_off_x).
Removed top 29 address bits (of 32) from memory init port hexbs_top.$meminit$\l_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:73$111 (l_hex_off_x).
Removed top 29 address bits (of 32) from memory init port hexbs_top.$meminit$\l_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:74$113 (l_hex_off_x).
Removed top 29 address bits (of 32) from memory init port hexbs_top.$meminit$\l_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:75$115 (l_hex_off_x).
Removed top 29 address bits (of 32) from memory init port hexbs_top.$meminit$\l_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:69$104 (l_hex_off_y).
Removed top 29 address bits (of 32) from memory init port hexbs_top.$meminit$\l_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:70$106 (l_hex_off_y).
Removed top 29 address bits (of 32) from memory init port hexbs_top.$meminit$\l_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:71$108 (l_hex_off_y).
Removed top 29 address bits (of 32) from memory init port hexbs_top.$meminit$\l_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:72$110 (l_hex_off_y).
Removed top 29 address bits (of 32) from memory init port hexbs_top.$meminit$\l_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:73$112 (l_hex_off_y).
Removed top 29 address bits (of 32) from memory init port hexbs_top.$meminit$\l_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:74$114 (l_hex_off_y).
Removed top 29 address bits (of 32) from memory init port hexbs_top.$meminit$\l_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:75$116 (l_hex_off_y).
Removed top 30 address bits (of 32) from memory init port hexbs_top.$meminit$\s_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:78$117 (s_hex_off_x).
Removed top 30 address bits (of 32) from memory init port hexbs_top.$meminit$\s_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:79$119 (s_hex_off_x).
Removed top 30 address bits (of 32) from memory init port hexbs_top.$meminit$\s_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:80$121 (s_hex_off_x).
Removed top 30 address bits (of 32) from memory init port hexbs_top.$meminit$\s_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:81$123 (s_hex_off_x).
Removed top 30 address bits (of 32) from memory init port hexbs_top.$meminit$\s_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:78$118 (s_hex_off_y).
Removed top 30 address bits (of 32) from memory init port hexbs_top.$meminit$\s_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:79$120 (s_hex_off_y).
Removed top 30 address bits (of 32) from memory init port hexbs_top.$meminit$\s_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:80$122 (s_hex_off_y).
Removed top 30 address bits (of 32) from memory init port hexbs_top.$meminit$\s_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:81$124 (s_hex_off_y).
Removed top 29 address bits (of 32) from memory read port hexbs_top.$memrd$\l_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:149$46 (l_hex_off_x).
Removed top 29 address bits (of 32) from memory read port hexbs_top.$memrd$\l_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:186$54 (l_hex_off_x).
Removed top 29 address bits (of 32) from memory read port hexbs_top.$memrd$\l_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:150$48 (l_hex_off_y).
Removed top 29 address bits (of 32) from memory read port hexbs_top.$memrd$\l_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:187$57 (l_hex_off_y).
Removed top 2 address bits (of 4) from memory read port hexbs_top.$memrd$\s_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:216$62 (s_hex_off_x).
Removed top 2 address bits (of 4) from memory read port hexbs_top.$memrd$\s_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:217$64 (s_hex_off_y).
Removed top 1 bits (of 7) from port B of cell hexbs_top.$ge$/openlane/designs/hexbs/src/me_hexbs_topB.v:101$28 ($ge).
Removed top 1 bits (of 7) from port B of cell hexbs_top.$ge$/openlane/designs/hexbs/src/me_hexbs_topB.v:102$31 ($ge).
Removed top 1 bits (of 9) from port B of cell hexbs_top.$eq$/openlane/designs/hexbs/src/me_hexbs_topB.v:132$44 ($eq).
Removed top 31 bits (of 32) from port B of cell hexbs_top.$add$/openlane/designs/hexbs/src/me_hexbs_topB.v:138$45 ($add).
Removed top 23 bits (of 32) from port Y of cell hexbs_top.$add$/openlane/designs/hexbs/src/me_hexbs_topB.v:138$45 ($add).
Removed top 1 bits (of 4) from port B of cell hexbs_top.$eq$/openlane/designs/hexbs/src/me_hexbs_topB.v:179$52 ($eq).
Removed top 31 bits (of 32) from port B of cell hexbs_top.$add$/openlane/designs/hexbs/src/me_hexbs_topB.v:182$53 ($add).
Removed top 28 bits (of 32) from port Y of cell hexbs_top.$add$/openlane/designs/hexbs/src/me_hexbs_topB.v:182$53 ($add).
Removed top 2 bits (of 4) from port B of cell hexbs_top.$eq$/openlane/designs/hexbs/src/me_hexbs_topB.v:242$68 ($eq).
Removed top 23 bits (of 27) from port B of cell hexbs_top.$mul$/openlane/designs/hexbs/src/me_hexbs_topB.v:276$73 ($mul).
Removed top 23 bits (of 27) from port B of cell hexbs_top.$mul$/openlane/designs/hexbs/src/me_hexbs_topB.v:277$76 ($mul).
Removed top 19 bits (of 27) from port Y of cell hexbs_top.$mul$/openlane/designs/hexbs/src/me_hexbs_topB.v:277$76 ($mul).
Removed top 19 bits (of 32) from port B of cell hexbs_top.$add$/openlane/designs/hexbs/src/me_hexbs_topB.v:275$77 ($add).
Removed top 31 bits (of 32) from port B of cell hexbs_top.$lt$/openlane/designs/hexbs/src/me_hexbs_topB.v:284$81 ($lt).
Removed top 22 bits (of 32) from port B of cell hexbs_top.$gt$/openlane/designs/hexbs/src/me_hexbs_topB.v:285$82 ($gt).
Removed top 31 bits (of 32) from port B of cell hexbs_top.$lt$/openlane/designs/hexbs/src/me_hexbs_topB.v:287$83 ($lt).
Removed top 23 bits (of 32) from port B of cell hexbs_top.$gt$/openlane/designs/hexbs/src/me_hexbs_topB.v:288$84 ($gt).
Removed top 23 bits (of 27) from port B of cell hexbs_top.$mul$/openlane/designs/hexbs/src/me_hexbs_topB.v:291$85 ($mul).
Removed top 19 bits (of 32) from port B of cell hexbs_top.$add$/openlane/designs/hexbs/src/me_hexbs_topB.v:290$89 ($add).
Removed top 1 bits (of 2) from port B of cell hexbs_top.$auto$fsm_map.cc:77:implement_pattern_cache$37071 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$10135_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$10275_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$10416_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$10558_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$10701_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$10845_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$10990_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$11136_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$11283_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$11431_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$11580_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$11730_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$11881_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$12033_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$12186_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$12340_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$12495_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$12651_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$12808_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$12966_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$13125_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$13285_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$13446_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$13608_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$13771_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$13935_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$14100_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$14266_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$14433_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$14601_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$14770_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$14940_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$15111_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$15283_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$15456_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$15630_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$15805_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$15981_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$16158_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$16336_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$16515_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$16695_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$16876_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$17058_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$17241_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$17425_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$17610_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$17796_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$17983_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$18171_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$18360_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$18550_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$18741_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$18933_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$19126_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$19320_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$19515_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$19711_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$19908_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$20106_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$20305_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$20505_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$20706_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell hexbs_top.$procmux$20908_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$21111_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$21315_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$21520_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$21726_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$21933_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$22141_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$22350_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$22560_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$22771_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$22983_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$23196_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$23410_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$23625_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$23841_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$24058_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$24276_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$24495_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$24715_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$24936_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$25158_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$25381_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$25605_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$25830_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$26056_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$26283_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$26511_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$26740_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$26970_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$27201_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$27433_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$27666_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell hexbs_top.$procmux$27900_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell hexbs_top.$procmux$28135_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell hexbs_top.$procmux$28371_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell hexbs_top.$procmux$28608_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell hexbs_top.$procmux$28846_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell hexbs_top.$procmux$29085_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell hexbs_top.$procmux$29325_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell hexbs_top.$procmux$29566_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell hexbs_top.$procmux$29808_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell hexbs_top.$procmux$30051_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell hexbs_top.$procmux$30295_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell hexbs_top.$procmux$30540_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell hexbs_top.$procmux$30786_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell hexbs_top.$procmux$31033_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell hexbs_top.$procmux$31281_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell hexbs_top.$procmux$31530_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell hexbs_top.$procmux$31780_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell hexbs_top.$procmux$32031_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell hexbs_top.$procmux$32283_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell hexbs_top.$procmux$32536_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell hexbs_top.$procmux$32790_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell hexbs_top.$procmux$33045_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell hexbs_top.$procmux$33301_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell hexbs_top.$procmux$33558_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell hexbs_top.$procmux$33816_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell hexbs_top.$procmux$34075_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell hexbs_top.$procmux$34335_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell hexbs_top.$procmux$34596_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell hexbs_top.$procmux$34858_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell hexbs_top.$procmux$35121_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell hexbs_top.$procmux$35385_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell hexbs_top.$procmux$35650_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell hexbs_top.$auto$fsm_map.cc:77:implement_pattern_cache$37045 ($eq).
Removed top 23 bits (of 32) from wire hexbs_top.$add$/openlane/designs/hexbs/src/me_hexbs_topB.v:138$45_Y.
Removed top 19 bits (of 32) from wire hexbs_top.$mul$/openlane/designs/hexbs/src/me_hexbs_topB.v:277$76_Y.

26. Executing PEEPOPT pass (run peephole optimizers).

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

28. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module hexbs_top:
  creating $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:138$45 ($add).
  creating $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:149$47 ($add).
  creating $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:150$49 ($add).
  creating $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:182$53 ($add).
  creating $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:186$56 ($add).
  creating $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:187$59 ($add).
  creating $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:216$63 ($add).
  creating $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:217$65 ($add).
  creating $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:275$75 ($add).
  creating $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:275$77 ($add).
  creating $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:275$78 ($add).
  creating $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:276$74 ($add).
  creating $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:281$79 ($add).
  creating $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:282$80 ($add).
  creating $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:290$87 ($add).
  creating $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:290$89 ($add).
  creating $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:290$90 ($add).
  creating $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:291$86 ($add).
  creating $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:98$27 ($add).
  creating $macc model for $mul$/openlane/designs/hexbs/src/me_hexbs_topB.v:276$73 ($mul).
  creating $macc model for $mul$/openlane/designs/hexbs/src/me_hexbs_topB.v:277$76 ($mul).
  creating $macc model for $mul$/openlane/designs/hexbs/src/me_hexbs_topB.v:291$85 ($mul).
  creating $macc model for $sub$/openlane/designs/hexbs/src/me_hexbs_topB.v:87$100 ($sub).
  creating $macc model for $sub$/openlane/designs/hexbs/src/me_hexbs_topB.v:87$101 ($sub).
  merging $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:290$89 into $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:290$90.
  merging $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:290$87 into $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:290$90.
  merging $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:291$86 into $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:290$90.
  merging $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:275$77 into $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:275$78.
  merging $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:275$75 into $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:275$78.
  merging $macc model for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:276$74 into $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:275$78.
  creating $alu model for $macc $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:98$27.
  creating $alu model for $macc $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:282$80.
  creating $alu model for $macc $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:281$79.
  creating $alu model for $macc $sub$/openlane/designs/hexbs/src/me_hexbs_topB.v:87$101.
  creating $alu model for $macc $sub$/openlane/designs/hexbs/src/me_hexbs_topB.v:87$100.
  creating $alu model for $macc $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:217$65.
  creating $alu model for $macc $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:216$63.
  creating $alu model for $macc $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:187$59.
  creating $alu model for $macc $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:186$56.
  creating $alu model for $macc $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:182$53.
  creating $alu model for $macc $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:150$49.
  creating $alu model for $macc $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:149$47.
  creating $alu model for $macc $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:138$45.
  creating $macc cell for $mul$/openlane/designs/hexbs/src/me_hexbs_topB.v:291$85: $auto$alumacc.cc:365:replace_macc$37988
  creating $macc cell for $mul$/openlane/designs/hexbs/src/me_hexbs_topB.v:276$73: $auto$alumacc.cc:365:replace_macc$37989
  creating $macc cell for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:275$78: $auto$alumacc.cc:365:replace_macc$37990
  creating $macc cell for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:290$90: $auto$alumacc.cc:365:replace_macc$37991
  creating $macc cell for $mul$/openlane/designs/hexbs/src/me_hexbs_topB.v:277$76: $auto$alumacc.cc:365:replace_macc$37992
  creating $alu model for $ge$/openlane/designs/hexbs/src/me_hexbs_topB.v:101$28 ($ge): new $alu
  creating $alu model for $ge$/openlane/designs/hexbs/src/me_hexbs_topB.v:102$31 ($ge): new $alu
  creating $alu model for $gt$/openlane/designs/hexbs/src/me_hexbs_topB.v:285$82 ($gt): new $alu
  creating $alu model for $gt$/openlane/designs/hexbs/src/me_hexbs_topB.v:288$84 ($gt): new $alu
  creating $alu model for $gt$/openlane/designs/hexbs/src/me_hexbs_topB.v:87$99 ($gt): merged with $sub$/openlane/designs/hexbs/src/me_hexbs_topB.v:87$100.
  creating $alu model for $le$/openlane/designs/hexbs/src/me_hexbs_topB.v:101$29 ($le): new $alu
  creating $alu model for $le$/openlane/designs/hexbs/src/me_hexbs_topB.v:102$33 ($le): new $alu
  creating $alu model for $lt$/openlane/designs/hexbs/src/me_hexbs_topB.v:166$51 ($lt): new $alu
  creating $alu model for $lt$/openlane/designs/hexbs/src/me_hexbs_topB.v:284$81 ($lt): new $alu
  creating $alu model for $lt$/openlane/designs/hexbs/src/me_hexbs_topB.v:287$83 ($lt): new $alu
  creating $alu cell for $lt$/openlane/designs/hexbs/src/me_hexbs_topB.v:287$83: $auto$alumacc.cc:485:replace_alu$38002
  creating $alu cell for $lt$/openlane/designs/hexbs/src/me_hexbs_topB.v:284$81: $auto$alumacc.cc:485:replace_alu$38015
  creating $alu cell for $lt$/openlane/designs/hexbs/src/me_hexbs_topB.v:166$51: $auto$alumacc.cc:485:replace_alu$38028
  creating $alu cell for $le$/openlane/designs/hexbs/src/me_hexbs_topB.v:102$33: $auto$alumacc.cc:485:replace_alu$38033
  creating $alu cell for $le$/openlane/designs/hexbs/src/me_hexbs_topB.v:101$29: $auto$alumacc.cc:485:replace_alu$38048
  creating $alu cell for $gt$/openlane/designs/hexbs/src/me_hexbs_topB.v:288$84: $auto$alumacc.cc:485:replace_alu$38063
  creating $alu cell for $gt$/openlane/designs/hexbs/src/me_hexbs_topB.v:285$82: $auto$alumacc.cc:485:replace_alu$38070
  creating $alu cell for $ge$/openlane/designs/hexbs/src/me_hexbs_topB.v:102$31: $auto$alumacc.cc:485:replace_alu$38077
  creating $alu cell for $ge$/openlane/designs/hexbs/src/me_hexbs_topB.v:101$28: $auto$alumacc.cc:485:replace_alu$38088
  creating $alu cell for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:138$45: $auto$alumacc.cc:485:replace_alu$38099
  creating $alu cell for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:149$47: $auto$alumacc.cc:485:replace_alu$38102
  creating $alu cell for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:150$49: $auto$alumacc.cc:485:replace_alu$38105
  creating $alu cell for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:182$53: $auto$alumacc.cc:485:replace_alu$38108
  creating $alu cell for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:186$56: $auto$alumacc.cc:485:replace_alu$38111
  creating $alu cell for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:187$59: $auto$alumacc.cc:485:replace_alu$38114
  creating $alu cell for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:216$63: $auto$alumacc.cc:485:replace_alu$38117
  creating $alu cell for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:217$65: $auto$alumacc.cc:485:replace_alu$38120
  creating $alu cell for $sub$/openlane/designs/hexbs/src/me_hexbs_topB.v:87$100, $gt$/openlane/designs/hexbs/src/me_hexbs_topB.v:87$99: $auto$alumacc.cc:485:replace_alu$38123
  creating $alu cell for $sub$/openlane/designs/hexbs/src/me_hexbs_topB.v:87$101: $auto$alumacc.cc:485:replace_alu$38134
  creating $alu cell for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:281$79: $auto$alumacc.cc:485:replace_alu$38137
  creating $alu cell for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:282$80: $auto$alumacc.cc:485:replace_alu$38140
  creating $alu cell for $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:98$27: $auto$alumacc.cc:485:replace_alu$38143
  created 22 $alu and 5 $macc cells.

29. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module hexbs_top that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\s_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:217$64 ($memrd):
    Found 1 activation_patterns using ctrl signal { \state [3] \shex_load }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\s_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:216$62 ($memrd):
    Found 1 activation_patterns using ctrl signal { \state [3] \shex_load }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\l_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:187$57 ($memrd):
    Found 1 activation_patterns using ctrl signal { $auto$fsm_map.cc:74:implement_pattern_cache$37031 \state [6] $eq$/openlane/designs/hexbs/src/me_hexbs_topB.v:179$52_Y }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\l_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:186$54 ($memrd):
    Found 1 activation_patterns using ctrl signal { $auto$fsm_map.cc:74:implement_pattern_cache$37031 \state [6] $eq$/openlane/designs/hexbs/src/me_hexbs_topB.v:179$52_Y }.
    No candidates found.

30. Executing OPT pass (performing simple optimizations).

30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.
<suppressed ~9 debug messages>

30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
Removed a total of 0 cells.

30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hexbs_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hexbs_top.
Performed a total of 0 changes.

30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
Removed a total of 0 cells.

30.6. Executing OPT_DFF pass (perform DFF optimizations).

30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..
Removed 9 unused cells and 19 unused wires.
<suppressed ~10 debug messages>

30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.

30.9. Rerunning OPT passes. (Maybe there is more to do..)

30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hexbs_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hexbs_top.
Performed a total of 0 changes.

30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
Removed a total of 0 cells.

30.13. Executing OPT_DFF pass (perform DFF optimizations).

30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..

30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.

30.16. Finished OPT passes. (There is nothing left to do.)

31. Executing MEMORY pass.

31.1. Executing OPT_MEM pass (optimize memories).
hexbs_top.l_hex_off_x: removing const-0 lane 0
Performed a total of 1 transformations.

31.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

31.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

31.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

31.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\l_hex_off_x'[0] in module `\hexbs_top': no output FF found.
Checking read port `\l_hex_off_x'[1] in module `\hexbs_top': no output FF found.
Checking read port `\l_hex_off_y'[0] in module `\hexbs_top': no output FF found.
Checking read port `\l_hex_off_y'[1] in module `\hexbs_top': no output FF found.
Checking read port `\s_hex_off_x'[0] in module `\hexbs_top': no output FF found.
Checking read port `\s_hex_off_y'[0] in module `\hexbs_top': no output FF found.
Checking read port address `\l_hex_off_x'[0] in module `\hexbs_top': no address FF found.
Checking read port address `\l_hex_off_x'[1] in module `\hexbs_top': no address FF found.
Checking read port address `\l_hex_off_y'[0] in module `\hexbs_top': no address FF found.
Checking read port address `\l_hex_off_y'[1] in module `\hexbs_top': no address FF found.
Checking read port address `\s_hex_off_x'[0] in module `\hexbs_top': address FF has async set and/or reset, not supported.
Checking read port address `\s_hex_off_y'[0] in module `\hexbs_top': address FF has async set and/or reset, not supported.

31.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..

31.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory hexbs_top.l_hex_off_x by address:
Consolidating read ports of memory hexbs_top.l_hex_off_y by address:

31.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..

31.10. Executing MEMORY_COLLECT pass (generating $mem cells).

32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.
<suppressed ~53 debug messages>

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

33.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$37866 ($dffe) from module hexbs_top (D = $procmux$35963_Y, Q = \best_point_idx, rval = 4'0000).

33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..
Removed 1 unused cells and 36 unused wires.
<suppressed ~2 debug messages>

33.5. Rerunning OPT passes. (Removed registers in this run.)

33.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.

33.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
Removed a total of 0 cells.

33.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$37859 ($dffe) from module hexbs_top (D = \cand_x, Q = \best_cand_x).
Adding EN signal on $auto$ff.cc:266:slice$37852 ($dffe) from module hexbs_top (D = \cand_y, Q = \best_cand_y).

33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

33.10. Rerunning OPT passes. (Removed registers in this run.)

33.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.

33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

33.13. Executing OPT_DFF pass (perform DFF optimizations).

33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

33.15. Finished fast OPT passes.

34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \l_hex_off_x in module \hexbs_top:
  created 7 $dff cells and 0 static cells of width 2.
  read interface: 0 $dff and 14 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \l_hex_off_y in module \hexbs_top:
  created 7 $dff cells and 0 static cells of width 3.
  read interface: 0 $dff and 14 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \s_hex_off_x in module \hexbs_top:
  created 4 $dff cells and 0 static cells of width 2.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \s_hex_off_y in module \hexbs_top:
  created 4 $dff cells and 0 static cells of width 2.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 0 write mux blocks.

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.
<suppressed ~32 debug messages>

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
Removed a total of 0 cells.

35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hexbs_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hexbs_top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$38163: { $auto$fsm_map.cc:74:implement_pattern_cache$37031 $auto$opt_dff.cc:194:make_patterns_logic$37853 $auto$rtlil.cc:2399:Not$38032 $auto$opt_dff.cc:194:make_patterns_logic$37855 \rst_n }
    Consolidated identical input bits for $mux cell $memory\s_hex_off_y$rdmux[0][1][0]$38265:
      Old ports: A=2'01, B=2'00, Y=$memory\s_hex_off_y$rdmux[0][0][0]$a$38263
      New ports: A=1'1, B=1'0, Y=$memory\s_hex_off_y$rdmux[0][0][0]$a$38263 [0]
      New connections: $memory\s_hex_off_y$rdmux[0][0][0]$a$38263 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\l_hex_off_y$rdmux[0][2][3]$38229:
      Old ports: A=3'001, B=3'x, Y=$memory\l_hex_off_y$rdmux[0][1][1]$b$38219
      New ports: A=2'01, B=2'x, Y=$memory\l_hex_off_y$rdmux[0][1][1]$b$38219 [1:0]
      New connections: $memory\l_hex_off_y$rdmux[0][1][1]$b$38219 [2] = $memory\l_hex_off_y$rdmux[0][1][1]$b$38219 [1]
    Consolidated identical input bits for $mux cell $memory\s_hex_off_x$rdmux[0][1][0]$38256:
      Old ports: A=2'00, B=2'01, Y=$memory\s_hex_off_x$rdmux[0][0][0]$a$38254
      New ports: A=1'0, B=1'1, Y=$memory\s_hex_off_x$rdmux[0][0][0]$a$38254 [0]
      New connections: $memory\s_hex_off_x$rdmux[0][0][0]$a$38254 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory\l_hex_off_y$rdmux[0][2][2]$38226:
      Old ports: A=3'110, B=3'111, Y=$memory\l_hex_off_y$rdmux[0][1][1]$a$38218
      New ports: A=1'0, B=1'1, Y=$memory\l_hex_off_y$rdmux[0][1][1]$a$38218 [0]
      New connections: $memory\l_hex_off_y$rdmux[0][1][1]$a$38218 [2:1] = 2'11
    Consolidated identical input bits for $mux cell $memory\l_hex_off_x$rdmux[0][2][3]$38187:
      Old ports: A=2'11, B=2'x, Y=$memory\l_hex_off_x$rdmux[0][1][1]$b$38177
      New ports: A=1'1, B=1'x, Y=$memory\l_hex_off_x$rdmux[0][1][1]$b$38177 [0]
      New connections: $memory\l_hex_off_x$rdmux[0][1][1]$b$38177 [1] = $memory\l_hex_off_x$rdmux[0][1][1]$b$38177 [0]
    Consolidated identical input bits for $mux cell $memory\l_hex_off_x$rdmux[0][2][2]$38184:
      Old ports: A=2'00, B=2'11, Y=$memory\l_hex_off_x$rdmux[0][1][1]$a$38176
      New ports: A=1'0, B=1'1, Y=$memory\l_hex_off_x$rdmux[0][1][1]$a$38176 [0]
      New connections: $memory\l_hex_off_x$rdmux[0][1][1]$a$38176 [1] = $memory\l_hex_off_x$rdmux[0][1][1]$a$38176 [0]
    Consolidated identical input bits for $mux cell $memory\l_hex_off_x$rdmux[0][1][0]$38172:
      Old ports: A=2'00, B=2'01, Y=$memory\l_hex_off_x$rdmux[0][0][0]$a$38170
      New ports: A=1'0, B=1'1, Y=$memory\l_hex_off_x$rdmux[0][0][0]$a$38170 [0]
      New connections: $memory\l_hex_off_x$rdmux[0][0][0]$a$38170 [1] = 1'0
    New ctrl vector for $pmux cell $procmux$35978: $auto$opt_reduce.cc:134:opt_pmux$38272
    New ctrl vector for $pmux cell $procmux$36037: $auto$opt_reduce.cc:134:opt_pmux$37002
    New ctrl vector for $pmux cell $procmux$36056: { $auto$opt_reduce.cc:134:opt_pmux$38274 \state [3] }
    Consolidated identical input bits for $mux cell $memory\l_hex_off_y$rdmux[0][2][1]$38223:
      Old ports: A=3'001, B=3'111, Y=$memory\l_hex_off_y$rdmux[0][1][0]$b$38216
      New ports: A=1'0, B=1'1, Y=$memory\l_hex_off_y$rdmux[0][1][0]$b$38216 [1]
      New connections: { $memory\l_hex_off_y$rdmux[0][1][0]$b$38216 [2] $memory\l_hex_off_y$rdmux[0][1][0]$b$38216 [0] } = { $memory\l_hex_off_y$rdmux[0][1][0]$b$38216 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\l_hex_off_y$rdmux[0][2][0]$38220:
      Old ports: A=3'000, B=3'010, Y=$memory\l_hex_off_y$rdmux[0][1][0]$a$38215
      New ports: A=1'0, B=1'1, Y=$memory\l_hex_off_y$rdmux[0][1][0]$a$38215 [1]
      New connections: { $memory\l_hex_off_y$rdmux[0][1][0]$a$38215 [2] $memory\l_hex_off_y$rdmux[0][1][0]$a$38215 [0] } = 2'00
    Consolidated identical input bits for $mux cell $memory\s_hex_off_x$rdmux[0][1][1]$38259:
      Old ports: A=2'00, B=2'11, Y=$memory\s_hex_off_x$rdmux[0][0][0]$b$38255
      New ports: A=1'0, B=1'1, Y=$memory\s_hex_off_x$rdmux[0][0][0]$b$38255 [0]
      New connections: $memory\s_hex_off_x$rdmux[0][0][0]$b$38255 [1] = $memory\s_hex_off_x$rdmux[0][0][0]$b$38255 [0]
    Consolidated identical input bits for $mux cell $memory\s_hex_off_y$rdmux[0][1][1]$38268:
      Old ports: A=2'11, B=2'00, Y=$memory\s_hex_off_y$rdmux[0][0][0]$b$38264
      New ports: A=1'1, B=1'0, Y=$memory\s_hex_off_y$rdmux[0][0][0]$b$38264 [0]
      New connections: $memory\s_hex_off_y$rdmux[0][0][0]$b$38264 [1] = $memory\s_hex_off_y$rdmux[0][0][0]$b$38264 [0]
  Optimizing cells in module \hexbs_top.
    Consolidated identical input bits for $mux cell $memory\l_hex_off_y$rdmux[0][1][1]$38217:
      Old ports: A=$memory\l_hex_off_y$rdmux[0][1][1]$a$38218, B=$memory\l_hex_off_y$rdmux[0][1][1]$b$38219, Y=$memory\l_hex_off_y$rdmux[0][0][0]$b$38213
      New ports: A={ 1'1 $memory\l_hex_off_y$rdmux[0][1][1]$a$38218 [0] }, B=$memory\l_hex_off_y$rdmux[0][1][1]$b$38219 [1:0], Y=$memory\l_hex_off_y$rdmux[0][0][0]$b$38213 [1:0]
      New connections: $memory\l_hex_off_y$rdmux[0][0][0]$b$38213 [2] = $memory\l_hex_off_y$rdmux[0][0][0]$b$38213 [1]
    Consolidated identical input bits for $mux cell $memory\l_hex_off_x$rdmux[0][1][1]$38175:
      Old ports: A=$memory\l_hex_off_x$rdmux[0][1][1]$a$38176, B=$memory\l_hex_off_x$rdmux[0][1][1]$b$38177, Y=$memory\l_hex_off_x$rdmux[0][0][0]$b$38171
      New ports: A=$memory\l_hex_off_x$rdmux[0][1][1]$a$38176 [0], B=$memory\l_hex_off_x$rdmux[0][1][1]$b$38177 [0], Y=$memory\l_hex_off_x$rdmux[0][0][0]$b$38171 [0]
      New connections: $memory\l_hex_off_x$rdmux[0][0][0]$b$38171 [1] = $memory\l_hex_off_x$rdmux[0][0][0]$b$38171 [0]
  Optimizing cells in module \hexbs_top.
Performed a total of 17 changes.

35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

35.6. Executing OPT_SHARE pass.

35.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$37875 ($adffe) from module hexbs_top (D = $0\min_sad_reg[15:0], Q = \min_sad_reg).

35.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..
Removed 1 unused cells and 69 unused wires.
<suppressed ~4 debug messages>

35.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.
<suppressed ~8 debug messages>

35.10. Rerunning OPT passes. (Maybe there is more to do..)

35.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hexbs_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

35.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hexbs_top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$38281: { $auto$opt_dff.cc:194:make_patterns_logic$38278 $auto$opt_dff.cc:194:make_patterns_logic$37880 $auto$opt_dff.cc:194:make_patterns_logic$37853 $auto$opt_dff.cc:194:make_patterns_logic$37878 $auto$opt_dff.cc:194:make_patterns_logic$38276 }
    Consolidated identical input bits for $mux cell $memory\l_hex_off_y$rdmux[0][1][0]$38214:
      Old ports: A={ 1'0 $memory\l_hex_off_x$rdmux[0][1][1]$a$38176 [1] 1'0 }, B={ $memory\l_hex_off_x$rdmux[0][1][1]$a$38176 [1] $memory\l_hex_off_x$rdmux[0][1][1]$a$38176 [1] 1'1 }, Y=$memory\l_hex_off_y$rdmux[0][0][0]$a$38212
      New ports: A=2'00, B={ $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:182$53_Y [0] 1'1 }, Y={ $memory\l_hex_off_y$rdmux[0][0][0]$a$38212 [2] $memory\l_hex_off_y$rdmux[0][0][0]$a$38212 [0] }
      New connections: $memory\l_hex_off_y$rdmux[0][0][0]$a$38212 [1] = $add$/openlane/designs/hexbs/src/me_hexbs_topB.v:182$53_Y [0]
    Consolidated identical input bits for $mux cell $memory\s_hex_off_x$rdmux[0][0][0]$38253:
      Old ports: A={ 1'0 $memory\s_hex_off_x$rdmux[0][0][0]$a$38254 [0] }, B={ $memory\s_hex_off_x$rdmux[0][0][0]$a$38254 [0] $memory\s_hex_off_x$rdmux[0][0][0]$a$38254 [0] }, Y=$memrd$\s_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:216$62_DATA
      New ports: A=1'0, B=\point_cnt [0], Y=$memrd$\s_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:216$62_DATA [1]
      New connections: $memrd$\s_hex_off_x$/openlane/designs/hexbs/src/me_hexbs_topB.v:216$62_DATA [0] = \point_cnt [0]
    Consolidated identical input bits for $mux cell $memory\s_hex_off_y$rdmux[0][0][0]$38262:
      Old ports: A={ 1'0 $memory\s_hex_off_y$rdmux[0][0][0]$a$38263 [0] }, B={ $memory\s_hex_off_y$rdmux[0][0][0]$a$38263 [0] $memory\s_hex_off_y$rdmux[0][0][0]$a$38263 [0] }, Y=$memrd$\s_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:217$64_DATA
      New ports: A=1'0, B=$memory\s_hex_off_y$rdmux[0][0][0]$a$38263 [0], Y=$memrd$\s_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:217$64_DATA [1]
      New connections: $memrd$\s_hex_off_y$/openlane/designs/hexbs/src/me_hexbs_topB.v:217$64_DATA [0] = $memory\s_hex_off_y$rdmux[0][0][0]$a$38263 [0]
  Optimizing cells in module \hexbs_top.
Performed a total of 4 changes.

35.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
Removed a total of 0 cells.

35.14. Executing OPT_SHARE pass.

35.15. Executing OPT_DFF pass (perform DFF optimizations).

35.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..
Removed 1 unused cells and 8 unused wires.
<suppressed ~2 debug messages>

35.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.
<suppressed ~3 debug messages>

35.18. Rerunning OPT passes. (Maybe there is more to do..)

35.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hexbs_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

35.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hexbs_top.
Performed a total of 0 changes.

35.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
Removed a total of 0 cells.

35.22. Executing OPT_SHARE pass.

35.23. Executing OPT_DFF pass (perform DFF optimizations).

35.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..

35.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.

35.26. Finished OPT passes. (There is nothing left to do.)

36. Executing TECHMAP pass (map to technology primitives).

36.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

36.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_90_alu for cells of type $alu.
Using template $paramod$f8a6207879d6cc99fe31d4cabe6b950913004dbf\_90_alu for cells of type $alu.
Using template $paramod$f2a3337f8be4f72f12f086eac58a9f6d30e48135\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$e220987722512cccf3ac0a29a948e22e694f8057\_90_alu for cells of type $alu.
Using template $paramod$a175dfcf43370c480ccf353610350b0f2e691058\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$26c9f6b411132695dc057127c4a235ba949e68dd\_90_alu for cells of type $alu.
Using template $paramod$f03ed18312001ccdc677d2a9230c07c7c30648ec\_90_alu for cells of type $alu.
Using template $paramod$847f718aea5f9c9294a63dfe7d2a0fe047572cf2\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$13c93077a578eeb4ae614dc9e37a9e0fd4947a06\_90_pmux for cells of type $pmux.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \frame_start_addr (32 bits, unsigned)
  add \pixel_cnt [3:0] (4 bits, unsigned)
  add { $auto$wreduce.cc:455:run$37987 [12:5] 5'00000 } (13 bits, unsigned)
  add { $mul$/openlane/designs/hexbs/src/me_hexbs_topB.v:276$73_Y [31:5] 5'00000 } (32 bits, unsigned)
  add \mb_x_pos (32 bits, unsigned)
  add $2\ref_y_calc[31:0] * 4'1011 (32x4 bits, unsigned)
  add \ref_start_addr (32 bits, unsigned)
  add \pixel_cnt [3:0] (4 bits, unsigned)
  add { $auto$wreduce.cc:455:run$37987 [12:5] 5'00000 } (13 bits, unsigned)
  add { $mul$/openlane/designs/hexbs/src/me_hexbs_topB.v:291$85_Y [31:5] 5'00000 } (32 bits, unsigned)
  add $2\ref_x_calc[31:0] (32 bits, unsigned)
Using template $paramod$1f812f0514ea3255703342654e053e2c502325cc\_90_alu for cells of type $alu.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod$7b00947614a4c48e09c066dca449366ddfa907a5\_90_alu for cells of type $alu.
Using template $paramod$a77d4b6fbb68fb20c1bf15b8d79b6db75c48b7c2\_90_alu for cells of type $alu.
  add \mb_y_pos * 4'1011 (32x4 bits, unsigned)
  add \pixel_cnt [7:4] * 4'1011 (4x4 bits, unsigned)
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011011 for cells of type $fa.
Using template $paramod$f02bbbf710bba6238f4bdfa41b3051acfe2064a8\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011011 for cells of type $lcu.
No more expansions possible.
<suppressed ~4781 debug messages>

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.
<suppressed ~4241 debug messages>

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
<suppressed ~9180 debug messages>
Removed a total of 3060 cells.

37.3. Executing OPT_DFF pass (perform DFF optimizations).

37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..
Removed 609 unused cells and 4850 unused wires.
<suppressed ~610 debug messages>

37.5. Finished fast OPT passes.

38. Executing ABC pass (technology mapping using ABC).

38.1. Extracting gate netlist of module `\hexbs_top' to `<abc-temp-dir>/input.blif'..
Extracted 8520 gates and 10822 wires to a netlist network with 2300 inputs and 395 outputs.

38.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:     2385
ABC RESULTS:              XNOR cells:      261
ABC RESULTS:               NOT cells:      237
ABC RESULTS:             ORNOT cells:      177
ABC RESULTS:              NAND cells:      219
ABC RESULTS:               XOR cells:      569
ABC RESULTS:            ANDNOT cells:     1195
ABC RESULTS:                OR cells:     2619
ABC RESULTS:               MUX cells:       82
ABC RESULTS:               NOR cells:      535
ABC RESULTS:        internal signals:     8127
ABC RESULTS:           input signals:     2300
ABC RESULTS:          output signals:      395
Removing temp directory.

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.
<suppressed ~19 debug messages>

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..
Removed 1 unused cells and 4058 unused wires.
<suppressed ~6 debug messages>

39.5. Finished fast OPT passes.

40. Executing HIERARCHY pass (managing design hierarchy).

40.1. Analyzing design hierarchy..
Top module:  \hexbs_top

40.2. Analyzing design hierarchy..
Top module:  \hexbs_top
Removed 0 unused modules.

41. Printing statistics.

=== hexbs_top ===

   Number of wires:               8450
   Number of wire bits:          10619
   Number of public wires:         286
   Number of public wire bits:    2378
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10464
     $_ANDNOT_                    1194
     $_AND_                       2383
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                   84
     $_DFFE_PN1P_                   16
     $_DFFE_PP_                   2078
     $_DFF_PN0_                      7
     $_DFF_PN1_                      1
     $_MUX_                         81
     $_NAND_                       218
     $_NOR_                        535
     $_NOT_                        236
     $_ORNOT_                      177
     $_OR_                        2619
     $_SDFFCE_PN0P_                  4
     $_XNOR_                       261
     $_XOR_                        569

42. Executing CHECK pass (checking for obvious problems).
Checking module hexbs_top...
Found and reported 0 problems.

43. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/hexbs/runs/RUN_2025.12.23_20.06.50/tmp/synthesis/post_techmap.dot'.
Dumping module hexbs_top to page 1.

44. Executing SHARE pass (SAT-based resource sharing).

45. Executing OPT pass (performing simple optimizations).

45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.

45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
Removed a total of 0 cells.

45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hexbs_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hexbs_top.
Performed a total of 0 changes.

45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hexbs_top'.
Removed a total of 0 cells.

45.6. Executing OPT_DFF pass (perform DFF optimizations).

45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..

45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hexbs_top.

45.9. Finished OPT passes. (There is nothing left to do.)

46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

47. Printing statistics.

=== hexbs_top ===

   Number of wires:               8448
   Number of wire bits:          10603
   Number of public wires:         284
   Number of public wire bits:    2362
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10464
     $_ANDNOT_                    1194
     $_AND_                       2383
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                   84
     $_DFFE_PN1P_                   16
     $_DFFE_PP_                   2078
     $_DFF_PN0_                      7
     $_DFF_PN1_                      1
     $_MUX_                         81
     $_NAND_                       218
     $_NOR_                        535
     $_NOT_                        236
     $_ORNOT_                      177
     $_OR_                        2619
     $_SDFFCE_PN0P_                  4
     $_XNOR_                       261
     $_XOR_                        569

mapping tbuf

48. Executing TECHMAP pass (map to technology primitives).

48.1. Executing Verilog-2005 frontend: /home/admin1/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/admin1/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

48.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

49. Executing SIMPLEMAP pass (map simple cells to gate primitives).

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /home/admin1/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/admin1/.ciel/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

51. Executing SIMPLEMAP pass (map simple cells to gate primitives).

52. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

52.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\hexbs_top':
  mapped 92 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 17 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_2 cells.
  mapped 2082 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

53. Printing statistics.

=== hexbs_top ===

   Number of wires:              10635
   Number of wire bits:          12790
   Number of public wires:         284
   Number of public wire bits:    2362
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12651
     $_ANDNOT_                    1194
     $_AND_                       2383
     $_MUX_                       2268
     $_NAND_                       218
     $_NOR_                        535
     $_NOT_                        236
     $_ORNOT_                      177
     $_OR_                        2619
     $_XNOR_                       261
     $_XOR_                        569
     sky130_fd_sc_hd__dfrtp_2       92
     sky130_fd_sc_hd__dfstp_2       17
     sky130_fd_sc_hd__dfxtp_2     2082

[INFO]: USING STRATEGY AREA 0

54. Executing ABC pass (technology mapping using ABC).

54.1. Extracting gate netlist of module `\hexbs_top' to `/tmp/yosys-abc-pFif51/input.blif'..
Extracted 10460 gates and 12790 wires to a netlist network with 2329 inputs and 2223 outputs.

54.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-pFif51/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-pFif51/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-pFif51/input.blif 
ABC: + read_lib -w /openlane/designs/hexbs/runs/RUN_2025.12.23_20.06.50/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/hexbs/runs/RUN_2025.12.23_20.06.50/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.08 sec
ABC: Memory =    9.54 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/hexbs/runs/RUN_2025.12.23_20.06.50/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/hexbs/runs/RUN_2025.12.23_20.06.50/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 20000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 20000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 20000.0 
ABC: Current delay (10049.99 ps) does not exceed the target delay (20000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 20000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   9367 ( 32.2 %)   Cap = 11.0 ff (  7.9 %)   Area =    73545.54 ( 67.8 %)   Delay = 10843.76 ps  (  0.7 %)               
ABC: Path  0 --      35 : 0    1 pi                         A =   0.00  Df =   8.2   -5.1 ps  S =  17.7 ps  Cin =  0.0 ff  Cout =   2.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    4890 : 1   10 sky130_fd_sc_hd__buf_1     A =   3.75  Df = 418.0 -176.7 ps  S = 536.2 ps  Cin =  2.1 ff  Cout =  45.8 ff  Cmax = 130.0 ff  G = 2087  
ABC: Path  2 --    4891 : 1   10 sky130_fd_sc_hd__buf_1     A =   3.75  Df = 992.3 -375.5 ps  S = 668.7 ps  Cin =  2.1 ff  Cout =  57.5 ff  Cmax = 130.0 ff  G = 2626  
ABC: Path  3 --    4892 : 1   10 sky130_fd_sc_hd__buf_1     A =   3.75  Df =1455.9 -503.5 ps  S = 496.9 ps  Cin =  2.1 ff  Cout =  42.4 ff  Cmax = 130.0 ff  G = 1932  
ABC: Path  4 --    4906 : 1   10 sky130_fd_sc_hd__buf_1     A =   3.75  Df =1905.2 -641.6 ps  S = 492.0 ps  Cin =  2.1 ff  Cout =  41.9 ff  Cmax = 130.0 ff  G = 1922  
ABC: Path  5 --    5006 : 2    2 sky130_fd_sc_hd__nor2_2    A =   6.26  Df =1996.0 -548.4 ps  S = 107.4 ps  Cin =  4.4 ff  Cout =   6.2 ff  Cmax = 141.9 ff  G =  132  
ABC: Path  6 --    5070 : 3    1 sky130_fd_sc_hd__and3b_2   A =  10.01  Df =2230.1  -60.3 ps  S =  41.7 ps  Cin =  1.5 ff  Cout =   2.5 ff  Cmax = 309.5 ff  G =  158  
ABC: Path  7 --    5071 : 4    1 sky130_fd_sc_hd__o22a_2    A =  10.01  Df =2337.9   -3.7 ps  S =  32.0 ps  Cin =  2.4 ff  Cout =   1.6 ff  Cmax = 304.9 ff  G =   63  
ABC: Path  8 --    5072 : 3    1 sky130_fd_sc_hd__or3b_2    A =   8.76  Df =2746.3  -46.5 ps  S =  68.3 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 269.2 ff  G =   89  
ABC: Path  9 --    5073 : 4    1 sky130_fd_sc_hd__or4_2     A =   8.76  Df =3270.5 -443.0 ps  S =  92.2 ps  Cin =  1.5 ff  Cout =   1.8 ff  Cmax = 310.4 ff  G =  114  
ABC: Path 10 --    5078 : 4    1 sky130_fd_sc_hd__or4_2     A =   8.76  Df =3901.6 -937.4 ps  S =  89.9 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 310.4 ff  G =   89  
ABC: Path 11 --    5079 : 4    8 sky130_fd_sc_hd__or4_2     A =   8.76  Df =4522.7-1264.9 ps  S = 148.6 ps  Cin =  1.5 ff  Cout =  17.0 ff  Cmax = 310.4 ff  G = 1061  
ABC: Path 12 --    5265 : 4    4 sky130_fd_sc_hd__or4_2     A =   8.76  Df =5229.1-1473.1 ps  S = 147.6 ps  Cin =  1.5 ff  Cout =  15.9 ff  Cmax = 310.4 ff  G = 1004  
ABC: Path 13 --    5267 : 3    2 sky130_fd_sc_hd__mux2_2    A =  11.26  Df =5618.2-1581.8 ps  S =  89.3 ps  Cin =  2.3 ff  Cout =  13.5 ff  Cmax = 297.6 ff  G =  572  
ABC: Path 14 --    5270 : 2    2 sky130_fd_sc_hd__xnor2_2   A =  16.27  Df =5826.0-1597.4 ps  S = 185.5 ps  Cin =  8.5 ff  Cout =  10.1 ff  Cmax = 121.8 ff  G =  115  
ABC: Path 15 --    5271 : 2    4 sky130_fd_sc_hd__xnor2_2   A =  16.27  Df =6038.9-1583.2 ps  S = 242.2 ps  Cin =  8.5 ff  Cout =  15.1 ff  Cmax = 121.8 ff  G =  170  
ABC: Path 16 --    5315 : 4    1 sky130_fd_sc_hd__a31o_2    A =   8.76  Df =6520.4 -243.7 ps  S =  72.0 ps  Cin =  2.4 ff  Cout =   9.0 ff  Cmax = 271.9 ff  G =  368  
ABC: Path 17 --    5326 : 2    2 sky130_fd_sc_hd__xnor2_2   A =  16.27  Df =6743.5 -118.9 ps  S = 218.7 ps  Cin =  8.5 ff  Cout =  13.1 ff  Cmax = 121.8 ff  G =  149  
ABC: Path 18 --    5327 : 2    2 sky130_fd_sc_hd__xnor2_2   A =  16.27  Df =6954.6 -148.0 ps  S = 182.7 ps  Cin =  8.5 ff  Cout =   9.9 ff  Cmax = 121.8 ff  G =  114  
ABC: Path 19 --    5328 : 2    2 sky130_fd_sc_hd__xnor2_2   A =  16.27  Df =7161.9 -149.4 ps  S = 220.5 ps  Cin =  8.5 ff  Cout =  13.2 ff  Cmax = 121.8 ff  G =  148  
ABC: Path 20 --    5329 : 2    2 sky130_fd_sc_hd__xor2_2    A =  16.27  Df =7423.2 -234.0 ps  S = 211.6 ps  Cin =  8.6 ff  Cout =  13.6 ff  Cmax = 130.0 ff  G =  152  
ABC: Path 21 --    5331 : 2    3 sky130_fd_sc_hd__xnor2_2   A =  16.27  Df =7636.6 -252.1 ps  S = 167.1 ps  Cin =  8.5 ff  Cout =   8.6 ff  Cmax = 121.8 ff  G =   97  
ABC: Path 22 --    5443 : 3    2 sky130_fd_sc_hd__or3b_2    A =   8.76  Df =8114.0 -243.3 ps  S =  84.6 ps  Cin =  1.5 ff  Cout =   4.9 ff  Cmax = 269.2 ff  G =  313  
ABC: Path 23 --    5463 : 3    5 sky130_fd_sc_hd__a21o_2    A =   8.76  Df =8349.9 -300.6 ps  S =  94.2 ps  Cin =  2.4 ff  Cout =  16.6 ff  Cmax = 309.5 ff  G =  680  
ABC: Path 24 --    5627 : 5    2 sky130_fd_sc_hd__a2111o_2  A =  12.51  Df =8769.1 -580.3 ps  S =  65.2 ps  Cin =  2.4 ff  Cout =   4.1 ff  Cmax = 324.1 ff  G =  159  
ABC: Path 25 --    5701 : 4    2 sky130_fd_sc_hd__a211o_2   A =  10.01  Df =9112.1 -328.0 ps  S =  57.3 ps  Cin =  2.4 ff  Cout =   6.1 ff  Cmax = 325.0 ff  G =  252  
ABC: Path 26 --    5704 : 3    3 sky130_fd_sc_hd__a21oi_2   A =   8.76  Df =9262.4 -425.9 ps  S = 131.6 ps  Cin =  4.6 ff  Cout =   7.6 ff  Cmax = 128.2 ff  G =  155  
ABC: Path 27 --    5786 : 5    4 sky130_fd_sc_hd__o2111ai_2 A =  15.01  Df =9418.7 -351.8 ps  S = 250.7 ps  Cin =  4.3 ff  Cout =  13.0 ff  Cmax = 129.1 ff  G =  282  
ABC: Path 28 --    5869 : 4    4 sky130_fd_sc_hd__nor4_2    A =  12.51  Df =9728.0 -567.9 ps  S = 389.7 ps  Cin =  4.3 ff  Cout =  12.5 ff  Cmax =  64.1 ff  G =  272  
ABC: Path 29 --    5927 : 4    6 sky130_fd_sc_hd__and4_2    A =  10.01  Df =10072.2 -632.1 ps  S = 123.0 ps  Cin =  1.5 ff  Cout =  17.4 ff  Cmax = 300.3 ff  G = 1081  
ABC: Path 30 --    6032 : 4    1 sky130_fd_sc_hd__a31o_2    A =   8.76  Df =10226.6 -547.0 ps  S =  33.3 ps  Cin =  2.4 ff  Cout =   1.6 ff  Cmax = 271.9 ff  G =   64  
ABC: Path 31 --    6033 : 3    1 sky130_fd_sc_hd__or3b_2    A =   8.76  Df =10665.1 -201.9 ps  S =  83.2 ps  Cin =  1.5 ff  Cout =   4.5 ff  Cmax = 269.2 ff  G =  290  
ABC: Path 32 --    6034 : 3    1 sky130_fd_sc_hd__o21ai_2   A =   8.76  Df =10843.8 -254.2 ps  S = 398.9 ps  Cin =  4.5 ff  Cout =  33.4 ff  Cmax = 139.2 ff  G =  735  
ABC: Start-point = pi34 (\cand_y [6]).  End-point = po37 (\mem_addr [30]).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 2329/ 2223  lat =    0  nd =  9367  edge =  22626  area =73541.37  delay =38.00  lev = 38
ABC: + write_blif /tmp/yosys-abc-pFif51/output.blif 

54.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:      303
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       82
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:      134
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:      151
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       87
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:      203
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       58
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       81
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      144
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       76
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       71
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      188
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       90
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       80
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      249
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       63
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:      227
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      375
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:     1214
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     2162
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     2936
ABC RESULTS:        internal signals:     8238
ABC RESULTS:           input signals:     2329
ABC RESULTS:          output signals:     2223
Removing temp directory.

55. Executing SETUNDEF pass (replace undef values with defined constants).

56. Executing HILOMAP pass (mapping to constant drivers).

57. Executing SPLITNETS pass (splitting up multi-bit signals).

58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hexbs_top..
Removed 0 unused cells and 12789 unused wires.
<suppressed ~1 debug messages>

59. Executing INSBUF pass (insert buffer cells for connected wires).

60. Executing CHECK pass (checking for obvious problems).
Checking module hexbs_top...
Warning: Wire hexbs_top.\sad [15] is used but has no driver.
Warning: Wire hexbs_top.\sad [14] is used but has no driver.
Warning: Wire hexbs_top.\sad [13] is used but has no driver.
Warning: Wire hexbs_top.\sad [12] is used but has no driver.
Warning: Wire hexbs_top.\sad [11] is used but has no driver.
Warning: Wire hexbs_top.\sad [10] is used but has no driver.
Warning: Wire hexbs_top.\sad [9] is used but has no driver.
Warning: Wire hexbs_top.\sad [8] is used but has no driver.
Warning: Wire hexbs_top.\sad [7] is used but has no driver.
Warning: Wire hexbs_top.\sad [6] is used but has no driver.
Warning: Wire hexbs_top.\sad [5] is used but has no driver.
Warning: Wire hexbs_top.\sad [4] is used but has no driver.
Warning: Wire hexbs_top.\sad [3] is used but has no driver.
Warning: Wire hexbs_top.\sad [2] is used but has no driver.
Warning: Wire hexbs_top.\sad [1] is used but has no driver.
Warning: Wire hexbs_top.\sad [0] is used but has no driver.
Warning: Wire hexbs_top.\mv_y [5] is used but has no driver.
Warning: Wire hexbs_top.\mv_y [4] is used but has no driver.
Warning: Wire hexbs_top.\mv_y [3] is used but has no driver.
Warning: Wire hexbs_top.\mv_y [2] is used but has no driver.
Warning: Wire hexbs_top.\mv_y [1] is used but has no driver.
Warning: Wire hexbs_top.\mv_y [0] is used but has no driver.
Warning: Wire hexbs_top.\mv_x [5] is used but has no driver.
Warning: Wire hexbs_top.\mv_x [4] is used but has no driver.
Warning: Wire hexbs_top.\mv_x [3] is used but has no driver.
Warning: Wire hexbs_top.\mv_x [2] is used but has no driver.
Warning: Wire hexbs_top.\mv_x [1] is used but has no driver.
Warning: Wire hexbs_top.\mv_x [0] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [31] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [30] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [29] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [28] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [27] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [26] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [25] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [24] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [23] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [22] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [21] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [20] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [19] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [18] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [17] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [16] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [15] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [14] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [13] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [12] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [11] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [10] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [9] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [8] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [7] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [6] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [5] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [4] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [3] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [2] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [1] is used but has no driver.
Warning: Wire hexbs_top.\mem_addr [0] is used but has no driver.
Warning: Wire hexbs_top.\done is used but has no driver.
Found and reported 61 problems.

61. Printing statistics.

=== hexbs_top ===

   Number of wires:              11510
   Number of wire bits:          11697
   Number of public wires:        2175
   Number of public wire bits:    2362
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11558
     sky130_fd_sc_hd__a2111o_2     303
     sky130_fd_sc_hd__a2111oi_2      6
     sky130_fd_sc_hd__a211o_2       25
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a21bo_2       22
     sky130_fd_sc_hd__a21boi_2      21
     sky130_fd_sc_hd__a21o_2        81
     sky130_fd_sc_hd__a21oi_2       90
     sky130_fd_sc_hd__a221o_2       87
     sky130_fd_sc_hd__a221oi_2       1
     sky130_fd_sc_hd__a22o_2        80
     sky130_fd_sc_hd__a22oi_2        2
     sky130_fd_sc_hd__a2bb2o_2      15
     sky130_fd_sc_hd__a311o_2       13
     sky130_fd_sc_hd__a31o_2        82
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__a32o_2       203
     sky130_fd_sc_hd__and2_2       249
     sky130_fd_sc_hd__and2b_2       29
     sky130_fd_sc_hd__and3_2      1214
     sky130_fd_sc_hd__and3b_2        7
     sky130_fd_sc_hd__and4_2        11
     sky130_fd_sc_hd__and4b_2        9
     sky130_fd_sc_hd__and4bb_2      13
     sky130_fd_sc_hd__buf_1       2936
     sky130_fd_sc_hd__buf_2          3
     sky130_fd_sc_hd__dfrtp_2       92
     sky130_fd_sc_hd__dfstp_2       17
     sky130_fd_sc_hd__dfxtp_2     2082
     sky130_fd_sc_hd__inv_2         76
     sky130_fd_sc_hd__mux2_2      2162
     sky130_fd_sc_hd__nand2_2      375
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nand3_2       38
     sky130_fd_sc_hd__nand4_2        2
     sky130_fd_sc_hd__nor2_2       188
     sky130_fd_sc_hd__nor3_2         8
     sky130_fd_sc_hd__nor4_2         5
     sky130_fd_sc_hd__nor4b_2        8
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o2111ai_2      1
     sky130_fd_sc_hd__o211a_2       13
     sky130_fd_sc_hd__o211ai_2       3
     sky130_fd_sc_hd__o21a_2        58
     sky130_fd_sc_hd__o21ai_2       71
     sky130_fd_sc_hd__o21ba_2        8
     sky130_fd_sc_hd__o21bai_2       7
     sky130_fd_sc_hd__o221a_2        5
     sky130_fd_sc_hd__o221ai_2       1
     sky130_fd_sc_hd__o22a_2         4
     sky130_fd_sc_hd__o22ai_2       13
     sky130_fd_sc_hd__o2bb2a_2       4
     sky130_fd_sc_hd__o2bb2ai_2      1
     sky130_fd_sc_hd__o311a_2        2
     sky130_fd_sc_hd__o31a_2        10
     sky130_fd_sc_hd__o31ai_2        2
     sky130_fd_sc_hd__o32a_2        21
     sky130_fd_sc_hd__o41a_2        11
     sky130_fd_sc_hd__or2_2        144
     sky130_fd_sc_hd__or2b_2        26
     sky130_fd_sc_hd__or3_2         63
     sky130_fd_sc_hd__or3b_2         8
     sky130_fd_sc_hd__or4_2        227
     sky130_fd_sc_hd__or4b_2        10
     sky130_fd_sc_hd__or4bb_2        1
     sky130_fd_sc_hd__xnor2_2      151
     sky130_fd_sc_hd__xor2_2       134

   Chip area for module '\hexbs_top': 120694.505600

62. Executing Verilog backend.
Dumping module `\hexbs_top'.

Warnings: 62 unique messages, 62 total
End of script. Logfile hash: 90fc04e5a6, CPU: user 10.09s system 0.17s, MEM: 75.93 MB peak
Yosys 0.30+48 (git sha1 14d50a176d5, gcc 8.3.1 -fPIC -Os)
Time spent: 75% 2x abc (30 sec), 6% 39x opt_expr (2 sec), ...
