
*** Running vivado
    with args -log clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clock.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source clock.tcl -notrace
Command: synth_design -top clock -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10556
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1105.465 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'fndController' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:215]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (1#1) [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:215]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:186]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:186]
WARNING: [Synth 8-7071] port 'o_min_clk' of module 'counter' is unconnected for instance 'U_Counter_2bit' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:31]
WARNING: [Synth 8-7023] instance 'U_Counter_2bit' of module 'counter' has 4 connections declared, but only 3 given [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:31]
INFO: [Synth 8-6157] synthesizing module 'FND_Sel_Decoder' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:171]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:176]
INFO: [Synth 8-6155] done synthesizing module 'FND_Sel_Decoder' (3#1) [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:171]
INFO: [Synth 8-6157] synthesizing module 'digitSpilitter' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:121]
INFO: [Synth 8-6155] done synthesizing module 'digitSpilitter' (4#1) [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:121]
WARNING: [Synth 8-689] width (4) of port connection 'o_digit_1' does not match port width (8) of module 'digitSpilitter' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:46]
WARNING: [Synth 8-689] width (4) of port connection 'o_digit_10' does not match port width (8) of module 'digitSpilitter' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:47]
WARNING: [Synth 8-689] width (4) of port connection 'o_digit_100' does not match port width (8) of module 'digitSpilitter' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:48]
WARNING: [Synth 8-689] width (4) of port connection 'o_digit_1000' does not match port width (8) of module 'digitSpilitter' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:49]
WARNING: [Synth 8-689] width (4) of port connection 'o_digit_1c' does not match port width (8) of module 'digitSpilitter' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:50]
WARNING: [Synth 8-689] width (4) of port connection 'o_digit_10c' does not match port width (8) of module 'digitSpilitter' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:51]
WARNING: [Synth 8-689] width (4) of port connection 'o_digit_100c' does not match port width (8) of module 'digitSpilitter' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:52]
WARNING: [Synth 8-689] width (4) of port connection 'o_digit_1000c' does not match port width (8) of module 'digitSpilitter' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:53]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:87]
INFO: [Synth 8-226] default block is never used [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:96]
INFO: [Synth 8-6155] done synthesizing module 'mux' (5#1) [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:87]
WARNING: [Synth 8-689] width (4) of port connection 'y' does not match port width (8) of module 'mux' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:62]
WARNING: [Synth 8-689] width (4) of port connection 'y' does not match port width (8) of module 'mux' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:71]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:106]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (6#1) [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:106]
WARNING: [Synth 8-689] width (4) of port connection 'y' does not match port width (8) of module 'mux_2x1' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:78]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_Segment' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:144]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_Segment' (7#1) [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:144]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (8#1) [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:3]
INFO: [Synth 8-6157] synthesizing module 'clkDiv__parameterized0' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:215]
	Parameter MAX_COUNT bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv__parameterized0' (8#1) [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:215]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:186]
	Parameter MAX_COUNT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (8#1) [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/fndController.v:186]
WARNING: [Synth 8-7071] port 'o_min_clk' of module 'counter' is unconnected for instance 'U_Counter_m' [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/clock.v:47]
WARNING: [Synth 8-7023] instance 'U_Counter_m' of module 'counter' has 4 connections declared, but only 3 given [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/clock.v:47]
INFO: [Synth 8-6155] done synthesizing module 'clock' (9#1) [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/sources_1/new/clock.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1105.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1105.465 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1105.465 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1105.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.srcs/constrs_1/imports/user_util/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1161.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1161.605 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1161.605 ; gain = 56.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1161.605 ; gain = 56.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1161.605 ; gain = 56.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1161.605 ; gain = 56.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1161.605 ; gain = 56.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1161.605 ; gain = 56.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1169.621 ; gain = 64.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1170.414 ; gain = 64.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1177.754 ; gain = 72.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1177.754 ; gain = 72.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1177.754 ; gain = 72.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1177.754 ; gain = 72.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1177.754 ; gain = 72.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1177.754 ; gain = 72.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     5|
|4     |LUT2   |     7|
|5     |LUT3   |     4|
|6     |LUT4   |    37|
|7     |LUT5   |    29|
|8     |LUT6   |    23|
|9     |FDCE   |    58|
|10    |FDRE   |     3|
|11    |IBUF   |     3|
|12    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1177.754 ; gain = 72.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1177.754 ; gain = 16.148
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1177.754 ; gain = 72.289
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1189.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1189.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 1189.844 ; gain = 84.379
INFO: [Common 17-1381] The checkpoint 'D:/ish/verilog/vivadoWS/240523_prj_clock/240523_prj_clock.runs/synth_1/clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clock_utilization_synth.rpt -pb clock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 23 18:38:22 2024...
