# Device (PL) Config  

Module Device (PL) Config (devcfg)  
SPDX-License-Identifier: MIT  
Auto-generated: Mon Sep 21 17:18:27 EEST 2020  

devcfg Base Address = 0xf8007000  

## Register Summary  

+------------------------------+------------+------+------+------------+------------------------------+
|Register Name                 |Address     |Width |Type  |Reset Value |Description                   |
+==============================+============+======+======+============+==============================+
|**XDCFG_CTRL**                |0x00000000  |32    |mixed |0x0c006000  |Control Register              |
+------------------------------+------------+------+------+------------+------------------------------+
|**XDCFG_LOCK**                |0x00000004  |32    |mixed |0x00000000  | Locks for the Control Regist |
+------------------------------+------------+------+------+------------+------------------------------+
|**XDCFG_CFG**                 |0x00000008  |32    |rw    |0x00000508  |Configuration Register        |
+------------------------------+------------+------+------+------------+------------------------------+
|**XDCFG_INT_STS**             |0x0000000c  |32    |mixed |0x00000000  |Interrupt Status              |
+------------------------------+------------+------+------+------------+------------------------------+
|**XDCFG_INT_MASK**            |0x00000010  |32    |rw    |0x00000000  |Interrupt Mask.               |
+------------------------------+------------+------+------+------------+------------------------------+
|**XDCFG_STATUS**              |0x00000014  |32    |mixed |0x40000820  |Miscellaneous Status.         |
+------------------------------+------------+------+------+------------+------------------------------+
|**XDCFG_DMA_SRC_ADDR**        |0x00000018  |32    |rw    |0x00000000  |DMA Source Address.           |
+------------------------------+------------+------+------+------------+------------------------------+
|**XDCFG_DMA_DEST_ADDR**       |0x0000001c  |32    |rw    |0x00000000  |DMA Destination Address.      |
+------------------------------+------------+------+------+------------+------------------------------+
|**XDCFG_DMA_SRC_LEN**         |0x00000020  |32    |rw    |0x00000000  |DMA Source Transfer Length.   |
+------------------------------+------------+------+------+------------+------------------------------+
|**XDCFG_DMA_DEST_LEN**        |0x00000024  |32    |rw    |0x00000000  | DMA Destination Transfer Len |
+------------------------------+------------+------+------+------------+------------------------------+
|**XDCFG_MULTIBOOT_ADDR**      |0x0000002c  |13    |rw    |0x00000000  |Multi-Boot Address Pointer.   |
+------------------------------+------------+------+------+------------+------------------------------+
|**XDCFG_UNLOCK**              |0x00000034  |32    |rw    |0x00000000  |Unlock Control.               |
+------------------------------+------------+------+------+------------+------------------------------+
|**XDCFG_MCTRL**               |0x00000080  |32    |mixed |0x00000000  |Miscellaneous Control.        |
+------------------------------+------------+------+------+------------+------------------------------+
|**XADCIF_CFG**                |0x00000100  |32    |rw    |0x00001114  |XADC Interface Configuration. |
+------------------------------+------------+------+------+------------+------------------------------+
|**XADCIF_INT_STS**            |0x00000104  |32    |mixed |0x00000200  | XADC Interface Interrupt Sta |
+------------------------------+------------+------+------+------------+------------------------------+
|**XADCIF_INT_MASK**           |0x00000108  |32    |rw    |0x00000000  | XADC Interface Interrupt Mas |
+------------------------------+------------+------+------+------------+------------------------------+
|**XADCIF_MSTS**               |0x0000010c  |32    |ro    |0x00000500  | XADC Interface Miscellaneous |
+------------------------------+------------+------+------+------------+------------------------------+
|**XADCIF_CMDFIFO**            |0x00000110  |32    |wo    |0x00000000  | XADC Interface Command FIFO  |
+------------------------------+------------+------+------+------------+------------------------------+
|**XADCIF_RDFIFO**             |0x00000114  |32    |ro    |0x00000000  | XADC Interface Data FIFO Dat |
+------------------------------+------------+------+------+------------+------------------------------+
|**XADCIF_MCTL**               |0x00000118  |32    |rw    |0x00000010  | XADC Interface Miscellaneous |
+------------------------------+------------+------+------+------------+------------------------------+

### XDCFG_CTRL  

Relative Address = 0x00000000  
Width = 32 bits  
Access Type = mixed  
Reset Value = 0x0c006000  
Description Control Register  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|FORCE_RST           |31      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|PCFG_PROG_B         |30      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|PCFG_POR_CNT_4K     |29      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_0          |28      |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|PCAP_PR             |27      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|PCAP_MODE           |26      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|PCAP_RATE_EN        |25      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|MULTIBOOT_EN        |24      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|JTAG_CHAIN_DIS      |23      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_1          |22:16   |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|reserved_2          |15      |wo    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|reserved_3          |14      |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|reserved_4          |13      |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|PCFG_AES_FUSE       |12      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|PCFG_AES_EN         |11:9    |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|SEU_EN              |8       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|SEC_EN              |7       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|SPNIDEN             |6       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|SPIDEN              |5       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|NIDEN               |4       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|DBGEN               |3       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|DAP_EN              |2:0     |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### XDCFG_LOCK  

Relative Address = 0x00000004  
Width = 32 bits  
Access Type = mixed  
Reset Value = 0x00000000  
Description Locks for the Control Register.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|reserved_0          |31:5    |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|AES_FUSE_LOCK       |4       |rwso  |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|AES_EN              |3       |rwso  |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|SEU                 |2       |rwso  |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|SEC                 |1       |rwso  |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|DBG                 |0       |rwso  |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### XDCFG_CFG  

Relative Address = 0x00000008  
Width = 32 bits  
Access Type = rw  
Reset Value = 0x00000508  
Description Configuration Register  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|reserved_0          |31:12   |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|RFIFO_TH            |11:10   |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|WFIFO_TH            |9:8     |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|RCLK_EDGE           |7       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|WCLK_EDGE           |6       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|DISABLE_SRC_INC     |5       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|DISABLE_DST_INC     |4       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_1          |3       |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|reserved_2          |2       |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|reserved_3          |1       |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|reserved_4          |0       |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+

### XDCFG_INT_STS  

Relative Address = 0x0000000c  
Width = 32 bits  
Access Type = mixed  
Reset Value = 0x00000000  
Description Interrupt Status  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|PSS_GTS_USR_B_INT   |31      |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|PSS_FST_CFG_B_INT   |30      |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|PSS_GPWRDWN_B_INT   |29      |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|PSS_GTS_CFG_B_INT   |28      |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|PSS_CFG_RESET_B_INT |27      |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_0          |26:24   |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|IXR_AXI_WTO         |23      |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_AXI_WERR        |22      |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_AXI_RTO         |21      |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_AXI_RERR        |20      |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_1          |19      |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|IXR_RX_FIFO_OV      |18      |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_WR_FIFO_LVL     |17      |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_RD_FIFO_LVL     |16      |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_DMA_CMD_ERR     |15      |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_DMA_Q_OV        |14      |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_DMA_DONE        |13      |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_D_P_DONE        |12      |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_P2D_LEN_ERR     |11      |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_2          |10:7    |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|IXR_PCFG_HMAC_ERR   |6       |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_PCFG_SEU_ERR    |5       |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_PCFG_POR_B      |4       |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_PCFG_CFG_RST    |3       |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_PCFG_DONE       |2       |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_PCFG_INIT_PE    |1       |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_PCFG_INIT_NE    |0       |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### XDCFG_INT_MASK  

Relative Address = 0x00000010  
Width = 32 bits  
Access Type = rw  
Reset Value = 0x00000000  
Description Interrupt Mask.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|M_PSS_GTS_USR_B_INT |31      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|M_PSS_FST_CFG_B_INT |30      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|M_PSS_GPWRDWN_B_INT |29      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|M_PSS_GTS_CFG_B_INT |28      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
| M_PSS_CFG_RESET_B_ |27      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_0          |26:24   |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|IXR_AXI_WTO         |23      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_AXI_WERR        |22      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_AXI_RTO         |21      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_AXI_RERR        |20      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_1          |19      |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|IXR_RX_FIFO_OV      |18      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_WR_FIFO_LVL     |17      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_RD_FIFO_LVL     |16      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_DMA_CMD_ERR     |15      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_DMA_Q_OV        |14      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_DMA_DONE        |13      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_D_P_DONE        |12      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_P2D_LEN_ERR     |11      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_2          |10:7    |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|IXR_PCFG_HMAC_ERR   |6       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_PCFG_SEU_ERR    |5       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_PCFG_POR_B      |4       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_PCFG_CFG_RST    |3       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_PCFG_DONE       |2       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_PCFG_INIT_PE    |1       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_PCFG_INIT_NE    |0       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### XDCFG_STATUS  

Relative Address = 0x00000014  
Width = 32 bits  
Access Type = mixed  
Reset Value = 0x40000820  
Description Miscellaneous Status.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|DMA_CMD_Q_F         |31      |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|DMA_CMD_Q_E         |30      |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|DMA_DONE_CNT        |29:28   | clro |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_0          |27:25   |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|RX_FIFO_LVL         |24:20   |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_1          |19      |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|TX_FIFO_LVL         |18:12   |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|PSS_GTS_USR_B       |11      |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|PSS_FST_CFG_B       |10      |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|PSS_GPWRDWN_B       |9       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|PSS_GTS_CFG_B       |8       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|SECURE_RST          |7       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|ILLEGAL_APB_ACCESS  |6       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|PSS_CFG_RESET_B     |5       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|PCFG_INIT           |4       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|EFUSE_SW_RESERVE    |3       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|EFUSE_SEC_EN        |2       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|EFUSE_JTAG_DIS      |1       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_2          |0       |ro    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+

### XDCFG_DMA_SRC_ADDR  

Relative Address = 0x00000018  
Width = 32 bits  
Access Type = rw  
Reset Value = 0x00000000  
Description DMA Source Address.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|SRC_ADDR            |31:0    |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### XDCFG_DMA_DEST_ADDR  

Relative Address = 0x0000001c  
Width = 32 bits  
Access Type = rw  
Reset Value = 0x00000000  
Description DMA Destination Address.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|DST_ADDR            |31:0    |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### XDCFG_DMA_SRC_LEN  

Relative Address = 0x00000020  
Width = 32 bits  
Access Type = rw  
Reset Value = 0x00000000  
Description DMA Source Transfer Length.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|reserved_0          |31:27   |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|DMA_LEN             |26:0    |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### XDCFG_DMA_DEST_LEN  

Relative Address = 0x00000024  
Width = 32 bits  
Access Type = rw  
Reset Value = 0x00000000  
Description DMA Destination Transfer Length.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|reserved_0          |31:27   |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|DMA_LEN             |26:0    |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### XDCFG_MULTIBOOT_ADDR  

Relative Address = 0x0000002c  
Width = 13 bits  
Access Type = rw  
Reset Value = 0x00000000  
Description Multi-Boot Address Pointer.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|MULTIBOOT_ADDR      |12:0    |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### XDCFG_UNLOCK  

Relative Address = 0x00000034  
Width = 32 bits  
Access Type = rw  
Reset Value = 0x00000000  
Description Unlock Control.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|UNLOCK              |31:0    |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### XDCFG_MCTRL  

Relative Address = 0x00000080  
Width = 32 bits  
Access Type = mixed  
Reset Value = 0x00000000  
Description Miscellaneous Control.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|PS_VERSION          |31:28   |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_0          |27      |ro    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|reserved_1          |26      |ro    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|reserved_2          |25      |ro    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|reserved_3          |24      |ro    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|reserved_4          |23      |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|reserved_5          |22:14   |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|reserved_6          |13      |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|reserved_7          |12      |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|reserved_8          |11:9    |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|PCFG_POR_B          |8       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_9          |7:5     |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|PCAP_LPBK           |4       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_10         |3:2     |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|reserved_11         |1       |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|reserved_12         |0       |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+

### XADCIF_CFG  

Relative Address = 0x00000100  
Width = 32 bits  
Access Type = rw  
Reset Value = 0x00001114  
Description XADC Interface Configuration.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|ENABLE              |31      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_0          |30:24   |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|CFIFOTH             |23:20   |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|DFIFOTH             |19:16   |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_1          |15:14   |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|WEDGE               |13      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|REDGE               |12      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_2          |11:10   |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|TCKRATE             |9:8     |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_3          |7:5     |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|IGAP                |4:0     |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### XADCIF_INT_STS  

Relative Address = 0x00000104  
Width = 32 bits  
Access Type = mixed  
Reset Value = 0x00000200  
Description XADC Interface Interrupt Status.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|reserved_0          |31:10   |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|CFIFO_LTH           |9       |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|DFIFO_GTH           |8       |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|OT                  |7       |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|ALM                 |6:0     |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### XADCIF_INT_MASK  

Relative Address = 0x00000108  
Width = 32 bits  
Access Type = rw  
Reset Value = 0x00000000  
Description XADC Interface Interrupt Mask.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|reserved_0          |31:10   |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|M_CFIFO_LTH         |9       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|M_DFIFO_GTH         |8       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|M_OT                |7       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|M_ALM               |6:0     |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### XADCIF_MSTS  

Relative Address = 0x0000010c  
Width = 32 bits  
Access Type = ro  
Reset Value = 0x00000500  
Description XADC Interface Miscellaneous Status.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|reserved_0          |31:20   |ro    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|CFIFO_LVL           |19:16   |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|DFIFO_LVL           |15:12   |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|CFIFOF              |11      |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|CFIFOE              |10      |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|DFIFOF              |9       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|DFIFOE              |8       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|OT                  |7       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|ALM                 |6:0     |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### XADCIF_CMDFIFO  

Relative Address = 0x00000110  
Width = 32 bits  
Access Type = wo  
Reset Value = 0x00000000  
Description XADC Interface Command FIFO Data Port  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|CMD                 |31:0    |wo    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### XADCIF_RDFIFO  

Relative Address = 0x00000114  
Width = 32 bits  
Access Type = ro  
Reset Value = 0x00000000  
Description XADC Interface Data FIFO Data Port  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|RDDATA              |31:0    |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### XADCIF_MCTL  

Relative Address = 0x00000118  
Width = 32 bits  
Access Type = rw  
Reset Value = 0x00000010  
Description XADC Interface Miscellaneous Control.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|reserved_0          |31:5    |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|RESET               |4       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_1          |3:1     |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|reserved_2          |0       |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
