module control();
   reg [2:0] state
