;redcode
;assert 1
	SPL 0, <-2
	CMP -209, <-120
	MOV -1, <-24
	MOV -4, <-20
	DJN -1, @-20
	ADD 210, 60
	CMP 102, 0
	SUB @3, 0
	SUB 0, 0
	SPL 210, 60
	SUB <900, -40
	SUB 3, 20
	SUB 201, 10
	SLT 20, 12
	SUB <0, -40
	SUB 20, @1
	SUB 3, 20
	SUB @0, @2
	SLT 20, 12
	SUB @-129, 100
	CMP <900, -40
	SUB #290, <1
	ADD #290, <1
	SUB <900, -40
	SUB #290, <1
	ADD 130, 9
	SUB <0, -40
	SLT 20, 12
	SLT 210, 60
	SLT 210, 60
	SUB <0, -40
	SUB <0, -40
	SUB @-129, 100
	ADD 130, 9
	CMP 100, 600
	SLT #290, <1
	JMN 0, <-2
	CMP -209, <-120
	SUB 20, 12
	SUB @121, 103
	CMP -209, <-120
	JMN 0, <-2
	SPL 0, <-2
	SLT 20, 12
	MOV -4, <-20
	DJN -1, @-20
	SPL 0, <-2
	CMP -209, <-120
	MOV -1, <-24
	SPL 0, <-2
	DJN -1, @-20
	ADD 210, 60
	CMP 102, 0
	SUB @3, 0
	SUB 20, @1
