addFloat64Sigs	,	F_16
float64_sub	,	F_24
FPSCR_CAUSE_INEXACT	,	V_32
uint64_t	,	T_8
zSig64	,	V_58
roundAndPackFloat64	,	F_13
b0	,	V_40
b1	,	V_41
normalizeFloat64Subnormal	,	F_28
shiftCount	,	V_9
tmp	,	V_49
int8	,	T_7
subFloat64Sigs	,	F_14
roundBits	,	V_26
aLow	,	V_51
zMiddleA	,	V_55
FPSCR_CAUSE_OVERFLOW	,	V_31
zMiddleB	,	V_56
FPSCR_CAUSE_INVALID	,	V_57
float32_mul	,	F_37
bSig	,	V_14
extractFloat32Sign	,	F_6
LIT64	,	F_2
zSigPtr	,	V_37
countLeadingZeros64	,	F_11
roundAndPack	,	V_22
expDiff	,	V_15
estimateDiv128To64	,	F_31
float64_to_float32	,	F_39
zPtr	,	V_6
sub128	,	F_30
do_div	,	F_32
normalizeRoundAndPack	,	V_21
countLeadingZerosHigh	,	V_8
flag	,	T_3
shift64RightJamming	,	F_9
float64	,	T_2
aExpBigger	,	V_16
FPSCR_RM_NEAREST	,	V_28
normalizeRoundAndPackFloat32	,	F_21
FPSCR_RM_ZERO	,	V_20
extractFloat64Exp	,	F_4
a	,	V_1
b	,	V_10
packFloat32	,	F_17
float64_add	,	F_27
float32_div	,	F_36
bExp	,	V_12
float_rounding_mode	,	F_15
float64_div	,	F_35
z	,	V_7
zExp	,	V_3
bits64	,	T_1
float32_add	,	F_26
float64_mul	,	F_38
countLeadingZeros32	,	F_10
zSign	,	V_2
bits16	,	V_29
shift32RightJamming	,	F_18
extractFloat64Sign	,	F_3
aSig	,	V_13
bHigh	,	V_52
count	,	V_5
roundAndPackFloat32	,	F_19
int16	,	T_4
roundNearestEven	,	V_24
bSign	,	V_35
float_raise	,	F_20
z1Ptr	,	V_43
sbits32	,	V_30
bLow	,	V_53
aSign	,	V_34
packFloat64	,	F_8
aBigger	,	V_18
add128	,	F_29
zSig1	,	V_60
zSig0	,	V_59
extractFloat64Frac	,	F_1
zSig	,	V_4
roundIncrement	,	V_25
mul64To128	,	F_33
normalizeFloat32Subnormal	,	F_34
aExp	,	V_11
sbits64	,	V_23
z0Ptr	,	V_42
term0	,	V_47
term1	,	V_48
aHigh	,	V_50
bits32	,	T_6
float32_sub	,	F_25
addFloat32Sigs	,	F_23
FPSCR_CAUSE_UNDERFLOW	,	V_33
bExpBigger	,	V_17
rem1	,	V_46
isTiny	,	V_27
rem0	,	V_45
extractFloat32Frac	,	F_7
float32	,	T_5
bBigger	,	V_19
zExpPtr	,	V_36
a0	,	V_38
a1	,	V_39
subFloat32Sigs	,	F_22
z0	,	V_54
z1	,	V_44
extractFloat32Exp	,	F_5
normalizeRoundAndPackFloat64	,	F_12
