{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671591568396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671591568396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 21 09:59:28 2022 " "Processing started: Wed Dec 21 09:59:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671591568396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671591568396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Lab5 -c Lab5 --generate_functional_sim_netlist " "Command: quartus_map Lab5 -c Lab5 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671591568396 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671591568665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_lab5 " "Found entity 1: RAM_lab5" {  } { { "RAM_lab5.v" "" { Text "C:/Users/KHOA LINH/Desktop/Final/Lab5/RAM_lab5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671591568700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671591568700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Found entity 1: Lab5" {  } { { "Lab5.v" "" { Text "C:/Users/KHOA LINH/Desktop/Final/Lab5/Lab5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671591568702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671591568702 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ROM_lab5.v(14) " "Verilog HDL warning at ROM_lab5.v(14): extended using \"x\" or \"z\"" {  } { { "ROM_lab5.v" "" { Text "C:/Users/KHOA LINH/Desktop/Final/Lab5/ROM_lab5.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1671591568703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_lab5 " "Found entity 1: ROM_lab5" {  } { { "ROM_lab5.v" "" { Text "C:/Users/KHOA LINH/Desktop/Final/Lab5/ROM_lab5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671591568704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671591568704 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5 " "Elaborating entity \"Lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671591568724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5.v(12) " "Verilog HDL assignment warning at Lab5.v(12): truncated value with size 32 to match size of target (4)" {  } { { "Lab5.v" "" { Text "C:/Users/KHOA LINH/Desktop/Final/Lab5/Lab5.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671591568725 "|Lab5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab5.v(14) " "Verilog HDL assignment warning at Lab5.v(14): truncated value with size 32 to match size of target (4)" {  } { { "Lab5.v" "" { Text "C:/Users/KHOA LINH/Desktop/Final/Lab5/Lab5.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671591568725 "|Lab5"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671591568772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 21 09:59:28 2022 " "Processing ended: Wed Dec 21 09:59:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671591568772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671591568772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671591568772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671591568772 ""}
