Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec  6 23:00:28 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 gameplay_module/bram_ball/BRAM_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            gameplay_module/delta_y/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.755ns  (logic 1.853ns (18.995%)  route 7.902ns (81.005%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 11.948 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=436, estimated)      1.780    -0.809    gameplay_module/bram_ball/clk_pixel
    RAMB36_X0Y20         RAMB36E1                                     r  gameplay_module/bram_ball/BRAM_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.219 r  gameplay_module/bram_ball/BRAM_reg_0_3/CASCADEOUTA
                         net (fo=1, estimated)        0.065     0.284    gameplay_module/bram_ball/BRAM_reg_0_3_n_0
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.709 r  gameplay_module/bram_ball/BRAM_reg_1_3/DOADO[0]
                         net (fo=3, estimated)        3.440     4.149    gameplay_module/bram_ball/output_register.douta_reg[3]
    SLICE_X10Y25         LUT4 (Prop_lut4_I1_O)        0.124     4.273 r  gameplay_module/bram_ball/ball_speed[0]_i_3/O
                         net (fo=16, estimated)       2.451     6.724    gameplay_module/bram_ball/ball_speed[0]_i_3_n_0
    SLICE_X44Y6          LUT5 (Prop_lut5_I2_O)        0.124     6.848 r  gameplay_module/bram_ball/ball_speed[2]_i_2/O
                         net (fo=1, estimated)        0.960     7.808    gameplay_module/bram_ball/ball_speed[2]_i_2_n_0
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.152     7.960 r  gameplay_module/bram_ball/ball_speed[2]_i_1/O
                         net (fo=3, estimated)        0.986     8.946    gameplay_module/A[2]
    DSP48_X1Y3           DSP48E1                                      r  gameplay_module/delta_y/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=436, estimated)      1.544    11.948    gameplay_module/clk_pixel
    DSP48_X1Y3           DSP48E1                                      r  gameplay_module/delta_y/CLK
                         clock pessimism              0.474    12.422    
                         clock uncertainty           -0.168    12.254    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.564    11.690    gameplay_module/delta_y
  -------------------------------------------------------------------
                         required time                         11.690    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  2.744    




