Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Aria\Desktop\arch_project\MIPSproject\ALU.v" into library work
Parsing module <ALU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ALU>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\Aria\Desktop\arch_project\MIPSproject\ALU.v".
    Found 32-bit subtractor for signal <SrcA[31]_SrcB[31]_sub_5_OUT> created at line 35.
    Found 32-bit adder for signal <SrcA[31]_SrcB[31]_add_1_OUT> created at line 31.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALUResult<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Zero>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <n0018> created at line 55
    Found 32-bit comparator equal for signal <PWR_1_o_GND_1_o_MUX_99_o> created at line 63
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 Latch(s).
	inferred   2 Comparator(s).
	inferred 194 Multiplexer(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Latches                                              : 33
 1-bit latch                                           : 33
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 194
 1-bit 2-to-1 multiplexer                              : 193
 32-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 194
 1-bit 2-to-1 multiplexer                              : 193
 32-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    Zero in unit <ALU>


Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 237
#      GND                         : 1
#      INV                         : 1
#      LUT3                        : 2
#      LUT4                        : 33
#      LUT5                        : 1
#      LUT6                        : 109
#      MUXCY                       : 57
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 33
#      LD                          : 33
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 101
#      IBUF                        : 68
#      OBUF                        : 33

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                  146  out of  63400     0%  
    Number used as Logic:               146  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    146
   Number with an unused Flip Flop:     146  out of    146   100%  
   Number with an unused LUT:             0  out of    146     0%  
   Number of fully used LUT-FF pairs:     0  out of    146     0%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         101
 Number of bonded IOBs:                 101  out of    210    48%  
    IOB Flip Flops/Latches:              33

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                           | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------------+------------------------+-------+
operation[3]_SrcB[31]_MUX_67_o(Mmux_operation[3]_SrcB[31]_MUX_67_o11:O)| BUFG(*)(ALUResult_31)  | 32    |
Zero_G(Zero_G:O)                                                       | NONE(*)(Zero)          | 1     |
-----------------------------------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 3.027ns
   Maximum output required time after clock: 0.751ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'operation[3]_SrcB[31]_MUX_67_o'
  Total number of paths / destination ports: 4250 / 32
-------------------------------------------------------------------------
Offset:              3.027ns (Levels of Logic = 35)
  Source:            SrcA<0> (PAD)
  Destination:       ALUResult_31 (LATCH)
  Destination Clock: operation[3]_SrcB[31]_MUX_67_o falling

  Data Path: SrcA<0> to ALUResult_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.725  SrcA_0_IBUF (SrcA_0_IBUF)
     LUT6:I0->O            1   0.097   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_lut<0> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<0> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<1> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<2> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<3> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<4> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<5> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<6> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<7> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<8> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<9> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<10> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<11> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<12> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<13> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<14> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<15> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<16> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<17> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<18> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<19> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<20> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<21> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<22> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<23> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<24> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<25> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<26> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<27> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<28> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<29> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<30> (Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_cy<30>)
     XORCY:CI->O           1   0.370   0.693  Maddsub_ALUResult[31]_SrcA[31]_mux_5_OUT_xor<31> (ALUResult[31]_SrcA[31]_mux_5_OUT<31>)
     LUT6:I0->O            1   0.097   0.000  Mmux_ALUResult[31]_ALUResult[31]_mux_24_OUT<0>1242 (ALUResult[31]_ALUResult[31]_mux_24_OUT<31>)
     LD:D                     -0.028          ALUResult_31
    ----------------------------------------
    Total                      3.027ns (1.608ns logic, 1.419ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Zero_G'
  Total number of paths / destination ports: 128 / 1
-------------------------------------------------------------------------
Offset:              2.651ns (Levels of Logic = 15)
  Source:            SrcA<0> (PAD)
  Destination:       Zero (LATCH)
  Destination Clock: Zero_G falling

  Data Path: SrcA<0> to Zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.725  SrcA_0_IBUF (SrcA_0_IBUF)
     LUT6:I0->O            1   0.097   0.000  Mcompar_PWR_1_o_GND_1_o_MUX_99_o_lut<0> (Mcompar_PWR_1_o_GND_1_o_MUX_99_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<0> (Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<1> (Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<2> (Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<3> (Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<4> (Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<5> (Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<6> (Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<7> (Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<8> (Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<9> (Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<9>)
     MUXCY:CI->O           3   0.253   0.289  Mcompar_PWR_1_o_GND_1_o_MUX_99_o_cy<10> (PWR_1_o_GND_1_o_MUX_99_o)
     INV:I->O              2   0.113   0.515  PWR_1_o_GND_1_o_MUX_99_o_inv1_INV_0 (PWR_1_o_GND_1_o_MUX_99_o_inv)
     LUT3:I0->O            1   0.097   0.000  Zero_D (Zero_D)
     LD:D                     -0.028          Zero
    ----------------------------------------
    Total                      2.651ns (1.121ns logic, 1.530ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'operation[3]_SrcB[31]_MUX_67_o'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            ALUResult_31 (LATCH)
  Destination:       ALUResult<31> (PAD)
  Source Clock:      operation[3]_SrcB[31]_MUX_67_o falling

  Data Path: ALUResult_31 to ALUResult<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  ALUResult_31 (ALUResult_31)
     OBUF:I->O                 0.000          ALUResult_31_OBUF (ALUResult<31>)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Zero_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            Zero (LATCH)
  Destination:       Zero (PAD)
  Source Clock:      Zero_G falling

  Data Path: Zero to Zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  Zero (Zero_OBUF)
     OBUF:I->O                 0.000          Zero_OBUF (Zero)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.76 secs
 
--> 

Total memory usage is 365764 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :    1 (   0 filtered)

