

================================================================
== Vitis HLS Report for 'scoring_euclidean'
================================================================
* Date:           Wed Mar 27 18:58:10 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_scoring
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |        ?|        ?|        21|          7|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       70|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      212|    -|
|Register             |        -|     -|      246|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     5|      707|      558|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_7_full_dsp_1_U22  |faddfsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   78|    0|
    |fsqrt_32ns_32ns_32_12_no_dsp_1_U24      |fsqrt_32ns_32ns_32_12_no_dsp_1      |        0|   0|    0|    0|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                                    |        0|   5|  461|  276|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_118_p2                     |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |icmp_ln36_fu_113_p2               |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state3_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  70|          72|          43|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  102|         21|    1|         21|
    |ap_enable_reg_pp0_iter2    |    9|          2|    1|          2|
    |ap_sig_allocacmp_sum_load  |    9|          2|   32|         64|
    |grp_fu_66_opcode           |   14|          3|    2|          6|
    |grp_fu_66_p0               |   14|          3|   32|         96|
    |grp_fu_66_p1               |   14|          3|   32|         96|
    |grp_load_fu_79_p1          |   14|          3|   32|         96|
    |i_fu_44                    |    9|          2|   31|         62|
    |in1_stream_blk_n           |    9|          2|    1|          2|
    |in2_stream_blk_n           |    9|          2|    1|          2|
    |sum_fu_40                  |    9|          2|   32|         64|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  212|         45|  197|        511|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_2_reg_170              |  31|   0|   31|          0|
    |i_fu_44                  |  31|   0|   31|          0|
    |icmp_ln36_reg_166        |   1|   0|    1|          0|
    |in1_stream_read_reg_175  |  32|   0|   32|          0|
    |in2_stream_read_reg_180  |  32|   0|   32|          0|
    |mul_i_reg_195            |  32|   0|   32|          0|
    |reg_84                   |  32|   0|   32|          0|
    |sum_fu_40                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 246|   0|  246|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  scoring_euclidean|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  scoring_euclidean|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  scoring_euclidean|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  scoring_euclidean|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  scoring_euclidean|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  scoring_euclidean|  return value|
|ap_ext_blocking_n          |  out|    1|  ap_ctrl_hs|  scoring_euclidean|  return value|
|ap_str_blocking_n          |  out|    1|  ap_ctrl_hs|  scoring_euclidean|  return value|
|ap_int_blocking_n          |  out|    1|  ap_ctrl_hs|  scoring_euclidean|  return value|
|size                       |   in|   32|     ap_none|               size|        scalar|
|in1_stream_dout            |   in|   32|     ap_fifo|         in1_stream|       pointer|
|in1_stream_num_data_valid  |   in|    2|     ap_fifo|         in1_stream|       pointer|
|in1_stream_fifo_cap        |   in|    2|     ap_fifo|         in1_stream|       pointer|
|in1_stream_empty_n         |   in|    1|     ap_fifo|         in1_stream|       pointer|
|in1_stream_read            |  out|    1|     ap_fifo|         in1_stream|       pointer|
|in2_stream_dout            |   in|   32|     ap_fifo|         in2_stream|       pointer|
|in2_stream_num_data_valid  |   in|    2|     ap_fifo|         in2_stream|       pointer|
|in2_stream_fifo_cap        |   in|    2|     ap_fifo|         in2_stream|       pointer|
|in2_stream_empty_n         |   in|    1|     ap_fifo|         in2_stream|       pointer|
|in2_stream_read            |  out|    1|     ap_fifo|         in2_stream|       pointer|
|result                     |  out|   32|      ap_vld|             result|       pointer|
|result_ap_vld              |  out|    1|      ap_vld|             result|       pointer|
+---------------------------+-----+-----+------------+-------------------+--------------+

