module fourbitadder(s[3:0],cy,a[3:0],b[3:0]);
    input [3:0]a;
    input [3:0]b;
    output [3:0]s;
    output cy;
	 wire c0,c1,c2;
	 halfadder h1(s[0],c0,a[0],b[0]);
	 fulladder f1(s[1],c1,a[1],b[1]);
	 fulladder f2(s[2],c2,a[2],b[2]);
	 fulladder f3(s[3],cy,a[3],b[3]);
    endmodule