# LAB_3:
Testing the given logic gate circuit using questasim
## GIVEN CIRCUIT:
![given_circuit diagram](./docs/dsd_circuit_given.png)
## WAVEFORM OF TESTBENCH:
![testbench_waveforms](./docs/lab3_task1_wavetest.png)
