{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1879, "design__instance__area": 15038.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 11, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00123565923422575, "power__switching__total": 0.0005316426977515221, "power__leakage__total": 1.3030319045981287e-08, "power__total": 0.0017673149704933167, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.916575, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.666733, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.31727, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.697148, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.31727, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.531728, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 11, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.797171, "clock__skew__worst_setup": 1.048459, "timing__hold__ws": 0.109047, "timing__setup__ws": -4.222929, "timing__hold__tns": 0.0, "timing__setup__tns": -81.209732, "timing__hold__wns": 0.0, "timing__setup__wns": -4.222929, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.109047, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 91, "timing__setup_r2r__ws": 2.388112, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.05 161.77", "design__core__bbox": "5.52 10.88 145.36 149.6", "design__io": 213, "design__die__area": 24435.4, "design__core__area": 19398.6, "design__instance__count__stdcell": 1879, "design__instance__area__stdcell": 15038.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.775219, "design__instance__utilization__stdcell": 0.775219, "floorplan__design__io": 211, "design__io__hpwl": 8491238, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 35165.7, "design__violations": 0, "design__instance__count__setup_buffer": 17, "design__instance__count__hold_buffer": 41, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "route__net": 1721, "route__net__special": 2, "route__drc_errors__iter:1": 1539, "route__wirelength__iter:1": 41226, "route__drc_errors__iter:2": 638, "route__wirelength__iter:2": 40819, "route__drc_errors__iter:3": 607, "route__wirelength__iter:3": 40667, "route__drc_errors__iter:4": 146, "route__wirelength__iter:4": 40682, "route__drc_errors__iter:5": 18, "route__wirelength__iter:5": 40675, "route__drc_errors__iter:6": 18, "route__wirelength__iter:6": 40675, "route__drc_errors__iter:7": 2, "route__wirelength__iter:7": 40667, "route__drc_errors__iter:8": 1, "route__wirelength__iter:8": 40669, "route__drc_errors__iter:9": 0, "route__wirelength__iter:9": 40678, "route__drc_errors": 0, "route__wirelength": 40678, "route__vias": 11257, "route__vias__singlecut": 11257, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 357.34, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 23, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 11, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.772731, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.2408, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.884032, "timing__setup__ws__corner:nom_ss_100C_1v60": -4.025966, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -76.76284, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -4.025966, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.884032, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 30, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.496292, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 23, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 11, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.586303, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.069699, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.110673, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.86962, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.110673, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.755558, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 23, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 11, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.900666, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.632524, "timing__hold__ws__corner:min_tt_025C_1v80": 0.315237, "timing__setup__ws__corner:min_tt_025C_1v80": 1.791214, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.315237, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.578738, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 23, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 11, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.745404, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.186941, "timing__hold__ws__corner:min_ss_100C_1v60": 0.880298, "timing__setup__ws__corner:min_ss_100C_1v60": -3.847467, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -72.555817, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.847467, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.880298, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 30, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.614178, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 23, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 11, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.575849, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.048459, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.109047, "timing__setup__ws__corner:min_ff_n40C_1v95": 3.931874, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.109047, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 23, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 11, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.930526, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 1.695774, "timing__hold__ws__corner:max_tt_025C_1v80": 0.319983, "timing__setup__ws__corner:max_tt_025C_1v80": 1.596439, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.319983, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.486252, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 23, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 11, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.797171, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.291264, "timing__hold__ws__corner:max_ss_100C_1v60": 0.888636, "timing__setup__ws__corner:max_ss_100C_1v60": -4.222929, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -81.209732, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -4.222929, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.888636, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 31, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.388112, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 23, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 11, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.595909, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.08829, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.112688, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.796277, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.112688, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.724085, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 23, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 23, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79815, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000407529, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00184839, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00189699, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000374264, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00189699, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000408, "ir__drop__worst": 0.00185, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}