```
module instr_reg (
    input wire clk,
    input wire rst,
    input wire [1:0] fetch,
    input wire [7:0] data,
    output reg [2:0] ins,
    output reg [4:0] ad1,
    output reg [7:0] ad2
);

    reg [7:0] ins_p1;
    reg [7:0] ins_p2;

    always @(posedge clk or negedge rst) begin
        if (!rst) begin
            ins_p1 <= 8'b0;
            ins_p2 <= 8'b0;
        end else begin
            case (fetch)
                2'b01: ins_p1 <= data; // Fetch from the register
                2'b10: ins_p2 <= data; // Fetch from RAM/ROM
                default: ; // Retain current values
            endcase
        end
    end

    always @* begin
        ins = ins_p1[7:5];      // High 3 bits of ins_p1 as opcode
        ad1 = ins_p1[4:0];      // Low 5 bits of ins_p1 as register address
        ad2 = ins_p2;           // Full 8-bit data from ins_p2
    end

endmodule
```