// Seed: 2544982474
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd62
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  input logic [7:0] id_4;
  inout wire id_3;
  output wire _id_2;
  output wire id_1;
  assign id_3 = id_4;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  parameter id_6 = -1;
  wire id_7, id_8, id_9;
  assign id_9 = id_9;
endmodule
