/**
 * Copyright (c) 2025 Huawei Technologies Co., Ltd.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 */
#ifndef __ASCEND_HAL_DEFINE_H__
#define __ASCEND_HAL_DEFINE_H__

#include "ascend_hal_error.h"
#include "ascend_hal_pkg.h"

enum devdrv_process_type {
    DEVDRV_PROCESS_CP1 = 0,   /* aicpu_scheduler */
    DEVDRV_PROCESS_CP2,       /* custom_process */
    DEVDRV_PROCESS_DEV_ONLY,  /* TDT */
    DEVDRV_PROCESS_QS,        /* queue_scheduler */
    DEVDRV_PROCESS_HCCP,      /* hccp server */
    DEVDRV_PROCESS_USER,      /* user proc, can bind many on host or device. not support quert from host pid */
    DEVDRV_PROCESS_CPTYPE_MAX,
};

/*========================== Queue Manage ===========================*/
#define DRV_ERROR_QUEUE_INNER_ERROR  DRV_ERROR_INNER_ERR             /**< queue error code */
#define DRV_ERROR_QUEUE_PARA_ERROR  DRV_ERROR_PARA_ERROR
#define DRV_ERROR_QUEUE_OUT_OF_MEM  DRV_ERROR_OUT_OF_MEMORY
#define DRV_ERROR_QUEUE_NOT_INIT  DRV_ERROR_UNINIT
#define DRV_ERROR_QUEUE_OUT_OF_SIZE  DRV_ERROR_OVER_LIMIT
#define DRV_ERROR_QUEUE_REPEEATED_INIT  DRV_ERROR_REPEATED_INIT
#define DRV_ERROR_QUEUE_IOCTL_FAIL  DRV_ERROR_IOCRL_FAIL
#define DRV_ERROR_QUEUE_NOT_CREATED  DRV_ERROR_NOT_EXIST
#define DRV_ERROR_QUEUE_RE_SUBSCRIBED  DRV_ERROR_REPEATED_SUBSCRIBED
#define DRV_ERROR_QUEUE_MULIPLE_ENTRY  DRV_ERROR_BUSY
#define DRV_ERROR_QUEUE_NULL_POINTER  DRV_ERROR_INVALID_HANDLE

/*=========================== Event Sched ===========================*/
#define EVENT_MAX_MSG_LEN        128  /* Maximum message length, only 40 allowed by hardware event scheduler */
/* The grp name used for sending and receiving queue events between host and device */
#define PROXY_HOST_QUEUE_GRP_NAME "proxy_host_grp"
#define DRV_ERROR_SCHED_INNER_ERR  DRV_ERROR_INNER_ERR                   /**< event sched add error*/
#define DRV_ERROR_SCHED_PARA_ERR DRV_ERROR_PARA_ERROR
#define DRV_ERROR_SCHED_OUT_OF_MEM  DRV_ERROR_OUT_OF_MEMORY
#define DRV_ERROR_SCHED_UNINIT  DRV_ERROR_UNINIT
#define DRV_ERROR_SCHED_NO_PROCESS DRV_ERROR_NO_PROCESS
#define DRV_ERROR_SCHED_PROCESS_EXIT DRV_ERROR_PROCESS_EXIT
#define DRV_ERROR_SCHED_NO_SUBSCRIBE_THREAD DRV_ERROR_NO_SUBSCRIBE_THREAD
#define DRV_ERROR_SCHED_NON_SCHED_GRP_MUL_THREAD DRV_ERROR_NON_SCHED_GRP_MUL_THREAD
#define DRV_ERROR_SCHED_GRP_INVALID DRV_ERROR_NO_GROUP
#define DRV_ERROR_SCHED_PUBLISH_QUE_FULL DRV_ERROR_QUEUE_FULL
#define DRV_ERROR_SCHED_NO_GRP DRV_ERROR_NO_GROUP
#define DRV_ERROR_SCHED_GRP_EXIT DRV_ERROR_GROUP_EXIST
#define DRV_ERROR_SCHED_THREAD_EXCEEDS_SPEC DRV_ERROR_THREAD_EXCEEDS_SPEC
#define DRV_ERROR_SCHED_RUN_IN_ILLEGAL_CPU DRV_ERROR_RUN_IN_ILLEGAL_CPU
#define DRV_ERROR_SCHED_WAIT_TIMEOUT  DRV_ERROR_WAIT_TIMEOUT
#define DRV_ERROR_SCHED_WAIT_FAILED   DRV_ERROR_INNER_ERR
#define DRV_ERROR_SCHED_WAIT_INTERRUPT DRV_ERROR_WAIT_INTERRUPT
#define DRV_ERROR_SCHED_THREAD_NOT_RUNNIG DRV_ERROR_THREAD_NOT_RUNNIG
#define DRV_ERROR_SCHED_PROCESS_NOT_MATCH DRV_ERROR_PROCESS_NOT_MATCH
#define DRV_ERROR_SCHED_EVENT_NOT_MATCH DRV_ERROR_EVENT_NOT_MATCH
#define DRV_ERROR_SCHED_PROCESS_REPEAT_ADD DRV_ERROR_PROCESS_REPEAT_ADD
#define DRV_ERROR_SCHED_GRP_NON_SCHED DRV_ERROR_GROUP_NON_SCHED
#define DRV_ERROR_SCHED_NO_EVENT DRV_ERROR_NO_EVENT
#define DRV_ERROR_SCHED_COPY_USER DRV_ERROR_COPY_USER_FAIL
#define DRV_ERROR_SCHED_SUBSCRIBE_THREAD_TIMEOUT DRV_ERROR_SUBSCRIBE_THREAD_TIMEOUT

/*lint -e116 -e17*/
typedef enum group_type {
    GRP_TYPE_UNINIT = 0,
    /* Bound to a AICPU, multiple threads can be woken up simultaneously within a group */
    GRP_TYPE_BIND_DP_CPU,
    GRP_TYPE_BIND_CP_CPU,             /* Bind to the control CPU */
    GRP_TYPE_BIND_DP_CPU_EXCLUSIVE    /* Bound to a AICPU, intra-group threads are mutex awakened */
} GROUP_TYPE;

typedef enum submit_flag {
    SHARED_EVENT_ENTRY,    /* event num with same struct event_summary */
    SINGLE_EVENT_ENTRY,    /* event num with diff struct event_summary */
} SUBMIT_FLAG;

/* Events can be released between different systems. This parameter specifies the destination type of events
   to be released. The destination type is defined based on the CPU type of the destination system. */
typedef enum schedule_dst_engine {
    ACPU_DEVICE = 0,
    ACPU_HOST = 1,
    CCPU_DEVICE = 2,
    CCPU_HOST = 3,
    DCPU_DEVICE = 4,
    TS_CPU = 5,
    DVPP_CPU = 6,
    ACPU_LOCAL = 7,
    CCPU_LOCAL = 8,
    VIRTUAL_CCPU_HOST = 9,
    SPECIFYED_CCPU_DEVICE = 10,
    SPECIFYED_ACPU_DEVICE = 11,
    DST_ENGINE_MAX
} SCHEDULE_DST_ENGINE;

/* When the destination engine is AICPU, select a policy.
   ONLY: The command is executed only on the local AICPU.
   FIRST: The local AICPU is preferentially executed. If the local AICPU is busy, the remote AICPU can be used. */
typedef enum schedule_policy {
    ONLY = 0,
    FIRST = 1,
    POLICY_MAX
} SCHEDULE_POLICY;

typedef enum event_id {
    EVENT_RANDOM_KERNEL,      /* Random operator event */
    EVENT_DVPP_MSG,           /* operator events committed by DVPP */
    EVENT_FR_MSG,             /* operator events committed by Feature retrieves */
    EVENT_TS_HWTS_KERNEL,     /* operator events committed by ts/hwts */
    EVENT_AICPU_MSG,          /* aicpu activates its own stream events */
    EVENT_TS_CTRL_MSG,        /* controls message events of TS */
    EVENT_QUEUE_ENQUEUE,      /* entry event of Queue(consumer) */
    EVENT_QUEUE_FULL_TO_NOT_FULL,   /* full to non-full events of Queue(producers) */
    EVENT_QUEUE_EMPTY_TO_NOT_EMPTY,   /* empty to non-empty event of Queue(consumer) */
    EVENT_TDT_ENQUEUE,        /* data entry event of TDT */
    EVENT_TIMER,              /* ros timer */
    EVENT_HCFI_SCHED_MSG,     /* scheduling events of HCFI */
    EVENT_HCFI_EXEC_MSG,      /* performs the event of HCFI */
    EVENT_ROS_MSG_LEVEL0,
    EVENT_ROS_MSG_LEVEL1,
    EVENT_ROS_MSG_LEVEL2,
    EVENT_ACPU_MSG_TYPE0,
    EVENT_ACPU_MSG_TYPE1,
    EVENT_ACPU_MSG_TYPE2,
    EVENT_CCPU_CTRL_MSG,
    EVENT_SPLIT_KERNEL,
    EVENT_DVPP_MPI_MSG,
    EVENT_CDQ_MSG,            /* message events committed by CDQM(hardware) */
    EVENT_FFTS_PLUS_MSG,      /* operator events committed by FFTS(hardware) */
    EVENT_DRV_MSG,            /* 24-events of driver */
    EVENT_QS_MSG,             /* events of queue scheduler */
    EVENT_TS_CALLBACK_MSG,
    EVENT_DRV_MSG_EX,            /* 27-events of driver for ccpu */
    /* Add a new event here */
    EVENT_TEST,               /* Reserve for test */
    EVENT_HCCP_MSG = 47,   /* ccu kill msg of ts and hccp */
    EVENT_USR_START = 48,
    EVENT_USR_END = 63,
    EVENT_MAX_NUM
} EVENT_ID;

typedef enum drv_subevent_id {
    DRV_SUBEVENT_QUEUE_INIT_MSG,
    DRV_SUBEVENT_HDC_INIT_MSG,
    DRV_SUBEVENT_CREATE_MSG,
    DRV_SUBEVENT_GRANT_MSG, /* aicpu sd will process this event */
    DRV_SUBEVENT_ATTACH_MSG, /* aicpu sd will process this event */
    DRV_SUBEVENT_DESTROY_MSG,
    DRV_SUBEVENT_SUBE2NE_MSG,
    DRV_SUBEVENT_UNSUBE2NE_MSG,
    DRV_SUBEVENT_SUBF2NF_MSG,
    DRV_SUBEVENT_UNSUBF2NF_MSG,
    DRV_SUBEVENT_PEEK_MSG,
    DRV_SUBEVENT_ENQUEUE_MSG,
    DRV_SUBEVENT_DEQUEUE_MSG,
    DRV_SUBEVENT_FINISH_CALLBACK_MSG,
    DRV_SUBEVENT_QUEUE_DFX_MSG,
    DRV_SUBEVENT_QUEUE_ALIVE_MSG,
    DRV_SUBEVENT_QUEUE_RESET_MSG,
    DRV_SUBEVENT_QUEUE_COMM_MSG_START,
    DRV_SUBEVENT_QUEUE_EXPORT_INTER_DEV_MSG = DRV_SUBEVENT_QUEUE_COMM_MSG_START,
    DRV_SUBEVENT_QUEUE_UNEXPORT_INTER_DEV_MSG,
    DRV_SUBEVENT_QUEUE_IMPORT_MSG,
    DRV_SUBEVENT_QUEUE_IMPORT_INTER_DEV_MSG,
    DRV_SUBEVENT_QUEUE_UNIMPORT_INTER_DEV_MSG,
    DRV_SUBEVENT_SUBF2NF_INTER_DEV_MSG,
    DRV_SUBEVENT_UNSUBF2NF_INTER_DEV_MSG,
    DRV_SUBEVENT_QUERY_MSG,
    DRV_SUBEVENT_GET_QUEUE_STATUS_MSG,
    DRV_SUBEVENT_ATTACH_INTER_DEV_MSG,
    DRV_SUBEVENT_QUEUE_COMM_MSG_BUTT,
    DRV_SUBEVENT_QUEUE_MAX_NUM = DRV_SUBEVENT_QUEUE_COMM_MSG_BUTT,
    DRV_SUBEVENT_TRS_ALLOC_RES_ID_MSG = 32,
    DRV_SUBEVENT_TRS_FREE_RES_ID_MSG,
    DRV_SUBEVENT_TRS_RES_ID_CONFIG_MSG,
    DRV_SUBEVENT_TRS_ALLOC_SQCQ_MSG,
    DRV_SUBEVENT_TRS_FREE_SQCQ_MSG,
    DRV_SUBEVENT_TRS_SHR_ID_CONFIG_MSG,
    DRV_SUBEVENT_TRS_SHR_ID_DECONFIG_MSG,
    DRV_SUBEVENT_TRS_SHR_ID_INFO_GET_MSG = 56,
    DRV_SUBEVENT_TRS_SHR_ID_ADDR_MAP_MSG,
    DRV_SUBEVENT_ESCHED_SCHED_MODE_CHANGE_MSG = 64, /* every module use 32 ids */
    DRV_SUBEVENT_PROF_START_MSG = 96,
    DRV_SUBEVENT_PROF_STOP_MSG,
    DRV_SUBEVENT_PROF_FLUSH_MSG,
    DRV_SUBEVENT_PROF_GET_CHAN_LIST_MSG,
    DRV_SUBEVENT_PROF_HOST_SAMPLE_START_MSG = 110,
    DRV_SUBEVENT_PROF_HOST_SAMPLE_STOP_MSG,
    DRV_SUBEVENT_SVM_DEV_OPEN_MSG = 128,
    DRV_SUBEVENT_SVM_DEV_CLOSE_MSG,
    DRV_SUBEVENT_SVM_ALLOC_JETTY_MSG,
    DRV_SUBEVENT_SVM_PCI_ALLOC_MEM_MSG,
    DRV_SUBEVENT_SVM_UB_ALLOC_MEM_MSG,
    DRV_SUBEVENT_SVM_FREE_MEM_MSG,
    DRV_SUBEVENT_SVM_MEMSET_MSG,
    DRV_SUBEVENT_SVM_ADD_GRP_MSG,
    DRV_SUBEVENT_SVM_D2D_COPY_MSG,
    DRV_SUBEVENT_SVM_GET_MEMSIZE_INFO_MSG,
    DRV_SUBEVENT_SVM_REGISTER_MEM_MSG,
    DRV_SUBEVENT_SVM_UNREGISTER_MEM_MSG,
    DRV_SUBEVENT_SVM_ADD_GRP_PROC_MSG,
    DRV_SUBEVENT_SVM_PROCESS_CP_MMAP_MSG,
    DRV_SUBEVENT_SVM_PROCESS_CP_MUNMAP_MSG,
    DRV_SUBEVENT_DMS_START_MSG = 160, /* dms use ids 160~191 */
    DRV_SUBEVENT_DMS_STOP_MSG = 191,
    DRV_SUBEVENT_HDC_CREATE_LINK_MSG = 192,
    DRV_SUBEVENT_HDC_CLOSE_LINK_MSG,
    DRV_SUBEVENT_DPA_RES_MAP_MSG = 224, /* dpa use ids 224~255 */
    DRV_SUBEVENT_DPA_RES_UNMAP_MSG,
    DRV_SUBEVENT_DPA_END_MSG = 255,
    DRV_SUBEVENT_MAX_MSG
} DRV_SUBEVENT_ID;

typedef enum schedule_priority {
    PRIORITY_LEVEL0,
    PRIORITY_LEVEL1,
    PRIORITY_LEVEL2,
    PRIORITY_LEVEL3,
    PRIORITY_LEVEL4,
    PRIORITY_LEVEL5,
    PRIORITY_LEVEL6,
    PRIORITY_LEVEL7,
    PRIORITY_MAX
} SCHEDULE_PRIORITY;

struct event_sched_grp_qos {
    unsigned int maxNum;
    unsigned int rsv[7]; /* rsv 7 int */
};

#define EVENT_DRV_MSG_GRP_NAME "drv_msg_grp"

#define EVENT_PROC_RSP_LEN 36
struct event_proc_result {
    int ret;
    char data[EVENT_PROC_RSP_LEN];
};

struct event_reply {
    char *buf;
    unsigned int buf_len;
    unsigned int reply_len;
};

struct iovec_info {
    void *iovec_base;
    unsigned long long len;
};

#define QUEUE_MAX_IOVEC_NUM ((~0U) - 1)
struct buff_iovec {
    void *context_base;
    unsigned long long context_len;
    unsigned int count;
    struct iovec_info ptr[];
};

struct callback_event_info {
    unsigned int cqid : 16;
    unsigned int cb_groupid : 16;
    unsigned int devid : 16;
    unsigned int stream_id : 16;
    unsigned int event_id : 16;
    unsigned int is_block : 16;
    unsigned int res1;
    unsigned int host_func_low;
    unsigned int host_func_high;
    unsigned int fn_data_low;
    unsigned int fn_data_high;
    unsigned int res2;
    unsigned int res3;
};

struct esched_query_gid_input {
    int pid;  /* In remote query gid scenario, use drvDeviceGetBareTgid() to get remote pid */
    char grp_name[EVENT_MAX_GRP_NAME_LEN];
};

struct esched_query_gid_output {
    unsigned int grp_id;
};

typedef enum queue_work_mode {
    QUEUE_MODE_PUSH = 1,
    QUEUE_MODE_PULL,
} QUEUE_WORK_MODE;

/*=========================== Queue Manage ===========================*/

typedef enum QueEventCmd {
    QUE_PAUSE_EVENT = 1,    /* pause enqueue event publish in group */
    QUE_RESUME_EVENT        /* resume enqueue event publish */
} QUE_EVENT_CMD;

typedef enum queue_entity_type {
    SOFT_ENTITY_TYPE = 0,
    QMNGR_ENTITY_TYPE,
    GQM_ENTITY_TYPE,
    QUEUE_ENTITY_TYPE_MAX
}QUEUE_ENTITY_TYPE;

typedef struct {
    unsigned int qid;
    QUEUE_ENTITY_TYPE queType;
    unsigned long long enqueOpAddr;
    unsigned long long dequeOpAddr;
    unsigned long long prodqOwAddr;
    unsigned long long prodqStatAddr;
}DqsQueueInfo;

/*=========================== Buffer Manage ===========================*/

#define UNI_ALIGN_MAX       4096
#define UNI_ALIGN_MIN       32
#define BUFF_POOL_NAME_LEN 128
#define BUFF_GRP_NAME_LEN 32
#define BUFF_RESERVE_LEN 8

#define BUFF_GRP_MAX_NUM 1024
#define BUFF_PROC_IN_GRP_MAX_NUM 1024
#define BUFF_GRP_IN_PROC_MAX_NUM 32
#define BUFF_PUB_POOL_CFG_MAX_NUM 128
#define BUFF_GROUP_ADDR_MAX_NUM 1024
#define BUFF_ENABLE_PRIVATE_MBUF 0x5A5A5B5B

#define BUFF_ALL_DEVID 1
#define BUFF_ONE_DEVID 0

#define BUFF_FLAGS_ALL_DEVID_OFFSET 31
#define BUFF_FLAGS_DEVID_OFFSET 32

#define XSMEM_BLK_NOT_AUTO_RECYCLE (1UL << 63)
#define XSMEM_BLK_ALLOC_FROM_OS (1UL << 62)

typedef enum group_id_type {
    GROUP_ID_CREATE,
    GROUP_ID_ADD
} GROUP_ID_TYPE;

typedef struct {
    unsigned long long maxMemSize;   /* max buf size in grp, in KB, if = 0 means no limit */
    unsigned int cacheAllocFlag;     /* alloc cache memory strategy enable flag */
    unsigned int privMbufFlag;       /* private mbuf enable flag */
    unsigned int addGrpTimeout;      /* addGrpTimeout < 3, timeout is 3s; addGrpTimeout > 100, timeout is 100s */
    int rsv[BUFF_GRP_NAME_LEN - 3];  /* reserve, caller must clear the value */
} GroupCfg;

typedef struct {
    unsigned long long memSize;     /* cache size, in KB */
    unsigned int memFlag;           /* cache memory flag */
    unsigned int allocMaxSize;      /* maxsize allowed to alloc, in KB. if allocMaxsize = 0 means no limit */
    int rsv[BUFF_RESERVE_LEN - 1];  /* reserve, caller must clear the value */
} GrpCacheAllocPara;

typedef enum {
    GRP_QUERY_GROUP,                  /* query grp info include proc and permission */
    GRP_QUERY_GROUPS_OF_PROCESS,      /* query process all grp */
    GRP_QUERY_GROUP_ID,               /* query grp ID by grp name */
    GRP_QUERY_GROUP_ADDR_INFO,        /* query group addr info */
    GRP_QUERY_CMD_MAX
} GroupQueryCmdType;

typedef struct {
    char grpName[BUFF_GRP_NAME_LEN];
} GrpQueryGroup; /* cmd: GRP_QUERY_GROUP */

typedef struct {
    int pid;
} GrpQueryGroupsOfProc; /* cmd: GRP_QUERY_GROUPS_OF_PROCESS */

typedef struct {
    char grpName[BUFF_GRP_NAME_LEN];
} GrpQueryGroupId; /* cmd: GRP_QUERY_GROUP_ID */

typedef struct {
    char grpName[BUFF_GRP_NAME_LEN];
    unsigned int devId;
} GrpQueryGroupAddrPara; /* cmd: GRP_QUERY_GROUP_ADDR_INFO */

typedef union {
    GrpQueryGroup grpQueryGroup; /* cmd: GRP_QUERY_GROUP */
    GrpQueryGroupsOfProc grpQueryGroupsOfProc; /* cmd: GRP_QUERY_GROUPS_OF_PROCESS */
    GrpQueryGroupId grpQueryGroupId; /* cmd: GRP_QUERY_GROUP_ID */
    GrpQueryGroupAddrPara grpQueryGroupAddrPara; /* cmd: GRP_QUERY_GROUP_ADDR_INFO */
} GroupQueryInput;

typedef struct {
    int pid; /* pid in grp */
    GroupShareAttr attr; /* process in grp attribute */
} GrpQueryGroupInfo;  /* cmd: GRP_QUERY_GROUP */

typedef struct {
    char groupName[BUFF_GRP_NAME_LEN];  /* grp name */
    GroupShareAttr attr; /* process in grp attribute */
} GrpQueryGroupsOfProcInfo; /* cmd: GRP_QUERY_GROUPS_OF_PROCESS */

typedef struct {
    int groupId; /* grp Id */
} GrpQueryGroupIdInfo; /* cmd: GRP_QUERY_GROUP_ID */

typedef union {
    GrpQueryGroupInfo grpQueryGroupInfo[BUFF_PROC_IN_GRP_MAX_NUM];  /* cmd: GRP_QUERY_GROUP */
    GrpQueryGroupsOfProcInfo grpQueryGroupsOfProcInfo[BUFF_GRP_MAX_NUM]; /* cmd: GRP_QUERY_GROUPS_OF_PROCESS */
    GrpQueryGroupIdInfo grpQueryGroupIdInfo; /* cmd: GRP_QUERY_GROUP_ID */
    GrpQueryGroupAddrInfo grpQueryGroupAddrInfo[BUFF_GROUP_ADDR_MAX_NUM]; /* cmd: GRP_QUERY_GROUP_ADDR_INFO */
} GroupQueryOutput;

#define MAX_RSV_LEN (8)
#define SHARE_QUEUE_NAME_LEN (64)
#define SHARE_QUEUE_NAME_MAX_LEN (SHARE_QUEUE_NAME_LEN + 1)

struct shareQueInfo {
    unsigned int peerDevId;
    char shareQueName[SHARE_QUEUE_NAME_LEN];
    unsigned int rsv[MAX_RSV_LEN];  /* FYI: peerSvrIdx */
};

#define BUFF_MAX_CFG_NUM 64

typedef struct {
    unsigned int cfg_id;    /* cfg id, start from 0 */
    unsigned long long total_size;  /* one zone total size */
    unsigned int blk_size;  /* blk size, 2^n (0, 2M] */
    unsigned long long max_buf_size; /* max size can alloc from zone */
    unsigned int page_type;  /* page type, small page/huge page, normal/dvpp */
    int elasticEnable; /* elastic enable, only support in private group which only includes one process */
    int elasticRate;
    int elasticRateMax;
    int elasticHighLevel;
    int elasticLowLevel;
    int rsv[8];
} memZoneCfg;

typedef struct {
    memZoneCfg cfg[BUFF_MAX_CFG_NUM];
}BuffCfg;

typedef struct {
    struct {
        unsigned int blkSize;     /* blk size */
        unsigned int blkNum;    /* blk num, blkSize * blkNum must < 4G Byte */
        unsigned int align;      /* addr align, must be an integer multiple of 2, 2< algn <4k */
        unsigned int hugePageFlag; /* huge page flag */
        int reserve[2]; /* reserved */
    } pubPoolCfg[BUFF_PUB_POOL_CFG_MAX_NUM]; /* max allow 128 cfg */
} PubPoolAttr;
/*lint +e116 +e17*/

enum BuffConfCmdType {
    BUFF_CONF_MBUF_TIMEOUT_CHECK = 0,
    BUFF_CONF_MEMZONE_BUFF_CFG = 1,
    BUFF_CONF_MBUF_TIMESTAMP_SET = 2,
    BUFF_CONF_MAX
};

enum BuffGetCmdType {
    BUFF_GET_MBUF_TIMEOUT_INFO = 0,
    BUFF_GET_MBUF_USE_INFO = 1,
    BUFF_GET_MBUF_TYPE_INFO = 2,
    BUFF_GET_BUFF_TYPE_INFO,
    BUFF_GET_POOL_INFO,
    BUFF_GET_MEMPOOL_INFO,
    BUFF_GET_MEMPOOL_BLK_AVAILABLE,
    BUFF_GET_MP_USAGE_OF_PROCESS,
    BUFF_GET_MEMPOOL_USE_INFO,
    BUFF_GET_MAX
};

struct MbufTimeoutCheckPara {
    unsigned int enableFlag;     /* enable: 1; disable: 0 */
    unsigned int maxRecordNum;   /* maximum number timeout mbuf info recorded */
    unsigned int timeout;        /* mbuf timeout value,  unit:ms, minimum 10ms, default 1000 ms */
    unsigned int checkPeriod;    /* mbuf check thread work period, uinit:ms, minimum 1000ms, default:1s */
};

struct MbufDataInfo {
    void *mp;
    int owner;
    unsigned int ref;
    unsigned int blkSize;
    unsigned int totalBlkNum;
    unsigned int availableNum;
    unsigned int allocFailCnt;
};

struct MbufDebugInfo {
    unsigned long long timeStamp;
    void *mbuf;
    int usePid;
    int allocPid;
    unsigned int useTime;
    unsigned int round;
    struct MbufDataInfo dataInfo;
    char poolName[BUFF_POOL_NAME_LEN];
    int reserve[BUFF_RESERVE_LEN];
};

struct MbufUseInfo {
    int allocPid;                /* mbuf alloc pid */
    int usePid;                  /* mbuf use pid */
    unsigned int ref;              /* mbuf reference num */
    unsigned int status;           /* mbuf status, 1 means in use, not support other status currently */
    unsigned long long timestamp;  /* mbuf alloc timestamp, cpu tick */
    int reserve[BUFF_RESERVE_LEN]; /* for reserve */
};

enum MbufType {
    MBUF_CREATE_BY_ALLOC = 3,   /* malloc by mbuf_alloc */
    MBUF_CREATE_BY_POOL,        /* malloc by mbuf_alloc_by_pool */
    MBUF_CREATE_BY_BUILD,       /* malloc by mbuf_alloc_by_build */
    MBUF_CREATE_BY_BARE_BUFF,   /* malloc by mbufBuildBareBuff */
};

struct MbufTypeInfo {
    unsigned int type;         /* mbuf type */
};

enum BuffType {
    BUFF_TYPE_NORMAL = 0,
    BUFF_TYPE_MBUF_DATA,
    BUFF_TYPE_MAX
};

struct BuffTypeInfo {
    enum BuffType type;
};

struct MemPoolInfo {
    void *blk_start;
    unsigned long long blk_total_len;
};

struct MpBlkAvailable {
    unsigned int blk_available;
};

struct buf_scale_event {
    int type; /* 0: del, 1: add */
    int grpId; /* share buff group id */
    unsigned long long addr;
    unsigned long long size; /* size is invalid in del */
};

enum halCtlCmdType {
    HAL_CTL_REGISTER_LOG_OUT_HANDLE = 1,
    HAL_CTL_UNREGISTER_LOG_OUT_HANDLE = 2,
    HAL_CTL_REGISTER_RUN_LOG_OUT_HANDLE = 3,
    HAL_CTL_CMD_MAX
};

struct log_out_handle {
    void (*DlogInner)(int moduleId, int level, const char *fmt, ...);
    unsigned int logLevel;
};

// register error message
typedef int32_t (*register_format_err_msg_func)(const char *error_msg, unsigned long error_msg_len);
// report predefined error message
typedef int32_t (*report_predefined_err_msg_func)(const char *error_code, const char **key, const char **value,
                                                  unsigned long arg_num);
// report inner error message
typedef int32_t (*report_inner_err_msg_func)(const char *file_name, const char *func, uint32_t line,
                                             const char *error_code, const char *format, ...);
struct err_msg_report_handle {
    register_format_err_msg_func register_format_func;
    report_predefined_err_msg_func predefined_report_func;
    report_inner_err_msg_func inner_report_func;
    int32_t is_registered;
};

struct PoolInfo {
    unsigned long dataPoolSize;
    void *dataPoolStart;
    unsigned long mbufPoolSize;
    void *mbufPoolStart;
};

typedef struct {
    unsigned long long totalLen;
    unsigned long long dataLen;
    unsigned int privUserDataLen;
    void *dataBlock;
    void *privUserData;
} MbufInfoConverge;

#define BUFF_MAX_MP_NUM_PROCESS 64
struct MemPoolBasicStatus {
    char poolName[BUFF_POOL_NAME_LEN];
    unsigned int blkNum;
    unsigned int blkAvailable;
    unsigned int peakStat;
    void *mpHandle;
};
struct MemPoolUsageByProcess {
    int pid;
    unsigned int totalMemPool;
    struct MemPoolBasicStatus mpBasicStatus[BUFF_MAX_MP_NUM_PROCESS];
};

#define BUFF_MAX_USED_PID_RECORD 128
struct MemPoolUsedByPidStatus {
    int pid;
    unsigned int mbufNum;
};

struct MemPoolUsedStatus {
    char poolName[BUFF_POOL_NAME_LEN];
    unsigned int blkNum;
    unsigned int blkAvailable;
    unsigned int maxPidRecord;
    struct MemPoolUsedByPidStatus usedByPid[BUFF_MAX_USED_PID_RECORD];
};

enum mbuf_op_type {
    MBUF_OP_RSV_TYPE,
    C_CORE_ALLOC,
    C_CORE_ENQUE_PRODQ,
    C_CORE_DEQUE_CONSQ,
    C_CORE_FREE,
    DSFW_DEQUE_PRODQ,
    DSFW_COPY_REF,
    DSFW_QS_FINISH,
    DSFW_ENQUE_CONSQ,
    DSFW_NOTIFY_CONS,
    DSFW_NOTIFY_INTERCHIP,
    DSFW_FREE,
    SOFT_ALLOC,
    SOFT_ALLOC_ENQUE_PRODQ,
    SOFT_ALLOC_FREE,
    SOFT_COPY_REF,
    SOFT_COPY_REF_ENQUE_PRODQ,
    SOFT_OW_FREE,
    SOFT_DEQUE_CONSQ,
    SOFT_DEQUE_ENQUE_PRODQ,
    SOFT_FREE,
    MBUF_OP_TYPE_BUTT
};

struct mbuf_owner_info {
    unsigned long long op_type : 8; // see alos enum mbuf_op_type
    unsigned long long owner_id: 40; // proc_uid or rtsqid or isp task id
    unsigned long long op_qid : 16;
};

struct mbuf_owner_info_ext {
    unsigned char op_type;
    unsigned char owner_id[5];
    unsigned short op_qid;
};

typedef union dqs_mbuf_owner_info {
    struct mbuf_owner_info bits;
    struct mbuf_owner_info_ext ext_bits;
    unsigned long long value;
} dqs_mbuf_owner_info_t;

struct dqs_mbuf_prod_trace {
    union dqs_mbuf_owner_info prod_owner_info;
    unsigned long long alloc_req_time;
    unsigned long long prodq_enque_time;
    unsigned long long prod_free_time;
};

struct dqs_mbuf_cons_trace {
    union dqs_mbuf_owner_info cons_owner_info;
    unsigned long long cons_deque_copy_ref_time;
    unsigned long long cons_free_time;
};

typedef struct {
    unsigned int poolId;
    unsigned int pool_depth;
    unsigned long long dataPoolBaseAddr;
    unsigned int dataPoolBlkSize;
    unsigned int dataPoolBlkObjSize;
    unsigned int dataPoolBlkOffset;
    unsigned int dataPoolGroupId;
    unsigned long long  headPoolBaseAddr;
    unsigned int headPoolBlkSize;
    unsigned int headPoolBlkObjSize;
    unsigned int headPoolBlkOffset;
    unsigned int headPoolGroupId;
    unsigned long long allocOpAddr;
    unsigned long long freeOpAddr;
    unsigned long long copyRefOpAddr;
    unsigned long long mngPoolBaseAddr;
    unsigned int mngPoolBlkSize;
    unsigned int mngPoolBlkObjSize;
    unsigned int mngPoolBlkOffset;
    unsigned int mngPoolGroupId;
} DqsPoolInfo;

/*=========================== Memory Manage ===========================*/
/*
 * each bit of flag
 *    bit0~9 devid
 *    bit10~13: virt mem type(svm\dev\host\dvpp)
 *    bit14~16: phy mem type(DDR\HBM)
 *    bit17~18: phy page size(normal\huge)
 *    bit19: phy continuity
 *    bit20~24: align size(2^n)
 *    bit25~40: mem advise(P2P\4G\TS_NODE_DDR)
 *    bit41~55: reserved
 *    bit56~63: model id
 */
/* devid */
#define MEM_DEVID_WIDTH        10
#define MEM_DEVID_MASK         ((1UL << MEM_DEVID_WIDTH) - 1)
/* virt mem type */
#define MEM_VIRT_BIT           10
#define MEM_VIRT_WIDTH         4

#define MEM_SVM_VAL            0X0
#define MEM_DEV_VAL            0X1
#define MEM_HOST_VAL           0X2
#define MEM_DVPP_VAL           0X3
#define MEM_HOST_AGENT_VAL     0X4
#define MEM_RESERVE_VAL        0X5
#define MEM_HOST_UVA_VAL       0X6
#define MEM_UVM_VAL            0X7
#define MEM_MAX_VAL            0X8
#define MEM_SVM                (MEM_SVM_VAL << MEM_VIRT_BIT)
#define MEM_DEV                (MEM_DEV_VAL << MEM_VIRT_BIT)
#define MEM_HOST               (MEM_HOST_VAL << MEM_VIRT_BIT)
#define MEM_HOST_UVA           (MEM_HOST_UVA_VAL << MEM_VIRT_BIT)
#define MEM_DVPP               (MEM_DVPP_VAL << MEM_VIRT_BIT)
#define MEM_HOST_AGENT         (MEM_HOST_AGENT_VAL << MEM_VIRT_BIT)
#define MEM_UVM                (MEM_UVM_VAL << MEM_VIRT_BIT)
#define MEM_RESERVE            (MEM_RESERVE_VAL << MEM_VIRT_BIT)
/* phy mem type */
#define MEM_PHY_BIT            14
#define MEM_TYPE_DDR           (0X0UL << MEM_PHY_BIT)
#define MEM_TYPE_HBM           (0X1UL << MEM_PHY_BIT)
/* phy page size */
#define MEM_PAGE_BIT           17
#define MEM_PAGE_NORMAL        (0X0UL << MEM_PAGE_BIT)
#define MEM_PAGE_HUGE          (0X1UL << MEM_PAGE_BIT)
/* phy continuity */
#define MEM_CONTINUTY_BIT      19
#define MEM_DISCONTIGUOUS_PHY  (0X0UL << MEM_CONTINUTY_BIT)
#define MEM_CONTIGUOUS_PHY     (0X1UL << MEM_CONTINUTY_BIT)
/* advise */
#define MEM_ADVISE_P2P_BIT     25
#define MEM_ADVISE_4G_BIT      26
#define MEM_ADVISE_P2P         (0X1UL << MEM_ADVISE_P2P_BIT)
#define MEM_ADVISE_4G          (0X1UL << MEM_ADVISE_4G_BIT)
/* alloc ts use mem */
#define MEM_ADVISE_TS_BIT      27
#define MEM_ADVISE_TS          (0X1UL << MEM_ADVISE_TS_BIT)
/* alloc pcie bar mem */
#define MEM_ADVISE_BAR_BIT     28
#define MEM_ADVISE_BAR         (0X1UL << MEM_ADVISE_BAR_BIT)
/* alloc readonly mem, host and dev cannot write the virtual addr of this attribute */
#define MEM_READONLY_BIT       29
#define MEM_READONLY           (0X1UL << MEM_READONLY_BIT)
/* alloc dev readonly mem, host can write the virtual addr of this attribute, but dev cannot */
#define MEM_HOST_RW_DEV_RO_BIT 30
#define MEM_HOST_RW_DEV_RO     (0X1UL << MEM_HOST_RW_DEV_RO_BIT)
/*
 * alloc dev giant page mem, page size is 1G.
 * must query giant mem feature supported first before alloc giant mem.
 */
#define MEM_PAGE_GIANT_BIT     31
#define MEM_PAGE_GIANT         (0X1UL << MEM_PAGE_GIANT_BIT)
/* device cp only, not support share(prefetch/register/ipc/p2p) and op(host ldst/memcpy/memset) */
#define MEM_DEV_CP_ONLY_BIT    32
#define MEM_DEV_CP_ONLY        (0X1UL << MEM_DEV_CP_ONLY_BIT)
/* align size 5 bits width 20-24bit */
#define MEM_ALIGN_BIT          20
#define MEM_ALIGN_SIZE(x)      (1U << (((x) >> MEM_ALIGN_BIT) & 0x1FU))
#define MEM_SET_ALIGN_SIZE(x)  ((((x) & 0x1FU) << MEM_ALIGN_BIT))

/* svm flag for rts and tdt */
#define MEM_SVM_HUGE           (MEM_SVM | MEM_PAGE_HUGE)
#define MEM_SVM_NORMAL         (MEM_SVM | MEM_PAGE_NORMAL)

/* model id */
#define MEM_MODULE_ID_BIT           56
#define MEM_MODULE_ID_WIDTH         8
#define MEM_MODULE_ID_MASK          ((1UL << MEM_MODULE_ID_WIDTH) - 1)

#define MEM_SVM_TYPE           (1u << MEM_SVM_VAL)
#define MEM_DEV_TYPE           (1u << MEM_DEV_VAL)
#define MEM_HOST_TYPE          (1u << MEM_HOST_VAL)
#define MEM_DVPP_TYPE          (1u << MEM_DVPP_VAL)
#define MEM_HOST_AGENT_TYPE    (1u << MEM_HOST_AGENT_VAL)
#define MEM_RESERVE_TYPE       (1u << MEM_RESERVE_VAL)

#define DV_MEM_SVM 0x0001
#define DV_MEM_SVM_HOST 0x0002
#define DV_MEM_SVM_DEVICE 0x0004

#define  DEVMM_MAX_MEM_TYPE_VALUE       4       /**< max memory type */

#define  MEM_INFO_TYPE_DDR_SIZE         1       /**< DDR memory type */
#define  MEM_INFO_TYPE_HBM_SIZE         2       /**< HBM memory type */
#define  MEM_INFO_TYPE_DDR_P2P_SIZE     3       /**< DDR P2P memory type */
#define  MEM_INFO_TYPE_HBM_P2P_SIZE     4       /**< HBM P2P memory type */
#define  MEM_INFO_TYPE_ADDR_CHECK       5       /**< check addr */
#define  MEM_INFO_TYPE_CTRL_NUMA_INFO   6       /**< query device ctrl numa id config */
#define  MEM_INFO_TYPE_AI_NUMA_INFO     7       /**< query device ai numa id config */
#define  MEM_INFO_TYPE_BAR_NUMA_INFO    8       /**< query device bar numa id config */
#define  MEM_INFO_TYPE_SVM_GRP_INFO     9
#define  MEM_INFO_TYPE_UB_TOKEN_INFO    10
#define  MEM_INFO_TYPE_SYS_NUMA_INFO    11      /**< query device sys numa id config */
#define  MEM_INFO_TYPE_MAX              12      /**< max type */

#define  SVM_ADDR_CHECK_MAX_NUM         1024u

/* flag of halMemAddressReserve: bit0-1 used for enum drv_mem_pg_type */
#define MEM_RSV_TYPE_DEVICE_SHARE_BIT   8 /* mmap va in all opened devices, exclude host to avoid va conflict */
#define MEM_RSV_TYPE_DEVICE_SHARE       (0x1u << MEM_RSV_TYPE_DEVICE_SHARE_BIT)
#define MEM_RSV_TYPE_REMOTE_MAP_BIT     9 /* this va only map remote addr, not create double page table */
#define MEM_RSV_TYPE_REMOTE_MAP         (0x1u << MEM_RSV_TYPE_REMOTE_MAP_BIT)

#define DEVMM_MEMCPY_BATCH_MAX_COUNT 4096

enum DEVMM_MEMCPY2D_TYPE {
    DEVMM_MEMCPY2D_SYNC = 0,
    DEVMM_MEMCPY2D_ASYNC_CONVERT = 1,
    DEVMM_MEMCPY2D_ASYNC_DESTROY = 2,
    DEVMM_MEMCPY2D_TYPE_MAX
};

enum ADVISE_MEM_TYPE {
    ADVISE_PERSISTENT = 0,
    ADVISE_DEV_MEM = 1,
    ADVISE_ACCESS_READONLY = 2,
    ADVISE_ACCESS_READWRITE = 3,
    ADVISE_TYPE_MAX
};

enum MEMCPY_SUMBIT_TYPE {
    MEMCPY_SUMBIT_SYNC = 0,
    MEMCPY_SUMBIT_ASYNC = 1,
    MEMCPY_SUMBIT_MAX_TYPE
};

struct drvMem2D {
    unsigned long long *dst;        /**< destination memory address */
    unsigned long long dpitch;      /**< pitch of destination memory */
    unsigned long long *src;        /**< source memory address */
    unsigned long long spitch;      /**< pitch of source memory */
    unsigned long long width;       /**< width of matrix transfer */
    unsigned long long height;      /**< height of matrix transfer */
    unsigned long long fixed_size;  /**< Input: already converted size. if fixed_size < width*height,
                                         need to call halMemcpy2D multi times */
    unsigned int direction;         /**< copy direction */
    unsigned int resv1;
    unsigned long long resv2;
};

struct drvMem2DAsync {
    struct drvMem2D copy2dInfo;
    struct DMA_ADDR *dmaAddr;
};

struct MEMCPY2D {
    unsigned int type;      /**< DEVMM_MEMCPY2D_SYNC: memcpy2d sync */
                            /**< DEVMM_MEMCPY2D_ASYNC_CONVERT: memcpy2d async convert */
                            /**< DEVMM_MEMCPY2D_ASYNC_DESTROY: memcpy2d async destroy */
    unsigned int resv;
    union {
        struct drvMem2D copy2d;
        struct drvMem2DAsync copy2dAsync;
    };
};

#define MEM_REGISTER_READ_ONLY 0X1UL << 28UL
/* enables different options to be specified that affect the host register */
enum drvRegisterTpye {
    HOST_MEM_MAP_DEV = 0,       /* HOST_MEM map to device */
    HOST_SVM_MAP_DEV,           /* HOST_SVM_MEM map to device */
    DEV_SVM_MAP_HOST,           /* DEV_SVM_MEM map to host */
    HOST_MEM_MAP_DEV_PCIE_TH,   /* HOST_MEM map to device, accessed by pcie_through */
    DEV_MEM_MAP_HOST,           /* DEV_MEM map to host */
    HOST_MEM_MAP_DMA,           /* Host va preprocess into dma addr to improve memcpy performance */
    HOST_IO_MAP_DEV,            /* Host va io memory map to device */
    HOST_REGISTER_MAX_TPYE
};

enum drvAccModuleType {
    DRV_ACC_MODULE_TYPE_STARS = 0,
    DRV_ACC_MODULE_TYPE_AICPU,
    DRV_ACC_MODULE_TYPE_AIC,
    DRV_ACC_MODULE_TYPE_AIV,
    DRV_ACC_MODULE_TYPE_PCIEDMA,
    DRV_ACC_MODULE_TYPE_RDMA,
    DRV_ACC_MODULE_TYPE_SDMA,
    DRV_ACC_MODULE_TYPE_DVPP,
    DRV_ACC_MODULE_TYPE_UDMA,
    DRV_ACC_MODULE_TYPE_CCU,
    DRV_ACC_MODULE_TYPE_MAX
};
 
enum drvMemMapCapability{
    HOST_MEM_MAP_NOT_SUPPORTED = 0,
    HOST_MEM_MAP_SUPPORTED
};

enum ctrlType {
    CTRL_TYPE_ADDR_MAP = 0,
    CTRL_TYPE_ADDR_UNMAP = 1,
    CTRL_TYPE_SUPPORT_FEATURE = 2,
    CTRL_TYPE_GET_DOUBLE_PGTABLE_OFFSET = 3,    /* Inpara is devid, Outpara is nocache offset */
    /* Inpara is MemRepairInPara,
     * 1.Request upper layer to stop the business, without any page table translation and page table access operations.
     * 2.If halMemCtl returns DRV_ERROR_OPER_NOT_PERMITTED, it means that the faulty address cannot be repaired.
     * 3.For ipc open shmem va, halMemCtl returns success not indicate successful memory repair.
     * Repair needs to rely on the ipc create process.
     */
    CTRL_TYPE_MEM_REPAIR = 4,
    /* Inpara is va, Outpara is module id. If va is invalid, module id id SVM_INVALID_MODULE_ID */
    CTRL_TYPE_GET_ADDR_MODULE_ID = 5,
    /* 1.If the specified address is already in use, another address will be attempted. The user needs to
     * use the address returned by the output parameter.
     * 2.Memory is local memory on the device side, and does not support h2d and d2h copy.
     * 3.The upper limit of a single aicpu process is 10M, the total mmap size will be calculated
     * based on page_size alignment.
     */
    CTRL_TYPE_PROCESS_CP_MMAP = 6,
    CTRL_TYPE_PROCESS_CP_MUNMAP = 7,
    CTRL_TYPE_GET_DCACHE_ADDR = 8,
    CTRL_TYPE_MAX
};

#define CTRL_SUPPORT_NUMA_TS_BIT 0
#define CTRL_SUPPORT_NUMA_TS_MASK (1ul << CTRL_SUPPORT_NUMA_TS_BIT)
#define CTRL_SUPPORT_PCIE_BAR_MEM_BIT 1
#define CTRL_SUPPORT_PCIE_BAR_MEM_MASK (1ul << CTRL_SUPPORT_PCIE_BAR_MEM_BIT)
#define CTRL_SUPPORT_DEV_MEM_REGISTER_BIT 2
#define CTRL_SUPPORT_DEV_MEM_REGISTER_MASK (1ul << CTRL_SUPPORT_DEV_MEM_REGISTER_BIT)
#define CTRL_SUPPORT_PCIE_BAR_HUGE_MEM_BIT 3
#define CTRL_SUPPORT_PCIE_BAR_HUGE_MEM_MASK (1ul << CTRL_SUPPORT_PCIE_BAR_HUGE_MEM_BIT)
#define CTRL_SUPPORT_GIANT_PAGE_BIT 4
#define CTRL_SUPPORT_GIANT_PAGE_MASK (1ul << CTRL_SUPPORT_GIANT_PAGE_BIT)
#define CTRL_SUPPORT_SHMEM_MAP_EXBUS_BIT 5
#define CTRL_SUPPORT_SHMEM_MAP_EXBUS_MASK (1ul << CTRL_SUPPORT_SHMEM_MAP_EXBUS_BIT)
/* svm cannot add new feature here, use halSupportFeature */

struct supportFeaturePara {
    unsigned long long support_feature;
    unsigned int devid;
};

enum addrMapType {
    ADDR_MAP_TYPE_L2_BUFF = 0,          /* Used to map L2buff */
    ADDR_MAP_TYPE_REG_C2C_CTRL = 1,     /* Used to map stars ffts c2c ctrl register */
    ADDR_MAP_TYPE_REG_AIC_CTRL = 2,     /* Used to map aicore synchronous register */
    ADDR_MAP_TYPE_REG_AIC_PMU_CTRL = 3, /* Used to map aicore pmu synchronous register */
    ADDR_MAP_TYPE_MAX
};

struct AddrMapInPara {
    unsigned int addr_type;
    unsigned int devid;
};

struct AddrMapOutPara {
    unsigned long long ptr;
    unsigned long long len;
};

struct AddrUnmapInPara {
    unsigned int addr_type;
    unsigned int devid;
    unsigned long long ptr;
    unsigned long long len;
};

struct MemRepairAddr {
    unsigned long long ptr;
    unsigned long long len;
};

#define MEM_REPAIR_MAX_CNT 20
struct MemRepairInPara {
    unsigned int devid;
    unsigned int count;
    struct MemRepairAddr repairAddrs[MEM_REPAIR_MAX_CNT];
};

struct mem_prof_sample_data {
    unsigned int timestamp;
    unsigned int event;
    unsigned long long rsv;
    unsigned long long ddr_used_size;
    unsigned long long hbm_used_size;
};

struct ProcessCpMmap {
    unsigned int devid;
    unsigned long long ptr;
    unsigned long long size;
    unsigned long long flag; // reserved, must be 0 currently
};

struct ProcessCpMunmap {
    unsigned int devid;
    unsigned long long ptr;
    unsigned long long size; // reserved, must be 0 currently
};

#define MEM_MAP_ATTR_BIT    0
#define MEM_MAP_INBUS 		(0x0 << MEM_MAP_ATTR_BIT)
#define MEM_MAP_EXBUS 		(0x1 << MEM_MAP_ATTR_BIT)

enum ShmemAttrType {
    SHMEM_ATTR_TYPE_MEM_MAP = 0,
    SHMEM_ATTR_TYPE_NO_WLIST_IN_SERVER,
    SHMEM_ATTR_TYPE_MAX
};
#define SHMEM_WLIST_ENABLE     0x0
#define SHMEM_NO_WLIST_ENABLE  0x1

struct ShmemGetInfo {
    unsigned int phyDevid;
    unsigned int reserve[8];
};

enum ShareHandleAttrType {
    SHR_HANDLE_ATTR_NO_WLIST_IN_SERVER = 0,
    SHR_HANDLE_ATTR_TYPE_MAX
};

#define SHR_HANDLE_WLIST_ENABLE     0x0
#define SHR_HANDLE_NO_WLIST_ENABLE  0x1

struct drv_mem_location {
    uint32_t id; /* side is device: devid */
    enum drv_mem_side side;
};

typedef enum drv_uvm_location_type {
    DRV_UVM_LOCATION_TYPE_INVALID = 0,
    DRV_UVM_LOCATION_TYPE_DEVICE,
    DRV_UVM_LOCATION_TYPE_HOST,
    DRV_UVM_LOCATION_TYPE_HOST_NUMA,
} drv_uvm_location_type;

struct drv_uvm_location {
    drv_uvm_location_type type;
    int id;
};

struct drv_mem_access_desc {
    drv_mem_access_type type;
    struct drv_mem_location location;
    unsigned int rsv[2];
};

#define MEM_SHARE_HANDLE_LEN 128
struct MemShareHandle {
    uint8_t share_info[MEM_SHARE_HANDLE_LEN];
};

enum drv_mem_pg_type {
    MEM_NORMAL_PAGE_TYPE = 0,
    MEM_HUGE_PAGE_TYPE,
    MEM_GIANT_PAGE_TYPE,
    MEM_MAX_PAGE_TYPE
};

enum drv_mem_type {
    MEM_HBM_TYPE = 0,
    MEM_DDR_TYPE,
    MEM_P2P_HBM_TYPE,
    MEM_P2P_DDR_TYPE,
    MEM_TS_DDR_TYPE,
    MEM_MAX_TYPE
};

enum drv_mem_trans_type {
    MEM_TRANS_TYPE_SDMA = 0,
    MEM_TRANS_TYPE_PCIE_DMA,
    MEM_TRANS_TYPE_HCCS, /* No practical use, reserved for compatibility. */
    MEM_TRANS_TYPE_UB_DMA,
    MEM_TRANS_TYPE_MAX,
};

#define SVM_INVALID_MODULE_ID       0xffff
/*=========================== Memory Manage End =======================*/

/*============================= APM START ===============================*/

#define RES_ADDR_MAP_INFO_IN_RSV_LEN 8
struct res_map_info_in {
    unsigned int id;                 /* the meaning of 'id' depends on res_type, default is 0 */
    processType_t target_proc_type;
    enum res_addr_type res_type;
    unsigned int res_id;             /* corresponding resource id */
    unsigned int flag;               /* default, set zero */
    unsigned int priv_len;           /* user selfdef, register map module use */
    void *priv;                      /* user selfdef, register map module use */
    unsigned int rsv[RES_ADDR_MAP_INFO_IN_RSV_LEN];  /* default is 0 */
};

#define RES_ADDR_MAP_INFO_OUT_RSV_LEN 8
struct res_map_info_out {
    unsigned long va;
    unsigned int len;
    unsigned int rsv[RES_ADDR_MAP_INFO_OUT_RSV_LEN];  /* default is 0 */
};
/*============================= APM End ===============================*/

/*============================= RMO START ===============================*/
struct drvMemSharingPara {
    void *ptr;
    unsigned long long size;
    uint32_t id; /* device id or host id */
    enum drv_mem_side side;
    accessMember_t accessor;
    uint32_t pg_prot;
    uint32_t enable_flag; /* 0:enable; 1:disable */
    uint32_t resv[8];
};
/*============================= RMO End ===============================*/

/*============================= RES_MAP START ===============================*/
/*============================= RES_MAP End ===============================*/

/*=============================== TSDRV START =============================*/
#define TSDRV_FLAG_REUSE_CQ (0x1 << 0)
#define TSDRV_FLAG_REUSE_SQ (0x1 << 1)
#define TSDRV_FLAG_THREAD_BIND_IRQ (0x1 << 2)
#define TSRRV_FLAG_SQ_RDONLY    (0x1 << 3)
#define TSDRV_FLAG_ONLY_SQCQ_ID (0x1 << 4)
#define TSDRV_FLAG_REMOTE_ID (0x1 << 5)
#define TSDRV_FLAG_SHR_ID_SHADOW    (0x1 << 6)
#define TSDRV_FLAG_SPECIFIED_SQ_ID (0x1 << 7)
#define TSDRV_FLAG_SPECIFIED_CQ_ID (0x1 << 8)
#define TSDRV_FLAG_NO_CQ_MEM (0x1 << 9)
#define TSDRV_FLAG_RSV_SQ_ID (0x1 << 10)
#define TSDRV_FLAG_RSV_CQ_ID (0x1 << 11)
#define TSDRV_FLAG_AGENT_ID  (0x1 << 12)
#define TSDRV_FLAG_RANGE_ID  (0x1 << 13) /* specified range flag for alloc sqcq */
#define TSDRV_FLAG_TASK_SINK_SQ (0x1U << 14) /* only support async cpy task sink */
#define TSDRV_FLAG_RTS_RSV_SQCQ_ID (0x1 << 15)
#define TSDRV_FLAG_NO_SQ_MEM (0x1 << 16)

#define TSDRV_FLAG_SPECIFIED_SQ_MEM (0x1U << 31) /* used for internal */

#define TSDRV_RES_RESERVED_ID       (0x1 << 0)  /* res free active */
#define TSDRV_RES_SPECIFIED_ID      (0x1 << 1)  /* res allc active */
#define TSDRV_RES_REMOTE_ID         TSDRV_FLAG_REMOTE_ID  /* (0x1 << 5) */
#define TSDRV_RES_RANGE_ID          TSDRV_FLAG_RANGE_ID  /* (0x1 << 13), specified range flag for alloc id */

struct trs_ext_info_header {
    uint32_t type;
    uint32_t host_ssid;
    uint32_t hccp_pid;
    uint32_t cp_pid;
    uint32_t vfid;
    uint32_t rsv[11];
    char data[0]; // indicates data following
};

struct halSqCqOutputInfo {
    uint32_t sqId;  // return to UMAX when there is no sq
    uint32_t cqId;  // return to UMAX when there is cq
    unsigned long long queueVAddr; /* return shm sq addr */
    uint32_t flag;    // ref to TSDRV_FLAG_*
    uint32_t res[SQCQ_RESV_LENGTH - 3];
};

struct sq_switch_stream_info {
    uint32_t sq_id;
    uint32_t stream_id;
    uint32_t sq_depth;
    uint32_t rsv;
    void *stream_mem;
};

#define RESOURCE_CONFIG_INFO_LENGTH 7

#define DRV_SQ_MEM_ATTR_LOCAL_MASK  (1U << 0)

typedef enum tagDrvResourceConfigType {
    DRV_STREAM_BIND_LOGIC_CQ = 0x0,
    DRV_STREAM_UNBIND_LOGIC_CQ,
    DRV_ID_RECORD,
    DRV_STREAM_ENABLE_EVENT,
    DRV_ID_RESET,
    DRV_RES_ID_CONFIG_MAX
} drvResourceConfigType_t;

struct halResourceConfigInfo {
    drvResourceConfigType_t prop;
    uint32_t value[RESOURCE_CONFIG_INFO_LENGTH];
};

typedef enum tagDrvResQueryType {
    DRV_RES_QUERY_OFFSET,
    DRV_RES_QUERY_SQID,
    DRV_RES_QUERY_CQID,
    DRV_RES_QUERY_LOGIC_CQID,
    DRV_RES_INFO_QUERY,
    DRV_RES_NOTIFY_TYPE_TOTAL_SIZE,
    DRV_RES_NOTIFY_TYPE_NUM,
    DRV_RES_QUERY_MAX
} drvResQueryType_t;

enum shrIdAttrType {
    SHR_ID_ATTR_NO_WLIST_IN_SERVER = 0,
    SHR_ID_ATTR_TYPE_MAX,
};

#define SHRID_WLIST_ENABLE     0x0
#define SHRID_NO_WLIST_ENABLE  0x1
struct shrIdAttr {
    unsigned int enableFlag;     /* wlist enable: 0  no wlist enable: 1 */
    unsigned int rsv[8];
};

struct shrIdGetInfo {
    uint32_t phyDevid;  /* physical device id */
    uint32_t rsv[8];
};

struct halResourceDetailInfo {
    drvResQueryType_t type;
    uint32_t value0; /* type=0: offset */
    uint32_t value1;
    uint32_t reserve[2];
};

enum shr_id_type {
    SHR_ID_NOTIFY_TYPE = 0,
    SHR_ID_EVENT_TYPE = 1,
    SHR_ID_TYPE_MAX
};

/* when flag is TSDRV_FLAG_SHR_ID_SHADOW, devid is sdid */
struct drvShrIdInfo {
    uint32_t devid;    /* input:logic devid; output:phy devid, in spod is sdid */
    uint32_t tsid;     /* input and output */
    uint32_t id_type;  /* enum shr_id_type */
    uint32_t shrid;    /* shared resource id */
    uint32_t flag;     /* for remote id or shadow node */
    uint32_t rsv[2];
};

#define HAL_TSEG_INFO_RSV_LEN 16
struct halTsegInfo {
    uint32_t tseg_local_flag; /* 0 for remote tseg, 1 for local tseg */
    void *tseg_ptr; /* target segment addr */
    unsigned int rsv[HAL_TSEG_INFO_RSV_LEN];
};

struct halSqTaskArgsInfo {
    drvSqCqType_t type;
    uint32_t tsId;
    uint32_t sqId;
    uint32_t size;
    unsigned long long src; /* current process svm va addr */
    unsigned long long dst; /* cp process svm va addr */
    struct halTsegInfo *srcTsegInfo; /* src struct halTsegInfo */
    struct halTsegInfo *dstTsegInfo; /* dst struct halTsegInfo */
    uint32_t rsv[SQCQ_RESV_LENGTH - 4];
};

enum drv_async_dma_type {
    DRV_ASYNC_DMA_TYPE_NORMAL = 0U,
    DRV_ASYNC_DMA_TYPE_SQE_UPDATE,
    DRV_ASYNC_DMA_TYPE_MAX
};

struct drv_sqe_update_info {
    uint32_t sq_id;
    uint32_t sqe_pos;
};

#define ASYNC_RSV_LENGTH 8
struct halAsyncDmaInputPara {
    drvSqCqType_t type;
    uint32_t tsId;          /* default is 0 */
    uint32_t sqId;
    uint32_t dir;           /* reserved copy direction, the real dir is convert by src/dst addr */
    uint32_t len;           /* copy length */
    enum drv_async_dma_type async_dma_type;
    uint8_t *src;           /* source address */
    union {
        uint8_t *dst;       /* destination address, when async_dma_type is DRV_ASYNC_DMA_TYPE_NORMAL */
        struct drv_sqe_update_info info;   /* when async_dma_type is DRV_ASYNC_DMA_TYPE_SQE_UPDATE */
    };
    uint32_t rsv[ASYNC_RSV_LENGTH];
};

struct halAsyncDmaOutputPara {
    union {
        struct {
            uint32_t dieId;
            uint32_t functionId;
            uint32_t jettyId;
            uint32_t size;         /* wqe size */
            uint8_t *wqe;
            uint32_t pi;           /* jetty pi, pi is absolute in single task scene, relative in task sinking scene*/
            union {                /* already posted 2d size or batch cnt, only support 2d/batch yet */
                unsigned long long fixedSize;    // used for 2d async copy in ub doorbell mode
                unsigned long long fixedCnt;      // used for batch async copy in ub doorbell mode
            };     
        };
        struct DMA_ADDR dma_addr;
    };
    uint32_t rsv[ASYNC_RSV_LENGTH];
};

struct halAsyncDmaDestoryPara {
    drvSqCqType_t type;
    uint32_t tsId;
    uint32_t sqId;
    union {
        struct {
            uint32_t size;  /* copy size */
            uint8_t *wqe;
        };
        struct DMA_ADDR *dma_addr;
    };
    uint32_t rsv[ASYNC_RSV_LENGTH];
};

#define TRS_ASYNC_CPY_2D_IN_RSV_LEN 8
struct halAsyncDmaInput2DPara {
    drvSqCqType_t type;
    unsigned int tsId;              /* default is 0 */
    unsigned int sqId;
    unsigned int dir;               /* reserved copy direction, the real dir is convert by src/dst addr */
    unsigned long long *dst;        /* destination memory address */
    unsigned long long dpitch;      /* pitch of destination memory */
    unsigned long long *src;        /* source memory address */
    unsigned long long spitch;      /* pitch of source memory */
    unsigned long long width;       /* width of matrix transfer */
    unsigned long long height;      /* height of matrix transfer */
    unsigned long long fixedSize;   /* Input: already converted size */
    unsigned int rsv[TRS_ASYNC_CPY_2D_IN_RSV_LEN];
};

#define TRS_ASYNC_CPY_2D_DESTROY_RSV_LEN 8
struct halAsyncDmaDestroy2DPara {
    drvSqCqType_t type;
    unsigned int tsId;
    unsigned int sqId;
    unsigned int ci;                /* current jetty ci */
    unsigned int rsv[TRS_ASYNC_CPY_2D_DESTROY_RSV_LEN];
};

#define TRS_ASYNC_CPY_BATCH_IN_RSV_LEN 8
struct halAsyncDmaInputBatchPara {
    drvSqCqType_t type;
    unsigned int tsId;              /* default is 0 */
    unsigned int sqId;
    unsigned int dir;               /* reserved copy direction, the real dir is convert by src/dst addr */
    unsigned long long *dst;        /* destination memory address array */
    unsigned long long *src;        /* source memory address array */
    unsigned long long *len;        /* cpy size array */
    unsigned long long count;       /* cpy array elements count */
    unsigned long long fixedCnt;   /* Input: already converted array cnt */
    unsigned int rsv[TRS_ASYNC_CPY_BATCH_IN_RSV_LEN];
};

#define TRS_ASYNC_CPY_BATCH_DESTROY_RSV_LEN 8
struct halAsyncDmaDestroyBatchPara {
    drvSqCqType_t type;
    unsigned int tsId;
    unsigned int sqId;
    unsigned int ci;                /* current jetty ci */
    unsigned int rsv[TRS_ASYNC_CPY_BATCH_DESTROY_RSV_LEN];
};

struct tsdrv_ctrl_msg {
    unsigned int tsid;
    unsigned int msg_len;   /* TRS_CTRL_MSG_MAX_LEN */
    void *msg;
};

typedef enum tagTsDrvCtlCmdType {
    TSDRV_CTL_CMD_CB_GROUP_NUM_GET = 0,
    TSDRV_CTL_CMD_BIND_STL = 1,
    TSDRV_CTL_CMD_LAUNCH_STL = 2,
    TSDRV_CTL_CMD_QUERY_STL = 3,
    TSDRV_CTL_CMD_CTRL_MSG = 4,
    TSDRV_CTL_CMD_MAX
} tsDrvCtlCmdType_t;

struct stream_backup_info{
    uint32_t type;
    uint32_t id_num;
    uint32_t *id_list;
    uint32_t rsv1;
    uint32_t va_num;
    unsigned long long *va_list;
    char rsv[8];
};

/*=============================== TSDRV END ===============================*/

/*=============================== HDC START =============================*/
enum drvHdcSessionStatus {
    HDC_SESSION_STATUS_CONNECT = 1,
    HDC_SESSION_STATUS_CLOSE,
    HDC_SESSION_STATUS_UNKNOW_ERR,
    HDC_SESSION_STATUS_MAX
};
/*=============================== HDC END ===============================*/

/*=============================== DP_PROC START =============================*/
/*=============================== DP_PROC END ===============================*/

/*=============================== query feature START ===============================*/
typedef enum tagDrvFeature {
    FEATURE_TRSDRV_SQ_DEVICE_MEM_PRIORITY = 0,
    FEATURE_PROF_AICPU_CHAN = 1,
    FEATURE_SVM_GET_USER_MALLOC_ATTR = 2,
    FEATURE_MEMCPY_BATCH_ASYNC = 3,
    FEATURE_TRSDRV_SQ_SUPPORT_DYNAMIC_BIND = 4,
    FEATURE_HOST_PIN_REGISTER_SUPPORT_UVA = 5,
    FEATURE_SVM_VMM_NORMAL_GRANULARITY = 6, /* host PAGE_SIZE alloc granularity */
    FEATURE_TRSDRV_IS_SQ_SUPPORT_DYNAMIC_BIND_VERSION = 7,
    FEATURE_SVM_MEM_HOST_UVA = 8,
    FEATURE_DMS_GET_QOS_MASTER_CONFIG = 9,
    FEATURE_DMS_QUERY_CHIP_DIE_ID = 10, /* Query by physical device id */
    FEATURE_SVM_MEM_REGISTER_QUERY_AND_GET_ATTR = 11,
    FEATURE_APM_RES_MAP_REMOTE = 12,
    FEATURE_MAX
} drvFeature_t;
/*=============================== query feature END ===============================*/

/*=============================== UFS feature START ===============================*/
#define UFS_CDB_SIZE	16

struct utp_upiu_header {
    UINT32 dword_0;
    UINT32 dword_1;
    UINT32 dword_2;
};

struct ufs_io_record
{
    /* normal record fields, both normal records and abnormal records will record them */
    UINT32 index; /* the index number of IO since startup */
    UINT8 opcode; /* IO type */
    UINT8 rsvd[3]; /* reserve 3 bytes */
    UINT32 count; /* the count of this type of IOs since startup */
    UINT32 timeout_count; /* the count of this type of timeout IOs since startup */
    /* the unit of latency and time is us */
    UINT32 max_latency; /* the max latency of this type of IOs within the cycle */
    UINT32 min_latency; /* the min latency of this type of IOs within the cycle */
    UINT32 average_latency; /* the average latency of this type of IOs within the cycle */
    UINT32 actual_cycle; /* for the triggering time is when IO is completed, the record cycle is not completely fixed */
    UINT32 latency_threshold; /* the timeout threshold of abnormal IOs */

    /* the following is additional record fields.only timeout IOs will record them.In normal record, they are 0 */
    UINT32 latency;
    UINT32 data_len; /* the data volume of IO */
    struct utp_upiu_header head; /* UPIU header */
    UINT8 cdb[UFS_CDB_SIZE];
};
/*=============================== UFS feature END ===============================*/

/**
 * @ingroup driver
 * @brief module definition of drv
 */
enum devdrv_module_type {
    HAL_MODULE_TYPE_VNIC,
    HAL_MODULE_TYPE_HDC,
    HAL_MODULE_TYPE_DEVMM,
    HAL_MODULE_TYPE_DEV_MANAGER,
    HAL_MODULE_TYPE_DMP,
    HAL_MODULE_TYPE_FAULT,
    HAL_MODULE_TYPE_UPGRADE,
    HAL_MODULE_TYPE_PROCESS_MON,
    HAL_MODULE_TYPE_LOG,
    HAL_MODULE_TYPE_PROF,
    HAL_MODULE_TYPE_DVPP,
    HAL_MODULE_TYPE_PCIE,
    HAL_MODULE_TYPE_IPC,
    HAL_MODULE_TYPE_TS_DRIVER,
    HAL_MODULE_TYPE_SAFETY_ISLAND,
    HAL_MODULE_TYPE_BSP,
    HAL_MODULE_TYPE_USB,
    HAL_MODULE_TYPE_NET,
    HAL_MODULE_TYPE_EVENT_SCHEDULE,
    HAL_MODULE_TYPE_BUF_MANAGER,
    HAL_MODULE_TYPE_QUEUE_MANAGER,
    HAL_MODULE_TYPE_DP_PROC_MNG,
    HAL_MODULE_TYPE_BBOX,
    HAL_MODULE_TYPE_VMNG,
    HAL_MODULE_TYPE_COMMON,
    HAL_MODULE_TYPE_ASCEND_URMA_ADAPT,
    HAL_MODULE_TYPE_LIDAR_DP,
    HAL_MODULE_TYPE_ADSPC,
    HAL_MODULE_TYPE_APM,
    HAL_MODULE_TYPE_MAX,
};

/**
 * @ingroup driver
 * @brief L2 cache CMO operation mode
 */
typedef enum tagDrvL2buffInvalidType {
    DRV_L2BUFF_CLEAN,     /* CleanInvalidate */
    DRV_L2BUFF_CLEAN_CSP, /* CleanInvalidate and CleanSharedpersist */
    DRV_L2BUFF_CLEAN_TYPE_MAX,
} drvL2buffInvalidType;

typedef enum {
	PSM_STATUS_WORK = 0,
	PSM_STATUS_NO_WORK = 1,
    PSM_STATUS_MAX,
} PSM_STATUS;

struct hal_fault_event_resume {
    unsigned int event_id;
    unsigned short node_type;
    unsigned char node_id;
    unsigned char resv[9];  /* Confirmed with the driver, this field needs to be reserved due to alignment requirements. */
};

typedef enum {
    HANDLE_ATTR_MEM_MAP_ROUTE = 0,
    HANDLE_ATTR_TYPE_MAX
} HandleAttrType;

typedef struct {
    unsigned int mem_map_route; /* 1:hccs  0:sio */
    unsigned int rev[4];
} HandleAttr;

#endif
