#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Aug 15 16:34:26 2024
# Process ID: 20656
# Current directory: C:/Users/munad/Documents/GitHub/embedded/TrafficLight/Basys3/trafficLightProjectFiles
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21572 C:\Users\munad\Documents\GitHub\embedded\TrafficLight\Basys3\trafficLightProjectFiles\trafficLightSystem.xpr
# Log file: C:/Users/munad/Documents/GitHub/embedded/TrafficLight/Basys3/trafficLightProjectFiles/vivado.log
# Journal file: C:/Users/munad/Documents/GitHub/embedded/TrafficLight/Basys3/trafficLightProjectFiles\vivado.jou
# Running On        :MunaLaptopWindows
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i7-9750H CPU @ 2.60GHz
# CPU Frequency     :2592 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :8434 MB
# Swap memory       :8589 MB
# Total Virtual     :17024 MB
# Available Virtual :3665 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/munad/Documents/GitHub/embedded/TrafficLight/Basys3/trafficLightProjectFiles/trafficLightSystem.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/munad/Documents/GitHub/embedded/TrafficLight/Basys3/trafficLightProjectFiles/trafficLightSystem.runs/impl_1/top_BASYS3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/munad/Documents/GitHub/embedded/TrafficLight/Basys3/trafficLightProjectFiles/trafficLightSystem.runs/impl_1/top_BASYS3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {446.763} \
  CONFIG.CLKOUT1_PHASE_ERROR {313.282} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10.000} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.CLK_OUT1_PORT {clk_10MHz} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {41} \
  CONFIG.MMCM_CLKIN1_PERIOD {10.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {82} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.MMCM_DIVCLK_DIVIDE {5} \
  CONFIG.PRIMITIVE {PLL} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/munad/Documents/GitHub/embedded/TrafficLight/Basys3/trafficLightProjectFiles/trafficLightSystem.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/munad/Documents/GitHub/embedded/TrafficLight/Basys3/trafficLightProjectFiles/trafficLightSystem.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  c:/Users/munad/Documents/GitHub/embedded/TrafficLight/Basys3/trafficLightProjectFiles/trafficLightSystem.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/munad/Documents/GitHub/embedded/TrafficLight/Basys3/trafficLightProjectFiles/trafficLightSystem.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/munad/Documents/GitHub/embedded/TrafficLight/Basys3/trafficLightProjectFiles/trafficLightSystem.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/munad/Documents/GitHub/embedded/TrafficLight/Basys3/trafficLightProjectFiles/trafficLightSystem.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/munad/Documents/GitHub/embedded/TrafficLight/Basys3/trafficLightProjectFiles/trafficLightSystem.ip_user_files -ipstatic_source_dir C:/Users/munad/Documents/GitHub/embedded/TrafficLight/Basys3/trafficLightProjectFiles/trafficLightSystem.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/munad/Documents/GitHub/embedded/TrafficLight/Basys3/trafficLightProjectFiles/trafficLightSystem.cache/compile_simlib/modelsim} {questa=C:/Users/munad/Documents/GitHub/embedded/TrafficLight/Basys3/trafficLightProjectFiles/trafficLightSystem.cache/compile_simlib/questa} {riviera=C:/Users/munad/Documents/GitHub/embedded/TrafficLight/Basys3/trafficLightProjectFiles/trafficLightSystem.cache/compile_simlib/riviera} {activehdl=C:/Users/munad/Documents/GitHub/embedded/TrafficLight/Basys3/trafficLightProjectFiles/trafficLightSystem.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse C:/Users/munad/Documents/GitHub/embedded/TrafficLight/Basys3/trafficLightDesignFiles/trafficLightSystemConstants.v
update_compile_order -fileset sources_1
