ðŸ“˜ Complete Full Adder â€“ RTL to GDSII Flow Report
-------------------------------------------
### ðŸ§© 1. RTL Design

We began the flow by writing the Verilog RTL for a 1-bit Full Adder using basic logic equations. The design was kept simple and synthesizable for smooth downstream processing.
