{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 17:03:59 2012 " "Info: Processing started: Mon Dec 10 17:03:59 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_processor -c RISC_processor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_processor -c RISC_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Address_Register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Address_Register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Address_Register " "Info: Found entity 1: Address_Register" {  } { { "Address_Register.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Address_Register.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Alu_RISC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Alu_RISC.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_RISC " "Info: Found entity 1: Alu_RISC" {  } { { "Alu_RISC.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Alu_RISC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_Unit .v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Clock_Unit .v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Unit " "Info: Found entity 1: Clock_Unit" {  } { { "Clock_Unit .v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Clock_Unit .v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(54) " "Warning (10273): Verilog HDL warning at Control_Unit.v(54): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(60) " "Warning (10273): Verilog HDL warning at Control_Unit.v(60): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.v(66) " "Warning (10273): Verilog HDL warning at Control_Unit.v(66): extended using \"x\" or \"z\"" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control_Unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Control_Unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Info: Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D_flop.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file D_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_flop " "Info: Found entity 1: D_flop" {  } { { "D_flop.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/D_flop.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderBCD.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoderBCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderBCD " "Info: Found entity 1: decoderBCD" {  } { { "decoderBCD.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/decoderBCD.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 generator " "Info: Found entity 1: generator" {  } { { "generator.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/generator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_Register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Instruction_Register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Register " "Info: Found entity 1: Instruction_Register" {  } { { "Instruction_Register.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Instruction_Register.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory_Unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Memory_Unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Unit " "Info: Found entity 1: Memory_Unit" {  } { { "Memory_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Memory_Unit.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Multiplexer_3ch.v(8) " "Warning (10273): Verilog HDL warning at Multiplexer_3ch.v(8): extended using \"x\" or \"z\"" {  } { { "Multiplexer_3ch.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Multiplexer_3ch.v" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer_3ch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multiplexer_3ch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_3ch " "Info: Found entity 1: Multiplexer_3ch" {  } { { "Multiplexer_3ch.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Multiplexer_3ch.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Multiplexer_5ch_10bit.v(12) " "Warning (10273): Verilog HDL warning at Multiplexer_5ch_10bit.v(12): extended using \"x\" or \"z\"" {  } { { "Multiplexer_5ch_10bit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Multiplexer_5ch_10bit.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer_5ch_10bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multiplexer_5ch_10bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_5ch_10bit " "Info: Found entity 1: Multiplexer_5ch_10bit" {  } { { "Multiplexer_5ch_10bit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Multiplexer_5ch_10bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Multiplexer_5ch_8bit.v(12) " "Warning (10273): Verilog HDL warning at Multiplexer_5ch_8bit.v(12): extended using \"x\" or \"z\"" {  } { { "Multiplexer_5ch_8bit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Multiplexer_5ch_8bit.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexer_5ch_8bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Multiplexer_5ch_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_5ch_8bit " "Info: Found entity 1: Multiplexer_5ch_8bit" {  } { { "Multiplexer_5ch_8bit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Multiplexer_5ch_8bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processing_Unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Processing_Unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processing_Unit " "Info: Found entity 1: Processing_Unit" {  } { { "Processing_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Processing_Unit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Program_Counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Program_Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Info: Found entity 1: Program_Counter" {  } { { "Program_Counter.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Program_Counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_Unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Register_Unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_Unit " "Info: Found entity 1: Register_Unit" {  } { { "Register_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Register_Unit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISC_SPM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RISC_SPM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_SPM " "Info: Found entity 1: RISC_SPM" {  } { { "RISC_SPM.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_SPM.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISC_processor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RISC_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_processor " "Info: Found entity 1: RISC_processor" {  } { { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memmory_BlockRAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Memmory_BlockRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memmory_BlockRAM " "Info: Found entity 1: Memmory_BlockRAM" {  } { { "Memmory_BlockRAM.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Memmory_BlockRAM.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codeMem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file codeMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 codeMem " "Info: Found entity 1: codeMem" {  } { { "codeMem.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/codeMem.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_processor " "Info: Elaborating entity \"RISC_processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[12\] RISC_processor.v(9) " "Warning (10034): Output port \"LEDR\[12\]\" at RISC_processor.v(9) has no driver" {  } { { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk RISC_processor.v(36) " "Info (10041): Inferred latch for \"clk\" at RISC_processor.v(36)" {  } { { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_SPM RISC_SPM:machine " "Info: Elaborating entity \"RISC_SPM\" for hierarchy \"RISC_SPM:machine\"" {  } { { "RISC_processor.v" "machine" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processing_Unit RISC_SPM:machine\|Processing_Unit:M0_Processor " "Info: Elaborating entity \"Processing_Unit\" for hierarchy \"RISC_SPM:machine\|Processing_Unit:M0_Processor\"" {  } { { "RISC_SPM.v" "M0_Processor" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_SPM.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Unit RISC_SPM:machine\|Processing_Unit:M0_Processor\|Register_Unit:R0 " "Info: Elaborating entity \"Register_Unit\" for hierarchy \"RISC_SPM:machine\|Processing_Unit:M0_Processor\|Register_Unit:R0\"" {  } { { "Processing_Unit.v" "R0" { Text "D:/dropbox/HDL Nhan Minh/project/Processing_Unit.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flop RISC_SPM:machine\|Processing_Unit:M0_Processor\|D_flop:Reg_Z " "Info: Elaborating entity \"D_flop\" for hierarchy \"RISC_SPM:machine\|Processing_Unit:M0_Processor\|D_flop:Reg_Z\"" {  } { { "Processing_Unit.v" "Reg_Z" { Text "D:/dropbox/HDL Nhan Minh/project/Processing_Unit.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Register RISC_SPM:machine\|Processing_Unit:M0_Processor\|Address_Register:Add_R " "Info: Elaborating entity \"Address_Register\" for hierarchy \"RISC_SPM:machine\|Processing_Unit:M0_Processor\|Address_Register:Add_R\"" {  } { { "Processing_Unit.v" "Add_R" { Text "D:/dropbox/HDL Nhan Minh/project/Processing_Unit.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Register RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR " "Info: Elaborating entity \"Instruction_Register\" for hierarchy \"RISC_SPM:machine\|Processing_Unit:M0_Processor\|Instruction_Register:IR\"" {  } { { "Processing_Unit.v" "IR" { Text "D:/dropbox/HDL Nhan Minh/project/Processing_Unit.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter RISC_SPM:machine\|Processing_Unit:M0_Processor\|Program_Counter:PC " "Info: Elaborating entity \"Program_Counter\" for hierarchy \"RISC_SPM:machine\|Processing_Unit:M0_Processor\|Program_Counter:PC\"" {  } { { "Processing_Unit.v" "PC" { Text "D:/dropbox/HDL Nhan Minh/project/Processing_Unit.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Program_Counter.v(12) " "Warning (10230): Verilog HDL assignment warning at Program_Counter.v(12): truncated value with size 32 to match size of target (8)" {  } { { "Program_Counter.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Program_Counter.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_5ch_8bit RISC_SPM:machine\|Processing_Unit:M0_Processor\|Multiplexer_5ch_8bit:Mux_1a " "Info: Elaborating entity \"Multiplexer_5ch_8bit\" for hierarchy \"RISC_SPM:machine\|Processing_Unit:M0_Processor\|Multiplexer_5ch_8bit:Mux_1a\"" {  } { { "Processing_Unit.v" "Mux_1a" { Text "D:/dropbox/HDL Nhan Minh/project/Processing_Unit.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Multiplexer_5ch_8bit.v(8) " "Warning (10230): Verilog HDL assignment warning at Multiplexer_5ch_8bit.v(8): truncated value with size 32 to match size of target (8)" {  } { { "Multiplexer_5ch_8bit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Multiplexer_5ch_8bit.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_5ch_10bit RISC_SPM:machine\|Processing_Unit:M0_Processor\|Multiplexer_5ch_10bit:Mux_2 " "Info: Elaborating entity \"Multiplexer_5ch_10bit\" for hierarchy \"RISC_SPM:machine\|Processing_Unit:M0_Processor\|Multiplexer_5ch_10bit:Mux_2\"" {  } { { "Processing_Unit.v" "Mux_2" { Text "D:/dropbox/HDL Nhan Minh/project/Processing_Unit.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Multiplexer_5ch_10bit.v(8) " "Warning (10230): Verilog HDL assignment warning at Multiplexer_5ch_10bit.v(8): truncated value with size 32 to match size of target (10)" {  } { { "Multiplexer_5ch_10bit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Multiplexer_5ch_10bit.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu_RISC RISC_SPM:machine\|Processing_Unit:M0_Processor\|Alu_RISC:ALU " "Info: Elaborating entity \"Alu_RISC\" for hierarchy \"RISC_SPM:machine\|Processing_Unit:M0_Processor\|Alu_RISC:ALU\"" {  } { { "Processing_Unit.v" "ALU" { Text "D:/dropbox/HDL Nhan Minh/project/Processing_Unit.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit RISC_SPM:machine\|Control_Unit:M1_Controller " "Info: Elaborating entity \"Control_Unit\" for hierarchy \"RISC_SPM:machine\|Control_Unit:M1_Controller\"" {  } { { "RISC_SPM.v" "M1_Controller" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_SPM.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "err_flag Control_Unit.v(39) " "Warning (10036): Verilog HDL or VHDL warning at Control_Unit.v(39): object \"err_flag\" assigned a value but never read" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Control_Unit.v(50) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(50): truncated value with size 32 to match size of target (3)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Control_Unit.v(56) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(56): truncated value with size 32 to match size of target (3)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Control_Unit.v(62) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(62): truncated value with size 32 to match size of target (3)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(70) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(70): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(91) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(91): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(92) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(92): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(94) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(94): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(96) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(96): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(99) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(99): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(106) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(106): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(113) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(113): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address_decoded Control_Unit.v(119) " "Warning (10235): Verilog HDL Always Construct warning at Control_Unit.v(119): variable \"address_decoded\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(121) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(121): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(127) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(127): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(132) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(132): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Control_Unit.v(137) " "Warning (10235): Verilog HDL Always Construct warning at Control_Unit.v(137): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(139) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(139): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(140) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(140): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction Control_Unit.v(143) " "Warning (10235): Verilog HDL Always Construct warning at Control_Unit.v(143): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(144) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(144): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(146) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(146): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(149) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(149): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(153) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(153): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(155) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(155): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(170) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(170): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(177) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(177): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(185) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(185): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(191) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(191): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(197) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(197): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(202) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(202): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(209) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(209): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(213) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(213): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(214) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(214): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Control_Unit.v(215) " "Warning (10230): Verilog HDL assignment warning at Control_Unit.v(215): truncated value with size 32 to match size of target (4)" {  } { { "Control_Unit.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/Control_Unit.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeMem RISC_SPM:machine\|codeMem:code1 " "Info: Elaborating entity \"codeMem\" for hierarchy \"RISC_SPM:machine\|codeMem:code1\"" {  } { { "RISC_SPM.v" "code1" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_SPM.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RISC_SPM:machine\|codeMem:code1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RISC_SPM:machine\|codeMem:code1\|altsyncram:altsyncram_component\"" {  } { { "codeMem.v" "altsyncram_component" { Text "D:/dropbox/HDL Nhan Minh/project/codeMem.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "RISC_SPM:machine\|codeMem:code1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"RISC_SPM:machine\|codeMem:code1\|altsyncram:altsyncram_component\"" {  } { { "codeMem.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/codeMem.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RISC_SPM:machine\|codeMem:code1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"RISC_SPM:machine\|codeMem:code1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file code.mif " "Info: Parameter \"init_file\" = \"code.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Info: Parameter \"width_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "codeMem.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/codeMem.v" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aje1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_aje1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aje1 " "Info: Found entity 1: altsyncram_aje1" {  } { { "db/altsyncram_aje1.tdf" "" { Text "D:/dropbox/HDL Nhan Minh/project/db/altsyncram_aje1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aje1 RISC_SPM:machine\|codeMem:code1\|altsyncram:altsyncram_component\|altsyncram_aje1:auto_generated " "Info: Elaborating entity \"altsyncram_aje1\" for hierarchy \"RISC_SPM:machine\|codeMem:code1\|altsyncram:altsyncram_component\|altsyncram_aje1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "10 256 10 10 " "Warning: 10 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 10 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Warning: Memory Initialization File address 0 is reinitialized" {  } { { "D:/dropbox/HDL Nhan Minh/project/code.mif" "" { Text "D:/dropbox/HDL Nhan Minh/project/code.mif" 9 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 0} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Warning: Memory Initialization File address 1 is reinitialized" {  } { { "D:/dropbox/HDL Nhan Minh/project/code.mif" "" { Text "D:/dropbox/HDL Nhan Minh/project/code.mif" 10 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 0} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Warning: Memory Initialization File address 2 is reinitialized" {  } { { "D:/dropbox/HDL Nhan Minh/project/code.mif" "" { Text "D:/dropbox/HDL Nhan Minh/project/code.mif" 11 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 0} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Warning: Memory Initialization File address 3 is reinitialized" {  } { { "D:/dropbox/HDL Nhan Minh/project/code.mif" "" { Text "D:/dropbox/HDL Nhan Minh/project/code.mif" 12 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 0} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Warning: Memory Initialization File address 4 is reinitialized" {  } { { "D:/dropbox/HDL Nhan Minh/project/code.mif" "" { Text "D:/dropbox/HDL Nhan Minh/project/code.mif" 13 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 0} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Warning: Memory Initialization File address 5 is reinitialized" {  } { { "D:/dropbox/HDL Nhan Minh/project/code.mif" "" { Text "D:/dropbox/HDL Nhan Minh/project/code.mif" 14 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 0} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Warning: Memory Initialization File address 6 is reinitialized" {  } { { "D:/dropbox/HDL Nhan Minh/project/code.mif" "" { Text "D:/dropbox/HDL Nhan Minh/project/code.mif" 15 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 0} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Warning: Memory Initialization File address 7 is reinitialized" {  } { { "D:/dropbox/HDL Nhan Minh/project/code.mif" "" { Text "D:/dropbox/HDL Nhan Minh/project/code.mif" 16 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 0} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Warning: Memory Initialization File address 8 is reinitialized" {  } { { "D:/dropbox/HDL Nhan Minh/project/code.mif" "" { Text "D:/dropbox/HDL Nhan Minh/project/code.mif" 17 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 0} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Warning: Memory Initialization File address 9 is reinitialized" {  } { { "D:/dropbox/HDL Nhan Minh/project/code.mif" "" { Text "D:/dropbox/HDL Nhan Minh/project/code.mif" 18 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 0}  } { { "D:/dropbox/HDL Nhan Minh/project/code.mif" "" { Text "D:/dropbox/HDL Nhan Minh/project/code.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generator generator:gen1 " "Info: Elaborating entity \"generator\" for hierarchy \"generator:gen1\"" {  } { { "RISC_processor.v" "gen1" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderBCD decoderBCD:R0_L " "Info: Elaborating entity \"decoderBCD\" for hierarchy \"decoderBCD:R0_L\"" {  } { { "RISC_processor.v" "R0_L" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address code1 9 8 " "Warning (12020): Port \"address\" on the entity instantiation of \"code1\" is connected to a signal of width 9. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "RISC_SPM.v" "code1" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_SPM.v" 43 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 13 M1_Controller 9 8 " "Warning (12030): Port \"ordered port 13\" on the entity instantiation of \"M1_Controller\" is connected to a signal of width 9. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "RISC_SPM.v" "M1_Controller" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_SPM.v" 32 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 14 M1_Controller 9 8 " "Warning (12030): Port \"ordered port 14\" on the entity instantiation of \"M1_Controller\" is connected to a signal of width 9. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "RISC_SPM.v" "M1_Controller" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_SPM.v" 32 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 PC 10 8 " "Warning (12020): Port \"ordered port 1\" on the entity instantiation of \"PC\" is connected to a signal of width 10. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "Processing_Unit.v" "PC" { Text "D:/dropbox/HDL Nhan Minh/project/Processing_Unit.v" 39 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 Add_R 10 8 " "Warning (12020): Port \"ordered port 1\" on the entity instantiation of \"Add_R\" is connected to a signal of width 10. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "Processing_Unit.v" "Add_R" { Text "D:/dropbox/HDL Nhan Minh/project/Processing_Unit.v" 37 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 R3 10 8 " "Warning (12020): Port \"ordered port 1\" on the entity instantiation of \"R3\" is connected to a signal of width 10. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "Processing_Unit.v" "R3" { Text "D:/dropbox/HDL Nhan Minh/project/Processing_Unit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 R2 10 8 " "Warning (12020): Port \"ordered port 1\" on the entity instantiation of \"R2\" is connected to a signal of width 10. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "Processing_Unit.v" "R2" { Text "D:/dropbox/HDL Nhan Minh/project/Processing_Unit.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 R1 10 8 " "Warning (12020): Port \"ordered port 1\" on the entity instantiation of \"R1\" is connected to a signal of width 10. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "Processing_Unit.v" "R1" { Text "D:/dropbox/HDL Nhan Minh/project/Processing_Unit.v" 32 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 R0 10 8 " "Warning (12020): Port \"ordered port 1\" on the entity instantiation of \"R0\" is connected to a signal of width 10. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "Processing_Unit.v" "R0" { Text "D:/dropbox/HDL Nhan Minh/project/Processing_Unit.v" 31 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 2 M0_Processor 9 8 " "Warning (12030): Port \"ordered port 2\" on the entity instantiation of \"M0_Processor\" is connected to a signal of width 9. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "RISC_SPM.v" "M0_Processor" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_SPM.v" 27 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 M0_Processor 9 8 " "Warning (12020): Port \"ordered port 3\" on the entity instantiation of \"M0_Processor\" is connected to a signal of width 9. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "RISC_SPM.v" "M0_Processor" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_SPM.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 M0_Processor 9 8 " "Warning (12020): Port \"ordered port 4\" on the entity instantiation of \"M0_Processor\" is connected to a signal of width 9. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "RISC_SPM.v" "M0_Processor" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_SPM.v" 27 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_SPM:machine\|address_decoded\[8\] " "Warning (12110): Net \"RISC_SPM:machine\|address_decoded\[8\]\" is missing source, defaulting to GND" {  } { { "RISC_SPM.v" "address_decoded\[8\]" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_SPM.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_SPM:machine\|address\[8\] " "Warning (12110): Net \"RISC_SPM:machine\|address\[8\]\" is missing source, defaulting to GND" {  } { { "RISC_SPM.v" "address\[8\]" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_SPM.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RISC_SPM:machine\|constant_decoded\[8\] " "Warning (12110): Net \"RISC_SPM:machine\|constant_decoded\[8\]\" is missing source, defaulting to GND" {  } { { "RISC_SPM.v" "constant_decoded\[8\]" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_SPM.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 0}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/dropbox/HDL Nhan Minh/project/RISC_processor.map.smsg " "Info: Generated suppressed messages file D:/dropbox/HDL Nhan Minh/project/RISC_processor.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "RISC_processor.v" "" { Text "D:/dropbox/HDL Nhan Minh/project/RISC_processor.v" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "433 " "Info: Implemented 433 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Info: Implemented 77 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "342 " "Info: Implemented 342 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Info: Implemented 10 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 17:04:08 2012 " "Info: Processing ended: Mon Dec 10 17:04:08 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
