============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 27 2023  04:25:13 pm
  Module:                 pp_tree16x64
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (106 ps) Late External Delay Assertion at pin SUM[63]
          Group: I2O
     Startpoint: (R) P0[61]
          Clock: (R) VCLK
       Endpoint: (R) SUM[63]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     527                  
             Slack:=     106                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_2_1 
  output_delay             133             counter.sdc_line_14     

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  P0[61]          -       -      R     (arrival)      1  1.1     0     0     533    (-,-) 
  g64612__2900/S  -       A->S   F     ADDFX1         1  0.7    12    63     596    (-,-) 
  g64558__7114/S  -       CI->S  R     ADDFX1         1  1.1    13    64     661    (-,-) 
  g64290__1309/S  -       B->S   F     ADDFX1         1  0.7    12    65     726    (-,-) 
  g64145__7675/CO -       CI->CO F     ADDFX1         3  0.9    13    44     770    (-,-) 
  g64118/Y        -       A->Y   R     INVXL          1  0.5     9    11     781    (-,-) 
  g64056__3772/Y  -       B0->Y  F     OAI211X1       1  0.4    27    28     808    (-,-) 
  g64038__6083/Y  -       A1->Y  R     AOI22X1        1  0.6    24    28     836    (-,-) 
  g63981__5703/Y  -       B->Y   F     XNOR2X1        1  0.5     8    33     868    (-,-) 
  g63972__2900/Y  -       B->Y   R     XNOR2X1        1  0.6     8    35     904    (-,-) 
  g63957__6877/Y  -       B->Y   F     XNOR2X1        1  0.5     8    31     934    (-,-) 
  g63911__3772/Y  -       B->Y   R     XNOR2X1        1  0.6     8    35     969    (-,-) 
  g63908__4296/Y  -       B->Y   F     XNOR2X1        1  0.7     9    31    1000    (-,-) 
  g63846__8780/S  -       CI->S  R     ADDFX1         1  0.0     6    60    1060    (-,-) 
  SUM[63]         -       -      R     (port)         -    -     -     0    1060    (-,-) 
#-----------------------------------------------------------------------------------------

