<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3631" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3631{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3631{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3631{left:580px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3631{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#t5_3631{left:70px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t6_3631{left:70px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-1.06px;}
#t7_3631{left:70px;bottom:1037px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#t8_3631{left:70px;bottom:987px;letter-spacing:-0.1px;}
#t9_3631{left:156px;bottom:987px;letter-spacing:-0.1px;}
#ta_3631{left:70px;bottom:445px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_3631{left:70px;bottom:428px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tc_3631{left:271px;bottom:954px;letter-spacing:0.13px;word-spacing:0.02px;}
#td_3631{left:366px;bottom:954px;letter-spacing:0.12px;word-spacing:-0.01px;}
#te_3631{left:74px;bottom:934px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tf_3631{left:314px;bottom:934px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tg_3631{left:74px;bottom:911px;letter-spacing:-0.15px;word-spacing:0.01px;}
#th_3631{left:314px;bottom:911px;letter-spacing:-0.11px;}
#ti_3631{left:74px;bottom:888px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tj_3631{left:314px;bottom:888px;letter-spacing:-0.11px;}
#tk_3631{left:74px;bottom:865px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tl_3631{left:314px;bottom:865px;letter-spacing:-0.11px;}
#tm_3631{left:74px;bottom:842px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tn_3631{left:314px;bottom:842px;letter-spacing:-0.11px;}
#to_3631{left:74px;bottom:820px;letter-spacing:-0.15px;}
#tp_3631{left:314px;bottom:820px;letter-spacing:-0.11px;}
#tq_3631{left:74px;bottom:797px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tr_3631{left:314px;bottom:797px;letter-spacing:-0.11px;}
#ts_3631{left:74px;bottom:774px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tt_3631{left:313px;bottom:774px;letter-spacing:-0.11px;}
#tu_3631{left:74px;bottom:751px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tv_3631{left:313px;bottom:751px;letter-spacing:-0.12px;}
#tw_3631{left:74px;bottom:728px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tx_3631{left:314px;bottom:728px;letter-spacing:-0.13px;}
#ty_3631{left:74px;bottom:705px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tz_3631{left:314px;bottom:705px;letter-spacing:-0.12px;}
#t10_3631{left:74px;bottom:682px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t11_3631{left:314px;bottom:682px;letter-spacing:-0.11px;}
#t12_3631{left:74px;bottom:659px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t13_3631{left:314px;bottom:659px;letter-spacing:-0.11px;}
#t14_3631{left:74px;bottom:636px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t15_3631{left:313px;bottom:636px;letter-spacing:-0.11px;}
#t16_3631{left:74px;bottom:613px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t17_3631{left:314px;bottom:613px;letter-spacing:-0.12px;}
#t18_3631{left:74px;bottom:590px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t19_3631{left:314px;bottom:590px;letter-spacing:-0.12px;}
#t1a_3631{left:74px;bottom:567px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1b_3631{left:314px;bottom:567px;letter-spacing:-0.12px;}
#t1c_3631{left:74px;bottom:545px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1d_3631{left:314px;bottom:545px;letter-spacing:-0.12px;}
#t1e_3631{left:74px;bottom:522px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1f_3631{left:314px;bottom:522px;letter-spacing:-0.11px;}
#t1g_3631{left:74px;bottom:499px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1h_3631{left:314px;bottom:499px;letter-spacing:-0.11px;}
#t1i_3631{left:77px;bottom:476px;letter-spacing:-0.12px;}
#t1j_3631{left:314px;bottom:476px;letter-spacing:-0.14px;}

.s1_3631{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3631{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3631{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3631{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3631{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3631{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_3631{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3631" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3631Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3631" style="-webkit-user-select: none;"><object width="935" height="1210" data="3631/3631.svg" type="image/svg+xml" id="pdf3631" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3631" class="t s1_3631">Vol. 3B </span><span id="t2_3631" class="t s1_3631">17-49 </span>
<span id="t3_3631" class="t s2_3631">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3631" class="t s3_3631">Exactly one of the bits defined in the preceding table will be set for a Bus and Interconnect Error. The Data ECC can </span>
<span id="t5_3631" class="t s3_3631">be correctable or uncorrectable; the MC4_STATUS.UC bit distinguishes between correctable and uncorrectable </span>
<span id="t6_3631" class="t s3_3631">cases with the Other_Info field possibly providing the ECC Syndrome for correctable errors. All other errors for this </span>
<span id="t7_3631" class="t s3_3631">processor MCA Error Type are uncorrectable. </span>
<span id="t8_3631" class="t s4_3631">17.14.3.3 </span><span id="t9_3631" class="t s4_3631">Processor Model Specific Error Code Field Type C: Cache Bus Controller Error </span>
<span id="ta_3631" class="t s3_3631">All errors, except for the correctable ECC types, in this table are uncorrectable. The correctable ECC events may </span>
<span id="tb_3631" class="t s3_3631">supply the ECC syndrome in the Other_Info field of the MC4_STATUS MSR. </span>
<span id="tc_3631" class="t s5_3631">Table 17-51. </span><span id="td_3631" class="t s5_3631">Type C: Cache Bus Controller Error Codes </span>
<span id="te_3631" class="t s6_3631">MC4_STATUS[31:16] (MSCE) Value </span><span id="tf_3631" class="t s6_3631">Error Description </span>
<span id="tg_3631" class="t s7_3631">0000_0000_0000_0001 0001H </span><span id="th_3631" class="t s7_3631">Inclusion Error from Core 0. </span>
<span id="ti_3631" class="t s7_3631">0000_0000_0000_0010 0002H </span><span id="tj_3631" class="t s7_3631">Inclusion Error from Core 1. </span>
<span id="tk_3631" class="t s7_3631">0000_0000_0000_0011 0003H </span><span id="tl_3631" class="t s7_3631">Write Exclusive Error from Core 0. </span>
<span id="tm_3631" class="t s7_3631">0000_0000_0000_0100 0004H </span><span id="tn_3631" class="t s7_3631">Write Exclusive Error from Core 1. </span>
<span id="to_3631" class="t s7_3631">0000_0000_0000_0101 0005H </span><span id="tp_3631" class="t s7_3631">Inclusion Error from FSB. </span>
<span id="tq_3631" class="t s7_3631">0000_0000_0000_0110 0006H </span><span id="tr_3631" class="t s7_3631">SNP Stall Error from FSB. </span>
<span id="ts_3631" class="t s7_3631">0000_0000_0000_0111 0007H </span><span id="tt_3631" class="t s7_3631">Write Stall Error from FSB. </span>
<span id="tu_3631" class="t s7_3631">0000_0000_0000_1000 0008H </span><span id="tv_3631" class="t s7_3631">FSB Arb Timeout Error. </span>
<span id="tw_3631" class="t s7_3631">0000_0000_0000_1001 0009H </span><span id="tx_3631" class="t s7_3631">CBC OOD Queue Underflow/overflow. </span>
<span id="ty_3631" class="t s7_3631">0000_0001_0000_0000 0100H </span><span id="tz_3631" class="t s7_3631">Enhanced Intel SpeedStep Technology TM1-TM2 Error. </span>
<span id="t10_3631" class="t s7_3631">0000_0010_0000_0000 0200H </span><span id="t11_3631" class="t s7_3631">Internal Timeout Error. </span>
<span id="t12_3631" class="t s7_3631">0000_0011_0000_0000 0300H </span><span id="t13_3631" class="t s7_3631">Internal Timeout Error. </span>
<span id="t14_3631" class="t s7_3631">0000_0100_0000_0000 0400H </span><span id="t15_3631" class="t s7_3631">IntelÂ® Cache Safe Technology Queue Full Error or Disabled-ways-in-a-set overflow. </span>
<span id="t16_3631" class="t s7_3631">1100_0000_0000_0001 C001H </span><span id="t17_3631" class="t s7_3631">Correctable ECC event on outgoing FSB data. </span>
<span id="t18_3631" class="t s7_3631">1100_0000_0000_0010 C002H </span><span id="t19_3631" class="t s7_3631">Correctable ECC event on outgoing Core 0 data. </span>
<span id="t1a_3631" class="t s7_3631">1100_0000_0000_0100 C004H </span><span id="t1b_3631" class="t s7_3631">Correctable ECC event on outgoing Core 1 data. </span>
<span id="t1c_3631" class="t s7_3631">1110_0000_0000_0001 E001H </span><span id="t1d_3631" class="t s7_3631">Uncorrectable ECC error on outgoing FSB data. </span>
<span id="t1e_3631" class="t s7_3631">1110_0000_0000_0010 E002H </span><span id="t1f_3631" class="t s7_3631">Uncorrectable ECC error on outgoing Core 0 data. </span>
<span id="t1g_3631" class="t s7_3631">1110_0000_0000_0100 E004H </span><span id="t1h_3631" class="t s7_3631">Uncorrectable ECC error on outgoing Core 1 data. </span>
<span id="t1i_3631" class="t s7_3631">â All other encodings â </span><span id="t1j_3631" class="t s7_3631">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
