-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Mon Mar 14 15:48:35 2022
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_dlconstant_gpio_2_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_2_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1168)
`protect data_block
PaX99AhuBKAOj+InFh6udKjzPbTBjrxi2LVnP5VDuxHhNtRUaHdXLERmBIuRYYSDtHX6easbsX+t
/v74jkHqpYGI5JT1GpvDPX5TVOpjI09UrA3yczlcEkN22RV41Qrfo4NDOE56UeR4m6oa0FFR3hRG
aOOqIZRZXCIWJUAIyxpntLZwnf5CNCXyNhu/LPYR7K9C7Rcn0RzGMhKNIUitAnXuvF4HYdueceCR
noJIdxznKGTZwkSbwyuiTCPrBNZbff0YJbg8fdX1wU2XQ3keBy0cBDwZ9nx490ZZJhI4OTB0RjXF
o1YmB0d+3pBSnS6+1ikkDPhJDD/vg7lUUi7LP5rjYcC6jzKP+4lf+ih6qRvNoo3lz2JYY9b8AZeS
hIGX0CWSzrRD8/g9rRxI1E7wC9JGj7Fqu2SaibYLSi06M4ya1yn8qzVuCcxiYtYoAgkJZZ3cyAs4
cxJ3N5Id7O6bcUsk/nMpYPZ5zhx0/0UdkkzmACq0nLUzfJLVA5ILOzk3TwcfVX1ERGVVnkTfkFGv
YuMr7+r0Z1+sChZCfccrf635eo3Pu1LmBbvTybrQ4buzVj0oS9ohNUNFVUWAQiW+mbyN/Lo9vVR9
X7aGPLksoWwqzeHI9RSfyPRJmCplTJzOksDgk+Rdz9UWo8wLR2HjvWjEd1lHQXU03dLnh3WRdPhW
GJaORM3ngS1TMwz3cHtNc66z7goiUo5QZaJHhfTsTo0Wgq2abESUOeY4+C3MFzmTtwKINZiOp4Fp
WHQ74MBC7iMHVRymSqZ3GPufcaqAAHhRrZU5FIkGzR0SeWbZCfK4oAhgni90/RXIln++A6bftIwx
+1ldB4FYEjBJJU+4cRu0EwenZPe50Yg6zvxlUgV++1cBLVZvFus/QDpRpiEJmRPAkjbCluUDAUyG
AqygcXZQv2jp3vjyL0oUiCaJjAoKF9n3D2E/5R1Gk95vhHitP5LsPo3/7waysABExevn6XiYZ9YM
OIMa212aihwYdb7HxHKsS4djh02PvNDbdv7yo3OaemkXt6wqItsb5A1w8gxySoRNnIhp/FiGh41L
IJ579tZqsMYPrq60VgtN8eZ5gJBV7fJ5X6ZfR5VK5V7NKrughgciCcTI3W0AysT0srpbYT03URRX
O5b2yQtyJakFgIIyMuuVcFycbh1XZJA3+grHjC0e4hGyR22uFhBaYhceNSasYwROUG6RadoWcLmw
SuyG+hwPk9R3FmEzKBn22qfzDm0lB/0l8bSagJKw90psUStPDvBgL8V6BR/uX2D+bWbZwEe/VUZC
CYBNt8OjyCHgZ+O+7SyyjSfSC1EDsPFwqeIL5jkmcXQD2icRvb6Rx0pvXn1FBHnwwJP+/rW7o4Ks
m7D/PO5toIuVduL1djkNWo05W9koq/Jv/QX4V28J1mRAAL86UDtVYxxBCCj1yAtC6V7sHv5QIFLq
z2ZCzC+skvLhsDhlN1s31PAAiLCM5RT7ngv9QzOjQeeMZSfq4vi83iy52sgO+y0twQy4Zp/AIYif
nsmQz6o28+hW0OqTIq/7mdZeE8+MNTDZIzUW5Q==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_dlconstant_gpio_2_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dlconstant,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
