Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 3D85017A23F
	for <lists+qemu-devel@lfdr.de>; Thu,  5 Mar 2020 10:32:51 +0100 (CET)
Received: from localhost ([::1]:45676 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1j9ms6-00049w-6b
	for lists+qemu-devel@lfdr.de; Thu, 05 Mar 2020 04:32:50 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10]:60506)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <bmeng.cn@gmail.com>) id 1j9mqO-00032E-Ly
 for qemu-devel@nongnu.org; Thu, 05 Mar 2020 04:31:05 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <bmeng.cn@gmail.com>) id 1j9mqN-0007M4-Fq
 for qemu-devel@nongnu.org; Thu, 05 Mar 2020 04:31:04 -0500
Received: from mail-yw1-xc42.google.com ([2607:f8b0:4864:20::c42]:43548)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
 (Exim 4.71) (envelope-from <bmeng.cn@gmail.com>)
 id 1j9mqN-0007Lv-AZ; Thu, 05 Mar 2020 04:31:03 -0500
Received: by mail-yw1-xc42.google.com with SMTP id p69so4977640ywh.10;
 Thu, 05 Mar 2020 01:31:03 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=OSve5dJj4X/u8sdLZgDm46CUIzT1SZUvaWJP+kX8Sdg=;
 b=m3G0ouGHWRA02GptZk2SmfN3OcWXB9oU4BnPEKEbTzyXYpcqv9uemLC529oMk9w+QZ
 FVS9Kjkv3f4odbEhs1Q0iD7GBh7UqJG9eTsHI8BOBjFGunpseRNmFopLYdHoXOhYYV3G
 /RdJcTBM5gKh9GfPjGRUyx6oic/RdYe7QoM4sfTTvENwQI9Lg8EIZhY78wDd3m5E2ZJJ
 /sxzowe5ri9EmDQv6jWGfLFImIMTs6pXikLtLvYR6hBCZB1rlBXxp1AOIGipBUkyKjcS
 Ir5bPZ4pqZe5FyjuMjGTmJm+cdkwckUOhnPb+7g8Bv5ydDj/R7j7KHXXKpknhoMPDRgK
 LGIg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=OSve5dJj4X/u8sdLZgDm46CUIzT1SZUvaWJP+kX8Sdg=;
 b=rJkNQu57EA6py7VFUyXXglIRqSYYCOrBl/AIMhThu/I1WLqQomxb5VekQl1x0TCi67
 lDxuU/m5Bj+fddcaly4mimkAarDYc9UToWwhxcGGLt4oOO+rzisku2hCZPXt4NFbgzlU
 WeT7obz2Qq7Hb13KL5dW5iVvv7QhUkmdGJ3WqjssuebpOVSvb3/cwJGFsR7D52mtUakU
 0QDax/HAJEFcjHAvcHesCNm7ORHCes4eQ1o5ovc2KaElZABfgWmzfI9MjFG1fLwD6abl
 8xRBdMCVWDvrxDPdGUFMxiPrC9B5tKODlZIXeNaQ2UNt64VbvdWDuR4ggRTSwE1CTN9l
 AyCA==
X-Gm-Message-State: ANhLgQ0wf0gXOdfYdAE2WeNqPV2yCRmjKAhGtq8/znehm5XkmkIudclw
 dy0S3vXpJen07wvhTKg+w+6/MLpYAhxhYZ87Wv/lMg==
X-Google-Smtp-Source: ADFU+vtrBPAojZpvRAIUhp0WrY9obb+te7g2hYnIt8RD4elOq6JCveZdifR06hDfSUJSQzyM5FE35ZMJqXP7yFFkjaA=
X-Received: by 2002:a0d:fb42:: with SMTP id l63mr7269596ywf.67.1583400662667; 
 Thu, 05 Mar 2020 01:31:02 -0800 (PST)
MIME-Version: 1.0
References: <cover.1583285287.git.alistair.francis@wdc.com>
 <e91f9fccc49a42482d964f380b2ae085de5bfab2.1583285287.git.alistair.francis@wdc.com>
 <CAEUhbmWFPVOZ6Sxjd+VUENqyPxCe89QYKWP-nKSkH3Co-=FYbg@mail.gmail.com>
 <CAKmqyKNrG4Uh_WKwEfiX=HpFoFiforzjKxnY+dZmBQBdKfZceg@mail.gmail.com>
In-Reply-To: <CAKmqyKNrG4Uh_WKwEfiX=HpFoFiforzjKxnY+dZmBQBdKfZceg@mail.gmail.com>
From: Bin Meng <bmeng.cn@gmail.com>
Date: Thu, 5 Mar 2020 17:30:51 +0800
Message-ID: <CAEUhbmXTzjukKbaXqS+ivxtxbu+tcVFDCg1hcSw5roQjJhx9og@mail.gmail.com>
Subject: Re: [PATCH v1 2/3] riscv/sifive_u: Add a serial property to the
 sifive_u SoC
To: Alistair Francis <alistair23@gmail.com>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
 recognized.
X-Received-From: 2607:f8b0:4864:20::c42
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "open list:RISC-V" <qemu-riscv@nongnu.org>,
 Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <alistair.francis@wdc.com>,
 "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

Hi Alistair,

On Thu, Mar 5, 2020 at 7:13 AM Alistair Francis <alistair23@gmail.com> wrote:
>
> On Wed, Mar 4, 2020 at 6:47 AM Bin Meng <bmeng.cn@gmail.com> wrote:
> >
> > Hi Alistair,
> >
> > On Wed, Mar 4, 2020 at 9:37 AM Alistair Francis
> > <alistair.francis@wdc.com> wrote:
> > >
> > > At present the board serial number is hard-coded to 1, and passed
> > > to OTP model during initialization. Firmware (FSBL, U-Boot) uses
> > > the serial number to generate a unique MAC address for the on-chip
> > > ethernet controller. When multiple QEMU 'sifive_u' instances are
> > > created and connected to the same subnet, they all have the same
> > > MAC address hence it creates a unusable network.
> > >
> > > A new "serial" property is introduced to the sifive_u SoC to specify
> > > the board serial number. When not given, the default serial number
> > > 1 is used.
> > >
> > > Suggested-by: Bin Meng <bmeng.cn@gmail.com>
> > > Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
> > > ---
> > >  hw/riscv/sifive_u.c         | 8 +++++++-
> > >  include/hw/riscv/sifive_u.h | 2 ++
> > >  2 files changed, 9 insertions(+), 1 deletion(-)
> > >
> > > diff --git a/hw/riscv/sifive_u.c b/hw/riscv/sifive_u.c
> > > index 9a0145b5b4..e52f9d0bd4 100644
> > > --- a/hw/riscv/sifive_u.c
> > > +++ b/hw/riscv/sifive_u.c
> > > @@ -488,7 +488,7 @@ static void riscv_sifive_u_soc_init(Object *obj)
> > >                            TYPE_SIFIVE_U_PRCI);
> > >      sysbus_init_child_obj(obj, "otp", &s->otp, sizeof(s->otp),
> > >                            TYPE_SIFIVE_U_OTP);
> > > -    qdev_prop_set_uint32(DEVICE(&s->otp), "serial", OTP_SERIAL);
> > > +    qdev_prop_set_uint32(DEVICE(&s->otp), "serial", s->serial);
> > >      sysbus_init_child_obj(obj, "gem", &s->gem, sizeof(s->gem),
> > >                            TYPE_CADENCE_GEM);
> > >  }
> > > @@ -607,10 +607,16 @@ static void riscv_sifive_u_soc_realize(DeviceState *dev, Error **errp)
> > >          memmap[SIFIVE_U_GEM_MGMT].base, memmap[SIFIVE_U_GEM_MGMT].size);
> > >  }
> > >
> > > +static Property riscv_sifive_u_soc_props[] = {
> > > +    DEFINE_PROP_UINT32("serial", SiFiveUSoCState, serial, OTP_SERIAL),
> > > +    DEFINE_PROP_END_OF_LIST()
> >
> > I am not sure how adding another level of property in the SoC could
> > solve the 'make check' error.
>
> The problem is that you were adding a machine property and then you
> had the SoC reach up to the machine object to get the serial value.
> This isn't correct and is why the tests fail.
>

So looks the failure was due to a check in the test codes only? As I
did not see QEMU crashed during my normal usage.

> This patch series instead adds a property to the machine and the SoC,
> where the machine sets the SoC property.
>

Regards,
Bin

