<profile>

<section name = "Vivado HLS Report for 'counter_stream_hls'" level="0">
<item name = "Date">Fri May 27 18:14:28 2016
</item>
<item name = "Version">2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)</item>
<item name = "Project">counter_stream_hls</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">3.89</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- counter_stream_hls_label0">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 107</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 212, 336</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 65</column>
<column name="Register">-, -, 230, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="counter_stream_hls_AXILiteS_s_axi_U">counter_stream_hls_AXILiteS_s_axi, 0, 0, 68, 104</column>
<column name="counter_stream_hls_cpuControl_s_axi_U">counter_stream_hls_cpuControl_s_axi, 0, 0, 144, 232</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_113_p2">+, 0, 0, 31, 31, 1</column>
<column name="next_mul_fu_119_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp_2_fu_124_p2">+, 0, 0, 32, 32, 32</column>
<column name="ap_sig_bdd_157">and, 0, 0, 1, 1, 1</column>
<column name="tmp_fu_108_p2">icmp, 0, 0, 11, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="ap_sig_ioackin_counter_TREADY">1, 2, 1, 2</column>
<column name="i_reg_82">31, 2, 31, 62</column>
<column name="phi_mul_reg_93">32, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_reg_ioackin_counter_TREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_index_dummy_ack">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="i_cast_reg_144">31, 0, 32, 1</column>
<column name="i_reg_82">31, 0, 31, 0</column>
<column name="init_read_reg_139">32, 0, 32, 0</column>
<column name="numWord_read_reg_129">32, 0, 32, 0</column>
<column name="phi_mul_reg_93">32, 0, 32, 0</column>
<column name="resolution_read_reg_134">32, 0, 32, 0</column>
<column name="tmp_2_reg_163">32, 0, 32, 0</column>
<column name="tmp_reg_149">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, pointer</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, pointer</column>
<column name="s_axi_cpuControl_AWVALID">in, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_AWREADY">out, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_AWADDR">in, 6, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_WVALID">in, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_WREADY">out, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_WDATA">in, 32, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_WSTRB">in, 4, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_ARVALID">in, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_ARREADY">out, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_ARADDR">in, 6, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_RVALID">out, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_RREADY">in, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_RDATA">out, 32, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_RRESP">out, 2, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_BVALID">out, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_BREADY">in, 1, s_axi, cpuControl, scalar</column>
<column name="s_axi_cpuControl_BRESP">out, 2, s_axi, cpuControl, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, counter_stream_hls, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, counter_stream_hls, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, counter_stream_hls, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, counter_stream_hls, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, counter_stream_hls, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, counter_stream_hls, return value</column>
<column name="counter_TDATA">out, 32, axis, counter, pointer</column>
<column name="counter_TVALID">out, 1, axis, counter, pointer</column>
<column name="counter_TREADY">in, 1, axis, counter, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.89</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp', counter_stream_hls/src/counter_stream_hls.cpp:14">icmp, 2.52, 2.52, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
