--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_22A_M2.twx CNC2_22A_M2.ncd -o CNC2_22A_M2.twr CNC2_22A_M2.pcf -ucf
CNC2_22A_M2.ucf

Design file:              CNC2_22A_M2.ncd
Physical constraint file: CNC2_22A_M2.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 385104868 paths analyzed, 13915 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.074ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/m_Negedge_status (SLICE_X29Y76.CE), 330357 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/DDA_Partition_1/m_DDATimeBase_2 (FF)
  Destination:          CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/m_Negedge_status (FF)
  Requirement:          25.000ns
  Data Path Delay:      22.010ns (Levels of Logic = 9)
  Clock Path Skew:      -0.029ns (0.432 - 0.461)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/DDA_Partition_1/m_DDATimeBase_2 to CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/m_Negedge_status
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y43.CQ      Tcko                  0.391   CNC2_22A/DDA_Partition_1/m_DDATimeBase<3>
                                                       CNC2_22A/DDA_Partition_1/m_DDATimeBase_2
    SLICE_X29Y50.D2      net (fanout=10)       2.065   CNC2_22A/DDA_Partition_1/m_DDATimeBase<2>
    SLICE_X29Y50.D       Tilo                  0.259   CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable2
                                                       CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X29Y54.B6      net (fanout=1)        0.922   CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X29Y54.B       Tilo                  0.259   CNC2_22A/DDA_Partition_1/m_DistributorEnable
                                                       CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X30Y42.B1      net (fanout=167)      2.782   CNC2_22A/DDA_Partition_1/m_DistributorEnable
    SLICE_X30Y42.BMUX    Topbb                 0.376   CNC2_22A/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1111
                                                       CNC2_22A/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
    SLICE_X32Y40.A5      net (fanout=1)        1.305   CNC2_22A/DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<1>
    SLICE_X32Y40.COUT    Topcya                0.409   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_lutdi
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X32Y41.CIN     net (fanout=1)        0.003   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X32Y41.COUT    Tbyp                  0.076   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X32Y42.CIN     net (fanout=1)        0.003   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X32Y42.AMUX    Tcina                 0.194   CNC2_22A/DDA_Partition_1/ExtIRQCounter1/m_Clear_EXTIRQCT_Clear_AND_48_o_inv
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<8>
    SLICE_X30Y41.D2      net (fanout=40)       0.730   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<8>
    SLICE_X30Y41.D       Tilo                  0.203   CNC2_22A/DDA_Partition_1/Controller/m_DDACounter<9>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X32Y55.A1      net (fanout=71)       1.660   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X32Y55.A       Tilo                  0.205   CNC2_22A/IOENC_Partition_1/G1.Channel[3].DDACounterLatched/m_LastTrigger
                                                       CNC2_22A/DDA_Partition_1/Mmux_DDA_IRQREQ11
    SLICE_X7Y70.A5       net (fanout=8)        3.953   CNC2_22A/dda_irq
    SLICE_X7Y70.AMUX     Tilo                  0.313   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/_n0093_inv
                                                       CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/_n0100_inv1
    SLICE_X29Y76.CE      net (fanout=5)        5.586   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/_n0100_inv
    SLICE_X29Y76.CLK     Tceck                 0.316   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/m_Negedge_status
                                                       CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/m_Negedge_status
    -------------------------------------------------  ---------------------------
    Total                                     22.010ns (3.001ns logic, 19.009ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/DDA_Partition_1/m_DDATimeBase_2 (FF)
  Destination:          CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/m_Negedge_status (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.996ns (Levels of Logic = 9)
  Clock Path Skew:      -0.029ns (0.432 - 0.461)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/DDA_Partition_1/m_DDATimeBase_2 to CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/m_Negedge_status
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y43.CQ      Tcko                  0.391   CNC2_22A/DDA_Partition_1/m_DDATimeBase<3>
                                                       CNC2_22A/DDA_Partition_1/m_DDATimeBase_2
    SLICE_X29Y50.D2      net (fanout=10)       2.065   CNC2_22A/DDA_Partition_1/m_DDATimeBase<2>
    SLICE_X29Y50.D       Tilo                  0.259   CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable2
                                                       CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X29Y54.B6      net (fanout=1)        0.922   CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X29Y54.B       Tilo                  0.259   CNC2_22A/DDA_Partition_1/m_DistributorEnable
                                                       CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X30Y42.B1      net (fanout=167)      2.782   CNC2_22A/DDA_Partition_1/m_DistributorEnable
    SLICE_X30Y42.BMUX    Topbb                 0.376   CNC2_22A/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1111
                                                       CNC2_22A/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
    SLICE_X32Y40.A5      net (fanout=1)        1.305   CNC2_22A/DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<1>
    SLICE_X32Y40.COUT    Topcya                0.395   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_lut<0>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X32Y41.CIN     net (fanout=1)        0.003   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X32Y41.COUT    Tbyp                  0.076   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X32Y42.CIN     net (fanout=1)        0.003   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X32Y42.AMUX    Tcina                 0.194   CNC2_22A/DDA_Partition_1/ExtIRQCounter1/m_Clear_EXTIRQCT_Clear_AND_48_o_inv
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<8>
    SLICE_X30Y41.D2      net (fanout=40)       0.730   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<8>
    SLICE_X30Y41.D       Tilo                  0.203   CNC2_22A/DDA_Partition_1/Controller/m_DDACounter<9>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X32Y55.A1      net (fanout=71)       1.660   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X32Y55.A       Tilo                  0.205   CNC2_22A/IOENC_Partition_1/G1.Channel[3].DDACounterLatched/m_LastTrigger
                                                       CNC2_22A/DDA_Partition_1/Mmux_DDA_IRQREQ11
    SLICE_X7Y70.A5       net (fanout=8)        3.953   CNC2_22A/dda_irq
    SLICE_X7Y70.AMUX     Tilo                  0.313   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/_n0093_inv
                                                       CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/_n0100_inv1
    SLICE_X29Y76.CE      net (fanout=5)        5.586   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/_n0100_inv
    SLICE_X29Y76.CLK     Tceck                 0.316   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/m_Negedge_status
                                                       CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/m_Negedge_status
    -------------------------------------------------  ---------------------------
    Total                                     21.996ns (2.987ns logic, 19.009ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/DDA_Partition_1/m_DDATimeBase_2 (FF)
  Destination:          CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/m_Negedge_status (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.913ns (Levels of Logic = 9)
  Clock Path Skew:      -0.029ns (0.432 - 0.461)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/DDA_Partition_1/m_DDATimeBase_2 to CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/m_Negedge_status
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y43.CQ      Tcko                  0.391   CNC2_22A/DDA_Partition_1/m_DDATimeBase<3>
                                                       CNC2_22A/DDA_Partition_1/m_DDATimeBase_2
    SLICE_X29Y50.D2      net (fanout=10)       2.065   CNC2_22A/DDA_Partition_1/m_DDATimeBase<2>
    SLICE_X29Y50.D       Tilo                  0.259   CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable2
                                                       CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X29Y54.B6      net (fanout=1)        0.922   CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X29Y54.B       Tilo                  0.259   CNC2_22A/DDA_Partition_1/m_DistributorEnable
                                                       CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X30Y42.A3      net (fanout=167)      2.622   CNC2_22A/DDA_Partition_1/m_DistributorEnable
    SLICE_X30Y42.BMUX    Topab                 0.439   CNC2_22A/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
                                                       CNC2_22A/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_lut<0>
                                                       CNC2_22A/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
    SLICE_X32Y40.A5      net (fanout=1)        1.305   CNC2_22A/DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<1>
    SLICE_X32Y40.COUT    Topcya                0.409   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_lutdi
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X32Y41.CIN     net (fanout=1)        0.003   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X32Y41.COUT    Tbyp                  0.076   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X32Y42.CIN     net (fanout=1)        0.003   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X32Y42.AMUX    Tcina                 0.194   CNC2_22A/DDA_Partition_1/ExtIRQCounter1/m_Clear_EXTIRQCT_Clear_AND_48_o_inv
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<8>
    SLICE_X30Y41.D2      net (fanout=40)       0.730   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<8>
    SLICE_X30Y41.D       Tilo                  0.203   CNC2_22A/DDA_Partition_1/Controller/m_DDACounter<9>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X32Y55.A1      net (fanout=71)       1.660   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X32Y55.A       Tilo                  0.205   CNC2_22A/IOENC_Partition_1/G1.Channel[3].DDACounterLatched/m_LastTrigger
                                                       CNC2_22A/DDA_Partition_1/Mmux_DDA_IRQREQ11
    SLICE_X7Y70.A5       net (fanout=8)        3.953   CNC2_22A/dda_irq
    SLICE_X7Y70.AMUX     Tilo                  0.313   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/_n0093_inv
                                                       CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/_n0100_inv1
    SLICE_X29Y76.CE      net (fanout=5)        5.586   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/_n0100_inv
    SLICE_X29Y76.CLK     Tceck                 0.316   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/m_Negedge_status
                                                       CNC2_22A/IBit_Latch_Partition_1/G1.Channel[1].IBit_TimerLatcher/m_Negedge_status
    -------------------------------------------------  ---------------------------
    Total                                     21.913ns (3.064ns logic, 18.849ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/LocalBusBridge_1/m_BusDataOut_2 (SLICE_X32Y54.C6), 55 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.646ns (Levels of Logic = 6)
  Clock Path Skew:      1.691ns (1.284 - -0.407)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X34Y36.C5      net (fanout=19)       1.119   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X34Y36.C       Tilo                  0.204   CNC2_22A/RemoteIO_Partition_1/NBusStop/m_XmtDataIn_55
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X37Y63.C5      net (fanout=10)       2.339   AddressDecoderCS0n
    SLICE_X37Y63.CMUX    Tilo                  0.313   N1338
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_spi_dac_Select1_SW0
    SLICE_X37Y63.A5      net (fanout=1)        0.788   N115
    SLICE_X37Y63.A       Tilo                  0.259   N1338
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_spi_dac_Select1
    SLICE_X39Y42.A4      net (fanout=25)       3.014   CNC2_22A/spi_dac_Select
    SLICE_X39Y42.A       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT916
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT923_SW0
    SLICE_X32Y54.D4      net (fanout=1)        1.279   N1292
    SLICE_X32Y54.D       Tilo                  0.205   CNC2_22A/LocalBusBridge_1/m_BusDataOut<2>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT923
    SLICE_X32Y54.C6      net (fanout=1)        0.118   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT922
    SLICE_X32Y54.CLK     Tas                   0.341   CNC2_22A/LocalBusBridge_1/m_BusDataOut<2>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT924
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_2
    -------------------------------------------------  ---------------------------
    Total                                     10.646ns (1.989ns logic, 8.657ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.213ns (Levels of Logic = 6)
  Clock Path Skew:      1.691ns (1.284 - -0.407)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X34Y36.C5      net (fanout=19)       1.119   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X34Y36.C       Tilo                  0.204   CNC2_22A/RemoteIO_Partition_1/NBusStop/m_XmtDataIn_55
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X37Y63.C5      net (fanout=10)       2.339   AddressDecoderCS0n
    SLICE_X37Y63.C       Tilo                  0.259   N1338
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_wd_Select1_SW0
    SLICE_X37Y63.B4      net (fanout=1)        0.327   N109
    SLICE_X37Y63.B       Tilo                  0.259   N1338
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_wd_Select1
    SLICE_X39Y42.A5      net (fanout=22)       2.096   CNC2_22A/wd_Select
    SLICE_X39Y42.A       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT916
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT923_SW0
    SLICE_X32Y54.D4      net (fanout=1)        1.279   N1292
    SLICE_X32Y54.D       Tilo                  0.205   CNC2_22A/LocalBusBridge_1/m_BusDataOut<2>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT923
    SLICE_X32Y54.C6      net (fanout=1)        0.118   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT922
    SLICE_X32Y54.CLK     Tas                   0.341   CNC2_22A/LocalBusBridge_1/m_BusDataOut<2>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT924
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_2
    -------------------------------------------------  ---------------------------
    Total                                      9.213ns (1.935ns logic, 7.278ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.100ns (Levels of Logic = 6)
  Clock Path Skew:      1.691ns (1.284 - -0.407)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X34Y36.C5      net (fanout=19)       1.119   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X34Y36.C       Tilo                  0.204   CNC2_22A/RemoteIO_Partition_1/NBusStop/m_XmtDataIn_55
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X37Y59.A4      net (fanout=10)       2.231   AddressDecoderCS0n
    SLICE_X37Y59.A       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT166
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_rio2_Select111
    SLICE_X39Y42.C4      net (fanout=21)       1.981   CNC2_22A/LocalBusBridge_1/Mmux_m_rio2_Select11
    SLICE_X39Y42.C       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT916
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT911
    SLICE_X39Y42.A2      net (fanout=1)        0.437   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT910
    SLICE_X39Y42.A       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT916
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT923_SW0
    SLICE_X32Y54.D4      net (fanout=1)        1.279   N1292
    SLICE_X32Y54.D       Tilo                  0.205   CNC2_22A/LocalBusBridge_1/m_BusDataOut<2>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT923
    SLICE_X32Y54.C6      net (fanout=1)        0.118   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT922
    SLICE_X32Y54.CLK     Tas                   0.341   CNC2_22A/LocalBusBridge_1/m_BusDataOut<2>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT924
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_2
    -------------------------------------------------  ---------------------------
    Total                                      9.100ns (1.935ns logic, 7.165ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Negedge_Count_0 (SLICE_X24Y70.AX), 330006 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/DDA_Partition_1/m_DDATimeBase_2 (FF)
  Destination:          CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Negedge_Count_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.633ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.450 - 0.461)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/DDA_Partition_1/m_DDATimeBase_2 to CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Negedge_Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y43.CQ      Tcko                  0.391   CNC2_22A/DDA_Partition_1/m_DDATimeBase<3>
                                                       CNC2_22A/DDA_Partition_1/m_DDATimeBase_2
    SLICE_X29Y50.D2      net (fanout=10)       2.065   CNC2_22A/DDA_Partition_1/m_DDATimeBase<2>
    SLICE_X29Y50.D       Tilo                  0.259   CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable2
                                                       CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X29Y54.B6      net (fanout=1)        0.922   CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X29Y54.B       Tilo                  0.259   CNC2_22A/DDA_Partition_1/m_DistributorEnable
                                                       CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X30Y42.B1      net (fanout=167)      2.782   CNC2_22A/DDA_Partition_1/m_DistributorEnable
    SLICE_X30Y42.BMUX    Topbb                 0.376   CNC2_22A/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1111
                                                       CNC2_22A/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
    SLICE_X32Y40.A5      net (fanout=1)        1.305   CNC2_22A/DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<1>
    SLICE_X32Y40.COUT    Topcya                0.409   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_lutdi
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X32Y41.CIN     net (fanout=1)        0.003   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X32Y41.COUT    Tbyp                  0.076   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X32Y42.CIN     net (fanout=1)        0.003   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X32Y42.AMUX    Tcina                 0.194   CNC2_22A/DDA_Partition_1/ExtIRQCounter1/m_Clear_EXTIRQCT_Clear_AND_48_o_inv
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<8>
    SLICE_X27Y45.D3      net (fanout=40)       1.449   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<8>
    SLICE_X27Y45.DMUX    Tilo                  0.313   CNC2_22A/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
                                                       CNC2_22A/DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X5Y72.A2       net (fanout=51)       4.818   CNC2_22A/DDA_Partition_1/m_DDA_Sync
    SLICE_X5Y72.A        Tilo                  0.259   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Posedge_Count<3>
                                                       CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Next_Negedge_Count[15]_GND_688_o_mux_8_OUT<0>1
    SLICE_X24Y70.AX      net (fanout=1)        5.614   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Next_Negedge_Count[15]_GND_688_o_mux_8_OUT<0>
    SLICE_X24Y70.CLK     Tdick                 0.136   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Negedge_Count<3>
                                                       CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Negedge_Count_0
    -------------------------------------------------  ---------------------------
    Total                                     21.633ns (2.672ns logic, 18.961ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/DDA_Partition_1/m_DDATimeBase_2 (FF)
  Destination:          CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Negedge_Count_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.619ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.450 - 0.461)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/DDA_Partition_1/m_DDATimeBase_2 to CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Negedge_Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y43.CQ      Tcko                  0.391   CNC2_22A/DDA_Partition_1/m_DDATimeBase<3>
                                                       CNC2_22A/DDA_Partition_1/m_DDATimeBase_2
    SLICE_X29Y50.D2      net (fanout=10)       2.065   CNC2_22A/DDA_Partition_1/m_DDATimeBase<2>
    SLICE_X29Y50.D       Tilo                  0.259   CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable2
                                                       CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X29Y54.B6      net (fanout=1)        0.922   CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X29Y54.B       Tilo                  0.259   CNC2_22A/DDA_Partition_1/m_DistributorEnable
                                                       CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X30Y42.B1      net (fanout=167)      2.782   CNC2_22A/DDA_Partition_1/m_DistributorEnable
    SLICE_X30Y42.BMUX    Topbb                 0.376   CNC2_22A/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1111
                                                       CNC2_22A/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
    SLICE_X32Y40.A5      net (fanout=1)        1.305   CNC2_22A/DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<1>
    SLICE_X32Y40.COUT    Topcya                0.395   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_lut<0>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X32Y41.CIN     net (fanout=1)        0.003   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X32Y41.COUT    Tbyp                  0.076   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X32Y42.CIN     net (fanout=1)        0.003   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X32Y42.AMUX    Tcina                 0.194   CNC2_22A/DDA_Partition_1/ExtIRQCounter1/m_Clear_EXTIRQCT_Clear_AND_48_o_inv
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<8>
    SLICE_X27Y45.D3      net (fanout=40)       1.449   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<8>
    SLICE_X27Y45.DMUX    Tilo                  0.313   CNC2_22A/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
                                                       CNC2_22A/DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X5Y72.A2       net (fanout=51)       4.818   CNC2_22A/DDA_Partition_1/m_DDA_Sync
    SLICE_X5Y72.A        Tilo                  0.259   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Posedge_Count<3>
                                                       CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Next_Negedge_Count[15]_GND_688_o_mux_8_OUT<0>1
    SLICE_X24Y70.AX      net (fanout=1)        5.614   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Next_Negedge_Count[15]_GND_688_o_mux_8_OUT<0>
    SLICE_X24Y70.CLK     Tdick                 0.136   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Negedge_Count<3>
                                                       CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Negedge_Count_0
    -------------------------------------------------  ---------------------------
    Total                                     21.619ns (2.658ns logic, 18.961ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/DDA_Partition_1/m_DDATimeBase_2 (FF)
  Destination:          CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Negedge_Count_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.536ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.450 - 0.461)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/DDA_Partition_1/m_DDATimeBase_2 to CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Negedge_Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y43.CQ      Tcko                  0.391   CNC2_22A/DDA_Partition_1/m_DDATimeBase<3>
                                                       CNC2_22A/DDA_Partition_1/m_DDATimeBase_2
    SLICE_X29Y50.D2      net (fanout=10)       2.065   CNC2_22A/DDA_Partition_1/m_DDATimeBase<2>
    SLICE_X29Y50.D       Tilo                  0.259   CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable2
                                                       CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable3
    SLICE_X29Y54.B6      net (fanout=1)        0.922   CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable2
    SLICE_X29Y54.B       Tilo                  0.259   CNC2_22A/DDA_Partition_1/m_DistributorEnable
                                                       CNC2_22A/DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X30Y42.A3      net (fanout=167)      2.622   CNC2_22A/DDA_Partition_1/m_DistributorEnable
    SLICE_X30Y42.BMUX    Topab                 0.439   CNC2_22A/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
                                                       CNC2_22A/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_lut<0>
                                                       CNC2_22A/DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<3>
    SLICE_X32Y40.A5      net (fanout=1)        1.305   CNC2_22A/DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<1>
    SLICE_X32Y40.COUT    Topcya                0.409   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_lutdi
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X32Y41.CIN     net (fanout=1)        0.003   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<3>
    SLICE_X32Y41.COUT    Tbyp                  0.076   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X32Y42.CIN     net (fanout=1)        0.003   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X32Y42.AMUX    Tcina                 0.194   CNC2_22A/DDA_Partition_1/ExtIRQCounter1/m_Clear_EXTIRQCT_Clear_AND_48_o_inv
                                                       CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<8>
    SLICE_X27Y45.D3      net (fanout=40)       1.449   CNC2_22A/DDA_Partition_1/Controller/Mcompar_n0021_cy<8>
    SLICE_X27Y45.DMUX    Tilo                  0.313   CNC2_22A/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
                                                       CNC2_22A/DDA_Partition_1/Controller/m_DDA_Sync1
    SLICE_X5Y72.A2       net (fanout=51)       4.818   CNC2_22A/DDA_Partition_1/m_DDA_Sync
    SLICE_X5Y72.A        Tilo                  0.259   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Posedge_Count<3>
                                                       CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Next_Negedge_Count[15]_GND_688_o_mux_8_OUT<0>1
    SLICE_X24Y70.AX      net (fanout=1)        5.614   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Next_Negedge_Count[15]_GND_688_o_mux_8_OUT<0>
    SLICE_X24Y70.CLK     Tdick                 0.136   CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Negedge_Count<3>
                                                       CNC2_22A/IBit_Latch_Partition_1/G1.Channel[0].IBit_TimerLatcher/m_Negedge_Count_0
    -------------------------------------------------  ---------------------------
    Total                                     21.536ns (2.735ns logic, 18.801ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19 (SLICE_X26Y38.B4), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.814ns (Levels of Logic = 3)
  Clock Path Skew:      1.380ns (1.146 - -0.234)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y38.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X27Y38.B3      net (fanout=2)        0.718   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X27Y38.B       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_261_o1
    SLICE_X26Y38.A2      net (fanout=16)       0.256   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_261_o
    SLICE_X26Y38.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst1
    SLICE_X26Y38.B4      net (fanout=58)       0.197   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X26Y38.CLK     Tah         (-Th)    -0.131   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[19]_ISTOP_DataIn[3]_MUX_634_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19
    -------------------------------------------------  ---------------------------
    Total                                      1.814ns (0.643ns logic, 1.171ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.036ns (Levels of Logic = 3)
  Clock Path Skew:      1.380ns (1.146 - -0.234)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y38.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X27Y38.B3      net (fanout=2)        0.718   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X27Y38.BMUX    Tilo                  0.203   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X26Y38.A1      net (fanout=17)       0.431   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X26Y38.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst1
    SLICE_X26Y38.B4      net (fanout=58)       0.197   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X26Y38.CLK     Tah         (-Th)    -0.131   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[19]_ISTOP_DataIn[3]_MUX_634_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19
    -------------------------------------------------  ---------------------------
    Total                                      2.036ns (0.690ns logic, 1.346ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.651ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.405ns (Levels of Logic = 3)
  Clock Path Skew:      1.344ns (1.146 - -0.198)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X32Y34.D3      net (fanout=19)       0.729   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X32Y34.D       Tilo                  0.142   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X26Y38.A3      net (fanout=16)       0.850   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X26Y38.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst1
    SLICE_X26Y38.B4      net (fanout=58)       0.197   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X26Y38.CLK     Tah         (-Th)    -0.131   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<52>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[19]_ISTOP_DataIn[3]_MUX_634_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_19
    -------------------------------------------------  ---------------------------
    Total                                      2.405ns (0.629ns logic, 1.776ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_21 (SLICE_X22Y40.D4), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_5 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.886ns (Levels of Logic = 2)
  Clock Path Skew:      1.409ns (1.172 - -0.237)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_5 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.CQ      Tcko                  0.200   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<5>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_5
    SLICE_X25Y43.A2      net (fanout=1)        1.024   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<5>
    SLICE_X25Y43.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>LogicTrst1
    SLICE_X22Y40.D4      net (fanout=57)       0.375   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>
    SLICE_X22Y40.CLK     Tah         (-Th)    -0.131   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[21]_ISTOP_DataIn[5]_MUX_632_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_21
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (0.487ns logic, 1.399ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.840ns (Levels of Logic = 3)
  Clock Path Skew:      1.370ns (1.172 - -0.198)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X32Y34.D3      net (fanout=19)       0.729   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X32Y34.D       Tilo                  0.142   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X25Y43.A6      net (fanout=16)       1.107   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X25Y43.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>LogicTrst1
    SLICE_X22Y40.D4      net (fanout=57)       0.375   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>
    SLICE_X22Y40.CLK     Tah         (-Th)    -0.131   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[21]_ISTOP_DataIn[5]_MUX_632_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_21
    -------------------------------------------------  ---------------------------
    Total                                      2.840ns (0.629ns logic, 2.211ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.930ns (Levels of Logic = 3)
  Clock Path Skew:      1.406ns (1.172 - -0.234)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y38.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X27Y38.B3      net (fanout=2)        0.718   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X27Y38.BMUX    Tilo                  0.203   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X25Y43.A5      net (fanout=17)       1.147   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X25Y43.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>LogicTrst1
    SLICE_X22Y40.D4      net (fanout=57)       0.375   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>
    SLICE_X22Y40.CLK     Tah         (-Th)    -0.131   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[21]_ISTOP_DataIn[5]_MUX_632_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_21
    -------------------------------------------------  ---------------------------
    Total                                      2.930ns (0.690ns logic, 2.240ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32 (SLICE_X28Y42.D5), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.898ns (Levels of Logic = 2)
  Clock Path Skew:      1.407ns (1.145 - -0.262)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y26.AQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<1>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_0
    SLICE_X28Y42.C1      net (fanout=1)        1.351   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<0>
    SLICE_X28Y42.C       Tilo                  0.142   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X28Y42.D5      net (fanout=65)       0.086   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>
    SLICE_X28Y42.CLK     Tah         (-Th)    -0.121   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[32]_ISTOP_DataIn[0]_MUX_653_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    -------------------------------------------------  ---------------------------
    Total                                      1.898ns (0.461ns logic, 1.437ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.303ns (Levels of Logic = 3)
  Clock Path Skew:      1.343ns (1.145 - -0.198)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X32Y34.D3      net (fanout=19)       0.729   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X32Y34.D       Tilo                  0.142   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X28Y42.C5      net (fanout=16)       0.883   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X28Y42.C       Tilo                  0.142   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X28Y42.D5      net (fanout=65)       0.086   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>
    SLICE_X28Y42.CLK     Tah         (-Th)    -0.121   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[32]_ISTOP_DataIn[0]_MUX_653_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    -------------------------------------------------  ---------------------------
    Total                                      2.303ns (0.605ns logic, 1.698ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.404ns (Levels of Logic = 3)
  Clock Path Skew:      1.379ns (1.145 - -0.234)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y38.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X27Y38.B3      net (fanout=2)        0.718   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X27Y38.B       Tilo                  0.156   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_261_o1
    SLICE_X28Y42.C3      net (fanout=16)       0.981   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_261_o
    SLICE_X28Y42.C       Tilo                  0.142   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X28Y42.D5      net (fanout=65)       0.086   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>
    SLICE_X28Y42.CLK     Tah         (-Th)    -0.121   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[32]_ISTOP_DataIn[0]_MUX_653_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    -------------------------------------------------  ---------------------------
    Total                                      2.404ns (0.619ns logic, 1.785ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 642457 paths analyzed, 13179 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.940ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_2 (SLICE_X5Y37.BX), 5933 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.657ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.610 - 0.633)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y70.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X8Y34.A1       net (fanout=56)       4.495   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X8Y34.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filted_iBitData_oReady_OR_529_o11
    SLICE_X17Y39.B4      net (fanout=64)       1.537   SRIPartition_1/G1.Channel[0].SRIComPartition_1/ModbusReady
    SLICE_X17Y39.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In411
    SLICE_X17Y39.A5      net (fanout=5)        0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
    SLICE_X17Y39.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
    SLICE_X6Y40.A2       net (fanout=15)       1.217   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN1
    SLICE_X6Y40.AMUX     Tilo                  0.261   N963
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_729_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW4
    SLICE_X4Y42.A1       net (fanout=1)        0.850   N1184
    SLICE_X4Y42.A        Tilo                  0.205   N1183
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X4Y39.C4       net (fanout=4)        0.753   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X4Y39.C        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3-In2
    SLICE_X5Y37.BX       net (fanout=3)        0.764   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3-In
    SLICE_X5Y37.CLK      Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     11.657ns (1.848ns logic, 9.809ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.877ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.610 - 0.633)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y70.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X8Y34.A1       net (fanout=56)       4.495   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X8Y34.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filted_iBitData_oReady_OR_529_o11
    SLICE_X17Y39.B4      net (fanout=64)       1.537   SRIPartition_1/G1.Channel[0].SRIComPartition_1/ModbusReady
    SLICE_X17Y39.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In411
    SLICE_X17Y39.A5      net (fanout=5)        0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
    SLICE_X17Y39.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
    SLICE_X4Y42.B6       net (fanout=15)       1.174   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN1
    SLICE_X4Y42.B        Tilo                  0.205   N1183
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_729_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW3
    SLICE_X4Y42.A5       net (fanout=1)        0.169   N1183
    SLICE_X4Y42.A        Tilo                  0.205   N1183
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X4Y39.C4       net (fanout=4)        0.753   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X4Y39.C        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3-In2
    SLICE_X5Y37.BX       net (fanout=3)        0.764   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3-In
    SLICE_X5Y37.CLK      Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     10.877ns (1.792ns logic, 9.085ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.344ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (0.610 - 0.608)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X8Y34.A3       net (fanout=75)       3.126   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X8Y34.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filted_iBitData_oReady_OR_529_o11
    SLICE_X17Y39.B4      net (fanout=64)       1.537   SRIPartition_1/G1.Channel[0].SRIComPartition_1/ModbusReady
    SLICE_X17Y39.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In411
    SLICE_X17Y39.A5      net (fanout=5)        0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
    SLICE_X17Y39.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
    SLICE_X6Y40.A2       net (fanout=15)       1.217   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN1
    SLICE_X6Y40.AMUX     Tilo                  0.261   N963
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_729_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW4
    SLICE_X4Y42.A1       net (fanout=1)        0.850   N1184
    SLICE_X4Y42.A        Tilo                  0.205   N1183
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X4Y39.C4       net (fanout=4)        0.753   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X4Y39.C        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3-In2
    SLICE_X5Y37.BX       net (fanout=3)        0.764   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3-In
    SLICE_X5Y37.CLK      Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     10.344ns (1.904ns logic, 8.440ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_3 (SLICE_X5Y37.CX), 5933 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.589ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.610 - 0.633)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y70.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X8Y34.A1       net (fanout=56)       4.495   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X8Y34.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filted_iBitData_oReady_OR_529_o11
    SLICE_X17Y39.B4      net (fanout=64)       1.537   SRIPartition_1/G1.Channel[0].SRIComPartition_1/ModbusReady
    SLICE_X17Y39.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In411
    SLICE_X17Y39.A5      net (fanout=5)        0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
    SLICE_X17Y39.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
    SLICE_X6Y40.A2       net (fanout=15)       1.217   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN1
    SLICE_X6Y40.AMUX     Tilo                  0.261   N963
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_729_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW4
    SLICE_X4Y42.A1       net (fanout=1)        0.850   N1184
    SLICE_X4Y42.A        Tilo                  0.205   N1183
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X4Y39.C4       net (fanout=4)        0.753   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X4Y39.C        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3-In2
    SLICE_X5Y37.CX       net (fanout=3)        0.696   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3-In
    SLICE_X5Y37.CLK      Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     11.589ns (1.848ns logic, 9.741ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.809ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.610 - 0.633)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y70.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X8Y34.A1       net (fanout=56)       4.495   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X8Y34.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filted_iBitData_oReady_OR_529_o11
    SLICE_X17Y39.B4      net (fanout=64)       1.537   SRIPartition_1/G1.Channel[0].SRIComPartition_1/ModbusReady
    SLICE_X17Y39.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In411
    SLICE_X17Y39.A5      net (fanout=5)        0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
    SLICE_X17Y39.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
    SLICE_X4Y42.B6       net (fanout=15)       1.174   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN1
    SLICE_X4Y42.B        Tilo                  0.205   N1183
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_729_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW3
    SLICE_X4Y42.A5       net (fanout=1)        0.169   N1183
    SLICE_X4Y42.A        Tilo                  0.205   N1183
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X4Y39.C4       net (fanout=4)        0.753   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X4Y39.C        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3-In2
    SLICE_X5Y37.CX       net (fanout=3)        0.696   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3-In
    SLICE_X5Y37.CLK      Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     10.809ns (1.792ns logic, 9.017ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.276ns (Levels of Logic = 6)
  Clock Path Skew:      0.002ns (0.610 - 0.608)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X8Y34.A3       net (fanout=75)       3.126   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X8Y34.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filted_iBitData_oReady_OR_529_o11
    SLICE_X17Y39.B4      net (fanout=64)       1.537   SRIPartition_1/G1.Channel[0].SRIComPartition_1/ModbusReady
    SLICE_X17Y39.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In411
    SLICE_X17Y39.A5      net (fanout=5)        0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
    SLICE_X17Y39.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
    SLICE_X6Y40.A2       net (fanout=15)       1.217   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN1
    SLICE_X6Y40.AMUX     Tilo                  0.261   N963
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_729_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW4
    SLICE_X4Y42.A1       net (fanout=1)        0.850   N1184
    SLICE_X4Y42.A        Tilo                  0.205   N1183
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X4Y39.C4       net (fanout=4)        0.753   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X4Y39.C        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3-In2
    SLICE_X5Y37.CX       net (fanout=3)        0.696   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3-In
    SLICE_X5Y37.CLK      Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3_3
    -------------------------------------------------  ---------------------------
    Total                                     10.276ns (1.904ns logic, 8.372ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1 (SLICE_X4Y39.AX), 5906 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.566ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.605 - 0.633)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y70.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X8Y34.A1       net (fanout=56)       4.495   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X8Y34.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filted_iBitData_oReady_OR_529_o11
    SLICE_X17Y39.B4      net (fanout=64)       1.537   SRIPartition_1/G1.Channel[0].SRIComPartition_1/ModbusReady
    SLICE_X17Y39.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In411
    SLICE_X17Y39.A5      net (fanout=5)        0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
    SLICE_X17Y39.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
    SLICE_X6Y40.A2       net (fanout=15)       1.217   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN1
    SLICE_X6Y40.AMUX     Tilo                  0.261   N963
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_729_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW4
    SLICE_X4Y42.A1       net (fanout=1)        0.850   N1184
    SLICE_X4Y42.A        Tilo                  0.205   N1183
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X5Y39.B5       net (fanout=4)        0.598   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X5Y39.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1_2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In
    SLICE_X4Y39.AX       net (fanout=2)        0.701   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In
    SLICE_X4Y39.CLK      Tdick                 0.136   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.566ns (1.975ns logic, 9.591ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.786ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.605 - 0.633)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y70.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X8Y34.A1       net (fanout=56)       4.495   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X8Y34.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filted_iBitData_oReady_OR_529_o11
    SLICE_X17Y39.B4      net (fanout=64)       1.537   SRIPartition_1/G1.Channel[0].SRIComPartition_1/ModbusReady
    SLICE_X17Y39.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In411
    SLICE_X17Y39.A5      net (fanout=5)        0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
    SLICE_X17Y39.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
    SLICE_X4Y42.B6       net (fanout=15)       1.174   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN1
    SLICE_X4Y42.B        Tilo                  0.205   N1183
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_729_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW3
    SLICE_X4Y42.A5       net (fanout=1)        0.169   N1183
    SLICE_X4Y42.A        Tilo                  0.205   N1183
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X5Y39.B5       net (fanout=4)        0.598   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X5Y39.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1_2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In
    SLICE_X4Y39.AX       net (fanout=2)        0.701   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In
    SLICE_X4Y39.CLK      Tdick                 0.136   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.786ns (1.919ns logic, 8.867ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.253ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.605 - 0.608)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X8Y34.A3       net (fanout=75)       3.126   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X8Y34.A        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filted_iBitData_oReady_OR_529_o11
    SLICE_X17Y39.B4      net (fanout=64)       1.537   SRIPartition_1/G1.Channel[0].SRIComPartition_1/ModbusReady
    SLICE_X17Y39.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In411
    SLICE_X17Y39.A5      net (fanout=5)        0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
    SLICE_X17Y39.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN11
    SLICE_X6Y40.A2       net (fanout=15)       1.217   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN1
    SLICE_X6Y40.AMUX     Tilo                  0.261   N963
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_729_o_m_NextRegionTotalSize[8]_LessThan_280_o1_SW4
    SLICE_X4Y42.A1       net (fanout=1)        0.850   N1184
    SLICE_X4Y42.A        Tilo                  0.205   N1183
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_PrepareEN13
    SLICE_X5Y39.B5       net (fanout=4)        0.598   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_PrepareEN
    SLICE_X5Y39.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1_2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In
    SLICE_X4Y39.AX       net (fanout=2)        0.701   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In
    SLICE_X4Y39.CLK      Tdick                 0.136   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     10.253ns (2.031ns logic, 8.222ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (SLICE_X24Y45.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y45.CQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6
    SLICE_X24Y45.DX      net (fanout=3)        0.143   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<6>
    SLICE_X24Y45.CLK     Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.248ns logic, 0.143ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_4 (SLICE_X24Y21.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_36 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_36 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<37>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_36
    SLICE_X24Y21.B5      net (fanout=2)        0.074   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<36>
    SLICE_X24Y21.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<37>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n1237452
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_4
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.321ns logic, 0.074ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_10 (SLICE_X24Y30.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_42 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_42 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y30.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<43>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_42
    SLICE_X24Y30.B5      net (fanout=2)        0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<42>
    SLICE_X24Y30.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<43>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n123722
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_10
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.675ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X18Y16.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.825ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.675ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X18Y16.D5      net (fanout=1122)     4.526   m_startup_reset
    SLICE_X18Y16.DMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X18Y16.CLK     net (fanout=2)        0.497   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      5.675ns (0.652ns logic, 5.023ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.888ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.612ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X18Y16.D4      net (fanout=2)        0.463   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X18Y16.DMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X18Y16.CLK     net (fanout=2)        0.497   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      1.612ns (0.652ns logic, 0.960ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X18Y16.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.642ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X18Y16.D5      net (fanout=1122)     4.526   m_startup_reset
    SLICE_X18Y16.D       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X18Y16.SR      net (fanout=2)        0.307   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X18Y16.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.642ns (0.809ns logic, 4.833ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.579ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X18Y16.D4      net (fanout=2)        0.463   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X18Y16.D       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X18Y16.SR      net (fanout=2)        0.307   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X18Y16.CLK     Trck                  0.215   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.579ns (0.809ns logic, 0.770ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X18Y16.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.825ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X18Y16.D4      net (fanout=2)        0.224   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X18Y16.D       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X18Y16.SR      net (fanout=2)        0.162   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X18Y16.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.439ns logic, 0.386ns route)
                                                       (53.2% logic, 46.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.420ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X18Y16.D5      net (fanout=1122)     2.819   m_startup_reset
    SLICE_X18Y16.D       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X18Y16.SR      net (fanout=2)        0.162   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X18Y16.CLK     Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (0.439ns logic, 2.981ns route)
                                                       (12.8% logic, 87.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X18Y16.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.909ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      0.909ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X18Y16.D4      net (fanout=2)        0.224   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X18Y16.DMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X18Y16.CLK     net (fanout=2)        0.296   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.389ns logic, 0.520ns route)
                                                       (42.8% logic, 57.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X18Y16.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.504ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.504ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X18Y16.D5      net (fanout=1122)     2.819   m_startup_reset
    SLICE_X18Y16.DMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X18Y16.CLK     net (fanout=2)        0.296   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      3.504ns (0.389ns logic, 3.115ns route)
                                                       (11.1% logic, 88.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.655ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X23Y16.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.655ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X22Y16.B4      net (fanout=1122)     4.471   m_startup_reset
    SLICE_X22Y16.B       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X23Y16.SR      net (fanout=2)        0.310   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X23Y16.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.655ns (0.874ns logic, 4.781ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.975ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X22Y16.B3      net (fanout=2)        0.791   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X22Y16.B       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X23Y16.SR      net (fanout=2)        0.310   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X23Y16.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.975ns (0.874ns logic, 1.101ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X23Y16.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.875ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.625ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X22Y16.B4      net (fanout=1122)     4.471   m_startup_reset
    SLICE_X22Y16.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X23Y16.CLK     net (fanout=2)        0.502   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      5.625ns (0.652ns logic, 4.973ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.555ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.945ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X22Y16.B3      net (fanout=2)        0.791   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X22Y16.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X23Y16.CLK     net (fanout=2)        0.502   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (0.652ns logic, 1.293ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X23Y16.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.117ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X22Y16.B3      net (fanout=2)        0.443   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X22Y16.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X23Y16.SR      net (fanout=2)        0.165   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X23Y16.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.117ns (0.509ns logic, 0.608ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.454ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X22Y16.B4      net (fanout=1122)     2.780   m_startup_reset
    SLICE_X22Y16.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X23Y16.SR      net (fanout=2)        0.165   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X23Y16.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.454ns (0.509ns logic, 2.945ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X23Y16.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.133ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.133ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X22Y16.B3      net (fanout=2)        0.443   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X22Y16.BMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X23Y16.CLK     net (fanout=2)        0.301   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      1.133ns (0.389ns logic, 0.744ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X23Y16.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.470ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.470ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X22Y16.B4      net (fanout=1122)     2.780   m_startup_reset
    SLICE_X22Y16.BMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X23Y16.CLK     net (fanout=2)        0.301   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      3.470ns (0.389ns logic, 3.081ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.499ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X1Y46.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.499ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X0Y46.D2       net (fanout=1122)     2.316   m_startup_reset
    SLICE_X0Y46.D        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X1Y46.SR       net (fanout=2)        0.307   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X1Y46.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.499ns (0.876ns logic, 2.623ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X0Y46.D4       net (fanout=2)        1.272   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X0Y46.D        Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X1Y46.SR       net (fanout=2)        0.307   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X1Y46.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (0.876ns logic, 1.579ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X1Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.040ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.460ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X0Y46.D2       net (fanout=1122)     2.316   m_startup_reset
    SLICE_X0Y46.DMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X1Y46.CLK      net (fanout=2)        0.502   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      3.460ns (0.642ns logic, 2.818ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.084ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.416ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X0Y46.D4       net (fanout=2)        1.272   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X0Y46.DMUX     Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X1Y46.CLK      net (fanout=2)        0.502   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      2.416ns (0.642ns logic, 1.774ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X1Y46.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.375ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X0Y46.D4       net (fanout=2)        0.718   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X0Y46.D        Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X1Y46.SR       net (fanout=2)        0.162   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X1Y46.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.375ns (0.495ns logic, 0.880ns route)
                                                       (36.0% logic, 64.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.110ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X0Y46.D2       net (fanout=1122)     1.453   m_startup_reset
    SLICE_X0Y46.D        Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X1Y46.SR       net (fanout=2)        0.162   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X1Y46.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (0.495ns logic, 1.615ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X1Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.400ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.400ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X0Y46.D4       net (fanout=2)        0.718   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X0Y46.DMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X1Y46.CLK      net (fanout=2)        0.301   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      1.400ns (0.381ns logic, 1.019ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X1Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.135ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.135ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X0Y46.D2       net (fanout=1122)     1.453   m_startup_reset
    SLICE_X0Y46.DMUX     Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X1Y46.CLK      net (fanout=2)        0.301   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      2.135ns (0.381ns logic, 1.754ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.740ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X0Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.760ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.740ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X3Y46.B5       net (fanout=1122)     2.043   m_startup_reset
    SLICE_X3Y46.BMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X0Y46.CLK      net (fanout=2)        0.993   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (0.704ns logic, 3.036ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.350ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.150ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X3Y46.B1       net (fanout=2)        1.453   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X3Y46.BMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X0Y46.CLK      net (fanout=2)        0.993   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (0.704ns logic, 2.446ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X0Y46.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.234ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.391   m_startup_reset
                                                       m_startup_reset
    SLICE_X3Y46.B5       net (fanout=1122)     2.043   m_startup_reset
    SLICE_X3Y46.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X0Y46.SR       net (fanout=2)        0.311   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X0Y46.CLK      Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.234ns (0.880ns logic, 2.354ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.644ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X3Y46.B1       net (fanout=2)        1.453   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X3Y46.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X0Y46.SR       net (fanout=2)        0.311   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X0Y46.CLK      Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.644ns (0.880ns logic, 1.764ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X0Y46.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.454ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X3Y46.B1       net (fanout=2)        0.869   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X3Y46.B        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X0Y46.SR       net (fanout=2)        0.124   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X0Y46.CLK      Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.454ns (0.461ns logic, 0.993ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.876ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.876ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X3Y46.B5       net (fanout=1122)     1.291   m_startup_reset
    SLICE_X3Y46.B        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X0Y46.SR       net (fanout=2)        0.124   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X0Y46.CLK      Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (0.461ns logic, 1.415ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X0Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.806ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.806ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y60.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X3Y46.B1       net (fanout=2)        0.869   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X3Y46.BMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X0Y46.CLK      net (fanout=2)        0.536   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      1.806ns (0.401ns logic, 1.405ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X0Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.228ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.228ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y55.AQ      Tcko                  0.198   m_startup_reset
                                                       m_startup_reset
    SLICE_X3Y46.B5       net (fanout=1122)     1.291   m_startup_reset
    SLICE_X3Y46.BMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X0Y46.CLK      net (fanout=2)        0.536   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      2.228ns (0.401ns logic, 1.827ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 15 paths analyzed, 15 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.937ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (SLICE_X25Y48.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.063ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SRI_RX<1> (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.421ns (Levels of Logic = 1)
  Clock Path Delay:     0.884ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SRI_RX<1> to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 1.310   SRI_RX<1>
                                                       SRI_RX<1>
                                                       SRI_RX_1_IBUF
                                                       ProtoComp573.IMUX.2
    SLICE_X25Y48.AX      net (fanout=1)        4.048   SRI_RX_1_IBUF
    SLICE_X25Y48.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      5.421ns (1.373ns logic, 4.048ns route)
                                                       (25.3% logic, 74.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp573.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X25Y48.CLK     net (fanout=746)      0.808   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (-2.870ns logic, 3.754ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (SLICE_X22Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.616ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SRI_RX<0> (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.880ns (Levels of Logic = 1)
  Clock Path Delay:     0.896ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SRI_RX<0> to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C16.I                Tiopi                 1.310   SRI_RX<0>
                                                       SRI_RX<0>
                                                       SRI_RX_0_IBUF
                                                       ProtoComp573.IMUX.1
    SLICE_X22Y62.AX      net (fanout=1)        3.484   SRI_RX_0_IBUF
    SLICE_X22Y62.CLK     Tdick                 0.086   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      4.880ns (1.396ns logic, 3.484ns route)
                                                       (28.6% logic, 71.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp573.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X22Y62.CLK     net (fanout=746)      0.820   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (-2.870ns logic, 3.766ns route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientRDn (SLICE_X44Y38.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.334ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_rd_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.169ns (Levels of Logic = 1)
  Clock Path Delay:     0.903ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: lb_rd_n to LocalBusBridgeAleDec_inst/m_ClientRDn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M15.I                Tiopi                 1.310   lb_rd_n
                                                       lb_rd_n
                                                       lb_rd_n_IBUF
                                                       ProtoComp573.IMUX.13
    SLICE_X44Y38.AX      net (fanout=3)        2.723   oJL098_RDn_OBUF
    SLICE_X44Y38.CLK     Tdick                 0.136   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    -------------------------------------------------  ---------------------------
    Total                                      4.169ns (1.446ns logic, 2.723ns route)
                                                       (34.7% logic, 65.3% route)

  Minimum Clock Path at Slow Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientRDn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp573.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X44Y38.CLK     net (fanout=746)      0.827   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.903ns (-2.870ns logic, 3.773ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/RemoteIO_Partition_1/NoiseFilter/BCell[0].Filter/m_Q_0 (SLICE_X39Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rio_RcvDataIn<0> (PAD)
  Destination:          CNC2_22A/RemoteIO_Partition_1/NoiseFilter/BCell[0].Filter/m_Q_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.584ns (Levels of Logic = 1)
  Clock Path Delay:     3.320ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rio_RcvDataIn<0> to CNC2_22A/RemoteIO_Partition_1/NoiseFilter/BCell[0].Filter/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R9.I                 Tiopi                 1.126   rio_RcvDataIn<0>
                                                       rio_RcvDataIn<0>
                                                       rio_RcvDataIn_0_IBUF
                                                       ProtoComp573.IMUX.3
    SLICE_X39Y15.AX      net (fanout=1)        2.410   rio_RcvDataIn_0_IBUF
    SLICE_X39Y15.CLK     Tckdi       (-Th)    -0.048   CNC2_22A/RemoteIO_Partition_1/NoiseFilter/BCell[0].Filter/m_Q<3>
                                                       CNC2_22A/RemoteIO_Partition_1/NoiseFilter/BCell[0].Filter/m_Q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (1.174ns logic, 2.410ns route)
                                                       (32.8% logic, 67.2% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/RemoteIO_Partition_1/NoiseFilter/BCell[0].Filter/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp573.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X39Y15.CLK     net (fanout=726)      1.090   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (1.519ns logic, 1.801ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0 (SLICE_X16Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_b<0> (PAD)
  Destination:          CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.669ns (Levels of Logic = 1)
  Clock Path Delay:     3.398ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_b<0> to CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.126   svo_enc_b<0>
                                                       svo_enc_b<0>
                                                       svo_enc_b_0_IBUF
                                                       ProtoComp573.IMUX.9
    SLICE_X16Y5.AX       net (fanout=1)        2.436   svo_enc_b_0_IBUF
    SLICE_X16Y5.CLK      Tckdi       (-Th)    -0.107   CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack<3>
                                                       CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.669ns (1.233ns logic, 2.436ns route)
                                                       (33.6% logic, 66.4% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp573.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X16Y5.CLK      net (fanout=726)      1.168   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (1.519ns logic, 1.879ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0 (SLICE_X16Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_a<0> (PAD)
  Destination:          CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.878ns (Levels of Logic = 1)
  Clock Path Delay:     3.395ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_a<0> to CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.126   svo_enc_a<0>
                                                       svo_enc_a<0>
                                                       svo_enc_a_0_IBUF
                                                       ProtoComp573.IMUX.7
    SLICE_X16Y9.AX       net (fanout=1)        2.645   svo_enc_a_0_IBUF
    SLICE_X16Y9.CLK      Tckdi       (-Th)    -0.107   CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack<3>
                                                       CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (1.233ns logic, 2.645ns route)
                                                       (31.8% logic, 68.2% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp573.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X16Y9.CLK      net (fanout=726)      1.165   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (1.519ns logic, 1.876ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 56 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  14.239ns.
--------------------------------------------------------------------------------

Paths for end point svo_on (G1.PAD), 18 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.761ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.914ns (Levels of Logic = 4)
  Clock Path Delay:     3.300ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp573.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y61.CLK     net (fanout=726)      1.070   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.300ns (1.519ns logic, 1.781ns route)
                                                       (46.0% logic, 54.0% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y61.AQ      Tcko                  0.447   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X35Y61.D4      net (fanout=2)        0.841   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X35Y61.D       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
    SLICE_X34Y60.C3      net (fanout=1)        0.467   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>
    SLICE_X34Y60.C       Tilo                  0.204   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>3
    SLICE_X27Y66.B5      net (fanout=119)      1.385   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o
    SLICE_X27Y66.BMUX    Tilo                  0.313   CNC2_22A/oDACValue<0>
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        4.617   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     10.914ns (3.604ns logic, 7.310ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.972ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.703ns (Levels of Logic = 4)
  Clock Path Delay:     3.300ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp573.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y61.CLK     net (fanout=726)      1.070   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.300ns (1.519ns logic, 1.781ns route)
                                                       (46.0% logic, 54.0% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y61.DQ      Tcko                  0.447   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    SLICE_X35Y61.D1      net (fanout=2)        0.630   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
    SLICE_X35Y61.D       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
    SLICE_X34Y60.C3      net (fanout=1)        0.467   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>
    SLICE_X34Y60.C       Tilo                  0.204   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>3
    SLICE_X27Y66.B5      net (fanout=119)      1.385   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o
    SLICE_X27Y66.BMUX    Tilo                  0.313   CNC2_22A/oDACValue<0>
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        4.617   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     10.703ns (3.604ns logic, 7.099ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.118ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.555ns (Levels of Logic = 4)
  Clock Path Delay:     3.302ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp573.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y62.CLK     net (fanout=726)      1.072   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (1.519ns logic, 1.783ns route)
                                                       (46.0% logic, 54.0% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y62.AQ      Tcko                  0.447   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    SLICE_X35Y61.D3      net (fanout=2)        0.482   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<4>
    SLICE_X35Y61.D       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
    SLICE_X34Y60.C3      net (fanout=1)        0.467   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>
    SLICE_X34Y60.C       Tilo                  0.204   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>3
    SLICE_X27Y66.B5      net (fanout=119)      1.385   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o
    SLICE_X27Y66.BMUX    Tilo                  0.313   CNC2_22A/oDACValue<0>
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        4.617   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     10.555ns (3.604ns logic, 6.951ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<1> (B14.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.270ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.452ns (Levels of Logic = 2)
  Clock Path Delay:     0.878ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp573.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.989   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.207   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X19Y11.CLK     net (fanout=746)      1.121   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.878ns (-3.577ns logic, 4.455ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y11.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X18Y42.A4      net (fanout=74)       3.556   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X18Y42.A       Tilo                  0.203   SRI_RTS_1_OBUF
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        4.921   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 2.381   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                     11.452ns (2.975ns logic, 8.477ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.493ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.212ns (Levels of Logic = 2)
  Clock Path Delay:     0.895ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp573.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.989   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.207   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X49Y21.CLK     net (fanout=746)      1.138   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.895ns (-3.577ns logic, 4.472ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y21.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X18Y42.A3      net (fanout=56)       3.316   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X18Y42.A       Tilo                  0.203   SRI_RTS_1_OBUF
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        4.921   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 2.381   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                     11.212ns (2.975ns logic, 8.237ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (B16.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.359ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.241ns (Levels of Logic = 2)
  Clock Path Delay:     1.000ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp573.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.989   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.207   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X3Y70.CLK      net (fanout=746)      1.243   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.000ns (-3.577ns logic, 4.577ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y70.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X23Y60.D5      net (fanout=56)       4.637   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X23Y60.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B16.O                net (fanout=1)        3.573   SRI_RTS_0_OBUF
    B16.PAD              Tioop                 2.381   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                     11.241ns (3.031ns logic, 8.210ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.584ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.041ns (Levels of Logic = 2)
  Clock Path Delay:     0.975ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp573.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.989   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.207   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X6Y56.CLK      net (fanout=746)      1.218   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (-3.577ns logic, 4.552ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y56.CQ       Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X23Y60.D1      net (fanout=75)       3.381   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X23Y60.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B16.O                net (fanout=1)        3.573   SRI_RTS_0_OBUF
    B16.PAD              Tioop                 2.381   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                     10.041ns (3.087ns logic, 6.954ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (C15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.750ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.630ns (Levels of Logic = 1)
  Clock Path Delay:     0.520ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp573.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X23Y60.CLK     net (fanout=746)      0.531   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (-1.976ns logic, 2.496ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y60.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.O                net (fanout=1)        2.036   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.PAD              Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.630ns (1.594ns logic, 2.036ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point rio_XmtDataOut<0> (T9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.674ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_22A/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut (FF)
  Destination:          rio_XmtDataOut<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.164ns (Levels of Logic = 1)
  Clock Path Delay:     1.535ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_22A/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp573.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.211   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y13.CLK     net (fanout=726)      0.502   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.535ns (0.822ns logic, 0.713ns route)
                                                       (53.6% logic, 46.4% route)

  Minimum Data Path at Fast Process Corner: CNC2_22A/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut to rio_XmtDataOut<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y13.AQ      Tcko                  0.234   CNC2_22A/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
                                                       CNC2_22A/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
    T9.O                 net (fanout=2)        1.534   CNC2_22A/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
    T9.PAD               Tioop                 1.396   rio_XmtDataOut<0>
                                                       rio_XmtDataOut_0_OBUF
                                                       rio_XmtDataOut<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.164ns (1.630ns logic, 1.534ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point spi_mosi (A5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.087ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPI_Shift_Block1/m_MOSI (FF)
  Destination:          spi_mosi (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.594ns (Levels of Logic = 1)
  Clock Path Delay:     1.518ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPI_Shift_Block1/m_MOSI
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp573.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.211   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X32Y73.CLK     net (fanout=726)      0.485   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.518ns (0.822ns logic, 0.696ns route)
                                                       (54.2% logic, 45.8% route)

  Minimum Data Path at Fast Process Corner: CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPI_Shift_Block1/m_MOSI to spi_mosi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y73.BQ      Tcko                  0.200   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPI_Shift_Block1/m_MOSI
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPI_Shift_Block1/m_MOSI
    A5.O                 net (fanout=1)        1.998   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPI_Shift_Block1/m_MOSI
    A5.PAD               Tioop                 1.396   spi_mosi
                                                       spi_mosi_OBUF
                                                       spi_mosi
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (1.596ns logic, 1.998ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     22.074ns|     23.880ns|            0|            0|    385104868|       642473|
| TS_CLK_80MHz                  |     12.500ns|     11.940ns|      5.675ns|            0|            0|       642457|           16|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.675ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.655ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      3.499ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      3.740ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>       |    4.384(R)|      SLOW  |   -1.567(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    4.937(R)|      SLOW  |   -1.912(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iExtIRQInput    |    2.088(R)|      SLOW  |   -0.654(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    3.309(R)|      SLOW  |   -0.816(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    3.666(R)|      SLOW  |   -1.019(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    3.373(R)|      SLOW  |   -0.922(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
rio_RcvDataIn<0>|    1.500(R)|      SLOW  |   -0.239(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
rio_RcvDataIn<1>|    2.527(R)|      SLOW  |   -1.050(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<0>    |    2.548(R)|      SLOW  |   -0.901(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<0>    |    1.737(R)|      SLOW  |   -0.458(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<1>    |    1.795(R)|      SLOW  |   -0.484(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<0>    |    1.514(R)|      SLOW  |   -0.246(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<1>    |    1.745(R)|      SLOW  |   -0.485(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<0>|    1.863(R)|      SLOW  |   -0.595(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<1>|    2.154(R)|      SLOW  |   -0.799(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>       |        12.641(R)|      SLOW  |         6.392(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>       |        12.730(R)|      SLOW  |         7.141(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>        |         7.105(R)|      SLOW  |         3.750(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>        |        10.206(R)|      SLOW  |         5.674(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int           |        10.327(R)|      SLOW  |         5.857(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1            |        11.258(R)|      SLOW  |         5.789(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<0>|         8.514(R)|      SLOW  |         4.674(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<1>|         9.556(R)|      SLOW  |         5.379(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_clk          |        11.886(R)|      SLOW  |         6.801(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_cs_n         |        12.557(R)|      SLOW  |         7.209(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_mosi         |         9.296(R)|      SLOW  |         5.087(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>       |         9.854(R)|      SLOW  |         5.588(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>        |         9.722(R)|      SLOW  |         5.429(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on           |        14.239(R)|      SLOW  |         7.394(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   22.074|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 4.698; Ideal Clock Offset To Actual Clock -9.912; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    4.384(R)|      SLOW  |   -1.567(R)|      FAST  |   20.616|    1.567|        9.525|
SRI_RX<1>         |    4.937(R)|      SLOW  |   -1.912(R)|      FAST  |   20.063|    1.912|        9.076|
iExtIRQInput      |    2.088(R)|      SLOW  |   -0.654(R)|      FAST  |   22.912|    0.654|       11.129|
lb_cs_n           |    3.309(R)|      SLOW  |   -0.816(R)|      FAST  |   21.691|    0.816|       10.438|
lb_rd_n           |    3.666(R)|      SLOW  |   -1.019(R)|      FAST  |   21.334|    1.019|       10.158|
lb_wr_n           |    3.373(R)|      SLOW  |   -0.922(R)|      FAST  |   21.627|    0.922|       10.352|
rio_RcvDataIn<0>  |    1.500(R)|      SLOW  |   -0.239(R)|      SLOW  |   23.500|    0.239|       11.631|
rio_RcvDataIn<1>  |    2.527(R)|      SLOW  |   -1.050(R)|      FAST  |   22.473|    1.050|       10.711|
svo_alarm<0>      |    2.548(R)|      SLOW  |   -0.901(R)|      FAST  |   22.452|    0.901|       10.776|
svo_enc_a<0>      |    1.737(R)|      SLOW  |   -0.458(R)|      SLOW  |   23.263|    0.458|       11.403|
svo_enc_a<1>      |    1.795(R)|      SLOW  |   -0.484(R)|      FAST  |   23.205|    0.484|       11.360|
svo_enc_b<0>      |    1.514(R)|      SLOW  |   -0.246(R)|      SLOW  |   23.486|    0.246|       11.620|
svo_enc_b<1>      |    1.745(R)|      SLOW  |   -0.485(R)|      SLOW  |   23.255|    0.485|       11.385|
svo_enc_index<0>  |    1.863(R)|      SLOW  |   -0.595(R)|      SLOW  |   23.137|    0.595|       11.271|
svo_enc_index<1>  |    2.154(R)|      SLOW  |   -0.799(R)|      FAST  |   22.846|    0.799|       11.024|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       4.937|         -  |      -0.239|         -  |   20.063|    0.239|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 7.134 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       12.641|      SLOW  |        6.392|      FAST  |         5.536|
SRI_RTS<1>                                     |       12.730|      SLOW  |        7.141|      FAST  |         5.625|
SRI_TX<0>                                      |        7.105|      SLOW  |        3.750|      FAST  |         0.000|
SRI_TX<1>                                      |       10.206|      SLOW  |        5.674|      FAST  |         3.101|
lb_int                                         |       10.327|      SLOW  |        5.857|      FAST  |         3.222|
led_1                                          |       11.258|      SLOW  |        5.789|      FAST  |         4.153|
rio_XmtDataOut<0>                              |        8.514|      SLOW  |        4.674|      FAST  |         1.409|
rio_XmtDataOut<1>                              |        9.556|      SLOW  |        5.379|      FAST  |         2.451|
spi_clk                                        |       11.886|      SLOW  |        6.801|      FAST  |         4.781|
spi_cs_n                                       |       12.557|      SLOW  |        7.209|      FAST  |         5.452|
spi_mosi                                       |        9.296|      SLOW  |        5.087|      FAST  |         2.191|
svo_ccw<0>                                     |        9.854|      SLOW  |        5.588|      FAST  |         2.749|
svo_cw<0>                                      |        9.722|      SLOW  |        5.429|      FAST  |         2.617|
svo_on                                         |       14.239|      SLOW  |        7.394|      FAST  |         7.134|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 385747412 paths, 0 nets, and 37932 connections

Design statistics:
   Minimum period:  22.074ns{1}   (Maximum frequency:  45.302MHz)
   Maximum path delay from/to any node:   5.675ns
   Minimum input required time before clock:   4.937ns
   Minimum output required time after clock:  14.239ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 17 12:55:32 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 275 MB



