block/RCC:
    description: Reset and clock control.
    items:
        - name: CR
          description: RCC control register.
          byte_offset: 0
          fieldset: CR
        - name: SR
          description: RCC status register.
          byte_offset: 4
          fieldset: SR
        - name: STOPCR
          description: RCC Stop mode control register.
          byte_offset: 8
          fieldset: STOPCR
        - name: CFGR
          description: RCC configuration register 1.
          byte_offset: 32
          fieldset: CFGR
        - name: CFGR2
          description: RCC configuration register 2.
          byte_offset: 36
          fieldset: CFGR2
        - name: CKPROTR
          description: RCC clock protection register.
          byte_offset: 40
          fieldset: CKPROTR
        - name: BDCR
          description: RCC backup domain protection register.
          byte_offset: 44
          fieldset: BDCR
        - name: HWRSR
          description: RCC reset status register for hardware.
          byte_offset: 48
          fieldset: HWRSR
        - name: RSR
          description: RCC reset register.
          byte_offset: 52
          fieldset: RSR
        - name: LSECFGR
          description: RCC LSE configuration register.
          byte_offset: 64
          fieldset: LSECFGR
        - name: MSICFGR
          description: RCC MSI configuration register.
          byte_offset: 68
          fieldset: MSICFGR
        - name: HSICFGR
          description: RCC HSI configuration register.
          byte_offset: 72
          fieldset: HSICFGR
        - name: HSIMCR
          description: RCC HSI monitor control register.
          byte_offset: 76
          fieldset: HSIMCR
        - name: HSIMSR
          description: RCC HSI monitor status register.
          byte_offset: 80
          fieldset: HSIMSR
        - name: HSECFGR
          description: RCC HSE configuration register.
          byte_offset: 84
          fieldset: HSECFGR
        - name: PLLCFGR1
          description: RCC PLL1 configuration register 1.
          array:
              len: 4
              stride: 16
          byte_offset: 128
          fieldset: PLLCFGR1
        - name: PLLCFGR2
          description: RCC PLL1 configuration register 2.
          array:
              len: 4
              stride: 16
          byte_offset: 132
          fieldset: PLLCFGR2
        - name: PLLCFGR3
          description: RCC PLL1 configuration register 3.
          array:
              len: 4
              stride: 16
          byte_offset: 136
          fieldset: PLLCFGR3
        - name: ICCFGR
          description: RCC ICx configuration register.
          array:
              len: 20
              stride: 4
          byte_offset: 196
          fieldset: ICCFGR
        - name: CIER
          description: RCC clock-source interrupt enable register.
          byte_offset: 292
          fieldset: CIER
        - name: CIFR
          description: RCC clock-source interrupt flag register.
          byte_offset: 296
          fieldset: CIFR
        - name: CICR
          description: RCC clock-source interrupt Clear register.
          byte_offset: 300
          fieldset: CICR
        - name: CCIPR1
          description: RCC clock configuration for independent peripheral register1.
          byte_offset: 324
          fieldset: CCIPR1
        - name: CCIPR2
          description: RCC clock configuration for independent peripheral register 2.
          byte_offset: 328
          fieldset: CCIPR2
        - name: CCIPR3
          description: RCC clock configuration for independent peripheral register3.
          byte_offset: 332
          fieldset: CCIPR3
        - name: CCIPR4
          description: RCC clock configuration for independent peripheral register4.
          byte_offset: 336
          fieldset: CCIPR4
        - name: CCIPR5
          description: RCC lock configuration for independent peripheral register5.
          byte_offset: 340
          fieldset: CCIPR5
        - name: CCIPR6
          description: RCC clock configuration for independent peripheral register6.
          byte_offset: 344
          fieldset: CCIPR6
        - name: CCIPR7
          description: RCC clock configuration for independent peripheral register7.
          byte_offset: 348
          fieldset: CCIPR7
        - name: CCIPR8
          description: RCC clock configuration for independent peripheral register8.
          byte_offset: 352
          fieldset: CCIPR8
        - name: CCIPR9
          description: RCC clock configuration for independent peripheral register9.
          byte_offset: 356
          fieldset: CCIPR9
        - name: CCIPR12
          description: RCC clock configuration for independent peripheral register12.
          byte_offset: 368
          fieldset: CCIPR12
        - name: CCIPR13
          description: RCC clock configuration for independent peripheral register13.
          byte_offset: 372
          fieldset: CCIPR13
        - name: CCIPR14
          description: RCC clock configuration for independent peripheral register14.
          byte_offset: 376
          fieldset: CCIPR14
        - name: BUSRSTR
          description: RCC SoC buses reset register.
          byte_offset: 516
          fieldset: BUSRSTR
        - name: MISCRSTR
          description: RCC miscellaneous configurations reset register.
          byte_offset: 520
          fieldset: MISCRSTR
        - name: MEMRSTR
          description: RCC memories reset register.
          byte_offset: 524
          fieldset: MEMRSTR
        - name: AHB1RSTR
          description: RCC AHB1 Reset register.
          byte_offset: 528
          fieldset: AHB1RSTR
        - name: AHB2RSTR
          description: RCC AHB2 reset register.
          byte_offset: 532
          fieldset: AHB2RSTR
        - name: AHB3RSTR
          description: RCC AHB3 reset register.
          byte_offset: 536
          fieldset: AHB3RSTR
        - name: AHB4RSTR
          description: RCC AHB4 reset register.
          byte_offset: 540
          fieldset: AHB4RSTR
        - name: AHB5RSTR
          description: RCC AHB5 reset register.
          byte_offset: 544
          fieldset: AHB5RSTR
        - name: APB1LRSTR
          description: RCC APB1L reset register.
          byte_offset: 548
          fieldset: APB1LRSTR
        - name: APB1HRSTR
          description: RCC APB1H reset register.
          byte_offset: 552
          fieldset: APB1HRSTR
        - name: APB2RSTR
          description: RCC APB2 reset register.
          byte_offset: 556
          fieldset: APB2RSTR
        - name: APB4LRSTR
          description: RCC APB4L reset register.
          byte_offset: 564
          fieldset: APB4LRSTR
        - name: APB4HRSTR
          description: RCC APB4H reset register.
          byte_offset: 568
          fieldset: APB4HRSTR
        - name: APB5RSTR
          description: RCC APB5 reset register.
          byte_offset: 572
          fieldset: APB5RSTR
        - name: DIVENR
          description: RCC IC dividers enable register.
          byte_offset: 576
          fieldset: DIVENR
        - name: BUSENR
          description: RCC SoC buses enable register.
          byte_offset: 580
          fieldset: BUSENR
        - name: MISCENR
          description: RCC miscellaneous configuration enable register.
          byte_offset: 584
          fieldset: MISCENR
        - name: MEMENR
          description: RCC memory enable register.
          byte_offset: 588
          fieldset: MEMENR
        - name: AHB1ENR
          description: RCC AHB1 enable register.
          byte_offset: 592
          fieldset: AHB1ENR
        - name: AHB2ENR
          description: RCC AHB2 enable register.
          byte_offset: 596
          fieldset: AHB2ENR
        - name: AHB3ENR
          description: RCC AHB3 enable register.
          byte_offset: 600
          fieldset: AHB3ENR
        - name: AHB4ENR
          description: RCC AHB4 enable register.
          byte_offset: 604
          fieldset: AHB4ENR
        - name: AHB5ENR
          description: RCC AHB5 enable register.
          byte_offset: 608
          fieldset: AHB5ENR
        - name: APB1LENR
          description: RCC APB1L enable register.
          byte_offset: 612
          fieldset: APB1LENR
        - name: APB1HENR
          description: RCC APB1H enable register.
          byte_offset: 616
          fieldset: APB1HENR
        - name: APB2ENR
          description: RCC APB2 enable register.
          byte_offset: 620
          fieldset: APB2ENR
        - name: APB3ENR
          description: RCC APB3 enable register.
          byte_offset: 624
          fieldset: APB3ENR
        - name: APB4LENR
          description: RCC APB4L enable register.
          byte_offset: 628
          fieldset: APB4LENR
        - name: APB4HENR
          description: RCC APB4H enable register.
          byte_offset: 632
          fieldset: APB4HENR
        - name: APB5ENR
          description: RCC APB5 enable register.
          byte_offset: 636
          fieldset: APB5ENR
        - name: DIVLPENR
          description: RCC dividers Sleep enable register.
          byte_offset: 640
          fieldset: DIVLPENR
        - name: BUSLPENR
          description: RCC SoC buses Sleep enable register.
          byte_offset: 644
          fieldset: BUSLPENR
        - name: MISCLPENR
          description: RCC miscellaneous configurations Sleep enable register.
          byte_offset: 648
          fieldset: MISCLPENR
        - name: MEMLPENR
          description: RCC memory Sleep enable register.
          byte_offset: 652
          fieldset: MEMLPENR
        - name: AHB1LPENR
          description: RCC AHB1 Sleep enable register.
          byte_offset: 656
          fieldset: AHB1LPENR
        - name: AHB2LPENR
          description: RCC AHB2 Sleep enable register.
          byte_offset: 660
          fieldset: AHB2LPENR
        - name: AHB3LPENR
          description: RCC AHB3 Sleep enable register.
          byte_offset: 664
          fieldset: AHB3LPENR
        - name: AHB4LPENR
          description: RCC AHB4 Sleep enable register.
          byte_offset: 668
          fieldset: AHB4LPENR
        - name: AHB5LPENR
          description: RCC AHB5 Sleep enable register.
          byte_offset: 672
          fieldset: AHB5LPENR
        - name: APB1LLPENR
          description: RCC APB1L Sleep enable register.
          byte_offset: 676
          fieldset: APB1LLPENR
        - name: APB1HLPENR
          description: RCC APB1H Sleep enable register.
          byte_offset: 680
          fieldset: APB1HLPENR
        - name: APB2LPENR
          description: RCC APB2 Sleep enable register.
          byte_offset: 684
          fieldset: APB2LPENR
        - name: APB3LPENR
          description: RCC APB3 Sleep enable register.
          byte_offset: 688
          fieldset: APB3LPENR
        - name: APB4LLPENR
          description: RCC APB4L Sleep enable register.
          byte_offset: 692
          fieldset: APB4LLPENR
        - name: APB4HLPENR
          description: RCC APB4H Sleep enable register.
          byte_offset: 696
          fieldset: APB4HLPENR
        - name: APB5LPENR
          description: RCC APB5 Sleep enable register.
          byte_offset: 700
          fieldset: APB5LPENR
        - name: RDCR
          description: RCC APB5 Sleep enable register.
          byte_offset: 1100
          fieldset: RDCR
        - name: SECCFGR0
          description: RCC oscillator secure configuration register0.
          byte_offset: 1920
          fieldset: SECCFGR0
        - name: PRIVCFGR0
          description: RCC oscillator privilege configuration register0.
          byte_offset: 1924
          fieldset: PRIVCFGR0
        - name: LOCKCFGR0
          description: RCC oscillator lock configuration register0.
          byte_offset: 1928
          fieldset: LOCKCFGR0
        - name: PUBCFGR0
          description: RCC oscillator public configuration register0.
          byte_offset: 1932
          fieldset: PUBCFGR0
        - name: SECCFGR1
          description: RCC PLL secure configuration register1.
          byte_offset: 1936
          fieldset: SECCFGR1
        - name: PRIVCFGR1
          description: RCC PLL privilege configuration register1.
          byte_offset: 1940
          fieldset: PRIVCFGR1
        - name: LOCKCFGR1
          description: RCC PLL lock configuration register1.
          byte_offset: 1944
          fieldset: LOCKCFGR1
        - name: PUBCFGR1
          description: RCC PLL public configuration register1.
          byte_offset: 1948
          fieldset: PUBCFGR1
        - name: SECCFGR2
          description: RCC divider secure configuration register2.
          byte_offset: 1952
          fieldset: SECCFGR2
        - name: PRIVCFGR2
          description: RCC divider privilege configuration register2.
          byte_offset: 1956
          fieldset: PRIVCFGR2
        - name: LOCKCFGR2
          description: RCC divider lock configuration register2.
          byte_offset: 1960
          fieldset: LOCKCFGR2
        - name: PUBCFGR2
          description: RCC divider public configuration register2.
          byte_offset: 1964
          fieldset: PUBCFGR2
        - name: SECCFGR3
          description: RCC system secure configuration register3.
          byte_offset: 1968
          fieldset: SECCFGR3
        - name: PRIVCFGR3
          description: RCC system privilege configuration register3.
          byte_offset: 1972
          fieldset: PRIVCFGR3
        - name: LOCKCFGR3
          description: RCC system lock configuration register3.
          byte_offset: 1976
          fieldset: LOCKCFGR3
        - name: PUBCFGR3
          description: RCC system public configuration register3.
          byte_offset: 1980
          fieldset: PUBCFGR3
        - name: SECCFGR4
          description: RCC bus secure configuration register4.
          byte_offset: 1984
          fieldset: SECCFGR4
        - name: PRIVCFGR4
          description: RCC bus privilege configuration register4.
          byte_offset: 1988
          fieldset: PRIVCFGR4
        - name: LOCKCFGR4
          description: RCC bus lock configuration register4.
          byte_offset: 1992
          fieldset: LOCKCFGR4
        - name: PUBCFGR4
          description: RCC bus public configuration register4.
          byte_offset: 1996
          fieldset: PUBCFGR4
        - name: PUBCFGR5
          description: RCC bus public configuration register4.
          byte_offset: 2000
          fieldset: PUBCFGR5
        - name: CSR
          description: RCC control set register.
          byte_offset: 2048
          fieldset: CSR
        - name: STOPCSR
          description: RCC Stop configuration register.
          byte_offset: 2056
          fieldset: STOPCSR
        - name: BUSRSTSR
          description: RCC bus reset set register.
          byte_offset: 2564
          fieldset: BUSRSTSR
        - name: MISCRSTSR
          description: RCC miscellaneous reset register.
          byte_offset: 2568
          fieldset: MISCRSTSR
        - name: MEMRSTSR
          description: RCC memory reset register.
          byte_offset: 2572
          fieldset: MEMRSTSR
        - name: AHB1RSTSR
          description: RCC AHB1 reset register.
          byte_offset: 2576
          fieldset: AHB1RSTSR
        - name: AHB2RSTSR
          description: RCC AHB2 reset register.
          byte_offset: 2580
          fieldset: AHB2RSTSR
        - name: AHB3RSTSR
          description: RCC AHB3 reset register.
          byte_offset: 2584
          fieldset: AHB3RSTSR
        - name: AHB4RSTSR
          description: RCC AHB4 reset register.
          byte_offset: 2588
          fieldset: AHB4RSTSR
        - name: AHB5RSTSR
          description: RCC AHB5 reset register.
          byte_offset: 2592
          fieldset: AHB5RSTSR
        - name: APB1LRSTSR
          description: RCC APB1L reset register.
          byte_offset: 2596
          fieldset: APB1LRSTSR
        - name: APB1HRSTSR
          description: RCC APB1H reset register.
          byte_offset: 2600
          fieldset: APB1HRSTSR
        - name: APB2RSTSR
          description: RCC APB2 reset register.
          byte_offset: 2604
          fieldset: APB2RSTSR
        - name: APB4LRSTSR
          description: RCC APB4L reset register.
          byte_offset: 2612
          fieldset: APB4LRSTSR
        - name: APB4HRSTSR
          description: RCC APB4H reset register.
          byte_offset: 2616
          fieldset: APB4HRSTSR
        - name: APB5RSTSR
          description: RCC APB5 reset register.
          byte_offset: 2620
          fieldset: APB5RSTSR
        - name: DIVENSR
          description: RCC Divider enable register.
          byte_offset: 2624
          fieldset: DIVENSR
        - name: BUSENSR
          description: RCC bus enable register.
          byte_offset: 2628
          fieldset: BUSENSR
        - name: MISCENSR
          description: RCC miscellaneous enable register.
          byte_offset: 2632
          fieldset: MISCENSR
        - name: MEMENSR
          description: RCC memory enable register.
          byte_offset: 2636
          fieldset: MEMENSR
        - name: AHB1ENSR
          description: RCC AHB1 enable register.
          byte_offset: 2640
          fieldset: AHB1ENSR
        - name: AHB2ENSR
          description: RCC AHB2 enable register.
          byte_offset: 2644
          fieldset: AHB2ENSR
        - name: AHB3ENSR
          description: RCC AHB3 enable register.
          byte_offset: 2648
          fieldset: AHB3ENSR
        - name: AHB4ENSR
          description: RCC AHB4 enable register.
          byte_offset: 2652
          fieldset: AHB4ENSR
        - name: AHB5ENSR
          description: RCC AHB5 enable register.
          byte_offset: 2656
          fieldset: AHB5ENSR
        - name: APB1LENSR
          description: RCC APB1L enable register.
          byte_offset: 2660
          fieldset: APB1LENSR
        - name: APB1HENSR
          description: RCC APB1H enable register.
          byte_offset: 2664
          fieldset: APB1HENSR
        - name: APB2ENSR
          description: RCC APB2 enable register.
          byte_offset: 2668
          fieldset: APB2ENSR
        - name: APB3ENSR
          description: RCC APB3 enable register.
          byte_offset: 2672
          fieldset: APB3ENSR
        - name: APB4LENSR
          description: RCC APB4L enable register.
          byte_offset: 2676
          fieldset: APB4LENSR
        - name: APB4HENSR
          description: RCC APB4H enable register.
          byte_offset: 2680
          fieldset: APB4HENSR
        - name: APB5ENSR
          description: RCC APB5 enable register.
          byte_offset: 2684
          fieldset: APB5ENSR
        - name: DIVLPENSR
          description: RCC divider Sleep enable register.
          byte_offset: 2688
          fieldset: DIVLPENSR
        - name: BUSLPENSR
          description: RCC bus Sleep enable register.
          byte_offset: 2692
          fieldset: BUSLPENSR
        - name: MISCLPENSR
          description: RCC miscellaneous Sleep enable register.
          byte_offset: 2696
          fieldset: MISCLPENSR
        - name: MEMLPENSR
          description: RCC memory sleep enable register.
          byte_offset: 2700
          fieldset: MEMLPENSR
        - name: AHB1LPENSR
          description: RCC AHB1 Sleep enable register.
          byte_offset: 2704
          fieldset: AHB1LPENSR
        - name: AHB2LPENSR
          description: RCC AHB2 Sleep enable register.
          byte_offset: 2708
          fieldset: AHB2LPENSR
        - name: AHB3LPENSR
          description: RCC AHB3 Sleep enable register.
          byte_offset: 2712
          fieldset: AHB3LPENSR
        - name: AHB4LPENSR
          description: RCC AHB4 Sleep enable register.
          byte_offset: 2716
          fieldset: AHB4LPENSR
        - name: AHB5LPENSR
          description: RCC AHB5 Sleep enable register.
          byte_offset: 2720
          fieldset: AHB5LPENSR
        - name: APB1LLPENSR
          description: RCC APB1L Sleep enable register.
          byte_offset: 2724
          fieldset: APB1LLPENSR
        - name: APB1HLPENSR
          description: RCC APB1H Sleep enable register.
          byte_offset: 2728
          fieldset: APB1HLPENSR
        - name: APB2LPENSR
          description: RCC APB2 Sleep enable register.
          byte_offset: 2732
          fieldset: APB2LPENSR
        - name: APB3LPENSR
          description: RCC APB3 Sleep enable register.
          byte_offset: 2736
          fieldset: APB3LPENSR
        - name: APB4LLPENSR
          description: RCC APB4L Sleep enable register.
          byte_offset: 2740
          fieldset: APB4LLPENSR
        - name: APB4HLPENSR
          description: RCC APB4H Sleep enable register.
          byte_offset: 2744
          fieldset: APB4HLPENSR
        - name: APB5LPENSR
          description: RCC APB5 Sleep enable register.
          byte_offset: 2748
          fieldset: APB5LPENSR
        - name: PRIVCFGSR0
          description: RCC oscillator privilege configuration register0.
          byte_offset: 3972
          fieldset: PRIVCFGSR0
        - name: PUBCFGSR0
          description: RCC oscillator public configuration register0.
          byte_offset: 3980
          fieldset: PUBCFGSR0
        - name: PRIVCFGSR1
          description: RCC PLL privilege configuration register1.
          byte_offset: 3988
          fieldset: PRIVCFGSR1
        - name: PUBCFGSR1
          description: RCC PLL public configuration register1.
          byte_offset: 3996
          fieldset: PUBCFGSR1
        - name: PRIVCFGSR2
          description: RCC divider privilege configuration register2.
          byte_offset: 4004
          fieldset: PRIVCFGSR2
        - name: PUBCFGSR2
          description: RCC divider public configuration register2.
          byte_offset: 4012
          fieldset: PUBCFGSR2
        - name: SECCFGSR3
          description: RCC system secure configuration register3.
          byte_offset: 4016
          fieldset: SECCFGSR3
        - name: PRIVCFGSR3
          description: RCC system privilege configuration register3.
          byte_offset: 4020
          fieldset: PRIVCFGSR3
        - name: LOCKCFGSR3
          description: RCC system lock configuration register3.
          byte_offset: 4024
          fieldset: LOCKCFGSR3
        - name: PUBCFGSR3
          description: RCC system public configuration register3.
          byte_offset: 4028
          fieldset: PUBCFGSR3
        - name: PRIVCFGSR4
          description: RCC privilege configuration register4.
          byte_offset: 4036
          fieldset: PRIVCFGSR4
        - name: PUBCFGSR4
          description: RCC public configuration register4.
          byte_offset: 4044
          fieldset: PUBCFGSR4
        - name: PUBCFGSR5
          description: RCC public configuration register4.
          byte_offset: 4048
          fieldset: PUBCFGSR5
        - name: CCR
          description: RCC control Clear register.
          byte_offset: 4096
          fieldset: CCR
        - name: STOPCCR
          description: RCC StopCCR configuration register.
          byte_offset: 4104
          fieldset: STOPCCR
        - name: BUSRSTCR
          description: RCC bus reset register.
          byte_offset: 4612
          fieldset: BUSRSTCR
        - name: MISCRSTCR
          description: RCC miscellaneous reset register.
          byte_offset: 4616
          fieldset: MISCRSTCR
        - name: MEMRSTCR
          description: RCC memory reset register.
          byte_offset: 4620
          fieldset: MEMRSTCR
        - name: AHB1RSTCR
          description: RCC AHB1 reset register.
          byte_offset: 4624
          fieldset: AHB1RSTCR
        - name: AHB2RSTCR
          description: RCC AHB2 Reset register.
          byte_offset: 4628
          fieldset: AHB2RSTCR
        - name: AHB3RSTCR
          description: RCC AHB3 reset register.
          byte_offset: 4632
          fieldset: AHB3RSTCR
        - name: AHB4RSTCR
          description: RCC AHB4 reset register.
          byte_offset: 4636
          fieldset: AHB4RSTCR
        - name: AHB5RSTCR
          description: RCC AHB5 reset register.
          byte_offset: 4640
          fieldset: AHB5RSTCR
        - name: APB1LRSTCR
          description: RCC APB1L reset register.
          byte_offset: 4644
          fieldset: APB1LRSTCR
        - name: APB1HRSTCR
          description: RCC APB1H reset register.
          byte_offset: 4648
          fieldset: APB1HRSTCR
        - name: APB2RSTCR
          description: RCC APB2 reset register.
          byte_offset: 4652
          fieldset: APB2RSTCR
        - name: APB4LRSTCR
          description: RCC APB4L reset register.
          byte_offset: 4660
          fieldset: APB4LRSTCR
        - name: APB4HRSTCR
          description: RCC APB4H reset register.
          byte_offset: 4664
          fieldset: APB4HRSTCR
        - name: APB5RSTCR
          description: RCC APB5 reset register.
          byte_offset: 4668
          fieldset: APB5RSTCR
        - name: DIVENCR
          description: RCC divider enable register.
          byte_offset: 4672
          fieldset: DIVENCR
        - name: BUSENCR
          description: RCC bus enable register.
          byte_offset: 4676
          fieldset: BUSENCR
        - name: MISCENCR
          description: RCC miscellaneous enable register.
          byte_offset: 4680
          fieldset: MISCENCR
        - name: MEMENCR
          description: RCC memory enable register.
          byte_offset: 4684
          fieldset: MEMENCR
        - name: AHB1ENCR
          description: RCC AHB1 enable register.
          byte_offset: 4688
          fieldset: AHB1ENCR
        - name: AHB2ENCR
          description: RCC AHB2 enable register.
          byte_offset: 4692
          fieldset: AHB2ENCR
        - name: AHB3ENCR
          description: RCC AHB3 enable register.
          byte_offset: 4696
          fieldset: AHB3ENCR
        - name: AHB4ENCR
          description: RCC AHB4 enable register.
          byte_offset: 4700
          fieldset: AHB4ENCR
        - name: AHB5ENCR
          description: RCC AHB5 enable register.
          byte_offset: 4704
          fieldset: AHB5ENCR
        - name: APB1LENCR
          description: RCC APB1L enable register.
          byte_offset: 4708
          fieldset: APB1LENCR
        - name: APB1HENCR
          description: RCC APB1H enable register.
          byte_offset: 4712
          fieldset: APB1HENCR
        - name: APB2ENCR
          description: RCC APB2 enable register.
          byte_offset: 4716
          fieldset: APB2ENCR
        - name: APB3ENCR
          description: RCC APB3 enable register.
          byte_offset: 4720
          fieldset: APB3ENCR
        - name: APB4LENCR
          description: RCC APB4L enable register.
          byte_offset: 4724
          fieldset: APB4LENCR
        - name: APB4HENCR
          description: RCC APB4H enable register.
          byte_offset: 4728
          fieldset: APB4HENCR
        - name: APB5ENCR
          description: RCC APB5 enable register.
          byte_offset: 4732
          fieldset: APB5ENCR
        - name: DIVLPENCR
          description: RCC divider Sleep enable register.
          byte_offset: 4736
          fieldset: DIVLPENCR
        - name: BUSLPENCR
          description: RCC bus Sleep enable register.
          byte_offset: 4740
          fieldset: BUSLPENCR
        - name: MISCLPENCR
          description: RCC miscellaneous Sleep enable register.
          byte_offset: 4744
          fieldset: MISCLPENCR
        - name: MEMLPENCR
          description: RCC memory Sleep enable register.
          byte_offset: 4748
          fieldset: MEMLPENCR
        - name: AHB1LPENCR
          description: RCC AHB1 Sleep enable register.
          byte_offset: 4752
          fieldset: AHB1LPENCR
        - name: AHB2LPENCR
          description: RCC AHB2 Sleep enable register.
          byte_offset: 4756
          fieldset: AHB2LPENCR
        - name: AHB3LPENCR
          description: RCC AHB3 Sleep enable register.
          byte_offset: 4760
          fieldset: AHB3LPENCR
        - name: AHB4LPENCR
          description: RCC AHB4 Sleep enable register.
          byte_offset: 4764
          fieldset: AHB4LPENCR
        - name: AHB5LPENCR
          description: RCC AHB5 Sleep enable register.
          byte_offset: 4768
          fieldset: AHB5LPENCR
        - name: APB1LLPENCR
          description: RCC APB1L Sleep enable register.
          byte_offset: 4772
          fieldset: APB1LLPENCR
        - name: APB1HLPENCR
          description: RCC APB1H Sleep enable register.
          byte_offset: 4776
          fieldset: APB1HLPENCR
        - name: APB2LPENCR
          description: RCC APB2 Sleep enable register.
          byte_offset: 4780
          fieldset: APB2LPENCR
        - name: APB3LPENCR
          description: RCC APB3 Sleep enable register.
          byte_offset: 4784
          fieldset: APB3LPENCR
        - name: APB4LLPENCR
          description: RCC APB4L Sleep enable register.
          byte_offset: 4788
          fieldset: APB4LLPENCR
        - name: APB4HLPENCR
          description: RCC APB4H Sleep enable register.
          byte_offset: 4792
          fieldset: APB4HLPENCR
        - name: APB5LPENCR
          description: RCC APB5 Sleep enable register.
          byte_offset: 4796
          fieldset: APB5LPENCR
        - name: PRIVCFGCR0
          description: RCC oscillator privilege configuration register0.
          byte_offset: 6020
          fieldset: PRIVCFGCR0
        - name: PUBCFGCR0
          description: RCC oscillator public configuration register0.
          byte_offset: 6028
          fieldset: PUBCFGCR0
        - name: PRIVCFGCR1
          description: RCC PLL privilege configuration register1.
          byte_offset: 6036
          fieldset: PRIVCFGCR1
        - name: PUBCFGCR1
          description: RCC PLL public configuration register1.
          byte_offset: 6044
          fieldset: PUBCFGCR1
        - name: PRIVCFGCR2
          description: RCC divider privilege configuration register2.
          byte_offset: 6052
          fieldset: PRIVCFGCR2
        - name: PUBCFGCR2
          description: RCC divider public configuration register2.
          byte_offset: 6060
          fieldset: PUBCFGCR2
        - name: PRIVCFGCR3
          description: RCC system privilege configuration register3.
          byte_offset: 6068
          fieldset: PRIVCFGCR3
        - name: PUBCFGCR3
          description: RCC system public configuration register3.
          byte_offset: 6076
          fieldset: PUBCFGCR3
        - name: PRIVCFGCR4
          description: RCC privilege configuration register4.
          byte_offset: 6084
          fieldset: PRIVCFGCR4
        - name: PUBCFGCR4
          description: RCC public configuration register4.
          byte_offset: 6092
          fieldset: PUBCFGCR4
        - name: PUBCFGCR5
          description: RCC public configuration register4.
          byte_offset: 6096
          fieldset: PUBCFGCR5
fieldset/AHB1ENCR:
    description: RCC AHB1 enable register.
    fields:
        - name: GPDMA1ENC
          description: GPDMA1 enable.
          bit_offset: 4
          bit_size: 1
        - name: ADC12ENC
          description: ADC12 enable.
          bit_offset: 5
          bit_size: 1
fieldset/AHB1ENR:
    description: RCC AHB1 enable register.
    fields:
        - name: GPDMA1EN
          description: GPDMA1 enable.
          bit_offset: 4
          bit_size: 1
        - name: ADC12EN
          description: ADC12 enable.
          bit_offset: 5
          bit_size: 1
fieldset/AHB1ENSR:
    description: RCC AHB1 enable register.
    fields:
        - name: GPDMA1ENS
          description: GPDMA1 enable.
          bit_offset: 4
          bit_size: 1
        - name: ADC12ENS
          description: ADC12 enable.
          bit_offset: 5
          bit_size: 1
fieldset/AHB1LPENCR:
    description: RCC AHB1 Sleep enable register.
    fields:
        - name: GPDMA1LPENC
          description: GPDMA1 sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: ADC12LPENC
          description: ADC12 sleep enable.
          bit_offset: 5
          bit_size: 1
fieldset/AHB1LPENR:
    description: RCC AHB1 Sleep enable register.
    fields:
        - name: GPDMA1LPEN
          description: GPDMA1 sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: ADC12LPEN
          description: ADC12 sleep enable.
          bit_offset: 5
          bit_size: 1
fieldset/AHB1LPENSR:
    description: RCC AHB1 Sleep enable register.
    fields:
        - name: GPDMA1LPENS
          description: GPDMA1 sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: ADC12LPENS
          description: ADC12 sleep enable.
          bit_offset: 5
          bit_size: 1
fieldset/AHB1RSTCR:
    description: RCC AHB1 reset register.
    fields:
        - name: GPDMA1RSTC
          description: GPDMA1 reset.
          bit_offset: 4
          bit_size: 1
        - name: ADC12RSTC
          description: ADC12 reset.
          bit_offset: 5
          bit_size: 1
fieldset/AHB1RSTR:
    description: RCC AHB1 Reset register.
    fields:
        - name: GPDMA1RST
          description: GPDMA1 reset.
          bit_offset: 4
          bit_size: 1
        - name: ADC12RST
          description: ADC12 reset.
          bit_offset: 5
          bit_size: 1
fieldset/AHB1RSTSR:
    description: RCC AHB1 reset register.
    fields:
        - name: GPDMA1RSTS
          description: GPDMA1 reset.
          bit_offset: 4
          bit_size: 1
        - name: ADC12RSTS
          description: ADC12 reset.
          bit_offset: 5
          bit_size: 1
fieldset/AHB2ENCR:
    description: RCC AHB2 enable register.
    fields:
        - name: RAMCFGENC
          description: RAMCFG enable.
          bit_offset: 12
          bit_size: 1
        - name: MDF1ENC
          description: MDF1 enable.
          bit_offset: 16
          bit_size: 1
        - name: ADF1ENC
          description: ADF1 enable.
          bit_offset: 17
          bit_size: 1
fieldset/AHB2ENR:
    description: RCC AHB2 enable register.
    fields:
        - name: RAMCFGEN
          description: RAMCFG enable.
          bit_offset: 12
          bit_size: 1
        - name: MDF1EN
          description: MDF1 enable.
          bit_offset: 16
          bit_size: 1
        - name: ADF1EN
          description: ADF enable.
          bit_offset: 17
          bit_size: 1
fieldset/AHB2ENSR:
    description: RCC AHB2 enable register.
    fields:
        - name: RAMCFGENS
          description: RAMCFG enable.
          bit_offset: 12
          bit_size: 1
        - name: MDF1ENS
          description: MDF1 enable.
          bit_offset: 16
          bit_size: 1
        - name: ADF1ENS
          description: ADF1 enable.
          bit_offset: 17
          bit_size: 1
fieldset/AHB2LPENCR:
    description: RCC AHB2 Sleep enable register.
    fields:
        - name: RAMCFGLPENC
          description: RAMCFG sleep enable.
          bit_offset: 12
          bit_size: 1
        - name: MDF1LPENC
          description: MDF1 sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: ADF1LPENC
          description: ADF1 sleep enable.
          bit_offset: 17
          bit_size: 1
fieldset/AHB2LPENR:
    description: RCC AHB2 Sleep enable register.
    fields:
        - name: RAMCFGLPEN
          description: RAMCFG sleep enable.
          bit_offset: 12
          bit_size: 1
        - name: MDF1LPEN
          description: MDF1 sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: ADF1LPEN
          description: ADF1 sleep enable.
          bit_offset: 17
          bit_size: 1
fieldset/AHB2LPENSR:
    description: RCC AHB2 Sleep enable register.
    fields:
        - name: RAMCFGLPENS
          description: RAMCFG sleep enable.
          bit_offset: 12
          bit_size: 1
        - name: MDF1LPENS
          description: MDF1 sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: ADF1LPENS
          description: ADF1 sleep enable.
          bit_offset: 17
          bit_size: 1
fieldset/AHB2RSTCR:
    description: RCC AHB2 Reset register.
    fields:
        - name: RAMCFGRSTC
          description: RAMCFG reset.
          bit_offset: 12
          bit_size: 1
        - name: MDF1RSTC
          description: MDF1 reset.
          bit_offset: 16
          bit_size: 1
        - name: ADF1RSTC
          description: ADF1 reset.
          bit_offset: 17
          bit_size: 1
fieldset/AHB2RSTR:
    description: RCC AHB2 reset register.
    fields:
        - name: RAMCFGRST
          description: RAMCFG reset.
          bit_offset: 12
          bit_size: 1
        - name: MDF1RST
          description: MDF1 reset.
          bit_offset: 16
          bit_size: 1
        - name: ADF1RST
          description: ADF1 reset.
          bit_offset: 17
          bit_size: 1
fieldset/AHB2RSTSR:
    description: RCC AHB2 reset register.
    fields:
        - name: RAMCFGRSTS
          description: RAMCFG reset.
          bit_offset: 12
          bit_size: 1
        - name: MDF1RSTS
          description: MDF1 reset.
          bit_offset: 16
          bit_size: 1
        - name: ADF1RSTS
          description: ADF1 reset.
          bit_offset: 17
          bit_size: 1
fieldset/AHB3ENCR:
    description: RCC AHB3 enable register.
    fields:
        - name: RNGENC
          description: RNG enable.
          bit_offset: 0
          bit_size: 1
        - name: HASHENC
          description: HASH enable.
          bit_offset: 1
          bit_size: 1
        - name: CRYPENC
          description: CRYP enable.
          bit_offset: 2
          bit_size: 1
        - name: SAESENC
          description: SAES enable.
          bit_offset: 4
          bit_size: 1
        - name: PKAENC
          description: PKA enable.
          bit_offset: 8
          bit_size: 1
        - name: RIFSCENC
          description: RIFSC enable.
          bit_offset: 9
          bit_size: 1
        - name: IACENC
          description: IAC enable.
          bit_offset: 10
          bit_size: 1
        - name: RISAFENC
          description: RISAF enable.
          bit_offset: 14
          bit_size: 1
fieldset/AHB3ENR:
    description: RCC AHB3 enable register.
    fields:
        - name: RNGEN
          description: RNG enable.
          bit_offset: 0
          bit_size: 1
        - name: HASHEN
          description: HASH enable.
          bit_offset: 1
          bit_size: 1
        - name: CRYPEN
          description: CRYP enable.
          bit_offset: 2
          bit_size: 1
        - name: SAESEN
          description: SAES enable.
          bit_offset: 4
          bit_size: 1
        - name: PKAEN
          description: PKA enable.
          bit_offset: 8
          bit_size: 1
        - name: RIFSCEN
          description: RIFSC enable.
          bit_offset: 9
          bit_size: 1
        - name: IACEN
          description: IAC enable.
          bit_offset: 10
          bit_size: 1
        - name: RISAFEN
          description: RISAF enable.
          bit_offset: 14
          bit_size: 1
fieldset/AHB3ENSR:
    description: RCC AHB3 enable register.
    fields:
        - name: RNGENS
          description: RNG enable.
          bit_offset: 0
          bit_size: 1
        - name: HASHENS
          description: HASH enable.
          bit_offset: 1
          bit_size: 1
        - name: CRYPENS
          description: CRYP enable.
          bit_offset: 2
          bit_size: 1
        - name: SAESENS
          description: SAES enable.
          bit_offset: 4
          bit_size: 1
        - name: PKAENS
          description: PKA enable.
          bit_offset: 8
          bit_size: 1
        - name: RIFSCENS
          description: RIFSC enable.
          bit_offset: 9
          bit_size: 1
        - name: IACENS
          description: IAC enable.
          bit_offset: 10
          bit_size: 1
        - name: RISAFENS
          description: RISAF enable.
          bit_offset: 14
          bit_size: 1
fieldset/AHB3LPENCR:
    description: RCC AHB3 Sleep enable register.
    fields:
        - name: RNGLPENC
          description: RNG sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: HASHLPENC
          description: HASH sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: CRYPLPENC
          description: CRYP sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: SAESLPENC
          description: SAES sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: PKALPENC
          description: PKA sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: RIFSCLPENC
          description: RIFSC sleep enable.
          bit_offset: 9
          bit_size: 1
        - name: IACLPENC
          description: IAC sleep enable.
          bit_offset: 10
          bit_size: 1
        - name: RISAFLPENC
          description: RISAF sleep enable.
          bit_offset: 14
          bit_size: 1
fieldset/AHB3LPENR:
    description: RCC AHB3 Sleep enable register.
    fields:
        - name: RNGLPEN
          description: RNG sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: HASHLPEN
          description: HASH sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: CRYPLPEN
          description: CRYP sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: SAESLPEN
          description: SAES sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: PKALPEN
          description: PKA sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: RIFSCLPEN
          description: RIFSC sleep enable.
          bit_offset: 9
          bit_size: 1
        - name: IACLPEN
          description: IAC sleep enable.
          bit_offset: 10
          bit_size: 1
        - name: RISAFLPEN
          description: RISAF sleep enable.
          bit_offset: 14
          bit_size: 1
fieldset/AHB3LPENSR:
    description: RCC AHB3 Sleep enable register.
    fields:
        - name: RNGLPENS
          description: RNG sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: HASHLPENS
          description: HASH sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: CRYPLPENS
          description: CRYP sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: SAESLPENS
          description: SAES sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: PKALPENS
          description: PKA sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: RIFSCLPENS
          description: RIFSC sleep enable.
          bit_offset: 9
          bit_size: 1
        - name: IACLPENS
          description: IAC sleep enable.
          bit_offset: 10
          bit_size: 1
        - name: RISAFLPENS
          description: RISAF sleep enable.
          bit_offset: 14
          bit_size: 1
fieldset/AHB3RSTCR:
    description: RCC AHB3 reset register.
    fields:
        - name: RNGRSTC
          description: RNG reset.
          bit_offset: 0
          bit_size: 1
        - name: HASHRSTC
          description: HASH reset.
          bit_offset: 1
          bit_size: 1
        - name: CRYPRSTC
          description: CRYP reset.
          bit_offset: 2
          bit_size: 1
        - name: SAESRSTC
          description: SAES reset.
          bit_offset: 4
          bit_size: 1
        - name: PKARSTC
          description: PKA reset.
          bit_offset: 8
          bit_size: 1
        - name: IACRSTC
          description: IAC reset.
          bit_offset: 10
          bit_size: 1
fieldset/AHB3RSTR:
    description: RCC AHB3 reset register.
    fields:
        - name: RNGRST
          description: RNG reset.
          bit_offset: 0
          bit_size: 1
        - name: HASHRST
          description: HASH reset.
          bit_offset: 1
          bit_size: 1
        - name: CRYPRST
          description: CRYP reset.
          bit_offset: 2
          bit_size: 1
        - name: SAESRST
          description: SAES reset.
          bit_offset: 4
          bit_size: 1
        - name: PKARST
          description: PKA reset.
          bit_offset: 8
          bit_size: 1
        - name: IACRST
          description: IAC reset.
          bit_offset: 10
          bit_size: 1
fieldset/AHB3RSTSR:
    description: RCC AHB3 reset register.
    fields:
        - name: RNGRSTS
          description: RNG reset.
          bit_offset: 0
          bit_size: 1
        - name: HASHRSTS
          description: HASH reset.
          bit_offset: 1
          bit_size: 1
        - name: CRYPRSTS
          description: CRYP reset.
          bit_offset: 2
          bit_size: 1
        - name: SAESRSTS
          description: SAES reset.
          bit_offset: 4
          bit_size: 1
        - name: PKARSTS
          description: PKA reset.
          bit_offset: 8
          bit_size: 1
        - name: IACRSTS
          description: IAC reset.
          bit_offset: 10
          bit_size: 1
fieldset/AHB4ENCR:
    description: RCC AHB4 enable register.
    fields:
        - name: GPIOAENC
          description: GPIOA enable.
          bit_offset: 0
          bit_size: 1
        - name: GPIOBENC
          description: GPIOB enable.
          bit_offset: 1
          bit_size: 1
        - name: GPIOCENC
          description: GPIOC enable.
          bit_offset: 2
          bit_size: 1
        - name: GPIODENC
          description: GPIOD enable.
          bit_offset: 3
          bit_size: 1
        - name: GPIOEENC
          description: GPIOE enable.
          bit_offset: 4
          bit_size: 1
        - name: GPIOFENC
          description: GPIOF enable.
          bit_offset: 5
          bit_size: 1
        - name: GPIOGENC
          description: GPIOG enable.
          bit_offset: 6
          bit_size: 1
        - name: GPIOHENC
          description: GPIOH enable.
          bit_offset: 7
          bit_size: 1
        - name: GPIONENC
          description: GPION enable.
          bit_offset: 13
          bit_size: 1
        - name: GPIOOENC
          description: GPIOO enable.
          bit_offset: 14
          bit_size: 1
        - name: GPIOPENC
          description: GPIOP enable.
          bit_offset: 15
          bit_size: 1
        - name: GPIOQENC
          description: GPIOQ enable.
          bit_offset: 16
          bit_size: 1
        - name: PWRENC
          description: PWR enable.
          bit_offset: 18
          bit_size: 1
        - name: CRCENC
          description: CRC enable.
          bit_offset: 19
          bit_size: 1
fieldset/AHB4ENR:
    description: RCC AHB4 enable register.
    fields:
        - name: GPIOAEN
          description: GPIOA enable.
          bit_offset: 0
          bit_size: 1
        - name: GPIOBEN
          description: GPIOB enable.
          bit_offset: 1
          bit_size: 1
        - name: GPIOCEN
          description: GPIOC enable.
          bit_offset: 2
          bit_size: 1
        - name: GPIODEN
          description: GPIOD enable.
          bit_offset: 3
          bit_size: 1
        - name: GPIOEEN
          description: GPIOE enable.
          bit_offset: 4
          bit_size: 1
        - name: GPIOFEN
          description: GPIOF enable.
          bit_offset: 5
          bit_size: 1
        - name: GPIOGEN
          description: GPIOG enable.
          bit_offset: 6
          bit_size: 1
        - name: GPIOHEN
          description: GPIOH enable.
          bit_offset: 7
          bit_size: 1
        - name: GPIONEN
          description: GPION enable.
          bit_offset: 13
          bit_size: 1
        - name: GPIOOEN
          description: GPIOO enable.
          bit_offset: 14
          bit_size: 1
        - name: GPIOPEN
          description: GPIOP enable.
          bit_offset: 15
          bit_size: 1
        - name: GPIOQEN
          description: GPIOQ enable.
          bit_offset: 16
          bit_size: 1
        - name: PWREN
          description: PWR enable.
          bit_offset: 18
          bit_size: 1
        - name: CRCEN
          description: CRC enable.
          bit_offset: 19
          bit_size: 1
fieldset/AHB4ENSR:
    description: RCC AHB4 enable register.
    fields:
        - name: GPIOAENS
          description: GPIOA enable.
          bit_offset: 0
          bit_size: 1
        - name: GPIOBENS
          description: GPIOB enable.
          bit_offset: 1
          bit_size: 1
        - name: GPIOCENS
          description: GPIOC enable.
          bit_offset: 2
          bit_size: 1
        - name: GPIODENS
          description: GPIOD enable.
          bit_offset: 3
          bit_size: 1
        - name: GPIOEENS
          description: GPIOE enable.
          bit_offset: 4
          bit_size: 1
        - name: GPIOFENS
          description: GPIOF enable.
          bit_offset: 5
          bit_size: 1
        - name: GPIOGENS
          description: GPIOG enable.
          bit_offset: 6
          bit_size: 1
        - name: GPIOHENS
          description: GPIOH enable.
          bit_offset: 7
          bit_size: 1
        - name: GPIONENS
          description: GPION enable.
          bit_offset: 13
          bit_size: 1
        - name: GPIOOENS
          description: GPIOO enable.
          bit_offset: 14
          bit_size: 1
        - name: GPIOPENS
          description: GPIOP enable.
          bit_offset: 15
          bit_size: 1
        - name: GPIOQENS
          description: GPIOQ enable.
          bit_offset: 16
          bit_size: 1
        - name: PWRENS
          description: PWR enable.
          bit_offset: 18
          bit_size: 1
        - name: CRCENS
          description: CRC enable.
          bit_offset: 19
          bit_size: 1
fieldset/AHB4LPENCR:
    description: RCC AHB4 Sleep enable register.
    fields:
        - name: GPIOALPENC
          description: GPIOA sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: GPIOBLPENC
          description: GPIOB sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: GPIOCLPENC
          description: GPIOC sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: GPIODLPENC
          description: GPIOD sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: GPIOELPENC
          description: GPIOE sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: GPIOFLPENC
          description: GPIOF sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: GPIOGLPENC
          description: GPIOG sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: GPIOHLPENC
          description: GPIOH sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: GPIONLPENC
          description: GPION sleep enable.
          bit_offset: 13
          bit_size: 1
        - name: GPIOOLPENC
          description: GPIOO sleep enable.
          bit_offset: 14
          bit_size: 1
        - name: GPIOPLPENC
          description: GPIOP sleep enable.
          bit_offset: 15
          bit_size: 1
        - name: GPIOQLPENC
          description: GPIOQ sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: PWRLPENC
          description: PWR sleep enable.
          bit_offset: 18
          bit_size: 1
        - name: CRCLPENC
          description: CRC sleep enable.
          bit_offset: 19
          bit_size: 1
fieldset/AHB4LPENR:
    description: RCC AHB4 Sleep enable register.
    fields:
        - name: GPIOALPEN
          description: GPIOA sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: GPIOBLPEN
          description: GPIOB sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: GPIOCLPEN
          description: GPIOC sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: GPIODLPEN
          description: GPIOD sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: GPIOELPEN
          description: GPIOE sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: GPIOFLPEN
          description: GPIOF sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: GPIOGLPEN
          description: GPIOG sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: GPIOHLPEN
          description: GPIOH sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: GPIONLPEN
          description: GPION sleep enable.
          bit_offset: 13
          bit_size: 1
        - name: GPIOOLPEN
          description: GPIOO sleep enable.
          bit_offset: 14
          bit_size: 1
        - name: GPIOPLPEN
          description: GPIOP sleep enable.
          bit_offset: 15
          bit_size: 1
        - name: GPIOQLPEN
          description: GPIOQ sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: PWRLPEN
          description: PWR sleep enable.
          bit_offset: 18
          bit_size: 1
        - name: CRCLPEN
          description: CRC sleep enable.
          bit_offset: 19
          bit_size: 1
fieldset/AHB4LPENSR:
    description: RCC AHB4 Sleep enable register.
    fields:
        - name: GPIOALPENS
          description: GPIOA sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: GPIOBLPENS
          description: GPIOB sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: GPIOCLPENS
          description: GPIOC sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: GPIODLPENS
          description: GPIOD sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: GPIOELPENS
          description: GPIOE sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: GPIOFLPENS
          description: GPIOF sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: GPIOGLPENS
          description: GPIOG sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: GPIOHLPENS
          description: GPIOH sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: GPIONLPENS
          description: GPION sleep enable.
          bit_offset: 13
          bit_size: 1
        - name: GPIOOLPENS
          description: GPIOO sleep enable.
          bit_offset: 14
          bit_size: 1
        - name: GPIOPLPENS
          description: GPIOP sleep enable.
          bit_offset: 15
          bit_size: 1
        - name: GPIOQLPENS
          description: GPIOQ sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: PWRLPENS
          description: PWR sleep enable.
          bit_offset: 18
          bit_size: 1
        - name: CRCLPENS
          description: CRC sleep enable.
          bit_offset: 19
          bit_size: 1
fieldset/AHB4RSTCR:
    description: RCC AHB4 reset register.
    fields:
        - name: GPIOARSTC
          description: GPIOA reset.
          bit_offset: 0
          bit_size: 1
        - name: GPIOBRSTC
          description: GPIOB reset.
          bit_offset: 1
          bit_size: 1
        - name: GPIOCRSTC
          description: GPIOC reset.
          bit_offset: 2
          bit_size: 1
        - name: GPIODRSTC
          description: GPIOD reset.
          bit_offset: 3
          bit_size: 1
        - name: GPIOERSTC
          description: GPIOE reset.
          bit_offset: 4
          bit_size: 1
        - name: GPIOFRSTC
          description: GPIOF reset.
          bit_offset: 5
          bit_size: 1
        - name: GPIOGRSTC
          description: GPIOG reset.
          bit_offset: 6
          bit_size: 1
        - name: GPIOHRSTC
          description: GPIOH reset.
          bit_offset: 7
          bit_size: 1
        - name: GPIONRSTC
          description: GPION reset.
          bit_offset: 13
          bit_size: 1
        - name: GPIOORSTC
          description: GPIOO reset.
          bit_offset: 14
          bit_size: 1
        - name: GPIOPRSTC
          description: GPIOP reset.
          bit_offset: 15
          bit_size: 1
        - name: GPIOQRSTC
          description: GPIOQ reset.
          bit_offset: 16
          bit_size: 1
        - name: PWRRSTC
          description: PWR reset.
          bit_offset: 18
          bit_size: 1
        - name: CRCRSTC
          description: CRC reset.
          bit_offset: 19
          bit_size: 1
fieldset/AHB4RSTR:
    description: RCC AHB4 reset register.
    fields:
        - name: GPIOARST
          description: GPIOA reset.
          bit_offset: 0
          bit_size: 1
        - name: GPIOBRST
          description: GPIOB reset.
          bit_offset: 1
          bit_size: 1
        - name: GPIOCRST
          description: GPIOC reset.
          bit_offset: 2
          bit_size: 1
        - name: GPIODRST
          description: GPIOD reset.
          bit_offset: 3
          bit_size: 1
        - name: GPIOERST
          description: GPIOE reset.
          bit_offset: 4
          bit_size: 1
        - name: GPIOFRST
          description: GPIOF reset.
          bit_offset: 5
          bit_size: 1
        - name: GPIOGRST
          description: GPIOG reset.
          bit_offset: 6
          bit_size: 1
        - name: GPIOHRST
          description: GPIOH reset.
          bit_offset: 7
          bit_size: 1
        - name: GPIONRST
          description: GPION reset.
          bit_offset: 13
          bit_size: 1
        - name: GPIOORST
          description: GPIOO reset.
          bit_offset: 14
          bit_size: 1
        - name: GPIOPRST
          description: GPIOP reset.
          bit_offset: 15
          bit_size: 1
        - name: GPIOQRST
          description: GPIOQ reset.
          bit_offset: 16
          bit_size: 1
        - name: PWRRST
          description: PWR reset.
          bit_offset: 18
          bit_size: 1
        - name: CRCRST
          description: CRC reset.
          bit_offset: 19
          bit_size: 1
fieldset/AHB4RSTSR:
    description: RCC AHB4 reset register.
    fields:
        - name: GPIOARSTS
          description: GPIOA reset.
          bit_offset: 0
          bit_size: 1
        - name: GPIOBRSTS
          description: GPIOB reset.
          bit_offset: 1
          bit_size: 1
        - name: GPIOCRSTS
          description: GPIOC reset.
          bit_offset: 2
          bit_size: 1
        - name: GPIODRSTS
          description: GPIOD reset.
          bit_offset: 3
          bit_size: 1
        - name: GPIOERSTS
          description: GPIOE reset.
          bit_offset: 4
          bit_size: 1
        - name: GPIOFRSTS
          description: GPIOF reset.
          bit_offset: 5
          bit_size: 1
        - name: GPIOGRSTS
          description: GPIOG reset.
          bit_offset: 6
          bit_size: 1
        - name: GPIOHRSTS
          description: GPIOH reset.
          bit_offset: 7
          bit_size: 1
        - name: GPIONRSTS
          description: GPION reset.
          bit_offset: 13
          bit_size: 1
        - name: GPIOORSTS
          description: GPIOO reset.
          bit_offset: 14
          bit_size: 1
        - name: GPIOPRSTS
          description: GPIOP reset.
          bit_offset: 15
          bit_size: 1
        - name: GPIOQRSTS
          description: GPIOQ reset.
          bit_offset: 16
          bit_size: 1
        - name: PWRRSTS
          description: PWR reset.
          bit_offset: 18
          bit_size: 1
        - name: CRCRSTS
          description: CRC reset.
          bit_offset: 19
          bit_size: 1
fieldset/AHB5ENCR:
    description: RCC AHB5 enable register.
    fields:
        - name: HPDMA1ENC
          description: HPDMA1 enable.
          bit_offset: 0
          bit_size: 1
        - name: DMA2DENC
          description: DMA2D enable.
          bit_offset: 1
          bit_size: 1
        - name: JPEGENC
          description: JPEG enable.
          bit_offset: 3
          bit_size: 1
        - name: FMCENC
          description: FMC enable.
          bit_offset: 4
          bit_size: 1
        - name: XSPI1ENC
          description: XSPI1 enable.
          bit_offset: 5
          bit_size: 1
        - name: PSSIENC
          description: PSSI enable.
          bit_offset: 6
          bit_size: 1
        - name: SDMMC2ENC
          description: SDMMC2 enable.
          bit_offset: 7
          bit_size: 1
        - name: SDMMC1ENC
          description: SDMMC1 enable.
          bit_offset: 8
          bit_size: 1
        - name: XSPI2ENC
          description: XSPI2 enable.
          bit_offset: 12
          bit_size: 1
        - name: XSPIMENC
          description: XSPIM enable.
          bit_offset: 13
          bit_size: 1
        - name: MCE1ENC
          description: MCE1 enable.
          bit_offset: 14
          bit_size: 1
        - name: MCE2ENC
          description: MCE2 enable.
          bit_offset: 15
          bit_size: 1
        - name: MCE3ENC
          description: MCE3 enable.
          bit_offset: 16
          bit_size: 1
        - name: XSPI3ENC
          description: XSPI3 enable.
          bit_offset: 17
          bit_size: 1
        - name: MCE4ENC
          description: MCE4 enable.
          bit_offset: 18
          bit_size: 1
        - name: GFXMMUENC
          description: GFXMMU enable.
          bit_offset: 19
          bit_size: 1
        - name: GPUENC
          description: GPU enable.
          bit_offset: 20
          bit_size: 1
        - name: ETH1MACENC
          description: ETH1MAC enable.
          bit_offset: 22
          bit_size: 1
        - name: ETH1TXENC
          description: ETH1TX enable.
          bit_offset: 23
          bit_size: 1
        - name: ETH1RXENC
          description: ETH1RX enable.
          bit_offset: 24
          bit_size: 1
        - name: ETH1ENC
          description: ETH1 enable.
          bit_offset: 25
          bit_size: 1
        - name: OTG1ENC
          description: OTG1 enable.
          bit_offset: 26
          bit_size: 1
        - name: OTGPHY1ENC
          description: OTGPHY1 enable.
          bit_offset: 27
          bit_size: 1
        - name: OTGPHY2ENC
          description: OTGPHY2 enable.
          bit_offset: 28
          bit_size: 1
        - name: OTG2ENC
          description: OTG2 enable.
          bit_offset: 29
          bit_size: 1
        - name: NPUCACHEENC
          description: NPUCACHE enable.
          bit_offset: 30
          bit_size: 1
        - name: NPUENC
          description: NPU enable.
          bit_offset: 31
          bit_size: 1
fieldset/AHB5ENR:
    description: RCC AHB5 enable register.
    fields:
        - name: HPDMA1EN
          description: HPDMA1 enable.
          bit_offset: 0
          bit_size: 1
        - name: DMA2DEN
          description: DMA2D enable.
          bit_offset: 1
          bit_size: 1
        - name: JPEGEN
          description: JPEG enable.
          bit_offset: 3
          bit_size: 1
        - name: FMCEN
          description: FMC enable.
          bit_offset: 4
          bit_size: 1
        - name: XSPI1EN
          description: XSPI1 enable.
          bit_offset: 5
          bit_size: 1
        - name: PSSIEN
          description: PSSI enable.
          bit_offset: 6
          bit_size: 1
        - name: SDMMC2EN
          description: SDMMC2 enable.
          bit_offset: 7
          bit_size: 1
        - name: SDMMC1EN
          description: SDMMC1 enable.
          bit_offset: 8
          bit_size: 1
        - name: XSPI2EN
          description: XSPI2 enable.
          bit_offset: 12
          bit_size: 1
        - name: XSPIMEN
          description: XSPIM enable.
          bit_offset: 13
          bit_size: 1
        - name: MCE1EN
          description: MCE1 enable.
          bit_offset: 14
          bit_size: 1
        - name: MCE2EN
          description: MCE2 enable.
          bit_offset: 15
          bit_size: 1
        - name: MCE3EN
          description: MCE3 enable.
          bit_offset: 16
          bit_size: 1
        - name: XSPI3EN
          description: XSPI3 enable.
          bit_offset: 17
          bit_size: 1
        - name: MCE4EN
          description: MCE4 enable.
          bit_offset: 18
          bit_size: 1
        - name: GFXMMUEN
          description: GFXMMU enable.
          bit_offset: 19
          bit_size: 1
        - name: GPUEN
          description: GPU enable.
          bit_offset: 20
          bit_size: 1
        - name: ETH1MACEN
          description: ETH1MAC enable.
          bit_offset: 22
          bit_size: 1
        - name: ETH1TXEN
          description: ETH1TX enable.
          bit_offset: 23
          bit_size: 1
        - name: ETH1RXEN
          description: ETH1RX enable.
          bit_offset: 24
          bit_size: 1
        - name: ETH1EN
          description: ETH1 enable.
          bit_offset: 25
          bit_size: 1
        - name: OTG1EN
          description: OTG1 enable.
          bit_offset: 26
          bit_size: 1
        - name: OTGPHY1EN
          description: OTGPHY1 enable.
          bit_offset: 27
          bit_size: 1
        - name: OTGPHY2EN
          description: OTGPHY2 enable.
          bit_offset: 28
          bit_size: 1
        - name: OTG2EN
          description: OTG2 enable.
          bit_offset: 29
          bit_size: 1
        - name: NPUCACHEEN
          description: NPUCACHE enable.
          bit_offset: 30
          bit_size: 1
        - name: NPUEN
          description: NPU enable.
          bit_offset: 31
          bit_size: 1
fieldset/AHB5ENSR:
    description: RCC AHB5 enable register.
    fields:
        - name: HPDMA1ENS
          description: HPDMA1 enable.
          bit_offset: 0
          bit_size: 1
        - name: DMA2DENS
          description: DMA2D enable.
          bit_offset: 1
          bit_size: 1
        - name: JPEGENS
          description: JPEG enable.
          bit_offset: 3
          bit_size: 1
        - name: FMCENS
          description: FMC enable.
          bit_offset: 4
          bit_size: 1
        - name: XSPI1ENS
          description: XSPI1 enable.
          bit_offset: 5
          bit_size: 1
        - name: PSSIENS
          description: PSSI enable.
          bit_offset: 6
          bit_size: 1
        - name: SDMMC2ENS
          description: SDMMC2 enable.
          bit_offset: 7
          bit_size: 1
        - name: SDMMC1ENS
          description: SDMMC1 enable.
          bit_offset: 8
          bit_size: 1
        - name: XSPI2ENS
          description: XSPI2 enable.
          bit_offset: 12
          bit_size: 1
        - name: XSPIMENS
          description: XSPIM enable.
          bit_offset: 13
          bit_size: 1
        - name: MCE1ENS
          description: MCE1 enable.
          bit_offset: 14
          bit_size: 1
        - name: MCE2ENS
          description: MCE2 enable.
          bit_offset: 15
          bit_size: 1
        - name: MCE3ENS
          description: MCE3 enable.
          bit_offset: 16
          bit_size: 1
        - name: XSPI3ENS
          description: XSPI3 enable.
          bit_offset: 17
          bit_size: 1
        - name: MCE4ENS
          description: MCE4 enable.
          bit_offset: 18
          bit_size: 1
        - name: GFXMMUENS
          description: GFXMMU enable.
          bit_offset: 19
          bit_size: 1
        - name: GPUENS
          description: GPU enable.
          bit_offset: 20
          bit_size: 1
        - name: ETH1MACENS
          description: ETH1MAC enable.
          bit_offset: 22
          bit_size: 1
        - name: ETH1TXENS
          description: ETH1TX enable.
          bit_offset: 23
          bit_size: 1
        - name: ETH1RXENS
          description: ETH1RX enable.
          bit_offset: 24
          bit_size: 1
        - name: ETH1ENS
          description: ETH1 enable.
          bit_offset: 25
          bit_size: 1
        - name: OTG1ENS
          description: OTG1 enable.
          bit_offset: 26
          bit_size: 1
        - name: OTGPHY1ENS
          description: OTGPHY1 enable.
          bit_offset: 27
          bit_size: 1
        - name: OTGPHY2ENS
          description: OTGPHY2 enable.
          bit_offset: 28
          bit_size: 1
        - name: OTG2ENS
          description: OTG2 enable.
          bit_offset: 29
          bit_size: 1
        - name: NPUCACHEENS
          description: NPUCACHE enable.
          bit_offset: 30
          bit_size: 1
        - name: NPUENS
          description: NPU enable.
          bit_offset: 31
          bit_size: 1
fieldset/AHB5LPENCR:
    description: RCC AHB5 Sleep enable register.
    fields:
        - name: HPDMA1LPENC
          description: HPDMA1 sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: DMA2DLPENC
          description: DMA2D sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: JPEGLPENC
          description: JPEG sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: FMCLPENC
          description: FMC sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: XSPI1LPENC
          description: XSPI1 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: PSSILPENC
          description: PSSI sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: SDMMC2LPENC
          description: SDMMC2 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: SDMMC1LPENC
          description: SDMMC1 sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: XSPI2LPENC
          description: XSPI2 sleep enable.
          bit_offset: 12
          bit_size: 1
        - name: XSPIMLPENC
          description: XSPIM sleep enable.
          bit_offset: 13
          bit_size: 1
        - name: MCE1LPENC
          description: MCE1 sleep enable.
          bit_offset: 14
          bit_size: 1
        - name: MCE2LPENC
          description: MCE2 sleep enable.
          bit_offset: 15
          bit_size: 1
        - name: MCE3LPENC
          description: MCE3 sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: XSPI3LPENC
          description: XSPI3 sleep enable.
          bit_offset: 17
          bit_size: 1
        - name: MCE4LPENC
          description: MCE4 sleep enable.
          bit_offset: 18
          bit_size: 1
        - name: GFXMMULPENC
          description: GFXMMU sleep enable.
          bit_offset: 19
          bit_size: 1
        - name: GPULPENC
          description: GPU sleep enable.
          bit_offset: 20
          bit_size: 1
        - name: ETH1MACLPENC
          description: ETH1MAC sleep enable.
          bit_offset: 22
          bit_size: 1
        - name: ETH1TXLPENC
          description: ETH1TX sleep enable.
          bit_offset: 23
          bit_size: 1
        - name: ETH1RXLPENC
          description: ETH1RX sleep enable.
          bit_offset: 24
          bit_size: 1
        - name: ETH1LPENC
          description: ETH1 sleep enable.
          bit_offset: 25
          bit_size: 1
        - name: OTG1LPENC
          description: OTG1 sleep enable.
          bit_offset: 26
          bit_size: 1
        - name: OTGPHY1LPENC
          description: OTGPHY1 sleep enable.
          bit_offset: 27
          bit_size: 1
        - name: OTGPHY2LPENC
          description: OTGPHY2 sleep enable.
          bit_offset: 28
          bit_size: 1
        - name: OTG2LPENC
          description: OTG2 sleep enable.
          bit_offset: 29
          bit_size: 1
        - name: NPUCACHELPENC
          description: NPUCACHE sleep enable.
          bit_offset: 30
          bit_size: 1
        - name: NPULPENC
          description: NPU sleep enable.
          bit_offset: 31
          bit_size: 1
fieldset/AHB5LPENR:
    description: RCC AHB5 Sleep enable register.
    fields:
        - name: HPDMA1LPEN
          description: HPDMA1 sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: DMA2DLPEN
          description: DMA2D sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: JPEGLPEN
          description: JPEG sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: FMCLPEN
          description: FMC sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: XSPI1LPEN
          description: XSPI1 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: PSSILPEN
          description: PSSI sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: SDMMC2LPEN
          description: SDMMC2 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: SDMMC1LPEN
          description: SDMMC1 sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: XSPI2LPEN
          description: XSPI2 sleep enable.
          bit_offset: 12
          bit_size: 1
        - name: XSPIMLPEN
          description: XSPIM sleep enable.
          bit_offset: 13
          bit_size: 1
        - name: MCE1LPEN
          description: MCE1 sleep enable.
          bit_offset: 14
          bit_size: 1
        - name: MCE2LPEN
          description: MCE2 sleep enable.
          bit_offset: 15
          bit_size: 1
        - name: MCE3LPEN
          description: MCE3 sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: XSPI3LPEN
          description: XSPI3 sleep enable.
          bit_offset: 17
          bit_size: 1
        - name: MCE4LPEN
          description: MCE4 sleep enable.
          bit_offset: 18
          bit_size: 1
        - name: GFXMMULPEN
          description: GFXMMU sleep enable.
          bit_offset: 19
          bit_size: 1
        - name: GPULPEN
          description: GPU sleep enable.
          bit_offset: 20
          bit_size: 1
        - name: ETH1MACLPEN
          description: ETH1MAC sleep enable.
          bit_offset: 22
          bit_size: 1
        - name: ETH1TXLPEN
          description: ETH1TX sleep enable.
          bit_offset: 23
          bit_size: 1
        - name: ETH1RXLPEN
          description: ETH1RX sleep enable.
          bit_offset: 24
          bit_size: 1
        - name: ETH1LPEN
          description: ETH1 sleep enable.
          bit_offset: 25
          bit_size: 1
        - name: OTG1LPEN
          description: OTG1 sleep enable.
          bit_offset: 26
          bit_size: 1
        - name: OTGPHY1LPEN
          description: OTGPHY1 sleep enable.
          bit_offset: 27
          bit_size: 1
        - name: OTGPHY2LPEN
          description: OTGPHY2 sleep enable.
          bit_offset: 28
          bit_size: 1
        - name: OTG2LPEN
          description: OTG2 sleep enable.
          bit_offset: 29
          bit_size: 1
        - name: NPUCACHELPEN
          description: NPUCACHE sleep enable.
          bit_offset: 30
          bit_size: 1
        - name: NPULPEN
          description: NPU sleep enable.
          bit_offset: 31
          bit_size: 1
fieldset/AHB5LPENSR:
    description: RCC AHB5 Sleep enable register.
    fields:
        - name: HPDMA1LPENS
          description: HPDMA1 sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: DMA2DLPENS
          description: DMA2D sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: JPEGLPENS
          description: JPEG sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: FMCLPENS
          description: FMC sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: XSPI1LPENS
          description: XSPI1 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: PSSILPENS
          description: PSSI sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: SDMMC2LPENS
          description: SDMMC2 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: SDMMC1LPENS
          description: SDMMC1 sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: XSPI2LPENS
          description: XSPI2 sleep enable.
          bit_offset: 12
          bit_size: 1
        - name: XSPIMLPENS
          description: XSPIM sleep enable.
          bit_offset: 13
          bit_size: 1
        - name: MCE1LPENS
          description: MCE1 sleep enable.
          bit_offset: 14
          bit_size: 1
        - name: MCE2LPENS
          description: MCE2 sleep enable.
          bit_offset: 15
          bit_size: 1
        - name: MCE3LPENS
          description: MCE3 sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: XSPI3LPENS
          description: XSPI3 sleep enable.
          bit_offset: 17
          bit_size: 1
        - name: MCE4LPENS
          description: MCE4 sleep enable.
          bit_offset: 18
          bit_size: 1
        - name: GFXMMULPENS
          description: GFXMMU sleep enable.
          bit_offset: 19
          bit_size: 1
        - name: GPULPENS
          description: GPU sleep enable.
          bit_offset: 20
          bit_size: 1
        - name: ETH1MACLPENS
          description: ETH1MAC sleep enable.
          bit_offset: 22
          bit_size: 1
        - name: ETH1TXLPENS
          description: ETH1TX sleep enable.
          bit_offset: 23
          bit_size: 1
        - name: ETH1RXLPENS
          description: ETH1RX sleep enable.
          bit_offset: 24
          bit_size: 1
        - name: ETH1LPENS
          description: ETH1 sleep enable.
          bit_offset: 25
          bit_size: 1
        - name: OTG1LPENS
          description: OTG1 sleep enable.
          bit_offset: 26
          bit_size: 1
        - name: OTGPHY1LPENS
          description: OTGPHY1 sleep enable.
          bit_offset: 27
          bit_size: 1
        - name: OTGPHY2LPENS
          description: OTGPHY2 sleep enable.
          bit_offset: 28
          bit_size: 1
        - name: OTG2LPENS
          description: OTG2 sleep enable.
          bit_offset: 29
          bit_size: 1
        - name: NPUCACHELPENS
          description: NPUCACHE sleep enable.
          bit_offset: 30
          bit_size: 1
        - name: NPULPENS
          description: NPU sleep enable.
          bit_offset: 31
          bit_size: 1
fieldset/AHB5RSTCR:
    description: RCC AHB5 reset register.
    fields:
        - name: HPDMA1RSTC
          description: HPDMA1 reset.
          bit_offset: 0
          bit_size: 1
        - name: DMA2DRSTC
          description: DMA2D reset.
          bit_offset: 1
          bit_size: 1
        - name: JPEGRSTC
          description: JPEG reset.
          bit_offset: 3
          bit_size: 1
        - name: FMCRSTC
          description: FMC reset.
          bit_offset: 4
          bit_size: 1
        - name: XSPI1RSTC
          description: XSPI1 reset.
          bit_offset: 5
          bit_size: 1
        - name: PSSIRSTC
          description: PSSI reset.
          bit_offset: 6
          bit_size: 1
        - name: SDMMC2RSTC
          description: SDMMC2 reset.
          bit_offset: 7
          bit_size: 1
        - name: SDMMC1RSTC
          description: SDMMC1 reset.
          bit_offset: 8
          bit_size: 1
        - name: XSPI2RSTC
          description: XSPI2 reset.
          bit_offset: 12
          bit_size: 1
        - name: XSPIMRSTC
          description: XSPIM reset.
          bit_offset: 13
          bit_size: 1
        - name: XSPI3RSTC
          description: XSPI3 reset.
          bit_offset: 17
          bit_size: 1
        - name: MCE4RSTC
          description: MCE4 reset.
          bit_offset: 18
          bit_size: 1
        - name: GFXMMURSTC
          description: GFXMMU reset.
          bit_offset: 19
          bit_size: 1
        - name: GPURSTC
          description: GPU reset.
          bit_offset: 20
          bit_size: 1
        - name: SYSCFGOTGHSPHY1RSTC
          description: SYSCFGOTGHSPHY1 reset.
          bit_offset: 23
          bit_size: 1
        - name: SYSCFGOTGHSPHY2RSTC
          description: SYSCFGOTGHSPHY2 reset.
          bit_offset: 24
          bit_size: 1
        - name: ETH1RSTC
          description: ETH1 reset.
          bit_offset: 25
          bit_size: 1
        - name: OTG1RSTC
          description: OTG1 reset.
          bit_offset: 26
          bit_size: 1
        - name: OTGPHY1RSTC
          description: OTGPHY1 reset.
          bit_offset: 27
          bit_size: 1
        - name: OTGPHY2RSTC
          description: OTGPHY2 reset.
          bit_offset: 28
          bit_size: 1
        - name: OTG2RSTC
          description: OTG2 reset.
          bit_offset: 29
          bit_size: 1
        - name: NPUCACHERSTC
          description: NPUCACHE reset.
          bit_offset: 30
          bit_size: 1
        - name: NPURSTC
          description: NPU reset.
          bit_offset: 31
          bit_size: 1
fieldset/AHB5RSTR:
    description: RCC AHB5 reset register.
    fields:
        - name: HPDMA1RST
          description: HPDMA1 reset.
          bit_offset: 0
          bit_size: 1
        - name: DMA2DRST
          description: DMA2D reset.
          bit_offset: 1
          bit_size: 1
        - name: JPEGRST
          description: JPEG reset.
          bit_offset: 3
          bit_size: 1
        - name: FMCRST
          description: FMC reset.
          bit_offset: 4
          bit_size: 1
        - name: XSPI1RST
          description: XSPI1 reset.
          bit_offset: 5
          bit_size: 1
        - name: PSSIRST
          description: PSSI reset.
          bit_offset: 6
          bit_size: 1
        - name: SDMMC2RST
          description: SDMMC2 reset.
          bit_offset: 7
          bit_size: 1
        - name: SDMMC1RST
          description: SDMMC1 reset.
          bit_offset: 8
          bit_size: 1
        - name: XSPI2RST
          description: XSPI2 reset.
          bit_offset: 12
          bit_size: 1
        - name: XSPIMRST
          description: XSPIM reset.
          bit_offset: 13
          bit_size: 1
        - name: XSPI3RST
          description: XSPI3 reset.
          bit_offset: 17
          bit_size: 1
        - name: MCE4RST
          description: MCE4 reset.
          bit_offset: 18
          bit_size: 1
        - name: GFXMMURST
          description: GFXMMU reset.
          bit_offset: 19
          bit_size: 1
        - name: GPURST
          description: GPU reset.
          bit_offset: 20
          bit_size: 1
        - name: SYSCFGOTGHSPHY1RST
          description: SYSCFGOTGHSPHY1 reset.
          bit_offset: 23
          bit_size: 1
        - name: SYSCFGOTGHSPHY2RST
          description: SYSCFGOTGHSPHY2 reset.
          bit_offset: 24
          bit_size: 1
        - name: ETH1RST
          description: ETH1 reset.
          bit_offset: 25
          bit_size: 1
        - name: OTG1RST
          description: OTG1 reset.
          bit_offset: 26
          bit_size: 1
        - name: OTGPHY1RST
          description: OTGPHY1 reset.
          bit_offset: 27
          bit_size: 1
        - name: OTGPHY2RST
          description: OTGPHY2 reset.
          bit_offset: 28
          bit_size: 1
        - name: OTG2RST
          description: OTG2 reset.
          bit_offset: 29
          bit_size: 1
        - name: NPUCACHERST
          description: NPUCACHE reset.
          bit_offset: 30
          bit_size: 1
        - name: NPURST
          description: NPU reset.
          bit_offset: 31
          bit_size: 1
fieldset/AHB5RSTSR:
    description: RCC AHB5 reset register.
    fields:
        - name: HPDMA1RSTS
          description: HPDMA1 reset.
          bit_offset: 0
          bit_size: 1
        - name: DMA2DRSTS
          description: DMA2D reset.
          bit_offset: 1
          bit_size: 1
        - name: JPEGRSTS
          description: JPEG reset.
          bit_offset: 3
          bit_size: 1
        - name: FMCRSTS
          description: FMC reset.
          bit_offset: 4
          bit_size: 1
        - name: XSPI1RSTS
          description: XSPI1 reset.
          bit_offset: 5
          bit_size: 1
        - name: PSSIRSTS
          description: PSSI reset.
          bit_offset: 6
          bit_size: 1
        - name: SDMMC2RSTS
          description: SDMMC2 reset.
          bit_offset: 7
          bit_size: 1
        - name: SDMMC1RSTS
          description: SDMMC1 reset.
          bit_offset: 8
          bit_size: 1
        - name: XSPI2RSTS
          description: XSPI2 reset.
          bit_offset: 12
          bit_size: 1
        - name: XSPIMRSTS
          description: XSPIM reset.
          bit_offset: 13
          bit_size: 1
        - name: XSPI3RSTS
          description: XSPI3 reset.
          bit_offset: 17
          bit_size: 1
        - name: MCE4RSTS
          description: MCE4 reset.
          bit_offset: 18
          bit_size: 1
        - name: GFXMMURSTS
          description: GFXMMU reset.
          bit_offset: 19
          bit_size: 1
        - name: GPURSTS
          description: GPU reset.
          bit_offset: 20
          bit_size: 1
        - name: SYSCFGOTGHSPHY1RSTS
          description: SYSCFGOTGHSPHY1 reset.
          bit_offset: 23
          bit_size: 1
        - name: SYSCFGOTGHSPHY2RSTS
          description: SYSCFGOTGHSPHY2 reset.
          bit_offset: 24
          bit_size: 1
        - name: ETH1RSTS
          description: ETH1 reset.
          bit_offset: 25
          bit_size: 1
        - name: OTG1RSTS
          description: OTG1 reset.
          bit_offset: 26
          bit_size: 1
        - name: OTGPHY1RSTS
          description: OTGPHY1 reset.
          bit_offset: 27
          bit_size: 1
        - name: OTGPHY2RSTS
          description: OTGPHY2 reset.
          bit_offset: 28
          bit_size: 1
        - name: OTG2RSTS
          description: OTG2 reset.
          bit_offset: 29
          bit_size: 1
        - name: NPUCACHERSTS
          description: NPUCACHE reset.
          bit_offset: 30
          bit_size: 1
        - name: NPURSTS
          description: NPU reset.
          bit_offset: 31
          bit_size: 1
fieldset/APB1HENCR:
    description: RCC APB1H enable register.
    fields:
        - name: MDIOSENC
          description: MDIOS enable.
          bit_offset: 5
          bit_size: 1
        - name: FDCANENC
          description: FDCAN enable.
          bit_offset: 8
          bit_size: 1
        - name: UCPD1ENC
          description: UCPD1 enable.
          bit_offset: 18
          bit_size: 1
fieldset/APB1HENR:
    description: RCC APB1H enable register.
    fields:
        - name: MDIOSEN
          description: MDIOS enable.
          bit_offset: 5
          bit_size: 1
        - name: FDCANEN
          description: FDCAN enable.
          bit_offset: 8
          bit_size: 1
        - name: UCPD1EN
          description: UCPD1 enable.
          bit_offset: 18
          bit_size: 1
fieldset/APB1HENSR:
    description: RCC APB1H enable register.
    fields:
        - name: MDIOSENS
          description: MDIOS enable.
          bit_offset: 5
          bit_size: 1
        - name: FDCANENS
          description: FDCAN enable.
          bit_offset: 8
          bit_size: 1
        - name: UCPD1ENS
          description: UCPD1 enable.
          bit_offset: 18
          bit_size: 1
fieldset/APB1HLPENCR:
    description: RCC APB1H Sleep enable register.
    fields:
        - name: MDIOSLPENC
          description: MDIOS sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: FDCANLPENC
          description: FDCAN sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: UCPD1LPENC
          description: UCPD1 sleep enable.
          bit_offset: 18
          bit_size: 1
fieldset/APB1HLPENR:
    description: RCC APB1H Sleep enable register.
    fields:
        - name: MDIOSLPEN
          description: MDIOS sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: FDCANLPEN
          description: FDCAN sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: UCPD1LPEN
          description: UCPD1 sleep enable.
          bit_offset: 18
          bit_size: 1
fieldset/APB1HLPENSR:
    description: RCC APB1H Sleep enable register.
    fields:
        - name: MDIOSLPENS
          description: MDIOS sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: FDCANLPENS
          description: FDCAN sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: UCPD1LPENS
          description: UCPD1 sleep enable.
          bit_offset: 18
          bit_size: 1
fieldset/APB1HRSTCR:
    description: RCC APB1H reset register.
    fields:
        - name: MDIOSRSTC
          description: MDIOS reset.
          bit_offset: 5
          bit_size: 1
        - name: FDCANRSTC
          description: FDCAN reset.
          bit_offset: 8
          bit_size: 1
        - name: UCPD1RSTC
          description: UCPD1 reset.
          bit_offset: 18
          bit_size: 1
fieldset/APB1HRSTR:
    description: RCC APB1H reset register.
    fields:
        - name: MDIOSRST
          description: MDIOS reset.
          bit_offset: 5
          bit_size: 1
        - name: FDCANRST
          description: FDCAN reset.
          bit_offset: 8
          bit_size: 1
        - name: UCPD1RST
          description: UCPD1 reset.
          bit_offset: 18
          bit_size: 1
fieldset/APB1HRSTSR:
    description: RCC APB1H reset register.
    fields:
        - name: MDIOSRSTS
          description: MDIOS reset.
          bit_offset: 5
          bit_size: 1
        - name: FDCANRSTS
          description: FDCAN reset.
          bit_offset: 8
          bit_size: 1
        - name: UCPD1RSTS
          description: UCPD1 reset.
          bit_offset: 18
          bit_size: 1
fieldset/APB1LENCR:
    description: RCC APB1L enable register.
    fields:
        - name: TIM2ENC
          description: TIM2 enable.
          bit_offset: 0
          bit_size: 1
        - name: TIM3ENC
          description: TIM3 enable.
          bit_offset: 1
          bit_size: 1
        - name: TIM4ENC
          description: TIM4 enable.
          bit_offset: 2
          bit_size: 1
        - name: TIM5ENC
          description: TIM5 enable.
          bit_offset: 3
          bit_size: 1
        - name: TIM6ENC
          description: TIM6 enable.
          bit_offset: 4
          bit_size: 1
        - name: TIM7ENC
          description: TIM7 enable.
          bit_offset: 5
          bit_size: 1
        - name: TIM12ENC
          description: TIM12 enable.
          bit_offset: 6
          bit_size: 1
        - name: TIM13ENC
          description: TIM13 enable.
          bit_offset: 7
          bit_size: 1
        - name: TIM14ENC
          description: TIM14 enable.
          bit_offset: 8
          bit_size: 1
        - name: LPTIM1ENC
          description: LPTIM1 enable.
          bit_offset: 9
          bit_size: 1
        - name: TIM10ENC
          description: TIM10 enable.
          bit_offset: 12
          bit_size: 1
        - name: TIM11ENC
          description: TIM11 enable.
          bit_offset: 13
          bit_size: 1
        - name: SPI2ENC
          description: SPI2 enable.
          bit_offset: 14
          bit_size: 1
        - name: SPI3ENC
          description: SPI3 enable.
          bit_offset: 15
          bit_size: 1
        - name: SPDIFRX1ENC
          description: SPDIFRX1 enable.
          bit_offset: 16
          bit_size: 1
        - name: USART2ENC
          description: USART2 enable.
          bit_offset: 17
          bit_size: 1
        - name: USART3ENC
          description: USART3 enable.
          bit_offset: 18
          bit_size: 1
        - name: UART4ENC
          description: UART4 enable.
          bit_offset: 19
          bit_size: 1
        - name: UART5ENC
          description: UART5 enable.
          bit_offset: 20
          bit_size: 1
        - name: I2C1ENC
          description: I2C1 enable.
          bit_offset: 21
          bit_size: 1
        - name: I2C2ENC
          description: I2C2 enable.
          bit_offset: 22
          bit_size: 1
        - name: I2C3ENC
          description: I2C3 enable.
          bit_offset: 23
          bit_size: 1
        - name: I3C1ENC
          description: I3C1 enable.
          bit_offset: 24
          bit_size: 1
        - name: I3C2ENC
          description: I3C2 enable.
          bit_offset: 25
          bit_size: 1
        - name: UART7ENC
          description: UART7 enable.
          bit_offset: 30
          bit_size: 1
        - name: UART8ENC
          description: UART8 enable.
          bit_offset: 31
          bit_size: 1
fieldset/APB1LENR:
    description: RCC APB1L enable register.
    fields:
        - name: TIM2EN
          description: TIM2 enable.
          bit_offset: 0
          bit_size: 1
        - name: TIM3EN
          description: TIM3 enable.
          bit_offset: 1
          bit_size: 1
        - name: TIM4EN
          description: TIM4 enable.
          bit_offset: 2
          bit_size: 1
        - name: TIM5EN
          description: TIM5 enable.
          bit_offset: 3
          bit_size: 1
        - name: TIM6EN
          description: TIM6 enable.
          bit_offset: 4
          bit_size: 1
        - name: TIM7EN
          description: TIM7 enable.
          bit_offset: 5
          bit_size: 1
        - name: TIM12EN
          description: TIM12 enable.
          bit_offset: 6
          bit_size: 1
        - name: TIM13EN
          description: TIM13 enable.
          bit_offset: 7
          bit_size: 1
        - name: TIM14EN
          description: TIM14 enable.
          bit_offset: 8
          bit_size: 1
        - name: LPTIM1EN
          description: LPTIM1 enable.
          bit_offset: 9
          bit_size: 1
        - name: WWDGEN
          description: WWDG enable.
          bit_offset: 11
          bit_size: 1
        - name: TIM10EN
          description: TIM10 enable.
          bit_offset: 12
          bit_size: 1
        - name: TIM11EN
          description: TIM11 enable.
          bit_offset: 13
          bit_size: 1
        - name: SPI2EN
          description: SPI2 enable.
          bit_offset: 14
          bit_size: 1
        - name: SPI3EN
          description: SPI3 enable.
          bit_offset: 15
          bit_size: 1
        - name: SPDIFRX1EN
          description: SPDIFRX1 enable.
          bit_offset: 16
          bit_size: 1
        - name: USART2EN
          description: USART2 enable.
          bit_offset: 17
          bit_size: 1
        - name: USART3EN
          description: USART3 enable.
          bit_offset: 18
          bit_size: 1
        - name: UART4EN
          description: UART4 enable.
          bit_offset: 19
          bit_size: 1
        - name: UART5EN
          description: UART5 enable.
          bit_offset: 20
          bit_size: 1
        - name: I2C1EN
          description: I2C1 enable.
          bit_offset: 21
          bit_size: 1
        - name: I2C2EN
          description: I2C2 enable.
          bit_offset: 22
          bit_size: 1
        - name: I2C3EN
          description: I2C3 enable.
          bit_offset: 23
          bit_size: 1
        - name: I3C1EN
          description: I3C1 enable.
          bit_offset: 24
          bit_size: 1
        - name: I3C2EN
          description: I3C2 enable.
          bit_offset: 25
          bit_size: 1
        - name: UART7EN
          description: UART7 enable.
          bit_offset: 30
          bit_size: 1
        - name: UART8EN
          description: UART8 enable.
          bit_offset: 31
          bit_size: 1
fieldset/APB1LENSR:
    description: RCC APB1L enable register.
    fields:
        - name: TIM2ENS
          description: TIM2 enable.
          bit_offset: 0
          bit_size: 1
        - name: TIM3ENS
          description: TIM3 enable.
          bit_offset: 1
          bit_size: 1
        - name: TIM4ENS
          description: TIM4 enable.
          bit_offset: 2
          bit_size: 1
        - name: TIM5ENS
          description: TIM5 enable.
          bit_offset: 3
          bit_size: 1
        - name: TIM6ENS
          description: TIM6 enable.
          bit_offset: 4
          bit_size: 1
        - name: TIM7ENS
          description: TIM7 enable.
          bit_offset: 5
          bit_size: 1
        - name: TIM12ENS
          description: TIM12 enable.
          bit_offset: 6
          bit_size: 1
        - name: TIM13ENS
          description: TIM13 enable.
          bit_offset: 7
          bit_size: 1
        - name: TIM14ENS
          description: TIM14 enable.
          bit_offset: 8
          bit_size: 1
        - name: LPTIM1ENS
          description: LPTIM1 enable.
          bit_offset: 9
          bit_size: 1
        - name: WWDGENS
          description: WWDG enable.
          bit_offset: 11
          bit_size: 1
        - name: TIM10ENS
          description: TIM10 enable.
          bit_offset: 12
          bit_size: 1
        - name: TIM11ENS
          description: TIM11 enable.
          bit_offset: 13
          bit_size: 1
        - name: SPI2ENS
          description: SPI2 enable.
          bit_offset: 14
          bit_size: 1
        - name: SPI3ENS
          description: SPI3 enable.
          bit_offset: 15
          bit_size: 1
        - name: SPDIFRX1ENS
          description: SPDIFRX1 enable.
          bit_offset: 16
          bit_size: 1
        - name: USART2ENS
          description: USART2 enable.
          bit_offset: 17
          bit_size: 1
        - name: USART3ENS
          description: USART3 enable.
          bit_offset: 18
          bit_size: 1
        - name: UART4ENS
          description: UART4 enable.
          bit_offset: 19
          bit_size: 1
        - name: UART5ENS
          description: UART5 enable.
          bit_offset: 20
          bit_size: 1
        - name: I2C1ENS
          description: I2C1 enable.
          bit_offset: 21
          bit_size: 1
        - name: I2C2ENS
          description: I2C2 enable.
          bit_offset: 22
          bit_size: 1
        - name: I2C3ENS
          description: I2C3 enable.
          bit_offset: 23
          bit_size: 1
        - name: I3C1ENS
          description: I3C1 enable.
          bit_offset: 24
          bit_size: 1
        - name: I3C2ENS
          description: I3C2 enable.
          bit_offset: 25
          bit_size: 1
        - name: UART7ENS
          description: UART7 enable.
          bit_offset: 30
          bit_size: 1
        - name: UART8ENS
          description: UART8 enable.
          bit_offset: 31
          bit_size: 1
fieldset/APB1LLPENCR:
    description: RCC APB1L Sleep enable register.
    fields:
        - name: TIM2LPENC
          description: TIM2 sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: TIM3LPENC
          description: TIM3 sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: TIM4LPENC
          description: TIM4 sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: TIM5LPENC
          description: TIM5 sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: TIM6LPENC
          description: TIM6 sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: TIM7LPENC
          description: TIM7 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: TIM12LPENC
          description: TIM12 sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: TIM13LPENC
          description: TIM13 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: TIM14LPENC
          description: TIM14 sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: LPTIM1LPENC
          description: LPTIM1 sleep enable.
          bit_offset: 9
          bit_size: 1
        - name: WWDGLPENC
          description: WWDG sleep enable.
          bit_offset: 11
          bit_size: 1
        - name: TIM10LPENC
          description: TIM10 sleep enable.
          bit_offset: 12
          bit_size: 1
        - name: TIM11LPENC
          description: TIM11 sleep enable.
          bit_offset: 13
          bit_size: 1
        - name: SPI2LPENC
          description: SPI2 sleep enable.
          bit_offset: 14
          bit_size: 1
        - name: SPI3LPENC
          description: SPI3 sleep enable.
          bit_offset: 15
          bit_size: 1
        - name: SPDIFRX1LPENC
          description: SPDIFRX1 sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: USART2LPENC
          description: USART2 sleep enable.
          bit_offset: 17
          bit_size: 1
        - name: USART3LPENC
          description: USART3 sleep enable.
          bit_offset: 18
          bit_size: 1
        - name: UART4LPENC
          description: UART4 sleep enable.
          bit_offset: 19
          bit_size: 1
        - name: UART5LPENC
          description: UART5 sleep enable.
          bit_offset: 20
          bit_size: 1
        - name: I2C1LPENC
          description: I2C1 sleep enable.
          bit_offset: 21
          bit_size: 1
        - name: I2C2LPENC
          description: I2C2 sleep enable.
          bit_offset: 22
          bit_size: 1
        - name: I2C3LPENC
          description: I2C3 sleep enable.
          bit_offset: 23
          bit_size: 1
        - name: I3C1LPENC
          description: I3C1 sleep enable.
          bit_offset: 24
          bit_size: 1
        - name: I3C2LPENC
          description: I3C2 sleep enable.
          bit_offset: 25
          bit_size: 1
        - name: UART7LPENC
          description: UART7 sleep enable.
          bit_offset: 30
          bit_size: 1
        - name: UART8LPENC
          description: UART8 sleep enable.
          bit_offset: 31
          bit_size: 1
fieldset/APB1LLPENR:
    description: RCC APB1L Sleep enable register.
    fields:
        - name: TIM2LPEN
          description: TIM2 sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: TIM3LPEN
          description: TIM3 sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: TIM4LPEN
          description: TIM4 sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: TIM5LPEN
          description: TIM5 sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: TIM6LPEN
          description: TIM6 sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: TIM7LPEN
          description: TIM7 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: TIM12LPEN
          description: TIM12 sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: TIM13LPEN
          description: TIM13 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: TIM14LPEN
          description: TIM14 sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: LPTIM1LPEN
          description: LPTIM1 sleep enable.
          bit_offset: 9
          bit_size: 1
        - name: WWDGLPEN
          description: WWDG sleep enable.
          bit_offset: 11
          bit_size: 1
        - name: TIM10LPEN
          description: TIM10 sleep enable.
          bit_offset: 12
          bit_size: 1
        - name: TIM11LPEN
          description: TIM11 sleep enable.
          bit_offset: 13
          bit_size: 1
        - name: SPI2LPEN
          description: SPI2 sleep enable.
          bit_offset: 14
          bit_size: 1
        - name: SPI3LPEN
          description: SPI3 sleep enable.
          bit_offset: 15
          bit_size: 1
        - name: SPDIFRX1LPEN
          description: SPDIFRX1 sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: USART2LPEN
          description: USART2 sleep enable.
          bit_offset: 17
          bit_size: 1
        - name: USART3LPEN
          description: USART3 sleep enable.
          bit_offset: 18
          bit_size: 1
        - name: UART4LPEN
          description: UART4 sleep enable.
          bit_offset: 19
          bit_size: 1
        - name: UART5LPEN
          description: UART5 sleep enable.
          bit_offset: 20
          bit_size: 1
        - name: I2C1LPEN
          description: I2C1 sleep enable.
          bit_offset: 21
          bit_size: 1
        - name: I2C2LPEN
          description: I2C2 sleep enable.
          bit_offset: 22
          bit_size: 1
        - name: I2C3LPEN
          description: I2C3 sleep enable.
          bit_offset: 23
          bit_size: 1
        - name: I3C1LPEN
          description: I3C1 sleep enable.
          bit_offset: 24
          bit_size: 1
        - name: I3C2LPEN
          description: I3C2 sleep enable.
          bit_offset: 25
          bit_size: 1
        - name: UART7LPEN
          description: UART7 sleep enable.
          bit_offset: 30
          bit_size: 1
        - name: UART8LPEN
          description: UART8 sleep enable.
          bit_offset: 31
          bit_size: 1
fieldset/APB1LLPENSR:
    description: RCC APB1L Sleep enable register.
    fields:
        - name: TIM2LPENS
          description: TIM2 sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: TIM3LPENS
          description: TIM3 sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: TIM4LPENS
          description: TIM4 sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: TIM5LPENS
          description: TIM5 sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: TIM6LPENS
          description: TIM6 sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: TIM7LPENS
          description: TIM7 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: TIM12LPENS
          description: TIM12 sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: TIM13LPENS
          description: TIM13 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: TIM14LPENS
          description: TIM14 sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: LPTIM1LPENS
          description: LPTIM1 sleep enable.
          bit_offset: 9
          bit_size: 1
        - name: WWDGLPENS
          description: WWDG sleep enable.
          bit_offset: 11
          bit_size: 1
        - name: TIM10LPENS
          description: TIM10 sleep enable.
          bit_offset: 12
          bit_size: 1
        - name: TIM11LPENS
          description: TIM11 sleep enable.
          bit_offset: 13
          bit_size: 1
        - name: SPI2LPENS
          description: SPI2 sleep enable.
          bit_offset: 14
          bit_size: 1
        - name: SPI3LPENS
          description: SPI3 sleep enable.
          bit_offset: 15
          bit_size: 1
        - name: SPDIFRX1LPENS
          description: SPDIFRX1 sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: USART2LPENS
          description: USART2 sleep enable.
          bit_offset: 17
          bit_size: 1
        - name: USART3LPENS
          description: USART3 sleep enable.
          bit_offset: 18
          bit_size: 1
        - name: UART4LPENS
          description: UART4 sleep enable.
          bit_offset: 19
          bit_size: 1
        - name: UART5LPENS
          description: UART5 sleep enable.
          bit_offset: 20
          bit_size: 1
        - name: I2C1LPENS
          description: I2C1 sleep enable.
          bit_offset: 21
          bit_size: 1
        - name: I2C2LPENS
          description: I2C2 sleep enable.
          bit_offset: 22
          bit_size: 1
        - name: I2C3LPENS
          description: I2C3 sleep enable.
          bit_offset: 23
          bit_size: 1
        - name: I3C1LPENS
          description: I3C1 sleep enable.
          bit_offset: 24
          bit_size: 1
        - name: I3C2LPENS
          description: I3C2 sleep enable.
          bit_offset: 25
          bit_size: 1
        - name: UART7LPENS
          description: UART7 sleep enable.
          bit_offset: 30
          bit_size: 1
        - name: UART8LPENS
          description: UART8 sleep enable.
          bit_offset: 31
          bit_size: 1
fieldset/APB1LRSTCR:
    description: RCC APB1L reset register.
    fields:
        - name: TIM2RSTC
          description: TIM2 reset.
          bit_offset: 0
          bit_size: 1
        - name: TIM3RSTC
          description: TIM3 reset.
          bit_offset: 1
          bit_size: 1
        - name: TIM4RSTC
          description: TIM4 reset.
          bit_offset: 2
          bit_size: 1
        - name: TIM5RSTC
          description: TIM5 reset.
          bit_offset: 3
          bit_size: 1
        - name: TIM6RSTC
          description: TIM6 reset.
          bit_offset: 4
          bit_size: 1
        - name: TIM7RSTC
          description: TIM7 reset.
          bit_offset: 5
          bit_size: 1
        - name: TIM12RSTC
          description: TIM12 reset.
          bit_offset: 6
          bit_size: 1
        - name: TIM13RSTC
          description: TIM13 reset.
          bit_offset: 7
          bit_size: 1
        - name: TIM14RSTC
          description: TIM14 reset.
          bit_offset: 8
          bit_size: 1
        - name: LPTIM1RSTC
          description: LPTIM1 reset.
          bit_offset: 9
          bit_size: 1
        - name: WWDGRSTC
          description: WWDG reset.
          bit_offset: 11
          bit_size: 1
        - name: TIM10RSTC
          description: TIM10 reset.
          bit_offset: 12
          bit_size: 1
        - name: TIM11RSTC
          description: TIM11 reset.
          bit_offset: 13
          bit_size: 1
        - name: SPI2RSTC
          description: SPI2 reset.
          bit_offset: 14
          bit_size: 1
        - name: SPI3RSTC
          description: SPI3 reset.
          bit_offset: 15
          bit_size: 1
        - name: SPDIFRX1RSTC
          description: SPDIFRX1 reset.
          bit_offset: 16
          bit_size: 1
        - name: USART2RSTC
          description: USART2 reset.
          bit_offset: 17
          bit_size: 1
        - name: USART3RSTC
          description: USART3 reset.
          bit_offset: 18
          bit_size: 1
        - name: UART4RSTC
          description: UART4 reset.
          bit_offset: 19
          bit_size: 1
        - name: UART5RSTC
          description: UART5 reset.
          bit_offset: 20
          bit_size: 1
        - name: I2C1RSTC
          description: I2C1 reset.
          bit_offset: 21
          bit_size: 1
        - name: I2C2RSTC
          description: I2C2 reset.
          bit_offset: 22
          bit_size: 1
        - name: I2C3RSTC
          description: I2C3 reset.
          bit_offset: 23
          bit_size: 1
        - name: I3C1RSTC
          description: I3C1 reset.
          bit_offset: 24
          bit_size: 1
        - name: I3C2RSTC
          description: I3C2 reset.
          bit_offset: 25
          bit_size: 1
        - name: UART7RSTC
          description: UART7 reset.
          bit_offset: 30
          bit_size: 1
        - name: UART8RSTC
          description: UART8 reset.
          bit_offset: 31
          bit_size: 1
fieldset/APB1LRSTR:
    description: RCC APB1L reset register.
    fields:
        - name: TIM2RST
          description: TIM2 reset.
          bit_offset: 0
          bit_size: 1
        - name: TIM3RST
          description: TIM3 reset.
          bit_offset: 1
          bit_size: 1
        - name: TIM4RST
          description: TIM4 reset.
          bit_offset: 2
          bit_size: 1
        - name: TIM5RST
          description: TIM5 reset.
          bit_offset: 3
          bit_size: 1
        - name: TIM6RST
          description: TIM6 reset.
          bit_offset: 4
          bit_size: 1
        - name: TIM7RST
          description: TIM7 reset.
          bit_offset: 5
          bit_size: 1
        - name: TIM12RST
          description: TIM12 reset.
          bit_offset: 6
          bit_size: 1
        - name: TIM13RST
          description: TIM13 reset.
          bit_offset: 7
          bit_size: 1
        - name: TIM14RST
          description: TIM14 reset.
          bit_offset: 8
          bit_size: 1
        - name: LPTIM1RST
          description: LPTIM1 reset.
          bit_offset: 9
          bit_size: 1
        - name: WWDGRST
          description: WWDG reset.
          bit_offset: 11
          bit_size: 1
        - name: TIM10RST
          description: TIM10 reset.
          bit_offset: 12
          bit_size: 1
        - name: TIM11RST
          description: TIM11 reset.
          bit_offset: 13
          bit_size: 1
        - name: SPI2RST
          description: SPI2 reset.
          bit_offset: 14
          bit_size: 1
        - name: SPI3RST
          description: SPI3 reset.
          bit_offset: 15
          bit_size: 1
        - name: SPDIFRX1RST
          description: SPDIFRX1 reset.
          bit_offset: 16
          bit_size: 1
        - name: USART2RST
          description: USART2 reset.
          bit_offset: 17
          bit_size: 1
        - name: USART3RST
          description: USART3 reset.
          bit_offset: 18
          bit_size: 1
        - name: UART4RST
          description: UART4 reset.
          bit_offset: 19
          bit_size: 1
        - name: UART5RST
          description: UART5 reset.
          bit_offset: 20
          bit_size: 1
        - name: I2C1RST
          description: I2C1 reset.
          bit_offset: 21
          bit_size: 1
        - name: I2C2RST
          description: I2C2 reset.
          bit_offset: 22
          bit_size: 1
        - name: I2C3RST
          description: I2C3 reset.
          bit_offset: 23
          bit_size: 1
        - name: I3C1RST
          description: I3C1 reset.
          bit_offset: 24
          bit_size: 1
        - name: I3C2RST
          description: I3C2 reset.
          bit_offset: 25
          bit_size: 1
        - name: UART7RST
          description: UART7 reset.
          bit_offset: 30
          bit_size: 1
        - name: UART8RST
          description: UART8 reset.
          bit_offset: 31
          bit_size: 1
fieldset/APB1LRSTSR:
    description: RCC APB1L reset register.
    fields:
        - name: TIM2RSTS
          description: TIM2 reset.
          bit_offset: 0
          bit_size: 1
        - name: TIM3RSTS
          description: TIM3 reset.
          bit_offset: 1
          bit_size: 1
        - name: TIM4RSTS
          description: TIM4 reset.
          bit_offset: 2
          bit_size: 1
        - name: TIM5RSTS
          description: TIM5 reset.
          bit_offset: 3
          bit_size: 1
        - name: TIM6RSTS
          description: TIM6 reset.
          bit_offset: 4
          bit_size: 1
        - name: TIM7RSTS
          description: TIM7 reset.
          bit_offset: 5
          bit_size: 1
        - name: TIM12RSTS
          description: TIM12 reset.
          bit_offset: 6
          bit_size: 1
        - name: TIM13RSTS
          description: TIM13 reset.
          bit_offset: 7
          bit_size: 1
        - name: TIM14RSTS
          description: TIM14 reset.
          bit_offset: 8
          bit_size: 1
        - name: LPTIM1RSTS
          description: LPTIM1 reset.
          bit_offset: 9
          bit_size: 1
        - name: WWDGRSTS
          description: WWDG reset.
          bit_offset: 11
          bit_size: 1
        - name: TIM10RSTS
          description: TIM10 reset.
          bit_offset: 12
          bit_size: 1
        - name: TIM11RSTS
          description: TIM11 reset.
          bit_offset: 13
          bit_size: 1
        - name: SPI2RSTS
          description: SPI2 reset.
          bit_offset: 14
          bit_size: 1
        - name: SPI3RSTS
          description: SPI3 reset.
          bit_offset: 15
          bit_size: 1
        - name: SPDIFRX1RSTS
          description: SPDIFRX1 reset.
          bit_offset: 16
          bit_size: 1
        - name: USART2RSTS
          description: USART2 reset.
          bit_offset: 17
          bit_size: 1
        - name: USART3RSTS
          description: USART3 reset.
          bit_offset: 18
          bit_size: 1
        - name: UART4RSTS
          description: UART4 reset.
          bit_offset: 19
          bit_size: 1
        - name: UART5RSTS
          description: UART5 reset.
          bit_offset: 20
          bit_size: 1
        - name: I2C1RSTS
          description: I2C1 reset.
          bit_offset: 21
          bit_size: 1
        - name: I2C2RSTS
          description: I2C2 reset.
          bit_offset: 22
          bit_size: 1
        - name: I2C3RSTS
          description: I2C3 reset.
          bit_offset: 23
          bit_size: 1
        - name: I3C1RSTS
          description: I3C1 reset.
          bit_offset: 24
          bit_size: 1
        - name: I3C2RSTS
          description: I3C2 reset.
          bit_offset: 25
          bit_size: 1
        - name: UART7RSTS
          description: UART7 reset.
          bit_offset: 30
          bit_size: 1
        - name: UART8RSTS
          description: UART8 reset.
          bit_offset: 31
          bit_size: 1
fieldset/APB2ENCR:
    description: RCC APB2 enable register.
    fields:
        - name: TIM1ENC
          description: TIM1 enable.
          bit_offset: 0
          bit_size: 1
        - name: TIM8ENC
          description: TIM8 enable.
          bit_offset: 1
          bit_size: 1
        - name: USART1ENC
          description: USART1 enable.
          bit_offset: 4
          bit_size: 1
        - name: USART6ENC
          description: USART6 enable.
          bit_offset: 5
          bit_size: 1
        - name: UART9ENC
          description: UART9 enable.
          bit_offset: 6
          bit_size: 1
        - name: USART10ENC
          description: USART10 enable.
          bit_offset: 7
          bit_size: 1
        - name: SPI1ENC
          description: SPI1 enable.
          bit_offset: 12
          bit_size: 1
        - name: SPI4ENC
          description: SPI4 enable.
          bit_offset: 13
          bit_size: 1
        - name: TIM18ENC
          description: TIM18 enable.
          bit_offset: 15
          bit_size: 1
        - name: TIM15ENC
          description: TIM15 enable.
          bit_offset: 16
          bit_size: 1
        - name: TIM16ENC
          description: TIM16 enable.
          bit_offset: 17
          bit_size: 1
        - name: TIM17ENC
          description: TIM17 enable.
          bit_offset: 18
          bit_size: 1
        - name: TIM9ENC
          description: TIM9 enable.
          bit_offset: 19
          bit_size: 1
        - name: SPI5ENC
          description: SPI5 enable.
          bit_offset: 20
          bit_size: 1
        - name: SAI1ENC
          description: SAI1 enable.
          bit_offset: 21
          bit_size: 1
        - name: SAI2ENC
          description: SAI2 enable.
          bit_offset: 22
          bit_size: 1
fieldset/APB2ENR:
    description: RCC APB2 enable register.
    fields:
        - name: TIM1EN
          description: TIM1 enable.
          bit_offset: 0
          bit_size: 1
        - name: TIM8EN
          description: TIM8 enable.
          bit_offset: 1
          bit_size: 1
        - name: USART1EN
          description: USART1 enable.
          bit_offset: 4
          bit_size: 1
        - name: USART6EN
          description: USART6 enable.
          bit_offset: 5
          bit_size: 1
        - name: UART9EN
          description: UART9 enable.
          bit_offset: 6
          bit_size: 1
        - name: USART10EN
          description: USART10 enable.
          bit_offset: 7
          bit_size: 1
        - name: SPI1EN
          description: SPI1 enable.
          bit_offset: 12
          bit_size: 1
        - name: SPI4EN
          description: SPI4 enable.
          bit_offset: 13
          bit_size: 1
        - name: TIM18EN
          description: TIM18 enable.
          bit_offset: 15
          bit_size: 1
        - name: TIM15EN
          description: TIM15 enable.
          bit_offset: 16
          bit_size: 1
        - name: TIM16EN
          description: TIM16 enable.
          bit_offset: 17
          bit_size: 1
        - name: TIM17EN
          description: TIM17 enable.
          bit_offset: 18
          bit_size: 1
        - name: TIM9EN
          description: TIM9 enable.
          bit_offset: 19
          bit_size: 1
        - name: SPI5EN
          description: SPI5 enable.
          bit_offset: 20
          bit_size: 1
        - name: SAI1EN
          description: SAI1 enable.
          bit_offset: 21
          bit_size: 1
        - name: SAI2EN
          description: SAI2 enable.
          bit_offset: 22
          bit_size: 1
fieldset/APB2ENSR:
    description: RCC APB2 enable register.
    fields:
        - name: TIM1ENS
          description: TIM1 enable.
          bit_offset: 0
          bit_size: 1
        - name: TIM8ENS
          description: TIM8 enable.
          bit_offset: 1
          bit_size: 1
        - name: USART1ENS
          description: USART1 enable.
          bit_offset: 4
          bit_size: 1
        - name: USART6ENS
          description: USART6 enable.
          bit_offset: 5
          bit_size: 1
        - name: UART9ENS
          description: UART9 enable.
          bit_offset: 6
          bit_size: 1
        - name: USART10ENS
          description: USART10 enable.
          bit_offset: 7
          bit_size: 1
        - name: SPI1ENS
          description: SPI1 enable.
          bit_offset: 12
          bit_size: 1
        - name: SPI4ENS
          description: SPI4 enable.
          bit_offset: 13
          bit_size: 1
        - name: TIM18ENS
          description: TIM18 enable.
          bit_offset: 15
          bit_size: 1
        - name: TIM15ENS
          description: TIM15 enable.
          bit_offset: 16
          bit_size: 1
        - name: TIM16ENS
          description: TIM16 enable.
          bit_offset: 17
          bit_size: 1
        - name: TIM17ENS
          description: TIM17 enable.
          bit_offset: 18
          bit_size: 1
        - name: TIM9ENS
          description: TIM9 enable.
          bit_offset: 19
          bit_size: 1
        - name: SPI5ENS
          description: SPI5 enable.
          bit_offset: 20
          bit_size: 1
        - name: SAI1ENS
          description: SAI1 enable.
          bit_offset: 21
          bit_size: 1
        - name: SAI2ENS
          description: SAI2 enable.
          bit_offset: 22
          bit_size: 1
fieldset/APB2LPENCR:
    description: RCC APB2 Sleep enable register.
    fields:
        - name: TIM1LPENC
          description: TIM1 sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: TIM8LPENC
          description: TIM8 sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: USART1LPENC
          description: USART1 sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: USART6LPENC
          description: USART6 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: UART9LPENC
          description: UART9 sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: USART10LPENC
          description: USART10 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: SPI1LPENC
          description: SPI1 sleep enable.
          bit_offset: 12
          bit_size: 1
        - name: SPI4LPENC
          description: SPI4 sleep enable.
          bit_offset: 13
          bit_size: 1
        - name: TIM18LPENC
          description: TIM18 sleep enable.
          bit_offset: 15
          bit_size: 1
        - name: TIM15LPENC
          description: TIM15 sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: TIM16LPENC
          description: TIM16 sleep enable.
          bit_offset: 17
          bit_size: 1
        - name: TIM17LPENC
          description: TIM17 sleep enable.
          bit_offset: 18
          bit_size: 1
        - name: TIM9LPENC
          description: TIM9 sleep enable.
          bit_offset: 19
          bit_size: 1
        - name: SPI5LPENC
          description: SPI5 sleep enable.
          bit_offset: 20
          bit_size: 1
        - name: SAI1LPENC
          description: SAI1 sleep enable.
          bit_offset: 21
          bit_size: 1
        - name: SAI2LPENC
          description: SAI2 sleep enable.
          bit_offset: 22
          bit_size: 1
fieldset/APB2LPENR:
    description: RCC APB2 Sleep enable register.
    fields:
        - name: TIM1LPEN
          description: TIM1 sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: TIM8LPEN
          description: TIM8 sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: USART1LPEN
          description: USART1 sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: USART6LPEN
          description: USART6 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: UART9LPEN
          description: UART9 sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: USART10LPEN
          description: USART10 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: SPI1LPEN
          description: SPI1 sleep enable.
          bit_offset: 12
          bit_size: 1
        - name: SPI4LPEN
          description: SPI4 sleep enable.
          bit_offset: 13
          bit_size: 1
        - name: TIM18LPEN
          description: TIM18 sleep enable.
          bit_offset: 15
          bit_size: 1
        - name: TIM15LPEN
          description: TIM15 sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: TIM16LPEN
          description: TIM16 sleep enable.
          bit_offset: 17
          bit_size: 1
        - name: TIM17LPEN
          description: TIM17 sleep enable.
          bit_offset: 18
          bit_size: 1
        - name: TIM9LPEN
          description: TIM9 sleep enable.
          bit_offset: 19
          bit_size: 1
        - name: SPI5LPEN
          description: SPI5 sleep enable.
          bit_offset: 20
          bit_size: 1
        - name: SAI1LPEN
          description: SAI1 sleep enable.
          bit_offset: 21
          bit_size: 1
        - name: SAI2LPEN
          description: SAI2 sleep enable.
          bit_offset: 22
          bit_size: 1
fieldset/APB2LPENSR:
    description: RCC APB2 Sleep enable register.
    fields:
        - name: TIM1LPENS
          description: TIM1 sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: TIM8LPENS
          description: TIM8 sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: USART1LPENS
          description: USART1 sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: USART6LPENS
          description: USART6 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: UART9LPENS
          description: UART9 sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: USART10LPENS
          description: USART10 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: SPI1LPENS
          description: SPI1 sleep enable.
          bit_offset: 12
          bit_size: 1
        - name: SPI4LPENS
          description: SPI4 sleep enable.
          bit_offset: 13
          bit_size: 1
        - name: TIM18LPENS
          description: TIM18 sleep enable.
          bit_offset: 15
          bit_size: 1
        - name: TIM15LPENS
          description: TIM15 sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: TIM16LPENS
          description: TIM16 sleep enable.
          bit_offset: 17
          bit_size: 1
        - name: TIM17LPENS
          description: TIM17 sleep enable.
          bit_offset: 18
          bit_size: 1
        - name: TIM9LPENS
          description: TIM9 sleep enable.
          bit_offset: 19
          bit_size: 1
        - name: SPI5LPENS
          description: SPI5 sleep enable.
          bit_offset: 20
          bit_size: 1
        - name: SAI1LPENS
          description: SAI1 sleep enable.
          bit_offset: 21
          bit_size: 1
        - name: SAI2LPENS
          description: SAI2 sleep enable.
          bit_offset: 22
          bit_size: 1
fieldset/APB2RSTCR:
    description: RCC APB2 reset register.
    fields:
        - name: TIM1RSTC
          description: TIM1 reset.
          bit_offset: 0
          bit_size: 1
        - name: TIM8RSTC
          description: TIM8 reset.
          bit_offset: 1
          bit_size: 1
        - name: USART1RSTC
          description: USART1 reset.
          bit_offset: 4
          bit_size: 1
        - name: USART6RSTC
          description: USART6 reset.
          bit_offset: 5
          bit_size: 1
        - name: UART9RSTC
          description: UART9 reset.
          bit_offset: 6
          bit_size: 1
        - name: USART10RSTC
          description: USART10 reset.
          bit_offset: 7
          bit_size: 1
        - name: SPI1RSTC
          description: SPI1 reset.
          bit_offset: 12
          bit_size: 1
        - name: SPI4RSTC
          description: SPI4 reset.
          bit_offset: 13
          bit_size: 1
        - name: TIM18RSTC
          description: TIM18 reset.
          bit_offset: 15
          bit_size: 1
        - name: TIM15RSTC
          description: TIM15 reset.
          bit_offset: 16
          bit_size: 1
        - name: TIM16RSTC
          description: TIM16 reset.
          bit_offset: 17
          bit_size: 1
        - name: TIM17RSTC
          description: TIM17 reset.
          bit_offset: 18
          bit_size: 1
        - name: TIM9RSTC
          description: TIM9 reset.
          bit_offset: 19
          bit_size: 1
        - name: SPI5RSTC
          description: SPI5 reset.
          bit_offset: 20
          bit_size: 1
        - name: SAI1RSTC
          description: SAI1 reset.
          bit_offset: 21
          bit_size: 1
        - name: SAI2RSTC
          description: SAI2 reset.
          bit_offset: 22
          bit_size: 1
fieldset/APB2RSTR:
    description: RCC APB2 reset register.
    fields:
        - name: TIM1RST
          description: TIM1 reset.
          bit_offset: 0
          bit_size: 1
        - name: TIM8RST
          description: TIM8 reset.
          bit_offset: 1
          bit_size: 1
        - name: USART1RST
          description: USART1 reset.
          bit_offset: 4
          bit_size: 1
        - name: USART6RST
          description: USART6 reset.
          bit_offset: 5
          bit_size: 1
        - name: UART9RST
          description: UART9 reset.
          bit_offset: 6
          bit_size: 1
        - name: USART10RST
          description: USART10 reset.
          bit_offset: 7
          bit_size: 1
        - name: SPI1RST
          description: SPI1 reset.
          bit_offset: 12
          bit_size: 1
        - name: SPI4RST
          description: SPI4 reset.
          bit_offset: 13
          bit_size: 1
        - name: TIM18RST
          description: TIM18 reset.
          bit_offset: 15
          bit_size: 1
        - name: TIM15RST
          description: TIM15 reset.
          bit_offset: 16
          bit_size: 1
        - name: TIM16RST
          description: TIM16 reset.
          bit_offset: 17
          bit_size: 1
        - name: TIM17RST
          description: TIM17 reset.
          bit_offset: 18
          bit_size: 1
        - name: TIM9RST
          description: TIM9 reset.
          bit_offset: 19
          bit_size: 1
        - name: SPI5RST
          description: SPI5 reset.
          bit_offset: 20
          bit_size: 1
        - name: SAI1RST
          description: SAI1 reset.
          bit_offset: 21
          bit_size: 1
        - name: SAI2RST
          description: SAI2 reset.
          bit_offset: 22
          bit_size: 1
fieldset/APB2RSTSR:
    description: RCC APB2 reset register.
    fields:
        - name: TIM1RSTS
          description: TIM1 reset.
          bit_offset: 0
          bit_size: 1
        - name: TIM8RSTS
          description: TIM8 reset.
          bit_offset: 1
          bit_size: 1
        - name: USART1RSTS
          description: USART1 reset.
          bit_offset: 4
          bit_size: 1
        - name: USART6RSTS
          description: USART6 reset.
          bit_offset: 5
          bit_size: 1
        - name: UART9RSTS
          description: UART9 reset.
          bit_offset: 6
          bit_size: 1
        - name: USART10RSTS
          description: USART10 reset.
          bit_offset: 7
          bit_size: 1
        - name: SPI1RSTS
          description: SPI1 reset.
          bit_offset: 12
          bit_size: 1
        - name: SPI4RSTS
          description: SPI4 reset.
          bit_offset: 13
          bit_size: 1
        - name: TIM18RSTS
          description: TIM18 reset.
          bit_offset: 15
          bit_size: 1
        - name: TIM15RSTS
          description: TIM15 reset.
          bit_offset: 16
          bit_size: 1
        - name: TIM16RSTS
          description: TIM16 reset.
          bit_offset: 17
          bit_size: 1
        - name: TIM17RSTS
          description: TIM17 reset.
          bit_offset: 18
          bit_size: 1
        - name: TIM9RSTS
          description: TIM9 reset.
          bit_offset: 19
          bit_size: 1
        - name: SPI5RSTS
          description: SPI5 reset.
          bit_offset: 20
          bit_size: 1
        - name: SAI1RSTS
          description: SAI1 reset.
          bit_offset: 21
          bit_size: 1
        - name: SAI2RSTS
          description: SAI2 reset.
          bit_offset: 22
          bit_size: 1
fieldset/APB3ENCR:
    description: RCC APB3 enable register.
    fields:
        - name: DFTENC
          description: DFT enable.
          bit_offset: 2
          bit_size: 1
fieldset/APB3ENR:
    description: RCC APB3 enable register.
    fields:
        - name: DFTEN
          description: DFT enable.
          bit_offset: 2
          bit_size: 1
fieldset/APB3ENSR:
    description: RCC APB3 enable register.
    fields:
        - name: DFTENS
          description: DFT enable.
          bit_offset: 2
          bit_size: 1
fieldset/APB3LPENCR:
    description: RCC APB3 Sleep enable register.
    fields:
        - name: DFTLPENC
          description: DFT sleep enable.
          bit_offset: 2
          bit_size: 1
fieldset/APB3LPENR:
    description: RCC APB3 Sleep enable register.
    fields:
        - name: DFTLPEN
          description: DFT sleep enable.
          bit_offset: 2
          bit_size: 1
fieldset/APB3LPENSR:
    description: RCC APB3 Sleep enable register.
    fields:
        - name: DFTLPENS
          description: DFT sleep enable.
          bit_offset: 2
          bit_size: 1
fieldset/APB4HENCR:
    description: RCC APB4H enable register.
    fields:
        - name: SYSCFGENC
          description: SYSCFG enable.
          bit_offset: 0
          bit_size: 1
        - name: BSECENC
          description: BSEC enable.
          bit_offset: 1
          bit_size: 1
        - name: DTSENC
          description: DTS enable.
          bit_offset: 2
          bit_size: 1
        - name: BUSPERFMENC
          description: BUSPERFM enable.
          bit_offset: 4
          bit_size: 1
fieldset/APB4HENR:
    description: RCC APB4H enable register.
    fields:
        - name: SYSCFGEN
          description: SYSCFG enable.
          bit_offset: 0
          bit_size: 1
        - name: BSECEN
          description: BSEC enable.
          bit_offset: 1
          bit_size: 1
        - name: DTSEN
          description: DTS enable.
          bit_offset: 2
          bit_size: 1
        - name: BUSPERFMEN
          description: BUSPERFM enable.
          bit_offset: 4
          bit_size: 1
fieldset/APB4HENSR:
    description: RCC APB4H enable register.
    fields:
        - name: SYSCFGENS
          description: SYSCFG enable.
          bit_offset: 0
          bit_size: 1
        - name: BSECENS
          description: BSEC enable.
          bit_offset: 1
          bit_size: 1
        - name: DTSENS
          description: DTS enable.
          bit_offset: 2
          bit_size: 1
        - name: BUSPERFMENS
          description: BUSPERFM enable.
          bit_offset: 4
          bit_size: 1
fieldset/APB4HLPENCR:
    description: RCC APB4H Sleep enable register.
    fields:
        - name: SYSCFGLPENC
          description: SYSCFG sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: BSECLPENC
          description: BSEC sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: DTSLPENC
          description: DTS sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: BUSPERFMLPENC
          description: BUSPERFM sleep enable.
          bit_offset: 4
          bit_size: 1
fieldset/APB4HLPENR:
    description: RCC APB4H Sleep enable register.
    fields:
        - name: SYSCFGLPEN
          description: SYSCFG sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: BSECLPEN
          description: BSEC sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: DTSLPEN
          description: DTS sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: BUSPERFMLPEN
          description: BUSPERFM sleep enable.
          bit_offset: 4
          bit_size: 1
fieldset/APB4HLPENSR:
    description: RCC APB4H Sleep enable register.
    fields:
        - name: SYSCFGLPENS
          description: SYSCFG sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: BSECLPENS
          description: BSEC sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: DTSLPENS
          description: DTS sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: BUSPERFMLPENS
          description: BUSPERFM sleep enable.
          bit_offset: 4
          bit_size: 1
fieldset/APB4HRSTCR:
    description: RCC APB4H reset register.
    fields:
        - name: SYSCFGRSTC
          description: SYSCFG reset.
          bit_offset: 0
          bit_size: 1
        - name: DTSRSTC
          description: DTS reset.
          bit_offset: 2
          bit_size: 1
        - name: BUSPERFMRSTC
          description: BUSPERFM reset.
          bit_offset: 4
          bit_size: 1
fieldset/APB4HRSTR:
    description: RCC APB4H reset register.
    fields:
        - name: SYSCFGRST
          description: SYSCFG reset.
          bit_offset: 0
          bit_size: 1
        - name: DTSRST
          description: DTS reset.
          bit_offset: 2
          bit_size: 1
        - name: BUSPERFMRST
          description: BUSPERFM reset.
          bit_offset: 4
          bit_size: 1
fieldset/APB4HRSTSR:
    description: RCC APB4H reset register.
    fields:
        - name: SYSCFGRSTS
          description: SYSCFG reset.
          bit_offset: 0
          bit_size: 1
        - name: DTSRSTS
          description: DTS reset.
          bit_offset: 2
          bit_size: 1
        - name: BUSPERFMRSTS
          description: BUSPERFM reset.
          bit_offset: 4
          bit_size: 1
fieldset/APB4LENCR:
    description: RCC APB4L enable register.
    fields:
        - name: HDPENC
          description: HDP enable.
          bit_offset: 2
          bit_size: 1
        - name: LPUART1ENC
          description: LPUART1 enable.
          bit_offset: 3
          bit_size: 1
        - name: SPI6ENC
          description: SPI6 enable.
          bit_offset: 5
          bit_size: 1
        - name: I2C4ENC
          description: I2C4 enable.
          bit_offset: 7
          bit_size: 1
        - name: LPTIM2ENC
          description: LPTIM2 enable.
          bit_offset: 9
          bit_size: 1
        - name: LPTIM3ENC
          description: LPTIM3 enable.
          bit_offset: 10
          bit_size: 1
        - name: LPTIM4ENC
          description: LPTIM4 enable.
          bit_offset: 11
          bit_size: 1
        - name: LPTIM5ENC
          description: LPTIM5 enable.
          bit_offset: 12
          bit_size: 1
        - name: VREFBUFENC
          description: VREFBUF enable.
          bit_offset: 15
          bit_size: 1
        - name: RTCENC
          description: RTC enable.
          bit_offset: 16
          bit_size: 1
        # Commented out as of duplicate with RTCENS but not sure if really the way to go
        #  - name: RTCAPBENC
        #    description: RTCAPB enable.
        #    bit_offset: 17
        #    bit_size: 1
        - name: R2GRETENC
          description: R2GRET enable.
          bit_offset: 22
          bit_size: 1
        - name: R2GNPUENC
          description: R2GNPU enable.
          bit_offset: 23
          bit_size: 1
        - name: SERFENC
          description: SERF enable.
          bit_offset: 31
          bit_size: 1
fieldset/APB4LENR:
    description: RCC APB4L enable register.
    fields:
        - name: HDPEN
          description: HDP enable.
          bit_offset: 2
          bit_size: 1
        - name: LPUART1EN
          description: LPUART1 enable.
          bit_offset: 3
          bit_size: 1
        - name: SPI6EN
          description: SPI6 enable.
          bit_offset: 5
          bit_size: 1
        - name: I2C4EN
          description: I2C4 enable.
          bit_offset: 7
          bit_size: 1
        - name: LPTIM2EN
          description: LPTIM2 enable.
          bit_offset: 9
          bit_size: 1
        - name: LPTIM3EN
          description: LPTIM3 enable.
          bit_offset: 10
          bit_size: 1
        - name: LPTIM4EN
          description: LPTIM4 enable.
          bit_offset: 11
          bit_size: 1
        - name: LPTIM5EN
          description: LPTIM5 enable.
          bit_offset: 12
          bit_size: 1
        - name: VREFBUFEN
          description: VREFBUF enable.
          bit_offset: 15
          bit_size: 1
        - name: RTCEN
          description: RTC enable.
          bit_offset: 16
          bit_size: 1
        # Commented out as of duplicate with RTCENS but not sure if really the way to go
        #  - name: RTCAPBEN
        #    description: RTCAPB enable.
        #    bit_offset: 17
        #    bit_size: 1
        - name: R2GRETEN
          description: R2GRET enable.
          bit_offset: 22
          bit_size: 1
        - name: R2GNPUEN
          description: R2GNPU enable.
          bit_offset: 23
          bit_size: 1
        - name: SERFEN
          description: SERF enable.
          bit_offset: 31
          bit_size: 1
fieldset/APB4LENSR:
    description: RCC APB4L enable register.
    fields:
        - name: HDPENS
          description: HDP enable.
          bit_offset: 2
          bit_size: 1
        - name: LPUART1ENS
          description: LPUART1 enable.
          bit_offset: 3
          bit_size: 1
        - name: SPI6ENS
          description: SPI6 enable.
          bit_offset: 5
          bit_size: 1
        - name: I2C4ENS
          description: I2C4 enable.
          bit_offset: 7
          bit_size: 1
        - name: LPTIM2ENS
          description: LPTIM2 enable.
          bit_offset: 9
          bit_size: 1
        - name: LPTIM3ENS
          description: LPTIM3 enable.
          bit_offset: 10
          bit_size: 1
        - name: LPTIM4ENS
          description: LPTIM4 enable.
          bit_offset: 11
          bit_size: 1
        - name: LPTIM5ENS
          description: LPTIM5 enable.
          bit_offset: 12
          bit_size: 1
        - name: VREFBUFENS
          description: VREFBUF enable.
          bit_offset: 15
          bit_size: 1
        - name: RTCENS
          description: RTC enable.
          bit_offset: 16
          bit_size: 1
        # Commented out as of duplicate with RTCENS but not sure if really the way to go
        #  - name: RTCAPBENS
        #    description: RTCAPB enable.
        #    bit_offset: 17
        #    bit_size: 1
        - name: R2GRETENS
          description: R2GRET enable.
          bit_offset: 22
          bit_size: 1
        - name: R2GNPUENS
          description: R2GNPU enable.
          bit_offset: 23
          bit_size: 1
        - name: SERFENS
          description: SERF enable.
          bit_offset: 31
          bit_size: 1
fieldset/APB4LLPENCR:
    description: RCC APB4L Sleep enable register.
    fields:
        - name: HDPLPENC
          description: HDP sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: LPUART1LPENC
          description: LPUART1 sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: SPI6LPENC
          description: SPI6 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: I2C4LPENC
          description: I2C4 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: LPTIM2LPENC
          description: LPTIM2 sleep enable.
          bit_offset: 9
          bit_size: 1
        - name: LPTIM3LPENC
          description: LPTIM3 sleep enable.
          bit_offset: 10
          bit_size: 1
        - name: LPTIM4LPENC
          description: LPTIM4 sleep enable.
          bit_offset: 11
          bit_size: 1
        - name: LPTIM5LPENC
          description: LPTIM5 sleep enable.
          bit_offset: 12
          bit_size: 1
        - name: VREFBUFLPENC
          description: VREFBUF sleep enable.
          bit_offset: 15
          bit_size: 1
        - name: RTCLPENC
          description: RTC sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: RTCAPBLPENC
          description: RTCAPB sleep enable.
          bit_offset: 17
          bit_size: 1
        - name: R2GRETLPENC
          description: R2GRET sleep enable.
          bit_offset: 22
          bit_size: 1
        - name: R2GNPULPENC
          description: R2GNPU sleep enable.
          bit_offset: 23
          bit_size: 1
        - name: SERFLPENC
          description: SERF sleep enable.
          bit_offset: 31
          bit_size: 1
fieldset/APB4LLPENR:
    description: RCC APB4L Sleep enable register.
    fields:
        - name: HDPLPEN
          description: HDP sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: LPUART1LPEN
          description: LPUART1 sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: SPI6LPEN
          description: SPI6 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: I2C4LPEN
          description: I2C4 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: LPTIM2LPEN
          description: LPTIM2 sleep enable.
          bit_offset: 9
          bit_size: 1
        - name: LPTIM3LPEN
          description: LPTIM3 sleep enable.
          bit_offset: 10
          bit_size: 1
        - name: LPTIM4LPEN
          description: LPTIM4 sleep enable.
          bit_offset: 11
          bit_size: 1
        - name: LPTIM5LPEN
          description: LPTIM5 sleep enable.
          bit_offset: 12
          bit_size: 1
        - name: VREFBUFLPEN
          description: VREFBUF sleep enable.
          bit_offset: 15
          bit_size: 1
        - name: RTCLPEN
          description: RTC sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: RTCAPBLPEN
          description: RTCAPB sleep enable.
          bit_offset: 17
          bit_size: 1
        - name: R2GRETLPEN
          description: R2GRET sleep enable.
          bit_offset: 22
          bit_size: 1
        - name: R2GNPULPEN
          description: R2GNPU sleep enable.
          bit_offset: 23
          bit_size: 1
        - name: SERFLPEN
          description: SERF sleep enable.
          bit_offset: 31
          bit_size: 1
fieldset/APB4LLPENSR:
    description: RCC APB4L Sleep enable register.
    fields:
        - name: HDPLPENS
          description: HDP sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: LPUART1LPENS
          description: LPUART1 sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: SPI6LPENS
          description: SPI6 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: I2C4LPENS
          description: I2C4 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: LPTIM2LPENS
          description: LPTIM2 sleep enable.
          bit_offset: 9
          bit_size: 1
        - name: LPTIM3LPENS
          description: LPTIM3 sleep enable.
          bit_offset: 10
          bit_size: 1
        - name: LPTIM4LPENS
          description: LPTIM4 sleep enable.
          bit_offset: 11
          bit_size: 1
        - name: LPTIM5LPENS
          description: LPTIM5 sleep enable.
          bit_offset: 12
          bit_size: 1
        - name: VREFBUFLPENS
          description: VREFBUF sleep enable.
          bit_offset: 15
          bit_size: 1
        - name: RTCLPENS
          description: RTC sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: RTCAPBLPENS
          description: RTCAPB sleep enable.
          bit_offset: 17
          bit_size: 1
        - name: R2GRETLPENS
          description: R2GRET sleep enable.
          bit_offset: 22
          bit_size: 1
        - name: R2GNPULPENS
          description: R2GNPU sleep enable.
          bit_offset: 23
          bit_size: 1
        - name: SERFLPENS
          description: SERF sleep enable.
          bit_offset: 31
          bit_size: 1
fieldset/APB4LRSTCR:
    description: RCC APB4L reset register.
    fields:
        - name: HDPRSTC
          description: HDP reset.
          bit_offset: 2
          bit_size: 1
        - name: LPUART1RSTC
          description: LPUART1 reset.
          bit_offset: 3
          bit_size: 1
        - name: SPI6RSTC
          description: SPI6 reset.
          bit_offset: 5
          bit_size: 1
        - name: I2C4RSTC
          description: I2C4 reset.
          bit_offset: 7
          bit_size: 1
        - name: LPTIM2RSTC
          description: LPTIM2 reset.
          bit_offset: 9
          bit_size: 1
        - name: LPTIM3RSTC
          description: LPTIM3 reset.
          bit_offset: 10
          bit_size: 1
        - name: LPTIM4RSTC
          description: LPTIM4 reset.
          bit_offset: 11
          bit_size: 1
        - name: LPTIM5RSTC
          description: LPTIM5 reset.
          bit_offset: 12
          bit_size: 1
        - name: VREFBUFRSTC
          description: VREFBUF reset.
          bit_offset: 15
          bit_size: 1
        - name: RTCRSTC
          description: RTC reset.
          bit_offset: 16
          bit_size: 1
        - name: R2GRETRSTC
          description: R2GRET reset.
          bit_offset: 22
          bit_size: 1
        - name: R2GNPURSTC
          description: R2GNPU reset.
          bit_offset: 23
          bit_size: 1
        - name: SERFRSTC
          description: SERF reset.
          bit_offset: 31
          bit_size: 1
fieldset/APB4LRSTR:
    description: RCC APB4L reset register.
    fields:
        - name: HDPRST
          description: HDP reset.
          bit_offset: 2
          bit_size: 1
        - name: LPUART1RST
          description: LPUART1 reset.
          bit_offset: 3
          bit_size: 1
        - name: SPI6RST
          description: SPI6 reset.
          bit_offset: 5
          bit_size: 1
        - name: I2C4RST
          description: I2C4 reset.
          bit_offset: 7
          bit_size: 1
        - name: LPTIM2RST
          description: LPTIM2 reset.
          bit_offset: 9
          bit_size: 1
        - name: LPTIM3RST
          description: LPTIM3 reset.
          bit_offset: 10
          bit_size: 1
        - name: LPTIM4RST
          description: LPTIM4 reset.
          bit_offset: 11
          bit_size: 1
        - name: LPTIM5RST
          description: LPTIM5 reset.
          bit_offset: 12
          bit_size: 1
        - name: VREFBUFRST
          description: VREFBUF reset.
          bit_offset: 15
          bit_size: 1
        - name: RTCRST
          description: RTC reset.
          bit_offset: 16
          bit_size: 1
        - name: R2GRETRST
          description: R2GRET reset.
          bit_offset: 22
          bit_size: 1
        - name: R2GNPURST
          description: R2GNPU reset.
          bit_offset: 23
          bit_size: 1
        - name: SERFRST
          description: SERF reset.
          bit_offset: 31
          bit_size: 1
fieldset/APB4LRSTSR:
    description: RCC APB4L reset register.
    fields:
        - name: HDPRSTS
          description: HDP reset.
          bit_offset: 2
          bit_size: 1
        - name: LPUART1RSTS
          description: LPUART1 reset.
          bit_offset: 3
          bit_size: 1
        - name: SPI6RSTS
          description: SPI6 reset.
          bit_offset: 5
          bit_size: 1
        - name: I2C4RSTS
          description: I2C4 reset.
          bit_offset: 7
          bit_size: 1
        - name: LPTIM2RSTS
          description: LPTIM2 reset.
          bit_offset: 9
          bit_size: 1
        - name: LPTIM3RSTS
          description: LPTIM3 reset.
          bit_offset: 10
          bit_size: 1
        - name: LPTIM4RSTS
          description: LPTIM4 reset.
          bit_offset: 11
          bit_size: 1
        - name: LPTIM5RSTS
          description: LPTIM5 reset.
          bit_offset: 12
          bit_size: 1
        - name: VREFBUFRSTS
          description: VREFBUF reset.
          bit_offset: 15
          bit_size: 1
        - name: RTCRSTS
          description: RTC reset.
          bit_offset: 16
          bit_size: 1
        - name: R2GRETRSTS
          description: R2GRET reset.
          bit_offset: 22
          bit_size: 1
        - name: R2GNPURSTS
          description: R2GNPU reset.
          bit_offset: 23
          bit_size: 1
        - name: SERFRSTS
          description: SERF reset.
          bit_offset: 31
          bit_size: 1
fieldset/APB5ENCR:
    description: RCC APB5 enable register.
    fields:
        - name: LTDCENC
          description: LTDC enable.
          bit_offset: 1
          bit_size: 1
        - name: DCMIENC
          description: DCMI enable.
          bit_offset: 2
          bit_size: 1
        - name: GFXTIMENC
          description: GFXTIM enable.
          bit_offset: 4
          bit_size: 1
        - name: VENCENC
          description: VENC enable.
          bit_offset: 5
          bit_size: 1
        - name: CSIENC
          description: CSI enable.
          bit_offset: 6
          bit_size: 1
fieldset/APB5ENR:
    description: RCC APB5 enable register.
    fields:
        - name: LTDCEN
          description: LTDC enable.
          bit_offset: 1
          bit_size: 1
        - name: DCMIEN
          description: DCMI enable.
          bit_offset: 2
          bit_size: 1
        - name: GFXTIMEN
          description: GFXTIM enable.
          bit_offset: 4
          bit_size: 1
        - name: VENCEN
          description: VENC enable.
          bit_offset: 5
          bit_size: 1
        - name: CSIEN
          description: CSI enable.
          bit_offset: 6
          bit_size: 1
fieldset/APB5ENSR:
    description: RCC APB5 enable register.
    fields:
        - name: LTDCENS
          description: LTDC enable.
          bit_offset: 1
          bit_size: 1
        - name: DCMIENS
          description: DCMI enable.
          bit_offset: 2
          bit_size: 1
        - name: GFXTIMENS
          description: GFXTIM enable.
          bit_offset: 4
          bit_size: 1
        - name: VENCENS
          description: VENC enable.
          bit_offset: 5
          bit_size: 1
        - name: CSIENS
          description: CSI enable.
          bit_offset: 6
          bit_size: 1
fieldset/APB5LPENCR:
    description: RCC APB5 Sleep enable register.
    fields:
        - name: LTDCLPENC
          description: LTDC sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: DCMILPENC
          description: DCMI sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: GFXTIMLPENC
          description: GFXTIM sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: VENCLPENC
          description: VENC sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: CSILPENC
          description: CSI sleep enable.
          bit_offset: 6
          bit_size: 1
fieldset/APB5LPENR:
    description: RCC APB5 Sleep enable register.
    fields:
        - name: LTDCLPEN
          description: LTDC sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: DCMILPEN
          description: DCMI sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: GFXTIMLPEN
          description: GFXTIM sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: VENCLPEN
          description: VENC sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: CSILPEN
          description: CSI sleep enable.
          bit_offset: 6
          bit_size: 1
fieldset/APB5LPENSR:
    description: RCC APB5 Sleep enable register.
    fields:
        - name: LTDCLPENS
          description: LTDC sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: DCMILPENS
          description: DCMI sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: GFXTIMLPENS
          description: GFXTIM sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: VENCLPENS
          description: VENC sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: CSILPENS
          description: CSI sleep enable.
          bit_offset: 6
          bit_size: 1
fieldset/APB5RSTCR:
    description: RCC APB5 reset register.
    fields:
        - name: LTDCRSTC
          description: LTDC reset.
          bit_offset: 1
          bit_size: 1
        - name: DCMIRSTC
          description: DCMI reset.
          bit_offset: 2
          bit_size: 1
        - name: GFXTIMRSTC
          description: GFXTIM reset.
          bit_offset: 4
          bit_size: 1
        - name: VENCRSTC
          description: VENC reset.
          bit_offset: 5
          bit_size: 1
        - name: CSIRSTC
          description: CSI reset.
          bit_offset: 6
          bit_size: 1
fieldset/APB5RSTR:
    description: RCC APB5 reset register.
    fields:
        - name: LTDCRST
          description: LTDC reset.
          bit_offset: 1
          bit_size: 1
        - name: DCMIRST
          description: DCMI reset.
          bit_offset: 2
          bit_size: 1
        - name: GFXTIMRST
          description: GFXTIM reset.
          bit_offset: 4
          bit_size: 1
        - name: VENCRST
          description: VENC reset.
          bit_offset: 5
          bit_size: 1
        - name: CSIRST
          description: CSI reset.
          bit_offset: 6
          bit_size: 1
fieldset/APB5RSTSR:
    description: RCC APB5 reset register.
    fields:
        - name: LTDCRSTS
          description: LTDC reset.
          bit_offset: 1
          bit_size: 1
        - name: DCMIRSTS
          description: DCMI reset.
          bit_offset: 2
          bit_size: 1
        - name: GFXTIMRSTS
          description: GFXTIM reset.
          bit_offset: 4
          bit_size: 1
        - name: VENCRSTS
          description: VENC reset.
          bit_offset: 5
          bit_size: 1
        - name: CSIRSTS
          description: CSI reset.
          bit_offset: 6
          bit_size: 1
fieldset/BDCR:
    description: RCC backup domain protection register.
    fields:
        - name: VSWRST
          description: VSW domain software reset.
          bit_offset: 31
          bit_size: 1
fieldset/BUSENCR:
    description: RCC bus enable register.
    fields:
        - name: ACLKNENC
          description: ACLKN enable.
          bit_offset: 0
          bit_size: 1
        - name: ACLKNCENC
          description: ACLKNC enable.
          bit_offset: 1
          bit_size: 1
        - name: AHBMENC
          description: AHBM enable.
          bit_offset: 2
          bit_size: 1
        - name: AHB1ENC
          description: AHB1 enable.
          bit_offset: 3
          bit_size: 1
        - name: AHB2ENC
          description: AHB2 enable.
          bit_offset: 4
          bit_size: 1
        - name: AHB3ENC
          description: AHB3 enable.
          bit_offset: 5
          bit_size: 1
        - name: AHB4ENC
          description: AHB4 enable.
          bit_offset: 6
          bit_size: 1
        - name: AHB5ENC
          description: AHB5 enable.
          bit_offset: 7
          bit_size: 1
        - name: APB1ENC
          description: APB1 enable.
          bit_offset: 8
          bit_size: 1
        - name: APB2ENC
          description: APB2 enable.
          bit_offset: 9
          bit_size: 1
        - name: APB3ENC
          description: APB3 enable.
          bit_offset: 10
          bit_size: 1
        - name: APB4ENC
          description: APB4 enable.
          bit_offset: 11
          bit_size: 1
        - name: APB5ENC
          description: APB5 enable.
          bit_offset: 12
          bit_size: 1
fieldset/BUSENR:
    description: RCC SoC buses enable register.
    fields:
        - name: ACLKNEN
          description: ACLKN enable.
          bit_offset: 0
          bit_size: 1
        - name: ACLKNCEN
          description: ACLKNC enable.
          bit_offset: 1
          bit_size: 1
        - name: AHBMEN
          description: AHBM enable.
          bit_offset: 2
          bit_size: 1
        - name: AHB1EN
          description: AHB1 enable.
          bit_offset: 3
          bit_size: 1
        - name: AHB2EN
          description: AHB2 enable.
          bit_offset: 4
          bit_size: 1
        - name: AHB3EN
          description: AHB3 enable.
          bit_offset: 5
          bit_size: 1
        - name: AHB4EN
          description: AHB4 enable.
          bit_offset: 6
          bit_size: 1
        - name: AHB5EN
          description: AHB5 enable.
          bit_offset: 7
          bit_size: 1
        - name: APB1EN
          description: APB1 enable.
          bit_offset: 8
          bit_size: 1
        - name: APB2EN
          description: APB2 enable.
          bit_offset: 9
          bit_size: 1
        - name: APB3EN
          description: APB3 enable.
          bit_offset: 10
          bit_size: 1
        - name: APB4EN
          description: APB4 enable.
          bit_offset: 11
          bit_size: 1
        - name: APB5EN
          description: APB5 enable.
          bit_offset: 12
          bit_size: 1
fieldset/BUSENSR:
    description: RCC bus enable register.
    fields:
        - name: ACLKNENS
          description: ACLKN enable.
          bit_offset: 0
          bit_size: 1
        - name: ACLKNCENS
          description: ACLKNC enable.
          bit_offset: 1
          bit_size: 1
        - name: AHBMENS
          description: AHBM enable.
          bit_offset: 2
          bit_size: 1
        - name: AHB1ENS
          description: AHB1 enable.
          bit_offset: 3
          bit_size: 1
        - name: AHB2ENS
          description: AHB2 enable.
          bit_offset: 4
          bit_size: 1
        - name: AHB3ENS
          description: AHB3 enable.
          bit_offset: 5
          bit_size: 1
        - name: AHB4ENS
          description: AHB4 enable.
          bit_offset: 6
          bit_size: 1
        - name: AHB5ENS
          description: AHB5 enable.
          bit_offset: 7
          bit_size: 1
        - name: APB1ENS
          description: APB1 enable.
          bit_offset: 8
          bit_size: 1
        - name: APB2ENS
          description: APB2 enable.
          bit_offset: 9
          bit_size: 1
        - name: APB3ENS
          description: APB3 enable.
          bit_offset: 10
          bit_size: 1
        - name: APB4ENS
          description: APB4 enable.
          bit_offset: 11
          bit_size: 1
        - name: APB5ENS
          description: APB5 enable.
          bit_offset: 12
          bit_size: 1
fieldset/BUSLPENCR:
    description: RCC bus Sleep enable register.
    fields:
        - name: ACLKNLPENC
          description: ACLKN sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: ACLKNCLPENC
          description: ACLKNC sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: AHBMLPENC
          description: AHBM sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: AHB1LPENC
          description: AHB1 sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: AHB2LPENC
          description: AHB2 sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: AHB3LPENC
          description: AHB3 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: AHB4LPENC
          description: AHB4 sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: AHB5LPENC
          description: AHB5 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: APB1LPENC
          description: APB1 sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: APB2LPENC
          description: APB2 sleep enable.
          bit_offset: 9
          bit_size: 1
        - name: APB3LPENC
          description: APB3 sleep enable.
          bit_offset: 10
          bit_size: 1
        - name: APB4LPENC
          description: APB4 sleep enable.
          bit_offset: 11
          bit_size: 1
        - name: APB5LPENC
          description: APB5 sleep enable.
          bit_offset: 12
          bit_size: 1
fieldset/BUSLPENR:
    description: RCC SoC buses Sleep enable register.
    fields:
        - name: ACLKNLPEN
          description: ACLKN sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: ACLKNCLPEN
          description: ACLKNC sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: AHBMLPEN
          description: AHBM sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: AHB1LPEN
          description: AHB1 sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: AHB2LPEN
          description: AHB2 sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: AHB3LPEN
          description: AHB3 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: AHB4LPEN
          description: AHB4 sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: AHB5LPEN
          description: AHB5 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: APB1LPEN
          description: APB1 sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: APB2LPEN
          description: APB2 sleep enable.
          bit_offset: 9
          bit_size: 1
        - name: APB3LPEN
          description: APB3 sleep enable.
          bit_offset: 10
          bit_size: 1
        - name: APB4LPEN
          description: APB4 sleep enable.
          bit_offset: 11
          bit_size: 1
        - name: APB5LPEN
          description: APB5 sleep enable.
          bit_offset: 12
          bit_size: 1
fieldset/BUSLPENSR:
    description: RCC bus Sleep enable register.
    fields:
        - name: ACLKNLPENS
          description: ACLKN sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: ACLKNCLPENS
          description: ACLKNC sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: AHBMLPENS
          description: AHBM sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: AHB1LPENS
          description: AHB1 sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: AHB2LPENS
          description: AHB2 sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: AHB3LPENS
          description: AHB3 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: AHB4LPENS
          description: AHB4 sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: AHB5LPENS
          description: AHB5 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: APB1LPENS
          description: APB1 sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: APB2LPENS
          description: APB2 sleep enable.
          bit_offset: 9
          bit_size: 1
        - name: APB3LPENS
          description: APB3 sleep enable.
          bit_offset: 10
          bit_size: 1
        - name: APB4LPENS
          description: APB4 sleep enable.
          bit_offset: 11
          bit_size: 1
        - name: APB5LPENS
          description: APB5 sleep enable.
          bit_offset: 12
          bit_size: 1
fieldset/BUSRSTCR:
    description: RCC bus reset register.
    fields:
        - name: ACLKNRSTC
          description: ACLKN reset.
          bit_offset: 0
          bit_size: 1
        - name: AHBMRSTC
          description: AHBM reset.
          bit_offset: 2
          bit_size: 1
        - name: AHB1RSTC
          description: AHB1 reset.
          bit_offset: 3
          bit_size: 1
        - name: AHB2RSTC
          description: AHB2 reset.
          bit_offset: 4
          bit_size: 1
        - name: AHB3RSTC
          description: AHB3 reset.
          bit_offset: 5
          bit_size: 1
        - name: AHB4RSTC
          description: AHB4 reset.
          bit_offset: 6
          bit_size: 1
        - name: AHB5RSTC
          description: AHB5 reset.
          bit_offset: 7
          bit_size: 1
        - name: APB1RSTC
          description: APB1 reset.
          bit_offset: 8
          bit_size: 1
        - name: APB2RSTC
          description: APB2 reset.
          bit_offset: 9
          bit_size: 1
        - name: APB3RSTC
          description: APB3 reset.
          bit_offset: 10
          bit_size: 1
        - name: APB4RSTC
          description: APB4 reset.
          bit_offset: 11
          bit_size: 1
        - name: APB5RSTC
          description: APB5 reset.
          bit_offset: 12
          bit_size: 1
        - name: NOCRSTC
          description: NOC reset.
          bit_offset: 13
          bit_size: 1
fieldset/BUSRSTR:
    description: RCC SoC buses reset register.
    fields:
        - name: ACLKNRST
          description: ACLKN reset.
          bit_offset: 0
          bit_size: 1
        - name: AHBMRST
          description: AHBM reset.
          bit_offset: 2
          bit_size: 1
        - name: AHB1RST
          description: AHB1 reset.
          bit_offset: 3
          bit_size: 1
        - name: AHB2RST
          description: AHB2 reset.
          bit_offset: 4
          bit_size: 1
        - name: AHB3RST
          description: AHB3 reset.
          bit_offset: 5
          bit_size: 1
        - name: AHB4RST
          description: AHB4 reset.
          bit_offset: 6
          bit_size: 1
        - name: AHB5RST
          description: AHB5 reset.
          bit_offset: 7
          bit_size: 1
        - name: APB1RST
          description: APB1 reset.
          bit_offset: 8
          bit_size: 1
        - name: APB2RST
          description: APB2 reset.
          bit_offset: 9
          bit_size: 1
        - name: APB3RST
          description: APB3 reset.
          bit_offset: 10
          bit_size: 1
        - name: APB4RST
          description: APB4 reset.
          bit_offset: 11
          bit_size: 1
        - name: APB5RST
          description: APB5 reset.
          bit_offset: 12
          bit_size: 1
        - name: NOCRST
          description: NOC reset.
          bit_offset: 13
          bit_size: 1
fieldset/BUSRSTSR:
    description: RCC bus reset set register.
    fields:
        - name: ACLKNRSTS
          description: ACLKN reset.
          bit_offset: 0
          bit_size: 1
        - name: AHBMRSTS
          description: AHBM reset.
          bit_offset: 2
          bit_size: 1
        - name: AHB1RSTS
          description: AHB1 reset.
          bit_offset: 3
          bit_size: 1
        - name: AHB2RSTS
          description: AHB2 reset.
          bit_offset: 4
          bit_size: 1
        - name: AHB3RSTS
          description: AHB3 reset.
          bit_offset: 5
          bit_size: 1
        - name: AHB4RSTS
          description: AHB4 reset.
          bit_offset: 6
          bit_size: 1
        - name: AHB5RSTS
          description: AHB5 reset.
          bit_offset: 7
          bit_size: 1
        - name: APB1RSTS
          description: APB1 reset.
          bit_offset: 8
          bit_size: 1
        - name: APB2RSTS
          description: APB2 reset.
          bit_offset: 9
          bit_size: 1
        - name: APB3RSTS
          description: APB3 reset.
          bit_offset: 10
          bit_size: 1
        - name: APB4RSTS
          description: APB4 reset.
          bit_offset: 11
          bit_size: 1
        - name: APB5RSTS
          description: APB5 reset.
          bit_offset: 12
          bit_size: 1
        - name: NOCRSTS
          description: NOC reset.
          bit_offset: 13
          bit_size: 1
fieldset/CCIPR1:
    description: RCC clock configuration for independent peripheral register1.
    fields:
        - name: ADF1SEL
          description: Source selection for the ADF1 kernel clock.
          bit_offset: 0
          bit_size: 3
          enum: ADFSEL
        - name: ADC12SEL
          description: Source selection for the ADC12 kernel clock.
          bit_offset: 4
          bit_size: 3
          enum: ADCSEL
        - name: ADCPRE
          description: ADC12 Prog clock divider selection (for clock ck_icn_p_adf1).
          bit_offset: 8
          bit_size: 8
          enum: ADCPRE
        - name: DCMISEL
          description: Source selection for the DCMI kernel clock.
          bit_offset: 20
          bit_size: 2
          enum: DCMISEL
fieldset/CCIPR12:
    description: RCC clock configuration for independent peripheral register12.
    fields:
        - name: LPTIM1SEL
          description: Source selection for the LPTIM1 kernel clock.
          bit_offset: 8
          bit_size: 3
          enum: LPTIM1SEL
        - name: LPTIM2SEL
          description: Source selection for the LPTIM2 kernel clock.
          bit_offset: 12
          bit_size: 3
          enum: LPTIM2345SEL
        - name: LPTIM3SEL
          description: Source selection for the LPTIM3 kernel clock.
          bit_offset: 16
          bit_size: 3
          enum: LPTIM2345SEL
        - name: LPTIM4SEL
          description: Source selection for the LPTIM4 kernel clock.
          bit_offset: 20
          bit_size: 3
          enum: LPTIM2345SEL
        - name: LPTIM5SEL
          description: Source selection for the LPTIM5 kernel clock.
          bit_offset: 24
          bit_size: 3
          enum: LPTIM2345SEL
fieldset/CCIPR13:
    description: RCC clock configuration for independent peripheral register13.
    fields:
        - name: USART1SEL
          description: Source selection for the USART1 kernel clock.
          bit_offset: 0
          bit_size: 3
          enum: UART16910SEL
        - name: USART2SEL
          description: Source selection for the USART2 kernel clock.
          bit_offset: 4
          bit_size: 3
          enum: UART234578SEL
        - name: USART3SEL
          description: Source selection for the USART3 kernel clock.
          bit_offset: 8
          bit_size: 3
          enum: UART234578SEL
        - name: UART4SEL
          description: Source selection for the UART4 kernel clock.
          bit_offset: 12
          bit_size: 3
          enum: UART234578SEL
        - name: UART5SEL
          description: Source selection for the UART5 kernel clock.
          bit_offset: 16
          bit_size: 3
          enum: UART234578SEL
        - name: USART6SEL
          description: Source selection for the USART6 kernel clock.
          bit_offset: 20
          bit_size: 3
          enum: UART16910SEL
        - name: UART7SEL
          description: Source selection for the UART7 kernel clock.
          bit_offset: 24
          bit_size: 3
          enum: UART234578SEL
        - name: UART8SEL
          description: Source selection for the UART8 kernel clock.
          bit_offset: 28
          bit_size: 3
          enum: UART234578SEL
fieldset/CCIPR14:
    description: RCC clock configuration for independent peripheral register14.
    fields:
        - name: UART9SEL
          description: Source selection for the UART9 kernel clock.
          bit_offset: 0
          bit_size: 3
          enum: UART16910SEL
        - name: USART10SEL
          description: Source selection for the USART10 kernel clock.
          bit_offset: 4
          bit_size: 3
          enum: UART16910SEL
        - name: LPUART1SEL
          description: Source selection for the LPUART1 kernel clock.
          bit_offset: 8
          bit_size: 3
          enum: LPUARTSEL
fieldset/CCIPR2:
    description: RCC clock configuration for independent peripheral register 2.
    fields:
        - name: ETH1PTPSEL
          description: Source selection for the ETH1 kernel clock.
          bit_offset: 0
          bit_size: 2
          enum: ETHPTPSEL
        - name: ETH1PTPDIV
          description: ETH1 Kernel clock divider selection (for clock ck_ker_eth1ptp).
          bit_offset: 4
          bit_size: 4
          enum: ETHPTPDIV
        - name: ETH1PWRDOWNACK
          description: Set and reset by software.
          bit_offset: 8
          bit_size: 1
          enum: ETHPWRDOWNACK
        - name: ETH1CLKSEL
          description: Source selection for the ETH1 kernel clock.
          bit_offset: 12
          bit_size: 2
          enum: ETHCLKSEL
        - name: ETH1SEL
          description: Set and reset by software.
          bit_offset: 16
          bit_size: 3
        - name: ETH1REFCLKSEL
          description: Set and reset by software.
          bit_offset: 20
          bit_size: 1
        - name: ETH1GTXCLKSEL
          description: Set and reset by software.
          bit_offset: 24
          bit_size: 1
          enum: ETHGTXCLKSEL
fieldset/CCIPR3:
    description: RCC clock configuration for independent peripheral register3.
    fields:
        - name: FDCANSEL
          description: Source selection for the FDCAN kernel clock.
          bit_offset: 0
          bit_size: 2
          enum: FDCANSEL
        - name: FMCSEL
          description: Source selection for the FMC kernel clock.
          bit_offset: 4
          bit_size: 2
          enum: FMCSEL
        - name: DFTSEL
          description: Source selection for the DFT kernel clock.
          bit_offset: 8
          bit_size: 1
          enum: DFTSEL
fieldset/CCIPR4:
    description: RCC clock configuration for independent peripheral register4.
    fields:
        - name: I2C1SEL
          description: Source selection for the I2C1 kernel clock.
          bit_offset: 0
          bit_size: 3
          enum: I2C1SEL
        - name: I2C2SEL
          description: Source selection for the I2C2 kernel clock.
          bit_offset: 4
          bit_size: 3
          enum: I2C2SEL
        - name: I2C3SEL
          description: Source selection for the I2C3 kernel clock.
          bit_offset: 8
          bit_size: 3
          enum: I2C3SEL
        - name: I2C4SEL
          description: Source selection for the I2C4 kernel clock.
          bit_offset: 12
          bit_size: 3
          enum: I2C4SEL
        - name: I3C1SEL
          description: Source selection for the I3C1 kernel clock.
          bit_offset: 16
          bit_size: 3
          enum: I3C1SEL
        - name: I3C2SEL
          description: Source selection for the I3C2 kernel clock.
          bit_offset: 20
          bit_size: 3
          enum: I3C2SEL
        - name: LTDCSEL
          description: Source selection for the LTDC kernel clock.
          bit_offset: 24
          bit_size: 2
          enum: LTDCSEL
fieldset/CCIPR5:
    description: RCC lock configuration for independent peripheral register5.
    fields:
        - name: MCO1SEL
          description: Source selection for the MCO1 kernel clock.
          bit_offset: 0
          bit_size: 3
          enum: MCO1SEL
        - name: MCO1PRE
          description: MCO1 Prog clock divider selection (for clock ck_icn_p_mce3).
          bit_offset: 4
          bit_size: 4
          enum: MCOPRE
        - name: MCO2SEL
          description: Source selection for the MCO2 kernel clock.
          bit_offset: 8
          bit_size: 3
          enum: MCO2SEL
        - name: MCO2PRE
          description: MCO2 Prog clock divider selection (for clock ck_icn_p_mce4).
          bit_offset: 12
          bit_size: 4
          enum: MCOPRE
        - name: MDF1SEL
          description: Source selection for the MDF1 kernel clock.
          bit_offset: 16
          bit_size: 3
          enum: MDFSEL
fieldset/CCIPR6:
    description: RCC clock configuration for independent peripheral register6.
    fields:
        - name: XSPI1SEL
          description: Source selection for the XSPI1 kernel clock.
          bit_offset: 0
          bit_size: 2
          enum: XSPISEL
        - name: XSPI2SEL
          description: Source selection for the XSPI2 kernel clock.
          bit_offset: 4
          bit_size: 2
          enum: XSPISEL
        - name: XSPI3SEL
          description: Source selection for the XSPI3 kernel clock.
          bit_offset: 8
          bit_size: 2
          enum: XSPISEL
        - name: OTGPHY1SEL
          description: Source selection for the OTGPHY1 kernel clock.
          bit_offset: 12
          bit_size: 2
          enum: OTGPHYSEL
        - name: OTGPHY1CKREFSEL
          description: Set and reset by software.
          bit_offset: 16
          bit_size: 1
        - name: OTGPHY2SEL
          description: Source selection for the OTGPHY2 kernel clock.
          bit_offset: 20
          bit_size: 2
          enum: OTGPHYSEL
        - name: OTGPHY2CKREFSEL
          description: Set and reset by software.
          bit_offset: 24
          bit_size: 1
fieldset/CCIPR7:
    description: RCC clock configuration for independent peripheral register7.
    fields:
        - name: PERSEL
          description: Source selection for the PER kernel clock.
          bit_offset: 0
          bit_size: 3
          enum: PERSEL
        - name: PSSISEL
          description: Source selection for the PSSI kernel clock.
          bit_offset: 4
          bit_size: 2
          enum: PSSISEL
        - name: RTCSEL
          description: Source selection for the RTC kernel clock.
          bit_offset: 8
          bit_size: 2
          enum: RTCSEL
        - name: RTCPRE
          description: RTC Prog clock divider selection (for clock ck_icn_p_risaf).
          bit_offset: 12
          bit_size: 6
          enum: RTCPRE
        - name: SAI1SEL
          description: Source selection for the SAI1 kernel clock.
          bit_offset: 20
          bit_size: 3
          enum: SAISEL
        - name: SAI2SEL
          description: Source selection for the SAI2 kernel clock.
          bit_offset: 24
          bit_size: 3
          enum: SAISEL
fieldset/CCIPR8:
    description: RCC clock configuration for independent peripheral register8.
    fields:
        - name: SDMMC1SEL
          description: Source selection for the SDMMC1 kernel clock.
          bit_offset: 0
          bit_size: 2
          enum: SDMMCSEL
        - name: SDMMC2SEL
          description: Source selection for the SDMMC2 kernel clock.
          bit_offset: 4
          bit_size: 2
          enum: SDMMCSEL
fieldset/CCIPR9:
    description: RCC clock configuration for independent peripheral register9.
    fields:
        - name: SPDIFRX1SEL
          description: Source selection for the SPDIFRX1 kernel clock.
          bit_offset: 0
          bit_size: 3
          enum: SPDIFRXSEL
        - name: SPI1SEL
          description: Source selection for the SPI1 kernel clock.
          bit_offset: 4
          bit_size: 3
          enum: SPISEL1
        - name: SPI2SEL
          description: Source selection for the SPI2 kernel clock.
          bit_offset: 8
          bit_size: 3
          enum: SPISEL23
        - name: SPI3SEL
          description: Source selection for the SPI3 kernel clock.
          bit_offset: 12
          bit_size: 3
          enum: SPISEL23
        - name: SPI4SEL
          description: Source selection for the SPI4 kernel clock.
          bit_offset: 16
          bit_size: 3
          enum: SPISEL45
        - name: SPI5SEL
          description: Source selection for the SPI5 kernel clock.
          bit_offset: 20
          bit_size: 3
          enum: SPISEL45
        - name: SPI6SEL
          description: Source selection for the SPI6 kernel clock.
          bit_offset: 24
          bit_size: 3
          enum: SPISEL6
fieldset/CCR:
    description: RCC control Clear register.
    fields:
        - name: LSIONC
          description: LSI oscillator enable in Run/Sleep mode.
          bit_offset: 0
          bit_size: 1
        - name: LSEONC
          description: LSE oscillator enable in Run/Sleep mode.
          bit_offset: 1
          bit_size: 1
        - name: MSIONC
          description: MSI oscillator enable in Run/Sleep mode.
          bit_offset: 2
          bit_size: 1
        - name: HSIONC
          description: HSI oscillator enable in Run/Sleep mode.
          bit_offset: 3
          bit_size: 1
        - name: HSEONC
          description: HSE oscillator enable in Run/Sleep mode.
          bit_offset: 4
          bit_size: 1
        - name: PLLONC
          description: PLL1 oscillator enable in Run/Sleep mode.
          bit_offset: 8
          bit_size: 1
          array:
              len: 4
              stride: 1
fieldset/CFGR:
    description: RCC configuration register 1.
    fields:
        - name: STOPWUCK
          description: System clock selection after a wake up from system Stop.
          bit_offset: 0
          bit_size: 1
          enum: STOPWUCK
        - name: CPUSW
          description: CPU clock switch selection.
          bit_offset: 16
          bit_size: 2
          enum: CPUSW
        - name: CPUSWS
          description: CPU clock switch status.
          bit_offset: 20
          bit_size: 2
          enum: CPUSWS
        - name: SYSSW
          description: System clock switch selection.
          bit_offset: 24
          bit_size: 2
          enum: SYSSW
        - name: SYSSWS
          description: System clock switch status.
          bit_offset: 28
          bit_size: 2
          enum: SYSSWS
fieldset/CFGR2:
    description: RCC configuration register 2.
    fields:
        - name: PPRE1
          description: CPU domain APB1 prescaler.
          bit_offset: 0
          bit_size: 3
          enum: PPRE
        - name: PPRE2
          description: CPU domain APB2 prescaler.
          bit_offset: 4
          bit_size: 3
          enum: PPRE
        - name: PPRE4
          description: CPU domain APB4 prescaler.
          bit_offset: 12
          bit_size: 3
          enum: PPRE
        - name: PPRE5
          description: CPU domain APB5 prescaler.
          bit_offset: 16
          bit_size: 3
          enum: PPRE
        - name: HPRE
          description: AHB clock prescaler.
          bit_offset: 20
          bit_size: 3
          enum: HPRE
        - name: TIMPRE
          description: Timers clocks prescaler selection.
          bit_offset: 24
          bit_size: 2
          enum: TIMPRE
fieldset/CICR:
    description: RCC clock-source interrupt Clear register.
    fields:
        - name: LSIRDYC
          description: LSI ready interrupt clear.
          bit_offset: 0
          bit_size: 1
        - name: LSERDYC
          description: LSE ready interrupt clear.
          bit_offset: 1
          bit_size: 1
          enum: LSERDYC
        - name: MSIRDYC
          description: MSI ready interrupt clear.
          bit_offset: 2
          bit_size: 1
          enum: MSIRDYC
        - name: HSIRDYC
          description: HSI ready interrupt clear.
          bit_offset: 3
          bit_size: 1
          enum: HSIRDYC
        - name: HSERDYC
          description: HSE ready interrupt clear.
          bit_offset: 4
          bit_size: 1
          enum: HSERDYC
        - name: PLLRDYC
          description: PLL1 ready interrupt clear.
          bit_offset: 8
          bit_size: 1
          array:
              len: 4
              stride: 1
          enum: PLLRDYC
        - name: LSECSSC
          description: LSE ready interrupt clear.
          bit_offset: 16
          bit_size: 1
          enum: LSECSSC
        - name: HSECSSC
          description: HSE ready interrupt clear.
          bit_offset: 17
          bit_size: 1
          enum: HSECSSC
        - name: WKUPFC
          description: CPU Wakeup ready interrupt clear.
          bit_offset: 24
          bit_size: 1
          enum: WKUPFC
fieldset/CIER:
    description: RCC clock-source interrupt enable register.
    fields:
        - name: LSIRDYIE
          description: LSI ready interrupt enable.
          bit_offset: 0
          bit_size: 1
        - name: LSERDYIE
          description: LSE ready interrupt enable.
          bit_offset: 1
          bit_size: 1
          enum: LSERDYIE
        - name: MSIRDYIE
          description: MSI ready interrupt enable.
          bit_offset: 2
          bit_size: 1
          enum: MSIRDYIE
        - name: HSIRDYIE
          description: HSI ready interrupt enable.
          bit_offset: 3
          bit_size: 1
          enum: HSIRDYIE
        - name: HSERDYIE
          description: HSE ready interrupt enable.
          bit_offset: 4
          bit_size: 1
          enum: HSERDYIE
        - name: PLLRDYIE
          description: PLL1 ready interrupt enable.
          bit_offset: 8
          bit_size: 1
          array:
              len: 4
              stride: 1
          enum: PLLRDYIE
        - name: LSECSSIE
          description: LSE clock security system (CSS) interrupt enable.
          bit_offset: 16
          bit_size: 1
          enum: LSECSSIE
        - name: HSECSSIE
          description: HSE clock security system (CSS) interrupt enable.
          bit_offset: 17
          bit_size: 1
          enum: HSECSSIE
        - name: WKUPIE
          description: CPU wakeup from Stop interrupt enable.
          bit_offset: 24
          bit_size: 1
          enum: WKUPIE
fieldset/CIFR:
    description: RCC clock-source interrupt flag register.
    fields:
        - name: LSIRDYF
          description: LSI ready interrupt flag.
          bit_offset: 0
          bit_size: 1
        - name: LSERDYF
          description: LSE ready interrupt flag.
          bit_offset: 1
          bit_size: 1
          enum: LSERDYF
        - name: MSIRDYF
          description: MSI ready interrupt flag.
          bit_offset: 2
          bit_size: 1
          enum: MSIRDYF
        - name: HSIRDYF
          description: HSI ready interrupt flag.
          bit_offset: 3
          bit_size: 1
          enum: HSIRDYF
        - name: HSERDYF
          description: HSE ready interrupt flag.
          bit_offset: 4
          bit_size: 1
          enum: HSERDYF
        - name: PLLRDYF
          description: PLL1 ready interrupt flag.
          bit_offset: 8
          bit_size: 1
          array:
              len: 4
              stride: 1
          enum: PLLRDYF
        - name: LSECSSF
          description: LSE ready interrupt flag.
          bit_offset: 16
          bit_size: 1
          enum: LSECSSF
        - name: HSECSSF
          description: HSE ready interrupt flag.
          bit_offset: 17
          bit_size: 1
          enum: HSECSSF
        - name: WKUPF
          description: CPU wakeup from Stop interrupt flag.
          bit_offset: 24
          bit_size: 1
          enum: WKUPF
fieldset/CKPROTR:
    description: RCC clock protection register.
    fields:
        - name: XSPI3SELS
          description: XSPI3 clock selection current status.
          bit_offset: 16
          bit_size: 2
          enum: XSPISELS
        - name: XSPI2SELS
          description: XSPI2 clock selection current status.
          bit_offset: 20
          bit_size: 2
          enum: XSPISELS
        - name: XSPI1SELS
          description: XSPI1 clock selection current status.
          bit_offset: 24
          bit_size: 2
          enum: XSPISELS
        - name: FMCSELS
          description: FMC clock selection current status.
          bit_offset: 28
          bit_size: 2
          enum: FMCSELS
fieldset/CR:
    description: RCC control register.
    fields:
        - name: LSION
          description: LSI oscillator enable in Run/Sleep mode.
          bit_offset: 0
          bit_size: 1
        - name: LSEON
          description: LSE oscillator enable in Run/Sleep mode.
          bit_offset: 1
          bit_size: 1
        - name: MSION
          description: MSI oscillator enable in Run/Sleep mode.
          bit_offset: 2
          bit_size: 1
        - name: HSION
          description: HSI oscillator enable in Run/Sleep mode.
          bit_offset: 3
          bit_size: 1
        - name: HSEON
          description: HSE oscillator enable in Run/Sleep mode.
          bit_offset: 4
          bit_size: 1
        - name: PLLON
          description: PLL1 enable in Run/Sleep mode.
          bit_offset: 8
          bit_size: 1
          array:
              len: 4
              stride: 1
fieldset/CSR:
    description: RCC control set register.
    fields:
        - name: LSIONS
          description: LSI oscillator enable in Run/Sleep mode.
          bit_offset: 0
          bit_size: 1
        - name: LSEONS
          description: LSE oscillator enable in Run/Sleep mode.
          bit_offset: 1
          bit_size: 1
        - name: MSIONS
          description: MSI oscillator enable in Run/Sleep mode.
          bit_offset: 2
          bit_size: 1
        - name: HSIONS
          description: HSI oscillator enable in Run/Sleep mode.
          bit_offset: 3
          bit_size: 1
        - name: HSEONS
          description: HSE oscillator enable in Run/Sleep mode.
          bit_offset: 4
          bit_size: 1
        - name: PLLONS
          description: PLL1 oscillator enable in Run/Sleep mode.
          bit_offset: 8
          bit_size: 1
          array:
              len: 4
              stride: 1
fieldset/DIVENCR:
    description: RCC divider enable register.
    fields:
        - name: IC1ENC
          description: IC1 enable.
          bit_offset: 0
          bit_size: 1
        - name: IC2ENC
          description: IC2 enable.
          bit_offset: 1
          bit_size: 1
        - name: IC3ENC
          description: IC3 enable.
          bit_offset: 2
          bit_size: 1
        - name: IC4ENC
          description: IC4 enable.
          bit_offset: 3
          bit_size: 1
        - name: IC5ENC
          description: IC5 enable.
          bit_offset: 4
          bit_size: 1
        - name: IC6ENC
          description: IC6 enable.
          bit_offset: 5
          bit_size: 1
        - name: IC7ENC
          description: IC7 enable.
          bit_offset: 6
          bit_size: 1
        - name: IC8ENC
          description: IC8 enable.
          bit_offset: 7
          bit_size: 1
        - name: IC9ENC
          description: IC9 enable.
          bit_offset: 8
          bit_size: 1
        - name: IC10ENC
          description: IC10 enable.
          bit_offset: 9
          bit_size: 1
        - name: IC11ENC
          description: IC11 enable.
          bit_offset: 10
          bit_size: 1
        - name: IC12ENC
          description: IC12 enable.
          bit_offset: 11
          bit_size: 1
        - name: IC13ENC
          description: IC13 enable.
          bit_offset: 12
          bit_size: 1
        - name: IC14ENC
          description: IC14 enable.
          bit_offset: 13
          bit_size: 1
        - name: IC15ENC
          description: IC15 enable.
          bit_offset: 14
          bit_size: 1
        - name: IC16ENC
          description: IC16 enable.
          bit_offset: 15
          bit_size: 1
        - name: IC17ENC
          description: IC17 enable.
          bit_offset: 16
          bit_size: 1
        - name: IC18ENC
          description: IC18 enable.
          bit_offset: 17
          bit_size: 1
        - name: IC19ENC
          description: IC19 enable.
          bit_offset: 18
          bit_size: 1
        - name: IC20ENC
          description: IC20 enable.
          bit_offset: 19
          bit_size: 1
fieldset/DIVENR:
    description: RCC IC dividers enable register.
    fields:
        - name: IC1EN
          description: IC1 enable.
          bit_offset: 0
          bit_size: 1
        - name: IC2EN
          description: IC2 enable.
          bit_offset: 1
          bit_size: 1
        - name: IC3EN
          description: IC3 enable.
          bit_offset: 2
          bit_size: 1
        - name: IC4EN
          description: IC4 enable.
          bit_offset: 3
          bit_size: 1
        - name: IC5EN
          description: IC5 enable.
          bit_offset: 4
          bit_size: 1
        - name: IC6EN
          description: IC6 enable.
          bit_offset: 5
          bit_size: 1
        - name: IC7EN
          description: IC7 enable.
          bit_offset: 6
          bit_size: 1
        - name: IC8EN
          description: IC8 enable.
          bit_offset: 7
          bit_size: 1
        - name: IC9EN
          description: IC9 enable.
          bit_offset: 8
          bit_size: 1
        - name: IC10EN
          description: IC10 enable.
          bit_offset: 9
          bit_size: 1
        - name: IC11EN
          description: IC11 enable.
          bit_offset: 10
          bit_size: 1
        - name: IC12EN
          description: IC12 enable.
          bit_offset: 11
          bit_size: 1
        - name: IC13EN
          description: IC13 enable.
          bit_offset: 12
          bit_size: 1
        - name: IC14EN
          description: IC14 enable.
          bit_offset: 13
          bit_size: 1
        - name: IC15EN
          description: IC15 enable.
          bit_offset: 14
          bit_size: 1
        - name: IC16EN
          description: IC16 enable.
          bit_offset: 15
          bit_size: 1
        - name: IC17EN
          description: IC17 enable.
          bit_offset: 16
          bit_size: 1
        - name: IC18EN
          description: IC18 enable.
          bit_offset: 17
          bit_size: 1
        - name: IC19EN
          description: IC19 enable.
          bit_offset: 18
          bit_size: 1
        - name: IC20EN
          description: IC20 enable.
          bit_offset: 19
          bit_size: 1
fieldset/DIVENSR:
    description: RCC Divider enable register.
    fields:
        - name: IC1ENS
          description: IC1 enable.
          bit_offset: 0
          bit_size: 1
        - name: IC2ENS
          description: IC2 enable.
          bit_offset: 1
          bit_size: 1
        - name: IC3ENS
          description: IC3 enable.
          bit_offset: 2
          bit_size: 1
        - name: IC4ENS
          description: IC4 enable.
          bit_offset: 3
          bit_size: 1
        - name: IC5ENS
          description: IC5 enable.
          bit_offset: 4
          bit_size: 1
        - name: IC6ENS
          description: IC6 enable.
          bit_offset: 5
          bit_size: 1
        - name: IC7ENS
          description: IC7 enable.
          bit_offset: 6
          bit_size: 1
        - name: IC8ENS
          description: IC8 enable.
          bit_offset: 7
          bit_size: 1
        - name: IC9ENS
          description: IC9 enable.
          bit_offset: 8
          bit_size: 1
        - name: IC10ENS
          description: IC10 enable.
          bit_offset: 9
          bit_size: 1
        - name: IC11ENS
          description: IC11 enable.
          bit_offset: 10
          bit_size: 1
        - name: IC12ENS
          description: IC12 enable.
          bit_offset: 11
          bit_size: 1
        - name: IC13ENS
          description: IC13 enable.
          bit_offset: 12
          bit_size: 1
        - name: IC14ENS
          description: IC14 enable.
          bit_offset: 13
          bit_size: 1
        - name: IC15ENS
          description: IC15 enable.
          bit_offset: 14
          bit_size: 1
        - name: IC16ENS
          description: IC16 enable.
          bit_offset: 15
          bit_size: 1
        - name: IC17ENS
          description: IC17 enable.
          bit_offset: 16
          bit_size: 1
        - name: IC18ENS
          description: IC18 enable.
          bit_offset: 17
          bit_size: 1
        - name: IC19ENS
          description: IC19 enable.
          bit_offset: 18
          bit_size: 1
        - name: IC20ENS
          description: IC20 enable.
          bit_offset: 19
          bit_size: 1
fieldset/DIVLPENCR:
    description: RCC divider Sleep enable register.
    fields:
        - name: IC1LPENC
          description: IC1 sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: IC2LPENC
          description: IC2 sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: IC3LPENC
          description: IC3 sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: IC4LPENC
          description: IC4 sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: IC5LPENC
          description: IC5 sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: IC6LPENC
          description: IC6 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: IC7LPENC
          description: IC7 sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: IC8LPENC
          description: IC8 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: IC9LPENC
          description: IC9 sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: IC10LPENC
          description: IC10 sleep enable.
          bit_offset: 9
          bit_size: 1
        - name: IC11LPENC
          description: IC11 sleep enable.
          bit_offset: 10
          bit_size: 1
        - name: IC12LPENC
          description: IC12 sleep enable.
          bit_offset: 11
          bit_size: 1
        - name: IC13LPENC
          description: IC13 sleep enable.
          bit_offset: 12
          bit_size: 1
        - name: IC14LPENC
          description: IC14 sleep enable.
          bit_offset: 13
          bit_size: 1
        - name: IC15LPENC
          description: IC15 sleep enable.
          bit_offset: 14
          bit_size: 1
        - name: IC16LPENC
          description: IC16 sleep enable.
          bit_offset: 15
          bit_size: 1
        - name: IC17LPENC
          description: IC17 sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: IC18LPENC
          description: IC18 sleep enable.
          bit_offset: 17
          bit_size: 1
        - name: IC19LPENC
          description: IC19 sleep enable.
          bit_offset: 18
          bit_size: 1
        - name: IC20LPENC
          description: IC20 sleep enable.
          bit_offset: 19
          bit_size: 1
fieldset/DIVLPENR:
    description: RCC dividers Sleep enable register.
    fields:
        - name: IC1LPEN
          description: IC1 sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: IC2LPEN
          description: IC2 sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: IC3LPEN
          description: IC3 sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: IC4LPEN
          description: IC4 sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: IC5LPEN
          description: IC5 sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: IC6LPEN
          description: IC6 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: IC7LPEN
          description: IC7 sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: IC8LPEN
          description: IC8 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: IC9LPEN
          description: IC9 sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: IC10LPEN
          description: IC10 sleep enable.
          bit_offset: 9
          bit_size: 1
        - name: IC11LPEN
          description: IC11 sleep enable.
          bit_offset: 10
          bit_size: 1
        - name: IC12LPEN
          description: IC12 sleep enable.
          bit_offset: 11
          bit_size: 1
        - name: IC13LPEN
          description: IC13 sleep enable.
          bit_offset: 12
          bit_size: 1
        - name: IC14LPEN
          description: IC14 sleep enable.
          bit_offset: 13
          bit_size: 1
        - name: IC15LPEN
          description: IC15 sleep enable.
          bit_offset: 14
          bit_size: 1
        - name: IC16LPEN
          description: IC16 sleep enable.
          bit_offset: 15
          bit_size: 1
        - name: IC17LPEN
          description: IC17 sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: IC18LPEN
          description: IC18 sleep enable.
          bit_offset: 17
          bit_size: 1
        - name: IC19LPEN
          description: IC19 sleep enable.
          bit_offset: 18
          bit_size: 1
        - name: IC20LPEN
          description: IC20 sleep enable.
          bit_offset: 19
          bit_size: 1
fieldset/DIVLPENSR:
    description: RCC divider Sleep enable register.
    fields:
        - name: IC1LPENS
          description: IC1 sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: IC2LPENS
          description: IC2 sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: IC3LPENS
          description: IC3 sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: IC4LPENS
          description: IC4 sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: IC5LPENS
          description: IC5 sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: IC6LPENS
          description: IC6 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: IC7LPENS
          description: IC7 sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: IC8LPENS
          description: IC8 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: IC9LPENS
          description: IC9 sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: IC10LPENS
          description: IC10 sleep enable.
          bit_offset: 9
          bit_size: 1
        - name: IC11LPENS
          description: IC11 sleep enable.
          bit_offset: 10
          bit_size: 1
        - name: IC12LPENS
          description: IC12 sleep enable.
          bit_offset: 11
          bit_size: 1
        - name: IC13LPENS
          description: IC13 sleep enable.
          bit_offset: 12
          bit_size: 1
        - name: IC14LPENS
          description: IC14 sleep enable.
          bit_offset: 13
          bit_size: 1
        - name: IC15LPENS
          description: IC15 sleep enable.
          bit_offset: 14
          bit_size: 1
        - name: IC16LPENS
          description: IC16 sleep enable.
          bit_offset: 15
          bit_size: 1
        - name: IC17LPENS
          description: IC17 sleep enable.
          bit_offset: 16
          bit_size: 1
        - name: IC18LPENS
          description: IC18 sleep enable.
          bit_offset: 17
          bit_size: 1
        - name: IC19LPENS
          description: IC19 sleep enable.
          bit_offset: 18
          bit_size: 1
        - name: IC20LPENS
          description: IC20 sleep enable.
          bit_offset: 19
          bit_size: 1
fieldset/HSECFGR:
    description: RCC HSE configuration register.
    fields:
        - name: HSEDIV2BYP
          description: HSE div2 oscillator clock in Bypass mode.
          bit_offset: 6
          bit_size: 1
          enum: HSEDIVBYP
        - name: HSECSSON
          description: HSE clock security system (CSS) enable.
          bit_offset: 7
          bit_size: 1
        - name: HSECSSRA
          description: HSE clock security system (CSS) re-arm function.
          bit_offset: 8
          bit_size: 1
          enum: HSECSSRA
        - name: HSECSSD
          description: HSE clock security system (CSS) failure detection.
          bit_offset: 9
          bit_size: 1
          enum: HSECSSD
        - name: HSECSSBYP
          description: HSE clock security system (CSS) bypass enable.
          bit_offset: 10
          bit_size: 1
          enum: HSECSSBYP
        - name: HSECSSBPRE
          description: HSE clock security system (CSS) bypass divider.
          bit_offset: 11
          bit_size: 4
          enum: HSECSSBPRE
        - name: HSEBYP
          description: HSE clock bypass.
          bit_offset: 15
          bit_size: 1
        - name: HSEEXT
          description: HSE clock type in Bypass mode.
          bit_offset: 16
          bit_size: 1
          enum: HSEEXT
        - name: HSEGFON
          description: HSE clock glitch filter enable.
          bit_offset: 17
          bit_size: 1
        - name: HSEDRV
          description: HSE oscillator driving capability.
          bit_offset: 18
          bit_size: 2
          enum: HSEDRV
fieldset/HSICFGR:
    description: RCC HSI configuration register.
    fields:
        - name: HSIDIV
          description: HSI clock divider.
          bit_offset: 7
          bit_size: 2
          enum: HSIDIV
        - name: HSITRIM
          description: HSI clock trimming.
          bit_offset: 16
          bit_size: 7
          enum: HSITRIM
        - name: HSICAL
          description: HSI clock calibration.
          bit_offset: 23
          bit_size: 9
fieldset/HSIMCR:
    description: RCC HSI monitor control register.
    fields:
        - name: HSIREF
          description: HSI clock cycle counter reference value.
          bit_offset: 0
          bit_size: 11
        - name: HSIDEV
          description: HSI clock count deviation value.
          bit_offset: 16
          bit_size: 6
        - name: HSIMONEN
          description: HSI clock period monitor enable.
          bit_offset: 31
          bit_size: 1
fieldset/HSIMSR:
    description: RCC HSI monitor status register.
    fields:
        - name: HSIVAL
          description: HSI clock cycle counter measured value.
          bit_offset: 0
          bit_size: 11
fieldset/HWRSR:
    description: RCC reset status register for hardware.
    fields:
        - name: RMVF
          description: Remove reset flag.
          bit_offset: 16
          bit_size: 1
          enum: HWRSR_RMVF
        - name: LCKRSTF
          description: CPU lockup reset flag.
          bit_offset: 17
          bit_size: 1
          enum: HWRSR_LCKRSTF
        - name: BORRSTF
          description: BOR flag.
          bit_offset: 21
          bit_size: 1
          enum: HWRSR_BORRSTF
        - name: PINRSTF
          description: Pin reset flag (NRST).
          bit_offset: 22
          bit_size: 1
          enum: HWRSR_PINRSTF
        - name: PORRSTF
          description: POR/PDR flag.
          bit_offset: 23
          bit_size: 1
          enum: HWRSR_PORRSTF
        - name: SFTRSTF
          description: Software system reset flag (1).
          bit_offset: 24
          bit_size: 1
          enum: HWRSR_SFTRSTF
        - name: IWDGRSTF
          description: Independent Watchdog reset flag.
          bit_offset: 26
          bit_size: 1
          enum: HWRSR_IWDGRSTF
        - name: WWDGRSTF
          description: Window watchdog reset flag.
          bit_offset: 28
          bit_size: 1
          enum: HWRSR_WWDGRSTF
        - name: LPWRRSTF
          description: Illegal Stop or Standby flag.
          bit_offset: 30
          bit_size: 1
          enum: HWRSR_LPWRRSTF
fieldset/ICCFGR:
    description: RCC ICx configuration register.
    fields:
        - name: ICINT
          description: Divider ICx integer division factor.
          bit_offset: 16
          bit_size: 8
          enum: ICINT
        - name: ICSEL
          description: Divider ICx Source Selection.
          bit_offset: 28
          bit_size: 2
          enum: ICSEL
fieldset/LOCKCFGR0:
    description: RCC oscillator lock configuration register0.
    fields:
        - name: LSILOCK
          description: Defines the lock protection of the LSI oscillator configuration bits.
          bit_offset: 0
          bit_size: 1
          enum: LSILOCK
        - name: LSELOCK
          description: Defines the lock protection of the LSE oscillator configuration bits.
          bit_offset: 1
          bit_size: 1
          enum: LSELOCK
        - name: MSILOCK
          description: Defines the lock protection of the MSI oscillator configuration bits.
          bit_offset: 2
          bit_size: 1
          enum: MSILOCK
        - name: HSILOCK
          description: Defines the lock protection of the HSI oscillator configuration bits.
          bit_offset: 3
          bit_size: 1
          enum: HSILOCK
        - name: HSELOCK
          description: Defines the lock protection of the HSE oscillator configuration bits.
          bit_offset: 4
          bit_size: 1
          enum: HSELOCK
fieldset/LOCKCFGR1:
    description: RCC PLL lock configuration register1.
    fields:
        - name: PLLLOCK
          description: Defines the lock protection of the PLL1 PLL configuration bits.
          bit_offset: 0
          bit_size: 1
          array:
              len: 4
              stride: 1
          enum: PLLLOCK
fieldset/LOCKCFGR2:
    description: RCC divider lock configuration register2.
    fields:
        - name: IC1LOCK
          description: Defines the lock protection of the IC1 divider configuration bits.
          bit_offset: 0
          bit_size: 1
          enum: ICLOCK
        - name: IC2LOCK
          description: Defines the lock protection of the IC2 divider configuration bits.
          bit_offset: 1
          bit_size: 1
          enum: ICLOCK
        - name: IC3LOCK
          description: Defines the lock protection of the IC3 divider configuration bits.
          bit_offset: 2
          bit_size: 1
          enum: ICLOCK
        - name: IC4LOCK
          description: Defines the lock protection of the IC4 divider configuration bits.
          bit_offset: 3
          bit_size: 1
          enum: ICLOCK
        - name: IC5LOCK
          description: Defines the lock protection of the IC5 divider configuration bits.
          bit_offset: 4
          bit_size: 1
          enum: ICLOCK
        - name: IC6LOCK
          description: Defines the lock protection of the IC6 divider configuration bits.
          bit_offset: 5
          bit_size: 1
          enum: ICLOCK
        - name: IC7LOCK
          description: Defines the lock protection of the IC7 divider configuration bits.
          bit_offset: 6
          bit_size: 1
          enum: ICLOCK
        - name: IC8LOCK
          description: Defines the lock protection of the IC8 divider configuration bits.
          bit_offset: 7
          bit_size: 1
          enum: ICLOCK
        - name: IC9LOCK
          description: Defines the lock protection of the IC9 divider configuration bits.
          bit_offset: 8
          bit_size: 1
          enum: ICLOCK
        - name: IC10LOCK
          description: Defines the lock protection of the IC10 divider configuration bits.
          bit_offset: 9
          bit_size: 1
          enum: ICLOCK
        - name: IC11LOCK
          description: Defines the lock protection of the IC11 divider configuration bits.
          bit_offset: 10
          bit_size: 1
          enum: ICLOCK
        - name: IC12LOCK
          description: Defines the lock protection of the IC12 divider configuration bits.
          bit_offset: 11
          bit_size: 1
          enum: ICLOCK
        - name: IC13LOCK
          description: Defines the lock protection of the IC13 divider configuration bits.
          bit_offset: 12
          bit_size: 1
          enum: ICLOCK
        - name: IC14LOCK
          description: Defines the lock protection of the IC14 divider configuration bits.
          bit_offset: 13
          bit_size: 1
          enum: ICLOCK
        - name: IC15LOCK
          description: Defines the lock protection of the IC15 divider configuration bits.
          bit_offset: 14
          bit_size: 1
          enum: ICLOCK
        - name: IC16LOCK
          description: Defines the lock protection of the IC16 divider configuration bits.
          bit_offset: 15
          bit_size: 1
          enum: ICLOCK
        - name: IC17LOCK
          description: Defines the lock protection of the IC17 divider configuration bits.
          bit_offset: 16
          bit_size: 1
          enum: ICLOCK
        - name: IC18LOCK
          description: Defines the lock protection of the IC18 divider configuration bits.
          bit_offset: 17
          bit_size: 1
          enum: ICLOCK
        - name: IC19LOCK
          description: Defines the lock protection of the IC19 divider configuration bits.
          bit_offset: 18
          bit_size: 1
          enum: ICLOCK
        - name: IC20LOCK
          description: Defines the lock protection of the IC20 divider configuration bits.
          bit_offset: 19
          bit_size: 1
          enum: ICLOCK
fieldset/LOCKCFGR3:
    description: RCC system lock configuration register3.
    fields:
        - name: MODLOCK
          description: Defines the lock protection of the MOD system configuration bits.
          bit_offset: 0
          bit_size: 1
          enum: MODLOCK
        - name: SYSLOCK
          description: Defines the lock protection of the SYS system configuration bits.
          bit_offset: 1
          bit_size: 1
          enum: SYSLOCK
        - name: BUSLOCK
          description: Defines the lock protection of the BUS system configuration bits.
          bit_offset: 2
          bit_size: 1
          enum: BUSLOCK
        - name: PERLOCK
          description: Defines the lock protection of the PER system configuration bits.
          bit_offset: 3
          bit_size: 1
          enum: PERLOCK
        - name: INTLOCK
          description: Defines the lock protection of the INT system configuration bits.
          bit_offset: 4
          bit_size: 1
          enum: INTLOCK
        - name: RSTLOCK
          description: Defines the lock protection of the RST system configuration bits.
          bit_offset: 5
          bit_size: 1
          enum: RSTLOCK
        - name: DFTLOCK
          description: Defines the lock protection of the DFT system configuration bits.
          bit_offset: 6
          bit_size: 1
          enum: DFTLOCK
fieldset/LOCKCFGR4:
    description: RCC bus lock configuration register4.
    fields:
        - name: ACLKNLOCK
          description: Defines the lock protection of the ACLKN bus configuration bits.
          bit_offset: 0
          bit_size: 1
          enum: ACLKNLOCK
        - name: ACLKNCLOCK
          description: Defines the lock protection of the ACLKNC bus configuration bits.
          bit_offset: 1
          bit_size: 1
          enum: ACLKNCLOCK
        - name: AHBMLOCK
          description: Defines the lock protection of the AHBM bus configuration bits.
          bit_offset: 2
          bit_size: 1
          enum: AHBMLOCK
        - name: AHB1LOCK
          description: Defines the lock protection of the AHB1 bus configuration bits.
          bit_offset: 3
          bit_size: 1
          enum: AHBLOCK
        - name: AHB2LOCK
          description: Defines the lock protection of the AHB2 bus configuration bits.
          bit_offset: 4
          bit_size: 1
          enum: AHBLOCK
        - name: AHB3LOCK
          description: Defines the lock protection of the AHB3 bus configuration bits.
          bit_offset: 5
          bit_size: 1
          enum: AHBLOCK
        - name: AHB4LOCK
          description: Defines the lock protection of the AHB4 bus configuration bits.
          bit_offset: 6
          bit_size: 1
          enum: AHBLOCK
        - name: AHB5LOCK
          description: Defines the lock protection of the AHB5 bus configuration bits.
          bit_offset: 7
          bit_size: 1
          enum: AHBLOCK
        - name: APB1LOCK
          description: Defines the lock protection of the APB1 bus configuration bits.
          bit_offset: 8
          bit_size: 1
          enum: APBLOCK
        - name: APB2LOCK
          description: Defines the lock protection of the APB2 bus configuration bits.
          bit_offset: 9
          bit_size: 1
          enum: APBLOCK
        - name: APB3LOCK
          description: Defines the lock protection of the APB3 bus configuration bits.
          bit_offset: 10
          bit_size: 1
          enum: APBLOCK
        - name: APB4LOCK
          description: Defines the lock protection of the APB4 bus configuration bits.
          bit_offset: 11
          bit_size: 1
          enum: APBLOCK
        - name: APB5LOCK
          description: Defines the lock protection of the APB5 bus configuration bits.
          bit_offset: 12
          bit_size: 1
          enum: APBLOCK
        - name: NOCLOCK
          description: Defines the lock protection of the NOC bus configuration bits.
          bit_offset: 13
          bit_size: 1
          enum: NOCLOCK
fieldset/LOCKCFGSR3:
    description: RCC system lock configuration register3.
    fields:
        - name: MODLOCKS
          description: Defines the lock protection of the MOD configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: SYSLOCKS
          description: Defines the lock protection of the SYS configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: BUSLOCKS
          description: Defines the lock protection of the BUS configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: PERLOCKS
          description: Defines the lock protection of the PER configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: INTLOCKS
          description: Defines the lock protection of the INT configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
        - name: RSTLOCKS
          description: Defines the lock protection of the RST configuration bits (enable, ready, divider).
          bit_offset: 5
          bit_size: 1
        - name: DFTLOCKS
          description: Defines the lock protection of the DFT configuration bits (enable, ready, divider).
          bit_offset: 6
          bit_size: 1
fieldset/LSECFGR:
    description: RCC LSE configuration register.
    fields:
        - name: LSECSSON
          description: LSE clock security system (CSS) enable.
          bit_offset: 7
          bit_size: 1
        - name: LSECSSRA
          description: LSE clock security system (CSS) re-arm function.
          bit_offset: 8
          bit_size: 1
          enum: LSECSSRA
        - name: LSECSSD
          description: LSE clock security system (CSS) failure detection.
          bit_offset: 9
          bit_size: 1
          enum: LSECSSD
        - name: LSEBYP
          description: LSE clock bypass.
          bit_offset: 15
          bit_size: 1
        - name: LSEEXT
          description: LSE clock type in Bypass mode.
          bit_offset: 16
          bit_size: 1
          enum: LSEEXT
        - name: LSEGFON
          description: LSE clock glitch filter enable.
          bit_offset: 17
          bit_size: 1
        - name: LSEDRV
          description: LSE oscillator driving capability.
          bit_offset: 18
          bit_size: 2
          enum: LSEDRV
fieldset/MEMENCR:
    description: RCC memory enable register.
    fields:
        - name: AXISRAM3ENC
          description: AXISRAM3 enable.
          bit_offset: 0
          bit_size: 1
        - name: AXISRAM4ENC
          description: AXISRAM4 enable.
          bit_offset: 1
          bit_size: 1
        - name: AXISRAM5ENC
          description: AXISRAM5 enable.
          bit_offset: 2
          bit_size: 1
        - name: AXISRAM6ENC
          description: AXISRAM6 enable.
          bit_offset: 3
          bit_size: 1
        - name: AHBSRAM1ENC
          description: AHBSRAM1 enable.
          bit_offset: 4
          bit_size: 1
        - name: AHBSRAM2ENC
          description: AHBSRAM2 enable.
          bit_offset: 5
          bit_size: 1
        - name: BKPSRAMENC
          description: BKPSRAM enable.
          bit_offset: 6
          bit_size: 1
        - name: AXISRAM1ENC
          description: AXISRAM1 enable.
          bit_offset: 7
          bit_size: 1
        - name: AXISRAM2ENC
          description: AXISRAM2 enable.
          bit_offset: 8
          bit_size: 1
        - name: FLEXRAMENC
          description: FLEXRAM enable.
          bit_offset: 9
          bit_size: 1
        - name: NPUCACHERAMENC
          description: NPUCACHERAM enable.
          bit_offset: 10
          bit_size: 1
        - name: VENCRAMENC
          description: VENCRAM enable.
          bit_offset: 11
          bit_size: 1
        - name: BOOTROMENC
          description: BOOTROM enable.
          bit_offset: 12
          bit_size: 1
fieldset/MEMENR:
    description: RCC memory enable register.
    fields:
        - name: AXISRAM3EN
          description: AXISRAM3 enable.
          bit_offset: 0
          bit_size: 1
        - name: AXISRAM4EN
          description: AXISRAM4 enable.
          bit_offset: 1
          bit_size: 1
        - name: AXISRAM5EN
          description: AXISRAM5 enable.
          bit_offset: 2
          bit_size: 1
        - name: AXISRAM6EN
          description: AXISRAM6 enable.
          bit_offset: 3
          bit_size: 1
        - name: AHBSRAM1EN
          description: AHBSRAM1 enable.
          bit_offset: 4
          bit_size: 1
        - name: AHBSRAM2EN
          description: AHBSRAM2 enable.
          bit_offset: 5
          bit_size: 1
        - name: BKPSRAMEN
          description: BKPSRAM enable.
          bit_offset: 6
          bit_size: 1
        - name: AXISRAM1EN
          description: AXISRAM1 enable.
          bit_offset: 7
          bit_size: 1
        - name: AXISRAM2EN
          description: AXISRAM2 enable.
          bit_offset: 8
          bit_size: 1
        - name: FLEXRAMEN
          description: FLEXRAM enable.
          bit_offset: 9
          bit_size: 1
        - name: NPUCACHERAMEN
          description: NPUCACHERAM enable.
          bit_offset: 10
          bit_size: 1
        - name: VENCRAMEN
          description: VENCRAM enable.
          bit_offset: 11
          bit_size: 1
        - name: BOOTROMEN
          description: BOOTROM enable.
          bit_offset: 12
          bit_size: 1
fieldset/MEMENSR:
    description: RCC memory enable register.
    fields:
        - name: AXISRAM3ENS
          description: AXISRAM3 enable.
          bit_offset: 0
          bit_size: 1
        - name: AXISRAM4ENS
          description: AXISRAM4 enable.
          bit_offset: 1
          bit_size: 1
        - name: AXISRAM5ENS
          description: AXISRAM5 enable.
          bit_offset: 2
          bit_size: 1
        - name: AXISRAM6ENS
          description: AXISRAM6 enable.
          bit_offset: 3
          bit_size: 1
        - name: AHBSRAM1ENS
          description: AHBSRAM1 enable.
          bit_offset: 4
          bit_size: 1
        - name: AHBSRAM2ENS
          description: AHBSRAM2 enable.
          bit_offset: 5
          bit_size: 1
        - name: BKPSRAMENS
          description: BKPSRAM enable.
          bit_offset: 6
          bit_size: 1
        - name: AXISRAM1ENS
          description: AXISRAM1 enable.
          bit_offset: 7
          bit_size: 1
        - name: AXISRAM2ENS
          description: AXISRAM2 enable.
          bit_offset: 8
          bit_size: 1
        - name: FLEXRAMENS
          description: FLEXRAM enable.
          bit_offset: 9
          bit_size: 1
        - name: NPUCACHERAMENS
          description: NPUCACHERAM enable.
          bit_offset: 10
          bit_size: 1
        - name: VENCRAMENS
          description: VENCRAM enable.
          bit_offset: 11
          bit_size: 1
        - name: BOOTROMENS
          description: BOOTROM enable.
          bit_offset: 12
          bit_size: 1
fieldset/MEMLPENCR:
    description: RCC memory Sleep enable register.
    fields:
        - name: AXISRAM3LPENC
          description: AXISRAM3 sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: AXISRAM4LPENC
          description: AXISRAM4 sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: AXISRAM5LPENC
          description: AXISRAM5 sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: AXISRAM6LPENC
          description: AXISRAM6 sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: AHBSRAM1LPENC
          description: AHBSRAM1 sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: AHBSRAM2LPENC
          description: AHBSRAM2 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: BKPSRAMLPENC
          description: BKPSRAM sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: AXISRAM1LPENC
          description: AXISRAM1 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: AXISRAM2LPENC
          description: AXISRAM2 sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: FLEXRAMLPENC
          description: FLEXRAM sleep enable.
          bit_offset: 9
          bit_size: 1
        - name: NPUCACHERAMLPENC
          description: NPUCACHERAM sleep enable.
          bit_offset: 10
          bit_size: 1
        - name: VENCRAMLPENC
          description: VENCRAM sleep enable.
          bit_offset: 11
          bit_size: 1
        - name: BOOTROMLPENC
          description: BOOTROM sleep enable.
          bit_offset: 12
          bit_size: 1
fieldset/MEMLPENR:
    description: RCC memory Sleep enable register.
    fields:
        - name: AXISRAM3LPEN
          description: AXISRAM3 sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: AXISRAM4LPEN
          description: AXISRAM4 sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: AXISRAM5LPEN
          description: AXISRAM5 sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: AXISRAM6LPEN
          description: AXISRAM6 sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: AHBSRAM1LPEN
          description: AHBSRAM1 sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: AHBSRAM2LPEN
          description: AHBSRAM2 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: BKPSRAMLPEN
          description: BKPSRAM sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: AXISRAM1LPEN
          description: AXISRAM1 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: AXISRAM2LPEN
          description: AXISRAM2 sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: FLEXRAMLPEN
          description: FLEXRAM sleep enable.
          bit_offset: 9
          bit_size: 1
        - name: NPUCACHERAMLPEN
          description: NPUCACHERAM sleep enable.
          bit_offset: 10
          bit_size: 1
        - name: VENCRAMLPEN
          description: VENCRAM sleep enable.
          bit_offset: 11
          bit_size: 1
        - name: BOOTROMLPEN
          description: BOOTROM sleep enable.
          bit_offset: 12
          bit_size: 1
fieldset/MEMLPENSR:
    description: RCC memory sleep enable register.
    fields:
        - name: AXISRAM3LPENS
          description: AXISRAM3 sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: AXISRAM4LPENS
          description: AXISRAM4 sleep enable.
          bit_offset: 1
          bit_size: 1
        - name: AXISRAM5LPENS
          description: AXISRAM5 sleep enable.
          bit_offset: 2
          bit_size: 1
        - name: AXISRAM6LPENS
          description: AXISRAM6 sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: AHBSRAM1LPENS
          description: AHBSRAM1 sleep enable.
          bit_offset: 4
          bit_size: 1
        - name: AHBSRAM2LPENS
          description: AHBSRAM2 sleep enable.
          bit_offset: 5
          bit_size: 1
        - name: BKPSRAMLPENS
          description: BKPSRAM sleep enable.
          bit_offset: 6
          bit_size: 1
        - name: AXISRAM1LPENS
          description: AXISRAM1 sleep enable.
          bit_offset: 7
          bit_size: 1
        - name: AXISRAM2LPENS
          description: AXISRAM2 sleep enable.
          bit_offset: 8
          bit_size: 1
        - name: FLEXRAMLPENS
          description: FLEXRAM sleep enable.
          bit_offset: 9
          bit_size: 1
        - name: NPUCACHERAMLPENS
          description: NPUCACHERAM sleep enable.
          bit_offset: 10
          bit_size: 1
        - name: VENCRAMLPENS
          description: VENCRAM sleep enable.
          bit_offset: 11
          bit_size: 1
        - name: BOOTROMLPENS
          description: BOOTROM sleep enable.
          bit_offset: 12
          bit_size: 1
fieldset/MEMRSTCR:
    description: RCC memory reset register.
    fields:
        - name: AXISRAM3RSTC
          description: AXISRAM3 reset.
          bit_offset: 0
          bit_size: 1
        - name: AXISRAM4RSTC
          description: AXISRAM4 reset.
          bit_offset: 1
          bit_size: 1
        - name: AXISRAM5RSTC
          description: AXISRAM5 reset.
          bit_offset: 2
          bit_size: 1
        - name: AXISRAM6RSTC
          description: AXISRAM6 reset.
          bit_offset: 3
          bit_size: 1
        - name: AHBSRAM1RSTC
          description: AHBSRAM1 reset.
          bit_offset: 4
          bit_size: 1
        - name: AHBSRAM2RSTC
          description: AHBSRAM2 reset.
          bit_offset: 5
          bit_size: 1
        - name: AXISRAM1RSTC
          description: AXISRAM1 reset.
          bit_offset: 7
          bit_size: 1
        - name: AXISRAM2RSTC
          description: AXISRAM2 reset.
          bit_offset: 8
          bit_size: 1
        - name: FLEXRAMRSTC
          description: FLEXRAM reset.
          bit_offset: 9
          bit_size: 1
        - name: NPUCACHERAMRSTC
          description: NPUCACHERAM reset.
          bit_offset: 10
          bit_size: 1
        - name: VENCRAMRSTC
          description: VENCRAM reset.
          bit_offset: 11
          bit_size: 1
        - name: BOOTROMRSTC
          description: BOOTROM reset.
          bit_offset: 12
          bit_size: 1
fieldset/MEMRSTR:
    description: RCC memories reset register.
    fields:
        - name: AXISRAM3RST
          description: AXISRAM3 reset.
          bit_offset: 0
          bit_size: 1
        - name: AXISRAM4RST
          description: AXISRAM4reset.
          bit_offset: 1
          bit_size: 1
        - name: AXISRAM5RST
          description: AXISRAM5 reset.
          bit_offset: 2
          bit_size: 1
        - name: AXISRAM6RST
          description: AXISRAM6 reset.
          bit_offset: 3
          bit_size: 1
        - name: AHBSRAM1RST
          description: AHBSRAM1 reset.
          bit_offset: 4
          bit_size: 1
        - name: AHBSRAM2RST
          description: AHBSRAM2 reset.
          bit_offset: 5
          bit_size: 1
        - name: AXISRAM1RST
          description: AXISRAM1 reset.
          bit_offset: 7
          bit_size: 1
        - name: AXISRAM2RST
          description: AXISRAM2 reset.
          bit_offset: 8
          bit_size: 1
        - name: FLEXRAMRST
          description: FLEXRAM reset.
          bit_offset: 9
          bit_size: 1
        - name: NPUCACHERAMRST
          description: NPUCACHERAM reset.
          bit_offset: 10
          bit_size: 1
        - name: VENCRAMRST
          description: VENCRAM reset.
          bit_offset: 11
          bit_size: 1
        - name: BOOTROMRST
          description: BOOTROM reset.
          bit_offset: 12
          bit_size: 1
fieldset/MEMRSTSR:
    description: RCC memory reset register.
    fields:
        - name: AXISRAM3RSTS
          description: AXISRAM3 reset.
          bit_offset: 0
          bit_size: 1
        - name: AXISRAM4RSTS
          description: AXISRAM4 reset.
          bit_offset: 1
          bit_size: 1
        - name: AXISRAM5RSTS
          description: AXISRAM5 reset.
          bit_offset: 2
          bit_size: 1
        - name: AXISRAM6RSTS
          description: AXISRAM6 reset.
          bit_offset: 3
          bit_size: 1
        - name: AHBSRAM1RSTS
          description: AHBSRAM1 reset.
          bit_offset: 4
          bit_size: 1
        - name: AHBSRAM2RSTS
          description: AHBSRAM2 reset.
          bit_offset: 5
          bit_size: 1
        - name: AXISRAM1RSTS
          description: AXISRAM1 reset.
          bit_offset: 7
          bit_size: 1
        - name: AXISRAM2RSTS
          description: AXISRAM2 reset.
          bit_offset: 8
          bit_size: 1
        - name: FLEXRAMRSTS
          description: FLEXRAM reset.
          bit_offset: 9
          bit_size: 1
        - name: NPUCACHERAMRSTS
          description: NPUCACHERAM reset.
          bit_offset: 10
          bit_size: 1
        - name: VENCRAMRSTS
          description: VENCRAM reset.
          bit_offset: 11
          bit_size: 1
        - name: BOOTROMRSTS
          description: BOOTROM reset.
          bit_offset: 12
          bit_size: 1
fieldset/MISCENCR:
    description: RCC miscellaneous enable register.
    fields:
        - name: DBGENC
          description: DBG enable.
          bit_offset: 0
          bit_size: 1
        - name: MCO1ENC
          description: MCO1 enable.
          bit_offset: 1
          bit_size: 1
        - name: MCO2ENC
          description: MCO2 enable.
          bit_offset: 2
          bit_size: 1
        - name: XSPIPHYCOMPENC
          description: XSPIPHYCOMP enable.
          bit_offset: 3
          bit_size: 1
        - name: PERENC
          description: PER enable.
          bit_offset: 6
          bit_size: 1
fieldset/MISCENR:
    description: RCC miscellaneous configuration enable register.
    fields:
        - name: DBGEN
          description: DBG enable.
          bit_offset: 0
          bit_size: 1
        - name: MCO1EN
          description: MCO1 enable.
          bit_offset: 1
          bit_size: 1
        - name: MCO2EN
          description: MCO2 enable.
          bit_offset: 2
          bit_size: 1
        - name: XSPIPHYCOMPEN
          description: XSPIPHYCOMP enable.
          bit_offset: 3
          bit_size: 1
        - name: PEREN
          description: PER enable.
          bit_offset: 6
          bit_size: 1
fieldset/MISCENSR:
    description: RCC miscellaneous enable register.
    fields:
        - name: DBGENS
          description: DBG enable.
          bit_offset: 0
          bit_size: 1
        - name: MCO1ENS
          description: MCO1 enable.
          bit_offset: 1
          bit_size: 1
        - name: MCO2ENS
          description: MCO2 enable.
          bit_offset: 2
          bit_size: 1
        - name: XSPIPHYCOMPENS
          description: XSPIPHYCOMP enable.
          bit_offset: 3
          bit_size: 1
        - name: PERENS
          description: PER enable.
          bit_offset: 6
          bit_size: 1
fieldset/MISCLPENCR:
    description: RCC miscellaneous Sleep enable register.
    fields:
        - name: DBGLPENC
          description: DBG sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: XSPIPHYCOMPLPENC
          description: XSPIPHYCOMP sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: PERLPENC
          description: PER sleep enable.
          bit_offset: 6
          bit_size: 1
fieldset/MISCLPENR:
    description: RCC miscellaneous configurations Sleep enable register.
    fields:
        - name: DBGLPEN
          description: DBG sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: XSPIPHYCOMPLPEN
          description: XSPIPHYCOMP sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: PERLPEN
          description: PER sleep enable.
          bit_offset: 6
          bit_size: 1
fieldset/MISCLPENSR:
    description: RCC miscellaneous Sleep enable register.
    fields:
        - name: DBGLPENS
          description: DBG sleep enable.
          bit_offset: 0
          bit_size: 1
        - name: XSPIPHYCOMPLPENS
          description: XSPIPHYCOMP sleep enable.
          bit_offset: 3
          bit_size: 1
        - name: PERLPENS
          description: PER sleep enable.
          bit_offset: 6
          bit_size: 1
fieldset/MISCRSTCR:
    description: RCC miscellaneous reset register.
    fields:
        - name: DBGRSTC
          description: DBG reset.
          bit_offset: 0
          bit_size: 1
        - name: XSPIPHY1RSTC
          description: XSPIPHY1 reset.
          bit_offset: 4
          bit_size: 1
        - name: XSPIPHY2RSTC
          description: XSPIPHY2 reset.
          bit_offset: 5
          bit_size: 1
        - name: SDMMC1DLLRSTC
          description: SDMMC1DLL reset.
          bit_offset: 7
          bit_size: 1
        - name: SDMMC2DLLRSTC
          description: SDMMC2DLL reset.
          bit_offset: 8
          bit_size: 1
fieldset/MISCRSTR:
    description: RCC miscellaneous configurations reset register.
    fields:
        - name: DBGRST
          description: DBG reset.
          bit_offset: 0
          bit_size: 1
        - name: XSPIPHY1RST
          description: XSPIPHY1 reset.
          bit_offset: 4
          bit_size: 1
        - name: XSPIPHY2RST
          description: XSPIPHY2 reset.
          bit_offset: 5
          bit_size: 1
        - name: SDMMC1DLLRST
          description: SDMMC1DLL reset.
          bit_offset: 7
          bit_size: 1
        - name: SDMMC2DLLRST
          description: SDMMC2DLL reset.
          bit_offset: 8
          bit_size: 1
fieldset/MISCRSTSR:
    description: RCC miscellaneous reset register.
    fields:
        - name: DBGRSTS
          description: DBG reset.
          bit_offset: 0
          bit_size: 1
        - name: XSPIPHY1RSTS
          description: XSPIPHY1 reset.
          bit_offset: 4
          bit_size: 1
        - name: XSPIPHY2RSTS
          description: XSPIPHY2 reset.
          bit_offset: 5
          bit_size: 1
        - name: SDMMC1DLLRSTS
          description: SDMMC1DLL reset.
          bit_offset: 7
          bit_size: 1
        - name: SDMMC2DLLRSTS
          description: SDMMC2DLL reset.
          bit_offset: 8
          bit_size: 1
fieldset/MSICFGR:
    description: RCC MSI configuration register.
    fields:
        - name: MSIFREQSEL
          description: MSI oscillator frequency select.
          bit_offset: 9
          bit_size: 1
          enum: MSIFREQSEL
        - name: MSITRIM
          description: MSI clock trimming.
          bit_offset: 16
          bit_size: 5
        - name: MSICAL
          description: MSI clock calibration.
          bit_offset: 23
          bit_size: 8
fieldset/PLLCFGR1:
    description: RCC PLL configuration register 1.
    fields:
        - name: PLLDIVN
          description: PLL Integer part for the VCO multiplication factor.
          bit_offset: 8
          bit_size: 12
        - name: PLLDIVM
          description: PLL reference input clock divide frequency ratio.
          bit_offset: 20
          bit_size: 6
          enum: PLLDIVM
        - name: PLLBYP
          description: PLL bypass.
          bit_offset: 27
          bit_size: 1
        - name: PLLSEL
          description: PLL source selection of the reference clock.
          bit_offset: 28
          bit_size: 3
          enum: PLLSEL
fieldset/PLLCFGR2:
    description: RCC PLL configuration register 2.
    fields:
        - name: PLLDIVNFRAC
          description: PLL Fractional part of the VCO multiplication factor.
          bit_offset: 0
          bit_size: 24
fieldset/PLLCFGR3:
    description: RCC PLL configuration register 3.
    fields:
        - name: PLLMODSSRST
          description: PLL Modulation Spread Spectrum reset.
          bit_offset: 0
          bit_size: 1
        - name: PLLDACEN
          description: PLL noise canceling DAC enable in fractional mode.
          bit_offset: 1
          bit_size: 1
        - name: PLLMODSSDIS
          description: PLL Modulation Spread-Spectrum Disable.
          bit_offset: 2
          bit_size: 1
          enum: PLLMODSSDIS
        - name: PLLMODDSEN
          description: PLL Modulation Spread-Spectrum (and Fractional Divide) enable.
          bit_offset: 3
          bit_size: 1
        - name: PLLMODSPRDW
          description: PLL Modulation Spread-Spectrum Down.
          bit_offset: 4
          bit_size: 1
          enum: PLLMODSPRDW
        - name: PLLMODDIV
          description: PLL Modulation Division frequency adjustment.
          bit_offset: 8
          bit_size: 4
        - name: PLLMODSPR
          description: PLL Modulation Spread depth adjustment.
          bit_offset: 16
          bit_size: 5
        - name: PLLPDIV2
          description: PLL VCO frequency divider level 2.
          bit_offset: 24
          bit_size: 3
          enum: PLLPDIV
        - name: PLLPDIV1
          description: PLL VCO frequency divider level 1.
          bit_offset: 27
          bit_size: 3
          enum: PLLPDIV
        - name: PLLPDIVEN
          description: PLL post divider POSTDIV1, POSTDIV2, and PLL clock output enable.
          bit_offset: 30
          bit_size: 1
fieldset/PRIVCFGCR0:
    description: RCC oscillator privilege configuration register0.
    fields:
        - name: LSIPVC
          description: Defines the privilege protection of the LSI configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: LSEPVC
          description: Defines the privilege protection of the LSE configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: MSIPVC
          description: Defines the privilege protection of the MSI configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: HSIPVC
          description: Defines the privilege protection of the HSI configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: HSEPVC
          description: Defines the privilege protection of the HSE configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
fieldset/PRIVCFGCR1:
    description: RCC PLL privilege configuration register1.
    fields:
        - name: PLLPVC
          description: Defines the privilege protection of the PLL1 configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
          array:
              len: 4
              stride: 1
fieldset/PRIVCFGCR2:
    description: RCC divider privilege configuration register2.
    fields:
        - name: IC1PVC
          description: Defines the privilege protection of the IC1 configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: IC2PVC
          description: Defines the privilege protection of the IC2 configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: IC3PVC
          description: Defines the privilege protection of the IC3 configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: IC4PVC
          description: Defines the privilege protection of the IC4 configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: IC5PVC
          description: Defines the privilege protection of the IC5 configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
        - name: IC6PVC
          description: Defines the privilege protection of the IC6 configuration bits (enable, ready, divider).
          bit_offset: 5
          bit_size: 1
        - name: IC7PVC
          description: Defines the privilege protection of the IC7 configuration bits (enable, ready, divider).
          bit_offset: 6
          bit_size: 1
        - name: IC8PVC
          description: Defines the privilege protection of the IC8 configuration bits (enable, ready, divider).
          bit_offset: 7
          bit_size: 1
        - name: IC9PVC
          description: Defines the privilege protection of the IC9 configuration bits (enable, ready, divider).
          bit_offset: 8
          bit_size: 1
        - name: IC10PVC
          description: Defines the privilege protection of the IC10 configuration bits (enable, ready, divider).
          bit_offset: 9
          bit_size: 1
        - name: IC11PVC
          description: Defines the privilege protection of the IC11 configuration bits (enable, ready, divider).
          bit_offset: 10
          bit_size: 1
        - name: IC12PVC
          description: Defines the privilege protection of the IC12 configuration bits (enable, ready, divider).
          bit_offset: 11
          bit_size: 1
        - name: IC13PVC
          description: Defines the privilege protection of the IC13 configuration bits (enable, ready, divider).
          bit_offset: 12
          bit_size: 1
        - name: IC14PVC
          description: Defines the privilege protection of the IC14 configuration bits (enable, ready, divider).
          bit_offset: 13
          bit_size: 1
        - name: IC15PVC
          description: Defines the privilege protection of the IC15 configuration bits (enable, ready, divider).
          bit_offset: 14
          bit_size: 1
        - name: IC16PVC
          description: Defines the privilege protection of the IC16 configuration bits (enable, ready, divider).
          bit_offset: 15
          bit_size: 1
        - name: IC17PVC
          description: Defines the privilege protection of the IC17 configuration bits (enable, ready, divider).
          bit_offset: 16
          bit_size: 1
        - name: IC18PVC
          description: Defines the privilege protection of the IC18 configuration bits (enable, ready, divider).
          bit_offset: 17
          bit_size: 1
        - name: IC19PVC
          description: Defines the privilege protection of the IC19 configuration bits (enable, ready, divider).
          bit_offset: 18
          bit_size: 1
        - name: IC20PVC
          description: Defines the privilege protection of the IC20 configuration bits (enable, ready, divider).
          bit_offset: 19
          bit_size: 1
fieldset/PRIVCFGCR3:
    description: RCC system privilege configuration register3.
    fields:
        - name: MODPVC
          description: Defines the privilege protection of the MOD configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: SYSPVC
          description: Defines the privilege protection of the SYS configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: BUSPVC
          description: Defines the privilege protection of the BUS configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: PERPVC
          description: Defines the privilege protection of the PER configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: INTPVC
          description: Defines the privilege protection of the INT configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
        - name: RSTPVC
          description: Defines the privilege protection of the RST configuration bits (enable, ready, divider).
          bit_offset: 5
          bit_size: 1
        - name: DFTPVC
          description: Defines the privilege protection of the DFT configuration bits (enable, ready, divider).
          bit_offset: 6
          bit_size: 1
fieldset/PRIVCFGCR4:
    description: RCC privilege configuration register4.
    fields:
        - name: ACLKNPVC
          description: Defines the privilege protection of the ACLKN configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: ACLKNCPVC
          description: Defines the privilege protection of the ACLKNC configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: AHBMPVC
          description: Defines the privilege protection of the AHBM configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: AHB1PVC
          description: Defines the privilege protection of the AHB1 configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: AHB2PVC
          description: Defines the privilege protection of the AHB2 configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
        - name: AHB3PVC
          description: Defines the privilege protection of the AHB3 configuration bits (enable, ready, divider).
          bit_offset: 5
          bit_size: 1
        - name: AHB4PVC
          description: Defines the privilege protection of the AHB4 configuration bits (enable, ready, divider).
          bit_offset: 6
          bit_size: 1
        - name: AHB5PVC
          description: Defines the privilege protection of the AHB5 configuration bits (enable, ready, divider).
          bit_offset: 7
          bit_size: 1
        - name: APB1PVC
          description: Defines the privilege protection of the APB1 configuration bits (enable, ready, divider).
          bit_offset: 8
          bit_size: 1
        - name: APB2PVC
          description: Defines the privilege protection of the APB2 configuration bits (enable, ready, divider).
          bit_offset: 9
          bit_size: 1
        - name: APB3PVC
          description: Defines the privilege protection of the APB3 configuration bits (enable, ready, divider).
          bit_offset: 10
          bit_size: 1
        - name: APB4PVC
          description: Defines the privilege protection of the APB4 configuration bits (enable, ready, divider).
          bit_offset: 11
          bit_size: 1
        - name: APB5PVC
          description: Defines the privilege protection of the APB5 configuration bits (enable, ready, divider).
          bit_offset: 12
          bit_size: 1
        - name: NOCPVC
          description: Defines the privilege protection of the NOC configuration bits (enable, ready, divider).
          bit_offset: 13
          bit_size: 1
fieldset/PRIVCFGR0:
    description: RCC oscillator privilege configuration register0.
    fields:
        - name: LSIPV
          description: Defines the privilege protection of the LSI oscillator configuration bits.
          bit_offset: 0
          bit_size: 1
          enum: LSIPV
        - name: LSEPV
          description: Defines the privilege protection of the LSE oscillator configuration bits.
          bit_offset: 1
          bit_size: 1
          enum: LSEPV
        - name: MSIPV
          description: Defines the privilege protection of the MSI oscillator configuration bits.
          bit_offset: 2
          bit_size: 1
          enum: MSIPV
        - name: HSIPV
          description: Defines the privilege protection of the HSI oscillator configuration bits.
          bit_offset: 3
          bit_size: 1
          enum: HSIPV
        - name: HSEPV
          description: Defines the privilege protection of the HSE oscillator configuration bits.
          bit_offset: 4
          bit_size: 1
          enum: HSEPV
fieldset/PRIVCFGR1:
    description: RCC PLL privilege configuration register1.
    fields:
        - name: PLLPV
          description: Defines the privilege protection of the PLL1 PLL configuration bits.
          bit_offset: 0
          bit_size: 1
          array:
              len: 4
              stride: 1
          enum: PLLPV
fieldset/PRIVCFGR2:
    description: RCC divider privilege configuration register2.
    fields:
        - name: IC1PV
          description: Defines the privilege protection of the IC1 divider configuration bits.
          bit_offset: 0
          bit_size: 1
          enum: ICPV
        - name: IC2PV
          description: Defines the privilege protection of the IC2 divider configuration bits.
          bit_offset: 1
          bit_size: 1
          enum: ICPV
        - name: IC3PV
          description: Defines the privilege protection of the IC3 divider configuration bits.
          bit_offset: 2
          bit_size: 1
          enum: ICPV
        - name: IC4PV
          description: Defines the privilege protection of the IC4 divider configuration bits.
          bit_offset: 3
          bit_size: 1
          enum: ICPV
        - name: IC5PV
          description: Defines the privilege protection of the IC5 divider configuration bits.
          bit_offset: 4
          bit_size: 1
          enum: ICPV
        - name: IC6PV
          description: Defines the privilege protection of the IC6 divider configuration bits.
          bit_offset: 5
          bit_size: 1
          enum: ICPV
        - name: IC7PV
          description: Defines the privilege protection of the IC7 divider configuration bits.
          bit_offset: 6
          bit_size: 1
          enum: ICPV
        - name: IC8PV
          description: Defines the privilege protection of the IC8 divider configuration bits.
          bit_offset: 7
          bit_size: 1
          enum: ICPV
        - name: IC9PV
          description: Defines the privilege protection of the IC9 divider configuration bits.
          bit_offset: 8
          bit_size: 1
          enum: ICPV
        - name: IC10PV
          description: Defines the privilege protection of the IC10 divider configuration bits.
          bit_offset: 9
          bit_size: 1
          enum: ICPV
        - name: IC11PV
          description: Defines the privilege protection of the IC11 divider configuration bits.
          bit_offset: 10
          bit_size: 1
          enum: ICPV
        - name: IC12PV
          description: Defines the privilege protection of the IC12 divider configuration bits.
          bit_offset: 11
          bit_size: 1
          enum: ICPV
        - name: IC13PV
          description: Defines the privilege protection of the IC13 divider configuration bits.
          bit_offset: 12
          bit_size: 1
          enum: ICPV
        - name: IC14PV
          description: Defines the privilege protection of the IC14 divider configuration bits.
          bit_offset: 13
          bit_size: 1
          enum: ICPV
        - name: IC15PV
          description: Defines the privilege protection of the IC15 divider configuration bits.
          bit_offset: 14
          bit_size: 1
          enum: ICPV
        - name: IC16PV
          description: Defines the privilege protection of the IC16 divider configuration bits.
          bit_offset: 15
          bit_size: 1
          enum: ICPV
        - name: IC17PV
          description: Defines the privilege protection of the IC17 divider configuration bits.
          bit_offset: 16
          bit_size: 1
          enum: ICPV
        - name: IC18PV
          description: Defines the privilege protection of the IC18 divider configuration bits.
          bit_offset: 17
          bit_size: 1
          enum: ICPV
        - name: IC19PV
          description: Defines the privilege protection of the IC19 divider configuration bits.
          bit_offset: 18
          bit_size: 1
          enum: ICPV
        - name: IC20PV
          description: Defines the privilege protection of the IC20 divider configuration bits.
          bit_offset: 19
          bit_size: 1
          enum: ICPV
fieldset/PRIVCFGR3:
    description: RCC system privilege configuration register3.
    fields:
        - name: MODPV
          description: Defines the privilege protection of the MOD system configuration bits.
          bit_offset: 0
          bit_size: 1
          enum: MODPV
        - name: SYSPV
          description: Defines the privilege protection of the SYS system configuration bits.
          bit_offset: 1
          bit_size: 1
          enum: SYSPV
        - name: BUSPV
          description: Defines the privilege protection of the BUS system configuration bits.
          bit_offset: 2
          bit_size: 1
          enum: BUSPV
        - name: PERPV
          description: Defines the privilege protection of the PER system configuration bits.
          bit_offset: 3
          bit_size: 1
          enum: PERPV
        - name: INTPV
          description: Defines the privilege protection of the INT system configuration bits.
          bit_offset: 4
          bit_size: 1
          enum: INTPV
        - name: RSTPV
          description: Defines the privilege protection of the RST system configuration bits.
          bit_offset: 5
          bit_size: 1
          enum: RSTPV
        - name: DFTPV
          description: Defines the privilege protection of the DFT system configuration bits.
          bit_offset: 6
          bit_size: 1
          enum: DFTPV
fieldset/PRIVCFGR4:
    description: RCC bus privilege configuration register4.
    fields:
        - name: ACLKNPV
          description: Defines the privilege protection of the ACLKN bus configuration bits.
          bit_offset: 0
          bit_size: 1
          enum: ACLKNPV
        - name: ACLKNCPV
          description: Defines the privilege protection of the ACLKNC bus configuration bits.
          bit_offset: 1
          bit_size: 1
          enum: ACLKNCPV
        - name: AHBMPV
          description: Defines the privilege protection of the AHBM bus configuration bits.
          bit_offset: 2
          bit_size: 1
          enum: AHBMPV
        - name: AHB1PV
          description: Defines the privilege protection of the AHB1 bus configuration bits.
          bit_offset: 3
          bit_size: 1
          enum: AHBPV
        - name: AHB2PV
          description: Defines the privilege protection of the AHB2 bus configuration bits.
          bit_offset: 4
          bit_size: 1
          enum: AHBPV
        - name: AHB3PV
          description: Defines the privilege protection of the AHB3 bus configuration bits.
          bit_offset: 5
          bit_size: 1
          enum: AHBPV
        - name: AHB4PV
          description: Defines the privilege protection of the AHB4 bus configuration bits.
          bit_offset: 6
          bit_size: 1
          enum: AHBPV
        - name: AHB5PV
          description: Defines the privilege protection of the AHB5 bus configuration bits.
          bit_offset: 7
          bit_size: 1
          enum: AHBPV
        - name: APB1PV
          description: Defines the privilege protection of the APB1 bus configuration bits.
          bit_offset: 8
          bit_size: 1
          enum: APBPV
        - name: APB2PV
          description: Defines the privilege protection of the APB2 bus configuration bits.
          bit_offset: 9
          bit_size: 1
          enum: APBPV
        - name: APB3PV
          description: Defines the privilege protection of the APB3 bus configuration bits.
          bit_offset: 10
          bit_size: 1
          enum: APBPV
        - name: APB4PV
          description: Defines the privilege protection of the APB4 bus configuration bits.
          bit_offset: 11
          bit_size: 1
          enum: APBPV
        - name: APB5PV
          description: Defines the privilege protection of the APB5 bus configuration bits.
          bit_offset: 12
          bit_size: 1
          enum: APBPV
        - name: NOCPV
          description: Defines the privilege protection of the NOC bus configuration bits.
          bit_offset: 13
          bit_size: 1
          enum: NOCPV
fieldset/PRIVCFGSR0:
    description: RCC oscillator privilege configuration register0.
    fields:
        - name: LSIPVS
          description: Defines the privilege protection of the LSI configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: LSEPVS
          description: Defines the privilege protection of the LSE configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: MSIPVS
          description: Defines the privilege protection of the MSI configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: HSIPVS
          description: Defines the privilege protection of the HSI configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: HSEPVS
          description: Defines the privilege protection of the HSE configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
fieldset/PRIVCFGSR1:
    description: RCC PLL privilege configuration register1.
    fields:
        - name: PLLPVS
          description: Defines the privilege protection of the PLL1 configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
          array:
              len: 4
              stride: 1
fieldset/PRIVCFGSR2:
    description: RCC divider privilege configuration register2.
    fields:
        - name: IC1PVS
          description: Defines the privilege protection of the IC1 configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: IC2PVS
          description: Defines the privilege protection of the IC2 configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: IC3PVS
          description: Defines the privilege protection of the IC3 configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: IC4PVS
          description: Defines the privilege protection of the IC4 configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: IC5PVS
          description: Defines the privilege protection of the IC5 configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
        - name: IC6PVS
          description: Defines the privilege protection of the IC6 configuration bits (enable, ready, divider).
          bit_offset: 5
          bit_size: 1
        - name: IC7PVS
          description: Defines the privilege protection of the IC7 configuration bits (enable, ready, divider).
          bit_offset: 6
          bit_size: 1
        - name: IC8PVS
          description: Defines the privilege protection of the IC8 configuration bits (enable, ready, divider).
          bit_offset: 7
          bit_size: 1
        - name: IC9PVS
          description: Defines the privilege protection of the IC9 configuration bits (enable, ready, divider).
          bit_offset: 8
          bit_size: 1
        - name: IC10PVS
          description: Defines the privilege protection of the IC10 configuration bits (enable, ready, divider).
          bit_offset: 9
          bit_size: 1
        - name: IC11PVS
          description: Defines the privilege protection of the IC11 configuration bits (enable, ready, divider).
          bit_offset: 10
          bit_size: 1
        - name: IC12PVS
          description: Defines the privilege protection of the IC12 configuration bits (enable, ready, divider).
          bit_offset: 11
          bit_size: 1
        - name: IC13PVS
          description: Defines the privilege protection of the IC13 configuration bits (enable, ready, divider).
          bit_offset: 12
          bit_size: 1
        - name: IC14PVS
          description: Defines the privilege protection of the IC14 configuration bits (enable, ready, divider).
          bit_offset: 13
          bit_size: 1
        - name: IC15PVS
          description: Defines the privilege protection of the IC15 configuration bits (enable, ready, divider).
          bit_offset: 14
          bit_size: 1
        - name: IC16PVS
          description: Defines the privilege protection of the IC16 configuration bits (enable, ready, divider).
          bit_offset: 15
          bit_size: 1
        - name: IC17PVS
          description: Defines the privilege protection of the IC17 configuration bits (enable, ready, divider).
          bit_offset: 16
          bit_size: 1
        - name: IC18PVS
          description: Defines the privilege protection of the IC18 configuration bits (enable, ready, divider).
          bit_offset: 17
          bit_size: 1
        - name: IC19PVS
          description: Defines the privilege protection of the IC19 configuration bits (enable, ready, divider).
          bit_offset: 18
          bit_size: 1
        - name: IC20PVS
          description: Defines the privilege protection of the IC20 configuration bits (enable, ready, divider).
          bit_offset: 19
          bit_size: 1
fieldset/PRIVCFGSR3:
    description: RCC system privilege configuration register3.
    fields:
        - name: MODPVS
          description: Defines the privilege protection of the MOD configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: SYSPVS
          description: Defines the privilege protection of the SYS configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: BUSPVS
          description: Defines the privilege protection of the BUS configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: PERPVS
          description: Defines the privilege protection of the PER configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: INTPVS
          description: Defines the privilege protection of the INT configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
        - name: RSTPVS
          description: Defines the privilege protection of the RST configuration bits (enable, ready, divider).
          bit_offset: 5
          bit_size: 1
        - name: DFTPVS
          description: Defines the privilege protection of the DFT configuration bits (enable, ready, divider).
          bit_offset: 6
          bit_size: 1
fieldset/PRIVCFGSR4:
    description: RCC privilege configuration register4.
    fields:
        - name: ACLKNPVS
          description: Defines the privilege protection of the ACLKN configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: ACLKNCPVS
          description: Defines the privilege protection of the ACLKNC configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: AHBMPVS
          description: Defines the privilege protection of the AHBM configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: AHB1PVS
          description: Defines the privilege protection of the AHB1 configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: AHB2PVS
          description: Defines the privilege protection of the AHB2 configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
        - name: AHB3PVS
          description: Defines the privilege protection of the AHB3 configuration bits (enable, ready, divider).
          bit_offset: 5
          bit_size: 1
        - name: AHB4PVS
          description: Defines the privilege protection of the AHB4 configuration bits (enable, ready, divider).
          bit_offset: 6
          bit_size: 1
        - name: AHB5PVS
          description: Defines the privilege protection of the AHB5 configuration bits (enable, ready, divider).
          bit_offset: 7
          bit_size: 1
        - name: APB1PVS
          description: Defines the privilege protection of the APB1 configuration bits (enable, ready, divider).
          bit_offset: 8
          bit_size: 1
        - name: APB2PVS
          description: Defines the privilege protection of the APB2 configuration bits (enable, ready, divider).
          bit_offset: 9
          bit_size: 1
        - name: APB3PVS
          description: Defines the privilege protection of the APB3 configuration bits (enable, ready, divider).
          bit_offset: 10
          bit_size: 1
        - name: APB4PVS
          description: Defines the privilege protection of the APB4 configuration bits (enable, ready, divider).
          bit_offset: 11
          bit_size: 1
        - name: APB5PVS
          description: Defines the privilege protection of the APB5 configuration bits (enable, ready, divider).
          bit_offset: 12
          bit_size: 1
        - name: NOCPVS
          description: Defines the privilege protection of the NOC configuration bits (enable, ready, divider).
          bit_offset: 13
          bit_size: 1
fieldset/PUBCFGCR0:
    description: RCC oscillator public configuration register0.
    fields:
        - name: LSIPUBC
          description: Defines the public protection of the LSI configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: LSEPUBC
          description: Defines the public protection of the LSE configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: MSIPUBC
          description: Defines the public protection of the MSI configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: HSIPUBC
          description: Defines the public protection of the HSI configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: HSEPUBC
          description: Defines the public protection of the HSE configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
fieldset/PUBCFGCR1:
    description: RCC PLL public configuration register1.
    fields:
        - name: PLLPUBC
          description: Defines the public protection of the PLL1 configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
          array:
              len: 4
              stride: 1
fieldset/PUBCFGCR2:
    description: RCC divider public configuration register2.
    fields:
        - name: IC1PUBC
          description: Defines the public protection of the IC1 configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: IC2PUBC
          description: Defines the public protection of the IC2 configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: IC3PUBC
          description: Defines the public protection of the IC3 configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: IC4PUBC
          description: Defines the public protection of the IC4 configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: IC5PUBC
          description: Defines the public protection of the IC5 configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
        - name: IC6PUBC
          description: Defines the public protection of the IC6 configuration bits (enable, ready, divider).
          bit_offset: 5
          bit_size: 1
        - name: IC7PUBC
          description: Defines the public protection of the IC7 configuration bits (enable, ready, divider).
          bit_offset: 6
          bit_size: 1
        - name: IC8PUBC
          description: Defines the public protection of the IC8 configuration bits (enable, ready, divider).
          bit_offset: 7
          bit_size: 1
        - name: IC9PUBC
          description: Defines the public protection of the IC9 configuration bits (enable, ready, divider).
          bit_offset: 8
          bit_size: 1
        - name: IC10PUBC
          description: Defines the public protection of the IC10 configuration bits (enable, ready, divider).
          bit_offset: 9
          bit_size: 1
        - name: IC11PUBC
          description: Defines the public protection of the IC11 configuration bits (enable, ready, divider).
          bit_offset: 10
          bit_size: 1
        - name: IC12PUBC
          description: Defines the public protection of the IC12 configuration bits (enable, ready, divider).
          bit_offset: 11
          bit_size: 1
        - name: IC13PUBC
          description: Defines the public protection of the IC13 configuration bits (enable, ready, divider).
          bit_offset: 12
          bit_size: 1
        - name: IC14PUBC
          description: Defines the public protection of the IC14 configuration bits (enable, ready, divider).
          bit_offset: 13
          bit_size: 1
        - name: IC15PUBC
          description: Defines the public protection of the IC15 configuration bits (enable, ready, divider).
          bit_offset: 14
          bit_size: 1
        - name: IC16PUBC
          description: Defines the public protection of the IC16 configuration bits (enable, ready, divider).
          bit_offset: 15
          bit_size: 1
        - name: IC17PUBC
          description: Defines the public protection of the IC17 configuration bits (enable, ready, divider).
          bit_offset: 16
          bit_size: 1
        - name: IC18PUBC
          description: Defines the public protection of the IC18 configuration bits (enable, ready, divider).
          bit_offset: 17
          bit_size: 1
        - name: IC19PUBC
          description: Defines the public protection of the IC19 configuration bits (enable, ready, divider).
          bit_offset: 18
          bit_size: 1
        - name: IC20PUBC
          description: Defines the public protection of the IC20 configuration bits (enable, ready, divider).
          bit_offset: 19
          bit_size: 1
fieldset/PUBCFGCR3:
    description: RCC system public configuration register3.
    fields:
        - name: MODPUBC
          description: Defines the public protection of the MOD configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: SYSPUBC
          description: Defines the public protection of the SYS configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: BUSPUBC
          description: Defines the public protection of the BUS configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: PERPUBC
          description: Defines the public protection of the PER configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: INTPUBC
          description: Defines the public protection of the INT configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
        - name: RSTPUBC
          description: Defines the public protection of the RST configuration bits (enable, ready, divider).
          bit_offset: 5
          bit_size: 1
        - name: DFTPUBC
          description: Defines the public protection of the DFT configuration bits (enable, ready, divider).
          bit_offset: 6
          bit_size: 1
fieldset/PUBCFGCR4:
    description: RCC public configuration register4.
    fields:
        - name: ACLKNPUBC
          description: Defines the public protection of the ACLKN configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: ACLKNCPUBC
          description: Defines the public protection of the ACLKNC configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: AHBMPUBC
          description: Defines the public protection of the AHBM configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: AHB1PUBC
          description: Defines the public protection of the AHB1 configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: AHB2PUBC
          description: Defines the public protection of the AHB2 configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
        - name: AHB3PUBC
          description: Defines the public protection of the AHB3 configuration bits (enable, ready, divider).
          bit_offset: 5
          bit_size: 1
        - name: AHB4PUBC
          description: Defines the public protection of the AHB4 configuration bits (enable, ready, divider).
          bit_offset: 6
          bit_size: 1
        - name: AHB5PUBC
          description: Defines the public protection of the AHB5 configuration bits (enable, ready, divider).
          bit_offset: 7
          bit_size: 1
        - name: APB1PUBC
          description: Defines the public protection of the APB1 configuration bits (enable, ready, divider).
          bit_offset: 8
          bit_size: 1
        - name: APB2PUBC
          description: Defines the public protection of the APB2 configuration bits (enable, ready, divider).
          bit_offset: 9
          bit_size: 1
        - name: APB3PUBC
          description: Defines the public protection of the APB3 configuration bits (enable, ready, divider).
          bit_offset: 10
          bit_size: 1
        - name: APB4PUBC
          description: Defines the public protection of the APB4 configuration bits (enable, ready, divider).
          bit_offset: 11
          bit_size: 1
        - name: APB5PUBC
          description: Defines the public protection of the APB5 configuration bits (enable, ready, divider).
          bit_offset: 12
          bit_size: 1
        - name: NOCPUBC
          description: Defines the public protection of the NOC configuration bits (enable, ready, divider).
          bit_offset: 13
          bit_size: 1
fieldset/PUBCFGCR5:
    description: RCC public configuration register4.
    fields:
        - name: AXISRAM3PUBC
          description: Defines the public protection of the AXISRAM3 configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: AXISRAM4PUBC
          description: Defines the public protection of the AXISRAM4 configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: AXISRAM5PUBC
          description: Defines the public protection of the AXISRAM5 configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: AXISRAM6PUBC
          description: Defines the public protection of the AXISRAM6 configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: AHBSRAM1PUBC
          description: Defines the public protection of the AHBSRAM1 configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
        - name: AHBSRAM2PUBC
          description: Defines the public protection of the AHBSRAM2 configuration bits (enable, ready, divider).
          bit_offset: 5
          bit_size: 1
        - name: BKPSRAMPUBC
          description: Defines the public protection of the BKPSRAM configuration bits (enable, ready, divider).
          bit_offset: 6
          bit_size: 1
        - name: AXISRAM1PUBC
          description: Defines the public protection of the AXISRAM1 configuration bits (enable, ready, divider).
          bit_offset: 7
          bit_size: 1
        - name: AXISRAM2PUBC
          description: Defines the public protection of the AXISRAM2 configuration bits (enable, ready, divider).
          bit_offset: 8
          bit_size: 1
        - name: FLEXRAMPUBC
          description: Defines the public protection of the FLEXRAM configuration bits (enable, ready, divider).
          bit_offset: 9
          bit_size: 1
        - name: CACHEAXIRAMPUBC
          description: Defines the public protection of the NPUCACHERAM configuration bits (enable, ready, divider).
          bit_offset: 10
          bit_size: 1
        - name: VENCRAMPUBC
          description: Defines the public protection of the VENCRAM configuration bits (enable, ready, divider).
          bit_offset: 11
          bit_size: 1
fieldset/PUBCFGR0:
    description: RCC oscillator public configuration register0.
    fields:
        - name: LSIPUB
          description: Defines the public protection of the LSI oscillator configuration bits.
          bit_offset: 0
          bit_size: 1
          enum: LSIPUB
        - name: LSEPUB
          description: Defines the public protection of the LSE oscillator configuration bits.
          bit_offset: 1
          bit_size: 1
          enum: LSEPUB
        - name: MSIPUB
          description: Defines the public protection of the MSI oscillator configuration bits.
          bit_offset: 2
          bit_size: 1
          enum: MSIPUB
        - name: HSIPUB
          description: Defines the public protection of the HSI oscillator configuration bits.
          bit_offset: 3
          bit_size: 1
          enum: HSIPUB
        - name: HSEPUB
          description: Defines the public protection of the HSE oscillator configuration bits.
          bit_offset: 4
          bit_size: 1
          enum: HSEPUB
fieldset/PUBCFGR1:
    description: RCC PLL public configuration register1.
    fields:
        - name: PLLPUB
          description: Defines the public protection of the PLL1 PLL configuration bits.
          bit_offset: 0
          bit_size: 1
          array:
              len: 4
              stride: 1
          enum: PLLPUB
fieldset/PUBCFGR2:
    description: RCC divider public configuration register2.
    fields:
        - name: IC1PUB
          description: Defines the public protection of the IC1 divider configuration bits.
          bit_offset: 0
          bit_size: 1
          enum: ICPUB
        - name: IC2PUB
          description: Defines the public protection of the IC2 divider configuration bits.
          bit_offset: 1
          bit_size: 1
          enum: ICPUB
        - name: IC3PUB
          description: Defines the public protection of the IC3 divider configuration bits.
          bit_offset: 2
          bit_size: 1
          enum: ICPUB
        - name: IC4PUB
          description: Defines the public protection of the IC4 divider configuration bits.
          bit_offset: 3
          bit_size: 1
          enum: ICPUB
        - name: IC5PUB
          description: Defines the public protection of the IC5 divider configuration bits.
          bit_offset: 4
          bit_size: 1
          enum: ICPUB
        - name: IC6PUB
          description: Defines the public protection of the IC6 divider configuration bits.
          bit_offset: 5
          bit_size: 1
          enum: ICPUB
        - name: IC7PUB
          description: Defines the public protection of the IC7 divider configuration bits.
          bit_offset: 6
          bit_size: 1
          enum: ICPUB
        - name: IC8PUB
          description: Defines the public protection of the IC8 divider configuration bits.
          bit_offset: 7
          bit_size: 1
          enum: ICPUB
        - name: IC9PUB
          description: Defines the public protection of the IC9 divider configuration bits.
          bit_offset: 8
          bit_size: 1
          enum: ICPUB
        - name: IC10PUB
          description: Defines the public protection of the IC10 divider configuration bits.
          bit_offset: 9
          bit_size: 1
          enum: ICPUB
        - name: IC11PUB
          description: Defines the public protection of the IC11 divider configuration bits.
          bit_offset: 10
          bit_size: 1
          enum: ICPUB
        - name: IC12PUB
          description: Defines the public protection of the IC12 divider configuration bits.
          bit_offset: 11
          bit_size: 1
          enum: ICPUB
        - name: IC13PUB
          description: Defines the public protection of the IC13 divider configuration bits.
          bit_offset: 12
          bit_size: 1
          enum: ICPUB
        - name: IC14PUB
          description: Defines the public protection of the IC14 divider configuration bits.
          bit_offset: 13
          bit_size: 1
          enum: ICPUB
        - name: IC15PUB
          description: Defines the public protection of the IC15 divider configuration bits.
          bit_offset: 14
          bit_size: 1
          enum: ICPUB
        - name: IC16PUB
          description: Defines the public protection of the IC16 divider configuration bits.
          bit_offset: 15
          bit_size: 1
          enum: ICPUB
        - name: IC17PUB
          description: Defines the public protection of the IC17 divider configuration bits.
          bit_offset: 16
          bit_size: 1
          enum: ICPUB
        - name: IC18PUB
          description: Defines the public protection of the IC18 divider configuration bits.
          bit_offset: 17
          bit_size: 1
          enum: ICPUB
        - name: IC19PUB
          description: Defines the public protection of the IC19 divider configuration bits.
          bit_offset: 18
          bit_size: 1
          enum: ICPUB
        - name: IC20PUB
          description: Defines the public protection of the IC20 divider configuration bits.
          bit_offset: 19
          bit_size: 1
          enum: ICPUB
fieldset/PUBCFGR3:
    description: RCC system public configuration register3.
    fields:
        - name: MODPUB
          description: Defines the public protection of the MOD system configuration bits.
          bit_offset: 0
          bit_size: 1
          enum: MODPUB
        - name: SYSPUB
          description: Defines the public protection of the SYS system configuration bits.
          bit_offset: 1
          bit_size: 1
          enum: SYSPUB
        - name: BUSPUB
          description: Defines the public protection of the BUS system configuration bits.
          bit_offset: 2
          bit_size: 1
          enum: BUSPUB
        - name: PERPUB
          description: Defines the public protection of the PER system configuration bits.
          bit_offset: 3
          bit_size: 1
          enum: PERPUB
        - name: INTPUB
          description: Defines the public protection of the INT system configuration bits.
          bit_offset: 4
          bit_size: 1
          enum: INTPUB
        - name: RSTPUB
          description: Defines the public protection of the RST system configuration bits.
          bit_offset: 5
          bit_size: 1
          enum: RSTPUB
        - name: DFTPUB
          description: Defines the public protection of the DFT system configuration bits.
          bit_offset: 6
          bit_size: 1
          enum: DFTPUB
fieldset/PUBCFGR4:
    description: RCC bus public configuration register4.
    fields:
        - name: ACLKNPUB
          description: Defines the public protection of the ACLKN bus configuration bits.
          bit_offset: 0
          bit_size: 1
          enum: ACLKNPUB
        - name: ACLKNCPUB
          description: Defines the public protection of the ACLKNC bus configuration bits.
          bit_offset: 1
          bit_size: 1
          enum: ACLKNCPUB
        - name: AHBMPUB
          description: Defines the public protection of the AHBM bus configuration bits.
          bit_offset: 2
          bit_size: 1
          enum: AHBMPUB
        - name: AHB1PUB
          description: Defines the public protection of the AHB1 bus configuration bits.
          bit_offset: 3
          bit_size: 1
          enum: AHBPUB
        - name: AHB2PUB
          description: Defines the public protection of the AHB2 bus configuration bits.
          bit_offset: 4
          bit_size: 1
          enum: AHBPUB
        - name: AHB3PUB
          description: Defines the public protection of the AHB3 bus configuration bits.
          bit_offset: 5
          bit_size: 1
          enum: AHBPUB
        - name: AHB4PUB
          description: Defines the public protection of the AHB4 bus configuration bits.
          bit_offset: 6
          bit_size: 1
          enum: AHBPUB
        - name: AHB5PUB
          description: Defines the public protection of the AHB5 bus configuration bits.
          bit_offset: 7
          bit_size: 1
          enum: AHBPUB
        - name: APB1PUB
          description: Defines the public protection of the APB1 bus configuration bits.
          bit_offset: 8
          bit_size: 1
          enum: APBPUB
        - name: APB2PUB
          description: Defines the public protection of the APB2 bus configuration bits.
          bit_offset: 9
          bit_size: 1
          enum: APBPUB
        - name: APB3PUB
          description: Defines the public protection of the APB3 bus configuration bits.
          bit_offset: 10
          bit_size: 1
          enum: APBPUB
        - name: APB4PUB
          description: Defines the public protection of the APB4 bus configuration bits.
          bit_offset: 11
          bit_size: 1
          enum: APBPUB
        - name: APB5PUB
          description: Defines the public protection of the APB5 bus configuration bits.
          bit_offset: 12
          bit_size: 1
          enum: APBPUB
        - name: NOCPUB
          description: Defines the public protection of the NOC bus configuration bits.
          bit_offset: 13
          bit_size: 1
          enum: NOCPUB
fieldset/PUBCFGR5:
    description: RCC bus public configuration register4.
    fields:
        - name: AXISRAM3PUB
          description: Defines the public protection of the AXISRAM3 bus configuration bits.
          bit_offset: 0
          bit_size: 1
          enum: AXISRAMPUB
        - name: AXISRAM4PUB
          description: Defines the public protection of the AXISRAM4 bus configuration bits.
          bit_offset: 1
          bit_size: 1
          enum: AXISRAMPUB
        - name: AXISRAM5PUB
          description: Defines the public protection of the AXISRAM5 bus configuration bits.
          bit_offset: 2
          bit_size: 1
          enum: AXISRAMPUB
        - name: AXISRAM6PUB
          description: Defines the public protection of the AXISRAM6 bus configuration bits.
          bit_offset: 3
          bit_size: 1
          enum: AXISRAMPUB
        - name: AHBSRAM1PUB
          description: Defines the public protection of the AHBSRAM1 bus configuration bits.
          bit_offset: 4
          bit_size: 1
          enum: AHBSRAMPUB
        - name: AHBSRAM2PUB
          description: Defines the public protection of the AHBSRAM2 bus configuration bits.
          bit_offset: 5
          bit_size: 1
          enum: AHBSRAMPUB
        - name: BKPSRAMPUB
          description: Defines the public protection of the BKPSRAM bus configuration bits.
          bit_offset: 6
          bit_size: 1
          enum: BKPSRAMPUB
        - name: AXISRAM1PUB
          description: Defines the public protection of the AXISRAM1 bus configuration bits.
          bit_offset: 7
          bit_size: 1
          enum: AXISRAMPUB
        - name: AXISRAM2PUB
          description: Defines the public protection of the AXISRAM2 bus configuration bits.
          bit_offset: 8
          bit_size: 1
          enum: AXISRAMPUB
        - name: FLEXRAMPUB
          description: Defines the public protection of the FLEXRAM bus configuration bits.
          bit_offset: 9
          bit_size: 1
          enum: FLEXRAMPUB
        - name: NPUCACHERAMPUB
          description: Defines the public protection of the NPUCACHERAM bus configuration bits.
          bit_offset: 10
          bit_size: 1
          enum: NPUCACHERAMPUB
        - name: VENCRAMPUB
          description: Defines the public protection of the VENCRAM bus configuration bits.
          bit_offset: 11
          bit_size: 1
          enum: VENCRAMPUB
fieldset/PUBCFGSR0:
    description: RCC oscillator public configuration register0.
    fields:
        - name: LSIPUBS
          description: Defines the public protection of the LSI configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: LSEPUBS
          description: Defines the public protection of the LSE configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: MSIPUBS
          description: Defines the public protection of the MSI configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: HSIPUBS
          description: Defines the public protection of the HSI configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: HSEPUBS
          description: Defines the public protection of the HSE configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
fieldset/PUBCFGSR1:
    description: RCC PLL public configuration register1.
    fields:
        - name: PLLPUBS
          description: Defines the public protection of the PLL1 configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
          array:
              len: 4
              stride: 1
fieldset/PUBCFGSR2:
    description: RCC divider public configuration register2.
    fields:
        - name: IC1PUBS
          description: Defines the public protection of the IC1 configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: IC2PUBS
          description: Defines the public protection of the IC2 configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: IC3PUBS
          description: Defines the public protection of the IC3 configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: IC4PUBS
          description: Defines the public protection of the IC4 configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: IC5PUBS
          description: Defines the public protection of the IC5 configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
        - name: IC6PUBS
          description: Defines the public protection of the IC6 configuration bits (enable, ready, divider).
          bit_offset: 5
          bit_size: 1
        - name: IC7PUBS
          description: Defines the public protection of the IC7 configuration bits (enable, ready, divider).
          bit_offset: 6
          bit_size: 1
        - name: IC8PUBS
          description: Defines the public protection of the IC8 configuration bits (enable, ready, divider).
          bit_offset: 7
          bit_size: 1
        - name: IC9PUBS
          description: Defines the public protection of the IC9 configuration bits (enable, ready, divider).
          bit_offset: 8
          bit_size: 1
        - name: IC10PUBS
          description: Defines the public protection of the IC10 configuration bits (enable, ready, divider).
          bit_offset: 9
          bit_size: 1
        - name: IC11PUBS
          description: Defines the public protection of the IC11 configuration bits (enable, ready, divider).
          bit_offset: 10
          bit_size: 1
        - name: IC12PUBS
          description: Defines the public protection of the IC12 configuration bits (enable, ready, divider).
          bit_offset: 11
          bit_size: 1
        - name: IC13PUBS
          description: Defines the public protection of the IC13 configuration bits (enable, ready, divider).
          bit_offset: 12
          bit_size: 1
        - name: IC14PUBS
          description: Defines the public protection of the IC14 configuration bits (enable, ready, divider).
          bit_offset: 13
          bit_size: 1
        - name: IC15PUBS
          description: Defines the public protection of the IC15 configuration bits (enable, ready, divider).
          bit_offset: 14
          bit_size: 1
        - name: IC16PUBS
          description: Defines the public protection of the IC16 configuration bits (enable, ready, divider).
          bit_offset: 15
          bit_size: 1
        - name: IC17PUBS
          description: Defines the public protection of the IC17 configuration bits (enable, ready, divider).
          bit_offset: 16
          bit_size: 1
        - name: IC18PUBS
          description: Defines the public protection of the IC18 configuration bits (enable, ready, divider).
          bit_offset: 17
          bit_size: 1
        - name: IC19PUBS
          description: Defines the public protection of the IC19 configuration bits (enable, ready, divider).
          bit_offset: 18
          bit_size: 1
        - name: IC20PUBS
          description: Defines the public protection of the IC20 configuration bits (enable, ready, divider).
          bit_offset: 19
          bit_size: 1
fieldset/PUBCFGSR3:
    description: RCC system public configuration register3.
    fields:
        - name: MODPUBS
          description: Defines the public protection of the MOD configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: SYSPUBS
          description: Defines the public protection of the SYS configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: BUSPUBS
          description: Defines the public protection of the BUS configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: PERPUBS
          description: Defines the public protection of the PER configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: INTPUBS
          description: Defines the public protection of the INT configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
        - name: RSTPUBS
          description: Defines the public protection of the RST configuration bits (enable, ready, divider).
          bit_offset: 5
          bit_size: 1
        - name: DFTPUBS
          description: Defines the public protection of the DFT configuration bits (enable, ready, divider).
          bit_offset: 6
          bit_size: 1
fieldset/PUBCFGSR4:
    description: RCC public configuration register4.
    fields:
        - name: ACLKNPUBS
          description: Defines the public protection of the ACLKN configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: ACLKNCPUBS
          description: Defines the public protection of the ACLKNC configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: AHBMPUBS
          description: Defines the public protection of the AHBM configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: AHB1PUBS
          description: Defines the public protection of the AHB1 configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: AHB2PUBS
          description: Defines the public protection of the AHB2 configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
        - name: AHB3PUBS
          description: Defines the public protection of the AHB3 configuration bits (enable, ready, divider).
          bit_offset: 5
          bit_size: 1
        - name: AHB4PUBS
          description: Defines the public protection of the AHB4 configuration bits (enable, ready, divider).
          bit_offset: 6
          bit_size: 1
        - name: AHB5PUBS
          description: Defines the public protection of the AHB5 configuration bits (enable, ready, divider).
          bit_offset: 7
          bit_size: 1
        - name: APB1PUBS
          description: Defines the public protection of the APB1 configuration bits (enable, ready, divider).
          bit_offset: 8
          bit_size: 1
        - name: APB2PUBS
          description: Defines the public protection of the APB2 configuration bits (enable, ready, divider).
          bit_offset: 9
          bit_size: 1
        - name: APB3PUBS
          description: Defines the public protection of the APB3 configuration bits (enable, ready, divider).
          bit_offset: 10
          bit_size: 1
        - name: APB4PUBS
          description: Defines the public protection of the APB4 configuration bits (enable, ready, divider).
          bit_offset: 11
          bit_size: 1
        - name: APB5PUBS
          description: Defines the public protection of the APB5 configuration bits (enable, ready, divider).
          bit_offset: 12
          bit_size: 1
        - name: NOCPUBS
          description: Defines the public protection of the NOC configuration bits (enable, ready, divider).
          bit_offset: 13
          bit_size: 1
fieldset/PUBCFGSR5:
    description: RCC public configuration register4.
    fields:
        - name: AXISRAM3PUBS
          description: Defines the public protection of the AXISRAM3 configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: AXISRAM4PUBS
          description: Defines the public protection of the AXISRAM4 configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: AXISRAM5PUBS
          description: Defines the public protection of the AXISRAM5 configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: AXISRAM6PUBS
          description: Defines the public protection of the AXISRAM6 configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: AHBSRAM1PUBS
          description: Defines the public protection of the AHBSRAM1 configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
        - name: AHBSRAM2PUBS
          description: Defines the public protection of the AHBSRAM2 configuration bits (enable, ready, divider).
          bit_offset: 5
          bit_size: 1
        - name: BKPSRAMPUBS
          description: Defines the public protection of the BKPSRAM configuration bits (enable, ready, divider).
          bit_offset: 6
          bit_size: 1
        - name: AXISRAM1PUBS
          description: Defines the public protection of the AXISRAM1 configuration bits (enable, ready, divider).
          bit_offset: 7
          bit_size: 1
        - name: AXISRAM2PUBS
          description: Defines the public protection of the AXISRAM2 configuration bits (enable, ready, divider).
          bit_offset: 8
          bit_size: 1
        - name: FLEXRAMPUBS
          description: Defines the public protection of the FLEXRAM configuration bits (enable, ready, divider).
          bit_offset: 9
          bit_size: 1
        - name: NPUCACHERAMPUBS
          description: Defines the public protection of the NPUCACHERAM configuration bits (enable, ready, divider).
          bit_offset: 10
          bit_size: 1
        - name: VENCRAMPUBS
          description: Defines the public protection of the VENCRAM configuration bits (enable, ready, divider).
          bit_offset: 11
          bit_size: 1
fieldset/RDCR:
    description: RCC APB5 Sleep enable register.
    fields:
        - name: MRD
          description: BOOTROM sleep enable.
          bit_offset: 16
          bit_size: 5
          enum: MRD
        - name: EADLY
          description: BOOTROM sleep enable.
          bit_offset: 24
          bit_size: 4
          enum: EADLY
fieldset/RSR:
    description: RCC reset register.
    fields:
        - name: RMVF
          description: Remove reset flag.
          bit_offset: 16
          bit_size: 1
          enum: RSR_RMVF
        - name: LCKRSTF
          description: CPU lockup reset flag.
          bit_offset: 17
          bit_size: 1
          enum: RSR_LCKRSTF
        - name: BORRSTF
          description: BOR flag.
          bit_offset: 21
          bit_size: 1
          enum: RSR_BORRSTF
        - name: PINRSTF
          description: Pin reset flag (NRST).
          bit_offset: 22
          bit_size: 1
          enum: RSR_PINRSTF
        - name: PORRSTF
          description: POR/PDR flag.
          bit_offset: 23
          bit_size: 1
          enum: RSR_PORRSTF
        - name: SFTRSTF
          description: Software System reset flag (1).
          bit_offset: 24
          bit_size: 1
          enum: RSR_SFTRSTF
        - name: IWDGRSTF
          description: Independent Watchdog reset flag.
          bit_offset: 26
          bit_size: 1
          enum: RSR_IWDGRSTF
        - name: WWDGRSTF
          description: Window Watchdog reset flag.
          bit_offset: 28
          bit_size: 1
          enum: RSR_WWDGRSTF
        - name: LPWRRSTF
          description: Illegal Stop or Standby flag.
          bit_offset: 30
          bit_size: 1
          enum: RSR_LPWRRSTF
fieldset/SECCFGR0:
    description: RCC oscillator secure configuration register0.
    fields:
        - name: LSISEC
          description: Defines the secure protection of the LSI oscillator configuration bits.
          bit_offset: 0
          bit_size: 1
          enum: LSISEC
        - name: LSESEC
          description: Defines the secure protection of the LSE oscillator configuration bits.
          bit_offset: 1
          bit_size: 1
          enum: LSESEC
        - name: MSISEC
          description: Defines the secure protection of the MSI oscillator configuration bits.
          bit_offset: 2
          bit_size: 1
          enum: MSISEC
        - name: HSISEC
          description: Defines the secure protection of the HSI oscillator configuration bits.
          bit_offset: 3
          bit_size: 1
          enum: HSISEC
        - name: HSESEC
          description: Defines the secure protection of the HSE oscillator configuration bits.
          bit_offset: 4
          bit_size: 1
          enum: HSESEC
fieldset/SECCFGR1:
    description: RCC PLL secure configuration register1.
    fields:
        - name: PLLSEC
          description: Defines the secure protection of the PLL1 PLL configuration bits.
          bit_offset: 0
          bit_size: 1
          array:
              len: 4
              stride: 1
          enum: PLLSEC
fieldset/SECCFGR2:
    description: RCC divider secure configuration register2.
    fields:
        - name: ICSEC
          description: Defines the secure protection of the ICx divider configuration bits.
          bit_offset: 0
          bit_size: 1
          array:
              len: 20
              stride: 1
fieldset/SECCFGR3:
    description: RCC system secure configuration register3.
    fields:
        - name: MODSEC
          description: Defines the secure protection of the MOD system configuration bits.
          bit_offset: 0
          bit_size: 1
          enum: MODSEC
        - name: SYSSEC
          description: Defines the secure protection of the SYS system configuration bits.
          bit_offset: 1
          bit_size: 1
          enum: SYSSEC
        - name: BUSSEC
          description: Defines the secure protection of the BUS system configuration bits.
          bit_offset: 2
          bit_size: 1
          enum: BUSSEC
        - name: PERSEC
          description: Defines the secure protection of the PER system configuration bits.
          bit_offset: 3
          bit_size: 1
          enum: PERSEC
        - name: INTSEC
          description: Defines the secure protection of the INT system configuration bits.
          bit_offset: 4
          bit_size: 1
          enum: INTSEC
        - name: RSTSEC
          description: Defines the secure protection of the RST system configuration bits.
          bit_offset: 5
          bit_size: 1
          enum: RSTSEC
        - name: DFTSEC
          description: Defines the secure protection of the DFT system configuration bits.
          bit_offset: 6
          bit_size: 1
          enum: DFTSEC
fieldset/SECCFGR4:
    description: RCC bus secure configuration register4.
    fields:
        - name: ACLKNSEC
          description: Defines the secure protection of the ACLKN bus configuration bits.
          bit_offset: 0
          bit_size: 1
          enum: ACLKNSEC
        - name: ACLKNCSEC
          description: Defines the secure protection of the ACLKNC bus configuration bits.
          bit_offset: 1
          bit_size: 1
          enum: ACLKNCSEC
        - name: AHBMSEC
          description: Defines the secure protection of the AHBM bus configuration bits.
          bit_offset: 2
          bit_size: 1
          enum: AHBMSEC
        - name: AHB1SEC
          description: Defines the secure protection of the AHB1 bus configuration bits.
          bit_offset: 3
          bit_size: 1
          enum: AHBSEC
        - name: AHB2SEC
          description: Defines the secure protection of the AHB2 bus configuration bits.
          bit_offset: 4
          bit_size: 1
          enum: AHBSEC
        - name: AHB3SEC
          description: Defines the secure protection of the AHB3 bus configuration bits.
          bit_offset: 5
          bit_size: 1
          enum: AHBSEC
        - name: AHB4SEC
          description: Defines the secure protection of the AHB4 bus configuration bits.
          bit_offset: 6
          bit_size: 1
          enum: AHBSEC
        - name: AHB5SEC
          description: Defines the secure protection of the AHB5 bus configuration bits.
          bit_offset: 7
          bit_size: 1
          enum: AHBSEC
        - name: APB1SEC
          description: Defines the secure protection of the APB1 bus configuration bits.
          bit_offset: 8
          bit_size: 1
          enum: APBSEC
        - name: APB2SEC
          description: Defines the secure protection of the APB2 bus configuration bits.
          bit_offset: 9
          bit_size: 1
          enum: APBSEC
        - name: APB3SEC
          description: Defines the secure protection of the APB3 bus configuration bits.
          bit_offset: 10
          bit_size: 1
          enum: APBSEC
        - name: APB4SEC
          description: Defines the secure protection of the APB4 bus configuration bits.
          bit_offset: 11
          bit_size: 1
          enum: APBSEC
        - name: APB5SEC
          description: Defines the secure protection of the APB5 bus configuration bits.
          bit_offset: 12
          bit_size: 1
          enum: APBSEC
        - name: NOCSEC
          description: Defines the secure protection of the NOC bus configuration bits.
          bit_offset: 13
          bit_size: 1
          enum: NOCSEC
fieldset/SECCFGSR3:
    description: RCC system secure configuration register3.
    fields:
        - name: MODSECS
          description: Defines the secure protection of the MOD configuration bits (enable, ready, divider).
          bit_offset: 0
          bit_size: 1
        - name: SYSSECS
          description: Defines the secure protection of the SYS configuration bits (enable, ready, divider).
          bit_offset: 1
          bit_size: 1
        - name: BUSSECS
          description: Defines the secure protection of the BUS configuration bits (enable, ready, divider).
          bit_offset: 2
          bit_size: 1
        - name: PERSECS
          description: Defines the secure protection of the PER configuration bits (enable, ready, divider).
          bit_offset: 3
          bit_size: 1
        - name: INTSECS
          description: Defines the secure protection of the INT configuration bits (enable, ready, divider).
          bit_offset: 4
          bit_size: 1
        - name: RSTSECS
          description: Defines the secure protection of the RST configuration bits (enable, ready, divider).
          bit_offset: 5
          bit_size: 1
        - name: DFTSECS
          description: Defines the secure protection of the DFT configuration bits (enable, ready, divider).
          bit_offset: 6
          bit_size: 1
fieldset/SR:
    description: RCC status register.
    fields:
        - name: LSIRDY
          description: LSI clock ready flag.
          bit_offset: 0
          bit_size: 1
        - name: LSERDY
          description: LSE clock ready flag.
          bit_offset: 1
          bit_size: 1
        - name: MSIRDY
          description: MSI clock ready flag.
          bit_offset: 2
          bit_size: 1
        - name: HSIRDY
          description: HSI clock ready flag.
          bit_offset: 3
          bit_size: 1
        - name: HSERDY
          description: HSE clock ready flag.
          bit_offset: 4
          bit_size: 1
        - name: PLLRDY
          description: PLL1 clock ready flag.
          bit_offset: 8
          bit_size: 1
          array:
              len: 4
              stride: 1
fieldset/STOPCCR:
    description: RCC StopCCR configuration register.
    fields:
        - name: LSISTOPENC
          description: LSI oscillator enable in Run/Sleep mode.
          bit_offset: 0
          bit_size: 1
        - name: LSESTOPENC
          description: LSE oscillator enable in Run/Sleep mode.
          bit_offset: 1
          bit_size: 1
        - name: MSISTOPENC
          description: MSI oscillator enable in Run/Sleep mode.
          bit_offset: 2
          bit_size: 1
        - name: HSISTOPENC
          description: HSI oscillator enable in Run/Sleep mode.
          bit_offset: 3
          bit_size: 1
fieldset/STOPCR:
    description: RCC Stop mode control register.
    fields:
        - name: LSISTOPEN
          description: LSI oscillator enable in Stop mode.
          bit_offset: 0
          bit_size: 1
        - name: LSESTOPEN
          description: LSE oscillator enable in Stop mode.
          bit_offset: 1
          bit_size: 1
        - name: MSISTOPEN
          description: MSI oscillator enable in Stop mode.
          bit_offset: 2
          bit_size: 1
        - name: HSISTOPEN
          description: HSI oscillator enable in Stop mode.
          bit_offset: 3
          bit_size: 1
fieldset/STOPCSR:
    description: RCC Stop configuration register.
    fields:
        - name: MSISTOPENS
          description: MSISTOPENS.
          bit_offset: 0
          bit_size: 1
        - name: HSISTOPENS
          description: HSISTOPENS.
          bit_offset: 1
          bit_size: 1
enum/ACLKNCLOCK:
    bit_size: 1
    variants:
        - name: B_0x0
          description: ACLKNC configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: B_0x1
          description: ACLKNC configuration bits are accessible by lock software only.
          value: 1
enum/ACLKNCPUB:
    bit_size: 1
    variants:
        - name: B_0x0
          description: ACLKNC configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: B_0x1
          description: ACLKNC configuration bits are accessible by public software only.
          value: 1
enum/ACLKNCPV:
    bit_size: 1
    variants:
        - name: B_0x0
          description: ACLKNC configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: B_0x1
          description: ACLKNC configuration bits are accessible by privilege software only.
          value: 1
enum/ACLKNCSEC:
    bit_size: 1
    variants:
        - name: B_0x0
          description: ACLKNC configuration bits are accessible by non-secure software only (default after reset).
          value: 0
        - name: B_0x1
          description: ACLKNC configuration bits are accessible by secure software only.
          value: 1
enum/ACLKNLOCK:
    bit_size: 1
    variants:
        - name: B_0x0
          description: ACLKN configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: B_0x1
          description: ACLKN configuration bits are accessible by lock software only.
          value: 1
enum/ACLKNPUB:
    bit_size: 1
    variants:
        - name: B_0x0
          description: ACLKN configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: B_0x1
          description: ACLKN configuration bits are accessible by public software only.
          value: 1
enum/ACLKNPV:
    bit_size: 1
    variants:
        - name: B_0x0
          description: ACLKN configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: B_0x1
          description: ACLKN configuration bits are accessible by privilege software only.
          value: 1
enum/ACLKNSEC:
    bit_size: 1
    variants:
        - name: B_0x0
          description: ACLKN configuration bits are accessible by non-secure software only (default after reset).
          value: 0
        - name: B_0x1
          description: ACLKN configuration bits are accessible by secure software only.
          value: 1
enum/ADCPRE:
    bit_size: 8
    variants:
        - name: DIV1
          description: ck_icn_p_adf1 is divided by 1.
          value: 0
        - name: DIV2
          description: ck_icn_p_adf1 is divided by 2.
          value: 1
        - name: DIV3
          description: ck_icn_p_adf1 is divided by 3.
          value: 2
        - name: DIV4
          description: ck_icn_p_adf1 is divided by 4.
          value: 3
enum/ADCSEL:
    bit_size: 3
    variants:
        - name: HCLK1
          description: hclk1 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC7
          description: ic7_ck selected as reference clock.
          value: 2
        - name: IC8
          description: ic8_ck selected as reference clock.
          value: 3
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 4
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 5
        - name: I2S_CKIN
          description: I2S_CKIN selected as reference clock.
          value: 6
        - name: TIMG
          description: timg_ck selected as reference clock.
          value: 7
enum/ADFSEL:
    bit_size: 3
    variants:
        - name: HCLK2
          description: hclk2 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC7
          description: ic7_ck selected as reference clock.
          value: 2
        - name: IC8
          description: ic8_ck selected as reference clock.
          value: 3
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 4
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 5
        - name: I2S_CKIN
          description: I2S_CKIN selected as reference clock.
          value: 6
        - name: TIMG
          description: timg_ck selected as reference clock.
          value: 7
enum/AHBLOCK:
    bit_size: 1
    variants:
        - name: NON_LOCK
          description: AHB1 configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: LOCK
          description: AHB1 configuration bits are accessible by lock software only.
          value: 1
enum/AHBMLOCK:
    bit_size: 1
    variants:
        - name: NON_LOCK
          description: AHBM configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: LOCK
          description: AHBM configuration bits are accessible by lock software only.
          value: 1
enum/AHBMPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: AHBM configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: AHBM configuration bits are accessible by public software only.
          value: 1
enum/AHBMPV:
    bit_size: 1
    variants:
        - name: NON_PRIV
          description: AHBM configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: PRIV
          description: AHBM configuration bits are accessible by privilege software only.
          value: 1
enum/AHBMSEC:
    bit_size: 1
    variants:
        - name: NON_SECURE
          description: AHBM configuration bits are accessible by non-secure software only (default after reset).
          value: 0
        - name: SECURE
          description: AHBM configuration bits are accessible by secure software only.
          value: 1
enum/AHBPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: AHB1 configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: AHB1 configuration bits are accessible by public software only.
          value: 1
enum/AHBPV:
    bit_size: 1
    variants:
        - name: NON_PRIV
          description: AHB1 configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: PRIV
          description: AHB1 configuration bits are accessible by privilege software only.
          value: 1
enum/AHBSEC:
    bit_size: 1
    variants:
        - name: NON_SECURE
          description: AHB1 configuration bits are accessible by non-secure software only (default after reset).
          value: 0
        - name: SECURE
          description: AHB1 configuration bits are accessible by secure software only.
          value: 1
enum/AHBSRAMPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: AHBSRAM1 configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: AHBSRAM1 configuration bits are accessible by public software only.
          value: 1
enum/APBLOCK:
    bit_size: 1
    variants:
        - name: NON_LOCK
          description: APB1 configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: LOCK
          description: APB1 configuration bits are accessible by lock software only.
          value: 1
enum/APBPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: APB1 configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: APB1 configuration bits are accessible by public software only.
          value: 1
enum/APBPV:
    bit_size: 1
    variants:
        - name: NON_PRIV
          description: APB1 configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: PRIV
          description: APB1 configuration bits are accessible by privilege software only.
          value: 1
enum/APBSEC:
    bit_size: 1
    variants:
        - name: NON_SECURE
          description: APB1 configuration bits are accessible by non-secure software only (default after reset).
          value: 0
        - name: SECURE
          description: APB1 configuration bits are accessible by secure software only.
          value: 1
enum/AXISRAMPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: AXISRAM1 configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: AXISRAM1 configuration bits are accessible by public software only.
          value: 1
enum/BKPSRAMPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: BKPSRAM configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: BKPSRAM configuration bits are accessible by public software only.
          value: 1
enum/BUSLOCK:
    bit_size: 1
    variants:
        - name: NON_LOCK
          description: BUS configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: LOCK
          description: BUS configuration bits are accessible by lock software only.
          value: 1
enum/BUSPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: BUS configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: BUS configuration bits are accessible by public software only.
          value: 1
enum/BUSPV:
    bit_size: 1
    variants:
        - name: NON_PRIV
          description: BUS configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: PRIV
          description: BUS configuration bits are accessible by privilege software only.
          value: 1
enum/BUSSEC:
    bit_size: 1
    variants:
        - name: NON_SECURE
          description: BUS configuration bits are accessible by non-secure software only (default after reset).
          value: 0
        - name: SECURE
          description: BUS configuration bits are accessible by secure software only.
          value: 1
enum/CPUSW:
    bit_size: 2
    variants:
        - name: HSI
          description: hsi_ck selected as system clock (default after reset).
          value: 0
        - name: MSI
          description: msi_ck selected as system clock.
          value: 1
        - name: HSE
          description: hse_ck selected as system clock.
          value: 2
        - name: IC1
          description: ic1_ck selected as system clock.
          value: 3
enum/CPUSWS:
    bit_size: 2
    variants:
        - name: HSI
          description: hsi_ck selected as system clock (default after reset).
          value: 0
        - name: MSI
          description: msi_ck selected as system clock.
          value: 1
        - name: HSE
          description: hse_ck selected as system clock.
          value: 2
        - name: IC1
          description: ic1_ck selected as system clock.
          value: 3
enum/DCMISEL:
    bit_size: 2
    variants:
        - name: PCLK5
          description: pclk5 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC17
          description: ic17_ck selected as reference clock.
          value: 2
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 3
enum/DFTLOCK:
    bit_size: 1
    variants:
        - name: NON_LOCK
          description: DFT configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: LOCK
          description: DFT configuration bits are accessible by lock software only.
          value: 1
enum/DFTPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: DFT configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: DFT configuration bits are accessible by public software only.
          value: 1
enum/DFTPV:
    bit_size: 1
    variants:
        - name: NON_PRIV
          description: DFT configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: PRIV
          description: DFT configuration bits are accessible by privilege software only.
          value: 1
enum/DFTSEC:
    bit_size: 1
    variants:
        - name: NON_SECURE
          description: DFT configuration bits are accessible by non-secure software only (default after reset).
          value: 0
        - name: SECURE
          description: DFT configuration bits are accessible by secure software only.
          value: 1
enum/DFTSEL:
    bit_size: 1
    variants:
        - name: JTAG_TCK
          description: jtag_tck selected as reference clock (default after reset).
          value: 0
        - name: PCLK3
          description: pclk3 selected as reference clock.
          value: 1
enum/EADLY:
    bit_size: 4
    variants:
        - name: BYPASS
          description: sysrstn low pulse duration is guaranteed by the pulse stretcher of the PAD. The RPCTL is bypassed (default after reset).
          value: 0
        - name: 1MS
          description: The guaranteed sysrstn low pulse duration is about 1 ms (1 x 32 lsi_ck cycles).
          value: 1
        - name: 2MS
          description: The guaranteed sysrstn low pulse duration is about 2 ms (2 x 32 lsi_ck cycles).
          value: 2
enum/ETHCLKSEL:
    bit_size: 2
    variants:
        - name: HCLKE
          description: hclke selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC12
          description: ic12_ck selected as reference clock.
          value: 2
        - name: HSE
          description: hse_ck selected as reference clock.
          value: 3
enum/ETHGTXCLKSEL:
    bit_size: 1
    variants:
        - name: MII
          description: MII.
          value: 0
        - name: RGMII
          description: RGMII.
          value: 1
enum/ETHPTPDIV:
    bit_size: 4
    variants:
        - name: DIV1
          description: ck_ker_eth1ptp is divided by 1.
          value: 0
        - name: DIV2
          description: ck_ker_eth1ptp is divided by 2.
          value: 1
        - name: DIV3
          description: ck_ker_eth1ptp is divided by 3.
          value: 2
        - name: DIV4
          description: ck_ker_eth1ptp is divided by 4.
          value: 3
        - name: DIV16
          description: ck_ker_eth1ptp is divided by 16.
          value: 15
enum/ETHPTPSEL:
    bit_size: 2
    variants:
        - name: HCLKE
          description: hclke selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC13
          description: ic13_ck selected as reference clock.
          value: 2
        - name: HSE
          description: hse_ck selected as reference clock.
          value: 3
enum/ETHPWRDOWNACK:
    bit_size: 1
    variants:
        - name: NOT_ACK
          description: Power-down sequence start not yet acknowledged.
          value: 0
        - name: ACK
          description: Power-down sequence start acknowledged.
          value: 1
enum/FDCANSEL:
    bit_size: 2
    variants:
        - name: PCLK1
          description: pclk1 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC19
          description: ic19_ck selected as reference clock.
          value: 2
        - name: HSE
          description: hse_ck selected as reference clock.
          value: 3
enum/FLEXRAMPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: FLEXRAM configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: FLEXRAM configuration bits are accessible by public software only.
          value: 1
enum/FMCSEL:
    bit_size: 2
    variants:
        - name: HCLK5
          description: hclk5 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC3
          description: ic3_ck selected as reference clock.
          value: 2
        - name: IC4
          description: ic4_ck selected as reference clock.
          value: 3
enum/FMCSELS:
    bit_size: 2
    variants:
        - name: HCLK5
          description: hclk5 selected as FMC clock (default after reset).
          value: 0
        - name: PER
          description: per_ck selected as FMC clock.
          value: 1
        - name: IC3
          description: ic3_ck selected as FMC clock.
          value: 2
        - name: IC4
          description: ic4_ck selected as FMC clock.
          value: 3
enum/HPRE:
    bit_size: 3
    variants:
        - name: DIV1
          description: sys_bus2_ck= sys_bus_ck.
          value: 0
        - name: DIV2
          description: sys_bus2_ck = sys_bus_ck / 2 (default after reset).
          value: 1
        - name: DIV4
          description: sys_bus2_ck= sys_bus_ck / 4.
          value: 2
        - name: DIV8
          description: sys_bus2_ck = sys_bus_ck / 8.
          value: 3
        - name: DIV16
          description: sys_bus2_ck = sys_bus_ck / 16.
          value: 4
        - name: DIV32
          description: sys_bus2_ck = sys_bus_ck / 32.
          value: 5
        - name: DIV64
          description: sys_bus2_ck = sys_bus_ck / 64.
          value: 6
        - name: DIV128
          description: sys_bus2_ck = sys_bus_ck / 128.
          value: 7
enum/HSECSSBPRE:
    bit_size: 4
    variants:
        - name: DIV1
          description: HSI clock is divided by 1.
          value: 0
        - name: DIV2
          description: HSI clock is divided by 2 (default after reset).
          value: 1
        - name: DIV3
          description: HSI clock is divided by 3.
          value: 2
        - name: DIV4
          description: HSI clock is divided by 4.
          value: 3
        - name: DIV15
          description: HSI clock is divided by 15.
          value: 15
enum/HSECSSBYP:
    bit_size: 1
    variants:
        - name: NO_BYPASS
          description: clock Security System Bypass of the HSE oscillator is OFF (default after reset).
          value: 0
        - name: BYPASS
          description: clock Security System Bypass on the HSE oscillator is ON.
          value: 1
enum/HSECSSC:
    bit_size: 1
    variants:
        - name: NOT_MODIFIED
          description: HSECSSF not modified (default after reset).
          value: 0
        - name: CLEARED
          description: HSECSSF cleared.
          value: 1
enum/HSECSSD:
    bit_size: 1
    variants:
        - name: NO_FAILURE
          description: No failure detected on the oscillator (default after reset).
          value: 0
        - name: FAILURE
          description: Failure detected on the oscillator.
          value: 1
enum/HSECSSF:
    bit_size: 1
    variants:
        - name: NO_CLOCK_READY
          description: no clock ready interrupt caused by the HSE (default after reset).
          value: 0
        - name: CLOCK_READY
          description: clock ready interrupt caused by the HSE.
          value: 1
enum/HSECSSIE:
    bit_size: 1
    variants:
        - name: DISABLED
          description: HSE CSS interrupt disabled.
          value: 0
        - name: ENABLED
          description: HSE CSS interrupt enabled (default after reset).
          value: 1
enum/HSECSSRA:
    bit_size: 1
    variants:
        - name: NO_RE_ARM
          description: Writing 0 has no effect (default after reset).
          value: 0
        - name: RE_ARM
          description: Writing 1 generates a re-arm pulse for the HSECSS function.
          value: 1
enum/HSEDIVBYP:
    bit_size: 1
    variants:
        - name: DIV2
          description: "HSE: hse_div2_osc_ck = hse_osc_ck/2 (default after reset)."
          value: 0
        - name: DIV1
          description: "HSE: hse_div2_osc_ck = hse_osc_ck."
          value: 1
enum/HSEDRV:
    bit_size: 2
    variants:
        - name: LOWEST
          description: Lowest drive (default after reset).
          value: 0
        - name: LOW
          description: Medium low drive.
          value: 1
        - name: HIGH
          description: Medium high drive.
          value: 2
        - name: HIGHEST
          description: Highest drive.
          value: 3
enum/HSEEXT:
    bit_size: 1
    variants:
        - name: ANALOG
          description: HSE in analog mode (default after reset).
          value: 0
        - name: DIGITAL
          description: HSE in digital mode.
          value: 1
enum/HSELOCK:
    bit_size: 1
    variants:
        - name: NON_LOCK
          description: HSE configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: LOCK
          description: HSE configuration bits are accessible by lock software only.
          value: 1
enum/HSEPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: HSE configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: HSE configuration bits are accessible by public software only.
          value: 1
enum/HSEPV:
    bit_size: 1
    variants:
        - name: NON_PRIV
          description: HSE configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: PRIV
          description: HSE configuration bits are accessible by privilege software only.
          value: 1
enum/HSERDYC:
    bit_size: 1
    variants:
        - name: NOT_MODIFIED
          description: HSERDYF not modified (default after reset).
          value: 0
        - name: CLEARED
          description: HSERDYF cleared.
          value: 1
enum/HSERDYF:
    bit_size: 1
    variants:
        - name: NO_CLOCK_READY
          description: no clock ready interrupt caused by the HSE (default after reset).
          value: 0
        - name: CLOCK_READY
          description: clock ready interrupt caused by the HSE.
          value: 1
enum/HSERDYIE:
    bit_size: 1
    variants:
        - name: DISABLED
          description: HSE ready interrupt disabled (default after reset).
          value: 0
        - name: ENABLED
          description: HSE ready interrupt enabled.
          value: 1
enum/HSESEC:
    bit_size: 1
    variants:
        - name: NON_SECURE
          description: HSE configuration bits are accessible by non-secure software only (default after reset).
          value: 0
        - name: SECURE
          description: HSE configuration bits are accessible by secure software only.
          value: 1
enum/HSIDIV:
    bit_size: 2
    variants:
        - name: DIV1
          description: hsi_ck = hsi_osc_ck (default after reset).
          value: 0
        - name: DIV2
          description: hsi_ck = hsi_osc_ck / 2.
          value: 1
enum/HSILOCK:
    bit_size: 1
    variants:
        - name: NON_LOCK
          description: HSI configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: LOCK
          description: HSI configuration bits are accessible by lock software only.
          value: 1
enum/HSIPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: HSI configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: HSI configuration bits are accessible by public software only.
          value: 1
enum/HSIPV:
    bit_size: 1
    variants:
        - name: NON_PRIV
          description: HSI configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: PRIV
          description: HSI configuration bits are accessible by privilege software only.
          value: 1
enum/HSIRDYC:
    bit_size: 1
    variants:
        - name: NOT_MODIFIED
          description: HSIRDYF not modified (default after reset).
          value: 0
        - name: CLEARED
          description: HSIRDYF cleared.
          value: 1
enum/HSIRDYF:
    bit_size: 1
    variants:
        - name: NO_CLOCK_READY
          description: no clock ready interrupt caused by the HSI (default after reset).
          value: 0
        - name: CLOCK_READY
          description: clock ready interrupt caused by the HSI.
          value: 1
enum/HSIRDYIE:
    bit_size: 1
    variants:
        - name: DISABLED
          description: HSI ready interrupt disabled (default after reset).
          value: 0
        - name: ENABLED
          description: HSI ready interrupt enabled.
          value: 1
enum/HSISEC:
    bit_size: 1
    variants:
        - name: NON_SECURE
          description: HSI configuration bits are accessible by non-secure software only (default after reset).
          value: 0
        - name: SECURE
          description: HSI configuration bits are accessible by secure software only.
          value: 1
enum/HSITRIM:
    bit_size: 7
    variants:
        - name: ZERO
          description: bsec_hsi_cal[8:0] (default after reset).
          value: 0
        - name: PLUS_62
          description: bsec_hsi_cal[8:0] + 62.
          value: 62
        - name: PLUS_63
          description: bsec_hsi_cal[8:0] + 63.
          value: 63
        - name: MINUS_64
          description: bsec_hsi_cal[8:0] - 64.
          value: 64
        - name: MINUS_63
          description: bsec_hsi_cal[8:0] - 63.
          value: 65
enum/HWRSR_BORRSTF:
    bit_size: 1
    variants:
        - name: NOT_OCCURRED
          description: no BOR occurred.
          value: 0
        - name: OCCURRED
          description: BOR occurred (default after power-on reset).
          value: 1
enum/HWRSR_IWDGRSTF:
    bit_size: 1
    variants:
        - name: NOT_OCCURRED
          description: no Independent Watchdog Reset occurred (default after power-on reset).
          value: 0
        - name: OCCURRED
          description: Independent Watchdog Reset occurred.
          value: 1
enum/HWRSR_LCKRSTF:
    bit_size: 1
    variants:
        - name: NOT_OCCURRED
          description: No reset from CPU lockup occurred.
          value: 0
        - name: OCCURRED
          description: Reset from CPU lockup occurred.
          value: 1
enum/HWRSR_LPWRRSTF:
    bit_size: 1
    variants:
        - name: NOT_OCCURRED
          description: no illegal reset occurred (default after power-on reset).
          value: 0
        - name: OCCURRED
          description: illegal Stop or Standby reset occurred.
          value: 1
enum/HWRSR_PINRSTF:
    bit_size: 1
    variants:
        - name: NOT_OCCURRED
          description: no reset from pin occurred.
          value: 0
        - name: OCCURRED
          description: Reset from Pin occurred (default after power-on reset).
          value: 1
enum/HWRSR_PORRSTF:
    bit_size: 1
    variants:
        - name: NOT_OCCURRED
          description: no POR/PDR reset occurred.
          value: 0
        - name: OCCURRED
          description: POR/PDR reset occurred (default after power-on reset).
          value: 1
enum/HWRSR_RMVF:
    bit_size: 1
    variants:
        - name: NO_CLEAR
          description: clear of the reset flags not activated (default after power-on reset).
          value: 0
        - name: CLEAR
          description: clear the value of the reset flags.
          value: 1
enum/HWRSR_SFTRSTF:
    bit_size: 1
    variants:
        - name: NOT_OCCURRED
          description: no Software System reset occurred (default after power-on reset).
          value: 0
        - name: OCCURRED
          description: a Software System reset has been generated by the CPU.
          value: 1
enum/HWRSR_WWDGRSTF:
    bit_size: 1
    variants:
        - name: B_0x0
          description: no Window Watchdog Reset occurred from WWDG (default after power-on reset).
          value: 0
        - name: B_0x1
          description: Window Watchdog Reset occurred from WWDG.
          value: 1
enum/I2C1SEL:
    bit_size: 3
    variants:
        - name: PCLK1
          description: pclk1 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC10
          description: ic10_ck selected as reference clock.
          value: 2
        - name: IC15
          description: ic15_ck selected as reference clock.
          value: 3
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 4
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 5
enum/I2C2SEL:
    bit_size: 3
    variants:
        - name: PCLK1
          description: pclk1 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC10
          description: ic10_ck selected as reference clock.
          value: 2
        - name: IC15
          description: ic15_ck selected as reference clock.
          value: 3
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 4
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 5
enum/I2C3SEL:
    bit_size: 3
    variants:
        - name: PCLK1
          description: pclk1 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC10
          description: ic10_ck selected as reference clock.
          value: 2
        - name: IC15
          description: ic15_ck selected as reference clock.
          value: 3
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 4
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 5
enum/I2C4SEL:
    bit_size: 3
    variants:
        - name: PCLK1
          description: pclk1 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC10
          description: ic10_ck selected as reference clock.
          value: 2
        - name: IC15
          description: ic15_ck selected as reference clock.
          value: 3
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 4
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 5
enum/I3C1SEL:
    bit_size: 3
    variants:
        - name: PCLK1
          description: pclk1 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC10
          description: ic10_ck selected as reference clock.
          value: 2
        - name: IC15
          description: ic15_ck selected as reference clock.
          value: 3
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 4
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 5
enum/I3C2SEL:
    bit_size: 3
    variants:
        - name: PCLK1
          description: pclk1 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC10
          description: ic10_ck selected as reference clock.
          value: 2
        - name: IC15
          description: ic15_ck selected as reference clock.
          value: 3
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 4
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 5
enum/ICINT:
    bit_size: 8
    variants:
        - name: DIV1
          description: IC1 = pllx_ck.
          value: 0
        - name: DIV2
          description: IC1 = pllx_ck / 2.
          value: 1
        - name: DIV3
          description: IC1 = pllx_ck / 3 (default after reset).
          value: 2
        - name: DIV4
          description: IC1 = pllx_ck / 4.
          value: 3
        - name: DIV256
          description: IC1 = pllx_ck / 256.
          value: 255
enum/ICSEL:
    bit_size: 2
    variants:
        - name: PLL1
          description: pll1_ck is selected.
          value: 0
        - name: PLL2
          description: pll2_ck is selected.
          value: 1
        - name: PLL3
          description: pll3_ck is selected.
          value: 2
        - name: PLL4
          description: pll4_ck is selected.
          value: 3
enum/ICLOCK:
    bit_size: 1
    variants:
        - name: NON_LOCK
          description: IC10 configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: LOCK
          description: IC10 configuration bits are accessible by lock software only.
          value: 1
enum/ICPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: IC10 configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: IC10 configuration bits are accessible by public software only.
          value: 1
enum/ICPV:
    bit_size: 1
    variants:
        - name: NON_PRIVILEGE
          description: IC10 configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: PRIVILEGE
          description: IC10 configuration bits are accessible by privilege software only.
          value: 1
enum/INTLOCK:
    bit_size: 1
    variants:
        - name: NON_LOCK
          description: INT configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: LOCK
          description: INT configuration bits are accessible by lock software only.
          value: 1
enum/INTPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: INT configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: INT configuration bits are accessible by public software only.
          value: 1
enum/INTPV:
    bit_size: 1
    variants:
        - name: NON_PRIVILEGE
          description: INT configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: PRIVILEGE
          description: INT configuration bits are accessible by privilege software only.
          value: 1
enum/INTSEC:
    bit_size: 1
    variants:
        - name: NON_SECURE
          description: INT configuration bits are accessible by non-secure software only (default after reset).
          value: 0
        - name: SECURE
          description: INT configuration bits are accessible by secure software only.
          value: 1
enum/LPTIM1SEL:
    bit_size: 3
    variants:
        - name: PCLK1
          description: pclk1 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC15
          description: ic15_ck selected as reference clock.
          value: 2
        - name: LSE
          description: lse_ck selected as reference clock.
          value: 3
        - name: LSI
          description: lsi_ck selected as reference clock.
          value: 4
        - name: TIMG
          description: timg_ck selected as reference clock.
          value: 5
enum/LPTIM2345SEL:
    bit_size: 3
    variants:
        - name: PCLK4
          description: pclk1 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC15
          description: ic15_ck selected as reference clock.
          value: 2
        - name: LSE
          description: lse_ck selected as reference clock.
          value: 3
        - name: LSI
          description: lsi_ck selected as reference clock.
          value: 4
        - name: TIMG
          description: timg_ck selected as reference clock.
          value: 5
enum/LPUARTSEL:
    bit_size: 3
    variants:
        - name: PCLK4
          description: pclk4 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC9
          description: ic9_ck selected as reference clock.
          value: 2
        - name: IC14
          description: ic14_ck selected as reference clock.
          value: 3
        - name: LSE
          description: lse_ck selected as reference clock.
          value: 4
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 5
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 6
enum/LSECSSC:
    bit_size: 1
    variants:
        - name: NOT_MODIFIED
          description: LSECSSF not modified (default after reset).
          value: 0
        - name: CLEARED
          description: LSECSSF cleared.
          value: 1
enum/LSECSSD:
    bit_size: 1
    variants:
        - name: NOT_DETECTED
          description: No failure detected on the oscillator (default after reset).
          value: 0
        - name: DETECTED
          description: Failure detected on the oscillator.
          value: 1
enum/LSECSSF:
    bit_size: 1
    variants:
        - name: NO_READY
          description: no clock ready interrupt caused by the LSE (default after reset).
          value: 0
        - name: READY
          description: clock ready interrupt caused by the LSE.
          value: 1
enum/LSECSSIE:
    bit_size: 1
    variants:
        - name: DISABLED
          description: LSE CSS interrupt disabled (default after reset).
          value: 0
        - name: ENABLED
          description: LSE CSS interrupt enabled.
          value: 1
enum/LSECSSRA:
    bit_size: 1
    variants:
        - name: NO_EFFECT
          description: Writing 0 has no effect (default after reset).
          value: 0
        - name: RE_ARM
          description: Writing 1 generates a re-arm pulse for the LSECSS function.
          value: 1
enum/LSEDRV:
    bit_size: 2
    variants:
        - name: LOW
          description: Lowest drive (default after reset).
          value: 0
        - name: MEDIUM_LOW
          description: Medium low drive.
          value: 1
        - name: MEDIUM_HIGH
          description: Medium high drive.
          value: 2
        - name: HIGH
          description: Highest drive.
          value: 3
enum/LSEEXT:
    bit_size: 1
    variants:
        - name: ANALOG
          description: LSE in analog mode (default after reset).
          value: 0
        - name: DIGITAL
          description: LSE in digital mode.
          value: 1
enum/LSELOCK:
    bit_size: 1
    variants:
        - name: NON_LOCK
          description: LSE configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: LOCK
          description: LSE configuration bits are accessible by lock software only.
          value: 1
enum/LSEPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: LSE configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: LSE configuration bits are accessible by public software only.
          value: 1
enum/LSEPV:
    bit_size: 1
    variants:
        - name: NON_PRIVILEGE
          description: LSE configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: PRIVILAGE
          description: LSE configuration bits are accessible by privilege software only.
          value: 1
enum/LSERDYC:
    bit_size: 1
    variants:
        - name: NOT_MODIFIED
          description: LSERDYF not modified (default after reset).
          value: 0
        - name: CLEARED
          description: LSERDYF cleared.
          value: 1
enum/LSERDYF:
    bit_size: 1
    variants:
        - name: NO_READY
          description: no clock ready interrupt caused by the LSE (default after reset).
          value: 0
        - name: READY
          description: clock ready interrupt caused by the LSE.
          value: 1
enum/LSERDYIE:
    bit_size: 1
    variants:
        - name: DISABLED
          description: LSE ready interrupt disabled (default after reset).
          value: 0
        - name: ENABLED
          description: LSE ready interrupt enabled.
          value: 1
enum/LSESEC:
    bit_size: 1
    variants:
        - name: NON_SECURE
          description: LSE configuration bits are accessible by non-secure software only (default after reset).
          value: 0
        - name: SECURE
          description: LSE configuration bits are accessible by secure software only.
          value: 1
enum/LSILOCK:
    bit_size: 1
    variants:
        - name: NON_LOCK
          description: LSI configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: LOCK
          description: LSI configuration bits are accessible by lock software only.
          value: 1
enum/LSIPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: LSI configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: LSI configuration bits are accessible by public software only.
          value: 1
enum/LSIPV:
    bit_size: 1
    variants:
        - name: NON_PRIVILEGE
          description: LSI configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: PRIVILEGE
          description: LSI configuration bits are accessible by privilege software only.
          value: 1
enum/LSISEC:
    bit_size: 1
    variants:
        - name: NON_SECURE
          description: LSI configuration bits are accessible by non-secure software only (default after reset).
          value: 0
        - name: SECURE
          description: LSI configuration bits are accessible by secure software only.
          value: 1
enum/LTDCSEL:
    bit_size: 2
    variants:
        - name: PCLK5
          description: pclk5 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC16
          description: ic16_ck selected as reference clock.
          value: 2
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 3
enum/MCOPRE:
    bit_size: 4
    variants:
        - name: DIV1
          description: ck_icn_p_mce3 is divided by 1.
          value: 0
        - name: DIV2
          description: ck_icn_p_mce3 is divided by 2.
          value: 1
        - name: DIV3
          description: ck_icn_p_mce3 is divided by 3.
          value: 2
        - name: DIV4
          description: ck_icn_p_mce3 is divided by 4.
          value: 3
        - name: DIV16
          description: ck_icn_p_mce3 is divided by 16.
          value: 15
enum/MCO1SEL:
    bit_size: 3
    variants:
        - name: HSI
          description: hsi selected as reference clock (default after reset).
          value: 0
        - name: LSE
          description: lse_ck selected as reference clock.
          value: 1
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 2
        - name: LSI
          description: lsi_ck selected as reference clock.
          value: 3
        - name: HSE
          description: hse_ck selected as reference clock.
          value: 4
        - name: IC5
          description: ic5_ck selected as reference clock.
          value: 5
        - name: IC10
          description: ic10_ck selected as reference clock.
          value: 6
        - name: SYSA
          description: sysa_ck selected as reference clock.
          value: 7
enum/MCO2SEL:
    bit_size: 3
    variants:
        - name: HSI
          description: hsi selected as reference clock (default after reset).
          value: 0
        - name: LSE
          description: lse_ck selected as reference clock.
          value: 1
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 2
        - name: LSI
          description: lsi_ck selected as reference clock.
          value: 3
        - name: HSE
          description: hse_ck selected as reference clock.
          value: 4
        - name: IC15
          description: ic15_ck selected as reference clock.
          value: 5
        - name: IC20
          description: ic20_ck selected as reference clock.
          value: 6
        - name: SYSB
          description: sysb_ck selected as reference clock.
          value: 7
enum/MDFSEL:
    bit_size: 3
    variants:
        - name: HCLK2
          description: hclk2 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC7
          description: ic7_ck selected as reference clock.
          value: 2
        - name: IC8
          description: ic8_ck selected as reference clock.
          value: 3
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 4
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 5
        - name: I2S_CKIN
          description: I2S_CKIN selected as reference clock.
          value: 6
        - name: TIMG
          description: timg_ck selected as reference clock.
          value: 7
enum/MODLOCK:
    bit_size: 1
    variants:
        - name: NON_LOCK
          description: MOD configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: LOCK
          description: MOD configuration bits are accessible by lock software only.
          value: 1
enum/MODPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: MOD configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: MOD configuration bits are accessible by public software only.
          value: 1
enum/MODPV:
    bit_size: 1
    variants:
        - name: NON_PRIVILEGE
          description: MOD configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: PRIVILEGE
          description: MOD configuration bits are accessible by privilege software only.
          value: 1
enum/MODSEC:
    bit_size: 1
    variants:
        - name: NON_SECURE
          description: MOD configuration bits are accessible by non-secure software only (default after reset).
          value: 0
        - name: SECURE
          description: MOD configuration bits are accessible by secure software only.
          value: 1
enum/MRD:
    bit_size: 5
    variants:
        - name: NO_DELAY
          description: No extra delay added by the BOOTROM.
          value: 0
        - name: 100US
          description: 100 us.
          value: 1
        - name: 200US
          description: 200 us.
          value: 2
        - name: 500US
          description: 500 us.
          value: 3
        - name: 1MS
          description: 1 ms.
          value: 4
        - name: 2MS
          description: 2 ms.
          value: 5
        - name: 5MS
          description: 5 ms (default after reset).
          value: 6
        - name: 10MS
          description: 10 ms.
          value: 7
        - name: 20MS
          description: 20 ms.
          value: 8
        - name: 50MS
          description: 50 ms.
          value: 9
        - name: 100MS
          description: 100 ms.
          value: 10
        - name: 200MS
          description: 200 ms.
          value: 11
        - name: 500MS
          description: 500 ms.
          value: 12
        - name: 1S
          description: 1 s.
          value: 13
        - name: 2S
          description: 2 s.
          value: 14
        - name: 3S
          description: 5 s.
          value: 15
enum/MSIFREQSEL:
    bit_size: 1
    variants:
        - name: 4MHZ
          description: MSI oscillator frequency is 4 MHz (default after backup domain reset).
          value: 0
        - name: 16MHZ
          description: MSI oscillator frequency is 16 MHz.
          value: 1
enum/MSILOCK:
    bit_size: 1
    variants:
        - name: NON_LOCK
          description: MSI configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: LOCK
          description: MSI configuration bits are accessible by lock software only.
          value: 1
enum/MSIPUB:
    bit_size: 1
    variants:
        - name: NON_PUB
          description: MSI configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUB
          description: MSI configuration bits are accessible by public software only.
          value: 1
enum/MSIPV:
    bit_size: 1
    variants:
        - name: NON_PRIVILEGE
          description: MSI configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: PRIVILEGE
          description: MSI configuration bits are accessible by privilege software only.
          value: 1
enum/MSIRDYC:
    bit_size: 1
    variants:
        - name: NOT_MODIFIED
          description: MSIRDYF not modified (default after reset).
          value: 0
        - name: CLEARED
          description: MSIRDYF cleared.
          value: 1
enum/MSIRDYF:
    bit_size: 1
    variants:
        - name: NO_INTERRUPT
          description: no clock ready interrupt caused by the MSI (default after reset).
          value: 0
        - name: INTERRUPT
          description: clock ready interrupt caused by the MSI.
          value: 1
enum/MSIRDYIE:
    bit_size: 1
    variants:
        - name: DISABLED
          description: MSI ready interrupt disabled (default after reset).
          value: 0
        - name: ENABLED
          description: MSI ready interrupt enabled.
          value: 1
enum/MSISEC:
    bit_size: 1
    variants:
        - name: NON_SECURE
          description: MSI configuration bits are accessible by non-secure software only (default after reset).
          value: 0
        - name: SECURE
          description: MSI configuration bits are accessible by secure software only.
          value: 1
enum/NOCLOCK:
    bit_size: 1
    variants:
        - name: NON_LOCK
          description: NOC configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: LOCK
          description: NOC configuration bits are accessible by lock software only.
          value: 1
enum/NOCPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: NOC configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: NOC configuration bits are accessible by public software only.
          value: 1
enum/NOCPV:
    bit_size: 1
    variants:
        - name: NON_PRIVILEGE
          description: NOC configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: PRIVILEGE
          description: NOC configuration bits are accessible by privilege software only.
          value: 1
enum/NOCSEC:
    bit_size: 1
    variants:
        - name: NON_SECURE
          description: NOC configuration bits are accessible by non-secure software only (default after reset).
          value: 0
        - name: SECURE
          description: NOC configuration bits are accessible by secure software only.
          value: 1
enum/NPUCACHERAMPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: NPUCACHERAM configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: NPUCACHERAM configuration bits are accessible by public software only.
          value: 1
enum/OTGPHYSEL:
    bit_size: 2
    variants:
        - name: HSE
          description: hse_ck selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC15
          description: ic15_ck selected as reference clock.
          value: 2
        - name: HSE_DIV2_OSC
          description: hse_div2_osc_ck selected as reference clock.
          value: 3
enum/PERLOCK:
    bit_size: 1
    variants:
        - name: NON_LOCK
          description: PER configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: LOCK
          description: PER configuration bits are accessible by lock software only.
          value: 1
enum/PERPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: PER configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: PER configuration bits are accessible by public software only.
          value: 1
enum/PERPV:
    bit_size: 1
    variants:
        - name: NON_PRIVILEGE
          description: PER configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: PRIVILEGE
          description: PER configuration bits are accessible by privilege software only.
          value: 1
enum/PERSEC:
    bit_size: 1
    variants:
        - name: NON_SECURE
          description: PER configuration bits are accessible by non-secure software only (default after reset).
          value: 0
        - name: SECURE
          description: PER configuration bits are accessible by secure software only.
          value: 1
enum/PERSEL:
    bit_size: 3
    variants:
        - name: HSI
          description: hsi_ck selected as reference clock.
          value: 0
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 1
        - name: HSE
          description: hse_ck selected as reference clock.
          value: 2
        - name: IC19
          description: ic19_ck selected as reference clock.
          value: 3
        - name: IC5
          description: ic5_ck selected as reference clock.
          value: 4
        - name: IC10
          description: ic10_ck selected as reference clock.
          value: 5
        - name: IC15
          description: ic15_ck selected as reference clock.
          value: 6
        - name: IC20
          description: ic20_ck selected as reference clock.
          value: 7
enum/PLLDIVM:
    bit_size: 6
    variants:
        - name: DIV1
          description: reference clock is divided by 1 (min value).
          value: 1
        - name: DIV2
          description: reference clock is divided by 2.
          value: 2
        - name: DIV63
          description: reference clock is divided by 63.
          value: 63
enum/PLLLOCK:
    bit_size: 1
    variants:
        - name: NON_LOCK
          description: PLL1 configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: LOCK
          description: PLL1 configuration bits are accessible by lock software only.
          value: 1
enum/PLLMODSPRDW:
    bit_size: 1
    variants:
        - name: CENTER_SPREAD
          description: Center-spread modulation selected (default after reset).
          value: 0
        - name: DOWN_SPREAD
          description: Down-spread modulation selected.
          value: 1
enum/PLLMODSSDIS:
    bit_size: 1
    variants:
        - name: MODULATION_SPREAD_SPECTRUM
          description: Modulation Spread-Spectrum is active (and Fractional Divide inactive).
          value: 0
        - name: FRACTIONAL_DIVIDE
          description: Fractional Divide is active (and the Modulation Spread-Spectrum inactive) (default after reset).
          value: 1
enum/PLLPDIV:
    bit_size: 3
    variants:
        - name: DIV1
          description: VCO output is divided by 1 (minimum value) (default after reset).
          value: 1
        - name: DIV7
          description: VCO output is divided by 7.
          value: 7
enum/PLLPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: PLL1 configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: PLL1 configuration bits are accessible by public software only.
          value: 1
enum/PLLPV:
    bit_size: 1
    variants:
        - name: NON_PRIVILEGE
          description: PLL1 configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: PRIVILEGE
          description: PLL1 configuration bits are accessible by privilege software only.
          value: 1
enum/PLLRDYC:
    bit_size: 1
    variants:
        - name: NOT_MODIFIED
          description: PLL1RDYF not modified (default after reset).
          value: 0
        - name: CLEARED
          description: PLL1RDYF cleared.
          value: 1
enum/PLLRDYF:
    bit_size: 1
    variants:
        - name: NO_INTERRUPT
          description: no clock ready interrupt caused by the PLL1 (default after reset).
          value: 0
        - name: INTERRUPT
          description: clock ready interrupt caused by the PLL1.
          value: 1
enum/PLLRDYIE:
    bit_size: 1
    variants:
        - name: DISABLED
          description: PLL1 lock interrupt disabled (default after reset).
          value: 0
        - name: ENABLED
          description: PLL1 lock interrupt enabled.
          value: 1
enum/PLLSEC:
    bit_size: 1
    variants:
        - name: NON_SECURE
          description: PLL1 configuration bits are accessible by non-secure software only (default after reset).
          value: 0
        - name: SECURE
          description: PLL1 configuration bits are accessible by secure software only.
          value: 1
enum/PLLSEL:
    bit_size: 3
    variants:
        - name: HSI
          description: hsi_ck selected as reference clock.
          value: 0
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 1
        - name: HSE
          description: hse_ck selected as reference clock.
          value: 2
        - name: I2S_CKIN
          description: I2S_CKIN selected as reference clock.
          value: 3
enum/PPRE:
    bit_size: 3
    variants:
        - name: DIV1
          description: rcc_pclk1 = sys_bus2_ck (default after reset).
          value: 0
        - name: DIV2
          description: rcc_pclk1 = sys_bus2_ck / 2.
          value: 1
        - name: DIV4
          description: rcc_pclk1 = sys_bus2_ck / 4.
          value: 2
        - name: DIV8
          description: rcc_pclk1 = sys_bus2_ck / 8.
          value: 3
        - name: DIV16
          description: rcc_pclk1 = sys_bus2_ck / 16.
          value: 4
        - name: DIV32
          description: rcc_pclk1 = sys_bus2_ck / 32.
          value: 5
        - name: DIV64
          description: rcc_pclk1 = sys_bus2_ck / 64.
          value: 6
        - name: DIV128
          description: rcc_pclk1 = sys_bus2_ck / 128.
          value: 7
enum/PSSISEL:
    bit_size: 2
    variants:
        - name: HCLK5
          description: hclk5 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC20
          description: ic20_ck selected as reference clock.
          value: 2
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 3
enum/RSR_BORRSTF:
    bit_size: 1
    variants:
        - name: ABSENCE
          description: no BOR occurred.
          value: 0
        - name: OCCURRED
          description: BOR occurred (default after power-on reset).
          value: 1
enum/RSR_IWDGRSTF:
    bit_size: 1
    variants:
        - name: ABSENCE
          description: no Independent Watchdog reset occurred (default after power-on reset).
          value: 0
        - name: OCCURRED
          description: Independent Watchdog reset occurred.
          value: 1
enum/RSR_LCKRSTF:
    bit_size: 1
    variants:
        - name: ABSENCE
          description: No reset from CPU lockup occurred.
          value: 0
        - name: OCCURRED
          description: Reset from CPU lockup occurred.
          value: 1
enum/RSR_LPWRRSTF:
    bit_size: 1
    variants:
        - name: ABSENCE
          description: no illegal reset occurred (default after power-on reset).
          value: 0
        - name: OCCURRED
          description: illegal Stop or Standby reset occurred.
          value: 1
enum/RSR_PINRSTF:
    bit_size: 1
    variants:
        - name: ABSENCE
          description: no reset from Pin occurred.
          value: 0
        - name: OCCURRED
          description: Reset from Pin occurred (default after power-on reset).
          value: 1
enum/RSR_PORRSTF:
    bit_size: 1
    variants:
        - name: ABSENCE
          description: no POR/PDR reset occurred.
          value: 0
        - name: OCCURRED
          description: POR/PDR reset occurred (default after power-on reset).
          value: 1
enum/RSR_RMVF:
    bit_size: 1
    variants:
        - name: NO_CLEAR
          description: clear of the reset flags not activated (default after power-on reset).
          value: 0
        - name: CLEAR
          description: clear the value of the reset flags.
          value: 1
enum/RSR_SFTRSTF:
    bit_size: 1
    variants:
        - name: ABSENCE
          description: no Software System reset occurred (default after power-on reset).
          value: 0
        - name: OCCURRED
          description: a Software System reset has been generated by the CPU.
          value: 1
enum/RSR_WWDGRSTF:
    bit_size: 1
    variants:
        - name: ABSENCE
          description: no Window Watchdog reset occurred from WWDG (default after power-on reset).
          value: 0
        - name: OCCURRED
          description: Window Watchdog reset occurred from WWDG.
          value: 1
enum/RSTLOCK:
    bit_size: 1
    variants:
        - name: NON_LOCK
          description: RST configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: LOCK
          description: RST configuration bits are accessible by lock software only.
          value: 1
enum/RSTPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: RST configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: RST configuration bits are accessible by public software only.
          value: 1
enum/RSTPV:
    bit_size: 1
    variants:
        - name: NON_PRIVILEGE
          description: RST configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: PRIVILEGE
          description: RST configuration bits are accessible by privilege software only.
          value: 1
enum/RSTSEC:
    bit_size: 1
    variants:
        - name: NON_SECURE
          description: RST configuration bits are accessible by non-secure software only (default after reset).
          value: 0
        - name: SECURE
          description: RST configuration bits are accessible by secure software only.
          value: 1
enum/RTCPRE:
    bit_size: 6
    variants:
        - name: DIV1
          description: ck_icn_p_risaf is divided by 1.
          value: 0
        - name: DIV2
          description: ck_icn_p_risaf is divided by 2.
          value: 1
        - name: DIV3
          description: ck_icn_p_risaf is divided by 3.
          value: 2
        - name: DIV4
          description: ck_icn_p_risaf is divided by 4.
          value: 3
        - name: DIV64
          description: ck_icn_p_risaf is divided by 64.
          value: 63
enum/RTCSEL:
    bit_size: 2
    variants:
        - name: DISABLE
          description: No clock used as RTC clock.
          value: 0
        - name: LSE
          description: lse_ck selected as reference clock.
          value: 1
        - name: LSI
          description: lsi_ck selected as reference clock.
          value: 2
        - name: HSE_RTC
          description: hse_rtc_ck selected as reference clock.
          value: 3
enum/SAISEL:
    bit_size: 3
    variants:
        - name: PCLK2
          description: pclk2 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC7
          description: ic7_ck selected as reference clock.
          value: 2
        - name: IC8
          description: ic8_ck selected as reference clock.
          value: 3
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 4
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 5
        - name: I2S_CKIN
          description: I2S_CKIN selected as reference clock.
          value: 6
        - name: SPDIF_SYMB
          description: spdif_symb_ck selected as reference clock.
          value: 7
enum/SDMMCSEL:
    bit_size: 2
    variants:
        - name: HCLKU
          description: hclku selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC4
          description: ic4_ck selected as reference clock.
          value: 2
        - name: IC5
          description: ic5_ck selected as reference clock.
          value: 3
enum/SPDIFRXSEL:
    bit_size: 3
    variants:
        - name: PCLK1
          description: pclk1 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC7
          description: ic7_ck selected as reference clock.
          value: 2
        - name: IC8
          description: ic8_ck selected as reference clock.
          value: 3
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 4
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 5
        - name: I2S_CKIN
          description: I2S_CKIN selected as reference clock.
          value: 6
enum/SPISEL1:
    bit_size: 3
    variants:
        - name: PCLK2
          description: pclk2 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC8
          description: ic8_ck selected as reference clock.
          value: 2
        - name: IC9
          description: ic9_ck selected as reference clock.
          value: 3
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 4
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 5
        - name: I2S_CKIN
          description: I2S_CKIN selected as reference clock.
          value: 6
enum/SPISEL23:
    bit_size: 3
    variants:
        - name: PCLK1
          description: pclk1 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC8
          description: ic8_ck selected as reference clock.
          value: 2
        - name: IC9
          description: ic9_ck selected as reference clock.
          value: 3
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 4
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 5
        - name: I2S_CKIN
          description: I2S_CKIN selected as reference clock.
          value: 6
enum/SPISEL45:
    bit_size: 3
    variants:
        - name: PCLK2
          description: pclk2 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC9
          description: ic9_ck selected as reference clock.
          value: 2
        - name: IC14
          description: ic14_ck selected as reference clock.
          value: 3
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 4
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 5
        - name: I2S_CKIN
          description: I2S_CKIN selected as reference clock.
          value: 6
enum/SPISEL6:
    bit_size: 3
    variants:
        - name: PCLK4
          description: pclk2 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC8
          description: ic8_ck selected as reference clock.
          value: 2
        - name: IC9
          description: ic9_ck selected as reference clock.
          value: 3
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 4
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 5
        - name: I2S_CKIN
          description: I2S_CKIN selected as reference clock.
          value: 6
enum/STOPWUCK:
    bit_size: 1
    variants:
        - name: HSI
          description: HSI selected as wake up clock from system Stop (default after reset).
          value: 0
        - name: CSI
          description: CSI selected as wake up clock from system Stop.
          value: 1
enum/SYSLOCK:
    bit_size: 1
    variants:
        - name: NON_LOCK
          description: SYS configuration bits are accessible by non-lock software only (default after reset).
          value: 0
        - name: LOCK
          description: SYS configuration bits are accessible by lock software only.
          value: 1
enum/SYSPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: SYS configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: SYS configuration bits are accessible by public software only.
          value: 1
enum/SYSPV:
    bit_size: 1
    variants:
        - name: NON_PRIVILEGE
          description: SYS configuration bits are accessible by non-privilege software only (default after reset).
          value: 0
        - name: PRIVILEGE
          description: SYS configuration bits are accessible by privilege software only.
          value: 1
enum/SYSSEC:
    bit_size: 1
    variants:
        - name: NON_SECURE
          description: SYS configuration bits are accessible by non-secure software only (default after reset).
          value: 0
        - name: SECURE
          description: SYS configuration bits are accessible by secure software only.
          value: 1
enum/SYSSW:
    bit_size: 2
    variants:
        - name: HSI
          description: hsi_ck selected as system clock (default after reset).
          value: 0
        - name: MSI
          description: msi_ck selected as system clock.
          value: 1
        - name: HSE
          description: hse_ck selected as system clock.
          value: 2
        - name: IC2
          description: ic2_ck selected as system clock.
          value: 3
enum/SYSSWS:
    bit_size: 2
    variants:
        - name: HSI
          description: hsi_ck selected as system clock (default after reset).
          value: 0
        - name: MSI
          description: msi_ck selected as system clock.
          value: 1
        - name: HSE
          description: hse_ck selected as system clock.
          value: 2
        - name: IC2
          description: ic2_ck selected as system clock.
          value: 3
enum/TIMPRE:
    bit_size: 2
    variants:
        - name: DIV1
          description: timg_ck = sys_bus_ck (default after reset).
          value: 0
        - name: DIV2
          description: timg_ck = sys_bus_ck / 2.
          value: 1
        - name: DIV4
          description: timg_ck = sys_bus_ck / 4.
          value: 2
enum/UART234578SEL:
    bit_size: 3
    variants:
        - name: PCLK1
          description: pclk1 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC9
          description: ic9_ck selected as reference clock.
          value: 2
        - name: IC14
          description: ic14_ck selected as reference clock.
          value: 3
        - name: LSE
          description: lse_ck selected as reference clock.
          value: 4
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 5
        - name: HSI
          description: hsi_div_ck selected as reference clock.
          value: 6
enum/UART16910SEL:
    bit_size: 3
    variants:
        - name: PCLK2
          description: pclk2 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC9
          description: ic9_ck selected as reference clock.
          value: 2
        - name: IC14
          description: ic14_ck selected as reference clock.
          value: 3
        - name: LSE
          description: lse_ck selected as reference clock.
          value: 4
        - name: MSI
          description: msi_ck selected as reference clock.
          value: 5
        - name: HSI_DIV
          description: hsi_div_ck selected as reference clock.
          value: 6
enum/VENCRAMPUB:
    bit_size: 1
    variants:
        - name: NON_PUBLIC
          description: VENCRAM configuration bits are accessible by non-public software only (default after reset).
          value: 0
        - name: PUBLIC
          description: VENCRAM configuration bits are accessible by public software only.
          value: 1
enum/WKUPF:
    bit_size: 1
    variants:
        - name: NO_INTERRUPT
          description: no wakeup interrupt caused by the PWR (default after reset).
          value: 0
        - name: INTERRUPT
          description: wakeup interrupt caused by the PWR.
          value: 1
enum/WKUPFC:
    bit_size: 1
    variants:
        - name: NOT_MODIFIED
          description: WKUPF not modified (default after reset).
          value: 0
        - name: CLEARED
          description: WKUPF cleared.
          value: 1
enum/WKUPIE:
    bit_size: 1
    variants:
        - name: DISABLED
          description: Wakeup interrupt disabled (default after reset).
          value: 0
        - name: ENABLED
          description: Wakeup interrupt enabled.
          value: 1
enum/XSPISEL:
    bit_size: 2
    variants:
        - name: HCLK5
          description: hclk5 selected as reference clock.
          value: 0
        - name: PER
          description: per_ck selected as reference clock.
          value: 1
        - name: IC3
          description: ic3_ck selected as reference clock.
          value: 2
        - name: IC4
          description: ic4_ck selected as reference clock.
          value: 3
enum/XSPISELS:
    bit_size: 2
    variants:
        - name: HCLK5
          description: hclk5 selected as XSPI1 clock (default after reset).
          value: 0
        - name: PER
          description: per_ck selected as XSPI1 clock.
          value: 1
        - name: IC3
          description: ic3_ck selected as XSPI1 clock.
          value: 2
        - name: IC4
          description: ic4_ck selected as XSPI1 clock.
          value: 3
