============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.12-s027_1
  Generated on:           Feb 19 2025  05:09:02 pm
  Module:                 top_top
  Technology libraries:   CLOCK65LPLVT 
                          CORE65LPLVT 
                          SPHD110420 
                          PAD 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

               Pin                            Type           Fanout  Load  Slew Delay Arrival   
                                                                     (fF)  (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------------
(clock clk)                             launch                                           5000 F 
                                        latency                                 +1000    6000 F 
logic_top_inst
  u_sram_wrapper
    DUT_ST_SPHDL_160x32_mem2011/CK                                          200          6000 F 
    DUT_ST_SPHDL_160x32_mem2011/RY (P)  ST_SPHDL_160x32m8_L       1    1.0   17  +818    6818 F 
  u_sram_wrapper/ry 
logic_top_inst/ry 
ry_pad_inst/COREIO                                                                 +0    6818   
ry_pad_inst/PADIO                  (P)  CPAD_S_74x50u_OUT         1 1352.6    0    +0    6818 F 
ry_pad                             <<<  out port                                   +0    6818 F 
(out_con)                               ext delay                                +500    7318 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                                         10000 R 
                                        latency                                 +1000   11000 R 
                                        uncertainty                              -500   10500 R 
------------------------------------------------------------------------------------------------
Timing slack :    3182ps 
Start-point  : logic_top_inst/u_sram_wrapper/DUT_ST_SPHDL_160x32_mem2011/CK
End-point    : ry_pad

(P) : Instance is preserved
