
cpu_4k.h,16956
#define __CPU_4K_H__93,3466
#define CPU_MIPS 95,3488
#define BIGENDIAN 96,3508
#define BITS_PER_UNIT 102,3623
#define WORDS_BIG_ENDIAN 103,3647
#define __word__ 104,3674
#define u_short 110,3774
#define u_char 111,3805
#define u_int 112,3834
#define u_long 113,3861
#define NULL 119,3938
#define	LEVEL1	123,3985
#define	LEVEL2	124,4002
#define	LEVEL3	125,4019
#define	LEVEL4	126,4036
#define	LEVEL5	127,4053
#define LEVEL6	128,4070
#define LEVEL7 129,4087
#define R4K_LEVEL_SHIFT	134,4178
#define ntohs(ntohs139,4237
#define htons(htons140,4258
#define ntohl(ntohl141,4279
#define htonl(htonl142,4300
#define	n2h(n2h153,4713
#define	h2n(h2n154,4733
#define	h2nl(h2nl155,4753
#define	n2hl(n2hl156,4774
#define h2big(h2big158,4796
#define h2bigl(h2bigl159,4818
#define h2lit(h2lit161,4841
#define h2litl(h2litl162,4878
#define lit2h(lit2h164,4909
#define lit2hl(lit2hl165,4946
#define PROCESSOR_NUM_REGS 167,4977
#define crashpoint	194,5544
typedef ulong PROCESSOR_STATUS_TYPE;PROCESSOR_STATUS_TYPE196,5570
#define PROCESSOR_STATUS_PAD 197,5607
typedef long leveltype;leveltype198,5638
typedef long jmp_buf[jmp_buf199,5662
typedef volatile ulong caller_t;caller_t201,5689
extern inline caller_t cpu_caller 203,5723
extern inline ulong *current_stack_pointer 216,6114
atomic_decrement(235,6601
atomic_increment(241,6662
atomic_decrement(253,6798
atomic_increment(276,7201
static inline boolean lock_semaphore 303,7632
static inline void unlock_semaphore 331,8356
ushort getshort_inline(340,8472
void putshort_inline(355,8752
ulong getlong_inline(366,8997
void putlong_inline(381,9283
void getlonglong_inline 392,9535
void putlonglong_inline(408,9974
#define GETSHORT(GETSHORT425,10393
#define PUTSHORT(PUTSHORT426,10437
#define GETLONG(GETLONG427,10494
#define PUTLONG(PUTLONG428,10536
#define GETLONGLONG(GETLONGLONG429,10591
#define PUTLONGLONG(PUTLONGLONG430,10654
#define	GET2WD(GET2WD436,10865
#define PUT2WD(PUT2WD437,10910
#define GLOBAL_INTERRUPT_BLOCK(GLOBAL_INTERRUPT_BLOCK454,11414
#define GLOBAL_INTERRUPT_UNBLOCK(GLOBAL_INTERRUPT_UNBLOCK457,11507
#define GLOBAL_INTERRUPT_BLOCK(GLOBAL_INTERRUPT_BLOCK465,11629
#define GLOBAL_INTERRUPT_UNBLOCK(GLOBAL_INTERRUPT_UNBLOCK483,12201
typedef unsigned long long u64;u64496,12566
move64 502,12660
union instr_r4k instr_r4k519,12941
struct r4k_config_t r4k_config_t560,13515
struct r4k_sreg_t r4k_sreg_t582,13943
struct r4k_pmask_t r4k_pmask_t610,14520
struct r4k_entryhi_t r4k_entryhi_t616,14620
struct r4k_entrylo_t r4k_entrylo_t622,14718
struct r4k_tlb_t r4k_tlb_t631,14872
#define adjustpointer(adjustpointer662,15660
#define R4K_K0BASE 667,15724
#define R4K_K0SIZE 668,15766
#define R4K_K1BASE 669,15808
#define R4K_K1SIZE 670,15850
#define R4K_KSBASE 671,15892
#define R4K_KSSIZE 672,15934
#define R4K_K3BASE 673,15976
#define R4K_K3SIZE 674,16018
#define R4K_KUBASE 675,16060
#define R4K_KUSIZE 676,16102
#define R4K_PHY_TO_KSEG1(R4K_PHY_TO_KSEG1678,16145
#define R4K_PHY_TO_KSEG0(R4K_PHY_TO_KSEG0679,16200
#define R4K_COLDRESET_VECTOR	681,16256
#define R4K_1MS_AT_100MHZ	690,16620
#define R4K_4MS_AT_100MHZ	691,16682
#define R4K_NS_PERIOD_AT_100MHZ	692,16745
#define R4K_1MS_AT_133MHZ 694,16810
#define R4K_4MS_AT_133MHZ 695,16889
#define R4K_NS_PERIOD_AT_133MHZ 696,16968
#define R4K_1MS_AT_150MHZ	698,17039
#define R4K_4MS_AT_150MHZ	699,17102
#define R4K_NS_PERIOD_AT_150MHZ	700,17165
#define R4K_1MS_AT_200MHZ	702,17230
#define R4K_4MS_AT_200MHZ	703,17293
#define R4K_NS_PERIOD_AT_200MHZ	704,17356
#define R4K_COUNT_PERIOD_NS	711,17528
#define R4K_CLOCK_1MS_INCR 712,17581
#define R4K_CLOCK_4MS_INCR 713,17629
#define R4K_COUNT_PERIOD_NS	720,17784
#define R4K_CLOCK_1MS_INCR	721,17833
#define R4K_CLOCK_4MS_INCR	722,17880
getcp0_count_inline 728,18001
#define R4K_USEC2COUNT(R4K_USEC2COUNT739,18186
#define R4K_COUNT2USEC(R4K_COUNT2USEC740,18253
#define USEC_TIMER_START(USEC_TIMER_START742,18323
#define USEC_GET_TIMESTAMP(USEC_GET_TIMESTAMP747,18469
#define USEC_AWAKE(USEC_AWAKE750,18546
#define USEC_CLOCK_OUTSIDE_INTERVAL(USEC_CLOCK_OUTSIDE_INTERVAL753,18629
#define USEC_ELAPSED_TIME(USEC_ELAPSED_TIME756,18744
#define USEC_TIMER_ADD_DELTA(USEC_TIMER_ADD_DELTA759,18833
typedef ulong usec_timestamp;usec_timestamp764,18952
#define R4K_SPEC_MASK 771,19051
#define R4K_REGIM_MASK 772,19087
#define R4K_COP0_C0MASK 773,19123
#define R4K_HI_ADDR_MASK 774,19159
#define OPCODE_LB	779,19275
#define OPCODE_LBU	780,19305
#define OPCODE_LHU 781,19336
#define OPCODE_LH 782,19372
#define OPCODE_LWU 783,19408
#define OPCODE_LW 784,19444
#define OPCODE_LWL	785,19480
#define OPCODE_LWR	786,19511
#define OPCODE_LD	787,19542
#define OPCODE_LDL	788,19572
#define OPCODE_LDR	789,19603
#define OPCODE_SH 791,19635
#define OPCODE_SW 792,19671
#define OPCODE_SPECIAL 794,19708
#define OPCODE_JALR 795,19744
#define OPCODE_JR 796,19780
#define OPCODE_REGIMM 798,19817
#define OPCODE_BGEZ 799,19853
#define OPCODE_BGEZAL 800,19889
#define OPCODE_BLTZ 801,19925
#define OPCODE_BLTZAL 802,19961
#define OPCODE_BGEZL 803,19997
#define OPCODE_BGEZALL 804,20033
#define OPCODE_BLTZL 805,20069
#define OPCODE_BLTZALL 806,20105
#define OPCODE_J 808,20142
#define OPCODE_JAL 809,20178
#define OPCODE_BEQ 810,20214
#define OPCODE_BGTZ 811,20250
#define OPCODE_BLEZ 812,20286
#define OPCODE_BNE 813,20322
#define OPCODE_BEQL 814,20358
#define OPCODE_BGTZL 815,20394
#define OPCODE_BLEZL 816,20430
#define OPCODE_BNEL 817,20466
#define OPCODE_JR_RA 822,20559
#define OPCODE_ADDIU 823,20601
#define R4K_ICACHE_LINES 830,20684
#define R4K_ILINE_SHIFT 831,20753
#define R4K_ICACHE_SIZE 832,20822
#define R4K_DCACHE_LINES 834,20892
#define R4K_DLINE_SHIFT 835,20961
#define R4K_DCACHE_SIZE 836,21030
#define R4K_ICACHE_LINES 840,21122
#define R4K_ILINE_SHIFT 841,21191
#define R4K_ICACHE_SIZE 842,21260
#define R4K_DCACHE_LINES 844,21330
#define R4K_DLINE_SHIFT 845,21399
#define R4K_DCACHE_SIZE 846,21468
#define MAX_TLB_ENTRIES 850,21561
#define TLB_LO_PFNMASK 855,21637
#define TLB_LO_CMASK 856,21680
#define TLB_LO_DMASK 857,21723
#define TLB_LO_VMASK 858,21766
#define TLB_LO_GMASK 859,21809
#define TLB_LO_PFNSHIFT 861,21853
#define TLB_LO_CSHIFT 862,21887
#define TLB_LO_DSHIFT 863,21921
#define TLB_LO_VSHIFT 864,21955
#define TLB_LO_GSHIFT 865,21989
#define TLB_CACHE_WT 867,22024
#define TLB_CACHE_WTWA 868,22094
#define TLB_UNCACHED 869,22170
#define TLB_CACHE_NONCOHERENT 870,22204
#define TLB_CACHE_COH_EXCL 871,22238
#define TLB_CACHE_EXCL_WRITE 872,22311
#define TLB_CACHE_UPDATE_WRITE 873,22384
#define TLB_HI_VPN2MASK 878,22488
#define TLB_HI_ASIDMASK 879,22531
#define TLB_MAX_ASID 880,22574
#define TLB_HI_VPN2SHIFT 882,22612
#define TLB_HI_ASIDSHIFT 883,22647
#define TLB_PAGE_MASK 888,22714
#define TLB_PAGE_SHIFT 889,22757
#define TLB_PAGESIZE_4K 891,22793
#define TLB_PAGESIZE_16K 892,22831
#define TLB_PAGESIZE_64K 893,22869
#define TLB_PAGESIZE_256K 894,22907
#define TLB_PAGESIZE_1M 895,22945
#define TLB_PAGESIZE_4M 896,22983
#define TLB_PAGESIZE_16M 897,23021
#define TLB_4K_SHIFT 899,23060
#define TLB_16K_SHIFT 900,23094
#define TLB_64K_SHIFT 901,23128
#define TLB_256K_SHIFT 902,23162
#define TLB_1M_SHIFT 903,23196
#define TLB_4M_SHIFT 904,23230
#define TLB_16M_SHIFT 905,23265
#define TLB_RW 907,23301
#define TLB_RO 908,23335
#define TLB_VALID 909,23369
#define TLB_INVALID 910,23403
#define TLB_GLOBAL 911,23437
#define TLB_ASID 912,23471
#define TLB_INX_INXDEXMASK 918,23540
#define TLB_INX_PROBEMASK 919,23587
#define TLB_INX_INDEXSHIFT 921,23635
#define TLB_INX_PROBESHIFT 922,23673
#define TLB_RANDOM_MASK 927,23747
#define TLB_RANDOM_SHIFT 928,23794
#define TLB_WIRED_MASK 933,23866
#define TLB_WIRED_SHIFT 934,23913
#define TLB_CTXT_BASEPTE_MASK 939,23987
#define TLB_CTXT_BADVPN2_MASK 940,24034
#define TLB_CTXT_BASEPTE_SHIFT 942,24082
#define TLB_CTXT_BADVPN2_SHIFT 943,24121
#define SREG_CU1 948,24190
#define SREG_CU0 949,24237
#define SREG_BEV 950,24284
#define SREG_TS 951,24331
#define SREG_SR 952,24378
#define SREG_CH 953,24425
#define SREG_CE 954,24472
#define SREG_DE 955,24519
#define SREG_RP 956,24566
#define SREG_FR 957,24613
#define SREG_RE 958,24660
#define SREG_KX 959,24707
#define SREG_SX 960,24754
#define SREG_UX 961,24801
#define SREG_KSU 962,24848
#define SREG_ERL 963,24895
#define SREG_EXL 964,24942
#define SREG_IE 965,24989
#define SREG_IMASK8 966,25036
#define SREG_IMASK7 967,25083
#define SREG_IMASK6 968,25130
#define SREG_IMASK5 969,25177
#define SREG_IMASK4 970,25224
#define SREG_IMASK3 971,25271
#define SREG_IMASK2 972,25318
#define SREG_IMASK1 973,25365
#define SREG_IMASK0 974,25412
#define SREG_DS_MASK 976,25460
#define SREG_CU_MASK 977,25507
#define SREG_IMASK 978,25554
#define SREG_CU_SHIFT 980,25602
#define SREG_DS_SHIFT 981,25641
#define SREG_IMASK_SHIFT 982,25680
#define CAUSE_BD_SLOT 987,25748
#define CAUSE_MASK 989,25796
#define CAUSE_CEMASK 990,25843
#define CAUSE_IMASK 991,25890
#define CAUSE_SHIFT 993,25938
#define CAUSE_CESHIFT 994,25976
#define CAUSE_ISHIFT 995,26015
#define CAUSE_INTERRUPT 997,26054
#define CAUSE_TLB_MOD 998,26092
#define CAUSE_TLB_LOAD 999,26130
#define CAUSE_TLB_SAVE 1000,26168
#define CAUSE_ADDR_LOAD 1001,26206
#define CAUSE_ADDR_SAVE 1002,26244
#define CAUSE_BUS_INSTR 1003,26282
#define CAUSE_BUS_DATA 1004,26320
#define CAUSE_SYSCALL 1005,26358
#define CAUSE_BP 1006,26396
#define CAUSE_ILLOP 1007,26434
#define CAUSE_CP_UNUSABLE 1008,26473
#define CAUSE_OVFLW 1009,26512
#define CAUSE_TRAP 1010,26551
#define CAUSE_VIRT_COHERENCY_INSTR 1011,26590
#define CAUSE_FPE 1012,26629
#define CAUSE_WATCH 1013,26668
#define CAUSE_VIRT_COHERENCY_DATA 1014,26707
#define CAUSE_IBIT7 1016,26747
#define CAUSE_IBIT6 1017,26794
#define CAUSE_IBIT5 1018,26841
#define CAUSE_IBIT4 1019,26888
#define CAUSE_IBIT3 1020,26935
#define CAUSE_IBIT2 1021,26982
#define CAUSE_IBIT1 1022,27029
#define CAUSE_IBIT0 1023,27076
#define CAUSE_IP01_MASK 1025,27124
#define CAUSE_IP3456	1026,27179
#define CAUSE_IP23456	1027,27255
#define CONFIG_MASTER_CHECKER 1032,27340
#define CONFIG_SYS_CLOCK 1033,27387
#define CONFIG_PATTERN 1034,27434
#define CONFIG_CACHE2_BLOCKSIZE 1035,27481
#define CONFIG_CACHE2_SPLIT 1036,27528
#define CONFIG_CACHE2_WIDTH 1037,27575
#define CONFIG_SYSPORT_WIDTH 1038,27622
#define CONFIG_CACHE2_PRESENT 1039,27669
#define CONFIG_DIRTY_SHARED 1040,27716
#define CONFIG_BIG_INDIAN 1041,27763
#define CONFIG_ECC_MODE 1042,27810
#define CONFIG_BLOCK_ORDER 1043,27857
#define CONFIG_ICACHE_SIZE 1044,27904
#define CONFIG_DCACHE_SIZE 1045,27951
#define CONFIG_ICACHE_BLOCK 1046,27998
#define CONFIG_DCACHE_LINE 1047,28045
#define CONFIG_CACHE2_CU 1048,28092
#define CONFIG_KSEG0_COHERENCY 1049,28139
#define CONFIG_MASTER_CHECKER_SHIFT 1051,28187
#define CONFIG_SYS_CLOCK_SHIFT 1052,28234
#define CONFIG_PATTERN_SHIFT 1053,28281
#define CONFIG_CACHE2_BLOCKSIZE_SHIFT 1054,28328
#define CONFIG_CACHE2_SPLIT_SHIFT 1055,28375
#define CONFIG_CACHE2_WIDTH_SHIFT 1056,28422
#define CONFIG_SYSPORT_WIDTH_SHIFT 1057,28469
#define CONFIG_CACHE2_PRESENT_SHIFT 1058,28516
#define CONFIG_DIRTY_SHARED_SHIFT 1059,28563
#define CONFIG_BIG_INDIAN_SHIFT 1060,28610
#define CONFIG_ECC_MODE_SHIFT 1061,28657
#define CONFIG_BLOCK_ORDER_SHIFT 1062,28704
#define CONFIG_ICACHE_SIZE_SHIFT 1063,28751
#define CONFIG_DCACHE_SIZE_SHIFT 1064,28797
#define CONFIG_ICACHE_BLOCK_SHIFT 1065,28843
#define CONFIG_DCACHE_LINE_SHIFT 1066,28889
#define CONFIG_CACHE2_CU_SHIFT 1067,28935
#define CONFIG_KSEG0_COHERENCY_SHIFT 1068,28981
#define PRID_IMP 1073,29056
#define PRID_REV 1074,29103
#define PRID_IMP_SHIFT 1076,29151
#define PRID_REV_SHIFT 1077,29189
#define WATCH_PADDR0 1082,29264
#define WATCH_PADDR1 1083,29311
#define WATCH_READ 1084,29358
#define WATCH_WRITE 1085,29405
#define WATCH_PADDR0_SHIFT 1087,29453
#define WATCH_PADDR1_SHIFT 1088,29491
#define WATCH_READ_SHIFT 1089,29529
#define WATCH_WRITE_SHIFT 1090,29567
#define ECC_MASK 1095,29633
#define CACHE_ERR_ER 1100,29716
#define CACHE_ERR_EC 1101,29763
#define CACHE_ERR_ED 1102,29810
#define CACHE_ERR_ET 1103,29857
#define CACHE_ERR_ES 1104,29904
#define CACHE_ERR_EE 1105,29951
#define CACHE_ERR_EB 1106,29998
#define CACHE_ERR_EI 1107,30045
#define CACHE_ERR_SLDX 1108,30092
#define CACHE_ERR_PLDX 1109,30139
#define CACHE_ERR_ER_SHIFT 1111,30187
#define CACHE_ERR_EC_SHIFT 1112,30226
#define CACHE_ERR_ED_SHIFT 1113,30265
#define CACHE_ERR_ET_SHIFT 1114,30304
#define CACHE_ERR_ES_SHIFT 1115,30343
#define CACHE_ERR_EE_SHIFT 1116,30382
#define CACHE_ERR_EB_SHIFT 1117,30421
#define CACHE_ERR_EI_SHIFT 1118,30460
#define CACHE_ERR_SLDX_SHIFT 1119,30499
#define CACHE_ERR_PLDX_SHIFT 1120,30538
#define TAGLO_PTAGLO 1125,30608
#define TAGLO_PSTATE 1126,30655
#define TAGLO_PARITY 1127,30702
#define TAGLO_PTAGLO_SHIFT 1129,30750
#define TAGLO_PSTATE_SHIFT 1130,30788
#define TAGLO_PARITY_SHIFT 1131,30826
#define CONFIG_EC_MASK	1136,30902
#define CONFIG_EC_DIV2	1137,30941
#define CONFIG_EC_DIV3	1138,30980
#define CONFIG_EC_DIV4	1139,31019
#define CONFIG_EC_DIV5	1140,31058
#define CONFIG_EC_DIV6	1141,31097
#define CONFIG_EC_DIV7	1142,31136
#define CONFIG_EC_DIV8	1143,31175
#define R4K_RA_REG	1152,31455
#define R4K_SP_REG	1153,31502
#define R4K_V0_REG	1154,31549
#define zero 1158,31615
#define AT 1159,31677
#define v0 1161,31740
#define v1 1162,31802
#define a0 1164,31822
#define a1 1165,31884
#define a2 1166,31903
#define a3 1167,31922
#define t0 1169,31942
#define t1 1170,32004
#define t2 1171,32066
#define t3 1172,32086
#define t4 1173,32106
#define t5 1174,32127
#define t6 1175,32147
#define t7 1176,32167
#define t8 1177,32187
#define t9 1178,32207
#define s0 1180,32228
#define s1 1181,32290
#define s2 1182,32310
#define s3 1183,32330
#define s4 1184,32350
#define s5 1185,32370
#define s6 1186,32390
#define s7 1187,32410
#define s8 1188,32430
#define k0 1190,32451
#define k1 1191,32513
#define gp 1193,32534
#define sp 1194,32596
#define ra 1195,32658
#define r0	1200,32756
#define r1	1201,32770
#define r2	1202,32784
#define r3	1203,32798
#define r4	1204,32812
#define r5	1205,32826
#define r6	1206,32840
#define r7	1207,32854
#define r8	1208,32868
#define r9	1209,32882
#define r10	1210,32896
#define r11	1211,32912
#define r12	1212,32928
#define r13	1213,32944
#define r14	1215,32961
#define r15	1216,32977
#define r16	1217,32993
#define r17	1218,33009
#define r18	1219,33025
#define r19	1220,33041
#define r20	1221,33057
#define r21	1222,33073
#define r22	1223,33089
#define r23	1224,33105
#define r24	1225,33121
#define r25	1226,33137
#define r26	1227,33153
#define r27	1228,33169
#define r28	1229,33185
#define r29	1230,33201
#define r30	1231,33217
#define r31	1232,33233
#define FPU_R0	1237,33290
#define FPU_R1	1238,33309
#define FPU_R2	1239,33328
#define FPU_R3	1240,33347
#define FPU_R4	1241,33366
#define FPU_R5	1242,33385
#define FPU_R6	1243,33404
#define FPU_R7	1244,33423
#define FPU_R8	1245,33442
#define FPU_R9	1246,33461
#define FPU_R10	1247,33480
#define FPU_R11	1248,33501
#define FPU_R12	1249,33522
#define FPU_R13	1250,33543
#define FPU_R14	1251,33564
#define FPU_R15	1252,33585
#define FPU_R16	1253,33606
#define FPU_R17	1254,33627
#define FPU_R18	1255,33648
#define FPU_R19	1256,33669
#define FPU_R20	1257,33690
#define FPU_R21	1258,33711
#define FPU_R22	1259,33732
#define FPU_R23	1260,33753
#define FPU_R24	1261,33774
#define FPU_R25	1262,33795
#define FPU_R26	1263,33816
#define FPU_R27	1264,33837
#define FPU_R28	1265,33858
#define FPU_R29	1266,33879
#define FPU_R30	1267,33900
#define FPU_R31	1268,33921
#define CP0_INDEX 1273,33978
#define CP0_RANDOM 1274,34042
#define CP0_TLB_LO_0 1275,34106
#define CP0_TLB_LO_1 1276,34170
#define CP0_CONTEXT 1277,34234
#define CP0_PAGEMASK 1278,34298
#define CP0_WIRED 1279,34362
#define CP0_BADVADDR 1280,34426
#define CP0_COUNT 1281,34490
#define CP0_TLB_HI 1282,34554
#define CP0_COMPARE 1283,34618
#define CP0_SREG 1284,34682
#define CP0_CAUSE 1285,34746
#define CP0_EPC 1286,34810
#define CP0_PRID 1287,34874
#define CP0_CONFIG 1288,34938
#define CP0_LLADDR 1289,35002
#define CP0_WATCHLO 1290,35066
#define CP0_WATCHHI 1291,35130
#define CP0_XCONTEXT 1292,35194
#define CP0_ECC 1293,35258
#define CP0_CACHERR 1294,35322
#define CP0_TAGLO 1295,35386
#define CP0_TAGHI 1296,35450
#define CP0_ERR_EPC 1297,35514
#define FRAME(FRAME1305,35759
#define ENDFRAME(ENDFRAME1311,36067
static inline leveltype disable_interrupts 1334,36916
static inline void enable_interrupts 1364,37956
typedef enum stack_size_t_ stack_size_t_1398,39003
} stack_size_t;stack_size_t1404,39241
#define STACK_SIZE_SCALE 1414,39674
