Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Tue Nov 24 03:22:26 2020
| Host         : RaZeragon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.567        0.000                      0                   82        0.181        0.000                      0                   82        3.000        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       20.567        0.000                      0                   82        0.181        0.000                      0                   82       12.000        0.000                       0                    51  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.567ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.126ns (29.627%)  route 2.675ns (70.373%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 23.576 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.717    -0.823    vga_driver/CLK
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.518    -0.305 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=10, routed)          1.183     0.878    vga_driver/v_cnt_reg[5]
    SLICE_X87Y147        LUT2 (Prop_lut2_I1_O)        0.152     1.030 r  vga_driver/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.298     1.328    vga_driver/v_cnt[10]_i_7_n_0
    SLICE_X88Y147        LUT6 (Prop_lut6_I4_O)        0.332     1.660 r  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.494     2.154    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X88Y147        LUT6 (Prop_lut6_I1_O)        0.124     2.278 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.699     2.978    vga_driver/v_cnt0
    SLICE_X88Y147        FDRE                                         r  vga_driver/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.597    23.576    vga_driver/CLK
    SLICE_X88Y147        FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism              0.576    24.152    
                         clock uncertainty           -0.084    24.068    
    SLICE_X88Y147        FDRE (Setup_fdre_C_R)       -0.524    23.544    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         23.544    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                 20.567    

Slack (MET) :             20.621ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.126ns (29.858%)  route 2.645ns (70.142%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 23.576 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.717    -0.823    vga_driver/CLK
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.518    -0.305 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=10, routed)          1.183     0.878    vga_driver/v_cnt_reg[5]
    SLICE_X87Y147        LUT2 (Prop_lut2_I1_O)        0.152     1.030 r  vga_driver/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.298     1.328    vga_driver/v_cnt[10]_i_7_n_0
    SLICE_X88Y147        LUT6 (Prop_lut6_I4_O)        0.332     1.660 r  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.494     2.154    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X88Y147        LUT6 (Prop_lut6_I1_O)        0.124     2.278 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.670     2.948    vga_driver/v_cnt0
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.597    23.576    vga_driver/CLK
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.601    24.177    
                         clock uncertainty           -0.084    24.093    
    SLICE_X88Y148        FDRE (Setup_fdre_C_R)       -0.524    23.569    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         23.569    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                 20.621    

Slack (MET) :             20.621ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.126ns (29.858%)  route 2.645ns (70.142%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 23.576 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.717    -0.823    vga_driver/CLK
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.518    -0.305 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=10, routed)          1.183     0.878    vga_driver/v_cnt_reg[5]
    SLICE_X87Y147        LUT2 (Prop_lut2_I1_O)        0.152     1.030 r  vga_driver/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.298     1.328    vga_driver/v_cnt[10]_i_7_n_0
    SLICE_X88Y147        LUT6 (Prop_lut6_I4_O)        0.332     1.660 r  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.494     2.154    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X88Y147        LUT6 (Prop_lut6_I1_O)        0.124     2.278 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.670     2.948    vga_driver/v_cnt0
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.597    23.576    vga_driver/CLK
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.601    24.177    
                         clock uncertainty           -0.084    24.093    
    SLICE_X88Y148        FDRE (Setup_fdre_C_R)       -0.524    23.569    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         23.569    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                 20.621    

Slack (MET) :             20.621ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.126ns (29.858%)  route 2.645ns (70.142%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 23.576 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.717    -0.823    vga_driver/CLK
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.518    -0.305 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=10, routed)          1.183     0.878    vga_driver/v_cnt_reg[5]
    SLICE_X87Y147        LUT2 (Prop_lut2_I1_O)        0.152     1.030 r  vga_driver/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.298     1.328    vga_driver/v_cnt[10]_i_7_n_0
    SLICE_X88Y147        LUT6 (Prop_lut6_I4_O)        0.332     1.660 r  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.494     2.154    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X88Y147        LUT6 (Prop_lut6_I1_O)        0.124     2.278 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.670     2.948    vga_driver/v_cnt0
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.597    23.576    vga_driver/CLK
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.601    24.177    
                         clock uncertainty           -0.084    24.093    
    SLICE_X88Y148        FDRE (Setup_fdre_C_R)       -0.524    23.569    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         23.569    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                 20.621    

Slack (MET) :             20.621ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.126ns (29.858%)  route 2.645ns (70.142%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 23.576 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.717    -0.823    vga_driver/CLK
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.518    -0.305 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=10, routed)          1.183     0.878    vga_driver/v_cnt_reg[5]
    SLICE_X87Y147        LUT2 (Prop_lut2_I1_O)        0.152     1.030 r  vga_driver/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.298     1.328    vga_driver/v_cnt[10]_i_7_n_0
    SLICE_X88Y147        LUT6 (Prop_lut6_I4_O)        0.332     1.660 r  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.494     2.154    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X88Y147        LUT6 (Prop_lut6_I1_O)        0.124     2.278 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.670     2.948    vga_driver/v_cnt0
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.597    23.576    vga_driver/CLK
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.601    24.177    
                         clock uncertainty           -0.084    24.093    
    SLICE_X88Y148        FDRE (Setup_fdre_C_R)       -0.524    23.569    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         23.569    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                 20.621    

Slack (MET) :             20.648ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.058ns (25.123%)  route 3.153ns (74.877%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.717    -0.823    vga_driver/CLK
    SLICE_X87Y147        FDRE                                         r  vga_driver/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y147        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  vga_driver/pixel_row_reg[7]/Q
                         net (fo=4, routed)           1.108     0.741    vga_driver/S_pixel_row[7]
    SLICE_X86Y147        LUT5 (Prop_lut5_I3_O)        0.152     0.893 f  vga_driver/red_out_i_15/O
                         net (fo=1, routed)           0.727     1.620    vga_driver/red_out_i_15_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I1_O)        0.326     1.946 r  vga_driver/red_out_i_4/O
                         net (fo=1, routed)           0.797     2.743    vga_driver/red_out_i_4_n_0
    SLICE_X87Y145        LUT6 (Prop_lut6_I2_O)        0.124     2.867 r  vga_driver/red_out_i_1/O
                         net (fo=3, routed)           0.521     3.388    vga_driver/red_out0
    SLICE_X88Y145        FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.596    23.575    vga_driver/CLK
    SLICE_X88Y145        FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.576    24.151    
                         clock uncertainty           -0.084    24.067    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.031    24.036    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                         24.036    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                 20.648    

Slack (MET) :             20.651ns  (required time - arrival time)
  Source:                 vga_driver/pixel_row_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/red_out_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.058ns (25.123%)  route 3.153ns (74.877%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 23.575 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.717    -0.823    vga_driver/CLK
    SLICE_X87Y147        FDRE                                         r  vga_driver/pixel_row_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y147        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  vga_driver/pixel_row_reg[7]/Q
                         net (fo=4, routed)           1.108     0.741    vga_driver/S_pixel_row[7]
    SLICE_X86Y147        LUT5 (Prop_lut5_I3_O)        0.152     0.893 f  vga_driver/red_out_i_15/O
                         net (fo=1, routed)           0.727     1.620    vga_driver/red_out_i_15_n_0
    SLICE_X87Y146        LUT6 (Prop_lut6_I1_O)        0.326     1.946 r  vga_driver/red_out_i_4/O
                         net (fo=1, routed)           0.797     2.743    vga_driver/red_out_i_4_n_0
    SLICE_X87Y145        LUT6 (Prop_lut6_I2_O)        0.124     2.867 r  vga_driver/red_out_i_1/O
                         net (fo=3, routed)           0.521     3.388    vga_driver/red_out0
    SLICE_X88Y145        FDRE                                         r  vga_driver/red_out_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.596    23.575    vga_driver/CLK
    SLICE_X88Y145        FDRE                                         r  vga_driver/red_out_reg_lopt_replica_2/C
                         clock pessimism              0.576    24.151    
                         clock uncertainty           -0.084    24.067    
    SLICE_X88Y145        FDRE (Setup_fdre_C_D)       -0.028    24.039    vga_driver/red_out_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         24.039    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                 20.651    

Slack (MET) :             20.662ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.126ns (29.627%)  route 2.675ns (70.373%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 23.576 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.717    -0.823    vga_driver/CLK
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.518    -0.305 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=10, routed)          1.183     0.878    vga_driver/v_cnt_reg[5]
    SLICE_X87Y147        LUT2 (Prop_lut2_I1_O)        0.152     1.030 r  vga_driver/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.298     1.328    vga_driver/v_cnt[10]_i_7_n_0
    SLICE_X88Y147        LUT6 (Prop_lut6_I4_O)        0.332     1.660 r  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.494     2.154    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X88Y147        LUT6 (Prop_lut6_I1_O)        0.124     2.278 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.699     2.978    vga_driver/v_cnt0
    SLICE_X89Y147        FDRE                                         r  vga_driver/v_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.597    23.576    vga_driver/CLK
    SLICE_X89Y147        FDRE                                         r  vga_driver/v_cnt_reg[0]/C
                         clock pessimism              0.576    24.152    
                         clock uncertainty           -0.084    24.068    
    SLICE_X89Y147        FDRE (Setup_fdre_C_R)       -0.429    23.639    vga_driver/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         23.639    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                 20.662    

Slack (MET) :             20.662ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.126ns (29.627%)  route 2.675ns (70.373%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 23.576 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.717    -0.823    vga_driver/CLK
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.518    -0.305 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=10, routed)          1.183     0.878    vga_driver/v_cnt_reg[5]
    SLICE_X87Y147        LUT2 (Prop_lut2_I1_O)        0.152     1.030 r  vga_driver/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.298     1.328    vga_driver/v_cnt[10]_i_7_n_0
    SLICE_X88Y147        LUT6 (Prop_lut6_I4_O)        0.332     1.660 r  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.494     2.154    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X88Y147        LUT6 (Prop_lut6_I1_O)        0.124     2.278 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.699     2.978    vga_driver/v_cnt0
    SLICE_X89Y147        FDRE                                         r  vga_driver/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.597    23.576    vga_driver/CLK
    SLICE_X89Y147        FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.576    24.152    
                         clock uncertainty           -0.084    24.068    
    SLICE_X89Y147        FDRE (Setup_fdre_C_R)       -0.429    23.639    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         23.639    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                 20.662    

Slack (MET) :             20.662ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.126ns (29.627%)  route 2.675ns (70.373%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 23.576 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.717    -0.823    vga_driver/CLK
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.518    -0.305 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=10, routed)          1.183     0.878    vga_driver/v_cnt_reg[5]
    SLICE_X87Y147        LUT2 (Prop_lut2_I1_O)        0.152     1.030 r  vga_driver/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.298     1.328    vga_driver/v_cnt[10]_i_7_n_0
    SLICE_X88Y147        LUT6 (Prop_lut6_I4_O)        0.332     1.660 r  vga_driver/v_cnt[10]_i_4/O
                         net (fo=1, routed)           0.494     2.154    vga_driver/v_cnt[10]_i_4_n_0
    SLICE_X88Y147        LUT6 (Prop_lut6_I1_O)        0.124     2.278 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=11, routed)          0.699     2.978    vga_driver/v_cnt0
    SLICE_X89Y147        FDRE                                         r  vga_driver/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.597    23.576    vga_driver/CLK
    SLICE_X89Y147        FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.576    24.152    
                         clock uncertainty           -0.084    24.068    
    SLICE_X89Y147        FDRE (Setup_fdre_C_R)       -0.429    23.639    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         23.639    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                 20.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.408%)  route 0.132ns (41.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.602    -0.562    vga_driver/CLK
    SLICE_X87Y148        FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=9, routed)           0.132    -0.289    vga_driver/v_cnt_reg[6]
    SLICE_X88Y148        LUT6 (Prop_lut6_I2_O)        0.045    -0.244 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    vga_driver/plusOp__0[9]
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.873    -0.799    vga_driver/CLK
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.253    -0.546    
    SLICE_X88Y148        FDRE (Hold_fdre_C_D)         0.121    -0.425    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.431%)  route 0.144ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.602    -0.562    vga_driver/CLK
    SLICE_X89Y147        FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=9, routed)           0.144    -0.278    vga_driver/v_cnt_reg[2]
    SLICE_X88Y148        LUT6 (Prop_lut6_I2_O)        0.045    -0.233 r  vga_driver/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_driver/plusOp__0[5]
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.873    -0.799    vga_driver/CLK
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.253    -0.546    
    SLICE_X88Y148        FDRE (Hold_fdre_C_D)         0.121    -0.425    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/pixel_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.453%)  route 0.133ns (48.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.602    -0.562    vga_driver/CLK
    SLICE_X89Y147        FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=10, routed)          0.133    -0.288    vga_driver/v_cnt_reg[0]
    SLICE_X88Y146        FDRE                                         r  vga_driver/pixel_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.872    -0.800    vga_driver/CLK
    SLICE_X88Y146        FDRE                                         r  vga_driver/pixel_row_reg[0]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X88Y146        FDRE (Hold_fdre_C_D)         0.059    -0.488    vga_driver/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/pixel_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.356%)  route 0.151ns (51.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.601    -0.563    vga_driver/CLK
    SLICE_X87Y143        FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           0.151    -0.272    vga_driver/h_cnt_reg[9]
    SLICE_X86Y145        FDRE                                         r  vga_driver/pixel_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.872    -0.800    vga_driver/CLK
    SLICE_X86Y145        FDRE                                         r  vga_driver/pixel_col_reg[9]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X86Y145        FDRE (Hold_fdre_C_D)         0.066    -0.481    vga_driver/pixel_col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/pixel_row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.462%)  route 0.132ns (44.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.602    -0.562    vga_driver/CLK
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=6, routed)           0.132    -0.266    vga_driver/v_cnt_reg[9]
    SLICE_X86Y147        FDRE                                         r  vga_driver/pixel_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.873    -0.799    vga_driver/CLK
    SLICE_X86Y147        FDRE                                         r  vga_driver/pixel_row_reg[9]/C
                         clock pessimism              0.253    -0.546    
    SLICE_X86Y147        FDRE (Hold_fdre_C_D)         0.070    -0.476    vga_driver/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/pixel_col_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.614%)  route 0.161ns (53.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.601    -0.563    vga_driver/CLK
    SLICE_X87Y143        FDRE                                         r  vga_driver/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  vga_driver/h_cnt_reg[7]/Q
                         net (fo=10, routed)          0.161    -0.261    vga_driver/h_cnt_reg[7]
    SLICE_X87Y144        FDRE                                         r  vga_driver/pixel_col_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.872    -0.800    vga_driver/CLK
    SLICE_X87Y144        FDRE                                         r  vga_driver/pixel_col_reg[7]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X87Y144        FDRE (Hold_fdre_C_D)         0.072    -0.475    vga_driver/pixel_col_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.994%)  route 0.151ns (42.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.602    -0.562    vga_driver/CLK
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=6, routed)           0.151    -0.247    vga_driver/v_cnt_reg[9]
    SLICE_X88Y147        LUT4 (Prop_lut4_I3_O)        0.045    -0.202 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.000    -0.202    vga_driver/plusOp__0[10]
    SLICE_X88Y147        FDRE                                         r  vga_driver/v_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.873    -0.799    vga_driver/CLK
    SLICE_X88Y147        FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism              0.253    -0.546    
    SLICE_X88Y147        FDRE (Hold_fdre_C_D)         0.120    -0.426    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.295%)  route 0.177ns (48.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.602    -0.562    vga_driver/CLK
    SLICE_X89Y147        FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y147        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=9, routed)           0.177    -0.245    vga_driver/v_cnt_reg[2]
    SLICE_X88Y148        LUT5 (Prop_lut5_I1_O)        0.045    -0.200 r  vga_driver/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    vga_driver/plusOp__0[4]
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.873    -0.799    vga_driver/CLK
    SLICE_X88Y148        FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.253    -0.546    
    SLICE_X88Y148        FDRE (Hold_fdre_C_D)         0.120    -0.426    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/pixel_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.767%)  route 0.174ns (55.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.601    -0.563    vga_driver/CLK
    SLICE_X86Y143        FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y143        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=10, routed)          0.174    -0.248    vga_driver/h_cnt_reg[6]
    SLICE_X86Y144        FDRE                                         r  vga_driver/pixel_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.872    -0.800    vga_driver/CLK
    SLICE_X86Y144        FDRE                                         r  vga_driver/pixel_col_reg[6]/C
                         clock pessimism              0.253    -0.547    
    SLICE_X86Y144        FDRE (Hold_fdre_C_D)         0.072    -0.475    vga_driver/pixel_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_driver/pixel_row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.189%)  route 0.150ns (47.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.602    -0.562    vga_driver/CLK
    SLICE_X88Y147        FDRE                                         r  vga_driver/v_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  vga_driver/v_cnt_reg[10]/Q
                         net (fo=5, routed)           0.150    -0.248    vga_driver/v_cnt_reg[10]
    SLICE_X86Y147        FDRE                                         r  vga_driver/pixel_row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.873    -0.799    vga_driver/CLK
    SLICE_X86Y147        FDRE                                         r  vga_driver/pixel_row_reg[10]/C
                         clock pessimism              0.253    -0.546    
    SLICE_X86Y147        FDRE (Hold_fdre_C_D)         0.070    -0.476    vga_driver/pixel_row_reg[10]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X86Y142    vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X87Y143    vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X86Y142    vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X86Y143    vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X86Y142    vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X86Y143    vga_driver/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X86Y142    vga_driver/h_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X86Y143    vga_driver/h_cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y142    vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X87Y143    vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y142    vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y143    vga_driver/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y142    vga_driver/h_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y143    vga_driver/h_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y142    vga_driver/h_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y143    vga_driver/h_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X87Y143    vga_driver/h_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X87Y143    vga_driver/h_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y142    vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X87Y143    vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y142    vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y143    vga_driver/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y142    vga_driver/h_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y143    vga_driver/h_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y142    vga_driver/h_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y143    vga_driver/h_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X87Y143    vga_driver/h_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X87Y143    vga_driver/h_cnt_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



