#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed May 26 16:30:08 2021
# Process ID: 29184
# Current directory: /home/jose/Xilinx/Vivado-Projects/Cora_Z710_NAND_gate/Cora_Z710_NAND_gate.runs/design_1_and_gate_0_0_synth_1
# Command line: vivado -log design_1_and_gate_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_and_gate_0_0.tcl
# Log file: /home/jose/Xilinx/Vivado-Projects/Cora_Z710_NAND_gate/Cora_Z710_NAND_gate.runs/design_1_and_gate_0_0_synth_1/design_1_and_gate_0_0.vds
# Journal file: /home/jose/Xilinx/Vivado-Projects/Cora_Z710_NAND_gate/Cora_Z710_NAND_gate.runs/design_1_and_gate_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_and_gate_0_0.tcl -notrace
Command: synth_design -top design_1_and_gate_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_and_gate_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29310 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1896.254 ; gain = 201.715 ; free physical = 583 ; free virtual = 4362
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_and_gate_0_0' [/home/jose/Xilinx/Vivado-Projects/Cora_Z710_NAND_gate/Cora_Z710_NAND_gate.srcs/sources_1/bd/design_1/ip/design_1_and_gate_0_0/synth/design_1_and_gate_0_0.vhd:64]
INFO: [Synth 8-3491] module 'and_gate' declared at '/home/jose/Xilinx/Vivado-Projects/Cora_Z710_NAND_gate/Cora_Z710_NAND_gate.srcs/sources_1/new/and_gate.v:4' bound to instance 'U0' of component 'and_gate' [/home/jose/Xilinx/Vivado-Projects/Cora_Z710_NAND_gate/Cora_Z710_NAND_gate.srcs/sources_1/bd/design_1/ip/design_1_and_gate_0_0/synth/design_1_and_gate_0_0.vhd:83]
INFO: [Synth 8-6157] synthesizing module 'and_gate' [/home/jose/Xilinx/Vivado-Projects/Cora_Z710_NAND_gate/Cora_Z710_NAND_gate.srcs/sources_1/new/and_gate.v:4]
INFO: [Synth 8-6155] done synthesizing module 'and_gate' (1#1) [/home/jose/Xilinx/Vivado-Projects/Cora_Z710_NAND_gate/Cora_Z710_NAND_gate.srcs/sources_1/new/and_gate.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_and_gate_0_0' (2#1) [/home/jose/Xilinx/Vivado-Projects/Cora_Z710_NAND_gate/Cora_Z710_NAND_gate.srcs/sources_1/bd/design_1/ip/design_1_and_gate_0_0/synth/design_1_and_gate_0_0.vhd:64]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1959.973 ; gain = 265.434 ; free physical = 331 ; free virtual = 4128
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1959.973 ; gain = 265.434 ; free physical = 688 ; free virtual = 4500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1959.973 ; gain = 265.434 ; free physical = 688 ; free virtual = 4500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1959.973 ; gain = 0.000 ; free physical = 680 ; free virtual = 4494
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2044.816 ; gain = 0.000 ; free physical = 450 ; free virtual = 4293
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2044.816 ; gain = 0.000 ; free physical = 385 ; free virtual = 4228
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2044.816 ; gain = 350.277 ; free physical = 455 ; free virtual = 4305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2044.816 ; gain = 350.277 ; free physical = 455 ; free virtual = 4305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2044.816 ; gain = 350.277 ; free physical = 454 ; free virtual = 4304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2044.816 ; gain = 350.277 ; free physical = 430 ; free virtual = 4279
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2044.816 ; gain = 350.277 ; free physical = 425 ; free virtual = 4277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2044.816 ; gain = 350.277 ; free physical = 152 ; free virtual = 3850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2044.816 ; gain = 350.277 ; free physical = 158 ; free virtual = 3851
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2044.816 ; gain = 350.277 ; free physical = 167 ; free virtual = 3849
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2059.660 ; gain = 365.121 ; free physical = 205 ; free virtual = 3370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2059.660 ; gain = 365.121 ; free physical = 205 ; free virtual = 3370
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2059.660 ; gain = 365.121 ; free physical = 205 ; free virtual = 3370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2059.660 ; gain = 365.121 ; free physical = 205 ; free virtual = 3370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2059.660 ; gain = 365.121 ; free physical = 204 ; free virtual = 3370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2059.660 ; gain = 365.121 ; free physical = 204 ; free virtual = 3370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2059.660 ; gain = 365.121 ; free physical = 204 ; free virtual = 3370
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2059.660 ; gain = 280.277 ; free physical = 263 ; free virtual = 3425
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2059.668 ; gain = 365.121 ; free physical = 263 ; free virtual = 3425
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2059.668 ; gain = 0.000 ; free physical = 321 ; free virtual = 3490
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2067.598 ; gain = 0.000 ; free physical = 245 ; free virtual = 3428
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 2067.598 ; gain = 551.156 ; free physical = 367 ; free virtual = 3551
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2067.598 ; gain = 0.000 ; free physical = 367 ; free virtual = 3552
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jose/Xilinx/Vivado-Projects/Cora_Z710_NAND_gate/Cora_Z710_NAND_gate.runs/design_1_and_gate_0_0_synth_1/design_1_and_gate_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2067.598 ; gain = 0.000 ; free physical = 464 ; free virtual = 3667
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jose/Xilinx/Vivado-Projects/Cora_Z710_NAND_gate/Cora_Z710_NAND_gate.runs/design_1_and_gate_0_0_synth_1/design_1_and_gate_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_and_gate_0_0_utilization_synth.rpt -pb design_1_and_gate_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 26 16:31:02 2021...
