width =5
stages =5
reset =0x3
outfile =verilog.v
