// Seed: 499240325
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  assign module_1.id_7 = 0;
  output wire id_1;
  logic id_10;
  initial begin : LABEL_0
    wait (id_5);
  end
  wire id_11;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wire id_2
    , id_9,
    output wire id_3,
    output tri0 id_4,
    output wire id_5,
    output supply0 id_6,
    output tri1 id_7
);
  logic id_10, id_11, id_12;
  assign id_5 = id_9 ? (-1) : -1;
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_9,
      id_12,
      id_11,
      id_12,
      id_9,
      id_12,
      id_10
  );
  assign id_3 = id_1;
endmodule
