#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jan 24 18:06:20 2019
# Process ID: 19555
# Current directory: /home/huntingt/repos/hdmi_mmap/hdmi_mmap.runs/mmap_cube_test_0_0_synth_1
# Command line: vivado -log mmap_cube_test_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mmap_cube_test_0_0.tcl
# Log file: /home/huntingt/repos/hdmi_mmap/hdmi_mmap.runs/mmap_cube_test_0_0_synth_1/mmap_cube_test_0_0.vds
# Journal file: /home/huntingt/repos/hdmi_mmap/hdmi_mmap.runs/mmap_cube_test_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source mmap_cube_test_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/huntingt/repos/ip_repo/sparse_matrix_provider_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/huntingt/repos/ip_repo/matrix_provider_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/huntingt/repos/PYNQ'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/huntingt/repos/ip_repo/myip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/huntingt/repos/ip_repo/3d_to_2d_converter_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/huntingt/repos/ip_repo/simple_video_timer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/huntingt/repos/ip_repo/point_decompression_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/huntingt/repos/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/huntingt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top mmap_cube_test_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19644 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1379.359 ; gain = 11.898 ; free physical = 1294 ; free virtual = 12708
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mmap_cube_test_0_0' [/home/huntingt/repos/hdmi_mmap/hdmi_mmap.srcs/sources_1/bd/mmap/ip/mmap_cube_test_0_0/synth/mmap_cube_test_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cube_test' [/home/huntingt/repos/hdmi_mmap/hdmi_mmap.srcs/sources_1/new/dim.v:114]
INFO: [Synth 8-6155] done synthesizing module 'cube_test' (1#1) [/home/huntingt/repos/hdmi_mmap/hdmi_mmap.srcs/sources_1/new/dim.v:114]
INFO: [Synth 8-6155] done synthesizing module 'mmap_cube_test_0_0' (2#1) [/home/huntingt/repos/hdmi_mmap/hdmi_mmap.srcs/sources_1/bd/mmap/ip/mmap_cube_test_0_0/synth/mmap_cube_test_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1425.109 ; gain = 57.648 ; free physical = 1337 ; free virtual = 12753
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1425.109 ; gain = 57.648 ; free physical = 1299 ; free virtual = 12715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1425.109 ; gain = 57.648 ; free physical = 1299 ; free virtual = 12715
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1751.121 ; gain = 0.000 ; free physical = 445 ; free virtual = 11861
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1751.121 ; gain = 0.000 ; free physical = 445 ; free virtual = 11861
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1753.121 ; gain = 2.000 ; free physical = 470 ; free virtual = 11886
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1753.121 ; gain = 385.660 ; free physical = 554 ; free virtual = 11974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1753.121 ; gain = 385.660 ; free physical = 554 ; free virtual = 11974
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1753.121 ; gain = 385.660 ; free physical = 556 ; free virtual = 11976
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'px_reg[15:0]' into 'py_reg[15:0]' [/home/huntingt/repos/hdmi_mmap/hdmi_mmap.srcs/sources_1/new/dim.v:142]
INFO: [Synth 8-4471] merging register 'pz_reg[15:0]' into 'py_reg[15:0]' [/home/huntingt/repos/hdmi_mmap/hdmi_mmap.srcs/sources_1/new/dim.v:144]
INFO: [Synth 8-4471] merging register 'ny_reg[15:0]' into 'nx_reg[15:0]' [/home/huntingt/repos/hdmi_mmap/hdmi_mmap.srcs/sources_1/new/dim.v:146]
INFO: [Synth 8-4471] merging register 'nz_reg[15:0]' into 'nx_reg[15:0]' [/home/huntingt/repos/hdmi_mmap/hdmi_mmap.srcs/sources_1/new/dim.v:147]
INFO: [Synth 8-5546] ROM "super_number" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xyzm_tvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "px" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nx" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1753.121 ; gain = 385.660 ; free physical = 520 ; free virtual = 11942
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cube_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/xyzm_tvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design mmap_cube_test_0_0 has port xyzm_tdata[55] driven by constant 0
INFO: [Synth 8-3917] design mmap_cube_test_0_0 has port xyzm_tdata[54] driven by constant 0
INFO: [Synth 8-3917] design mmap_cube_test_0_0 has port xyzm_tdata[53] driven by constant 0
INFO: [Synth 8-3917] design mmap_cube_test_0_0 has port xyzm_tdata[52] driven by constant 0
INFO: [Synth 8-3917] design mmap_cube_test_0_0 has port xyzm_tdata[51] driven by constant 0
INFO: [Synth 8-3917] design mmap_cube_test_0_0 has port xyzm_tdata[50] driven by constant 0
INFO: [Synth 8-3886] merging instance 'inst/py_reg[0]' (FDSE) to 'inst/py_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/nx_reg[0]' (FDRE) to 'inst/nx_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/py_reg[1]' (FDSE) to 'inst/py_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/nx_reg[1]' (FDRE) to 'inst/nx_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/py_reg[2]' (FDSE) to 'inst/py_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/nx_reg[2]' (FDRE) to 'inst/nx_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/py_reg[3]' (FDSE) to 'inst/py_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/nx_reg[3]' (FDRE) to 'inst/nx_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/py_reg[4]' (FDSE) to 'inst/py_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/nx_reg[4]' (FDRE) to 'inst/nx_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/py_reg[5]' (FDSE) to 'inst/py_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/nx_reg[5]' (FDRE) to 'inst/nx_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/py_reg[6]' (FDSE) to 'inst/py_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/nx_reg[6]' (FDRE) to 'inst/nx_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/py_reg[7]' (FDSE) to 'inst/py_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/nx_reg[7]' (FDRE) to 'inst/nx_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/py_reg[8]' (FDSE) to 'inst/py_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/nx_reg[8]' (FDRE) to 'inst/nx_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/py_reg[9]' (FDSE) to 'inst/py_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/nx_reg[9]' (FDRE) to 'inst/nx_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/py_reg[10]' (FDSE) to 'inst/py_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/nx_reg[10]' (FDRE) to 'inst/nx_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/py_reg[11]' (FDSE) to 'inst/py_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/nx_reg[11]' (FDRE) to 'inst/nx_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/py_reg[12]' (FDSE) to 'inst/py_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/nx_reg[12]' (FDRE) to 'inst/nx_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/py_reg[13]' (FDSE) to 'inst/py_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/nx_reg[13]' (FDRE) to 'inst/nx_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/py_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/x_reg[0]' (FDE) to 'inst/x_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg[1]' (FDE) to 'inst/x_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg[2]' (FDE) to 'inst/x_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg[3]' (FDE) to 'inst/x_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg[4]' (FDE) to 'inst/x_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg[5]' (FDE) to 'inst/x_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg[6]' (FDE) to 'inst/x_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg[7]' (FDE) to 'inst/x_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg[8]' (FDE) to 'inst/x_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg[9]' (FDE) to 'inst/x_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg[10]' (FDE) to 'inst/x_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg[11]' (FDE) to 'inst/x_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg[12]' (FDE) to 'inst/x_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg[13]' (FDE) to 'inst/x_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/y_reg[0]' (FDE) to 'inst/y_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/y_reg[1]' (FDE) to 'inst/y_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/y_reg[2]' (FDE) to 'inst/y_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/y_reg[3]' (FDE) to 'inst/y_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/y_reg[4]' (FDE) to 'inst/y_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/y_reg[5]' (FDE) to 'inst/y_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/y_reg[6]' (FDE) to 'inst/y_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/y_reg[7]' (FDE) to 'inst/y_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/y_reg[8]' (FDE) to 'inst/y_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/y_reg[9]' (FDE) to 'inst/y_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/y_reg[10]' (FDE) to 'inst/y_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/y_reg[11]' (FDE) to 'inst/y_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/y_reg[12]' (FDE) to 'inst/y_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/y_reg[13]' (FDE) to 'inst/y_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/z_reg[0]' (FDE) to 'inst/z_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/z_reg[1]' (FDE) to 'inst/z_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/z_reg[2]' (FDE) to 'inst/z_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/z_reg[3]' (FDE) to 'inst/z_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/z_reg[4]' (FDE) to 'inst/z_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/z_reg[5]' (FDE) to 'inst/z_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/z_reg[6]' (FDE) to 'inst/z_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/z_reg[7]' (FDE) to 'inst/z_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/z_reg[8]' (FDE) to 'inst/z_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/z_reg[9]' (FDE) to 'inst/z_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/z_reg[10]' (FDE) to 'inst/z_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/z_reg[11]' (FDE) to 'inst/z_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/z_reg[12]' (FDE) to 'inst/z_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/z_reg[13]' (FDE) to 'inst/z_reg[14]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1753.121 ; gain = 385.660 ; free physical = 487 ; free virtual = 11910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 1753.121 ; gain = 385.660 ; free physical = 167 ; free virtual = 11416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 1753.121 ; gain = 385.660 ; free physical = 167 ; free virtual = 11415
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 1753.121 ; gain = 385.660 ; free physical = 197 ; free virtual = 11446
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 1753.121 ; gain = 385.660 ; free physical = 246 ; free virtual = 11495
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 1753.121 ; gain = 385.660 ; free physical = 245 ; free virtual = 11493
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 1753.121 ; gain = 385.660 ; free physical = 243 ; free virtual = 11491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 1753.121 ; gain = 385.660 ; free physical = 242 ; free virtual = 11491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 1753.121 ; gain = 385.660 ; free physical = 240 ; free virtual = 11489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 1753.121 ; gain = 385.660 ; free physical = 240 ; free virtual = 11488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT3 |     6|
|3     |LUT4 |     5|
|4     |LUT5 |    10|
|5     |LUT6 |    12|
|6     |FDRE |    19|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    55|
|2     |  inst   |cube_test |    55|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 1753.121 ; gain = 385.660 ; free physical = 238 ; free virtual = 11487
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1753.121 ; gain = 57.648 ; free physical = 268 ; free virtual = 11517
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 1753.129 ; gain = 385.660 ; free physical = 279 ; free virtual = 11527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.129 ; gain = 0.000 ; free physical = 291 ; free virtual = 11540
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 1753.129 ; gain = 385.770 ; free physical = 357 ; free virtual = 11604
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1753.129 ; gain = 0.000 ; free physical = 356 ; free virtual = 11603
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/huntingt/repos/hdmi_mmap/hdmi_mmap.runs/mmap_cube_test_0_0_synth_1/mmap_cube_test_0_0.dcp' has been generated.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1777.133 ; gain = 0.000 ; free physical = 1204 ; free virtual = 12447
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/huntingt/repos/hdmi_mmap/hdmi_mmap.runs/mmap_cube_test_0_0_synth_1/mmap_cube_test_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mmap_cube_test_0_0_utilization_synth.rpt -pb mmap_cube_test_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 24 18:07:39 2019...
