Timing Diagram:


•	When reset is asserted no input and no output transfer takes place.


<img width="452" alt="Screenshot 2024-03-13 115303" src="https://github.com/chinnapa5264/RTL_Training/assets/108186801/633df981-c8c9-415b-af72-1ea55f31661e">



•	TVALID and TREADY asserted simultaneously


<img width="919" alt="Screenshot 2024-03-13 115335" src="https://github.com/chinnapa5264/RTL_Training/assets/108186801/724f4bf7-228d-47d0-b962-3b9c52f24ac6">



•	TREADY asserted before TVALID


<img width="924" alt="Screenshot 2024-03-13 115412" src="https://github.com/chinnapa5264/RTL_Training/assets/108186801/a5b650d3-f793-42ef-b295-50382865e552">


•	What will be happening when we give valid data when input is not ready.



<img width="845" alt="Screenshot 2024-03-13 120712" src="https://github.com/chinnapa5264/RTL_Training/assets/108186801/10153480-505f-4cbd-b117-1b534e70f693">


Schematic diagram:

<img width="673" alt="Screenshot 2024-03-11 105914" src="https://github.com/chinnapa5264/RTL_Training/assets/108186801/a3cc5d65-acb9-4bdf-a6ca-9a7f3ddd4cb3">
