;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* SER */
SER__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
SER__0__MASK EQU 0x01
SER__0__PC EQU CYREG_PRT2_PC0
SER__0__PORT EQU 2
SER__0__SHIFT EQU 0
SER__AG EQU CYREG_PRT2_AG
SER__AMUX EQU CYREG_PRT2_AMUX
SER__BIE EQU CYREG_PRT2_BIE
SER__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SER__BYP EQU CYREG_PRT2_BYP
SER__CTL EQU CYREG_PRT2_CTL
SER__DM0 EQU CYREG_PRT2_DM0
SER__DM1 EQU CYREG_PRT2_DM1
SER__DM2 EQU CYREG_PRT2_DM2
SER__DR EQU CYREG_PRT2_DR
SER__INP_DIS EQU CYREG_PRT2_INP_DIS
SER__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SER__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SER__LCD_EN EQU CYREG_PRT2_LCD_EN
SER__MASK EQU 0x01
SER__PORT EQU 2
SER__PRT EQU CYREG_PRT2_PRT
SER__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SER__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SER__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SER__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SER__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SER__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SER__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SER__PS EQU CYREG_PRT2_PS
SER__SHIFT EQU 0
SER__SLW EQU CYREG_PRT2_SLW

/* RCLK */
RCLK__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
RCLK__0__MASK EQU 0x04
RCLK__0__PC EQU CYREG_PRT2_PC2
RCLK__0__PORT EQU 2
RCLK__0__SHIFT EQU 2
RCLK__AG EQU CYREG_PRT2_AG
RCLK__AMUX EQU CYREG_PRT2_AMUX
RCLK__BIE EQU CYREG_PRT2_BIE
RCLK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RCLK__BYP EQU CYREG_PRT2_BYP
RCLK__CTL EQU CYREG_PRT2_CTL
RCLK__DM0 EQU CYREG_PRT2_DM0
RCLK__DM1 EQU CYREG_PRT2_DM1
RCLK__DM2 EQU CYREG_PRT2_DM2
RCLK__DR EQU CYREG_PRT2_DR
RCLK__INP_DIS EQU CYREG_PRT2_INP_DIS
RCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RCLK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RCLK__LCD_EN EQU CYREG_PRT2_LCD_EN
RCLK__MASK EQU 0x04
RCLK__PORT EQU 2
RCLK__PRT EQU CYREG_PRT2_PRT
RCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RCLK__PS EQU CYREG_PRT2_PS
RCLK__SHIFT EQU 2
RCLK__SLW EQU CYREG_PRT2_SLW

/* TS_1 */
TS_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
TS_1__0__MASK EQU 0x40
TS_1__0__PC EQU CYREG_PRT1_PC6
TS_1__0__PORT EQU 1
TS_1__0__SHIFT EQU 6
TS_1__AG EQU CYREG_PRT1_AG
TS_1__AMUX EQU CYREG_PRT1_AMUX
TS_1__BIE EQU CYREG_PRT1_BIE
TS_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
TS_1__BYP EQU CYREG_PRT1_BYP
TS_1__CTL EQU CYREG_PRT1_CTL
TS_1__DM0 EQU CYREG_PRT1_DM0
TS_1__DM1 EQU CYREG_PRT1_DM1
TS_1__DM2 EQU CYREG_PRT1_DM2
TS_1__DR EQU CYREG_PRT1_DR
TS_1__INP_DIS EQU CYREG_PRT1_INP_DIS
TS_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
TS_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
TS_1__LCD_EN EQU CYREG_PRT1_LCD_EN
TS_1__MASK EQU 0x40
TS_1__PORT EQU 1
TS_1__PRT EQU CYREG_PRT1_PRT
TS_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
TS_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
TS_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
TS_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
TS_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
TS_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
TS_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
TS_1__PS EQU CYREG_PRT1_PS
TS_1__SHIFT EQU 6
TS_1__SLW EQU CYREG_PRT1_SLW

/* TS_n */
TS_n__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
TS_n__0__MASK EQU 0x80
TS_n__0__PC EQU CYREG_PRT1_PC7
TS_n__0__PORT EQU 1
TS_n__0__SHIFT EQU 7
TS_n__AG EQU CYREG_PRT1_AG
TS_n__AMUX EQU CYREG_PRT1_AMUX
TS_n__BIE EQU CYREG_PRT1_BIE
TS_n__BIT_MASK EQU CYREG_PRT1_BIT_MASK
TS_n__BYP EQU CYREG_PRT1_BYP
TS_n__CTL EQU CYREG_PRT1_CTL
TS_n__DM0 EQU CYREG_PRT1_DM0
TS_n__DM1 EQU CYREG_PRT1_DM1
TS_n__DM2 EQU CYREG_PRT1_DM2
TS_n__DR EQU CYREG_PRT1_DR
TS_n__INP_DIS EQU CYREG_PRT1_INP_DIS
TS_n__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
TS_n__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
TS_n__LCD_EN EQU CYREG_PRT1_LCD_EN
TS_n__MASK EQU 0x80
TS_n__PORT EQU 1
TS_n__PRT EQU CYREG_PRT1_PRT
TS_n__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
TS_n__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
TS_n__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
TS_n__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
TS_n__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
TS_n__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
TS_n__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
TS_n__PS EQU CYREG_PRT1_PS
TS_n__SHIFT EQU 7
TS_n__SLW EQU CYREG_PRT1_SLW

/* lala */
lala_0__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
lala_0__0__MASK EQU 0x20
lala_0__0__PC EQU CYREG_PRT1_PC5
lala_0__0__PORT EQU 1
lala_0__0__SHIFT EQU 5
lala_0__AG EQU CYREG_PRT1_AG
lala_0__AMUX EQU CYREG_PRT1_AMUX
lala_0__BIE EQU CYREG_PRT1_BIE
lala_0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
lala_0__BYP EQU CYREG_PRT1_BYP
lala_0__CTL EQU CYREG_PRT1_CTL
lala_0__DM0 EQU CYREG_PRT1_DM0
lala_0__DM1 EQU CYREG_PRT1_DM1
lala_0__DM2 EQU CYREG_PRT1_DM2
lala_0__DR EQU CYREG_PRT1_DR
lala_0__INP_DIS EQU CYREG_PRT1_INP_DIS
lala_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
lala_0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
lala_0__LCD_EN EQU CYREG_PRT1_LCD_EN
lala_0__MASK EQU 0x20
lala_0__PORT EQU 1
lala_0__PRT EQU CYREG_PRT1_PRT
lala_0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
lala_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
lala_0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
lala_0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
lala_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
lala_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
lala_0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
lala_0__PS EQU CYREG_PRT1_PS
lala_0__SHIFT EQU 5
lala_0__SLW EQU CYREG_PRT1_SLW
lala_Sync_ctrl_reg__0__MASK EQU 0x01
lala_Sync_ctrl_reg__0__POS EQU 0
lala_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
lala_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
lala_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
lala_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
lala_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
lala_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
lala_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
lala_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
lala_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
lala_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
lala_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
lala_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
lala_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB06_CTL
lala_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
lala_Sync_ctrl_reg__MASK EQU 0x01
lala_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
lala_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
lala_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB06_MSK

/* SRCLK */
SRCLK__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
SRCLK__0__MASK EQU 0x02
SRCLK__0__PC EQU CYREG_PRT2_PC1
SRCLK__0__PORT EQU 2
SRCLK__0__SHIFT EQU 1
SRCLK__AG EQU CYREG_PRT2_AG
SRCLK__AMUX EQU CYREG_PRT2_AMUX
SRCLK__BIE EQU CYREG_PRT2_BIE
SRCLK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SRCLK__BYP EQU CYREG_PRT2_BYP
SRCLK__CTL EQU CYREG_PRT2_CTL
SRCLK__DM0 EQU CYREG_PRT2_DM0
SRCLK__DM1 EQU CYREG_PRT2_DM1
SRCLK__DM2 EQU CYREG_PRT2_DM2
SRCLK__DR EQU CYREG_PRT2_DR
SRCLK__INP_DIS EQU CYREG_PRT2_INP_DIS
SRCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SRCLK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SRCLK__LCD_EN EQU CYREG_PRT2_LCD_EN
SRCLK__MASK EQU 0x02
SRCLK__PORT EQU 2
SRCLK__PRT EQU CYREG_PRT2_PRT
SRCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SRCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SRCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SRCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SRCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SRCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SRCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SRCLK__PS EQU CYREG_PRT2_PS
SRCLK__SHIFT EQU 1
SRCLK__SLW EQU CYREG_PRT2_SLW

/* Z_Out */
Z_Out__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Z_Out__0__MASK EQU 0x01
Z_Out__0__PC EQU CYREG_PRT0_PC0
Z_Out__0__PORT EQU 0
Z_Out__0__SHIFT EQU 0
Z_Out__AG EQU CYREG_PRT0_AG
Z_Out__AMUX EQU CYREG_PRT0_AMUX
Z_Out__BIE EQU CYREG_PRT0_BIE
Z_Out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Z_Out__BYP EQU CYREG_PRT0_BYP
Z_Out__CTL EQU CYREG_PRT0_CTL
Z_Out__DM0 EQU CYREG_PRT0_DM0
Z_Out__DM1 EQU CYREG_PRT0_DM1
Z_Out__DM2 EQU CYREG_PRT0_DM2
Z_Out__DR EQU CYREG_PRT0_DR
Z_Out__INP_DIS EQU CYREG_PRT0_INP_DIS
Z_Out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Z_Out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Z_Out__LCD_EN EQU CYREG_PRT0_LCD_EN
Z_Out__MASK EQU 0x01
Z_Out__PORT EQU 0
Z_Out__PRT EQU CYREG_PRT0_PRT
Z_Out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Z_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Z_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Z_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Z_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Z_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Z_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Z_Out__PS EQU CYREG_PRT0_PS
Z_Out__SHIFT EQU 0
Z_Out__SLW EQU CYREG_PRT0_SLW

/* Mode_0 */
Mode_0__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Mode_0__0__MASK EQU 0x04
Mode_0__0__PC EQU CYREG_PRT1_PC2
Mode_0__0__PORT EQU 1
Mode_0__0__SHIFT EQU 2
Mode_0__AG EQU CYREG_PRT1_AG
Mode_0__AMUX EQU CYREG_PRT1_AMUX
Mode_0__BIE EQU CYREG_PRT1_BIE
Mode_0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Mode_0__BYP EQU CYREG_PRT1_BYP
Mode_0__CTL EQU CYREG_PRT1_CTL
Mode_0__DM0 EQU CYREG_PRT1_DM0
Mode_0__DM1 EQU CYREG_PRT1_DM1
Mode_0__DM2 EQU CYREG_PRT1_DM2
Mode_0__DR EQU CYREG_PRT1_DR
Mode_0__INP_DIS EQU CYREG_PRT1_INP_DIS
Mode_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Mode_0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Mode_0__LCD_EN EQU CYREG_PRT1_LCD_EN
Mode_0__MASK EQU 0x04
Mode_0__PORT EQU 1
Mode_0__PRT EQU CYREG_PRT1_PRT
Mode_0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Mode_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Mode_0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Mode_0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Mode_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Mode_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Mode_0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Mode_0__PS EQU CYREG_PRT1_PS
Mode_0__SHIFT EQU 2
Mode_0__SLW EQU CYREG_PRT1_SLW

/* Mode_1 */
Mode_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Mode_1__0__MASK EQU 0x10
Mode_1__0__PC EQU CYREG_PRT1_PC4
Mode_1__0__PORT EQU 1
Mode_1__0__SHIFT EQU 4
Mode_1__AG EQU CYREG_PRT1_AG
Mode_1__AMUX EQU CYREG_PRT1_AMUX
Mode_1__BIE EQU CYREG_PRT1_BIE
Mode_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Mode_1__BYP EQU CYREG_PRT1_BYP
Mode_1__CTL EQU CYREG_PRT1_CTL
Mode_1__DM0 EQU CYREG_PRT1_DM0
Mode_1__DM1 EQU CYREG_PRT1_DM1
Mode_1__DM2 EQU CYREG_PRT1_DM2
Mode_1__DR EQU CYREG_PRT1_DR
Mode_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Mode_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Mode_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Mode_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Mode_1__MASK EQU 0x10
Mode_1__PORT EQU 1
Mode_1__PRT EQU CYREG_PRT1_PRT
Mode_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Mode_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Mode_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Mode_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Mode_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Mode_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Mode_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Mode_1__PS EQU CYREG_PRT1_PS
Mode_1__SHIFT EQU 4
Mode_1__SLW EQU CYREG_PRT1_SLW

/* RampIn */
RampIn__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
RampIn__0__MASK EQU 0x80
RampIn__0__PC EQU CYREG_PRT0_PC7
RampIn__0__PORT EQU 0
RampIn__0__SHIFT EQU 7
RampIn__AG EQU CYREG_PRT0_AG
RampIn__AMUX EQU CYREG_PRT0_AMUX
RampIn__BIE EQU CYREG_PRT0_BIE
RampIn__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RampIn__BYP EQU CYREG_PRT0_BYP
RampIn__CTL EQU CYREG_PRT0_CTL
RampIn__DM0 EQU CYREG_PRT0_DM0
RampIn__DM1 EQU CYREG_PRT0_DM1
RampIn__DM2 EQU CYREG_PRT0_DM2
RampIn__DR EQU CYREG_PRT0_DR
RampIn__INP_DIS EQU CYREG_PRT0_INP_DIS
RampIn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RampIn__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RampIn__LCD_EN EQU CYREG_PRT0_LCD_EN
RampIn__MASK EQU 0x80
RampIn__PORT EQU 0
RampIn__PRT EQU CYREG_PRT0_PRT
RampIn__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RampIn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RampIn__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RampIn__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RampIn__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RampIn__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RampIn__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RampIn__PS EQU CYREG_PRT0_PS
RampIn__SHIFT EQU 7
RampIn__SLW EQU CYREG_PRT0_SLW

/* TS_Int */
TS_Int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TS_Int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TS_Int__INTC_MASK EQU 0x02
TS_Int__INTC_NUMBER EQU 1
TS_Int__INTC_PRIOR_NUM EQU 7
TS_Int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
TS_Int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TS_Int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* ModeReg */
ModeReg_Sync_ctrl_reg__0__MASK EQU 0x01
ModeReg_Sync_ctrl_reg__0__POS EQU 0
ModeReg_Sync_ctrl_reg__1__MASK EQU 0x02
ModeReg_Sync_ctrl_reg__1__POS EQU 1
ModeReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ModeReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
ModeReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
ModeReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
ModeReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
ModeReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
ModeReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
ModeReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
ModeReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
ModeReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ModeReg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
ModeReg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
ModeReg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB07_CTL
ModeReg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
ModeReg_Sync_ctrl_reg__MASK EQU 0x03
ModeReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ModeReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ModeReg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB07_MSK

/* RampEnd */
RampEnd__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
RampEnd__0__MASK EQU 0x20
RampEnd__0__PC EQU CYREG_PRT0_PC5
RampEnd__0__PORT EQU 0
RampEnd__0__SHIFT EQU 5
RampEnd__AG EQU CYREG_PRT0_AG
RampEnd__AMUX EQU CYREG_PRT0_AMUX
RampEnd__BIE EQU CYREG_PRT0_BIE
RampEnd__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RampEnd__BYP EQU CYREG_PRT0_BYP
RampEnd__CTL EQU CYREG_PRT0_CTL
RampEnd__DM0 EQU CYREG_PRT0_DM0
RampEnd__DM1 EQU CYREG_PRT0_DM1
RampEnd__DM2 EQU CYREG_PRT0_DM2
RampEnd__DR EQU CYREG_PRT0_DR
RampEnd__INP_DIS EQU CYREG_PRT0_INP_DIS
RampEnd__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RampEnd__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RampEnd__LCD_EN EQU CYREG_PRT0_LCD_EN
RampEnd__MASK EQU 0x20
RampEnd__PORT EQU 0
RampEnd__PRT EQU CYREG_PRT0_PRT
RampEnd__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RampEnd__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RampEnd__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RampEnd__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RampEnd__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RampEnd__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RampEnd__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RampEnd__PS EQU CYREG_PRT0_PS
RampEnd__SHIFT EQU 5
RampEnd__SLW EQU CYREG_PRT0_SLW

/* TS1_Comp */
TS1_Comp_ctComp__CLK EQU CYREG_CMP1_CLK
TS1_Comp_ctComp__CMP_MASK EQU 0x02
TS1_Comp_ctComp__CMP_NUMBER EQU 1
TS1_Comp_ctComp__CR EQU CYREG_CMP1_CR
TS1_Comp_ctComp__LUT__CR EQU CYREG_LUT1_CR
TS1_Comp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
TS1_Comp_ctComp__LUT__MSK_MASK EQU 0x02
TS1_Comp_ctComp__LUT__MSK_SHIFT EQU 1
TS1_Comp_ctComp__LUT__MX EQU CYREG_LUT1_MX
TS1_Comp_ctComp__LUT__SR EQU CYREG_LUT_SR
TS1_Comp_ctComp__LUT__SR_MASK EQU 0x02
TS1_Comp_ctComp__LUT__SR_SHIFT EQU 1
TS1_Comp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
TS1_Comp_ctComp__PM_ACT_MSK EQU 0x02
TS1_Comp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
TS1_Comp_ctComp__PM_STBY_MSK EQU 0x02
TS1_Comp_ctComp__SW0 EQU CYREG_CMP1_SW0
TS1_Comp_ctComp__SW2 EQU CYREG_CMP1_SW2
TS1_Comp_ctComp__SW3 EQU CYREG_CMP1_SW3
TS1_Comp_ctComp__SW4 EQU CYREG_CMP1_SW4
TS1_Comp_ctComp__SW6 EQU CYREG_CMP1_SW6
TS1_Comp_ctComp__TR0 EQU CYREG_CMP1_TR0
TS1_Comp_ctComp__TR1 EQU CYREG_CMP1_TR1
TS1_Comp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
TS1_Comp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
TS1_Comp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
TS1_Comp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
TS1_Comp_ctComp__WRK EQU CYREG_CMP_WRK
TS1_Comp_ctComp__WRK_MASK EQU 0x02
TS1_Comp_ctComp__WRK_SHIFT EQU 1

/* TSn_Comp */
TSn_Comp_ctComp__CLK EQU CYREG_CMP3_CLK
TSn_Comp_ctComp__CMP_MASK EQU 0x08
TSn_Comp_ctComp__CMP_NUMBER EQU 3
TSn_Comp_ctComp__CR EQU CYREG_CMP3_CR
TSn_Comp_ctComp__LUT__CR EQU CYREG_LUT3_CR
TSn_Comp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
TSn_Comp_ctComp__LUT__MSK_MASK EQU 0x08
TSn_Comp_ctComp__LUT__MSK_SHIFT EQU 3
TSn_Comp_ctComp__LUT__MX EQU CYREG_LUT3_MX
TSn_Comp_ctComp__LUT__SR EQU CYREG_LUT_SR
TSn_Comp_ctComp__LUT__SR_MASK EQU 0x08
TSn_Comp_ctComp__LUT__SR_SHIFT EQU 3
TSn_Comp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
TSn_Comp_ctComp__PM_ACT_MSK EQU 0x08
TSn_Comp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
TSn_Comp_ctComp__PM_STBY_MSK EQU 0x08
TSn_Comp_ctComp__SW0 EQU CYREG_CMP3_SW0
TSn_Comp_ctComp__SW2 EQU CYREG_CMP3_SW2
TSn_Comp_ctComp__SW3 EQU CYREG_CMP3_SW3
TSn_Comp_ctComp__SW4 EQU CYREG_CMP3_SW4
TSn_Comp_ctComp__SW6 EQU CYREG_CMP3_SW6
TSn_Comp_ctComp__TR0 EQU CYREG_CMP3_TR0
TSn_Comp_ctComp__TR1 EQU CYREG_CMP3_TR1
TSn_Comp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR0
TSn_Comp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
TSn_Comp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP3_TR1
TSn_Comp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
TSn_Comp_ctComp__WRK EQU CYREG_CMP_WRK
TSn_Comp_ctComp__WRK_MASK EQU 0x08
TSn_Comp_ctComp__WRK_SHIFT EQU 3

/* Timeslot */
Timeslot_sts_sts_reg__0__MASK EQU 0x01
Timeslot_sts_sts_reg__0__POS EQU 0
Timeslot_sts_sts_reg__1__MASK EQU 0x02
Timeslot_sts_sts_reg__1__POS EQU 1
Timeslot_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timeslot_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Timeslot_sts_sts_reg__2__MASK EQU 0x04
Timeslot_sts_sts_reg__2__POS EQU 2
Timeslot_sts_sts_reg__3__MASK EQU 0x08
Timeslot_sts_sts_reg__3__POS EQU 3
Timeslot_sts_sts_reg__MASK EQU 0x0F
Timeslot_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB05_MSK
Timeslot_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timeslot_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timeslot_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timeslot_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
Timeslot_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
Timeslot_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB05_ST

/* Ramp_IOut */
Ramp_IOut__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Ramp_IOut__0__MASK EQU 0x40
Ramp_IOut__0__PC EQU CYREG_PRT0_PC6
Ramp_IOut__0__PORT EQU 0
Ramp_IOut__0__SHIFT EQU 6
Ramp_IOut__AG EQU CYREG_PRT0_AG
Ramp_IOut__AMUX EQU CYREG_PRT0_AMUX
Ramp_IOut__BIE EQU CYREG_PRT0_BIE
Ramp_IOut__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Ramp_IOut__BYP EQU CYREG_PRT0_BYP
Ramp_IOut__CTL EQU CYREG_PRT0_CTL
Ramp_IOut__DM0 EQU CYREG_PRT0_DM0
Ramp_IOut__DM1 EQU CYREG_PRT0_DM1
Ramp_IOut__DM2 EQU CYREG_PRT0_DM2
Ramp_IOut__DR EQU CYREG_PRT0_DR
Ramp_IOut__INP_DIS EQU CYREG_PRT0_INP_DIS
Ramp_IOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Ramp_IOut__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Ramp_IOut__LCD_EN EQU CYREG_PRT0_LCD_EN
Ramp_IOut__MASK EQU 0x40
Ramp_IOut__PORT EQU 0
Ramp_IOut__PRT EQU CYREG_PRT0_PRT
Ramp_IOut__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Ramp_IOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Ramp_IOut__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Ramp_IOut__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Ramp_IOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Ramp_IOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Ramp_IOut__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Ramp_IOut__PS EQU CYREG_PRT0_PS
Ramp_IOut__SHIFT EQU 6
Ramp_IOut__SLW EQU CYREG_PRT0_SLW

/* Sweep_End */
Sweep_End__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Sweep_End__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Sweep_End__INTC_MASK EQU 0x01
Sweep_End__INTC_NUMBER EQU 0
Sweep_End__INTC_PRIOR_NUM EQU 7
Sweep_End__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Sweep_End__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Sweep_End__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* VSense_A0 */
VSense_A0__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
VSense_A0__0__MASK EQU 0x02
VSense_A0__0__PC EQU CYREG_PRT0_PC1
VSense_A0__0__PORT EQU 0
VSense_A0__0__SHIFT EQU 1
VSense_A0__AG EQU CYREG_PRT0_AG
VSense_A0__AMUX EQU CYREG_PRT0_AMUX
VSense_A0__BIE EQU CYREG_PRT0_BIE
VSense_A0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VSense_A0__BYP EQU CYREG_PRT0_BYP
VSense_A0__CTL EQU CYREG_PRT0_CTL
VSense_A0__DM0 EQU CYREG_PRT0_DM0
VSense_A0__DM1 EQU CYREG_PRT0_DM1
VSense_A0__DM2 EQU CYREG_PRT0_DM2
VSense_A0__DR EQU CYREG_PRT0_DR
VSense_A0__INP_DIS EQU CYREG_PRT0_INP_DIS
VSense_A0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
VSense_A0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VSense_A0__LCD_EN EQU CYREG_PRT0_LCD_EN
VSense_A0__MASK EQU 0x02
VSense_A0__PORT EQU 0
VSense_A0__PRT EQU CYREG_PRT0_PRT
VSense_A0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VSense_A0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VSense_A0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VSense_A0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VSense_A0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VSense_A0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VSense_A0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VSense_A0__PS EQU CYREG_PRT0_PS
VSense_A0__SHIFT EQU 1
VSense_A0__SLW EQU CYREG_PRT0_SLW

/* VSense_A1 */
VSense_A1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
VSense_A1__0__MASK EQU 0x04
VSense_A1__0__PC EQU CYREG_PRT0_PC2
VSense_A1__0__PORT EQU 0
VSense_A1__0__SHIFT EQU 2
VSense_A1__AG EQU CYREG_PRT0_AG
VSense_A1__AMUX EQU CYREG_PRT0_AMUX
VSense_A1__BIE EQU CYREG_PRT0_BIE
VSense_A1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VSense_A1__BYP EQU CYREG_PRT0_BYP
VSense_A1__CTL EQU CYREG_PRT0_CTL
VSense_A1__DM0 EQU CYREG_PRT0_DM0
VSense_A1__DM1 EQU CYREG_PRT0_DM1
VSense_A1__DM2 EQU CYREG_PRT0_DM2
VSense_A1__DR EQU CYREG_PRT0_DR
VSense_A1__INP_DIS EQU CYREG_PRT0_INP_DIS
VSense_A1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
VSense_A1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VSense_A1__LCD_EN EQU CYREG_PRT0_LCD_EN
VSense_A1__MASK EQU 0x04
VSense_A1__PORT EQU 0
VSense_A1__PRT EQU CYREG_PRT0_PRT
VSense_A1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VSense_A1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VSense_A1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VSense_A1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VSense_A1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VSense_A1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VSense_A1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VSense_A1__PS EQU CYREG_PRT0_PS
VSense_A1__SHIFT EQU 2
VSense_A1__SLW EQU CYREG_PRT0_SLW

/* VSense_A2 */
VSense_A2__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
VSense_A2__0__MASK EQU 0x08
VSense_A2__0__PC EQU CYREG_PRT0_PC3
VSense_A2__0__PORT EQU 0
VSense_A2__0__SHIFT EQU 3
VSense_A2__AG EQU CYREG_PRT0_AG
VSense_A2__AMUX EQU CYREG_PRT0_AMUX
VSense_A2__BIE EQU CYREG_PRT0_BIE
VSense_A2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VSense_A2__BYP EQU CYREG_PRT0_BYP
VSense_A2__CTL EQU CYREG_PRT0_CTL
VSense_A2__DM0 EQU CYREG_PRT0_DM0
VSense_A2__DM1 EQU CYREG_PRT0_DM1
VSense_A2__DM2 EQU CYREG_PRT0_DM2
VSense_A2__DR EQU CYREG_PRT0_DR
VSense_A2__INP_DIS EQU CYREG_PRT0_INP_DIS
VSense_A2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
VSense_A2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VSense_A2__LCD_EN EQU CYREG_PRT0_LCD_EN
VSense_A2__MASK EQU 0x08
VSense_A2__PORT EQU 0
VSense_A2__PRT EQU CYREG_PRT0_PRT
VSense_A2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VSense_A2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VSense_A2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VSense_A2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VSense_A2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VSense_A2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VSense_A2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VSense_A2__PS EQU CYREG_PRT0_PS
VSense_A2__SHIFT EQU 3
VSense_A2__SLW EQU CYREG_PRT0_SLW

/* VSense_In */
VSense_In__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
VSense_In__0__MASK EQU 0x10
VSense_In__0__PC EQU CYREG_IO_PC_PRT15_PC4
VSense_In__0__PORT EQU 15
VSense_In__0__SHIFT EQU 4
VSense_In__AG EQU CYREG_PRT15_AG
VSense_In__AMUX EQU CYREG_PRT15_AMUX
VSense_In__BIE EQU CYREG_PRT15_BIE
VSense_In__BIT_MASK EQU CYREG_PRT15_BIT_MASK
VSense_In__BYP EQU CYREG_PRT15_BYP
VSense_In__CTL EQU CYREG_PRT15_CTL
VSense_In__DM0 EQU CYREG_PRT15_DM0
VSense_In__DM1 EQU CYREG_PRT15_DM1
VSense_In__DM2 EQU CYREG_PRT15_DM2
VSense_In__DR EQU CYREG_PRT15_DR
VSense_In__INP_DIS EQU CYREG_PRT15_INP_DIS
VSense_In__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
VSense_In__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
VSense_In__LCD_EN EQU CYREG_PRT15_LCD_EN
VSense_In__MASK EQU 0x10
VSense_In__PORT EQU 15
VSense_In__PRT EQU CYREG_PRT15_PRT
VSense_In__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
VSense_In__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
VSense_In__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
VSense_In__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
VSense_In__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
VSense_In__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
VSense_In__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
VSense_In__PS EQU CYREG_PRT15_PS
VSense_In__SHIFT EQU 4
VSense_In__SLW EQU CYREG_PRT15_SLW

/* Display_CS */
Display_CS__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Display_CS__0__MASK EQU 0x02
Display_CS__0__PC EQU CYREG_PRT12_PC1
Display_CS__0__PORT EQU 12
Display_CS__0__SHIFT EQU 1
Display_CS__AG EQU CYREG_PRT12_AG
Display_CS__BIE EQU CYREG_PRT12_BIE
Display_CS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Display_CS__BYP EQU CYREG_PRT12_BYP
Display_CS__DM0 EQU CYREG_PRT12_DM0
Display_CS__DM1 EQU CYREG_PRT12_DM1
Display_CS__DM2 EQU CYREG_PRT12_DM2
Display_CS__DR EQU CYREG_PRT12_DR
Display_CS__INP_DIS EQU CYREG_PRT12_INP_DIS
Display_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Display_CS__MASK EQU 0x02
Display_CS__PORT EQU 12
Display_CS__PRT EQU CYREG_PRT12_PRT
Display_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Display_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Display_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Display_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Display_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Display_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Display_CS__PS EQU CYREG_PRT12_PS
Display_CS__SHIFT EQU 1
Display_CS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Display_CS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Display_CS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Display_CS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Display_CS__SLW EQU CYREG_PRT12_SLW

/* Display_DC */
Display_DC__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Display_DC__0__MASK EQU 0x04
Display_DC__0__PC EQU CYREG_PRT12_PC2
Display_DC__0__PORT EQU 12
Display_DC__0__SHIFT EQU 2
Display_DC__AG EQU CYREG_PRT12_AG
Display_DC__BIE EQU CYREG_PRT12_BIE
Display_DC__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Display_DC__BYP EQU CYREG_PRT12_BYP
Display_DC__DM0 EQU CYREG_PRT12_DM0
Display_DC__DM1 EQU CYREG_PRT12_DM1
Display_DC__DM2 EQU CYREG_PRT12_DM2
Display_DC__DR EQU CYREG_PRT12_DR
Display_DC__INP_DIS EQU CYREG_PRT12_INP_DIS
Display_DC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Display_DC__MASK EQU 0x04
Display_DC__PORT EQU 12
Display_DC__PRT EQU CYREG_PRT12_PRT
Display_DC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Display_DC__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Display_DC__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Display_DC__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Display_DC__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Display_DC__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Display_DC__PS EQU CYREG_PRT12_PS
Display_DC__SHIFT EQU 2
Display_DC__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Display_DC__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Display_DC__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Display_DC__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Display_DC__SLW EQU CYREG_PRT12_SLW

/* Readout_SR */
Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Readout_SR_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Readout_SR_bSR_sC16_BShiftRegDp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Readout_SR_bSR_sC16_BShiftRegDp_u0__A0_REG EQU CYREG_B0_UDB06_A0
Readout_SR_bSR_sC16_BShiftRegDp_u0__A1_REG EQU CYREG_B0_UDB06_A1
Readout_SR_bSR_sC16_BShiftRegDp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Readout_SR_bSR_sC16_BShiftRegDp_u0__D0_REG EQU CYREG_B0_UDB06_D0
Readout_SR_bSR_sC16_BShiftRegDp_u0__D1_REG EQU CYREG_B0_UDB06_D1
Readout_SR_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Readout_SR_bSR_sC16_BShiftRegDp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Readout_SR_bSR_sC16_BShiftRegDp_u0__F0_REG EQU CYREG_B0_UDB06_F0
Readout_SR_bSR_sC16_BShiftRegDp_u0__F1_REG EQU CYREG_B0_UDB06_F1
Readout_SR_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Readout_SR_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Readout_SR_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Readout_SR_bSR_sC16_BShiftRegDp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Readout_SR_bSR_sC16_BShiftRegDp_u1__A0_REG EQU CYREG_B0_UDB07_A0
Readout_SR_bSR_sC16_BShiftRegDp_u1__A1_REG EQU CYREG_B0_UDB07_A1
Readout_SR_bSR_sC16_BShiftRegDp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Readout_SR_bSR_sC16_BShiftRegDp_u1__D0_REG EQU CYREG_B0_UDB07_D0
Readout_SR_bSR_sC16_BShiftRegDp_u1__D1_REG EQU CYREG_B0_UDB07_D1
Readout_SR_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Readout_SR_bSR_sC16_BShiftRegDp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Readout_SR_bSR_sC16_BShiftRegDp_u1__F0_REG EQU CYREG_B0_UDB07_F0
Readout_SR_bSR_sC16_BShiftRegDp_u1__F1_REG EQU CYREG_B0_UDB07_F1
Readout_SR_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Readout_SR_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Readout_SR_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Readout_SR_bSR_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Readout_SR_bSR_StsReg__3__MASK EQU 0x08
Readout_SR_bSR_StsReg__3__POS EQU 3
Readout_SR_bSR_StsReg__4__MASK EQU 0x10
Readout_SR_bSR_StsReg__4__POS EQU 4
Readout_SR_bSR_StsReg__5__MASK EQU 0x20
Readout_SR_bSR_StsReg__5__POS EQU 5
Readout_SR_bSR_StsReg__6__MASK EQU 0x40
Readout_SR_bSR_StsReg__6__POS EQU 6
Readout_SR_bSR_StsReg__MASK EQU 0x78
Readout_SR_bSR_StsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
Readout_SR_bSR_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Readout_SR_bSR_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Readout_SR_bSR_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Readout_SR_bSR_StsReg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
Readout_SR_bSR_StsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
Readout_SR_bSR_StsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
Readout_SR_bSR_SyncCtl_CtrlReg__0__MASK EQU 0x01
Readout_SR_bSR_SyncCtl_CtrlReg__0__POS EQU 0
Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
Readout_SR_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
Readout_SR_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Readout_SR_bSR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
Readout_SR_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Readout_SR_bSR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB07_CTL
Readout_SR_bSR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
Readout_SR_bSR_SyncCtl_CtrlReg__MASK EQU 0x01
Readout_SR_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Readout_SR_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
Readout_SR_bSR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB07_MSK

/* StepX_IDAC */
StepX_IDAC_viDAC8__CR0 EQU CYREG_DAC1_CR0
StepX_IDAC_viDAC8__CR1 EQU CYREG_DAC1_CR1
StepX_IDAC_viDAC8__D EQU CYREG_DAC1_D
StepX_IDAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
StepX_IDAC_viDAC8__PM_ACT_MSK EQU 0x02
StepX_IDAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
StepX_IDAC_viDAC8__PM_STBY_MSK EQU 0x02
StepX_IDAC_viDAC8__STROBE EQU CYREG_DAC1_STROBE
StepX_IDAC_viDAC8__SW0 EQU CYREG_DAC1_SW0
StepX_IDAC_viDAC8__SW2 EQU CYREG_DAC1_SW2
StepX_IDAC_viDAC8__SW3 EQU CYREG_DAC1_SW3
StepX_IDAC_viDAC8__SW4 EQU CYREG_DAC1_SW4
StepX_IDAC_viDAC8__TR EQU CYREG_DAC1_TR
StepX_IDAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
StepX_IDAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
StepX_IDAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
StepX_IDAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
StepX_IDAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
StepX_IDAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
StepX_IDAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
StepX_IDAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
StepX_IDAC_viDAC8__TST EQU CYREG_DAC1_TST

/* StepX_IOUT */
StepX_IOUT__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
StepX_IOUT__0__MASK EQU 0x01
StepX_IOUT__0__PC EQU CYREG_PRT3_PC0
StepX_IOUT__0__PORT EQU 3
StepX_IOUT__0__SHIFT EQU 0
StepX_IOUT__AG EQU CYREG_PRT3_AG
StepX_IOUT__AMUX EQU CYREG_PRT3_AMUX
StepX_IOUT__BIE EQU CYREG_PRT3_BIE
StepX_IOUT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
StepX_IOUT__BYP EQU CYREG_PRT3_BYP
StepX_IOUT__CTL EQU CYREG_PRT3_CTL
StepX_IOUT__DM0 EQU CYREG_PRT3_DM0
StepX_IOUT__DM1 EQU CYREG_PRT3_DM1
StepX_IOUT__DM2 EQU CYREG_PRT3_DM2
StepX_IOUT__DR EQU CYREG_PRT3_DR
StepX_IOUT__INP_DIS EQU CYREG_PRT3_INP_DIS
StepX_IOUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
StepX_IOUT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
StepX_IOUT__LCD_EN EQU CYREG_PRT3_LCD_EN
StepX_IOUT__MASK EQU 0x01
StepX_IOUT__PORT EQU 3
StepX_IOUT__PRT EQU CYREG_PRT3_PRT
StepX_IOUT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
StepX_IOUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
StepX_IOUT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
StepX_IOUT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
StepX_IOUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
StepX_IOUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
StepX_IOUT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
StepX_IOUT__PS EQU CYREG_PRT3_PS
StepX_IOUT__SHIFT EQU 0
StepX_IOUT__SLW EQU CYREG_PRT3_SLW

/* StepY_IDAC */
StepY_IDAC_viDAC8__CR0 EQU CYREG_DAC3_CR0
StepY_IDAC_viDAC8__CR1 EQU CYREG_DAC3_CR1
StepY_IDAC_viDAC8__D EQU CYREG_DAC3_D
StepY_IDAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
StepY_IDAC_viDAC8__PM_ACT_MSK EQU 0x08
StepY_IDAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
StepY_IDAC_viDAC8__PM_STBY_MSK EQU 0x08
StepY_IDAC_viDAC8__STROBE EQU CYREG_DAC3_STROBE
StepY_IDAC_viDAC8__SW0 EQU CYREG_DAC3_SW0
StepY_IDAC_viDAC8__SW2 EQU CYREG_DAC3_SW2
StepY_IDAC_viDAC8__SW3 EQU CYREG_DAC3_SW3
StepY_IDAC_viDAC8__SW4 EQU CYREG_DAC3_SW4
StepY_IDAC_viDAC8__TR EQU CYREG_DAC3_TR
StepY_IDAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
StepY_IDAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
StepY_IDAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
StepY_IDAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
StepY_IDAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
StepY_IDAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
StepY_IDAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
StepY_IDAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
StepY_IDAC_viDAC8__TST EQU CYREG_DAC3_TST

/* StepY_IOUT */
StepY_IOUT__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
StepY_IOUT__0__MASK EQU 0x02
StepY_IOUT__0__PC EQU CYREG_PRT3_PC1
StepY_IOUT__0__PORT EQU 3
StepY_IOUT__0__SHIFT EQU 1
StepY_IOUT__AG EQU CYREG_PRT3_AG
StepY_IOUT__AMUX EQU CYREG_PRT3_AMUX
StepY_IOUT__BIE EQU CYREG_PRT3_BIE
StepY_IOUT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
StepY_IOUT__BYP EQU CYREG_PRT3_BYP
StepY_IOUT__CTL EQU CYREG_PRT3_CTL
StepY_IOUT__DM0 EQU CYREG_PRT3_DM0
StepY_IOUT__DM1 EQU CYREG_PRT3_DM1
StepY_IOUT__DM2 EQU CYREG_PRT3_DM2
StepY_IOUT__DR EQU CYREG_PRT3_DR
StepY_IOUT__INP_DIS EQU CYREG_PRT3_INP_DIS
StepY_IOUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
StepY_IOUT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
StepY_IOUT__LCD_EN EQU CYREG_PRT3_LCD_EN
StepY_IOUT__MASK EQU 0x02
StepY_IOUT__PORT EQU 3
StepY_IOUT__PRT EQU CYREG_PRT3_PRT
StepY_IOUT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
StepY_IOUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
StepY_IOUT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
StepY_IOUT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
StepY_IOUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
StepY_IOUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
StepY_IOUT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
StepY_IOUT__PS EQU CYREG_PRT3_PS
StepY_IOUT__SHIFT EQU 1
StepY_IOUT__SLW EQU CYREG_PRT3_SLW

/* Sweep_Comp */
Sweep_Comp_ctComp__CLK EQU CYREG_CMP0_CLK
Sweep_Comp_ctComp__CMP_MASK EQU 0x01
Sweep_Comp_ctComp__CMP_NUMBER EQU 0
Sweep_Comp_ctComp__CR EQU CYREG_CMP0_CR
Sweep_Comp_ctComp__LUT__CR EQU CYREG_LUT0_CR
Sweep_Comp_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Sweep_Comp_ctComp__LUT__MSK_MASK EQU 0x01
Sweep_Comp_ctComp__LUT__MSK_SHIFT EQU 0
Sweep_Comp_ctComp__LUT__MX EQU CYREG_LUT0_MX
Sweep_Comp_ctComp__LUT__SR EQU CYREG_LUT_SR
Sweep_Comp_ctComp__LUT__SR_MASK EQU 0x01
Sweep_Comp_ctComp__LUT__SR_SHIFT EQU 0
Sweep_Comp_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Sweep_Comp_ctComp__PM_ACT_MSK EQU 0x01
Sweep_Comp_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Sweep_Comp_ctComp__PM_STBY_MSK EQU 0x01
Sweep_Comp_ctComp__SW0 EQU CYREG_CMP0_SW0
Sweep_Comp_ctComp__SW2 EQU CYREG_CMP0_SW2
Sweep_Comp_ctComp__SW3 EQU CYREG_CMP0_SW3
Sweep_Comp_ctComp__SW4 EQU CYREG_CMP0_SW4
Sweep_Comp_ctComp__SW6 EQU CYREG_CMP0_SW6
Sweep_Comp_ctComp__TR0 EQU CYREG_CMP0_TR0
Sweep_Comp_ctComp__TR1 EQU CYREG_CMP0_TR1
Sweep_Comp_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
Sweep_Comp_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
Sweep_Comp_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
Sweep_Comp_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
Sweep_Comp_ctComp__WRK EQU CYREG_CMP_WRK
Sweep_Comp_ctComp__WRK_MASK EQU 0x01
Sweep_Comp_ctComp__WRK_SHIFT EQU 0

/* Sweep_IDAC */
Sweep_IDAC_viDAC8__CR0 EQU CYREG_DAC0_CR0
Sweep_IDAC_viDAC8__CR1 EQU CYREG_DAC0_CR1
Sweep_IDAC_viDAC8__D EQU CYREG_DAC0_D
Sweep_IDAC_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Sweep_IDAC_viDAC8__PM_ACT_MSK EQU 0x01
Sweep_IDAC_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Sweep_IDAC_viDAC8__PM_STBY_MSK EQU 0x01
Sweep_IDAC_viDAC8__STROBE EQU CYREG_DAC0_STROBE
Sweep_IDAC_viDAC8__SW0 EQU CYREG_DAC0_SW0
Sweep_IDAC_viDAC8__SW2 EQU CYREG_DAC0_SW2
Sweep_IDAC_viDAC8__SW3 EQU CYREG_DAC0_SW3
Sweep_IDAC_viDAC8__SW4 EQU CYREG_DAC0_SW4
Sweep_IDAC_viDAC8__TR EQU CYREG_DAC0_TR
Sweep_IDAC_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
Sweep_IDAC_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
Sweep_IDAC_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
Sweep_IDAC_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
Sweep_IDAC_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
Sweep_IDAC_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
Sweep_IDAC_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
Sweep_IDAC_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
Sweep_IDAC_viDAC8__TST EQU CYREG_DAC0_TST

/* Sweep_Tick */
Sweep_Tick_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Sweep_Tick_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Sweep_Tick_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Sweep_Tick_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Sweep_Tick_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Sweep_Tick_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Sweep_Tick_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Sweep_Tick_TimerHW__PER0 EQU CYREG_TMR0_PER0
Sweep_Tick_TimerHW__PER1 EQU CYREG_TMR0_PER1
Sweep_Tick_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Sweep_Tick_TimerHW__PM_ACT_MSK EQU 0x01
Sweep_Tick_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Sweep_Tick_TimerHW__PM_STBY_MSK EQU 0x01
Sweep_Tick_TimerHW__RT0 EQU CYREG_TMR0_RT0
Sweep_Tick_TimerHW__RT1 EQU CYREG_TMR0_RT1
Sweep_Tick_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* VSense_ADC */
VSense_ADC_Bypass_P32__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
VSense_ADC_Bypass_P32__0__MASK EQU 0x04
VSense_ADC_Bypass_P32__0__PC EQU CYREG_PRT3_PC2
VSense_ADC_Bypass_P32__0__PORT EQU 3
VSense_ADC_Bypass_P32__0__SHIFT EQU 2
VSense_ADC_Bypass_P32__AG EQU CYREG_PRT3_AG
VSense_ADC_Bypass_P32__AMUX EQU CYREG_PRT3_AMUX
VSense_ADC_Bypass_P32__BIE EQU CYREG_PRT3_BIE
VSense_ADC_Bypass_P32__BIT_MASK EQU CYREG_PRT3_BIT_MASK
VSense_ADC_Bypass_P32__BYP EQU CYREG_PRT3_BYP
VSense_ADC_Bypass_P32__CTL EQU CYREG_PRT3_CTL
VSense_ADC_Bypass_P32__DM0 EQU CYREG_PRT3_DM0
VSense_ADC_Bypass_P32__DM1 EQU CYREG_PRT3_DM1
VSense_ADC_Bypass_P32__DM2 EQU CYREG_PRT3_DM2
VSense_ADC_Bypass_P32__DR EQU CYREG_PRT3_DR
VSense_ADC_Bypass_P32__INP_DIS EQU CYREG_PRT3_INP_DIS
VSense_ADC_Bypass_P32__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
VSense_ADC_Bypass_P32__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
VSense_ADC_Bypass_P32__LCD_EN EQU CYREG_PRT3_LCD_EN
VSense_ADC_Bypass_P32__MASK EQU 0x04
VSense_ADC_Bypass_P32__PORT EQU 3
VSense_ADC_Bypass_P32__PRT EQU CYREG_PRT3_PRT
VSense_ADC_Bypass_P32__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
VSense_ADC_Bypass_P32__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
VSense_ADC_Bypass_P32__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
VSense_ADC_Bypass_P32__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
VSense_ADC_Bypass_P32__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
VSense_ADC_Bypass_P32__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
VSense_ADC_Bypass_P32__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
VSense_ADC_Bypass_P32__PS EQU CYREG_PRT3_PS
VSense_ADC_Bypass_P32__SHIFT EQU 2
VSense_ADC_Bypass_P32__SLW EQU CYREG_PRT3_SLW
VSense_ADC_DEC__COHER EQU CYREG_DEC_COHER
VSense_ADC_DEC__CR EQU CYREG_DEC_CR
VSense_ADC_DEC__DR1 EQU CYREG_DEC_DR1
VSense_ADC_DEC__DR2 EQU CYREG_DEC_DR2
VSense_ADC_DEC__DR2H EQU CYREG_DEC_DR2H
VSense_ADC_DEC__GCOR EQU CYREG_DEC_GCOR
VSense_ADC_DEC__GCORH EQU CYREG_DEC_GCORH
VSense_ADC_DEC__GVAL EQU CYREG_DEC_GVAL
VSense_ADC_DEC__OCOR EQU CYREG_DEC_OCOR
VSense_ADC_DEC__OCORH EQU CYREG_DEC_OCORH
VSense_ADC_DEC__OCORM EQU CYREG_DEC_OCORM
VSense_ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
VSense_ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
VSense_ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
VSense_ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
VSense_ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
VSense_ADC_DEC__PM_ACT_MSK EQU 0x01
VSense_ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
VSense_ADC_DEC__PM_STBY_MSK EQU 0x01
VSense_ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
VSense_ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
VSense_ADC_DEC__SR EQU CYREG_DEC_SR
VSense_ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
VSense_ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
VSense_ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
VSense_ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
VSense_ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
VSense_ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
VSense_ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
VSense_ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
VSense_ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
VSense_ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
VSense_ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
VSense_ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
VSense_ADC_DSM__CLK EQU CYREG_DSM0_CLK
VSense_ADC_DSM__CR0 EQU CYREG_DSM0_CR0
VSense_ADC_DSM__CR1 EQU CYREG_DSM0_CR1
VSense_ADC_DSM__CR10 EQU CYREG_DSM0_CR10
VSense_ADC_DSM__CR11 EQU CYREG_DSM0_CR11
VSense_ADC_DSM__CR12 EQU CYREG_DSM0_CR12
VSense_ADC_DSM__CR13 EQU CYREG_DSM0_CR13
VSense_ADC_DSM__CR14 EQU CYREG_DSM0_CR14
VSense_ADC_DSM__CR15 EQU CYREG_DSM0_CR15
VSense_ADC_DSM__CR16 EQU CYREG_DSM0_CR16
VSense_ADC_DSM__CR17 EQU CYREG_DSM0_CR17
VSense_ADC_DSM__CR2 EQU CYREG_DSM0_CR2
VSense_ADC_DSM__CR3 EQU CYREG_DSM0_CR3
VSense_ADC_DSM__CR4 EQU CYREG_DSM0_CR4
VSense_ADC_DSM__CR5 EQU CYREG_DSM0_CR5
VSense_ADC_DSM__CR6 EQU CYREG_DSM0_CR6
VSense_ADC_DSM__CR7 EQU CYREG_DSM0_CR7
VSense_ADC_DSM__CR8 EQU CYREG_DSM0_CR8
VSense_ADC_DSM__CR9 EQU CYREG_DSM0_CR9
VSense_ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
VSense_ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
VSense_ADC_DSM__MISC EQU CYREG_DSM0_MISC
VSense_ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
VSense_ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
VSense_ADC_DSM__REF0 EQU CYREG_DSM0_REF0
VSense_ADC_DSM__REF1 EQU CYREG_DSM0_REF1
VSense_ADC_DSM__REF2 EQU CYREG_DSM0_REF2
VSense_ADC_DSM__REF3 EQU CYREG_DSM0_REF3
VSense_ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
VSense_ADC_DSM__SW0 EQU CYREG_DSM0_SW0
VSense_ADC_DSM__SW2 EQU CYREG_DSM0_SW2
VSense_ADC_DSM__SW3 EQU CYREG_DSM0_SW3
VSense_ADC_DSM__SW4 EQU CYREG_DSM0_SW4
VSense_ADC_DSM__SW6 EQU CYREG_DSM0_SW6
VSense_ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
VSense_ADC_DSM__TST0 EQU CYREG_DSM0_TST0
VSense_ADC_DSM__TST1 EQU CYREG_DSM0_TST1
VSense_ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
VSense_ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
VSense_ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
VSense_ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
VSense_ADC_Ext_CP_Clk__INDEX EQU 0x00
VSense_ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
VSense_ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
VSense_ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
VSense_ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
VSense_ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
VSense_ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
VSense_ADC_IRQ__INTC_MASK EQU 0x08
VSense_ADC_IRQ__INTC_NUMBER EQU 3
VSense_ADC_IRQ__INTC_PRIOR_NUM EQU 7
VSense_ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
VSense_ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
VSense_ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
VSense_ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
VSense_ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
VSense_ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
VSense_ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
VSense_ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
VSense_ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
VSense_ADC_theACLK__INDEX EQU 0x00
VSense_ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
VSense_ADC_theACLK__PM_ACT_MSK EQU 0x01
VSense_ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
VSense_ADC_theACLK__PM_STBY_MSK EQU 0x01

/* VSense_EOC */
VSense_EOC__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
VSense_EOC__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
VSense_EOC__INTC_MASK EQU 0x20000000
VSense_EOC__INTC_NUMBER EQU 29
VSense_EOC__INTC_PRIOR_NUM EQU 7
VSense_EOC__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
VSense_EOC__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
VSense_EOC__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Display_CLK */
Display_CLK__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Display_CLK__0__MASK EQU 0x01
Display_CLK__0__PC EQU CYREG_PRT12_PC0
Display_CLK__0__PORT EQU 12
Display_CLK__0__SHIFT EQU 0
Display_CLK__AG EQU CYREG_PRT12_AG
Display_CLK__BIE EQU CYREG_PRT12_BIE
Display_CLK__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Display_CLK__BYP EQU CYREG_PRT12_BYP
Display_CLK__DM0 EQU CYREG_PRT12_DM0
Display_CLK__DM1 EQU CYREG_PRT12_DM1
Display_CLK__DM2 EQU CYREG_PRT12_DM2
Display_CLK__DR EQU CYREG_PRT12_DR
Display_CLK__INP_DIS EQU CYREG_PRT12_INP_DIS
Display_CLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Display_CLK__MASK EQU 0x01
Display_CLK__PORT EQU 12
Display_CLK__PRT EQU CYREG_PRT12_PRT
Display_CLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Display_CLK__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Display_CLK__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Display_CLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Display_CLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Display_CLK__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Display_CLK__PS EQU CYREG_PRT12_PS
Display_CLK__SHIFT EQU 0
Display_CLK__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Display_CLK__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Display_CLK__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Display_CLK__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Display_CLK__SLW EQU CYREG_PRT12_SLW

/* Display_DIN */
Display_DIN__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Display_DIN__0__MASK EQU 0x08
Display_DIN__0__PC EQU CYREG_PRT12_PC3
Display_DIN__0__PORT EQU 12
Display_DIN__0__SHIFT EQU 3
Display_DIN__AG EQU CYREG_PRT12_AG
Display_DIN__BIE EQU CYREG_PRT12_BIE
Display_DIN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Display_DIN__BYP EQU CYREG_PRT12_BYP
Display_DIN__DM0 EQU CYREG_PRT12_DM0
Display_DIN__DM1 EQU CYREG_PRT12_DM1
Display_DIN__DM2 EQU CYREG_PRT12_DM2
Display_DIN__DR EQU CYREG_PRT12_DR
Display_DIN__INP_DIS EQU CYREG_PRT12_INP_DIS
Display_DIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Display_DIN__MASK EQU 0x08
Display_DIN__PORT EQU 12
Display_DIN__PRT EQU CYREG_PRT12_PRT
Display_DIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Display_DIN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Display_DIN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Display_DIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Display_DIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Display_DIN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Display_DIN__PS EQU CYREG_PRT12_PS
Display_DIN__SHIFT EQU 3
Display_DIN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Display_DIN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Display_DIN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Display_DIN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Display_DIN__SLW EQU CYREG_PRT12_SLW

/* Display_RST */
Display_RST__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Display_RST__0__MASK EQU 0x10
Display_RST__0__PC EQU CYREG_PRT12_PC4
Display_RST__0__PORT EQU 12
Display_RST__0__SHIFT EQU 4
Display_RST__AG EQU CYREG_PRT12_AG
Display_RST__BIE EQU CYREG_PRT12_BIE
Display_RST__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Display_RST__BYP EQU CYREG_PRT12_BYP
Display_RST__DM0 EQU CYREG_PRT12_DM0
Display_RST__DM1 EQU CYREG_PRT12_DM1
Display_RST__DM2 EQU CYREG_PRT12_DM2
Display_RST__DR EQU CYREG_PRT12_DR
Display_RST__INP_DIS EQU CYREG_PRT12_INP_DIS
Display_RST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Display_RST__MASK EQU 0x10
Display_RST__PORT EQU 12
Display_RST__PRT EQU CYREG_PRT12_PRT
Display_RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Display_RST__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Display_RST__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Display_RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Display_RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Display_RST__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Display_RST__PS EQU CYREG_PRT12_PS
Display_RST__SHIFT EQU 4
Display_RST__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Display_RST__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Display_RST__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Display_RST__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Display_RST__SLW EQU CYREG_PRT12_SLW

/* Display_SPI */
Display_SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Display_SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Display_SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Display_SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Display_SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Display_SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Display_SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Display_SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Display_SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Display_SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Display_SPI_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Display_SPI_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Display_SPI_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
Display_SPI_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Display_SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Display_SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Display_SPI_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Display_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Display_SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
Display_SPI_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
Display_SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Display_SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Display_SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Display_SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
Display_SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
Display_SPI_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
Display_SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Display_SPI_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Display_SPI_BSPIM_RxStsReg__4__MASK EQU 0x10
Display_SPI_BSPIM_RxStsReg__4__POS EQU 4
Display_SPI_BSPIM_RxStsReg__5__MASK EQU 0x20
Display_SPI_BSPIM_RxStsReg__5__POS EQU 5
Display_SPI_BSPIM_RxStsReg__6__MASK EQU 0x40
Display_SPI_BSPIM_RxStsReg__6__POS EQU 6
Display_SPI_BSPIM_RxStsReg__MASK EQU 0x70
Display_SPI_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
Display_SPI_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Display_SPI_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Display_SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Display_SPI_BSPIM_RxStsReg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
Display_SPI_BSPIM_RxStsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
Display_SPI_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
Display_SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Display_SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Display_SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Display_SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Display_SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Display_SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Display_SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Display_SPI_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Display_SPI_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB07_A0
Display_SPI_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB07_A1
Display_SPI_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Display_SPI_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB07_D0
Display_SPI_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB07_D1
Display_SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Display_SPI_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Display_SPI_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB07_F0
Display_SPI_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB07_F1
Display_SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Display_SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Display_SPI_BSPIM_TxStsReg__0__MASK EQU 0x01
Display_SPI_BSPIM_TxStsReg__0__POS EQU 0
Display_SPI_BSPIM_TxStsReg__1__MASK EQU 0x02
Display_SPI_BSPIM_TxStsReg__1__POS EQU 1
Display_SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Display_SPI_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
Display_SPI_BSPIM_TxStsReg__2__MASK EQU 0x04
Display_SPI_BSPIM_TxStsReg__2__POS EQU 2
Display_SPI_BSPIM_TxStsReg__3__MASK EQU 0x08
Display_SPI_BSPIM_TxStsReg__3__POS EQU 3
Display_SPI_BSPIM_TxStsReg__4__MASK EQU 0x10
Display_SPI_BSPIM_TxStsReg__4__POS EQU 4
Display_SPI_BSPIM_TxStsReg__MASK EQU 0x1F
Display_SPI_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
Display_SPI_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Display_SPI_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Display_SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Display_SPI_BSPIM_TxStsReg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
Display_SPI_BSPIM_TxStsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
Display_SPI_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB06_ST
Display_SPI_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Display_SPI_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Display_SPI_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Display_SPI_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Display_SPI_IntClock__INDEX EQU 0x02
Display_SPI_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Display_SPI_IntClock__PM_ACT_MSK EQU 0x04
Display_SPI_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Display_SPI_IntClock__PM_STBY_MSK EQU 0x04
Display_SPI_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Display_SPI_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Display_SPI_TxInternalInterrupt__INTC_MASK EQU 0x04
Display_SPI_TxInternalInterrupt__INTC_NUMBER EQU 2
Display_SPI_TxInternalInterrupt__INTC_PRIOR_NUM EQU 7
Display_SPI_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Display_SPI_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Display_SPI_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x03
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x08
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x08

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Control_Reg_1_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_1_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x07
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK

/* Display_Control */
Display_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Display_Control_Sync_ctrl_reg__0__POS EQU 0
Display_Control_Sync_ctrl_reg__1__MASK EQU 0x02
Display_Control_Sync_ctrl_reg__1__POS EQU 1
Display_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Display_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Display_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Display_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Display_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Display_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Display_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Display_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Display_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Display_Control_Sync_ctrl_reg__2__MASK EQU 0x04
Display_Control_Sync_ctrl_reg__2__POS EQU 2
Display_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Display_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Display_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Display_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Display_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Display_Control_Sync_ctrl_reg__MASK EQU 0x07
Display_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Display_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Display_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* Readout_Control */
Readout_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Readout_Control_Sync_ctrl_reg__0__POS EQU 0
Readout_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Readout_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Readout_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Readout_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Readout_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Readout_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Readout_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Readout_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Readout_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Readout_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Readout_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Readout_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Readout_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Readout_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Readout_Control_Sync_ctrl_reg__MASK EQU 0x01
Readout_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Readout_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Readout_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

/* Readout_Counter */
Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Readout_Counter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Readout_Counter_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Readout_Counter_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_B0_UDB05_A0
Readout_Counter_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_B0_UDB05_A1
Readout_Counter_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Readout_Counter_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_B0_UDB05_D0
Readout_Counter_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_B0_UDB05_D1
Readout_Counter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Readout_Counter_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Readout_Counter_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_B0_UDB05_F0
Readout_Counter_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_B0_UDB05_F1
Readout_Counter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Readout_Counter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Readout_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB06_MSK
Readout_Counter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Readout_Counter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Readout_Counter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Readout_Counter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Readout_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Readout_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Readout_Counter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Readout_Counter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Readout_Counter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Readout_Counter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Readout_Counter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Readout_Counter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Readout_Counter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Readout_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
Readout_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Readout_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Readout_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Readout_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Readout_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Readout_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 72000000
BCLK__BUS_CLK__KHZ EQU 72000
BCLK__BUS_CLK__MHZ EQU 72
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
