#-----------------------------------------------------------
# PlanAhead v13.1
# Build 117799 by hdbuild on Thu Feb 17 11:38:00 PST 2011
# Start of session at: Fri Mar 15 17:15:44 2019
# Process ID: 54984
# Log file: C:/Users/AADHITHAN/Documents/xilinx/mux/planAhead_run_2/planAhead.log
# Journal file: C:/Users/AADHITHAN/Documents/xilinx/mux/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-Licensing 3] Your PlanAhead license expires in -1596 day(s)
INFO: [HD-ArchReader 0] Loading parts and site information from C:\Xilinx\ISE_DS\PlanAhead\parts\arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file 'C:\Xilinx\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file 'C:\Xilinx\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
start_gui -source C:/Users/AADHITHAN/Documents/xilinx/mux/pa.fromHdl.tcl
# create_project -name mux -dir "C:/Users/AADHITHAN/Documents/xilinx/mux/planAhead_run_2" -part xc6slx4tqg144-3
Parsing template File [C:\Xilinx\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:\Xilinx\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:\Xilinx\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Qt: Untested Windows version 6.2 detected!
Finished parsing template File [C:\Xilinx\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:\Xilinx\ISE_DS\ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:\Xilinx\ISE_DS\ISE\data\projnav\templates\ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top mux $srcset
# set_param project.paUcfFile  "mux.ucf"
# set hdlfile [add_files [list {mux.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# add_files "mux.ucf" -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx4tqg144-3
INFO: [PlanAhead-58] Using the Verific elaboration engine
Parsing VHDL file "C:\Xilinx\ISE_DS\PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing package <attributes>.
Analyzing Verilog file "C:\Users\AADHITHAN\Documents\xilinx\mux\mux.v" into library work
Parsing module <mux>.

Elaborating module <mux>.
Removing all analyzed parse trees
INFO: [HD-ArchReader 7] Loading clock regions from C:/Xilinx/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockRegion.xml
INFO: [HD-ArchReader 8] Loading clock buffers from C:/Xilinx/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockBuffers.xml
INFO: [HD-ArchReader 13] Loading package pin functions from C:/Xilinx/ISE_DS/PlanAhead/parts/xilinx/spartan6/PinFunctions.xml...
INFO: [HD-ArchReader 3] Loading package from C:/Xilinx/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx4/tqg144/Package.xml
INFO: [HD-ArchReader 4] Loading io standards from C:/Xilinx/ISE_DS/PlanAhead/./parts/xilinx/spartan6/IOStandards.xml
INFO: [HD-ArchReader 12] Loading device configuration modes from C:/Xilinx/ISE_DS/PlanAhead/parts/xilinx/spartan6/ConfigModes.xml
INFO: [HD-GDRC 0] Loading list of drcs for the architecture : C:/Xilinx/ISE_DS/PlanAhead/./parts/xilinx/spartan6/drc.xml
INFO: [HD-LIB 0] Reading timing library C:/Xilinx/ISE_DS/PlanAhead/./parts/xilinx/spartan6/spartan6.lib .
INFO: [HD-LIB 1] Done reading timing library C:/Xilinx/ISE_DS/PlanAhead/./parts/xilinx/spartan6/spartan6.lib .
Parsing UCF File [C:\Users\AADHITHAN\Documents\xilinx\mux\mux.ucf]
Finished Parsing UCF File [C:\Users\AADHITHAN\Documents\xilinx\mux\mux.ucf]
Time (s): 9.397w
Time (s): 11.486w
startgroup
set_property loc PAD1 [get_ports i1]
endgroup
startgroup
set_property loc PAD2 [get_ports i2]
endgroup
startgroup
set_property loc PAD3 [get_ports i3]
endgroup
startgroup
set_property loc PAD4 [get_ports i4]
endgroup
startgroup
set_property loc PAD5 [get_ports s0]
endgroup
startgroup
set_property loc PAD6 [get_ports s1]
endgroup
startgroup
set_property loc PAD7 [get_ports y]
endgroup
set_property prohibit 1 [get_sites P137]
set_property prohibit 0 [get_sites P137]
save_design
exit
INFO: [HD-Application 0] Exiting PlanAhead...
INFO: [HD-Licensing 2] Releasing license: PlanAhead
