-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.


-- Generated by Quartus Prime Version 18.1 (Build Build 625 09/12/2018)
-- Created on Wed Oct 02 13:05:00 2019

FUNCTION MemoryAccessController (clk, reset, req[7..0], act[7..0], adr0[24..0], adr1[24..0], adr2[24..0], adr3[24..0], adr4[24..0], adr5[24..0], adr6[24..0], adr7[24..0], dta0[32..0], dta1[32..0], dta2[32..0], dta3[32..0], dta4[32..0], dta5[32..0], dta6[32..0], dta7[32..0], rd[7..0], wr[7..0])
	WITH (DELAY, PRIO_0, PRIO_1, PRIO_2, PRIO_3, PRIO_4, PRIO_5, PRIO_6, PRIO_7)
	RETURNS (ena[7..0], rdy, mem_adr[24..0], mem_dta[32..0], mem_rd, mem_wr);
