SIMLOG:: Cycle           4 PC: 0000zzzz I: 0000zzzz R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle           5 PC: 0000zzzz I: 0000zzzz R: 0   0 00000000 M: 0 0 0000xxxx 00000000
SIMLOG:: Cycle           6 PC: 0000zzzz I: 0000zzzz R: 0   0 0000xxxx M: 0 0 0000xxxx 00000000
SIMLOG:: Cycle           7 PC: 0000zzzz I: 0000zzzz R: 0   0 0000xxxx M: 0 0 0000ffff 00000000
SIMLOG:: Cycle           8 PC: 0000zzzz I: 0000zzzz R: 1   1 0000ffff M: 0 0 0000ffff 00000000
SIMLOG:: Cycle           9 PC: 0000zzzz I: 0000zzzz R: 0   0 0000ffff M: 0 0 00000014 00000000
SIMLOG:: Cycle          10 PC: 0000zzzz I: 0000zzzz R: 1   2 00000014 M: 0 0 0000001e 00000000
SIMLOG:: Cycle          11 PC: 0000zzzz I: 0000zzzz R: 1   2 0000001e M: 0 0 00000000 00000000
SIMLOG:: Cycle          12 PC: 0000zzzz I: 0000zzzz R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Cycle          13 PC: 0000zzzz I: 0000zzzz R: 0   0 00000000 M: 0 0 00000000 00000000
SIMLOG:: Processor halted

SIMLOG:: sim_cycles          13

SIMLOG:: inst_count           4

SIMLOG:: dcachehit_count           5

SIMLOG:: icachehit_count           5

SIMLOG:: dcachereq_count           5

SIMLOG:: icachereq_count           5

