#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 30 13:30:14 2021
# Process ID: 9460
# Current directory: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12740 D:\malygit\Digital-electronics-1\Labs\07-ffs\ffs\ffs.xpr
# Log file: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/vivado.log
# Journal file: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vvivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.063 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_d_latch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_d_latch_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/d_latch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_latch'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_latch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_d_latch'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xelab -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_latch_behav xil_defaultlib.tb_d_latch -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_latch_behav xil_defaultlib.tb_d_latch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.d_latch [d_latch_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_d_latch
Built simulation snapshot tb_d_latch_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim/xsim.dir/tb_d_latch_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim/xsim.dir/tb_d_latch_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar 30 13:57:55 2021. For additional details about this file, please refer to the WebTalk help file at D:/vvivado/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 98.938 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 30 13:57:55 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1002.063 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_d_latch_behav -key {Behavioral:sim_1:Functional:tb_d_latch} -tclbatch {tb_d_latch.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_d_latch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: EMPTY SEQUENCE ERROR
Time: 90 ns  Iteration: 0  Process: /tb_d_latch/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_latch.vhd
Error: ENABLE SEQUENCE ERROR
Time: 170 ns  Iteration: 0  Process: /tb_d_latch/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_latch.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_d_latch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1002.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.063 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_d_latch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_d_latch_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xelab -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_latch_behav xil_defaultlib.tb_d_latch -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_latch_behav xil_defaultlib.tb_d_latch -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_d_latch_behav -key {Behavioral:sim_1:Functional:tb_d_latch} -tclbatch {tb_d_latch.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_d_latch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: EMPTY SEQUENCE ERROR
Time: 90 ns  Iteration: 0  Process: /tb_d_latch/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_latch.vhd
Error: ENABLE SEQUENCE ERROR
Time: 170 ns  Iteration: 0  Process: /tb_d_latch/p_stimulus  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_latch.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_d_latch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_ff_arst.vhd w ]
add_files -fileset sim_1 D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_ff_arst.vhd
update_compile_order -fileset sim_1
set_property top tb_d_ff_arst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top d_ff_arst [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_d_ff_arst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_d_ff_arst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/d_ff_arst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_arst'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_ff_arst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_d_ff_arst'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xelab -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_arst_behav xil_defaultlib.tb_d_ff_arst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_arst_behav xil_defaultlib.tb_d_ff_arst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.d_ff_arst [d_ff_arst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_d_ff_arst
Built simulation snapshot tb_d_ff_arst_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim/xsim.dir/tb_d_ff_arst_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim/xsim.dir/tb_d_ff_arst_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar 30 14:19:34 2021. For additional details about this file, please refer to the WebTalk help file at D:/vvivado/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 30 14:19:34 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.063 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_d_ff_arst_behav -key {Behavioral:sim_1:Functional:tb_d_ff_arst} -tclbatch {tb_d_ff_arst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_d_ff_arst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_d_ff_arst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1002.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.063 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_d_ff_arst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_d_ff_arst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_ff_arst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_d_ff_arst'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xelab -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_arst_behav xil_defaultlib.tb_d_ff_arst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_arst_behav xil_defaultlib.tb_d_ff_arst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.d_ff_arst [d_ff_arst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_d_ff_arst
Built simulation snapshot tb_d_ff_arst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_d_ff_arst_behav -key {Behavioral:sim_1:Functional:tb_d_ff_arst} -tclbatch {tb_d_ff_arst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_d_ff_arst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ERROR - FIRST FLIP
Time: 20 ns  Iteration: 0  Process: /tb_d_ff_arst/p_d_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_ff_arst.vhd
Note: ERROR - 2. FLIP
Time: 80 ns  Iteration: 0  Process: /tb_d_ff_arst/p_d_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_ff_arst.vhd
Note: ERROR - 3. FLIP
Time: 100 ns  Iteration: 0  Process: /tb_d_ff_arst/p_d_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_ff_arst.vhd
Note: ERROR - 4. FLIP
Time: 160 ns  Iteration: 0  Process: /tb_d_ff_arst/p_d_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_ff_arst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_d_ff_arst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_d_ff_arst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_d_ff_arst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_ff_arst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_d_ff_arst'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xelab -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_arst_behav xil_defaultlib.tb_d_ff_arst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_arst_behav xil_defaultlib.tb_d_ff_arst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.d_ff_arst [d_ff_arst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_d_ff_arst
Built simulation snapshot tb_d_ff_arst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_d_ff_arst_behav -key {Behavioral:sim_1:Functional:tb_d_ff_arst} -tclbatch {tb_d_ff_arst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_d_ff_arst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_d_ff_arst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/d_ff_rst.vhd w ]
add_files D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/d_ff_rst.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_ff_rst.vhd w ]
add_files -fileset sim_1 D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_ff_rst.vhd
update_compile_order -fileset sim_1
set_property top tb_d_ff_rst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top d_ff_rst [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_d_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_d_ff_rst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/d_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'd_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_d_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_d_ff_rst'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xelab -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_rst_behav xil_defaultlib.tb_d_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_rst_behav xil_defaultlib.tb_d_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.d_ff_rst [d_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_d_ff_rst
Built simulation snapshot tb_d_ff_rst_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim/xsim.dir/tb_d_ff_rst_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim/xsim.dir/tb_d_ff_rst_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar 30 14:44:42 2021. For additional details about this file, please refer to the WebTalk help file at D:/vvivado/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 30 14:44:42 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.063 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_d_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_d_ff_rst} -tclbatch {tb_d_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_d_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_d_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1002.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.063 ; gain = 0.000
close [ open D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/jk_ff_rst.vhd w ]
add_files D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/jk_ff_rst.vhd
update_compile_order -fileset sources_1
set_property top jk_ff_rst [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd w ]
add_files -fileset sim_1 D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_d_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_d_ff_rst_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xelab -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_rst_behav xil_defaultlib.tb_d_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_d_ff_rst_behav xil_defaultlib.tb_d_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_d_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_d_ff_rst} -tclbatch {tb_d_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_d_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_d_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_jk_ff_rst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_jk_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_jk_ff_rst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/jk_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jk_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_jk_ff_rst'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xelab -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_jk_ff_rst_behav xil_defaultlib.tb_jk_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_jk_ff_rst_behav xil_defaultlib.tb_jk_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.jk_ff_rst [jk_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_jk_ff_rst
Built simulation snapshot tb_jk_ff_rst_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim/xsim.dir/tb_jk_ff_rst_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim/xsim.dir/tb_jk_ff_rst_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar 30 15:31:08 2021. For additional details about this file, please refer to the WebTalk help file at D:/vvivado/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 30 15:31:08 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.063 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_jk_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_jk_ff_rst} -tclbatch {tb_jk_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_jk_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Failed 3
Time: 30 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: Failed 5
Time: 50 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: Failed 6
Time: 60 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: Failed 7
Time: 70 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: Failed 8
Time: 80 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: Failed 4
Time: 760 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: Failed 6
Time: 780 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: Failed 2
Time: 820 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: Failed 4
Time: 840 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: Failed 6
Time: 860 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: Failed 2
Time: 900 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: Failed 4
Time: 920 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: Failed 6
Time: 940 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: Failed 2
Time: 980 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: Failed 4
Time: 1 us  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_jk_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1002.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.063 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_jk_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_jk_ff_rst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_jk_ff_rst'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xelab -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_jk_ff_rst_behav xil_defaultlib.tb_jk_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_jk_ff_rst_behav xil_defaultlib.tb_jk_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.jk_ff_rst [jk_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_jk_ff_rst
Built simulation snapshot tb_jk_ff_rst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_jk_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_jk_ff_rst} -tclbatch {tb_jk_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_jk_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: FIRST RESET ERROR
Time: 20 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: FIRST TOGGLE ERROR
Time: 30 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: 3. TOGGLE ERROR
Time: 50 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: 2. RESET ERROR
Time: 60 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_jk_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_jk_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_jk_ff_rst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_jk_ff_rst'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xelab -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_jk_ff_rst_behav xil_defaultlib.tb_jk_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_jk_ff_rst_behav xil_defaultlib.tb_jk_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.jk_ff_rst [jk_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_jk_ff_rst
Built simulation snapshot tb_jk_ff_rst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_jk_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_jk_ff_rst} -tclbatch {tb_jk_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_jk_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 2. TOGGLE ERROR
Time: 40 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Error: 2. RESET ERROR
Time: 50 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: 3. TOGGLE ERROR
Time: 60 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: 4. TOGGLE ERROR
Time: 70 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_jk_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_jk_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_jk_ff_rst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_jk_ff_rst'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xelab -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_jk_ff_rst_behav xil_defaultlib.tb_jk_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_jk_ff_rst_behav xil_defaultlib.tb_jk_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.jk_ff_rst [jk_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_jk_ff_rst
Built simulation snapshot tb_jk_ff_rst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_jk_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_jk_ff_rst} -tclbatch {tb_jk_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_jk_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 2. TOGGLE ERROR - acceptable
Time: 40 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: 3. TOGGLE ERROR
Time: 60 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
Note: 4. TOGGLE ERROR
Time: 70 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_jk_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_jk_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_jk_ff_rst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_jk_ff_rst'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xelab -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_jk_ff_rst_behav xil_defaultlib.tb_jk_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_jk_ff_rst_behav xil_defaultlib.tb_jk_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.jk_ff_rst [jk_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_jk_ff_rst
Built simulation snapshot tb_jk_ff_rst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_jk_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_jk_ff_rst} -tclbatch {tb_jk_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_jk_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: 2. TOGGLE ERROR - acceptable
Time: 40 ns  Iteration: 0  Process: /tb_jk_ff_rst/p_jk_ff_rst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_jk_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_jk_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/t_ff_rst.vhd w ]
add_files D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/t_ff_rst.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd w ]
add_files -fileset sim_1 D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
update_compile_order -fileset sim_1
set_property top tb_t_ff_rst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top t_ff_rst [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_t_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_t_ff_rst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/t_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 't_ff_rst'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_t_ff_rst'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_t_ff_rst_behav xil_defaultlib.tb_t_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_t_ff_rst_behav xil_defaultlib.tb_t_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.t_ff_rst [t_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_t_ff_rst
Built simulation snapshot tb_t_ff_rst_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim/xsim.dir/tb_t_ff_rst_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.063 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_t_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_t_ff_rst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_t_ff_rst'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xelab -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_t_ff_rst_behav xil_defaultlib.tb_t_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_t_ff_rst_behav xil_defaultlib.tb_t_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.t_ff_rst [t_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_t_ff_rst
Built simulation snapshot tb_t_ff_rst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_t_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_t_ff_rst} -tclbatch {tb_t_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_t_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: FIRST TOGGLE ERROR
Time: 10 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: 2. TOGGLE ERROR
Time: 20 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: 4. TOGGLE ERROR
Time: 40 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: 5. TOGGLE ERROR
Time: 50 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: 6. TOGGLE ERROR
Time: 60 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_t_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.063 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_t_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_t_ff_rst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_t_ff_rst'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xelab -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_t_ff_rst_behav xil_defaultlib.tb_t_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_t_ff_rst_behav xil_defaultlib.tb_t_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.t_ff_rst [t_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_t_ff_rst
Built simulation snapshot tb_t_ff_rst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_t_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_t_ff_rst} -tclbatch {tb_t_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_t_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: FIRST TOGGLE ERROR
Time: 10 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: 2. TOGGLE ERROR
Time: 20 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: 3. TOGGLE ERROR
Time: 30 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: 4. TOGGLE ERROR
Time: 40 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: 5. TOGGLE ERROR
Time: 50 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: 6. TOGGLE ERROR
Time: 60 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_t_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_t_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_t_ff_rst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_t_ff_rst'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xelab -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_t_ff_rst_behav xil_defaultlib.tb_t_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_t_ff_rst_behav xil_defaultlib.tb_t_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.t_ff_rst [t_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_t_ff_rst
Built simulation snapshot tb_t_ff_rst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_t_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_t_ff_rst} -tclbatch {tb_t_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_t_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: FIRST TOGGLE ERROR
Time: 10 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: 2. TOGGLE ERROR
Time: 20 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: 3. TOGGLE ERROR
Time: 30 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: 4. TOGGLE ERROR
Time: 40 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: 5. TOGGLE ERROR
Time: 50 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: 6. TOGGLE ERROR
Time: 60 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_t_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_t_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_t_ff_rst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_t_ff_rst'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xelab -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_t_ff_rst_behav xil_defaultlib.tb_t_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_t_ff_rst_behav xil_defaultlib.tb_t_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.t_ff_rst [t_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_t_ff_rst
Built simulation snapshot tb_t_ff_rst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_t_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_t_ff_rst} -tclbatch {tb_t_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_t_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: FIRST TOGGLE ERROR
Time: 10 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: FIRST NO CHANGE ERROR
Time: 20 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: 2. TOGGLE ERROR
Time: 30 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: 3. TOGGLE ERROR
Time: 40 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: 2. NO CHANGE ERROR
Time: 50 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: 4. TOGGLE ERROR
Time: 60 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
Error: 3. NO CHANGE ERROR
Time: 70 ns  Iteration: 0  Process: /tb_t_ff_rst/p_t_ff_arst  File: D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_t_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_t_ff_rst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_t_ff_rst_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_t_ff_rst.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_t_ff_rst'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
"xelab -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_t_ff_rst_behav xil_defaultlib.tb_t_ff_rst -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vvivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f11f75270ac44e99a9bc1ecbf77c84e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_t_ff_rst_behav xil_defaultlib.tb_t_ff_rst -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.t_ff_rst [t_ff_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_t_ff_rst
Built simulation snapshot tb_t_ff_rst_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_t_ff_rst_behav -key {Behavioral:sim_1:Functional:tb_t_ff_rst} -tclbatch {tb_t_ff_rst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_t_ff_rst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_t_ff_rst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/top.vhd w ]
add_files D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/top.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_top.vhd w ]
add_files -fileset sim_1 D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sim_1/new/tb_top.vhd
update_compile_order -fileset sim_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: t_ff_rst
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1484.371 ; gain = 255.813
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 't_ff_rst' [D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/t_ff_rst.vhd:16]
INFO: [Synth 8-256] done synthesizing module 't_ff_rst' (1#1) [D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/t_ff_rst.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1560.063 ; gain = 331.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1571.336 ; gain = 342.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1571.336 ; gain = 342.777
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1571.336 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1608.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1701.824 ; gain = 473.266
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.824 ; gain = 699.762
close_design
set_property top top [current_fileset]
update_compile_order -fileset sources_1
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1701.824 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/top.vhd:15]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/d_ff_rst.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (1#1) [D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/d_ff_rst.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/top.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1701.824 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1701.824 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1701.824 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1701.824 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1701.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.094 ; gain = 45.270
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.094 ; gain = 45.270
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1747.094 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/top.vhd:15]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/d_ff_rst.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (1#1) [D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/d_ff_rst.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/top.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1747.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1747.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1747.094 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.094 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.094 ; gain = 0.000
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.094 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1747.094 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/top.vhd:15]
INFO: [Synth 8-638] synthesizing module 'd_ff_rst' [D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/d_ff_rst.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'd_ff_rst' (1#1) [D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/d_ff_rst.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [D:/malygit/Digital-electronics-1/Labs/07-ffs/ffs/ffs.srcs/sources_1/new/top.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1747.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1747.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1747.094 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.094 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.094 ; gain = 0.000
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.094 ; gain = 0.000
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 30 17:14:30 2021...
