-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 1  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 1  
 Total paths eligible for improvement: 5       
 Total paths improved: 4       
-------------------------

Path 1
------------------------
From: top_sb_0/CORERESETP_0/release_sdif2_core:CLK
  To: top_sb_0/CORERESETP_0/release_sdif2_core_q1:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -125 ps
------------------------
  On sink pin: top_sb_0/CORERESETP_0/release_sdif2_core_q1:D
-------------------------------------
  Pin max-delay slack:    19797 ps
  Min-delay inserted:      1023 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_top_sb_0/CORERESETP_0/release_sdif2_core_q1_CFG1A_TEST


Path 2
------------------------
From: top_sb_0/CORERESETP_0/release_sdif3_core:CLK
  To: top_sb_0/CORERESETP_0/release_sdif3_core_q1:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -111 ps
------------------------
  On sink pin: top_sb_0/CORERESETP_0/release_sdif3_core_q1:D
-------------------------------------
  Pin max-delay slack:    19784 ps
  Min-delay inserted:      1023 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_top_sb_0/CORERESETP_0/release_sdif3_core_q1_CFG1A_TEST


Path 3
------------------------
From: top_sb_0/CORERESETP_0/release_sdif1_core:CLK
  To: top_sb_0/CORERESETP_0/release_sdif1_core_q1:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -109 ps
------------------------
  On sink pin: top_sb_0/CORERESETP_0/release_sdif1_core_q1:D
-------------------------------------
  Pin max-delay slack:    19781 ps
  Min-delay inserted:       925 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_top_sb_0/CORERESETP_0/release_sdif1_core_q1_CFG1A_TEST


Path 4
------------------------
From: top_sb_0/CORERESETP_0/release_sdif0_core:CLK
  To: top_sb_0/CORERESETP_0/release_sdif0_core_q1:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -100 ps
------------------------
  On sink pin: top_sb_0/CORERESETP_0/release_sdif0_core_q1:D
-------------------------------------
  Pin max-delay slack:    19772 ps
  Min-delay inserted:       811 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_top_sb_0/CORERESETP_0/release_sdif0_core_q1_CFG1A_TEST


Path 5
------------------------
From: top_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0
  To: top_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHMASTLOCK:D
Operating Conditions: WORST
------------------------
Path min-delay slack:       -59 ps
------------------------
... None of the following nets could be modified:
      top_sb_0/CCC_0/GL0_net
      top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB10_rgbr_net_1
      top_sb_0/CCC_0/GL0_INST/U0_YNn_GSouth



-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 2  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 2  
 Total paths eligible for improvement: 1       
 Total paths improved: 0       
-------------------------

Path 1
------------------------
From: top_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0
  To: top_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHMASTLOCK:D
Operating Conditions: WORST
------------------------
Path min-delay slack:       -59 ps
------------------------
... None of the following nets could be modified:
      top_sb_0/CCC_0/GL0_INST/U0_YNn_GSouth
      top_sb_0/CCC_0/GL0_net
      top_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB10_rgbr_net_1


Note:
    [1]: A net cannot be modified for repair if:
         - it is hardwired, preserved, or global;
         - the sink pin is a clock pin;
         - the sink pin has negative max-delay slack allowance;

    [2]: A location is not feasible for inserting a delay buffer if the estimated minimum delay to be inserted might exceed the max-delay slack allowance of the sink pin.

    [3]: The I/O delay taps cannot be used to fix hold violations in RTG4 design if it is a MSIO or MSIOD that drives a GB.



