pin,slack
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNIQ9P7R:A,6487
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNIQ9P7R:B,5257
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNIQ9P7R:C,4652
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNIQ9P7R:D,4524
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNIQ9P7R:Y,4524
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[0]:A,6284
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[0]:B,3806
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[0]:C,7413
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[0]:D,7281
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[0]:Y,3806
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:B,3692
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:C,3710
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:D,7015
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:FCI,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:S,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:A,7428
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:B,7267
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:C,7186
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:FCI,7125
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:FCO,7125
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:S,7176
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:CLK,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:D,6797
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:EN,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:Q,8655
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPB,
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_both_9_iv_i[0]:A,7582
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_both_9_iv_i[0]:B,7537
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_both_9_iv_i[0]:C,5699
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_both_9_iv_i[0]:D,6231
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_both_9_iv_i[0]:Y,5699
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_4:IPENn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_24:C,8459
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_24:IPC,8459
FAB_INT_sb_0/CoreAPB3_0/iPSELS[0]:A,3160
FAB_INT_sb_0/CoreAPB3_0/iPSELS[0]:B,3124
FAB_INT_sb_0/CoreAPB3_0/iPSELS[0]:C,2194
FAB_INT_sb_0/CoreAPB3_0/iPSELS[0]:D,2775
FAB_INT_sb_0/CoreAPB3_0/iPSELS[0]:Y,2194
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_write_tx:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_write_tx:CLK,7125
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_write_tx:D,3551
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_write_tx:Q,7125
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s[6]:B,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s[6]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s[6]:S,7292
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[2]:CLK,4894
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[2]:D,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[2]:EN,8393
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[2]:Q,4894
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_4:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe_RNO:A,7590
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe_RNO:B,6305
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe_RNO:C,7446
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe_RNO:Y,6305
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:A,3483
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPA,3483
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]:A,4772
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]:B,4563
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]:C,3595
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]:D,3238
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]:FCO,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[1]:Y,3238
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[2]:CLK,3783
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[2]:D,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[2]:EN,6202
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[2]:Q,3783
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_17:C,8764
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_17:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_17:IPC,8764
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[1]:CLK,3931
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[1]:D,2724
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[1]:EN,8393
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[1]:Q,3931
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_7:IPENn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_22:IPENn,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:CLK,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:D,7386
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:EN,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:Q,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_13:C,8684
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_13:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_13:IPC,8684
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[5]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[5]:CLK,2506
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[5]:D,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[5]:EN,6202
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[5]:Q,2506
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_26:C,8732
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_26:IPC,8732
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_x3[1]:A,7569
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_x3[1]:B,7512
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_x3[1]:Y,7512
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:CAN_RXBUS_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:CAN_TXBUS_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:CAN_TX_EBL_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:CLK_BASE,1746
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:CLK_MDDR_APB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:COLF,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:CONFIG_PRESET_N,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:CRSF,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2HCALIB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[0],4469
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[10],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[11],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[12],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[13],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[14],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[15],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[1],5841
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[2],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[3],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[4],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[5],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[6],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[7],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[8],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2H_INTERRUPT[9],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2_DMAREADY[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F2_DMAREADY[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_AVALID,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_HOSTDISCON,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_IDDIG,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_LINESTATE[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_LINESTATE[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_M3_RESET_N,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_PLL_LOCK,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_RXACTIVE,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_RXERROR,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_RXVALID,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_RXVALIDH,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_SESSEND,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_TXREADY,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_VBUSVALID,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_VSTATUS[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_VSTATUS[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_VSTATUS[2],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_VSTATUS[3],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_VSTATUS[4],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_VSTATUS[5],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_VSTATUS[6],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_VSTATUS[7],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_XDATAIN[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_XDATAIN[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_XDATAIN[2],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_XDATAIN[3],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_XDATAIN[4],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_XDATAIN[5],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_XDATAIN[6],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FAB_XDATAIN[7],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FPGA_MDDR_ARESET_N,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:FPGA_RESET_N,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[10],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[11],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[12],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[13],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[14],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[15],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[16],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[17],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[18],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[19],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[20],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[21],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[22],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[23],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[24],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[25],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[26],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[27],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[28],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[29],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[2],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[30],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[31],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[3],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[4],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[5],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[6],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[7],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[8],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARADDR_HADDR1[9],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARBURST_HTRANS1[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARBURST_HTRANS1[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARID_HSEL1[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARID_HSEL1[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARID_HSEL1[2],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARID_HSEL1[3],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARLEN_HBURST1[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARLEN_HBURST1[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARLEN_HBURST1[2],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARLEN_HBURST1[3],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARLOCK_HMASTLOCK1[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARLOCK_HMASTLOCK1[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARSIZE_HSIZE1[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARSIZE_HSIZE1[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_ARVALID_HWRITE1,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[10],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[11],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[12],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[13],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[14],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[15],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[16],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[17],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[18],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[19],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[20],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[21],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[22],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[23],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[24],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[25],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[26],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[27],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[28],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[29],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[2],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[30],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[31],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[3],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[4],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[5],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[6],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[7],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[8],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWADDR_HADDR0[9],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWBURST_HTRANS0[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWBURST_HTRANS0[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWID_HSEL0[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWID_HSEL0[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWID_HSEL0[2],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWID_HSEL0[3],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWLEN_HBURST0[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWLEN_HBURST0[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWLEN_HBURST0[2],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWLEN_HBURST0[3],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWLOCK_HMASTLOCK0[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWLOCK_HMASTLOCK0[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWSIZE_HSIZE0[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWSIZE_HSIZE0[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_AWVALID_HWRITE0,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_BREADY,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_DMAREADY[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_DMAREADY[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[10],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[11],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[12],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[13],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[14],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[15],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[16],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[17],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[18],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[19],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[20],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[21],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[22],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[23],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[24],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[25],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[26],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[27],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[28],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[29],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[2],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[30],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[31],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[3],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[4],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[5],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[6],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[7],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[8],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ADDR[9],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_ENABLE,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_MASTLOCK,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_READY,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_SEL,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_SIZE[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_SIZE[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_TRANS1,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[10],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[11],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[12],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[13],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[14],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[15],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[16],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[17],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[18],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[19],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[20],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[21],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[22],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[23],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[24],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[25],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[26],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[27],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[28],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[29],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[2],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[30],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[31],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[3],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[4],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[5],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[6],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[7],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[8],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WDATA[9],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_FM0_WRITE,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ADDR[0],1746
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ADDR[12],3124
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ADDR[13],2194
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ADDR[14],2194
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ADDR[15],2775
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ADDR[1],2463
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ADDR[2],1958
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ADDR[3],2931
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ADDR[4],2386
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ADDR[5],2602
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ADDR[6],2327
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ADDR[7],2324
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_ENABLE,3417
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[0],2324
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[10],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[11],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[12],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[13],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[14],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[15],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[16],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[17],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[18],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[19],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[1],2320
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[20],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[21],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[22],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[23],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[24],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[25],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[26],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[27],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[28],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[29],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[2],3483
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[30],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[31],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[3],3521
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[4],3386
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[5],3464
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[6],3548
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[7],3549
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[8],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RDATA[9],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_READY,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_RESP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_SEL,3160
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_WDATA[0],5699
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_WDATA[1],6963
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_WDATA[2],7075
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_WDATA[3],6983
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_WDATA[4],6952
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_WDATA[5],7045
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_WDATA[6],7009
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_WDATA[7],6555
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_HM0_WRITE,3328
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_RMW_AXI,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_RREADY,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[10],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[11],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[12],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[13],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[14],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[15],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[16],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[17],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[18],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[19],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[20],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[21],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[22],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[23],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[24],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[25],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[26],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[27],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[28],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[29],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[2],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[30],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[31],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[32],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[33],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[34],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[35],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[36],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[37],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[38],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[39],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[3],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[40],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[41],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[42],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[43],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[44],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[45],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[46],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[47],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[48],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[49],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[4],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[50],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[51],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[52],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[53],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[54],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[55],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[56],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[57],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[58],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[59],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[5],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[60],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[61],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[62],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[63],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[6],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[7],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[8],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WDATA_HWDATA01[9],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WID_HREADY01[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WID_HREADY01[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WID_HREADY01[2],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WID_HREADY01[3],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WLAST,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WSTRB[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WSTRB[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WSTRB[2],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WSTRB[3],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WSTRB[4],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WSTRB[5],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WSTRB[6],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WSTRB[7],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:F_WVALID,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:GTX_CLKPF,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:I2C0_BCLK,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:I2C0_SCL_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:I2C0_SDA_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:I2C1_BCLK,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:I2C1_SCL_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:I2C1_SDA_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PADDR[10],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PADDR[2],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PADDR[3],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PADDR[4],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PADDR[5],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PADDR[6],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PADDR[7],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PADDR[8],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PADDR[9],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PENABLE,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PSEL,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[10],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[11],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[12],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[13],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[14],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[15],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[2],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[3],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[4],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[5],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[6],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[7],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[8],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWDATA[9],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDDR_FABRIC_PWRITE,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MDIF,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO0A_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO10A_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO11A_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO11B_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO12A_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO13A_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO14A_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO15A_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO16A_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO17B_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO18B_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO19B_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO1A_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO20B_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO21B_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO22B_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO24B_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO25B_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO26B_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO27B_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO28B_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO29B_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO2A_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO30B_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO31B_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO3A_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO4A_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO5A_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO6A_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO7A_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO8A_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MGPIO9A_F2H_GPIN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART0_CTS_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART0_DCD_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART0_DSR_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART0_DTR_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART0_RI_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART0_RTS_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART0_RXD_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART0_SCK_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART0_TXD_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART1_CTS_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART1_DCD_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART1_DSR_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART1_RI_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART1_RTS_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART1_RXD_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART1_SCK_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:MMUART1_TXD_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[10],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[11],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[12],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[13],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[14],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[15],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[16],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[17],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[18],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[19],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[20],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[21],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[22],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[23],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[24],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[25],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[26],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[27],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[28],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[29],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[2],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[30],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[31],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[3],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[4],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[5],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[6],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[7],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[8],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PRDATA[9],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PREADY,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PER2_FABRIC_PSLVERR,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:PRESET_N,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[2],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[3],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[4],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[5],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[6],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[7],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[8],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RCGF[9],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RXDF[0],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RXDF[1],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RXDF[2],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RXDF[3],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RXDF[4],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RXDF[5],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RXDF[6],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RXDF[7],
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RX_CLKPF,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RX_DVF,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RX_ERRF,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:RX_EV,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SLEEPHOLDREQ,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SMBALERT_NI0,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SMBALERT_NI1,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SMBSUS_NI0,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SMBSUS_NI1,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI0_CLK_IN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI0_SDI_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI0_SDO_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI0_SS0_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI0_SS1_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI0_SS2_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI0_SS3_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI1_CLK_IN,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI1_SDI_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI1_SDO_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI1_SS0_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI1_SS1_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI1_SS2_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:SPI1_SS3_F2H_SCP,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:TX_CLKPF,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:USER_MSS_GPIO_RESET_N,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:USER_MSS_RESET_N,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_005_IP:XCLK_FAB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_RNO[0]:A,7592
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_RNO[0]:Y,7592
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_19:C,8770
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_19:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_19:IPC,8770
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[2]:CLK,7368
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[2]:D,6162
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[2]:Q,7368
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPA,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[1]:A,5039
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[1]:B,7501
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[1]:C,7405
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[1]:Y,5039
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNIB14E6[2]:A,6202
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNIB14E6[2]:B,7368
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNIB14E6[2]:Y,6202
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1_i:A,7354
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1_i:B,5067
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1_i:C,7337
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1_i:Y,5067
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg5_0_i:A,7445
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg5_0_i:B,7353
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg5_0_i:Y,7353
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_34:IPENn,
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][3]:ALn,6755
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][3]:CLK,5142
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][3]:D,6983
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][3]:EN,3458
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][3]:Q,5142
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_0:A,2403
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_0:B,3776
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_0:C,3783
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_0:D,3491
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_0:FCI,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_0:FCO,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_0:Y,2403
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:A,6098
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:B,6041
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:C,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:Y,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_1:IPCLKn,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[1]:A,3238
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[1]:B,5621
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[1]:C,7478
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[1]:D,7150
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[1]:FCI,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[1]:Y,3238
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO:A,6452
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO:B,6302
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO:C,7469
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO:D,7366
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO:Y,6302
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_0:CLK,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_0:IPCLKn,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPB,
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_a3_4:A,3458
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_a3_4:B,5242
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_a3_4:C,3542
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_a3_4:Y,3458
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:A,5841
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPA,5841
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:CLK,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:D,7592
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:EN,5067
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:Q,7292
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:IPB,
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a0_0_RNO[0]:A,3757
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a0_0_RNO[0]:B,2386
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a0_0_RNO[0]:C,5447
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a0_0_RNO[0]:D,5344
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a0_0_RNO[0]:Y,2386
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_14:C,8708
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_14:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_14:IPC,8708
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[3]:CLK,7220
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[3]:D,6983
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[3]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[3]:Q,7220
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0[5]:A,3583
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0[5]:B,6441
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0[5]:Y,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_2:A,2506
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_2:B,3879
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_2:C,3886
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_2:D,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_2:FCI,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_2:FCO,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_2:Y,2506
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_8:IPENn,
FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int_4:A,7645
FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int_4:B,7537
FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int_4:C,7485
FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int_4:Y,7485
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_1_RNO:A,2909
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_1_RNO:B,2778
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_1_RNO:C,2724
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_1_RNO:Y,2724
FAB_INT_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn,
FAB_INT_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:CLK,7485
FAB_INT_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:D,8655
FAB_INT_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:Q,7485
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[4]:A,7557
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[4]:B,7636
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[4]:Y,7557
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[4]:A,6307
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[4]:B,5051
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[4]:C,7469
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[4]:D,6045
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[4]:Y,5051
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[0]:CLK,6184
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[0]:D,7418
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[0]:Q,6184
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:IPA,
FAB_INT_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn,
FAB_INT_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK,8521
FAB_INT_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:D,8655
FAB_INT_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:Q,8521
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPB,
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_a3_5:A,3691
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_a3_5:B,3664
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_a3_5:C,3456
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_a3_5:D,3266
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_a3_5:Y,3266
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_9:IPENn,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:A,7428
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:B,3800
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:C,3602
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:FCI,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:FCO,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:S,3602
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[3]:CLK,5213
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[3]:D,6375
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[3]:EN,7282
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[3]:Q,5213
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_21:EN,4897
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_21:IPENn,4897
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[5]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[5]:CLK,7528
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[5]:D,3444
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[5]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[5]:Q,7528
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:A,7606
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:B,7506
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:C,5024
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:Y,5024
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_30:IPENn,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[4]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[4]:CLK,8761
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[4]:D,6952
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[4]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[4]:Q,8761
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILM6PM5[9]:B,7357
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILM6PM5[9]:C,4413
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILM6PM5[9]:D,6995
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILM6PM5[9]:FCI,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILM6PM5[9]:FCO,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNILM6PM5[9]:S,4311
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_a3[5]:A,6472
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_a3[5]:B,6344
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_a3[5]:C,5116
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_a3[5]:D,3809
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_a3[5]:Y,3809
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[3]:CLK,4750
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[3]:D,4413
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[3]:Q,4750
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY6:A,6356
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY6:B,7447
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY6:C,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY6:Y,6356
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:A,7424
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:B,3761
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:C,3602
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:FCI,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:FCO,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:S,3602
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:A,3548
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPA,3548
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s[6]:B,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s[6]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s[6]:S,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples_RNIB13JD[0]:A,5133
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples_RNIB13JD[0]:B,5063
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples_RNIB13JD[0]:Y,5063
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:A,3521
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPA,3521
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3[5]:A,6279
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3[5]:B,3444
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3[5]:C,6331
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3[5]:D,6228
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3[5]:Y,3444
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_a3_i:A,4740
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_a3_i:B,3551
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_a3_i:C,5578
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_a3_i:D,4461
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_a3_i:Y,3551
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]:A,4772
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]:B,4563
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]:C,3595
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]:D,3238
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]:FCO,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[3]:Y,3238
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_a2[0]:A,7606
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_a2[0]:B,7493
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_a2[0]:C,5055
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_state_ns_0_a2[0]:Y,5055
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_3:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[9]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[9]:CLK,4379
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[9]:D,4311
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[9]:Q,4379
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[5]:A,6527
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[5]:B,6427
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[5]:C,4468
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[5]:D,4441
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[5]:Y,4441
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[5]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[5]:CLK,7420
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[5]:D,3809
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[5]:Q,7420
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[1]:CLK,4079
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[1]:D,5039
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[1]:EN,8393
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[1]:Q,4079
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[4]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[4]:CLK,4807
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[4]:D,4396
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[4]:Q,4807
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:CLK,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:D,7403
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:EN,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:Q,8655
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNIFQM3D[7]:A,3896
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNIFQM3D[7]:B,5027
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNIFQM3D[7]:Y,3896
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[0]:CLK,2818
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[0]:D,7512
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[0]:EN,7282
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[0]:Q,2818
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_6:EN,6917
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_6:IPENn,6917
FAB_INT_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn,
FAB_INT_sb_0/CORERESETP_0/RESET_N_M2F_q1:CLK,8655
FAB_INT_sb_0/CORERESETP_0/RESET_N_M2F_q1:Q,8655
FAB_INT_sb_0/CoreAPB3_0/iPSELS_raw_2_adflt_0:A,2194
FAB_INT_sb_0/CoreAPB3_0/iPSELS_raw_2_adflt_0:B,2194
FAB_INT_sb_0/CoreAPB3_0/iPSELS_raw_2_adflt_0:Y,2194
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[4]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[4]:CLK,5192
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[4]:D,7159
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[4]:Q,5192
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO_0[7]:A,6341
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO_0[7]:B,6249
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO_0[7]:C,4023
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO_0[7]:D,3896
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO_0[7]:Y,3896
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[5]:B,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[5]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[5]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[5]:S,7311
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY:CLK,5289
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY:D,7573
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY:EN,6356
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY:Q,5289
FAB_INT_sb_0/CORERESETP_0/mss_ready_state:ALn,8521
FAB_INT_sb_0/CORERESETP_0/mss_ready_state:CLK,7447
FAB_INT_sb_0/CORERESETP_0/mss_ready_state:EN,8556
FAB_INT_sb_0/CORERESETP_0/mss_ready_state:Q,7447
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[1]:B,7319
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[1]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[1]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[1]:S,7396
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_a3_0:A,4420
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_a3_0:B,4373
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_a3_0:Y,4373
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write_RNO:A,2830
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write_RNO:B,7361
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write_RNO:Y,2830
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:A,7629
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:B,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:C,7469
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:D,7397
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_clock8:Y,7397
GPIO_IN_ibuf[0]/U0/U_IOINFF:A,
GPIO_IN_ibuf[0]/U0/U_IOINFF:Y,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write:CLK,5992
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write:D,2830
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/fifo_write:Q,5992
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[3]:A,3704
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[3]:B,3640
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[3]:C,7589
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[3]:D,3521
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[3]:Y,3521
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe:CLK,7447
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe:D,6305
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe:EN,8393
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/stop_strobe:Q,7447
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[0]:CLK,6447
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[0]:D,7327
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[0]:Q,6447
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPA,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_0:IPC,
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_0_a3:A,4589
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_0_a3:B,3458
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_0_a3:C,4537
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_0_a3:D,4160
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_0_a3:Y,3458
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_28:IPENn,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_23:IPENn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[3]:CLK,3491
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[3]:D,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[3]:EN,6202
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[3]:Q,3491
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:CLK,7319
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:D,7396
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:EN,8481
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:Q,7319
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[1]:A,7534
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[1]:B,7485
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[1]:C,2724
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[1]:D,6079
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNO[1]:Y,2724
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_115:B,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_115:FCO,7292
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_m2_2_0:A,4107
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_m2_2_0:B,4007
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_m2_2_0:C,3939
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_m2_2_0:D,3779
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_m2_2_0:Y,3779
INT_obuf[1]/U0/U_IOPAD:D,
INT_obuf[1]/U0/U_IOPAD:E,
INT_obuf[1]/U0/U_IOPAD:PAD,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_2:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_1[1]:A,3595
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_1[1]:B,5289
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_1[1]:Y,3595
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:CLK,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:D,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:EN,5067
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:Q,7377
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:A,4469
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPA,4469
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_116:B,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_116:FCO,7292
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_3:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF2UI9:A,4707
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF2UI9:B,5913
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF2UI9:C,4551
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF2UI9:D,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF2UI9:FCO,5522
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF2UI9:Y,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:B,6223
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:C,7186
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:D,7015
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:FCI,7125
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_s_6:S,6223
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_4_2[0]:A,2332
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_4_2[0]:B,2324
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_4_2[0]:C,2463
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_4_2[0]:D,2327
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_4_2[0]:Y,2324
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:IPA,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPA,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_32:IPENn,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPA,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_10:IPENn,
FAB_INT_sb_0/CORERESETP_0/mss_ready_select6:A,7531
FAB_INT_sb_0/CORERESETP_0/mss_ready_select6:B,7447
FAB_INT_sb_0/CORERESETP_0/mss_ready_select6:Y,7447
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[2]:A,5357
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[2]:B,4017
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[2]:C,7413
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[2]:Y,4017
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:A,7405
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:B,3742
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:C,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:FCI,3615
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:FCO,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:S,3621
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[7]:A,3732
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[7]:B,3668
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[7]:C,7617
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[7]:D,3549
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[7]:Y,3549
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:CLK,7338
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:D,7368
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:EN,5067
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:Q,7338
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_24:IPCLKn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[2]:B,7338
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[2]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[2]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[2]:S,7368
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[1]:A,7550
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[1]:B,7485
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[1]:C,7430
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[1]:Y,7430
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[0]:CLK,4551
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[0]:D,4423
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[0]:Q,4551
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i:A,7461
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i:B,7423
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i:C,5003
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i:D,3545
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i:Y,3545
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_neg[0]:ALn,6755
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_neg[0]:CLK,4007
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_neg[0]:D,5699
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_neg[0]:EN,1816
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_neg[0]:Q,4007
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_RNO:A,7565
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_RNO:Y,7565
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[0]:A,7585
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[0]:B,7657
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[0]:Y,7585
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3_1[5]:A,3492
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3_1[5]:B,3444
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3_1[5]:Y,3444
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[0]:A,6406
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[0]:B,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[0]:Y,6406
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:IPB,
FAB_INT_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn,
FAB_INT_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:CLK,8655
FAB_INT_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:Q,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_35:IPENn,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:CLK,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:D,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:EN,8481
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[6]:Q,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u_1_0:A,6243
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u_1_0:B,6160
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u_1_0:C,5040
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u_1_0:D,2403
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u_1_0:Y,2403
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_both[0]:ALn,6755
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_both[0]:CLK,4007
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_both[0]:D,5699
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_both[0]:EN,1816
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_both[0]:Q,4007
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[2]:CLK,4825
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[2]:D,6375
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[2]:EN,7282
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[2]:Q,4825
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[1]:CLK,4823
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[1]:D,8647
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[1]:EN,3658
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[1]:Q,4823
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPB,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPC,
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_neg13_0_a3:A,6337
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_neg13_0_a3:B,6231
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_neg13_0_a3:Y,6231
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:CLK,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:D,6797
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:EN,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[7]:Q,8655
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5[6]:A,5684
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5[6]:B,4441
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5[6]:C,3444
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5[6]:Y,3444
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[1]:CLK,2403
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[1]:D,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[1]:EN,6202
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[1]:Q,2403
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_10:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_10:IPC,
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.GPOUT_reg[0]:ALn,6755
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.GPOUT_reg[0]:CLK,4376
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.GPOUT_reg[0]:D,6893
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.GPOUT_reg[0]:EN,3003
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.GPOUT_reg[0]:Q,4376
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_0_a3_RNO:A,4537
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_0_a3_RNO:B,4603
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_0_a3_RNO:Y,4537
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:A,7581
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:B,7516
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:C,7420
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:D,6121
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3]:Y,6121
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:CLK,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:D,7592
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:EN,8481
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[0]:Q,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_3:A,2506
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_3:B,2403
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_3:C,4825
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_3:FCI,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_3:Y,2403
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_parity_err_0_sqmuxa:A,5158
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_parity_err_0_sqmuxa:B,5012
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_parity_err_0_sqmuxa:C,3725
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_parity_err_0_sqmuxa:D,3602
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_parity_err_0_sqmuxa:Y,3602
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPB,
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].gpin2[0]:ALn,6755
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].gpin2[0]:CLK,6231
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].gpin2[0]:D,8655
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].gpin2[0]:Q,6231
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_7:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_parity_err_0_sqmuxa_1:A,5111
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_parity_err_0_sqmuxa_1:B,4955
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_parity_err_0_sqmuxa_1:C,3668
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_parity_err_0_sqmuxa_1:D,3545
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/un1_parity_err_0_sqmuxa_1:Y,3545
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_23:IPENn,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[6]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[6]:CLK,3839
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[6]:D,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[6]:Q,3839
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_31:IPENn,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_1:A,2921
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_1:B,2821
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_1:C,2814
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_1:D,2506
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_1:FCI,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_1:FCO,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_wmux_1:Y,2506
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIUNV756[10]:B,7376
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIUNV756[10]:C,4423
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIUNV756[10]:D,7014
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIUNV756[10]:FCI,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIUNV756[10]:FCO,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIUNV756[10]:S,4294
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_1[3]:A,3595
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_1[3]:B,5289
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_1[3]:Y,3595
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIL63E55[8]:B,7338
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIL63E55[8]:C,4396
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIL63E55[8]:D,6976
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIL63E55[8]:FCI,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIL63E55[8]:FCO,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIL63E55[8]:S,4347
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[2]:B,7338
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[2]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[2]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[2]:S,7368
GPIO_IN_ibuf[0]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[0]/U0/U_IOPAD:Y,
FAB_INT_sb_0/CoreAPB3_0/iPSELS[1]:A,3316
FAB_INT_sb_0/CoreAPB3_0/iPSELS[1]:B,3245
FAB_INT_sb_0/CoreAPB3_0/iPSELS[1]:C,2320
FAB_INT_sb_0/CoreAPB3_0/iPSELS[1]:D,2930
FAB_INT_sb_0/CoreAPB3_0/iPSELS[1]:Y,2320
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:A,7428
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:B,3799
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:C,3602
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:FCI,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:FCO,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:S,3602
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[0]:CLK,8782
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[0]:D,6893
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[0]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[0]:Q,8782
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0]:A,7418
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0]:B,7516
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0]:Y,7418
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_pos[0]:ALn,6755
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_pos[0]:CLK,4107
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_pos[0]:D,5699
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_pos[0]:EN,1816
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_pos[0]:Q,4107
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[5]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[5]:CLK,4707
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[5]:D,4379
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[5]:Q,4707
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_both13_0_x2:A,6281
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_both13_0_x2:B,6231
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_both13_0_x2:Y,6231
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[3]:CLK,6160
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[3]:D,5071
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[3]:Q,6160
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI9ROMJ6[11]:B,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI9ROMJ6[11]:C,4423
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI9ROMJ6[11]:D,7023
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI9ROMJ6[11]:FCI,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI9ROMJ6[11]:FCO,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI9ROMJ6[11]:S,4277
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[5]:A,7562
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[5]:B,7639
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[5]:Y,7562
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:B,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:C,4423
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:D,7023
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:FCI,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO[12]:S,4260
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:A,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[2]:CLK,5499
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[2]:D,8647
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[2]:EN,3658
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[2]:Q,5499
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_28:IPENn,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPB,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:CLK,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:D,7592
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:EN,4871
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:Q,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_8:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty:A,6447
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty:B,5081
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty:C,6302
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty:D,6191
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty:Y,5081
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_5:IPENn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:A,6379
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:B,4360
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:C,4463
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:D,3319
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:Y,3319
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_29:IPENn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1]:A,6377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1]:B,7508
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1]:Y,6377
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/overflow_reg8:A,4093
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/overflow_reg8:B,6449
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/overflow_reg8:Y,4093
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[0]:CLK,2711
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[0]:D,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[0]:EN,6202
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[0]:Q,2711
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_5:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_a3[0]:A,7601
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_a3[0]:B,7512
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_a3[0]:Y,7512
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:CLK,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:D,7311
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:EN,8481
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:Q,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[6]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[6]:CLK,8765
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[6]:D,7009
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[6]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[6]:Q,8765
FAB_INT_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn,
FAB_INT_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:CLK,7537
FAB_INT_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:D,8655
FAB_INT_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:Q,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_o2:A,3328
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_o2:B,3417
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_o2:Y,3328
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[6]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[6]:CLK,6228
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[6]:D,8647
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[6]:EN,3658
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[6]:Q,6228
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5[7]:A,5684
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5[7]:B,4441
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5[7]:C,3444
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5[7]:Y,3444
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:A,4807
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:B,4750
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:C,4662
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:D,4551
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1:Y,4551
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[3]:CLK,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[3]:D,6406
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[3]:EN,6026
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[3]:Q,7537
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][5]:ALn,6755
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][5]:CLK,3779
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][5]:D,7045
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][5]:EN,3458
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][5]:Q,3779
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_15:C,7503
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_15:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_15:IPC,7503
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNO:A,4976
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNO:B,4911
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNO:C,7420
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNO:D,5067
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNO:Y,4911
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[7]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[7]:CLK,6331
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[7]:D,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[7]:EN,7353
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[7]:Q,6331
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_11:B,8720
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_11:C,8837
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_11:IPB,8720
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_11:IPC,8837
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_0:A,3890
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_0:B,3833
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_0:Y,3833
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[1]:CLK,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[1]:D,3621
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[1]:Q,3583
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[1]:CLK,4662
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[1]:D,4423
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[1]:Q,4662
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0_0_RNI7IRFC:A,4632
FAB_INT_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0_0_RNI7IRFC:B,3411
FAB_INT_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0_0_RNI7IRFC:C,5543
FAB_INT_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0_0_RNI7IRFC:D,5311
FAB_INT_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0_0_RNI7IRFC:Y,3411
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_3:A,5081
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_3:B,5040
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_3:Y,5040
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[0]:CLK,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[0]:D,6406
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[0]:EN,6026
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[0]:Q,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:A,6491
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:B,6399
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:C,6345
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:D,6252
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:Y,6252
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_1[0]:A,3595
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_1[0]:B,5289
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_1[0]:Y,3595
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[4]:B,7376
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[4]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[4]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[4]:S,7330
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[0]:CLK,7587
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[0]:D,3238
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[0]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[0]:Q,7587
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_20:IPENn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_28:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:CLK,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:D,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:EN,4871
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:Q,7377
CFG0_GND_INST:Y,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[4]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[4]:CLK,7262
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[4]:D,6952
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[4]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[4]:Q,7262
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_1:A,3687
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_1:B,3583
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_1:Y,3583
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][6]:ALn,6755
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][6]:CLK,3939
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][6]:D,7009
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][6]:EN,3458
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][6]:Q,3939
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNIUVD9A:A,5067
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNIUVD9A:B,6200
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNIUVD9A:Y,5067
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int:CLK,7539
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int:D,6302
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int:EN,8393
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int:Q,7539
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:IPB,
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_pos_9_iv_i[0]:A,7582
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_pos_9_iv_i[0]:B,7537
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_pos_9_iv_i[0]:C,5699
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_pos_9_iv_i[0]:D,6244
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_pos_9_iv_i[0]:Y,5699
FAB_INT_sb_0/CoreGPIO_0_0/edge_both_2_sqmuxa_i_0:A,7486
FAB_INT_sb_0/CoreGPIO_0_0/edge_both_2_sqmuxa_i_0:B,6298
FAB_INT_sb_0/CoreGPIO_0_0/edge_both_2_sqmuxa_i_0:C,1816
FAB_INT_sb_0/CoreGPIO_0_0/edge_both_2_sqmuxa_i_0:Y,1816
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[2]:A,6406
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[2]:B,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[2]:Y,6406
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_17:C,7562
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_17:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_17:IPC,7562
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_0_a3_2:A,4387
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_0_a3_2:B,4476
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_0_a3_2:C,4166
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_0_a3_2:D,4160
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0]2_0_a3_2:Y,4160
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[5]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[5]:CLK,5280
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[5]:D,7142
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[5]:Q,5280
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:CLK,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:D,6826
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:EN,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:Q,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3_i:A,5181
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3_i:B,7508
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3_i:Y,5181
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIGQU64[2]:A,4178
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIGQU64[2]:B,4079
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIGQU64[2]:C,4017
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIGQU64[2]:Y,4017
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPA,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[5]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[5]:CLK,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[5]:D,6406
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[5]:EN,6026
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[5]:Q,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_13:C,7470
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_13:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_13:IPC,7470
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_30:C,8488
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_30:IPC,8488
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINOV2K4[7]:B,7319
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINOV2K4[7]:C,4379
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINOV2K4[7]:D,6957
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINOV2K4[7]:FCI,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINOV2K4[7]:FCO,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINOV2K4[7]:S,4345
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:IPA,
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0[3]:A,3640
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0[3]:B,6468
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0[3]:Y,3640
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_19:C,7566
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_19:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_19:IPC,7566
FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI5JE42/U0_RGB1:An,
FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI5JE42/U0_RGB1:YL,6755
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[2]:CLK,7516
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[2]:D,6232
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[2]:Q,7516
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:CLK,7338
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:D,7368
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:EN,4871
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:Q,7338
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[4]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[4]:CLK,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[4]:D,6406
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[4]:EN,6026
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[4]:Q,7537
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[1]:A,7470
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[1]:B,7566
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[1]:Y,7470
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNI2GUJ5[2]:A,5187
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNI2GUJ5[2]:B,5069
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNI2GUJ5[2]:C,5053
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNI2GUJ5[2]:D,4927
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNI2GUJ5[2]:Y,4927
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[8]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[8]:CLK,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[8]:D,4347
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[8]:Q,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s[6]:B,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s[6]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s[6]:S,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_18:C,8765
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_18:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_18:IPC,8765
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[5]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[5]:CLK,6331
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[5]:D,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[5]:EN,7353
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[5]:Q,6331
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[8]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[8]:CLK,5162
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[8]:D,5063
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[8]:EN,6026
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[8]:Q,5162
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int:CLK,5116
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int:D,5796
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int:Q,5116
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_14:C,7494
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_14:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_14:IPC,7494
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[2]:A,7558
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[2]:B,7508
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[2]:C,4894
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[2]:D,7294
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[2]:Y,4894
FAB_INT_sb_0/CCC_0/GL0_INST/U0:An,
FAB_INT_sb_0/CCC_0/GL0_INST/U0:YNn,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_5:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:CLK,7319
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:D,7396
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:EN,5067
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[1]:Q,7319
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/clear_parity_en:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/clear_parity_en:CLK,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/clear_parity_en:D,3731
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/clear_parity_en:Q,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0:A,6189
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0:B,7423
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0:Y,6189
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples_RNIENBI4[0]:A,5039
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples_RNIENBI4[0]:B,4990
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples_RNIENBI4[0]:C,4894
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples_RNIENBI4[0]:Y,4894
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_pos13_0_a3:A,6281
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_pos13_0_a3:B,6244
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_pos13_0_a3:Y,6244
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[0]:CLK,4935
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[0]:D,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[0]:EN,7353
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[0]:Q,4935
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0:A,6121
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0:B,6184
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0:Y,6121
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNI6051C[1]:A,3811
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNI6051C[1]:B,3770
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNI6051C[1]:C,3672
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNI6051C[1]:D,3545
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNI6051C[1]:Y,3545
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_20:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_20:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[1]:CLK,7420
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[1]:D,6377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[1]:Q,7420
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/g0:A,4554
FAB_INT_sb_0/CoreUARTapb_0_0/g0:B,3411
FAB_INT_sb_0/CoreUARTapb_0_0/g0:C,5543
FAB_INT_sb_0/CoreUARTapb_0_0/g0:D,4412
FAB_INT_sb_0/CoreUARTapb_0_0/g0:Y,3411
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST_RNIFIRD1:A,4827
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST_RNIFIRD1:B,4559
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST_RNIFIRD1:C,4408
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST_RNIFIRD1:Y,4408
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[6]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[6]:CLK,4818
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[6]:D,4362
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[6]:Q,4818
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[3]:A,7503
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[3]:B,7596
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[3]:Y,7503
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_32:IPENn,
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[1].APB_8.GPOUT_reg[1]:ALn,6755
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[1].APB_8.GPOUT_reg[1]:CLK,5242
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[1].APB_8.GPOUT_reg[1]:D,6963
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[1].APB_8.GPOUT_reg[1]:EN,3003
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[1].APB_8.GPOUT_reg[1]:Q,5242
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[6]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[6]:CLK,6427
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[6]:D,7009
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[6]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[6]:Q,6427
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0[6]:A,3667
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0[6]:B,6534
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0[6]:Y,3667
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNITKU403[4]:B,7262
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNITKU403[4]:C,4328
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNITKU403[4]:D,6900
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNITKU403[4]:FCI,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNITKU403[4]:FCO,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNITKU403[4]:S,4396
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_30:C,8488
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_30:IPC,8488
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err:CLK,4933
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err:D,4911
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err:EN,3545
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err:Q,4933
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPA,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:CLK,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:D,7311
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:EN,8481
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:Q,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI3DUQE2[3]:B,7243
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI3DUQE2[3]:C,4311
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI3DUQE2[3]:D,6881
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI3DUQE2[3]:FCI,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI3DUQE2[3]:FCO,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI3DUQE2[3]:S,4413
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[5]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[5]:CLK,6427
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[5]:D,7045
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[5]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[5]:Q,6427
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i:A,5315
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i:B,5305
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i:C,2724
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i:D,5059
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i:Y,2724
FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI5JE42/U0:An,
FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI5JE42/U0:YNn,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[5]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[5]:CLK,6228
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[5]:D,8647
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[5]:EN,3658
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[5]:Q,6228
GPIO_OUT_obuf[0]/U0/U_IOENFF:A,
GPIO_OUT_obuf[0]/U0/U_IOENFF:Y,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:A,3888
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:B,3796
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:C,3742
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:D,3649
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4:Y,3649
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_35:B,8735
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_35:C,8711
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_35:IPB,8735
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_35:IPC,8711
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[3]:CLK,7243
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[3]:D,6983
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[3]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[3]:Q,7243
TX_obuf/U0/U_IOOUTFF:A,
TX_obuf/U0/U_IOOUTFF:Y,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_31:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:A,5337
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:B,5280
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:C,5192
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:D,5081
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:Y,5081
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[1]:CLK,4935
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[1]:D,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[1]:EN,7353
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[1]:Q,4935
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[1]:CLK,7284
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[1]:D,8647
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[1]:Q,7284
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPA,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPB,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPB,
FAB_INT_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn,
FAB_INT_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:CLK,8655
FAB_INT_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:Q,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_1:A,4192
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_1:B,4100
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_1:C,4046
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_1:D,2724
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_1:Y,2724
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_7:IPENn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_12:C,8782
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_12:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_12:IPC,8782
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_0:A,3266
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_0:B,4570
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_0:C,2401
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_0:D,2320
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_0:Y,2320
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[4]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[4]:CLK,3890
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[4]:D,3602
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[4]:Q,3890
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[5]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[5]:CLK,8764
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[5]:D,7045
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[5]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[5]:Q,8764
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:A,3839
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:B,3782
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:C,3694
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:D,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/empty_4:Y,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIL3U6C1[1]:B,7205
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIL3U6C1[1]:C,4277
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIL3U6C1[1]:D,6843
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIL3U6C1[1]:FCI,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIL3U6C1[1]:FCO,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIL3U6C1[1]:S,4423
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_117:B,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_s_117:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[0]:CLK,4707
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[0]:D,3833
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[0]:Q,4707
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_31:IPENn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[0]:CLK,2909
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[0]:D,5199
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[0]:Q,2909
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[3]:CLK,4935
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[3]:D,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[3]:EN,7353
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[3]:Q,4935
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:A,7386
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:B,7199
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:C,7125
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:FCO,7125
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:Y,7327
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI12USQ[0]:B,7186
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI12USQ[0]:C,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI12USQ[0]:D,6824
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI12USQ[0]:FCI,5522
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI12USQ[0]:FCO,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI12USQ[0]:S,4423
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[4]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[4]:CLK,4935
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[4]:D,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[4]:EN,7353
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[4]:Q,4935
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:CLK,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:D,7395
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:EN,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:Q,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[4]:B,7376
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[4]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[4]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[4]:S,7330
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[5]:B,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[5]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[5]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[5]:S,7311
INT_obuf[1]/U0/U_IOENFF:A,
INT_obuf[1]/U0/U_IOENFF:Y,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_1:IPCLKn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_0:CLK,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_0:IPCLKn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_33:B,8462
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_33:C,8539
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_33:IPB,8462
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_33:IPC,8539
INT_obuf[0]/U0/U_IOPAD:D,
INT_obuf[0]/U0/U_IOPAD:E,
INT_obuf[0]/U0/U_IOPAD:PAD,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_RNO[0]:A,7592
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_RNO[0]:Y,7592
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_25:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:A,3386
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPA,3386
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_6:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_8:IPENn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:CLK,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:D,7395
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:EN,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[4]:Q,8655
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[5]:A,3647
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[5]:B,3583
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[5]:C,7528
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[5]:D,3464
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[5]:Y,3464
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[4]:A,6406
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[4]:B,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[4]:Y,6406
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[3]:CLK,5081
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[3]:D,7176
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[3]:Q,5081
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[6]:A,7511
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[6]:B,7454
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[6]:C,5236
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[6]:D,5063
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[6]:Y,5063
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold:CLK,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold:D,5024
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold:Q,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_35:B,8735
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_35:C,8711
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_35:IPB,8735
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_35:IPC,8711
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_29:IPENn,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_31:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_26:C,8732
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_26:IPC,8732
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPB,
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_a3_0_0:A,4035
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_a3_0_0:B,4007
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_a3_0_0:Y,4007
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[4]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[4]:CLK,6243
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[4]:D,5051
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[4]:Q,6243
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[6]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[6]:CLK,6527
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[6]:D,7009
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[6]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[6]:Q,6527
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_34:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_34:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[4]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[4]:CLK,2814
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[4]:D,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[4]:EN,6202
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[4]:Q,2814
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPB,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPA,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPB,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPC,
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO[0]:A,2592
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO[0]:B,2556
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_RNO[0]:Y,2556
FAB_INT_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0_0:A,4700
FAB_INT_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0_0:B,4632
FAB_INT_sb_0/CoreUARTapb_0_0/un1_NxtPrdata23_0_0:Y,4632
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i_RNIFITN4:A,2724
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i_RNIFITN4:B,6344
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i_RNIFITN4:Y,2724
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_RNO[0]:A,7592
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_RNO[0]:Y,7592
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_7:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/txrdy_int:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/txrdy_int:CLK,5289
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/txrdy_int:D,6252
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/txrdy_int:Q,5289
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[2]:CLK,6302
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[2]:D,7186
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[2]:Q,6302
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_27:C,8465
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_27:IPC,8465
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:A,3549
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPA,3549
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2]:A,7573
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2]:B,7508
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2]:C,6232
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2]:Y,6232
FAB_INT_sb_0/CoreGPIO_0_0/edge_m2_e:A,3406
FAB_INT_sb_0/CoreGPIO_0_0/edge_m2_e:B,3328
FAB_INT_sb_0/CoreGPIO_0_0/edge_m2_e:C,2194
FAB_INT_sb_0/CoreGPIO_0_0/edge_m2_e:D,1746
FAB_INT_sb_0/CoreGPIO_0_0/edge_m2_e:Y,1746
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[0]:CLK,7186
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[0]:D,6893
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[0]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[0]:Q,7186
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/clear_parity_reg:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/clear_parity_reg:CLK,7420
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/clear_parity_reg:D,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/clear_parity_reg:Q,7420
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_o2[1]:A,6424
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_o2[1]:B,6375
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_cnt.xmit_bit_sel_3_i_o2[1]:Y,6375
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][4]:ALn,6755
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][4]:CLK,6596
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][4]:D,6952
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][4]:EN,3458
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][4]:Q,6596
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNINAV1C[0]:A,5300
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNINAV1C[0]:B,6220
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNINAV1C[0]:Y,5300
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_33:IPENn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_29:C,8712
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_29:IPC,8712
GPIO_OUT_obuf[1]/U0/U_IOENFF:A,
GPIO_OUT_obuf[1]/U0/U_IOENFF:Y,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[7]:A,7566
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[7]:B,7645
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[7]:Y,7566
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:A,7428
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:B,7276
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:C,7186
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:FCI,7125
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:FCO,7125
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_5_0:S,7142
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_33:B,8462
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_33:C,8539
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_33:IPB,8462
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_33:IPC,8539
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux:A,2818
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux:B,2718
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux:C,2711
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux:D,2403
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux:FCO,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_2_u_2_1_0_wmux:Y,2403
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s[6]:B,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s[6]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s[6]:S,7292
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[1]:B,7319
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[1]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[1]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[1]:S,7396
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:A,2320
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPA,2320
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:A,7424
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:B,7250
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:C,7186
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:FCI,7125
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:FCO,7125
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_2_0:S,7186
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_RNIJ304J[2]:A,5499
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_RNIJ304J[2]:B,5257
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_RNIJ304J[2]:C,5358
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_RNIJ304J[2]:Y,5257
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:CLK,7376
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:D,7330
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:EN,5067
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:Q,7376
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_24:C,8459
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_24:IPC,8459
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_16:C,8761
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_16:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_16:IPC,8761
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][2]:ALn,6755
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][2]:CLK,6493
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][2]:D,7075
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][2]:EN,3458
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][2]:Q,6493
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/un1_clear_overflow:A,4093
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/un1_clear_overflow:B,4360
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/un1_clear_overflow:C,4463
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/un1_clear_overflow:D,3319
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/un1_clear_overflow:Y,3319
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:A,7428
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:B,3780
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:C,3602
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:FCI,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:FCO,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_3_0:S,3602
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5[5]:A,5684
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5[5]:B,4441
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5[5]:C,3444
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5[5]:Y,3444
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[7]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[7]:CLK,4906
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[7]:D,4345
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[7]:Q,4906
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[11]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[11]:CLK,4528
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[11]:D,4277
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[11]:Q,4528
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[0]:CLK,4990
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[0]:D,8647
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[0]:EN,8393
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[0]:Q,4990
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[2]:CLK,6272
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[2]:D,7075
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[2]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[2]:Q,6272
TX_obuf/U0/U_IOENFF:A,
TX_obuf/U0/U_IOENFF:Y,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_34:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_34:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPB,
FAB_INT_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[7]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[7]:CLK,5027
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[7]:D,3896
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[7]:EN,6026
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[7]:Q,5027
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_34:IPENn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[0]:A,6378
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[0]:B,5081
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[0]:C,7469
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[0]:D,7362
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[0]:Y,5081
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNI9BBBS:A,4524
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNI9BBBS:B,5627
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNI9BBBS:C,4545
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_RNI9BBBS:Y,4524
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[3]:CLK,5069
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[3]:D,4982
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[3]:EN,8393
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[3]:Q,5069
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:CLK,7357
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:D,7349
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:EN,8481
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:Q,7357
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]:A,4772
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]:B,4563
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]:C,3595
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]:D,3238
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]:FCO,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[0]:Y,3238
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_parity:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_parity:CLK,5040
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_parity:D,3960
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_parity:EN,6189
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_parity:Q,5040
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNIDH17J[0]:A,6358
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNIDH17J[0]:B,6323
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNIDH17J[0]:C,4927
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNIDH17J[0]:D,4894
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNIDH17J[0]:Y,4894
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0[2]:A,3602
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0[2]:B,6493
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0[2]:Y,3602
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPA,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPB,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[7]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[7]:CLK,8770
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[7]:D,6555
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[7]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[7]:Q,8770
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.INTR_reg_36_0[0]:A,7637
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.INTR_reg_36_0[0]:B,3779
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.INTR_reg_36_0[0]:C,5699
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.INTR_reg_36_0[0]:D,1746
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.INTR_reg_36_0[0]:Y,1746
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[3]:A,5357
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[3]:B,4017
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[3]:C,7413
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[3]:D,7302
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[3]:Y,4017
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_4:IPENn,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[7]:A,6527
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[7]:B,6427
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[7]:C,4468
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[7]:D,4441
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[7]:Y,4441
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_10:IPENn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[2]:A,7494
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[2]:B,7590
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[2]:Y,7494
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[7]:A,7511
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[7]:B,7454
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[7]:C,3896
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[7]:D,5063
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[7]:Y,3896
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNIT9N09[0]:A,3931
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNIT9N09[0]:B,3896
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state_RNIT9N09[0]:Y,3896
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNO_0:A,6429
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNO_0:B,5166
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNO_0:C,6306
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNO_0:Y,5166
RX_ibuf/U0/U_IOPAD:PAD,
RX_ibuf/U0/U_IOPAD:Y,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_1[4]:A,3595
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_1[4]:B,5289
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_1[4]:Y,3595
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_RNIVG6H:A,6223
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_RNIVG6H:Y,6223
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[1]:B,7319
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[1]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[1]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[1]:S,7396
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPB,
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.GPOUT_reg69_0_a3_1:A,4677
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.GPOUT_reg69_0_a3_1:B,4663
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.GPOUT_reg69_0_a3_1:C,4666
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.GPOUT_reg69_0_a3_1:Y,4663
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[6]:A,6527
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[6]:B,6427
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[6]:C,4468
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[6]:D,4441
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_2[6]:Y,4441
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:A,2324
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:IPA,2324
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u:A,7565
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u:B,7508
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u:C,7381
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u:D,2403
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_sel.tx_4_u:Y,2403
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[2]:CLK,5081
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[2]:D,7075
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[2]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[2]:Q,5081
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_33:IPENn,
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[0]:CLK,2724
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[0]:D,6893
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[0]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[0]:Q,2724
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_25:IPCLKn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[1]:CLK,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[1]:D,6406
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[1]:EN,6026
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[1]:Q,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:CLK,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:D,7403
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:EN,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[2]:Q,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:CLK,7319
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:D,7396
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:EN,8481
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:Q,7319
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[2]:A,7582
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[2]:B,6375
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[2]:C,7420
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[2]:Y,6375
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:CLK,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:D,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:EN,8481
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[6]:Q,7377
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST_RNIACIU:A,4301
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST_RNIACIU:B,4318
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST_RNIACIU:Y,4301
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[3]:B,7357
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[3]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[3]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[3]:S,7349
FAB_INT_sb_0/CoreGPIO_0_0/edge_m2_e_1:A,3420
FAB_INT_sb_0/CoreGPIO_0_0/edge_m2_e_1:B,3406
FAB_INT_sb_0/CoreGPIO_0_0/edge_m2_e_1:C,3407
FAB_INT_sb_0/CoreGPIO_0_0/edge_m2_e_1:Y,3406
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_1_sqmuxa_i:A,7539
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_1_sqmuxa_i:B,7423
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_1_sqmuxa_i:C,7222
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_1_sqmuxa_i:Y,7222
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_2:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPB,
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[4]:A,4613
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[4]:B,7506
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[4]:C,3424
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[4]:D,3386
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[4]:Y,3386
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[4]:B,7376
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[4]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[4]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[4]:S,7330
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB,
FAB_INT_sb_0/CORERESETP_0/mss_ready_select:ALn,8521
FAB_INT_sb_0/CORERESETP_0/mss_ready_select:CLK,7645
FAB_INT_sb_0/CORERESETP_0/mss_ready_select:EN,7447
FAB_INT_sb_0/CORERESETP_0/mss_ready_select:Q,7645
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[1]:CLK,2718
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[1]:D,7430
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[1]:EN,7282
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel[1]:Q,2718
FAB_INT_sb_0/CoreUARTapb_0_0_intr_or_2/U0:A,6127
FAB_INT_sb_0/CoreUARTapb_0_0_intr_or_2/U0:B,5841
FAB_INT_sb_0/CoreUARTapb_0_0_intr_or_2/U0:Y,5841
FAB_INT_sb_0/CoreGPIO_0_0/edge_pos_2_sqmuxa_i_0:A,7486
FAB_INT_sb_0/CoreGPIO_0_0/edge_pos_2_sqmuxa_i_0:B,6298
FAB_INT_sb_0/CoreGPIO_0_0/edge_pos_2_sqmuxa_i_0:C,1816
FAB_INT_sb_0/CoreGPIO_0_0/edge_pos_2_sqmuxa_i_0:Y,1816
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[0],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[1],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[2],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[3],8545
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[4],8527
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[5],8459
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[6],8465
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[7],8488
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[8],8539
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[9],8462
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR_ARST_N,6917
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR_CLK,6797
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR_EN,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR_SRST_N,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_BLK[0],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_BLK[1],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[0],7411
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[1],7404
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[2],7403
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[3],7386
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[4],7395
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[5],6826
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[6],6830
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[7],6797
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT_ARST_N,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT_CLK,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT_EN,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT_SRST_N,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[0],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[1],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[2],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[3],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[4],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[5],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[6],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[7],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[8],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[9],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR_ARST_N,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR_CLK,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR_EN,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR_SRST_N,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_BLK[0],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_BLK[1],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_DOUT_ARST_N,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_DOUT_CLK,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_DOUT_EN,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_DOUT_SRST_N,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[0],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[1],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[2],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[3],8837
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[4],8720
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[5],8732
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[6],8712
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[7],8690
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[8],8711
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[9],8735
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ARST_N,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_BLK[0],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_BLK[1],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_CLK,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[0],8782
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[10],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[11],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[12],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[13],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[14],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[15],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[16],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[17],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[1],8684
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[2],8708
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[3],8717
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[4],8761
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[5],8764
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[6],8765
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[7],8770
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[8],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[9],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_WEN,8373
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIPQTLH[3]:A,7421
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIPQTLH[3]:B,7213
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIPQTLH[3]:C,6081
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIPQTLH[3]:D,6026
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNIPQTLH[3]:Y,6026
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:CLK,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:D,7386
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:EN,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[3]:Q,8655
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:A,7405
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:B,7233
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:C,7167
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:FCI,7125
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:FCO,7125
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_1_0:S,7186
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPB,
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_0_a3:A,2320
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_0_a3:B,6239
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_0_a3:Y,2320
FAB_INT_sb_0/CoreUARTapb_0_0/g0_0:A,4412
FAB_INT_sb_0/CoreUARTapb_0_0/g0_0:B,4495
FAB_INT_sb_0/CoreUARTapb_0_0/g0_0:Y,4412
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i_RNO:A,3602
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i_RNO:B,3545
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/parity_err_1_sqmuxa_i_RNO:Y,3545
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:A,4963
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:B,4906
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:C,4818
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:D,4707
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8:Y,4707
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[5]:B,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[5]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[5]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[5]:S,7311
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNO:A,5323
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNO:B,5166
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNO:C,7485
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNO:D,7270
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc_RNO:Y,5166
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPB,
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0[7]:A,3668
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0[7]:B,6543
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_0_0[7]:Y,3668
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:IPA,
FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ALn,8521
FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int:CLK,
FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int:D,7485
FAB_INT_sb_0/CORERESETP_0/MSS_HPMS_READY_int:Q,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPB,
FAB_INT_sb_0/SYSRESET_POR/INST_SYSRESET_IP:DEVRST_N,
FAB_INT_sb_0/SYSRESET_POR/INST_SYSRESET_IP:POWER_ON_RESET_N,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error:CLK,5289
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error:D,7565
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error:EN,7222
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error:Q,5289
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[5]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[5]:CLK,3833
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[5]:D,3602
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[5]:Q,3833
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[7]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[7]:CLK,6427
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[7]:D,6555
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[7]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[7]:Q,6427
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/next_rx_state5:A,3833
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/next_rx_state5:B,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/next_rx_state5:C,4800
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/next_rx_state5:D,4707
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/next_rx_state5:Y,3583
FAB_INT_sb_0/CoreGPIO_0_0/g0_1:A,1958
FAB_INT_sb_0/CoreGPIO_0_0/g0_1:B,1746
FAB_INT_sb_0/CoreGPIO_0_0/g0_1:Y,1746
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_9:IPENn,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[4]:A,3238
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[4]:B,5621
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[4]:C,7478
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[4]:D,7220
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[4]:FCI,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[4]:Y,3238
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_9:B,8527
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_9:C,8545
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_9:IPB,8527
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_9:IPC,8545
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_a2[3]:A,5213
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_a2[3]:B,5153
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_a2[3]:C,5078
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_a2[3]:D,3809
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_a2[3]:Y,3809
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[1]:A,4933
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[1]:B,3238
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[1]:C,4935
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[1]:D,4823
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[1]:Y,3238
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[4]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[4]:CLK,7220
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[4]:D,6952
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[4]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[4]:Q,7220
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_o3:A,6447
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_o3:B,6356
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_o3:C,4007
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_o3:D,3779
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_o3:Y,3779
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_24:IPCLKn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[1]:B,7319
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[1]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[1]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[1]:S,7396
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_12:CLK,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_12:IPCLKn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold:CLK,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold:D,8546
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/read_n_hold:Q,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:CLK,7357
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:D,7349
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:EN,8481
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:Q,7357
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_1:IPC,
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][0]:ALn,6755
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][0]:CLK,6511
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][0]:D,6893
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][0]:EN,3458
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][0]:Q,6511
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_par_calc.tx_parity_5:A,3960
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_par_calc.tx_parity_5:B,7524
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_par_calc.tx_parity_5:C,7420
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_par_calc.tx_parity_5:Y,3960
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[3]:A,3238
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[3]:B,5621
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[3]:C,7478
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[3]:D,7220
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[3]:FCI,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[3]:Y,3238
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_18:C,7558
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_18:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_18:IPC,7558
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[8]:A,7511
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[8]:B,7454
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[8]:C,5236
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[8]:D,5063
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNO[8]:Y,5063
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_30:IPENn,
TX_obuf/U0/U_IOPAD:D,
TX_obuf/U0/U_IOPAD:E,
TX_obuf/U0/U_IOPAD:PAD,
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.INTR_reg[0]:ALn,6755
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.INTR_reg[0]:CLK,4433
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.INTR_reg[0]:D,1746
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.INTR_reg[0]:Q,4433
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[1]:CLK,7205
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[1]:D,6963
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[1]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[1]:Q,7205
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_a3:A,4650
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_a3:B,4669
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_a3:C,3266
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_a3:D,3458
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g0_i_a3:Y,3266
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[10]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[10]:CLK,4477
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[10]:D,4294
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[10]:Q,4477
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_9:B,8527
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_9:C,8545
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_9:IPB,8527
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_9:IPC,8545
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[4]:A,4933
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[4]:B,3238
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[4]:C,4935
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[4]:D,4823
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[4]:Y,3238
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPA,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPB,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_pulse:A,5116
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_pulse:B,5179
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_pulse:Y,5116
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:A,7428
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:B,7276
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:C,7186
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:FCI,7125
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:FCO,7125
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_4_0:S,7159
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[3]:B,7357
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[3]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[3]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[3]:S,7349
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:A,7386
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:B,3615
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:C,3649
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:FCO,3615
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/un1_counter_cry_0:Y,3833
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_6:EN,6917
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_6:IPENn,6917
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[3]:B,7357
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[3]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[3]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[3]:S,7349
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.GPOUT_reg69_0_a3:A,4663
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.GPOUT_reg69_0_a3:B,4585
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.GPOUT_reg69_0_a3:C,3451
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.GPOUT_reg69_0_a3:D,3003
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.GPOUT_reg69_0_a3:Y,3003
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPB,
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a0_0[0]:A,3677
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a0_0[0]:B,2386
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a0_0[0]:C,6511
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a0_0[0]:D,2324
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a0_0[0]:Y,2324
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[3]:A,4933
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[3]:B,3238
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[3]:C,4935
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[3]:D,4823
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[3]:Y,3238
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNITUOLE[1]:A,6460
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNITUOLE[1]:B,4017
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNITUOLE[1]:C,6322
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNITUOLE[1]:Y,4017
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_20:IPENn,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:A,4528
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:B,4477
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:C,4379
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:D,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7:Y,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIPUUEH3[5]:B,7281
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIPUUEH3[5]:C,4345
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIPUUEH3[5]:D,6919
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIPUUEH3[5]:FCI,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIPUUEH3[5]:FCO,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIPUUEH3[5]:S,4379
FAB_INT_sb_0/CoreUARTapb_0_0/g0_1:A,4554
FAB_INT_sb_0/CoreUARTapb_0_0/g0_1:B,4585
FAB_INT_sb_0/CoreUARTapb_0_0/g0_1:Y,4554
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g1_0:A,2437
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g1_0:B,2401
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g1_0:Y,2401
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPA,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPB,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNIGRM3D[8]:A,4023
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNIGRM3D[8]:B,5162
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift_RNIGRM3D[8]:Y,4023
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_x2[3]:A,3862
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_x2[3]:B,3809
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns_i_x2[3]:Y,3809
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g3:A,6500
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g3:B,4577
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g3:C,4570
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/g3:Y,4570
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty:CLK,4800
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty:D,7485
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty:EN,3319
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_empty:Q,4800
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[5]:B,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[5]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[5]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[5]:S,7311
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_114:B,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_s_114:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_11:IPENn,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_6:IPC,
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][7]:ALn,6755
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][7]:CLK,5341
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][7]:D,6555
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][7]:EN,3458
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][7]:Q,5341
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPA,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/clear_overflow_1:A,4774
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/clear_overflow_1:B,4605
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/clear_overflow_1:C,4360
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/clear_overflow_1:Y,4360
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[1]:A,5199
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[1]:B,5300
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[1]:C,7413
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[1]:D,7294
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[1]:Y,5199
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:IPB,
RX_ibuf/U0/U_IOINFF:A,
RX_ibuf/U0/U_IOINFF:Y,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[7]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[7]:CLK,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[7]:D,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[7]:EN,6202
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[7]:Q,3583
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_0:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[3]:A,6340
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[3]:B,4982
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[3]:C,7389
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[3]:Y,4982
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[4]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[4]:CLK,4823
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[4]:D,8647
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[4]:EN,3658
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[4]:Q,4823
FAB_INT_sb_0/CoreUARTapb_0_0_intr_or_0/U0:A,6127
FAB_INT_sb_0/CoreUARTapb_0_0_intr_or_0/U0:B,6035
FAB_INT_sb_0/CoreUARTapb_0_0_intr_or_0/U0:C,5841
FAB_INT_sb_0/CoreUARTapb_0_0_intr_or_0/U0:Y,5841
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[0]:CLK,7362
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[0]:D,5081
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[0]:Q,7362
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[0]:CLK,4823
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[0]:D,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[0]:EN,3658
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[0]:Q,4823
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[2]:CLK,4178
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[2]:D,4894
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[2]:EN,8393
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[2]:Q,4178
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/overflow_reg:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/overflow_reg:CLK,5289
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/overflow_reg:D,5253
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/overflow_reg:EN,3319
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/overflow_reg:Q,5289
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[3]:CLK,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[3]:D,6121
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_cntr[3]:Q,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_12:C,7585
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_12:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_12:IPC,7585
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[2]:CLK,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[2]:D,6406
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[2]:EN,6026
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[2]:Q,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[3]:CLK,8717
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[3]:D,6983
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[3]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[3]:Q,8717
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:CLK,7376
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:D,7330
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:EN,8481
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[4]:Q,7376
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[4]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[4]:CLK,7506
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[4]:D,3238
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[4]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[4]:Q,7506
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINAVO24[6]:B,7300
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINAVO24[6]:C,4362
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINAVO24[6]:D,6938
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINAVO24[6]:FCI,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINAVO24[6]:FCO,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINAVO24[6]:S,4362
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:CLK,7338
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:D,7368
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:EN,8481
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[2]:Q,7338
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_a3_0:A,5341
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_a3_0:B,5220
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_a3_0:C,5142
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_a3_0:D,4007
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_a3_0:Y,4007
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNO[3]:A,6307
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNO[3]:B,5071
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNO[3]:C,7469
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNO[3]:D,7296
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNO[3]:Y,5071
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[1]:CLK,8684
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[1]:D,6963
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[1]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[1]:Q,8684
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:CLK,7338
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:D,7368
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:EN,8481
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[2]:Q,7338
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:CLK,7376
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:D,7330
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:EN,8481
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:Q,7376
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[1]:CLK,2778
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[1]:D,6963
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[1]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg2[1]:Q,2778
GPIO_OUT_obuf[0]/U0/U_IOPAD:D,
GPIO_OUT_obuf[0]/U0/U_IOPAD:E,
GPIO_OUT_obuf[0]/U0/U_IOPAD:PAD,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/make_parity_err.parity_err5:A,3925
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/make_parity_err.parity_err5:B,3823
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/make_parity_err.parity_err5:C,3769
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/make_parity_err.parity_err5:D,3668
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/make_parity_err.parity_err5:Y,3668
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPA,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPB,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_state[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_state[1]:CLK,6098
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_state[1]:D,7512
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_state[1]:Q,6098
INT_obuf[0]/U0/U_IOENFF:A,
INT_obuf[0]/U0/U_IOENFF:Y,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[3]:A,7582
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[3]:B,6375
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[3]:C,7436
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[3]:D,7309
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_bit_sel_RNO[3]:Y,6375
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:CLK,7357
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:D,7349
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:EN,4871
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[3]:Q,7357
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[2]:A,3666
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[2]:B,3602
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[2]:C,7551
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[2]:D,3483
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[2]:Y,3483
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[2]:B,7338
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[2]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[2]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[2]:S,7368
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:CLK,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:D,7404
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:EN,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:Q,8655
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i_RNI9J5P7:A,7305
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i_RNI9J5P7:B,3658
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i_RNI9J5P7:C,7299
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rcv_sm.rx_state18_NE_i_RNI9J5P7:Y,3658
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[12]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[12]:CLK,4963
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[12]:D,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[12]:Q,4963
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[5]:A,6307
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[5]:B,3809
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[5]:C,7469
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[5]:D,7374
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[5]:Y,3809
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[3]:CLK,3782
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[3]:D,3602
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[3]:Q,3782
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[2]:CLK,8708
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[2]:D,7075
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[2]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/tx_hold_reg[2]:Q,8708
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[6]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[6]:CLK,7616
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[6]:D,3444
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[6]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[6]:Q,7616
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNISG6L8[3]:A,5187
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNISG6L8[3]:B,4017
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNISG6L8[3]:C,5157
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNISG6L8[3]:Y,4017
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_m2:A,5197
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_m2:B,5140
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_m2:C,3779
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_m2:D,4934
FAB_INT_sb_0/CoreGPIO_0_0/INT_OR_u_0_m2:Y,3779
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[0]:CLK,3896
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[0]:D,3806
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[0]:EN,8393
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_state[0]:Q,3896
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_22:IPENn,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_clock:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_clock:CLK,5179
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_clock:D,7397
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_clock:EN,8393
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/xmit_clock:Q,5179
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[3]:B,7357
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[3]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[3]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer_cry[3]:S,7349
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:CLK,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:D,7311
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:EN,5067
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[5]:Q,7377
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[0]:A,3238
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[0]:B,5621
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[0]:C,7478
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[0]:D,7150
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[0]:FCI,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux_0[0]:Y,3238
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[7]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[7]:CLK,7617
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[7]:D,3444
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[7]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[7]:Q,7617
GPIO_OUT_obuf[1]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[1]/U0/U_IOOUTFF:Y,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[6]:A,7558
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[6]:B,7640
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_byte_in[6]:Y,7558
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[0]:A,5039
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[0]:B,7493
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count_RNO[0]:Y,5039
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_RNO[7]:A,7567
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_RNO[7]:B,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_RNO[7]:Y,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[2]:CLK,3694
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[2]:D,3602
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[2]:Q,3694
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a0_0_RNO_0[0]:A,4433
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a0_0_RNO_0[0]:B,4376
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a0_0_RNO_0[0]:C,2602
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a0_0_RNO_0[0]:D,2386
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a0_0_RNO_0[0]:Y,2386
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].gpin3[0]:ALn,6755
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].gpin3[0]:CLK,4934
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].gpin3[0]:D,8631
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].gpin3[0]:Q,4934
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4_RNI12M0M:A,7573
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4_RNI12M0M:B,6252
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4_RNI12M0M:C,7428
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4_RNI12M0M:D,7317
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full_4_RNI12M0M:Y,6252
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[6]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[6]:CLK,6331
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[6]:D,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[6]:EN,7353
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[6]:Q,6331
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_25:IPCLKn,
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[1]:CLK,6239
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[1]:D,3238
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[1]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[1]:Q,6239
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:CLK,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:D,7592
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:EN,8481
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[0]:Q,7292
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO_0:A,6540
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO_0:B,6480
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO_0:C,6452
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/framing_error_int_RNO_0:Y,6452
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_20:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_20:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPB,
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_neg_9_iv_i[0]:A,7582
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_neg_9_iv_i[0]:B,7537
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_neg_9_iv_i[0]:C,5699
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_neg_9_iv_i[0]:D,6231
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.edge_neg_9_iv_i[0]:Y,5699
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:CLK,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:D,6830
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:EN,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:Q,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[1]:CLK,5039
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[1]:D,8647
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[1]:EN,8393
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/samples[1]:Q,5039
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:CLK,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:D,7411
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:EN,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:Q,8655
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[2]:CLK,3770
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[2]:D,4017
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[2]:Q,3770
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_28:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_4:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_RNO[0]:A,7592
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_RNO[0]:Y,7592
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD0_ARST_N,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD1_ARST_N,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD2_ARST_N,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD3_ARST_N,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:LOCK,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_ARST_N,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_HOLD_N,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_SEL,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_ARST_N,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_HOLD_N,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_SEL,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_ARST_N,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_HOLD_N,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_SEL,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_ARST_N,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_HOLD_N,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_SEL,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[2],
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[3],
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[4],
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[5],
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[6],
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[7],
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PCLK,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PENABLE,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_ARST_N,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_BYPASS_N,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_POWERDOWN_N,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PRESET_N,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PSEL,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[0],
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[1],
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[2],
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[3],
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[4],
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[5],
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[6],
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[7],
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWRITE,
FAB_INT_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_16:C,7557
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_16:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_16:IPC,7557
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3[7]:A,6279
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3[7]:B,3444
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3[7]:C,6331
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3[7]:D,6228
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3[7]:Y,3444
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_5:IPENn,
FAB_INT_sb_0/CoreGPIO_0_0/edge_neg_2_sqmuxa_i_0:A,7486
FAB_INT_sb_0/CoreGPIO_0_0/edge_neg_2_sqmuxa_i_0:B,6349
FAB_INT_sb_0/CoreGPIO_0_0/edge_neg_2_sqmuxa_i_0:C,1816
FAB_INT_sb_0/CoreGPIO_0_0/edge_neg_2_sqmuxa_i_0:Y,1816
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[6]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[6]:CLK,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[6]:D,5157
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state[6]:Q,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:CLK,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:D,6830
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:EN,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[6]:Q,8655
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]:A,4772
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]:B,4563
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]:C,3595
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]:D,3238
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]:FCO,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_5_1_0_wmux[4]:Y,3238
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_21:EN,8373
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_21:IPENn,8373
FAB_INT_sb_0/CoreUARTapb_0_0_intr_or_1/U0:A,6219
FAB_INT_sb_0/CoreUARTapb_0_0_intr_or_1/U0:B,6127
FAB_INT_sb_0/CoreUARTapb_0_0_intr_or_1/U0:Y,6127
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc:CLK,6200
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc:D,5166
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc:EN,8393
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_parity_calc:Q,6200
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[3]:CLK,3811
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[3]:D,4017
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[3]:Q,3811
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:CLK,7376
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:D,7330
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:EN,4871
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[4]:Q,7376
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[3]:CLK,7589
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[3]:D,3238
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[3]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[3]:Q,7589
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[0]:A,4933
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[0]:B,3238
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[0]:C,4935
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[0]:D,4823
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_2[0]:Y,3238
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPB,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPB,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:CLK,7319
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:D,7396
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:EN,4871
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[1]:Q,7319
FAB_INT_sb_0/CoreAPB3_0/iPSELS_RNI7T718[1]:A,4408
FAB_INT_sb_0/CoreAPB3_0/iPSELS_RNI7T718[1]:B,3411
FAB_INT_sb_0/CoreAPB3_0/iPSELS_RNI7T718[1]:C,5543
FAB_INT_sb_0/CoreAPB3_0/iPSELS_RNI7T718[1]:D,4301
FAB_INT_sb_0/CoreAPB3_0/iPSELS_RNI7T718[1]:Y,3411
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[1]:A,6406
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[1]:B,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[1]:Y,6406
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPB,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_32:C,8690
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_32:IPC,8690
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[4]:B,7376
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[4]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[4]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[4]:S,7330
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/m98:A,6405
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/m98:B,4545
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/m98:C,6272
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/m98:Y,4545
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:IPA,
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_0_0:A,6596
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_0_0:B,4654
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_0_0:C,4613
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_m1_0_a2_0_0:Y,4613
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_12:CLK,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_12:IPCLKn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[2]:B,7338
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[2]:FCI,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[2]:FCO,7292
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer_cry[2]:S,7368
FAB_INT_sb_0/CoreGPIO_0_0/g0:A,3381
FAB_INT_sb_0/CoreGPIO_0_0/g0:B,3266
FAB_INT_sb_0/CoreGPIO_0_0/g0:C,2931
FAB_INT_sb_0/CoreGPIO_0_0/g0:D,1746
FAB_INT_sb_0/CoreGPIO_0_0/g0:Y,1746
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3:A,5157
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3:B,7521
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0_1_i_a3:Y,5157
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[2]:A,7637
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[2]:B,7521
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[2]:C,6162
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_ns[2]:Y,6162
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_10:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_10:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[5]:A,6406
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[5]:B,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[5]:Y,6406
GPIO_OUT_obuf[1]/U0/U_IOPAD:D,
GPIO_OUT_obuf[1]/U0/U_IOPAD:E,
GPIO_OUT_obuf[1]/U0/U_IOPAD:PAD,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_a3:A,4589
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_a3:B,3411
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_a3:C,5430
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_a3:D,4373
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/reg_write.tx_hold_reg4_0_a3:Y,3411
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[6]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[6]:CLK,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[6]:D,5063
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[6]:EN,6026
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_shift[6]:Q,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[0]:A,5199
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[0]:B,5300
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[0]:C,7405
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt_RNO[0]:Y,5199
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[0]:CLK,4017
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[0]:D,5039
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[0]:EN,8393
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_count[0]:Q,4017
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[5]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[5]:CLK,6527
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[5]:D,7045
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[5]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[5]:Q,6527
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:CLK,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:D,7404
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:EN,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[1]:Q,8655
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[7]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[7]:CLK,6527
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[7]:D,6555
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[7]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/controlReg1[7]:Q,6527
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[6]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[6]:CLK,5337
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[6]:D,6223
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[6]:Q,5337
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/clear_framing_error_reg0:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/clear_framing_error_reg0:CLK,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/clear_framing_error_reg0:D,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/clear_framing_error_reg0:Q,8655
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_8:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY_RNO:A,7573
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk1.RXRDY_RNO:Y,7573
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[0]:A,2324
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[0]:B,2556
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[0]:C,7587
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[0]:D,3460
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA[0]:Y,2324
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:IPA,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_25:IPC,
INT_obuf[1]/U0/U_IOOUTFF:A,
INT_obuf[1]/U0/U_IOOUTFF:Y,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[0],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[1],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[2],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[3],8545
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[4],8527
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[5],8459
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[6],8465
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[7],8488
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[8],8539
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR[9],8462
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR_ARST_N,6917
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR_CLK,6797
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR_EN,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_ADDR_SRST_N,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_BLK[0],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_BLK[1],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[0],7411
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[1],7404
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[2],7403
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[3],7386
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[4],7395
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[5],6826
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[6],6830
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT[7],6797
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT_ARST_N,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT_CLK,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT_EN,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:A_DOUT_SRST_N,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[0],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[1],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[2],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[3],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[4],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[5],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[6],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[7],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[8],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR[9],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR_ARST_N,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR_CLK,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR_EN,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_ADDR_SRST_N,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_BLK[0],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_BLK[1],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_DOUT_ARST_N,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_DOUT_CLK,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_DOUT_EN,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:B_DOUT_SRST_N,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[0],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[1],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[2],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[3],8837
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[4],8720
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[5],8732
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[6],8712
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[7],8690
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[8],8711
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ADDR[9],8735
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_ARST_N,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_BLK[0],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_BLK[1],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_CLK,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[0],7585
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[10],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[11],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[12],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[13],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[14],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[15],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[16],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[17],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[1],7470
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[2],7494
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[3],7503
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[4],7557
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[5],7562
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[6],7558
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[7],7566
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[8],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_DIN[9],
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/INST_RAM64x18_IP:C_WEN,4897
FAB_INT_sb_0/CCC_0/GL0_INST/U0_RGB1:An,
FAB_INT_sb_0/CCC_0/GL0_INST/U0_RGB1:YL,
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.GPOUT_reg_RNI4CF98[0]:A,
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.GPOUT_reg_RNI4CF98[0]:B,
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_8.GPOUT_reg_RNI4CF98[0]:Y,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[1]:CLK,3672
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[1]:D,5199
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_bit_cnt[1]:Q,3672
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg5_0:A,6436
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg5_0:B,6379
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg5_0:Y,6379
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].gpin1[0]:ALn,6755
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].gpin1[0]:CLK,8655
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].gpin1[0]:D,
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].gpin1[0]:Q,8655
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1:A,6006
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1:B,3649
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1:C,5992
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/fifo_write_rx_1:Y,3649
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_32:C,8690
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_32:IPC,8690
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:A,6360
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:B,6205
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:C,6045
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:D,6058
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:Y,6045
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNI0BUCI[1]:A,7507
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNI0BUCI[1]:B,6157
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNI0BUCI[1]:C,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNI0BUCI[1]:D,7284
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/xmit_state_RNI0BUCI[1]:Y,6157
GPIO_OUT_obuf[0]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[0]/U0/U_IOOUTFF:Y,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPB,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_11:IPENn,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_state[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_state[0]:CLK,6041
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_state[0]:D,5055
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_state[0]:Q,6041
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[2]:CLK,5358
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[2]:D,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[2]:EN,7353
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/rx_dout_reg_Z[2]:Q,5358
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:CLK,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:D,7411
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:EN,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[0]:Q,8655
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:IPB,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPA,
FAB_INT_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPC,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_27:C,8465
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_27:IPC,8465
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:A,3464
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPA,3464
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[3]:CLK,4823
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[3]:D,8647
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[3]:EN,3658
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[3]:Q,4823
INT_obuf[0]/U0/U_IOOUTFF:A,
INT_obuf[0]/U0/U_IOOUTFF:Y,
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3[6]:A,6279
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3[6]:B,3444
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3[6]:C,6331
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3[6]:D,6228
FAB_INT_sb_0/CoreUARTapb_0_0/NxtPrdata_3[6]:Y,3444
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:CLK,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:D,6826
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:EN,8535
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/data_out[5]:Q,8655
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[7]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[7]:CLK,6228
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[7]:D,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[7]:EN,3658
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/rx_byte_Z[7]:Q,6228
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full:A,5005
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full:B,3649
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full:C,4859
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full:D,4766
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/full:Y,3649
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIB7UGT1[2]:B,7224
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIB7UGT1[2]:C,4294
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIB7UGT1[2]:D,6862
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIB7UGT1[2]:FCI,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIB7UGT1[2]:FCO,4260
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIB7UGT1[2]:S,4423
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_4_3[0]:A,3416
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_4_3[0]:B,2324
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_4_3[0]:C,3394
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1_a3_4_3[0]:Y,2324
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:CLK,7357
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:D,7349
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:EN,5067
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/wr_pointer[3]:Q,7357
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[2]:CLK,7551
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[2]:D,4524
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[2]:EN,3411
FAB_INT_sb_0/CoreUARTapb_0_0/iPRDATA[2]:Q,7551
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/FF_35:IPENn,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[2]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[2]:CLK,5913
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[2]:D,4423
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr[2]:Q,5913
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_29:C,8712
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_29:IPC,8712
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][1]:ALn,6755
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][1]:CLK,5447
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][1]:D,6963
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][1]:EN,3458
FAB_INT_sb_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].REG_GEN.CONFIG_reg[0][1]:Q,5447
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:CLK,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:D,7311
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:EN,4871
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/rd_pointer[5]:Q,7377
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0:CLK,6223
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0:D,5181
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0:EN,6157
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/fifo_read_en0:Q,6223
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[3]:A,6406
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[3]:B,7537
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_RX/receive_shift.rx_shift_11[3]:Y,6406
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPA,
FAB_INT_sb_0/FAB_INT_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPB,
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[6]:A,3731
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[6]:B,3667
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[6]:C,7616
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[6]:D,3548
FAB_INT_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_1[6]:Y,3548
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx:CLK,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx:D,2403
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx:EN,6157
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx:Q,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk3.rx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_1:IPC,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_15:C,8717
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_15:IPB,
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_15:IPC,8717
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[6]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[6]:CLK,3886
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[6]:D,8655
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[6]:EN,6202
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/make_TX/tx_byte[6]:Q,3886
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_11:B,8720
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_11:C,8837
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_11:IPB,8720
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/ram128_8_pa4/RAM_128x8/CFG_11:IPC,8837
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[1]:ALn,6755
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[1]:CLK,6191
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[1]:D,7186
FAB_INT_sb_0/CoreUARTapb_0_0/uUART/genblk2.tx_fifo/CoreUART_top_COREUART_0_fifo_128x8_pa4/counter[1]:Q,6191
GPIO_IN[0],
GPIO_OUT[1],
GPIO_OUT[0],
INT[1],
INT[0],
DEVRST_N,
RX,
TX,
GPIO_IN[1],
