{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 19:06:04 2021 " "Info: Processing started: Sun May 30 19:06:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 20210530_Clock -c 20210530_Clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 20210530_Clock -c 20210530_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_Module.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Clock_Module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Module " "Info: Found entity 1: Clock_Module" {  } { { "Clock_Module.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/Clock_Module.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "20210530_Clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 20210530_Clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 20210530_Clock " "Info: Found entity 1: 20210530_Clock" {  } { { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HMS_Counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file HMS_Counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HMS_Counter " "Info: Found entity 1: HMS_Counter" {  } { { "HMS_Counter.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/HMS_Counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DISP.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DISP.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DISP " "Info: Found entity 1: DISP" {  } { { "DISP.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/DISP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "20210530_Clock " "Info: Elaborating entity \"20210530_Clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISP DISP:inst22 " "Info: Elaborating entity \"DISP\" for hierarchy \"DISP:inst22\"" {  } { { "20210530_Clock.bdf" "inst22" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -240 968 1088 16 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74151 inst7 " "Warning: Block or symbol \"74151\" of instance \"inst7\" overlaps another block or symbol" {  } { { "DISP.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/DISP.bdf" { { -336 1088 1208 -112 "inst7" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 DISP:inst22\|74138:inst1 " "Info: Elaborating entity \"74138\" for hierarchy \"DISP:inst22\|74138:inst1\"" {  } { { "DISP.bdf" "inst1" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/DISP.bdf" { { 144 512 632 304 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DISP:inst22\|74138:inst1 " "Info: Elaborated megafunction instantiation \"DISP:inst22\|74138:inst1\"" {  } { { "DISP.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/DISP.bdf" { { 144 512 632 304 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 DISP:inst22\|74160:inst " "Info: Elaborating entity \"74160\" for hierarchy \"DISP:inst22\|74160:inst\"" {  } { { "DISP.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/DISP.bdf" { { 128 312 432 312 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DISP:inst22\|74160:inst " "Info: Elaborated megafunction instantiation \"DISP:inst22\|74160:inst\"" {  } { { "DISP.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/DISP.bdf" { { 128 312 432 312 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 DISP:inst22\|7447:inst9 " "Info: Elaborating entity \"7447\" for hierarchy \"DISP:inst22\|7447:inst9\"" {  } { { "DISP.bdf" "inst9" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/DISP.bdf" { { -448 1416 1536 -288 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DISP:inst22\|7447:inst9 " "Info: Elaborated megafunction instantiation \"DISP:inst22\|7447:inst9\"" {  } { { "DISP.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/DISP.bdf" { { -448 1416 1536 -288 "inst9" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 DISP:inst22\|74151:inst5 " "Info: Elaborating entity \"74151\" for hierarchy \"DISP:inst22\|74151:inst5\"" {  } { { "DISP.bdf" "inst5" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/DISP.bdf" { { -344 672 792 -120 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DISP:inst22\|74151:inst5 " "Info: Elaborated megafunction instantiation \"DISP:inst22\|74151:inst5\"" {  } { { "DISP.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/DISP.bdf" { { -344 672 792 -120 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 DISP:inst22\|74151:inst5\|f74151:sub " "Info: Elaborating entity \"f74151\" for hierarchy \"DISP:inst22\|74151:inst5\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DISP:inst22\|74151:inst5\|f74151:sub DISP:inst22\|74151:inst5 " "Info: Elaborated megafunction instantiation \"DISP:inst22\|74151:inst5\|f74151:sub\", which is child of megafunction instantiation \"DISP:inst22\|74151:inst5\"" {  } { { "74151.tdf" "" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "DISP.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/DISP.bdf" { { -344 672 792 -120 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 DISP:inst22\|74151:inst7 " "Info: Elaborating entity \"74151\" for hierarchy \"DISP:inst22\|74151:inst7\"" {  } { { "DISP.bdf" "inst7" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/DISP.bdf" { { -336 1088 1208 -112 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DISP:inst22\|74151:inst7 " "Info: Elaborated megafunction instantiation \"DISP:inst22\|74151:inst7\"" {  } { { "DISP.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/DISP.bdf" { { -336 1088 1208 -112 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Module Clock_Module:inst19 " "Info: Elaborating entity \"Clock_Module\" for hierarchy \"Clock_Module:inst19\"" {  } { { "20210530_Clock.bdf" "inst19" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { 56 232 360 184 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 Clock_Module:inst19\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"Clock_Module:inst19\|74161:inst\"" {  } { { "Clock_Module.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/Clock_Module.bdf" { { -32 344 464 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_Module:inst19\|74161:inst " "Info: Elaborated megafunction instantiation \"Clock_Module:inst19\|74161:inst\"" {  } { { "Clock_Module.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/Clock_Module.bdf" { { -32 344 464 152 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 Clock_Module:inst19\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"Clock_Module:inst19\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Clock_Module:inst19\|74161:inst\|f74161:sub Clock_Module:inst19\|74161:inst " "Info: Elaborated megafunction instantiation \"Clock_Module:inst19\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"Clock_Module:inst19\|74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "Clock_Module.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/Clock_Module.bdf" { { -32 344 464 152 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 Clock_Module:inst19\|74161:inst35 " "Info: Elaborating entity \"74161\" for hierarchy \"Clock_Module:inst19\|74161:inst35\"" {  } { { "Clock_Module.bdf" "inst35" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/Clock_Module.bdf" { { -32 592 712 152 "inst35" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_Module:inst19\|74161:inst35 " "Info: Elaborated megafunction instantiation \"Clock_Module:inst19\|74161:inst35\"" {  } { { "Clock_Module.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/Clock_Module.bdf" { { -32 592 712 152 "inst35" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 Clock_Module:inst19\|74161:inst36 " "Info: Elaborating entity \"74161\" for hierarchy \"Clock_Module:inst19\|74161:inst36\"" {  } { { "Clock_Module.bdf" "inst36" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/Clock_Module.bdf" { { -32 840 960 152 "inst36" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_Module:inst19\|74161:inst36 " "Info: Elaborated megafunction instantiation \"Clock_Module:inst19\|74161:inst36\"" {  } { { "Clock_Module.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/Clock_Module.bdf" { { -32 840 960 152 "inst36" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HMS_Counter HMS_Counter:inst21 " "Info: Elaborating entity \"HMS_Counter\" for hierarchy \"HMS_Counter:inst21\"" {  } { { "20210530_Clock.bdf" "inst21" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -240 768 888 -80 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst " "Info: Elaborating entity \"21mux\" for hierarchy \"21mux:inst\"" {  } { { "20210530_Clock.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -192 432 552 -112 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst " "Info: Elaborated megafunction instantiation \"21mux:inst\"" {  } { { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -192 432 552 -112 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "14 " "Info: Ignored 14 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "10 " "Info: Ignored 10 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1} { "Info" "IOPT_MLS_IGNORED_CASCADE" "4 " "Info: Ignored 4 CASCADE buffer(s)" {  } {  } 0 0 "Ignored %1!d! CASCADE buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst\|5~synth " "Warning: Found clock multiplexer 21mux:inst\|5~synth" {  } { { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Info: Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Info: Implemented 84 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 30 19:06:08 2021 " "Info: Processing ended: Sun May 30 19:06:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 19:06:09 2021 " "Info: Processing started: Sun May 30 19:06:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 20210530_Clock -c 20210530_Clock " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 20210530_Clock -c 20210530_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "20210530_Clock EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"20210530_Clock\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst20  " "Info: Automatically promoted node inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_Module:inst19\|74161:inst\|f74161:sub\|110  " "Info: Automatically promoted node Clock_Module:inst19\|74161:inst\|f74161:sub\|110 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_Module:inst19\|74161:inst35\|f74161:sub\|110 " "Info: Destination node Clock_Module:inst19\|74161:inst35\|f74161:sub\|110" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_Module:inst19|74161:inst35|f74161:sub|110 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_Module:inst19\|74161:inst\|f74161:sub\|110~0 " "Info: Destination node Clock_Module:inst19\|74161:inst\|f74161:sub\|110~0" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_Module:inst19|74161:inst|f74161:sub|110~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_Module:inst19|74161:inst|f74161:sub|110 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLR (placed in PIN 21 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node CLR (placed in PIN 21 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLR } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { 80 -16 152 96 "CLR" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register HMS_Counter:inst21\|74160:inst4\|8 register HMS_Counter:inst21\|74160:inst3\|7 -4.909 ns " "Info: Slack time is -4.909 ns between source register \"HMS_Counter:inst21\|74160:inst4\|8\" and destination register \"HMS_Counter:inst21\|74160:inst3\|7\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.487 ns + Largest register register " "Info: + Largest register to register requirement is -1.487 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Pause destination 6.505 ns   Shortest register " "Info:   Shortest clock path from clock \"Pause\" to destination register is 6.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Pause 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Pause'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pause } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -248 384 552 -232 "Pause" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.624 ns) 2.955 ns inst20 2 COMB Unassigned 1 " "Info: 2: + IC(1.477 ns) + CELL(0.624 ns) = 2.955 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { Pause inst20 } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.052 ns) + CELL(0.000 ns) 5.007 ns inst20~clkctrl 3 COMB Unassigned 22 " "Info: 3: + IC(2.052 ns) + CELL(0.000 ns) = 5.007 ns; Loc. = Unassigned; Fanout = 22; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.505 ns HMS_Counter:inst21\|74160:inst3\|7 4 REG Unassigned 7 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 6.505 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'HMS_Counter:inst21\|74160:inst3\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { inst20~clkctrl HMS_Counter:inst21|74160:inst3|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 32.96 % ) " "Info: Total cell delay = 2.144 ns ( 32.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.361 ns ( 67.04 % ) " "Info: Total interconnect delay = 4.361 ns ( 67.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -248 384 552 -232 "Pause" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 13.569 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 13.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 7; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { 96 -16 152 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.970 ns) 3.611 ns Clock_Module:inst19\|74161:inst\|f74161:sub\|110 2 REG Unassigned 3 " "Info: 2: + IC(1.787 ns) + CELL(0.970 ns) = 3.611 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'Clock_Module:inst19\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.970 ns) 6.113 ns Clock_Module:inst19\|74161:inst35\|f74161:sub\|110 3 REG Unassigned 6 " "Info: 3: + IC(1.532 ns) + CELL(0.970 ns) = 6.113 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'Clock_Module:inst19\|74161:inst35\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 7.516 ns Clock_Module:inst19\|74161:inst36\|f74161:sub\|9 4 REG Unassigned 5 " "Info: 4: + IC(0.433 ns) + CELL(0.970 ns) = 7.516 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'Clock_Module:inst19\|74161:inst36\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { Clock_Module:inst19|74161:inst35|f74161:sub|110 Clock_Module:inst19|74161:inst36|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 8.397 ns Clock_Module:inst19\|74161:inst36\|f74161:sub\|104 5 COMB Unassigned 1 " "Info: 5: + IC(0.675 ns) + CELL(0.206 ns) = 8.397 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clock_Module:inst19\|74161:inst36\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { Clock_Module:inst19|74161:inst36|f74161:sub|9 Clock_Module:inst19|74161:inst36|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 9.208 ns 21mux:inst\|5~0 6 COMB Unassigned 1 " "Info: 6: + IC(0.160 ns) + CELL(0.651 ns) = 9.208 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '21mux:inst\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Clock_Module:inst19|74161:inst36|f74161:sub|104 21mux:inst|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 10.019 ns inst20 7 COMB Unassigned 1 " "Info: 7: + IC(0.160 ns) + CELL(0.651 ns) = 10.019 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { 21mux:inst|5~0 inst20 } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.052 ns) + CELL(0.000 ns) 12.071 ns inst20~clkctrl 8 COMB Unassigned 22 " "Info: 8: + IC(2.052 ns) + CELL(0.000 ns) = 12.071 ns; Loc. = Unassigned; Fanout = 22; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 13.569 ns HMS_Counter:inst21\|74160:inst3\|7 9 REG Unassigned 7 " "Info: 9: + IC(0.832 ns) + CELL(0.666 ns) = 13.569 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'HMS_Counter:inst21\|74160:inst3\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { inst20~clkctrl HMS_Counter:inst21|74160:inst3|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.938 ns ( 43.76 % ) " "Info: Total cell delay = 5.938 ns ( 43.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.631 ns ( 56.24 % ) " "Info: Total interconnect delay = 7.631 ns ( 56.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { 96 -16 152 112 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Pause source 6.505 ns   Shortest register " "Info:   Shortest clock path from clock \"Pause\" to source register is 6.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns Pause 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Pause'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pause } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -248 384 552 -232 "Pause" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(0.624 ns) 2.955 ns inst20 2 COMB Unassigned 1 " "Info: 2: + IC(1.477 ns) + CELL(0.624 ns) = 2.955 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { Pause inst20 } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.052 ns) + CELL(0.000 ns) 5.007 ns inst20~clkctrl 3 COMB Unassigned 22 " "Info: 3: + IC(2.052 ns) + CELL(0.000 ns) = 5.007 ns; Loc. = Unassigned; Fanout = 22; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.505 ns HMS_Counter:inst21\|74160:inst4\|8 4 REG Unassigned 3 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 6.505 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'HMS_Counter:inst21\|74160:inst4\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { inst20~clkctrl HMS_Counter:inst21|74160:inst4|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 32.96 % ) " "Info: Total cell delay = 2.144 ns ( 32.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.361 ns ( 67.04 % ) " "Info: Total interconnect delay = 4.361 ns ( 67.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -248 384 552 -232 "Pause" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 13.569 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 13.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 7; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { 96 -16 152 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.970 ns) 3.611 ns Clock_Module:inst19\|74161:inst\|f74161:sub\|110 2 REG Unassigned 3 " "Info: 2: + IC(1.787 ns) + CELL(0.970 ns) = 3.611 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'Clock_Module:inst19\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.970 ns) 6.113 ns Clock_Module:inst19\|74161:inst35\|f74161:sub\|110 3 REG Unassigned 6 " "Info: 3: + IC(1.532 ns) + CELL(0.970 ns) = 6.113 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'Clock_Module:inst19\|74161:inst35\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.502 ns" { Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 7.516 ns Clock_Module:inst19\|74161:inst36\|f74161:sub\|9 4 REG Unassigned 5 " "Info: 4: + IC(0.433 ns) + CELL(0.970 ns) = 7.516 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'Clock_Module:inst19\|74161:inst36\|f74161:sub\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { Clock_Module:inst19|74161:inst35|f74161:sub|110 Clock_Module:inst19|74161:inst36|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 8.397 ns Clock_Module:inst19\|74161:inst36\|f74161:sub\|104 5 COMB Unassigned 1 " "Info: 5: + IC(0.675 ns) + CELL(0.206 ns) = 8.397 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clock_Module:inst19\|74161:inst36\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { Clock_Module:inst19|74161:inst36|f74161:sub|9 Clock_Module:inst19|74161:inst36|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 9.208 ns 21mux:inst\|5~0 6 COMB Unassigned 1 " "Info: 6: + IC(0.160 ns) + CELL(0.651 ns) = 9.208 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '21mux:inst\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Clock_Module:inst19|74161:inst36|f74161:sub|104 21mux:inst|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 10.019 ns inst20 7 COMB Unassigned 1 " "Info: 7: + IC(0.160 ns) + CELL(0.651 ns) = 10.019 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { 21mux:inst|5~0 inst20 } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.052 ns) + CELL(0.000 ns) 12.071 ns inst20~clkctrl 8 COMB Unassigned 22 " "Info: 8: + IC(2.052 ns) + CELL(0.000 ns) = 12.071 ns; Loc. = Unassigned; Fanout = 22; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.052 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 13.569 ns HMS_Counter:inst21\|74160:inst4\|8 9 REG Unassigned 3 " "Info: 9: + IC(0.832 ns) + CELL(0.666 ns) = 13.569 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'HMS_Counter:inst21\|74160:inst4\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { inst20~clkctrl HMS_Counter:inst21|74160:inst4|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.938 ns ( 43.76 % ) " "Info: Total cell delay = 5.938 ns ( 43.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.631 ns ( 56.24 % ) " "Info: Total interconnect delay = 7.631 ns ( 56.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { 96 -16 152 112 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.422 ns - Longest register register " "Info: - Longest register to register delay is 3.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns HMS_Counter:inst21\|74160:inst4\|8 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'HMS_Counter:inst21\|74160:inst4\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HMS_Counter:inst21|74160:inst4|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 0.881 ns HMS_Counter:inst21\|inst9~0 2 COMB Unassigned 11 " "Info: 2: + IC(0.675 ns) + CELL(0.206 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'HMS_Counter:inst21\|inst9~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { HMS_Counter:inst21|74160:inst4|8 HMS_Counter:inst21|inst9~0 } "NODE_NAME" } } { "HMS_Counter.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/HMS_Counter.bdf" { { -1264 704 768 -1184 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 1.692 ns HMS_Counter:inst21\|74160:inst3\|47~0 3 COMB Unassigned 3 " "Info: 3: + IC(0.441 ns) + CELL(0.370 ns) = 1.692 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'HMS_Counter:inst21\|74160:inst3\|47~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { HMS_Counter:inst21|inst9~0 HMS_Counter:inst21|74160:inst3|47~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 936 280 344 976 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 2.503 ns HMS_Counter:inst21\|74160:inst3\|50~0 4 COMB Unassigned 3 " "Info: 4: + IC(0.441 ns) + CELL(0.370 ns) = 2.503 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'HMS_Counter:inst21\|74160:inst3\|50~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { HMS_Counter:inst21|74160:inst3|47~0 HMS_Counter:inst21|74160:inst3|50~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 376 680 744 416 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 3.314 ns HMS_Counter:inst21\|74160:inst3\|11 5 COMB Unassigned 1 " "Info: 5: + IC(0.605 ns) + CELL(0.206 ns) = 3.314 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'HMS_Counter:inst21\|74160:inst3\|11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { HMS_Counter:inst21|74160:inst3|50~0 HMS_Counter:inst21|74160:inst3|11 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.422 ns HMS_Counter:inst21\|74160:inst3\|7 6 REG Unassigned 7 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.422 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'HMS_Counter:inst21\|74160:inst3\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { HMS_Counter:inst21|74160:inst3|11 HMS_Counter:inst21|74160:inst3|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.260 ns ( 36.82 % ) " "Info: Total cell delay = 1.260 ns ( 36.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.162 ns ( 63.18 % ) " "Info: Total interconnect delay = 2.162 ns ( 63.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.422 ns" { HMS_Counter:inst21|74160:inst4|8 HMS_Counter:inst21|inst9~0 HMS_Counter:inst21|74160:inst3|47~0 HMS_Counter:inst21|74160:inst3|50~0 HMS_Counter:inst21|74160:inst3|11 HMS_Counter:inst21|74160:inst3|7 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.422 ns" { HMS_Counter:inst21|74160:inst4|8 HMS_Counter:inst21|inst9~0 HMS_Counter:inst21|74160:inst3|47~0 HMS_Counter:inst21|74160:inst3|50~0 HMS_Counter:inst21|74160:inst3|11 HMS_Counter:inst21|74160:inst3|7 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.422 ns register register " "Info: Estimated most critical path is register to register delay of 3.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns HMS_Counter:inst21\|74160:inst4\|8 1 REG LAB_X19_Y2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y2; Fanout = 3; REG Node = 'HMS_Counter:inst21\|74160:inst4\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HMS_Counter:inst21|74160:inst4|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 0.881 ns HMS_Counter:inst21\|inst9~0 2 COMB LAB_X19_Y2 11 " "Info: 2: + IC(0.675 ns) + CELL(0.206 ns) = 0.881 ns; Loc. = LAB_X19_Y2; Fanout = 11; COMB Node = 'HMS_Counter:inst21\|inst9~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { HMS_Counter:inst21|74160:inst4|8 HMS_Counter:inst21|inst9~0 } "NODE_NAME" } } { "HMS_Counter.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/HMS_Counter.bdf" { { -1264 704 768 -1184 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 1.692 ns HMS_Counter:inst21\|74160:inst3\|47~0 3 COMB LAB_X19_Y2 3 " "Info: 3: + IC(0.441 ns) + CELL(0.370 ns) = 1.692 ns; Loc. = LAB_X19_Y2; Fanout = 3; COMB Node = 'HMS_Counter:inst21\|74160:inst3\|47~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { HMS_Counter:inst21|inst9~0 HMS_Counter:inst21|74160:inst3|47~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 936 280 344 976 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 2.503 ns HMS_Counter:inst21\|74160:inst3\|50~0 4 COMB LAB_X19_Y2 3 " "Info: 4: + IC(0.441 ns) + CELL(0.370 ns) = 2.503 ns; Loc. = LAB_X19_Y2; Fanout = 3; COMB Node = 'HMS_Counter:inst21\|74160:inst3\|50~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { HMS_Counter:inst21|74160:inst3|47~0 HMS_Counter:inst21|74160:inst3|50~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 376 680 744 416 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 3.314 ns HMS_Counter:inst21\|74160:inst3\|11 5 COMB LAB_X19_Y2 1 " "Info: 5: + IC(0.605 ns) + CELL(0.206 ns) = 3.314 ns; Loc. = LAB_X19_Y2; Fanout = 1; COMB Node = 'HMS_Counter:inst21\|74160:inst3\|11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { HMS_Counter:inst21|74160:inst3|50~0 HMS_Counter:inst21|74160:inst3|11 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.422 ns HMS_Counter:inst21\|74160:inst3\|7 6 REG LAB_X19_Y2 7 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.422 ns; Loc. = LAB_X19_Y2; Fanout = 7; REG Node = 'HMS_Counter:inst21\|74160:inst3\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { HMS_Counter:inst21|74160:inst3|11 HMS_Counter:inst21|74160:inst3|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.260 ns ( 36.82 % ) " "Info: Total cell delay = 1.260 ns ( 36.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.162 ns ( 63.18 % ) " "Info: Total interconnect delay = 2.162 ns ( 63.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.422 ns" { HMS_Counter:inst21|74160:inst4|8 HMS_Counter:inst21|inst9~0 HMS_Counter:inst21|74160:inst3|47~0 HMS_Counter:inst21|74160:inst3|50~0 HMS_Counter:inst21|74160:inst3|11 HMS_Counter:inst21|74160:inst3|7 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OA 0 " "Info: Pin \"OA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OB 0 " "Info: Pin \"OB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OC 0 " "Info: Pin \"OC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OD 0 " "Info: Pin \"OD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OE 0 " "Info: Pin \"OE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OF 0 " "Info: Pin \"OF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OG 0 " "Info: Pin \"OG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y0 0 " "Info: Pin \"Y0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y1 0 " "Info: Pin \"Y1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y2 0 " "Info: Pin \"Y2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y3 0 " "Info: Pin \"Y3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y4 0 " "Info: Pin \"Y4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y5 0 " "Info: Pin \"Y5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.fit.smsg " "Info: Generated suppressed messages file C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 30 19:06:12 2021 " "Info: Processing ended: Sun May 30 19:06:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 19:06:13 2021 " "Info: Processing started: Sun May 30 19:06:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 20210530_Clock -c 20210530_Clock " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off 20210530_Clock -c 20210530_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 30 19:06:15 2021 " "Info: Processing ended: Sun May 30 19:06:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 30 19:06:16 2021 " "Info: Processing started: Sun May 30 19:06:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 20210530_Clock -c 20210530_Clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 20210530_Clock -c 20210530_Clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { 96 -16 152 112 "CLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "S0 " "Info: Assuming node \"S0\" is an undefined clock" {  } { { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -144 192 360 -128 "S0" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "S0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Pause " "Info: Assuming node \"Pause\" is an undefined clock" {  } { { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -248 384 552 -232 "Pause" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Pause" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clock_Module:inst19\|74161:inst\|f74161:sub\|110 " "Info: Detected ripple clock \"Clock_Module:inst19\|74161:inst\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock_Module:inst19\|74161:inst\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock_Module:inst19\|74161:inst36\|f74161:sub\|87 " "Info: Detected ripple clock \"Clock_Module:inst19\|74161:inst36\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock_Module:inst19\|74161:inst36\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock_Module:inst19\|74161:inst36\|f74161:sub\|110 " "Info: Detected ripple clock \"Clock_Module:inst19\|74161:inst36\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock_Module:inst19\|74161:inst36\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock_Module:inst19\|74161:inst36\|f74161:sub\|9 " "Info: Detected ripple clock \"Clock_Module:inst19\|74161:inst36\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock_Module:inst19\|74161:inst36\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock_Module:inst19\|74161:inst36\|f74161:sub\|99 " "Info: Detected ripple clock \"Clock_Module:inst19\|74161:inst36\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock_Module:inst19\|74161:inst36\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock_Module:inst19\|74161:inst35\|f74161:sub\|110 " "Info: Detected ripple clock \"Clock_Module:inst19\|74161:inst35\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock_Module:inst19\|74161:inst35\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Clock_Module:inst19\|74161:inst36\|f74161:sub\|104 " "Info: Detected gated clock \"Clock_Module:inst19\|74161:inst36\|f74161:sub\|104\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock_Module:inst19\|74161:inst36\|f74161:sub\|104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "21mux:inst\|5~0 " "Info: Detected gated clock \"21mux:inst\|5~0\" as buffer" {  } { { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "21mux:inst\|5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register HMS_Counter:inst21\|74160:inst6\|6 register HMS_Counter:inst21\|74160:inst5\|7 147.43 MHz 6.783 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 147.43 MHz between source register \"HMS_Counter:inst21\|74160:inst6\|6\" and destination register \"HMS_Counter:inst21\|74160:inst5\|7\" (period= 6.783 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.973 ns + Longest register register " "Info: + Longest register to register delay is 3.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns HMS_Counter:inst21\|74160:inst6\|6 1 REG LCFF_X19_Y2_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y2_N5; Fanout = 6; REG Node = 'HMS_Counter:inst21\|74160:inst6\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HMS_Counter:inst21|74160:inst6|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.614 ns) 1.395 ns HMS_Counter:inst21\|inst9~0 2 COMB LCCOMB_X19_Y2_N8 11 " "Info: 2: + IC(0.781 ns) + CELL(0.614 ns) = 1.395 ns; Loc. = LCCOMB_X19_Y2_N8; Fanout = 11; COMB Node = 'HMS_Counter:inst21\|inst9~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { HMS_Counter:inst21|74160:inst6|6 HMS_Counter:inst21|inst9~0 } "NODE_NAME" } } { "HMS_Counter.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/HMS_Counter.bdf" { { -1264 704 768 -1184 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.370 ns) 2.198 ns HMS_Counter:inst21\|inst15 3 COMB LCCOMB_X19_Y2_N28 8 " "Info: 3: + IC(0.433 ns) + CELL(0.370 ns) = 2.198 ns; Loc. = LCCOMB_X19_Y2_N28; Fanout = 8; COMB Node = 'HMS_Counter:inst21\|inst15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { HMS_Counter:inst21|inst9~0 HMS_Counter:inst21|inst15 } "NODE_NAME" } } { "HMS_Counter.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/HMS_Counter.bdf" { { -1256 280 344 -1208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.624 ns) 3.865 ns HMS_Counter:inst21\|74160:inst5\|11 4 COMB LCCOMB_X21_Y2_N8 1 " "Info: 4: + IC(1.043 ns) + CELL(0.624 ns) = 3.865 ns; Loc. = LCCOMB_X21_Y2_N8; Fanout = 1; COMB Node = 'HMS_Counter:inst21\|74160:inst5\|11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { HMS_Counter:inst21|inst15 HMS_Counter:inst21|74160:inst5|11 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.973 ns HMS_Counter:inst21\|74160:inst5\|7 5 REG LCFF_X21_Y2_N9 4 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.973 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 4; REG Node = 'HMS_Counter:inst21\|74160:inst5\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { HMS_Counter:inst21|74160:inst5|11 HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.716 ns ( 43.19 % ) " "Info: Total cell delay = 1.716 ns ( 43.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.257 ns ( 56.81 % ) " "Info: Total interconnect delay = 2.257 ns ( 56.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.973 ns" { HMS_Counter:inst21|74160:inst6|6 HMS_Counter:inst21|inst9~0 HMS_Counter:inst21|inst15 HMS_Counter:inst21|74160:inst5|11 HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.973 ns" { HMS_Counter:inst21|74160:inst6|6 {} HMS_Counter:inst21|inst9~0 {} HMS_Counter:inst21|inst15 {} HMS_Counter:inst21|74160:inst5|11 {} HMS_Counter:inst21|74160:inst5|7 {} } { 0.000ns 0.781ns 0.433ns 1.043ns 0.000ns } { 0.000ns 0.614ns 0.370ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.546 ns - Smallest " "Info: - Smallest clock skew is -2.546 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.631 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 10.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CLK 1 CLK PIN_70 7 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 7; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { 96 -16 152 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.970 ns) 3.624 ns Clock_Module:inst19\|74161:inst\|f74161:sub\|110 2 REG LCFF_X24_Y2_N3 3 " "Info: 2: + IC(1.700 ns) + CELL(0.970 ns) = 3.624 ns; Loc. = LCFF_X24_Y2_N3; Fanout = 3; REG Node = 'Clock_Module:inst19\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.970 ns) 6.091 ns Clock_Module:inst19\|74161:inst35\|f74161:sub\|110 3 REG LCFF_X22_Y6_N31 6 " "Info: 3: + IC(1.497 ns) + CELL(0.970 ns) = 6.091 ns; Loc. = LCFF_X22_Y6_N31; Fanout = 6; REG Node = 'Clock_Module:inst19\|74161:inst35\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.206 ns) 6.732 ns 21mux:inst\|5~0 4 COMB LCCOMB_X22_Y6_N22 1 " "Info: 4: + IC(0.435 ns) + CELL(0.206 ns) = 6.732 ns; Loc. = LCCOMB_X22_Y6_N22; Fanout = 1; COMB Node = '21mux:inst\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { Clock_Module:inst19|74161:inst35|f74161:sub|110 21mux:inst|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 7.315 ns inst20 5 COMB LCCOMB_X22_Y6_N0 1 " "Info: 5: + IC(0.377 ns) + CELL(0.206 ns) = 7.315 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { 21mux:inst|5~0 inst20 } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.000 ns) 9.114 ns inst20~clkctrl 6 COMB CLKCTRL_G4 22 " "Info: 6: + IC(1.799 ns) + CELL(0.000 ns) = 9.114 ns; Loc. = CLKCTRL_G4; Fanout = 22; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 10.631 ns HMS_Counter:inst21\|74160:inst5\|7 7 REG LCFF_X21_Y2_N9 4 " "Info: 7: + IC(0.851 ns) + CELL(0.666 ns) = 10.631 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 4; REG Node = 'HMS_Counter:inst21\|74160:inst5\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { inst20~clkctrl HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.972 ns ( 37.36 % ) " "Info: Total cell delay = 3.972 ns ( 37.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.659 ns ( 62.64 % ) " "Info: Total interconnect delay = 6.659 ns ( 62.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.631 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.631 ns" { CLK {} CLK~combout {} Clock_Module:inst19|74161:inst|f74161:sub|110 {} Clock_Module:inst19|74161:inst35|f74161:sub|110 {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst5|7 {} } { 0.000ns 0.000ns 1.700ns 1.497ns 0.435ns 0.377ns 1.799ns 0.851ns } { 0.000ns 0.954ns 0.970ns 0.970ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 13.177 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 13.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CLK 1 CLK PIN_70 7 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 7; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { 96 -16 152 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.970 ns) 3.624 ns Clock_Module:inst19\|74161:inst\|f74161:sub\|110 2 REG LCFF_X24_Y2_N3 3 " "Info: 2: + IC(1.700 ns) + CELL(0.970 ns) = 3.624 ns; Loc. = LCFF_X24_Y2_N3; Fanout = 3; REG Node = 'Clock_Module:inst19\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.970 ns) 6.091 ns Clock_Module:inst19\|74161:inst35\|f74161:sub\|110 3 REG LCFF_X22_Y6_N31 6 " "Info: 3: + IC(1.497 ns) + CELL(0.970 ns) = 6.091 ns; Loc. = LCFF_X22_Y6_N31; Fanout = 6; REG Node = 'Clock_Module:inst19\|74161:inst35\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.970 ns) 7.455 ns Clock_Module:inst19\|74161:inst36\|f74161:sub\|99 4 REG LCFF_X22_Y6_N17 3 " "Info: 4: + IC(0.394 ns) + CELL(0.970 ns) = 7.455 ns; Loc. = LCFF_X22_Y6_N17; Fanout = 3; REG Node = 'Clock_Module:inst19\|74161:inst36\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { Clock_Module:inst19|74161:inst35|f74161:sub|110 Clock_Module:inst19|74161:inst36|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.614 ns) 8.537 ns Clock_Module:inst19\|74161:inst36\|f74161:sub\|104 5 COMB LCCOMB_X22_Y6_N20 1 " "Info: 5: + IC(0.468 ns) + CELL(0.614 ns) = 8.537 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 1; COMB Node = 'Clock_Module:inst19\|74161:inst36\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { Clock_Module:inst19|74161:inst36|f74161:sub|99 Clock_Module:inst19|74161:inst36|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 9.281 ns 21mux:inst\|5~0 6 COMB LCCOMB_X22_Y6_N22 1 " "Info: 6: + IC(0.374 ns) + CELL(0.370 ns) = 9.281 ns; Loc. = LCCOMB_X22_Y6_N22; Fanout = 1; COMB Node = '21mux:inst\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { Clock_Module:inst19|74161:inst36|f74161:sub|104 21mux:inst|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 9.864 ns inst20 7 COMB LCCOMB_X22_Y6_N0 1 " "Info: 7: + IC(0.377 ns) + CELL(0.206 ns) = 9.864 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { 21mux:inst|5~0 inst20 } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.000 ns) 11.663 ns inst20~clkctrl 8 COMB CLKCTRL_G4 22 " "Info: 8: + IC(1.799 ns) + CELL(0.000 ns) = 11.663 ns; Loc. = CLKCTRL_G4; Fanout = 22; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 13.177 ns HMS_Counter:inst21\|74160:inst6\|6 9 REG LCFF_X19_Y2_N5 6 " "Info: 9: + IC(0.848 ns) + CELL(0.666 ns) = 13.177 ns; Loc. = LCFF_X19_Y2_N5; Fanout = 6; REG Node = 'HMS_Counter:inst21\|74160:inst6\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { inst20~clkctrl HMS_Counter:inst21|74160:inst6|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.720 ns ( 43.41 % ) " "Info: Total cell delay = 5.720 ns ( 43.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.457 ns ( 56.59 % ) " "Info: Total interconnect delay = 7.457 ns ( 56.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.177 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 Clock_Module:inst19|74161:inst36|f74161:sub|99 Clock_Module:inst19|74161:inst36|f74161:sub|104 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst6|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.177 ns" { CLK {} CLK~combout {} Clock_Module:inst19|74161:inst|f74161:sub|110 {} Clock_Module:inst19|74161:inst35|f74161:sub|110 {} Clock_Module:inst19|74161:inst36|f74161:sub|99 {} Clock_Module:inst19|74161:inst36|f74161:sub|104 {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst6|6 {} } { 0.000ns 0.000ns 1.700ns 1.497ns 0.394ns 0.468ns 0.374ns 0.377ns 1.799ns 0.848ns } { 0.000ns 0.954ns 0.970ns 0.970ns 0.970ns 0.614ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.631 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.631 ns" { CLK {} CLK~combout {} Clock_Module:inst19|74161:inst|f74161:sub|110 {} Clock_Module:inst19|74161:inst35|f74161:sub|110 {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst5|7 {} } { 0.000ns 0.000ns 1.700ns 1.497ns 0.435ns 0.377ns 1.799ns 0.851ns } { 0.000ns 0.954ns 0.970ns 0.970ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.177 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 Clock_Module:inst19|74161:inst36|f74161:sub|99 Clock_Module:inst19|74161:inst36|f74161:sub|104 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst6|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.177 ns" { CLK {} CLK~combout {} Clock_Module:inst19|74161:inst|f74161:sub|110 {} Clock_Module:inst19|74161:inst35|f74161:sub|110 {} Clock_Module:inst19|74161:inst36|f74161:sub|99 {} Clock_Module:inst19|74161:inst36|f74161:sub|104 {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst6|6 {} } { 0.000ns 0.000ns 1.700ns 1.497ns 0.394ns 0.468ns 0.374ns 0.377ns 1.799ns 0.848ns } { 0.000ns 0.954ns 0.970ns 0.970ns 0.970ns 0.614ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.973 ns" { HMS_Counter:inst21|74160:inst6|6 HMS_Counter:inst21|inst9~0 HMS_Counter:inst21|inst15 HMS_Counter:inst21|74160:inst5|11 HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.973 ns" { HMS_Counter:inst21|74160:inst6|6 {} HMS_Counter:inst21|inst9~0 {} HMS_Counter:inst21|inst15 {} HMS_Counter:inst21|74160:inst5|11 {} HMS_Counter:inst21|74160:inst5|7 {} } { 0.000ns 0.781ns 0.433ns 1.043ns 0.000ns } { 0.000ns 0.614ns 0.370ns 0.624ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.631 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.631 ns" { CLK {} CLK~combout {} Clock_Module:inst19|74161:inst|f74161:sub|110 {} Clock_Module:inst19|74161:inst35|f74161:sub|110 {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst5|7 {} } { 0.000ns 0.000ns 1.700ns 1.497ns 0.435ns 0.377ns 1.799ns 0.851ns } { 0.000ns 0.954ns 0.970ns 0.970ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.177 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 Clock_Module:inst19|74161:inst36|f74161:sub|99 Clock_Module:inst19|74161:inst36|f74161:sub|104 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst6|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.177 ns" { CLK {} CLK~combout {} Clock_Module:inst19|74161:inst|f74161:sub|110 {} Clock_Module:inst19|74161:inst35|f74161:sub|110 {} Clock_Module:inst19|74161:inst36|f74161:sub|99 {} Clock_Module:inst19|74161:inst36|f74161:sub|104 {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst6|6 {} } { 0.000ns 0.000ns 1.700ns 1.497ns 0.394ns 0.468ns 0.374ns 0.377ns 1.799ns 0.848ns } { 0.000ns 0.954ns 0.970ns 0.970ns 0.970ns 0.614ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "S0 register HMS_Counter:inst21\|74160:inst6\|6 register HMS_Counter:inst21\|74160:inst5\|7 236.18 MHz 4.234 ns Internal " "Info: Clock \"S0\" has Internal fmax of 236.18 MHz between source register \"HMS_Counter:inst21\|74160:inst6\|6\" and destination register \"HMS_Counter:inst21\|74160:inst5\|7\" (period= 4.234 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.973 ns + Longest register register " "Info: + Longest register to register delay is 3.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns HMS_Counter:inst21\|74160:inst6\|6 1 REG LCFF_X19_Y2_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y2_N5; Fanout = 6; REG Node = 'HMS_Counter:inst21\|74160:inst6\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HMS_Counter:inst21|74160:inst6|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.614 ns) 1.395 ns HMS_Counter:inst21\|inst9~0 2 COMB LCCOMB_X19_Y2_N8 11 " "Info: 2: + IC(0.781 ns) + CELL(0.614 ns) = 1.395 ns; Loc. = LCCOMB_X19_Y2_N8; Fanout = 11; COMB Node = 'HMS_Counter:inst21\|inst9~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { HMS_Counter:inst21|74160:inst6|6 HMS_Counter:inst21|inst9~0 } "NODE_NAME" } } { "HMS_Counter.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/HMS_Counter.bdf" { { -1264 704 768 -1184 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.370 ns) 2.198 ns HMS_Counter:inst21\|inst15 3 COMB LCCOMB_X19_Y2_N28 8 " "Info: 3: + IC(0.433 ns) + CELL(0.370 ns) = 2.198 ns; Loc. = LCCOMB_X19_Y2_N28; Fanout = 8; COMB Node = 'HMS_Counter:inst21\|inst15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { HMS_Counter:inst21|inst9~0 HMS_Counter:inst21|inst15 } "NODE_NAME" } } { "HMS_Counter.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/HMS_Counter.bdf" { { -1256 280 344 -1208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.624 ns) 3.865 ns HMS_Counter:inst21\|74160:inst5\|11 4 COMB LCCOMB_X21_Y2_N8 1 " "Info: 4: + IC(1.043 ns) + CELL(0.624 ns) = 3.865 ns; Loc. = LCCOMB_X21_Y2_N8; Fanout = 1; COMB Node = 'HMS_Counter:inst21\|74160:inst5\|11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { HMS_Counter:inst21|inst15 HMS_Counter:inst21|74160:inst5|11 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.973 ns HMS_Counter:inst21\|74160:inst5\|7 5 REG LCFF_X21_Y2_N9 4 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.973 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 4; REG Node = 'HMS_Counter:inst21\|74160:inst5\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { HMS_Counter:inst21|74160:inst5|11 HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.716 ns ( 43.19 % ) " "Info: Total cell delay = 1.716 ns ( 43.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.257 ns ( 56.81 % ) " "Info: Total interconnect delay = 2.257 ns ( 56.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.973 ns" { HMS_Counter:inst21|74160:inst6|6 HMS_Counter:inst21|inst9~0 HMS_Counter:inst21|inst15 HMS_Counter:inst21|74160:inst5|11 HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.973 ns" { HMS_Counter:inst21|74160:inst6|6 {} HMS_Counter:inst21|inst9~0 {} HMS_Counter:inst21|inst15 {} HMS_Counter:inst21|74160:inst5|11 {} HMS_Counter:inst21|74160:inst5|7 {} } { 0.000ns 0.781ns 0.433ns 1.043ns 0.000ns } { 0.000ns 0.614ns 0.370ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S0 destination 7.154 ns + Shortest register " "Info: + Shortest clock path from clock \"S0\" to destination register is 7.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns S0 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -144 192 360 -128 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.624 ns) 3.255 ns 21mux:inst\|5~0 2 COMB LCCOMB_X22_Y6_N22 1 " "Info: 2: + IC(1.531 ns) + CELL(0.624 ns) = 3.255 ns; Loc. = LCCOMB_X22_Y6_N22; Fanout = 1; COMB Node = '21mux:inst\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.155 ns" { S0 21mux:inst|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 3.838 ns inst20 3 COMB LCCOMB_X22_Y6_N0 1 " "Info: 3: + IC(0.377 ns) + CELL(0.206 ns) = 3.838 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { 21mux:inst|5~0 inst20 } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.000 ns) 5.637 ns inst20~clkctrl 4 COMB CLKCTRL_G4 22 " "Info: 4: + IC(1.799 ns) + CELL(0.000 ns) = 5.637 ns; Loc. = CLKCTRL_G4; Fanout = 22; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 7.154 ns HMS_Counter:inst21\|74160:inst5\|7 5 REG LCFF_X21_Y2_N9 4 " "Info: 5: + IC(0.851 ns) + CELL(0.666 ns) = 7.154 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 4; REG Node = 'HMS_Counter:inst21\|74160:inst5\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { inst20~clkctrl HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.596 ns ( 36.29 % ) " "Info: Total cell delay = 2.596 ns ( 36.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.558 ns ( 63.71 % ) " "Info: Total interconnect delay = 4.558 ns ( 63.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.154 ns" { S0 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.154 ns" { S0 {} S0~combout {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst5|7 {} } { 0.000ns 0.000ns 1.531ns 0.377ns 1.799ns 0.851ns } { 0.000ns 1.100ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "S0 source 7.151 ns - Longest register " "Info: - Longest clock path from clock \"S0\" to source register is 7.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns S0 1 CLK PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; CLK Node = 'S0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -144 192 360 -128 "S0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.624 ns) 3.255 ns 21mux:inst\|5~0 2 COMB LCCOMB_X22_Y6_N22 1 " "Info: 2: + IC(1.531 ns) + CELL(0.624 ns) = 3.255 ns; Loc. = LCCOMB_X22_Y6_N22; Fanout = 1; COMB Node = '21mux:inst\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.155 ns" { S0 21mux:inst|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 3.838 ns inst20 3 COMB LCCOMB_X22_Y6_N0 1 " "Info: 3: + IC(0.377 ns) + CELL(0.206 ns) = 3.838 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { 21mux:inst|5~0 inst20 } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.000 ns) 5.637 ns inst20~clkctrl 4 COMB CLKCTRL_G4 22 " "Info: 4: + IC(1.799 ns) + CELL(0.000 ns) = 5.637 ns; Loc. = CLKCTRL_G4; Fanout = 22; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 7.151 ns HMS_Counter:inst21\|74160:inst6\|6 5 REG LCFF_X19_Y2_N5 6 " "Info: 5: + IC(0.848 ns) + CELL(0.666 ns) = 7.151 ns; Loc. = LCFF_X19_Y2_N5; Fanout = 6; REG Node = 'HMS_Counter:inst21\|74160:inst6\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { inst20~clkctrl HMS_Counter:inst21|74160:inst6|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.596 ns ( 36.30 % ) " "Info: Total cell delay = 2.596 ns ( 36.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.555 ns ( 63.70 % ) " "Info: Total interconnect delay = 4.555 ns ( 63.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.151 ns" { S0 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst6|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.151 ns" { S0 {} S0~combout {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst6|6 {} } { 0.000ns 0.000ns 1.531ns 0.377ns 1.799ns 0.848ns } { 0.000ns 1.100ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.154 ns" { S0 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.154 ns" { S0 {} S0~combout {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst5|7 {} } { 0.000ns 0.000ns 1.531ns 0.377ns 1.799ns 0.851ns } { 0.000ns 1.100ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.151 ns" { S0 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst6|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.151 ns" { S0 {} S0~combout {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst6|6 {} } { 0.000ns 0.000ns 1.531ns 0.377ns 1.799ns 0.848ns } { 0.000ns 1.100ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.973 ns" { HMS_Counter:inst21|74160:inst6|6 HMS_Counter:inst21|inst9~0 HMS_Counter:inst21|inst15 HMS_Counter:inst21|74160:inst5|11 HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.973 ns" { HMS_Counter:inst21|74160:inst6|6 {} HMS_Counter:inst21|inst9~0 {} HMS_Counter:inst21|inst15 {} HMS_Counter:inst21|74160:inst5|11 {} HMS_Counter:inst21|74160:inst5|7 {} } { 0.000ns 0.781ns 0.433ns 1.043ns 0.000ns } { 0.000ns 0.614ns 0.370ns 0.624ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.154 ns" { S0 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.154 ns" { S0 {} S0~combout {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst5|7 {} } { 0.000ns 0.000ns 1.531ns 0.377ns 1.799ns 0.851ns } { 0.000ns 1.100ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.151 ns" { S0 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst6|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.151 ns" { S0 {} S0~combout {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst6|6 {} } { 0.000ns 0.000ns 1.531ns 0.377ns 1.799ns 0.848ns } { 0.000ns 1.100ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Pause register HMS_Counter:inst21\|74160:inst6\|6 register HMS_Counter:inst21\|74160:inst5\|7 236.18 MHz 4.234 ns Internal " "Info: Clock \"Pause\" has Internal fmax of 236.18 MHz between source register \"HMS_Counter:inst21\|74160:inst6\|6\" and destination register \"HMS_Counter:inst21\|74160:inst5\|7\" (period= 4.234 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.973 ns + Longest register register " "Info: + Longest register to register delay is 3.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns HMS_Counter:inst21\|74160:inst6\|6 1 REG LCFF_X19_Y2_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y2_N5; Fanout = 6; REG Node = 'HMS_Counter:inst21\|74160:inst6\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HMS_Counter:inst21|74160:inst6|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.614 ns) 1.395 ns HMS_Counter:inst21\|inst9~0 2 COMB LCCOMB_X19_Y2_N8 11 " "Info: 2: + IC(0.781 ns) + CELL(0.614 ns) = 1.395 ns; Loc. = LCCOMB_X19_Y2_N8; Fanout = 11; COMB Node = 'HMS_Counter:inst21\|inst9~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { HMS_Counter:inst21|74160:inst6|6 HMS_Counter:inst21|inst9~0 } "NODE_NAME" } } { "HMS_Counter.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/HMS_Counter.bdf" { { -1264 704 768 -1184 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.370 ns) 2.198 ns HMS_Counter:inst21\|inst15 3 COMB LCCOMB_X19_Y2_N28 8 " "Info: 3: + IC(0.433 ns) + CELL(0.370 ns) = 2.198 ns; Loc. = LCCOMB_X19_Y2_N28; Fanout = 8; COMB Node = 'HMS_Counter:inst21\|inst15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { HMS_Counter:inst21|inst9~0 HMS_Counter:inst21|inst15 } "NODE_NAME" } } { "HMS_Counter.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/HMS_Counter.bdf" { { -1256 280 344 -1208 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.624 ns) 3.865 ns HMS_Counter:inst21\|74160:inst5\|11 4 COMB LCCOMB_X21_Y2_N8 1 " "Info: 4: + IC(1.043 ns) + CELL(0.624 ns) = 3.865 ns; Loc. = LCCOMB_X21_Y2_N8; Fanout = 1; COMB Node = 'HMS_Counter:inst21\|74160:inst5\|11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { HMS_Counter:inst21|inst15 HMS_Counter:inst21|74160:inst5|11 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.973 ns HMS_Counter:inst21\|74160:inst5\|7 5 REG LCFF_X21_Y2_N9 4 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.973 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 4; REG Node = 'HMS_Counter:inst21\|74160:inst5\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { HMS_Counter:inst21|74160:inst5|11 HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.716 ns ( 43.19 % ) " "Info: Total cell delay = 1.716 ns ( 43.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.257 ns ( 56.81 % ) " "Info: Total interconnect delay = 2.257 ns ( 56.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.973 ns" { HMS_Counter:inst21|74160:inst6|6 HMS_Counter:inst21|inst9~0 HMS_Counter:inst21|inst15 HMS_Counter:inst21|74160:inst5|11 HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.973 ns" { HMS_Counter:inst21|74160:inst6|6 {} HMS_Counter:inst21|inst9~0 {} HMS_Counter:inst21|inst15 {} HMS_Counter:inst21|74160:inst5|11 {} HMS_Counter:inst21|74160:inst5|7 {} } { 0.000ns 0.781ns 0.433ns 1.043ns 0.000ns } { 0.000ns 0.614ns 0.370ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Pause destination 6.274 ns + Shortest register " "Info: + Shortest clock path from clock \"Pause\" to destination register is 6.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Pause 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'Pause'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pause } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -248 384 552 -232 "Pause" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.319 ns) 2.958 ns inst20 2 COMB LCCOMB_X22_Y6_N0 1 " "Info: 2: + IC(1.549 ns) + CELL(0.319 ns) = 2.958 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { Pause inst20 } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.000 ns) 4.757 ns inst20~clkctrl 3 COMB CLKCTRL_G4 22 " "Info: 3: + IC(1.799 ns) + CELL(0.000 ns) = 4.757 ns; Loc. = CLKCTRL_G4; Fanout = 22; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 6.274 ns HMS_Counter:inst21\|74160:inst5\|7 4 REG LCFF_X21_Y2_N9 4 " "Info: 4: + IC(0.851 ns) + CELL(0.666 ns) = 6.274 ns; Loc. = LCFF_X21_Y2_N9; Fanout = 4; REG Node = 'HMS_Counter:inst21\|74160:inst5\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { inst20~clkctrl HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.075 ns ( 33.07 % ) " "Info: Total cell delay = 2.075 ns ( 33.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.199 ns ( 66.93 % ) " "Info: Total interconnect delay = 4.199 ns ( 66.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.274 ns" { Pause inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.274 ns" { Pause {} Pause~combout {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst5|7 {} } { 0.000ns 0.000ns 1.549ns 1.799ns 0.851ns } { 0.000ns 1.090ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Pause source 6.271 ns - Longest register " "Info: - Longest clock path from clock \"Pause\" to source register is 6.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Pause 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'Pause'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Pause } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -248 384 552 -232 "Pause" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.319 ns) 2.958 ns inst20 2 COMB LCCOMB_X22_Y6_N0 1 " "Info: 2: + IC(1.549 ns) + CELL(0.319 ns) = 2.958 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { Pause inst20 } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.000 ns) 4.757 ns inst20~clkctrl 3 COMB CLKCTRL_G4 22 " "Info: 3: + IC(1.799 ns) + CELL(0.000 ns) = 4.757 ns; Loc. = CLKCTRL_G4; Fanout = 22; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 6.271 ns HMS_Counter:inst21\|74160:inst6\|6 4 REG LCFF_X19_Y2_N5 6 " "Info: 4: + IC(0.848 ns) + CELL(0.666 ns) = 6.271 ns; Loc. = LCFF_X19_Y2_N5; Fanout = 6; REG Node = 'HMS_Counter:inst21\|74160:inst6\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { inst20~clkctrl HMS_Counter:inst21|74160:inst6|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.075 ns ( 33.09 % ) " "Info: Total cell delay = 2.075 ns ( 33.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.196 ns ( 66.91 % ) " "Info: Total interconnect delay = 4.196 ns ( 66.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.271 ns" { Pause inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst6|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.271 ns" { Pause {} Pause~combout {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst6|6 {} } { 0.000ns 0.000ns 1.549ns 1.799ns 0.848ns } { 0.000ns 1.090ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.274 ns" { Pause inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.274 ns" { Pause {} Pause~combout {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst5|7 {} } { 0.000ns 0.000ns 1.549ns 1.799ns 0.851ns } { 0.000ns 1.090ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.271 ns" { Pause inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst6|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.271 ns" { Pause {} Pause~combout {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst6|6 {} } { 0.000ns 0.000ns 1.549ns 1.799ns 0.848ns } { 0.000ns 1.090ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.973 ns" { HMS_Counter:inst21|74160:inst6|6 HMS_Counter:inst21|inst9~0 HMS_Counter:inst21|inst15 HMS_Counter:inst21|74160:inst5|11 HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.973 ns" { HMS_Counter:inst21|74160:inst6|6 {} HMS_Counter:inst21|inst9~0 {} HMS_Counter:inst21|inst15 {} HMS_Counter:inst21|74160:inst5|11 {} HMS_Counter:inst21|74160:inst5|7 {} } { 0.000ns 0.781ns 0.433ns 1.043ns 0.000ns } { 0.000ns 0.614ns 0.370ns 0.624ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.274 ns" { Pause inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst5|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.274 ns" { Pause {} Pause~combout {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst5|7 {} } { 0.000ns 0.000ns 1.549ns 1.799ns 0.851ns } { 0.000ns 1.090ns 0.319ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.271 ns" { Pause inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst6|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.271 ns" { Pause {} Pause~combout {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst6|6 {} } { 0.000ns 0.000ns 1.549ns 1.799ns 0.848ns } { 0.000ns 1.090ns 0.319ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 107 " "Warning: Circuit may not operate. Detected 107 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "HMS_Counter:inst21\|74160:inst6\|7 HMS_Counter:inst21\|74160:inst6\|7 CLK 2.05 ns " "Info: Found hold time violation between source  pin or register \"HMS_Counter:inst21\|74160:inst6\|7\" and destination pin or register \"HMS_Counter:inst21\|74160:inst6\|7\" for clock \"CLK\" (Hold time is 2.05 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.549 ns + Largest " "Info: + Largest clock skew is 2.549 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 13.176 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 13.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CLK 1 CLK PIN_70 7 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 7; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { 96 -16 152 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.970 ns) 3.624 ns Clock_Module:inst19\|74161:inst\|f74161:sub\|110 2 REG LCFF_X24_Y2_N3 3 " "Info: 2: + IC(1.700 ns) + CELL(0.970 ns) = 3.624 ns; Loc. = LCFF_X24_Y2_N3; Fanout = 3; REG Node = 'Clock_Module:inst19\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.970 ns) 6.091 ns Clock_Module:inst19\|74161:inst35\|f74161:sub\|110 3 REG LCFF_X22_Y6_N31 6 " "Info: 3: + IC(1.497 ns) + CELL(0.970 ns) = 6.091 ns; Loc. = LCFF_X22_Y6_N31; Fanout = 6; REG Node = 'Clock_Module:inst19\|74161:inst35\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.970 ns) 7.455 ns Clock_Module:inst19\|74161:inst36\|f74161:sub\|99 4 REG LCFF_X22_Y6_N17 3 " "Info: 4: + IC(0.394 ns) + CELL(0.970 ns) = 7.455 ns; Loc. = LCFF_X22_Y6_N17; Fanout = 3; REG Node = 'Clock_Module:inst19\|74161:inst36\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { Clock_Module:inst19|74161:inst35|f74161:sub|110 Clock_Module:inst19|74161:inst36|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.614 ns) 8.537 ns Clock_Module:inst19\|74161:inst36\|f74161:sub\|104 5 COMB LCCOMB_X22_Y6_N20 1 " "Info: 5: + IC(0.468 ns) + CELL(0.614 ns) = 8.537 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 1; COMB Node = 'Clock_Module:inst19\|74161:inst36\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { Clock_Module:inst19|74161:inst36|f74161:sub|99 Clock_Module:inst19|74161:inst36|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 9.281 ns 21mux:inst\|5~0 6 COMB LCCOMB_X22_Y6_N22 1 " "Info: 6: + IC(0.374 ns) + CELL(0.370 ns) = 9.281 ns; Loc. = LCCOMB_X22_Y6_N22; Fanout = 1; COMB Node = '21mux:inst\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { Clock_Module:inst19|74161:inst36|f74161:sub|104 21mux:inst|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 9.864 ns inst20 7 COMB LCCOMB_X22_Y6_N0 1 " "Info: 7: + IC(0.377 ns) + CELL(0.206 ns) = 9.864 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { 21mux:inst|5~0 inst20 } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.000 ns) 11.663 ns inst20~clkctrl 8 COMB CLKCTRL_G4 22 " "Info: 8: + IC(1.799 ns) + CELL(0.000 ns) = 11.663 ns; Loc. = CLKCTRL_G4; Fanout = 22; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 13.176 ns HMS_Counter:inst21\|74160:inst6\|7 9 REG LCFF_X18_Y2_N9 4 " "Info: 9: + IC(0.847 ns) + CELL(0.666 ns) = 13.176 ns; Loc. = LCFF_X18_Y2_N9; Fanout = 4; REG Node = 'HMS_Counter:inst21\|74160:inst6\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { inst20~clkctrl HMS_Counter:inst21|74160:inst6|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.720 ns ( 43.41 % ) " "Info: Total cell delay = 5.720 ns ( 43.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.456 ns ( 56.59 % ) " "Info: Total interconnect delay = 7.456 ns ( 56.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.176 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 Clock_Module:inst19|74161:inst36|f74161:sub|99 Clock_Module:inst19|74161:inst36|f74161:sub|104 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst6|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.176 ns" { CLK {} CLK~combout {} Clock_Module:inst19|74161:inst|f74161:sub|110 {} Clock_Module:inst19|74161:inst35|f74161:sub|110 {} Clock_Module:inst19|74161:inst36|f74161:sub|99 {} Clock_Module:inst19|74161:inst36|f74161:sub|104 {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst6|7 {} } { 0.000ns 0.000ns 1.700ns 1.497ns 0.394ns 0.468ns 0.374ns 0.377ns 1.799ns 0.847ns } { 0.000ns 0.954ns 0.970ns 0.970ns 0.970ns 0.614ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.627 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 10.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CLK 1 CLK PIN_70 7 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 7; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { 96 -16 152 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.970 ns) 3.624 ns Clock_Module:inst19\|74161:inst\|f74161:sub\|110 2 REG LCFF_X24_Y2_N3 3 " "Info: 2: + IC(1.700 ns) + CELL(0.970 ns) = 3.624 ns; Loc. = LCFF_X24_Y2_N3; Fanout = 3; REG Node = 'Clock_Module:inst19\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.970 ns) 6.091 ns Clock_Module:inst19\|74161:inst35\|f74161:sub\|110 3 REG LCFF_X22_Y6_N31 6 " "Info: 3: + IC(1.497 ns) + CELL(0.970 ns) = 6.091 ns; Loc. = LCFF_X22_Y6_N31; Fanout = 6; REG Node = 'Clock_Module:inst19\|74161:inst35\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.206 ns) 6.732 ns 21mux:inst\|5~0 4 COMB LCCOMB_X22_Y6_N22 1 " "Info: 4: + IC(0.435 ns) + CELL(0.206 ns) = 6.732 ns; Loc. = LCCOMB_X22_Y6_N22; Fanout = 1; COMB Node = '21mux:inst\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { Clock_Module:inst19|74161:inst35|f74161:sub|110 21mux:inst|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 7.315 ns inst20 5 COMB LCCOMB_X22_Y6_N0 1 " "Info: 5: + IC(0.377 ns) + CELL(0.206 ns) = 7.315 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { 21mux:inst|5~0 inst20 } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.000 ns) 9.114 ns inst20~clkctrl 6 COMB CLKCTRL_G4 22 " "Info: 6: + IC(1.799 ns) + CELL(0.000 ns) = 9.114 ns; Loc. = CLKCTRL_G4; Fanout = 22; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 10.627 ns HMS_Counter:inst21\|74160:inst6\|7 7 REG LCFF_X18_Y2_N9 4 " "Info: 7: + IC(0.847 ns) + CELL(0.666 ns) = 10.627 ns; Loc. = LCFF_X18_Y2_N9; Fanout = 4; REG Node = 'HMS_Counter:inst21\|74160:inst6\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { inst20~clkctrl HMS_Counter:inst21|74160:inst6|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.972 ns ( 37.38 % ) " "Info: Total cell delay = 3.972 ns ( 37.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.655 ns ( 62.62 % ) " "Info: Total interconnect delay = 6.655 ns ( 62.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.627 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst6|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.627 ns" { CLK {} CLK~combout {} Clock_Module:inst19|74161:inst|f74161:sub|110 {} Clock_Module:inst19|74161:inst35|f74161:sub|110 {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst6|7 {} } { 0.000ns 0.000ns 1.700ns 1.497ns 0.435ns 0.377ns 1.799ns 0.847ns } { 0.000ns 0.954ns 0.970ns 0.970ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.176 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 Clock_Module:inst19|74161:inst36|f74161:sub|99 Clock_Module:inst19|74161:inst36|f74161:sub|104 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst6|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.176 ns" { CLK {} CLK~combout {} Clock_Module:inst19|74161:inst|f74161:sub|110 {} Clock_Module:inst19|74161:inst35|f74161:sub|110 {} Clock_Module:inst19|74161:inst36|f74161:sub|99 {} Clock_Module:inst19|74161:inst36|f74161:sub|104 {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst6|7 {} } { 0.000ns 0.000ns 1.700ns 1.497ns 0.394ns 0.468ns 0.374ns 0.377ns 1.799ns 0.847ns } { 0.000ns 0.954ns 0.970ns 0.970ns 0.970ns 0.614ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.627 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst6|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.627 ns" { CLK {} CLK~combout {} Clock_Module:inst19|74161:inst|f74161:sub|110 {} Clock_Module:inst19|74161:inst35|f74161:sub|110 {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst6|7 {} } { 0.000ns 0.000ns 1.700ns 1.497ns 0.435ns 0.377ns 1.799ns 0.847ns } { 0.000ns 0.954ns 0.970ns 0.970ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns HMS_Counter:inst21\|74160:inst6\|7 1 REG LCFF_X18_Y2_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y2_N9; Fanout = 4; REG Node = 'HMS_Counter:inst21\|74160:inst6\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HMS_Counter:inst21|74160:inst6|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns HMS_Counter:inst21\|74160:inst6\|11 2 COMB LCCOMB_X18_Y2_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y2_N8; Fanout = 1; COMB Node = 'HMS_Counter:inst21\|74160:inst6\|11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { HMS_Counter:inst21|74160:inst6|7 HMS_Counter:inst21|74160:inst6|11 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns HMS_Counter:inst21\|74160:inst6\|7 3 REG LCFF_X18_Y2_N9 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X18_Y2_N9; Fanout = 4; REG Node = 'HMS_Counter:inst21\|74160:inst6\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { HMS_Counter:inst21|74160:inst6|11 HMS_Counter:inst21|74160:inst6|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { HMS_Counter:inst21|74160:inst6|7 HMS_Counter:inst21|74160:inst6|11 HMS_Counter:inst21|74160:inst6|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { HMS_Counter:inst21|74160:inst6|7 {} HMS_Counter:inst21|74160:inst6|11 {} HMS_Counter:inst21|74160:inst6|7 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.176 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 Clock_Module:inst19|74161:inst36|f74161:sub|99 Clock_Module:inst19|74161:inst36|f74161:sub|104 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst6|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.176 ns" { CLK {} CLK~combout {} Clock_Module:inst19|74161:inst|f74161:sub|110 {} Clock_Module:inst19|74161:inst35|f74161:sub|110 {} Clock_Module:inst19|74161:inst36|f74161:sub|99 {} Clock_Module:inst19|74161:inst36|f74161:sub|104 {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst6|7 {} } { 0.000ns 0.000ns 1.700ns 1.497ns 0.394ns 0.468ns 0.374ns 0.377ns 1.799ns 0.847ns } { 0.000ns 0.954ns 0.970ns 0.970ns 0.970ns 0.614ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.627 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst6|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.627 ns" { CLK {} CLK~combout {} Clock_Module:inst19|74161:inst|f74161:sub|110 {} Clock_Module:inst19|74161:inst35|f74161:sub|110 {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst6|7 {} } { 0.000ns 0.000ns 1.700ns 1.497ns 0.435ns 0.377ns 1.799ns 0.847ns } { 0.000ns 0.954ns 0.970ns 0.970ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { HMS_Counter:inst21|74160:inst6|7 HMS_Counter:inst21|74160:inst6|11 HMS_Counter:inst21|74160:inst6|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { HMS_Counter:inst21|74160:inst6|7 {} HMS_Counter:inst21|74160:inst6|11 {} HMS_Counter:inst21|74160:inst6|7 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK OB HMS_Counter:inst21\|74160:inst2\|6 26.046 ns register " "Info: tco from clock \"CLK\" to destination pin \"OB\" through register \"HMS_Counter:inst21\|74160:inst2\|6\" is 26.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 13.176 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 13.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns CLK 1 CLK PIN_70 7 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 7; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { 96 -16 152 112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.970 ns) 3.624 ns Clock_Module:inst19\|74161:inst\|f74161:sub\|110 2 REG LCFF_X24_Y2_N3 3 " "Info: 2: + IC(1.700 ns) + CELL(0.970 ns) = 3.624 ns; Loc. = LCFF_X24_Y2_N3; Fanout = 3; REG Node = 'Clock_Module:inst19\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.970 ns) 6.091 ns Clock_Module:inst19\|74161:inst35\|f74161:sub\|110 3 REG LCFF_X22_Y6_N31 6 " "Info: 3: + IC(1.497 ns) + CELL(0.970 ns) = 6.091 ns; Loc. = LCFF_X22_Y6_N31; Fanout = 6; REG Node = 'Clock_Module:inst19\|74161:inst35\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.970 ns) 7.455 ns Clock_Module:inst19\|74161:inst36\|f74161:sub\|99 4 REG LCFF_X22_Y6_N17 3 " "Info: 4: + IC(0.394 ns) + CELL(0.970 ns) = 7.455 ns; Loc. = LCFF_X22_Y6_N17; Fanout = 3; REG Node = 'Clock_Module:inst19\|74161:inst36\|f74161:sub\|99'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { Clock_Module:inst19|74161:inst35|f74161:sub|110 Clock_Module:inst19|74161:inst36|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.614 ns) 8.537 ns Clock_Module:inst19\|74161:inst36\|f74161:sub\|104 5 COMB LCCOMB_X22_Y6_N20 1 " "Info: 5: + IC(0.468 ns) + CELL(0.614 ns) = 8.537 ns; Loc. = LCCOMB_X22_Y6_N20; Fanout = 1; COMB Node = 'Clock_Module:inst19\|74161:inst36\|f74161:sub\|104'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { Clock_Module:inst19|74161:inst36|f74161:sub|99 Clock_Module:inst19|74161:inst36|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.370 ns) 9.281 ns 21mux:inst\|5~0 6 COMB LCCOMB_X22_Y6_N22 1 " "Info: 6: + IC(0.374 ns) + CELL(0.370 ns) = 9.281 ns; Loc. = LCCOMB_X22_Y6_N22; Fanout = 1; COMB Node = '21mux:inst\|5~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { Clock_Module:inst19|74161:inst36|f74161:sub|104 21mux:inst|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 9.864 ns inst20 7 COMB LCCOMB_X22_Y6_N0 1 " "Info: 7: + IC(0.377 ns) + CELL(0.206 ns) = 9.864 ns; Loc. = LCCOMB_X22_Y6_N0; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { 21mux:inst|5~0 inst20 } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.000 ns) 11.663 ns inst20~clkctrl 8 COMB CLKCTRL_G4 22 " "Info: 8: + IC(1.799 ns) + CELL(0.000 ns) = 11.663 ns; Loc. = CLKCTRL_G4; Fanout = 22; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -232 640 704 -184 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 13.176 ns HMS_Counter:inst21\|74160:inst2\|6 9 REG LCFF_X18_Y2_N25 8 " "Info: 9: + IC(0.847 ns) + CELL(0.666 ns) = 13.176 ns; Loc. = LCFF_X18_Y2_N25; Fanout = 8; REG Node = 'HMS_Counter:inst21\|74160:inst2\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { inst20~clkctrl HMS_Counter:inst21|74160:inst2|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.720 ns ( 43.41 % ) " "Info: Total cell delay = 5.720 ns ( 43.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.456 ns ( 56.59 % ) " "Info: Total interconnect delay = 7.456 ns ( 56.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.176 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 Clock_Module:inst19|74161:inst36|f74161:sub|99 Clock_Module:inst19|74161:inst36|f74161:sub|104 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst2|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.176 ns" { CLK {} CLK~combout {} Clock_Module:inst19|74161:inst|f74161:sub|110 {} Clock_Module:inst19|74161:inst35|f74161:sub|110 {} Clock_Module:inst19|74161:inst36|f74161:sub|99 {} Clock_Module:inst19|74161:inst36|f74161:sub|104 {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst2|6 {} } { 0.000ns 0.000ns 1.700ns 1.497ns 0.394ns 0.468ns 0.374ns 0.377ns 1.799ns 0.847ns } { 0.000ns 0.954ns 0.970ns 0.970ns 0.970ns 0.614ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.566 ns + Longest register pin " "Info: + Longest register to pin delay is 12.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns HMS_Counter:inst21\|74160:inst2\|6 1 REG LCFF_X18_Y2_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y2_N25; Fanout = 8; REG Node = 'HMS_Counter:inst21\|74160:inst2\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { HMS_Counter:inst21|74160:inst2|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.650 ns) 1.767 ns DISP:inst22\|74151:inst4\|f74151:sub\|81~0 2 COMB LCCOMB_X21_Y2_N28 1 " "Info: 2: + IC(1.117 ns) + CELL(0.650 ns) = 1.767 ns; Loc. = LCCOMB_X21_Y2_N28; Fanout = 1; COMB Node = 'DISP:inst22\|74151:inst4\|f74151:sub\|81~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { HMS_Counter:inst21|74160:inst2|6 DISP:inst22|74151:inst4|f74151:sub|81~0 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(0.370 ns) 3.526 ns DISP:inst22\|74151:inst4\|f74151:sub\|81~1 3 COMB LCCOMB_X19_Y1_N12 1 " "Info: 3: + IC(1.389 ns) + CELL(0.370 ns) = 3.526 ns; Loc. = LCCOMB_X19_Y1_N12; Fanout = 1; COMB Node = 'DISP:inst22\|74151:inst4\|f74151:sub\|81~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.759 ns" { DISP:inst22|74151:inst4|f74151:sub|81~0 DISP:inst22|74151:inst4|f74151:sub|81~1 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.651 ns) 4.574 ns DISP:inst22\|74151:inst4\|f74151:sub\|81~3 4 COMB LCCOMB_X19_Y1_N22 7 " "Info: 4: + IC(0.397 ns) + CELL(0.651 ns) = 4.574 ns; Loc. = LCCOMB_X19_Y1_N22; Fanout = 7; COMB Node = 'DISP:inst22\|74151:inst4\|f74151:sub\|81~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { DISP:inst22|74151:inst4|f74151:sub|81~1 DISP:inst22|74151:inst4|f74151:sub|81~3 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.574 ns) + CELL(0.651 ns) 7.799 ns DISP:inst22\|7447:inst9\|82~0 5 COMB LCCOMB_X1_Y1_N18 1 " "Info: 5: + IC(2.574 ns) + CELL(0.651 ns) = 7.799 ns; Loc. = LCCOMB_X1_Y1_N18; Fanout = 1; COMB Node = 'DISP:inst22\|7447:inst9\|82~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.225 ns" { DISP:inst22|74151:inst4|f74151:sub|81~3 DISP:inst22|7447:inst9|82~0 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7447.bdf" { { 248 680 744 288 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(3.246 ns) 12.566 ns OB 6 PIN PIN_47 0 " "Info: 6: + IC(1.521 ns) + CELL(3.246 ns) = 12.566 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'OB'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.767 ns" { DISP:inst22|7447:inst9|82~0 OB } "NODE_NAME" } } { "20210530_Clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/20210530_Clock/20210530_Clock.bdf" { { -200 1088 1264 -184 "OB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.568 ns ( 44.31 % ) " "Info: Total cell delay = 5.568 ns ( 44.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.998 ns ( 55.69 % ) " "Info: Total interconnect delay = 6.998 ns ( 55.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.566 ns" { HMS_Counter:inst21|74160:inst2|6 DISP:inst22|74151:inst4|f74151:sub|81~0 DISP:inst22|74151:inst4|f74151:sub|81~1 DISP:inst22|74151:inst4|f74151:sub|81~3 DISP:inst22|7447:inst9|82~0 OB } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.566 ns" { HMS_Counter:inst21|74160:inst2|6 {} DISP:inst22|74151:inst4|f74151:sub|81~0 {} DISP:inst22|74151:inst4|f74151:sub|81~1 {} DISP:inst22|74151:inst4|f74151:sub|81~3 {} DISP:inst22|7447:inst9|82~0 {} OB {} } { 0.000ns 1.117ns 1.389ns 0.397ns 2.574ns 1.521ns } { 0.000ns 0.650ns 0.370ns 0.651ns 0.651ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.176 ns" { CLK Clock_Module:inst19|74161:inst|f74161:sub|110 Clock_Module:inst19|74161:inst35|f74161:sub|110 Clock_Module:inst19|74161:inst36|f74161:sub|99 Clock_Module:inst19|74161:inst36|f74161:sub|104 21mux:inst|5~0 inst20 inst20~clkctrl HMS_Counter:inst21|74160:inst2|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.176 ns" { CLK {} CLK~combout {} Clock_Module:inst19|74161:inst|f74161:sub|110 {} Clock_Module:inst19|74161:inst35|f74161:sub|110 {} Clock_Module:inst19|74161:inst36|f74161:sub|99 {} Clock_Module:inst19|74161:inst36|f74161:sub|104 {} 21mux:inst|5~0 {} inst20 {} inst20~clkctrl {} HMS_Counter:inst21|74160:inst2|6 {} } { 0.000ns 0.000ns 1.700ns 1.497ns 0.394ns 0.468ns 0.374ns 0.377ns 1.799ns 0.847ns } { 0.000ns 0.954ns 0.970ns 0.970ns 0.970ns 0.614ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.566 ns" { HMS_Counter:inst21|74160:inst2|6 DISP:inst22|74151:inst4|f74151:sub|81~0 DISP:inst22|74151:inst4|f74151:sub|81~1 DISP:inst22|74151:inst4|f74151:sub|81~3 DISP:inst22|7447:inst9|82~0 OB } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.566 ns" { HMS_Counter:inst21|74160:inst2|6 {} DISP:inst22|74151:inst4|f74151:sub|81~0 {} DISP:inst22|74151:inst4|f74151:sub|81~1 {} DISP:inst22|74151:inst4|f74151:sub|81~3 {} DISP:inst22|7447:inst9|82~0 {} OB {} } { 0.000ns 1.117ns 1.389ns 0.397ns 2.574ns 1.521ns } { 0.000ns 0.650ns 0.370ns 0.651ns 0.651ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 30 19:06:17 2021 " "Info: Processing ended: Sun May 30 19:06:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
